// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Mon May  5 15:48:29 2025
// Host        : ulisses-thinkpad running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_hybrid_shell_top_0_0_sim_netlist.v
// Design      : bd_hybrid_shell_top_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_hybrid_shell_top_0_0,shell_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "shell_top,Vivado 2023.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_ap_AWADDR,
    s_axi_ap_AWVALID,
    s_axi_ap_AWREADY,
    s_axi_ap_WDATA,
    s_axi_ap_WSTRB,
    s_axi_ap_WVALID,
    s_axi_ap_WREADY,
    s_axi_ap_BRESP,
    s_axi_ap_BVALID,
    s_axi_ap_BREADY,
    s_axi_ap_ARADDR,
    s_axi_ap_ARVALID,
    s_axi_ap_ARREADY,
    s_axi_ap_RDATA,
    s_axi_ap_RRESP,
    s_axi_ap_RVALID,
    s_axi_ap_RREADY,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_aw_AWID,
    m_axi_aw_AWADDR,
    m_axi_aw_AWLEN,
    m_axi_aw_AWSIZE,
    m_axi_aw_AWBURST,
    m_axi_aw_AWLOCK,
    m_axi_aw_AWREGION,
    m_axi_aw_AWCACHE,
    m_axi_aw_AWPROT,
    m_axi_aw_AWQOS,
    m_axi_aw_AWVALID,
    m_axi_aw_AWREADY,
    m_axi_aw_WID,
    m_axi_aw_WDATA,
    m_axi_aw_WSTRB,
    m_axi_aw_WLAST,
    m_axi_aw_WVALID,
    m_axi_aw_WREADY,
    m_axi_aw_BID,
    m_axi_aw_BRESP,
    m_axi_aw_BVALID,
    m_axi_aw_BREADY,
    m_axi_aw_ARID,
    m_axi_aw_ARADDR,
    m_axi_aw_ARLEN,
    m_axi_aw_ARSIZE,
    m_axi_aw_ARBURST,
    m_axi_aw_ARLOCK,
    m_axi_aw_ARREGION,
    m_axi_aw_ARCACHE,
    m_axi_aw_ARPROT,
    m_axi_aw_ARQOS,
    m_axi_aw_ARVALID,
    m_axi_aw_ARREADY,
    m_axi_aw_RID,
    m_axi_aw_RDATA,
    m_axi_aw_RRESP,
    m_axi_aw_RLAST,
    m_axi_aw_RVALID,
    m_axi_aw_RREADY,
    m_axi_bi_AWID,
    m_axi_bi_AWADDR,
    m_axi_bi_AWLEN,
    m_axi_bi_AWSIZE,
    m_axi_bi_AWBURST,
    m_axi_bi_AWLOCK,
    m_axi_bi_AWREGION,
    m_axi_bi_AWCACHE,
    m_axi_bi_AWPROT,
    m_axi_bi_AWQOS,
    m_axi_bi_AWVALID,
    m_axi_bi_AWREADY,
    m_axi_bi_WID,
    m_axi_bi_WDATA,
    m_axi_bi_WSTRB,
    m_axi_bi_WLAST,
    m_axi_bi_WVALID,
    m_axi_bi_WREADY,
    m_axi_bi_BID,
    m_axi_bi_BRESP,
    m_axi_bi_BVALID,
    m_axi_bi_BREADY,
    m_axi_bi_ARID,
    m_axi_bi_ARADDR,
    m_axi_bi_ARLEN,
    m_axi_bi_ARSIZE,
    m_axi_bi_ARBURST,
    m_axi_bi_ARLOCK,
    m_axi_bi_ARREGION,
    m_axi_bi_ARCACHE,
    m_axi_bi_ARPROT,
    m_axi_bi_ARQOS,
    m_axi_bi_ARVALID,
    m_axi_bi_ARREADY,
    m_axi_bi_RID,
    m_axi_bi_RDATA,
    m_axi_bi_RRESP,
    m_axi_bi_RLAST,
    m_axi_bi_RVALID,
    m_axi_bi_RREADY,
    m_axi_ca_AWID,
    m_axi_ca_AWADDR,
    m_axi_ca_AWLEN,
    m_axi_ca_AWSIZE,
    m_axi_ca_AWBURST,
    m_axi_ca_AWLOCK,
    m_axi_ca_AWREGION,
    m_axi_ca_AWCACHE,
    m_axi_ca_AWPROT,
    m_axi_ca_AWQOS,
    m_axi_ca_AWVALID,
    m_axi_ca_AWREADY,
    m_axi_ca_WID,
    m_axi_ca_WDATA,
    m_axi_ca_WSTRB,
    m_axi_ca_WLAST,
    m_axi_ca_WVALID,
    m_axi_ca_WREADY,
    m_axi_ca_BID,
    m_axi_ca_BRESP,
    m_axi_ca_BVALID,
    m_axi_ca_BREADY,
    m_axi_ca_ARID,
    m_axi_ca_ARADDR,
    m_axi_ca_ARLEN,
    m_axi_ca_ARSIZE,
    m_axi_ca_ARBURST,
    m_axi_ca_ARLOCK,
    m_axi_ca_ARREGION,
    m_axi_ca_ARCACHE,
    m_axi_ca_ARPROT,
    m_axi_ca_ARQOS,
    m_axi_ca_ARVALID,
    m_axi_ca_ARREADY,
    m_axi_ca_RID,
    m_axi_ca_RDATA,
    m_axi_ca_RRESP,
    m_axi_ca_RLAST,
    m_axi_ca_RVALID,
    m_axi_ca_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap AWADDR" *) input [5:0]s_axi_ap_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap AWVALID" *) input s_axi_ap_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap AWREADY" *) output s_axi_ap_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WDATA" *) input [31:0]s_axi_ap_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WSTRB" *) input [3:0]s_axi_ap_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WVALID" *) input s_axi_ap_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WREADY" *) output s_axi_ap_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap BRESP" *) output [1:0]s_axi_ap_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap BVALID" *) output s_axi_ap_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap BREADY" *) input s_axi_ap_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap ARADDR" *) input [5:0]s_axi_ap_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap ARVALID" *) input s_axi_ap_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap ARREADY" *) output s_axi_ap_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RDATA" *) output [31:0]s_axi_ap_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RRESP" *) output [1:0]s_axi_ap_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RVALID" *) output s_axi_ap_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_ap, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_hybrid_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_ap_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_hybrid_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_ap:s_axi_control:m_axi_aw:m_axi_bi:m_axi_ca, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_hybrid_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWID" *) output [0:0]m_axi_aw_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWADDR" *) output [31:0]m_axi_aw_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWLEN" *) output [7:0]m_axi_aw_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWSIZE" *) output [2:0]m_axi_aw_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWBURST" *) output [1:0]m_axi_aw_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWLOCK" *) output [1:0]m_axi_aw_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWREGION" *) output [3:0]m_axi_aw_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWCACHE" *) output [3:0]m_axi_aw_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWPROT" *) output [2:0]m_axi_aw_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWQOS" *) output [3:0]m_axi_aw_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWVALID" *) output m_axi_aw_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWREADY" *) input m_axi_aw_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WID" *) output [0:0]m_axi_aw_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WDATA" *) output [31:0]m_axi_aw_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WSTRB" *) output [3:0]m_axi_aw_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WLAST" *) output m_axi_aw_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WVALID" *) output m_axi_aw_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WREADY" *) input m_axi_aw_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BID" *) input [0:0]m_axi_aw_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BRESP" *) input [1:0]m_axi_aw_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BVALID" *) input m_axi_aw_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BREADY" *) output m_axi_aw_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARID" *) output [0:0]m_axi_aw_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARADDR" *) output [31:0]m_axi_aw_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARLEN" *) output [7:0]m_axi_aw_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARSIZE" *) output [2:0]m_axi_aw_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARBURST" *) output [1:0]m_axi_aw_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARLOCK" *) output [1:0]m_axi_aw_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARREGION" *) output [3:0]m_axi_aw_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARCACHE" *) output [3:0]m_axi_aw_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARPROT" *) output [2:0]m_axi_aw_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARQOS" *) output [3:0]m_axi_aw_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARVALID" *) output m_axi_aw_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARREADY" *) input m_axi_aw_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RID" *) input [0:0]m_axi_aw_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RDATA" *) input [31:0]m_axi_aw_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RRESP" *) input [1:0]m_axi_aw_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RLAST" *) input m_axi_aw_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RVALID" *) input m_axi_aw_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_aw, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_hybrid_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_aw_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWID" *) output [0:0]m_axi_bi_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWADDR" *) output [31:0]m_axi_bi_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWLEN" *) output [7:0]m_axi_bi_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWSIZE" *) output [2:0]m_axi_bi_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWBURST" *) output [1:0]m_axi_bi_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWLOCK" *) output [1:0]m_axi_bi_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWREGION" *) output [3:0]m_axi_bi_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWCACHE" *) output [3:0]m_axi_bi_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWPROT" *) output [2:0]m_axi_bi_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWQOS" *) output [3:0]m_axi_bi_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWVALID" *) output m_axi_bi_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWREADY" *) input m_axi_bi_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WID" *) output [0:0]m_axi_bi_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WDATA" *) output [31:0]m_axi_bi_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WSTRB" *) output [3:0]m_axi_bi_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WLAST" *) output m_axi_bi_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WVALID" *) output m_axi_bi_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WREADY" *) input m_axi_bi_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BID" *) input [0:0]m_axi_bi_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BRESP" *) input [1:0]m_axi_bi_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BVALID" *) input m_axi_bi_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BREADY" *) output m_axi_bi_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARID" *) output [0:0]m_axi_bi_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARADDR" *) output [31:0]m_axi_bi_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARLEN" *) output [7:0]m_axi_bi_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARSIZE" *) output [2:0]m_axi_bi_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARBURST" *) output [1:0]m_axi_bi_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARLOCK" *) output [1:0]m_axi_bi_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARREGION" *) output [3:0]m_axi_bi_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARCACHE" *) output [3:0]m_axi_bi_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARPROT" *) output [2:0]m_axi_bi_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARQOS" *) output [3:0]m_axi_bi_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARVALID" *) output m_axi_bi_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARREADY" *) input m_axi_bi_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RID" *) input [0:0]m_axi_bi_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RDATA" *) input [31:0]m_axi_bi_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RRESP" *) input [1:0]m_axi_bi_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RLAST" *) input m_axi_bi_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RVALID" *) input m_axi_bi_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_bi, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_hybrid_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_bi_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWID" *) output [0:0]m_axi_ca_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWADDR" *) output [31:0]m_axi_ca_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWLEN" *) output [7:0]m_axi_ca_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWSIZE" *) output [2:0]m_axi_ca_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWBURST" *) output [1:0]m_axi_ca_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWLOCK" *) output [1:0]m_axi_ca_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWREGION" *) output [3:0]m_axi_ca_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWCACHE" *) output [3:0]m_axi_ca_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWPROT" *) output [2:0]m_axi_ca_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWQOS" *) output [3:0]m_axi_ca_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWVALID" *) output m_axi_ca_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWREADY" *) input m_axi_ca_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WID" *) output [0:0]m_axi_ca_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WDATA" *) output [31:0]m_axi_ca_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WSTRB" *) output [3:0]m_axi_ca_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WLAST" *) output m_axi_ca_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WVALID" *) output m_axi_ca_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WREADY" *) input m_axi_ca_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BID" *) input [0:0]m_axi_ca_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BRESP" *) input [1:0]m_axi_ca_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BVALID" *) input m_axi_ca_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BREADY" *) output m_axi_ca_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARID" *) output [0:0]m_axi_ca_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARADDR" *) output [31:0]m_axi_ca_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARLEN" *) output [7:0]m_axi_ca_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARSIZE" *) output [2:0]m_axi_ca_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARBURST" *) output [1:0]m_axi_ca_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARLOCK" *) output [1:0]m_axi_ca_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARREGION" *) output [3:0]m_axi_ca_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARCACHE" *) output [3:0]m_axi_ca_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARPROT" *) output [2:0]m_axi_ca_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARQOS" *) output [3:0]m_axi_ca_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARVALID" *) output m_axi_ca_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARREADY" *) input m_axi_ca_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RID" *) input [0:0]m_axi_ca_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RDATA" *) input [31:0]m_axi_ca_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RRESP" *) input [1:0]m_axi_ca_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RLAST" *) input m_axi_ca_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RVALID" *) input m_axi_ca_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_ca, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_hybrid_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_ca_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:2]\^m_axi_aw_ARADDR ;
  wire [3:0]\^m_axi_aw_ARLEN ;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_ARVALID;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire [31:0]m_axi_aw_RDATA;
  wire m_axi_aw_RLAST;
  wire m_axi_aw_RREADY;
  wire m_axi_aw_RVALID;
  wire [31:2]\^m_axi_bi_ARADDR ;
  wire [3:0]\^m_axi_bi_ARLEN ;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_ARVALID;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire [31:0]m_axi_bi_RDATA;
  wire m_axi_bi_RLAST;
  wire m_axi_bi_RREADY;
  wire m_axi_bi_RVALID;
  wire [31:2]\^m_axi_ca_AWADDR ;
  wire [3:0]\^m_axi_ca_AWLEN ;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BREADY;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_RREADY;
  wire m_axi_ca_RVALID;
  wire [31:0]m_axi_ca_WDATA;
  wire m_axi_ca_WLAST;
  wire m_axi_ca_WREADY;
  wire [3:0]m_axi_ca_WSTRB;
  wire m_axi_ca_WVALID;
  wire [5:0]s_axi_ap_ARADDR;
  wire s_axi_ap_ARREADY;
  wire s_axi_ap_ARVALID;
  wire [5:0]s_axi_ap_AWADDR;
  wire s_axi_ap_AWREADY;
  wire s_axi_ap_AWVALID;
  wire s_axi_ap_BREADY;
  wire s_axi_ap_BVALID;
  wire [15:0]\^s_axi_ap_RDATA ;
  wire s_axi_ap_RREADY;
  wire s_axi_ap_RVALID;
  wire [31:0]s_axi_ap_WDATA;
  wire s_axi_ap_WREADY;
  wire [3:0]s_axi_ap_WSTRB;
  wire s_axi_ap_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_m_axi_aw_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_aw_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_aw_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_bi_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_bi_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_bi_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_ca_ARVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_aw_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_ARUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_aw_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_aw_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_aw_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_bi_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_ARUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_bi_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_bi_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_bi_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_WUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_ca_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_ca_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_ca_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_ap_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_ap_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_ap_RRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_aw_ARADDR[31:2] = \^m_axi_aw_ARADDR [31:2];
  assign m_axi_aw_ARADDR[1] = \<const0> ;
  assign m_axi_aw_ARADDR[0] = \<const0> ;
  assign m_axi_aw_ARBURST[1] = \<const0> ;
  assign m_axi_aw_ARBURST[0] = \<const1> ;
  assign m_axi_aw_ARCACHE[3] = \<const0> ;
  assign m_axi_aw_ARCACHE[2] = \<const0> ;
  assign m_axi_aw_ARCACHE[1] = \<const1> ;
  assign m_axi_aw_ARCACHE[0] = \<const1> ;
  assign m_axi_aw_ARID[0] = \<const0> ;
  assign m_axi_aw_ARLEN[7] = \<const0> ;
  assign m_axi_aw_ARLEN[6] = \<const0> ;
  assign m_axi_aw_ARLEN[5] = \<const0> ;
  assign m_axi_aw_ARLEN[4] = \<const0> ;
  assign m_axi_aw_ARLEN[3:0] = \^m_axi_aw_ARLEN [3:0];
  assign m_axi_aw_ARLOCK[1] = \<const0> ;
  assign m_axi_aw_ARLOCK[0] = \<const0> ;
  assign m_axi_aw_ARPROT[2] = \<const0> ;
  assign m_axi_aw_ARPROT[1] = \<const0> ;
  assign m_axi_aw_ARPROT[0] = \<const0> ;
  assign m_axi_aw_ARQOS[3] = \<const0> ;
  assign m_axi_aw_ARQOS[2] = \<const0> ;
  assign m_axi_aw_ARQOS[1] = \<const0> ;
  assign m_axi_aw_ARQOS[0] = \<const0> ;
  assign m_axi_aw_ARREGION[3] = \<const0> ;
  assign m_axi_aw_ARREGION[2] = \<const0> ;
  assign m_axi_aw_ARREGION[1] = \<const0> ;
  assign m_axi_aw_ARREGION[0] = \<const0> ;
  assign m_axi_aw_ARSIZE[2] = \<const0> ;
  assign m_axi_aw_ARSIZE[1] = \<const1> ;
  assign m_axi_aw_ARSIZE[0] = \<const0> ;
  assign m_axi_aw_AWADDR[31] = \<const0> ;
  assign m_axi_aw_AWADDR[30] = \<const0> ;
  assign m_axi_aw_AWADDR[29] = \<const0> ;
  assign m_axi_aw_AWADDR[28] = \<const0> ;
  assign m_axi_aw_AWADDR[27] = \<const0> ;
  assign m_axi_aw_AWADDR[26] = \<const0> ;
  assign m_axi_aw_AWADDR[25] = \<const0> ;
  assign m_axi_aw_AWADDR[24] = \<const0> ;
  assign m_axi_aw_AWADDR[23] = \<const0> ;
  assign m_axi_aw_AWADDR[22] = \<const0> ;
  assign m_axi_aw_AWADDR[21] = \<const0> ;
  assign m_axi_aw_AWADDR[20] = \<const0> ;
  assign m_axi_aw_AWADDR[19] = \<const0> ;
  assign m_axi_aw_AWADDR[18] = \<const0> ;
  assign m_axi_aw_AWADDR[17] = \<const0> ;
  assign m_axi_aw_AWADDR[16] = \<const0> ;
  assign m_axi_aw_AWADDR[15] = \<const0> ;
  assign m_axi_aw_AWADDR[14] = \<const0> ;
  assign m_axi_aw_AWADDR[13] = \<const0> ;
  assign m_axi_aw_AWADDR[12] = \<const0> ;
  assign m_axi_aw_AWADDR[11] = \<const0> ;
  assign m_axi_aw_AWADDR[10] = \<const0> ;
  assign m_axi_aw_AWADDR[9] = \<const0> ;
  assign m_axi_aw_AWADDR[8] = \<const0> ;
  assign m_axi_aw_AWADDR[7] = \<const0> ;
  assign m_axi_aw_AWADDR[6] = \<const0> ;
  assign m_axi_aw_AWADDR[5] = \<const0> ;
  assign m_axi_aw_AWADDR[4] = \<const0> ;
  assign m_axi_aw_AWADDR[3] = \<const0> ;
  assign m_axi_aw_AWADDR[2] = \<const0> ;
  assign m_axi_aw_AWADDR[1] = \<const0> ;
  assign m_axi_aw_AWADDR[0] = \<const0> ;
  assign m_axi_aw_AWBURST[1] = \<const0> ;
  assign m_axi_aw_AWBURST[0] = \<const1> ;
  assign m_axi_aw_AWCACHE[3] = \<const0> ;
  assign m_axi_aw_AWCACHE[2] = \<const0> ;
  assign m_axi_aw_AWCACHE[1] = \<const1> ;
  assign m_axi_aw_AWCACHE[0] = \<const1> ;
  assign m_axi_aw_AWID[0] = \<const0> ;
  assign m_axi_aw_AWLEN[7] = \<const0> ;
  assign m_axi_aw_AWLEN[6] = \<const0> ;
  assign m_axi_aw_AWLEN[5] = \<const0> ;
  assign m_axi_aw_AWLEN[4] = \<const0> ;
  assign m_axi_aw_AWLEN[3] = \<const0> ;
  assign m_axi_aw_AWLEN[2] = \<const0> ;
  assign m_axi_aw_AWLEN[1] = \<const0> ;
  assign m_axi_aw_AWLEN[0] = \<const0> ;
  assign m_axi_aw_AWLOCK[1] = \<const0> ;
  assign m_axi_aw_AWLOCK[0] = \<const0> ;
  assign m_axi_aw_AWPROT[2] = \<const0> ;
  assign m_axi_aw_AWPROT[1] = \<const0> ;
  assign m_axi_aw_AWPROT[0] = \<const0> ;
  assign m_axi_aw_AWQOS[3] = \<const0> ;
  assign m_axi_aw_AWQOS[2] = \<const0> ;
  assign m_axi_aw_AWQOS[1] = \<const0> ;
  assign m_axi_aw_AWQOS[0] = \<const0> ;
  assign m_axi_aw_AWREGION[3] = \<const0> ;
  assign m_axi_aw_AWREGION[2] = \<const0> ;
  assign m_axi_aw_AWREGION[1] = \<const0> ;
  assign m_axi_aw_AWREGION[0] = \<const0> ;
  assign m_axi_aw_AWSIZE[2] = \<const0> ;
  assign m_axi_aw_AWSIZE[1] = \<const1> ;
  assign m_axi_aw_AWSIZE[0] = \<const0> ;
  assign m_axi_aw_AWVALID = \<const0> ;
  assign m_axi_aw_WDATA[31] = \<const0> ;
  assign m_axi_aw_WDATA[30] = \<const0> ;
  assign m_axi_aw_WDATA[29] = \<const0> ;
  assign m_axi_aw_WDATA[28] = \<const0> ;
  assign m_axi_aw_WDATA[27] = \<const0> ;
  assign m_axi_aw_WDATA[26] = \<const0> ;
  assign m_axi_aw_WDATA[25] = \<const0> ;
  assign m_axi_aw_WDATA[24] = \<const0> ;
  assign m_axi_aw_WDATA[23] = \<const0> ;
  assign m_axi_aw_WDATA[22] = \<const0> ;
  assign m_axi_aw_WDATA[21] = \<const0> ;
  assign m_axi_aw_WDATA[20] = \<const0> ;
  assign m_axi_aw_WDATA[19] = \<const0> ;
  assign m_axi_aw_WDATA[18] = \<const0> ;
  assign m_axi_aw_WDATA[17] = \<const0> ;
  assign m_axi_aw_WDATA[16] = \<const0> ;
  assign m_axi_aw_WDATA[15] = \<const0> ;
  assign m_axi_aw_WDATA[14] = \<const0> ;
  assign m_axi_aw_WDATA[13] = \<const0> ;
  assign m_axi_aw_WDATA[12] = \<const0> ;
  assign m_axi_aw_WDATA[11] = \<const0> ;
  assign m_axi_aw_WDATA[10] = \<const0> ;
  assign m_axi_aw_WDATA[9] = \<const0> ;
  assign m_axi_aw_WDATA[8] = \<const0> ;
  assign m_axi_aw_WDATA[7] = \<const0> ;
  assign m_axi_aw_WDATA[6] = \<const0> ;
  assign m_axi_aw_WDATA[5] = \<const0> ;
  assign m_axi_aw_WDATA[4] = \<const0> ;
  assign m_axi_aw_WDATA[3] = \<const0> ;
  assign m_axi_aw_WDATA[2] = \<const0> ;
  assign m_axi_aw_WDATA[1] = \<const0> ;
  assign m_axi_aw_WDATA[0] = \<const0> ;
  assign m_axi_aw_WID[0] = \<const0> ;
  assign m_axi_aw_WLAST = \<const0> ;
  assign m_axi_aw_WSTRB[3] = \<const0> ;
  assign m_axi_aw_WSTRB[2] = \<const0> ;
  assign m_axi_aw_WSTRB[1] = \<const0> ;
  assign m_axi_aw_WSTRB[0] = \<const0> ;
  assign m_axi_aw_WVALID = \<const0> ;
  assign m_axi_bi_ARADDR[31:2] = \^m_axi_bi_ARADDR [31:2];
  assign m_axi_bi_ARADDR[1] = \<const0> ;
  assign m_axi_bi_ARADDR[0] = \<const0> ;
  assign m_axi_bi_ARBURST[1] = \<const0> ;
  assign m_axi_bi_ARBURST[0] = \<const1> ;
  assign m_axi_bi_ARCACHE[3] = \<const0> ;
  assign m_axi_bi_ARCACHE[2] = \<const0> ;
  assign m_axi_bi_ARCACHE[1] = \<const1> ;
  assign m_axi_bi_ARCACHE[0] = \<const1> ;
  assign m_axi_bi_ARID[0] = \<const0> ;
  assign m_axi_bi_ARLEN[7] = \<const0> ;
  assign m_axi_bi_ARLEN[6] = \<const0> ;
  assign m_axi_bi_ARLEN[5] = \<const0> ;
  assign m_axi_bi_ARLEN[4] = \<const0> ;
  assign m_axi_bi_ARLEN[3:0] = \^m_axi_bi_ARLEN [3:0];
  assign m_axi_bi_ARLOCK[1] = \<const0> ;
  assign m_axi_bi_ARLOCK[0] = \<const0> ;
  assign m_axi_bi_ARPROT[2] = \<const0> ;
  assign m_axi_bi_ARPROT[1] = \<const0> ;
  assign m_axi_bi_ARPROT[0] = \<const0> ;
  assign m_axi_bi_ARQOS[3] = \<const0> ;
  assign m_axi_bi_ARQOS[2] = \<const0> ;
  assign m_axi_bi_ARQOS[1] = \<const0> ;
  assign m_axi_bi_ARQOS[0] = \<const0> ;
  assign m_axi_bi_ARREGION[3] = \<const0> ;
  assign m_axi_bi_ARREGION[2] = \<const0> ;
  assign m_axi_bi_ARREGION[1] = \<const0> ;
  assign m_axi_bi_ARREGION[0] = \<const0> ;
  assign m_axi_bi_ARSIZE[2] = \<const0> ;
  assign m_axi_bi_ARSIZE[1] = \<const1> ;
  assign m_axi_bi_ARSIZE[0] = \<const0> ;
  assign m_axi_bi_AWADDR[31] = \<const0> ;
  assign m_axi_bi_AWADDR[30] = \<const0> ;
  assign m_axi_bi_AWADDR[29] = \<const0> ;
  assign m_axi_bi_AWADDR[28] = \<const0> ;
  assign m_axi_bi_AWADDR[27] = \<const0> ;
  assign m_axi_bi_AWADDR[26] = \<const0> ;
  assign m_axi_bi_AWADDR[25] = \<const0> ;
  assign m_axi_bi_AWADDR[24] = \<const0> ;
  assign m_axi_bi_AWADDR[23] = \<const0> ;
  assign m_axi_bi_AWADDR[22] = \<const0> ;
  assign m_axi_bi_AWADDR[21] = \<const0> ;
  assign m_axi_bi_AWADDR[20] = \<const0> ;
  assign m_axi_bi_AWADDR[19] = \<const0> ;
  assign m_axi_bi_AWADDR[18] = \<const0> ;
  assign m_axi_bi_AWADDR[17] = \<const0> ;
  assign m_axi_bi_AWADDR[16] = \<const0> ;
  assign m_axi_bi_AWADDR[15] = \<const0> ;
  assign m_axi_bi_AWADDR[14] = \<const0> ;
  assign m_axi_bi_AWADDR[13] = \<const0> ;
  assign m_axi_bi_AWADDR[12] = \<const0> ;
  assign m_axi_bi_AWADDR[11] = \<const0> ;
  assign m_axi_bi_AWADDR[10] = \<const0> ;
  assign m_axi_bi_AWADDR[9] = \<const0> ;
  assign m_axi_bi_AWADDR[8] = \<const0> ;
  assign m_axi_bi_AWADDR[7] = \<const0> ;
  assign m_axi_bi_AWADDR[6] = \<const0> ;
  assign m_axi_bi_AWADDR[5] = \<const0> ;
  assign m_axi_bi_AWADDR[4] = \<const0> ;
  assign m_axi_bi_AWADDR[3] = \<const0> ;
  assign m_axi_bi_AWADDR[2] = \<const0> ;
  assign m_axi_bi_AWADDR[1] = \<const0> ;
  assign m_axi_bi_AWADDR[0] = \<const0> ;
  assign m_axi_bi_AWBURST[1] = \<const0> ;
  assign m_axi_bi_AWBURST[0] = \<const1> ;
  assign m_axi_bi_AWCACHE[3] = \<const0> ;
  assign m_axi_bi_AWCACHE[2] = \<const0> ;
  assign m_axi_bi_AWCACHE[1] = \<const1> ;
  assign m_axi_bi_AWCACHE[0] = \<const1> ;
  assign m_axi_bi_AWID[0] = \<const0> ;
  assign m_axi_bi_AWLEN[7] = \<const0> ;
  assign m_axi_bi_AWLEN[6] = \<const0> ;
  assign m_axi_bi_AWLEN[5] = \<const0> ;
  assign m_axi_bi_AWLEN[4] = \<const0> ;
  assign m_axi_bi_AWLEN[3] = \<const0> ;
  assign m_axi_bi_AWLEN[2] = \<const0> ;
  assign m_axi_bi_AWLEN[1] = \<const0> ;
  assign m_axi_bi_AWLEN[0] = \<const0> ;
  assign m_axi_bi_AWLOCK[1] = \<const0> ;
  assign m_axi_bi_AWLOCK[0] = \<const0> ;
  assign m_axi_bi_AWPROT[2] = \<const0> ;
  assign m_axi_bi_AWPROT[1] = \<const0> ;
  assign m_axi_bi_AWPROT[0] = \<const0> ;
  assign m_axi_bi_AWQOS[3] = \<const0> ;
  assign m_axi_bi_AWQOS[2] = \<const0> ;
  assign m_axi_bi_AWQOS[1] = \<const0> ;
  assign m_axi_bi_AWQOS[0] = \<const0> ;
  assign m_axi_bi_AWREGION[3] = \<const0> ;
  assign m_axi_bi_AWREGION[2] = \<const0> ;
  assign m_axi_bi_AWREGION[1] = \<const0> ;
  assign m_axi_bi_AWREGION[0] = \<const0> ;
  assign m_axi_bi_AWSIZE[2] = \<const0> ;
  assign m_axi_bi_AWSIZE[1] = \<const1> ;
  assign m_axi_bi_AWSIZE[0] = \<const0> ;
  assign m_axi_bi_AWVALID = \<const0> ;
  assign m_axi_bi_WDATA[31] = \<const0> ;
  assign m_axi_bi_WDATA[30] = \<const0> ;
  assign m_axi_bi_WDATA[29] = \<const0> ;
  assign m_axi_bi_WDATA[28] = \<const0> ;
  assign m_axi_bi_WDATA[27] = \<const0> ;
  assign m_axi_bi_WDATA[26] = \<const0> ;
  assign m_axi_bi_WDATA[25] = \<const0> ;
  assign m_axi_bi_WDATA[24] = \<const0> ;
  assign m_axi_bi_WDATA[23] = \<const0> ;
  assign m_axi_bi_WDATA[22] = \<const0> ;
  assign m_axi_bi_WDATA[21] = \<const0> ;
  assign m_axi_bi_WDATA[20] = \<const0> ;
  assign m_axi_bi_WDATA[19] = \<const0> ;
  assign m_axi_bi_WDATA[18] = \<const0> ;
  assign m_axi_bi_WDATA[17] = \<const0> ;
  assign m_axi_bi_WDATA[16] = \<const0> ;
  assign m_axi_bi_WDATA[15] = \<const0> ;
  assign m_axi_bi_WDATA[14] = \<const0> ;
  assign m_axi_bi_WDATA[13] = \<const0> ;
  assign m_axi_bi_WDATA[12] = \<const0> ;
  assign m_axi_bi_WDATA[11] = \<const0> ;
  assign m_axi_bi_WDATA[10] = \<const0> ;
  assign m_axi_bi_WDATA[9] = \<const0> ;
  assign m_axi_bi_WDATA[8] = \<const0> ;
  assign m_axi_bi_WDATA[7] = \<const0> ;
  assign m_axi_bi_WDATA[6] = \<const0> ;
  assign m_axi_bi_WDATA[5] = \<const0> ;
  assign m_axi_bi_WDATA[4] = \<const0> ;
  assign m_axi_bi_WDATA[3] = \<const0> ;
  assign m_axi_bi_WDATA[2] = \<const0> ;
  assign m_axi_bi_WDATA[1] = \<const0> ;
  assign m_axi_bi_WDATA[0] = \<const0> ;
  assign m_axi_bi_WID[0] = \<const0> ;
  assign m_axi_bi_WLAST = \<const0> ;
  assign m_axi_bi_WSTRB[3] = \<const0> ;
  assign m_axi_bi_WSTRB[2] = \<const0> ;
  assign m_axi_bi_WSTRB[1] = \<const0> ;
  assign m_axi_bi_WSTRB[0] = \<const0> ;
  assign m_axi_bi_WVALID = \<const0> ;
  assign m_axi_ca_ARADDR[31] = \<const0> ;
  assign m_axi_ca_ARADDR[30] = \<const0> ;
  assign m_axi_ca_ARADDR[29] = \<const0> ;
  assign m_axi_ca_ARADDR[28] = \<const0> ;
  assign m_axi_ca_ARADDR[27] = \<const0> ;
  assign m_axi_ca_ARADDR[26] = \<const0> ;
  assign m_axi_ca_ARADDR[25] = \<const0> ;
  assign m_axi_ca_ARADDR[24] = \<const0> ;
  assign m_axi_ca_ARADDR[23] = \<const0> ;
  assign m_axi_ca_ARADDR[22] = \<const0> ;
  assign m_axi_ca_ARADDR[21] = \<const0> ;
  assign m_axi_ca_ARADDR[20] = \<const0> ;
  assign m_axi_ca_ARADDR[19] = \<const0> ;
  assign m_axi_ca_ARADDR[18] = \<const0> ;
  assign m_axi_ca_ARADDR[17] = \<const0> ;
  assign m_axi_ca_ARADDR[16] = \<const0> ;
  assign m_axi_ca_ARADDR[15] = \<const0> ;
  assign m_axi_ca_ARADDR[14] = \<const0> ;
  assign m_axi_ca_ARADDR[13] = \<const0> ;
  assign m_axi_ca_ARADDR[12] = \<const0> ;
  assign m_axi_ca_ARADDR[11] = \<const0> ;
  assign m_axi_ca_ARADDR[10] = \<const0> ;
  assign m_axi_ca_ARADDR[9] = \<const0> ;
  assign m_axi_ca_ARADDR[8] = \<const0> ;
  assign m_axi_ca_ARADDR[7] = \<const0> ;
  assign m_axi_ca_ARADDR[6] = \<const0> ;
  assign m_axi_ca_ARADDR[5] = \<const0> ;
  assign m_axi_ca_ARADDR[4] = \<const0> ;
  assign m_axi_ca_ARADDR[3] = \<const0> ;
  assign m_axi_ca_ARADDR[2] = \<const0> ;
  assign m_axi_ca_ARADDR[1] = \<const0> ;
  assign m_axi_ca_ARADDR[0] = \<const0> ;
  assign m_axi_ca_ARBURST[1] = \<const0> ;
  assign m_axi_ca_ARBURST[0] = \<const1> ;
  assign m_axi_ca_ARCACHE[3] = \<const0> ;
  assign m_axi_ca_ARCACHE[2] = \<const0> ;
  assign m_axi_ca_ARCACHE[1] = \<const1> ;
  assign m_axi_ca_ARCACHE[0] = \<const1> ;
  assign m_axi_ca_ARID[0] = \<const0> ;
  assign m_axi_ca_ARLEN[7] = \<const0> ;
  assign m_axi_ca_ARLEN[6] = \<const0> ;
  assign m_axi_ca_ARLEN[5] = \<const0> ;
  assign m_axi_ca_ARLEN[4] = \<const0> ;
  assign m_axi_ca_ARLEN[3] = \<const0> ;
  assign m_axi_ca_ARLEN[2] = \<const0> ;
  assign m_axi_ca_ARLEN[1] = \<const0> ;
  assign m_axi_ca_ARLEN[0] = \<const0> ;
  assign m_axi_ca_ARLOCK[1] = \<const0> ;
  assign m_axi_ca_ARLOCK[0] = \<const0> ;
  assign m_axi_ca_ARPROT[2] = \<const0> ;
  assign m_axi_ca_ARPROT[1] = \<const0> ;
  assign m_axi_ca_ARPROT[0] = \<const0> ;
  assign m_axi_ca_ARQOS[3] = \<const0> ;
  assign m_axi_ca_ARQOS[2] = \<const0> ;
  assign m_axi_ca_ARQOS[1] = \<const0> ;
  assign m_axi_ca_ARQOS[0] = \<const0> ;
  assign m_axi_ca_ARREGION[3] = \<const0> ;
  assign m_axi_ca_ARREGION[2] = \<const0> ;
  assign m_axi_ca_ARREGION[1] = \<const0> ;
  assign m_axi_ca_ARREGION[0] = \<const0> ;
  assign m_axi_ca_ARSIZE[2] = \<const0> ;
  assign m_axi_ca_ARSIZE[1] = \<const1> ;
  assign m_axi_ca_ARSIZE[0] = \<const0> ;
  assign m_axi_ca_ARVALID = \<const0> ;
  assign m_axi_ca_AWADDR[31:2] = \^m_axi_ca_AWADDR [31:2];
  assign m_axi_ca_AWADDR[1] = \<const0> ;
  assign m_axi_ca_AWADDR[0] = \<const0> ;
  assign m_axi_ca_AWBURST[1] = \<const0> ;
  assign m_axi_ca_AWBURST[0] = \<const1> ;
  assign m_axi_ca_AWCACHE[3] = \<const0> ;
  assign m_axi_ca_AWCACHE[2] = \<const0> ;
  assign m_axi_ca_AWCACHE[1] = \<const1> ;
  assign m_axi_ca_AWCACHE[0] = \<const1> ;
  assign m_axi_ca_AWID[0] = \<const0> ;
  assign m_axi_ca_AWLEN[7] = \<const0> ;
  assign m_axi_ca_AWLEN[6] = \<const0> ;
  assign m_axi_ca_AWLEN[5] = \<const0> ;
  assign m_axi_ca_AWLEN[4] = \<const0> ;
  assign m_axi_ca_AWLEN[3:0] = \^m_axi_ca_AWLEN [3:0];
  assign m_axi_ca_AWLOCK[1] = \<const0> ;
  assign m_axi_ca_AWLOCK[0] = \<const0> ;
  assign m_axi_ca_AWPROT[2] = \<const0> ;
  assign m_axi_ca_AWPROT[1] = \<const0> ;
  assign m_axi_ca_AWPROT[0] = \<const0> ;
  assign m_axi_ca_AWQOS[3] = \<const0> ;
  assign m_axi_ca_AWQOS[2] = \<const0> ;
  assign m_axi_ca_AWQOS[1] = \<const0> ;
  assign m_axi_ca_AWQOS[0] = \<const0> ;
  assign m_axi_ca_AWREGION[3] = \<const0> ;
  assign m_axi_ca_AWREGION[2] = \<const0> ;
  assign m_axi_ca_AWREGION[1] = \<const0> ;
  assign m_axi_ca_AWREGION[0] = \<const0> ;
  assign m_axi_ca_AWSIZE[2] = \<const0> ;
  assign m_axi_ca_AWSIZE[1] = \<const1> ;
  assign m_axi_ca_AWSIZE[0] = \<const0> ;
  assign m_axi_ca_WID[0] = \<const0> ;
  assign s_axi_ap_BRESP[1] = \<const0> ;
  assign s_axi_ap_BRESP[0] = \<const0> ;
  assign s_axi_ap_RDATA[31] = \<const0> ;
  assign s_axi_ap_RDATA[30] = \<const0> ;
  assign s_axi_ap_RDATA[29] = \<const0> ;
  assign s_axi_ap_RDATA[28] = \<const0> ;
  assign s_axi_ap_RDATA[27] = \<const0> ;
  assign s_axi_ap_RDATA[26] = \<const0> ;
  assign s_axi_ap_RDATA[25] = \<const0> ;
  assign s_axi_ap_RDATA[24] = \<const0> ;
  assign s_axi_ap_RDATA[23] = \<const0> ;
  assign s_axi_ap_RDATA[22] = \<const0> ;
  assign s_axi_ap_RDATA[21] = \<const0> ;
  assign s_axi_ap_RDATA[20] = \<const0> ;
  assign s_axi_ap_RDATA[19] = \<const0> ;
  assign s_axi_ap_RDATA[18] = \<const0> ;
  assign s_axi_ap_RDATA[17] = \<const0> ;
  assign s_axi_ap_RDATA[16] = \<const0> ;
  assign s_axi_ap_RDATA[15:0] = \^s_axi_ap_RDATA [15:0];
  assign s_axi_ap_RRESP[1] = \<const0> ;
  assign s_axi_ap_RRESP[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_AW_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_AW_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_AW_DATA_WIDTH = "32" *) 
  (* C_M_AXI_AW_ID_WIDTH = "1" *) 
  (* C_M_AXI_AW_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_AW_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_USER_VALUE = "0" *) 
  (* C_M_AXI_AW_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_AW_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_BI_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_BI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_BI_ID_WIDTH = "1" *) 
  (* C_M_AXI_BI_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_BI_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_USER_VALUE = "0" *) 
  (* C_M_AXI_BI_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_BI_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_CA_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_CA_DATA_WIDTH = "32" *) 
  (* C_M_AXI_CA_ID_WIDTH = "1" *) 
  (* C_M_AXI_CA_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_CA_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_USER_VALUE = "0" *) 
  (* C_M_AXI_CA_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_CA_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AP_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_AP_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AP_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_aw_ARADDR({\^m_axi_aw_ARADDR ,NLW_inst_m_axi_aw_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_aw_ARBURST(NLW_inst_m_axi_aw_ARBURST_UNCONNECTED[1:0]),
        .m_axi_aw_ARCACHE(NLW_inst_m_axi_aw_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_aw_ARID(NLW_inst_m_axi_aw_ARID_UNCONNECTED[0]),
        .m_axi_aw_ARLEN({NLW_inst_m_axi_aw_ARLEN_UNCONNECTED[7:4],\^m_axi_aw_ARLEN }),
        .m_axi_aw_ARLOCK(NLW_inst_m_axi_aw_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_aw_ARPROT(NLW_inst_m_axi_aw_ARPROT_UNCONNECTED[2:0]),
        .m_axi_aw_ARQOS(NLW_inst_m_axi_aw_ARQOS_UNCONNECTED[3:0]),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .m_axi_aw_ARREGION(NLW_inst_m_axi_aw_ARREGION_UNCONNECTED[3:0]),
        .m_axi_aw_ARSIZE(NLW_inst_m_axi_aw_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_aw_ARUSER(NLW_inst_m_axi_aw_ARUSER_UNCONNECTED[0]),
        .m_axi_aw_ARVALID(m_axi_aw_ARVALID),
        .m_axi_aw_AWADDR(NLW_inst_m_axi_aw_AWADDR_UNCONNECTED[31:0]),
        .m_axi_aw_AWBURST(NLW_inst_m_axi_aw_AWBURST_UNCONNECTED[1:0]),
        .m_axi_aw_AWCACHE(NLW_inst_m_axi_aw_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_aw_AWID(NLW_inst_m_axi_aw_AWID_UNCONNECTED[0]),
        .m_axi_aw_AWLEN(NLW_inst_m_axi_aw_AWLEN_UNCONNECTED[7:0]),
        .m_axi_aw_AWLOCK(NLW_inst_m_axi_aw_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_aw_AWPROT(NLW_inst_m_axi_aw_AWPROT_UNCONNECTED[2:0]),
        .m_axi_aw_AWQOS(NLW_inst_m_axi_aw_AWQOS_UNCONNECTED[3:0]),
        .m_axi_aw_AWREADY(1'b0),
        .m_axi_aw_AWREGION(NLW_inst_m_axi_aw_AWREGION_UNCONNECTED[3:0]),
        .m_axi_aw_AWSIZE(NLW_inst_m_axi_aw_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_aw_AWUSER(NLW_inst_m_axi_aw_AWUSER_UNCONNECTED[0]),
        .m_axi_aw_AWVALID(NLW_inst_m_axi_aw_AWVALID_UNCONNECTED),
        .m_axi_aw_BID(1'b0),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BRESP({1'b0,1'b0}),
        .m_axi_aw_BUSER(1'b0),
        .m_axi_aw_BVALID(m_axi_aw_BVALID),
        .m_axi_aw_RDATA(m_axi_aw_RDATA),
        .m_axi_aw_RID(1'b0),
        .m_axi_aw_RLAST(m_axi_aw_RLAST),
        .m_axi_aw_RREADY(m_axi_aw_RREADY),
        .m_axi_aw_RRESP({1'b0,1'b0}),
        .m_axi_aw_RUSER(1'b0),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .m_axi_aw_WDATA(NLW_inst_m_axi_aw_WDATA_UNCONNECTED[31:0]),
        .m_axi_aw_WID(NLW_inst_m_axi_aw_WID_UNCONNECTED[0]),
        .m_axi_aw_WLAST(NLW_inst_m_axi_aw_WLAST_UNCONNECTED),
        .m_axi_aw_WREADY(1'b0),
        .m_axi_aw_WSTRB(NLW_inst_m_axi_aw_WSTRB_UNCONNECTED[3:0]),
        .m_axi_aw_WUSER(NLW_inst_m_axi_aw_WUSER_UNCONNECTED[0]),
        .m_axi_aw_WVALID(NLW_inst_m_axi_aw_WVALID_UNCONNECTED),
        .m_axi_bi_ARADDR({\^m_axi_bi_ARADDR ,NLW_inst_m_axi_bi_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_bi_ARBURST(NLW_inst_m_axi_bi_ARBURST_UNCONNECTED[1:0]),
        .m_axi_bi_ARCACHE(NLW_inst_m_axi_bi_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_bi_ARID(NLW_inst_m_axi_bi_ARID_UNCONNECTED[0]),
        .m_axi_bi_ARLEN({NLW_inst_m_axi_bi_ARLEN_UNCONNECTED[7:4],\^m_axi_bi_ARLEN }),
        .m_axi_bi_ARLOCK(NLW_inst_m_axi_bi_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_bi_ARPROT(NLW_inst_m_axi_bi_ARPROT_UNCONNECTED[2:0]),
        .m_axi_bi_ARQOS(NLW_inst_m_axi_bi_ARQOS_UNCONNECTED[3:0]),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .m_axi_bi_ARREGION(NLW_inst_m_axi_bi_ARREGION_UNCONNECTED[3:0]),
        .m_axi_bi_ARSIZE(NLW_inst_m_axi_bi_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_bi_ARUSER(NLW_inst_m_axi_bi_ARUSER_UNCONNECTED[0]),
        .m_axi_bi_ARVALID(m_axi_bi_ARVALID),
        .m_axi_bi_AWADDR(NLW_inst_m_axi_bi_AWADDR_UNCONNECTED[31:0]),
        .m_axi_bi_AWBURST(NLW_inst_m_axi_bi_AWBURST_UNCONNECTED[1:0]),
        .m_axi_bi_AWCACHE(NLW_inst_m_axi_bi_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_bi_AWID(NLW_inst_m_axi_bi_AWID_UNCONNECTED[0]),
        .m_axi_bi_AWLEN(NLW_inst_m_axi_bi_AWLEN_UNCONNECTED[7:0]),
        .m_axi_bi_AWLOCK(NLW_inst_m_axi_bi_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_bi_AWPROT(NLW_inst_m_axi_bi_AWPROT_UNCONNECTED[2:0]),
        .m_axi_bi_AWQOS(NLW_inst_m_axi_bi_AWQOS_UNCONNECTED[3:0]),
        .m_axi_bi_AWREADY(1'b0),
        .m_axi_bi_AWREGION(NLW_inst_m_axi_bi_AWREGION_UNCONNECTED[3:0]),
        .m_axi_bi_AWSIZE(NLW_inst_m_axi_bi_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_bi_AWUSER(NLW_inst_m_axi_bi_AWUSER_UNCONNECTED[0]),
        .m_axi_bi_AWVALID(NLW_inst_m_axi_bi_AWVALID_UNCONNECTED),
        .m_axi_bi_BID(1'b0),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BRESP({1'b0,1'b0}),
        .m_axi_bi_BUSER(1'b0),
        .m_axi_bi_BVALID(m_axi_bi_BVALID),
        .m_axi_bi_RDATA(m_axi_bi_RDATA),
        .m_axi_bi_RID(1'b0),
        .m_axi_bi_RLAST(m_axi_bi_RLAST),
        .m_axi_bi_RREADY(m_axi_bi_RREADY),
        .m_axi_bi_RRESP({1'b0,1'b0}),
        .m_axi_bi_RUSER(1'b0),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .m_axi_bi_WDATA(NLW_inst_m_axi_bi_WDATA_UNCONNECTED[31:0]),
        .m_axi_bi_WID(NLW_inst_m_axi_bi_WID_UNCONNECTED[0]),
        .m_axi_bi_WLAST(NLW_inst_m_axi_bi_WLAST_UNCONNECTED),
        .m_axi_bi_WREADY(1'b0),
        .m_axi_bi_WSTRB(NLW_inst_m_axi_bi_WSTRB_UNCONNECTED[3:0]),
        .m_axi_bi_WUSER(NLW_inst_m_axi_bi_WUSER_UNCONNECTED[0]),
        .m_axi_bi_WVALID(NLW_inst_m_axi_bi_WVALID_UNCONNECTED),
        .m_axi_ca_ARADDR(NLW_inst_m_axi_ca_ARADDR_UNCONNECTED[31:0]),
        .m_axi_ca_ARBURST(NLW_inst_m_axi_ca_ARBURST_UNCONNECTED[1:0]),
        .m_axi_ca_ARCACHE(NLW_inst_m_axi_ca_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_ca_ARID(NLW_inst_m_axi_ca_ARID_UNCONNECTED[0]),
        .m_axi_ca_ARLEN(NLW_inst_m_axi_ca_ARLEN_UNCONNECTED[7:0]),
        .m_axi_ca_ARLOCK(NLW_inst_m_axi_ca_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_ca_ARPROT(NLW_inst_m_axi_ca_ARPROT_UNCONNECTED[2:0]),
        .m_axi_ca_ARQOS(NLW_inst_m_axi_ca_ARQOS_UNCONNECTED[3:0]),
        .m_axi_ca_ARREADY(1'b0),
        .m_axi_ca_ARREGION(NLW_inst_m_axi_ca_ARREGION_UNCONNECTED[3:0]),
        .m_axi_ca_ARSIZE(NLW_inst_m_axi_ca_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_ca_ARUSER(NLW_inst_m_axi_ca_ARUSER_UNCONNECTED[0]),
        .m_axi_ca_ARVALID(NLW_inst_m_axi_ca_ARVALID_UNCONNECTED),
        .m_axi_ca_AWADDR({\^m_axi_ca_AWADDR ,NLW_inst_m_axi_ca_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_ca_AWBURST(NLW_inst_m_axi_ca_AWBURST_UNCONNECTED[1:0]),
        .m_axi_ca_AWCACHE(NLW_inst_m_axi_ca_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_ca_AWID(NLW_inst_m_axi_ca_AWID_UNCONNECTED[0]),
        .m_axi_ca_AWLEN({NLW_inst_m_axi_ca_AWLEN_UNCONNECTED[7:4],\^m_axi_ca_AWLEN }),
        .m_axi_ca_AWLOCK(NLW_inst_m_axi_ca_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_ca_AWPROT(NLW_inst_m_axi_ca_AWPROT_UNCONNECTED[2:0]),
        .m_axi_ca_AWQOS(NLW_inst_m_axi_ca_AWQOS_UNCONNECTED[3:0]),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWREGION(NLW_inst_m_axi_ca_AWREGION_UNCONNECTED[3:0]),
        .m_axi_ca_AWSIZE(NLW_inst_m_axi_ca_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_ca_AWUSER(NLW_inst_m_axi_ca_AWUSER_UNCONNECTED[0]),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_BID(1'b0),
        .m_axi_ca_BREADY(m_axi_ca_BREADY),
        .m_axi_ca_BRESP({1'b0,1'b0}),
        .m_axi_ca_BUSER(1'b0),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .m_axi_ca_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_ca_RID(1'b0),
        .m_axi_ca_RLAST(1'b0),
        .m_axi_ca_RREADY(m_axi_ca_RREADY),
        .m_axi_ca_RRESP({1'b0,1'b0}),
        .m_axi_ca_RUSER(1'b0),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .m_axi_ca_WDATA(m_axi_ca_WDATA),
        .m_axi_ca_WID(NLW_inst_m_axi_ca_WID_UNCONNECTED[0]),
        .m_axi_ca_WLAST(m_axi_ca_WLAST),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WSTRB(m_axi_ca_WSTRB),
        .m_axi_ca_WUSER(NLW_inst_m_axi_ca_WUSER_UNCONNECTED[0]),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .s_axi_ap_ARADDR(s_axi_ap_ARADDR),
        .s_axi_ap_ARREADY(s_axi_ap_ARREADY),
        .s_axi_ap_ARVALID(s_axi_ap_ARVALID),
        .s_axi_ap_AWADDR(s_axi_ap_AWADDR),
        .s_axi_ap_AWREADY(s_axi_ap_AWREADY),
        .s_axi_ap_AWVALID(s_axi_ap_AWVALID),
        .s_axi_ap_BREADY(s_axi_ap_BREADY),
        .s_axi_ap_BRESP(NLW_inst_s_axi_ap_BRESP_UNCONNECTED[1:0]),
        .s_axi_ap_BVALID(s_axi_ap_BVALID),
        .s_axi_ap_RDATA({NLW_inst_s_axi_ap_RDATA_UNCONNECTED[31:16],\^s_axi_ap_RDATA }),
        .s_axi_ap_RREADY(s_axi_ap_RREADY),
        .s_axi_ap_RRESP(NLW_inst_s_axi_ap_RRESP_UNCONNECTED[1:0]),
        .s_axi_ap_RVALID(s_axi_ap_RVALID),
        .s_axi_ap_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_ap_WDATA[15:0]}),
        .s_axi_ap_WREADY(s_axi_ap_WREADY),
        .s_axi_ap_WSTRB({1'b0,1'b0,s_axi_ap_WSTRB[1:0]}),
        .s_axi_ap_WVALID(s_axi_ap_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_AW_ADDR_WIDTH = "32" *) (* C_M_AXI_AW_ARUSER_WIDTH = "1" *) (* C_M_AXI_AW_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_AW_BUSER_WIDTH = "1" *) (* C_M_AXI_AW_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_AW_DATA_WIDTH = "32" *) 
(* C_M_AXI_AW_ID_WIDTH = "1" *) (* C_M_AXI_AW_PROT_VALUE = "3'b000" *) (* C_M_AXI_AW_RUSER_WIDTH = "1" *) 
(* C_M_AXI_AW_USER_VALUE = "0" *) (* C_M_AXI_AW_WSTRB_WIDTH = "4" *) (* C_M_AXI_AW_WUSER_WIDTH = "1" *) 
(* C_M_AXI_BI_ADDR_WIDTH = "32" *) (* C_M_AXI_BI_ARUSER_WIDTH = "1" *) (* C_M_AXI_BI_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_BI_BUSER_WIDTH = "1" *) (* C_M_AXI_BI_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_BI_DATA_WIDTH = "32" *) 
(* C_M_AXI_BI_ID_WIDTH = "1" *) (* C_M_AXI_BI_PROT_VALUE = "3'b000" *) (* C_M_AXI_BI_RUSER_WIDTH = "1" *) 
(* C_M_AXI_BI_USER_VALUE = "0" *) (* C_M_AXI_BI_WSTRB_WIDTH = "4" *) (* C_M_AXI_BI_WUSER_WIDTH = "1" *) 
(* C_M_AXI_CA_ADDR_WIDTH = "32" *) (* C_M_AXI_CA_ARUSER_WIDTH = "1" *) (* C_M_AXI_CA_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_CA_BUSER_WIDTH = "1" *) (* C_M_AXI_CA_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_CA_DATA_WIDTH = "32" *) 
(* C_M_AXI_CA_ID_WIDTH = "1" *) (* C_M_AXI_CA_PROT_VALUE = "3'b000" *) (* C_M_AXI_CA_RUSER_WIDTH = "1" *) 
(* C_M_AXI_CA_USER_VALUE = "0" *) (* C_M_AXI_CA_WSTRB_WIDTH = "4" *) (* C_M_AXI_CA_WUSER_WIDTH = "1" *) 
(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_AP_ADDR_WIDTH = "6" *) 
(* C_S_AXI_AP_DATA_WIDTH = "32" *) (* C_S_AXI_AP_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top
   (s_axi_ap_AWVALID,
    s_axi_ap_AWREADY,
    s_axi_ap_AWADDR,
    s_axi_ap_WVALID,
    s_axi_ap_WREADY,
    s_axi_ap_WDATA,
    s_axi_ap_WSTRB,
    s_axi_ap_ARVALID,
    s_axi_ap_ARREADY,
    s_axi_ap_ARADDR,
    s_axi_ap_RVALID,
    s_axi_ap_RREADY,
    s_axi_ap_RDATA,
    s_axi_ap_RRESP,
    s_axi_ap_BVALID,
    s_axi_ap_BREADY,
    s_axi_ap_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    m_axi_aw_AWVALID,
    m_axi_aw_AWREADY,
    m_axi_aw_AWADDR,
    m_axi_aw_AWID,
    m_axi_aw_AWLEN,
    m_axi_aw_AWSIZE,
    m_axi_aw_AWBURST,
    m_axi_aw_AWLOCK,
    m_axi_aw_AWCACHE,
    m_axi_aw_AWPROT,
    m_axi_aw_AWQOS,
    m_axi_aw_AWREGION,
    m_axi_aw_AWUSER,
    m_axi_aw_WVALID,
    m_axi_aw_WREADY,
    m_axi_aw_WDATA,
    m_axi_aw_WSTRB,
    m_axi_aw_WLAST,
    m_axi_aw_WID,
    m_axi_aw_WUSER,
    m_axi_aw_ARVALID,
    m_axi_aw_ARREADY,
    m_axi_aw_ARADDR,
    m_axi_aw_ARID,
    m_axi_aw_ARLEN,
    m_axi_aw_ARSIZE,
    m_axi_aw_ARBURST,
    m_axi_aw_ARLOCK,
    m_axi_aw_ARCACHE,
    m_axi_aw_ARPROT,
    m_axi_aw_ARQOS,
    m_axi_aw_ARREGION,
    m_axi_aw_ARUSER,
    m_axi_aw_RVALID,
    m_axi_aw_RREADY,
    m_axi_aw_RDATA,
    m_axi_aw_RLAST,
    m_axi_aw_RID,
    m_axi_aw_RUSER,
    m_axi_aw_RRESP,
    m_axi_aw_BVALID,
    m_axi_aw_BREADY,
    m_axi_aw_BRESP,
    m_axi_aw_BID,
    m_axi_aw_BUSER,
    m_axi_bi_AWVALID,
    m_axi_bi_AWREADY,
    m_axi_bi_AWADDR,
    m_axi_bi_AWID,
    m_axi_bi_AWLEN,
    m_axi_bi_AWSIZE,
    m_axi_bi_AWBURST,
    m_axi_bi_AWLOCK,
    m_axi_bi_AWCACHE,
    m_axi_bi_AWPROT,
    m_axi_bi_AWQOS,
    m_axi_bi_AWREGION,
    m_axi_bi_AWUSER,
    m_axi_bi_WVALID,
    m_axi_bi_WREADY,
    m_axi_bi_WDATA,
    m_axi_bi_WSTRB,
    m_axi_bi_WLAST,
    m_axi_bi_WID,
    m_axi_bi_WUSER,
    m_axi_bi_ARVALID,
    m_axi_bi_ARREADY,
    m_axi_bi_ARADDR,
    m_axi_bi_ARID,
    m_axi_bi_ARLEN,
    m_axi_bi_ARSIZE,
    m_axi_bi_ARBURST,
    m_axi_bi_ARLOCK,
    m_axi_bi_ARCACHE,
    m_axi_bi_ARPROT,
    m_axi_bi_ARQOS,
    m_axi_bi_ARREGION,
    m_axi_bi_ARUSER,
    m_axi_bi_RVALID,
    m_axi_bi_RREADY,
    m_axi_bi_RDATA,
    m_axi_bi_RLAST,
    m_axi_bi_RID,
    m_axi_bi_RUSER,
    m_axi_bi_RRESP,
    m_axi_bi_BVALID,
    m_axi_bi_BREADY,
    m_axi_bi_BRESP,
    m_axi_bi_BID,
    m_axi_bi_BUSER,
    m_axi_ca_AWVALID,
    m_axi_ca_AWREADY,
    m_axi_ca_AWADDR,
    m_axi_ca_AWID,
    m_axi_ca_AWLEN,
    m_axi_ca_AWSIZE,
    m_axi_ca_AWBURST,
    m_axi_ca_AWLOCK,
    m_axi_ca_AWCACHE,
    m_axi_ca_AWPROT,
    m_axi_ca_AWQOS,
    m_axi_ca_AWREGION,
    m_axi_ca_AWUSER,
    m_axi_ca_WVALID,
    m_axi_ca_WREADY,
    m_axi_ca_WDATA,
    m_axi_ca_WSTRB,
    m_axi_ca_WLAST,
    m_axi_ca_WID,
    m_axi_ca_WUSER,
    m_axi_ca_ARVALID,
    m_axi_ca_ARREADY,
    m_axi_ca_ARADDR,
    m_axi_ca_ARID,
    m_axi_ca_ARLEN,
    m_axi_ca_ARSIZE,
    m_axi_ca_ARBURST,
    m_axi_ca_ARLOCK,
    m_axi_ca_ARCACHE,
    m_axi_ca_ARPROT,
    m_axi_ca_ARQOS,
    m_axi_ca_ARREGION,
    m_axi_ca_ARUSER,
    m_axi_ca_RVALID,
    m_axi_ca_RREADY,
    m_axi_ca_RDATA,
    m_axi_ca_RLAST,
    m_axi_ca_RID,
    m_axi_ca_RUSER,
    m_axi_ca_RRESP,
    m_axi_ca_BVALID,
    m_axi_ca_BREADY,
    m_axi_ca_BRESP,
    m_axi_ca_BID,
    m_axi_ca_BUSER);
  input s_axi_ap_AWVALID;
  output s_axi_ap_AWREADY;
  input [5:0]s_axi_ap_AWADDR;
  input s_axi_ap_WVALID;
  output s_axi_ap_WREADY;
  input [31:0]s_axi_ap_WDATA;
  input [3:0]s_axi_ap_WSTRB;
  input s_axi_ap_ARVALID;
  output s_axi_ap_ARREADY;
  input [5:0]s_axi_ap_ARADDR;
  output s_axi_ap_RVALID;
  input s_axi_ap_RREADY;
  output [31:0]s_axi_ap_RDATA;
  output [1:0]s_axi_ap_RRESP;
  output s_axi_ap_BVALID;
  input s_axi_ap_BREADY;
  output [1:0]s_axi_ap_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output m_axi_aw_AWVALID;
  input m_axi_aw_AWREADY;
  output [31:0]m_axi_aw_AWADDR;
  output [0:0]m_axi_aw_AWID;
  output [7:0]m_axi_aw_AWLEN;
  output [2:0]m_axi_aw_AWSIZE;
  output [1:0]m_axi_aw_AWBURST;
  output [1:0]m_axi_aw_AWLOCK;
  output [3:0]m_axi_aw_AWCACHE;
  output [2:0]m_axi_aw_AWPROT;
  output [3:0]m_axi_aw_AWQOS;
  output [3:0]m_axi_aw_AWREGION;
  output [0:0]m_axi_aw_AWUSER;
  output m_axi_aw_WVALID;
  input m_axi_aw_WREADY;
  output [31:0]m_axi_aw_WDATA;
  output [3:0]m_axi_aw_WSTRB;
  output m_axi_aw_WLAST;
  output [0:0]m_axi_aw_WID;
  output [0:0]m_axi_aw_WUSER;
  output m_axi_aw_ARVALID;
  input m_axi_aw_ARREADY;
  output [31:0]m_axi_aw_ARADDR;
  output [0:0]m_axi_aw_ARID;
  output [7:0]m_axi_aw_ARLEN;
  output [2:0]m_axi_aw_ARSIZE;
  output [1:0]m_axi_aw_ARBURST;
  output [1:0]m_axi_aw_ARLOCK;
  output [3:0]m_axi_aw_ARCACHE;
  output [2:0]m_axi_aw_ARPROT;
  output [3:0]m_axi_aw_ARQOS;
  output [3:0]m_axi_aw_ARREGION;
  output [0:0]m_axi_aw_ARUSER;
  input m_axi_aw_RVALID;
  output m_axi_aw_RREADY;
  input [31:0]m_axi_aw_RDATA;
  input m_axi_aw_RLAST;
  input [0:0]m_axi_aw_RID;
  input [0:0]m_axi_aw_RUSER;
  input [1:0]m_axi_aw_RRESP;
  input m_axi_aw_BVALID;
  output m_axi_aw_BREADY;
  input [1:0]m_axi_aw_BRESP;
  input [0:0]m_axi_aw_BID;
  input [0:0]m_axi_aw_BUSER;
  output m_axi_bi_AWVALID;
  input m_axi_bi_AWREADY;
  output [31:0]m_axi_bi_AWADDR;
  output [0:0]m_axi_bi_AWID;
  output [7:0]m_axi_bi_AWLEN;
  output [2:0]m_axi_bi_AWSIZE;
  output [1:0]m_axi_bi_AWBURST;
  output [1:0]m_axi_bi_AWLOCK;
  output [3:0]m_axi_bi_AWCACHE;
  output [2:0]m_axi_bi_AWPROT;
  output [3:0]m_axi_bi_AWQOS;
  output [3:0]m_axi_bi_AWREGION;
  output [0:0]m_axi_bi_AWUSER;
  output m_axi_bi_WVALID;
  input m_axi_bi_WREADY;
  output [31:0]m_axi_bi_WDATA;
  output [3:0]m_axi_bi_WSTRB;
  output m_axi_bi_WLAST;
  output [0:0]m_axi_bi_WID;
  output [0:0]m_axi_bi_WUSER;
  output m_axi_bi_ARVALID;
  input m_axi_bi_ARREADY;
  output [31:0]m_axi_bi_ARADDR;
  output [0:0]m_axi_bi_ARID;
  output [7:0]m_axi_bi_ARLEN;
  output [2:0]m_axi_bi_ARSIZE;
  output [1:0]m_axi_bi_ARBURST;
  output [1:0]m_axi_bi_ARLOCK;
  output [3:0]m_axi_bi_ARCACHE;
  output [2:0]m_axi_bi_ARPROT;
  output [3:0]m_axi_bi_ARQOS;
  output [3:0]m_axi_bi_ARREGION;
  output [0:0]m_axi_bi_ARUSER;
  input m_axi_bi_RVALID;
  output m_axi_bi_RREADY;
  input [31:0]m_axi_bi_RDATA;
  input m_axi_bi_RLAST;
  input [0:0]m_axi_bi_RID;
  input [0:0]m_axi_bi_RUSER;
  input [1:0]m_axi_bi_RRESP;
  input m_axi_bi_BVALID;
  output m_axi_bi_BREADY;
  input [1:0]m_axi_bi_BRESP;
  input [0:0]m_axi_bi_BID;
  input [0:0]m_axi_bi_BUSER;
  output m_axi_ca_AWVALID;
  input m_axi_ca_AWREADY;
  output [31:0]m_axi_ca_AWADDR;
  output [0:0]m_axi_ca_AWID;
  output [7:0]m_axi_ca_AWLEN;
  output [2:0]m_axi_ca_AWSIZE;
  output [1:0]m_axi_ca_AWBURST;
  output [1:0]m_axi_ca_AWLOCK;
  output [3:0]m_axi_ca_AWCACHE;
  output [2:0]m_axi_ca_AWPROT;
  output [3:0]m_axi_ca_AWQOS;
  output [3:0]m_axi_ca_AWREGION;
  output [0:0]m_axi_ca_AWUSER;
  output m_axi_ca_WVALID;
  input m_axi_ca_WREADY;
  output [31:0]m_axi_ca_WDATA;
  output [3:0]m_axi_ca_WSTRB;
  output m_axi_ca_WLAST;
  output [0:0]m_axi_ca_WID;
  output [0:0]m_axi_ca_WUSER;
  output m_axi_ca_ARVALID;
  input m_axi_ca_ARREADY;
  output [31:0]m_axi_ca_ARADDR;
  output [0:0]m_axi_ca_ARID;
  output [7:0]m_axi_ca_ARLEN;
  output [2:0]m_axi_ca_ARSIZE;
  output [1:0]m_axi_ca_ARBURST;
  output [1:0]m_axi_ca_ARLOCK;
  output [3:0]m_axi_ca_ARCACHE;
  output [2:0]m_axi_ca_ARPROT;
  output [3:0]m_axi_ca_ARQOS;
  output [3:0]m_axi_ca_ARREGION;
  output [0:0]m_axi_ca_ARUSER;
  input m_axi_ca_RVALID;
  output m_axi_ca_RREADY;
  input [31:0]m_axi_ca_RDATA;
  input m_axi_ca_RLAST;
  input [0:0]m_axi_ca_RID;
  input [0:0]m_axi_ca_RUSER;
  input [1:0]m_axi_ca_RRESP;
  input m_axi_ca_BVALID;
  output m_axi_ca_BREADY;
  input [1:0]m_axi_ca_BRESP;
  input [0:0]m_axi_ca_BID;
  input [0:0]m_axi_ca_BUSER;

  wire \<const0> ;
  wire Block_entry57_proc_U0_ap_continue;
  wire Block_entry57_proc_U0_ap_ready;
  wire [13:0]Block_entry57_proc_U0_ap_return_0;
  wire [15:0]Block_entry57_proc_U0_ap_return_1;
  wire [13:0]Block_entry57_proc_U0_ap_return_2;
  wire [15:0]Block_entry57_proc_U0_ap_return_5;
  wire [16:0]Block_entry57_proc_U0_ap_return_6;
  wire Block_entry57_proc_U0_n_18;
  wire Block_entry57_proc_U0_n_25;
  wire Block_entry57_proc_U0_n_26;
  wire Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  wire Loop_VITIS_LOOP_144_1_proc_U0_ap_start;
  wire [31:0]Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARADDR;
  wire [31:0]Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARADDR;
  wire [29:0]Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWADDR;
  wire Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY;
  wire [31:0]Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_131;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_170;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_171;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_172;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_173;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_174;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_175;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_239;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_241;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_242;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_32;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_33;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_34;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_35;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_36;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_37;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_38;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_41;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_71;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_72;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_74;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_75;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_77;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_97;
  wire Loop_VITIS_LOOP_144_1_proc_U0_n_98;
  wire [0:0]add_ln145_fu_906_p2;
  wire [31:0]addr_a0;
  wire [31:0]addr_b0;
  wire [31:1]addr_c0;
  wire ap_CS_fsm_state3;
  wire [1:1]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire [16:0]ap_return_6_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_s_axi_U_n_2;
  wire ap_s_axi_U_n_5;
  wire ap_s_axi_U_n_7;
  wire ap_start;
  wire ap_sync_channel_write_call_a_cast_loc_channel;
  wire ap_sync_channel_write_call_a_cast_loc_channel0;
  wire ap_sync_channel_write_call_b_cast_loc_channel;
  wire ap_sync_channel_write_call_b_cast_loc_channel0;
  wire ap_sync_channel_write_m_cast13_loc_channel;
  wire ap_sync_channel_write_m_cast14_loc_channel;
  wire ap_sync_channel_write_m_cast_loc_channel;
  wire ap_sync_channel_write_m_cast_loc_channel0;
  wire ap_sync_channel_write_sub24_loc_channel;
  wire ap_sync_channel_write_sub24_loc_channel0;
  wire ap_sync_channel_write_zext_ln142_loc_channel;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready_reg_n_0;
  wire ap_sync_reg_channel_write_call_a_cast_loc_channel;
  wire ap_sync_reg_channel_write_call_b_cast_loc_channel;
  wire ap_sync_reg_channel_write_m_cast13_loc_channel;
  wire ap_sync_reg_channel_write_m_cast14_loc_channel;
  wire ap_sync_reg_channel_write_m_cast_loc_channel;
  wire ap_sync_reg_channel_write_sub24_loc_channel;
  wire ap_sync_reg_channel_write_zext_ln142_loc_channel_reg_n_0;
  wire aw_ARREADY;
  wire [7:0]aw_RDATA;
  wire aw_RVALID;
  wire [15:0]b0_q;
  wire bi_ARREADY;
  wire [7:0]bi_RDATA;
  wire bi_RVALID;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire ca_m_axi_U_n_45;
  wire [13:0]call_a_cast_loc_channel_dout;
  wire call_a_cast_loc_channel_empty_n;
  wire call_a_cast_loc_channel_full_n;
  wire call_b_cast_loc_channel_U_n_2;
  wire call_b_cast_loc_channel_U_n_20;
  wire [13:0]call_b_cast_loc_channel_dout;
  wire call_b_cast_loc_channel_empty_n;
  wire call_b_cast_loc_channel_full_n;
  wire control_s_axi_U_n_0;
  wire control_s_axi_U_n_33;
  wire control_s_axi_U_n_66;
  wire control_s_axi_U_n_67;
  wire control_s_axi_U_n_68;
  wire control_s_axi_U_n_69;
  wire control_s_axi_U_n_70;
  wire control_s_axi_U_n_71;
  wire control_s_axi_U_n_72;
  wire control_s_axi_U_n_73;
  wire control_s_axi_U_n_74;
  wire control_s_axi_U_n_75;
  wire control_s_axi_U_n_76;
  wire [14:0]empty_reg_1063;
  wire [17:1]\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/add_ln22_12_fu_1230_p2 ;
  wire [15:0]\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/add_ln22_13_fu_888_p2 ;
  wire [11:0]\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/add_ln22_21_fu_998_p2 ;
  wire [18:1]\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/add_ln22_8_fu_820_p2 ;
  wire [15:0]\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/ap_sig_allocacmp_t_2 ;
  wire \grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/ap_sig_allocacmp_t_21 ;
  wire \grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/icmp_ln150_fu_736_p2 ;
  wire [15:0]\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/phi_mul_fu_332_reg ;
  wire [0:0]\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/reg_702 ;
  wire [16:1]\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/sub_ln15_fu_838_p2 ;
  wire [15:0]\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/sub_ln22_1_fu_1193_p2 ;
  wire [15:0]\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/t_2_reg_3023 ;
  wire \grp_sa_store_fu_592/ap_CS_fsm_pp0_stage11 ;
  wire \grp_sa_store_fu_592/ap_CS_fsm_pp0_stage12 ;
  wire \grp_sa_store_fu_592/ap_CS_fsm_pp0_stage17 ;
  wire \grp_sa_store_fu_592/ap_CS_fsm_pp0_stage18 ;
  wire \grp_sa_store_fu_592/ap_CS_fsm_pp0_stage23 ;
  wire \grp_sa_store_fu_592/ap_CS_fsm_pp0_stage24 ;
  wire \grp_sa_store_fu_592/ap_CS_fsm_pp0_stage29 ;
  wire \grp_sa_store_fu_592/ap_CS_fsm_pp0_stage30 ;
  wire \grp_sa_store_fu_592/ap_CS_fsm_pp0_stage35 ;
  wire [30:12]\grp_sa_store_fu_592/ap_NS_fsm ;
  wire \grp_sa_store_fu_592/ap_enable_reg_pp0_iter0 ;
  wire [0:0]i_fu_300_reg;
  wire icmp_ln144_fu_823_p2;
  wire [15:0]int_a0_p0;
  wire [15:0]int_b0_q0;
  wire interrupt;
  wire [13:0]j_fu_296;
  wire \load_unit/fifo_rreq/push ;
  wire \load_unit/fifo_rreq/push_3 ;
  wire [15:0]m;
  wire mOutPtr0;
  wire mOutPtr0_0;
  wire mOutPtr0_1;
  wire mOutPtr0_2;
  wire [31:2]\^m_axi_aw_ARADDR ;
  wire [3:0]\^m_axi_aw_ARLEN ;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_ARVALID;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire [31:0]m_axi_aw_RDATA;
  wire m_axi_aw_RLAST;
  wire m_axi_aw_RREADY;
  wire m_axi_aw_RVALID;
  wire [31:2]\^m_axi_bi_ARADDR ;
  wire [3:0]\^m_axi_bi_ARLEN ;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_ARVALID;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire [31:0]m_axi_bi_RDATA;
  wire m_axi_bi_RLAST;
  wire m_axi_bi_RREADY;
  wire m_axi_bi_RVALID;
  wire [31:2]\^m_axi_ca_AWADDR ;
  wire [3:0]\^m_axi_ca_AWLEN ;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BREADY;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_RREADY;
  wire m_axi_ca_RVALID;
  wire [31:0]m_axi_ca_WDATA;
  wire m_axi_ca_WLAST;
  wire m_axi_ca_WREADY;
  wire [3:0]m_axi_ca_WSTRB;
  wire m_axi_ca_WVALID;
  wire [15:0]m_cast13_loc_channel_dout;
  wire m_cast13_loc_channel_empty_n;
  wire m_cast13_loc_channel_full_n;
  wire m_cast14_loc_channel_U_n_16;
  wire m_cast14_loc_channel_U_n_2;
  wire m_cast14_loc_channel_U_n_29;
  wire m_cast14_loc_channel_U_n_3;
  wire m_cast14_loc_channel_U_n_42;
  wire m_cast14_loc_channel_U_n_43;
  wire m_cast14_loc_channel_U_n_44;
  wire m_cast14_loc_channel_U_n_46;
  wire m_cast14_loc_channel_U_n_47;
  wire m_cast14_loc_channel_U_n_48;
  wire m_cast14_loc_channel_U_n_49;
  wire m_cast14_loc_channel_U_n_50;
  wire m_cast14_loc_channel_U_n_51;
  wire m_cast14_loc_channel_U_n_52;
  wire m_cast14_loc_channel_empty_n;
  wire m_cast14_loc_channel_full_n;
  wire m_cast_loc_channel_U_n_10;
  wire m_cast_loc_channel_U_n_100;
  wire m_cast_loc_channel_U_n_11;
  wire m_cast_loc_channel_U_n_12;
  wire m_cast_loc_channel_U_n_13;
  wire m_cast_loc_channel_U_n_139;
  wire m_cast_loc_channel_U_n_14;
  wire m_cast_loc_channel_U_n_140;
  wire m_cast_loc_channel_U_n_141;
  wire m_cast_loc_channel_U_n_142;
  wire m_cast_loc_channel_U_n_143;
  wire m_cast_loc_channel_U_n_144;
  wire m_cast_loc_channel_U_n_145;
  wire m_cast_loc_channel_U_n_146;
  wire m_cast_loc_channel_U_n_147;
  wire m_cast_loc_channel_U_n_148;
  wire m_cast_loc_channel_U_n_149;
  wire m_cast_loc_channel_U_n_15;
  wire m_cast_loc_channel_U_n_150;
  wire m_cast_loc_channel_U_n_151;
  wire m_cast_loc_channel_U_n_152;
  wire m_cast_loc_channel_U_n_153;
  wire m_cast_loc_channel_U_n_154;
  wire m_cast_loc_channel_U_n_155;
  wire m_cast_loc_channel_U_n_156;
  wire m_cast_loc_channel_U_n_157;
  wire m_cast_loc_channel_U_n_158;
  wire m_cast_loc_channel_U_n_159;
  wire m_cast_loc_channel_U_n_16;
  wire m_cast_loc_channel_U_n_160;
  wire m_cast_loc_channel_U_n_161;
  wire m_cast_loc_channel_U_n_162;
  wire m_cast_loc_channel_U_n_163;
  wire m_cast_loc_channel_U_n_164;
  wire m_cast_loc_channel_U_n_165;
  wire m_cast_loc_channel_U_n_166;
  wire m_cast_loc_channel_U_n_167;
  wire m_cast_loc_channel_U_n_168;
  wire m_cast_loc_channel_U_n_169;
  wire m_cast_loc_channel_U_n_17;
  wire m_cast_loc_channel_U_n_171;
  wire m_cast_loc_channel_U_n_172;
  wire m_cast_loc_channel_U_n_173;
  wire m_cast_loc_channel_U_n_174;
  wire m_cast_loc_channel_U_n_175;
  wire m_cast_loc_channel_U_n_18;
  wire m_cast_loc_channel_U_n_19;
  wire m_cast_loc_channel_U_n_2;
  wire m_cast_loc_channel_U_n_20;
  wire m_cast_loc_channel_U_n_21;
  wire m_cast_loc_channel_U_n_22;
  wire m_cast_loc_channel_U_n_23;
  wire m_cast_loc_channel_U_n_24;
  wire m_cast_loc_channel_U_n_25;
  wire m_cast_loc_channel_U_n_26;
  wire m_cast_loc_channel_U_n_27;
  wire m_cast_loc_channel_U_n_28;
  wire m_cast_loc_channel_U_n_29;
  wire m_cast_loc_channel_U_n_3;
  wire m_cast_loc_channel_U_n_30;
  wire m_cast_loc_channel_U_n_31;
  wire m_cast_loc_channel_U_n_32;
  wire m_cast_loc_channel_U_n_33;
  wire m_cast_loc_channel_U_n_34;
  wire m_cast_loc_channel_U_n_35;
  wire m_cast_loc_channel_U_n_36;
  wire m_cast_loc_channel_U_n_37;
  wire m_cast_loc_channel_U_n_38;
  wire m_cast_loc_channel_U_n_4;
  wire m_cast_loc_channel_U_n_42;
  wire m_cast_loc_channel_U_n_43;
  wire m_cast_loc_channel_U_n_44;
  wire m_cast_loc_channel_U_n_45;
  wire m_cast_loc_channel_U_n_46;
  wire m_cast_loc_channel_U_n_47;
  wire m_cast_loc_channel_U_n_48;
  wire m_cast_loc_channel_U_n_49;
  wire m_cast_loc_channel_U_n_5;
  wire m_cast_loc_channel_U_n_50;
  wire m_cast_loc_channel_U_n_51;
  wire m_cast_loc_channel_U_n_52;
  wire m_cast_loc_channel_U_n_53;
  wire m_cast_loc_channel_U_n_54;
  wire m_cast_loc_channel_U_n_55;
  wire m_cast_loc_channel_U_n_56;
  wire m_cast_loc_channel_U_n_57;
  wire m_cast_loc_channel_U_n_58;
  wire m_cast_loc_channel_U_n_59;
  wire m_cast_loc_channel_U_n_6;
  wire m_cast_loc_channel_U_n_60;
  wire m_cast_loc_channel_U_n_61;
  wire m_cast_loc_channel_U_n_62;
  wire m_cast_loc_channel_U_n_63;
  wire m_cast_loc_channel_U_n_64;
  wire m_cast_loc_channel_U_n_65;
  wire m_cast_loc_channel_U_n_66;
  wire m_cast_loc_channel_U_n_67;
  wire m_cast_loc_channel_U_n_68;
  wire m_cast_loc_channel_U_n_69;
  wire m_cast_loc_channel_U_n_7;
  wire m_cast_loc_channel_U_n_70;
  wire m_cast_loc_channel_U_n_71;
  wire m_cast_loc_channel_U_n_72;
  wire m_cast_loc_channel_U_n_73;
  wire m_cast_loc_channel_U_n_74;
  wire m_cast_loc_channel_U_n_75;
  wire m_cast_loc_channel_U_n_76;
  wire m_cast_loc_channel_U_n_77;
  wire m_cast_loc_channel_U_n_78;
  wire m_cast_loc_channel_U_n_79;
  wire m_cast_loc_channel_U_n_8;
  wire m_cast_loc_channel_U_n_80;
  wire m_cast_loc_channel_U_n_81;
  wire m_cast_loc_channel_U_n_82;
  wire m_cast_loc_channel_U_n_83;
  wire m_cast_loc_channel_U_n_84;
  wire m_cast_loc_channel_U_n_85;
  wire m_cast_loc_channel_U_n_86;
  wire m_cast_loc_channel_U_n_87;
  wire m_cast_loc_channel_U_n_88;
  wire m_cast_loc_channel_U_n_89;
  wire m_cast_loc_channel_U_n_9;
  wire m_cast_loc_channel_U_n_90;
  wire m_cast_loc_channel_U_n_91;
  wire m_cast_loc_channel_U_n_92;
  wire m_cast_loc_channel_U_n_93;
  wire m_cast_loc_channel_U_n_94;
  wire m_cast_loc_channel_U_n_95;
  wire m_cast_loc_channel_U_n_96;
  wire m_cast_loc_channel_U_n_97;
  wire m_cast_loc_channel_U_n_98;
  wire m_cast_loc_channel_U_n_99;
  wire [15:0]m_cast_loc_channel_dout;
  wire m_cast_loc_channel_empty_n;
  wire m_cast_loc_channel_full_n;
  wire [29:17]mul_ln144_reg_1102;
  wire p_0_in;
  wire [2:2]p_4_in;
  wire [5:0]s_axi_ap_ARADDR;
  wire s_axi_ap_ARREADY;
  wire s_axi_ap_ARVALID;
  wire [5:0]s_axi_ap_AWADDR;
  wire s_axi_ap_AWREADY;
  wire s_axi_ap_AWVALID;
  wire s_axi_ap_BREADY;
  wire s_axi_ap_BVALID;
  wire [15:0]\^s_axi_ap_RDATA ;
  wire s_axi_ap_RREADY;
  wire s_axi_ap_RVALID;
  wire [31:0]s_axi_ap_WDATA;
  wire s_axi_ap_WREADY;
  wire [3:0]s_axi_ap_WSTRB;
  wire s_axi_ap_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire \store_unit/buff_wdata/mOutPtr18_out ;
  wire \store_unit/buff_wdata/pop ;
  wire \store_unit/buff_wdata/push ;
  wire \store_unit/fifo_wreq/push ;
  wire sub24_loc_channel_empty_n;
  wire sub24_loc_channel_full_n;
  wire [16:0]sub24_out_0_fu_94_p2;
  wire task_ap_done;
  wire zext_ln142_loc_channel_U_n_10;
  wire zext_ln142_loc_channel_U_n_11;
  wire zext_ln142_loc_channel_U_n_12;
  wire zext_ln142_loc_channel_U_n_13;
  wire zext_ln142_loc_channel_U_n_14;
  wire zext_ln142_loc_channel_U_n_15;
  wire zext_ln142_loc_channel_U_n_16;
  wire zext_ln142_loc_channel_U_n_17;
  wire zext_ln142_loc_channel_U_n_18;
  wire zext_ln142_loc_channel_U_n_19;
  wire zext_ln142_loc_channel_U_n_2;
  wire zext_ln142_loc_channel_U_n_3;
  wire zext_ln142_loc_channel_U_n_38;
  wire zext_ln142_loc_channel_U_n_39;
  wire zext_ln142_loc_channel_U_n_4;
  wire zext_ln142_loc_channel_U_n_5;
  wire zext_ln142_loc_channel_U_n_6;
  wire zext_ln142_loc_channel_U_n_7;
  wire zext_ln142_loc_channel_U_n_8;
  wire zext_ln142_loc_channel_U_n_9;
  wire [15:0]zext_ln142_loc_channel_dout;
  wire zext_ln142_loc_channel_empty_n;
  wire zext_ln142_loc_channel_full_n;

  assign m_axi_aw_ARADDR[31:2] = \^m_axi_aw_ARADDR [31:2];
  assign m_axi_aw_ARADDR[1] = \<const0> ;
  assign m_axi_aw_ARADDR[0] = \<const0> ;
  assign m_axi_aw_ARBURST[1] = \<const0> ;
  assign m_axi_aw_ARBURST[0] = \<const0> ;
  assign m_axi_aw_ARCACHE[3] = \<const0> ;
  assign m_axi_aw_ARCACHE[2] = \<const0> ;
  assign m_axi_aw_ARCACHE[1] = \<const0> ;
  assign m_axi_aw_ARCACHE[0] = \<const0> ;
  assign m_axi_aw_ARID[0] = \<const0> ;
  assign m_axi_aw_ARLEN[7] = \<const0> ;
  assign m_axi_aw_ARLEN[6] = \<const0> ;
  assign m_axi_aw_ARLEN[5] = \<const0> ;
  assign m_axi_aw_ARLEN[4] = \<const0> ;
  assign m_axi_aw_ARLEN[3:0] = \^m_axi_aw_ARLEN [3:0];
  assign m_axi_aw_ARLOCK[1] = \<const0> ;
  assign m_axi_aw_ARLOCK[0] = \<const0> ;
  assign m_axi_aw_ARPROT[2] = \<const0> ;
  assign m_axi_aw_ARPROT[1] = \<const0> ;
  assign m_axi_aw_ARPROT[0] = \<const0> ;
  assign m_axi_aw_ARQOS[3] = \<const0> ;
  assign m_axi_aw_ARQOS[2] = \<const0> ;
  assign m_axi_aw_ARQOS[1] = \<const0> ;
  assign m_axi_aw_ARQOS[0] = \<const0> ;
  assign m_axi_aw_ARREGION[3] = \<const0> ;
  assign m_axi_aw_ARREGION[2] = \<const0> ;
  assign m_axi_aw_ARREGION[1] = \<const0> ;
  assign m_axi_aw_ARREGION[0] = \<const0> ;
  assign m_axi_aw_ARSIZE[2] = \<const0> ;
  assign m_axi_aw_ARSIZE[1] = \<const0> ;
  assign m_axi_aw_ARSIZE[0] = \<const0> ;
  assign m_axi_aw_ARUSER[0] = \<const0> ;
  assign m_axi_aw_AWADDR[31] = \<const0> ;
  assign m_axi_aw_AWADDR[30] = \<const0> ;
  assign m_axi_aw_AWADDR[29] = \<const0> ;
  assign m_axi_aw_AWADDR[28] = \<const0> ;
  assign m_axi_aw_AWADDR[27] = \<const0> ;
  assign m_axi_aw_AWADDR[26] = \<const0> ;
  assign m_axi_aw_AWADDR[25] = \<const0> ;
  assign m_axi_aw_AWADDR[24] = \<const0> ;
  assign m_axi_aw_AWADDR[23] = \<const0> ;
  assign m_axi_aw_AWADDR[22] = \<const0> ;
  assign m_axi_aw_AWADDR[21] = \<const0> ;
  assign m_axi_aw_AWADDR[20] = \<const0> ;
  assign m_axi_aw_AWADDR[19] = \<const0> ;
  assign m_axi_aw_AWADDR[18] = \<const0> ;
  assign m_axi_aw_AWADDR[17] = \<const0> ;
  assign m_axi_aw_AWADDR[16] = \<const0> ;
  assign m_axi_aw_AWADDR[15] = \<const0> ;
  assign m_axi_aw_AWADDR[14] = \<const0> ;
  assign m_axi_aw_AWADDR[13] = \<const0> ;
  assign m_axi_aw_AWADDR[12] = \<const0> ;
  assign m_axi_aw_AWADDR[11] = \<const0> ;
  assign m_axi_aw_AWADDR[10] = \<const0> ;
  assign m_axi_aw_AWADDR[9] = \<const0> ;
  assign m_axi_aw_AWADDR[8] = \<const0> ;
  assign m_axi_aw_AWADDR[7] = \<const0> ;
  assign m_axi_aw_AWADDR[6] = \<const0> ;
  assign m_axi_aw_AWADDR[5] = \<const0> ;
  assign m_axi_aw_AWADDR[4] = \<const0> ;
  assign m_axi_aw_AWADDR[3] = \<const0> ;
  assign m_axi_aw_AWADDR[2] = \<const0> ;
  assign m_axi_aw_AWADDR[1] = \<const0> ;
  assign m_axi_aw_AWADDR[0] = \<const0> ;
  assign m_axi_aw_AWBURST[1] = \<const0> ;
  assign m_axi_aw_AWBURST[0] = \<const0> ;
  assign m_axi_aw_AWCACHE[3] = \<const0> ;
  assign m_axi_aw_AWCACHE[2] = \<const0> ;
  assign m_axi_aw_AWCACHE[1] = \<const0> ;
  assign m_axi_aw_AWCACHE[0] = \<const0> ;
  assign m_axi_aw_AWID[0] = \<const0> ;
  assign m_axi_aw_AWLEN[7] = \<const0> ;
  assign m_axi_aw_AWLEN[6] = \<const0> ;
  assign m_axi_aw_AWLEN[5] = \<const0> ;
  assign m_axi_aw_AWLEN[4] = \<const0> ;
  assign m_axi_aw_AWLEN[3] = \<const0> ;
  assign m_axi_aw_AWLEN[2] = \<const0> ;
  assign m_axi_aw_AWLEN[1] = \<const0> ;
  assign m_axi_aw_AWLEN[0] = \<const0> ;
  assign m_axi_aw_AWLOCK[1] = \<const0> ;
  assign m_axi_aw_AWLOCK[0] = \<const0> ;
  assign m_axi_aw_AWPROT[2] = \<const0> ;
  assign m_axi_aw_AWPROT[1] = \<const0> ;
  assign m_axi_aw_AWPROT[0] = \<const0> ;
  assign m_axi_aw_AWQOS[3] = \<const0> ;
  assign m_axi_aw_AWQOS[2] = \<const0> ;
  assign m_axi_aw_AWQOS[1] = \<const0> ;
  assign m_axi_aw_AWQOS[0] = \<const0> ;
  assign m_axi_aw_AWREGION[3] = \<const0> ;
  assign m_axi_aw_AWREGION[2] = \<const0> ;
  assign m_axi_aw_AWREGION[1] = \<const0> ;
  assign m_axi_aw_AWREGION[0] = \<const0> ;
  assign m_axi_aw_AWSIZE[2] = \<const0> ;
  assign m_axi_aw_AWSIZE[1] = \<const0> ;
  assign m_axi_aw_AWSIZE[0] = \<const0> ;
  assign m_axi_aw_AWUSER[0] = \<const0> ;
  assign m_axi_aw_AWVALID = \<const0> ;
  assign m_axi_aw_WDATA[31] = \<const0> ;
  assign m_axi_aw_WDATA[30] = \<const0> ;
  assign m_axi_aw_WDATA[29] = \<const0> ;
  assign m_axi_aw_WDATA[28] = \<const0> ;
  assign m_axi_aw_WDATA[27] = \<const0> ;
  assign m_axi_aw_WDATA[26] = \<const0> ;
  assign m_axi_aw_WDATA[25] = \<const0> ;
  assign m_axi_aw_WDATA[24] = \<const0> ;
  assign m_axi_aw_WDATA[23] = \<const0> ;
  assign m_axi_aw_WDATA[22] = \<const0> ;
  assign m_axi_aw_WDATA[21] = \<const0> ;
  assign m_axi_aw_WDATA[20] = \<const0> ;
  assign m_axi_aw_WDATA[19] = \<const0> ;
  assign m_axi_aw_WDATA[18] = \<const0> ;
  assign m_axi_aw_WDATA[17] = \<const0> ;
  assign m_axi_aw_WDATA[16] = \<const0> ;
  assign m_axi_aw_WDATA[15] = \<const0> ;
  assign m_axi_aw_WDATA[14] = \<const0> ;
  assign m_axi_aw_WDATA[13] = \<const0> ;
  assign m_axi_aw_WDATA[12] = \<const0> ;
  assign m_axi_aw_WDATA[11] = \<const0> ;
  assign m_axi_aw_WDATA[10] = \<const0> ;
  assign m_axi_aw_WDATA[9] = \<const0> ;
  assign m_axi_aw_WDATA[8] = \<const0> ;
  assign m_axi_aw_WDATA[7] = \<const0> ;
  assign m_axi_aw_WDATA[6] = \<const0> ;
  assign m_axi_aw_WDATA[5] = \<const0> ;
  assign m_axi_aw_WDATA[4] = \<const0> ;
  assign m_axi_aw_WDATA[3] = \<const0> ;
  assign m_axi_aw_WDATA[2] = \<const0> ;
  assign m_axi_aw_WDATA[1] = \<const0> ;
  assign m_axi_aw_WDATA[0] = \<const0> ;
  assign m_axi_aw_WID[0] = \<const0> ;
  assign m_axi_aw_WLAST = \<const0> ;
  assign m_axi_aw_WSTRB[3] = \<const0> ;
  assign m_axi_aw_WSTRB[2] = \<const0> ;
  assign m_axi_aw_WSTRB[1] = \<const0> ;
  assign m_axi_aw_WSTRB[0] = \<const0> ;
  assign m_axi_aw_WUSER[0] = \<const0> ;
  assign m_axi_aw_WVALID = \<const0> ;
  assign m_axi_bi_ARADDR[31:2] = \^m_axi_bi_ARADDR [31:2];
  assign m_axi_bi_ARADDR[1] = \<const0> ;
  assign m_axi_bi_ARADDR[0] = \<const0> ;
  assign m_axi_bi_ARBURST[1] = \<const0> ;
  assign m_axi_bi_ARBURST[0] = \<const0> ;
  assign m_axi_bi_ARCACHE[3] = \<const0> ;
  assign m_axi_bi_ARCACHE[2] = \<const0> ;
  assign m_axi_bi_ARCACHE[1] = \<const0> ;
  assign m_axi_bi_ARCACHE[0] = \<const0> ;
  assign m_axi_bi_ARID[0] = \<const0> ;
  assign m_axi_bi_ARLEN[7] = \<const0> ;
  assign m_axi_bi_ARLEN[6] = \<const0> ;
  assign m_axi_bi_ARLEN[5] = \<const0> ;
  assign m_axi_bi_ARLEN[4] = \<const0> ;
  assign m_axi_bi_ARLEN[3:0] = \^m_axi_bi_ARLEN [3:0];
  assign m_axi_bi_ARLOCK[1] = \<const0> ;
  assign m_axi_bi_ARLOCK[0] = \<const0> ;
  assign m_axi_bi_ARPROT[2] = \<const0> ;
  assign m_axi_bi_ARPROT[1] = \<const0> ;
  assign m_axi_bi_ARPROT[0] = \<const0> ;
  assign m_axi_bi_ARQOS[3] = \<const0> ;
  assign m_axi_bi_ARQOS[2] = \<const0> ;
  assign m_axi_bi_ARQOS[1] = \<const0> ;
  assign m_axi_bi_ARQOS[0] = \<const0> ;
  assign m_axi_bi_ARREGION[3] = \<const0> ;
  assign m_axi_bi_ARREGION[2] = \<const0> ;
  assign m_axi_bi_ARREGION[1] = \<const0> ;
  assign m_axi_bi_ARREGION[0] = \<const0> ;
  assign m_axi_bi_ARSIZE[2] = \<const0> ;
  assign m_axi_bi_ARSIZE[1] = \<const0> ;
  assign m_axi_bi_ARSIZE[0] = \<const0> ;
  assign m_axi_bi_ARUSER[0] = \<const0> ;
  assign m_axi_bi_AWADDR[31] = \<const0> ;
  assign m_axi_bi_AWADDR[30] = \<const0> ;
  assign m_axi_bi_AWADDR[29] = \<const0> ;
  assign m_axi_bi_AWADDR[28] = \<const0> ;
  assign m_axi_bi_AWADDR[27] = \<const0> ;
  assign m_axi_bi_AWADDR[26] = \<const0> ;
  assign m_axi_bi_AWADDR[25] = \<const0> ;
  assign m_axi_bi_AWADDR[24] = \<const0> ;
  assign m_axi_bi_AWADDR[23] = \<const0> ;
  assign m_axi_bi_AWADDR[22] = \<const0> ;
  assign m_axi_bi_AWADDR[21] = \<const0> ;
  assign m_axi_bi_AWADDR[20] = \<const0> ;
  assign m_axi_bi_AWADDR[19] = \<const0> ;
  assign m_axi_bi_AWADDR[18] = \<const0> ;
  assign m_axi_bi_AWADDR[17] = \<const0> ;
  assign m_axi_bi_AWADDR[16] = \<const0> ;
  assign m_axi_bi_AWADDR[15] = \<const0> ;
  assign m_axi_bi_AWADDR[14] = \<const0> ;
  assign m_axi_bi_AWADDR[13] = \<const0> ;
  assign m_axi_bi_AWADDR[12] = \<const0> ;
  assign m_axi_bi_AWADDR[11] = \<const0> ;
  assign m_axi_bi_AWADDR[10] = \<const0> ;
  assign m_axi_bi_AWADDR[9] = \<const0> ;
  assign m_axi_bi_AWADDR[8] = \<const0> ;
  assign m_axi_bi_AWADDR[7] = \<const0> ;
  assign m_axi_bi_AWADDR[6] = \<const0> ;
  assign m_axi_bi_AWADDR[5] = \<const0> ;
  assign m_axi_bi_AWADDR[4] = \<const0> ;
  assign m_axi_bi_AWADDR[3] = \<const0> ;
  assign m_axi_bi_AWADDR[2] = \<const0> ;
  assign m_axi_bi_AWADDR[1] = \<const0> ;
  assign m_axi_bi_AWADDR[0] = \<const0> ;
  assign m_axi_bi_AWBURST[1] = \<const0> ;
  assign m_axi_bi_AWBURST[0] = \<const0> ;
  assign m_axi_bi_AWCACHE[3] = \<const0> ;
  assign m_axi_bi_AWCACHE[2] = \<const0> ;
  assign m_axi_bi_AWCACHE[1] = \<const0> ;
  assign m_axi_bi_AWCACHE[0] = \<const0> ;
  assign m_axi_bi_AWID[0] = \<const0> ;
  assign m_axi_bi_AWLEN[7] = \<const0> ;
  assign m_axi_bi_AWLEN[6] = \<const0> ;
  assign m_axi_bi_AWLEN[5] = \<const0> ;
  assign m_axi_bi_AWLEN[4] = \<const0> ;
  assign m_axi_bi_AWLEN[3] = \<const0> ;
  assign m_axi_bi_AWLEN[2] = \<const0> ;
  assign m_axi_bi_AWLEN[1] = \<const0> ;
  assign m_axi_bi_AWLEN[0] = \<const0> ;
  assign m_axi_bi_AWLOCK[1] = \<const0> ;
  assign m_axi_bi_AWLOCK[0] = \<const0> ;
  assign m_axi_bi_AWPROT[2] = \<const0> ;
  assign m_axi_bi_AWPROT[1] = \<const0> ;
  assign m_axi_bi_AWPROT[0] = \<const0> ;
  assign m_axi_bi_AWQOS[3] = \<const0> ;
  assign m_axi_bi_AWQOS[2] = \<const0> ;
  assign m_axi_bi_AWQOS[1] = \<const0> ;
  assign m_axi_bi_AWQOS[0] = \<const0> ;
  assign m_axi_bi_AWREGION[3] = \<const0> ;
  assign m_axi_bi_AWREGION[2] = \<const0> ;
  assign m_axi_bi_AWREGION[1] = \<const0> ;
  assign m_axi_bi_AWREGION[0] = \<const0> ;
  assign m_axi_bi_AWSIZE[2] = \<const0> ;
  assign m_axi_bi_AWSIZE[1] = \<const0> ;
  assign m_axi_bi_AWSIZE[0] = \<const0> ;
  assign m_axi_bi_AWUSER[0] = \<const0> ;
  assign m_axi_bi_AWVALID = \<const0> ;
  assign m_axi_bi_WDATA[31] = \<const0> ;
  assign m_axi_bi_WDATA[30] = \<const0> ;
  assign m_axi_bi_WDATA[29] = \<const0> ;
  assign m_axi_bi_WDATA[28] = \<const0> ;
  assign m_axi_bi_WDATA[27] = \<const0> ;
  assign m_axi_bi_WDATA[26] = \<const0> ;
  assign m_axi_bi_WDATA[25] = \<const0> ;
  assign m_axi_bi_WDATA[24] = \<const0> ;
  assign m_axi_bi_WDATA[23] = \<const0> ;
  assign m_axi_bi_WDATA[22] = \<const0> ;
  assign m_axi_bi_WDATA[21] = \<const0> ;
  assign m_axi_bi_WDATA[20] = \<const0> ;
  assign m_axi_bi_WDATA[19] = \<const0> ;
  assign m_axi_bi_WDATA[18] = \<const0> ;
  assign m_axi_bi_WDATA[17] = \<const0> ;
  assign m_axi_bi_WDATA[16] = \<const0> ;
  assign m_axi_bi_WDATA[15] = \<const0> ;
  assign m_axi_bi_WDATA[14] = \<const0> ;
  assign m_axi_bi_WDATA[13] = \<const0> ;
  assign m_axi_bi_WDATA[12] = \<const0> ;
  assign m_axi_bi_WDATA[11] = \<const0> ;
  assign m_axi_bi_WDATA[10] = \<const0> ;
  assign m_axi_bi_WDATA[9] = \<const0> ;
  assign m_axi_bi_WDATA[8] = \<const0> ;
  assign m_axi_bi_WDATA[7] = \<const0> ;
  assign m_axi_bi_WDATA[6] = \<const0> ;
  assign m_axi_bi_WDATA[5] = \<const0> ;
  assign m_axi_bi_WDATA[4] = \<const0> ;
  assign m_axi_bi_WDATA[3] = \<const0> ;
  assign m_axi_bi_WDATA[2] = \<const0> ;
  assign m_axi_bi_WDATA[1] = \<const0> ;
  assign m_axi_bi_WDATA[0] = \<const0> ;
  assign m_axi_bi_WID[0] = \<const0> ;
  assign m_axi_bi_WLAST = \<const0> ;
  assign m_axi_bi_WSTRB[3] = \<const0> ;
  assign m_axi_bi_WSTRB[2] = \<const0> ;
  assign m_axi_bi_WSTRB[1] = \<const0> ;
  assign m_axi_bi_WSTRB[0] = \<const0> ;
  assign m_axi_bi_WUSER[0] = \<const0> ;
  assign m_axi_bi_WVALID = \<const0> ;
  assign m_axi_ca_ARADDR[31] = \<const0> ;
  assign m_axi_ca_ARADDR[30] = \<const0> ;
  assign m_axi_ca_ARADDR[29] = \<const0> ;
  assign m_axi_ca_ARADDR[28] = \<const0> ;
  assign m_axi_ca_ARADDR[27] = \<const0> ;
  assign m_axi_ca_ARADDR[26] = \<const0> ;
  assign m_axi_ca_ARADDR[25] = \<const0> ;
  assign m_axi_ca_ARADDR[24] = \<const0> ;
  assign m_axi_ca_ARADDR[23] = \<const0> ;
  assign m_axi_ca_ARADDR[22] = \<const0> ;
  assign m_axi_ca_ARADDR[21] = \<const0> ;
  assign m_axi_ca_ARADDR[20] = \<const0> ;
  assign m_axi_ca_ARADDR[19] = \<const0> ;
  assign m_axi_ca_ARADDR[18] = \<const0> ;
  assign m_axi_ca_ARADDR[17] = \<const0> ;
  assign m_axi_ca_ARADDR[16] = \<const0> ;
  assign m_axi_ca_ARADDR[15] = \<const0> ;
  assign m_axi_ca_ARADDR[14] = \<const0> ;
  assign m_axi_ca_ARADDR[13] = \<const0> ;
  assign m_axi_ca_ARADDR[12] = \<const0> ;
  assign m_axi_ca_ARADDR[11] = \<const0> ;
  assign m_axi_ca_ARADDR[10] = \<const0> ;
  assign m_axi_ca_ARADDR[9] = \<const0> ;
  assign m_axi_ca_ARADDR[8] = \<const0> ;
  assign m_axi_ca_ARADDR[7] = \<const0> ;
  assign m_axi_ca_ARADDR[6] = \<const0> ;
  assign m_axi_ca_ARADDR[5] = \<const0> ;
  assign m_axi_ca_ARADDR[4] = \<const0> ;
  assign m_axi_ca_ARADDR[3] = \<const0> ;
  assign m_axi_ca_ARADDR[2] = \<const0> ;
  assign m_axi_ca_ARADDR[1] = \<const0> ;
  assign m_axi_ca_ARADDR[0] = \<const0> ;
  assign m_axi_ca_ARBURST[1] = \<const0> ;
  assign m_axi_ca_ARBURST[0] = \<const0> ;
  assign m_axi_ca_ARCACHE[3] = \<const0> ;
  assign m_axi_ca_ARCACHE[2] = \<const0> ;
  assign m_axi_ca_ARCACHE[1] = \<const0> ;
  assign m_axi_ca_ARCACHE[0] = \<const0> ;
  assign m_axi_ca_ARID[0] = \<const0> ;
  assign m_axi_ca_ARLEN[7] = \<const0> ;
  assign m_axi_ca_ARLEN[6] = \<const0> ;
  assign m_axi_ca_ARLEN[5] = \<const0> ;
  assign m_axi_ca_ARLEN[4] = \<const0> ;
  assign m_axi_ca_ARLEN[3] = \<const0> ;
  assign m_axi_ca_ARLEN[2] = \<const0> ;
  assign m_axi_ca_ARLEN[1] = \<const0> ;
  assign m_axi_ca_ARLEN[0] = \<const0> ;
  assign m_axi_ca_ARLOCK[1] = \<const0> ;
  assign m_axi_ca_ARLOCK[0] = \<const0> ;
  assign m_axi_ca_ARPROT[2] = \<const0> ;
  assign m_axi_ca_ARPROT[1] = \<const0> ;
  assign m_axi_ca_ARPROT[0] = \<const0> ;
  assign m_axi_ca_ARQOS[3] = \<const0> ;
  assign m_axi_ca_ARQOS[2] = \<const0> ;
  assign m_axi_ca_ARQOS[1] = \<const0> ;
  assign m_axi_ca_ARQOS[0] = \<const0> ;
  assign m_axi_ca_ARREGION[3] = \<const0> ;
  assign m_axi_ca_ARREGION[2] = \<const0> ;
  assign m_axi_ca_ARREGION[1] = \<const0> ;
  assign m_axi_ca_ARREGION[0] = \<const0> ;
  assign m_axi_ca_ARSIZE[2] = \<const0> ;
  assign m_axi_ca_ARSIZE[1] = \<const0> ;
  assign m_axi_ca_ARSIZE[0] = \<const0> ;
  assign m_axi_ca_ARUSER[0] = \<const0> ;
  assign m_axi_ca_ARVALID = \<const0> ;
  assign m_axi_ca_AWADDR[31:2] = \^m_axi_ca_AWADDR [31:2];
  assign m_axi_ca_AWADDR[1] = \<const0> ;
  assign m_axi_ca_AWADDR[0] = \<const0> ;
  assign m_axi_ca_AWBURST[1] = \<const0> ;
  assign m_axi_ca_AWBURST[0] = \<const0> ;
  assign m_axi_ca_AWCACHE[3] = \<const0> ;
  assign m_axi_ca_AWCACHE[2] = \<const0> ;
  assign m_axi_ca_AWCACHE[1] = \<const0> ;
  assign m_axi_ca_AWCACHE[0] = \<const0> ;
  assign m_axi_ca_AWID[0] = \<const0> ;
  assign m_axi_ca_AWLEN[7] = \<const0> ;
  assign m_axi_ca_AWLEN[6] = \<const0> ;
  assign m_axi_ca_AWLEN[5] = \<const0> ;
  assign m_axi_ca_AWLEN[4] = \<const0> ;
  assign m_axi_ca_AWLEN[3:0] = \^m_axi_ca_AWLEN [3:0];
  assign m_axi_ca_AWLOCK[1] = \<const0> ;
  assign m_axi_ca_AWLOCK[0] = \<const0> ;
  assign m_axi_ca_AWPROT[2] = \<const0> ;
  assign m_axi_ca_AWPROT[1] = \<const0> ;
  assign m_axi_ca_AWPROT[0] = \<const0> ;
  assign m_axi_ca_AWQOS[3] = \<const0> ;
  assign m_axi_ca_AWQOS[2] = \<const0> ;
  assign m_axi_ca_AWQOS[1] = \<const0> ;
  assign m_axi_ca_AWQOS[0] = \<const0> ;
  assign m_axi_ca_AWREGION[3] = \<const0> ;
  assign m_axi_ca_AWREGION[2] = \<const0> ;
  assign m_axi_ca_AWREGION[1] = \<const0> ;
  assign m_axi_ca_AWREGION[0] = \<const0> ;
  assign m_axi_ca_AWSIZE[2] = \<const0> ;
  assign m_axi_ca_AWSIZE[1] = \<const0> ;
  assign m_axi_ca_AWSIZE[0] = \<const0> ;
  assign m_axi_ca_AWUSER[0] = \<const0> ;
  assign m_axi_ca_WID[0] = \<const0> ;
  assign m_axi_ca_WUSER[0] = \<const0> ;
  assign s_axi_ap_BRESP[1] = \<const0> ;
  assign s_axi_ap_BRESP[0] = \<const0> ;
  assign s_axi_ap_RDATA[31] = \<const0> ;
  assign s_axi_ap_RDATA[30] = \<const0> ;
  assign s_axi_ap_RDATA[29] = \<const0> ;
  assign s_axi_ap_RDATA[28] = \<const0> ;
  assign s_axi_ap_RDATA[27] = \<const0> ;
  assign s_axi_ap_RDATA[26] = \<const0> ;
  assign s_axi_ap_RDATA[25] = \<const0> ;
  assign s_axi_ap_RDATA[24] = \<const0> ;
  assign s_axi_ap_RDATA[23] = \<const0> ;
  assign s_axi_ap_RDATA[22] = \<const0> ;
  assign s_axi_ap_RDATA[21] = \<const0> ;
  assign s_axi_ap_RDATA[20] = \<const0> ;
  assign s_axi_ap_RDATA[19] = \<const0> ;
  assign s_axi_ap_RDATA[18] = \<const0> ;
  assign s_axi_ap_RDATA[17] = \<const0> ;
  assign s_axi_ap_RDATA[16] = \<const0> ;
  assign s_axi_ap_RDATA[15:0] = \^s_axi_ap_RDATA [15:0];
  assign s_axi_ap_RRESP[1] = \<const0> ;
  assign s_axi_ap_RRESP[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Block_entry57_proc Block_entry57_proc_U0
       (.Block_entry57_proc_U0_ap_continue(Block_entry57_proc_U0_ap_continue),
        .Block_entry57_proc_U0_ap_ready(Block_entry57_proc_U0_ap_ready),
        .D(int_a0_p0),
        .E(ap_s_axi_U_n_7),
        .Loop_VITIS_LOOP_144_1_proc_U0_ap_ready(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .Q(m),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\ap_return_0_preg_reg[13]_0 (Block_entry57_proc_U0_ap_return_0),
        .\ap_return_1_preg_reg[15]_0 (Block_entry57_proc_U0_ap_return_1),
        .\ap_return_1_preg_reg[15]_1 (b0_q),
        .\ap_return_2_preg_reg[13]_0 (Block_entry57_proc_U0_ap_return_2),
        .\ap_return_3_preg_reg[15]_0 (Block_entry57_proc_U0_ap_return_5),
        .ap_return_6_preg(ap_return_6_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(Block_entry57_proc_U0_n_25),
        .ap_rst_n_1(Block_entry57_proc_U0_n_26),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_channel_write_call_a_cast_loc_channel(ap_sync_channel_write_call_a_cast_loc_channel),
        .ap_sync_channel_write_call_b_cast_loc_channel(ap_sync_channel_write_call_b_cast_loc_channel),
        .ap_sync_channel_write_m_cast13_loc_channel(ap_sync_channel_write_m_cast13_loc_channel),
        .ap_sync_channel_write_m_cast14_loc_channel(ap_sync_channel_write_m_cast14_loc_channel),
        .ap_sync_channel_write_m_cast_loc_channel(ap_sync_channel_write_m_cast_loc_channel),
        .ap_sync_channel_write_sub24_loc_channel(ap_sync_channel_write_sub24_loc_channel),
        .ap_sync_channel_write_zext_ln142_loc_channel(ap_sync_channel_write_zext_ln142_loc_channel),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready_reg(ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready_reg_n_0),
        .ap_sync_reg_channel_write_call_a_cast_loc_channel(ap_sync_reg_channel_write_call_a_cast_loc_channel),
        .ap_sync_reg_channel_write_call_b_cast_loc_channel(ap_sync_reg_channel_write_call_b_cast_loc_channel),
        .ap_sync_reg_channel_write_m_cast13_loc_channel(ap_sync_reg_channel_write_m_cast13_loc_channel),
        .ap_sync_reg_channel_write_m_cast13_loc_channel_reg(Block_entry57_proc_U0_n_18),
        .ap_sync_reg_channel_write_m_cast14_loc_channel(ap_sync_reg_channel_write_m_cast14_loc_channel),
        .ap_sync_reg_channel_write_m_cast_loc_channel(ap_sync_reg_channel_write_m_cast_loc_channel),
        .ap_sync_reg_channel_write_sub24_loc_channel(ap_sync_reg_channel_write_sub24_loc_channel),
        .ap_sync_reg_channel_write_zext_ln142_loc_channel_reg(ap_sync_reg_channel_write_zext_ln142_loc_channel_reg_n_0),
        .call_a_cast_loc_channel_full_n(call_a_cast_loc_channel_full_n),
        .call_b_cast_loc_channel_full_n(call_b_cast_loc_channel_full_n),
        .m_cast13_loc_channel_full_n(m_cast13_loc_channel_full_n),
        .m_cast14_loc_channel_full_n(m_cast14_loc_channel_full_n),
        .m_cast_loc_channel_full_n(m_cast_loc_channel_full_n),
        .sub24_loc_channel_full_n(sub24_loc_channel_full_n),
        .sub24_out_0_fu_94_p2(sub24_out_0_fu_94_p2),
        .tmp_product(ap_s_axi_U_n_5),
        .tmp_product_0(int_b0_q0),
        .zext_ln142_loc_channel_full_n(zext_ln142_loc_channel_full_n));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Loop_VITIS_LOOP_144_1_proc Loop_VITIS_LOOP_144_1_proc_U0
       (.A(zext_ln142_loc_channel_dout),
        .B(call_b_cast_loc_channel_dout),
        .CO(\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/icmp_ln150_fu_736_p2 ),
        .D(\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/add_ln22_21_fu_998_p2 ),
        .DI({Loop_VITIS_LOOP_144_1_proc_U0_n_97,Loop_VITIS_LOOP_144_1_proc_U0_n_98}),
        .Loop_VITIS_LOOP_144_1_proc_U0_ap_ready(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .Loop_VITIS_LOOP_144_1_proc_U0_ap_start(Loop_VITIS_LOOP_144_1_proc_U0_ap_start),
        .Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY),
        .Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA({Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[31],Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[18:0]}),
        .O({m_cast_loc_channel_U_n_54,m_cast_loc_channel_U_n_55,m_cast_loc_channel_U_n_56,m_cast_loc_channel_U_n_57}),
        .P(mul_ln144_reg_1102),
        .Q({Loop_VITIS_LOOP_144_1_proc_U0_n_32,Loop_VITIS_LOOP_144_1_proc_U0_n_33,Loop_VITIS_LOOP_144_1_proc_U0_n_34,Loop_VITIS_LOOP_144_1_proc_U0_n_35,Loop_VITIS_LOOP_144_1_proc_U0_n_36,Loop_VITIS_LOOP_144_1_proc_U0_n_37,Loop_VITIS_LOOP_144_1_proc_U0_n_38}),
        .S(m_cast_loc_channel_U_n_172),
        .SR(zext_ln142_loc_channel_U_n_19),
        .\add_ln22_13_reg_3065[15]_i_8 (m_cast14_loc_channel_U_n_29),
        .\add_ln22_13_reg_3065[15]_i_8_0 ({m_cast14_loc_channel_U_n_50,m_cast14_loc_channel_U_n_51,m_cast14_loc_channel_U_n_52}),
        .\add_ln22_13_reg_3065_reg[15] (\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/add_ln22_13_fu_888_p2 ),
        .\add_ln22_13_reg_3065_reg[19] (m_cast_loc_channel_U_n_100),
        .\add_ln22_13_reg_3065_reg[19]_0 (m_cast_loc_channel_U_n_169),
        .\add_ln22_18_reg_3074_reg[0] (m_cast_loc_channel_U_n_165),
        .\add_ln22_18_reg_3074_reg[13] ({m_cast_loc_channel_U_n_147,m_cast_loc_channel_U_n_148,m_cast_loc_channel_U_n_149,m_cast_loc_channel_U_n_150}),
        .\add_ln22_18_reg_3074_reg[17] ({m_cast_loc_channel_U_n_151,m_cast_loc_channel_U_n_152}),
        .\add_ln22_18_reg_3074_reg[17]_0 (m_cast_loc_channel_U_n_168),
        .\add_ln22_18_reg_3074_reg[5] ({m_cast_loc_channel_U_n_141,m_cast_loc_channel_U_n_142}),
        .\add_ln22_18_reg_3074_reg[5]_0 (m_cast_loc_channel_U_n_167),
        .\add_ln22_18_reg_3074_reg[9] ({m_cast_loc_channel_U_n_143,m_cast_loc_channel_U_n_144,m_cast_loc_channel_U_n_145,m_cast_loc_channel_U_n_146}),
        .\add_ln22_21_reg_3083_reg[15] (m_cast14_loc_channel_U_n_16),
        .\add_ln22_21_reg_3083_reg[15]_0 (m_cast14_loc_channel_U_n_3),
        .\add_ln22_21_reg_3083_reg[15]_1 (m_cast14_loc_channel_U_n_43),
        .\add_ln22_21_reg_3083_reg[19] (m_cast14_loc_channel_U_n_2),
        .\add_ln22_21_reg_3083_reg[19]_0 ({m_cast14_loc_channel_U_n_47,m_cast14_loc_channel_U_n_48,m_cast14_loc_channel_U_n_49}),
        .\add_ln22_21_reg_3083_reg[19]_1 (m_cast_loc_channel_U_n_96),
        .\add_ln22_21_reg_3083_reg[19]_2 ({m_cast_loc_channel_U_n_174,m_cast_loc_channel_U_n_175}),
        .\add_ln22_8_reg_3056_reg[18] (\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/add_ln22_8_fu_820_p2 ),
        .\add_ln22_reg_3047_reg[12] ({m_cast_loc_channel_U_n_92,m_cast_loc_channel_U_n_93,m_cast_loc_channel_U_n_94,m_cast_loc_channel_U_n_95}),
        .\add_ln22_reg_3047_reg[15] ({m_cast_loc_channel_U_n_97,m_cast_loc_channel_U_n_98,m_cast_loc_channel_U_n_99}),
        .\add_ln22_reg_3047_reg[16] (m_cast_loc_channel_U_n_140),
        .\add_ln22_reg_3047_reg[4] ({m_cast_loc_channel_U_n_85,m_cast_loc_channel_U_n_86,m_cast_loc_channel_U_n_87}),
        .\add_ln22_reg_3047_reg[8] ({m_cast_loc_channel_U_n_88,m_cast_loc_channel_U_n_89,m_cast_loc_channel_U_n_90,m_cast_loc_channel_U_n_91}),
        .\add_ln50_14_reg_3438_reg[31] (addr_b0),
        .\addr_sa_c_reg_1120_reg[31]_0 (addr_c0),
        .\and_ln17_1_reg_3052_reg[0] (m_cast_loc_channel_U_n_34),
        .\and_ln17_1_reg_3052_reg[0]_i_11 ({m_cast_loc_channel_U_n_26,m_cast_loc_channel_U_n_27,m_cast_loc_channel_U_n_28,m_cast_loc_channel_U_n_29}),
        .\and_ln17_1_reg_3052_reg[0]_i_21 ({m_cast_loc_channel_U_n_22,m_cast_loc_channel_U_n_23,m_cast_loc_channel_U_n_24,m_cast_loc_channel_U_n_25}),
        .\and_ln17_1_reg_3052_reg[0]_i_35 ({m_cast_loc_channel_U_n_18,m_cast_loc_channel_U_n_19,m_cast_loc_channel_U_n_20,m_cast_loc_channel_U_n_21}),
        .\and_ln17_1_reg_3052_reg[0]_i_9 ({m_cast_loc_channel_U_n_30,m_cast_loc_channel_U_n_31,m_cast_loc_channel_U_n_32,m_cast_loc_channel_U_n_33}),
        .\and_ln17_2_reg_3061_reg[0] ({m_cast_loc_channel_U_n_66,m_cast_loc_channel_U_n_67,m_cast_loc_channel_U_n_68,m_cast_loc_channel_U_n_69}),
        .\and_ln17_2_reg_3061_reg[0]_i_20 (m_cast_loc_channel_U_n_171),
        .\and_ln17_2_reg_3061_reg[0]_i_5 ({m_cast_loc_channel_U_n_62,m_cast_loc_channel_U_n_63,m_cast_loc_channel_U_n_64,m_cast_loc_channel_U_n_65}),
        .\and_ln17_2_reg_3061_reg[0]_i_7 ({m_cast_loc_channel_U_n_58,m_cast_loc_channel_U_n_59,m_cast_loc_channel_U_n_60,m_cast_loc_channel_U_n_61}),
        .\and_ln17_3_reg_3070_reg[0] ({m_cast_loc_channel_U_n_14,m_cast_loc_channel_U_n_15,m_cast_loc_channel_U_n_16,m_cast_loc_channel_U_n_17}),
        .\and_ln17_3_reg_3070_reg[0]_i_10 ({m_cast_loc_channel_U_n_10,m_cast_loc_channel_U_n_11,m_cast_loc_channel_U_n_12,m_cast_loc_channel_U_n_13}),
        .\and_ln17_3_reg_3070_reg[0]_i_12 ({m_cast_loc_channel_U_n_6,m_cast_loc_channel_U_n_7,m_cast_loc_channel_U_n_8,m_cast_loc_channel_U_n_9}),
        .\and_ln17_3_reg_3070_reg[0]_i_25 ({m_cast_loc_channel_U_n_2,m_cast_loc_channel_U_n_3,m_cast_loc_channel_U_n_4,m_cast_loc_channel_U_n_5}),
        .\and_ln17_4_reg_3079_pp0_iter2_reg_reg[0] (Loop_VITIS_LOOP_144_1_proc_U0_n_75),
        .\and_ln17_4_reg_3079_reg[0] ({m_cast_loc_channel_U_n_50,m_cast_loc_channel_U_n_51,m_cast_loc_channel_U_n_52,m_cast_loc_channel_U_n_53}),
        .\and_ln17_4_reg_3079_reg[0]_i_11 ({m_cast_loc_channel_U_n_42,m_cast_loc_channel_U_n_43,m_cast_loc_channel_U_n_44,m_cast_loc_channel_U_n_45}),
        .\and_ln17_4_reg_3079_reg[0]_i_24 ({m_cast_loc_channel_U_n_35,m_cast_loc_channel_U_n_36,m_cast_loc_channel_U_n_37,m_cast_loc_channel_U_n_38}),
        .\and_ln17_4_reg_3079_reg[0]_i_9 ({m_cast_loc_channel_U_n_46,m_cast_loc_channel_U_n_47,m_cast_loc_channel_U_n_48,m_cast_loc_channel_U_n_49}),
        .\and_ln17_reg_3154_reg[0] ({m_cast_loc_channel_U_n_81,m_cast_loc_channel_U_n_82,m_cast_loc_channel_U_n_83,m_cast_loc_channel_U_n_84}),
        .\and_ln17_reg_3154_reg[0]_i_11 ({m_cast_loc_channel_U_n_73,m_cast_loc_channel_U_n_74,m_cast_loc_channel_U_n_75,m_cast_loc_channel_U_n_76}),
        .\and_ln17_reg_3154_reg[0]_i_20 (m_cast_loc_channel_U_n_166),
        .\and_ln17_reg_3154_reg[0]_i_20_0 ({m_cast_loc_channel_U_n_70,m_cast_loc_channel_U_n_71,m_cast_loc_channel_U_n_72}),
        .\and_ln17_reg_3154_reg[0]_i_9 ({m_cast_loc_channel_U_n_77,m_cast_loc_channel_U_n_78,m_cast_loc_channel_U_n_79,m_cast_loc_channel_U_n_80}),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm__0),
        .\ap_CS_fsm_reg[24]_0 (Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWADDR),
        .\ap_CS_fsm_reg[2]_0 ({ap_CS_fsm_state3,Loop_VITIS_LOOP_144_1_proc_U0_n_41}),
        .\ap_CS_fsm_reg[2]_1 (Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARADDR),
        .\ap_CS_fsm_reg[30]_0 ({\grp_sa_store_fu_592/ap_NS_fsm [30],\grp_sa_store_fu_592/ap_NS_fsm [24],\grp_sa_store_fu_592/ap_NS_fsm [18],\grp_sa_store_fu_592/ap_NS_fsm [12]}),
        .\ap_CS_fsm_reg[35]_0 ({\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage35 ,\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage30 ,\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage29 ,\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage24 ,\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage23 ,\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage18 ,\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage17 ,\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage12 ,\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage11 }),
        .\ap_CS_fsm_reg[4]_0 (Loop_VITIS_LOOP_144_1_proc_U0_n_77),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter0(\grp_sa_store_fu_592/ap_enable_reg_pp0_iter0 ),
        .ap_enable_reg_pp0_iter2_reg_rep__0(Loop_VITIS_LOOP_144_1_proc_U0_n_170),
        .ap_enable_reg_pp0_iter2_reg_rep__0_0(Loop_VITIS_LOOP_144_1_proc_U0_n_171),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_t_2(\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/ap_sig_allocacmp_t_2 ),
        .ap_sig_allocacmp_t_21(\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/ap_sig_allocacmp_t_21 ),
        .ap_start(ap_start),
        .ap_sync_channel_write_call_a_cast_loc_channel0(ap_sync_channel_write_call_a_cast_loc_channel0),
        .ap_sync_channel_write_call_b_cast_loc_channel0(ap_sync_channel_write_call_b_cast_loc_channel0),
        .ap_sync_channel_write_m_cast_loc_channel0(ap_sync_channel_write_m_cast_loc_channel0),
        .ap_sync_channel_write_sub24_loc_channel0(ap_sync_channel_write_sub24_loc_channel0),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .\aw_addr_1_reg_3158_reg[15] (\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/sub_ln22_1_fu_1193_p2 ),
        .\aw_addr_1_reg_3158_reg[19] (m_cast_loc_channel_U_n_139),
        .\aw_addr_1_reg_3158_reg[19]_0 ({m_cast_loc_channel_U_n_163,m_cast_loc_channel_U_n_164}),
        .\aw_addr_1_reg_3158_reg[19]_1 (m_cast_loc_channel_U_n_173),
        .\aw_addr_5_read_reg_3764_reg[7] (aw_RDATA),
        .\aw_addr_reg_3148_reg[19] (control_s_axi_U_n_33),
        .\aw_addr_reg_3148_reg[23] ({control_s_axi_U_n_66,control_s_axi_U_n_67,control_s_axi_U_n_68,control_s_axi_U_n_69}),
        .\aw_addr_reg_3148_reg[27] ({control_s_axi_U_n_70,control_s_axi_U_n_71,control_s_axi_U_n_72,control_s_axi_U_n_73}),
        .\aw_addr_reg_3148_reg[31] ({control_s_axi_U_n_74,control_s_axi_U_n_75,control_s_axi_U_n_76}),
        .\aw_addr_reg_3148_reg[31]_0 (addr_a0),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .\bi_addr_4_read_reg_3824_reg[7] (bi_RDATA),
        .\bi_addr_reg_3273_reg[3] (control_s_axi_U_n_0),
        .bound_reg_1078_reg_0(icmp_ln144_fu_823_p2),
        .bound_reg_1078_reg_1(call_a_cast_loc_channel_dout),
        .\bus_wide_gen.data_valid_reg (Loop_VITIS_LOOP_144_1_proc_U0_n_71),
        .\bus_wide_gen.data_valid_reg_0 (Loop_VITIS_LOOP_144_1_proc_U0_n_74),
        .ca_AWREADY(ca_AWREADY),
        .ca_BVALID(ca_BVALID),
        .ca_WREADY(ca_WREADY),
        .call_a_cast_loc_channel_empty_n(call_a_cast_loc_channel_empty_n),
        .call_b_cast_loc_channel_empty_n(call_b_cast_loc_channel_empty_n),
        .empty_n_reg(Loop_VITIS_LOOP_144_1_proc_U0_n_239),
        .empty_n_reg_0(Loop_VITIS_LOOP_144_1_proc_U0_n_241),
        .empty_n_reg_1(Loop_VITIS_LOOP_144_1_proc_U0_n_242),
        .\empty_reg_1063_reg[14]_0 (empty_reg_1063),
        .\empty_reg_1063_reg[14]_1 (\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/sub_ln15_fu_838_p2 [16:13]),
        .\empty_reg_1063_reg[14]_2 ({Loop_VITIS_LOOP_144_1_proc_U0_n_174,Loop_VITIS_LOOP_144_1_proc_U0_n_175}),
        .\empty_reg_1063_reg[15]_0 (m_cast13_loc_channel_dout),
        .\i_fu_300_reg[0]_0 (p_0_in),
        .\icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] (Loop_VITIS_LOOP_144_1_proc_U0_n_72),
        .in(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARADDR),
        .int_ap_start_reg(ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready_reg_n_0),
        .int_task_ap_done_reg(ap_s_axi_U_n_2),
        .\j_fu_296_reg[0]_0 (add_ln145_fu_906_p2),
        .\j_fu_296_reg[13]_0 (j_fu_296),
        .mOutPtr0(mOutPtr0_2),
        .mOutPtr0_3(mOutPtr0_1),
        .mOutPtr0_4(mOutPtr0_0),
        .mOutPtr0_5(mOutPtr0),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .\mOutPtr[4]_i_3 (ca_m_axi_U_n_45),
        .m_cast13_loc_channel_empty_n(m_cast13_loc_channel_empty_n),
        .m_cast14_loc_channel_empty_n(m_cast14_loc_channel_empty_n),
        .m_cast_loc_channel_dout({m_cast_loc_channel_dout[15:14],m_cast_loc_channel_dout[0]}),
        .m_cast_loc_channel_empty_n(m_cast_loc_channel_empty_n),
        .mul_ln144_reg_1102_reg_0(\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/add_ln22_12_fu_1230_p2 ),
        .mul_ln144_reg_1102_reg_1(m),
        .out(i_fu_300_reg),
        .p_4_in(p_4_in),
        .p_reg_reg(b0_q),
        .p_reg_reg_0(call_b_cast_loc_channel_U_n_20),
        .\phi_mul_fu_332_reg[11] ({zext_ln142_loc_channel_U_n_10,zext_ln142_loc_channel_U_n_11,zext_ln142_loc_channel_U_n_12,zext_ln142_loc_channel_U_n_13}),
        .\phi_mul_fu_332_reg[15] (\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/phi_mul_fu_332_reg ),
        .\phi_mul_fu_332_reg[15]_0 ({zext_ln142_loc_channel_U_n_15,zext_ln142_loc_channel_U_n_16,zext_ln142_loc_channel_U_n_17,zext_ln142_loc_channel_U_n_18}),
        .\phi_mul_fu_332_reg[19] (zext_ln142_loc_channel_U_n_14),
        .\phi_mul_fu_332_reg[3] ({zext_ln142_loc_channel_U_n_2,zext_ln142_loc_channel_U_n_3,zext_ln142_loc_channel_U_n_4,zext_ln142_loc_channel_U_n_5}),
        .\phi_mul_fu_332_reg[7] ({zext_ln142_loc_channel_U_n_6,zext_ln142_loc_channel_U_n_7,zext_ln142_loc_channel_U_n_8,zext_ln142_loc_channel_U_n_9}),
        .pop(\store_unit/buff_wdata/pop ),
        .push(\load_unit/fifo_rreq/push_3 ),
        .push_0(\load_unit/fifo_rreq/push ),
        .push_1(\store_unit/fifo_wreq/push ),
        .push_2(\store_unit/buff_wdata/push ),
        .\reg_702_reg[0] (\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/reg_702 ),
        .\select_ln144_reg_1086_reg[13]_0 (call_b_cast_loc_channel_U_n_2),
        .sub24_loc_channel_empty_n(sub24_loc_channel_empty_n),
        .t_2_reg_3023(\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/t_2_reg_3023 ),
        .\t_2_reg_3023_reg[0] (Loop_VITIS_LOOP_144_1_proc_U0_n_131),
        .\t_2_reg_3023_reg[1] ({Loop_VITIS_LOOP_144_1_proc_U0_n_172,Loop_VITIS_LOOP_144_1_proc_U0_n_173}),
        .task_ap_done(task_ap_done),
        .zext_ln142_loc_channel_empty_n(zext_ln142_loc_channel_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ap_s_axi ap_s_axi_U
       (.Block_entry57_proc_U0_ap_ready(Block_entry57_proc_U0_ap_ready),
        .D(int_b0_q0),
        .E(ap_s_axi_U_n_5),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_ap_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_ap_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_ap_WREADY),
        .Q(m),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_idle(ap_idle),
        .ap_return_6_preg(ap_return_6_preg),
        .\ap_return_6_preg_reg[16] (Block_entry57_proc_U0_ap_return_6),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .auto_restart_status_reg_0(ap_s_axi_U_n_2),
        .int_ap_idle_reg_0(p_4_in),
        .\int_b0_q_reg[15]_0 (b0_q),
        .\int_isr_reg[0]_0 (icmp_ln144_fu_823_p2),
        .\int_isr_reg[0]_1 (ap_CS_fsm_state3),
        .interrupt(interrupt),
        .s_axi_ap_ARADDR(s_axi_ap_ARADDR),
        .s_axi_ap_ARVALID(s_axi_ap_ARVALID),
        .s_axi_ap_AWADDR(s_axi_ap_AWADDR),
        .s_axi_ap_AWVALID(s_axi_ap_AWVALID),
        .s_axi_ap_BREADY(s_axi_ap_BREADY),
        .s_axi_ap_BVALID(s_axi_ap_BVALID),
        .s_axi_ap_RDATA(\^s_axi_ap_RDATA ),
        .s_axi_ap_RREADY(s_axi_ap_RREADY),
        .s_axi_ap_RVALID(s_axi_ap_RVALID),
        .s_axi_ap_WDATA(s_axi_ap_WDATA[15:0]),
        .\s_axi_ap_WDATA[15] (int_a0_p0),
        .s_axi_ap_WSTRB(s_axi_ap_WSTRB[1:0]),
        .s_axi_ap_WVALID(s_axi_ap_WVALID),
        .sub24_out_0_fu_94_p2(sub24_out_0_fu_94_p2),
        .task_ap_done(task_ap_done),
        .\waddr_reg[2]_0 (ap_s_axi_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry57_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_entry57_proc_U0_n_26),
        .Q(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_entry57_proc_U0_n_25),
        .Q(ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_call_a_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_call_a_cast_loc_channel),
        .Q(ap_sync_reg_channel_write_call_a_cast_loc_channel),
        .R(zext_ln142_loc_channel_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_call_b_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_call_b_cast_loc_channel),
        .Q(ap_sync_reg_channel_write_call_b_cast_loc_channel),
        .R(zext_ln142_loc_channel_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_m_cast13_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_m_cast13_loc_channel),
        .Q(ap_sync_reg_channel_write_m_cast13_loc_channel),
        .R(zext_ln142_loc_channel_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_m_cast14_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_m_cast14_loc_channel),
        .Q(ap_sync_reg_channel_write_m_cast14_loc_channel),
        .R(zext_ln142_loc_channel_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_m_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_m_cast_loc_channel),
        .Q(ap_sync_reg_channel_write_m_cast_loc_channel),
        .R(zext_ln142_loc_channel_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_sub24_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_sub24_loc_channel),
        .Q(ap_sync_reg_channel_write_sub24_loc_channel),
        .R(zext_ln142_loc_channel_U_n_39));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_zext_ln142_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_zext_ln142_loc_channel),
        .Q(ap_sync_reg_channel_write_zext_ln142_loc_channel_reg_n_0),
        .R(zext_ln142_loc_channel_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi aw_m_axi_U
       (.D({m_axi_aw_RLAST,m_axi_aw_RDATA}),
        .Q(aw_RDATA),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .\bus_wide_gen.data_buf_reg[31] (Loop_VITIS_LOOP_144_1_proc_U0_n_71),
        .\could_multi_bursts.burst_valid_reg (m_axi_aw_ARVALID),
        .dout_vld_reg(Loop_VITIS_LOOP_144_1_proc_U0_n_72),
        .dout_vld_reg_0(Loop_VITIS_LOOP_144_1_proc_U0_n_170),
        .dout_vld_reg_1(Loop_VITIS_LOOP_144_1_proc_U0_n_77),
        .in(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARADDR),
        .m_axi_aw_ARADDR(\^m_axi_aw_ARADDR ),
        .m_axi_aw_ARLEN(\^m_axi_aw_ARLEN ),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BVALID(m_axi_aw_BVALID),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .push(\load_unit/fifo_rreq/push_3 ),
        .s_ready_t_reg(m_axi_aw_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi bi_m_axi_U
       (.D({m_axi_bi_RLAST,m_axi_bi_RDATA}),
        .Q(bi_RDATA),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .\bus_wide_gen.data_buf_reg[31] (Loop_VITIS_LOOP_144_1_proc_U0_n_74),
        .\could_multi_bursts.burst_valid_reg (m_axi_bi_ARVALID),
        .dout_vld_reg(Loop_VITIS_LOOP_144_1_proc_U0_n_75),
        .dout_vld_reg_0(Loop_VITIS_LOOP_144_1_proc_U0_n_171),
        .dout_vld_reg_1(Loop_VITIS_LOOP_144_1_proc_U0_n_77),
        .in(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARADDR),
        .m_axi_bi_ARADDR(\^m_axi_bi_ARADDR ),
        .m_axi_bi_ARLEN(\^m_axi_bi_ARLEN ),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BVALID(m_axi_bi_BVALID),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .push(\load_unit/fifo_rreq/push ),
        .s_ready_t_reg(m_axi_bi_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi ca_m_axi_U
       (.Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY),
        .Q({m_axi_ca_WLAST,m_axi_ca_WSTRB,m_axi_ca_WDATA}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(\grp_sa_store_fu_592/ap_enable_reg_pp0_iter0 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ca_AWREADY(ca_AWREADY),
        .ca_BVALID(ca_BVALID),
        .ca_WREADY(ca_WREADY),
        .\data_p1_reg[35] ({\^m_axi_ca_AWLEN ,\^m_axi_ca_AWADDR }),
        .din({Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[31],Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[18:0]}),
        .dout_vld_reg(ca_m_axi_U_n_45),
        .dout_vld_reg_0({\grp_sa_store_fu_592/ap_NS_fsm [30],\grp_sa_store_fu_592/ap_NS_fsm [24],\grp_sa_store_fu_592/ap_NS_fsm [18],\grp_sa_store_fu_592/ap_NS_fsm [12]}),
        .in(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWADDR),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .\mOutPtr[4]_i_4 ({\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage35 ,\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage30 ,\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage29 ,\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage24 ,\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage23 ,\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage18 ,\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage17 ,\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage12 ,\grp_sa_store_fu_592/ap_CS_fsm_pp0_stage11 }),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .pop(\store_unit/buff_wdata/pop ),
        .push(\store_unit/fifo_wreq/push ),
        .push_0(\store_unit/buff_wdata/push ),
        .s_ready_t_reg(m_axi_ca_BREADY),
        .s_ready_t_reg_0(m_axi_ca_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w14_d2_S call_a_cast_loc_channel_U
       (.D(Block_entry57_proc_U0_ap_return_0),
        .Loop_VITIS_LOOP_144_1_proc_U0_ap_ready(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .\SRL_SIG_reg[1][13] (call_a_cast_loc_channel_dout),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_channel_write_call_a_cast_loc_channel0(ap_sync_channel_write_call_a_cast_loc_channel0),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_call_a_cast_loc_channel(ap_sync_reg_channel_write_call_a_cast_loc_channel),
        .call_a_cast_loc_channel_empty_n(call_a_cast_loc_channel_empty_n),
        .call_a_cast_loc_channel_full_n(call_a_cast_loc_channel_full_n),
        .mOutPtr0(mOutPtr0_2),
        .\mOutPtr_reg[1]_0 (icmp_ln144_fu_823_p2),
        .\mOutPtr_reg[1]_1 (ap_CS_fsm_state3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w14_d2_S_0 call_b_cast_loc_channel_U
       (.B(call_b_cast_loc_channel_dout),
        .D(Block_entry57_proc_U0_ap_return_2),
        .Loop_VITIS_LOOP_144_1_proc_U0_ap_ready(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .\SRL_SIG_reg[0][13] (p_0_in),
        .\ap_CS_fsm_reg[2] (call_b_cast_loc_channel_U_n_2),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_channel_write_call_b_cast_loc_channel0(ap_sync_channel_write_call_b_cast_loc_channel0),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_call_b_cast_loc_channel(ap_sync_reg_channel_write_call_b_cast_loc_channel),
        .call_b_cast_loc_channel_empty_n(call_b_cast_loc_channel_empty_n),
        .call_b_cast_loc_channel_full_n(call_b_cast_loc_channel_full_n),
        .\i_fu_300_reg[0] (call_b_cast_loc_channel_U_n_20),
        .\j_fu_296_reg[0] (add_ln145_fu_906_p2),
        .mOutPtr0(mOutPtr0_1),
        .\mOutPtr_reg[1]_0 (icmp_ln144_fu_823_p2),
        .out(i_fu_300_reg),
        .\select_ln144_reg_1086_reg[13] (ap_CS_fsm_state3),
        .\select_ln144_reg_1086_reg[13]_i_2 (j_fu_296));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_control_s_axi control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .P(mul_ln144_reg_1102),
        .addr_a0(addr_a0),
        .addr_b0(addr_b0),
        .addr_c0(addr_c0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bi_addr_reg_3273_reg[3] (\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/reg_702 ),
        .\int_addr_a0_reg[17]_0 (control_s_axi_U_n_33),
        .\int_addr_a0_reg[21]_0 ({control_s_axi_U_n_66,control_s_axi_U_n_67,control_s_axi_U_n_68,control_s_axi_U_n_69}),
        .\int_addr_a0_reg[25]_0 ({control_s_axi_U_n_70,control_s_axi_U_n_71,control_s_axi_U_n_72,control_s_axi_U_n_73}),
        .\int_addr_a0_reg[28]_0 ({control_s_axi_U_n_74,control_s_axi_U_n_75,control_s_axi_U_n_76}),
        .\int_addr_b0_reg[0]_0 (control_s_axi_U_n_0),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w18_d2_S m_cast13_loc_channel_U
       (.D(Block_entry57_proc_U0_ap_return_5),
        .Loop_VITIS_LOOP_144_1_proc_U0_ap_ready(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .\SRL_SIG_reg[0][15] (m_cast13_loc_channel_dout),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_m_cast13_loc_channel(ap_sync_reg_channel_write_m_cast13_loc_channel),
        .full_n_reg_0(Loop_VITIS_LOOP_144_1_proc_U0_n_242),
        .\mOutPtr_reg[0]_0 (icmp_ln144_fu_823_p2),
        .\mOutPtr_reg[0]_1 (ap_CS_fsm_state3),
        .m_cast13_loc_channel_empty_n(m_cast13_loc_channel_empty_n),
        .m_cast13_loc_channel_full_n(m_cast13_loc_channel_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w19_d2_S m_cast14_loc_channel_U
       (.CO(m_cast14_loc_channel_U_n_42),
        .D(\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/add_ln22_21_fu_998_p2 ),
        .DI({m_cast_loc_channel_U_n_153,m_cast_loc_channel_U_n_154}),
        .Loop_VITIS_LOOP_144_1_proc_U0_ap_ready(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .O(m_cast_loc_channel_U_n_57),
        .S(m_cast14_loc_channel_U_n_44),
        .\SRL_SIG_reg[0][15] ({m_cast14_loc_channel_U_n_47,m_cast14_loc_channel_U_n_48,m_cast14_loc_channel_U_n_49}),
        .\SRL_SIG_reg[0][15]_0 (Block_entry57_proc_U0_ap_return_5),
        .\add_ln22_13_reg_3065[11]_i_9 (\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/add_ln22_13_fu_888_p2 [11:0]),
        .\add_ln22_13_reg_3065_reg[11] ({m_cast_loc_channel_U_n_159,m_cast_loc_channel_U_n_160,m_cast_loc_channel_U_n_161,m_cast_loc_channel_U_n_162}),
        .\add_ln22_13_reg_3065_reg[11]_0 ({m_cast_loc_channel_U_n_88,m_cast_loc_channel_U_n_89,m_cast_loc_channel_U_n_90,m_cast_loc_channel_U_n_91}),
        .\add_ln22_13_reg_3065_reg[15] ({m_cast_loc_channel_U_n_92,m_cast_loc_channel_U_n_93,m_cast_loc_channel_U_n_94,m_cast_loc_channel_U_n_95}),
        .\add_ln22_13_reg_3065_reg[7] ({m_cast_loc_channel_U_n_155,m_cast_loc_channel_U_n_156,m_cast_loc_channel_U_n_157,m_cast_loc_channel_U_n_158}),
        .\add_ln22_13_reg_3065_reg[7]_0 ({m_cast_loc_channel_U_n_85,m_cast_loc_channel_U_n_86,m_cast_loc_channel_U_n_87}),
        .\add_ln22_21_reg_3083_reg[19]_i_3 (empty_reg_1063[13:0]),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_m_cast14_loc_channel(ap_sync_reg_channel_write_m_cast14_loc_channel),
        .call_b_cast_loc_channel_empty_n(call_b_cast_loc_channel_empty_n),
        .empty_n_reg_0(m_cast14_loc_channel_U_n_46),
        .\empty_reg_1063_reg[10] (m_cast14_loc_channel_U_n_2),
        .\empty_reg_1063_reg[10]_0 (m_cast14_loc_channel_U_n_3),
        .\empty_reg_1063_reg[10]_1 (m_cast14_loc_channel_U_n_16),
        .\empty_reg_1063_reg[10]_2 (m_cast14_loc_channel_U_n_29),
        .\empty_reg_1063_reg[10]_3 (m_cast14_loc_channel_U_n_43),
        .\empty_reg_1063_reg[13] ({m_cast14_loc_channel_U_n_50,m_cast14_loc_channel_U_n_51,m_cast14_loc_channel_U_n_52}),
        .full_n_reg_0(Loop_VITIS_LOOP_144_1_proc_U0_n_241),
        .int_ap_idle_reg(zext_ln142_loc_channel_U_n_38),
        .\mOutPtr_reg[0]_0 (icmp_ln144_fu_823_p2),
        .\mOutPtr_reg[0]_1 (ap_CS_fsm_state3),
        .m_cast13_loc_channel_empty_n(m_cast13_loc_channel_empty_n),
        .m_cast14_loc_channel_empty_n(m_cast14_loc_channel_empty_n),
        .m_cast14_loc_channel_full_n(m_cast14_loc_channel_full_n),
        .m_cast_loc_channel_dout(m_cast_loc_channel_dout[0]),
        .m_cast_loc_channel_empty_n(m_cast_loc_channel_empty_n),
        .sub24_loc_channel_empty_n(sub24_loc_channel_empty_n),
        .sub_ln15_fu_838_p2(\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/sub_ln15_fu_838_p2 [12:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S m_cast_loc_channel_U
       (.CO(m_cast14_loc_channel_U_n_42),
        .D(Block_entry57_proc_U0_ap_return_5),
        .DI({m_cast_loc_channel_U_n_153,m_cast_loc_channel_U_n_154}),
        .Loop_VITIS_LOOP_144_1_proc_U0_ap_ready(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .O({m_cast_loc_channel_U_n_54,m_cast_loc_channel_U_n_55,m_cast_loc_channel_U_n_56,m_cast_loc_channel_U_n_57}),
        .S({Loop_VITIS_LOOP_144_1_proc_U0_n_174,Loop_VITIS_LOOP_144_1_proc_U0_n_175,m_cast14_loc_channel_U_n_44}),
        .\SRL_SIG_reg[0][0] (m_cast_loc_channel_U_n_165),
        .\SRL_SIG_reg[0][15] (\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/add_ln22_8_fu_820_p2 ),
        .\SRL_SIG_reg[0][15]_0 ({m_cast_loc_channel_U_n_163,m_cast_loc_channel_U_n_164}),
        .\SRL_SIG_reg[0][1] (m_cast_loc_channel_U_n_172),
        .\SRL_SIG_reg[1][0] ({m_cast_loc_channel_U_n_35,m_cast_loc_channel_U_n_36,m_cast_loc_channel_U_n_37,m_cast_loc_channel_U_n_38}),
        .\SRL_SIG_reg[1][0]_0 ({m_cast_loc_channel_U_n_70,m_cast_loc_channel_U_n_71,m_cast_loc_channel_U_n_72}),
        .\SRL_SIG_reg[1][0]_1 ({m_cast_loc_channel_U_n_85,m_cast_loc_channel_U_n_86,m_cast_loc_channel_U_n_87}),
        .\SRL_SIG_reg[1][11] ({m_cast_loc_channel_U_n_26,m_cast_loc_channel_U_n_27,m_cast_loc_channel_U_n_28,m_cast_loc_channel_U_n_29}),
        .\SRL_SIG_reg[1][12] ({m_cast_loc_channel_U_n_10,m_cast_loc_channel_U_n_11,m_cast_loc_channel_U_n_12,m_cast_loc_channel_U_n_13}),
        .\SRL_SIG_reg[1][12]_0 ({m_cast_loc_channel_U_n_46,m_cast_loc_channel_U_n_47,m_cast_loc_channel_U_n_48,m_cast_loc_channel_U_n_49}),
        .\SRL_SIG_reg[1][12]_1 ({m_cast_loc_channel_U_n_62,m_cast_loc_channel_U_n_63,m_cast_loc_channel_U_n_64,m_cast_loc_channel_U_n_65}),
        .\SRL_SIG_reg[1][12]_2 ({m_cast_loc_channel_U_n_77,m_cast_loc_channel_U_n_78,m_cast_loc_channel_U_n_79,m_cast_loc_channel_U_n_80}),
        .\SRL_SIG_reg[1][12]_3 ({m_cast_loc_channel_U_n_92,m_cast_loc_channel_U_n_93,m_cast_loc_channel_U_n_94,m_cast_loc_channel_U_n_95}),
        .\SRL_SIG_reg[1][15] ({m_cast_loc_channel_U_n_14,m_cast_loc_channel_U_n_15,m_cast_loc_channel_U_n_16,m_cast_loc_channel_U_n_17}),
        .\SRL_SIG_reg[1][15]_0 ({m_cast_loc_channel_U_n_30,m_cast_loc_channel_U_n_31,m_cast_loc_channel_U_n_32,m_cast_loc_channel_U_n_33}),
        .\SRL_SIG_reg[1][15]_1 ({m_cast_loc_channel_dout[15:14],m_cast_loc_channel_dout[0]}),
        .\SRL_SIG_reg[1][15]_2 ({m_cast_loc_channel_U_n_50,m_cast_loc_channel_U_n_51,m_cast_loc_channel_U_n_52,m_cast_loc_channel_U_n_53}),
        .\SRL_SIG_reg[1][15]_3 ({m_cast_loc_channel_U_n_66,m_cast_loc_channel_U_n_67,m_cast_loc_channel_U_n_68,m_cast_loc_channel_U_n_69}),
        .\SRL_SIG_reg[1][15]_4 ({m_cast_loc_channel_U_n_81,m_cast_loc_channel_U_n_82,m_cast_loc_channel_U_n_83,m_cast_loc_channel_U_n_84}),
        .\SRL_SIG_reg[1][15]_5 (m_cast_loc_channel_U_n_96),
        .\SRL_SIG_reg[1][15]_6 ({m_cast_loc_channel_U_n_97,m_cast_loc_channel_U_n_98,m_cast_loc_channel_U_n_99}),
        .\SRL_SIG_reg[1][15]_7 (m_cast_loc_channel_U_n_173),
        .\SRL_SIG_reg[1][1] ({m_cast_loc_channel_U_n_18,m_cast_loc_channel_U_n_19,m_cast_loc_channel_U_n_20,m_cast_loc_channel_U_n_21}),
        .\SRL_SIG_reg[1][1]_0 (m_cast_loc_channel_U_n_171),
        .\SRL_SIG_reg[1][2] ({m_cast_loc_channel_U_n_2,m_cast_loc_channel_U_n_3,m_cast_loc_channel_U_n_4,m_cast_loc_channel_U_n_5}),
        .\SRL_SIG_reg[1][7] ({m_cast_loc_channel_U_n_22,m_cast_loc_channel_U_n_23,m_cast_loc_channel_U_n_24,m_cast_loc_channel_U_n_25}),
        .\SRL_SIG_reg[1][8] ({m_cast_loc_channel_U_n_6,m_cast_loc_channel_U_n_7,m_cast_loc_channel_U_n_8,m_cast_loc_channel_U_n_9}),
        .\SRL_SIG_reg[1][8]_0 ({m_cast_loc_channel_U_n_42,m_cast_loc_channel_U_n_43,m_cast_loc_channel_U_n_44,m_cast_loc_channel_U_n_45}),
        .\SRL_SIG_reg[1][8]_1 ({m_cast_loc_channel_U_n_58,m_cast_loc_channel_U_n_59,m_cast_loc_channel_U_n_60,m_cast_loc_channel_U_n_61}),
        .\SRL_SIG_reg[1][8]_2 ({m_cast_loc_channel_U_n_73,m_cast_loc_channel_U_n_74,m_cast_loc_channel_U_n_75,m_cast_loc_channel_U_n_76}),
        .\SRL_SIG_reg[1][8]_3 ({m_cast_loc_channel_U_n_88,m_cast_loc_channel_U_n_89,m_cast_loc_channel_U_n_90,m_cast_loc_channel_U_n_91}),
        .\add_ln22_13_reg_3065[15]_i_9 (m_cast_loc_channel_U_n_100),
        .\add_ln22_13_reg_3065[15]_i_9_0 (\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/add_ln22_13_fu_888_p2 [15:12]),
        .\add_ln22_18_reg_3074_reg[17] (empty_reg_1063),
        .\add_ln22_21_reg_3083_reg[19] ({Loop_VITIS_LOOP_144_1_proc_U0_n_97,Loop_VITIS_LOOP_144_1_proc_U0_n_98}),
        .\add_ln22_reg_3047_reg[15]_i_1 (m_cast_loc_channel_U_n_140),
        .\and_ln17_1_reg_3052_reg[0]_i_20 (m_cast_loc_channel_U_n_34),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_t_2(\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/ap_sig_allocacmp_t_2 [1]),
        .ap_start(ap_start),
        .ap_sync_channel_write_m_cast_loc_channel0(ap_sync_channel_write_m_cast_loc_channel0),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_m_cast_loc_channel(ap_sync_reg_channel_write_m_cast_loc_channel),
        .\aw_addr_1_reg_3158_reg[19] (\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/add_ln22_12_fu_1230_p2 ),
        .\aw_addr_1_reg_3158_reg[3] (Loop_VITIS_LOOP_144_1_proc_U0_n_131),
        .\aw_addr_1_reg_3158_reg[3]_0 ({Loop_VITIS_LOOP_144_1_proc_U0_n_172,Loop_VITIS_LOOP_144_1_proc_U0_n_173}),
        .\empty_reg_1063_reg[0] (m_cast_loc_channel_U_n_167),
        .\empty_reg_1063_reg[10] ({m_cast_loc_channel_U_n_147,m_cast_loc_channel_U_n_148,m_cast_loc_channel_U_n_149,m_cast_loc_channel_U_n_150}),
        .\empty_reg_1063_reg[10]_0 ({m_cast_loc_channel_U_n_159,m_cast_loc_channel_U_n_160,m_cast_loc_channel_U_n_161,m_cast_loc_channel_U_n_162}),
        .\empty_reg_1063_reg[12] ({m_cast_loc_channel_U_n_151,m_cast_loc_channel_U_n_152}),
        .\empty_reg_1063_reg[14] (m_cast_loc_channel_U_n_168),
        .\empty_reg_1063_reg[14]_0 (m_cast_loc_channel_U_n_169),
        .\empty_reg_1063_reg[15] ({m_cast_loc_channel_U_n_174,m_cast_loc_channel_U_n_175}),
        .\empty_reg_1063_reg[2] ({m_cast_loc_channel_U_n_141,m_cast_loc_channel_U_n_142}),
        .\empty_reg_1063_reg[6] ({m_cast_loc_channel_U_n_143,m_cast_loc_channel_U_n_144,m_cast_loc_channel_U_n_145,m_cast_loc_channel_U_n_146}),
        .\empty_reg_1063_reg[6]_0 ({m_cast_loc_channel_U_n_155,m_cast_loc_channel_U_n_156,m_cast_loc_channel_U_n_157,m_cast_loc_channel_U_n_158}),
        .mOutPtr0(mOutPtr0_0),
        .\mOutPtr_reg[1]_0 (icmp_ln144_fu_823_p2),
        .\mOutPtr_reg[1]_1 (ap_CS_fsm_state3),
        .m_cast_loc_channel_empty_n(m_cast_loc_channel_empty_n),
        .m_cast_loc_channel_full_n(m_cast_loc_channel_full_n),
        .sub_ln15_fu_838_p2(\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/sub_ln15_fu_838_p2 ),
        .t_2_reg_3023(\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/t_2_reg_3023 ),
        .\t_2_reg_3023_reg[0] (m_cast_loc_channel_U_n_166),
        .\t_2_reg_3023_reg[14] (\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/sub_ln22_1_fu_1193_p2 ),
        .\t_2_reg_3023_reg[14]_0 (m_cast_loc_channel_U_n_139));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_1 sub24_loc_channel_U
       (.CO(\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/icmp_ln150_fu_736_p2 ),
        .D(Block_entry57_proc_U0_ap_return_6),
        .Loop_VITIS_LOOP_144_1_proc_U0_ap_ready(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .Q({Loop_VITIS_LOOP_144_1_proc_U0_n_32,Loop_VITIS_LOOP_144_1_proc_U0_n_33,Loop_VITIS_LOOP_144_1_proc_U0_n_34,Loop_VITIS_LOOP_144_1_proc_U0_n_35,Loop_VITIS_LOOP_144_1_proc_U0_n_36,Loop_VITIS_LOOP_144_1_proc_U0_n_37,Loop_VITIS_LOOP_144_1_proc_U0_n_38}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_t_2(\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/ap_sig_allocacmp_t_2 ),
        .ap_sig_allocacmp_t_21(\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/ap_sig_allocacmp_t_21 ),
        .ap_start(ap_start),
        .ap_sync_channel_write_sub24_loc_channel0(ap_sync_channel_write_sub24_loc_channel0),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_sub24_loc_channel(ap_sync_reg_channel_write_sub24_loc_channel),
        .mOutPtr0(mOutPtr0),
        .\mOutPtr_reg[1]_0 (icmp_ln144_fu_823_p2),
        .\mOutPtr_reg[1]_1 (ap_CS_fsm_state3),
        .sub24_loc_channel_empty_n(sub24_loc_channel_empty_n),
        .sub24_loc_channel_full_n(sub24_loc_channel_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w32_d2_S zext_ln142_loc_channel_U
       (.A(zext_ln142_loc_channel_dout),
        .Block_entry57_proc_U0_ap_continue(Block_entry57_proc_U0_ap_continue),
        .D(Block_entry57_proc_U0_ap_return_1),
        .Loop_VITIS_LOOP_144_1_proc_U0_ap_ready(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .Loop_VITIS_LOOP_144_1_proc_U0_ap_start(Loop_VITIS_LOOP_144_1_proc_U0_ap_start),
        .SR(zext_ln142_loc_channel_U_n_19),
        .\SRL_SIG_reg[0][11] ({zext_ln142_loc_channel_U_n_10,zext_ln142_loc_channel_U_n_11,zext_ln142_loc_channel_U_n_12,zext_ln142_loc_channel_U_n_13}),
        .\SRL_SIG_reg[0][15] (zext_ln142_loc_channel_U_n_14),
        .\SRL_SIG_reg[0][15]_0 ({zext_ln142_loc_channel_U_n_15,zext_ln142_loc_channel_U_n_16,zext_ln142_loc_channel_U_n_17,zext_ln142_loc_channel_U_n_18}),
        .\SRL_SIG_reg[0][3] ({zext_ln142_loc_channel_U_n_2,zext_ln142_loc_channel_U_n_3,zext_ln142_loc_channel_U_n_4,zext_ln142_loc_channel_U_n_5}),
        .\SRL_SIG_reg[0][7] ({zext_ln142_loc_channel_U_n_6,zext_ln142_loc_channel_U_n_7,zext_ln142_loc_channel_U_n_8,zext_ln142_loc_channel_U_n_9}),
        .\SRL_SIG_reg[1][0] (ap_sync_reg_channel_write_zext_ln142_loc_channel_reg_n_0),
        .\ap_CS_fsm_reg[0] (zext_ln142_loc_channel_U_n_38),
        .\ap_CS_fsm_reg[0]_0 (ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_channel_write_call_a_cast_loc_channel0(ap_sync_channel_write_call_a_cast_loc_channel0),
        .ap_sync_channel_write_call_b_cast_loc_channel0(ap_sync_channel_write_call_b_cast_loc_channel0),
        .ap_sync_channel_write_m_cast_loc_channel0(ap_sync_channel_write_m_cast_loc_channel0),
        .ap_sync_channel_write_sub24_loc_channel0(ap_sync_channel_write_sub24_loc_channel0),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_call_a_cast_loc_channel(ap_sync_reg_channel_write_call_a_cast_loc_channel),
        .ap_sync_reg_channel_write_call_b_cast_loc_channel(ap_sync_reg_channel_write_call_b_cast_loc_channel),
        .ap_sync_reg_channel_write_m_cast_loc_channel(ap_sync_reg_channel_write_m_cast_loc_channel),
        .ap_sync_reg_channel_write_sub24_loc_channel(ap_sync_reg_channel_write_sub24_loc_channel),
        .ap_sync_reg_channel_write_sub24_loc_channel_reg(Block_entry57_proc_U0_n_18),
        .call_a_cast_loc_channel_empty_n(call_a_cast_loc_channel_empty_n),
        .call_b_cast_loc_channel_empty_n(call_b_cast_loc_channel_empty_n),
        .full_n_reg_0(Loop_VITIS_LOOP_144_1_proc_U0_n_239),
        .\indvar_flatten_fu_304_reg[0] (m_cast14_loc_channel_U_n_46),
        .\indvar_flatten_fu_304_reg[0]_0 (ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready_reg_n_0),
        .int_ap_start_reg(zext_ln142_loc_channel_U_n_39),
        .\mOutPtr_reg[0]_0 ({ap_CS_fsm_state3,Loop_VITIS_LOOP_144_1_proc_U0_n_41}),
        .\mOutPtr_reg[0]_1 (icmp_ln144_fu_823_p2),
        .\phi_mul_fu_332_reg[15] (\grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380/phi_mul_fu_332_reg ),
        .zext_ln142_loc_channel_empty_n(zext_ln142_loc_channel_empty_n),
        .zext_ln142_loc_channel_full_n(zext_ln142_loc_channel_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Block_entry57_proc
   (ap_done_reg,
    \ap_return_3_preg_reg[15]_0 ,
    ap_sync_channel_write_call_a_cast_loc_channel,
    ap_sync_reg_channel_write_m_cast13_loc_channel_reg,
    ap_sync_channel_write_m_cast13_loc_channel,
    ap_sync_channel_write_m_cast_loc_channel,
    ap_sync_channel_write_sub24_loc_channel,
    ap_sync_channel_write_m_cast14_loc_channel,
    ap_sync_channel_write_call_b_cast_loc_channel,
    ap_sync_channel_write_zext_ln142_loc_channel,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_return_6_preg,
    \ap_return_0_preg_reg[13]_0 ,
    \ap_return_1_preg_reg[15]_0 ,
    \ap_return_2_preg_reg[13]_0 ,
    E,
    ap_clk,
    ap_rst_n_inv,
    D,
    tmp_product,
    tmp_product_0,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_start,
    ap_rst_n,
    Block_entry57_proc_U0_ap_continue,
    Q,
    call_a_cast_loc_channel_full_n,
    ap_sync_reg_channel_write_call_a_cast_loc_channel,
    ap_sync_reg_channel_write_m_cast13_loc_channel,
    m_cast13_loc_channel_full_n,
    ap_sync_reg_channel_write_m_cast14_loc_channel,
    m_cast14_loc_channel_full_n,
    m_cast_loc_channel_full_n,
    ap_sync_reg_channel_write_m_cast_loc_channel,
    sub24_loc_channel_full_n,
    ap_sync_reg_channel_write_sub24_loc_channel,
    call_b_cast_loc_channel_full_n,
    ap_sync_reg_channel_write_call_b_cast_loc_channel,
    zext_ln142_loc_channel_full_n,
    ap_sync_reg_channel_write_zext_ln142_loc_channel_reg,
    ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready_reg,
    Loop_VITIS_LOOP_144_1_proc_U0_ap_ready,
    Block_entry57_proc_U0_ap_ready,
    \ap_return_1_preg_reg[15]_1 ,
    sub24_out_0_fu_94_p2);
  output ap_done_reg;
  output [15:0]\ap_return_3_preg_reg[15]_0 ;
  output ap_sync_channel_write_call_a_cast_loc_channel;
  output ap_sync_reg_channel_write_m_cast13_loc_channel_reg;
  output ap_sync_channel_write_m_cast13_loc_channel;
  output ap_sync_channel_write_m_cast_loc_channel;
  output ap_sync_channel_write_sub24_loc_channel;
  output ap_sync_channel_write_m_cast14_loc_channel;
  output ap_sync_channel_write_call_b_cast_loc_channel;
  output ap_sync_channel_write_zext_ln142_loc_channel;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [16:0]ap_return_6_preg;
  output [13:0]\ap_return_0_preg_reg[13]_0 ;
  output [15:0]\ap_return_1_preg_reg[15]_0 ;
  output [13:0]\ap_return_2_preg_reg[13]_0 ;
  input [0:0]E;
  input ap_clk;
  input ap_rst_n_inv;
  input [15:0]D;
  input [0:0]tmp_product;
  input [15:0]tmp_product_0;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_start;
  input ap_rst_n;
  input Block_entry57_proc_U0_ap_continue;
  input [15:0]Q;
  input call_a_cast_loc_channel_full_n;
  input ap_sync_reg_channel_write_call_a_cast_loc_channel;
  input ap_sync_reg_channel_write_m_cast13_loc_channel;
  input m_cast13_loc_channel_full_n;
  input ap_sync_reg_channel_write_m_cast14_loc_channel;
  input m_cast14_loc_channel_full_n;
  input m_cast_loc_channel_full_n;
  input ap_sync_reg_channel_write_m_cast_loc_channel;
  input sub24_loc_channel_full_n;
  input ap_sync_reg_channel_write_sub24_loc_channel;
  input call_b_cast_loc_channel_full_n;
  input ap_sync_reg_channel_write_call_b_cast_loc_channel;
  input zext_ln142_loc_channel_full_n;
  input ap_sync_reg_channel_write_zext_ln142_loc_channel_reg;
  input ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready_reg;
  input Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  input Block_entry57_proc_U0_ap_ready;
  input [15:0]\ap_return_1_preg_reg[15]_1 ;
  input [16:0]sub24_out_0_fu_94_p2;

  wire Block_entry57_proc_U0_ap_continue;
  wire Block_entry57_proc_U0_ap_ready;
  wire [15:0]D;
  wire [0:0]E;
  wire Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_0;
  wire ap_done_reg_i_5_n_0;
  wire [13:0]ap_return_0_preg;
  wire [13:0]\ap_return_0_preg_reg[13]_0 ;
  wire [15:0]ap_return_1_preg_reg;
  wire [15:0]\ap_return_1_preg_reg[15]_0 ;
  wire [15:0]\ap_return_1_preg_reg[15]_1 ;
  wire [13:0]ap_return_2_preg;
  wire [13:0]\ap_return_2_preg_reg[13]_0 ;
  wire [15:0]ap_return_3_preg_reg;
  wire [15:0]\ap_return_3_preg_reg[15]_0 ;
  wire [16:0]ap_return_6_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_call_a_cast_loc_channel;
  wire ap_sync_channel_write_call_b_cast_loc_channel;
  wire ap_sync_channel_write_m_cast13_loc_channel;
  wire ap_sync_channel_write_m_cast14_loc_channel;
  wire ap_sync_channel_write_m_cast_loc_channel;
  wire ap_sync_channel_write_sub24_loc_channel;
  wire ap_sync_channel_write_zext_ln142_loc_channel;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready_reg;
  wire ap_sync_reg_channel_write_call_a_cast_loc_channel;
  wire ap_sync_reg_channel_write_call_b_cast_loc_channel;
  wire ap_sync_reg_channel_write_m_cast13_loc_channel;
  wire ap_sync_reg_channel_write_m_cast13_loc_channel_reg;
  wire ap_sync_reg_channel_write_m_cast14_loc_channel;
  wire ap_sync_reg_channel_write_m_cast_loc_channel;
  wire ap_sync_reg_channel_write_sub24_loc_channel;
  wire ap_sync_reg_channel_write_zext_ln142_loc_channel_reg;
  wire call_a_cast_loc_channel_full_n;
  wire call_b_cast_loc_channel_full_n;
  wire m_cast13_loc_channel_full_n;
  wire m_cast14_loc_channel_full_n;
  wire m_cast_loc_channel_full_n;
  wire mul_16ns_18ns_33_1_1_U1_n_0;
  wire mul_16ns_18ns_33_1_1_U1_n_1;
  wire mul_16ns_18ns_33_1_1_U1_n_10;
  wire mul_16ns_18ns_33_1_1_U1_n_11;
  wire mul_16ns_18ns_33_1_1_U1_n_12;
  wire mul_16ns_18ns_33_1_1_U1_n_13;
  wire mul_16ns_18ns_33_1_1_U1_n_2;
  wire mul_16ns_18ns_33_1_1_U1_n_3;
  wire mul_16ns_18ns_33_1_1_U1_n_4;
  wire mul_16ns_18ns_33_1_1_U1_n_5;
  wire mul_16ns_18ns_33_1_1_U1_n_6;
  wire mul_16ns_18ns_33_1_1_U1_n_7;
  wire mul_16ns_18ns_33_1_1_U1_n_8;
  wire mul_16ns_18ns_33_1_1_U1_n_9;
  wire mul_16ns_18ns_33_1_1_U2_n_0;
  wire mul_16ns_18ns_33_1_1_U2_n_1;
  wire mul_16ns_18ns_33_1_1_U2_n_10;
  wire mul_16ns_18ns_33_1_1_U2_n_11;
  wire mul_16ns_18ns_33_1_1_U2_n_12;
  wire mul_16ns_18ns_33_1_1_U2_n_13;
  wire mul_16ns_18ns_33_1_1_U2_n_2;
  wire mul_16ns_18ns_33_1_1_U2_n_3;
  wire mul_16ns_18ns_33_1_1_U2_n_4;
  wire mul_16ns_18ns_33_1_1_U2_n_5;
  wire mul_16ns_18ns_33_1_1_U2_n_6;
  wire mul_16ns_18ns_33_1_1_U2_n_7;
  wire mul_16ns_18ns_33_1_1_U2_n_8;
  wire mul_16ns_18ns_33_1_1_U2_n_9;
  wire sub24_loc_channel_full_n;
  wire [16:0]sub24_out_0_fu_94_p2;
  wire [0:0]tmp_product;
  wire [15:0]tmp_product_0;
  wire zext_ln142_loc_channel_full_n;

  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(ap_return_1_preg_reg[0]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_return_1_preg_reg[15]_1 [0]),
        .O(\ap_return_1_preg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(ap_return_3_preg_reg[0]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[0]),
        .O(\ap_return_3_preg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(ap_return_1_preg_reg[10]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_return_1_preg_reg[15]_1 [10]),
        .O(\ap_return_1_preg_reg[15]_0 [10]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][10]_i_1__3 
       (.I0(ap_return_3_preg_reg[10]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[10]),
        .O(\ap_return_3_preg_reg[15]_0 [10]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(ap_return_1_preg_reg[11]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_return_1_preg_reg[15]_1 [11]),
        .O(\ap_return_1_preg_reg[15]_0 [11]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][11]_i_1__3 
       (.I0(ap_return_3_preg_reg[11]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[11]),
        .O(\ap_return_3_preg_reg[15]_0 [11]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(ap_return_1_preg_reg[12]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_return_1_preg_reg[15]_1 [12]),
        .O(\ap_return_1_preg_reg[15]_0 [12]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][12]_i_1__3 
       (.I0(ap_return_3_preg_reg[12]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[12]),
        .O(\ap_return_3_preg_reg[15]_0 [12]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(ap_return_1_preg_reg[13]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_return_1_preg_reg[15]_1 [13]),
        .O(\ap_return_1_preg_reg[15]_0 [13]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(ap_return_3_preg_reg[13]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[13]),
        .O(\ap_return_3_preg_reg[15]_0 [13]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(ap_return_1_preg_reg[14]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_return_1_preg_reg[15]_1 [14]),
        .O(\ap_return_1_preg_reg[15]_0 [14]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(ap_return_3_preg_reg[14]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[14]),
        .O(\ap_return_3_preg_reg[15]_0 [14]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(ap_return_1_preg_reg[15]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_return_1_preg_reg[15]_1 [15]),
        .O(\ap_return_1_preg_reg[15]_0 [15]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][15]_i_2__0 
       (.I0(ap_return_3_preg_reg[15]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[15]),
        .O(\ap_return_3_preg_reg[15]_0 [15]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(ap_return_1_preg_reg[1]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_return_1_preg_reg[15]_1 [1]),
        .O(\ap_return_1_preg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(ap_return_3_preg_reg[1]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[1]),
        .O(\ap_return_3_preg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(ap_return_1_preg_reg[2]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_return_1_preg_reg[15]_1 [2]),
        .O(\ap_return_1_preg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(ap_return_3_preg_reg[2]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[2]),
        .O(\ap_return_3_preg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(ap_return_1_preg_reg[3]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_return_1_preg_reg[15]_1 [3]),
        .O(\ap_return_1_preg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(ap_return_3_preg_reg[3]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[3]),
        .O(\ap_return_3_preg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(ap_return_1_preg_reg[4]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_return_1_preg_reg[15]_1 [4]),
        .O(\ap_return_1_preg_reg[15]_0 [4]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(ap_return_3_preg_reg[4]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[4]),
        .O(\ap_return_3_preg_reg[15]_0 [4]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(ap_return_1_preg_reg[5]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_return_1_preg_reg[15]_1 [5]),
        .O(\ap_return_1_preg_reg[15]_0 [5]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(ap_return_3_preg_reg[5]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[5]),
        .O(\ap_return_3_preg_reg[15]_0 [5]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(ap_return_1_preg_reg[6]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_return_1_preg_reg[15]_1 [6]),
        .O(\ap_return_1_preg_reg[15]_0 [6]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(ap_return_3_preg_reg[6]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[6]),
        .O(\ap_return_3_preg_reg[15]_0 [6]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(ap_return_1_preg_reg[7]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_return_1_preg_reg[15]_1 [7]),
        .O(\ap_return_1_preg_reg[15]_0 [7]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(ap_return_3_preg_reg[7]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[7]),
        .O(\ap_return_3_preg_reg[15]_0 [7]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(ap_return_1_preg_reg[8]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_return_1_preg_reg[15]_1 [8]),
        .O(\ap_return_1_preg_reg[15]_0 [8]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][8]_i_1__3 
       (.I0(ap_return_3_preg_reg[8]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[8]),
        .O(\ap_return_3_preg_reg[15]_0 [8]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(ap_return_1_preg_reg[9]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_return_1_preg_reg[15]_1 [9]),
        .O(\ap_return_1_preg_reg[15]_0 [9]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][9]_i_1__3 
       (.I0(ap_return_3_preg_reg[9]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[9]),
        .O(\ap_return_3_preg_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0000BA00)) 
    ap_done_reg_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(ap_rst_n),
        .I4(Block_entry57_proc_U0_ap_continue),
        .O(ap_done_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hEEE0A0A0EEE0EEE0)) 
    ap_done_reg_i_4
       (.I0(ap_sync_reg_channel_write_m_cast13_loc_channel),
        .I1(m_cast13_loc_channel_full_n),
        .I2(ap_sync_reg_channel_write_m_cast14_loc_channel),
        .I3(m_cast14_loc_channel_full_n),
        .I4(ap_done_reg),
        .I5(ap_done_reg_i_5_n_0),
        .O(ap_sync_reg_channel_write_m_cast13_loc_channel_reg));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ap_done_reg_i_5
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I2(ap_start),
        .O(ap_done_reg_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U1_n_13),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U1_n_3),
        .Q(ap_return_0_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U1_n_2),
        .Q(ap_return_0_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U1_n_1),
        .Q(ap_return_0_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U1_n_0),
        .Q(ap_return_0_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U1_n_12),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U1_n_11),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U1_n_10),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U1_n_9),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U1_n_8),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U1_n_7),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U1_n_6),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U1_n_5),
        .Q(ap_return_0_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U1_n_4),
        .Q(ap_return_0_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[15]_1 [0]),
        .Q(ap_return_1_preg_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[15]_1 [10]),
        .Q(ap_return_1_preg_reg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[15]_1 [11]),
        .Q(ap_return_1_preg_reg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[15]_1 [12]),
        .Q(ap_return_1_preg_reg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[15]_1 [13]),
        .Q(ap_return_1_preg_reg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[15]_1 [14]),
        .Q(ap_return_1_preg_reg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[15]_1 [15]),
        .Q(ap_return_1_preg_reg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[15]_1 [1]),
        .Q(ap_return_1_preg_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[15]_1 [2]),
        .Q(ap_return_1_preg_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[15]_1 [3]),
        .Q(ap_return_1_preg_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[15]_1 [4]),
        .Q(ap_return_1_preg_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[15]_1 [5]),
        .Q(ap_return_1_preg_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[15]_1 [6]),
        .Q(ap_return_1_preg_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[15]_1 [7]),
        .Q(ap_return_1_preg_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[15]_1 [8]),
        .Q(ap_return_1_preg_reg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[15]_1 [9]),
        .Q(ap_return_1_preg_reg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U2_n_13),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U2_n_3),
        .Q(ap_return_2_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U2_n_2),
        .Q(ap_return_2_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U2_n_1),
        .Q(ap_return_2_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U2_n_0),
        .Q(ap_return_2_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U2_n_12),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U2_n_11),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U2_n_10),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U2_n_9),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U2_n_8),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U2_n_7),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U2_n_6),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U2_n_5),
        .Q(ap_return_2_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(mul_16ns_18ns_33_1_1_U2_n_4),
        .Q(ap_return_2_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(Q[0]),
        .Q(ap_return_3_preg_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(Q[10]),
        .Q(ap_return_3_preg_reg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(Q[11]),
        .Q(ap_return_3_preg_reg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(Q[12]),
        .Q(ap_return_3_preg_reg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(Q[13]),
        .Q(ap_return_3_preg_reg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(Q[14]),
        .Q(ap_return_3_preg_reg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(Q[15]),
        .Q(ap_return_3_preg_reg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(Q[1]),
        .Q(ap_return_3_preg_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(Q[2]),
        .Q(ap_return_3_preg_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(Q[3]),
        .Q(ap_return_3_preg_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(Q[4]),
        .Q(ap_return_3_preg_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(Q[5]),
        .Q(ap_return_3_preg_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(Q[6]),
        .Q(ap_return_3_preg_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(Q[7]),
        .Q(ap_return_3_preg_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(Q[8]),
        .Q(ap_return_3_preg_reg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(Q[9]),
        .Q(ap_return_3_preg_reg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[0]),
        .Q(ap_return_6_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[10]),
        .Q(ap_return_6_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[11]),
        .Q(ap_return_6_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[12]),
        .Q(ap_return_6_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[13]),
        .Q(ap_return_6_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[14]),
        .Q(ap_return_6_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[15]),
        .Q(ap_return_6_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[16] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[16]),
        .Q(ap_return_6_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[1]),
        .Q(ap_return_6_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[2]),
        .Q(ap_return_6_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[3]),
        .Q(ap_return_6_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[4]),
        .Q(ap_return_6_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[5]),
        .Q(ap_return_6_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[6]),
        .Q(ap_return_6_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[7]),
        .Q(ap_return_6_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[8]),
        .Q(ap_return_6_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry57_proc_U0_ap_ready),
        .D(sub24_out_0_fu_94_p2[9]),
        .Q(ap_return_6_preg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000008A88888888)) 
    ap_sync_reg_Block_entry57_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready_reg),
        .I4(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .I5(ap_start),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h20202000AAAAAA00)) 
    ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready_reg),
        .I4(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .I5(ap_start),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFFFFBA00)) 
    ap_sync_reg_channel_write_call_a_cast_loc_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(call_a_cast_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_call_a_cast_loc_channel),
        .O(ap_sync_channel_write_call_a_cast_loc_channel));
  LUT5 #(
    .INIT(32'hFFFFBA00)) 
    ap_sync_reg_channel_write_call_b_cast_loc_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(call_b_cast_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_call_b_cast_loc_channel),
        .O(ap_sync_channel_write_call_b_cast_loc_channel));
  LUT5 #(
    .INIT(32'hFFFFBA00)) 
    ap_sync_reg_channel_write_m_cast13_loc_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(m_cast13_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_m_cast13_loc_channel),
        .O(ap_sync_channel_write_m_cast13_loc_channel));
  LUT5 #(
    .INIT(32'hFFFFBA00)) 
    ap_sync_reg_channel_write_m_cast14_loc_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(m_cast14_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_m_cast14_loc_channel),
        .O(ap_sync_channel_write_m_cast14_loc_channel));
  LUT5 #(
    .INIT(32'hFFFFBA00)) 
    ap_sync_reg_channel_write_m_cast_loc_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(m_cast_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_m_cast_loc_channel),
        .O(ap_sync_channel_write_m_cast_loc_channel));
  LUT5 #(
    .INIT(32'hFFFFBA00)) 
    ap_sync_reg_channel_write_sub24_loc_channel_i_2
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(sub24_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_sub24_loc_channel),
        .O(ap_sync_channel_write_sub24_loc_channel));
  LUT5 #(
    .INIT(32'hFFFFBA00)) 
    ap_sync_reg_channel_write_zext_ln142_loc_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(zext_ln142_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_zext_ln142_loc_channel_reg),
        .O(ap_sync_channel_write_zext_ln142_loc_channel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_16ns_18ns_33_1_1 mul_16ns_18ns_33_1_1_U1
       (.D(D),
        .E(E),
        .P({mul_16ns_18ns_33_1_1_U1_n_0,mul_16ns_18ns_33_1_1_U1_n_1,mul_16ns_18ns_33_1_1_U1_n_2,mul_16ns_18ns_33_1_1_U1_n_3,mul_16ns_18ns_33_1_1_U1_n_4,mul_16ns_18ns_33_1_1_U1_n_5,mul_16ns_18ns_33_1_1_U1_n_6,mul_16ns_18ns_33_1_1_U1_n_7,mul_16ns_18ns_33_1_1_U1_n_8,mul_16ns_18ns_33_1_1_U1_n_9,mul_16ns_18ns_33_1_1_U1_n_10,mul_16ns_18ns_33_1_1_U1_n_11,mul_16ns_18ns_33_1_1_U1_n_12,mul_16ns_18ns_33_1_1_U1_n_13}),
        .\SRL_SIG_reg[0][13] (ap_done_reg),
        .ap_clk(ap_clk),
        .ap_return_0_preg(ap_return_0_preg),
        .\ap_return_0_preg_reg[13] (\ap_return_0_preg_reg[13]_0 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_16ns_18ns_33_1_1_76 mul_16ns_18ns_33_1_1_U2
       (.P({mul_16ns_18ns_33_1_1_U2_n_0,mul_16ns_18ns_33_1_1_U2_n_1,mul_16ns_18ns_33_1_1_U2_n_2,mul_16ns_18ns_33_1_1_U2_n_3,mul_16ns_18ns_33_1_1_U2_n_4,mul_16ns_18ns_33_1_1_U2_n_5,mul_16ns_18ns_33_1_1_U2_n_6,mul_16ns_18ns_33_1_1_U2_n_7,mul_16ns_18ns_33_1_1_U2_n_8,mul_16ns_18ns_33_1_1_U2_n_9,mul_16ns_18ns_33_1_1_U2_n_10,mul_16ns_18ns_33_1_1_U2_n_11,mul_16ns_18ns_33_1_1_U2_n_12,mul_16ns_18ns_33_1_1_U2_n_13}),
        .\SRL_SIG_reg[0][13] (ap_done_reg),
        .ap_clk(ap_clk),
        .ap_return_2_preg(ap_return_2_preg),
        .\ap_return_2_preg_reg[13] (\ap_return_2_preg_reg[13]_0 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .tmp_product_0(tmp_product),
        .tmp_product_1(tmp_product_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Loop_VITIS_LOOP_144_1_proc
   (\phi_mul_fu_332_reg[15] ,
    t_2_reg_3023,
    Q,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[2]_0 ,
    \j_fu_296_reg[13]_0 ,
    P,
    task_ap_done,
    bound_reg_1078_reg_0,
    \bus_wide_gen.data_valid_reg ,
    \icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] ,
    push,
    \bus_wide_gen.data_valid_reg_0 ,
    \and_ln17_4_reg_3079_pp0_iter2_reg_reg[0] ,
    push_0,
    \ap_CS_fsm_reg[4]_0 ,
    push_1,
    mOutPtr18_out,
    push_2,
    ap_sig_allocacmp_t_2,
    DI,
    \empty_reg_1063_reg[14]_0 ,
    mul_ln144_reg_1102_reg_0,
    \t_2_reg_3023_reg[0] ,
    \empty_reg_1063_reg[14]_1 ,
    \reg_702_reg[0] ,
    ap_sig_allocacmp_t_21,
    in,
    ap_enable_reg_pp0_iter2_reg_rep__0,
    ap_enable_reg_pp0_iter2_reg_rep__0_0,
    \t_2_reg_3023_reg[1] ,
    \empty_reg_1063_reg[14]_2 ,
    \ap_CS_fsm_reg[35]_0 ,
    Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA,
    \ap_CS_fsm_reg[24]_0 ,
    Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY,
    Loop_VITIS_LOOP_144_1_proc_U0_ap_ready,
    out,
    mOutPtr0,
    empty_n_reg,
    mOutPtr0_3,
    empty_n_reg_0,
    empty_n_reg_1,
    mOutPtr0_4,
    mOutPtr0_5,
    ap_sync_ready,
    \ap_CS_fsm_reg[2]_1 ,
    ap_rst_n_inv,
    ap_clk,
    CO,
    A,
    O,
    \add_ln22_18_reg_3074_reg[0] ,
    \phi_mul_fu_332_reg[3] ,
    \phi_mul_fu_332_reg[7] ,
    \phi_mul_fu_332_reg[11] ,
    \phi_mul_fu_332_reg[15]_0 ,
    \select_ln144_reg_1086_reg[13]_0 ,
    B,
    bound_reg_1078_reg_1,
    mul_ln144_reg_1102_reg_1,
    p_reg_reg,
    SR,
    ap_idle,
    p_4_in,
    int_task_ap_done_reg,
    aw_RVALID,
    aw_ARREADY,
    bi_RVALID,
    bi_ARREADY,
    ca_AWREADY,
    ca_WREADY,
    pop,
    \and_ln17_3_reg_3070_reg[0] ,
    \and_ln17_1_reg_3052_reg[0] ,
    m_cast_loc_channel_dout,
    S,
    \and_ln17_4_reg_3079_reg[0] ,
    \and_ln17_2_reg_3061_reg[0]_i_20 ,
    \and_ln17_2_reg_3061_reg[0] ,
    \and_ln17_reg_3154_reg[0]_i_20 ,
    \and_ln17_reg_3154_reg[0] ,
    \add_ln22_21_reg_3083_reg[19] ,
    \add_ln22_21_reg_3083_reg[19]_0 ,
    D,
    \add_ln22_21_reg_3083_reg[15] ,
    \add_ln22_21_reg_3083_reg[15]_0 ,
    \add_ln22_21_reg_3083_reg[15]_1 ,
    \add_ln22_21_reg_3083_reg[19]_1 ,
    \add_ln22_21_reg_3083_reg[19]_2 ,
    \add_ln22_18_reg_3074_reg[5] ,
    \add_ln22_18_reg_3074_reg[5]_0 ,
    \add_ln22_18_reg_3074_reg[9] ,
    \add_ln22_18_reg_3074_reg[13] ,
    \add_ln22_18_reg_3074_reg[17] ,
    \add_ln22_18_reg_3074_reg[17]_0 ,
    \add_ln22_13_reg_3065[15]_i_8 ,
    \add_ln22_13_reg_3065[15]_i_8_0 ,
    \add_ln22_13_reg_3065_reg[15] ,
    \add_ln22_13_reg_3065_reg[19] ,
    \add_ln22_13_reg_3065_reg[19]_0 ,
    \aw_addr_1_reg_3158_reg[15] ,
    \aw_addr_1_reg_3158_reg[19] ,
    \aw_addr_1_reg_3158_reg[19]_0 ,
    \aw_addr_1_reg_3158_reg[19]_1 ,
    \aw_addr_reg_3148_reg[19] ,
    \aw_addr_reg_3148_reg[23] ,
    \aw_addr_reg_3148_reg[27] ,
    \aw_addr_reg_3148_reg[31] ,
    \phi_mul_fu_332_reg[19] ,
    \bi_addr_reg_3273_reg[3] ,
    ap_rst_n,
    \add_ln50_14_reg_3438_reg[31] ,
    \add_ln22_reg_3047_reg[4] ,
    \aw_addr_reg_3148_reg[31]_0 ,
    \add_ln22_reg_3047_reg[15] ,
    \add_ln22_reg_3047_reg[8] ,
    \add_ln22_reg_3047_reg[12] ,
    \ap_CS_fsm_reg[30]_0 ,
    \mOutPtr[4]_i_3 ,
    ca_BVALID,
    \ap_CS_fsm_reg[1]_0 ,
    Loop_VITIS_LOOP_144_1_proc_U0_ap_start,
    \i_fu_300_reg[0]_0 ,
    \j_fu_296_reg[0]_0 ,
    p_reg_reg_0,
    call_a_cast_loc_channel_empty_n,
    ap_sync_channel_write_call_a_cast_loc_channel0,
    zext_ln142_loc_channel_empty_n,
    call_b_cast_loc_channel_empty_n,
    ap_sync_channel_write_call_b_cast_loc_channel0,
    m_cast14_loc_channel_empty_n,
    m_cast13_loc_channel_empty_n,
    m_cast_loc_channel_empty_n,
    ap_sync_channel_write_m_cast_loc_channel0,
    sub24_loc_channel_empty_n,
    ap_sync_channel_write_sub24_loc_channel0,
    int_ap_start_reg,
    ap_done_reg,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_start,
    \and_ln17_1_reg_3052_reg[0]_i_35 ,
    \and_ln17_3_reg_3070_reg[0]_i_25 ,
    \and_ln17_4_reg_3079_reg[0]_i_24 ,
    \and_ln17_1_reg_3052_reg[0]_i_21 ,
    \and_ln17_2_reg_3061_reg[0]_i_7 ,
    \and_ln17_4_reg_3079_reg[0]_i_11 ,
    \and_ln17_3_reg_3070_reg[0]_i_12 ,
    \and_ln17_1_reg_3052_reg[0]_i_11 ,
    \and_ln17_2_reg_3061_reg[0]_i_5 ,
    \and_ln17_4_reg_3079_reg[0]_i_9 ,
    \and_ln17_3_reg_3070_reg[0]_i_10 ,
    \and_ln17_1_reg_3052_reg[0]_i_9 ,
    \and_ln17_reg_3154_reg[0]_i_20_0 ,
    \and_ln17_reg_3154_reg[0]_i_11 ,
    \and_ln17_reg_3154_reg[0]_i_9 ,
    \add_ln22_8_reg_3056_reg[18] ,
    \add_ln22_reg_3047_reg[16] ,
    \bi_addr_4_read_reg_3824_reg[7] ,
    \aw_addr_5_read_reg_3764_reg[7] ,
    \empty_reg_1063_reg[15]_0 ,
    \addr_sa_c_reg_1120_reg[31]_0 );
  output [15:0]\phi_mul_fu_332_reg[15] ;
  output [15:0]t_2_reg_3023;
  output [6:0]Q;
  output ap_enable_reg_pp0_iter0;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output [13:0]\j_fu_296_reg[13]_0 ;
  output [12:0]P;
  output task_ap_done;
  output [0:0]bound_reg_1078_reg_0;
  output \bus_wide_gen.data_valid_reg ;
  output \icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] ;
  output push;
  output \bus_wide_gen.data_valid_reg_0 ;
  output \and_ln17_4_reg_3079_pp0_iter2_reg_reg[0] ;
  output push_0;
  output \ap_CS_fsm_reg[4]_0 ;
  output push_1;
  output mOutPtr18_out;
  output push_2;
  output [15:0]ap_sig_allocacmp_t_2;
  output [1:0]DI;
  output [14:0]\empty_reg_1063_reg[14]_0 ;
  output [16:0]mul_ln144_reg_1102_reg_0;
  output \t_2_reg_3023_reg[0] ;
  output [3:0]\empty_reg_1063_reg[14]_1 ;
  output [0:0]\reg_702_reg[0] ;
  output ap_sig_allocacmp_t_21;
  output [31:0]in;
  output ap_enable_reg_pp0_iter2_reg_rep__0;
  output ap_enable_reg_pp0_iter2_reg_rep__0_0;
  output [1:0]\t_2_reg_3023_reg[1] ;
  output [1:0]\empty_reg_1063_reg[14]_2 ;
  output [8:0]\ap_CS_fsm_reg[35]_0 ;
  output [19:0]Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA;
  output [29:0]\ap_CS_fsm_reg[24]_0 ;
  output Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY;
  output Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  output [0:0]out;
  output mOutPtr0;
  output empty_n_reg;
  output mOutPtr0_3;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output mOutPtr0_4;
  output mOutPtr0_5;
  output ap_sync_ready;
  output [31:0]\ap_CS_fsm_reg[2]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]CO;
  input [15:0]A;
  input [3:0]O;
  input \add_ln22_18_reg_3074_reg[0] ;
  input [3:0]\phi_mul_fu_332_reg[3] ;
  input [3:0]\phi_mul_fu_332_reg[7] ;
  input [3:0]\phi_mul_fu_332_reg[11] ;
  input [3:0]\phi_mul_fu_332_reg[15]_0 ;
  input \select_ln144_reg_1086_reg[13]_0 ;
  input [13:0]B;
  input [13:0]bound_reg_1078_reg_1;
  input [15:0]mul_ln144_reg_1102_reg_1;
  input [15:0]p_reg_reg;
  input [0:0]SR;
  input ap_idle;
  input [0:0]p_4_in;
  input int_task_ap_done_reg;
  input aw_RVALID;
  input aw_ARREADY;
  input bi_RVALID;
  input bi_ARREADY;
  input ca_AWREADY;
  input ca_WREADY;
  input pop;
  input [3:0]\and_ln17_3_reg_3070_reg[0] ;
  input [0:0]\and_ln17_1_reg_3052_reg[0] ;
  input [2:0]m_cast_loc_channel_dout;
  input [0:0]S;
  input [3:0]\and_ln17_4_reg_3079_reg[0] ;
  input [0:0]\and_ln17_2_reg_3061_reg[0]_i_20 ;
  input [3:0]\and_ln17_2_reg_3061_reg[0] ;
  input [0:0]\and_ln17_reg_3154_reg[0]_i_20 ;
  input [3:0]\and_ln17_reg_3154_reg[0] ;
  input [0:0]\add_ln22_21_reg_3083_reg[19] ;
  input [2:0]\add_ln22_21_reg_3083_reg[19]_0 ;
  input [11:0]D;
  input [0:0]\add_ln22_21_reg_3083_reg[15] ;
  input [0:0]\add_ln22_21_reg_3083_reg[15]_0 ;
  input [0:0]\add_ln22_21_reg_3083_reg[15]_1 ;
  input [0:0]\add_ln22_21_reg_3083_reg[19]_1 ;
  input [1:0]\add_ln22_21_reg_3083_reg[19]_2 ;
  input [1:0]\add_ln22_18_reg_3074_reg[5] ;
  input [0:0]\add_ln22_18_reg_3074_reg[5]_0 ;
  input [3:0]\add_ln22_18_reg_3074_reg[9] ;
  input [3:0]\add_ln22_18_reg_3074_reg[13] ;
  input [1:0]\add_ln22_18_reg_3074_reg[17] ;
  input [0:0]\add_ln22_18_reg_3074_reg[17]_0 ;
  input [0:0]\add_ln22_13_reg_3065[15]_i_8 ;
  input [2:0]\add_ln22_13_reg_3065[15]_i_8_0 ;
  input [15:0]\add_ln22_13_reg_3065_reg[15] ;
  input [0:0]\add_ln22_13_reg_3065_reg[19] ;
  input [0:0]\add_ln22_13_reg_3065_reg[19]_0 ;
  input [15:0]\aw_addr_1_reg_3158_reg[15] ;
  input [0:0]\aw_addr_1_reg_3158_reg[19] ;
  input [1:0]\aw_addr_1_reg_3158_reg[19]_0 ;
  input [0:0]\aw_addr_1_reg_3158_reg[19]_1 ;
  input [0:0]\aw_addr_reg_3148_reg[19] ;
  input [3:0]\aw_addr_reg_3148_reg[23] ;
  input [3:0]\aw_addr_reg_3148_reg[27] ;
  input [2:0]\aw_addr_reg_3148_reg[31] ;
  input [0:0]\phi_mul_fu_332_reg[19] ;
  input [0:0]\bi_addr_reg_3273_reg[3] ;
  input ap_rst_n;
  input [31:0]\add_ln50_14_reg_3438_reg[31] ;
  input [2:0]\add_ln22_reg_3047_reg[4] ;
  input [31:0]\aw_addr_reg_3148_reg[31]_0 ;
  input [2:0]\add_ln22_reg_3047_reg[15] ;
  input [3:0]\add_ln22_reg_3047_reg[8] ;
  input [3:0]\add_ln22_reg_3047_reg[12] ;
  input [3:0]\ap_CS_fsm_reg[30]_0 ;
  input \mOutPtr[4]_i_3 ;
  input ca_BVALID;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input Loop_VITIS_LOOP_144_1_proc_U0_ap_start;
  input [0:0]\i_fu_300_reg[0]_0 ;
  input [0:0]\j_fu_296_reg[0]_0 ;
  input [0:0]p_reg_reg_0;
  input call_a_cast_loc_channel_empty_n;
  input ap_sync_channel_write_call_a_cast_loc_channel0;
  input zext_ln142_loc_channel_empty_n;
  input call_b_cast_loc_channel_empty_n;
  input ap_sync_channel_write_call_b_cast_loc_channel0;
  input m_cast14_loc_channel_empty_n;
  input m_cast13_loc_channel_empty_n;
  input m_cast_loc_channel_empty_n;
  input ap_sync_channel_write_m_cast_loc_channel0;
  input sub24_loc_channel_empty_n;
  input ap_sync_channel_write_sub24_loc_channel0;
  input int_ap_start_reg;
  input ap_done_reg;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_start;
  input [3:0]\and_ln17_1_reg_3052_reg[0]_i_35 ;
  input [3:0]\and_ln17_3_reg_3070_reg[0]_i_25 ;
  input [3:0]\and_ln17_4_reg_3079_reg[0]_i_24 ;
  input [3:0]\and_ln17_1_reg_3052_reg[0]_i_21 ;
  input [3:0]\and_ln17_2_reg_3061_reg[0]_i_7 ;
  input [3:0]\and_ln17_4_reg_3079_reg[0]_i_11 ;
  input [3:0]\and_ln17_3_reg_3070_reg[0]_i_12 ;
  input [3:0]\and_ln17_1_reg_3052_reg[0]_i_11 ;
  input [3:0]\and_ln17_2_reg_3061_reg[0]_i_5 ;
  input [3:0]\and_ln17_4_reg_3079_reg[0]_i_9 ;
  input [3:0]\and_ln17_3_reg_3070_reg[0]_i_10 ;
  input [3:0]\and_ln17_1_reg_3052_reg[0]_i_9 ;
  input [2:0]\and_ln17_reg_3154_reg[0]_i_20_0 ;
  input [3:0]\and_ln17_reg_3154_reg[0]_i_11 ;
  input [3:0]\and_ln17_reg_3154_reg[0]_i_9 ;
  input [17:0]\add_ln22_8_reg_3056_reg[18] ;
  input [0:0]\add_ln22_reg_3047_reg[16] ;
  input [7:0]\bi_addr_4_read_reg_3824_reg[7] ;
  input [7:0]\aw_addr_5_read_reg_3764_reg[7] ;
  input [15:0]\empty_reg_1063_reg[15]_0 ;
  input [30:0]\addr_sa_c_reg_1120_reg[31]_0 ;

  wire [15:0]A;
  wire [13:0]B;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  wire Loop_VITIS_LOOP_144_1_proc_U0_ap_start;
  wire Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY;
  wire [19:0]Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA;
  wire [3:0]O;
  wire [12:0]P;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]add_ln144_1_fu_850_p2;
  wire [13:1]add_ln145_fu_906_p2;
  wire [0:0]\add_ln22_13_reg_3065[15]_i_8 ;
  wire [2:0]\add_ln22_13_reg_3065[15]_i_8_0 ;
  wire [15:0]\add_ln22_13_reg_3065_reg[15] ;
  wire [0:0]\add_ln22_13_reg_3065_reg[19] ;
  wire [0:0]\add_ln22_13_reg_3065_reg[19]_0 ;
  wire \add_ln22_18_reg_3074_reg[0] ;
  wire [3:0]\add_ln22_18_reg_3074_reg[13] ;
  wire [1:0]\add_ln22_18_reg_3074_reg[17] ;
  wire [0:0]\add_ln22_18_reg_3074_reg[17]_0 ;
  wire [1:0]\add_ln22_18_reg_3074_reg[5] ;
  wire [0:0]\add_ln22_18_reg_3074_reg[5]_0 ;
  wire [3:0]\add_ln22_18_reg_3074_reg[9] ;
  wire [0:0]\add_ln22_21_reg_3083_reg[15] ;
  wire [0:0]\add_ln22_21_reg_3083_reg[15]_0 ;
  wire [0:0]\add_ln22_21_reg_3083_reg[15]_1 ;
  wire [0:0]\add_ln22_21_reg_3083_reg[19] ;
  wire [2:0]\add_ln22_21_reg_3083_reg[19]_0 ;
  wire [0:0]\add_ln22_21_reg_3083_reg[19]_1 ;
  wire [1:0]\add_ln22_21_reg_3083_reg[19]_2 ;
  wire [17:0]\add_ln22_8_reg_3056_reg[18] ;
  wire [3:0]\add_ln22_reg_3047_reg[12] ;
  wire [2:0]\add_ln22_reg_3047_reg[15] ;
  wire [0:0]\add_ln22_reg_3047_reg[16] ;
  wire [2:0]\add_ln22_reg_3047_reg[4] ;
  wire [3:0]\add_ln22_reg_3047_reg[8] ;
  wire [31:0]\add_ln50_14_reg_3438_reg[31] ;
  wire [31:1]addr_sa_c_fu_973_p2;
  wire [31:1]addr_sa_c_reg_1120;
  wire \addr_sa_c_reg_1120[12]_i_2_n_0 ;
  wire \addr_sa_c_reg_1120[12]_i_3_n_0 ;
  wire \addr_sa_c_reg_1120[12]_i_4_n_0 ;
  wire \addr_sa_c_reg_1120[12]_i_5_n_0 ;
  wire \addr_sa_c_reg_1120[16]_i_2_n_0 ;
  wire \addr_sa_c_reg_1120[16]_i_3_n_0 ;
  wire \addr_sa_c_reg_1120[16]_i_4_n_0 ;
  wire \addr_sa_c_reg_1120[16]_i_5_n_0 ;
  wire \addr_sa_c_reg_1120[20]_i_2_n_0 ;
  wire \addr_sa_c_reg_1120[20]_i_3_n_0 ;
  wire \addr_sa_c_reg_1120[20]_i_4_n_0 ;
  wire \addr_sa_c_reg_1120[20]_i_5_n_0 ;
  wire \addr_sa_c_reg_1120[24]_i_2_n_0 ;
  wire \addr_sa_c_reg_1120[24]_i_3_n_0 ;
  wire \addr_sa_c_reg_1120[24]_i_4_n_0 ;
  wire \addr_sa_c_reg_1120[24]_i_5_n_0 ;
  wire \addr_sa_c_reg_1120[28]_i_2_n_0 ;
  wire \addr_sa_c_reg_1120[28]_i_3_n_0 ;
  wire \addr_sa_c_reg_1120[28]_i_4_n_0 ;
  wire \addr_sa_c_reg_1120[28]_i_5_n_0 ;
  wire \addr_sa_c_reg_1120[31]_i_3_n_0 ;
  wire \addr_sa_c_reg_1120[31]_i_4_n_0 ;
  wire \addr_sa_c_reg_1120[31]_i_5_n_0 ;
  wire \addr_sa_c_reg_1120[4]_i_2_n_0 ;
  wire \addr_sa_c_reg_1120[4]_i_3_n_0 ;
  wire \addr_sa_c_reg_1120[4]_i_4_n_0 ;
  wire \addr_sa_c_reg_1120[8]_i_2_n_0 ;
  wire \addr_sa_c_reg_1120[8]_i_3_n_0 ;
  wire \addr_sa_c_reg_1120[8]_i_4_n_0 ;
  wire \addr_sa_c_reg_1120[8]_i_5_n_0 ;
  wire \addr_sa_c_reg_1120_reg[12]_i_1_n_0 ;
  wire \addr_sa_c_reg_1120_reg[12]_i_1_n_1 ;
  wire \addr_sa_c_reg_1120_reg[12]_i_1_n_2 ;
  wire \addr_sa_c_reg_1120_reg[12]_i_1_n_3 ;
  wire \addr_sa_c_reg_1120_reg[16]_i_1_n_0 ;
  wire \addr_sa_c_reg_1120_reg[16]_i_1_n_1 ;
  wire \addr_sa_c_reg_1120_reg[16]_i_1_n_2 ;
  wire \addr_sa_c_reg_1120_reg[16]_i_1_n_3 ;
  wire \addr_sa_c_reg_1120_reg[20]_i_1_n_0 ;
  wire \addr_sa_c_reg_1120_reg[20]_i_1_n_1 ;
  wire \addr_sa_c_reg_1120_reg[20]_i_1_n_2 ;
  wire \addr_sa_c_reg_1120_reg[20]_i_1_n_3 ;
  wire \addr_sa_c_reg_1120_reg[24]_i_1_n_0 ;
  wire \addr_sa_c_reg_1120_reg[24]_i_1_n_1 ;
  wire \addr_sa_c_reg_1120_reg[24]_i_1_n_2 ;
  wire \addr_sa_c_reg_1120_reg[24]_i_1_n_3 ;
  wire \addr_sa_c_reg_1120_reg[28]_i_1_n_0 ;
  wire \addr_sa_c_reg_1120_reg[28]_i_1_n_1 ;
  wire \addr_sa_c_reg_1120_reg[28]_i_1_n_2 ;
  wire \addr_sa_c_reg_1120_reg[28]_i_1_n_3 ;
  wire [30:0]\addr_sa_c_reg_1120_reg[31]_0 ;
  wire \addr_sa_c_reg_1120_reg[31]_i_2_n_2 ;
  wire \addr_sa_c_reg_1120_reg[31]_i_2_n_3 ;
  wire \addr_sa_c_reg_1120_reg[4]_i_1_n_0 ;
  wire \addr_sa_c_reg_1120_reg[4]_i_1_n_1 ;
  wire \addr_sa_c_reg_1120_reg[4]_i_1_n_2 ;
  wire \addr_sa_c_reg_1120_reg[4]_i_1_n_3 ;
  wire \addr_sa_c_reg_1120_reg[8]_i_1_n_0 ;
  wire \addr_sa_c_reg_1120_reg[8]_i_1_n_1 ;
  wire \addr_sa_c_reg_1120_reg[8]_i_1_n_2 ;
  wire \addr_sa_c_reg_1120_reg[8]_i_1_n_3 ;
  wire [0:0]\and_ln17_1_reg_3052_reg[0] ;
  wire [3:0]\and_ln17_1_reg_3052_reg[0]_i_11 ;
  wire [3:0]\and_ln17_1_reg_3052_reg[0]_i_21 ;
  wire [3:0]\and_ln17_1_reg_3052_reg[0]_i_35 ;
  wire [3:0]\and_ln17_1_reg_3052_reg[0]_i_9 ;
  wire [3:0]\and_ln17_2_reg_3061_reg[0] ;
  wire [0:0]\and_ln17_2_reg_3061_reg[0]_i_20 ;
  wire [3:0]\and_ln17_2_reg_3061_reg[0]_i_5 ;
  wire [3:0]\and_ln17_2_reg_3061_reg[0]_i_7 ;
  wire [3:0]\and_ln17_3_reg_3070_reg[0] ;
  wire [3:0]\and_ln17_3_reg_3070_reg[0]_i_10 ;
  wire [3:0]\and_ln17_3_reg_3070_reg[0]_i_12 ;
  wire [3:0]\and_ln17_3_reg_3070_reg[0]_i_25 ;
  wire \and_ln17_4_reg_3079_pp0_iter2_reg_reg[0] ;
  wire [3:0]\and_ln17_4_reg_3079_reg[0] ;
  wire [3:0]\and_ln17_4_reg_3079_reg[0]_i_11 ;
  wire [3:0]\and_ln17_4_reg_3079_reg[0]_i_24 ;
  wire [3:0]\and_ln17_4_reg_3079_reg[0]_i_9 ;
  wire [3:0]\and_ln17_reg_3154_reg[0] ;
  wire [3:0]\and_ln17_reg_3154_reg[0]_i_11 ;
  wire [0:0]\and_ln17_reg_3154_reg[0]_i_20 ;
  wire [2:0]\and_ln17_reg_3154_reg[0]_i_20_0 ;
  wire [3:0]\and_ln17_reg_3154_reg[0]_i_9 ;
  wire \ap_CS_fsm[3]_i_1__1_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [29:0]\ap_CS_fsm_reg[24]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire [31:0]\ap_CS_fsm_reg[2]_1 ;
  wire [3:0]\ap_CS_fsm_reg[30]_0 ;
  wire [8:0]\ap_CS_fsm_reg[35]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[16] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[19] ;
  wire \ap_CS_fsm_reg_n_0_[20] ;
  wire \ap_CS_fsm_reg_n_0_[21] ;
  wire \ap_CS_fsm_reg_n_0_[22] ;
  wire \ap_CS_fsm_reg_n_0_[23] ;
  wire \ap_CS_fsm_reg_n_0_[24] ;
  wire \ap_CS_fsm_reg_n_0_[25] ;
  wire \ap_CS_fsm_reg_n_0_[26] ;
  wire \ap_CS_fsm_reg_n_0_[27] ;
  wire \ap_CS_fsm_reg_n_0_[28] ;
  wire \ap_CS_fsm_reg_n_0_[29] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[31] ;
  wire \ap_CS_fsm_reg_n_0_[32] ;
  wire \ap_CS_fsm_reg_n_0_[33] ;
  wire \ap_CS_fsm_reg_n_0_[34] ;
  wire \ap_CS_fsm_reg_n_0_[35] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[74] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state80;
  wire [37:37]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm4;
  wire [79:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter2_reg_rep__0;
  wire ap_enable_reg_pp0_iter2_reg_rep__0_0;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]ap_sig_allocacmp_t_2;
  wire ap_sig_allocacmp_t_21;
  wire ap_start;
  wire ap_sync_channel_write_call_a_cast_loc_channel0;
  wire ap_sync_channel_write_call_b_cast_loc_channel0;
  wire ap_sync_channel_write_m_cast_loc_channel0;
  wire ap_sync_channel_write_sub24_loc_channel0;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire [15:0]\aw_addr_1_reg_3158_reg[15] ;
  wire [0:0]\aw_addr_1_reg_3158_reg[19] ;
  wire [1:0]\aw_addr_1_reg_3158_reg[19]_0 ;
  wire [0:0]\aw_addr_1_reg_3158_reg[19]_1 ;
  wire [7:0]\aw_addr_5_read_reg_3764_reg[7] ;
  wire [0:0]\aw_addr_reg_3148_reg[19] ;
  wire [3:0]\aw_addr_reg_3148_reg[23] ;
  wire [3:0]\aw_addr_reg_3148_reg[27] ;
  wire [2:0]\aw_addr_reg_3148_reg[31] ;
  wire [31:0]\aw_addr_reg_3148_reg[31]_0 ;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire [7:0]\bi_addr_4_read_reg_3824_reg[7] ;
  wire [0:0]\bi_addr_reg_3273_reg[3] ;
  wire [0:0]bound_reg_1078_reg_0;
  wire [13:0]bound_reg_1078_reg_1;
  wire bound_reg_1078_reg_n_100;
  wire bound_reg_1078_reg_n_101;
  wire bound_reg_1078_reg_n_102;
  wire bound_reg_1078_reg_n_103;
  wire bound_reg_1078_reg_n_104;
  wire bound_reg_1078_reg_n_105;
  wire bound_reg_1078_reg_n_78;
  wire bound_reg_1078_reg_n_79;
  wire bound_reg_1078_reg_n_80;
  wire bound_reg_1078_reg_n_81;
  wire bound_reg_1078_reg_n_82;
  wire bound_reg_1078_reg_n_83;
  wire bound_reg_1078_reg_n_84;
  wire bound_reg_1078_reg_n_85;
  wire bound_reg_1078_reg_n_86;
  wire bound_reg_1078_reg_n_87;
  wire bound_reg_1078_reg_n_88;
  wire bound_reg_1078_reg_n_89;
  wire bound_reg_1078_reg_n_90;
  wire bound_reg_1078_reg_n_91;
  wire bound_reg_1078_reg_n_92;
  wire bound_reg_1078_reg_n_93;
  wire bound_reg_1078_reg_n_94;
  wire bound_reg_1078_reg_n_95;
  wire bound_reg_1078_reg_n_96;
  wire bound_reg_1078_reg_n_97;
  wire bound_reg_1078_reg_n_98;
  wire bound_reg_1078_reg_n_99;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire call_a_cast_loc_channel_empty_n;
  wire call_b_cast_loc_channel_empty_n;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire [15:15]empty_reg_1063;
  wire [14:0]\empty_reg_1063_reg[14]_0 ;
  wire [3:0]\empty_reg_1063_reg[14]_1 ;
  wire [1:0]\empty_reg_1063_reg[14]_2 ;
  wire [15:0]\empty_reg_1063_reg[15]_0 ;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_867;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o;
  wire [19:0]grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o;
  wire grp_fu_978_ce;
  wire grp_sa_store_fu_592_ap_start_reg;
  wire grp_sa_store_fu_592_n_69;
  wire i_fu_300;
  wire i_fu_3001;
  wire [13:1]i_fu_300_reg;
  wire [0:0]\i_fu_300_reg[0]_0 ;
  wire \i_fu_300_reg[0]_i_2_n_0 ;
  wire \i_fu_300_reg[0]_i_2_n_1 ;
  wire \i_fu_300_reg[0]_i_2_n_2 ;
  wire \i_fu_300_reg[0]_i_2_n_3 ;
  wire \i_fu_300_reg[0]_i_2_n_4 ;
  wire \i_fu_300_reg[0]_i_2_n_5 ;
  wire \i_fu_300_reg[0]_i_2_n_6 ;
  wire \i_fu_300_reg[0]_i_2_n_7 ;
  wire \i_fu_300_reg[12]_i_1_n_3 ;
  wire \i_fu_300_reg[12]_i_1_n_6 ;
  wire \i_fu_300_reg[12]_i_1_n_7 ;
  wire \i_fu_300_reg[4]_i_1_n_0 ;
  wire \i_fu_300_reg[4]_i_1_n_1 ;
  wire \i_fu_300_reg[4]_i_1_n_2 ;
  wire \i_fu_300_reg[4]_i_1_n_3 ;
  wire \i_fu_300_reg[4]_i_1_n_4 ;
  wire \i_fu_300_reg[4]_i_1_n_5 ;
  wire \i_fu_300_reg[4]_i_1_n_6 ;
  wire \i_fu_300_reg[4]_i_1_n_7 ;
  wire \i_fu_300_reg[8]_i_1_n_0 ;
  wire \i_fu_300_reg[8]_i_1_n_1 ;
  wire \i_fu_300_reg[8]_i_1_n_2 ;
  wire \i_fu_300_reg[8]_i_1_n_3 ;
  wire \i_fu_300_reg[8]_i_1_n_4 ;
  wire \i_fu_300_reg[8]_i_1_n_5 ;
  wire \i_fu_300_reg[8]_i_1_n_6 ;
  wire \i_fu_300_reg[8]_i_1_n_7 ;
  wire \icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] ;
  wire [31:0]in;
  wire \indvar_flatten_fu_304[0]_i_2_n_0 ;
  wire [27:0]indvar_flatten_fu_304_reg;
  wire \indvar_flatten_fu_304_reg[0]_i_1_n_0 ;
  wire \indvar_flatten_fu_304_reg[0]_i_1_n_1 ;
  wire \indvar_flatten_fu_304_reg[0]_i_1_n_2 ;
  wire \indvar_flatten_fu_304_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_fu_304_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_fu_304_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_fu_304_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_fu_304_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_fu_304_reg[12]_i_1_n_0 ;
  wire \indvar_flatten_fu_304_reg[12]_i_1_n_1 ;
  wire \indvar_flatten_fu_304_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_fu_304_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_fu_304_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_fu_304_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_fu_304_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_fu_304_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_fu_304_reg[16]_i_1_n_0 ;
  wire \indvar_flatten_fu_304_reg[16]_i_1_n_1 ;
  wire \indvar_flatten_fu_304_reg[16]_i_1_n_2 ;
  wire \indvar_flatten_fu_304_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_fu_304_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_fu_304_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_fu_304_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_fu_304_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_fu_304_reg[20]_i_1_n_0 ;
  wire \indvar_flatten_fu_304_reg[20]_i_1_n_1 ;
  wire \indvar_flatten_fu_304_reg[20]_i_1_n_2 ;
  wire \indvar_flatten_fu_304_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_fu_304_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_fu_304_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_fu_304_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_fu_304_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_fu_304_reg[24]_i_1_n_1 ;
  wire \indvar_flatten_fu_304_reg[24]_i_1_n_2 ;
  wire \indvar_flatten_fu_304_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_fu_304_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_fu_304_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_fu_304_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_fu_304_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_fu_304_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_fu_304_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_fu_304_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_fu_304_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_fu_304_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_fu_304_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_fu_304_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_fu_304_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_fu_304_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_fu_304_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_fu_304_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_fu_304_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_fu_304_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_fu_304_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_fu_304_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_fu_304_reg[8]_i_1_n_7 ;
  wire int_ap_start_reg;
  wire \int_isr[0]_i_10_n_0 ;
  wire \int_isr[0]_i_11_n_0 ;
  wire \int_isr[0]_i_12_n_0 ;
  wire \int_isr[0]_i_13_n_0 ;
  wire \int_isr[0]_i_14_n_0 ;
  wire \int_isr[0]_i_15_n_0 ;
  wire \int_isr[0]_i_5_n_0 ;
  wire \int_isr[0]_i_6_n_0 ;
  wire \int_isr[0]_i_8_n_0 ;
  wire \int_isr[0]_i_9_n_0 ;
  wire \int_isr_reg[0]_i_3_n_3 ;
  wire \int_isr_reg[0]_i_4_n_0 ;
  wire \int_isr_reg[0]_i_4_n_1 ;
  wire \int_isr_reg[0]_i_4_n_2 ;
  wire \int_isr_reg[0]_i_4_n_3 ;
  wire \int_isr_reg[0]_i_7_n_0 ;
  wire \int_isr_reg[0]_i_7_n_1 ;
  wire \int_isr_reg[0]_i_7_n_2 ;
  wire \int_isr_reg[0]_i_7_n_3 ;
  wire int_task_ap_done_reg;
  wire [0:0]\j_fu_296_reg[0]_0 ;
  wire \j_fu_296_reg[12]_i_1_n_0 ;
  wire \j_fu_296_reg[12]_i_1_n_1 ;
  wire \j_fu_296_reg[12]_i_1_n_2 ;
  wire \j_fu_296_reg[12]_i_1_n_3 ;
  wire [13:0]\j_fu_296_reg[13]_0 ;
  wire \j_fu_296_reg[4]_i_1_n_0 ;
  wire \j_fu_296_reg[4]_i_1_n_1 ;
  wire \j_fu_296_reg[4]_i_1_n_2 ;
  wire \j_fu_296_reg[4]_i_1_n_3 ;
  wire \j_fu_296_reg[8]_i_1_n_0 ;
  wire \j_fu_296_reg[8]_i_1_n_1 ;
  wire \j_fu_296_reg[8]_i_1_n_2 ;
  wire \j_fu_296_reg[8]_i_1_n_3 ;
  wire mOutPtr0;
  wire mOutPtr0_3;
  wire mOutPtr0_4;
  wire mOutPtr0_5;
  wire mOutPtr18_out;
  wire \mOutPtr[4]_i_3 ;
  wire m_cast13_loc_channel_empty_n;
  wire m_cast14_loc_channel_empty_n;
  wire [2:0]m_cast_loc_channel_dout;
  wire m_cast_loc_channel_empty_n;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_30;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_31;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_32;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_33;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_34;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_35;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_36;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_37;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_38;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_39;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_40;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_41;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_42;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_43;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_44;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_45;
  wire mac_muladd_18s_16ns_18s_30_4_1_U174_n_46;
  wire \mem_reg[2][0]_srl3_i_10_n_0 ;
  wire \mem_reg[2][0]_srl3_i_11_n_0 ;
  wire \mem_reg[2][0]_srl3_i_12_n_0 ;
  wire \mem_reg[2][0]_srl3_i_13_n_0 ;
  wire \mem_reg[2][0]_srl3_i_14_n_0 ;
  wire \mem_reg[2][0]_srl3_i_16_n_0 ;
  wire \mem_reg[2][0]_srl3_i_17_n_0 ;
  wire \mem_reg[2][0]_srl3_i_18_n_0 ;
  wire \mem_reg[2][0]_srl3_i_19_n_0 ;
  wire \mem_reg[2][0]_srl3_i_20_n_0 ;
  wire \mem_reg[2][0]_srl3_i_6_n_0 ;
  wire [31:0]mul_ln144_reg_1102;
  wire [16:0]mul_ln144_reg_1102_reg_0;
  wire [15:0]mul_ln144_reg_1102_reg_1;
  wire [0:0]out;
  wire [0:0]p_4_in;
  wire [15:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;
  wire [3:0]\phi_mul_fu_332_reg[11] ;
  wire [15:0]\phi_mul_fu_332_reg[15] ;
  wire [3:0]\phi_mul_fu_332_reg[15]_0 ;
  wire [0:0]\phi_mul_fu_332_reg[19] ;
  wire [3:0]\phi_mul_fu_332_reg[3] ;
  wire [3:0]\phi_mul_fu_332_reg[7] ;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire [0:0]\reg_702_reg[0] ;
  wire [13:0]select_ln144_fu_842_p3;
  wire \select_ln144_reg_1086_reg[13]_0 ;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[0] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[10] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[11] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[12] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[13] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[14] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[15] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[16] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[17] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[18] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[19] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[1] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[2] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[3] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[4] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[5] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[6] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[7] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[8] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[9] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[0] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[10] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[11] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[12] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[13] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[14] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[15] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[16] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[17] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[18] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[19] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[1] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[2] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[3] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[4] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[5] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[6] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[7] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[8] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[9] ;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[0] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[10] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[11] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[12] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[13] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[14] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[15] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[16] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[17] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[18] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[19] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[1] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[2] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[3] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[4] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[5] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[6] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[7] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[8] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[9] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[0] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[10] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[11] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[12] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[13] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[14] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[15] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[16] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[17] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[18] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[19] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[1] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[2] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[3] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[4] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[5] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[6] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[7] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[8] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[9] ;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[0] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[10] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[11] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[12] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[13] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[14] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[15] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[16] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[17] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[18] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[19] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[1] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[2] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[3] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[4] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[5] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[6] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[7] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[8] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[9] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[0] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[10] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[11] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[12] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[13] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[14] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[15] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[16] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[17] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[18] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[19] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[1] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[2] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[3] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[4] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[5] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[6] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[7] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[8] ;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[9] ;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9;
  wire [31:2]shl_ln1_fu_966_p3;
  wire sub24_loc_channel_empty_n;
  wire [17:1]sub_ln147_fu_957_p2;
  wire [17:1]sub_ln147_reg_1107;
  wire [15:0]t_2_reg_3023;
  wire \t_2_reg_3023_reg[0] ;
  wire [1:0]\t_2_reg_3023_reg[1] ;
  wire task_ap_done;
  wire zext_ln142_loc_channel_empty_n;
  wire [16:3]zext_ln147_fu_942_p1;
  wire [3:2]\NLW_addr_sa_c_reg_1120_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_addr_sa_c_reg_1120_reg[31]_i_2_O_UNCONNECTED ;
  wire NLW_bound_reg_1078_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_bound_reg_1078_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_bound_reg_1078_reg_OVERFLOW_UNCONNECTED;
  wire NLW_bound_reg_1078_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_bound_reg_1078_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_bound_reg_1078_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_bound_reg_1078_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_bound_reg_1078_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_bound_reg_1078_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_bound_reg_1078_reg_P_UNCONNECTED;
  wire [47:0]NLW_bound_reg_1078_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_i_fu_300_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_fu_300_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_fu_304_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_int_isr_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_j_fu_296_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_j_fu_296_reg[13]_i_3_O_UNCONNECTED ;
  wire NLW_mul_ln144_reg_1102_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln144_reg_1102_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln144_reg_1102_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln144_reg_1102_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln144_reg_1102_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln144_reg_1102_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln144_reg_1102_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln144_reg_1102_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln144_reg_1102_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln144_reg_1102_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln144_reg_1102_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[12]_i_2 
       (.I0(shl_ln1_fu_966_p3[12]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [11]),
        .O(\addr_sa_c_reg_1120[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[12]_i_3 
       (.I0(shl_ln1_fu_966_p3[11]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [10]),
        .O(\addr_sa_c_reg_1120[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[12]_i_4 
       (.I0(shl_ln1_fu_966_p3[10]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [9]),
        .O(\addr_sa_c_reg_1120[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[12]_i_5 
       (.I0(shl_ln1_fu_966_p3[9]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [8]),
        .O(\addr_sa_c_reg_1120[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[16]_i_2 
       (.I0(shl_ln1_fu_966_p3[16]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [15]),
        .O(\addr_sa_c_reg_1120[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[16]_i_3 
       (.I0(shl_ln1_fu_966_p3[15]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [14]),
        .O(\addr_sa_c_reg_1120[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[16]_i_4 
       (.I0(shl_ln1_fu_966_p3[14]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [13]),
        .O(\addr_sa_c_reg_1120[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[16]_i_5 
       (.I0(shl_ln1_fu_966_p3[13]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [12]),
        .O(\addr_sa_c_reg_1120[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[20]_i_2 
       (.I0(shl_ln1_fu_966_p3[20]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [19]),
        .O(\addr_sa_c_reg_1120[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[20]_i_3 
       (.I0(shl_ln1_fu_966_p3[19]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [18]),
        .O(\addr_sa_c_reg_1120[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[20]_i_4 
       (.I0(shl_ln1_fu_966_p3[18]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [17]),
        .O(\addr_sa_c_reg_1120[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[20]_i_5 
       (.I0(shl_ln1_fu_966_p3[17]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [16]),
        .O(\addr_sa_c_reg_1120[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[24]_i_2 
       (.I0(shl_ln1_fu_966_p3[24]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [23]),
        .O(\addr_sa_c_reg_1120[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[24]_i_3 
       (.I0(shl_ln1_fu_966_p3[23]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [22]),
        .O(\addr_sa_c_reg_1120[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[24]_i_4 
       (.I0(shl_ln1_fu_966_p3[22]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [21]),
        .O(\addr_sa_c_reg_1120[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[24]_i_5 
       (.I0(shl_ln1_fu_966_p3[21]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [20]),
        .O(\addr_sa_c_reg_1120[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[28]_i_2 
       (.I0(shl_ln1_fu_966_p3[28]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [27]),
        .O(\addr_sa_c_reg_1120[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[28]_i_3 
       (.I0(shl_ln1_fu_966_p3[27]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [26]),
        .O(\addr_sa_c_reg_1120[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[28]_i_4 
       (.I0(shl_ln1_fu_966_p3[26]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [25]),
        .O(\addr_sa_c_reg_1120[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[28]_i_5 
       (.I0(shl_ln1_fu_966_p3[25]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [24]),
        .O(\addr_sa_c_reg_1120[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[31]_i_3 
       (.I0(shl_ln1_fu_966_p3[31]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [30]),
        .O(\addr_sa_c_reg_1120[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[31]_i_4 
       (.I0(shl_ln1_fu_966_p3[30]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [29]),
        .O(\addr_sa_c_reg_1120[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[31]_i_5 
       (.I0(shl_ln1_fu_966_p3[29]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [28]),
        .O(\addr_sa_c_reg_1120[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[4]_i_2 
       (.I0(shl_ln1_fu_966_p3[4]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [3]),
        .O(\addr_sa_c_reg_1120[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[4]_i_3 
       (.I0(shl_ln1_fu_966_p3[3]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [2]),
        .O(\addr_sa_c_reg_1120[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[4]_i_4 
       (.I0(shl_ln1_fu_966_p3[2]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [1]),
        .O(\addr_sa_c_reg_1120[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[8]_i_2 
       (.I0(shl_ln1_fu_966_p3[8]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [7]),
        .O(\addr_sa_c_reg_1120[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[8]_i_3 
       (.I0(shl_ln1_fu_966_p3[7]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [6]),
        .O(\addr_sa_c_reg_1120[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[8]_i_4 
       (.I0(shl_ln1_fu_966_p3[6]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [5]),
        .O(\addr_sa_c_reg_1120[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_sa_c_reg_1120[8]_i_5 
       (.I0(shl_ln1_fu_966_p3[5]),
        .I1(\addr_sa_c_reg_1120_reg[31]_0 [4]),
        .O(\addr_sa_c_reg_1120[8]_i_5_n_0 ));
  FDRE \addr_sa_c_reg_1120_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[10]),
        .Q(addr_sa_c_reg_1120[10]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[11]),
        .Q(addr_sa_c_reg_1120[11]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[12]),
        .Q(addr_sa_c_reg_1120[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \addr_sa_c_reg_1120_reg[12]_i_1 
       (.CI(\addr_sa_c_reg_1120_reg[8]_i_1_n_0 ),
        .CO({\addr_sa_c_reg_1120_reg[12]_i_1_n_0 ,\addr_sa_c_reg_1120_reg[12]_i_1_n_1 ,\addr_sa_c_reg_1120_reg[12]_i_1_n_2 ,\addr_sa_c_reg_1120_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln1_fu_966_p3[12:9]),
        .O(addr_sa_c_fu_973_p2[12:9]),
        .S({\addr_sa_c_reg_1120[12]_i_2_n_0 ,\addr_sa_c_reg_1120[12]_i_3_n_0 ,\addr_sa_c_reg_1120[12]_i_4_n_0 ,\addr_sa_c_reg_1120[12]_i_5_n_0 }));
  FDRE \addr_sa_c_reg_1120_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[13]),
        .Q(addr_sa_c_reg_1120[13]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[14]),
        .Q(addr_sa_c_reg_1120[14]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[15]),
        .Q(addr_sa_c_reg_1120[15]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[16]),
        .Q(addr_sa_c_reg_1120[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \addr_sa_c_reg_1120_reg[16]_i_1 
       (.CI(\addr_sa_c_reg_1120_reg[12]_i_1_n_0 ),
        .CO({\addr_sa_c_reg_1120_reg[16]_i_1_n_0 ,\addr_sa_c_reg_1120_reg[16]_i_1_n_1 ,\addr_sa_c_reg_1120_reg[16]_i_1_n_2 ,\addr_sa_c_reg_1120_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln1_fu_966_p3[16:13]),
        .O(addr_sa_c_fu_973_p2[16:13]),
        .S({\addr_sa_c_reg_1120[16]_i_2_n_0 ,\addr_sa_c_reg_1120[16]_i_3_n_0 ,\addr_sa_c_reg_1120[16]_i_4_n_0 ,\addr_sa_c_reg_1120[16]_i_5_n_0 }));
  FDRE \addr_sa_c_reg_1120_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[17]),
        .Q(addr_sa_c_reg_1120[17]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[18]),
        .Q(addr_sa_c_reg_1120[18]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[19]),
        .Q(addr_sa_c_reg_1120[19]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[1]),
        .Q(addr_sa_c_reg_1120[1]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[20]),
        .Q(addr_sa_c_reg_1120[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \addr_sa_c_reg_1120_reg[20]_i_1 
       (.CI(\addr_sa_c_reg_1120_reg[16]_i_1_n_0 ),
        .CO({\addr_sa_c_reg_1120_reg[20]_i_1_n_0 ,\addr_sa_c_reg_1120_reg[20]_i_1_n_1 ,\addr_sa_c_reg_1120_reg[20]_i_1_n_2 ,\addr_sa_c_reg_1120_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln1_fu_966_p3[20:17]),
        .O(addr_sa_c_fu_973_p2[20:17]),
        .S({\addr_sa_c_reg_1120[20]_i_2_n_0 ,\addr_sa_c_reg_1120[20]_i_3_n_0 ,\addr_sa_c_reg_1120[20]_i_4_n_0 ,\addr_sa_c_reg_1120[20]_i_5_n_0 }));
  FDRE \addr_sa_c_reg_1120_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[21]),
        .Q(addr_sa_c_reg_1120[21]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[22]),
        .Q(addr_sa_c_reg_1120[22]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[23]),
        .Q(addr_sa_c_reg_1120[23]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[24]),
        .Q(addr_sa_c_reg_1120[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \addr_sa_c_reg_1120_reg[24]_i_1 
       (.CI(\addr_sa_c_reg_1120_reg[20]_i_1_n_0 ),
        .CO({\addr_sa_c_reg_1120_reg[24]_i_1_n_0 ,\addr_sa_c_reg_1120_reg[24]_i_1_n_1 ,\addr_sa_c_reg_1120_reg[24]_i_1_n_2 ,\addr_sa_c_reg_1120_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln1_fu_966_p3[24:21]),
        .O(addr_sa_c_fu_973_p2[24:21]),
        .S({\addr_sa_c_reg_1120[24]_i_2_n_0 ,\addr_sa_c_reg_1120[24]_i_3_n_0 ,\addr_sa_c_reg_1120[24]_i_4_n_0 ,\addr_sa_c_reg_1120[24]_i_5_n_0 }));
  FDRE \addr_sa_c_reg_1120_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[25]),
        .Q(addr_sa_c_reg_1120[25]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[26]),
        .Q(addr_sa_c_reg_1120[26]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[27]),
        .Q(addr_sa_c_reg_1120[27]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[28]),
        .Q(addr_sa_c_reg_1120[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \addr_sa_c_reg_1120_reg[28]_i_1 
       (.CI(\addr_sa_c_reg_1120_reg[24]_i_1_n_0 ),
        .CO({\addr_sa_c_reg_1120_reg[28]_i_1_n_0 ,\addr_sa_c_reg_1120_reg[28]_i_1_n_1 ,\addr_sa_c_reg_1120_reg[28]_i_1_n_2 ,\addr_sa_c_reg_1120_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln1_fu_966_p3[28:25]),
        .O(addr_sa_c_fu_973_p2[28:25]),
        .S({\addr_sa_c_reg_1120[28]_i_2_n_0 ,\addr_sa_c_reg_1120[28]_i_3_n_0 ,\addr_sa_c_reg_1120[28]_i_4_n_0 ,\addr_sa_c_reg_1120[28]_i_5_n_0 }));
  FDRE \addr_sa_c_reg_1120_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[29]),
        .Q(addr_sa_c_reg_1120[29]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[2]),
        .Q(addr_sa_c_reg_1120[2]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[30]),
        .Q(addr_sa_c_reg_1120[30]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[31]),
        .Q(addr_sa_c_reg_1120[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \addr_sa_c_reg_1120_reg[31]_i_2 
       (.CI(\addr_sa_c_reg_1120_reg[28]_i_1_n_0 ),
        .CO({\NLW_addr_sa_c_reg_1120_reg[31]_i_2_CO_UNCONNECTED [3:2],\addr_sa_c_reg_1120_reg[31]_i_2_n_2 ,\addr_sa_c_reg_1120_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,shl_ln1_fu_966_p3[30:29]}),
        .O({\NLW_addr_sa_c_reg_1120_reg[31]_i_2_O_UNCONNECTED [3],addr_sa_c_fu_973_p2[31:29]}),
        .S({1'b0,\addr_sa_c_reg_1120[31]_i_3_n_0 ,\addr_sa_c_reg_1120[31]_i_4_n_0 ,\addr_sa_c_reg_1120[31]_i_5_n_0 }));
  FDRE \addr_sa_c_reg_1120_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[3]),
        .Q(addr_sa_c_reg_1120[3]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[4]),
        .Q(addr_sa_c_reg_1120[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \addr_sa_c_reg_1120_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\addr_sa_c_reg_1120_reg[4]_i_1_n_0 ,\addr_sa_c_reg_1120_reg[4]_i_1_n_1 ,\addr_sa_c_reg_1120_reg[4]_i_1_n_2 ,\addr_sa_c_reg_1120_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln1_fu_966_p3[4:2],1'b0}),
        .O(addr_sa_c_fu_973_p2[4:1]),
        .S({\addr_sa_c_reg_1120[4]_i_2_n_0 ,\addr_sa_c_reg_1120[4]_i_3_n_0 ,\addr_sa_c_reg_1120[4]_i_4_n_0 ,\addr_sa_c_reg_1120_reg[31]_0 [0]}));
  FDRE \addr_sa_c_reg_1120_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[5]),
        .Q(addr_sa_c_reg_1120[5]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[6]),
        .Q(addr_sa_c_reg_1120[6]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[7]),
        .Q(addr_sa_c_reg_1120[7]),
        .R(1'b0));
  FDRE \addr_sa_c_reg_1120_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[8]),
        .Q(addr_sa_c_reg_1120[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \addr_sa_c_reg_1120_reg[8]_i_1 
       (.CI(\addr_sa_c_reg_1120_reg[4]_i_1_n_0 ),
        .CO({\addr_sa_c_reg_1120_reg[8]_i_1_n_0 ,\addr_sa_c_reg_1120_reg[8]_i_1_n_1 ,\addr_sa_c_reg_1120_reg[8]_i_1_n_2 ,\addr_sa_c_reg_1120_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln1_fu_966_p3[8:5]),
        .O(addr_sa_c_fu_973_p2[8:5]),
        .S({\addr_sa_c_reg_1120[8]_i_2_n_0 ,\addr_sa_c_reg_1120[8]_i_3_n_0 ,\addr_sa_c_reg_1120[8]_i_4_n_0 ,\addr_sa_c_reg_1120[8]_i_5_n_0 }));
  FDRE \addr_sa_c_reg_1120_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(addr_sa_c_fu_973_p2[9]),
        .Q(addr_sa_c_reg_1120[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Loop_VITIS_LOOP_144_1_proc_U0_ap_start),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(bound_reg_1078_reg_0),
        .O(ap_NS_fsm__0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state80),
        .O(ap_NS_fsm__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(bound_reg_1078_reg_0),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .O(\ap_CS_fsm[3]_i_1__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(\ap_CS_fsm_reg[2]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(\ap_CS_fsm_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[16] ),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[17] ),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(\ap_CS_fsm_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[19] ),
        .Q(\ap_CS_fsm_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[20] ),
        .Q(\ap_CS_fsm_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[21] ),
        .Q(\ap_CS_fsm_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[22] ),
        .Q(\ap_CS_fsm_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[23] ),
        .Q(\ap_CS_fsm_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[24] ),
        .Q(\ap_CS_fsm_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[25] ),
        .Q(\ap_CS_fsm_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[26] ),
        .Q(\ap_CS_fsm_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[27] ),
        .Q(\ap_CS_fsm_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[28] ),
        .Q(\ap_CS_fsm_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[2]),
        .Q(\ap_CS_fsm_reg[2]_0 [1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[29] ),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(\ap_CS_fsm_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[31] ),
        .Q(\ap_CS_fsm_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[32] ),
        .Q(\ap_CS_fsm_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[33] ),
        .Q(\ap_CS_fsm_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[34] ),
        .Q(\ap_CS_fsm_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[35] ),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state46),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state48),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state49),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state50),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state51),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state52),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state53),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state55),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state56),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state57),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state58),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state59),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state61),
        .Q(ap_CS_fsm_state62),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state62),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state63),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state67),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state68),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[6]),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state72),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4),
        .D(ap_CS_fsm_state73),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[74]),
        .Q(\ap_CS_fsm_reg_n_0_[74] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[74] ),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state76),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[78]),
        .Q(ap_CS_fsm_state79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[79]),
        .Q(ap_CS_fsm_state80),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    bound_reg_1078_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,bound_reg_1078_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_bound_reg_1078_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_bound_reg_1078_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_bound_reg_1078_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_bound_reg_1078_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_bound_reg_1078_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_bound_reg_1078_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_bound_reg_1078_reg_P_UNCONNECTED[47:28],bound_reg_1078_reg_n_78,bound_reg_1078_reg_n_79,bound_reg_1078_reg_n_80,bound_reg_1078_reg_n_81,bound_reg_1078_reg_n_82,bound_reg_1078_reg_n_83,bound_reg_1078_reg_n_84,bound_reg_1078_reg_n_85,bound_reg_1078_reg_n_86,bound_reg_1078_reg_n_87,bound_reg_1078_reg_n_88,bound_reg_1078_reg_n_89,bound_reg_1078_reg_n_90,bound_reg_1078_reg_n_91,bound_reg_1078_reg_n_92,bound_reg_1078_reg_n_93,bound_reg_1078_reg_n_94,bound_reg_1078_reg_n_95,bound_reg_1078_reg_n_96,bound_reg_1078_reg_n_97,bound_reg_1078_reg_n_98,bound_reg_1078_reg_n_99,bound_reg_1078_reg_n_100,bound_reg_1078_reg_n_101,bound_reg_1078_reg_n_102,bound_reg_1078_reg_n_103,bound_reg_1078_reg_n_104,bound_reg_1078_reg_n_105}),
        .PATTERNBDETECT(NLW_bound_reg_1078_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_bound_reg_1078_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_bound_reg_1078_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_bound_reg_1078_reg_UNDERFLOW_UNCONNECTED));
  FDRE \empty_reg_1063_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_1063_reg[15]_0 [0]),
        .Q(\empty_reg_1063_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \empty_reg_1063_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_1063_reg[15]_0 [10]),
        .Q(\empty_reg_1063_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \empty_reg_1063_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_1063_reg[15]_0 [11]),
        .Q(\empty_reg_1063_reg[14]_0 [11]),
        .R(1'b0));
  FDRE \empty_reg_1063_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_1063_reg[15]_0 [12]),
        .Q(\empty_reg_1063_reg[14]_0 [12]),
        .R(1'b0));
  FDRE \empty_reg_1063_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_1063_reg[15]_0 [13]),
        .Q(\empty_reg_1063_reg[14]_0 [13]),
        .R(1'b0));
  FDRE \empty_reg_1063_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_1063_reg[15]_0 [14]),
        .Q(\empty_reg_1063_reg[14]_0 [14]),
        .R(1'b0));
  FDRE \empty_reg_1063_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_1063_reg[15]_0 [15]),
        .Q(empty_reg_1063),
        .R(1'b0));
  FDRE \empty_reg_1063_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_1063_reg[15]_0 [1]),
        .Q(\empty_reg_1063_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \empty_reg_1063_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_1063_reg[15]_0 [2]),
        .Q(\empty_reg_1063_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \empty_reg_1063_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_1063_reg[15]_0 [3]),
        .Q(\empty_reg_1063_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \empty_reg_1063_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_1063_reg[15]_0 [4]),
        .Q(\empty_reg_1063_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \empty_reg_1063_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_1063_reg[15]_0 [5]),
        .Q(\empty_reg_1063_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \empty_reg_1063_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_1063_reg[15]_0 [6]),
        .Q(\empty_reg_1063_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \empty_reg_1063_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_1063_reg[15]_0 [7]),
        .Q(\empty_reg_1063_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \empty_reg_1063_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_1063_reg[15]_0 [8]),
        .Q(\empty_reg_1063_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \empty_reg_1063_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_1063_reg[15]_0 [9]),
        .Q(\empty_reg_1063_reg[14]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    full_n_i_2__17
       (.I0(zext_ln142_loc_channel_empty_n),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(bound_reg_1078_reg_0),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    full_n_i_2__19
       (.I0(m_cast14_loc_channel_empty_n),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(bound_reg_1078_reg_0),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    full_n_i_2__20
       (.I0(m_cast13_loc_channel_empty_n),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(bound_reg_1078_reg_0),
        .O(empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_3__2
       (.I0(bound_reg_1078_reg_0),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(call_a_cast_loc_channel_empty_n),
        .I3(ap_sync_channel_write_call_a_cast_loc_channel0),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_3__3
       (.I0(bound_reg_1078_reg_0),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(call_b_cast_loc_channel_empty_n),
        .I3(ap_sync_channel_write_call_b_cast_loc_channel0),
        .O(mOutPtr0_3));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_3__4
       (.I0(bound_reg_1078_reg_0),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(m_cast_loc_channel_empty_n),
        .I3(ap_sync_channel_write_m_cast_loc_channel0),
        .O(mOutPtr0_4));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_3__5
       (.I0(bound_reg_1078_reg_0),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(sub24_loc_channel_empty_n),
        .I3(ap_sync_channel_write_sub24_loc_channel0),
        .O(mOutPtr0_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380
       (.A(A),
        .C(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o),
        .CO(CO),
        .D({\add_ln22_reg_3047_reg[16] ,\add_ln22_reg_3047_reg[15] ,\add_ln22_reg_3047_reg[12] ,\add_ln22_reg_3047_reg[8] ,\add_ln22_reg_3047_reg[4] }),
        .DI(t_2_reg_3023[3:0]),
        .E(ap_NS_fsm1),
        .O(O),
        .P({mul_ln144_reg_1102[31:30],P,mul_ln144_reg_1102[16:0]}),
        .Q({ap_CS_fsm_state80,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,\ap_CS_fsm_reg[2]_0 [1]}),
        .S(S),
        .\add_ln22_13_reg_3065[15]_i_8 (\add_ln22_13_reg_3065[15]_i_8 ),
        .\add_ln22_13_reg_3065[15]_i_8_0 (\add_ln22_13_reg_3065[15]_i_8_0 ),
        .\add_ln22_13_reg_3065_reg[15]_0 (\add_ln22_13_reg_3065_reg[15] ),
        .\add_ln22_13_reg_3065_reg[19]_0 (\add_ln22_13_reg_3065_reg[19] ),
        .\add_ln22_13_reg_3065_reg[19]_1 (\add_ln22_13_reg_3065_reg[19]_0 ),
        .\add_ln22_18_reg_3074_reg[0]_0 (\add_ln22_18_reg_3074_reg[0] ),
        .\add_ln22_18_reg_3074_reg[13]_0 (\add_ln22_18_reg_3074_reg[13] ),
        .\add_ln22_18_reg_3074_reg[17]_0 (\add_ln22_18_reg_3074_reg[17] ),
        .\add_ln22_18_reg_3074_reg[17]_1 (\add_ln22_18_reg_3074_reg[17]_0 ),
        .\add_ln22_18_reg_3074_reg[19]_0 ({empty_reg_1063,\empty_reg_1063_reg[14]_0 }),
        .\add_ln22_18_reg_3074_reg[5]_0 (\add_ln22_18_reg_3074_reg[5] ),
        .\add_ln22_18_reg_3074_reg[5]_1 (\add_ln22_18_reg_3074_reg[5]_0 ),
        .\add_ln22_18_reg_3074_reg[9]_0 (\add_ln22_18_reg_3074_reg[9] ),
        .\add_ln22_21_reg_3083_reg[11]_0 (D),
        .\add_ln22_21_reg_3083_reg[15]_0 (\add_ln22_21_reg_3083_reg[15] ),
        .\add_ln22_21_reg_3083_reg[15]_1 (\add_ln22_21_reg_3083_reg[15]_0 ),
        .\add_ln22_21_reg_3083_reg[15]_2 (\add_ln22_21_reg_3083_reg[15]_1 ),
        .\add_ln22_21_reg_3083_reg[19]_0 (\add_ln22_21_reg_3083_reg[19] ),
        .\add_ln22_21_reg_3083_reg[19]_1 (\add_ln22_21_reg_3083_reg[19]_0 ),
        .\add_ln22_21_reg_3083_reg[19]_2 (\add_ln22_21_reg_3083_reg[19]_1 ),
        .\add_ln22_21_reg_3083_reg[19]_3 (\add_ln22_21_reg_3083_reg[19]_2 ),
        .\add_ln22_8_reg_3056_reg[18]_0 (\add_ln22_8_reg_3056_reg[18] ),
        .\add_ln50_14_reg_3438_reg[31]_0 (\add_ln50_14_reg_3438_reg[31] ),
        .\and_ln17_1_reg_3052_reg[0]_0 (\and_ln17_1_reg_3052_reg[0] ),
        .\and_ln17_1_reg_3052_reg[0]_i_11 (\and_ln17_1_reg_3052_reg[0]_i_11 ),
        .\and_ln17_1_reg_3052_reg[0]_i_21 (\and_ln17_1_reg_3052_reg[0]_i_21 ),
        .\and_ln17_1_reg_3052_reg[0]_i_35 (\and_ln17_1_reg_3052_reg[0]_i_35 ),
        .\and_ln17_1_reg_3052_reg[0]_i_9 (\and_ln17_1_reg_3052_reg[0]_i_9 ),
        .\and_ln17_2_reg_3061_reg[0]_0 (\and_ln17_2_reg_3061_reg[0] ),
        .\and_ln17_2_reg_3061_reg[0]_i_20 (\and_ln17_2_reg_3061_reg[0]_i_20 ),
        .\and_ln17_2_reg_3061_reg[0]_i_5 (\and_ln17_2_reg_3061_reg[0]_i_5 ),
        .\and_ln17_2_reg_3061_reg[0]_i_7 (\and_ln17_2_reg_3061_reg[0]_i_7 ),
        .\and_ln17_3_reg_3070_reg[0]_0 (\and_ln17_3_reg_3070_reg[0] ),
        .\and_ln17_3_reg_3070_reg[0]_i_10 (\and_ln17_3_reg_3070_reg[0]_i_10 ),
        .\and_ln17_3_reg_3070_reg[0]_i_12 (\and_ln17_3_reg_3070_reg[0]_i_12 ),
        .\and_ln17_3_reg_3070_reg[0]_i_25 (\and_ln17_3_reg_3070_reg[0]_i_25 ),
        .\and_ln17_4_reg_3079_pp0_iter2_reg_reg[0]_0 (\and_ln17_4_reg_3079_pp0_iter2_reg_reg[0] ),
        .\and_ln17_4_reg_3079_reg[0]_0 (\and_ln17_4_reg_3079_reg[0] ),
        .\and_ln17_4_reg_3079_reg[0]_i_11 (\and_ln17_4_reg_3079_reg[0]_i_11 ),
        .\and_ln17_4_reg_3079_reg[0]_i_24 (\and_ln17_4_reg_3079_reg[0]_i_24 ),
        .\and_ln17_4_reg_3079_reg[0]_i_9 (\and_ln17_4_reg_3079_reg[0]_i_9 ),
        .\and_ln17_reg_3154_reg[0]_0 (\and_ln17_reg_3154_reg[0] ),
        .\and_ln17_reg_3154_reg[0]_i_11_0 (\and_ln17_reg_3154_reg[0]_i_11 ),
        .\and_ln17_reg_3154_reg[0]_i_20_0 (\and_ln17_reg_3154_reg[0]_i_20 ),
        .\and_ln17_reg_3154_reg[0]_i_20_1 (\and_ln17_reg_3154_reg[0]_i_20_0 ),
        .\and_ln17_reg_3154_reg[0]_i_9_0 (\and_ln17_reg_3154_reg[0]_i_9 ),
        .\ap_CS_fsm_reg[0]_rep__0_0 (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .\ap_CS_fsm_reg[1]_0 (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .\ap_CS_fsm_reg[2]_0 (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_1 ),
        .\ap_CS_fsm_reg[4]_0 (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .\ap_CS_fsm_reg[4]_1 (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .\ap_CS_fsm_reg[4]_2 (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_867),
        .\ap_CS_fsm_reg[5]_0 (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .\ap_CS_fsm_reg[5]_1 (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .\ap_CS_fsm_reg[5]_2 (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .\ap_CS_fsm_reg[5]_3 (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .\ap_CS_fsm_reg[5]_4 (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .\ap_CS_fsm_reg[5]_5 (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .\ap_CS_fsm_reg[5]_6 (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .\ap_CS_fsm_reg[5]_7 (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .\ap_CS_fsm_reg[5]_8 (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .\ap_CS_fsm_reg[5]_9 (ap_NS_fsm__0[6:5]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_rep__0_0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .ap_enable_reg_pp0_iter1_reg_rep__0_1(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .ap_enable_reg_pp0_iter2_reg_rep_0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .ap_enable_reg_pp0_iter2_reg_rep__0_0(ap_enable_reg_pp0_iter2_reg_rep__0),
        .ap_enable_reg_pp0_iter2_reg_rep__0_1(ap_enable_reg_pp0_iter2_reg_rep__0_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_t_2({ap_sig_allocacmp_t_2[15],ap_sig_allocacmp_t_2[12:2]}),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .\aw_addr_1_reg_3158_reg[15]_0 (\aw_addr_1_reg_3158_reg[15] ),
        .\aw_addr_1_reg_3158_reg[19]_0 (\aw_addr_1_reg_3158_reg[19] ),
        .\aw_addr_1_reg_3158_reg[19]_1 (\aw_addr_1_reg_3158_reg[19]_0 ),
        .\aw_addr_1_reg_3158_reg[19]_2 (\aw_addr_1_reg_3158_reg[19]_1 ),
        .\aw_addr_5_read_reg_3764_reg[7]_0 (\aw_addr_5_read_reg_3764_reg[7] ),
        .\aw_addr_reg_3148_reg[19]_0 (\aw_addr_reg_3148_reg[19] ),
        .\aw_addr_reg_3148_reg[23]_0 (\aw_addr_reg_3148_reg[23] ),
        .\aw_addr_reg_3148_reg[27]_0 (\aw_addr_reg_3148_reg[27] ),
        .\aw_addr_reg_3148_reg[31]_0 (\aw_addr_reg_3148_reg[31] ),
        .\aw_addr_reg_3148_reg[31]_1 (\aw_addr_reg_3148_reg[31]_0 ),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .\bi_addr_4_read_reg_3824_reg[7]_0 (\bi_addr_4_read_reg_3824_reg[7] ),
        .\bi_addr_reg_3273_reg[3]_0 (\bi_addr_reg_3273_reg[3] ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_valid_reg_0 ),
        .\dout_reg[0] (\ap_CS_fsm_reg[4]_0 ),
        .\empty_reg_1063_reg[14] (\empty_reg_1063_reg[14]_1 ),
        .\empty_reg_1063_reg[14]_0 (\empty_reg_1063_reg[14]_2 ),
        .\empty_reg_1063_reg[15] (DI),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg(ap_sig_allocacmp_t_21),
        .grp_fu_978_ce(grp_fu_978_ce),
        .\icmp_ln150_reg_3039_pp0_iter1_reg_reg[0]_0 (\icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] ),
        .\icmp_ln150_reg_3039_reg[0]_0 (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .\icmp_ln21_reg_3043_reg[0]_0 (mul_ln144_reg_1102_reg_1),
        .in(in),
        .m_cast_loc_channel_dout(m_cast_loc_channel_dout),
        .mul_ln144_reg_1102_reg(mul_ln144_reg_1102_reg_0[2:0]),
        .mul_ln144_reg_1102_reg_0(mul_ln144_reg_1102_reg_0[6:3]),
        .mul_ln144_reg_1102_reg_1(mul_ln144_reg_1102_reg_0[10:7]),
        .mul_ln144_reg_1102_reg_2(mul_ln144_reg_1102_reg_0[14:11]),
        .mul_ln144_reg_1102_reg_3(mul_ln144_reg_1102_reg_0[16:15]),
        .p_reg_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o),
        .p_reg_reg_0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o),
        .p_reg_reg_1(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o),
        .p_reg_reg_10(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o),
        .p_reg_reg_100(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[6] ),
        .p_reg_reg_101(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[7] ),
        .p_reg_reg_102(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[8] ),
        .p_reg_reg_103(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[9] ),
        .p_reg_reg_104(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[10] ),
        .p_reg_reg_105(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[11] ),
        .p_reg_reg_106(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[12] ),
        .p_reg_reg_107(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[13] ),
        .p_reg_reg_108(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[14] ),
        .p_reg_reg_109(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[15] ),
        .p_reg_reg_11(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o),
        .p_reg_reg_110(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[16] ),
        .p_reg_reg_111(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[17] ),
        .p_reg_reg_112(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[18] ),
        .p_reg_reg_113(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[19] ),
        .p_reg_reg_114(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[0] ),
        .p_reg_reg_115(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[1] ),
        .p_reg_reg_116(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[2] ),
        .p_reg_reg_117(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[3] ),
        .p_reg_reg_118(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[4] ),
        .p_reg_reg_119(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[5] ),
        .p_reg_reg_12(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o),
        .p_reg_reg_120(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[6] ),
        .p_reg_reg_121(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[7] ),
        .p_reg_reg_122(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[8] ),
        .p_reg_reg_123(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[9] ),
        .p_reg_reg_124(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[10] ),
        .p_reg_reg_125(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[11] ),
        .p_reg_reg_126(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[12] ),
        .p_reg_reg_127(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[13] ),
        .p_reg_reg_128(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[14] ),
        .p_reg_reg_129(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[15] ),
        .p_reg_reg_13(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o),
        .p_reg_reg_130(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[16] ),
        .p_reg_reg_131(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[17] ),
        .p_reg_reg_132(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[18] ),
        .p_reg_reg_133(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[19] ),
        .p_reg_reg_134(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[0] ),
        .p_reg_reg_135(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[1] ),
        .p_reg_reg_136(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[2] ),
        .p_reg_reg_137(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[3] ),
        .p_reg_reg_138(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[4] ),
        .p_reg_reg_139(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[5] ),
        .p_reg_reg_14(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o),
        .p_reg_reg_140(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[6] ),
        .p_reg_reg_141(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[7] ),
        .p_reg_reg_142(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[8] ),
        .p_reg_reg_143(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[9] ),
        .p_reg_reg_144(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[10] ),
        .p_reg_reg_145(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[11] ),
        .p_reg_reg_146(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[12] ),
        .p_reg_reg_147(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[13] ),
        .p_reg_reg_148(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[14] ),
        .p_reg_reg_149(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[15] ),
        .p_reg_reg_15(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o),
        .p_reg_reg_150(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[16] ),
        .p_reg_reg_151(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[17] ),
        .p_reg_reg_152(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[18] ),
        .p_reg_reg_153(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[19] ),
        .p_reg_reg_16(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o),
        .p_reg_reg_17(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o),
        .p_reg_reg_18(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o),
        .p_reg_reg_19(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o),
        .p_reg_reg_2(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o),
        .p_reg_reg_20(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o),
        .p_reg_reg_21(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o),
        .p_reg_reg_22(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o),
        .p_reg_reg_23(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o),
        .p_reg_reg_24(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o),
        .p_reg_reg_25(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o),
        .p_reg_reg_26(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o),
        .p_reg_reg_27(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o),
        .p_reg_reg_28(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o),
        .p_reg_reg_29(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o),
        .p_reg_reg_3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o),
        .p_reg_reg_30(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o),
        .p_reg_reg_31(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o),
        .p_reg_reg_32(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o),
        .p_reg_reg_33(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o),
        .p_reg_reg_34(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[0] ),
        .p_reg_reg_35(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[1] ),
        .p_reg_reg_36(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[2] ),
        .p_reg_reg_37(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[3] ),
        .p_reg_reg_38(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[4] ),
        .p_reg_reg_39(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[5] ),
        .p_reg_reg_4(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o),
        .p_reg_reg_40(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[6] ),
        .p_reg_reg_41(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[7] ),
        .p_reg_reg_42(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[8] ),
        .p_reg_reg_43(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[9] ),
        .p_reg_reg_44(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[10] ),
        .p_reg_reg_45(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[11] ),
        .p_reg_reg_46(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[12] ),
        .p_reg_reg_47(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[13] ),
        .p_reg_reg_48(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[14] ),
        .p_reg_reg_49(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[15] ),
        .p_reg_reg_5(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o),
        .p_reg_reg_50(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[16] ),
        .p_reg_reg_51(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[17] ),
        .p_reg_reg_52(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[18] ),
        .p_reg_reg_53(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[19] ),
        .p_reg_reg_54(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[0] ),
        .p_reg_reg_55(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[1] ),
        .p_reg_reg_56(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[2] ),
        .p_reg_reg_57(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[3] ),
        .p_reg_reg_58(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[4] ),
        .p_reg_reg_59(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[5] ),
        .p_reg_reg_6(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o),
        .p_reg_reg_60(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[6] ),
        .p_reg_reg_61(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[7] ),
        .p_reg_reg_62(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[8] ),
        .p_reg_reg_63(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[9] ),
        .p_reg_reg_64(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[10] ),
        .p_reg_reg_65(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[11] ),
        .p_reg_reg_66(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[12] ),
        .p_reg_reg_67(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[13] ),
        .p_reg_reg_68(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[14] ),
        .p_reg_reg_69(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[15] ),
        .p_reg_reg_7(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o),
        .p_reg_reg_70(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[16] ),
        .p_reg_reg_71(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[17] ),
        .p_reg_reg_72(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[18] ),
        .p_reg_reg_73(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[19] ),
        .p_reg_reg_74(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[0] ),
        .p_reg_reg_75(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[1] ),
        .p_reg_reg_76(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[2] ),
        .p_reg_reg_77(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[3] ),
        .p_reg_reg_78(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[4] ),
        .p_reg_reg_79(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[5] ),
        .p_reg_reg_8(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o),
        .p_reg_reg_80(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[6] ),
        .p_reg_reg_81(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[7] ),
        .p_reg_reg_82(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[8] ),
        .p_reg_reg_83(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[9] ),
        .p_reg_reg_84(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[10] ),
        .p_reg_reg_85(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[11] ),
        .p_reg_reg_86(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[12] ),
        .p_reg_reg_87(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[13] ),
        .p_reg_reg_88(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[14] ),
        .p_reg_reg_89(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[15] ),
        .p_reg_reg_9(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o),
        .p_reg_reg_90(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[16] ),
        .p_reg_reg_91(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[17] ),
        .p_reg_reg_92(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[18] ),
        .p_reg_reg_93(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[19] ),
        .p_reg_reg_94(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[0] ),
        .p_reg_reg_95(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[1] ),
        .p_reg_reg_96(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[2] ),
        .p_reg_reg_97(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[3] ),
        .p_reg_reg_98(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[4] ),
        .p_reg_reg_99(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[5] ),
        .\phi_mul_fu_332_reg[11]_0 (\phi_mul_fu_332_reg[11] ),
        .\phi_mul_fu_332_reg[15]_0 (\phi_mul_fu_332_reg[15] ),
        .\phi_mul_fu_332_reg[15]_1 (\phi_mul_fu_332_reg[15]_0 ),
        .\phi_mul_fu_332_reg[19]_0 (\phi_mul_fu_332_reg[19] ),
        .\phi_mul_fu_332_reg[3]_0 (\phi_mul_fu_332_reg[3] ),
        .\phi_mul_fu_332_reg[7]_0 (\phi_mul_fu_332_reg[7] ),
        .push(push),
        .push_0(push_0),
        .\reg_702_reg[0]_0 (\reg_702_reg[0] ),
        .\sext_ln50_2_cast_reg_3010_reg[17]_0 (sub_ln147_reg_1107),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9),
        .\t_2_reg_3023_reg[0]_0 (\t_2_reg_3023_reg[0] ),
        .\t_2_reg_3023_reg[11]_0 (t_2_reg_3023[11:8]),
        .\t_2_reg_3023_reg[15]_0 (t_2_reg_3023[15:12]),
        .\t_2_reg_3023_reg[1]_0 (\t_2_reg_3023_reg[1] ),
        .\t_2_reg_3023_reg[7]_0 (t_2_reg_3023[7:4]),
        .\t_fu_336_reg[0]_0 (ap_sig_allocacmp_t_2[0]),
        .\t_fu_336_reg[13]_0 (Q),
        .\t_fu_336_reg[13]_1 (ap_sig_allocacmp_t_2[13]),
        .\t_fu_336_reg[14]_0 (ap_sig_allocacmp_t_2[14]),
        .\t_fu_336_reg[1]_0 (ap_sig_allocacmp_t_2[1]));
  FDRE #(
    .INIT(1'b0)) 
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_867),
        .Q(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_sa_store grp_sa_store_fu_592
       (.D({ap_NS_fsm__0[79:78],ap_NS_fsm__0[74],ap_NS_fsm}),
        .Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY),
        .Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA),
        .Q(\ap_CS_fsm_reg[35]_0 ),
        .\ap_CS_fsm_reg[24]_0 (\ap_CS_fsm_reg[24]_0 ),
        .\ap_CS_fsm_reg[30]_0 (\ap_CS_fsm_reg[30]_0 ),
        .\ap_CS_fsm_reg[36] (grp_sa_store_fu_592_n_69),
        .\ap_CS_fsm_reg[78] ({ap_CS_fsm_state79,ap_CS_fsm_state78,ap_CS_fsm_state38,ap_CS_fsm_state37}),
        .ap_CS_fsm_state74(ap_CS_fsm_state74),
        .ap_NS_fsm4(ap_NS_fsm4),
        .ap_clk(ap_clk),
        .\ap_port_reg_b0_q_reg[15]_0 (p_reg_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ca_AWREADY(ca_AWREADY),
        .ca_BVALID(ca_BVALID),
        .ca_WREADY(ca_WREADY),
        .grp_sa_store_fu_592_ap_start_reg(grp_sa_store_fu_592_ap_start_reg),
        .grp_sa_store_fu_592_ap_start_reg_reg(ap_enable_reg_pp0_iter0),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr[4]_i_3_0 (\mOutPtr[4]_i_3 ),
        .mem_reg(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .mem_reg_i_100_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[17] ),
        .mem_reg_i_100_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[17] ),
        .mem_reg_i_101_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[17] ),
        .mem_reg_i_101_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[17] ),
        .mem_reg_i_103_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[16] ),
        .mem_reg_i_103_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[16] ),
        .mem_reg_i_104_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[16] ),
        .mem_reg_i_104_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[16] ),
        .mem_reg_i_105_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[16] ),
        .mem_reg_i_105_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[16] ),
        .mem_reg_i_25_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[15] ),
        .mem_reg_i_25_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[15] ),
        .mem_reg_i_26_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[15] ),
        .mem_reg_i_26_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[15] ),
        .mem_reg_i_28_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[15] ),
        .mem_reg_i_28_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[15] ),
        .mem_reg_i_31_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[14] ),
        .mem_reg_i_31_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[14] ),
        .mem_reg_i_32_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[14] ),
        .mem_reg_i_32_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[14] ),
        .mem_reg_i_33_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[14] ),
        .mem_reg_i_33_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[14] ),
        .mem_reg_i_35_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[13] ),
        .mem_reg_i_35_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[13] ),
        .mem_reg_i_36_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[13] ),
        .mem_reg_i_36_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[13] ),
        .mem_reg_i_37_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[13] ),
        .mem_reg_i_37_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[13] ),
        .mem_reg_i_39_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[12] ),
        .mem_reg_i_39_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[12] ),
        .mem_reg_i_40_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[12] ),
        .mem_reg_i_40_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[12] ),
        .mem_reg_i_41_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[12] ),
        .mem_reg_i_41_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[12] ),
        .mem_reg_i_43_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[11] ),
        .mem_reg_i_43_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[11] ),
        .mem_reg_i_44_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[11] ),
        .mem_reg_i_44_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[11] ),
        .mem_reg_i_45_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[11] ),
        .mem_reg_i_45_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[11] ),
        .mem_reg_i_47_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[10] ),
        .mem_reg_i_47_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[10] ),
        .mem_reg_i_48_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[10] ),
        .mem_reg_i_48_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[10] ),
        .mem_reg_i_49_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[10] ),
        .mem_reg_i_49_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[10] ),
        .mem_reg_i_51_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[9] ),
        .mem_reg_i_51_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[9] ),
        .mem_reg_i_52_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[9] ),
        .mem_reg_i_52_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[9] ),
        .mem_reg_i_53_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[9] ),
        .mem_reg_i_53_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[9] ),
        .mem_reg_i_55_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[8] ),
        .mem_reg_i_55_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[8] ),
        .mem_reg_i_56_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[8] ),
        .mem_reg_i_56_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[8] ),
        .mem_reg_i_57_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[8] ),
        .mem_reg_i_57_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[8] ),
        .mem_reg_i_59_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[7] ),
        .mem_reg_i_59_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[7] ),
        .mem_reg_i_60_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[7] ),
        .mem_reg_i_60_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[7] ),
        .mem_reg_i_61_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[7] ),
        .mem_reg_i_61_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[7] ),
        .mem_reg_i_63_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[6] ),
        .mem_reg_i_63_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[6] ),
        .mem_reg_i_64_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[6] ),
        .mem_reg_i_64_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[6] ),
        .mem_reg_i_65_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[6] ),
        .mem_reg_i_65_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[6] ),
        .mem_reg_i_67_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[5] ),
        .mem_reg_i_67_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[5] ),
        .mem_reg_i_68_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[5] ),
        .mem_reg_i_68_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[5] ),
        .mem_reg_i_69_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[5] ),
        .mem_reg_i_69_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[5] ),
        .mem_reg_i_71_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[4] ),
        .mem_reg_i_71_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[4] ),
        .mem_reg_i_72_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[4] ),
        .mem_reg_i_72_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[4] ),
        .mem_reg_i_73_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[4] ),
        .mem_reg_i_73_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[4] ),
        .mem_reg_i_75_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[3] ),
        .mem_reg_i_75_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[3] ),
        .mem_reg_i_76_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[3] ),
        .mem_reg_i_76_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[3] ),
        .mem_reg_i_77_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[3] ),
        .mem_reg_i_77_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[3] ),
        .mem_reg_i_79_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[2] ),
        .mem_reg_i_79_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[2] ),
        .mem_reg_i_80_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[2] ),
        .mem_reg_i_80_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[2] ),
        .mem_reg_i_81_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[2] ),
        .mem_reg_i_81_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[2] ),
        .mem_reg_i_83_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[1] ),
        .mem_reg_i_83_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[1] ),
        .mem_reg_i_84_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[1] ),
        .mem_reg_i_84_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[1] ),
        .mem_reg_i_85_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[1] ),
        .mem_reg_i_85_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[1] ),
        .mem_reg_i_87_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[0] ),
        .mem_reg_i_87_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[0] ),
        .mem_reg_i_88_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[0] ),
        .mem_reg_i_88_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[0] ),
        .mem_reg_i_89_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[0] ),
        .mem_reg_i_89_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[0] ),
        .mem_reg_i_91_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[19] ),
        .mem_reg_i_91_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[19] ),
        .mem_reg_i_92_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[19] ),
        .mem_reg_i_92_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[19] ),
        .mem_reg_i_93_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[19] ),
        .mem_reg_i_93_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[19] ),
        .mem_reg_i_95_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[18] ),
        .mem_reg_i_95_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[18] ),
        .mem_reg_i_96_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[18] ),
        .mem_reg_i_96_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[18] ),
        .mem_reg_i_97_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[18] ),
        .mem_reg_i_97_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[18] ),
        .mem_reg_i_99_0(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[17] ),
        .mem_reg_i_99_1(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[17] ),
        .\out_read_reg_1011_reg[31]_0 (addr_sa_c_reg_1120),
        .pop(pop),
        .push_1(push_1),
        .push_2(push_2),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9));
  FDRE #(
    .INIT(1'b0)) 
    grp_sa_store_fu_592_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sa_store_fu_592_n_69),
        .Q(grp_sa_store_fu_592_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h40)) 
    \i_fu_300[0]_i_1 
       (.I0(bound_reg_1078_reg_0),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(\i_fu_300_reg[0]_0 ),
        .O(i_fu_300));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_300[0]_i_3 
       (.I0(out),
        .O(add_ln144_1_fu_850_p2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_300_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(\i_fu_300_reg[0]_i_2_n_7 ),
        .Q(out),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_300_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_300_reg[0]_i_2_n_0 ,\i_fu_300_reg[0]_i_2_n_1 ,\i_fu_300_reg[0]_i_2_n_2 ,\i_fu_300_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_300_reg[0]_i_2_n_4 ,\i_fu_300_reg[0]_i_2_n_5 ,\i_fu_300_reg[0]_i_2_n_6 ,\i_fu_300_reg[0]_i_2_n_7 }),
        .S({i_fu_300_reg[3:1],add_ln144_1_fu_850_p2}));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_300_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(\i_fu_300_reg[8]_i_1_n_5 ),
        .Q(i_fu_300_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_300_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(\i_fu_300_reg[8]_i_1_n_4 ),
        .Q(i_fu_300_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_300_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(\i_fu_300_reg[12]_i_1_n_7 ),
        .Q(i_fu_300_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_300_reg[12]_i_1 
       (.CI(\i_fu_300_reg[8]_i_1_n_0 ),
        .CO({\NLW_i_fu_300_reg[12]_i_1_CO_UNCONNECTED [3:1],\i_fu_300_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_300_reg[12]_i_1_O_UNCONNECTED [3:2],\i_fu_300_reg[12]_i_1_n_6 ,\i_fu_300_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,i_fu_300_reg[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_300_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(\i_fu_300_reg[12]_i_1_n_6 ),
        .Q(i_fu_300_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_300_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(\i_fu_300_reg[0]_i_2_n_6 ),
        .Q(i_fu_300_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_300_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(\i_fu_300_reg[0]_i_2_n_5 ),
        .Q(i_fu_300_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_300_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(\i_fu_300_reg[0]_i_2_n_4 ),
        .Q(i_fu_300_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_300_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(\i_fu_300_reg[4]_i_1_n_7 ),
        .Q(i_fu_300_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_300_reg[4]_i_1 
       (.CI(\i_fu_300_reg[0]_i_2_n_0 ),
        .CO({\i_fu_300_reg[4]_i_1_n_0 ,\i_fu_300_reg[4]_i_1_n_1 ,\i_fu_300_reg[4]_i_1_n_2 ,\i_fu_300_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_300_reg[4]_i_1_n_4 ,\i_fu_300_reg[4]_i_1_n_5 ,\i_fu_300_reg[4]_i_1_n_6 ,\i_fu_300_reg[4]_i_1_n_7 }),
        .S(i_fu_300_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_300_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(\i_fu_300_reg[4]_i_1_n_6 ),
        .Q(i_fu_300_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_300_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(\i_fu_300_reg[4]_i_1_n_5 ),
        .Q(i_fu_300_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_300_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(\i_fu_300_reg[4]_i_1_n_4 ),
        .Q(i_fu_300_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_300_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(\i_fu_300_reg[8]_i_1_n_7 ),
        .Q(i_fu_300_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_300_reg[8]_i_1 
       (.CI(\i_fu_300_reg[4]_i_1_n_0 ),
        .CO({\i_fu_300_reg[8]_i_1_n_0 ,\i_fu_300_reg[8]_i_1_n_1 ,\i_fu_300_reg[8]_i_1_n_2 ,\i_fu_300_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_300_reg[8]_i_1_n_4 ,\i_fu_300_reg[8]_i_1_n_5 ,\i_fu_300_reg[8]_i_1_n_6 ,\i_fu_300_reg[8]_i_1_n_7 }),
        .S(i_fu_300_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_300_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(\i_fu_300_reg[8]_i_1_n_6 ),
        .Q(i_fu_300_reg[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_fu_304[0]_i_2 
       (.I0(indvar_flatten_fu_304_reg[0]),
        .O(\indvar_flatten_fu_304[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten_fu_304_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_304_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_304_reg[0]_i_1_n_0 ,\indvar_flatten_fu_304_reg[0]_i_1_n_1 ,\indvar_flatten_fu_304_reg[0]_i_1_n_2 ,\indvar_flatten_fu_304_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_fu_304_reg[0]_i_1_n_4 ,\indvar_flatten_fu_304_reg[0]_i_1_n_5 ,\indvar_flatten_fu_304_reg[0]_i_1_n_6 ,\indvar_flatten_fu_304_reg[0]_i_1_n_7 }),
        .S({indvar_flatten_fu_304_reg[3:1],\indvar_flatten_fu_304[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[8]_i_1_n_5 ),
        .Q(indvar_flatten_fu_304_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[8]_i_1_n_4 ),
        .Q(indvar_flatten_fu_304_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_fu_304_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_304_reg[12]_i_1 
       (.CI(\indvar_flatten_fu_304_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_304_reg[12]_i_1_n_0 ,\indvar_flatten_fu_304_reg[12]_i_1_n_1 ,\indvar_flatten_fu_304_reg[12]_i_1_n_2 ,\indvar_flatten_fu_304_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_304_reg[12]_i_1_n_4 ,\indvar_flatten_fu_304_reg[12]_i_1_n_5 ,\indvar_flatten_fu_304_reg[12]_i_1_n_6 ,\indvar_flatten_fu_304_reg[12]_i_1_n_7 }),
        .S(indvar_flatten_fu_304_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten_fu_304_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[12]_i_1_n_5 ),
        .Q(indvar_flatten_fu_304_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[12]_i_1_n_4 ),
        .Q(indvar_flatten_fu_304_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_fu_304_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_304_reg[16]_i_1 
       (.CI(\indvar_flatten_fu_304_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_304_reg[16]_i_1_n_0 ,\indvar_flatten_fu_304_reg[16]_i_1_n_1 ,\indvar_flatten_fu_304_reg[16]_i_1_n_2 ,\indvar_flatten_fu_304_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_304_reg[16]_i_1_n_4 ,\indvar_flatten_fu_304_reg[16]_i_1_n_5 ,\indvar_flatten_fu_304_reg[16]_i_1_n_6 ,\indvar_flatten_fu_304_reg[16]_i_1_n_7 }),
        .S(indvar_flatten_fu_304_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[16]_i_1_n_6 ),
        .Q(indvar_flatten_fu_304_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[16]_i_1_n_5 ),
        .Q(indvar_flatten_fu_304_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[16]_i_1_n_4 ),
        .Q(indvar_flatten_fu_304_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[0]_i_1_n_6 ),
        .Q(indvar_flatten_fu_304_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_fu_304_reg[20]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_304_reg[20]_i_1 
       (.CI(\indvar_flatten_fu_304_reg[16]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_304_reg[20]_i_1_n_0 ,\indvar_flatten_fu_304_reg[20]_i_1_n_1 ,\indvar_flatten_fu_304_reg[20]_i_1_n_2 ,\indvar_flatten_fu_304_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_304_reg[20]_i_1_n_4 ,\indvar_flatten_fu_304_reg[20]_i_1_n_5 ,\indvar_flatten_fu_304_reg[20]_i_1_n_6 ,\indvar_flatten_fu_304_reg[20]_i_1_n_7 }),
        .S(indvar_flatten_fu_304_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[20]_i_1_n_6 ),
        .Q(indvar_flatten_fu_304_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[20]_i_1_n_5 ),
        .Q(indvar_flatten_fu_304_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[20]_i_1_n_4 ),
        .Q(indvar_flatten_fu_304_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_fu_304_reg[24]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_304_reg[24]_i_1 
       (.CI(\indvar_flatten_fu_304_reg[20]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_fu_304_reg[24]_i_1_CO_UNCONNECTED [3],\indvar_flatten_fu_304_reg[24]_i_1_n_1 ,\indvar_flatten_fu_304_reg[24]_i_1_n_2 ,\indvar_flatten_fu_304_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_304_reg[24]_i_1_n_4 ,\indvar_flatten_fu_304_reg[24]_i_1_n_5 ,\indvar_flatten_fu_304_reg[24]_i_1_n_6 ,\indvar_flatten_fu_304_reg[24]_i_1_n_7 }),
        .S(indvar_flatten_fu_304_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[24]_i_1_n_6 ),
        .Q(indvar_flatten_fu_304_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[24]_i_1_n_5 ),
        .Q(indvar_flatten_fu_304_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[24]_i_1_n_4 ),
        .Q(indvar_flatten_fu_304_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[0]_i_1_n_5 ),
        .Q(indvar_flatten_fu_304_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[0]_i_1_n_4 ),
        .Q(indvar_flatten_fu_304_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_fu_304_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_304_reg[4]_i_1 
       (.CI(\indvar_flatten_fu_304_reg[0]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_304_reg[4]_i_1_n_0 ,\indvar_flatten_fu_304_reg[4]_i_1_n_1 ,\indvar_flatten_fu_304_reg[4]_i_1_n_2 ,\indvar_flatten_fu_304_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_304_reg[4]_i_1_n_4 ,\indvar_flatten_fu_304_reg[4]_i_1_n_5 ,\indvar_flatten_fu_304_reg[4]_i_1_n_6 ,\indvar_flatten_fu_304_reg[4]_i_1_n_7 }),
        .S(indvar_flatten_fu_304_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten_fu_304_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[4]_i_1_n_5 ),
        .Q(indvar_flatten_fu_304_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[4]_i_1_n_4 ),
        .Q(indvar_flatten_fu_304_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_fu_304_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_304_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_304_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_304_reg[8]_i_1_n_0 ,\indvar_flatten_fu_304_reg[8]_i_1_n_1 ,\indvar_flatten_fu_304_reg[8]_i_1_n_2 ,\indvar_flatten_fu_304_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_304_reg[8]_i_1_n_4 ,\indvar_flatten_fu_304_reg[8]_i_1_n_5 ,\indvar_flatten_fu_304_reg[8]_i_1_n_6 ,\indvar_flatten_fu_304_reg[8]_i_1_n_7 }),
        .S(indvar_flatten_fu_304_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_304_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\indvar_flatten_fu_304_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten_fu_304_reg[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hF8F800F8F8F80000)) 
    int_ap_start_i_2
       (.I0(bound_reg_1078_reg_0),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(int_ap_start_reg),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I5(ap_start),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_10 
       (.I0(bound_reg_1078_reg_n_88),
        .I1(indvar_flatten_fu_304_reg[17]),
        .I2(bound_reg_1078_reg_n_89),
        .I3(indvar_flatten_fu_304_reg[16]),
        .I4(indvar_flatten_fu_304_reg[15]),
        .I5(bound_reg_1078_reg_n_90),
        .O(\int_isr[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_11 
       (.I0(bound_reg_1078_reg_n_91),
        .I1(indvar_flatten_fu_304_reg[14]),
        .I2(bound_reg_1078_reg_n_92),
        .I3(indvar_flatten_fu_304_reg[13]),
        .I4(indvar_flatten_fu_304_reg[12]),
        .I5(bound_reg_1078_reg_n_93),
        .O(\int_isr[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_12 
       (.I0(bound_reg_1078_reg_n_94),
        .I1(indvar_flatten_fu_304_reg[11]),
        .I2(bound_reg_1078_reg_n_95),
        .I3(indvar_flatten_fu_304_reg[10]),
        .I4(indvar_flatten_fu_304_reg[9]),
        .I5(bound_reg_1078_reg_n_96),
        .O(\int_isr[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_13 
       (.I0(bound_reg_1078_reg_n_97),
        .I1(indvar_flatten_fu_304_reg[8]),
        .I2(bound_reg_1078_reg_n_98),
        .I3(indvar_flatten_fu_304_reg[7]),
        .I4(indvar_flatten_fu_304_reg[6]),
        .I5(bound_reg_1078_reg_n_99),
        .O(\int_isr[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_14 
       (.I0(bound_reg_1078_reg_n_100),
        .I1(indvar_flatten_fu_304_reg[5]),
        .I2(bound_reg_1078_reg_n_101),
        .I3(indvar_flatten_fu_304_reg[4]),
        .I4(indvar_flatten_fu_304_reg[3]),
        .I5(bound_reg_1078_reg_n_102),
        .O(\int_isr[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_15 
       (.I0(bound_reg_1078_reg_n_103),
        .I1(indvar_flatten_fu_304_reg[2]),
        .I2(bound_reg_1078_reg_n_104),
        .I3(indvar_flatten_fu_304_reg[1]),
        .I4(indvar_flatten_fu_304_reg[0]),
        .I5(bound_reg_1078_reg_n_105),
        .O(\int_isr[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \int_isr[0]_i_5 
       (.I0(bound_reg_1078_reg_n_78),
        .I1(indvar_flatten_fu_304_reg[27]),
        .O(\int_isr[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_6 
       (.I0(bound_reg_1078_reg_n_79),
        .I1(indvar_flatten_fu_304_reg[26]),
        .I2(bound_reg_1078_reg_n_80),
        .I3(indvar_flatten_fu_304_reg[25]),
        .I4(indvar_flatten_fu_304_reg[24]),
        .I5(bound_reg_1078_reg_n_81),
        .O(\int_isr[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_8 
       (.I0(bound_reg_1078_reg_n_82),
        .I1(indvar_flatten_fu_304_reg[23]),
        .I2(bound_reg_1078_reg_n_83),
        .I3(indvar_flatten_fu_304_reg[22]),
        .I4(indvar_flatten_fu_304_reg[21]),
        .I5(bound_reg_1078_reg_n_84),
        .O(\int_isr[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_9 
       (.I0(bound_reg_1078_reg_n_85),
        .I1(indvar_flatten_fu_304_reg[20]),
        .I2(bound_reg_1078_reg_n_86),
        .I3(indvar_flatten_fu_304_reg[19]),
        .I4(indvar_flatten_fu_304_reg[18]),
        .I5(bound_reg_1078_reg_n_87),
        .O(\int_isr[0]_i_9_n_0 ));
  CARRY4 \int_isr_reg[0]_i_3 
       (.CI(\int_isr_reg[0]_i_4_n_0 ),
        .CO({\NLW_int_isr_reg[0]_i_3_CO_UNCONNECTED [3:2],bound_reg_1078_reg_0,\int_isr_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\int_isr[0]_i_5_n_0 ,\int_isr[0]_i_6_n_0 }));
  CARRY4 \int_isr_reg[0]_i_4 
       (.CI(\int_isr_reg[0]_i_7_n_0 ),
        .CO({\int_isr_reg[0]_i_4_n_0 ,\int_isr_reg[0]_i_4_n_1 ,\int_isr_reg[0]_i_4_n_2 ,\int_isr_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_int_isr_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_8_n_0 ,\int_isr[0]_i_9_n_0 ,\int_isr[0]_i_10_n_0 ,\int_isr[0]_i_11_n_0 }));
  CARRY4 \int_isr_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\int_isr_reg[0]_i_7_n_0 ,\int_isr_reg[0]_i_7_n_1 ,\int_isr_reg[0]_i_7_n_2 ,\int_isr_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_int_isr_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_12_n_0 ,\int_isr[0]_i_13_n_0 ,\int_isr[0]_i_14_n_0 ,\int_isr[0]_i_15_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h00F08888)) 
    int_task_ap_done_i_2
       (.I0(bound_reg_1078_reg_0),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(ap_idle),
        .I3(p_4_in),
        .I4(int_task_ap_done_reg),
        .O(task_ap_done));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_296[12]_i_2 
       (.I0(\j_fu_296_reg[13]_0 [12]),
        .I1(\i_fu_300_reg[0]_0 ),
        .O(select_ln144_fu_842_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_296[12]_i_3 
       (.I0(\j_fu_296_reg[13]_0 [11]),
        .I1(\i_fu_300_reg[0]_0 ),
        .O(select_ln144_fu_842_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_296[12]_i_4 
       (.I0(\j_fu_296_reg[13]_0 [10]),
        .I1(\i_fu_300_reg[0]_0 ),
        .O(select_ln144_fu_842_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_296[12]_i_5 
       (.I0(\j_fu_296_reg[13]_0 [9]),
        .I1(\i_fu_300_reg[0]_0 ),
        .O(select_ln144_fu_842_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_296[13]_i_2 
       (.I0(\ap_CS_fsm_reg[2]_0 [1]),
        .I1(bound_reg_1078_reg_0),
        .O(i_fu_3001));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_296[13]_i_4 
       (.I0(\j_fu_296_reg[13]_0 [13]),
        .I1(\i_fu_300_reg[0]_0 ),
        .O(select_ln144_fu_842_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_296[4]_i_2 
       (.I0(\j_fu_296_reg[13]_0 [0]),
        .I1(\i_fu_300_reg[0]_0 ),
        .O(select_ln144_fu_842_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_296[4]_i_3 
       (.I0(\j_fu_296_reg[13]_0 [4]),
        .I1(\i_fu_300_reg[0]_0 ),
        .O(select_ln144_fu_842_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_296[4]_i_4 
       (.I0(\j_fu_296_reg[13]_0 [3]),
        .I1(\i_fu_300_reg[0]_0 ),
        .O(select_ln144_fu_842_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_296[4]_i_5 
       (.I0(\j_fu_296_reg[13]_0 [2]),
        .I1(\i_fu_300_reg[0]_0 ),
        .O(select_ln144_fu_842_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_296[4]_i_6 
       (.I0(\j_fu_296_reg[13]_0 [1]),
        .I1(\i_fu_300_reg[0]_0 ),
        .O(select_ln144_fu_842_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_296[8]_i_2 
       (.I0(\j_fu_296_reg[13]_0 [8]),
        .I1(\i_fu_300_reg[0]_0 ),
        .O(select_ln144_fu_842_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_296[8]_i_3 
       (.I0(\j_fu_296_reg[13]_0 [7]),
        .I1(\i_fu_300_reg[0]_0 ),
        .O(select_ln144_fu_842_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_296[8]_i_4 
       (.I0(\j_fu_296_reg[13]_0 [6]),
        .I1(\i_fu_300_reg[0]_0 ),
        .O(select_ln144_fu_842_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_296[8]_i_5 
       (.I0(\j_fu_296_reg[13]_0 [5]),
        .I1(\i_fu_300_reg[0]_0 ),
        .O(select_ln144_fu_842_p3[5]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_296_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(\j_fu_296_reg[0]_0 ),
        .Q(\j_fu_296_reg[13]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_296_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(add_ln145_fu_906_p2[10]),
        .Q(\j_fu_296_reg[13]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_296_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(add_ln145_fu_906_p2[11]),
        .Q(\j_fu_296_reg[13]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_296_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(add_ln145_fu_906_p2[12]),
        .Q(\j_fu_296_reg[13]_0 [12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_296_reg[12]_i_1 
       (.CI(\j_fu_296_reg[8]_i_1_n_0 ),
        .CO({\j_fu_296_reg[12]_i_1_n_0 ,\j_fu_296_reg[12]_i_1_n_1 ,\j_fu_296_reg[12]_i_1_n_2 ,\j_fu_296_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_fu_906_p2[12:9]),
        .S(select_ln144_fu_842_p3[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_296_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(add_ln145_fu_906_p2[13]),
        .Q(\j_fu_296_reg[13]_0 [13]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_296_reg[13]_i_3 
       (.CI(\j_fu_296_reg[12]_i_1_n_0 ),
        .CO(\NLW_j_fu_296_reg[13]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_296_reg[13]_i_3_O_UNCONNECTED [3:1],add_ln145_fu_906_p2[13]}),
        .S({1'b0,1'b0,1'b0,select_ln144_fu_842_p3[13]}));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_296_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(add_ln145_fu_906_p2[1]),
        .Q(\j_fu_296_reg[13]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_296_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(add_ln145_fu_906_p2[2]),
        .Q(\j_fu_296_reg[13]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_296_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(add_ln145_fu_906_p2[3]),
        .Q(\j_fu_296_reg[13]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_296_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(add_ln145_fu_906_p2[4]),
        .Q(\j_fu_296_reg[13]_0 [4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_296_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_fu_296_reg[4]_i_1_n_0 ,\j_fu_296_reg[4]_i_1_n_1 ,\j_fu_296_reg[4]_i_1_n_2 ,\j_fu_296_reg[4]_i_1_n_3 }),
        .CYINIT(select_ln144_fu_842_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_fu_906_p2[4:1]),
        .S(select_ln144_fu_842_p3[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_296_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(add_ln145_fu_906_p2[5]),
        .Q(\j_fu_296_reg[13]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_296_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(add_ln145_fu_906_p2[6]),
        .Q(\j_fu_296_reg[13]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_296_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(add_ln145_fu_906_p2[7]),
        .Q(\j_fu_296_reg[13]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_296_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(add_ln145_fu_906_p2[8]),
        .Q(\j_fu_296_reg[13]_0 [8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_296_reg[8]_i_1 
       (.CI(\j_fu_296_reg[4]_i_1_n_0 ),
        .CO({\j_fu_296_reg[8]_i_1_n_0 ,\j_fu_296_reg[8]_i_1_n_1 ,\j_fu_296_reg[8]_i_1_n_2 ,\j_fu_296_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln145_fu_906_p2[8:5]),
        .S(select_ln144_fu_842_p3[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_296_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_3001),
        .D(add_ln145_fu_906_p2[9]),
        .Q(\j_fu_296_reg[13]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[2]_i_2__0 
       (.I0(bound_reg_1078_reg_0),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_18s_16ns_18s_30_4_1 mac_muladd_18s_16ns_18s_30_4_1_U174
       (.A({mac_muladd_18s_16ns_18s_30_4_1_U174_n_30,mac_muladd_18s_16ns_18s_30_4_1_U174_n_31,mac_muladd_18s_16ns_18s_30_4_1_U174_n_32,mac_muladd_18s_16ns_18s_30_4_1_U174_n_33,mac_muladd_18s_16ns_18s_30_4_1_U174_n_34,mac_muladd_18s_16ns_18s_30_4_1_U174_n_35,mac_muladd_18s_16ns_18s_30_4_1_U174_n_36,mac_muladd_18s_16ns_18s_30_4_1_U174_n_37,mac_muladd_18s_16ns_18s_30_4_1_U174_n_38,mac_muladd_18s_16ns_18s_30_4_1_U174_n_39,mac_muladd_18s_16ns_18s_30_4_1_U174_n_40,mac_muladd_18s_16ns_18s_30_4_1_U174_n_41,mac_muladd_18s_16ns_18s_30_4_1_U174_n_42,mac_muladd_18s_16ns_18s_30_4_1_U174_n_43,mac_muladd_18s_16ns_18s_30_4_1_U174_n_44,mac_muladd_18s_16ns_18s_30_4_1_U174_n_45,mac_muladd_18s_16ns_18s_30_4_1_U174_n_46}),
        .D(sub_ln147_fu_957_p2),
        .P(shl_ln1_fu_966_p3),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .grp_fu_978_ce(grp_fu_978_ce),
        .out({i_fu_300_reg,out}),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(\i_fu_300_reg[0]_0 ),
        .p_reg_reg_1(p_reg_reg_0),
        .zext_ln147_fu_942_p1(zext_ln147_fu_942_p1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[2][0]_srl3_i_10 
       (.I0(\mem_reg[2][0]_srl3_i_16_n_0 ),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state41),
        .O(\mem_reg[2][0]_srl3_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[2][0]_srl3_i_11 
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state61),
        .I4(\mem_reg[2][0]_srl3_i_17_n_0 ),
        .O(\mem_reg[2][0]_srl3_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[2][0]_srl3_i_12 
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state69),
        .I4(\mem_reg[2][0]_srl3_i_18_n_0 ),
        .O(\mem_reg[2][0]_srl3_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[2][0]_srl3_i_13 
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state53),
        .I4(\mem_reg[2][0]_srl3_i_19_n_0 ),
        .O(\mem_reg[2][0]_srl3_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[2][0]_srl3_i_14 
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state45),
        .I4(\mem_reg[2][0]_srl3_i_20_n_0 ),
        .O(\mem_reg[2][0]_srl3_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[2][0]_srl3_i_16 
       (.I0(ap_CS_fsm_state78),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state77),
        .I4(ap_CS_fsm_state39),
        .I5(ap_CS_fsm_state38),
        .O(\mem_reg[2][0]_srl3_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[2][0]_srl3_i_17 
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state67),
        .I3(ap_CS_fsm_state66),
        .O(\mem_reg[2][0]_srl3_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[2][0]_srl3_i_18 
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state72),
        .I2(\ap_CS_fsm_reg_n_0_[74] ),
        .I3(ap_CS_fsm_state74),
        .O(\mem_reg[2][0]_srl3_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[2][0]_srl3_i_19 
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state58),
        .O(\mem_reg[2][0]_srl3_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[2][0]_srl3_i_20 
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state50),
        .O(\mem_reg[2][0]_srl3_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[2][0]_srl3_i_6 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I2(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I3(\mem_reg[2][0]_srl3_i_13_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_14_n_0 ),
        .O(\mem_reg[2][0]_srl3_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[5][0]_srl6_i_7__0 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state6),
        .O(\ap_CS_fsm_reg[4]_0 ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln144_reg_1102_reg
       (.A({mac_muladd_18s_16ns_18s_30_4_1_U174_n_30,mac_muladd_18s_16ns_18s_30_4_1_U174_n_30,mac_muladd_18s_16ns_18s_30_4_1_U174_n_30,mac_muladd_18s_16ns_18s_30_4_1_U174_n_30,mac_muladd_18s_16ns_18s_30_4_1_U174_n_30,mac_muladd_18s_16ns_18s_30_4_1_U174_n_30,mac_muladd_18s_16ns_18s_30_4_1_U174_n_30,mac_muladd_18s_16ns_18s_30_4_1_U174_n_30,mac_muladd_18s_16ns_18s_30_4_1_U174_n_30,mac_muladd_18s_16ns_18s_30_4_1_U174_n_30,mac_muladd_18s_16ns_18s_30_4_1_U174_n_30,mac_muladd_18s_16ns_18s_30_4_1_U174_n_30,mac_muladd_18s_16ns_18s_30_4_1_U174_n_30,mac_muladd_18s_16ns_18s_30_4_1_U174_n_31,mac_muladd_18s_16ns_18s_30_4_1_U174_n_32,mac_muladd_18s_16ns_18s_30_4_1_U174_n_33,mac_muladd_18s_16ns_18s_30_4_1_U174_n_34,mac_muladd_18s_16ns_18s_30_4_1_U174_n_35,mac_muladd_18s_16ns_18s_30_4_1_U174_n_36,mac_muladd_18s_16ns_18s_30_4_1_U174_n_37,mac_muladd_18s_16ns_18s_30_4_1_U174_n_38,mac_muladd_18s_16ns_18s_30_4_1_U174_n_39,mac_muladd_18s_16ns_18s_30_4_1_U174_n_40,mac_muladd_18s_16ns_18s_30_4_1_U174_n_41,mac_muladd_18s_16ns_18s_30_4_1_U174_n_42,mac_muladd_18s_16ns_18s_30_4_1_U174_n_43,mac_muladd_18s_16ns_18s_30_4_1_U174_n_44,mac_muladd_18s_16ns_18s_30_4_1_U174_n_45,mac_muladd_18s_16ns_18s_30_4_1_U174_n_46,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln144_reg_1102_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,mul_ln144_reg_1102_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln144_reg_1102_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln144_reg_1102_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln144_reg_1102_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[2]_0 [1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state4),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln144_reg_1102_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln144_reg_1102_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln144_reg_1102_reg_P_UNCONNECTED[47:32],mul_ln144_reg_1102[31:30],P,mul_ln144_reg_1102[16:0]}),
        .PATTERNBDETECT(NLW_mul_ln144_reg_1102_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln144_reg_1102_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln144_reg_1102_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln144_reg_1102_reg_UNDERFLOW_UNCONNECTED));
  FDRE \select_ln144_reg_1086_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(\j_fu_296_reg[13]_0 [0]),
        .Q(zext_ln147_fu_942_p1[3]),
        .R(\select_ln144_reg_1086_reg[13]_0 ));
  FDRE \select_ln144_reg_1086_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(\j_fu_296_reg[13]_0 [10]),
        .Q(zext_ln147_fu_942_p1[13]),
        .R(\select_ln144_reg_1086_reg[13]_0 ));
  FDRE \select_ln144_reg_1086_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(\j_fu_296_reg[13]_0 [11]),
        .Q(zext_ln147_fu_942_p1[14]),
        .R(\select_ln144_reg_1086_reg[13]_0 ));
  FDRE \select_ln144_reg_1086_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(\j_fu_296_reg[13]_0 [12]),
        .Q(zext_ln147_fu_942_p1[15]),
        .R(\select_ln144_reg_1086_reg[13]_0 ));
  FDRE \select_ln144_reg_1086_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(\j_fu_296_reg[13]_0 [13]),
        .Q(zext_ln147_fu_942_p1[16]),
        .R(\select_ln144_reg_1086_reg[13]_0 ));
  FDRE \select_ln144_reg_1086_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(\j_fu_296_reg[13]_0 [1]),
        .Q(zext_ln147_fu_942_p1[4]),
        .R(\select_ln144_reg_1086_reg[13]_0 ));
  FDRE \select_ln144_reg_1086_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(\j_fu_296_reg[13]_0 [2]),
        .Q(zext_ln147_fu_942_p1[5]),
        .R(\select_ln144_reg_1086_reg[13]_0 ));
  FDRE \select_ln144_reg_1086_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(\j_fu_296_reg[13]_0 [3]),
        .Q(zext_ln147_fu_942_p1[6]),
        .R(\select_ln144_reg_1086_reg[13]_0 ));
  FDRE \select_ln144_reg_1086_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(\j_fu_296_reg[13]_0 [4]),
        .Q(zext_ln147_fu_942_p1[7]),
        .R(\select_ln144_reg_1086_reg[13]_0 ));
  FDRE \select_ln144_reg_1086_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(\j_fu_296_reg[13]_0 [5]),
        .Q(zext_ln147_fu_942_p1[8]),
        .R(\select_ln144_reg_1086_reg[13]_0 ));
  FDRE \select_ln144_reg_1086_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(\j_fu_296_reg[13]_0 [6]),
        .Q(zext_ln147_fu_942_p1[9]),
        .R(\select_ln144_reg_1086_reg[13]_0 ));
  FDRE \select_ln144_reg_1086_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(\j_fu_296_reg[13]_0 [7]),
        .Q(zext_ln147_fu_942_p1[10]),
        .R(\select_ln144_reg_1086_reg[13]_0 ));
  FDRE \select_ln144_reg_1086_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(\j_fu_296_reg[13]_0 [8]),
        .Q(zext_ln147_fu_942_p1[11]),
        .R(\select_ln144_reg_1086_reg[13]_0 ));
  FDRE \select_ln144_reg_1086_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(\j_fu_296_reg[13]_0 [9]),
        .Q(zext_ln147_fu_942_p1[12]),
        .R(\select_ln144_reg_1086_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[0]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[0] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[10]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[10] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[11]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[11] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[12]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[12] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[13]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[13] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[14]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[14] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[15]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[15] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[16]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[16] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[17]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[17] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[18]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[18] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[19]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[19] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[1]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[1] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[2]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[2] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[3]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[3] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[4]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[4] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[5]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[5] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[6]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[6] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[7]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[7] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[8]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[8] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o[9]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_reg_n_0_[9] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[0]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[0] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[10]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[10] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[11]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[11] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[12]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[12] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[13]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[13] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[14]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[14] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[15]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[15] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[16]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[16] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[17]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[17] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[18]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[18] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[19]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[19] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[1]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[1] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[2]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[2] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[3]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[3] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[4]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[4] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[5]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[5] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[6]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[6] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[7]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[7] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[8]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[8] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o[9]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_reg_n_0_[9] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_476),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_455),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_413),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[0]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[0] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[10]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[10] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[11]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[11] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[12]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[12] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[13]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[13] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[14]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[14] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[15]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[15] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[16]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[16] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[17]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[17] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[18]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[18] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[19]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[19] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[1]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[1] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[2]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[2] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[3]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[3] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[4]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[4] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[5]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[5] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[6]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[6] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[7]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[7] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[8]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[8] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_311),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o[9]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_reg_n_0_[9] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[0]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[0] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[10]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[10] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[11]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[11] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[12]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[12] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[13]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[13] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[14]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[14] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[15]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[15] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[16]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[16] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[17]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[17] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[18]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[18] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[19]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[19] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[1]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[1] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[2]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[2] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[3]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[3] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[4]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[4] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[5]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[5] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[6]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[6] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[7]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[7] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[8]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[8] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o[9]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_reg_n_0_[9] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_269),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_167),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_146),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_125),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_434),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[0]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[0] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[10]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[10] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[11]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[11] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[12]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[12] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[13]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[13] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[14]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[14] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[15]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[15] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[16]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[16] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[17]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[17] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[18]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[18] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[19]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[19] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[1]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[1] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[2]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[2] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[3]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[3] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[4]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[4] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[5]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[5] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[6]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[6] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[7]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[7] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[8]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[8] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_104),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_o[9]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30_reg_n_0_[9] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[0]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[0] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[10]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[10] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[11]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[11] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[12]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[12] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[13]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[13] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[14]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[14] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[15]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[15] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[16]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[16] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[17]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[17] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[18]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[18] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[19]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[19] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[1]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[1] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[2]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[2] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[3]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[3] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[4]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[4] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[5]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[5] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[6]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[6] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[7]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[7] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[8]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[8] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_83),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o[9]),
        .Q(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_reg_n_0_[9] ),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_21),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_0),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_332),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_188),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_62),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_290),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[9]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[0]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[10]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[10]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[11]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[11]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[12]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[12]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[13]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[13]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[14]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[14]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[15]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[15]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[16]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[16]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[17]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[17]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[18]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[18]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[19]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[19]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[1]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[2]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[3]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[4]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[5]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[6]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[7]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[8]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[8]),
        .R(ap_CS_fsm_state80));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_n_557),
        .D(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o[9]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[9]),
        .R(ap_CS_fsm_state80));
  FDRE \sub_ln147_reg_1107_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[10]),
        .Q(sub_ln147_reg_1107[10]),
        .R(1'b0));
  FDRE \sub_ln147_reg_1107_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[11]),
        .Q(sub_ln147_reg_1107[11]),
        .R(1'b0));
  FDRE \sub_ln147_reg_1107_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[12]),
        .Q(sub_ln147_reg_1107[12]),
        .R(1'b0));
  FDRE \sub_ln147_reg_1107_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[13]),
        .Q(sub_ln147_reg_1107[13]),
        .R(1'b0));
  FDRE \sub_ln147_reg_1107_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[14]),
        .Q(sub_ln147_reg_1107[14]),
        .R(1'b0));
  FDRE \sub_ln147_reg_1107_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[15]),
        .Q(sub_ln147_reg_1107[15]),
        .R(1'b0));
  FDRE \sub_ln147_reg_1107_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[16]),
        .Q(sub_ln147_reg_1107[16]),
        .R(1'b0));
  FDRE \sub_ln147_reg_1107_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[17]),
        .Q(sub_ln147_reg_1107[17]),
        .R(1'b0));
  FDRE \sub_ln147_reg_1107_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[1]),
        .Q(sub_ln147_reg_1107[1]),
        .R(1'b0));
  FDRE \sub_ln147_reg_1107_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[2]),
        .Q(sub_ln147_reg_1107[2]),
        .R(1'b0));
  FDRE \sub_ln147_reg_1107_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[3]),
        .Q(sub_ln147_reg_1107[3]),
        .R(1'b0));
  FDRE \sub_ln147_reg_1107_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[4]),
        .Q(sub_ln147_reg_1107[4]),
        .R(1'b0));
  FDRE \sub_ln147_reg_1107_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[5]),
        .Q(sub_ln147_reg_1107[5]),
        .R(1'b0));
  FDRE \sub_ln147_reg_1107_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[6]),
        .Q(sub_ln147_reg_1107[6]),
        .R(1'b0));
  FDRE \sub_ln147_reg_1107_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[7]),
        .Q(sub_ln147_reg_1107[7]),
        .R(1'b0));
  FDRE \sub_ln147_reg_1107_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[8]),
        .Q(sub_ln147_reg_1107[8]),
        .R(1'b0));
  FDRE \sub_ln147_reg_1107_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln147_fu_957_p2[9]),
        .Q(sub_ln147_reg_1107[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3
   (\ap_CS_fsm_reg[5]_0 ,
    C,
    \ap_CS_fsm_reg[0]_rep__0_0 ,
    p_reg_reg,
    p_reg_reg_0,
    \ap_CS_fsm_reg[5]_1 ,
    p_reg_reg_1,
    \ap_CS_fsm_reg[5]_2 ,
    p_reg_reg_2,
    \ap_CS_fsm_reg[5]_3 ,
    p_reg_reg_3,
    \ap_CS_fsm_reg[4]_0 ,
    p_reg_reg_4,
    ap_enable_reg_pp0_iter2_reg_rep_0,
    p_reg_reg_5,
    \ap_CS_fsm_reg[1]_0 ,
    p_reg_reg_6,
    \ap_CS_fsm_reg[2]_0 ,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    \ap_CS_fsm_reg[5]_4 ,
    p_reg_reg_11,
    ap_enable_reg_pp0_iter1_reg_rep__0_0,
    p_reg_reg_12,
    ap_enable_reg_pp0_iter1_reg_rep__0_1,
    p_reg_reg_13,
    \ap_CS_fsm_reg[4]_1 ,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    \ap_CS_fsm_reg[5]_5 ,
    p_reg_reg_18,
    \ap_CS_fsm_reg[5]_6 ,
    p_reg_reg_19,
    \icmp_ln150_reg_3039_reg[0]_0 ,
    p_reg_reg_20,
    \ap_CS_fsm_reg[5]_7 ,
    p_reg_reg_21,
    p_reg_reg_22,
    p_reg_reg_23,
    p_reg_reg_24,
    \ap_CS_fsm_reg[5]_8 ,
    p_reg_reg_25,
    p_reg_reg_26,
    p_reg_reg_27,
    p_reg_reg_28,
    p_reg_reg_29,
    p_reg_reg_30,
    p_reg_reg_31,
    p_reg_reg_32,
    p_reg_reg_33,
    \phi_mul_fu_332_reg[15]_0 ,
    DI,
    \t_fu_336_reg[13]_0 ,
    \t_2_reg_3023_reg[7]_0 ,
    \t_2_reg_3023_reg[11]_0 ,
    \t_2_reg_3023_reg[15]_0 ,
    \bus_wide_gen.data_valid_reg ,
    \icmp_ln150_reg_3039_pp0_iter1_reg_reg[0]_0 ,
    push,
    \bus_wide_gen.data_valid_reg_0 ,
    \and_ln17_4_reg_3079_pp0_iter2_reg_reg[0]_0 ,
    push_0,
    \t_fu_336_reg[0]_0 ,
    \t_fu_336_reg[1]_0 ,
    \empty_reg_1063_reg[15] ,
    mul_ln144_reg_1102_reg,
    mul_ln144_reg_1102_reg_0,
    mul_ln144_reg_1102_reg_1,
    mul_ln144_reg_1102_reg_2,
    mul_ln144_reg_1102_reg_3,
    \t_2_reg_3023_reg[0]_0 ,
    \empty_reg_1063_reg[14] ,
    \reg_702_reg[0]_0 ,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg,
    \t_fu_336_reg[14]_0 ,
    \t_fu_336_reg[13]_1 ,
    ap_sig_allocacmp_t_2,
    in,
    ap_enable_reg_pp0_iter2_reg_rep__0_0,
    ap_enable_reg_pp0_iter2_reg_rep__0_1,
    \t_2_reg_3023_reg[1]_0 ,
    \empty_reg_1063_reg[14]_0 ,
    grp_fu_978_ce,
    E,
    \ap_CS_fsm_reg[5]_9 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[2]_1 ,
    ap_rst_n_inv,
    ap_clk,
    CO,
    A,
    Q,
    \sext_ln50_2_cast_reg_3010_reg[17]_0 ,
    O,
    \add_ln22_18_reg_3074_reg[0]_0 ,
    \phi_mul_fu_332_reg[3]_0 ,
    \phi_mul_fu_332_reg[7]_0 ,
    \phi_mul_fu_332_reg[11]_0 ,
    \phi_mul_fu_332_reg[15]_1 ,
    aw_RVALID,
    aw_ARREADY,
    bi_RVALID,
    \dout_reg[0] ,
    bi_ARREADY,
    \and_ln17_3_reg_3070_reg[0]_0 ,
    \and_ln17_1_reg_3052_reg[0]_0 ,
    m_cast_loc_channel_dout,
    S,
    \and_ln17_4_reg_3079_reg[0]_0 ,
    \and_ln17_2_reg_3061_reg[0]_i_20 ,
    \and_ln17_2_reg_3061_reg[0]_0 ,
    \and_ln17_reg_3154_reg[0]_i_20_0 ,
    \and_ln17_reg_3154_reg[0]_0 ,
    \add_ln22_21_reg_3083_reg[19]_0 ,
    \add_ln22_18_reg_3074_reg[19]_0 ,
    \add_ln22_21_reg_3083_reg[19]_1 ,
    \add_ln22_21_reg_3083_reg[15]_0 ,
    \add_ln22_21_reg_3083_reg[15]_1 ,
    \add_ln22_21_reg_3083_reg[15]_2 ,
    \add_ln22_21_reg_3083_reg[19]_2 ,
    \add_ln22_21_reg_3083_reg[19]_3 ,
    P,
    \add_ln22_18_reg_3074_reg[5]_0 ,
    \add_ln22_18_reg_3074_reg[5]_1 ,
    \add_ln22_18_reg_3074_reg[9]_0 ,
    \add_ln22_18_reg_3074_reg[13]_0 ,
    \add_ln22_18_reg_3074_reg[17]_0 ,
    \add_ln22_18_reg_3074_reg[17]_1 ,
    \add_ln22_13_reg_3065[15]_i_8 ,
    \add_ln22_13_reg_3065[15]_i_8_0 ,
    \add_ln22_13_reg_3065_reg[19]_0 ,
    \add_ln22_13_reg_3065_reg[19]_1 ,
    \aw_addr_1_reg_3158_reg[19]_0 ,
    \aw_addr_1_reg_3158_reg[19]_1 ,
    \aw_addr_1_reg_3158_reg[19]_2 ,
    \aw_addr_reg_3148_reg[19]_0 ,
    \aw_addr_reg_3148_reg[23]_0 ,
    \aw_addr_reg_3148_reg[27]_0 ,
    \aw_addr_reg_3148_reg[31]_0 ,
    \phi_mul_fu_332_reg[19]_0 ,
    \bi_addr_reg_3273_reg[3]_0 ,
    ap_rst_n,
    \add_ln50_14_reg_3438_reg[31]_0 ,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    \icmp_ln21_reg_3043_reg[0]_0 ,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14,
    p_reg_reg_34,
    p_reg_reg_35,
    p_reg_reg_36,
    p_reg_reg_37,
    p_reg_reg_38,
    p_reg_reg_39,
    p_reg_reg_40,
    p_reg_reg_41,
    p_reg_reg_42,
    p_reg_reg_43,
    p_reg_reg_44,
    p_reg_reg_45,
    p_reg_reg_46,
    p_reg_reg_47,
    p_reg_reg_48,
    p_reg_reg_49,
    p_reg_reg_50,
    p_reg_reg_51,
    p_reg_reg_52,
    p_reg_reg_53,
    p_reg_reg_54,
    p_reg_reg_55,
    p_reg_reg_56,
    p_reg_reg_57,
    p_reg_reg_58,
    p_reg_reg_59,
    p_reg_reg_60,
    p_reg_reg_61,
    p_reg_reg_62,
    p_reg_reg_63,
    p_reg_reg_64,
    p_reg_reg_65,
    p_reg_reg_66,
    p_reg_reg_67,
    p_reg_reg_68,
    p_reg_reg_69,
    p_reg_reg_70,
    p_reg_reg_71,
    p_reg_reg_72,
    p_reg_reg_73,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5,
    p_reg_reg_74,
    p_reg_reg_75,
    p_reg_reg_76,
    p_reg_reg_77,
    p_reg_reg_78,
    p_reg_reg_79,
    p_reg_reg_80,
    p_reg_reg_81,
    p_reg_reg_82,
    p_reg_reg_83,
    p_reg_reg_84,
    p_reg_reg_85,
    p_reg_reg_86,
    p_reg_reg_87,
    p_reg_reg_88,
    p_reg_reg_89,
    p_reg_reg_90,
    p_reg_reg_91,
    p_reg_reg_92,
    p_reg_reg_93,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9,
    p_reg_reg_94,
    p_reg_reg_95,
    p_reg_reg_96,
    p_reg_reg_97,
    p_reg_reg_98,
    p_reg_reg_99,
    p_reg_reg_100,
    p_reg_reg_101,
    p_reg_reg_102,
    p_reg_reg_103,
    p_reg_reg_104,
    p_reg_reg_105,
    p_reg_reg_106,
    p_reg_reg_107,
    p_reg_reg_108,
    p_reg_reg_109,
    p_reg_reg_110,
    p_reg_reg_111,
    p_reg_reg_112,
    p_reg_reg_113,
    p_reg_reg_114,
    p_reg_reg_115,
    p_reg_reg_116,
    p_reg_reg_117,
    p_reg_reg_118,
    p_reg_reg_119,
    p_reg_reg_120,
    p_reg_reg_121,
    p_reg_reg_122,
    p_reg_reg_123,
    p_reg_reg_124,
    p_reg_reg_125,
    p_reg_reg_126,
    p_reg_reg_127,
    p_reg_reg_128,
    p_reg_reg_129,
    p_reg_reg_130,
    p_reg_reg_131,
    p_reg_reg_132,
    p_reg_reg_133,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19,
    D,
    \aw_addr_reg_3148_reg[31]_1 ,
    p_reg_reg_134,
    p_reg_reg_135,
    p_reg_reg_136,
    p_reg_reg_137,
    p_reg_reg_138,
    p_reg_reg_139,
    p_reg_reg_140,
    p_reg_reg_141,
    p_reg_reg_142,
    p_reg_reg_143,
    p_reg_reg_144,
    p_reg_reg_145,
    p_reg_reg_146,
    p_reg_reg_147,
    p_reg_reg_148,
    p_reg_reg_149,
    p_reg_reg_150,
    p_reg_reg_151,
    p_reg_reg_152,
    p_reg_reg_153,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26,
    \and_ln17_1_reg_3052_reg[0]_i_35 ,
    \and_ln17_3_reg_3070_reg[0]_i_25 ,
    \and_ln17_4_reg_3079_reg[0]_i_24 ,
    \and_ln17_1_reg_3052_reg[0]_i_21 ,
    \and_ln17_2_reg_3061_reg[0]_i_7 ,
    \and_ln17_4_reg_3079_reg[0]_i_11 ,
    \and_ln17_3_reg_3070_reg[0]_i_12 ,
    \and_ln17_1_reg_3052_reg[0]_i_11 ,
    \and_ln17_2_reg_3061_reg[0]_i_5 ,
    \and_ln17_4_reg_3079_reg[0]_i_9 ,
    \and_ln17_3_reg_3070_reg[0]_i_10 ,
    \and_ln17_1_reg_3052_reg[0]_i_9 ,
    \and_ln17_reg_3154_reg[0]_i_20_1 ,
    \and_ln17_reg_3154_reg[0]_i_11_0 ,
    \and_ln17_reg_3154_reg[0]_i_9_0 ,
    \add_ln22_21_reg_3083_reg[11]_0 ,
    \add_ln22_13_reg_3065_reg[15]_0 ,
    \add_ln22_8_reg_3056_reg[18]_0 ,
    \aw_addr_1_reg_3158_reg[15]_0 ,
    \bi_addr_4_read_reg_3824_reg[7]_0 ,
    \aw_addr_5_read_reg_3764_reg[7]_0 );
  output \ap_CS_fsm_reg[5]_0 ;
  output [19:0]C;
  output \ap_CS_fsm_reg[0]_rep__0_0 ;
  output [19:0]p_reg_reg;
  output [19:0]p_reg_reg_0;
  output \ap_CS_fsm_reg[5]_1 ;
  output [19:0]p_reg_reg_1;
  output \ap_CS_fsm_reg[5]_2 ;
  output [19:0]p_reg_reg_2;
  output \ap_CS_fsm_reg[5]_3 ;
  output [19:0]p_reg_reg_3;
  output \ap_CS_fsm_reg[4]_0 ;
  output [19:0]p_reg_reg_4;
  output ap_enable_reg_pp0_iter2_reg_rep_0;
  output [19:0]p_reg_reg_5;
  output \ap_CS_fsm_reg[1]_0 ;
  output [19:0]p_reg_reg_6;
  output \ap_CS_fsm_reg[2]_0 ;
  output [19:0]p_reg_reg_7;
  output [19:0]p_reg_reg_8;
  output [19:0]p_reg_reg_9;
  output [19:0]p_reg_reg_10;
  output \ap_CS_fsm_reg[5]_4 ;
  output [19:0]p_reg_reg_11;
  output ap_enable_reg_pp0_iter1_reg_rep__0_0;
  output [19:0]p_reg_reg_12;
  output ap_enable_reg_pp0_iter1_reg_rep__0_1;
  output [19:0]p_reg_reg_13;
  output \ap_CS_fsm_reg[4]_1 ;
  output [19:0]p_reg_reg_14;
  output [19:0]p_reg_reg_15;
  output [19:0]p_reg_reg_16;
  output [19:0]p_reg_reg_17;
  output \ap_CS_fsm_reg[5]_5 ;
  output [19:0]p_reg_reg_18;
  output \ap_CS_fsm_reg[5]_6 ;
  output [19:0]p_reg_reg_19;
  output \icmp_ln150_reg_3039_reg[0]_0 ;
  output [19:0]p_reg_reg_20;
  output \ap_CS_fsm_reg[5]_7 ;
  output [19:0]p_reg_reg_21;
  output [19:0]p_reg_reg_22;
  output [19:0]p_reg_reg_23;
  output [19:0]p_reg_reg_24;
  output \ap_CS_fsm_reg[5]_8 ;
  output [19:0]p_reg_reg_25;
  output [19:0]p_reg_reg_26;
  output [19:0]p_reg_reg_27;
  output [19:0]p_reg_reg_28;
  output [19:0]p_reg_reg_29;
  output [19:0]p_reg_reg_30;
  output [19:0]p_reg_reg_31;
  output [19:0]p_reg_reg_32;
  output [19:0]p_reg_reg_33;
  output [15:0]\phi_mul_fu_332_reg[15]_0 ;
  output [3:0]DI;
  output [6:0]\t_fu_336_reg[13]_0 ;
  output [3:0]\t_2_reg_3023_reg[7]_0 ;
  output [3:0]\t_2_reg_3023_reg[11]_0 ;
  output [3:0]\t_2_reg_3023_reg[15]_0 ;
  output \bus_wide_gen.data_valid_reg ;
  output \icmp_ln150_reg_3039_pp0_iter1_reg_reg[0]_0 ;
  output push;
  output \bus_wide_gen.data_valid_reg_0 ;
  output \and_ln17_4_reg_3079_pp0_iter2_reg_reg[0]_0 ;
  output push_0;
  output \t_fu_336_reg[0]_0 ;
  output [0:0]\t_fu_336_reg[1]_0 ;
  output [1:0]\empty_reg_1063_reg[15] ;
  output [2:0]mul_ln144_reg_1102_reg;
  output [3:0]mul_ln144_reg_1102_reg_0;
  output [3:0]mul_ln144_reg_1102_reg_1;
  output [3:0]mul_ln144_reg_1102_reg_2;
  output [1:0]mul_ln144_reg_1102_reg_3;
  output [0:0]\t_2_reg_3023_reg[0]_0 ;
  output [3:0]\empty_reg_1063_reg[14] ;
  output [0:0]\reg_702_reg[0]_0 ;
  output grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg;
  output \t_fu_336_reg[14]_0 ;
  output \t_fu_336_reg[13]_1 ;
  output [11:0]ap_sig_allocacmp_t_2;
  output [31:0]in;
  output ap_enable_reg_pp0_iter2_reg_rep__0_0;
  output ap_enable_reg_pp0_iter2_reg_rep__0_1;
  output [1:0]\t_2_reg_3023_reg[1]_0 ;
  output [1:0]\empty_reg_1063_reg[14]_0 ;
  output grp_fu_978_ce;
  output [0:0]E;
  output [1:0]\ap_CS_fsm_reg[5]_9 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output [31:0]\ap_CS_fsm_reg[2]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]CO;
  input [15:0]A;
  input [4:0]Q;
  input [16:0]\sext_ln50_2_cast_reg_3010_reg[17]_0 ;
  input [3:0]O;
  input \add_ln22_18_reg_3074_reg[0]_0 ;
  input [3:0]\phi_mul_fu_332_reg[3]_0 ;
  input [3:0]\phi_mul_fu_332_reg[7]_0 ;
  input [3:0]\phi_mul_fu_332_reg[11]_0 ;
  input [3:0]\phi_mul_fu_332_reg[15]_1 ;
  input aw_RVALID;
  input aw_ARREADY;
  input bi_RVALID;
  input \dout_reg[0] ;
  input bi_ARREADY;
  input [3:0]\and_ln17_3_reg_3070_reg[0]_0 ;
  input [0:0]\and_ln17_1_reg_3052_reg[0]_0 ;
  input [2:0]m_cast_loc_channel_dout;
  input [0:0]S;
  input [3:0]\and_ln17_4_reg_3079_reg[0]_0 ;
  input [0:0]\and_ln17_2_reg_3061_reg[0]_i_20 ;
  input [3:0]\and_ln17_2_reg_3061_reg[0]_0 ;
  input [0:0]\and_ln17_reg_3154_reg[0]_i_20_0 ;
  input [3:0]\and_ln17_reg_3154_reg[0]_0 ;
  input [0:0]\add_ln22_21_reg_3083_reg[19]_0 ;
  input [15:0]\add_ln22_18_reg_3074_reg[19]_0 ;
  input [2:0]\add_ln22_21_reg_3083_reg[19]_1 ;
  input [0:0]\add_ln22_21_reg_3083_reg[15]_0 ;
  input [0:0]\add_ln22_21_reg_3083_reg[15]_1 ;
  input [0:0]\add_ln22_21_reg_3083_reg[15]_2 ;
  input [0:0]\add_ln22_21_reg_3083_reg[19]_2 ;
  input [1:0]\add_ln22_21_reg_3083_reg[19]_3 ;
  input [31:0]P;
  input [1:0]\add_ln22_18_reg_3074_reg[5]_0 ;
  input [0:0]\add_ln22_18_reg_3074_reg[5]_1 ;
  input [3:0]\add_ln22_18_reg_3074_reg[9]_0 ;
  input [3:0]\add_ln22_18_reg_3074_reg[13]_0 ;
  input [1:0]\add_ln22_18_reg_3074_reg[17]_0 ;
  input [0:0]\add_ln22_18_reg_3074_reg[17]_1 ;
  input [0:0]\add_ln22_13_reg_3065[15]_i_8 ;
  input [2:0]\add_ln22_13_reg_3065[15]_i_8_0 ;
  input [0:0]\add_ln22_13_reg_3065_reg[19]_0 ;
  input [0:0]\add_ln22_13_reg_3065_reg[19]_1 ;
  input [0:0]\aw_addr_1_reg_3158_reg[19]_0 ;
  input [1:0]\aw_addr_1_reg_3158_reg[19]_1 ;
  input [0:0]\aw_addr_1_reg_3158_reg[19]_2 ;
  input [0:0]\aw_addr_reg_3148_reg[19]_0 ;
  input [3:0]\aw_addr_reg_3148_reg[23]_0 ;
  input [3:0]\aw_addr_reg_3148_reg[27]_0 ;
  input [2:0]\aw_addr_reg_3148_reg[31]_0 ;
  input [0:0]\phi_mul_fu_332_reg[19]_0 ;
  input [0:0]\bi_addr_reg_3273_reg[3]_0 ;
  input ap_rst_n;
  input [31:0]\add_ln50_14_reg_3438_reg[31]_0 ;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input [15:0]\icmp_ln21_reg_3043_reg[0]_0 ;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14;
  input p_reg_reg_34;
  input p_reg_reg_35;
  input p_reg_reg_36;
  input p_reg_reg_37;
  input p_reg_reg_38;
  input p_reg_reg_39;
  input p_reg_reg_40;
  input p_reg_reg_41;
  input p_reg_reg_42;
  input p_reg_reg_43;
  input p_reg_reg_44;
  input p_reg_reg_45;
  input p_reg_reg_46;
  input p_reg_reg_47;
  input p_reg_reg_48;
  input p_reg_reg_49;
  input p_reg_reg_50;
  input p_reg_reg_51;
  input p_reg_reg_52;
  input p_reg_reg_53;
  input p_reg_reg_54;
  input p_reg_reg_55;
  input p_reg_reg_56;
  input p_reg_reg_57;
  input p_reg_reg_58;
  input p_reg_reg_59;
  input p_reg_reg_60;
  input p_reg_reg_61;
  input p_reg_reg_62;
  input p_reg_reg_63;
  input p_reg_reg_64;
  input p_reg_reg_65;
  input p_reg_reg_66;
  input p_reg_reg_67;
  input p_reg_reg_68;
  input p_reg_reg_69;
  input p_reg_reg_70;
  input p_reg_reg_71;
  input p_reg_reg_72;
  input p_reg_reg_73;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5;
  input p_reg_reg_74;
  input p_reg_reg_75;
  input p_reg_reg_76;
  input p_reg_reg_77;
  input p_reg_reg_78;
  input p_reg_reg_79;
  input p_reg_reg_80;
  input p_reg_reg_81;
  input p_reg_reg_82;
  input p_reg_reg_83;
  input p_reg_reg_84;
  input p_reg_reg_85;
  input p_reg_reg_86;
  input p_reg_reg_87;
  input p_reg_reg_88;
  input p_reg_reg_89;
  input p_reg_reg_90;
  input p_reg_reg_91;
  input p_reg_reg_92;
  input p_reg_reg_93;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9;
  input p_reg_reg_94;
  input p_reg_reg_95;
  input p_reg_reg_96;
  input p_reg_reg_97;
  input p_reg_reg_98;
  input p_reg_reg_99;
  input p_reg_reg_100;
  input p_reg_reg_101;
  input p_reg_reg_102;
  input p_reg_reg_103;
  input p_reg_reg_104;
  input p_reg_reg_105;
  input p_reg_reg_106;
  input p_reg_reg_107;
  input p_reg_reg_108;
  input p_reg_reg_109;
  input p_reg_reg_110;
  input p_reg_reg_111;
  input p_reg_reg_112;
  input p_reg_reg_113;
  input p_reg_reg_114;
  input p_reg_reg_115;
  input p_reg_reg_116;
  input p_reg_reg_117;
  input p_reg_reg_118;
  input p_reg_reg_119;
  input p_reg_reg_120;
  input p_reg_reg_121;
  input p_reg_reg_122;
  input p_reg_reg_123;
  input p_reg_reg_124;
  input p_reg_reg_125;
  input p_reg_reg_126;
  input p_reg_reg_127;
  input p_reg_reg_128;
  input p_reg_reg_129;
  input p_reg_reg_130;
  input p_reg_reg_131;
  input p_reg_reg_132;
  input p_reg_reg_133;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19;
  input [14:0]D;
  input [31:0]\aw_addr_reg_3148_reg[31]_1 ;
  input p_reg_reg_134;
  input p_reg_reg_135;
  input p_reg_reg_136;
  input p_reg_reg_137;
  input p_reg_reg_138;
  input p_reg_reg_139;
  input p_reg_reg_140;
  input p_reg_reg_141;
  input p_reg_reg_142;
  input p_reg_reg_143;
  input p_reg_reg_144;
  input p_reg_reg_145;
  input p_reg_reg_146;
  input p_reg_reg_147;
  input p_reg_reg_148;
  input p_reg_reg_149;
  input p_reg_reg_150;
  input p_reg_reg_151;
  input p_reg_reg_152;
  input p_reg_reg_153;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26;
  input [3:0]\and_ln17_1_reg_3052_reg[0]_i_35 ;
  input [3:0]\and_ln17_3_reg_3070_reg[0]_i_25 ;
  input [3:0]\and_ln17_4_reg_3079_reg[0]_i_24 ;
  input [3:0]\and_ln17_1_reg_3052_reg[0]_i_21 ;
  input [3:0]\and_ln17_2_reg_3061_reg[0]_i_7 ;
  input [3:0]\and_ln17_4_reg_3079_reg[0]_i_11 ;
  input [3:0]\and_ln17_3_reg_3070_reg[0]_i_12 ;
  input [3:0]\and_ln17_1_reg_3052_reg[0]_i_11 ;
  input [3:0]\and_ln17_2_reg_3061_reg[0]_i_5 ;
  input [3:0]\and_ln17_4_reg_3079_reg[0]_i_9 ;
  input [3:0]\and_ln17_3_reg_3070_reg[0]_i_10 ;
  input [3:0]\and_ln17_1_reg_3052_reg[0]_i_9 ;
  input [2:0]\and_ln17_reg_3154_reg[0]_i_20_1 ;
  input [3:0]\and_ln17_reg_3154_reg[0]_i_11_0 ;
  input [3:0]\and_ln17_reg_3154_reg[0]_i_9_0 ;
  input [11:0]\add_ln22_21_reg_3083_reg[11]_0 ;
  input [15:0]\add_ln22_13_reg_3065_reg[15]_0 ;
  input [17:0]\add_ln22_8_reg_3056_reg[18]_0 ;
  input [15:0]\aw_addr_1_reg_3158_reg[15]_0 ;
  input [7:0]\bi_addr_4_read_reg_3824_reg[7]_0 ;
  input [7:0]\aw_addr_5_read_reg_3764_reg[7]_0 ;

  wire [15:0]A;
  wire [19:0]C;
  wire [0:0]CO;
  wire [14:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [31:0]P;
  wire [4:0]Q;
  wire [0:0]S;
  wire [31:0]add_ln22_12_fu_1230_p2;
  wire [19:16]add_ln22_13_fu_888_p2;
  wire [19:0]add_ln22_13_reg_3065;
  wire [0:0]\add_ln22_13_reg_3065[15]_i_8 ;
  wire [2:0]\add_ln22_13_reg_3065[15]_i_8_0 ;
  wire \add_ln22_13_reg_3065[19]_i_10_n_0 ;
  wire \add_ln22_13_reg_3065[19]_i_3_n_0 ;
  wire \add_ln22_13_reg_3065[19]_i_4_n_0 ;
  wire \add_ln22_13_reg_3065[19]_i_5_n_0 ;
  wire \add_ln22_13_reg_3065[19]_i_6_n_0 ;
  wire \add_ln22_13_reg_3065[19]_i_9_n_0 ;
  wire [15:0]\add_ln22_13_reg_3065_reg[15]_0 ;
  wire [0:0]\add_ln22_13_reg_3065_reg[19]_0 ;
  wire [0:0]\add_ln22_13_reg_3065_reg[19]_1 ;
  wire \add_ln22_13_reg_3065_reg[19]_i_1_n_1 ;
  wire \add_ln22_13_reg_3065_reg[19]_i_1_n_2 ;
  wire \add_ln22_13_reg_3065_reg[19]_i_1_n_3 ;
  wire \add_ln22_13_reg_3065_reg[19]_i_2_n_2 ;
  wire \add_ln22_13_reg_3065_reg[19]_i_8_n_0 ;
  wire \add_ln22_13_reg_3065_reg[19]_i_8_n_1 ;
  wire \add_ln22_13_reg_3065_reg[19]_i_8_n_2 ;
  wire \add_ln22_13_reg_3065_reg[19]_i_8_n_3 ;
  wire [19:2]add_ln22_18_fu_948_p2;
  wire [19:0]add_ln22_18_reg_3074;
  wire \add_ln22_18_reg_3074[13]_i_6_n_0 ;
  wire \add_ln22_18_reg_3074[13]_i_7_n_0 ;
  wire \add_ln22_18_reg_3074[13]_i_8_n_0 ;
  wire \add_ln22_18_reg_3074[13]_i_9_n_0 ;
  wire \add_ln22_18_reg_3074[17]_i_2_n_0 ;
  wire \add_ln22_18_reg_3074[17]_i_3_n_0 ;
  wire \add_ln22_18_reg_3074[17]_i_6_n_0 ;
  wire \add_ln22_18_reg_3074[17]_i_8_n_0 ;
  wire \add_ln22_18_reg_3074[17]_i_9_n_0 ;
  wire \add_ln22_18_reg_3074[19]_i_2_n_0 ;
  wire \add_ln22_18_reg_3074[5]_i_4_n_0 ;
  wire \add_ln22_18_reg_3074[5]_i_5_n_0 ;
  wire \add_ln22_18_reg_3074[5]_i_6_n_0 ;
  wire \add_ln22_18_reg_3074[5]_i_8_n_0 ;
  wire \add_ln22_18_reg_3074[9]_i_6_n_0 ;
  wire \add_ln22_18_reg_3074[9]_i_7_n_0 ;
  wire \add_ln22_18_reg_3074[9]_i_8_n_0 ;
  wire \add_ln22_18_reg_3074[9]_i_9_n_0 ;
  wire \add_ln22_18_reg_3074_reg[0]_0 ;
  wire [3:0]\add_ln22_18_reg_3074_reg[13]_0 ;
  wire \add_ln22_18_reg_3074_reg[13]_i_1_n_0 ;
  wire \add_ln22_18_reg_3074_reg[13]_i_1_n_1 ;
  wire \add_ln22_18_reg_3074_reg[13]_i_1_n_2 ;
  wire \add_ln22_18_reg_3074_reg[13]_i_1_n_3 ;
  wire [1:0]\add_ln22_18_reg_3074_reg[17]_0 ;
  wire [0:0]\add_ln22_18_reg_3074_reg[17]_1 ;
  wire \add_ln22_18_reg_3074_reg[17]_i_1_n_0 ;
  wire \add_ln22_18_reg_3074_reg[17]_i_1_n_1 ;
  wire \add_ln22_18_reg_3074_reg[17]_i_1_n_2 ;
  wire \add_ln22_18_reg_3074_reg[17]_i_1_n_3 ;
  wire [15:0]\add_ln22_18_reg_3074_reg[19]_0 ;
  wire \add_ln22_18_reg_3074_reg[19]_i_1_n_3 ;
  wire [1:0]\add_ln22_18_reg_3074_reg[5]_0 ;
  wire [0:0]\add_ln22_18_reg_3074_reg[5]_1 ;
  wire \add_ln22_18_reg_3074_reg[5]_i_1_n_0 ;
  wire \add_ln22_18_reg_3074_reg[5]_i_1_n_1 ;
  wire \add_ln22_18_reg_3074_reg[5]_i_1_n_2 ;
  wire \add_ln22_18_reg_3074_reg[5]_i_1_n_3 ;
  wire [3:0]\add_ln22_18_reg_3074_reg[9]_0 ;
  wire \add_ln22_18_reg_3074_reg[9]_i_1_n_0 ;
  wire \add_ln22_18_reg_3074_reg[9]_i_1_n_1 ;
  wire \add_ln22_18_reg_3074_reg[9]_i_1_n_2 ;
  wire \add_ln22_18_reg_3074_reg[9]_i_1_n_3 ;
  wire [19:12]add_ln22_21_fu_998_p2;
  wire [19:0]add_ln22_21_reg_3083;
  wire \add_ln22_21_reg_3083[15]_i_3_n_0 ;
  wire \add_ln22_21_reg_3083[15]_i_4_n_0 ;
  wire \add_ln22_21_reg_3083[15]_i_5_n_0 ;
  wire \add_ln22_21_reg_3083[19]_i_4_n_0 ;
  wire [11:0]\add_ln22_21_reg_3083_reg[11]_0 ;
  wire [0:0]\add_ln22_21_reg_3083_reg[15]_0 ;
  wire [0:0]\add_ln22_21_reg_3083_reg[15]_1 ;
  wire [0:0]\add_ln22_21_reg_3083_reg[15]_2 ;
  wire \add_ln22_21_reg_3083_reg[15]_i_1_n_0 ;
  wire \add_ln22_21_reg_3083_reg[15]_i_1_n_1 ;
  wire \add_ln22_21_reg_3083_reg[15]_i_1_n_2 ;
  wire \add_ln22_21_reg_3083_reg[15]_i_1_n_3 ;
  wire [0:0]\add_ln22_21_reg_3083_reg[19]_0 ;
  wire [2:0]\add_ln22_21_reg_3083_reg[19]_1 ;
  wire [0:0]\add_ln22_21_reg_3083_reg[19]_2 ;
  wire [1:0]\add_ln22_21_reg_3083_reg[19]_3 ;
  wire \add_ln22_21_reg_3083_reg[19]_i_1_n_1 ;
  wire \add_ln22_21_reg_3083_reg[19]_i_1_n_2 ;
  wire \add_ln22_21_reg_3083_reg[19]_i_1_n_3 ;
  wire \add_ln22_21_reg_3083_reg[19]_i_2_n_3 ;
  wire \add_ln22_21_reg_3083_reg[19]_i_2_n_6 ;
  wire \add_ln22_21_reg_3083_reg[19]_i_3_n_0 ;
  wire \add_ln22_21_reg_3083_reg[19]_i_3_n_1 ;
  wire \add_ln22_21_reg_3083_reg[19]_i_3_n_2 ;
  wire \add_ln22_21_reg_3083_reg[19]_i_3_n_3 ;
  wire \add_ln22_21_reg_3083_reg[19]_i_3_n_5 ;
  wire \add_ln22_21_reg_3083_reg[19]_i_3_n_6 ;
  wire \add_ln22_21_reg_3083_reg[19]_i_3_n_7 ;
  wire [18:1]add_ln22_8_reg_3056;
  wire [17:0]\add_ln22_8_reg_3056_reg[18]_0 ;
  wire [16:0]add_ln43_1_fu_1377_p2;
  wire [16:0]add_ln43_1_reg_3228;
  wire add_ln43_1_reg_32280;
  wire \add_ln43_1_reg_3228[11]_i_2_n_0 ;
  wire \add_ln43_1_reg_3228[11]_i_3_n_0 ;
  wire \add_ln43_1_reg_3228[11]_i_4_n_0 ;
  wire \add_ln43_1_reg_3228[11]_i_5_n_0 ;
  wire \add_ln43_1_reg_3228[15]_i_2_n_0 ;
  wire \add_ln43_1_reg_3228[15]_i_3_n_0 ;
  wire \add_ln43_1_reg_3228[15]_i_4_n_0 ;
  wire \add_ln43_1_reg_3228[15]_i_5_n_0 ;
  wire \add_ln43_1_reg_3228[3]_i_2_n_0 ;
  wire \add_ln43_1_reg_3228[3]_i_3_n_0 ;
  wire \add_ln43_1_reg_3228[3]_i_4_n_0 ;
  wire \add_ln43_1_reg_3228[7]_i_2_n_0 ;
  wire \add_ln43_1_reg_3228[7]_i_3_n_0 ;
  wire \add_ln43_1_reg_3228[7]_i_4_n_0 ;
  wire \add_ln43_1_reg_3228[7]_i_5_n_0 ;
  wire \add_ln43_1_reg_3228_reg[11]_i_1_n_0 ;
  wire \add_ln43_1_reg_3228_reg[11]_i_1_n_1 ;
  wire \add_ln43_1_reg_3228_reg[11]_i_1_n_2 ;
  wire \add_ln43_1_reg_3228_reg[11]_i_1_n_3 ;
  wire \add_ln43_1_reg_3228_reg[15]_i_1_n_0 ;
  wire \add_ln43_1_reg_3228_reg[15]_i_1_n_1 ;
  wire \add_ln43_1_reg_3228_reg[15]_i_1_n_2 ;
  wire \add_ln43_1_reg_3228_reg[15]_i_1_n_3 ;
  wire \add_ln43_1_reg_3228_reg[3]_i_1_n_0 ;
  wire \add_ln43_1_reg_3228_reg[3]_i_1_n_1 ;
  wire \add_ln43_1_reg_3228_reg[3]_i_1_n_2 ;
  wire \add_ln43_1_reg_3228_reg[3]_i_1_n_3 ;
  wire \add_ln43_1_reg_3228_reg[7]_i_1_n_0 ;
  wire \add_ln43_1_reg_3228_reg[7]_i_1_n_1 ;
  wire \add_ln43_1_reg_3228_reg[7]_i_1_n_2 ;
  wire \add_ln43_1_reg_3228_reg[7]_i_1_n_3 ;
  wire [16:1]add_ln43_2_fu_1463_p2;
  wire [16:0]add_ln43_2_reg_3284;
  wire \add_ln43_2_reg_3284[12]_i_2_n_0 ;
  wire \add_ln43_2_reg_3284[12]_i_3_n_0 ;
  wire \add_ln43_2_reg_3284[12]_i_4_n_0 ;
  wire \add_ln43_2_reg_3284[12]_i_5_n_0 ;
  wire \add_ln43_2_reg_3284[16]_i_6_n_0 ;
  wire \add_ln43_2_reg_3284[16]_i_7_n_0 ;
  wire \add_ln43_2_reg_3284[16]_i_8_n_0 ;
  wire \add_ln43_2_reg_3284[4]_i_2_n_0 ;
  wire \add_ln43_2_reg_3284[4]_i_3_n_0 ;
  wire \add_ln43_2_reg_3284[4]_i_4_n_0 ;
  wire \add_ln43_2_reg_3284[8]_i_2_n_0 ;
  wire \add_ln43_2_reg_3284[8]_i_3_n_0 ;
  wire \add_ln43_2_reg_3284[8]_i_4_n_0 ;
  wire \add_ln43_2_reg_3284[8]_i_5_n_0 ;
  wire \add_ln43_2_reg_3284_reg[12]_i_1_n_0 ;
  wire \add_ln43_2_reg_3284_reg[12]_i_1_n_1 ;
  wire \add_ln43_2_reg_3284_reg[12]_i_1_n_2 ;
  wire \add_ln43_2_reg_3284_reg[12]_i_1_n_3 ;
  wire \add_ln43_2_reg_3284_reg[16]_i_2_n_1 ;
  wire \add_ln43_2_reg_3284_reg[16]_i_2_n_2 ;
  wire \add_ln43_2_reg_3284_reg[16]_i_2_n_3 ;
  wire \add_ln43_2_reg_3284_reg[4]_i_1_n_0 ;
  wire \add_ln43_2_reg_3284_reg[4]_i_1_n_1 ;
  wire \add_ln43_2_reg_3284_reg[4]_i_1_n_2 ;
  wire \add_ln43_2_reg_3284_reg[4]_i_1_n_3 ;
  wire \add_ln43_2_reg_3284_reg[8]_i_1_n_0 ;
  wire \add_ln43_2_reg_3284_reg[8]_i_1_n_1 ;
  wire \add_ln43_2_reg_3284_reg[8]_i_1_n_2 ;
  wire \add_ln43_2_reg_3284_reg[8]_i_1_n_3 ;
  wire [16:1]add_ln43_3_fu_1569_p2;
  wire [16:0]add_ln43_3_reg_3320;
  wire \add_ln43_3_reg_3320[12]_i_2_n_0 ;
  wire \add_ln43_3_reg_3320[12]_i_3_n_0 ;
  wire \add_ln43_3_reg_3320[12]_i_4_n_0 ;
  wire \add_ln43_3_reg_3320[12]_i_5_n_0 ;
  wire \add_ln43_3_reg_3320[16]_i_7_n_0 ;
  wire \add_ln43_3_reg_3320[16]_i_8_n_0 ;
  wire \add_ln43_3_reg_3320[16]_i_9_n_0 ;
  wire \add_ln43_3_reg_3320[4]_i_2_n_0 ;
  wire \add_ln43_3_reg_3320[4]_i_3_n_0 ;
  wire \add_ln43_3_reg_3320[4]_i_4_n_0 ;
  wire \add_ln43_3_reg_3320[8]_i_2_n_0 ;
  wire \add_ln43_3_reg_3320[8]_i_3_n_0 ;
  wire \add_ln43_3_reg_3320[8]_i_4_n_0 ;
  wire \add_ln43_3_reg_3320[8]_i_5_n_0 ;
  wire \add_ln43_3_reg_3320_reg[12]_i_1_n_0 ;
  wire \add_ln43_3_reg_3320_reg[12]_i_1_n_1 ;
  wire \add_ln43_3_reg_3320_reg[12]_i_1_n_2 ;
  wire \add_ln43_3_reg_3320_reg[12]_i_1_n_3 ;
  wire \add_ln43_3_reg_3320_reg[16]_i_2_n_1 ;
  wire \add_ln43_3_reg_3320_reg[16]_i_2_n_2 ;
  wire \add_ln43_3_reg_3320_reg[16]_i_2_n_3 ;
  wire \add_ln43_3_reg_3320_reg[4]_i_1_n_0 ;
  wire \add_ln43_3_reg_3320_reg[4]_i_1_n_1 ;
  wire \add_ln43_3_reg_3320_reg[4]_i_1_n_2 ;
  wire \add_ln43_3_reg_3320_reg[4]_i_1_n_3 ;
  wire \add_ln43_3_reg_3320_reg[8]_i_1_n_0 ;
  wire \add_ln43_3_reg_3320_reg[8]_i_1_n_1 ;
  wire \add_ln43_3_reg_3320_reg[8]_i_1_n_2 ;
  wire \add_ln43_3_reg_3320_reg[8]_i_1_n_3 ;
  wire [16:1]add_ln43_4_fu_1646_p2;
  wire [16:0]add_ln43_4_reg_3356;
  wire \add_ln43_4_reg_3356[12]_i_2_n_0 ;
  wire \add_ln43_4_reg_3356[12]_i_3_n_0 ;
  wire \add_ln43_4_reg_3356[12]_i_4_n_0 ;
  wire \add_ln43_4_reg_3356[12]_i_5_n_0 ;
  wire \add_ln43_4_reg_3356[16]_i_3_n_0 ;
  wire \add_ln43_4_reg_3356[16]_i_4_n_0 ;
  wire \add_ln43_4_reg_3356[16]_i_5_n_0 ;
  wire \add_ln43_4_reg_3356[4]_i_2_n_0 ;
  wire \add_ln43_4_reg_3356[4]_i_3_n_0 ;
  wire \add_ln43_4_reg_3356[4]_i_4_n_0 ;
  wire \add_ln43_4_reg_3356[8]_i_2_n_0 ;
  wire \add_ln43_4_reg_3356[8]_i_3_n_0 ;
  wire \add_ln43_4_reg_3356[8]_i_4_n_0 ;
  wire \add_ln43_4_reg_3356[8]_i_5_n_0 ;
  wire \add_ln43_4_reg_3356_reg[12]_i_1_n_0 ;
  wire \add_ln43_4_reg_3356_reg[12]_i_1_n_1 ;
  wire \add_ln43_4_reg_3356_reg[12]_i_1_n_2 ;
  wire \add_ln43_4_reg_3356_reg[12]_i_1_n_3 ;
  wire \add_ln43_4_reg_3356_reg[16]_i_2_n_1 ;
  wire \add_ln43_4_reg_3356_reg[16]_i_2_n_2 ;
  wire \add_ln43_4_reg_3356_reg[16]_i_2_n_3 ;
  wire \add_ln43_4_reg_3356_reg[4]_i_1_n_0 ;
  wire \add_ln43_4_reg_3356_reg[4]_i_1_n_1 ;
  wire \add_ln43_4_reg_3356_reg[4]_i_1_n_2 ;
  wire \add_ln43_4_reg_3356_reg[4]_i_1_n_3 ;
  wire \add_ln43_4_reg_3356_reg[8]_i_1_n_0 ;
  wire \add_ln43_4_reg_3356_reg[8]_i_1_n_1 ;
  wire \add_ln43_4_reg_3356_reg[8]_i_1_n_2 ;
  wire \add_ln43_4_reg_3356_reg[8]_i_1_n_3 ;
  wire [16:2]add_ln43_fu_1319_p2;
  wire [16:0]add_ln43_reg_3193;
  wire add_ln43_reg_31930;
  wire \add_ln43_reg_3193[1]_i_1_n_0 ;
  wire \add_ln43_reg_3193_reg[12]_i_1_n_0 ;
  wire \add_ln43_reg_3193_reg[12]_i_1_n_1 ;
  wire \add_ln43_reg_3193_reg[12]_i_1_n_2 ;
  wire \add_ln43_reg_3193_reg[12]_i_1_n_3 ;
  wire \add_ln43_reg_3193_reg[16]_i_1_n_1 ;
  wire \add_ln43_reg_3193_reg[16]_i_1_n_2 ;
  wire \add_ln43_reg_3193_reg[16]_i_1_n_3 ;
  wire \add_ln43_reg_3193_reg[4]_i_1_n_0 ;
  wire \add_ln43_reg_3193_reg[4]_i_1_n_1 ;
  wire \add_ln43_reg_3193_reg[4]_i_1_n_2 ;
  wire \add_ln43_reg_3193_reg[4]_i_1_n_3 ;
  wire \add_ln43_reg_3193_reg[8]_i_1_n_0 ;
  wire \add_ln43_reg_3193_reg[8]_i_1_n_1 ;
  wire \add_ln43_reg_3193_reg[8]_i_1_n_2 ;
  wire \add_ln43_reg_3193_reg[8]_i_1_n_3 ;
  wire [31:0]add_ln50_14_fu_1813_p2;
  wire [31:0]add_ln50_14_reg_3438;
  wire \add_ln50_14_reg_3438[11]_i_2_n_0 ;
  wire \add_ln50_14_reg_3438[11]_i_3_n_0 ;
  wire \add_ln50_14_reg_3438[11]_i_4_n_0 ;
  wire \add_ln50_14_reg_3438[11]_i_5_n_0 ;
  wire \add_ln50_14_reg_3438[15]_i_2_n_0 ;
  wire \add_ln50_14_reg_3438[15]_i_3_n_0 ;
  wire \add_ln50_14_reg_3438[15]_i_4_n_0 ;
  wire \add_ln50_14_reg_3438[15]_i_5_n_0 ;
  wire \add_ln50_14_reg_3438[19]_i_2_n_0 ;
  wire \add_ln50_14_reg_3438[19]_i_3_n_0 ;
  wire \add_ln50_14_reg_3438[19]_i_4_n_0 ;
  wire \add_ln50_14_reg_3438[19]_i_5_n_0 ;
  wire \add_ln50_14_reg_3438[23]_i_2_n_0 ;
  wire \add_ln50_14_reg_3438[23]_i_3_n_0 ;
  wire \add_ln50_14_reg_3438[23]_i_4_n_0 ;
  wire \add_ln50_14_reg_3438[23]_i_5_n_0 ;
  wire \add_ln50_14_reg_3438[27]_i_2_n_0 ;
  wire \add_ln50_14_reg_3438[27]_i_3_n_0 ;
  wire \add_ln50_14_reg_3438[27]_i_4_n_0 ;
  wire \add_ln50_14_reg_3438[27]_i_5_n_0 ;
  wire \add_ln50_14_reg_3438[31]_i_2_n_0 ;
  wire \add_ln50_14_reg_3438[31]_i_3_n_0 ;
  wire \add_ln50_14_reg_3438[31]_i_4_n_0 ;
  wire \add_ln50_14_reg_3438[31]_i_5_n_0 ;
  wire \add_ln50_14_reg_3438[3]_i_2_n_0 ;
  wire \add_ln50_14_reg_3438[3]_i_3_n_0 ;
  wire \add_ln50_14_reg_3438[3]_i_4_n_0 ;
  wire \add_ln50_14_reg_3438[3]_i_5_n_0 ;
  wire \add_ln50_14_reg_3438[7]_i_2_n_0 ;
  wire \add_ln50_14_reg_3438[7]_i_3_n_0 ;
  wire \add_ln50_14_reg_3438[7]_i_4_n_0 ;
  wire \add_ln50_14_reg_3438[7]_i_5_n_0 ;
  wire \add_ln50_14_reg_3438_reg[11]_i_1_n_0 ;
  wire \add_ln50_14_reg_3438_reg[11]_i_1_n_1 ;
  wire \add_ln50_14_reg_3438_reg[11]_i_1_n_2 ;
  wire \add_ln50_14_reg_3438_reg[11]_i_1_n_3 ;
  wire \add_ln50_14_reg_3438_reg[15]_i_1_n_0 ;
  wire \add_ln50_14_reg_3438_reg[15]_i_1_n_1 ;
  wire \add_ln50_14_reg_3438_reg[15]_i_1_n_2 ;
  wire \add_ln50_14_reg_3438_reg[15]_i_1_n_3 ;
  wire \add_ln50_14_reg_3438_reg[19]_i_1_n_0 ;
  wire \add_ln50_14_reg_3438_reg[19]_i_1_n_1 ;
  wire \add_ln50_14_reg_3438_reg[19]_i_1_n_2 ;
  wire \add_ln50_14_reg_3438_reg[19]_i_1_n_3 ;
  wire \add_ln50_14_reg_3438_reg[23]_i_1_n_0 ;
  wire \add_ln50_14_reg_3438_reg[23]_i_1_n_1 ;
  wire \add_ln50_14_reg_3438_reg[23]_i_1_n_2 ;
  wire \add_ln50_14_reg_3438_reg[23]_i_1_n_3 ;
  wire \add_ln50_14_reg_3438_reg[27]_i_1_n_0 ;
  wire \add_ln50_14_reg_3438_reg[27]_i_1_n_1 ;
  wire \add_ln50_14_reg_3438_reg[27]_i_1_n_2 ;
  wire \add_ln50_14_reg_3438_reg[27]_i_1_n_3 ;
  wire [31:0]\add_ln50_14_reg_3438_reg[31]_0 ;
  wire \add_ln50_14_reg_3438_reg[31]_i_1_n_1 ;
  wire \add_ln50_14_reg_3438_reg[31]_i_1_n_2 ;
  wire \add_ln50_14_reg_3438_reg[31]_i_1_n_3 ;
  wire \add_ln50_14_reg_3438_reg[3]_i_1_n_0 ;
  wire \add_ln50_14_reg_3438_reg[3]_i_1_n_1 ;
  wire \add_ln50_14_reg_3438_reg[3]_i_1_n_2 ;
  wire \add_ln50_14_reg_3438_reg[3]_i_1_n_3 ;
  wire \add_ln50_14_reg_3438_reg[7]_i_1_n_0 ;
  wire \add_ln50_14_reg_3438_reg[7]_i_1_n_1 ;
  wire \add_ln50_14_reg_3438_reg[7]_i_1_n_2 ;
  wire \add_ln50_14_reg_3438_reg[7]_i_1_n_3 ;
  wire and_ln17_1_reg_3052;
  wire and_ln17_1_reg_3052_pp0_iter1_reg;
  wire and_ln17_1_reg_3052_pp0_iter2_reg;
  wire [0:0]\and_ln17_1_reg_3052_reg[0]_0 ;
  wire [3:0]\and_ln17_1_reg_3052_reg[0]_i_11 ;
  wire [3:0]\and_ln17_1_reg_3052_reg[0]_i_21 ;
  wire [3:0]\and_ln17_1_reg_3052_reg[0]_i_35 ;
  wire [3:0]\and_ln17_1_reg_3052_reg[0]_i_9 ;
  wire and_ln17_2_reg_3061;
  wire and_ln17_2_reg_3061_pp0_iter1_reg;
  wire and_ln17_2_reg_3061_pp0_iter2_reg;
  wire [3:0]\and_ln17_2_reg_3061_reg[0]_0 ;
  wire [0:0]\and_ln17_2_reg_3061_reg[0]_i_20 ;
  wire [3:0]\and_ln17_2_reg_3061_reg[0]_i_5 ;
  wire [3:0]\and_ln17_2_reg_3061_reg[0]_i_7 ;
  wire and_ln17_3_reg_3070;
  wire and_ln17_3_reg_3070_pp0_iter1_reg;
  wire and_ln17_3_reg_3070_pp0_iter2_reg;
  wire [3:0]\and_ln17_3_reg_3070_reg[0]_0 ;
  wire [3:0]\and_ln17_3_reg_3070_reg[0]_i_10 ;
  wire [3:0]\and_ln17_3_reg_3070_reg[0]_i_12 ;
  wire [3:0]\and_ln17_3_reg_3070_reg[0]_i_25 ;
  wire and_ln17_4_reg_3079;
  wire and_ln17_4_reg_3079_pp0_iter1_reg;
  wire and_ln17_4_reg_3079_pp0_iter2_reg;
  wire \and_ln17_4_reg_3079_pp0_iter2_reg_reg[0]_0 ;
  wire [3:0]\and_ln17_4_reg_3079_reg[0]_0 ;
  wire [3:0]\and_ln17_4_reg_3079_reg[0]_i_11 ;
  wire [3:0]\and_ln17_4_reg_3079_reg[0]_i_24 ;
  wire [3:0]\and_ln17_4_reg_3079_reg[0]_i_9 ;
  wire and_ln17_reg_3154;
  wire \and_ln17_reg_3154[0]_i_12_n_0 ;
  wire \and_ln17_reg_3154[0]_i_13_n_0 ;
  wire \and_ln17_reg_3154[0]_i_14_n_0 ;
  wire \and_ln17_reg_3154[0]_i_15_n_0 ;
  wire \and_ln17_reg_3154[0]_i_21_n_0 ;
  wire \and_ln17_reg_3154[0]_i_22_n_0 ;
  wire \and_ln17_reg_3154[0]_i_23_n_0 ;
  wire \and_ln17_reg_3154[0]_i_24_n_0 ;
  wire \and_ln17_reg_3154[0]_i_2_n_0 ;
  wire \and_ln17_reg_3154[0]_i_31_n_0 ;
  wire \and_ln17_reg_3154[0]_i_32_n_0 ;
  wire \and_ln17_reg_3154[0]_i_33_n_0 ;
  wire \and_ln17_reg_3154[0]_i_34_n_0 ;
  wire \and_ln17_reg_3154[0]_i_40_n_0 ;
  wire \and_ln17_reg_3154[0]_i_41_n_0 ;
  wire \and_ln17_reg_3154[0]_i_42_n_0 ;
  wire \and_ln17_reg_3154[0]_i_4_n_0 ;
  wire \and_ln17_reg_3154[0]_i_5_n_0 ;
  wire \and_ln17_reg_3154[0]_i_7_n_0 ;
  wire \and_ln17_reg_3154[0]_i_8_n_0 ;
  wire and_ln17_reg_3154_pp0_iter1_reg;
  wire and_ln17_reg_3154_pp0_iter2_reg;
  wire [3:0]\and_ln17_reg_3154_reg[0]_0 ;
  wire [3:0]\and_ln17_reg_3154_reg[0]_i_11_0 ;
  wire \and_ln17_reg_3154_reg[0]_i_11_n_0 ;
  wire \and_ln17_reg_3154_reg[0]_i_11_n_1 ;
  wire \and_ln17_reg_3154_reg[0]_i_11_n_2 ;
  wire \and_ln17_reg_3154_reg[0]_i_11_n_3 ;
  wire [0:0]\and_ln17_reg_3154_reg[0]_i_20_0 ;
  wire [2:0]\and_ln17_reg_3154_reg[0]_i_20_1 ;
  wire \and_ln17_reg_3154_reg[0]_i_20_n_0 ;
  wire \and_ln17_reg_3154_reg[0]_i_20_n_1 ;
  wire \and_ln17_reg_3154_reg[0]_i_20_n_2 ;
  wire \and_ln17_reg_3154_reg[0]_i_20_n_3 ;
  wire \and_ln17_reg_3154_reg[0]_i_30_n_0 ;
  wire \and_ln17_reg_3154_reg[0]_i_30_n_1 ;
  wire \and_ln17_reg_3154_reg[0]_i_30_n_2 ;
  wire \and_ln17_reg_3154_reg[0]_i_30_n_3 ;
  wire \and_ln17_reg_3154_reg[0]_i_6_n_3 ;
  wire [3:0]\and_ln17_reg_3154_reg[0]_i_9_0 ;
  wire \and_ln17_reg_3154_reg[0]_i_9_n_0 ;
  wire \and_ln17_reg_3154_reg[0]_i_9_n_1 ;
  wire \and_ln17_reg_3154_reg[0]_i_9_n_2 ;
  wire \and_ln17_reg_3154_reg[0]_i_9_n_3 ;
  wire \ap_CS_fsm[0]_rep_i_1__0_n_0 ;
  wire \ap_CS_fsm[0]_rep_i_1_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_1__1_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire \ap_CS_fsm_reg[0]_rep__0_0 ;
  wire \ap_CS_fsm_reg[0]_rep__0_n_0 ;
  wire \ap_CS_fsm_reg[0]_rep_n_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [31:0]\ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[5]_4 ;
  wire \ap_CS_fsm_reg[5]_5 ;
  wire \ap_CS_fsm_reg[5]_6 ;
  wire \ap_CS_fsm_reg[5]_7 ;
  wire \ap_CS_fsm_reg[5]_8 ;
  wire [1:0]\ap_CS_fsm_reg[5]_9 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm112_out;
  wire ap_NS_fsm273_out;
  wire ap_NS_fsm278_out;
  wire ap_NS_fsm3100_out;
  wire ap_NS_fsm389_out;
  wire ap_NS_fsm398_out;
  wire ap_NS_fsm4107_out;
  wire ap_block_pp0_stage2_11001;
  wire ap_block_pp0_stage2_110011;
  wire ap_block_pp0_stage2_110012;
  wire ap_block_pp0_stage2_110012124_out;
  wire ap_block_pp0_stage5_11001;
  wire ap_block_pp0_stage5_110012130_out;
  wire ap_block_state5_io;
  wire ap_block_state6_io;
  wire ap_clk;
  wire ap_condition_1231;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_rep__0_0;
  wire ap_enable_reg_pp0_iter1_reg_rep__0_1;
  wire ap_enable_reg_pp0_iter1_reg_rep__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_rep_n_0;
  wire ap_enable_reg_pp0_iter1_rep_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_rep_i_1_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_rep_0;
  wire ap_enable_reg_pp0_iter2_reg_rep__0_0;
  wire ap_enable_reg_pp0_iter2_reg_rep__0_1;
  wire ap_enable_reg_pp0_iter2_reg_rep__0_n_0;
  wire ap_enable_reg_pp0_iter2_reg_rep_n_0;
  wire ap_enable_reg_pp0_iter2_rep_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_rep_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg_i_1_n_0;
  wire [7:0]ap_phi_mux_in_a_5_phi_fu_653_p4;
  wire [7:0]ap_phi_mux_value_b_7_phi_fu_664_p4;
  wire [7:0]ap_phi_mux_value_b_8_phi_fu_642_p4;
  wire ap_phi_reg_pp0_iter2_in_a_reg_556;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[0] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[1] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[2] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[3] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[4] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[5] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[6] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[7] ;
  wire ap_phi_reg_pp0_iter2_in_b_reg_603;
  wire ap_phi_reg_pp0_iter2_in_b_reg_6030;
  wire \ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[0] ;
  wire \ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[1] ;
  wire \ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[2] ;
  wire \ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[3] ;
  wire \ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[4] ;
  wire \ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[5] ;
  wire \ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[6] ;
  wire \ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[7] ;
  wire ap_phi_reg_pp0_iter2_value_a_7_reg_568;
  wire ap_phi_reg_pp0_iter2_value_a_7_reg_5680;
  wire \ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[0] ;
  wire \ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[1] ;
  wire \ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[2] ;
  wire \ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[3] ;
  wire \ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[4] ;
  wire \ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[5] ;
  wire \ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[6] ;
  wire \ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[7] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_t_2;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire [7:0]aw_addr_1_read_reg_3599;
  wire [31:0]aw_addr_1_reg_3158;
  wire \aw_addr_1_reg_3158[19]_i_4_n_0 ;
  wire \aw_addr_1_reg_3158[19]_i_5_n_0 ;
  wire \aw_addr_1_reg_3158[19]_i_7_n_0 ;
  wire \aw_addr_1_reg_3158[23]_i_2_n_0 ;
  wire \aw_addr_1_reg_3158[23]_i_3_n_0 ;
  wire \aw_addr_1_reg_3158[23]_i_4_n_0 ;
  wire \aw_addr_1_reg_3158[23]_i_5_n_0 ;
  wire \aw_addr_1_reg_3158[27]_i_2_n_0 ;
  wire \aw_addr_1_reg_3158[27]_i_3_n_0 ;
  wire \aw_addr_1_reg_3158[27]_i_4_n_0 ;
  wire \aw_addr_1_reg_3158[27]_i_5_n_0 ;
  wire \aw_addr_1_reg_3158[31]_i_2_n_0 ;
  wire \aw_addr_1_reg_3158[31]_i_3_n_0 ;
  wire \aw_addr_1_reg_3158[31]_i_4_n_0 ;
  wire \aw_addr_1_reg_3158[31]_i_5_n_0 ;
  wire [15:0]\aw_addr_1_reg_3158_reg[15]_0 ;
  wire [0:0]\aw_addr_1_reg_3158_reg[19]_0 ;
  wire [1:0]\aw_addr_1_reg_3158_reg[19]_1 ;
  wire [0:0]\aw_addr_1_reg_3158_reg[19]_2 ;
  wire \aw_addr_1_reg_3158_reg[19]_i_1_n_0 ;
  wire \aw_addr_1_reg_3158_reg[19]_i_1_n_1 ;
  wire \aw_addr_1_reg_3158_reg[19]_i_1_n_2 ;
  wire \aw_addr_1_reg_3158_reg[19]_i_1_n_3 ;
  wire \aw_addr_1_reg_3158_reg[23]_i_1_n_0 ;
  wire \aw_addr_1_reg_3158_reg[23]_i_1_n_1 ;
  wire \aw_addr_1_reg_3158_reg[23]_i_1_n_2 ;
  wire \aw_addr_1_reg_3158_reg[23]_i_1_n_3 ;
  wire \aw_addr_1_reg_3158_reg[27]_i_1_n_0 ;
  wire \aw_addr_1_reg_3158_reg[27]_i_1_n_1 ;
  wire \aw_addr_1_reg_3158_reg[27]_i_1_n_2 ;
  wire \aw_addr_1_reg_3158_reg[27]_i_1_n_3 ;
  wire \aw_addr_1_reg_3158_reg[31]_i_1_n_1 ;
  wire \aw_addr_1_reg_3158_reg[31]_i_1_n_2 ;
  wire \aw_addr_1_reg_3158_reg[31]_i_1_n_3 ;
  wire [7:0]aw_addr_2_read_reg_3639;
  wire [31:0]aw_addr_2_reg_3164;
  wire \aw_addr_2_reg_3164[0]_i_1_n_0 ;
  wire \aw_addr_2_reg_3164[0]_i_3_n_0 ;
  wire \aw_addr_2_reg_3164[0]_i_4_n_0 ;
  wire \aw_addr_2_reg_3164[0]_i_5_n_0 ;
  wire \aw_addr_2_reg_3164[0]_i_6_n_0 ;
  wire \aw_addr_2_reg_3164[11]_i_2_n_0 ;
  wire \aw_addr_2_reg_3164[11]_i_3_n_0 ;
  wire \aw_addr_2_reg_3164[11]_i_4_n_0 ;
  wire \aw_addr_2_reg_3164[11]_i_5_n_0 ;
  wire \aw_addr_2_reg_3164[11]_i_6_n_0 ;
  wire \aw_addr_2_reg_3164[11]_i_7_n_0 ;
  wire \aw_addr_2_reg_3164[11]_i_8_n_0 ;
  wire \aw_addr_2_reg_3164[11]_i_9_n_0 ;
  wire \aw_addr_2_reg_3164[15]_i_2_n_0 ;
  wire \aw_addr_2_reg_3164[15]_i_3_n_0 ;
  wire \aw_addr_2_reg_3164[15]_i_4_n_0 ;
  wire \aw_addr_2_reg_3164[15]_i_5_n_0 ;
  wire \aw_addr_2_reg_3164[15]_i_6_n_0 ;
  wire \aw_addr_2_reg_3164[15]_i_7_n_0 ;
  wire \aw_addr_2_reg_3164[15]_i_8_n_0 ;
  wire \aw_addr_2_reg_3164[15]_i_9_n_0 ;
  wire \aw_addr_2_reg_3164[19]_i_2_n_0 ;
  wire \aw_addr_2_reg_3164[19]_i_3_n_0 ;
  wire \aw_addr_2_reg_3164[19]_i_4_n_0 ;
  wire \aw_addr_2_reg_3164[19]_i_5_n_0 ;
  wire \aw_addr_2_reg_3164[19]_i_6_n_0 ;
  wire \aw_addr_2_reg_3164[19]_i_7_n_0 ;
  wire \aw_addr_2_reg_3164[19]_i_8_n_0 ;
  wire \aw_addr_2_reg_3164[19]_i_9_n_0 ;
  wire \aw_addr_2_reg_3164[23]_i_10_n_0 ;
  wire \aw_addr_2_reg_3164[23]_i_3_n_0 ;
  wire \aw_addr_2_reg_3164[23]_i_4_n_0 ;
  wire \aw_addr_2_reg_3164[23]_i_5_n_0 ;
  wire \aw_addr_2_reg_3164[23]_i_6_n_0 ;
  wire \aw_addr_2_reg_3164[23]_i_7_n_0 ;
  wire \aw_addr_2_reg_3164[23]_i_8_n_0 ;
  wire \aw_addr_2_reg_3164[23]_i_9_n_0 ;
  wire \aw_addr_2_reg_3164[27]_i_2_n_0 ;
  wire \aw_addr_2_reg_3164[27]_i_3_n_0 ;
  wire \aw_addr_2_reg_3164[27]_i_4_n_0 ;
  wire \aw_addr_2_reg_3164[27]_i_5_n_0 ;
  wire \aw_addr_2_reg_3164[31]_i_2_n_0 ;
  wire \aw_addr_2_reg_3164[31]_i_3_n_0 ;
  wire \aw_addr_2_reg_3164[31]_i_4_n_0 ;
  wire \aw_addr_2_reg_3164[31]_i_5_n_0 ;
  wire \aw_addr_2_reg_3164[3]_i_2_n_0 ;
  wire \aw_addr_2_reg_3164[3]_i_3_n_0 ;
  wire \aw_addr_2_reg_3164[3]_i_4_n_0 ;
  wire \aw_addr_2_reg_3164[3]_i_5_n_0 ;
  wire \aw_addr_2_reg_3164[3]_i_6_n_0 ;
  wire \aw_addr_2_reg_3164[3]_i_7_n_0 ;
  wire \aw_addr_2_reg_3164[7]_i_2_n_0 ;
  wire \aw_addr_2_reg_3164[7]_i_3_n_0 ;
  wire \aw_addr_2_reg_3164[7]_i_4_n_0 ;
  wire \aw_addr_2_reg_3164[7]_i_5_n_0 ;
  wire \aw_addr_2_reg_3164[7]_i_6_n_0 ;
  wire \aw_addr_2_reg_3164[7]_i_7_n_0 ;
  wire \aw_addr_2_reg_3164[7]_i_8_n_0 ;
  wire \aw_addr_2_reg_3164[7]_i_9_n_0 ;
  wire \aw_addr_2_reg_3164_reg[0]_i_2_n_0 ;
  wire \aw_addr_2_reg_3164_reg[0]_i_2_n_1 ;
  wire \aw_addr_2_reg_3164_reg[0]_i_2_n_2 ;
  wire \aw_addr_2_reg_3164_reg[0]_i_2_n_3 ;
  wire \aw_addr_2_reg_3164_reg[11]_i_1_n_0 ;
  wire \aw_addr_2_reg_3164_reg[11]_i_1_n_1 ;
  wire \aw_addr_2_reg_3164_reg[11]_i_1_n_2 ;
  wire \aw_addr_2_reg_3164_reg[11]_i_1_n_3 ;
  wire \aw_addr_2_reg_3164_reg[15]_i_1_n_0 ;
  wire \aw_addr_2_reg_3164_reg[15]_i_1_n_1 ;
  wire \aw_addr_2_reg_3164_reg[15]_i_1_n_2 ;
  wire \aw_addr_2_reg_3164_reg[15]_i_1_n_3 ;
  wire \aw_addr_2_reg_3164_reg[19]_i_1_n_0 ;
  wire \aw_addr_2_reg_3164_reg[19]_i_1_n_1 ;
  wire \aw_addr_2_reg_3164_reg[19]_i_1_n_2 ;
  wire \aw_addr_2_reg_3164_reg[19]_i_1_n_3 ;
  wire \aw_addr_2_reg_3164_reg[23]_i_1_n_0 ;
  wire \aw_addr_2_reg_3164_reg[23]_i_1_n_1 ;
  wire \aw_addr_2_reg_3164_reg[23]_i_1_n_2 ;
  wire \aw_addr_2_reg_3164_reg[23]_i_1_n_3 ;
  wire \aw_addr_2_reg_3164_reg[23]_i_2_n_0 ;
  wire \aw_addr_2_reg_3164_reg[23]_i_2_n_1 ;
  wire \aw_addr_2_reg_3164_reg[23]_i_2_n_2 ;
  wire \aw_addr_2_reg_3164_reg[23]_i_2_n_3 ;
  wire \aw_addr_2_reg_3164_reg[27]_i_1_n_0 ;
  wire \aw_addr_2_reg_3164_reg[27]_i_1_n_1 ;
  wire \aw_addr_2_reg_3164_reg[27]_i_1_n_2 ;
  wire \aw_addr_2_reg_3164_reg[27]_i_1_n_3 ;
  wire \aw_addr_2_reg_3164_reg[31]_i_1_n_1 ;
  wire \aw_addr_2_reg_3164_reg[31]_i_1_n_2 ;
  wire \aw_addr_2_reg_3164_reg[31]_i_1_n_3 ;
  wire \aw_addr_2_reg_3164_reg[3]_i_1_n_0 ;
  wire \aw_addr_2_reg_3164_reg[3]_i_1_n_1 ;
  wire \aw_addr_2_reg_3164_reg[3]_i_1_n_2 ;
  wire \aw_addr_2_reg_3164_reg[3]_i_1_n_3 ;
  wire \aw_addr_2_reg_3164_reg[7]_i_1_n_0 ;
  wire \aw_addr_2_reg_3164_reg[7]_i_1_n_1 ;
  wire \aw_addr_2_reg_3164_reg[7]_i_1_n_2 ;
  wire \aw_addr_2_reg_3164_reg[7]_i_1_n_3 ;
  wire [7:0]aw_addr_3_read_reg_3664;
  wire [31:0]aw_addr_3_reg_3170;
  wire \aw_addr_3_reg_3170[11]_i_2_n_0 ;
  wire \aw_addr_3_reg_3170[11]_i_3_n_0 ;
  wire \aw_addr_3_reg_3170[11]_i_4_n_0 ;
  wire \aw_addr_3_reg_3170[11]_i_5_n_0 ;
  wire \aw_addr_3_reg_3170[11]_i_6_n_0 ;
  wire \aw_addr_3_reg_3170[11]_i_7_n_0 ;
  wire \aw_addr_3_reg_3170[11]_i_8_n_0 ;
  wire \aw_addr_3_reg_3170[11]_i_9_n_0 ;
  wire \aw_addr_3_reg_3170[15]_i_2_n_0 ;
  wire \aw_addr_3_reg_3170[15]_i_3_n_0 ;
  wire \aw_addr_3_reg_3170[15]_i_4_n_0 ;
  wire \aw_addr_3_reg_3170[15]_i_5_n_0 ;
  wire \aw_addr_3_reg_3170[15]_i_6_n_0 ;
  wire \aw_addr_3_reg_3170[15]_i_7_n_0 ;
  wire \aw_addr_3_reg_3170[15]_i_8_n_0 ;
  wire \aw_addr_3_reg_3170[15]_i_9_n_0 ;
  wire \aw_addr_3_reg_3170[19]_i_2_n_0 ;
  wire \aw_addr_3_reg_3170[19]_i_3_n_0 ;
  wire \aw_addr_3_reg_3170[19]_i_4_n_0 ;
  wire \aw_addr_3_reg_3170[19]_i_5_n_0 ;
  wire \aw_addr_3_reg_3170[19]_i_6_n_0 ;
  wire \aw_addr_3_reg_3170[19]_i_7_n_0 ;
  wire \aw_addr_3_reg_3170[19]_i_8_n_0 ;
  wire \aw_addr_3_reg_3170[19]_i_9_n_0 ;
  wire \aw_addr_3_reg_3170[23]_i_2_n_0 ;
  wire \aw_addr_3_reg_3170[23]_i_3_n_0 ;
  wire \aw_addr_3_reg_3170[23]_i_4_n_0 ;
  wire \aw_addr_3_reg_3170[23]_i_5_n_0 ;
  wire \aw_addr_3_reg_3170[23]_i_6_n_0 ;
  wire \aw_addr_3_reg_3170[27]_i_2_n_0 ;
  wire \aw_addr_3_reg_3170[27]_i_3_n_0 ;
  wire \aw_addr_3_reg_3170[27]_i_4_n_0 ;
  wire \aw_addr_3_reg_3170[27]_i_5_n_0 ;
  wire \aw_addr_3_reg_3170[31]_i_2_n_0 ;
  wire \aw_addr_3_reg_3170[31]_i_3_n_0 ;
  wire \aw_addr_3_reg_3170[31]_i_4_n_0 ;
  wire \aw_addr_3_reg_3170[31]_i_5_n_0 ;
  wire \aw_addr_3_reg_3170[3]_i_2_n_0 ;
  wire \aw_addr_3_reg_3170[3]_i_3_n_0 ;
  wire \aw_addr_3_reg_3170[3]_i_4_n_0 ;
  wire \aw_addr_3_reg_3170[3]_i_5_n_0 ;
  wire \aw_addr_3_reg_3170[3]_i_6_n_0 ;
  wire \aw_addr_3_reg_3170[3]_i_7_n_0 ;
  wire \aw_addr_3_reg_3170[7]_i_2_n_0 ;
  wire \aw_addr_3_reg_3170[7]_i_3_n_0 ;
  wire \aw_addr_3_reg_3170[7]_i_4_n_0 ;
  wire \aw_addr_3_reg_3170[7]_i_5_n_0 ;
  wire \aw_addr_3_reg_3170[7]_i_6_n_0 ;
  wire \aw_addr_3_reg_3170[7]_i_7_n_0 ;
  wire \aw_addr_3_reg_3170[7]_i_8_n_0 ;
  wire \aw_addr_3_reg_3170[7]_i_9_n_0 ;
  wire \aw_addr_3_reg_3170_reg[11]_i_1_n_0 ;
  wire \aw_addr_3_reg_3170_reg[11]_i_1_n_1 ;
  wire \aw_addr_3_reg_3170_reg[11]_i_1_n_2 ;
  wire \aw_addr_3_reg_3170_reg[11]_i_1_n_3 ;
  wire \aw_addr_3_reg_3170_reg[15]_i_1_n_0 ;
  wire \aw_addr_3_reg_3170_reg[15]_i_1_n_1 ;
  wire \aw_addr_3_reg_3170_reg[15]_i_1_n_2 ;
  wire \aw_addr_3_reg_3170_reg[15]_i_1_n_3 ;
  wire \aw_addr_3_reg_3170_reg[19]_i_1_n_0 ;
  wire \aw_addr_3_reg_3170_reg[19]_i_1_n_1 ;
  wire \aw_addr_3_reg_3170_reg[19]_i_1_n_2 ;
  wire \aw_addr_3_reg_3170_reg[19]_i_1_n_3 ;
  wire \aw_addr_3_reg_3170_reg[23]_i_1_n_0 ;
  wire \aw_addr_3_reg_3170_reg[23]_i_1_n_1 ;
  wire \aw_addr_3_reg_3170_reg[23]_i_1_n_2 ;
  wire \aw_addr_3_reg_3170_reg[23]_i_1_n_3 ;
  wire \aw_addr_3_reg_3170_reg[27]_i_1_n_0 ;
  wire \aw_addr_3_reg_3170_reg[27]_i_1_n_1 ;
  wire \aw_addr_3_reg_3170_reg[27]_i_1_n_2 ;
  wire \aw_addr_3_reg_3170_reg[27]_i_1_n_3 ;
  wire \aw_addr_3_reg_3170_reg[31]_i_1_n_1 ;
  wire \aw_addr_3_reg_3170_reg[31]_i_1_n_2 ;
  wire \aw_addr_3_reg_3170_reg[31]_i_1_n_3 ;
  wire \aw_addr_3_reg_3170_reg[3]_i_1_n_0 ;
  wire \aw_addr_3_reg_3170_reg[3]_i_1_n_1 ;
  wire \aw_addr_3_reg_3170_reg[3]_i_1_n_2 ;
  wire \aw_addr_3_reg_3170_reg[3]_i_1_n_3 ;
  wire \aw_addr_3_reg_3170_reg[7]_i_1_n_0 ;
  wire \aw_addr_3_reg_3170_reg[7]_i_1_n_1 ;
  wire \aw_addr_3_reg_3170_reg[7]_i_1_n_2 ;
  wire \aw_addr_3_reg_3170_reg[7]_i_1_n_3 ;
  wire [7:0]aw_addr_4_read_reg_3719;
  wire [31:0]aw_addr_4_reg_3176;
  wire \aw_addr_4_reg_3176[11]_i_2_n_0 ;
  wire \aw_addr_4_reg_3176[11]_i_3_n_0 ;
  wire \aw_addr_4_reg_3176[11]_i_4_n_0 ;
  wire \aw_addr_4_reg_3176[11]_i_5_n_0 ;
  wire \aw_addr_4_reg_3176[11]_i_6_n_0 ;
  wire \aw_addr_4_reg_3176[11]_i_7_n_0 ;
  wire \aw_addr_4_reg_3176[11]_i_8_n_0 ;
  wire \aw_addr_4_reg_3176[11]_i_9_n_0 ;
  wire \aw_addr_4_reg_3176[15]_i_2_n_0 ;
  wire \aw_addr_4_reg_3176[15]_i_3_n_0 ;
  wire \aw_addr_4_reg_3176[15]_i_4_n_0 ;
  wire \aw_addr_4_reg_3176[15]_i_5_n_0 ;
  wire \aw_addr_4_reg_3176[15]_i_6_n_0 ;
  wire \aw_addr_4_reg_3176[15]_i_7_n_0 ;
  wire \aw_addr_4_reg_3176[15]_i_8_n_0 ;
  wire \aw_addr_4_reg_3176[15]_i_9_n_0 ;
  wire \aw_addr_4_reg_3176[19]_i_2_n_0 ;
  wire \aw_addr_4_reg_3176[19]_i_3_n_0 ;
  wire \aw_addr_4_reg_3176[19]_i_4_n_0 ;
  wire \aw_addr_4_reg_3176[19]_i_5_n_0 ;
  wire \aw_addr_4_reg_3176[19]_i_6_n_0 ;
  wire \aw_addr_4_reg_3176[19]_i_7_n_0 ;
  wire \aw_addr_4_reg_3176[19]_i_8_n_0 ;
  wire \aw_addr_4_reg_3176[19]_i_9_n_0 ;
  wire \aw_addr_4_reg_3176[23]_i_2_n_0 ;
  wire \aw_addr_4_reg_3176[23]_i_3_n_0 ;
  wire \aw_addr_4_reg_3176[23]_i_4_n_0 ;
  wire \aw_addr_4_reg_3176[23]_i_5_n_0 ;
  wire \aw_addr_4_reg_3176[23]_i_6_n_0 ;
  wire \aw_addr_4_reg_3176[27]_i_2_n_0 ;
  wire \aw_addr_4_reg_3176[27]_i_3_n_0 ;
  wire \aw_addr_4_reg_3176[27]_i_4_n_0 ;
  wire \aw_addr_4_reg_3176[27]_i_5_n_0 ;
  wire \aw_addr_4_reg_3176[31]_i_2_n_0 ;
  wire \aw_addr_4_reg_3176[31]_i_3_n_0 ;
  wire \aw_addr_4_reg_3176[31]_i_4_n_0 ;
  wire \aw_addr_4_reg_3176[31]_i_5_n_0 ;
  wire \aw_addr_4_reg_3176[3]_i_2_n_0 ;
  wire \aw_addr_4_reg_3176[3]_i_3_n_0 ;
  wire \aw_addr_4_reg_3176[3]_i_4_n_0 ;
  wire \aw_addr_4_reg_3176[3]_i_5_n_0 ;
  wire \aw_addr_4_reg_3176[3]_i_6_n_0 ;
  wire \aw_addr_4_reg_3176[3]_i_7_n_0 ;
  wire \aw_addr_4_reg_3176[7]_i_2_n_0 ;
  wire \aw_addr_4_reg_3176[7]_i_3_n_0 ;
  wire \aw_addr_4_reg_3176[7]_i_4_n_0 ;
  wire \aw_addr_4_reg_3176[7]_i_5_n_0 ;
  wire \aw_addr_4_reg_3176[7]_i_6_n_0 ;
  wire \aw_addr_4_reg_3176[7]_i_7_n_0 ;
  wire \aw_addr_4_reg_3176[7]_i_8_n_0 ;
  wire \aw_addr_4_reg_3176[7]_i_9_n_0 ;
  wire \aw_addr_4_reg_3176_reg[11]_i_1_n_0 ;
  wire \aw_addr_4_reg_3176_reg[11]_i_1_n_1 ;
  wire \aw_addr_4_reg_3176_reg[11]_i_1_n_2 ;
  wire \aw_addr_4_reg_3176_reg[11]_i_1_n_3 ;
  wire \aw_addr_4_reg_3176_reg[15]_i_1_n_0 ;
  wire \aw_addr_4_reg_3176_reg[15]_i_1_n_1 ;
  wire \aw_addr_4_reg_3176_reg[15]_i_1_n_2 ;
  wire \aw_addr_4_reg_3176_reg[15]_i_1_n_3 ;
  wire \aw_addr_4_reg_3176_reg[19]_i_1_n_0 ;
  wire \aw_addr_4_reg_3176_reg[19]_i_1_n_1 ;
  wire \aw_addr_4_reg_3176_reg[19]_i_1_n_2 ;
  wire \aw_addr_4_reg_3176_reg[19]_i_1_n_3 ;
  wire \aw_addr_4_reg_3176_reg[23]_i_1_n_0 ;
  wire \aw_addr_4_reg_3176_reg[23]_i_1_n_1 ;
  wire \aw_addr_4_reg_3176_reg[23]_i_1_n_2 ;
  wire \aw_addr_4_reg_3176_reg[23]_i_1_n_3 ;
  wire \aw_addr_4_reg_3176_reg[27]_i_1_n_0 ;
  wire \aw_addr_4_reg_3176_reg[27]_i_1_n_1 ;
  wire \aw_addr_4_reg_3176_reg[27]_i_1_n_2 ;
  wire \aw_addr_4_reg_3176_reg[27]_i_1_n_3 ;
  wire \aw_addr_4_reg_3176_reg[31]_i_1_n_1 ;
  wire \aw_addr_4_reg_3176_reg[31]_i_1_n_2 ;
  wire \aw_addr_4_reg_3176_reg[31]_i_1_n_3 ;
  wire \aw_addr_4_reg_3176_reg[3]_i_1_n_0 ;
  wire \aw_addr_4_reg_3176_reg[3]_i_1_n_1 ;
  wire \aw_addr_4_reg_3176_reg[3]_i_1_n_2 ;
  wire \aw_addr_4_reg_3176_reg[3]_i_1_n_3 ;
  wire \aw_addr_4_reg_3176_reg[7]_i_1_n_0 ;
  wire \aw_addr_4_reg_3176_reg[7]_i_1_n_1 ;
  wire \aw_addr_4_reg_3176_reg[7]_i_1_n_2 ;
  wire \aw_addr_4_reg_3176_reg[7]_i_1_n_3 ;
  wire [7:0]aw_addr_5_read_reg_3764;
  wire [7:0]\aw_addr_5_read_reg_3764_reg[7]_0 ;
  wire [31:0]aw_addr_5_reg_3182;
  wire \aw_addr_5_reg_3182[11]_i_12_n_0 ;
  wire \aw_addr_5_reg_3182[11]_i_13_n_0 ;
  wire \aw_addr_5_reg_3182[11]_i_14_n_0 ;
  wire \aw_addr_5_reg_3182[11]_i_15_n_0 ;
  wire \aw_addr_5_reg_3182[11]_i_2_n_0 ;
  wire \aw_addr_5_reg_3182[11]_i_3_n_0 ;
  wire \aw_addr_5_reg_3182[11]_i_4_n_0 ;
  wire \aw_addr_5_reg_3182[11]_i_5_n_0 ;
  wire \aw_addr_5_reg_3182[11]_i_6_n_0 ;
  wire \aw_addr_5_reg_3182[11]_i_7_n_0 ;
  wire \aw_addr_5_reg_3182[11]_i_8_n_0 ;
  wire \aw_addr_5_reg_3182[11]_i_9_n_0 ;
  wire \aw_addr_5_reg_3182[15]_i_12_n_0 ;
  wire \aw_addr_5_reg_3182[15]_i_13_n_0 ;
  wire \aw_addr_5_reg_3182[15]_i_14_n_0 ;
  wire \aw_addr_5_reg_3182[15]_i_15_n_0 ;
  wire \aw_addr_5_reg_3182[15]_i_2_n_0 ;
  wire \aw_addr_5_reg_3182[15]_i_3_n_0 ;
  wire \aw_addr_5_reg_3182[15]_i_4_n_0 ;
  wire \aw_addr_5_reg_3182[15]_i_5_n_0 ;
  wire \aw_addr_5_reg_3182[15]_i_6_n_0 ;
  wire \aw_addr_5_reg_3182[15]_i_7_n_0 ;
  wire \aw_addr_5_reg_3182[15]_i_8_n_0 ;
  wire \aw_addr_5_reg_3182[15]_i_9_n_0 ;
  wire \aw_addr_5_reg_3182[19]_i_12_n_0 ;
  wire \aw_addr_5_reg_3182[19]_i_13_n_0 ;
  wire \aw_addr_5_reg_3182[19]_i_14_n_0 ;
  wire \aw_addr_5_reg_3182[19]_i_15_n_0 ;
  wire \aw_addr_5_reg_3182[19]_i_2_n_0 ;
  wire \aw_addr_5_reg_3182[19]_i_3_n_0 ;
  wire \aw_addr_5_reg_3182[19]_i_4_n_0 ;
  wire \aw_addr_5_reg_3182[19]_i_5_n_0 ;
  wire \aw_addr_5_reg_3182[19]_i_6_n_0 ;
  wire \aw_addr_5_reg_3182[19]_i_7_n_0 ;
  wire \aw_addr_5_reg_3182[19]_i_8_n_0 ;
  wire \aw_addr_5_reg_3182[19]_i_9_n_0 ;
  wire \aw_addr_5_reg_3182[23]_i_2_n_0 ;
  wire \aw_addr_5_reg_3182[23]_i_3_n_0 ;
  wire \aw_addr_5_reg_3182[23]_i_4_n_0 ;
  wire \aw_addr_5_reg_3182[23]_i_5_n_0 ;
  wire \aw_addr_5_reg_3182[23]_i_6_n_0 ;
  wire \aw_addr_5_reg_3182[23]_i_7_n_0 ;
  wire \aw_addr_5_reg_3182[27]_i_10_n_0 ;
  wire \aw_addr_5_reg_3182[27]_i_3_n_0 ;
  wire \aw_addr_5_reg_3182[27]_i_4_n_0 ;
  wire \aw_addr_5_reg_3182[27]_i_5_n_0 ;
  wire \aw_addr_5_reg_3182[27]_i_6_n_0 ;
  wire \aw_addr_5_reg_3182[27]_i_7_n_0 ;
  wire \aw_addr_5_reg_3182[27]_i_8_n_0 ;
  wire \aw_addr_5_reg_3182[27]_i_9_n_0 ;
  wire \aw_addr_5_reg_3182[31]_i_10_n_0 ;
  wire \aw_addr_5_reg_3182[31]_i_11_n_0 ;
  wire \aw_addr_5_reg_3182[31]_i_12_n_0 ;
  wire \aw_addr_5_reg_3182[31]_i_13_n_0 ;
  wire \aw_addr_5_reg_3182[31]_i_14_n_0 ;
  wire \aw_addr_5_reg_3182[31]_i_15_n_0 ;
  wire \aw_addr_5_reg_3182[31]_i_4_n_0 ;
  wire \aw_addr_5_reg_3182[31]_i_5_n_0 ;
  wire \aw_addr_5_reg_3182[31]_i_6_n_0 ;
  wire \aw_addr_5_reg_3182[31]_i_7_n_0 ;
  wire \aw_addr_5_reg_3182[31]_i_8_n_0 ;
  wire \aw_addr_5_reg_3182[31]_i_9_n_0 ;
  wire \aw_addr_5_reg_3182[3]_i_2_n_0 ;
  wire \aw_addr_5_reg_3182[3]_i_3_n_0 ;
  wire \aw_addr_5_reg_3182[3]_i_5_n_0 ;
  wire \aw_addr_5_reg_3182[3]_i_6_n_0 ;
  wire \aw_addr_5_reg_3182[3]_i_7_n_0 ;
  wire \aw_addr_5_reg_3182[3]_i_8_n_0 ;
  wire \aw_addr_5_reg_3182[3]_i_9_n_0 ;
  wire \aw_addr_5_reg_3182[7]_i_11_n_0 ;
  wire \aw_addr_5_reg_3182[7]_i_2_n_0 ;
  wire \aw_addr_5_reg_3182[7]_i_3_n_0 ;
  wire \aw_addr_5_reg_3182[7]_i_4_n_0 ;
  wire \aw_addr_5_reg_3182[7]_i_5_n_0 ;
  wire \aw_addr_5_reg_3182[7]_i_6_n_0 ;
  wire \aw_addr_5_reg_3182[7]_i_7_n_0 ;
  wire \aw_addr_5_reg_3182[7]_i_8_n_0 ;
  wire \aw_addr_5_reg_3182[7]_i_9_n_0 ;
  wire \aw_addr_5_reg_3182_reg[11]_i_10_n_0 ;
  wire \aw_addr_5_reg_3182_reg[11]_i_10_n_1 ;
  wire \aw_addr_5_reg_3182_reg[11]_i_10_n_2 ;
  wire \aw_addr_5_reg_3182_reg[11]_i_10_n_3 ;
  wire \aw_addr_5_reg_3182_reg[11]_i_11_n_0 ;
  wire \aw_addr_5_reg_3182_reg[11]_i_11_n_1 ;
  wire \aw_addr_5_reg_3182_reg[11]_i_11_n_2 ;
  wire \aw_addr_5_reg_3182_reg[11]_i_11_n_3 ;
  wire \aw_addr_5_reg_3182_reg[11]_i_1_n_0 ;
  wire \aw_addr_5_reg_3182_reg[11]_i_1_n_1 ;
  wire \aw_addr_5_reg_3182_reg[11]_i_1_n_2 ;
  wire \aw_addr_5_reg_3182_reg[11]_i_1_n_3 ;
  wire \aw_addr_5_reg_3182_reg[15]_i_10_n_0 ;
  wire \aw_addr_5_reg_3182_reg[15]_i_10_n_1 ;
  wire \aw_addr_5_reg_3182_reg[15]_i_10_n_2 ;
  wire \aw_addr_5_reg_3182_reg[15]_i_10_n_3 ;
  wire \aw_addr_5_reg_3182_reg[15]_i_11_n_0 ;
  wire \aw_addr_5_reg_3182_reg[15]_i_11_n_1 ;
  wire \aw_addr_5_reg_3182_reg[15]_i_11_n_2 ;
  wire \aw_addr_5_reg_3182_reg[15]_i_11_n_3 ;
  wire \aw_addr_5_reg_3182_reg[15]_i_1_n_0 ;
  wire \aw_addr_5_reg_3182_reg[15]_i_1_n_1 ;
  wire \aw_addr_5_reg_3182_reg[15]_i_1_n_2 ;
  wire \aw_addr_5_reg_3182_reg[15]_i_1_n_3 ;
  wire \aw_addr_5_reg_3182_reg[19]_i_10_n_0 ;
  wire \aw_addr_5_reg_3182_reg[19]_i_10_n_1 ;
  wire \aw_addr_5_reg_3182_reg[19]_i_10_n_2 ;
  wire \aw_addr_5_reg_3182_reg[19]_i_10_n_3 ;
  wire \aw_addr_5_reg_3182_reg[19]_i_11_n_0 ;
  wire \aw_addr_5_reg_3182_reg[19]_i_11_n_1 ;
  wire \aw_addr_5_reg_3182_reg[19]_i_11_n_2 ;
  wire \aw_addr_5_reg_3182_reg[19]_i_11_n_3 ;
  wire \aw_addr_5_reg_3182_reg[19]_i_1_n_0 ;
  wire \aw_addr_5_reg_3182_reg[19]_i_1_n_1 ;
  wire \aw_addr_5_reg_3182_reg[19]_i_1_n_2 ;
  wire \aw_addr_5_reg_3182_reg[19]_i_1_n_3 ;
  wire \aw_addr_5_reg_3182_reg[23]_i_1_n_0 ;
  wire \aw_addr_5_reg_3182_reg[23]_i_1_n_1 ;
  wire \aw_addr_5_reg_3182_reg[23]_i_1_n_2 ;
  wire \aw_addr_5_reg_3182_reg[23]_i_1_n_3 ;
  wire \aw_addr_5_reg_3182_reg[23]_i_8_n_0 ;
  wire \aw_addr_5_reg_3182_reg[23]_i_8_n_2 ;
  wire \aw_addr_5_reg_3182_reg[23]_i_8_n_3 ;
  wire \aw_addr_5_reg_3182_reg[27]_i_1_n_0 ;
  wire \aw_addr_5_reg_3182_reg[27]_i_1_n_1 ;
  wire \aw_addr_5_reg_3182_reg[27]_i_1_n_2 ;
  wire \aw_addr_5_reg_3182_reg[27]_i_1_n_3 ;
  wire \aw_addr_5_reg_3182_reg[27]_i_2_n_0 ;
  wire \aw_addr_5_reg_3182_reg[27]_i_2_n_1 ;
  wire \aw_addr_5_reg_3182_reg[27]_i_2_n_2 ;
  wire \aw_addr_5_reg_3182_reg[27]_i_2_n_3 ;
  wire \aw_addr_5_reg_3182_reg[31]_i_1_n_1 ;
  wire \aw_addr_5_reg_3182_reg[31]_i_1_n_2 ;
  wire \aw_addr_5_reg_3182_reg[31]_i_1_n_3 ;
  wire \aw_addr_5_reg_3182_reg[31]_i_2_n_1 ;
  wire \aw_addr_5_reg_3182_reg[31]_i_2_n_2 ;
  wire \aw_addr_5_reg_3182_reg[31]_i_2_n_3 ;
  wire \aw_addr_5_reg_3182_reg[31]_i_3_n_0 ;
  wire \aw_addr_5_reg_3182_reg[31]_i_3_n_1 ;
  wire \aw_addr_5_reg_3182_reg[31]_i_3_n_2 ;
  wire \aw_addr_5_reg_3182_reg[31]_i_3_n_3 ;
  wire \aw_addr_5_reg_3182_reg[3]_i_1_n_0 ;
  wire \aw_addr_5_reg_3182_reg[3]_i_1_n_1 ;
  wire \aw_addr_5_reg_3182_reg[3]_i_1_n_2 ;
  wire \aw_addr_5_reg_3182_reg[3]_i_1_n_3 ;
  wire \aw_addr_5_reg_3182_reg[7]_i_10_n_0 ;
  wire \aw_addr_5_reg_3182_reg[7]_i_10_n_1 ;
  wire \aw_addr_5_reg_3182_reg[7]_i_10_n_2 ;
  wire \aw_addr_5_reg_3182_reg[7]_i_10_n_3 ;
  wire \aw_addr_5_reg_3182_reg[7]_i_1_n_0 ;
  wire \aw_addr_5_reg_3182_reg[7]_i_1_n_1 ;
  wire \aw_addr_5_reg_3182_reg[7]_i_1_n_2 ;
  wire \aw_addr_5_reg_3182_reg[7]_i_1_n_3 ;
  wire [7:0]aw_addr_read_reg_3554;
  wire [31:0]aw_addr_reg_3148;
  wire \aw_addr_reg_3148[11]_i_10_n_0 ;
  wire \aw_addr_reg_3148[11]_i_11_n_0 ;
  wire \aw_addr_reg_3148[11]_i_12_n_0 ;
  wire \aw_addr_reg_3148[11]_i_13_n_0 ;
  wire \aw_addr_reg_3148[11]_i_2_n_0 ;
  wire \aw_addr_reg_3148[11]_i_3_n_0 ;
  wire \aw_addr_reg_3148[11]_i_4_n_0 ;
  wire \aw_addr_reg_3148[11]_i_5_n_0 ;
  wire \aw_addr_reg_3148[11]_i_6_n_0 ;
  wire \aw_addr_reg_3148[11]_i_7_n_0 ;
  wire \aw_addr_reg_3148[11]_i_8_n_0 ;
  wire \aw_addr_reg_3148[11]_i_9_n_0 ;
  wire \aw_addr_reg_3148[15]_i_10_n_0 ;
  wire \aw_addr_reg_3148[15]_i_11_n_0 ;
  wire \aw_addr_reg_3148[15]_i_12_n_0 ;
  wire \aw_addr_reg_3148[15]_i_13_n_0 ;
  wire \aw_addr_reg_3148[15]_i_2_n_0 ;
  wire \aw_addr_reg_3148[15]_i_3_n_0 ;
  wire \aw_addr_reg_3148[15]_i_4_n_0 ;
  wire \aw_addr_reg_3148[15]_i_5_n_0 ;
  wire \aw_addr_reg_3148[15]_i_6_n_0 ;
  wire \aw_addr_reg_3148[15]_i_7_n_0 ;
  wire \aw_addr_reg_3148[15]_i_8_n_0 ;
  wire \aw_addr_reg_3148[15]_i_9_n_0 ;
  wire \aw_addr_reg_3148[19]_i_10_n_0 ;
  wire \aw_addr_reg_3148[19]_i_11_n_0 ;
  wire \aw_addr_reg_3148[19]_i_12_n_0 ;
  wire \aw_addr_reg_3148[19]_i_13_n_0 ;
  wire \aw_addr_reg_3148[19]_i_14_n_0 ;
  wire \aw_addr_reg_3148[19]_i_3_n_0 ;
  wire \aw_addr_reg_3148[19]_i_4_n_0 ;
  wire \aw_addr_reg_3148[19]_i_5_n_0 ;
  wire \aw_addr_reg_3148[19]_i_6_n_0 ;
  wire \aw_addr_reg_3148[19]_i_7_n_0 ;
  wire \aw_addr_reg_3148[19]_i_8_n_0 ;
  wire \aw_addr_reg_3148[19]_i_9_n_0 ;
  wire \aw_addr_reg_3148[23]_i_6_n_0 ;
  wire \aw_addr_reg_3148[23]_i_7_n_0 ;
  wire \aw_addr_reg_3148[23]_i_8_n_0 ;
  wire \aw_addr_reg_3148[23]_i_9_n_0 ;
  wire \aw_addr_reg_3148[27]_i_6_n_0 ;
  wire \aw_addr_reg_3148[27]_i_7_n_0 ;
  wire \aw_addr_reg_3148[27]_i_8_n_0 ;
  wire \aw_addr_reg_3148[27]_i_9_n_0 ;
  wire \aw_addr_reg_3148[31]_i_5_n_0 ;
  wire \aw_addr_reg_3148[31]_i_6_n_0 ;
  wire \aw_addr_reg_3148[31]_i_7_n_0 ;
  wire \aw_addr_reg_3148[31]_i_8_n_0 ;
  wire \aw_addr_reg_3148[3]_i_10_n_0 ;
  wire \aw_addr_reg_3148[3]_i_11_n_0 ;
  wire \aw_addr_reg_3148[3]_i_2_n_0 ;
  wire \aw_addr_reg_3148[3]_i_3_n_0 ;
  wire \aw_addr_reg_3148[3]_i_4_n_0 ;
  wire \aw_addr_reg_3148[3]_i_5_n_0 ;
  wire \aw_addr_reg_3148[3]_i_6_n_0 ;
  wire \aw_addr_reg_3148[3]_i_7_n_0 ;
  wire \aw_addr_reg_3148[3]_i_8_n_0 ;
  wire \aw_addr_reg_3148[3]_i_9_n_0 ;
  wire \aw_addr_reg_3148[7]_i_10_n_0 ;
  wire \aw_addr_reg_3148[7]_i_11_n_0 ;
  wire \aw_addr_reg_3148[7]_i_12_n_0 ;
  wire \aw_addr_reg_3148[7]_i_13_n_0 ;
  wire \aw_addr_reg_3148[7]_i_2_n_0 ;
  wire \aw_addr_reg_3148[7]_i_3_n_0 ;
  wire \aw_addr_reg_3148[7]_i_4_n_0 ;
  wire \aw_addr_reg_3148[7]_i_5_n_0 ;
  wire \aw_addr_reg_3148[7]_i_6_n_0 ;
  wire \aw_addr_reg_3148[7]_i_7_n_0 ;
  wire \aw_addr_reg_3148[7]_i_8_n_0 ;
  wire \aw_addr_reg_3148[7]_i_9_n_0 ;
  wire \aw_addr_reg_3148_reg[11]_i_1_n_0 ;
  wire \aw_addr_reg_3148_reg[11]_i_1_n_1 ;
  wire \aw_addr_reg_3148_reg[11]_i_1_n_2 ;
  wire \aw_addr_reg_3148_reg[11]_i_1_n_3 ;
  wire \aw_addr_reg_3148_reg[15]_i_1_n_0 ;
  wire \aw_addr_reg_3148_reg[15]_i_1_n_1 ;
  wire \aw_addr_reg_3148_reg[15]_i_1_n_2 ;
  wire \aw_addr_reg_3148_reg[15]_i_1_n_3 ;
  wire [0:0]\aw_addr_reg_3148_reg[19]_0 ;
  wire \aw_addr_reg_3148_reg[19]_i_1_n_0 ;
  wire \aw_addr_reg_3148_reg[19]_i_1_n_1 ;
  wire \aw_addr_reg_3148_reg[19]_i_1_n_2 ;
  wire \aw_addr_reg_3148_reg[19]_i_1_n_3 ;
  wire [3:0]\aw_addr_reg_3148_reg[23]_0 ;
  wire \aw_addr_reg_3148_reg[23]_i_1_n_0 ;
  wire \aw_addr_reg_3148_reg[23]_i_1_n_1 ;
  wire \aw_addr_reg_3148_reg[23]_i_1_n_2 ;
  wire \aw_addr_reg_3148_reg[23]_i_1_n_3 ;
  wire [3:0]\aw_addr_reg_3148_reg[27]_0 ;
  wire \aw_addr_reg_3148_reg[27]_i_1_n_0 ;
  wire \aw_addr_reg_3148_reg[27]_i_1_n_1 ;
  wire \aw_addr_reg_3148_reg[27]_i_1_n_2 ;
  wire \aw_addr_reg_3148_reg[27]_i_1_n_3 ;
  wire [2:0]\aw_addr_reg_3148_reg[31]_0 ;
  wire [31:0]\aw_addr_reg_3148_reg[31]_1 ;
  wire \aw_addr_reg_3148_reg[31]_i_1_n_1 ;
  wire \aw_addr_reg_3148_reg[31]_i_1_n_2 ;
  wire \aw_addr_reg_3148_reg[31]_i_1_n_3 ;
  wire \aw_addr_reg_3148_reg[3]_i_1_n_0 ;
  wire \aw_addr_reg_3148_reg[3]_i_1_n_1 ;
  wire \aw_addr_reg_3148_reg[3]_i_1_n_2 ;
  wire \aw_addr_reg_3148_reg[3]_i_1_n_3 ;
  wire \aw_addr_reg_3148_reg[7]_i_1_n_0 ;
  wire \aw_addr_reg_3148_reg[7]_i_1_n_1 ;
  wire \aw_addr_reg_3148_reg[7]_i_1_n_2 ;
  wire \aw_addr_reg_3148_reg[7]_i_1_n_3 ;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire [7:0]bi_addr_1_read_reg_3669;
  wire [31:0]bi_addr_1_reg_3309;
  wire \bi_addr_1_reg_3309[11]_i_10_n_0 ;
  wire \bi_addr_1_reg_3309[11]_i_11_n_0 ;
  wire \bi_addr_1_reg_3309[11]_i_12_n_0 ;
  wire \bi_addr_1_reg_3309[11]_i_13_n_0 ;
  wire \bi_addr_1_reg_3309[11]_i_2_n_0 ;
  wire \bi_addr_1_reg_3309[11]_i_3_n_0 ;
  wire \bi_addr_1_reg_3309[11]_i_4_n_0 ;
  wire \bi_addr_1_reg_3309[11]_i_5_n_0 ;
  wire \bi_addr_1_reg_3309[11]_i_6_n_0 ;
  wire \bi_addr_1_reg_3309[11]_i_7_n_0 ;
  wire \bi_addr_1_reg_3309[11]_i_8_n_0 ;
  wire \bi_addr_1_reg_3309[11]_i_9_n_0 ;
  wire \bi_addr_1_reg_3309[15]_i_10_n_0 ;
  wire \bi_addr_1_reg_3309[15]_i_11_n_0 ;
  wire \bi_addr_1_reg_3309[15]_i_12_n_0 ;
  wire \bi_addr_1_reg_3309[15]_i_13_n_0 ;
  wire \bi_addr_1_reg_3309[15]_i_2_n_0 ;
  wire \bi_addr_1_reg_3309[15]_i_3_n_0 ;
  wire \bi_addr_1_reg_3309[15]_i_4_n_0 ;
  wire \bi_addr_1_reg_3309[15]_i_5_n_0 ;
  wire \bi_addr_1_reg_3309[15]_i_6_n_0 ;
  wire \bi_addr_1_reg_3309[15]_i_7_n_0 ;
  wire \bi_addr_1_reg_3309[15]_i_8_n_0 ;
  wire \bi_addr_1_reg_3309[15]_i_9_n_0 ;
  wire \bi_addr_1_reg_3309[19]_i_10_n_0 ;
  wire \bi_addr_1_reg_3309[19]_i_11_n_0 ;
  wire \bi_addr_1_reg_3309[19]_i_12_n_0 ;
  wire \bi_addr_1_reg_3309[19]_i_13_n_0 ;
  wire \bi_addr_1_reg_3309[19]_i_14_n_0 ;
  wire \bi_addr_1_reg_3309[19]_i_15_n_0 ;
  wire \bi_addr_1_reg_3309[19]_i_2_n_0 ;
  wire \bi_addr_1_reg_3309[19]_i_3_n_0 ;
  wire \bi_addr_1_reg_3309[19]_i_4_n_0 ;
  wire \bi_addr_1_reg_3309[19]_i_5_n_0 ;
  wire \bi_addr_1_reg_3309[19]_i_6_n_0 ;
  wire \bi_addr_1_reg_3309[19]_i_7_n_0 ;
  wire \bi_addr_1_reg_3309[19]_i_8_n_0 ;
  wire \bi_addr_1_reg_3309[19]_i_9_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_10_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_11_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_12_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_13_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_14_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_15_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_16_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_17_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_18_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_19_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_20_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_21_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_2_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_3_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_4_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_5_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_6_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_7_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_8_n_0 ;
  wire \bi_addr_1_reg_3309[23]_i_9_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_10_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_11_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_12_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_13_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_14_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_15_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_16_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_17_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_18_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_19_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_20_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_21_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_2_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_3_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_4_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_5_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_6_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_7_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_8_n_0 ;
  wire \bi_addr_1_reg_3309[27]_i_9_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_10_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_11_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_12_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_13_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_14_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_15_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_16_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_17_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_18_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_19_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_20_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_2_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_3_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_4_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_5_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_6_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_7_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_8_n_0 ;
  wire \bi_addr_1_reg_3309[31]_i_9_n_0 ;
  wire \bi_addr_1_reg_3309[3]_i_2_n_0 ;
  wire \bi_addr_1_reg_3309[3]_i_3_n_0 ;
  wire \bi_addr_1_reg_3309[3]_i_4_n_0 ;
  wire \bi_addr_1_reg_3309[3]_i_5_n_0 ;
  wire \bi_addr_1_reg_3309[3]_i_6_n_0 ;
  wire \bi_addr_1_reg_3309[3]_i_7_n_0 ;
  wire \bi_addr_1_reg_3309[3]_i_8_n_0 ;
  wire \bi_addr_1_reg_3309[3]_i_9_n_0 ;
  wire \bi_addr_1_reg_3309[7]_i_10_n_0 ;
  wire \bi_addr_1_reg_3309[7]_i_11_n_0 ;
  wire \bi_addr_1_reg_3309[7]_i_12_n_0 ;
  wire \bi_addr_1_reg_3309[7]_i_13_n_0 ;
  wire \bi_addr_1_reg_3309[7]_i_2_n_0 ;
  wire \bi_addr_1_reg_3309[7]_i_3_n_0 ;
  wire \bi_addr_1_reg_3309[7]_i_4_n_0 ;
  wire \bi_addr_1_reg_3309[7]_i_5_n_0 ;
  wire \bi_addr_1_reg_3309[7]_i_6_n_0 ;
  wire \bi_addr_1_reg_3309[7]_i_7_n_0 ;
  wire \bi_addr_1_reg_3309[7]_i_8_n_0 ;
  wire \bi_addr_1_reg_3309[7]_i_9_n_0 ;
  wire \bi_addr_1_reg_3309_reg[11]_i_1_n_0 ;
  wire \bi_addr_1_reg_3309_reg[11]_i_1_n_1 ;
  wire \bi_addr_1_reg_3309_reg[11]_i_1_n_2 ;
  wire \bi_addr_1_reg_3309_reg[11]_i_1_n_3 ;
  wire \bi_addr_1_reg_3309_reg[15]_i_1_n_0 ;
  wire \bi_addr_1_reg_3309_reg[15]_i_1_n_1 ;
  wire \bi_addr_1_reg_3309_reg[15]_i_1_n_2 ;
  wire \bi_addr_1_reg_3309_reg[15]_i_1_n_3 ;
  wire \bi_addr_1_reg_3309_reg[19]_i_1_n_0 ;
  wire \bi_addr_1_reg_3309_reg[19]_i_1_n_1 ;
  wire \bi_addr_1_reg_3309_reg[19]_i_1_n_2 ;
  wire \bi_addr_1_reg_3309_reg[19]_i_1_n_3 ;
  wire \bi_addr_1_reg_3309_reg[23]_i_1_n_0 ;
  wire \bi_addr_1_reg_3309_reg[23]_i_1_n_1 ;
  wire \bi_addr_1_reg_3309_reg[23]_i_1_n_2 ;
  wire \bi_addr_1_reg_3309_reg[23]_i_1_n_3 ;
  wire \bi_addr_1_reg_3309_reg[27]_i_1_n_0 ;
  wire \bi_addr_1_reg_3309_reg[27]_i_1_n_1 ;
  wire \bi_addr_1_reg_3309_reg[27]_i_1_n_2 ;
  wire \bi_addr_1_reg_3309_reg[27]_i_1_n_3 ;
  wire \bi_addr_1_reg_3309_reg[31]_i_1_n_1 ;
  wire \bi_addr_1_reg_3309_reg[31]_i_1_n_2 ;
  wire \bi_addr_1_reg_3309_reg[31]_i_1_n_3 ;
  wire \bi_addr_1_reg_3309_reg[3]_i_1_n_0 ;
  wire \bi_addr_1_reg_3309_reg[3]_i_1_n_1 ;
  wire \bi_addr_1_reg_3309_reg[3]_i_1_n_2 ;
  wire \bi_addr_1_reg_3309_reg[3]_i_1_n_3 ;
  wire \bi_addr_1_reg_3309_reg[7]_i_1_n_0 ;
  wire \bi_addr_1_reg_3309_reg[7]_i_1_n_1 ;
  wire \bi_addr_1_reg_3309_reg[7]_i_1_n_2 ;
  wire \bi_addr_1_reg_3309_reg[7]_i_1_n_3 ;
  wire [7:0]bi_addr_2_read_reg_3724;
  wire [31:0]bi_addr_2_reg_3345;
  wire \bi_addr_2_reg_3345[12]_i_2_n_0 ;
  wire \bi_addr_2_reg_3345[12]_i_3_n_0 ;
  wire \bi_addr_2_reg_3345[12]_i_4_n_0 ;
  wire \bi_addr_2_reg_3345[12]_i_5_n_0 ;
  wire \bi_addr_2_reg_3345[12]_i_6_n_0 ;
  wire \bi_addr_2_reg_3345[12]_i_7_n_0 ;
  wire \bi_addr_2_reg_3345[12]_i_8_n_0 ;
  wire \bi_addr_2_reg_3345[12]_i_9_n_0 ;
  wire \bi_addr_2_reg_3345[16]_i_2_n_0 ;
  wire \bi_addr_2_reg_3345[16]_i_3_n_0 ;
  wire \bi_addr_2_reg_3345[16]_i_4_n_0 ;
  wire \bi_addr_2_reg_3345[16]_i_5_n_0 ;
  wire \bi_addr_2_reg_3345[16]_i_6_n_0 ;
  wire \bi_addr_2_reg_3345[16]_i_7_n_0 ;
  wire \bi_addr_2_reg_3345[16]_i_8_n_0 ;
  wire \bi_addr_2_reg_3345[16]_i_9_n_0 ;
  wire \bi_addr_2_reg_3345[20]_i_2_n_0 ;
  wire \bi_addr_2_reg_3345[20]_i_3_n_0 ;
  wire \bi_addr_2_reg_3345[20]_i_4_n_0 ;
  wire \bi_addr_2_reg_3345[20]_i_5_n_0 ;
  wire \bi_addr_2_reg_3345[20]_i_6_n_0 ;
  wire \bi_addr_2_reg_3345[20]_i_7_n_0 ;
  wire \bi_addr_2_reg_3345[20]_i_8_n_0 ;
  wire \bi_addr_2_reg_3345[24]_i_2_n_0 ;
  wire \bi_addr_2_reg_3345[24]_i_3_n_0 ;
  wire \bi_addr_2_reg_3345[24]_i_4_n_0 ;
  wire \bi_addr_2_reg_3345[24]_i_5_n_0 ;
  wire \bi_addr_2_reg_3345[28]_i_2_n_0 ;
  wire \bi_addr_2_reg_3345[28]_i_3_n_0 ;
  wire \bi_addr_2_reg_3345[28]_i_4_n_0 ;
  wire \bi_addr_2_reg_3345[28]_i_5_n_0 ;
  wire \bi_addr_2_reg_3345[31]_i_2_n_0 ;
  wire \bi_addr_2_reg_3345[31]_i_3_n_0 ;
  wire \bi_addr_2_reg_3345[31]_i_4_n_0 ;
  wire \bi_addr_2_reg_3345[4]_i_2_n_0 ;
  wire \bi_addr_2_reg_3345[4]_i_3_n_0 ;
  wire \bi_addr_2_reg_3345[4]_i_4_n_0 ;
  wire \bi_addr_2_reg_3345[4]_i_5_n_0 ;
  wire \bi_addr_2_reg_3345[4]_i_6_n_0 ;
  wire \bi_addr_2_reg_3345[4]_i_7_n_0 ;
  wire \bi_addr_2_reg_3345[4]_i_8_n_0 ;
  wire \bi_addr_2_reg_3345[8]_i_2_n_0 ;
  wire \bi_addr_2_reg_3345[8]_i_3_n_0 ;
  wire \bi_addr_2_reg_3345[8]_i_4_n_0 ;
  wire \bi_addr_2_reg_3345[8]_i_5_n_0 ;
  wire \bi_addr_2_reg_3345[8]_i_6_n_0 ;
  wire \bi_addr_2_reg_3345[8]_i_7_n_0 ;
  wire \bi_addr_2_reg_3345[8]_i_8_n_0 ;
  wire \bi_addr_2_reg_3345[8]_i_9_n_0 ;
  wire \bi_addr_2_reg_3345_reg[12]_i_10_n_0 ;
  wire \bi_addr_2_reg_3345_reg[12]_i_10_n_1 ;
  wire \bi_addr_2_reg_3345_reg[12]_i_10_n_2 ;
  wire \bi_addr_2_reg_3345_reg[12]_i_10_n_3 ;
  wire \bi_addr_2_reg_3345_reg[12]_i_1_n_0 ;
  wire \bi_addr_2_reg_3345_reg[12]_i_1_n_1 ;
  wire \bi_addr_2_reg_3345_reg[12]_i_1_n_2 ;
  wire \bi_addr_2_reg_3345_reg[12]_i_1_n_3 ;
  wire \bi_addr_2_reg_3345_reg[16]_i_10_n_0 ;
  wire \bi_addr_2_reg_3345_reg[16]_i_10_n_1 ;
  wire \bi_addr_2_reg_3345_reg[16]_i_10_n_2 ;
  wire \bi_addr_2_reg_3345_reg[16]_i_10_n_3 ;
  wire \bi_addr_2_reg_3345_reg[16]_i_1_n_0 ;
  wire \bi_addr_2_reg_3345_reg[16]_i_1_n_1 ;
  wire \bi_addr_2_reg_3345_reg[16]_i_1_n_2 ;
  wire \bi_addr_2_reg_3345_reg[16]_i_1_n_3 ;
  wire \bi_addr_2_reg_3345_reg[20]_i_1_n_0 ;
  wire \bi_addr_2_reg_3345_reg[20]_i_1_n_1 ;
  wire \bi_addr_2_reg_3345_reg[20]_i_1_n_2 ;
  wire \bi_addr_2_reg_3345_reg[20]_i_1_n_3 ;
  wire \bi_addr_2_reg_3345_reg[20]_i_9_n_2 ;
  wire \bi_addr_2_reg_3345_reg[20]_i_9_n_3 ;
  wire \bi_addr_2_reg_3345_reg[24]_i_1_n_0 ;
  wire \bi_addr_2_reg_3345_reg[24]_i_1_n_1 ;
  wire \bi_addr_2_reg_3345_reg[24]_i_1_n_2 ;
  wire \bi_addr_2_reg_3345_reg[24]_i_1_n_3 ;
  wire \bi_addr_2_reg_3345_reg[28]_i_1_n_0 ;
  wire \bi_addr_2_reg_3345_reg[28]_i_1_n_1 ;
  wire \bi_addr_2_reg_3345_reg[28]_i_1_n_2 ;
  wire \bi_addr_2_reg_3345_reg[28]_i_1_n_3 ;
  wire \bi_addr_2_reg_3345_reg[31]_i_1_n_2 ;
  wire \bi_addr_2_reg_3345_reg[31]_i_1_n_3 ;
  wire \bi_addr_2_reg_3345_reg[4]_i_1_n_0 ;
  wire \bi_addr_2_reg_3345_reg[4]_i_1_n_1 ;
  wire \bi_addr_2_reg_3345_reg[4]_i_1_n_2 ;
  wire \bi_addr_2_reg_3345_reg[4]_i_1_n_3 ;
  wire \bi_addr_2_reg_3345_reg[4]_i_9_n_0 ;
  wire \bi_addr_2_reg_3345_reg[4]_i_9_n_1 ;
  wire \bi_addr_2_reg_3345_reg[4]_i_9_n_2 ;
  wire \bi_addr_2_reg_3345_reg[4]_i_9_n_3 ;
  wire \bi_addr_2_reg_3345_reg[8]_i_10_n_0 ;
  wire \bi_addr_2_reg_3345_reg[8]_i_10_n_1 ;
  wire \bi_addr_2_reg_3345_reg[8]_i_10_n_2 ;
  wire \bi_addr_2_reg_3345_reg[8]_i_10_n_3 ;
  wire \bi_addr_2_reg_3345_reg[8]_i_1_n_0 ;
  wire \bi_addr_2_reg_3345_reg[8]_i_1_n_1 ;
  wire \bi_addr_2_reg_3345_reg[8]_i_1_n_2 ;
  wire \bi_addr_2_reg_3345_reg[8]_i_1_n_3 ;
  wire [7:0]bi_addr_3_read_reg_3769;
  wire [31:0]bi_addr_3_reg_3396;
  wire \bi_addr_3_reg_3396[0]_i_1_n_0 ;
  wire \bi_addr_3_reg_3396[12]_i_2_n_0 ;
  wire \bi_addr_3_reg_3396[12]_i_3_n_0 ;
  wire \bi_addr_3_reg_3396[12]_i_4_n_0 ;
  wire \bi_addr_3_reg_3396[12]_i_5_n_0 ;
  wire \bi_addr_3_reg_3396[12]_i_6_n_0 ;
  wire \bi_addr_3_reg_3396[12]_i_7_n_0 ;
  wire \bi_addr_3_reg_3396[12]_i_8_n_0 ;
  wire \bi_addr_3_reg_3396[12]_i_9_n_0 ;
  wire \bi_addr_3_reg_3396[16]_i_2_n_0 ;
  wire \bi_addr_3_reg_3396[16]_i_3_n_0 ;
  wire \bi_addr_3_reg_3396[16]_i_4_n_0 ;
  wire \bi_addr_3_reg_3396[16]_i_5_n_0 ;
  wire \bi_addr_3_reg_3396[16]_i_6_n_0 ;
  wire \bi_addr_3_reg_3396[16]_i_7_n_0 ;
  wire \bi_addr_3_reg_3396[16]_i_8_n_0 ;
  wire \bi_addr_3_reg_3396[16]_i_9_n_0 ;
  wire \bi_addr_3_reg_3396[20]_i_2_n_0 ;
  wire \bi_addr_3_reg_3396[20]_i_3_n_0 ;
  wire \bi_addr_3_reg_3396[20]_i_4_n_0 ;
  wire \bi_addr_3_reg_3396[20]_i_5_n_0 ;
  wire \bi_addr_3_reg_3396[20]_i_6_n_0 ;
  wire \bi_addr_3_reg_3396[20]_i_7_n_0 ;
  wire \bi_addr_3_reg_3396[20]_i_8_n_0 ;
  wire \bi_addr_3_reg_3396[24]_i_2_n_0 ;
  wire \bi_addr_3_reg_3396[24]_i_3_n_0 ;
  wire \bi_addr_3_reg_3396[24]_i_4_n_0 ;
  wire \bi_addr_3_reg_3396[24]_i_5_n_0 ;
  wire \bi_addr_3_reg_3396[28]_i_2_n_0 ;
  wire \bi_addr_3_reg_3396[28]_i_3_n_0 ;
  wire \bi_addr_3_reg_3396[28]_i_4_n_0 ;
  wire \bi_addr_3_reg_3396[28]_i_5_n_0 ;
  wire \bi_addr_3_reg_3396[31]_i_2_n_0 ;
  wire \bi_addr_3_reg_3396[31]_i_3_n_0 ;
  wire \bi_addr_3_reg_3396[31]_i_4_n_0 ;
  wire \bi_addr_3_reg_3396[4]_i_2_n_0 ;
  wire \bi_addr_3_reg_3396[4]_i_3_n_0 ;
  wire \bi_addr_3_reg_3396[4]_i_4_n_0 ;
  wire \bi_addr_3_reg_3396[4]_i_5_n_0 ;
  wire \bi_addr_3_reg_3396[4]_i_6_n_0 ;
  wire \bi_addr_3_reg_3396[4]_i_7_n_0 ;
  wire \bi_addr_3_reg_3396[4]_i_8_n_0 ;
  wire \bi_addr_3_reg_3396[8]_i_2_n_0 ;
  wire \bi_addr_3_reg_3396[8]_i_3_n_0 ;
  wire \bi_addr_3_reg_3396[8]_i_4_n_0 ;
  wire \bi_addr_3_reg_3396[8]_i_5_n_0 ;
  wire \bi_addr_3_reg_3396[8]_i_6_n_0 ;
  wire \bi_addr_3_reg_3396[8]_i_7_n_0 ;
  wire \bi_addr_3_reg_3396[8]_i_8_n_0 ;
  wire \bi_addr_3_reg_3396[8]_i_9_n_0 ;
  wire \bi_addr_3_reg_3396_reg[12]_i_10_n_0 ;
  wire \bi_addr_3_reg_3396_reg[12]_i_10_n_1 ;
  wire \bi_addr_3_reg_3396_reg[12]_i_10_n_2 ;
  wire \bi_addr_3_reg_3396_reg[12]_i_10_n_3 ;
  wire \bi_addr_3_reg_3396_reg[12]_i_1_n_0 ;
  wire \bi_addr_3_reg_3396_reg[12]_i_1_n_1 ;
  wire \bi_addr_3_reg_3396_reg[12]_i_1_n_2 ;
  wire \bi_addr_3_reg_3396_reg[12]_i_1_n_3 ;
  wire \bi_addr_3_reg_3396_reg[16]_i_10_n_0 ;
  wire \bi_addr_3_reg_3396_reg[16]_i_10_n_1 ;
  wire \bi_addr_3_reg_3396_reg[16]_i_10_n_2 ;
  wire \bi_addr_3_reg_3396_reg[16]_i_10_n_3 ;
  wire \bi_addr_3_reg_3396_reg[16]_i_1_n_0 ;
  wire \bi_addr_3_reg_3396_reg[16]_i_1_n_1 ;
  wire \bi_addr_3_reg_3396_reg[16]_i_1_n_2 ;
  wire \bi_addr_3_reg_3396_reg[16]_i_1_n_3 ;
  wire \bi_addr_3_reg_3396_reg[20]_i_10_n_0 ;
  wire \bi_addr_3_reg_3396_reg[20]_i_10_n_1 ;
  wire \bi_addr_3_reg_3396_reg[20]_i_10_n_2 ;
  wire \bi_addr_3_reg_3396_reg[20]_i_10_n_3 ;
  wire \bi_addr_3_reg_3396_reg[20]_i_1_n_0 ;
  wire \bi_addr_3_reg_3396_reg[20]_i_1_n_1 ;
  wire \bi_addr_3_reg_3396_reg[20]_i_1_n_2 ;
  wire \bi_addr_3_reg_3396_reg[20]_i_1_n_3 ;
  wire \bi_addr_3_reg_3396_reg[24]_i_1_n_0 ;
  wire \bi_addr_3_reg_3396_reg[24]_i_1_n_1 ;
  wire \bi_addr_3_reg_3396_reg[24]_i_1_n_2 ;
  wire \bi_addr_3_reg_3396_reg[24]_i_1_n_3 ;
  wire \bi_addr_3_reg_3396_reg[28]_i_1_n_0 ;
  wire \bi_addr_3_reg_3396_reg[28]_i_1_n_1 ;
  wire \bi_addr_3_reg_3396_reg[28]_i_1_n_2 ;
  wire \bi_addr_3_reg_3396_reg[28]_i_1_n_3 ;
  wire \bi_addr_3_reg_3396_reg[31]_i_1_n_2 ;
  wire \bi_addr_3_reg_3396_reg[31]_i_1_n_3 ;
  wire \bi_addr_3_reg_3396_reg[4]_i_1_n_0 ;
  wire \bi_addr_3_reg_3396_reg[4]_i_1_n_1 ;
  wire \bi_addr_3_reg_3396_reg[4]_i_1_n_2 ;
  wire \bi_addr_3_reg_3396_reg[4]_i_1_n_3 ;
  wire \bi_addr_3_reg_3396_reg[8]_i_10_n_0 ;
  wire \bi_addr_3_reg_3396_reg[8]_i_10_n_1 ;
  wire \bi_addr_3_reg_3396_reg[8]_i_10_n_2 ;
  wire \bi_addr_3_reg_3396_reg[8]_i_10_n_3 ;
  wire \bi_addr_3_reg_3396_reg[8]_i_1_n_0 ;
  wire \bi_addr_3_reg_3396_reg[8]_i_1_n_1 ;
  wire \bi_addr_3_reg_3396_reg[8]_i_1_n_2 ;
  wire \bi_addr_3_reg_3396_reg[8]_i_1_n_3 ;
  wire [7:0]bi_addr_4_read_reg_3824;
  wire [7:0]\bi_addr_4_read_reg_3824_reg[7]_0 ;
  wire [31:0]bi_addr_4_reg_3432;
  wire \bi_addr_4_reg_3432[12]_i_2_n_0 ;
  wire \bi_addr_4_reg_3432[12]_i_3_n_0 ;
  wire \bi_addr_4_reg_3432[12]_i_4_n_0 ;
  wire \bi_addr_4_reg_3432[12]_i_5_n_0 ;
  wire \bi_addr_4_reg_3432[12]_i_6_n_0 ;
  wire \bi_addr_4_reg_3432[12]_i_7_n_0 ;
  wire \bi_addr_4_reg_3432[12]_i_8_n_0 ;
  wire \bi_addr_4_reg_3432[12]_i_9_n_0 ;
  wire \bi_addr_4_reg_3432[16]_i_2_n_0 ;
  wire \bi_addr_4_reg_3432[16]_i_3_n_0 ;
  wire \bi_addr_4_reg_3432[16]_i_4_n_0 ;
  wire \bi_addr_4_reg_3432[16]_i_5_n_0 ;
  wire \bi_addr_4_reg_3432[16]_i_6_n_0 ;
  wire \bi_addr_4_reg_3432[16]_i_7_n_0 ;
  wire \bi_addr_4_reg_3432[16]_i_8_n_0 ;
  wire \bi_addr_4_reg_3432[16]_i_9_n_0 ;
  wire \bi_addr_4_reg_3432[20]_i_2_n_0 ;
  wire \bi_addr_4_reg_3432[20]_i_3_n_0 ;
  wire \bi_addr_4_reg_3432[20]_i_4_n_0 ;
  wire \bi_addr_4_reg_3432[20]_i_5_n_0 ;
  wire \bi_addr_4_reg_3432[20]_i_6_n_0 ;
  wire \bi_addr_4_reg_3432[20]_i_7_n_0 ;
  wire \bi_addr_4_reg_3432[20]_i_8_n_0 ;
  wire \bi_addr_4_reg_3432[20]_i_9_n_0 ;
  wire \bi_addr_4_reg_3432[24]_i_2_n_0 ;
  wire \bi_addr_4_reg_3432[24]_i_3_n_0 ;
  wire \bi_addr_4_reg_3432[24]_i_4_n_0 ;
  wire \bi_addr_4_reg_3432[24]_i_5_n_0 ;
  wire \bi_addr_4_reg_3432[24]_i_6_n_0 ;
  wire \bi_addr_4_reg_3432[24]_i_7_n_0 ;
  wire \bi_addr_4_reg_3432[24]_i_8_n_0 ;
  wire \bi_addr_4_reg_3432[24]_i_9_n_0 ;
  wire \bi_addr_4_reg_3432[28]_i_2_n_0 ;
  wire \bi_addr_4_reg_3432[28]_i_3_n_0 ;
  wire \bi_addr_4_reg_3432[28]_i_4_n_0 ;
  wire \bi_addr_4_reg_3432[28]_i_5_n_0 ;
  wire \bi_addr_4_reg_3432[28]_i_6_n_0 ;
  wire \bi_addr_4_reg_3432[28]_i_7_n_0 ;
  wire \bi_addr_4_reg_3432[28]_i_8_n_0 ;
  wire \bi_addr_4_reg_3432[28]_i_9_n_0 ;
  wire \bi_addr_4_reg_3432[31]_i_2_n_0 ;
  wire \bi_addr_4_reg_3432[31]_i_3_n_0 ;
  wire \bi_addr_4_reg_3432[31]_i_4_n_0 ;
  wire \bi_addr_4_reg_3432[31]_i_5_n_0 ;
  wire \bi_addr_4_reg_3432[31]_i_6_n_0 ;
  wire \bi_addr_4_reg_3432[4]_i_2_n_0 ;
  wire \bi_addr_4_reg_3432[4]_i_3_n_0 ;
  wire \bi_addr_4_reg_3432[4]_i_4_n_0 ;
  wire \bi_addr_4_reg_3432[4]_i_5_n_0 ;
  wire \bi_addr_4_reg_3432[4]_i_6_n_0 ;
  wire \bi_addr_4_reg_3432[4]_i_7_n_0 ;
  wire \bi_addr_4_reg_3432[4]_i_8_n_0 ;
  wire \bi_addr_4_reg_3432[4]_i_9_n_0 ;
  wire \bi_addr_4_reg_3432[8]_i_2_n_0 ;
  wire \bi_addr_4_reg_3432[8]_i_3_n_0 ;
  wire \bi_addr_4_reg_3432[8]_i_4_n_0 ;
  wire \bi_addr_4_reg_3432[8]_i_5_n_0 ;
  wire \bi_addr_4_reg_3432[8]_i_6_n_0 ;
  wire \bi_addr_4_reg_3432[8]_i_7_n_0 ;
  wire \bi_addr_4_reg_3432[8]_i_8_n_0 ;
  wire \bi_addr_4_reg_3432[8]_i_9_n_0 ;
  wire \bi_addr_4_reg_3432_reg[12]_i_10_n_0 ;
  wire \bi_addr_4_reg_3432_reg[12]_i_10_n_1 ;
  wire \bi_addr_4_reg_3432_reg[12]_i_10_n_2 ;
  wire \bi_addr_4_reg_3432_reg[12]_i_10_n_3 ;
  wire \bi_addr_4_reg_3432_reg[12]_i_1_n_0 ;
  wire \bi_addr_4_reg_3432_reg[12]_i_1_n_1 ;
  wire \bi_addr_4_reg_3432_reg[12]_i_1_n_2 ;
  wire \bi_addr_4_reg_3432_reg[12]_i_1_n_3 ;
  wire \bi_addr_4_reg_3432_reg[16]_i_10_n_0 ;
  wire \bi_addr_4_reg_3432_reg[16]_i_10_n_1 ;
  wire \bi_addr_4_reg_3432_reg[16]_i_10_n_2 ;
  wire \bi_addr_4_reg_3432_reg[16]_i_10_n_3 ;
  wire \bi_addr_4_reg_3432_reg[16]_i_1_n_0 ;
  wire \bi_addr_4_reg_3432_reg[16]_i_1_n_1 ;
  wire \bi_addr_4_reg_3432_reg[16]_i_1_n_2 ;
  wire \bi_addr_4_reg_3432_reg[16]_i_1_n_3 ;
  wire \bi_addr_4_reg_3432_reg[20]_i_10_n_3 ;
  wire \bi_addr_4_reg_3432_reg[20]_i_11_n_0 ;
  wire \bi_addr_4_reg_3432_reg[20]_i_11_n_1 ;
  wire \bi_addr_4_reg_3432_reg[20]_i_11_n_2 ;
  wire \bi_addr_4_reg_3432_reg[20]_i_11_n_3 ;
  wire \bi_addr_4_reg_3432_reg[20]_i_1_n_0 ;
  wire \bi_addr_4_reg_3432_reg[20]_i_1_n_1 ;
  wire \bi_addr_4_reg_3432_reg[20]_i_1_n_2 ;
  wire \bi_addr_4_reg_3432_reg[20]_i_1_n_3 ;
  wire \bi_addr_4_reg_3432_reg[24]_i_1_n_0 ;
  wire \bi_addr_4_reg_3432_reg[24]_i_1_n_1 ;
  wire \bi_addr_4_reg_3432_reg[24]_i_1_n_2 ;
  wire \bi_addr_4_reg_3432_reg[24]_i_1_n_3 ;
  wire \bi_addr_4_reg_3432_reg[28]_i_1_n_0 ;
  wire \bi_addr_4_reg_3432_reg[28]_i_1_n_1 ;
  wire \bi_addr_4_reg_3432_reg[28]_i_1_n_2 ;
  wire \bi_addr_4_reg_3432_reg[28]_i_1_n_3 ;
  wire \bi_addr_4_reg_3432_reg[31]_i_1_n_2 ;
  wire \bi_addr_4_reg_3432_reg[31]_i_1_n_3 ;
  wire \bi_addr_4_reg_3432_reg[4]_i_1_n_0 ;
  wire \bi_addr_4_reg_3432_reg[4]_i_1_n_1 ;
  wire \bi_addr_4_reg_3432_reg[4]_i_1_n_2 ;
  wire \bi_addr_4_reg_3432_reg[4]_i_1_n_3 ;
  wire \bi_addr_4_reg_3432_reg[8]_i_10_n_0 ;
  wire \bi_addr_4_reg_3432_reg[8]_i_10_n_1 ;
  wire \bi_addr_4_reg_3432_reg[8]_i_10_n_2 ;
  wire \bi_addr_4_reg_3432_reg[8]_i_10_n_3 ;
  wire \bi_addr_4_reg_3432_reg[8]_i_1_n_0 ;
  wire \bi_addr_4_reg_3432_reg[8]_i_1_n_1 ;
  wire \bi_addr_4_reg_3432_reg[8]_i_1_n_2 ;
  wire \bi_addr_4_reg_3432_reg[8]_i_1_n_3 ;
  wire [7:0]bi_addr_5_read_reg_3880;
  wire [31:0]bi_addr_5_reg_3478;
  wire \bi_addr_5_reg_3478[0]_i_1_n_0 ;
  wire \bi_addr_5_reg_3478[12]_i_2_n_0 ;
  wire \bi_addr_5_reg_3478[12]_i_3_n_0 ;
  wire \bi_addr_5_reg_3478[12]_i_4_n_0 ;
  wire \bi_addr_5_reg_3478[12]_i_5_n_0 ;
  wire \bi_addr_5_reg_3478[12]_i_6_n_0 ;
  wire \bi_addr_5_reg_3478[12]_i_7_n_0 ;
  wire \bi_addr_5_reg_3478[12]_i_8_n_0 ;
  wire \bi_addr_5_reg_3478[12]_i_9_n_0 ;
  wire \bi_addr_5_reg_3478[16]_i_2_n_0 ;
  wire \bi_addr_5_reg_3478[16]_i_3_n_0 ;
  wire \bi_addr_5_reg_3478[16]_i_4_n_0 ;
  wire \bi_addr_5_reg_3478[16]_i_5_n_0 ;
  wire \bi_addr_5_reg_3478[16]_i_6_n_0 ;
  wire \bi_addr_5_reg_3478[16]_i_7_n_0 ;
  wire \bi_addr_5_reg_3478[16]_i_8_n_0 ;
  wire \bi_addr_5_reg_3478[16]_i_9_n_0 ;
  wire \bi_addr_5_reg_3478[20]_i_2_n_0 ;
  wire \bi_addr_5_reg_3478[20]_i_3_n_0 ;
  wire \bi_addr_5_reg_3478[20]_i_4_n_0 ;
  wire \bi_addr_5_reg_3478[20]_i_5_n_0 ;
  wire \bi_addr_5_reg_3478[20]_i_6_n_0 ;
  wire \bi_addr_5_reg_3478[20]_i_7_n_0 ;
  wire \bi_addr_5_reg_3478[20]_i_8_n_0 ;
  wire \bi_addr_5_reg_3478[20]_i_9_n_0 ;
  wire \bi_addr_5_reg_3478[24]_i_2_n_0 ;
  wire \bi_addr_5_reg_3478[24]_i_3_n_0 ;
  wire \bi_addr_5_reg_3478[24]_i_4_n_0 ;
  wire \bi_addr_5_reg_3478[24]_i_5_n_0 ;
  wire \bi_addr_5_reg_3478[24]_i_6_n_0 ;
  wire \bi_addr_5_reg_3478[24]_i_7_n_0 ;
  wire \bi_addr_5_reg_3478[24]_i_8_n_0 ;
  wire \bi_addr_5_reg_3478[24]_i_9_n_0 ;
  wire \bi_addr_5_reg_3478[28]_i_2_n_0 ;
  wire \bi_addr_5_reg_3478[28]_i_3_n_0 ;
  wire \bi_addr_5_reg_3478[28]_i_4_n_0 ;
  wire \bi_addr_5_reg_3478[28]_i_5_n_0 ;
  wire \bi_addr_5_reg_3478[28]_i_6_n_0 ;
  wire \bi_addr_5_reg_3478[28]_i_7_n_0 ;
  wire \bi_addr_5_reg_3478[28]_i_8_n_0 ;
  wire \bi_addr_5_reg_3478[28]_i_9_n_0 ;
  wire \bi_addr_5_reg_3478[31]_i_2_n_0 ;
  wire \bi_addr_5_reg_3478[31]_i_3_n_0 ;
  wire \bi_addr_5_reg_3478[31]_i_4_n_0 ;
  wire \bi_addr_5_reg_3478[31]_i_5_n_0 ;
  wire \bi_addr_5_reg_3478[31]_i_6_n_0 ;
  wire \bi_addr_5_reg_3478[4]_i_10_n_0 ;
  wire \bi_addr_5_reg_3478[4]_i_2_n_0 ;
  wire \bi_addr_5_reg_3478[4]_i_3_n_0 ;
  wire \bi_addr_5_reg_3478[4]_i_4_n_0 ;
  wire \bi_addr_5_reg_3478[4]_i_5_n_0 ;
  wire \bi_addr_5_reg_3478[4]_i_6_n_0 ;
  wire \bi_addr_5_reg_3478[4]_i_7_n_0 ;
  wire \bi_addr_5_reg_3478[4]_i_8_n_0 ;
  wire \bi_addr_5_reg_3478[4]_i_9_n_0 ;
  wire \bi_addr_5_reg_3478[8]_i_2_n_0 ;
  wire \bi_addr_5_reg_3478[8]_i_3_n_0 ;
  wire \bi_addr_5_reg_3478[8]_i_4_n_0 ;
  wire \bi_addr_5_reg_3478[8]_i_5_n_0 ;
  wire \bi_addr_5_reg_3478[8]_i_6_n_0 ;
  wire \bi_addr_5_reg_3478[8]_i_7_n_0 ;
  wire \bi_addr_5_reg_3478[8]_i_8_n_0 ;
  wire \bi_addr_5_reg_3478[8]_i_9_n_0 ;
  wire \bi_addr_5_reg_3478_reg[12]_i_10_n_0 ;
  wire \bi_addr_5_reg_3478_reg[12]_i_10_n_1 ;
  wire \bi_addr_5_reg_3478_reg[12]_i_10_n_2 ;
  wire \bi_addr_5_reg_3478_reg[12]_i_10_n_3 ;
  wire \bi_addr_5_reg_3478_reg[12]_i_1_n_0 ;
  wire \bi_addr_5_reg_3478_reg[12]_i_1_n_1 ;
  wire \bi_addr_5_reg_3478_reg[12]_i_1_n_2 ;
  wire \bi_addr_5_reg_3478_reg[12]_i_1_n_3 ;
  wire \bi_addr_5_reg_3478_reg[16]_i_10_n_0 ;
  wire \bi_addr_5_reg_3478_reg[16]_i_10_n_1 ;
  wire \bi_addr_5_reg_3478_reg[16]_i_10_n_2 ;
  wire \bi_addr_5_reg_3478_reg[16]_i_10_n_3 ;
  wire \bi_addr_5_reg_3478_reg[16]_i_1_n_0 ;
  wire \bi_addr_5_reg_3478_reg[16]_i_1_n_1 ;
  wire \bi_addr_5_reg_3478_reg[16]_i_1_n_2 ;
  wire \bi_addr_5_reg_3478_reg[16]_i_1_n_3 ;
  wire \bi_addr_5_reg_3478_reg[20]_i_10_n_1 ;
  wire \bi_addr_5_reg_3478_reg[20]_i_10_n_2 ;
  wire \bi_addr_5_reg_3478_reg[20]_i_10_n_3 ;
  wire \bi_addr_5_reg_3478_reg[20]_i_1_n_0 ;
  wire \bi_addr_5_reg_3478_reg[20]_i_1_n_1 ;
  wire \bi_addr_5_reg_3478_reg[20]_i_1_n_2 ;
  wire \bi_addr_5_reg_3478_reg[20]_i_1_n_3 ;
  wire \bi_addr_5_reg_3478_reg[24]_i_1_n_0 ;
  wire \bi_addr_5_reg_3478_reg[24]_i_1_n_1 ;
  wire \bi_addr_5_reg_3478_reg[24]_i_1_n_2 ;
  wire \bi_addr_5_reg_3478_reg[24]_i_1_n_3 ;
  wire \bi_addr_5_reg_3478_reg[28]_i_1_n_0 ;
  wire \bi_addr_5_reg_3478_reg[28]_i_1_n_1 ;
  wire \bi_addr_5_reg_3478_reg[28]_i_1_n_2 ;
  wire \bi_addr_5_reg_3478_reg[28]_i_1_n_3 ;
  wire \bi_addr_5_reg_3478_reg[31]_i_1_n_2 ;
  wire \bi_addr_5_reg_3478_reg[31]_i_1_n_3 ;
  wire \bi_addr_5_reg_3478_reg[4]_i_1_n_0 ;
  wire \bi_addr_5_reg_3478_reg[4]_i_1_n_1 ;
  wire \bi_addr_5_reg_3478_reg[4]_i_1_n_2 ;
  wire \bi_addr_5_reg_3478_reg[4]_i_1_n_3 ;
  wire \bi_addr_5_reg_3478_reg[8]_i_10_n_0 ;
  wire \bi_addr_5_reg_3478_reg[8]_i_10_n_1 ;
  wire \bi_addr_5_reg_3478_reg[8]_i_10_n_2 ;
  wire \bi_addr_5_reg_3478_reg[8]_i_10_n_3 ;
  wire \bi_addr_5_reg_3478_reg[8]_i_1_n_0 ;
  wire \bi_addr_5_reg_3478_reg[8]_i_1_n_1 ;
  wire \bi_addr_5_reg_3478_reg[8]_i_1_n_2 ;
  wire \bi_addr_5_reg_3478_reg[8]_i_1_n_3 ;
  wire [7:0]bi_addr_read_reg_3644;
  wire [31:0]bi_addr_reg_3273;
  wire \bi_addr_reg_3273[11]_i_10_n_0 ;
  wire \bi_addr_reg_3273[11]_i_11_n_0 ;
  wire \bi_addr_reg_3273[11]_i_12_n_0 ;
  wire \bi_addr_reg_3273[11]_i_13_n_0 ;
  wire \bi_addr_reg_3273[11]_i_2_n_0 ;
  wire \bi_addr_reg_3273[11]_i_3_n_0 ;
  wire \bi_addr_reg_3273[11]_i_4_n_0 ;
  wire \bi_addr_reg_3273[11]_i_5_n_0 ;
  wire \bi_addr_reg_3273[11]_i_6_n_0 ;
  wire \bi_addr_reg_3273[11]_i_7_n_0 ;
  wire \bi_addr_reg_3273[11]_i_8_n_0 ;
  wire \bi_addr_reg_3273[11]_i_9_n_0 ;
  wire \bi_addr_reg_3273[15]_i_10_n_0 ;
  wire \bi_addr_reg_3273[15]_i_11_n_0 ;
  wire \bi_addr_reg_3273[15]_i_12_n_0 ;
  wire \bi_addr_reg_3273[15]_i_13_n_0 ;
  wire \bi_addr_reg_3273[15]_i_2_n_0 ;
  wire \bi_addr_reg_3273[15]_i_3_n_0 ;
  wire \bi_addr_reg_3273[15]_i_4_n_0 ;
  wire \bi_addr_reg_3273[15]_i_5_n_0 ;
  wire \bi_addr_reg_3273[15]_i_6_n_0 ;
  wire \bi_addr_reg_3273[15]_i_7_n_0 ;
  wire \bi_addr_reg_3273[15]_i_8_n_0 ;
  wire \bi_addr_reg_3273[15]_i_9_n_0 ;
  wire \bi_addr_reg_3273[19]_i_10_n_0 ;
  wire \bi_addr_reg_3273[19]_i_11_n_0 ;
  wire \bi_addr_reg_3273[19]_i_12_n_0 ;
  wire \bi_addr_reg_3273[19]_i_13_n_0 ;
  wire \bi_addr_reg_3273[19]_i_2_n_0 ;
  wire \bi_addr_reg_3273[19]_i_3_n_0 ;
  wire \bi_addr_reg_3273[19]_i_4_n_0 ;
  wire \bi_addr_reg_3273[19]_i_5_n_0 ;
  wire \bi_addr_reg_3273[19]_i_6_n_0 ;
  wire \bi_addr_reg_3273[19]_i_7_n_0 ;
  wire \bi_addr_reg_3273[19]_i_8_n_0 ;
  wire \bi_addr_reg_3273[19]_i_9_n_0 ;
  wire \bi_addr_reg_3273[23]_i_10_n_0 ;
  wire \bi_addr_reg_3273[23]_i_11_n_0 ;
  wire \bi_addr_reg_3273[23]_i_12_n_0 ;
  wire \bi_addr_reg_3273[23]_i_13_n_0 ;
  wire \bi_addr_reg_3273[23]_i_2_n_0 ;
  wire \bi_addr_reg_3273[23]_i_3_n_0 ;
  wire \bi_addr_reg_3273[23]_i_4_n_0 ;
  wire \bi_addr_reg_3273[23]_i_5_n_0 ;
  wire \bi_addr_reg_3273[23]_i_6_n_0 ;
  wire \bi_addr_reg_3273[23]_i_7_n_0 ;
  wire \bi_addr_reg_3273[23]_i_8_n_0 ;
  wire \bi_addr_reg_3273[23]_i_9_n_0 ;
  wire \bi_addr_reg_3273[27]_i_10_n_0 ;
  wire \bi_addr_reg_3273[27]_i_11_n_0 ;
  wire \bi_addr_reg_3273[27]_i_12_n_0 ;
  wire \bi_addr_reg_3273[27]_i_13_n_0 ;
  wire \bi_addr_reg_3273[27]_i_2_n_0 ;
  wire \bi_addr_reg_3273[27]_i_3_n_0 ;
  wire \bi_addr_reg_3273[27]_i_4_n_0 ;
  wire \bi_addr_reg_3273[27]_i_5_n_0 ;
  wire \bi_addr_reg_3273[27]_i_6_n_0 ;
  wire \bi_addr_reg_3273[27]_i_7_n_0 ;
  wire \bi_addr_reg_3273[27]_i_8_n_0 ;
  wire \bi_addr_reg_3273[27]_i_9_n_0 ;
  wire \bi_addr_reg_3273[31]_i_10_n_0 ;
  wire \bi_addr_reg_3273[31]_i_11_n_0 ;
  wire \bi_addr_reg_3273[31]_i_12_n_0 ;
  wire \bi_addr_reg_3273[31]_i_13_n_0 ;
  wire \bi_addr_reg_3273[31]_i_2_n_0 ;
  wire \bi_addr_reg_3273[31]_i_3_n_0 ;
  wire \bi_addr_reg_3273[31]_i_4_n_0 ;
  wire \bi_addr_reg_3273[31]_i_5_n_0 ;
  wire \bi_addr_reg_3273[31]_i_6_n_0 ;
  wire \bi_addr_reg_3273[31]_i_7_n_0 ;
  wire \bi_addr_reg_3273[31]_i_8_n_0 ;
  wire \bi_addr_reg_3273[31]_i_9_n_0 ;
  wire \bi_addr_reg_3273[3]_i_10_n_0 ;
  wire \bi_addr_reg_3273[3]_i_2_n_0 ;
  wire \bi_addr_reg_3273[3]_i_3_n_0 ;
  wire \bi_addr_reg_3273[3]_i_4_n_0 ;
  wire \bi_addr_reg_3273[3]_i_6_n_0 ;
  wire \bi_addr_reg_3273[3]_i_7_n_0 ;
  wire \bi_addr_reg_3273[3]_i_8_n_0 ;
  wire \bi_addr_reg_3273[3]_i_9_n_0 ;
  wire \bi_addr_reg_3273[7]_i_10_n_0 ;
  wire \bi_addr_reg_3273[7]_i_11_n_0 ;
  wire \bi_addr_reg_3273[7]_i_12_n_0 ;
  wire \bi_addr_reg_3273[7]_i_13_n_0 ;
  wire \bi_addr_reg_3273[7]_i_2_n_0 ;
  wire \bi_addr_reg_3273[7]_i_3_n_0 ;
  wire \bi_addr_reg_3273[7]_i_4_n_0 ;
  wire \bi_addr_reg_3273[7]_i_5_n_0 ;
  wire \bi_addr_reg_3273[7]_i_6_n_0 ;
  wire \bi_addr_reg_3273[7]_i_7_n_0 ;
  wire \bi_addr_reg_3273[7]_i_8_n_0 ;
  wire \bi_addr_reg_3273[7]_i_9_n_0 ;
  wire \bi_addr_reg_3273_reg[11]_i_1_n_0 ;
  wire \bi_addr_reg_3273_reg[11]_i_1_n_1 ;
  wire \bi_addr_reg_3273_reg[11]_i_1_n_2 ;
  wire \bi_addr_reg_3273_reg[11]_i_1_n_3 ;
  wire \bi_addr_reg_3273_reg[15]_i_1_n_0 ;
  wire \bi_addr_reg_3273_reg[15]_i_1_n_1 ;
  wire \bi_addr_reg_3273_reg[15]_i_1_n_2 ;
  wire \bi_addr_reg_3273_reg[15]_i_1_n_3 ;
  wire \bi_addr_reg_3273_reg[19]_i_1_n_0 ;
  wire \bi_addr_reg_3273_reg[19]_i_1_n_1 ;
  wire \bi_addr_reg_3273_reg[19]_i_1_n_2 ;
  wire \bi_addr_reg_3273_reg[19]_i_1_n_3 ;
  wire \bi_addr_reg_3273_reg[23]_i_1_n_0 ;
  wire \bi_addr_reg_3273_reg[23]_i_1_n_1 ;
  wire \bi_addr_reg_3273_reg[23]_i_1_n_2 ;
  wire \bi_addr_reg_3273_reg[23]_i_1_n_3 ;
  wire \bi_addr_reg_3273_reg[27]_i_1_n_0 ;
  wire \bi_addr_reg_3273_reg[27]_i_1_n_1 ;
  wire \bi_addr_reg_3273_reg[27]_i_1_n_2 ;
  wire \bi_addr_reg_3273_reg[27]_i_1_n_3 ;
  wire \bi_addr_reg_3273_reg[31]_i_1_n_1 ;
  wire \bi_addr_reg_3273_reg[31]_i_1_n_2 ;
  wire \bi_addr_reg_3273_reg[31]_i_1_n_3 ;
  wire [0:0]\bi_addr_reg_3273_reg[3]_0 ;
  wire \bi_addr_reg_3273_reg[3]_i_1_n_0 ;
  wire \bi_addr_reg_3273_reg[3]_i_1_n_1 ;
  wire \bi_addr_reg_3273_reg[3]_i_1_n_2 ;
  wire \bi_addr_reg_3273_reg[3]_i_1_n_3 ;
  wire \bi_addr_reg_3273_reg[7]_i_1_n_0 ;
  wire \bi_addr_reg_3273_reg[7]_i_1_n_1 ;
  wire \bi_addr_reg_3273_reg[7]_i_1_n_2 ;
  wire \bi_addr_reg_3273_reg[7]_i_1_n_3 ;
  wire [31:0]buff0_reg__0;
  wire \bus_wide_gen.data_buf[31]_i_6__0_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_7__0_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_7_n_0 ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \dout[3]_i_11_n_0 ;
  wire \dout[3]_i_12__0_n_0 ;
  wire \dout[3]_i_13__0_n_0 ;
  wire \dout_reg[0] ;
  wire [3:0]\empty_reg_1063_reg[14] ;
  wire [1:0]\empty_reg_1063_reg[14]_0 ;
  wire [1:0]\empty_reg_1063_reg[15] ;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o_ap_vld;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld;
  wire grp_fu_2626_ce;
  wire grp_fu_2671_ce;
  wire grp_fu_2698_ce;
  wire grp_fu_2707_ce;
  wire grp_fu_2716_ce;
  wire grp_fu_978_ce;
  wire icmp_ln150_reg_3039;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire \icmp_ln150_reg_3039_pp0_iter1_reg_reg[0]_0 ;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire icmp_ln150_reg_3039_pp0_iter3_reg;
  wire \icmp_ln150_reg_3039_reg[0]_0 ;
  wire icmp_ln21_fu_748_p2;
  wire icmp_ln21_reg_3043;
  wire icmp_ln21_reg_3043_pp0_iter1_reg;
  wire icmp_ln21_reg_3043_pp0_iter2_reg;
  wire [15:0]\icmp_ln21_reg_3043_reg[0]_0 ;
  wire [31:0]in;
  wire [7:0]in_a_reg_556;
  wire [15:0]k_fu_742_p2;
  wire m_axi_aw_ARVALID1;
  wire m_axi_aw_ARVALID3;
  wire m_axi_aw_ARVALID491_out;
  wire m_axi_aw_ARVALID5102_out;
  wire m_axi_aw_ARVALID5114_out;
  wire m_axi_aw_RREADY2;
  wire m_axi_aw_RREADY3;
  wire m_axi_aw_RREADY564_out;
  wire m_axi_bi_ARVALID1;
  wire m_axi_bi_ARVALID2;
  wire m_axi_bi_ARVALID3;
  wire m_axi_bi_ARVALID4;
  wire m_axi_bi_ARVALID5;
  wire m_axi_bi_RREADY2;
  wire m_axi_bi_RREADY3;
  wire m_axi_bi_RREADY5;
  wire [2:0]m_cast_loc_channel_dout;
  wire mac_muladd_8ns_8s_20s_20_4_1_U12_n_23;
  wire mac_muladd_8ns_8s_20s_20_4_1_U15_n_21;
  wire mac_muladd_8ns_8s_20s_20_4_1_U16_n_22;
  wire mac_muladd_8ns_8s_20s_20_4_1_U16_n_23;
  wire mac_muladd_8ns_8s_20s_20_4_1_U17_n_21;
  wire mac_muladd_8ns_8s_20s_20_4_1_U20_n_21;
  wire mac_muladd_8ns_8s_20s_20_4_1_U22_n_21;
  wire mac_muladd_8ns_8s_20s_20_4_1_U24_n_0;
  wire mac_muladd_8ns_8s_20s_20_4_1_U24_n_1;
  wire mac_muladd_8ns_8s_20s_20_4_1_U24_n_23;
  wire mac_muladd_8ns_8s_20s_20_4_1_U26_n_0;
  wire mac_muladd_8ns_8s_20s_20_4_1_U26_n_1;
  wire mac_muladd_8ns_8s_20s_20_4_1_U26_n_23;
  wire mac_muladd_8ns_8s_20s_20_4_1_U28_n_0;
  wire mac_muladd_8ns_8s_20s_20_4_1_U28_n_23;
  wire mac_muladd_8ns_8s_20s_20_4_1_U33_n_0;
  wire mac_muladd_8ns_8s_20s_20_4_1_U33_n_1;
  wire mac_muladd_8ns_8s_20s_20_4_1_U34_n_21;
  wire mac_muladd_8ns_8s_20s_20_4_1_U35_n_1;
  wire mac_muladd_8ns_8s_20s_20_4_1_U35_n_2;
  wire mac_muladd_8ns_8s_20s_20_4_1_U35_n_3;
  wire mac_muladd_8ns_8s_20s_20_4_1_U35_n_31;
  wire mac_muladd_8ns_8s_20s_20_4_1_U35_n_4;
  wire mac_muladd_8ns_8s_20s_20_4_1_U35_n_5;
  wire mac_muladd_8ns_8s_20s_20_4_1_U35_n_6;
  wire mac_muladd_8ns_8s_20s_20_4_1_U35_n_7;
  wire mac_muladd_8ns_8s_20s_20_4_1_U35_n_8;
  wire mac_muladd_8ns_8s_20s_20_4_1_U38_n_1;
  wire mac_muladd_8ns_8s_20s_20_4_1_U38_n_2;
  wire mac_muladd_8ns_8s_20s_20_4_1_U38_n_3;
  wire mac_muladd_8ns_8s_20s_20_4_1_U38_n_4;
  wire mac_muladd_8ns_8s_20s_20_4_1_U38_n_5;
  wire mac_muladd_8ns_8s_20s_20_4_1_U38_n_6;
  wire mac_muladd_8ns_8s_20s_20_4_1_U38_n_7;
  wire mac_muladd_8ns_8s_20s_20_4_1_U38_n_8;
  wire mac_muladd_8ns_8s_20s_20_4_1_U40_n_0;
  wire mac_muladd_8ns_8s_20s_20_4_1_U40_n_1;
  wire mac_muladd_8ns_8s_20s_20_4_1_U40_n_2;
  wire mac_muladd_8ns_8s_20s_20_4_1_U40_n_3;
  wire mac_muladd_8ns_8s_20s_20_4_1_U40_n_4;
  wire mac_muladd_8ns_8s_20s_20_4_1_U40_n_5;
  wire mac_muladd_8ns_8s_20s_20_4_1_U40_n_6;
  wire mac_muladd_8ns_8s_20s_20_4_1_U40_n_7;
  wire mac_muladd_8ns_8s_20s_20_4_1_U41_n_0;
  wire mac_muladd_8ns_8s_20s_20_4_1_U41_n_23;
  wire mac_muladd_8ns_8s_20s_20_4_1_U41_n_25;
  wire mac_muladd_8s_8ns_20s_20_4_1_U36_n_0;
  wire mac_muladd_8s_8ns_20s_20_4_1_U36_n_1;
  wire mac_muladd_8s_8ns_20s_20_4_1_U36_n_2;
  wire mac_muladd_8s_8ns_20s_20_4_1_U36_n_3;
  wire mac_muladd_8s_8ns_20s_20_4_1_U36_n_4;
  wire mac_muladd_8s_8ns_20s_20_4_1_U36_n_5;
  wire mac_muladd_8s_8ns_20s_20_4_1_U36_n_6;
  wire mac_muladd_8s_8ns_20s_20_4_1_U36_n_7;
  wire mac_muladd_8s_8ns_20s_20_4_1_U43_n_0;
  wire mac_muladd_8s_8ns_20s_20_4_1_U43_n_22;
  wire \mem_reg[5][0]_srl6_i_10__0_n_0 ;
  wire \mem_reg[5][0]_srl6_i_11_n_0 ;
  wire \mem_reg[5][0]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][0]_srl6_i_5_n_0 ;
  wire \mem_reg[5][0]_srl6_i_6__0_n_0 ;
  wire \mem_reg[5][0]_srl6_i_6_n_0 ;
  wire \mem_reg[5][0]_srl6_i_7_n_0 ;
  wire \mem_reg[5][0]_srl6_i_8__0_n_0 ;
  wire \mem_reg[5][10]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][10]_srl6_i_2_n_0 ;
  wire \mem_reg[5][10]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][10]_srl6_i_3_n_0 ;
  wire \mem_reg[5][11]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][11]_srl6_i_2_n_0 ;
  wire \mem_reg[5][11]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][11]_srl6_i_3_n_0 ;
  wire \mem_reg[5][12]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][12]_srl6_i_2_n_0 ;
  wire \mem_reg[5][12]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][12]_srl6_i_3_n_0 ;
  wire \mem_reg[5][13]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][13]_srl6_i_2_n_0 ;
  wire \mem_reg[5][13]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][13]_srl6_i_3_n_0 ;
  wire \mem_reg[5][14]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][14]_srl6_i_2_n_0 ;
  wire \mem_reg[5][14]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][14]_srl6_i_3_n_0 ;
  wire \mem_reg[5][15]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][15]_srl6_i_2_n_0 ;
  wire \mem_reg[5][15]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][15]_srl6_i_3_n_0 ;
  wire \mem_reg[5][16]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][16]_srl6_i_2_n_0 ;
  wire \mem_reg[5][16]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][16]_srl6_i_3_n_0 ;
  wire \mem_reg[5][17]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][17]_srl6_i_2_n_0 ;
  wire \mem_reg[5][17]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][17]_srl6_i_3_n_0 ;
  wire \mem_reg[5][18]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][18]_srl6_i_2_n_0 ;
  wire \mem_reg[5][18]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][18]_srl6_i_3_n_0 ;
  wire \mem_reg[5][19]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][19]_srl6_i_2_n_0 ;
  wire \mem_reg[5][19]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][19]_srl6_i_3_n_0 ;
  wire \mem_reg[5][1]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][1]_srl6_i_2_n_0 ;
  wire \mem_reg[5][1]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][1]_srl6_i_3_n_0 ;
  wire \mem_reg[5][20]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][20]_srl6_i_2_n_0 ;
  wire \mem_reg[5][20]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][20]_srl6_i_3_n_0 ;
  wire \mem_reg[5][21]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][21]_srl6_i_2_n_0 ;
  wire \mem_reg[5][21]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][21]_srl6_i_3_n_0 ;
  wire \mem_reg[5][22]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][22]_srl6_i_2_n_0 ;
  wire \mem_reg[5][22]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][22]_srl6_i_3_n_0 ;
  wire \mem_reg[5][23]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][23]_srl6_i_2_n_0 ;
  wire \mem_reg[5][23]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][23]_srl6_i_3_n_0 ;
  wire \mem_reg[5][24]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][24]_srl6_i_2_n_0 ;
  wire \mem_reg[5][24]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][24]_srl6_i_3_n_0 ;
  wire \mem_reg[5][25]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][25]_srl6_i_2_n_0 ;
  wire \mem_reg[5][25]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][25]_srl6_i_3_n_0 ;
  wire \mem_reg[5][26]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][26]_srl6_i_2_n_0 ;
  wire \mem_reg[5][26]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][26]_srl6_i_3_n_0 ;
  wire \mem_reg[5][27]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][27]_srl6_i_2_n_0 ;
  wire \mem_reg[5][27]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][27]_srl6_i_3_n_0 ;
  wire \mem_reg[5][28]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][28]_srl6_i_2_n_0 ;
  wire \mem_reg[5][28]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][28]_srl6_i_3_n_0 ;
  wire \mem_reg[5][29]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][29]_srl6_i_2_n_0 ;
  wire \mem_reg[5][29]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][29]_srl6_i_3_n_0 ;
  wire \mem_reg[5][2]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][2]_srl6_i_2_n_0 ;
  wire \mem_reg[5][2]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][2]_srl6_i_3_n_0 ;
  wire \mem_reg[5][30]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][30]_srl6_i_2_n_0 ;
  wire \mem_reg[5][30]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][30]_srl6_i_3_n_0 ;
  wire \mem_reg[5][31]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][31]_srl6_i_2_n_0 ;
  wire \mem_reg[5][31]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][31]_srl6_i_3_n_0 ;
  wire \mem_reg[5][3]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][3]_srl6_i_2_n_0 ;
  wire \mem_reg[5][3]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][3]_srl6_i_3_n_0 ;
  wire \mem_reg[5][4]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][4]_srl6_i_2_n_0 ;
  wire \mem_reg[5][4]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][4]_srl6_i_3_n_0 ;
  wire \mem_reg[5][5]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][5]_srl6_i_2_n_0 ;
  wire \mem_reg[5][5]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][5]_srl6_i_3_n_0 ;
  wire \mem_reg[5][6]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][6]_srl6_i_2_n_0 ;
  wire \mem_reg[5][6]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][6]_srl6_i_3_n_0 ;
  wire \mem_reg[5][7]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][7]_srl6_i_2_n_0 ;
  wire \mem_reg[5][7]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][7]_srl6_i_3_n_0 ;
  wire \mem_reg[5][8]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][8]_srl6_i_2_n_0 ;
  wire \mem_reg[5][8]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][8]_srl6_i_3_n_0 ;
  wire \mem_reg[5][9]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][9]_srl6_i_2_n_0 ;
  wire \mem_reg[5][9]_srl6_i_3__0_n_0 ;
  wire \mem_reg[5][9]_srl6_i_3_n_0 ;
  wire [2:0]mul_ln144_reg_1102_reg;
  wire [3:0]mul_ln144_reg_1102_reg_0;
  wire [3:0]mul_ln144_reg_1102_reg_1;
  wire [3:0]mul_ln144_reg_1102_reg_2;
  wire [1:0]mul_ln144_reg_1102_reg_3;
  wire [15:1]p_0_in1_in;
  wire [0:0]p_0_in1_in__0;
  wire p_108_in;
  wire p_110_in;
  wire p_115_in;
  wire p_119_in;
  wire p_121_in;
  wire p_122_in;
  wire p_128_in;
  wire p_129_in;
  wire p_131_in;
  wire p_15_in;
  wire p_23_in;
  wire p_59_in;
  wire p_60_in;
  wire p_76_in;
  wire [19:0]p_reg_reg;
  wire [19:0]p_reg_reg_0;
  wire [19:0]p_reg_reg_1;
  wire [19:0]p_reg_reg_10;
  wire p_reg_reg_100;
  wire p_reg_reg_101;
  wire p_reg_reg_102;
  wire p_reg_reg_103;
  wire p_reg_reg_104;
  wire p_reg_reg_105;
  wire p_reg_reg_106;
  wire p_reg_reg_107;
  wire p_reg_reg_108;
  wire p_reg_reg_109;
  wire [19:0]p_reg_reg_11;
  wire p_reg_reg_110;
  wire p_reg_reg_111;
  wire p_reg_reg_112;
  wire p_reg_reg_113;
  wire p_reg_reg_114;
  wire p_reg_reg_115;
  wire p_reg_reg_116;
  wire p_reg_reg_117;
  wire p_reg_reg_118;
  wire p_reg_reg_119;
  wire [19:0]p_reg_reg_12;
  wire p_reg_reg_120;
  wire p_reg_reg_121;
  wire p_reg_reg_122;
  wire p_reg_reg_123;
  wire p_reg_reg_124;
  wire p_reg_reg_125;
  wire p_reg_reg_126;
  wire p_reg_reg_127;
  wire p_reg_reg_128;
  wire p_reg_reg_129;
  wire [19:0]p_reg_reg_13;
  wire p_reg_reg_130;
  wire p_reg_reg_131;
  wire p_reg_reg_132;
  wire p_reg_reg_133;
  wire p_reg_reg_134;
  wire p_reg_reg_135;
  wire p_reg_reg_136;
  wire p_reg_reg_137;
  wire p_reg_reg_138;
  wire p_reg_reg_139;
  wire [19:0]p_reg_reg_14;
  wire p_reg_reg_140;
  wire p_reg_reg_141;
  wire p_reg_reg_142;
  wire p_reg_reg_143;
  wire p_reg_reg_144;
  wire p_reg_reg_145;
  wire p_reg_reg_146;
  wire p_reg_reg_147;
  wire p_reg_reg_148;
  wire p_reg_reg_149;
  wire [19:0]p_reg_reg_15;
  wire p_reg_reg_150;
  wire p_reg_reg_151;
  wire p_reg_reg_152;
  wire p_reg_reg_153;
  wire [19:0]p_reg_reg_16;
  wire [19:0]p_reg_reg_17;
  wire [19:0]p_reg_reg_18;
  wire [19:0]p_reg_reg_19;
  wire [19:0]p_reg_reg_2;
  wire [19:0]p_reg_reg_20;
  wire [19:0]p_reg_reg_21;
  wire [19:0]p_reg_reg_22;
  wire [19:0]p_reg_reg_23;
  wire [19:0]p_reg_reg_24;
  wire [19:0]p_reg_reg_25;
  wire [19:0]p_reg_reg_26;
  wire [19:0]p_reg_reg_27;
  wire [19:0]p_reg_reg_28;
  wire [19:0]p_reg_reg_29;
  wire [19:0]p_reg_reg_3;
  wire [19:0]p_reg_reg_30;
  wire [19:0]p_reg_reg_31;
  wire [19:0]p_reg_reg_32;
  wire [19:0]p_reg_reg_33;
  wire p_reg_reg_34;
  wire p_reg_reg_35;
  wire p_reg_reg_36;
  wire p_reg_reg_37;
  wire p_reg_reg_38;
  wire p_reg_reg_39;
  wire [19:0]p_reg_reg_4;
  wire p_reg_reg_40;
  wire p_reg_reg_41;
  wire p_reg_reg_42;
  wire p_reg_reg_43;
  wire p_reg_reg_44;
  wire p_reg_reg_45;
  wire p_reg_reg_46;
  wire p_reg_reg_47;
  wire p_reg_reg_48;
  wire p_reg_reg_49;
  wire [19:0]p_reg_reg_5;
  wire p_reg_reg_50;
  wire p_reg_reg_51;
  wire p_reg_reg_52;
  wire p_reg_reg_53;
  wire p_reg_reg_54;
  wire p_reg_reg_55;
  wire p_reg_reg_56;
  wire p_reg_reg_57;
  wire p_reg_reg_58;
  wire p_reg_reg_59;
  wire [19:0]p_reg_reg_6;
  wire p_reg_reg_60;
  wire p_reg_reg_61;
  wire p_reg_reg_62;
  wire p_reg_reg_63;
  wire p_reg_reg_64;
  wire p_reg_reg_65;
  wire p_reg_reg_66;
  wire p_reg_reg_67;
  wire p_reg_reg_68;
  wire p_reg_reg_69;
  wire [19:0]p_reg_reg_7;
  wire p_reg_reg_70;
  wire p_reg_reg_71;
  wire p_reg_reg_72;
  wire p_reg_reg_73;
  wire p_reg_reg_74;
  wire p_reg_reg_75;
  wire p_reg_reg_76;
  wire p_reg_reg_77;
  wire p_reg_reg_78;
  wire p_reg_reg_79;
  wire [19:0]p_reg_reg_8;
  wire p_reg_reg_80;
  wire p_reg_reg_81;
  wire p_reg_reg_82;
  wire p_reg_reg_83;
  wire p_reg_reg_84;
  wire p_reg_reg_85;
  wire p_reg_reg_86;
  wire p_reg_reg_87;
  wire p_reg_reg_88;
  wire p_reg_reg_89;
  wire [19:0]p_reg_reg_9;
  wire p_reg_reg_90;
  wire p_reg_reg_91;
  wire p_reg_reg_92;
  wire p_reg_reg_93;
  wire p_reg_reg_94;
  wire p_reg_reg_95;
  wire p_reg_reg_96;
  wire p_reg_reg_97;
  wire p_reg_reg_98;
  wire p_reg_reg_99;
  wire phi_mul_fu_3320;
  wire [31:16]phi_mul_fu_332_reg;
  wire [3:0]\phi_mul_fu_332_reg[11]_0 ;
  wire [15:0]\phi_mul_fu_332_reg[15]_0 ;
  wire [3:0]\phi_mul_fu_332_reg[15]_1 ;
  wire \phi_mul_fu_332_reg[16]_i_1_n_0 ;
  wire \phi_mul_fu_332_reg[16]_i_1_n_1 ;
  wire \phi_mul_fu_332_reg[16]_i_1_n_2 ;
  wire \phi_mul_fu_332_reg[16]_i_1_n_3 ;
  wire \phi_mul_fu_332_reg[16]_i_1_n_4 ;
  wire \phi_mul_fu_332_reg[16]_i_1_n_5 ;
  wire \phi_mul_fu_332_reg[16]_i_1_n_6 ;
  wire \phi_mul_fu_332_reg[16]_i_1_n_7 ;
  wire [0:0]\phi_mul_fu_332_reg[19]_0 ;
  wire \phi_mul_fu_332_reg[20]_i_1_n_0 ;
  wire \phi_mul_fu_332_reg[20]_i_1_n_1 ;
  wire \phi_mul_fu_332_reg[20]_i_1_n_2 ;
  wire \phi_mul_fu_332_reg[20]_i_1_n_3 ;
  wire \phi_mul_fu_332_reg[20]_i_1_n_4 ;
  wire \phi_mul_fu_332_reg[20]_i_1_n_5 ;
  wire \phi_mul_fu_332_reg[20]_i_1_n_6 ;
  wire \phi_mul_fu_332_reg[20]_i_1_n_7 ;
  wire \phi_mul_fu_332_reg[24]_i_1_n_0 ;
  wire \phi_mul_fu_332_reg[24]_i_1_n_1 ;
  wire \phi_mul_fu_332_reg[24]_i_1_n_2 ;
  wire \phi_mul_fu_332_reg[24]_i_1_n_3 ;
  wire \phi_mul_fu_332_reg[24]_i_1_n_4 ;
  wire \phi_mul_fu_332_reg[24]_i_1_n_5 ;
  wire \phi_mul_fu_332_reg[24]_i_1_n_6 ;
  wire \phi_mul_fu_332_reg[24]_i_1_n_7 ;
  wire \phi_mul_fu_332_reg[28]_i_1_n_1 ;
  wire \phi_mul_fu_332_reg[28]_i_1_n_2 ;
  wire \phi_mul_fu_332_reg[28]_i_1_n_3 ;
  wire \phi_mul_fu_332_reg[28]_i_1_n_4 ;
  wire \phi_mul_fu_332_reg[28]_i_1_n_5 ;
  wire \phi_mul_fu_332_reg[28]_i_1_n_6 ;
  wire \phi_mul_fu_332_reg[28]_i_1_n_7 ;
  wire [3:0]\phi_mul_fu_332_reg[3]_0 ;
  wire [3:0]\phi_mul_fu_332_reg[7]_0 ;
  wire push;
  wire push_0;
  wire [31:1]reg_702;
  wire reg_7020;
  wire [0:0]\reg_702_reg[0]_0 ;
  wire [31:0]reg_707;
  wire reg_7070;
  wire [19:1]sext_ln22_9_fu_1293_p1;
  wire [18:1]sext_ln50_1_fu_1620_p1;
  wire [17:1]sext_ln50_2_cast_reg_3010;
  wire [16:0]\sext_ln50_2_cast_reg_3010_reg[17]_0 ;
  wire [18:1]sext_ln50_3_fu_1714_p1;
  wire [18:1]sext_ln50_4_fu_1791_p1;
  wire [18:2]sext_ln50_5_fu_1879_p1;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o1;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[7]_i_1_n_0 ;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[7]_i_1_n_0 ;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[7]_i_1_n_0 ;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[7]_i_1_n_0 ;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94;
  wire [7:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95;
  wire [16:2]sub_i_i_reg_3088;
  wire [17:17]sub_ln15_fu_838_p2;
  wire [31:16]sub_ln22_1_fu_1193_p2;
  wire [31:1]sub_ln22_2_fu_1218_p2;
  wire [31:0]sub_ln22_3_fu_1243_p2;
  wire [31:0]sub_ln22_4_fu_1268_p2;
  wire [31:0]sub_ln22_5_fu_1303_p2;
  wire [31:0]sub_ln22_fu_1141_p2;
  wire [31:0]sub_ln50_1_fu_1553_p2;
  wire [31:1]sub_ln50_2_fu_1630_p2;
  wire [31:1]sub_ln50_3_fu_1724_p2;
  wire [31:0]sub_ln50_4_fu_1801_p2;
  wire [31:1]sub_ln50_5_fu_1888_p2;
  wire [31:0]sub_ln50_fu_1447_p2;
  wire [0:0]\t_2_reg_3023_reg[0]_0 ;
  wire [3:0]\t_2_reg_3023_reg[11]_0 ;
  wire [3:0]\t_2_reg_3023_reg[15]_0 ;
  wire [1:0]\t_2_reg_3023_reg[1]_0 ;
  wire [3:0]\t_2_reg_3023_reg[7]_0 ;
  wire t_fu_336;
  wire \t_fu_336_reg[0]_0 ;
  wire [6:0]\t_fu_336_reg[13]_0 ;
  wire \t_fu_336_reg[13]_1 ;
  wire \t_fu_336_reg[14]_0 ;
  wire [0:0]\t_fu_336_reg[1]_0 ;
  wire \t_fu_336_reg_n_0_[0] ;
  wire \t_fu_336_reg_n_0_[10] ;
  wire \t_fu_336_reg_n_0_[12] ;
  wire \t_fu_336_reg_n_0_[14] ;
  wire \t_fu_336_reg_n_0_[15] ;
  wire \t_fu_336_reg_n_0_[2] ;
  wire \t_fu_336_reg_n_0_[4] ;
  wire \t_fu_336_reg_n_0_[6] ;
  wire \t_fu_336_reg_n_0_[8] ;
  wire \value_a_5_reg_591[7]_i_1_n_0 ;
  wire \value_a_6_reg_579[7]_i_1_n_0 ;
  wire \value_a_reg_626[7]_i_1_n_0 ;
  wire \value_b_9_reg_614[7]_i_1_n_0 ;
  wire \value_b_reg_682[7]_i_1_n_0 ;
  wire [3:3]\NLW_add_ln22_13_reg_3065_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln22_13_reg_3065_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln22_13_reg_3065_reg[19]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln22_18_reg_3074_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln22_18_reg_3074_reg[19]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln22_21_reg_3083_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln22_21_reg_3083_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln22_21_reg_3083_reg[19]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln43_1_reg_3228_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln43_1_reg_3228_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln43_2_reg_3284_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln43_3_reg_3320_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln43_4_reg_3356_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln43_reg_3193_reg[16]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_add_ln43_reg_3193_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln50_14_reg_3438_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_reg_3154_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_reg_3154_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_reg_3154_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln17_reg_3154_reg[0]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_reg_3154_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_reg_3154_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_aw_addr_1_reg_3158_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_aw_addr_2_reg_3164_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_aw_addr_2_reg_3164_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_aw_addr_3_reg_3170_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_aw_addr_4_reg_3176_reg[31]_i_1_CO_UNCONNECTED ;
  wire [2:2]\NLW_aw_addr_5_reg_3182_reg[23]_i_8_CO_UNCONNECTED ;
  wire [3:3]\NLW_aw_addr_5_reg_3182_reg[23]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_aw_addr_5_reg_3182_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_aw_addr_5_reg_3182_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_aw_addr_reg_3148_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_bi_addr_1_reg_3309_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_bi_addr_2_reg_3345_reg[20]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_bi_addr_2_reg_3345_reg[20]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_bi_addr_2_reg_3345_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_bi_addr_2_reg_3345_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_bi_addr_2_reg_3345_reg[4]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_bi_addr_3_reg_3396_reg[20]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_bi_addr_3_reg_3396_reg[20]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_bi_addr_3_reg_3396_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_bi_addr_3_reg_3396_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_bi_addr_4_reg_3432_reg[20]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_bi_addr_4_reg_3432_reg[20]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_bi_addr_4_reg_3432_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_bi_addr_4_reg_3432_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_bi_addr_5_reg_3478_reg[20]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_bi_addr_5_reg_3478_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_bi_addr_5_reg_3478_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_bi_addr_reg_3273_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_phi_mul_fu_332_reg[28]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_13_reg_3065[15]_i_6 
       (.I0(\empty_reg_1063_reg[14] [1]),
        .I1(D[12]),
        .I2(D[13]),
        .I3(\empty_reg_1063_reg[14] [2]),
        .O(\empty_reg_1063_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_13_reg_3065[15]_i_7 
       (.I0(\empty_reg_1063_reg[14] [0]),
        .I1(D[11]),
        .I2(D[12]),
        .I3(\empty_reg_1063_reg[14] [1]),
        .O(\empty_reg_1063_reg[14]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln22_13_reg_3065[19]_i_10 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [14]),
        .O(\add_ln22_13_reg_3065[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln22_13_reg_3065[19]_i_3 
       (.I0(\empty_reg_1063_reg[14] [3]),
        .I1(\add_ln22_21_reg_3083_reg[19]_2 ),
        .O(\add_ln22_13_reg_3065[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln22_13_reg_3065[19]_i_4 
       (.I0(\empty_reg_1063_reg[14] [3]),
        .I1(\add_ln22_21_reg_3083_reg[19]_2 ),
        .O(\add_ln22_13_reg_3065[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_13_reg_3065[19]_i_5 
       (.I0(sub_ln15_fu_838_p2),
        .I1(\add_ln22_13_reg_3065_reg[19]_i_2_n_2 ),
        .O(\add_ln22_13_reg_3065[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \add_ln22_13_reg_3065[19]_i_6 
       (.I0(\add_ln22_21_reg_3083_reg[19]_2 ),
        .I1(\empty_reg_1063_reg[14] [3]),
        .I2(sub_ln15_fu_838_p2),
        .O(\add_ln22_13_reg_3065[19]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln22_13_reg_3065[19]_i_9 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [15]),
        .O(\add_ln22_13_reg_3065[19]_i_9_n_0 ));
  FDRE \add_ln22_13_reg_3065_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_13_reg_3065_reg[15]_0 [0]),
        .Q(add_ln22_13_reg_3065[0]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_13_reg_3065_reg[15]_0 [10]),
        .Q(add_ln22_13_reg_3065[10]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_13_reg_3065_reg[15]_0 [11]),
        .Q(add_ln22_13_reg_3065[11]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_13_reg_3065_reg[15]_0 [12]),
        .Q(add_ln22_13_reg_3065[12]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_13_reg_3065_reg[15]_0 [13]),
        .Q(add_ln22_13_reg_3065[13]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_13_reg_3065_reg[15]_0 [14]),
        .Q(add_ln22_13_reg_3065[14]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_13_reg_3065_reg[15]_0 [15]),
        .Q(add_ln22_13_reg_3065[15]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_13_fu_888_p2[16]),
        .Q(add_ln22_13_reg_3065[16]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[17] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_13_fu_888_p2[17]),
        .Q(add_ln22_13_reg_3065[17]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[18] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_13_fu_888_p2[18]),
        .Q(add_ln22_13_reg_3065[18]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[19] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_13_fu_888_p2[19]),
        .Q(add_ln22_13_reg_3065[19]),
        .R(1'b0));
  CARRY4 \add_ln22_13_reg_3065_reg[19]_i_1 
       (.CI(\add_ln22_13_reg_3065_reg[19]_0 ),
        .CO({\NLW_add_ln22_13_reg_3065_reg[19]_i_1_CO_UNCONNECTED [3],\add_ln22_13_reg_3065_reg[19]_i_1_n_1 ,\add_ln22_13_reg_3065_reg[19]_i_1_n_2 ,\add_ln22_13_reg_3065_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sub_ln15_fu_838_p2,\add_ln22_13_reg_3065[19]_i_3_n_0 ,\add_ln22_13_reg_3065[19]_i_4_n_0 }),
        .O(add_ln22_13_fu_888_p2),
        .S({1'b1,\add_ln22_13_reg_3065[19]_i_5_n_0 ,\add_ln22_13_reg_3065[19]_i_6_n_0 ,\add_ln22_13_reg_3065_reg[19]_1 }));
  CARRY4 \add_ln22_13_reg_3065_reg[19]_i_2 
       (.CI(\add_ln22_13_reg_3065_reg[19]_i_8_n_0 ),
        .CO({\NLW_add_ln22_13_reg_3065_reg[19]_i_2_CO_UNCONNECTED [3:2],\add_ln22_13_reg_3065_reg[19]_i_2_n_2 ,\NLW_add_ln22_13_reg_3065_reg[19]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln22_18_reg_3074_reg[19]_0 [15]}),
        .O({\NLW_add_ln22_13_reg_3065_reg[19]_i_2_O_UNCONNECTED [3:1],sub_ln15_fu_838_p2}),
        .S({1'b0,1'b0,1'b1,\add_ln22_13_reg_3065[19]_i_9_n_0 }));
  CARRY4 \add_ln22_13_reg_3065_reg[19]_i_8 
       (.CI(\add_ln22_13_reg_3065[15]_i_8 ),
        .CO({\add_ln22_13_reg_3065_reg[19]_i_8_n_0 ,\add_ln22_13_reg_3065_reg[19]_i_8_n_1 ,\add_ln22_13_reg_3065_reg[19]_i_8_n_2 ,\add_ln22_13_reg_3065_reg[19]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln22_18_reg_3074_reg[19]_0 [14:11]),
        .O(\empty_reg_1063_reg[14] ),
        .S({\add_ln22_13_reg_3065[19]_i_10_n_0 ,\add_ln22_13_reg_3065[15]_i_8_0 }));
  FDRE \add_ln22_13_reg_3065_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_13_reg_3065_reg[15]_0 [1]),
        .Q(add_ln22_13_reg_3065[1]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_13_reg_3065_reg[15]_0 [2]),
        .Q(add_ln22_13_reg_3065[2]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_13_reg_3065_reg[15]_0 [3]),
        .Q(add_ln22_13_reg_3065[3]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_13_reg_3065_reg[15]_0 [4]),
        .Q(add_ln22_13_reg_3065[4]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_13_reg_3065_reg[15]_0 [5]),
        .Q(add_ln22_13_reg_3065[5]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_13_reg_3065_reg[15]_0 [6]),
        .Q(add_ln22_13_reg_3065[6]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_13_reg_3065_reg[15]_0 [7]),
        .Q(add_ln22_13_reg_3065[7]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_13_reg_3065_reg[15]_0 [8]),
        .Q(add_ln22_13_reg_3065[8]),
        .R(1'b0));
  FDRE \add_ln22_13_reg_3065_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_13_reg_3065_reg[15]_0 [9]),
        .Q(add_ln22_13_reg_3065[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_18_reg_3074[13]_i_6 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [10]),
        .I1(D[10]),
        .I2(D[11]),
        .I3(\add_ln22_18_reg_3074_reg[19]_0 [11]),
        .O(\add_ln22_18_reg_3074[13]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_18_reg_3074[13]_i_7 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [9]),
        .I1(D[9]),
        .I2(D[10]),
        .I3(\add_ln22_18_reg_3074_reg[19]_0 [10]),
        .O(\add_ln22_18_reg_3074[13]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_18_reg_3074[13]_i_8 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [8]),
        .I1(D[8]),
        .I2(D[9]),
        .I3(\add_ln22_18_reg_3074_reg[19]_0 [9]),
        .O(\add_ln22_18_reg_3074[13]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_18_reg_3074[13]_i_9 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [7]),
        .I1(D[7]),
        .I2(D[8]),
        .I3(\add_ln22_18_reg_3074_reg[19]_0 [8]),
        .O(\add_ln22_18_reg_3074[13]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln22_18_reg_3074[17]_i_2 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [14]),
        .I1(\add_ln22_21_reg_3083_reg[19]_2 ),
        .O(\add_ln22_18_reg_3074[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln22_18_reg_3074[17]_i_3 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [14]),
        .I1(\add_ln22_21_reg_3083_reg[19]_2 ),
        .O(\add_ln22_18_reg_3074[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \add_ln22_18_reg_3074[17]_i_6 
       (.I0(\add_ln22_21_reg_3083_reg[19]_2 ),
        .I1(\add_ln22_18_reg_3074_reg[19]_0 [14]),
        .I2(\add_ln22_18_reg_3074_reg[19]_0 [15]),
        .O(\add_ln22_18_reg_3074[17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_18_reg_3074[17]_i_8 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [12]),
        .I1(D[12]),
        .I2(D[13]),
        .I3(\add_ln22_18_reg_3074_reg[19]_0 [13]),
        .O(\add_ln22_18_reg_3074[17]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_18_reg_3074[17]_i_9 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [11]),
        .I1(D[11]),
        .I2(D[12]),
        .I3(\add_ln22_18_reg_3074_reg[19]_0 [12]),
        .O(\add_ln22_18_reg_3074[17]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln22_18_reg_3074[19]_i_2 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [15]),
        .O(\add_ln22_18_reg_3074[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln22_18_reg_3074[5]_i_4 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [0]),
        .I1(D[0]),
        .O(\add_ln22_18_reg_3074[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_18_reg_3074[5]_i_5 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [2]),
        .I1(D[2]),
        .I2(D[3]),
        .I3(\add_ln22_18_reg_3074_reg[19]_0 [3]),
        .O(\add_ln22_18_reg_3074[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_18_reg_3074[5]_i_6 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [1]),
        .I1(D[1]),
        .I2(D[2]),
        .I3(\add_ln22_18_reg_3074_reg[19]_0 [2]),
        .O(\add_ln22_18_reg_3074[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln22_18_reg_3074[5]_i_8 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [0]),
        .I1(D[0]),
        .O(\add_ln22_18_reg_3074[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_18_reg_3074[9]_i_6 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [6]),
        .I1(D[6]),
        .I2(D[7]),
        .I3(\add_ln22_18_reg_3074_reg[19]_0 [7]),
        .O(\add_ln22_18_reg_3074[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_18_reg_3074[9]_i_7 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [5]),
        .I1(D[5]),
        .I2(D[6]),
        .I3(\add_ln22_18_reg_3074_reg[19]_0 [6]),
        .O(\add_ln22_18_reg_3074[9]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_18_reg_3074[9]_i_8 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [4]),
        .I1(D[4]),
        .I2(D[5]),
        .I3(\add_ln22_18_reg_3074_reg[19]_0 [5]),
        .O(\add_ln22_18_reg_3074[9]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_18_reg_3074[9]_i_9 
       (.I0(\add_ln22_18_reg_3074_reg[19]_0 [3]),
        .I1(D[3]),
        .I2(D[4]),
        .I3(\add_ln22_18_reg_3074_reg[19]_0 [4]),
        .O(\add_ln22_18_reg_3074[9]_i_9_n_0 ));
  FDRE \add_ln22_18_reg_3074_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_18_reg_3074_reg[0]_0 ),
        .Q(add_ln22_18_reg_3074[0]),
        .R(1'b0));
  FDRE \add_ln22_18_reg_3074_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[10]),
        .Q(add_ln22_18_reg_3074[10]),
        .R(1'b0));
  FDRE \add_ln22_18_reg_3074_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[11]),
        .Q(add_ln22_18_reg_3074[11]),
        .R(1'b0));
  FDRE \add_ln22_18_reg_3074_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[12]),
        .Q(add_ln22_18_reg_3074[12]),
        .R(1'b0));
  FDRE \add_ln22_18_reg_3074_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[13]),
        .Q(add_ln22_18_reg_3074[13]),
        .R(1'b0));
  CARRY4 \add_ln22_18_reg_3074_reg[13]_i_1 
       (.CI(\add_ln22_18_reg_3074_reg[9]_i_1_n_0 ),
        .CO({\add_ln22_18_reg_3074_reg[13]_i_1_n_0 ,\add_ln22_18_reg_3074_reg[13]_i_1_n_1 ,\add_ln22_18_reg_3074_reg[13]_i_1_n_2 ,\add_ln22_18_reg_3074_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln22_18_reg_3074_reg[13]_0 ),
        .O(add_ln22_18_fu_948_p2[13:10]),
        .S({\add_ln22_18_reg_3074[13]_i_6_n_0 ,\add_ln22_18_reg_3074[13]_i_7_n_0 ,\add_ln22_18_reg_3074[13]_i_8_n_0 ,\add_ln22_18_reg_3074[13]_i_9_n_0 }));
  FDRE \add_ln22_18_reg_3074_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[14]),
        .Q(add_ln22_18_reg_3074[14]),
        .R(1'b0));
  FDRE \add_ln22_18_reg_3074_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[15]),
        .Q(add_ln22_18_reg_3074[15]),
        .R(1'b0));
  FDRE \add_ln22_18_reg_3074_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[16]),
        .Q(add_ln22_18_reg_3074[16]),
        .R(1'b0));
  FDRE \add_ln22_18_reg_3074_reg[17] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[17]),
        .Q(add_ln22_18_reg_3074[17]),
        .R(1'b0));
  CARRY4 \add_ln22_18_reg_3074_reg[17]_i_1 
       (.CI(\add_ln22_18_reg_3074_reg[13]_i_1_n_0 ),
        .CO({\add_ln22_18_reg_3074_reg[17]_i_1_n_0 ,\add_ln22_18_reg_3074_reg[17]_i_1_n_1 ,\add_ln22_18_reg_3074_reg[17]_i_1_n_2 ,\add_ln22_18_reg_3074_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln22_18_reg_3074[17]_i_2_n_0 ,\add_ln22_18_reg_3074[17]_i_3_n_0 ,\add_ln22_18_reg_3074_reg[17]_0 }),
        .O(add_ln22_18_fu_948_p2[17:14]),
        .S({\add_ln22_18_reg_3074[17]_i_6_n_0 ,\add_ln22_18_reg_3074_reg[17]_1 ,\add_ln22_18_reg_3074[17]_i_8_n_0 ,\add_ln22_18_reg_3074[17]_i_9_n_0 }));
  FDRE \add_ln22_18_reg_3074_reg[18] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[18]),
        .Q(add_ln22_18_reg_3074[18]),
        .R(1'b0));
  FDRE \add_ln22_18_reg_3074_reg[19] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[19]),
        .Q(add_ln22_18_reg_3074[19]),
        .R(1'b0));
  CARRY4 \add_ln22_18_reg_3074_reg[19]_i_1 
       (.CI(\add_ln22_18_reg_3074_reg[17]_i_1_n_0 ),
        .CO({\NLW_add_ln22_18_reg_3074_reg[19]_i_1_CO_UNCONNECTED [3:1],\add_ln22_18_reg_3074_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln22_18_reg_3074_reg[19]_0 [15]}),
        .O({\NLW_add_ln22_18_reg_3074_reg[19]_i_1_O_UNCONNECTED [3:2],add_ln22_18_fu_948_p2[19:18]}),
        .S({1'b0,1'b0,1'b1,\add_ln22_18_reg_3074[19]_i_2_n_0 }));
  FDRE \add_ln22_18_reg_3074_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(O[0]),
        .Q(add_ln22_18_reg_3074[1]),
        .R(1'b0));
  FDRE \add_ln22_18_reg_3074_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[2]),
        .Q(add_ln22_18_reg_3074[2]),
        .R(1'b0));
  FDRE \add_ln22_18_reg_3074_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[3]),
        .Q(add_ln22_18_reg_3074[3]),
        .R(1'b0));
  FDRE \add_ln22_18_reg_3074_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[4]),
        .Q(add_ln22_18_reg_3074[4]),
        .R(1'b0));
  FDRE \add_ln22_18_reg_3074_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[5]),
        .Q(add_ln22_18_reg_3074[5]),
        .R(1'b0));
  CARRY4 \add_ln22_18_reg_3074_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln22_18_reg_3074_reg[5]_i_1_n_0 ,\add_ln22_18_reg_3074_reg[5]_i_1_n_1 ,\add_ln22_18_reg_3074_reg[5]_i_1_n_2 ,\add_ln22_18_reg_3074_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln22_18_reg_3074_reg[5]_0 ,\add_ln22_18_reg_3074[5]_i_4_n_0 ,1'b0}),
        .O(add_ln22_18_fu_948_p2[5:2]),
        .S({\add_ln22_18_reg_3074[5]_i_5_n_0 ,\add_ln22_18_reg_3074[5]_i_6_n_0 ,\add_ln22_18_reg_3074_reg[5]_1 ,\add_ln22_18_reg_3074[5]_i_8_n_0 }));
  FDRE \add_ln22_18_reg_3074_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[6]),
        .Q(add_ln22_18_reg_3074[6]),
        .R(1'b0));
  FDRE \add_ln22_18_reg_3074_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[7]),
        .Q(add_ln22_18_reg_3074[7]),
        .R(1'b0));
  FDRE \add_ln22_18_reg_3074_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[8]),
        .Q(add_ln22_18_reg_3074[8]),
        .R(1'b0));
  FDRE \add_ln22_18_reg_3074_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_18_fu_948_p2[9]),
        .Q(add_ln22_18_reg_3074[9]),
        .R(1'b0));
  CARRY4 \add_ln22_18_reg_3074_reg[9]_i_1 
       (.CI(\add_ln22_18_reg_3074_reg[5]_i_1_n_0 ),
        .CO({\add_ln22_18_reg_3074_reg[9]_i_1_n_0 ,\add_ln22_18_reg_3074_reg[9]_i_1_n_1 ,\add_ln22_18_reg_3074_reg[9]_i_1_n_2 ,\add_ln22_18_reg_3074_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln22_18_reg_3074_reg[9]_0 ),
        .O(add_ln22_18_fu_948_p2[9:6]),
        .S({\add_ln22_18_reg_3074[9]_i_6_n_0 ,\add_ln22_18_reg_3074[9]_i_7_n_0 ,\add_ln22_18_reg_3074[9]_i_8_n_0 ,\add_ln22_18_reg_3074[9]_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_21_reg_3083[15]_i_3 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3_n_5 ),
        .I1(D[13]),
        .O(\add_ln22_21_reg_3083[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_21_reg_3083[15]_i_4 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3_n_6 ),
        .I1(D[12]),
        .O(\add_ln22_21_reg_3083[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_21_reg_3083[15]_i_5 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3_n_7 ),
        .I1(D[11]),
        .O(\add_ln22_21_reg_3083[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_21_reg_3083[19]_i_4 
       (.I0(\empty_reg_1063_reg[15] [1]),
        .I1(\add_ln22_21_reg_3083_reg[19]_i_2_n_6 ),
        .O(\add_ln22_21_reg_3083[19]_i_4_n_0 ));
  FDRE \add_ln22_21_reg_3083_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_21_reg_3083_reg[11]_0 [0]),
        .Q(add_ln22_21_reg_3083[0]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_21_reg_3083_reg[11]_0 [10]),
        .Q(add_ln22_21_reg_3083[10]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_21_reg_3083_reg[11]_0 [11]),
        .Q(add_ln22_21_reg_3083[11]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_21_fu_998_p2[12]),
        .Q(add_ln22_21_reg_3083[12]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_21_fu_998_p2[13]),
        .Q(add_ln22_21_reg_3083[13]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_21_fu_998_p2[14]),
        .Q(add_ln22_21_reg_3083[14]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_21_fu_998_p2[15]),
        .Q(add_ln22_21_reg_3083[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln22_21_reg_3083_reg[15]_i_1 
       (.CI(\add_ln22_21_reg_3083_reg[15]_0 ),
        .CO({\add_ln22_21_reg_3083_reg[15]_i_1_n_0 ,\add_ln22_21_reg_3083_reg[15]_i_1_n_1 ,\add_ln22_21_reg_3083_reg[15]_i_1_n_2 ,\add_ln22_21_reg_3083_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln22_21_reg_3083_reg[19]_i_3_n_5 ,\add_ln22_21_reg_3083_reg[19]_i_3_n_6 ,\add_ln22_21_reg_3083_reg[19]_i_3_n_7 ,\add_ln22_21_reg_3083_reg[15]_1 }),
        .O(add_ln22_21_fu_998_p2[15:12]),
        .S({\add_ln22_21_reg_3083[15]_i_3_n_0 ,\add_ln22_21_reg_3083[15]_i_4_n_0 ,\add_ln22_21_reg_3083[15]_i_5_n_0 ,\add_ln22_21_reg_3083_reg[15]_2 }));
  FDRE \add_ln22_21_reg_3083_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_21_fu_998_p2[16]),
        .Q(add_ln22_21_reg_3083[16]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[17] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_21_fu_998_p2[17]),
        .Q(add_ln22_21_reg_3083[17]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[18] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_21_fu_998_p2[18]),
        .Q(add_ln22_21_reg_3083[18]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[19] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(add_ln22_21_fu_998_p2[19]),
        .Q(add_ln22_21_reg_3083[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln22_21_reg_3083_reg[19]_i_1 
       (.CI(\add_ln22_21_reg_3083_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln22_21_reg_3083_reg[19]_i_1_CO_UNCONNECTED [3],\add_ln22_21_reg_3083_reg[19]_i_1_n_1 ,\add_ln22_21_reg_3083_reg[19]_i_1_n_2 ,\add_ln22_21_reg_3083_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\empty_reg_1063_reg[15] [1],\add_ln22_21_reg_3083_reg[19]_2 ,\empty_reg_1063_reg[15] [0]}),
        .O(add_ln22_21_fu_998_p2[19:16]),
        .S({\add_ln22_21_reg_3083_reg[19]_i_2_n_6 ,\add_ln22_21_reg_3083[19]_i_4_n_0 ,\add_ln22_21_reg_3083_reg[19]_3 }));
  CARRY4 \add_ln22_21_reg_3083_reg[19]_i_2 
       (.CI(\add_ln22_21_reg_3083_reg[19]_i_3_n_0 ),
        .CO({\NLW_add_ln22_21_reg_3083_reg[19]_i_2_CO_UNCONNECTED [3:1],\add_ln22_21_reg_3083_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln22_18_reg_3074_reg[19]_0 [15]}),
        .O({\NLW_add_ln22_21_reg_3083_reg[19]_i_2_O_UNCONNECTED [3:2],\add_ln22_21_reg_3083_reg[19]_i_2_n_6 ,\empty_reg_1063_reg[15] [1]}),
        .S({1'b0,1'b0,1'b1,\add_ln22_18_reg_3074_reg[19]_0 [15]}));
  CARRY4 \add_ln22_21_reg_3083_reg[19]_i_3 
       (.CI(\add_ln22_21_reg_3083_reg[19]_0 ),
        .CO({\add_ln22_21_reg_3083_reg[19]_i_3_n_0 ,\add_ln22_21_reg_3083_reg[19]_i_3_n_1 ,\add_ln22_21_reg_3083_reg[19]_i_3_n_2 ,\add_ln22_21_reg_3083_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln22_18_reg_3074_reg[19]_0 [14:11]),
        .O({\empty_reg_1063_reg[15] [0],\add_ln22_21_reg_3083_reg[19]_i_3_n_5 ,\add_ln22_21_reg_3083_reg[19]_i_3_n_6 ,\add_ln22_21_reg_3083_reg[19]_i_3_n_7 }),
        .S({\add_ln22_18_reg_3074_reg[19]_0 [14],\add_ln22_21_reg_3083_reg[19]_1 }));
  FDRE \add_ln22_21_reg_3083_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_21_reg_3083_reg[11]_0 [1]),
        .Q(add_ln22_21_reg_3083[1]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_21_reg_3083_reg[11]_0 [2]),
        .Q(add_ln22_21_reg_3083[2]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_21_reg_3083_reg[11]_0 [3]),
        .Q(add_ln22_21_reg_3083[3]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_21_reg_3083_reg[11]_0 [4]),
        .Q(add_ln22_21_reg_3083[4]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_21_reg_3083_reg[11]_0 [5]),
        .Q(add_ln22_21_reg_3083[5]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_21_reg_3083_reg[11]_0 [6]),
        .Q(add_ln22_21_reg_3083[6]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_21_reg_3083_reg[11]_0 [7]),
        .Q(add_ln22_21_reg_3083[7]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_21_reg_3083_reg[11]_0 [8]),
        .Q(add_ln22_21_reg_3083[8]),
        .R(1'b0));
  FDRE \add_ln22_21_reg_3083_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_21_reg_3083_reg[11]_0 [9]),
        .Q(add_ln22_21_reg_3083[9]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [9]),
        .Q(add_ln22_8_reg_3056[10]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [10]),
        .Q(add_ln22_8_reg_3056[11]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [11]),
        .Q(add_ln22_8_reg_3056[12]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [12]),
        .Q(add_ln22_8_reg_3056[13]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [13]),
        .Q(add_ln22_8_reg_3056[14]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [14]),
        .Q(add_ln22_8_reg_3056[15]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [15]),
        .Q(add_ln22_8_reg_3056[16]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[17] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [16]),
        .Q(add_ln22_8_reg_3056[17]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[18] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [17]),
        .Q(add_ln22_8_reg_3056[18]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [0]),
        .Q(add_ln22_8_reg_3056[1]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [1]),
        .Q(add_ln22_8_reg_3056[2]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [2]),
        .Q(add_ln22_8_reg_3056[3]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [3]),
        .Q(add_ln22_8_reg_3056[4]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [4]),
        .Q(add_ln22_8_reg_3056[5]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [5]),
        .Q(add_ln22_8_reg_3056[6]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [6]),
        .Q(add_ln22_8_reg_3056[7]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [7]),
        .Q(add_ln22_8_reg_3056[8]),
        .R(1'b0));
  FDRE \add_ln22_8_reg_3056_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\add_ln22_8_reg_3056_reg[18]_0 [8]),
        .Q(add_ln22_8_reg_3056[9]),
        .R(1'b0));
  FDRE \add_ln22_reg_3047_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(D[8]),
        .Q(sub_i_i_reg_3088[10]),
        .R(1'b0));
  FDRE \add_ln22_reg_3047_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(D[9]),
        .Q(sub_i_i_reg_3088[11]),
        .R(1'b0));
  FDRE \add_ln22_reg_3047_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(D[10]),
        .Q(sub_i_i_reg_3088[12]),
        .R(1'b0));
  FDRE \add_ln22_reg_3047_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(D[11]),
        .Q(sub_i_i_reg_3088[13]),
        .R(1'b0));
  FDRE \add_ln22_reg_3047_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(D[12]),
        .Q(sub_i_i_reg_3088[14]),
        .R(1'b0));
  FDRE \add_ln22_reg_3047_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(D[13]),
        .Q(sub_i_i_reg_3088[15]),
        .R(1'b0));
  FDRE \add_ln22_reg_3047_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(D[14]),
        .Q(sub_i_i_reg_3088[16]),
        .R(1'b0));
  FDRE \add_ln22_reg_3047_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(D[0]),
        .Q(sub_i_i_reg_3088[2]),
        .R(1'b0));
  FDRE \add_ln22_reg_3047_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(D[1]),
        .Q(sub_i_i_reg_3088[3]),
        .R(1'b0));
  FDRE \add_ln22_reg_3047_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(D[2]),
        .Q(sub_i_i_reg_3088[4]),
        .R(1'b0));
  FDRE \add_ln22_reg_3047_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(D[3]),
        .Q(sub_i_i_reg_3088[5]),
        .R(1'b0));
  FDRE \add_ln22_reg_3047_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(D[4]),
        .Q(sub_i_i_reg_3088[6]),
        .R(1'b0));
  FDRE \add_ln22_reg_3047_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(D[5]),
        .Q(sub_i_i_reg_3088[7]),
        .R(1'b0));
  FDRE \add_ln22_reg_3047_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(D[6]),
        .Q(sub_i_i_reg_3088[8]),
        .R(1'b0));
  FDRE \add_ln22_reg_3047_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(D[7]),
        .Q(sub_i_i_reg_3088[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_1_reg_3228[11]_i_2 
       (.I0(\t_2_reg_3023_reg[11]_0 [3]),
        .O(\add_ln43_1_reg_3228[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_1_reg_3228[11]_i_3 
       (.I0(\t_2_reg_3023_reg[11]_0 [2]),
        .O(\add_ln43_1_reg_3228[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_1_reg_3228[11]_i_4 
       (.I0(\t_2_reg_3023_reg[11]_0 [1]),
        .O(\add_ln43_1_reg_3228[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_1_reg_3228[11]_i_5 
       (.I0(\t_2_reg_3023_reg[11]_0 [0]),
        .O(\add_ln43_1_reg_3228[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_1_reg_3228[15]_i_2 
       (.I0(\t_2_reg_3023_reg[15]_0 [3]),
        .O(\add_ln43_1_reg_3228[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_1_reg_3228[15]_i_3 
       (.I0(\t_2_reg_3023_reg[15]_0 [2]),
        .O(\add_ln43_1_reg_3228[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_1_reg_3228[15]_i_4 
       (.I0(\t_2_reg_3023_reg[15]_0 [1]),
        .O(\add_ln43_1_reg_3228[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_1_reg_3228[15]_i_5 
       (.I0(\t_2_reg_3023_reg[15]_0 [0]),
        .O(\add_ln43_1_reg_3228[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln43_1_reg_3228[16]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_block_pp0_stage2_11001),
        .O(add_ln43_1_reg_32280));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_1_reg_3228[3]_i_2 
       (.I0(DI[3]),
        .O(\add_ln43_1_reg_3228[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_1_reg_3228[3]_i_3 
       (.I0(DI[2]),
        .O(\add_ln43_1_reg_3228[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_1_reg_3228[3]_i_4 
       (.I0(DI[1]),
        .O(\add_ln43_1_reg_3228[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_1_reg_3228[7]_i_2 
       (.I0(\t_2_reg_3023_reg[7]_0 [3]),
        .O(\add_ln43_1_reg_3228[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_1_reg_3228[7]_i_3 
       (.I0(\t_2_reg_3023_reg[7]_0 [2]),
        .O(\add_ln43_1_reg_3228[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_1_reg_3228[7]_i_4 
       (.I0(\t_2_reg_3023_reg[7]_0 [1]),
        .O(\add_ln43_1_reg_3228[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_1_reg_3228[7]_i_5 
       (.I0(\t_2_reg_3023_reg[7]_0 [0]),
        .O(\add_ln43_1_reg_3228[7]_i_5_n_0 ));
  FDRE \add_ln43_1_reg_3228_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[0]),
        .Q(add_ln43_1_reg_3228[0]),
        .R(1'b0));
  FDRE \add_ln43_1_reg_3228_reg[10] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[10]),
        .Q(add_ln43_1_reg_3228[10]),
        .R(1'b0));
  FDRE \add_ln43_1_reg_3228_reg[11] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[11]),
        .Q(add_ln43_1_reg_3228[11]),
        .R(1'b0));
  CARRY4 \add_ln43_1_reg_3228_reg[11]_i_1 
       (.CI(\add_ln43_1_reg_3228_reg[7]_i_1_n_0 ),
        .CO({\add_ln43_1_reg_3228_reg[11]_i_1_n_0 ,\add_ln43_1_reg_3228_reg[11]_i_1_n_1 ,\add_ln43_1_reg_3228_reg[11]_i_1_n_2 ,\add_ln43_1_reg_3228_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\t_2_reg_3023_reg[11]_0 ),
        .O(add_ln43_1_fu_1377_p2[11:8]),
        .S({\add_ln43_1_reg_3228[11]_i_2_n_0 ,\add_ln43_1_reg_3228[11]_i_3_n_0 ,\add_ln43_1_reg_3228[11]_i_4_n_0 ,\add_ln43_1_reg_3228[11]_i_5_n_0 }));
  FDRE \add_ln43_1_reg_3228_reg[12] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[12]),
        .Q(add_ln43_1_reg_3228[12]),
        .R(1'b0));
  FDRE \add_ln43_1_reg_3228_reg[13] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[13]),
        .Q(add_ln43_1_reg_3228[13]),
        .R(1'b0));
  FDRE \add_ln43_1_reg_3228_reg[14] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[14]),
        .Q(add_ln43_1_reg_3228[14]),
        .R(1'b0));
  FDRE \add_ln43_1_reg_3228_reg[15] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[15]),
        .Q(add_ln43_1_reg_3228[15]),
        .R(1'b0));
  CARRY4 \add_ln43_1_reg_3228_reg[15]_i_1 
       (.CI(\add_ln43_1_reg_3228_reg[11]_i_1_n_0 ),
        .CO({\add_ln43_1_reg_3228_reg[15]_i_1_n_0 ,\add_ln43_1_reg_3228_reg[15]_i_1_n_1 ,\add_ln43_1_reg_3228_reg[15]_i_1_n_2 ,\add_ln43_1_reg_3228_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\t_2_reg_3023_reg[15]_0 ),
        .O(add_ln43_1_fu_1377_p2[15:12]),
        .S({\add_ln43_1_reg_3228[15]_i_2_n_0 ,\add_ln43_1_reg_3228[15]_i_3_n_0 ,\add_ln43_1_reg_3228[15]_i_4_n_0 ,\add_ln43_1_reg_3228[15]_i_5_n_0 }));
  FDRE \add_ln43_1_reg_3228_reg[16] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[16]),
        .Q(add_ln43_1_reg_3228[16]),
        .R(1'b0));
  CARRY4 \add_ln43_1_reg_3228_reg[16]_i_2 
       (.CI(\add_ln43_1_reg_3228_reg[15]_i_1_n_0 ),
        .CO(\NLW_add_ln43_1_reg_3228_reg[16]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln43_1_reg_3228_reg[16]_i_2_O_UNCONNECTED [3:1],add_ln43_1_fu_1377_p2[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln43_1_reg_3228_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[1]),
        .Q(add_ln43_1_reg_3228[1]),
        .R(1'b0));
  FDRE \add_ln43_1_reg_3228_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[2]),
        .Q(add_ln43_1_reg_3228[2]),
        .R(1'b0));
  FDRE \add_ln43_1_reg_3228_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[3]),
        .Q(add_ln43_1_reg_3228[3]),
        .R(1'b0));
  CARRY4 \add_ln43_1_reg_3228_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln43_1_reg_3228_reg[3]_i_1_n_0 ,\add_ln43_1_reg_3228_reg[3]_i_1_n_1 ,\add_ln43_1_reg_3228_reg[3]_i_1_n_2 ,\add_ln43_1_reg_3228_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({DI[3:1],1'b0}),
        .O(add_ln43_1_fu_1377_p2[3:0]),
        .S({\add_ln43_1_reg_3228[3]_i_2_n_0 ,\add_ln43_1_reg_3228[3]_i_3_n_0 ,\add_ln43_1_reg_3228[3]_i_4_n_0 ,DI[0]}));
  FDRE \add_ln43_1_reg_3228_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[4]),
        .Q(add_ln43_1_reg_3228[4]),
        .R(1'b0));
  FDRE \add_ln43_1_reg_3228_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[5]),
        .Q(add_ln43_1_reg_3228[5]),
        .R(1'b0));
  FDRE \add_ln43_1_reg_3228_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[6]),
        .Q(add_ln43_1_reg_3228[6]),
        .R(1'b0));
  FDRE \add_ln43_1_reg_3228_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[7]),
        .Q(add_ln43_1_reg_3228[7]),
        .R(1'b0));
  CARRY4 \add_ln43_1_reg_3228_reg[7]_i_1 
       (.CI(\add_ln43_1_reg_3228_reg[3]_i_1_n_0 ),
        .CO({\add_ln43_1_reg_3228_reg[7]_i_1_n_0 ,\add_ln43_1_reg_3228_reg[7]_i_1_n_1 ,\add_ln43_1_reg_3228_reg[7]_i_1_n_2 ,\add_ln43_1_reg_3228_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\t_2_reg_3023_reg[7]_0 ),
        .O(add_ln43_1_fu_1377_p2[7:4]),
        .S({\add_ln43_1_reg_3228[7]_i_2_n_0 ,\add_ln43_1_reg_3228[7]_i_3_n_0 ,\add_ln43_1_reg_3228[7]_i_4_n_0 ,\add_ln43_1_reg_3228[7]_i_5_n_0 }));
  FDRE \add_ln43_1_reg_3228_reg[8] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[8]),
        .Q(add_ln43_1_reg_3228[8]),
        .R(1'b0));
  FDRE \add_ln43_1_reg_3228_reg[9] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(add_ln43_1_fu_1377_p2[9]),
        .Q(add_ln43_1_reg_3228[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_2_reg_3284[12]_i_2 
       (.I0(\t_2_reg_3023_reg[15]_0 [0]),
        .O(\add_ln43_2_reg_3284[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_2_reg_3284[12]_i_3 
       (.I0(\t_2_reg_3023_reg[11]_0 [3]),
        .O(\add_ln43_2_reg_3284[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_2_reg_3284[12]_i_4 
       (.I0(\t_2_reg_3023_reg[11]_0 [2]),
        .O(\add_ln43_2_reg_3284[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_2_reg_3284[12]_i_5 
       (.I0(\t_2_reg_3023_reg[11]_0 [1]),
        .O(\add_ln43_2_reg_3284[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_2_reg_3284[16]_i_6 
       (.I0(\t_2_reg_3023_reg[15]_0 [3]),
        .O(\add_ln43_2_reg_3284[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_2_reg_3284[16]_i_7 
       (.I0(\t_2_reg_3023_reg[15]_0 [2]),
        .O(\add_ln43_2_reg_3284[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_2_reg_3284[16]_i_8 
       (.I0(\t_2_reg_3023_reg[15]_0 [1]),
        .O(\add_ln43_2_reg_3284[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_2_reg_3284[4]_i_2 
       (.I0(\t_2_reg_3023_reg[7]_0 [0]),
        .O(\add_ln43_2_reg_3284[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_2_reg_3284[4]_i_3 
       (.I0(DI[3]),
        .O(\add_ln43_2_reg_3284[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_2_reg_3284[4]_i_4 
       (.I0(DI[2]),
        .O(\add_ln43_2_reg_3284[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_2_reg_3284[8]_i_2 
       (.I0(\t_2_reg_3023_reg[11]_0 [0]),
        .O(\add_ln43_2_reg_3284[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_2_reg_3284[8]_i_3 
       (.I0(\t_2_reg_3023_reg[7]_0 [3]),
        .O(\add_ln43_2_reg_3284[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_2_reg_3284[8]_i_4 
       (.I0(\t_2_reg_3023_reg[7]_0 [2]),
        .O(\add_ln43_2_reg_3284[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_2_reg_3284[8]_i_5 
       (.I0(\t_2_reg_3023_reg[7]_0 [1]),
        .O(\add_ln43_2_reg_3284[8]_i_5_n_0 ));
  FDRE \add_ln43_2_reg_3284_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(p_0_in1_in__0),
        .Q(add_ln43_2_reg_3284[0]),
        .R(1'b0));
  FDRE \add_ln43_2_reg_3284_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(add_ln43_2_fu_1463_p2[10]),
        .Q(add_ln43_2_reg_3284[10]),
        .R(1'b0));
  FDRE \add_ln43_2_reg_3284_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(add_ln43_2_fu_1463_p2[11]),
        .Q(add_ln43_2_reg_3284[11]),
        .R(1'b0));
  FDRE \add_ln43_2_reg_3284_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(add_ln43_2_fu_1463_p2[12]),
        .Q(add_ln43_2_reg_3284[12]),
        .R(1'b0));
  CARRY4 \add_ln43_2_reg_3284_reg[12]_i_1 
       (.CI(\add_ln43_2_reg_3284_reg[8]_i_1_n_0 ),
        .CO({\add_ln43_2_reg_3284_reg[12]_i_1_n_0 ,\add_ln43_2_reg_3284_reg[12]_i_1_n_1 ,\add_ln43_2_reg_3284_reg[12]_i_1_n_2 ,\add_ln43_2_reg_3284_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_2_reg_3023_reg[15]_0 [0],\t_2_reg_3023_reg[11]_0 [3:1]}),
        .O(add_ln43_2_fu_1463_p2[12:9]),
        .S({\add_ln43_2_reg_3284[12]_i_2_n_0 ,\add_ln43_2_reg_3284[12]_i_3_n_0 ,\add_ln43_2_reg_3284[12]_i_4_n_0 ,\add_ln43_2_reg_3284[12]_i_5_n_0 }));
  FDRE \add_ln43_2_reg_3284_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(add_ln43_2_fu_1463_p2[13]),
        .Q(add_ln43_2_reg_3284[13]),
        .R(1'b0));
  FDRE \add_ln43_2_reg_3284_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(add_ln43_2_fu_1463_p2[14]),
        .Q(add_ln43_2_reg_3284[14]),
        .R(1'b0));
  FDRE \add_ln43_2_reg_3284_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(add_ln43_2_fu_1463_p2[15]),
        .Q(add_ln43_2_reg_3284[15]),
        .R(1'b0));
  FDRE \add_ln43_2_reg_3284_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(add_ln43_2_fu_1463_p2[16]),
        .Q(add_ln43_2_reg_3284[16]),
        .R(1'b0));
  CARRY4 \add_ln43_2_reg_3284_reg[16]_i_2 
       (.CI(\add_ln43_2_reg_3284_reg[12]_i_1_n_0 ),
        .CO({\NLW_add_ln43_2_reg_3284_reg[16]_i_2_CO_UNCONNECTED [3],\add_ln43_2_reg_3284_reg[16]_i_2_n_1 ,\add_ln43_2_reg_3284_reg[16]_i_2_n_2 ,\add_ln43_2_reg_3284_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\t_2_reg_3023_reg[15]_0 [3:1]}),
        .O(add_ln43_2_fu_1463_p2[16:13]),
        .S({1'b1,\add_ln43_2_reg_3284[16]_i_6_n_0 ,\add_ln43_2_reg_3284[16]_i_7_n_0 ,\add_ln43_2_reg_3284[16]_i_8_n_0 }));
  FDRE \add_ln43_2_reg_3284_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(add_ln43_2_fu_1463_p2[1]),
        .Q(add_ln43_2_reg_3284[1]),
        .R(1'b0));
  FDRE \add_ln43_2_reg_3284_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(add_ln43_2_fu_1463_p2[2]),
        .Q(add_ln43_2_reg_3284[2]),
        .R(1'b0));
  FDRE \add_ln43_2_reg_3284_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(add_ln43_2_fu_1463_p2[3]),
        .Q(add_ln43_2_reg_3284[3]),
        .R(1'b0));
  FDRE \add_ln43_2_reg_3284_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(add_ln43_2_fu_1463_p2[4]),
        .Q(add_ln43_2_reg_3284[4]),
        .R(1'b0));
  CARRY4 \add_ln43_2_reg_3284_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln43_2_reg_3284_reg[4]_i_1_n_0 ,\add_ln43_2_reg_3284_reg[4]_i_1_n_1 ,\add_ln43_2_reg_3284_reg[4]_i_1_n_2 ,\add_ln43_2_reg_3284_reg[4]_i_1_n_3 }),
        .CYINIT(DI[0]),
        .DI({\t_2_reg_3023_reg[7]_0 [0],DI[3:2],1'b0}),
        .O(add_ln43_2_fu_1463_p2[4:1]),
        .S({\add_ln43_2_reg_3284[4]_i_2_n_0 ,\add_ln43_2_reg_3284[4]_i_3_n_0 ,\add_ln43_2_reg_3284[4]_i_4_n_0 ,DI[1]}));
  FDRE \add_ln43_2_reg_3284_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(add_ln43_2_fu_1463_p2[5]),
        .Q(add_ln43_2_reg_3284[5]),
        .R(1'b0));
  FDRE \add_ln43_2_reg_3284_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(add_ln43_2_fu_1463_p2[6]),
        .Q(add_ln43_2_reg_3284[6]),
        .R(1'b0));
  FDRE \add_ln43_2_reg_3284_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(add_ln43_2_fu_1463_p2[7]),
        .Q(add_ln43_2_reg_3284[7]),
        .R(1'b0));
  FDRE \add_ln43_2_reg_3284_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(add_ln43_2_fu_1463_p2[8]),
        .Q(add_ln43_2_reg_3284[8]),
        .R(1'b0));
  CARRY4 \add_ln43_2_reg_3284_reg[8]_i_1 
       (.CI(\add_ln43_2_reg_3284_reg[4]_i_1_n_0 ),
        .CO({\add_ln43_2_reg_3284_reg[8]_i_1_n_0 ,\add_ln43_2_reg_3284_reg[8]_i_1_n_1 ,\add_ln43_2_reg_3284_reg[8]_i_1_n_2 ,\add_ln43_2_reg_3284_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_2_reg_3023_reg[11]_0 [0],\t_2_reg_3023_reg[7]_0 [3:1]}),
        .O(add_ln43_2_fu_1463_p2[8:5]),
        .S({\add_ln43_2_reg_3284[8]_i_2_n_0 ,\add_ln43_2_reg_3284[8]_i_3_n_0 ,\add_ln43_2_reg_3284[8]_i_4_n_0 ,\add_ln43_2_reg_3284[8]_i_5_n_0 }));
  FDRE \add_ln43_2_reg_3284_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(add_ln43_2_fu_1463_p2[9]),
        .Q(add_ln43_2_reg_3284[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_3_reg_3320[12]_i_2 
       (.I0(\t_2_reg_3023_reg[15]_0 [0]),
        .O(\add_ln43_3_reg_3320[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_3_reg_3320[12]_i_3 
       (.I0(\t_2_reg_3023_reg[11]_0 [3]),
        .O(\add_ln43_3_reg_3320[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_3_reg_3320[12]_i_4 
       (.I0(\t_2_reg_3023_reg[11]_0 [2]),
        .O(\add_ln43_3_reg_3320[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_3_reg_3320[12]_i_5 
       (.I0(\t_2_reg_3023_reg[11]_0 [1]),
        .O(\add_ln43_3_reg_3320[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_3_reg_3320[16]_i_7 
       (.I0(\t_2_reg_3023_reg[15]_0 [3]),
        .O(\add_ln43_3_reg_3320[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_3_reg_3320[16]_i_8 
       (.I0(\t_2_reg_3023_reg[15]_0 [2]),
        .O(\add_ln43_3_reg_3320[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_3_reg_3320[16]_i_9 
       (.I0(\t_2_reg_3023_reg[15]_0 [1]),
        .O(\add_ln43_3_reg_3320[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_3_reg_3320[4]_i_2 
       (.I0(\t_2_reg_3023_reg[7]_0 [0]),
        .O(\add_ln43_3_reg_3320[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_3_reg_3320[4]_i_3 
       (.I0(DI[3]),
        .O(\add_ln43_3_reg_3320[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_3_reg_3320[4]_i_4 
       (.I0(DI[2]),
        .O(\add_ln43_3_reg_3320[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_3_reg_3320[8]_i_2 
       (.I0(\t_2_reg_3023_reg[11]_0 [0]),
        .O(\add_ln43_3_reg_3320[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_3_reg_3320[8]_i_3 
       (.I0(\t_2_reg_3023_reg[7]_0 [3]),
        .O(\add_ln43_3_reg_3320[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_3_reg_3320[8]_i_4 
       (.I0(\t_2_reg_3023_reg[7]_0 [2]),
        .O(\add_ln43_3_reg_3320[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_3_reg_3320[8]_i_5 
       (.I0(\t_2_reg_3023_reg[7]_0 [1]),
        .O(\add_ln43_3_reg_3320[8]_i_5_n_0 ));
  FDRE \add_ln43_3_reg_3320_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(DI[0]),
        .Q(add_ln43_3_reg_3320[0]),
        .R(1'b0));
  FDRE \add_ln43_3_reg_3320_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(add_ln43_3_fu_1569_p2[10]),
        .Q(add_ln43_3_reg_3320[10]),
        .R(1'b0));
  FDRE \add_ln43_3_reg_3320_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(add_ln43_3_fu_1569_p2[11]),
        .Q(add_ln43_3_reg_3320[11]),
        .R(1'b0));
  FDRE \add_ln43_3_reg_3320_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(add_ln43_3_fu_1569_p2[12]),
        .Q(add_ln43_3_reg_3320[12]),
        .R(1'b0));
  CARRY4 \add_ln43_3_reg_3320_reg[12]_i_1 
       (.CI(\add_ln43_3_reg_3320_reg[8]_i_1_n_0 ),
        .CO({\add_ln43_3_reg_3320_reg[12]_i_1_n_0 ,\add_ln43_3_reg_3320_reg[12]_i_1_n_1 ,\add_ln43_3_reg_3320_reg[12]_i_1_n_2 ,\add_ln43_3_reg_3320_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_2_reg_3023_reg[15]_0 [0],\t_2_reg_3023_reg[11]_0 [3:1]}),
        .O(add_ln43_3_fu_1569_p2[12:9]),
        .S({\add_ln43_3_reg_3320[12]_i_2_n_0 ,\add_ln43_3_reg_3320[12]_i_3_n_0 ,\add_ln43_3_reg_3320[12]_i_4_n_0 ,\add_ln43_3_reg_3320[12]_i_5_n_0 }));
  FDRE \add_ln43_3_reg_3320_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(add_ln43_3_fu_1569_p2[13]),
        .Q(add_ln43_3_reg_3320[13]),
        .R(1'b0));
  FDRE \add_ln43_3_reg_3320_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(add_ln43_3_fu_1569_p2[14]),
        .Q(add_ln43_3_reg_3320[14]),
        .R(1'b0));
  FDRE \add_ln43_3_reg_3320_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(add_ln43_3_fu_1569_p2[15]),
        .Q(add_ln43_3_reg_3320[15]),
        .R(1'b0));
  FDRE \add_ln43_3_reg_3320_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(add_ln43_3_fu_1569_p2[16]),
        .Q(add_ln43_3_reg_3320[16]),
        .R(1'b0));
  CARRY4 \add_ln43_3_reg_3320_reg[16]_i_2 
       (.CI(\add_ln43_3_reg_3320_reg[12]_i_1_n_0 ),
        .CO({\NLW_add_ln43_3_reg_3320_reg[16]_i_2_CO_UNCONNECTED [3],\add_ln43_3_reg_3320_reg[16]_i_2_n_1 ,\add_ln43_3_reg_3320_reg[16]_i_2_n_2 ,\add_ln43_3_reg_3320_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\t_2_reg_3023_reg[15]_0 [3:1]}),
        .O(add_ln43_3_fu_1569_p2[16:13]),
        .S({1'b1,\add_ln43_3_reg_3320[16]_i_7_n_0 ,\add_ln43_3_reg_3320[16]_i_8_n_0 ,\add_ln43_3_reg_3320[16]_i_9_n_0 }));
  FDRE \add_ln43_3_reg_3320_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(add_ln43_3_fu_1569_p2[1]),
        .Q(add_ln43_3_reg_3320[1]),
        .R(1'b0));
  FDRE \add_ln43_3_reg_3320_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(add_ln43_3_fu_1569_p2[2]),
        .Q(add_ln43_3_reg_3320[2]),
        .R(1'b0));
  FDRE \add_ln43_3_reg_3320_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(add_ln43_3_fu_1569_p2[3]),
        .Q(add_ln43_3_reg_3320[3]),
        .R(1'b0));
  FDRE \add_ln43_3_reg_3320_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(add_ln43_3_fu_1569_p2[4]),
        .Q(add_ln43_3_reg_3320[4]),
        .R(1'b0));
  CARRY4 \add_ln43_3_reg_3320_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln43_3_reg_3320_reg[4]_i_1_n_0 ,\add_ln43_3_reg_3320_reg[4]_i_1_n_1 ,\add_ln43_3_reg_3320_reg[4]_i_1_n_2 ,\add_ln43_3_reg_3320_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_2_reg_3023_reg[7]_0 [0],DI[3:2],1'b0}),
        .O(add_ln43_3_fu_1569_p2[4:1]),
        .S({\add_ln43_3_reg_3320[4]_i_2_n_0 ,\add_ln43_3_reg_3320[4]_i_3_n_0 ,\add_ln43_3_reg_3320[4]_i_4_n_0 ,DI[1]}));
  FDRE \add_ln43_3_reg_3320_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(add_ln43_3_fu_1569_p2[5]),
        .Q(add_ln43_3_reg_3320[5]),
        .R(1'b0));
  FDRE \add_ln43_3_reg_3320_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(add_ln43_3_fu_1569_p2[6]),
        .Q(add_ln43_3_reg_3320[6]),
        .R(1'b0));
  FDRE \add_ln43_3_reg_3320_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(add_ln43_3_fu_1569_p2[7]),
        .Q(add_ln43_3_reg_3320[7]),
        .R(1'b0));
  FDRE \add_ln43_3_reg_3320_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(add_ln43_3_fu_1569_p2[8]),
        .Q(add_ln43_3_reg_3320[8]),
        .R(1'b0));
  CARRY4 \add_ln43_3_reg_3320_reg[8]_i_1 
       (.CI(\add_ln43_3_reg_3320_reg[4]_i_1_n_0 ),
        .CO({\add_ln43_3_reg_3320_reg[8]_i_1_n_0 ,\add_ln43_3_reg_3320_reg[8]_i_1_n_1 ,\add_ln43_3_reg_3320_reg[8]_i_1_n_2 ,\add_ln43_3_reg_3320_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_2_reg_3023_reg[11]_0 [0],\t_2_reg_3023_reg[7]_0 [3:1]}),
        .O(add_ln43_3_fu_1569_p2[8:5]),
        .S({\add_ln43_3_reg_3320[8]_i_2_n_0 ,\add_ln43_3_reg_3320[8]_i_3_n_0 ,\add_ln43_3_reg_3320[8]_i_4_n_0 ,\add_ln43_3_reg_3320[8]_i_5_n_0 }));
  FDRE \add_ln43_3_reg_3320_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(add_ln43_3_fu_1569_p2[9]),
        .Q(add_ln43_3_reg_3320[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_4_reg_3356[0]_i_1 
       (.I0(DI[0]),
        .O(p_0_in1_in__0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_4_reg_3356[12]_i_2 
       (.I0(\t_2_reg_3023_reg[15]_0 [0]),
        .O(\add_ln43_4_reg_3356[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_4_reg_3356[12]_i_3 
       (.I0(\t_2_reg_3023_reg[11]_0 [3]),
        .O(\add_ln43_4_reg_3356[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_4_reg_3356[12]_i_4 
       (.I0(\t_2_reg_3023_reg[11]_0 [2]),
        .O(\add_ln43_4_reg_3356[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_4_reg_3356[12]_i_5 
       (.I0(\t_2_reg_3023_reg[11]_0 [1]),
        .O(\add_ln43_4_reg_3356[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_4_reg_3356[16]_i_3 
       (.I0(\t_2_reg_3023_reg[15]_0 [3]),
        .O(\add_ln43_4_reg_3356[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_4_reg_3356[16]_i_4 
       (.I0(\t_2_reg_3023_reg[15]_0 [2]),
        .O(\add_ln43_4_reg_3356[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_4_reg_3356[16]_i_5 
       (.I0(\t_2_reg_3023_reg[15]_0 [1]),
        .O(\add_ln43_4_reg_3356[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_4_reg_3356[4]_i_2 
       (.I0(\t_2_reg_3023_reg[7]_0 [0]),
        .O(\add_ln43_4_reg_3356[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_4_reg_3356[4]_i_3 
       (.I0(DI[3]),
        .O(\add_ln43_4_reg_3356[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_4_reg_3356[4]_i_4 
       (.I0(DI[1]),
        .O(\add_ln43_4_reg_3356[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_4_reg_3356[8]_i_2 
       (.I0(\t_2_reg_3023_reg[11]_0 [0]),
        .O(\add_ln43_4_reg_3356[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_4_reg_3356[8]_i_3 
       (.I0(\t_2_reg_3023_reg[7]_0 [3]),
        .O(\add_ln43_4_reg_3356[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_4_reg_3356[8]_i_4 
       (.I0(\t_2_reg_3023_reg[7]_0 [2]),
        .O(\add_ln43_4_reg_3356[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_4_reg_3356[8]_i_5 
       (.I0(\t_2_reg_3023_reg[7]_0 [1]),
        .O(\add_ln43_4_reg_3356[8]_i_5_n_0 ));
  FDRE \add_ln43_4_reg_3356_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(p_0_in1_in__0),
        .Q(add_ln43_4_reg_3356[0]),
        .R(1'b0));
  FDRE \add_ln43_4_reg_3356_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(add_ln43_4_fu_1646_p2[10]),
        .Q(add_ln43_4_reg_3356[10]),
        .R(1'b0));
  FDRE \add_ln43_4_reg_3356_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(add_ln43_4_fu_1646_p2[11]),
        .Q(add_ln43_4_reg_3356[11]),
        .R(1'b0));
  FDRE \add_ln43_4_reg_3356_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(add_ln43_4_fu_1646_p2[12]),
        .Q(add_ln43_4_reg_3356[12]),
        .R(1'b0));
  CARRY4 \add_ln43_4_reg_3356_reg[12]_i_1 
       (.CI(\add_ln43_4_reg_3356_reg[8]_i_1_n_0 ),
        .CO({\add_ln43_4_reg_3356_reg[12]_i_1_n_0 ,\add_ln43_4_reg_3356_reg[12]_i_1_n_1 ,\add_ln43_4_reg_3356_reg[12]_i_1_n_2 ,\add_ln43_4_reg_3356_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_2_reg_3023_reg[15]_0 [0],\t_2_reg_3023_reg[11]_0 [3:1]}),
        .O(add_ln43_4_fu_1646_p2[12:9]),
        .S({\add_ln43_4_reg_3356[12]_i_2_n_0 ,\add_ln43_4_reg_3356[12]_i_3_n_0 ,\add_ln43_4_reg_3356[12]_i_4_n_0 ,\add_ln43_4_reg_3356[12]_i_5_n_0 }));
  FDRE \add_ln43_4_reg_3356_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(add_ln43_4_fu_1646_p2[13]),
        .Q(add_ln43_4_reg_3356[13]),
        .R(1'b0));
  FDRE \add_ln43_4_reg_3356_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(add_ln43_4_fu_1646_p2[14]),
        .Q(add_ln43_4_reg_3356[14]),
        .R(1'b0));
  FDRE \add_ln43_4_reg_3356_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(add_ln43_4_fu_1646_p2[15]),
        .Q(add_ln43_4_reg_3356[15]),
        .R(1'b0));
  FDRE \add_ln43_4_reg_3356_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(add_ln43_4_fu_1646_p2[16]),
        .Q(add_ln43_4_reg_3356[16]),
        .R(1'b0));
  CARRY4 \add_ln43_4_reg_3356_reg[16]_i_2 
       (.CI(\add_ln43_4_reg_3356_reg[12]_i_1_n_0 ),
        .CO({\NLW_add_ln43_4_reg_3356_reg[16]_i_2_CO_UNCONNECTED [3],\add_ln43_4_reg_3356_reg[16]_i_2_n_1 ,\add_ln43_4_reg_3356_reg[16]_i_2_n_2 ,\add_ln43_4_reg_3356_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\t_2_reg_3023_reg[15]_0 [3:1]}),
        .O(add_ln43_4_fu_1646_p2[16:13]),
        .S({1'b1,\add_ln43_4_reg_3356[16]_i_3_n_0 ,\add_ln43_4_reg_3356[16]_i_4_n_0 ,\add_ln43_4_reg_3356[16]_i_5_n_0 }));
  FDRE \add_ln43_4_reg_3356_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(add_ln43_4_fu_1646_p2[1]),
        .Q(add_ln43_4_reg_3356[1]),
        .R(1'b0));
  FDRE \add_ln43_4_reg_3356_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(add_ln43_4_fu_1646_p2[2]),
        .Q(add_ln43_4_reg_3356[2]),
        .R(1'b0));
  FDRE \add_ln43_4_reg_3356_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(add_ln43_4_fu_1646_p2[3]),
        .Q(add_ln43_4_reg_3356[3]),
        .R(1'b0));
  FDRE \add_ln43_4_reg_3356_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(add_ln43_4_fu_1646_p2[4]),
        .Q(add_ln43_4_reg_3356[4]),
        .R(1'b0));
  CARRY4 \add_ln43_4_reg_3356_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln43_4_reg_3356_reg[4]_i_1_n_0 ,\add_ln43_4_reg_3356_reg[4]_i_1_n_1 ,\add_ln43_4_reg_3356_reg[4]_i_1_n_2 ,\add_ln43_4_reg_3356_reg[4]_i_1_n_3 }),
        .CYINIT(DI[0]),
        .DI({\t_2_reg_3023_reg[7]_0 [0],DI[3],1'b0,DI[1]}),
        .O(add_ln43_4_fu_1646_p2[4:1]),
        .S({\add_ln43_4_reg_3356[4]_i_2_n_0 ,\add_ln43_4_reg_3356[4]_i_3_n_0 ,DI[2],\add_ln43_4_reg_3356[4]_i_4_n_0 }));
  FDRE \add_ln43_4_reg_3356_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(add_ln43_4_fu_1646_p2[5]),
        .Q(add_ln43_4_reg_3356[5]),
        .R(1'b0));
  FDRE \add_ln43_4_reg_3356_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(add_ln43_4_fu_1646_p2[6]),
        .Q(add_ln43_4_reg_3356[6]),
        .R(1'b0));
  FDRE \add_ln43_4_reg_3356_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(add_ln43_4_fu_1646_p2[7]),
        .Q(add_ln43_4_reg_3356[7]),
        .R(1'b0));
  FDRE \add_ln43_4_reg_3356_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(add_ln43_4_fu_1646_p2[8]),
        .Q(add_ln43_4_reg_3356[8]),
        .R(1'b0));
  CARRY4 \add_ln43_4_reg_3356_reg[8]_i_1 
       (.CI(\add_ln43_4_reg_3356_reg[4]_i_1_n_0 ),
        .CO({\add_ln43_4_reg_3356_reg[8]_i_1_n_0 ,\add_ln43_4_reg_3356_reg[8]_i_1_n_1 ,\add_ln43_4_reg_3356_reg[8]_i_1_n_2 ,\add_ln43_4_reg_3356_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_2_reg_3023_reg[11]_0 [0],\t_2_reg_3023_reg[7]_0 [3:1]}),
        .O(add_ln43_4_fu_1646_p2[8:5]),
        .S({\add_ln43_4_reg_3356[8]_i_2_n_0 ,\add_ln43_4_reg_3356[8]_i_3_n_0 ,\add_ln43_4_reg_3356[8]_i_4_n_0 ,\add_ln43_4_reg_3356[8]_i_5_n_0 }));
  FDRE \add_ln43_4_reg_3356_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(add_ln43_4_fu_1646_p2[9]),
        .Q(add_ln43_4_reg_3356[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_3193[12]_i_2 
       (.I0(\t_2_reg_3023_reg[15]_0 [0]),
        .O(p_0_in1_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_3193[12]_i_3 
       (.I0(\t_2_reg_3023_reg[11]_0 [3]),
        .O(p_0_in1_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_3193[12]_i_4 
       (.I0(\t_2_reg_3023_reg[11]_0 [2]),
        .O(p_0_in1_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_3193[12]_i_5 
       (.I0(\t_2_reg_3023_reg[11]_0 [1]),
        .O(p_0_in1_in[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_3193[16]_i_2 
       (.I0(\t_2_reg_3023_reg[15]_0 [3]),
        .O(p_0_in1_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_3193[16]_i_3 
       (.I0(\t_2_reg_3023_reg[15]_0 [2]),
        .O(p_0_in1_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_3193[16]_i_4 
       (.I0(\t_2_reg_3023_reg[15]_0 [1]),
        .O(p_0_in1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln43_reg_3193[1]_i_1 
       (.I0(DI[0]),
        .I1(DI[1]),
        .O(\add_ln43_reg_3193[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_3193[4]_i_2 
       (.I0(\t_2_reg_3023_reg[7]_0 [0]),
        .O(p_0_in1_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_3193[4]_i_3 
       (.I0(DI[3]),
        .O(p_0_in1_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_3193[4]_i_4 
       (.I0(DI[2]),
        .O(p_0_in1_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_3193[4]_i_5 
       (.I0(DI[1]),
        .O(p_0_in1_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_3193[8]_i_2 
       (.I0(\t_2_reg_3023_reg[11]_0 [0]),
        .O(p_0_in1_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_3193[8]_i_3 
       (.I0(\t_2_reg_3023_reg[7]_0 [3]),
        .O(p_0_in1_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_3193[8]_i_4 
       (.I0(\t_2_reg_3023_reg[7]_0 [2]),
        .O(p_0_in1_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_3193[8]_i_5 
       (.I0(\t_2_reg_3023_reg[7]_0 [1]),
        .O(p_0_in1_in[5]));
  FDRE \add_ln43_reg_3193_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(p_0_in1_in__0),
        .Q(add_ln43_reg_3193[0]),
        .R(1'b0));
  FDRE \add_ln43_reg_3193_reg[10] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln43_fu_1319_p2[10]),
        .Q(add_ln43_reg_3193[10]),
        .R(1'b0));
  FDRE \add_ln43_reg_3193_reg[11] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln43_fu_1319_p2[11]),
        .Q(add_ln43_reg_3193[11]),
        .R(1'b0));
  FDRE \add_ln43_reg_3193_reg[12] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln43_fu_1319_p2[12]),
        .Q(add_ln43_reg_3193[12]),
        .R(1'b0));
  CARRY4 \add_ln43_reg_3193_reg[12]_i_1 
       (.CI(\add_ln43_reg_3193_reg[8]_i_1_n_0 ),
        .CO({\add_ln43_reg_3193_reg[12]_i_1_n_0 ,\add_ln43_reg_3193_reg[12]_i_1_n_1 ,\add_ln43_reg_3193_reg[12]_i_1_n_2 ,\add_ln43_reg_3193_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_2_reg_3023_reg[15]_0 [0],\t_2_reg_3023_reg[11]_0 [3:1]}),
        .O(add_ln43_fu_1319_p2[12:9]),
        .S(p_0_in1_in[12:9]));
  FDRE \add_ln43_reg_3193_reg[13] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln43_fu_1319_p2[13]),
        .Q(add_ln43_reg_3193[13]),
        .R(1'b0));
  FDRE \add_ln43_reg_3193_reg[14] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln43_fu_1319_p2[14]),
        .Q(add_ln43_reg_3193[14]),
        .R(1'b0));
  FDRE \add_ln43_reg_3193_reg[15] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln43_fu_1319_p2[15]),
        .Q(add_ln43_reg_3193[15]),
        .R(1'b0));
  FDRE \add_ln43_reg_3193_reg[16] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln43_fu_1319_p2[16]),
        .Q(add_ln43_reg_3193[16]),
        .R(1'b0));
  CARRY4 \add_ln43_reg_3193_reg[16]_i_1 
       (.CI(\add_ln43_reg_3193_reg[12]_i_1_n_0 ),
        .CO({\NLW_add_ln43_reg_3193_reg[16]_i_1_CO_UNCONNECTED [3],\add_ln43_reg_3193_reg[16]_i_1_n_1 ,\add_ln43_reg_3193_reg[16]_i_1_n_2 ,\add_ln43_reg_3193_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\t_2_reg_3023_reg[15]_0 [3:1]}),
        .O(add_ln43_fu_1319_p2[16:13]),
        .S({1'b1,p_0_in1_in[15:13]}));
  FDRE \add_ln43_reg_3193_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\add_ln43_reg_3193[1]_i_1_n_0 ),
        .Q(add_ln43_reg_3193[1]),
        .R(1'b0));
  FDRE \add_ln43_reg_3193_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln43_fu_1319_p2[2]),
        .Q(add_ln43_reg_3193[2]),
        .R(1'b0));
  FDRE \add_ln43_reg_3193_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln43_fu_1319_p2[3]),
        .Q(add_ln43_reg_3193[3]),
        .R(1'b0));
  FDRE \add_ln43_reg_3193_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln43_fu_1319_p2[4]),
        .Q(add_ln43_reg_3193[4]),
        .R(1'b0));
  CARRY4 \add_ln43_reg_3193_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln43_reg_3193_reg[4]_i_1_n_0 ,\add_ln43_reg_3193_reg[4]_i_1_n_1 ,\add_ln43_reg_3193_reg[4]_i_1_n_2 ,\add_ln43_reg_3193_reg[4]_i_1_n_3 }),
        .CYINIT(DI[0]),
        .DI({\t_2_reg_3023_reg[7]_0 [0],DI[3:1]}),
        .O({add_ln43_fu_1319_p2[4:2],\NLW_add_ln43_reg_3193_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S(p_0_in1_in[4:1]));
  FDRE \add_ln43_reg_3193_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln43_fu_1319_p2[5]),
        .Q(add_ln43_reg_3193[5]),
        .R(1'b0));
  FDRE \add_ln43_reg_3193_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln43_fu_1319_p2[6]),
        .Q(add_ln43_reg_3193[6]),
        .R(1'b0));
  FDRE \add_ln43_reg_3193_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln43_fu_1319_p2[7]),
        .Q(add_ln43_reg_3193[7]),
        .R(1'b0));
  FDRE \add_ln43_reg_3193_reg[8] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln43_fu_1319_p2[8]),
        .Q(add_ln43_reg_3193[8]),
        .R(1'b0));
  CARRY4 \add_ln43_reg_3193_reg[8]_i_1 
       (.CI(\add_ln43_reg_3193_reg[4]_i_1_n_0 ),
        .CO({\add_ln43_reg_3193_reg[8]_i_1_n_0 ,\add_ln43_reg_3193_reg[8]_i_1_n_1 ,\add_ln43_reg_3193_reg[8]_i_1_n_2 ,\add_ln43_reg_3193_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_2_reg_3023_reg[11]_0 [0],\t_2_reg_3023_reg[7]_0 [3:1]}),
        .O(add_ln43_fu_1319_p2[8:5]),
        .S(p_0_in1_in[8:5]));
  FDRE \add_ln43_reg_3193_reg[9] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln43_fu_1319_p2[9]),
        .Q(add_ln43_reg_3193[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[11]_i_2 
       (.I0(reg_702[11]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [11]),
        .O(\add_ln50_14_reg_3438[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[11]_i_3 
       (.I0(reg_702[10]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [10]),
        .O(\add_ln50_14_reg_3438[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[11]_i_4 
       (.I0(reg_702[9]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [9]),
        .O(\add_ln50_14_reg_3438[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[11]_i_5 
       (.I0(reg_702[8]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [8]),
        .O(\add_ln50_14_reg_3438[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[15]_i_2 
       (.I0(reg_702[15]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [15]),
        .O(\add_ln50_14_reg_3438[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[15]_i_3 
       (.I0(reg_702[14]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [14]),
        .O(\add_ln50_14_reg_3438[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[15]_i_4 
       (.I0(reg_702[13]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [13]),
        .O(\add_ln50_14_reg_3438[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[15]_i_5 
       (.I0(reg_702[12]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [12]),
        .O(\add_ln50_14_reg_3438[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[19]_i_2 
       (.I0(reg_702[19]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [19]),
        .O(\add_ln50_14_reg_3438[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[19]_i_3 
       (.I0(reg_702[18]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [18]),
        .O(\add_ln50_14_reg_3438[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[19]_i_4 
       (.I0(reg_702[17]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [17]),
        .O(\add_ln50_14_reg_3438[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[19]_i_5 
       (.I0(reg_702[16]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [16]),
        .O(\add_ln50_14_reg_3438[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[23]_i_2 
       (.I0(reg_702[23]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [23]),
        .O(\add_ln50_14_reg_3438[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[23]_i_3 
       (.I0(reg_702[22]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [22]),
        .O(\add_ln50_14_reg_3438[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[23]_i_4 
       (.I0(reg_702[21]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [21]),
        .O(\add_ln50_14_reg_3438[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[23]_i_5 
       (.I0(reg_702[20]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [20]),
        .O(\add_ln50_14_reg_3438[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[27]_i_2 
       (.I0(reg_702[27]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [27]),
        .O(\add_ln50_14_reg_3438[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[27]_i_3 
       (.I0(reg_702[26]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [26]),
        .O(\add_ln50_14_reg_3438[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[27]_i_4 
       (.I0(reg_702[25]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [25]),
        .O(\add_ln50_14_reg_3438[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[27]_i_5 
       (.I0(reg_702[24]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [24]),
        .O(\add_ln50_14_reg_3438[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[31]_i_2 
       (.I0(reg_702[31]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [31]),
        .O(\add_ln50_14_reg_3438[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[31]_i_3 
       (.I0(reg_702[30]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [30]),
        .O(\add_ln50_14_reg_3438[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[31]_i_4 
       (.I0(reg_702[29]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [29]),
        .O(\add_ln50_14_reg_3438[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[31]_i_5 
       (.I0(reg_702[28]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [28]),
        .O(\add_ln50_14_reg_3438[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[3]_i_2 
       (.I0(reg_702[3]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [3]),
        .O(\add_ln50_14_reg_3438[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[3]_i_3 
       (.I0(reg_702[2]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [2]),
        .O(\add_ln50_14_reg_3438[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[3]_i_4 
       (.I0(reg_702[1]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [1]),
        .O(\add_ln50_14_reg_3438[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[3]_i_5 
       (.I0(\reg_702_reg[0]_0 ),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [0]),
        .O(\add_ln50_14_reg_3438[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[7]_i_2 
       (.I0(reg_702[7]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [7]),
        .O(\add_ln50_14_reg_3438[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[7]_i_3 
       (.I0(reg_702[6]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [6]),
        .O(\add_ln50_14_reg_3438[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[7]_i_4 
       (.I0(reg_702[5]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [5]),
        .O(\add_ln50_14_reg_3438[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln50_14_reg_3438[7]_i_5 
       (.I0(reg_702[4]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [4]),
        .O(\add_ln50_14_reg_3438[7]_i_5_n_0 ));
  FDRE \add_ln50_14_reg_3438_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[0]),
        .Q(add_ln50_14_reg_3438[0]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[10] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[10]),
        .Q(add_ln50_14_reg_3438[10]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[11] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[11]),
        .Q(add_ln50_14_reg_3438[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln50_14_reg_3438_reg[11]_i_1 
       (.CI(\add_ln50_14_reg_3438_reg[7]_i_1_n_0 ),
        .CO({\add_ln50_14_reg_3438_reg[11]_i_1_n_0 ,\add_ln50_14_reg_3438_reg[11]_i_1_n_1 ,\add_ln50_14_reg_3438_reg[11]_i_1_n_2 ,\add_ln50_14_reg_3438_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(reg_702[11:8]),
        .O(add_ln50_14_fu_1813_p2[11:8]),
        .S({\add_ln50_14_reg_3438[11]_i_2_n_0 ,\add_ln50_14_reg_3438[11]_i_3_n_0 ,\add_ln50_14_reg_3438[11]_i_4_n_0 ,\add_ln50_14_reg_3438[11]_i_5_n_0 }));
  FDRE \add_ln50_14_reg_3438_reg[12] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[12]),
        .Q(add_ln50_14_reg_3438[12]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[13] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[13]),
        .Q(add_ln50_14_reg_3438[13]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[14] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[14]),
        .Q(add_ln50_14_reg_3438[14]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[15] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[15]),
        .Q(add_ln50_14_reg_3438[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln50_14_reg_3438_reg[15]_i_1 
       (.CI(\add_ln50_14_reg_3438_reg[11]_i_1_n_0 ),
        .CO({\add_ln50_14_reg_3438_reg[15]_i_1_n_0 ,\add_ln50_14_reg_3438_reg[15]_i_1_n_1 ,\add_ln50_14_reg_3438_reg[15]_i_1_n_2 ,\add_ln50_14_reg_3438_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(reg_702[15:12]),
        .O(add_ln50_14_fu_1813_p2[15:12]),
        .S({\add_ln50_14_reg_3438[15]_i_2_n_0 ,\add_ln50_14_reg_3438[15]_i_3_n_0 ,\add_ln50_14_reg_3438[15]_i_4_n_0 ,\add_ln50_14_reg_3438[15]_i_5_n_0 }));
  FDRE \add_ln50_14_reg_3438_reg[16] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[16]),
        .Q(add_ln50_14_reg_3438[16]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[17] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[17]),
        .Q(add_ln50_14_reg_3438[17]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[18] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[18]),
        .Q(add_ln50_14_reg_3438[18]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[19] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[19]),
        .Q(add_ln50_14_reg_3438[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln50_14_reg_3438_reg[19]_i_1 
       (.CI(\add_ln50_14_reg_3438_reg[15]_i_1_n_0 ),
        .CO({\add_ln50_14_reg_3438_reg[19]_i_1_n_0 ,\add_ln50_14_reg_3438_reg[19]_i_1_n_1 ,\add_ln50_14_reg_3438_reg[19]_i_1_n_2 ,\add_ln50_14_reg_3438_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(reg_702[19:16]),
        .O(add_ln50_14_fu_1813_p2[19:16]),
        .S({\add_ln50_14_reg_3438[19]_i_2_n_0 ,\add_ln50_14_reg_3438[19]_i_3_n_0 ,\add_ln50_14_reg_3438[19]_i_4_n_0 ,\add_ln50_14_reg_3438[19]_i_5_n_0 }));
  FDRE \add_ln50_14_reg_3438_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[1]),
        .Q(add_ln50_14_reg_3438[1]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[20] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[20]),
        .Q(add_ln50_14_reg_3438[20]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[21] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[21]),
        .Q(add_ln50_14_reg_3438[21]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[22] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[22]),
        .Q(add_ln50_14_reg_3438[22]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[23] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[23]),
        .Q(add_ln50_14_reg_3438[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln50_14_reg_3438_reg[23]_i_1 
       (.CI(\add_ln50_14_reg_3438_reg[19]_i_1_n_0 ),
        .CO({\add_ln50_14_reg_3438_reg[23]_i_1_n_0 ,\add_ln50_14_reg_3438_reg[23]_i_1_n_1 ,\add_ln50_14_reg_3438_reg[23]_i_1_n_2 ,\add_ln50_14_reg_3438_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(reg_702[23:20]),
        .O(add_ln50_14_fu_1813_p2[23:20]),
        .S({\add_ln50_14_reg_3438[23]_i_2_n_0 ,\add_ln50_14_reg_3438[23]_i_3_n_0 ,\add_ln50_14_reg_3438[23]_i_4_n_0 ,\add_ln50_14_reg_3438[23]_i_5_n_0 }));
  FDRE \add_ln50_14_reg_3438_reg[24] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[24]),
        .Q(add_ln50_14_reg_3438[24]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[25] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[25]),
        .Q(add_ln50_14_reg_3438[25]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[26] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[26]),
        .Q(add_ln50_14_reg_3438[26]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[27] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[27]),
        .Q(add_ln50_14_reg_3438[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln50_14_reg_3438_reg[27]_i_1 
       (.CI(\add_ln50_14_reg_3438_reg[23]_i_1_n_0 ),
        .CO({\add_ln50_14_reg_3438_reg[27]_i_1_n_0 ,\add_ln50_14_reg_3438_reg[27]_i_1_n_1 ,\add_ln50_14_reg_3438_reg[27]_i_1_n_2 ,\add_ln50_14_reg_3438_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(reg_702[27:24]),
        .O(add_ln50_14_fu_1813_p2[27:24]),
        .S({\add_ln50_14_reg_3438[27]_i_2_n_0 ,\add_ln50_14_reg_3438[27]_i_3_n_0 ,\add_ln50_14_reg_3438[27]_i_4_n_0 ,\add_ln50_14_reg_3438[27]_i_5_n_0 }));
  FDRE \add_ln50_14_reg_3438_reg[28] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[28]),
        .Q(add_ln50_14_reg_3438[28]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[29] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[29]),
        .Q(add_ln50_14_reg_3438[29]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[2]),
        .Q(add_ln50_14_reg_3438[2]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[30] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[30]),
        .Q(add_ln50_14_reg_3438[30]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[31] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[31]),
        .Q(add_ln50_14_reg_3438[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln50_14_reg_3438_reg[31]_i_1 
       (.CI(\add_ln50_14_reg_3438_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln50_14_reg_3438_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln50_14_reg_3438_reg[31]_i_1_n_1 ,\add_ln50_14_reg_3438_reg[31]_i_1_n_2 ,\add_ln50_14_reg_3438_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,reg_702[30:28]}),
        .O(add_ln50_14_fu_1813_p2[31:28]),
        .S({\add_ln50_14_reg_3438[31]_i_2_n_0 ,\add_ln50_14_reg_3438[31]_i_3_n_0 ,\add_ln50_14_reg_3438[31]_i_4_n_0 ,\add_ln50_14_reg_3438[31]_i_5_n_0 }));
  FDRE \add_ln50_14_reg_3438_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[3]),
        .Q(add_ln50_14_reg_3438[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln50_14_reg_3438_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln50_14_reg_3438_reg[3]_i_1_n_0 ,\add_ln50_14_reg_3438_reg[3]_i_1_n_1 ,\add_ln50_14_reg_3438_reg[3]_i_1_n_2 ,\add_ln50_14_reg_3438_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({reg_702[3:1],\reg_702_reg[0]_0 }),
        .O(add_ln50_14_fu_1813_p2[3:0]),
        .S({\add_ln50_14_reg_3438[3]_i_2_n_0 ,\add_ln50_14_reg_3438[3]_i_3_n_0 ,\add_ln50_14_reg_3438[3]_i_4_n_0 ,\add_ln50_14_reg_3438[3]_i_5_n_0 }));
  FDRE \add_ln50_14_reg_3438_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[4]),
        .Q(add_ln50_14_reg_3438[4]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[5]),
        .Q(add_ln50_14_reg_3438[5]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[6]),
        .Q(add_ln50_14_reg_3438[6]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[7]),
        .Q(add_ln50_14_reg_3438[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln50_14_reg_3438_reg[7]_i_1 
       (.CI(\add_ln50_14_reg_3438_reg[3]_i_1_n_0 ),
        .CO({\add_ln50_14_reg_3438_reg[7]_i_1_n_0 ,\add_ln50_14_reg_3438_reg[7]_i_1_n_1 ,\add_ln50_14_reg_3438_reg[7]_i_1_n_2 ,\add_ln50_14_reg_3438_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(reg_702[7:4]),
        .O(add_ln50_14_fu_1813_p2[7:4]),
        .S({\add_ln50_14_reg_3438[7]_i_2_n_0 ,\add_ln50_14_reg_3438[7]_i_3_n_0 ,\add_ln50_14_reg_3438[7]_i_4_n_0 ,\add_ln50_14_reg_3438[7]_i_5_n_0 }));
  FDRE \add_ln50_14_reg_3438_reg[8] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[8]),
        .Q(add_ln50_14_reg_3438[8]),
        .R(1'b0));
  FDRE \add_ln50_14_reg_3438_reg[9] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(add_ln50_14_fu_1813_p2[9]),
        .Q(add_ln50_14_reg_3438[9]),
        .R(1'b0));
  FDRE \and_ln17_1_reg_3052_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(and_ln17_1_reg_3052),
        .Q(and_ln17_1_reg_3052_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln17_1_reg_3052_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(and_ln17_1_reg_3052_pp0_iter1_reg),
        .Q(and_ln17_1_reg_3052_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln17_1_reg_3052_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(and_ln17_1_reg_3052),
        .R(1'b0));
  FDRE \and_ln17_2_reg_3061_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(and_ln17_2_reg_3061),
        .Q(and_ln17_2_reg_3061_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln17_2_reg_3061_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(and_ln17_2_reg_3061_pp0_iter1_reg),
        .Q(and_ln17_2_reg_3061_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln17_2_reg_3061_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(and_ln17_2_reg_3061),
        .R(1'b0));
  FDRE \and_ln17_3_reg_3070_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(and_ln17_3_reg_3070),
        .Q(and_ln17_3_reg_3070_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln17_3_reg_3070_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(and_ln17_3_reg_3070_pp0_iter1_reg),
        .Q(and_ln17_3_reg_3070_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln17_3_reg_3070_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(and_ln17_3_reg_3070),
        .R(1'b0));
  FDRE \and_ln17_4_reg_3079_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(and_ln17_4_reg_3079),
        .Q(and_ln17_4_reg_3079_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln17_4_reg_3079_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(and_ln17_4_reg_3079_pp0_iter1_reg),
        .Q(and_ln17_4_reg_3079_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln17_4_reg_3079_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(and_ln17_4_reg_3079),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln17_reg_3154[0]_i_12 
       (.I0(\t_2_reg_3023_reg[15]_0 [3]),
        .I1(\and_ln17_reg_3154_reg[0]_0 [2]),
        .O(\and_ln17_reg_3154[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln17_reg_3154[0]_i_13 
       (.I0(\t_2_reg_3023_reg[15]_0 [2]),
        .I1(\and_ln17_reg_3154_reg[0]_0 [1]),
        .O(\and_ln17_reg_3154[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln17_reg_3154[0]_i_14 
       (.I0(\t_2_reg_3023_reg[15]_0 [1]),
        .I1(\and_ln17_reg_3154_reg[0]_0 [0]),
        .O(\and_ln17_reg_3154[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln17_reg_3154[0]_i_15 
       (.I0(\t_2_reg_3023_reg[15]_0 [0]),
        .I1(\and_ln17_reg_3154_reg[0]_i_9_0 [3]),
        .O(\and_ln17_reg_3154[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \and_ln17_reg_3154[0]_i_2 
       (.I0(\and_ln17_reg_3154[0]_i_4_n_0 ),
        .I1(\and_ln17_reg_3154[0]_i_5_n_0 ),
        .I2(\and_ln17_reg_3154_reg[0]_i_6_n_3 ),
        .O(\and_ln17_reg_3154[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln17_reg_3154[0]_i_21 
       (.I0(\t_2_reg_3023_reg[11]_0 [3]),
        .I1(\and_ln17_reg_3154_reg[0]_i_9_0 [2]),
        .O(\and_ln17_reg_3154[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln17_reg_3154[0]_i_22 
       (.I0(\t_2_reg_3023_reg[11]_0 [2]),
        .I1(\and_ln17_reg_3154_reg[0]_i_9_0 [1]),
        .O(\and_ln17_reg_3154[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln17_reg_3154[0]_i_23 
       (.I0(\t_2_reg_3023_reg[11]_0 [1]),
        .I1(\and_ln17_reg_3154_reg[0]_i_9_0 [0]),
        .O(\and_ln17_reg_3154[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln17_reg_3154[0]_i_24 
       (.I0(\t_2_reg_3023_reg[11]_0 [0]),
        .I1(\and_ln17_reg_3154_reg[0]_i_11_0 [3]),
        .O(\and_ln17_reg_3154[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln17_reg_3154[0]_i_31 
       (.I0(\t_2_reg_3023_reg[7]_0 [3]),
        .I1(\and_ln17_reg_3154_reg[0]_i_11_0 [2]),
        .O(\and_ln17_reg_3154[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln17_reg_3154[0]_i_32 
       (.I0(\t_2_reg_3023_reg[7]_0 [2]),
        .I1(\and_ln17_reg_3154_reg[0]_i_11_0 [1]),
        .O(\and_ln17_reg_3154[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln17_reg_3154[0]_i_33 
       (.I0(\t_2_reg_3023_reg[7]_0 [1]),
        .I1(\and_ln17_reg_3154_reg[0]_i_11_0 [0]),
        .O(\and_ln17_reg_3154[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln17_reg_3154[0]_i_34 
       (.I0(\t_2_reg_3023_reg[7]_0 [0]),
        .I1(\and_ln17_reg_3154_reg[0]_i_20_1 [2]),
        .O(\and_ln17_reg_3154[0]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \and_ln17_reg_3154[0]_i_4 
       (.I0(\t_2_reg_3023_reg[7]_0 [1]),
        .I1(\t_2_reg_3023_reg[7]_0 [0]),
        .I2(\t_2_reg_3023_reg[7]_0 [3]),
        .I3(\t_2_reg_3023_reg[7]_0 [2]),
        .I4(\and_ln17_reg_3154[0]_i_7_n_0 ),
        .O(\and_ln17_reg_3154[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln17_reg_3154[0]_i_40 
       (.I0(DI[3]),
        .I1(\and_ln17_reg_3154_reg[0]_i_20_1 [1]),
        .O(\and_ln17_reg_3154[0]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln17_reg_3154[0]_i_41 
       (.I0(DI[2]),
        .I1(\and_ln17_reg_3154_reg[0]_i_20_1 [0]),
        .O(\and_ln17_reg_3154[0]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln17_reg_3154[0]_i_42 
       (.I0(DI[1]),
        .I1(\and_ln17_4_reg_3079_reg[0]_i_24 [0]),
        .O(\and_ln17_reg_3154[0]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \and_ln17_reg_3154[0]_i_5 
       (.I0(\t_2_reg_3023_reg[15]_0 [1]),
        .I1(\t_2_reg_3023_reg[15]_0 [0]),
        .I2(\t_2_reg_3023_reg[15]_0 [2]),
        .I3(\t_2_reg_3023_reg[15]_0 [3]),
        .I4(\and_ln17_reg_3154[0]_i_8_n_0 ),
        .O(\and_ln17_reg_3154[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \and_ln17_reg_3154[0]_i_7 
       (.I0(DI[2]),
        .I1(DI[3]),
        .I2(DI[0]),
        .I3(DI[1]),
        .O(\and_ln17_reg_3154[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \and_ln17_reg_3154[0]_i_8 
       (.I0(\t_2_reg_3023_reg[11]_0 [2]),
        .I1(\t_2_reg_3023_reg[11]_0 [3]),
        .I2(\t_2_reg_3023_reg[11]_0 [0]),
        .I3(\t_2_reg_3023_reg[11]_0 [1]),
        .O(\and_ln17_reg_3154[0]_i_8_n_0 ));
  FDRE \and_ln17_reg_3154_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(and_ln17_reg_3154),
        .Q(and_ln17_reg_3154_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln17_reg_3154_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(and_ln17_reg_3154_pp0_iter1_reg),
        .Q(and_ln17_reg_3154_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln17_reg_3154_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\and_ln17_reg_3154[0]_i_2_n_0 ),
        .Q(and_ln17_reg_3154),
        .R(1'b0));
  CARRY4 \and_ln17_reg_3154_reg[0]_i_11 
       (.CI(\and_ln17_reg_3154_reg[0]_i_20_n_0 ),
        .CO({\and_ln17_reg_3154_reg[0]_i_11_n_0 ,\and_ln17_reg_3154_reg[0]_i_11_n_1 ,\and_ln17_reg_3154_reg[0]_i_11_n_2 ,\and_ln17_reg_3154_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(\t_2_reg_3023_reg[11]_0 ),
        .O(\NLW_and_ln17_reg_3154_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\and_ln17_reg_3154[0]_i_21_n_0 ,\and_ln17_reg_3154[0]_i_22_n_0 ,\and_ln17_reg_3154[0]_i_23_n_0 ,\and_ln17_reg_3154[0]_i_24_n_0 }));
  CARRY4 \and_ln17_reg_3154_reg[0]_i_20 
       (.CI(\and_ln17_reg_3154_reg[0]_i_30_n_0 ),
        .CO({\and_ln17_reg_3154_reg[0]_i_20_n_0 ,\and_ln17_reg_3154_reg[0]_i_20_n_1 ,\and_ln17_reg_3154_reg[0]_i_20_n_2 ,\and_ln17_reg_3154_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI(\t_2_reg_3023_reg[7]_0 ),
        .O(\NLW_and_ln17_reg_3154_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\and_ln17_reg_3154[0]_i_31_n_0 ,\and_ln17_reg_3154[0]_i_32_n_0 ,\and_ln17_reg_3154[0]_i_33_n_0 ,\and_ln17_reg_3154[0]_i_34_n_0 }));
  CARRY4 \and_ln17_reg_3154_reg[0]_i_30 
       (.CI(1'b0),
        .CO({\and_ln17_reg_3154_reg[0]_i_30_n_0 ,\and_ln17_reg_3154_reg[0]_i_30_n_1 ,\and_ln17_reg_3154_reg[0]_i_30_n_2 ,\and_ln17_reg_3154_reg[0]_i_30_n_3 }),
        .CYINIT(1'b1),
        .DI(DI),
        .O(\NLW_and_ln17_reg_3154_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S({\and_ln17_reg_3154[0]_i_40_n_0 ,\and_ln17_reg_3154[0]_i_41_n_0 ,\and_ln17_reg_3154[0]_i_42_n_0 ,\and_ln17_reg_3154_reg[0]_i_20_0 }));
  CARRY4 \and_ln17_reg_3154_reg[0]_i_6 
       (.CI(\and_ln17_reg_3154_reg[0]_i_9_n_0 ),
        .CO({\NLW_and_ln17_reg_3154_reg[0]_i_6_CO_UNCONNECTED [3:1],\and_ln17_reg_3154_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln17_reg_3154_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln17_reg_3154_reg[0]_0 [3]}));
  CARRY4 \and_ln17_reg_3154_reg[0]_i_9 
       (.CI(\and_ln17_reg_3154_reg[0]_i_11_n_0 ),
        .CO({\and_ln17_reg_3154_reg[0]_i_9_n_0 ,\and_ln17_reg_3154_reg[0]_i_9_n_1 ,\and_ln17_reg_3154_reg[0]_i_9_n_2 ,\and_ln17_reg_3154_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI(\t_2_reg_3023_reg[15]_0 ),
        .O(\NLW_and_ln17_reg_3154_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\and_ln17_reg_3154[0]_i_12_n_0 ,\and_ln17_reg_3154[0]_i_13_n_0 ,\and_ln17_reg_3154[0]_i_14_n_0 ,\and_ln17_reg_3154[0]_i_15_n_0 }));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_NS_fsm1),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_NS_fsm112_out),
        .I4(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \ap_CS_fsm[0]_rep_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_NS_fsm1),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_NS_fsm112_out),
        .I4(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .O(\ap_CS_fsm[0]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \ap_CS_fsm[0]_rep_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_NS_fsm1),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_NS_fsm112_out),
        .I4(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .O(\ap_CS_fsm[0]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_NS_fsm112_out),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(mac_muladd_8ns_8s_20s_20_4_1_U28_n_23),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(\ap_CS_fsm[1]_i_4_n_0 ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm[1]_i_5_n_0 ),
        .I5(mac_muladd_8ns_8s_20s_20_4_1_U26_n_23),
        .O(ap_NS_fsm112_out));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(mac_muladd_8ns_8s_20s_20_4_1_U15_n_21),
        .I2(icmp_ln150_reg_3039),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_loop_exit_ready_pp0_iter2_reg),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_block_pp0_stage2_11001),
        .I1(ap_NS_fsm1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(mac_muladd_8ns_8s_20s_20_4_1_U34_n_21),
        .O(\ap_CS_fsm[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF101010)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_block_pp0_stage2_11001),
        .I1(ap_NS_fsm1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(mac_muladd_8ns_8s_20s_20_4_1_U20_n_21),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o1),
        .I1(icmp_ln150_reg_3039_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage2_11001),
        .I4(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .I5(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .O(ap_NS_fsm1));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31_o1));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .I1(mac_muladd_8ns_8s_20s_20_4_1_U22_n_21),
        .I2(ap_CS_fsm_pp0_stage4),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_3_reg_3070_pp0_iter2_reg),
        .O(p_121_in));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .I1(ap_block_pp0_stage5_11001),
        .I2(ap_CS_fsm_pp0_stage5),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_block_pp0_stage2_11001),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .O(ap_done_reg1));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_rep_i_1_n_0 ),
        .Q(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_rep_i_1__0_n_0 ),
        .Q(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__1_n_0 ),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I1(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_rst_n),
        .I4(mac_muladd_8ns_8s_20s_20_4_1_U15_n_21),
        .I5(icmp_ln150_reg_3039),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_rep_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_rep_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    ap_enable_reg_pp0_iter1_rep_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I1(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_rst_n),
        .I4(mac_muladd_8ns_8s_20s_20_4_1_U15_n_21),
        .I5(icmp_ln150_reg_3039),
        .O(ap_enable_reg_pp0_iter1_rep_i_1_n_0));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    ap_enable_reg_pp0_iter1_rep_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I1(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_rst_n),
        .I4(mac_muladd_8ns_8s_20s_20_4_1_U15_n_21),
        .I5(icmp_ln150_reg_3039),
        .O(ap_enable_reg_pp0_iter1_rep_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .I1(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_rep_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg_rep__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_rep_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_rep_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .I1(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_rep_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_rep_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .I1(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_rep_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I1(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD080D0800080D080)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_block_pp0_stage2_11001),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00002E22)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .I2(icmp_ln150_reg_3039),
        .I3(mac_muladd_8ns_8s_20s_20_4_1_U15_n_21),
        .I4(ap_NS_fsm1),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_NS_fsm1),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    ap_loop_exit_ready_pp0_iter3_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_NS_fsm1),
        .O(ap_loop_exit_ready_pp0_iter3_reg_i_1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter3_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_phi_reg_pp0_iter2_in_a_reg_556[7]_i_1 
       (.I0(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .I1(icmp_ln21_reg_3043_pp0_iter1_reg),
        .I2(icmp_ln150_reg_3039_pp0_iter1_reg),
        .O(ap_phi_reg_pp0_iter2_in_a_reg_556));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_556_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(aw_addr_read_reg_3554[0]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[0] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_556));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_556_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(aw_addr_read_reg_3554[1]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[1] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_556));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_556_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(aw_addr_read_reg_3554[2]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[2] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_556));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_556_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(aw_addr_read_reg_3554[3]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[3] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_556));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_556_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(aw_addr_read_reg_3554[4]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[4] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_556));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_556_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(aw_addr_read_reg_3554[5]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[5] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_556));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_556_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(aw_addr_read_reg_3554[6]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[6] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_556));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_556_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(aw_addr_read_reg_3554[7]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[7] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_556));
  LUT5 #(
    .INIT(32'hFF7F0000)) 
    \ap_phi_reg_pp0_iter2_in_b_reg_603[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(icmp_ln21_reg_3043_pp0_iter2_reg),
        .I3(mac_muladd_8ns_8s_20s_20_4_1_U34_n_21),
        .I4(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .O(ap_phi_reg_pp0_iter2_in_b_reg_603));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_phi_reg_pp0_iter2_in_b_reg_603[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(icmp_ln21_reg_3043_pp0_iter2_reg),
        .I3(mac_muladd_8ns_8s_20s_20_4_1_U34_n_21),
        .O(ap_phi_reg_pp0_iter2_in_b_reg_6030));
  FDRE \ap_phi_reg_pp0_iter2_in_b_reg_603_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_b_reg_6030),
        .D(bi_addr_read_reg_3644[0]),
        .Q(\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[0] ),
        .R(ap_phi_reg_pp0_iter2_in_b_reg_603));
  FDRE \ap_phi_reg_pp0_iter2_in_b_reg_603_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_b_reg_6030),
        .D(bi_addr_read_reg_3644[1]),
        .Q(\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[1] ),
        .R(ap_phi_reg_pp0_iter2_in_b_reg_603));
  FDRE \ap_phi_reg_pp0_iter2_in_b_reg_603_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_b_reg_6030),
        .D(bi_addr_read_reg_3644[2]),
        .Q(\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[2] ),
        .R(ap_phi_reg_pp0_iter2_in_b_reg_603));
  FDRE \ap_phi_reg_pp0_iter2_in_b_reg_603_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_b_reg_6030),
        .D(bi_addr_read_reg_3644[3]),
        .Q(\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[3] ),
        .R(ap_phi_reg_pp0_iter2_in_b_reg_603));
  FDRE \ap_phi_reg_pp0_iter2_in_b_reg_603_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_b_reg_6030),
        .D(bi_addr_read_reg_3644[4]),
        .Q(\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[4] ),
        .R(ap_phi_reg_pp0_iter2_in_b_reg_603));
  FDRE \ap_phi_reg_pp0_iter2_in_b_reg_603_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_b_reg_6030),
        .D(bi_addr_read_reg_3644[5]),
        .Q(\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[5] ),
        .R(ap_phi_reg_pp0_iter2_in_b_reg_603));
  FDRE \ap_phi_reg_pp0_iter2_in_b_reg_603_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_b_reg_6030),
        .D(bi_addr_read_reg_3644[6]),
        .Q(\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[6] ),
        .R(ap_phi_reg_pp0_iter2_in_b_reg_603));
  FDRE \ap_phi_reg_pp0_iter2_in_b_reg_603_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_b_reg_6030),
        .D(bi_addr_read_reg_3644[7]),
        .Q(\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[7] ),
        .R(ap_phi_reg_pp0_iter2_in_b_reg_603));
  LUT6 #(
    .INIT(64'hF700FF00FF00FF00)) 
    \ap_phi_reg_pp0_iter2_value_a_7_reg_568[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I1(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I2(mac_muladd_8ns_8s_20s_20_4_1_U26_n_23),
        .I3(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .I4(icmp_ln150_reg_3039_pp0_iter1_reg),
        .I5(and_ln17_reg_3154_pp0_iter1_reg),
        .O(ap_phi_reg_pp0_iter2_value_a_7_reg_568));
  LUT5 #(
    .INIT(32'h08000000)) 
    \ap_phi_reg_pp0_iter2_value_a_7_reg_568[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I1(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I2(mac_muladd_8ns_8s_20s_20_4_1_U26_n_23),
        .I3(and_ln17_reg_3154_pp0_iter1_reg),
        .I4(icmp_ln150_reg_3039_pp0_iter1_reg),
        .O(ap_phi_reg_pp0_iter2_value_a_7_reg_5680));
  FDRE \ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_value_a_7_reg_5680),
        .D(aw_addr_1_read_reg_3599[0]),
        .Q(\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[0] ),
        .R(ap_phi_reg_pp0_iter2_value_a_7_reg_568));
  FDRE \ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_value_a_7_reg_5680),
        .D(aw_addr_1_read_reg_3599[1]),
        .Q(\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[1] ),
        .R(ap_phi_reg_pp0_iter2_value_a_7_reg_568));
  FDRE \ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_value_a_7_reg_5680),
        .D(aw_addr_1_read_reg_3599[2]),
        .Q(\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[2] ),
        .R(ap_phi_reg_pp0_iter2_value_a_7_reg_568));
  FDRE \ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_value_a_7_reg_5680),
        .D(aw_addr_1_read_reg_3599[3]),
        .Q(\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[3] ),
        .R(ap_phi_reg_pp0_iter2_value_a_7_reg_568));
  FDRE \ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_value_a_7_reg_5680),
        .D(aw_addr_1_read_reg_3599[4]),
        .Q(\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[4] ),
        .R(ap_phi_reg_pp0_iter2_value_a_7_reg_568));
  FDRE \ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_value_a_7_reg_5680),
        .D(aw_addr_1_read_reg_3599[5]),
        .Q(\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[5] ),
        .R(ap_phi_reg_pp0_iter2_value_a_7_reg_568));
  FDRE \ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_value_a_7_reg_5680),
        .D(aw_addr_1_read_reg_3599[6]),
        .Q(\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[6] ),
        .R(ap_phi_reg_pp0_iter2_value_a_7_reg_568));
  FDRE \ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_value_a_7_reg_5680),
        .D(aw_addr_1_read_reg_3599[7]),
        .Q(\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[7] ),
        .R(ap_phi_reg_pp0_iter2_value_a_7_reg_568));
  FDRE \aw_addr_1_read_reg_3599_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [0]),
        .Q(aw_addr_1_read_reg_3599[0]),
        .R(1'b0));
  FDRE \aw_addr_1_read_reg_3599_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [1]),
        .Q(aw_addr_1_read_reg_3599[1]),
        .R(1'b0));
  FDRE \aw_addr_1_read_reg_3599_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [2]),
        .Q(aw_addr_1_read_reg_3599[2]),
        .R(1'b0));
  FDRE \aw_addr_1_read_reg_3599_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [3]),
        .Q(aw_addr_1_read_reg_3599[3]),
        .R(1'b0));
  FDRE \aw_addr_1_read_reg_3599_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [4]),
        .Q(aw_addr_1_read_reg_3599[4]),
        .R(1'b0));
  FDRE \aw_addr_1_read_reg_3599_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [5]),
        .Q(aw_addr_1_read_reg_3599[5]),
        .R(1'b0));
  FDRE \aw_addr_1_read_reg_3599_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [6]),
        .Q(aw_addr_1_read_reg_3599[6]),
        .R(1'b0));
  FDRE \aw_addr_1_read_reg_3599_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [7]),
        .Q(aw_addr_1_read_reg_3599[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_1_reg_3158[19]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[18]),
        .I1(add_ln22_12_fu_1230_p2[19]),
        .O(\aw_addr_1_reg_3158[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_1_reg_3158[19]_i_5 
       (.I0(mul_ln144_reg_1102_reg_3[1]),
        .I1(add_ln22_12_fu_1230_p2[18]),
        .O(\aw_addr_1_reg_3158[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \aw_addr_1_reg_3158[19]_i_7 
       (.I0(m_cast_loc_channel_dout[1]),
        .I1(mul_ln144_reg_1102_reg_2[3]),
        .I2(\t_2_reg_3023_reg[15]_0 [3]),
        .I3(mul_ln144_reg_1102_reg_3[0]),
        .I4(m_cast_loc_channel_dout[2]),
        .O(\aw_addr_1_reg_3158[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_1_reg_3158[23]_i_2 
       (.I0(add_ln22_12_fu_1230_p2[22]),
        .I1(add_ln22_12_fu_1230_p2[23]),
        .O(\aw_addr_1_reg_3158[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_1_reg_3158[23]_i_3 
       (.I0(add_ln22_12_fu_1230_p2[21]),
        .I1(add_ln22_12_fu_1230_p2[22]),
        .O(\aw_addr_1_reg_3158[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_1_reg_3158[23]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[20]),
        .I1(add_ln22_12_fu_1230_p2[21]),
        .O(\aw_addr_1_reg_3158[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_1_reg_3158[23]_i_5 
       (.I0(add_ln22_12_fu_1230_p2[19]),
        .I1(add_ln22_12_fu_1230_p2[20]),
        .O(\aw_addr_1_reg_3158[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_1_reg_3158[27]_i_2 
       (.I0(add_ln22_12_fu_1230_p2[26]),
        .I1(add_ln22_12_fu_1230_p2[27]),
        .O(\aw_addr_1_reg_3158[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_1_reg_3158[27]_i_3 
       (.I0(add_ln22_12_fu_1230_p2[25]),
        .I1(add_ln22_12_fu_1230_p2[26]),
        .O(\aw_addr_1_reg_3158[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_1_reg_3158[27]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[24]),
        .I1(add_ln22_12_fu_1230_p2[25]),
        .O(\aw_addr_1_reg_3158[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_1_reg_3158[27]_i_5 
       (.I0(add_ln22_12_fu_1230_p2[23]),
        .I1(add_ln22_12_fu_1230_p2[24]),
        .O(\aw_addr_1_reg_3158[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_1_reg_3158[31]_i_2 
       (.I0(add_ln22_12_fu_1230_p2[30]),
        .I1(add_ln22_12_fu_1230_p2[31]),
        .O(\aw_addr_1_reg_3158[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_1_reg_3158[31]_i_3 
       (.I0(add_ln22_12_fu_1230_p2[29]),
        .I1(add_ln22_12_fu_1230_p2[30]),
        .O(\aw_addr_1_reg_3158[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_1_reg_3158[31]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[28]),
        .I1(add_ln22_12_fu_1230_p2[29]),
        .O(\aw_addr_1_reg_3158[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_1_reg_3158[31]_i_5 
       (.I0(add_ln22_12_fu_1230_p2[27]),
        .I1(add_ln22_12_fu_1230_p2[28]),
        .O(\aw_addr_1_reg_3158[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_1_reg_3158[3]_i_6 
       (.I0(\t_2_reg_3023_reg[0]_0 ),
        .I1(DI[1]),
        .I2(mul_ln144_reg_1102_reg[0]),
        .I3(m_cast_loc_channel_dout[0]),
        .O(\t_2_reg_3023_reg[1]_0 [1]));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_1_reg_3158[3]_i_7 
       (.I0(add_ln22_12_fu_1230_p2[0]),
        .I1(DI[0]),
        .O(\t_2_reg_3023_reg[1]_0 [0]));
  FDRE \aw_addr_1_reg_3158_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_1_reg_3158_reg[15]_0 [0]),
        .Q(aw_addr_1_reg_3158[0]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[10] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_1_reg_3158_reg[15]_0 [10]),
        .Q(aw_addr_1_reg_3158[10]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[11] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_1_reg_3158_reg[15]_0 [11]),
        .Q(aw_addr_1_reg_3158[11]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[12] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_1_reg_3158_reg[15]_0 [12]),
        .Q(aw_addr_1_reg_3158[12]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[13] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_1_reg_3158_reg[15]_0 [13]),
        .Q(aw_addr_1_reg_3158[13]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[14] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_1_reg_3158_reg[15]_0 [14]),
        .Q(aw_addr_1_reg_3158[14]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[15] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_1_reg_3158_reg[15]_0 [15]),
        .Q(aw_addr_1_reg_3158[15]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[16] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_1_fu_1193_p2[16]),
        .Q(aw_addr_1_reg_3158[16]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[17] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_1_fu_1193_p2[17]),
        .Q(aw_addr_1_reg_3158[17]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[18] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_1_fu_1193_p2[18]),
        .Q(aw_addr_1_reg_3158[18]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[19] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_1_fu_1193_p2[19]),
        .Q(aw_addr_1_reg_3158[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_1_reg_3158_reg[19]_i_1 
       (.CI(\aw_addr_1_reg_3158_reg[19]_0 ),
        .CO({\aw_addr_1_reg_3158_reg[19]_i_1_n_0 ,\aw_addr_1_reg_3158_reg[19]_i_1_n_1 ,\aw_addr_1_reg_3158_reg[19]_i_1_n_2 ,\aw_addr_1_reg_3158_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln22_12_fu_1230_p2[18],mul_ln144_reg_1102_reg_3[1],\aw_addr_1_reg_3158_reg[19]_1 }),
        .O(sub_ln22_1_fu_1193_p2[19:16]),
        .S({\aw_addr_1_reg_3158[19]_i_4_n_0 ,\aw_addr_1_reg_3158[19]_i_5_n_0 ,\aw_addr_1_reg_3158_reg[19]_2 ,\aw_addr_1_reg_3158[19]_i_7_n_0 }));
  FDRE \aw_addr_1_reg_3158_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_1_reg_3158_reg[15]_0 [1]),
        .Q(aw_addr_1_reg_3158[1]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[20] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_1_fu_1193_p2[20]),
        .Q(aw_addr_1_reg_3158[20]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[21] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_1_fu_1193_p2[21]),
        .Q(aw_addr_1_reg_3158[21]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[22] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_1_fu_1193_p2[22]),
        .Q(aw_addr_1_reg_3158[22]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[23] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_1_fu_1193_p2[23]),
        .Q(aw_addr_1_reg_3158[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_1_reg_3158_reg[23]_i_1 
       (.CI(\aw_addr_1_reg_3158_reg[19]_i_1_n_0 ),
        .CO({\aw_addr_1_reg_3158_reg[23]_i_1_n_0 ,\aw_addr_1_reg_3158_reg[23]_i_1_n_1 ,\aw_addr_1_reg_3158_reg[23]_i_1_n_2 ,\aw_addr_1_reg_3158_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln22_12_fu_1230_p2[22:19]),
        .O(sub_ln22_1_fu_1193_p2[23:20]),
        .S({\aw_addr_1_reg_3158[23]_i_2_n_0 ,\aw_addr_1_reg_3158[23]_i_3_n_0 ,\aw_addr_1_reg_3158[23]_i_4_n_0 ,\aw_addr_1_reg_3158[23]_i_5_n_0 }));
  FDRE \aw_addr_1_reg_3158_reg[24] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_1_fu_1193_p2[24]),
        .Q(aw_addr_1_reg_3158[24]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[25] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_1_fu_1193_p2[25]),
        .Q(aw_addr_1_reg_3158[25]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[26] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_1_fu_1193_p2[26]),
        .Q(aw_addr_1_reg_3158[26]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[27] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_1_fu_1193_p2[27]),
        .Q(aw_addr_1_reg_3158[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_1_reg_3158_reg[27]_i_1 
       (.CI(\aw_addr_1_reg_3158_reg[23]_i_1_n_0 ),
        .CO({\aw_addr_1_reg_3158_reg[27]_i_1_n_0 ,\aw_addr_1_reg_3158_reg[27]_i_1_n_1 ,\aw_addr_1_reg_3158_reg[27]_i_1_n_2 ,\aw_addr_1_reg_3158_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln22_12_fu_1230_p2[26:23]),
        .O(sub_ln22_1_fu_1193_p2[27:24]),
        .S({\aw_addr_1_reg_3158[27]_i_2_n_0 ,\aw_addr_1_reg_3158[27]_i_3_n_0 ,\aw_addr_1_reg_3158[27]_i_4_n_0 ,\aw_addr_1_reg_3158[27]_i_5_n_0 }));
  FDRE \aw_addr_1_reg_3158_reg[28] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_1_fu_1193_p2[28]),
        .Q(aw_addr_1_reg_3158[28]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[29] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_1_fu_1193_p2[29]),
        .Q(aw_addr_1_reg_3158[29]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_1_reg_3158_reg[15]_0 [2]),
        .Q(aw_addr_1_reg_3158[2]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[30] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_1_fu_1193_p2[30]),
        .Q(aw_addr_1_reg_3158[30]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[31] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_1_fu_1193_p2[31]),
        .Q(aw_addr_1_reg_3158[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_1_reg_3158_reg[31]_i_1 
       (.CI(\aw_addr_1_reg_3158_reg[27]_i_1_n_0 ),
        .CO({\NLW_aw_addr_1_reg_3158_reg[31]_i_1_CO_UNCONNECTED [3],\aw_addr_1_reg_3158_reg[31]_i_1_n_1 ,\aw_addr_1_reg_3158_reg[31]_i_1_n_2 ,\aw_addr_1_reg_3158_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln22_12_fu_1230_p2[29:27]}),
        .O(sub_ln22_1_fu_1193_p2[31:28]),
        .S({\aw_addr_1_reg_3158[31]_i_2_n_0 ,\aw_addr_1_reg_3158[31]_i_3_n_0 ,\aw_addr_1_reg_3158[31]_i_4_n_0 ,\aw_addr_1_reg_3158[31]_i_5_n_0 }));
  FDRE \aw_addr_1_reg_3158_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_1_reg_3158_reg[15]_0 [3]),
        .Q(aw_addr_1_reg_3158[3]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_1_reg_3158_reg[15]_0 [4]),
        .Q(aw_addr_1_reg_3158[4]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_1_reg_3158_reg[15]_0 [5]),
        .Q(aw_addr_1_reg_3158[5]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_1_reg_3158_reg[15]_0 [6]),
        .Q(aw_addr_1_reg_3158[6]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_1_reg_3158_reg[15]_0 [7]),
        .Q(aw_addr_1_reg_3158[7]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[8] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_1_reg_3158_reg[15]_0 [8]),
        .Q(aw_addr_1_reg_3158[8]),
        .R(1'b0));
  FDRE \aw_addr_1_reg_3158_reg[9] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_1_reg_3158_reg[15]_0 [9]),
        .Q(aw_addr_1_reg_3158[9]),
        .R(1'b0));
  FDRE \aw_addr_2_read_reg_3639_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [0]),
        .Q(aw_addr_2_read_reg_3639[0]),
        .R(1'b0));
  FDRE \aw_addr_2_read_reg_3639_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [1]),
        .Q(aw_addr_2_read_reg_3639[1]),
        .R(1'b0));
  FDRE \aw_addr_2_read_reg_3639_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [2]),
        .Q(aw_addr_2_read_reg_3639[2]),
        .R(1'b0));
  FDRE \aw_addr_2_read_reg_3639_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [3]),
        .Q(aw_addr_2_read_reg_3639[3]),
        .R(1'b0));
  FDRE \aw_addr_2_read_reg_3639_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [4]),
        .Q(aw_addr_2_read_reg_3639[4]),
        .R(1'b0));
  FDRE \aw_addr_2_read_reg_3639_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [5]),
        .Q(aw_addr_2_read_reg_3639[5]),
        .R(1'b0));
  FDRE \aw_addr_2_read_reg_3639_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [6]),
        .Q(aw_addr_2_read_reg_3639[6]),
        .R(1'b0));
  FDRE \aw_addr_2_read_reg_3639_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [7]),
        .Q(aw_addr_2_read_reg_3639[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \aw_addr_2_reg_3164[0]_i_1 
       (.I0(add_ln22_12_fu_1230_p2[0]),
        .I1(DI[0]),
        .I2(add_ln22_18_reg_3074[0]),
        .O(\aw_addr_2_reg_3164[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_2_reg_3164[0]_i_3 
       (.I0(P[3]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [3]),
        .O(\aw_addr_2_reg_3164[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_2_reg_3164[0]_i_4 
       (.I0(P[2]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [2]),
        .O(\aw_addr_2_reg_3164[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_2_reg_3164[0]_i_5 
       (.I0(P[1]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [1]),
        .O(\aw_addr_2_reg_3164[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_2_reg_3164[0]_i_6 
       (.I0(P[0]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [0]),
        .O(\aw_addr_2_reg_3164[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_2_reg_3164[11]_i_2 
       (.I0(\t_2_reg_3023_reg[11]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_1[2]),
        .I2(add_ln22_8_reg_3056[10]),
        .O(\aw_addr_2_reg_3164[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_2_reg_3164[11]_i_3 
       (.I0(\t_2_reg_3023_reg[11]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_1[1]),
        .I2(add_ln22_8_reg_3056[9]),
        .O(\aw_addr_2_reg_3164[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_2_reg_3164[11]_i_4 
       (.I0(\t_2_reg_3023_reg[11]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_1[0]),
        .I2(add_ln22_8_reg_3056[8]),
        .O(\aw_addr_2_reg_3164[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_2_reg_3164[11]_i_5 
       (.I0(\t_2_reg_3023_reg[7]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_0[3]),
        .I2(add_ln22_8_reg_3056[7]),
        .O(\aw_addr_2_reg_3164[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_2_reg_3164[11]_i_6 
       (.I0(\t_2_reg_3023_reg[11]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_1[3]),
        .I2(add_ln22_8_reg_3056[11]),
        .I3(\aw_addr_2_reg_3164[11]_i_2_n_0 ),
        .O(\aw_addr_2_reg_3164[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_2_reg_3164[11]_i_7 
       (.I0(\t_2_reg_3023_reg[11]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_1[2]),
        .I2(add_ln22_8_reg_3056[10]),
        .I3(\aw_addr_2_reg_3164[11]_i_3_n_0 ),
        .O(\aw_addr_2_reg_3164[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_2_reg_3164[11]_i_8 
       (.I0(\t_2_reg_3023_reg[11]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_1[1]),
        .I2(add_ln22_8_reg_3056[9]),
        .I3(\aw_addr_2_reg_3164[11]_i_4_n_0 ),
        .O(\aw_addr_2_reg_3164[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_2_reg_3164[11]_i_9 
       (.I0(\t_2_reg_3023_reg[11]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_1[0]),
        .I2(add_ln22_8_reg_3056[8]),
        .I3(\aw_addr_2_reg_3164[11]_i_5_n_0 ),
        .O(\aw_addr_2_reg_3164[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_2_reg_3164[15]_i_2 
       (.I0(\t_2_reg_3023_reg[15]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_2[2]),
        .I2(add_ln22_8_reg_3056[14]),
        .O(\aw_addr_2_reg_3164[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_2_reg_3164[15]_i_3 
       (.I0(\t_2_reg_3023_reg[15]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_2[1]),
        .I2(add_ln22_8_reg_3056[13]),
        .O(\aw_addr_2_reg_3164[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_2_reg_3164[15]_i_4 
       (.I0(\t_2_reg_3023_reg[15]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_2[0]),
        .I2(add_ln22_8_reg_3056[12]),
        .O(\aw_addr_2_reg_3164[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_2_reg_3164[15]_i_5 
       (.I0(\t_2_reg_3023_reg[11]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_1[3]),
        .I2(add_ln22_8_reg_3056[11]),
        .O(\aw_addr_2_reg_3164[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_2_reg_3164[15]_i_6 
       (.I0(\aw_addr_2_reg_3164[15]_i_2_n_0 ),
        .I1(\t_2_reg_3023_reg[15]_0 [3]),
        .I2(mul_ln144_reg_1102_reg_2[3]),
        .I3(add_ln22_8_reg_3056[15]),
        .O(\aw_addr_2_reg_3164[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_2_reg_3164[15]_i_7 
       (.I0(\t_2_reg_3023_reg[15]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_2[2]),
        .I2(add_ln22_8_reg_3056[14]),
        .I3(\aw_addr_2_reg_3164[15]_i_3_n_0 ),
        .O(\aw_addr_2_reg_3164[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_2_reg_3164[15]_i_8 
       (.I0(\t_2_reg_3023_reg[15]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_2[1]),
        .I2(add_ln22_8_reg_3056[13]),
        .I3(\aw_addr_2_reg_3164[15]_i_4_n_0 ),
        .O(\aw_addr_2_reg_3164[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_2_reg_3164[15]_i_9 
       (.I0(\t_2_reg_3023_reg[15]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_2[0]),
        .I2(add_ln22_8_reg_3056[12]),
        .I3(\aw_addr_2_reg_3164[15]_i_5_n_0 ),
        .O(\aw_addr_2_reg_3164[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \aw_addr_2_reg_3164[19]_i_2 
       (.I0(add_ln22_12_fu_1230_p2[18]),
        .I1(add_ln22_8_reg_3056[18]),
        .O(\aw_addr_2_reg_3164[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \aw_addr_2_reg_3164[19]_i_3 
       (.I0(add_ln22_8_reg_3056[17]),
        .I1(mul_ln144_reg_1102_reg_3[1]),
        .O(\aw_addr_2_reg_3164[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \aw_addr_2_reg_3164[19]_i_4 
       (.I0(add_ln22_8_reg_3056[16]),
        .I1(mul_ln144_reg_1102_reg_3[0]),
        .O(\aw_addr_2_reg_3164[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_2_reg_3164[19]_i_5 
       (.I0(\t_2_reg_3023_reg[15]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_2[3]),
        .I2(add_ln22_8_reg_3056[15]),
        .O(\aw_addr_2_reg_3164[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \aw_addr_2_reg_3164[19]_i_6 
       (.I0(add_ln22_8_reg_3056[18]),
        .I1(add_ln22_12_fu_1230_p2[18]),
        .I2(add_ln22_12_fu_1230_p2[19]),
        .O(\aw_addr_2_reg_3164[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \aw_addr_2_reg_3164[19]_i_7 
       (.I0(mul_ln144_reg_1102_reg_3[1]),
        .I1(add_ln22_8_reg_3056[17]),
        .I2(add_ln22_12_fu_1230_p2[18]),
        .I3(add_ln22_8_reg_3056[18]),
        .O(\aw_addr_2_reg_3164[19]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \aw_addr_2_reg_3164[19]_i_8 
       (.I0(mul_ln144_reg_1102_reg_3[0]),
        .I1(add_ln22_8_reg_3056[16]),
        .I2(mul_ln144_reg_1102_reg_3[1]),
        .I3(add_ln22_8_reg_3056[17]),
        .O(\aw_addr_2_reg_3164[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \aw_addr_2_reg_3164[19]_i_9 
       (.I0(add_ln22_8_reg_3056[15]),
        .I1(mul_ln144_reg_1102_reg_2[3]),
        .I2(\t_2_reg_3023_reg[15]_0 [3]),
        .I3(mul_ln144_reg_1102_reg_3[0]),
        .I4(add_ln22_8_reg_3056[16]),
        .O(\aw_addr_2_reg_3164[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_2_reg_3164[23]_i_10 
       (.I0(P[16]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [16]),
        .O(\aw_addr_2_reg_3164[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_2_reg_3164[23]_i_3 
       (.I0(add_ln22_12_fu_1230_p2[22]),
        .I1(add_ln22_12_fu_1230_p2[23]),
        .O(\aw_addr_2_reg_3164[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_2_reg_3164[23]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[21]),
        .I1(add_ln22_12_fu_1230_p2[22]),
        .O(\aw_addr_2_reg_3164[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_2_reg_3164[23]_i_5 
       (.I0(add_ln22_12_fu_1230_p2[20]),
        .I1(add_ln22_12_fu_1230_p2[21]),
        .O(\aw_addr_2_reg_3164[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_2_reg_3164[23]_i_6 
       (.I0(add_ln22_12_fu_1230_p2[19]),
        .I1(add_ln22_12_fu_1230_p2[20]),
        .O(\aw_addr_2_reg_3164[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_2_reg_3164[23]_i_7 
       (.I0(P[19]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [19]),
        .O(\aw_addr_2_reg_3164[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_2_reg_3164[23]_i_8 
       (.I0(P[18]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [18]),
        .O(\aw_addr_2_reg_3164[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_2_reg_3164[23]_i_9 
       (.I0(P[17]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [17]),
        .O(\aw_addr_2_reg_3164[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_2_reg_3164[27]_i_2 
       (.I0(add_ln22_12_fu_1230_p2[26]),
        .I1(add_ln22_12_fu_1230_p2[27]),
        .O(\aw_addr_2_reg_3164[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_2_reg_3164[27]_i_3 
       (.I0(add_ln22_12_fu_1230_p2[25]),
        .I1(add_ln22_12_fu_1230_p2[26]),
        .O(\aw_addr_2_reg_3164[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_2_reg_3164[27]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[24]),
        .I1(add_ln22_12_fu_1230_p2[25]),
        .O(\aw_addr_2_reg_3164[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_2_reg_3164[27]_i_5 
       (.I0(add_ln22_12_fu_1230_p2[23]),
        .I1(add_ln22_12_fu_1230_p2[24]),
        .O(\aw_addr_2_reg_3164[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_2_reg_3164[31]_i_2 
       (.I0(add_ln22_12_fu_1230_p2[30]),
        .I1(add_ln22_12_fu_1230_p2[31]),
        .O(\aw_addr_2_reg_3164[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_2_reg_3164[31]_i_3 
       (.I0(add_ln22_12_fu_1230_p2[29]),
        .I1(add_ln22_12_fu_1230_p2[30]),
        .O(\aw_addr_2_reg_3164[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_2_reg_3164[31]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[28]),
        .I1(add_ln22_12_fu_1230_p2[29]),
        .O(\aw_addr_2_reg_3164[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_2_reg_3164[31]_i_5 
       (.I0(add_ln22_12_fu_1230_p2[27]),
        .I1(add_ln22_12_fu_1230_p2[28]),
        .O(\aw_addr_2_reg_3164[31]_i_5_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_2_reg_3164[3]_i_2 
       (.I0(DI[2]),
        .I1(mul_ln144_reg_1102_reg[1]),
        .I2(add_ln22_8_reg_3056[2]),
        .O(\aw_addr_2_reg_3164[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_2_reg_3164[3]_i_3 
       (.I0(DI[1]),
        .I1(mul_ln144_reg_1102_reg[0]),
        .I2(add_ln22_8_reg_3056[1]),
        .O(\aw_addr_2_reg_3164[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_2_reg_3164[3]_i_4 
       (.I0(DI[3]),
        .I1(mul_ln144_reg_1102_reg[2]),
        .I2(add_ln22_8_reg_3056[3]),
        .I3(\aw_addr_2_reg_3164[3]_i_2_n_0 ),
        .O(\aw_addr_2_reg_3164[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_2_reg_3164[3]_i_5 
       (.I0(DI[2]),
        .I1(mul_ln144_reg_1102_reg[1]),
        .I2(add_ln22_8_reg_3056[2]),
        .I3(\aw_addr_2_reg_3164[3]_i_3_n_0 ),
        .O(\aw_addr_2_reg_3164[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_2_reg_3164[3]_i_6 
       (.I0(DI[1]),
        .I1(mul_ln144_reg_1102_reg[0]),
        .I2(add_ln22_8_reg_3056[1]),
        .I3(\t_2_reg_3023_reg[0]_0 ),
        .O(\aw_addr_2_reg_3164[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \aw_addr_2_reg_3164[3]_i_7 
       (.I0(add_ln22_12_fu_1230_p2[0]),
        .I1(DI[0]),
        .I2(add_ln22_18_reg_3074[0]),
        .O(\aw_addr_2_reg_3164[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_2_reg_3164[7]_i_2 
       (.I0(\t_2_reg_3023_reg[7]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_0[2]),
        .I2(add_ln22_8_reg_3056[6]),
        .O(\aw_addr_2_reg_3164[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_2_reg_3164[7]_i_3 
       (.I0(\t_2_reg_3023_reg[7]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_0[1]),
        .I2(add_ln22_8_reg_3056[5]),
        .O(\aw_addr_2_reg_3164[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_2_reg_3164[7]_i_4 
       (.I0(\t_2_reg_3023_reg[7]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_0[0]),
        .I2(add_ln22_8_reg_3056[4]),
        .O(\aw_addr_2_reg_3164[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_2_reg_3164[7]_i_5 
       (.I0(DI[3]),
        .I1(mul_ln144_reg_1102_reg[2]),
        .I2(add_ln22_8_reg_3056[3]),
        .O(\aw_addr_2_reg_3164[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_2_reg_3164[7]_i_6 
       (.I0(\t_2_reg_3023_reg[7]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_0[3]),
        .I2(add_ln22_8_reg_3056[7]),
        .I3(\aw_addr_2_reg_3164[7]_i_2_n_0 ),
        .O(\aw_addr_2_reg_3164[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_2_reg_3164[7]_i_7 
       (.I0(\t_2_reg_3023_reg[7]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_0[2]),
        .I2(add_ln22_8_reg_3056[6]),
        .I3(\aw_addr_2_reg_3164[7]_i_3_n_0 ),
        .O(\aw_addr_2_reg_3164[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_2_reg_3164[7]_i_8 
       (.I0(\t_2_reg_3023_reg[7]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_0[1]),
        .I2(add_ln22_8_reg_3056[5]),
        .I3(\aw_addr_2_reg_3164[7]_i_4_n_0 ),
        .O(\aw_addr_2_reg_3164[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_2_reg_3164[7]_i_9 
       (.I0(\t_2_reg_3023_reg[7]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_0[0]),
        .I2(add_ln22_8_reg_3056[4]),
        .I3(\aw_addr_2_reg_3164[7]_i_5_n_0 ),
        .O(\aw_addr_2_reg_3164[7]_i_9_n_0 ));
  FDRE \aw_addr_2_reg_3164_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_2_reg_3164[0]_i_1_n_0 ),
        .Q(aw_addr_2_reg_3164[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_2_reg_3164_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\aw_addr_2_reg_3164_reg[0]_i_2_n_0 ,\aw_addr_2_reg_3164_reg[0]_i_2_n_1 ,\aw_addr_2_reg_3164_reg[0]_i_2_n_2 ,\aw_addr_2_reg_3164_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(P[3:0]),
        .O({mul_ln144_reg_1102_reg,add_ln22_12_fu_1230_p2[0]}),
        .S({\aw_addr_2_reg_3164[0]_i_3_n_0 ,\aw_addr_2_reg_3164[0]_i_4_n_0 ,\aw_addr_2_reg_3164[0]_i_5_n_0 ,\aw_addr_2_reg_3164[0]_i_6_n_0 }));
  FDRE \aw_addr_2_reg_3164_reg[10] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[10]),
        .Q(aw_addr_2_reg_3164[10]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[11] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[11]),
        .Q(aw_addr_2_reg_3164[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_2_reg_3164_reg[11]_i_1 
       (.CI(\aw_addr_2_reg_3164_reg[7]_i_1_n_0 ),
        .CO({\aw_addr_2_reg_3164_reg[11]_i_1_n_0 ,\aw_addr_2_reg_3164_reg[11]_i_1_n_1 ,\aw_addr_2_reg_3164_reg[11]_i_1_n_2 ,\aw_addr_2_reg_3164_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_2_reg_3164[11]_i_2_n_0 ,\aw_addr_2_reg_3164[11]_i_3_n_0 ,\aw_addr_2_reg_3164[11]_i_4_n_0 ,\aw_addr_2_reg_3164[11]_i_5_n_0 }),
        .O(sub_ln22_2_fu_1218_p2[11:8]),
        .S({\aw_addr_2_reg_3164[11]_i_6_n_0 ,\aw_addr_2_reg_3164[11]_i_7_n_0 ,\aw_addr_2_reg_3164[11]_i_8_n_0 ,\aw_addr_2_reg_3164[11]_i_9_n_0 }));
  FDRE \aw_addr_2_reg_3164_reg[12] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[12]),
        .Q(aw_addr_2_reg_3164[12]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[13] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[13]),
        .Q(aw_addr_2_reg_3164[13]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[14] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[14]),
        .Q(aw_addr_2_reg_3164[14]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[15] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[15]),
        .Q(aw_addr_2_reg_3164[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_2_reg_3164_reg[15]_i_1 
       (.CI(\aw_addr_2_reg_3164_reg[11]_i_1_n_0 ),
        .CO({\aw_addr_2_reg_3164_reg[15]_i_1_n_0 ,\aw_addr_2_reg_3164_reg[15]_i_1_n_1 ,\aw_addr_2_reg_3164_reg[15]_i_1_n_2 ,\aw_addr_2_reg_3164_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_2_reg_3164[15]_i_2_n_0 ,\aw_addr_2_reg_3164[15]_i_3_n_0 ,\aw_addr_2_reg_3164[15]_i_4_n_0 ,\aw_addr_2_reg_3164[15]_i_5_n_0 }),
        .O(sub_ln22_2_fu_1218_p2[15:12]),
        .S({\aw_addr_2_reg_3164[15]_i_6_n_0 ,\aw_addr_2_reg_3164[15]_i_7_n_0 ,\aw_addr_2_reg_3164[15]_i_8_n_0 ,\aw_addr_2_reg_3164[15]_i_9_n_0 }));
  FDRE \aw_addr_2_reg_3164_reg[16] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[16]),
        .Q(aw_addr_2_reg_3164[16]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[17] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[17]),
        .Q(aw_addr_2_reg_3164[17]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[18] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[18]),
        .Q(aw_addr_2_reg_3164[18]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[19] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[19]),
        .Q(aw_addr_2_reg_3164[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_2_reg_3164_reg[19]_i_1 
       (.CI(\aw_addr_2_reg_3164_reg[15]_i_1_n_0 ),
        .CO({\aw_addr_2_reg_3164_reg[19]_i_1_n_0 ,\aw_addr_2_reg_3164_reg[19]_i_1_n_1 ,\aw_addr_2_reg_3164_reg[19]_i_1_n_2 ,\aw_addr_2_reg_3164_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_2_reg_3164[19]_i_2_n_0 ,\aw_addr_2_reg_3164[19]_i_3_n_0 ,\aw_addr_2_reg_3164[19]_i_4_n_0 ,\aw_addr_2_reg_3164[19]_i_5_n_0 }),
        .O(sub_ln22_2_fu_1218_p2[19:16]),
        .S({\aw_addr_2_reg_3164[19]_i_6_n_0 ,\aw_addr_2_reg_3164[19]_i_7_n_0 ,\aw_addr_2_reg_3164[19]_i_8_n_0 ,\aw_addr_2_reg_3164[19]_i_9_n_0 }));
  FDRE \aw_addr_2_reg_3164_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[1]),
        .Q(aw_addr_2_reg_3164[1]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[20] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[20]),
        .Q(aw_addr_2_reg_3164[20]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[21] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[21]),
        .Q(aw_addr_2_reg_3164[21]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[22] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[22]),
        .Q(aw_addr_2_reg_3164[22]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[23] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[23]),
        .Q(aw_addr_2_reg_3164[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_2_reg_3164_reg[23]_i_1 
       (.CI(\aw_addr_2_reg_3164_reg[19]_i_1_n_0 ),
        .CO({\aw_addr_2_reg_3164_reg[23]_i_1_n_0 ,\aw_addr_2_reg_3164_reg[23]_i_1_n_1 ,\aw_addr_2_reg_3164_reg[23]_i_1_n_2 ,\aw_addr_2_reg_3164_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln22_12_fu_1230_p2[22:19]),
        .O(sub_ln22_2_fu_1218_p2[23:20]),
        .S({\aw_addr_2_reg_3164[23]_i_3_n_0 ,\aw_addr_2_reg_3164[23]_i_4_n_0 ,\aw_addr_2_reg_3164[23]_i_5_n_0 ,\aw_addr_2_reg_3164[23]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_2_reg_3164_reg[23]_i_2 
       (.CI(\aw_addr_5_reg_3182_reg[19]_i_11_n_0 ),
        .CO({\aw_addr_2_reg_3164_reg[23]_i_2_n_0 ,\aw_addr_2_reg_3164_reg[23]_i_2_n_1 ,\aw_addr_2_reg_3164_reg[23]_i_2_n_2 ,\aw_addr_2_reg_3164_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(P[19:16]),
        .O({add_ln22_12_fu_1230_p2[19:18],mul_ln144_reg_1102_reg_3}),
        .S({\aw_addr_2_reg_3164[23]_i_7_n_0 ,\aw_addr_2_reg_3164[23]_i_8_n_0 ,\aw_addr_2_reg_3164[23]_i_9_n_0 ,\aw_addr_2_reg_3164[23]_i_10_n_0 }));
  FDRE \aw_addr_2_reg_3164_reg[24] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[24]),
        .Q(aw_addr_2_reg_3164[24]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[25] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[25]),
        .Q(aw_addr_2_reg_3164[25]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[26] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[26]),
        .Q(aw_addr_2_reg_3164[26]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[27] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[27]),
        .Q(aw_addr_2_reg_3164[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_2_reg_3164_reg[27]_i_1 
       (.CI(\aw_addr_2_reg_3164_reg[23]_i_1_n_0 ),
        .CO({\aw_addr_2_reg_3164_reg[27]_i_1_n_0 ,\aw_addr_2_reg_3164_reg[27]_i_1_n_1 ,\aw_addr_2_reg_3164_reg[27]_i_1_n_2 ,\aw_addr_2_reg_3164_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln22_12_fu_1230_p2[26:23]),
        .O(sub_ln22_2_fu_1218_p2[27:24]),
        .S({\aw_addr_2_reg_3164[27]_i_2_n_0 ,\aw_addr_2_reg_3164[27]_i_3_n_0 ,\aw_addr_2_reg_3164[27]_i_4_n_0 ,\aw_addr_2_reg_3164[27]_i_5_n_0 }));
  FDRE \aw_addr_2_reg_3164_reg[28] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[28]),
        .Q(aw_addr_2_reg_3164[28]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[29] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[29]),
        .Q(aw_addr_2_reg_3164[29]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[2]),
        .Q(aw_addr_2_reg_3164[2]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[30] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[30]),
        .Q(aw_addr_2_reg_3164[30]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[31] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[31]),
        .Q(aw_addr_2_reg_3164[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_2_reg_3164_reg[31]_i_1 
       (.CI(\aw_addr_2_reg_3164_reg[27]_i_1_n_0 ),
        .CO({\NLW_aw_addr_2_reg_3164_reg[31]_i_1_CO_UNCONNECTED [3],\aw_addr_2_reg_3164_reg[31]_i_1_n_1 ,\aw_addr_2_reg_3164_reg[31]_i_1_n_2 ,\aw_addr_2_reg_3164_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln22_12_fu_1230_p2[29:27]}),
        .O(sub_ln22_2_fu_1218_p2[31:28]),
        .S({\aw_addr_2_reg_3164[31]_i_2_n_0 ,\aw_addr_2_reg_3164[31]_i_3_n_0 ,\aw_addr_2_reg_3164[31]_i_4_n_0 ,\aw_addr_2_reg_3164[31]_i_5_n_0 }));
  FDRE \aw_addr_2_reg_3164_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[3]),
        .Q(aw_addr_2_reg_3164[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_2_reg_3164_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\aw_addr_2_reg_3164_reg[3]_i_1_n_0 ,\aw_addr_2_reg_3164_reg[3]_i_1_n_1 ,\aw_addr_2_reg_3164_reg[3]_i_1_n_2 ,\aw_addr_2_reg_3164_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_2_reg_3164[3]_i_2_n_0 ,\aw_addr_2_reg_3164[3]_i_3_n_0 ,\t_2_reg_3023_reg[0]_0 ,add_ln22_18_reg_3074[0]}),
        .O({sub_ln22_2_fu_1218_p2[3:1],\NLW_aw_addr_2_reg_3164_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\aw_addr_2_reg_3164[3]_i_4_n_0 ,\aw_addr_2_reg_3164[3]_i_5_n_0 ,\aw_addr_2_reg_3164[3]_i_6_n_0 ,\aw_addr_2_reg_3164[3]_i_7_n_0 }));
  FDRE \aw_addr_2_reg_3164_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[4]),
        .Q(aw_addr_2_reg_3164[4]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[5]),
        .Q(aw_addr_2_reg_3164[5]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[6]),
        .Q(aw_addr_2_reg_3164[6]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[7]),
        .Q(aw_addr_2_reg_3164[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_2_reg_3164_reg[7]_i_1 
       (.CI(\aw_addr_2_reg_3164_reg[3]_i_1_n_0 ),
        .CO({\aw_addr_2_reg_3164_reg[7]_i_1_n_0 ,\aw_addr_2_reg_3164_reg[7]_i_1_n_1 ,\aw_addr_2_reg_3164_reg[7]_i_1_n_2 ,\aw_addr_2_reg_3164_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_2_reg_3164[7]_i_2_n_0 ,\aw_addr_2_reg_3164[7]_i_3_n_0 ,\aw_addr_2_reg_3164[7]_i_4_n_0 ,\aw_addr_2_reg_3164[7]_i_5_n_0 }),
        .O(sub_ln22_2_fu_1218_p2[7:4]),
        .S({\aw_addr_2_reg_3164[7]_i_6_n_0 ,\aw_addr_2_reg_3164[7]_i_7_n_0 ,\aw_addr_2_reg_3164[7]_i_8_n_0 ,\aw_addr_2_reg_3164[7]_i_9_n_0 }));
  FDRE \aw_addr_2_reg_3164_reg[8] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[8]),
        .Q(aw_addr_2_reg_3164[8]),
        .R(1'b0));
  FDRE \aw_addr_2_reg_3164_reg[9] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_2_fu_1218_p2[9]),
        .Q(aw_addr_2_reg_3164[9]),
        .R(1'b0));
  FDRE \aw_addr_3_read_reg_3664_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [0]),
        .Q(aw_addr_3_read_reg_3664[0]),
        .R(1'b0));
  FDRE \aw_addr_3_read_reg_3664_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [1]),
        .Q(aw_addr_3_read_reg_3664[1]),
        .R(1'b0));
  FDRE \aw_addr_3_read_reg_3664_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [2]),
        .Q(aw_addr_3_read_reg_3664[2]),
        .R(1'b0));
  FDRE \aw_addr_3_read_reg_3664_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [3]),
        .Q(aw_addr_3_read_reg_3664[3]),
        .R(1'b0));
  FDRE \aw_addr_3_read_reg_3664_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [4]),
        .Q(aw_addr_3_read_reg_3664[4]),
        .R(1'b0));
  FDRE \aw_addr_3_read_reg_3664_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [5]),
        .Q(aw_addr_3_read_reg_3664[5]),
        .R(1'b0));
  FDRE \aw_addr_3_read_reg_3664_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [6]),
        .Q(aw_addr_3_read_reg_3664[6]),
        .R(1'b0));
  FDRE \aw_addr_3_read_reg_3664_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [7]),
        .Q(aw_addr_3_read_reg_3664[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_3_reg_3170[11]_i_2 
       (.I0(\t_2_reg_3023_reg[11]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_1[2]),
        .I2(add_ln22_13_reg_3065[10]),
        .O(\aw_addr_3_reg_3170[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_3_reg_3170[11]_i_3 
       (.I0(\t_2_reg_3023_reg[11]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_1[1]),
        .I2(add_ln22_13_reg_3065[9]),
        .O(\aw_addr_3_reg_3170[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_3_reg_3170[11]_i_4 
       (.I0(\t_2_reg_3023_reg[11]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_1[0]),
        .I2(add_ln22_13_reg_3065[8]),
        .O(\aw_addr_3_reg_3170[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_3_reg_3170[11]_i_5 
       (.I0(\t_2_reg_3023_reg[7]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_0[3]),
        .I2(add_ln22_13_reg_3065[7]),
        .O(\aw_addr_3_reg_3170[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_3_reg_3170[11]_i_6 
       (.I0(\t_2_reg_3023_reg[11]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_1[3]),
        .I2(add_ln22_13_reg_3065[11]),
        .I3(\aw_addr_3_reg_3170[11]_i_2_n_0 ),
        .O(\aw_addr_3_reg_3170[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_3_reg_3170[11]_i_7 
       (.I0(\t_2_reg_3023_reg[11]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_1[2]),
        .I2(add_ln22_13_reg_3065[10]),
        .I3(\aw_addr_3_reg_3170[11]_i_3_n_0 ),
        .O(\aw_addr_3_reg_3170[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_3_reg_3170[11]_i_8 
       (.I0(\t_2_reg_3023_reg[11]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_1[1]),
        .I2(add_ln22_13_reg_3065[9]),
        .I3(\aw_addr_3_reg_3170[11]_i_4_n_0 ),
        .O(\aw_addr_3_reg_3170[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_3_reg_3170[11]_i_9 
       (.I0(\t_2_reg_3023_reg[11]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_1[0]),
        .I2(add_ln22_13_reg_3065[8]),
        .I3(\aw_addr_3_reg_3170[11]_i_5_n_0 ),
        .O(\aw_addr_3_reg_3170[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_3_reg_3170[15]_i_2 
       (.I0(\t_2_reg_3023_reg[15]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_2[2]),
        .I2(add_ln22_13_reg_3065[14]),
        .O(\aw_addr_3_reg_3170[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_3_reg_3170[15]_i_3 
       (.I0(\t_2_reg_3023_reg[15]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_2[1]),
        .I2(add_ln22_13_reg_3065[13]),
        .O(\aw_addr_3_reg_3170[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_3_reg_3170[15]_i_4 
       (.I0(\t_2_reg_3023_reg[15]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_2[0]),
        .I2(add_ln22_13_reg_3065[12]),
        .O(\aw_addr_3_reg_3170[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_3_reg_3170[15]_i_5 
       (.I0(\t_2_reg_3023_reg[11]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_1[3]),
        .I2(add_ln22_13_reg_3065[11]),
        .O(\aw_addr_3_reg_3170[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_3_reg_3170[15]_i_6 
       (.I0(\aw_addr_3_reg_3170[15]_i_2_n_0 ),
        .I1(\t_2_reg_3023_reg[15]_0 [3]),
        .I2(mul_ln144_reg_1102_reg_2[3]),
        .I3(add_ln22_13_reg_3065[15]),
        .O(\aw_addr_3_reg_3170[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_3_reg_3170[15]_i_7 
       (.I0(\t_2_reg_3023_reg[15]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_2[2]),
        .I2(add_ln22_13_reg_3065[14]),
        .I3(\aw_addr_3_reg_3170[15]_i_3_n_0 ),
        .O(\aw_addr_3_reg_3170[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_3_reg_3170[15]_i_8 
       (.I0(\t_2_reg_3023_reg[15]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_2[1]),
        .I2(add_ln22_13_reg_3065[13]),
        .I3(\aw_addr_3_reg_3170[15]_i_4_n_0 ),
        .O(\aw_addr_3_reg_3170[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_3_reg_3170[15]_i_9 
       (.I0(\t_2_reg_3023_reg[15]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_2[0]),
        .I2(add_ln22_13_reg_3065[12]),
        .I3(\aw_addr_3_reg_3170[15]_i_5_n_0 ),
        .O(\aw_addr_3_reg_3170[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \aw_addr_3_reg_3170[19]_i_2 
       (.I0(add_ln22_13_reg_3065[18]),
        .I1(add_ln22_12_fu_1230_p2[18]),
        .O(\aw_addr_3_reg_3170[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \aw_addr_3_reg_3170[19]_i_3 
       (.I0(add_ln22_13_reg_3065[17]),
        .I1(mul_ln144_reg_1102_reg_3[1]),
        .O(\aw_addr_3_reg_3170[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \aw_addr_3_reg_3170[19]_i_4 
       (.I0(add_ln22_13_reg_3065[16]),
        .I1(mul_ln144_reg_1102_reg_3[0]),
        .O(\aw_addr_3_reg_3170[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_3_reg_3170[19]_i_5 
       (.I0(\t_2_reg_3023_reg[15]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_2[3]),
        .I2(add_ln22_13_reg_3065[15]),
        .O(\aw_addr_3_reg_3170[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \aw_addr_3_reg_3170[19]_i_6 
       (.I0(add_ln22_12_fu_1230_p2[18]),
        .I1(add_ln22_13_reg_3065[18]),
        .I2(add_ln22_12_fu_1230_p2[19]),
        .I3(add_ln22_13_reg_3065[19]),
        .O(\aw_addr_3_reg_3170[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \aw_addr_3_reg_3170[19]_i_7 
       (.I0(mul_ln144_reg_1102_reg_3[1]),
        .I1(add_ln22_13_reg_3065[17]),
        .I2(add_ln22_12_fu_1230_p2[18]),
        .I3(add_ln22_13_reg_3065[18]),
        .O(\aw_addr_3_reg_3170[19]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \aw_addr_3_reg_3170[19]_i_8 
       (.I0(mul_ln144_reg_1102_reg_3[0]),
        .I1(add_ln22_13_reg_3065[16]),
        .I2(mul_ln144_reg_1102_reg_3[1]),
        .I3(add_ln22_13_reg_3065[17]),
        .O(\aw_addr_3_reg_3170[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \aw_addr_3_reg_3170[19]_i_9 
       (.I0(add_ln22_13_reg_3065[15]),
        .I1(mul_ln144_reg_1102_reg_2[3]),
        .I2(\t_2_reg_3023_reg[15]_0 [3]),
        .I3(mul_ln144_reg_1102_reg_3[0]),
        .I4(add_ln22_13_reg_3065[16]),
        .O(\aw_addr_3_reg_3170[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \aw_addr_3_reg_3170[23]_i_2 
       (.I0(add_ln22_12_fu_1230_p2[19]),
        .I1(add_ln22_13_reg_3065[19]),
        .O(\aw_addr_3_reg_3170[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_3_reg_3170[23]_i_3 
       (.I0(add_ln22_12_fu_1230_p2[22]),
        .I1(add_ln22_12_fu_1230_p2[23]),
        .O(\aw_addr_3_reg_3170[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_3_reg_3170[23]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[21]),
        .I1(add_ln22_12_fu_1230_p2[22]),
        .O(\aw_addr_3_reg_3170[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_3_reg_3170[23]_i_5 
       (.I0(add_ln22_12_fu_1230_p2[20]),
        .I1(add_ln22_12_fu_1230_p2[21]),
        .O(\aw_addr_3_reg_3170[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \aw_addr_3_reg_3170[23]_i_6 
       (.I0(add_ln22_13_reg_3065[19]),
        .I1(add_ln22_12_fu_1230_p2[19]),
        .I2(add_ln22_12_fu_1230_p2[20]),
        .O(\aw_addr_3_reg_3170[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_3_reg_3170[27]_i_2 
       (.I0(add_ln22_12_fu_1230_p2[26]),
        .I1(add_ln22_12_fu_1230_p2[27]),
        .O(\aw_addr_3_reg_3170[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_3_reg_3170[27]_i_3 
       (.I0(add_ln22_12_fu_1230_p2[25]),
        .I1(add_ln22_12_fu_1230_p2[26]),
        .O(\aw_addr_3_reg_3170[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_3_reg_3170[27]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[24]),
        .I1(add_ln22_12_fu_1230_p2[25]),
        .O(\aw_addr_3_reg_3170[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_3_reg_3170[27]_i_5 
       (.I0(add_ln22_12_fu_1230_p2[23]),
        .I1(add_ln22_12_fu_1230_p2[24]),
        .O(\aw_addr_3_reg_3170[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_3_reg_3170[31]_i_2 
       (.I0(add_ln22_12_fu_1230_p2[30]),
        .I1(add_ln22_12_fu_1230_p2[31]),
        .O(\aw_addr_3_reg_3170[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_3_reg_3170[31]_i_3 
       (.I0(add_ln22_12_fu_1230_p2[29]),
        .I1(add_ln22_12_fu_1230_p2[30]),
        .O(\aw_addr_3_reg_3170[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_3_reg_3170[31]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[28]),
        .I1(add_ln22_12_fu_1230_p2[29]),
        .O(\aw_addr_3_reg_3170[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_3_reg_3170[31]_i_5 
       (.I0(add_ln22_12_fu_1230_p2[27]),
        .I1(add_ln22_12_fu_1230_p2[28]),
        .O(\aw_addr_3_reg_3170[31]_i_5_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_3_reg_3170[3]_i_2 
       (.I0(DI[2]),
        .I1(mul_ln144_reg_1102_reg[1]),
        .I2(add_ln22_13_reg_3065[2]),
        .O(\aw_addr_3_reg_3170[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_3_reg_3170[3]_i_3 
       (.I0(DI[1]),
        .I1(mul_ln144_reg_1102_reg[0]),
        .I2(add_ln22_13_reg_3065[1]),
        .O(\aw_addr_3_reg_3170[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_3_reg_3170[3]_i_4 
       (.I0(DI[3]),
        .I1(mul_ln144_reg_1102_reg[2]),
        .I2(add_ln22_13_reg_3065[3]),
        .I3(\aw_addr_3_reg_3170[3]_i_2_n_0 ),
        .O(\aw_addr_3_reg_3170[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_3_reg_3170[3]_i_5 
       (.I0(DI[2]),
        .I1(mul_ln144_reg_1102_reg[1]),
        .I2(add_ln22_13_reg_3065[2]),
        .I3(\aw_addr_3_reg_3170[3]_i_3_n_0 ),
        .O(\aw_addr_3_reg_3170[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_3_reg_3170[3]_i_6 
       (.I0(DI[1]),
        .I1(mul_ln144_reg_1102_reg[0]),
        .I2(add_ln22_13_reg_3065[1]),
        .I3(\t_2_reg_3023_reg[0]_0 ),
        .O(\aw_addr_3_reg_3170[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \aw_addr_3_reg_3170[3]_i_7 
       (.I0(add_ln22_12_fu_1230_p2[0]),
        .I1(DI[0]),
        .I2(add_ln22_13_reg_3065[0]),
        .O(\aw_addr_3_reg_3170[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_3_reg_3170[7]_i_2 
       (.I0(\t_2_reg_3023_reg[7]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_0[2]),
        .I2(add_ln22_13_reg_3065[6]),
        .O(\aw_addr_3_reg_3170[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_3_reg_3170[7]_i_3 
       (.I0(\t_2_reg_3023_reg[7]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_0[1]),
        .I2(add_ln22_13_reg_3065[5]),
        .O(\aw_addr_3_reg_3170[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_3_reg_3170[7]_i_4 
       (.I0(\t_2_reg_3023_reg[7]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_0[0]),
        .I2(add_ln22_13_reg_3065[4]),
        .O(\aw_addr_3_reg_3170[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_3_reg_3170[7]_i_5 
       (.I0(DI[3]),
        .I1(mul_ln144_reg_1102_reg[2]),
        .I2(add_ln22_13_reg_3065[3]),
        .O(\aw_addr_3_reg_3170[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_3_reg_3170[7]_i_6 
       (.I0(\t_2_reg_3023_reg[7]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_0[3]),
        .I2(add_ln22_13_reg_3065[7]),
        .I3(\aw_addr_3_reg_3170[7]_i_2_n_0 ),
        .O(\aw_addr_3_reg_3170[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_3_reg_3170[7]_i_7 
       (.I0(\t_2_reg_3023_reg[7]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_0[2]),
        .I2(add_ln22_13_reg_3065[6]),
        .I3(\aw_addr_3_reg_3170[7]_i_3_n_0 ),
        .O(\aw_addr_3_reg_3170[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_3_reg_3170[7]_i_8 
       (.I0(\t_2_reg_3023_reg[7]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_0[1]),
        .I2(add_ln22_13_reg_3065[5]),
        .I3(\aw_addr_3_reg_3170[7]_i_4_n_0 ),
        .O(\aw_addr_3_reg_3170[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_3_reg_3170[7]_i_9 
       (.I0(\t_2_reg_3023_reg[7]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_0[0]),
        .I2(add_ln22_13_reg_3065[4]),
        .I3(\aw_addr_3_reg_3170[7]_i_5_n_0 ),
        .O(\aw_addr_3_reg_3170[7]_i_9_n_0 ));
  FDRE \aw_addr_3_reg_3170_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[0]),
        .Q(aw_addr_3_reg_3170[0]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[10] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[10]),
        .Q(aw_addr_3_reg_3170[10]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[11] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[11]),
        .Q(aw_addr_3_reg_3170[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_3_reg_3170_reg[11]_i_1 
       (.CI(\aw_addr_3_reg_3170_reg[7]_i_1_n_0 ),
        .CO({\aw_addr_3_reg_3170_reg[11]_i_1_n_0 ,\aw_addr_3_reg_3170_reg[11]_i_1_n_1 ,\aw_addr_3_reg_3170_reg[11]_i_1_n_2 ,\aw_addr_3_reg_3170_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_3_reg_3170[11]_i_2_n_0 ,\aw_addr_3_reg_3170[11]_i_3_n_0 ,\aw_addr_3_reg_3170[11]_i_4_n_0 ,\aw_addr_3_reg_3170[11]_i_5_n_0 }),
        .O(sub_ln22_3_fu_1243_p2[11:8]),
        .S({\aw_addr_3_reg_3170[11]_i_6_n_0 ,\aw_addr_3_reg_3170[11]_i_7_n_0 ,\aw_addr_3_reg_3170[11]_i_8_n_0 ,\aw_addr_3_reg_3170[11]_i_9_n_0 }));
  FDRE \aw_addr_3_reg_3170_reg[12] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[12]),
        .Q(aw_addr_3_reg_3170[12]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[13] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[13]),
        .Q(aw_addr_3_reg_3170[13]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[14] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[14]),
        .Q(aw_addr_3_reg_3170[14]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[15] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[15]),
        .Q(aw_addr_3_reg_3170[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_3_reg_3170_reg[15]_i_1 
       (.CI(\aw_addr_3_reg_3170_reg[11]_i_1_n_0 ),
        .CO({\aw_addr_3_reg_3170_reg[15]_i_1_n_0 ,\aw_addr_3_reg_3170_reg[15]_i_1_n_1 ,\aw_addr_3_reg_3170_reg[15]_i_1_n_2 ,\aw_addr_3_reg_3170_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_3_reg_3170[15]_i_2_n_0 ,\aw_addr_3_reg_3170[15]_i_3_n_0 ,\aw_addr_3_reg_3170[15]_i_4_n_0 ,\aw_addr_3_reg_3170[15]_i_5_n_0 }),
        .O(sub_ln22_3_fu_1243_p2[15:12]),
        .S({\aw_addr_3_reg_3170[15]_i_6_n_0 ,\aw_addr_3_reg_3170[15]_i_7_n_0 ,\aw_addr_3_reg_3170[15]_i_8_n_0 ,\aw_addr_3_reg_3170[15]_i_9_n_0 }));
  FDRE \aw_addr_3_reg_3170_reg[16] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[16]),
        .Q(aw_addr_3_reg_3170[16]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[17] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[17]),
        .Q(aw_addr_3_reg_3170[17]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[18] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[18]),
        .Q(aw_addr_3_reg_3170[18]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[19] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[19]),
        .Q(aw_addr_3_reg_3170[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_3_reg_3170_reg[19]_i_1 
       (.CI(\aw_addr_3_reg_3170_reg[15]_i_1_n_0 ),
        .CO({\aw_addr_3_reg_3170_reg[19]_i_1_n_0 ,\aw_addr_3_reg_3170_reg[19]_i_1_n_1 ,\aw_addr_3_reg_3170_reg[19]_i_1_n_2 ,\aw_addr_3_reg_3170_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_3_reg_3170[19]_i_2_n_0 ,\aw_addr_3_reg_3170[19]_i_3_n_0 ,\aw_addr_3_reg_3170[19]_i_4_n_0 ,\aw_addr_3_reg_3170[19]_i_5_n_0 }),
        .O(sub_ln22_3_fu_1243_p2[19:16]),
        .S({\aw_addr_3_reg_3170[19]_i_6_n_0 ,\aw_addr_3_reg_3170[19]_i_7_n_0 ,\aw_addr_3_reg_3170[19]_i_8_n_0 ,\aw_addr_3_reg_3170[19]_i_9_n_0 }));
  FDRE \aw_addr_3_reg_3170_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[1]),
        .Q(aw_addr_3_reg_3170[1]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[20] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[20]),
        .Q(aw_addr_3_reg_3170[20]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[21] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[21]),
        .Q(aw_addr_3_reg_3170[21]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[22] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[22]),
        .Q(aw_addr_3_reg_3170[22]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[23] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[23]),
        .Q(aw_addr_3_reg_3170[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_3_reg_3170_reg[23]_i_1 
       (.CI(\aw_addr_3_reg_3170_reg[19]_i_1_n_0 ),
        .CO({\aw_addr_3_reg_3170_reg[23]_i_1_n_0 ,\aw_addr_3_reg_3170_reg[23]_i_1_n_1 ,\aw_addr_3_reg_3170_reg[23]_i_1_n_2 ,\aw_addr_3_reg_3170_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln22_12_fu_1230_p2[22:20],\aw_addr_3_reg_3170[23]_i_2_n_0 }),
        .O(sub_ln22_3_fu_1243_p2[23:20]),
        .S({\aw_addr_3_reg_3170[23]_i_3_n_0 ,\aw_addr_3_reg_3170[23]_i_4_n_0 ,\aw_addr_3_reg_3170[23]_i_5_n_0 ,\aw_addr_3_reg_3170[23]_i_6_n_0 }));
  FDRE \aw_addr_3_reg_3170_reg[24] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[24]),
        .Q(aw_addr_3_reg_3170[24]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[25] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[25]),
        .Q(aw_addr_3_reg_3170[25]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[26] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[26]),
        .Q(aw_addr_3_reg_3170[26]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[27] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[27]),
        .Q(aw_addr_3_reg_3170[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_3_reg_3170_reg[27]_i_1 
       (.CI(\aw_addr_3_reg_3170_reg[23]_i_1_n_0 ),
        .CO({\aw_addr_3_reg_3170_reg[27]_i_1_n_0 ,\aw_addr_3_reg_3170_reg[27]_i_1_n_1 ,\aw_addr_3_reg_3170_reg[27]_i_1_n_2 ,\aw_addr_3_reg_3170_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln22_12_fu_1230_p2[26:23]),
        .O(sub_ln22_3_fu_1243_p2[27:24]),
        .S({\aw_addr_3_reg_3170[27]_i_2_n_0 ,\aw_addr_3_reg_3170[27]_i_3_n_0 ,\aw_addr_3_reg_3170[27]_i_4_n_0 ,\aw_addr_3_reg_3170[27]_i_5_n_0 }));
  FDRE \aw_addr_3_reg_3170_reg[28] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[28]),
        .Q(aw_addr_3_reg_3170[28]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[29] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[29]),
        .Q(aw_addr_3_reg_3170[29]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[2]),
        .Q(aw_addr_3_reg_3170[2]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[30] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[30]),
        .Q(aw_addr_3_reg_3170[30]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[31] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[31]),
        .Q(aw_addr_3_reg_3170[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_3_reg_3170_reg[31]_i_1 
       (.CI(\aw_addr_3_reg_3170_reg[27]_i_1_n_0 ),
        .CO({\NLW_aw_addr_3_reg_3170_reg[31]_i_1_CO_UNCONNECTED [3],\aw_addr_3_reg_3170_reg[31]_i_1_n_1 ,\aw_addr_3_reg_3170_reg[31]_i_1_n_2 ,\aw_addr_3_reg_3170_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln22_12_fu_1230_p2[29:27]}),
        .O(sub_ln22_3_fu_1243_p2[31:28]),
        .S({\aw_addr_3_reg_3170[31]_i_2_n_0 ,\aw_addr_3_reg_3170[31]_i_3_n_0 ,\aw_addr_3_reg_3170[31]_i_4_n_0 ,\aw_addr_3_reg_3170[31]_i_5_n_0 }));
  FDRE \aw_addr_3_reg_3170_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[3]),
        .Q(aw_addr_3_reg_3170[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_3_reg_3170_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\aw_addr_3_reg_3170_reg[3]_i_1_n_0 ,\aw_addr_3_reg_3170_reg[3]_i_1_n_1 ,\aw_addr_3_reg_3170_reg[3]_i_1_n_2 ,\aw_addr_3_reg_3170_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_3_reg_3170[3]_i_2_n_0 ,\aw_addr_3_reg_3170[3]_i_3_n_0 ,\t_2_reg_3023_reg[0]_0 ,add_ln22_13_reg_3065[0]}),
        .O(sub_ln22_3_fu_1243_p2[3:0]),
        .S({\aw_addr_3_reg_3170[3]_i_4_n_0 ,\aw_addr_3_reg_3170[3]_i_5_n_0 ,\aw_addr_3_reg_3170[3]_i_6_n_0 ,\aw_addr_3_reg_3170[3]_i_7_n_0 }));
  FDRE \aw_addr_3_reg_3170_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[4]),
        .Q(aw_addr_3_reg_3170[4]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[5]),
        .Q(aw_addr_3_reg_3170[5]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[6]),
        .Q(aw_addr_3_reg_3170[6]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[7]),
        .Q(aw_addr_3_reg_3170[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_3_reg_3170_reg[7]_i_1 
       (.CI(\aw_addr_3_reg_3170_reg[3]_i_1_n_0 ),
        .CO({\aw_addr_3_reg_3170_reg[7]_i_1_n_0 ,\aw_addr_3_reg_3170_reg[7]_i_1_n_1 ,\aw_addr_3_reg_3170_reg[7]_i_1_n_2 ,\aw_addr_3_reg_3170_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_3_reg_3170[7]_i_2_n_0 ,\aw_addr_3_reg_3170[7]_i_3_n_0 ,\aw_addr_3_reg_3170[7]_i_4_n_0 ,\aw_addr_3_reg_3170[7]_i_5_n_0 }),
        .O(sub_ln22_3_fu_1243_p2[7:4]),
        .S({\aw_addr_3_reg_3170[7]_i_6_n_0 ,\aw_addr_3_reg_3170[7]_i_7_n_0 ,\aw_addr_3_reg_3170[7]_i_8_n_0 ,\aw_addr_3_reg_3170[7]_i_9_n_0 }));
  FDRE \aw_addr_3_reg_3170_reg[8] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[8]),
        .Q(aw_addr_3_reg_3170[8]),
        .R(1'b0));
  FDRE \aw_addr_3_reg_3170_reg[9] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_3_fu_1243_p2[9]),
        .Q(aw_addr_3_reg_3170[9]),
        .R(1'b0));
  FDRE \aw_addr_4_read_reg_3719_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [0]),
        .Q(aw_addr_4_read_reg_3719[0]),
        .R(1'b0));
  FDRE \aw_addr_4_read_reg_3719_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [1]),
        .Q(aw_addr_4_read_reg_3719[1]),
        .R(1'b0));
  FDRE \aw_addr_4_read_reg_3719_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [2]),
        .Q(aw_addr_4_read_reg_3719[2]),
        .R(1'b0));
  FDRE \aw_addr_4_read_reg_3719_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [3]),
        .Q(aw_addr_4_read_reg_3719[3]),
        .R(1'b0));
  FDRE \aw_addr_4_read_reg_3719_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [4]),
        .Q(aw_addr_4_read_reg_3719[4]),
        .R(1'b0));
  FDRE \aw_addr_4_read_reg_3719_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [5]),
        .Q(aw_addr_4_read_reg_3719[5]),
        .R(1'b0));
  FDRE \aw_addr_4_read_reg_3719_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [6]),
        .Q(aw_addr_4_read_reg_3719[6]),
        .R(1'b0));
  FDRE \aw_addr_4_read_reg_3719_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [7]),
        .Q(aw_addr_4_read_reg_3719[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_4_reg_3176[11]_i_2 
       (.I0(\t_2_reg_3023_reg[11]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_1[2]),
        .I2(add_ln22_18_reg_3074[10]),
        .O(\aw_addr_4_reg_3176[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_4_reg_3176[11]_i_3 
       (.I0(\t_2_reg_3023_reg[11]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_1[1]),
        .I2(add_ln22_18_reg_3074[9]),
        .O(\aw_addr_4_reg_3176[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_4_reg_3176[11]_i_4 
       (.I0(\t_2_reg_3023_reg[11]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_1[0]),
        .I2(add_ln22_18_reg_3074[8]),
        .O(\aw_addr_4_reg_3176[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_4_reg_3176[11]_i_5 
       (.I0(\t_2_reg_3023_reg[7]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_0[3]),
        .I2(add_ln22_18_reg_3074[7]),
        .O(\aw_addr_4_reg_3176[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_4_reg_3176[11]_i_6 
       (.I0(\t_2_reg_3023_reg[11]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_1[3]),
        .I2(add_ln22_18_reg_3074[11]),
        .I3(\aw_addr_4_reg_3176[11]_i_2_n_0 ),
        .O(\aw_addr_4_reg_3176[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_4_reg_3176[11]_i_7 
       (.I0(\t_2_reg_3023_reg[11]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_1[2]),
        .I2(add_ln22_18_reg_3074[10]),
        .I3(\aw_addr_4_reg_3176[11]_i_3_n_0 ),
        .O(\aw_addr_4_reg_3176[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_4_reg_3176[11]_i_8 
       (.I0(\t_2_reg_3023_reg[11]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_1[1]),
        .I2(add_ln22_18_reg_3074[9]),
        .I3(\aw_addr_4_reg_3176[11]_i_4_n_0 ),
        .O(\aw_addr_4_reg_3176[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_4_reg_3176[11]_i_9 
       (.I0(\t_2_reg_3023_reg[11]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_1[0]),
        .I2(add_ln22_18_reg_3074[8]),
        .I3(\aw_addr_4_reg_3176[11]_i_5_n_0 ),
        .O(\aw_addr_4_reg_3176[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_4_reg_3176[15]_i_2 
       (.I0(\t_2_reg_3023_reg[15]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_2[2]),
        .I2(add_ln22_18_reg_3074[14]),
        .O(\aw_addr_4_reg_3176[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_4_reg_3176[15]_i_3 
       (.I0(\t_2_reg_3023_reg[15]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_2[1]),
        .I2(add_ln22_18_reg_3074[13]),
        .O(\aw_addr_4_reg_3176[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_4_reg_3176[15]_i_4 
       (.I0(\t_2_reg_3023_reg[15]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_2[0]),
        .I2(add_ln22_18_reg_3074[12]),
        .O(\aw_addr_4_reg_3176[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_4_reg_3176[15]_i_5 
       (.I0(\t_2_reg_3023_reg[11]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_1[3]),
        .I2(add_ln22_18_reg_3074[11]),
        .O(\aw_addr_4_reg_3176[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_4_reg_3176[15]_i_6 
       (.I0(\aw_addr_4_reg_3176[15]_i_2_n_0 ),
        .I1(\t_2_reg_3023_reg[15]_0 [3]),
        .I2(mul_ln144_reg_1102_reg_2[3]),
        .I3(add_ln22_18_reg_3074[15]),
        .O(\aw_addr_4_reg_3176[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_4_reg_3176[15]_i_7 
       (.I0(\t_2_reg_3023_reg[15]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_2[2]),
        .I2(add_ln22_18_reg_3074[14]),
        .I3(\aw_addr_4_reg_3176[15]_i_3_n_0 ),
        .O(\aw_addr_4_reg_3176[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_4_reg_3176[15]_i_8 
       (.I0(\t_2_reg_3023_reg[15]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_2[1]),
        .I2(add_ln22_18_reg_3074[13]),
        .I3(\aw_addr_4_reg_3176[15]_i_4_n_0 ),
        .O(\aw_addr_4_reg_3176[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_4_reg_3176[15]_i_9 
       (.I0(\t_2_reg_3023_reg[15]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_2[0]),
        .I2(add_ln22_18_reg_3074[12]),
        .I3(\aw_addr_4_reg_3176[15]_i_5_n_0 ),
        .O(\aw_addr_4_reg_3176[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \aw_addr_4_reg_3176[19]_i_2 
       (.I0(add_ln22_18_reg_3074[18]),
        .I1(add_ln22_12_fu_1230_p2[18]),
        .O(\aw_addr_4_reg_3176[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \aw_addr_4_reg_3176[19]_i_3 
       (.I0(add_ln22_18_reg_3074[17]),
        .I1(mul_ln144_reg_1102_reg_3[1]),
        .O(\aw_addr_4_reg_3176[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \aw_addr_4_reg_3176[19]_i_4 
       (.I0(add_ln22_18_reg_3074[16]),
        .I1(mul_ln144_reg_1102_reg_3[0]),
        .O(\aw_addr_4_reg_3176[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_4_reg_3176[19]_i_5 
       (.I0(\t_2_reg_3023_reg[15]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_2[3]),
        .I2(add_ln22_18_reg_3074[15]),
        .O(\aw_addr_4_reg_3176[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \aw_addr_4_reg_3176[19]_i_6 
       (.I0(add_ln22_12_fu_1230_p2[18]),
        .I1(add_ln22_18_reg_3074[18]),
        .I2(add_ln22_12_fu_1230_p2[19]),
        .I3(add_ln22_18_reg_3074[19]),
        .O(\aw_addr_4_reg_3176[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \aw_addr_4_reg_3176[19]_i_7 
       (.I0(mul_ln144_reg_1102_reg_3[1]),
        .I1(add_ln22_18_reg_3074[17]),
        .I2(add_ln22_12_fu_1230_p2[18]),
        .I3(add_ln22_18_reg_3074[18]),
        .O(\aw_addr_4_reg_3176[19]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \aw_addr_4_reg_3176[19]_i_8 
       (.I0(mul_ln144_reg_1102_reg_3[0]),
        .I1(add_ln22_18_reg_3074[16]),
        .I2(mul_ln144_reg_1102_reg_3[1]),
        .I3(add_ln22_18_reg_3074[17]),
        .O(\aw_addr_4_reg_3176[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \aw_addr_4_reg_3176[19]_i_9 
       (.I0(add_ln22_18_reg_3074[15]),
        .I1(mul_ln144_reg_1102_reg_2[3]),
        .I2(\t_2_reg_3023_reg[15]_0 [3]),
        .I3(mul_ln144_reg_1102_reg_3[0]),
        .I4(add_ln22_18_reg_3074[16]),
        .O(\aw_addr_4_reg_3176[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \aw_addr_4_reg_3176[23]_i_2 
       (.I0(add_ln22_12_fu_1230_p2[19]),
        .I1(add_ln22_18_reg_3074[19]),
        .O(\aw_addr_4_reg_3176[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_4_reg_3176[23]_i_3 
       (.I0(add_ln22_12_fu_1230_p2[22]),
        .I1(add_ln22_12_fu_1230_p2[23]),
        .O(\aw_addr_4_reg_3176[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_4_reg_3176[23]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[21]),
        .I1(add_ln22_12_fu_1230_p2[22]),
        .O(\aw_addr_4_reg_3176[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_4_reg_3176[23]_i_5 
       (.I0(add_ln22_12_fu_1230_p2[20]),
        .I1(add_ln22_12_fu_1230_p2[21]),
        .O(\aw_addr_4_reg_3176[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \aw_addr_4_reg_3176[23]_i_6 
       (.I0(add_ln22_18_reg_3074[19]),
        .I1(add_ln22_12_fu_1230_p2[19]),
        .I2(add_ln22_12_fu_1230_p2[20]),
        .O(\aw_addr_4_reg_3176[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_4_reg_3176[27]_i_2 
       (.I0(add_ln22_12_fu_1230_p2[26]),
        .I1(add_ln22_12_fu_1230_p2[27]),
        .O(\aw_addr_4_reg_3176[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_4_reg_3176[27]_i_3 
       (.I0(add_ln22_12_fu_1230_p2[25]),
        .I1(add_ln22_12_fu_1230_p2[26]),
        .O(\aw_addr_4_reg_3176[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_4_reg_3176[27]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[24]),
        .I1(add_ln22_12_fu_1230_p2[25]),
        .O(\aw_addr_4_reg_3176[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_4_reg_3176[27]_i_5 
       (.I0(add_ln22_12_fu_1230_p2[23]),
        .I1(add_ln22_12_fu_1230_p2[24]),
        .O(\aw_addr_4_reg_3176[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_4_reg_3176[31]_i_2 
       (.I0(add_ln22_12_fu_1230_p2[30]),
        .I1(add_ln22_12_fu_1230_p2[31]),
        .O(\aw_addr_4_reg_3176[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_4_reg_3176[31]_i_3 
       (.I0(add_ln22_12_fu_1230_p2[29]),
        .I1(add_ln22_12_fu_1230_p2[30]),
        .O(\aw_addr_4_reg_3176[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_4_reg_3176[31]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[28]),
        .I1(add_ln22_12_fu_1230_p2[29]),
        .O(\aw_addr_4_reg_3176[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_4_reg_3176[31]_i_5 
       (.I0(add_ln22_12_fu_1230_p2[27]),
        .I1(add_ln22_12_fu_1230_p2[28]),
        .O(\aw_addr_4_reg_3176[31]_i_5_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_4_reg_3176[3]_i_2 
       (.I0(DI[2]),
        .I1(mul_ln144_reg_1102_reg[1]),
        .I2(add_ln22_18_reg_3074[2]),
        .O(\aw_addr_4_reg_3176[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_4_reg_3176[3]_i_3 
       (.I0(DI[1]),
        .I1(mul_ln144_reg_1102_reg[0]),
        .I2(add_ln22_18_reg_3074[1]),
        .O(\aw_addr_4_reg_3176[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_4_reg_3176[3]_i_4 
       (.I0(DI[3]),
        .I1(mul_ln144_reg_1102_reg[2]),
        .I2(add_ln22_18_reg_3074[3]),
        .I3(\aw_addr_4_reg_3176[3]_i_2_n_0 ),
        .O(\aw_addr_4_reg_3176[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_4_reg_3176[3]_i_5 
       (.I0(DI[2]),
        .I1(mul_ln144_reg_1102_reg[1]),
        .I2(add_ln22_18_reg_3074[2]),
        .I3(\aw_addr_4_reg_3176[3]_i_3_n_0 ),
        .O(\aw_addr_4_reg_3176[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_4_reg_3176[3]_i_6 
       (.I0(DI[1]),
        .I1(mul_ln144_reg_1102_reg[0]),
        .I2(add_ln22_18_reg_3074[1]),
        .I3(\t_2_reg_3023_reg[0]_0 ),
        .O(\aw_addr_4_reg_3176[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \aw_addr_4_reg_3176[3]_i_7 
       (.I0(add_ln22_12_fu_1230_p2[0]),
        .I1(DI[0]),
        .I2(add_ln22_18_reg_3074[0]),
        .O(\aw_addr_4_reg_3176[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_4_reg_3176[7]_i_2 
       (.I0(\t_2_reg_3023_reg[7]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_0[2]),
        .I2(add_ln22_18_reg_3074[6]),
        .O(\aw_addr_4_reg_3176[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_4_reg_3176[7]_i_3 
       (.I0(\t_2_reg_3023_reg[7]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_0[1]),
        .I2(add_ln22_18_reg_3074[5]),
        .O(\aw_addr_4_reg_3176[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_4_reg_3176[7]_i_4 
       (.I0(\t_2_reg_3023_reg[7]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_0[0]),
        .I2(add_ln22_18_reg_3074[4]),
        .O(\aw_addr_4_reg_3176[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_4_reg_3176[7]_i_5 
       (.I0(DI[3]),
        .I1(mul_ln144_reg_1102_reg[2]),
        .I2(add_ln22_18_reg_3074[3]),
        .O(\aw_addr_4_reg_3176[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_4_reg_3176[7]_i_6 
       (.I0(\t_2_reg_3023_reg[7]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_0[3]),
        .I2(add_ln22_18_reg_3074[7]),
        .I3(\aw_addr_4_reg_3176[7]_i_2_n_0 ),
        .O(\aw_addr_4_reg_3176[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_4_reg_3176[7]_i_7 
       (.I0(\t_2_reg_3023_reg[7]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_0[2]),
        .I2(add_ln22_18_reg_3074[6]),
        .I3(\aw_addr_4_reg_3176[7]_i_3_n_0 ),
        .O(\aw_addr_4_reg_3176[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_4_reg_3176[7]_i_8 
       (.I0(\t_2_reg_3023_reg[7]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_0[1]),
        .I2(add_ln22_18_reg_3074[5]),
        .I3(\aw_addr_4_reg_3176[7]_i_4_n_0 ),
        .O(\aw_addr_4_reg_3176[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_4_reg_3176[7]_i_9 
       (.I0(\t_2_reg_3023_reg[7]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_0[0]),
        .I2(add_ln22_18_reg_3074[4]),
        .I3(\aw_addr_4_reg_3176[7]_i_5_n_0 ),
        .O(\aw_addr_4_reg_3176[7]_i_9_n_0 ));
  FDRE \aw_addr_4_reg_3176_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[0]),
        .Q(aw_addr_4_reg_3176[0]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[10] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[10]),
        .Q(aw_addr_4_reg_3176[10]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[11] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[11]),
        .Q(aw_addr_4_reg_3176[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_4_reg_3176_reg[11]_i_1 
       (.CI(\aw_addr_4_reg_3176_reg[7]_i_1_n_0 ),
        .CO({\aw_addr_4_reg_3176_reg[11]_i_1_n_0 ,\aw_addr_4_reg_3176_reg[11]_i_1_n_1 ,\aw_addr_4_reg_3176_reg[11]_i_1_n_2 ,\aw_addr_4_reg_3176_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_4_reg_3176[11]_i_2_n_0 ,\aw_addr_4_reg_3176[11]_i_3_n_0 ,\aw_addr_4_reg_3176[11]_i_4_n_0 ,\aw_addr_4_reg_3176[11]_i_5_n_0 }),
        .O(sub_ln22_4_fu_1268_p2[11:8]),
        .S({\aw_addr_4_reg_3176[11]_i_6_n_0 ,\aw_addr_4_reg_3176[11]_i_7_n_0 ,\aw_addr_4_reg_3176[11]_i_8_n_0 ,\aw_addr_4_reg_3176[11]_i_9_n_0 }));
  FDRE \aw_addr_4_reg_3176_reg[12] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[12]),
        .Q(aw_addr_4_reg_3176[12]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[13] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[13]),
        .Q(aw_addr_4_reg_3176[13]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[14] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[14]),
        .Q(aw_addr_4_reg_3176[14]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[15] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[15]),
        .Q(aw_addr_4_reg_3176[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_4_reg_3176_reg[15]_i_1 
       (.CI(\aw_addr_4_reg_3176_reg[11]_i_1_n_0 ),
        .CO({\aw_addr_4_reg_3176_reg[15]_i_1_n_0 ,\aw_addr_4_reg_3176_reg[15]_i_1_n_1 ,\aw_addr_4_reg_3176_reg[15]_i_1_n_2 ,\aw_addr_4_reg_3176_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_4_reg_3176[15]_i_2_n_0 ,\aw_addr_4_reg_3176[15]_i_3_n_0 ,\aw_addr_4_reg_3176[15]_i_4_n_0 ,\aw_addr_4_reg_3176[15]_i_5_n_0 }),
        .O(sub_ln22_4_fu_1268_p2[15:12]),
        .S({\aw_addr_4_reg_3176[15]_i_6_n_0 ,\aw_addr_4_reg_3176[15]_i_7_n_0 ,\aw_addr_4_reg_3176[15]_i_8_n_0 ,\aw_addr_4_reg_3176[15]_i_9_n_0 }));
  FDRE \aw_addr_4_reg_3176_reg[16] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[16]),
        .Q(aw_addr_4_reg_3176[16]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[17] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[17]),
        .Q(aw_addr_4_reg_3176[17]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[18] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[18]),
        .Q(aw_addr_4_reg_3176[18]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[19] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[19]),
        .Q(aw_addr_4_reg_3176[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_4_reg_3176_reg[19]_i_1 
       (.CI(\aw_addr_4_reg_3176_reg[15]_i_1_n_0 ),
        .CO({\aw_addr_4_reg_3176_reg[19]_i_1_n_0 ,\aw_addr_4_reg_3176_reg[19]_i_1_n_1 ,\aw_addr_4_reg_3176_reg[19]_i_1_n_2 ,\aw_addr_4_reg_3176_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_4_reg_3176[19]_i_2_n_0 ,\aw_addr_4_reg_3176[19]_i_3_n_0 ,\aw_addr_4_reg_3176[19]_i_4_n_0 ,\aw_addr_4_reg_3176[19]_i_5_n_0 }),
        .O(sub_ln22_4_fu_1268_p2[19:16]),
        .S({\aw_addr_4_reg_3176[19]_i_6_n_0 ,\aw_addr_4_reg_3176[19]_i_7_n_0 ,\aw_addr_4_reg_3176[19]_i_8_n_0 ,\aw_addr_4_reg_3176[19]_i_9_n_0 }));
  FDRE \aw_addr_4_reg_3176_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[1]),
        .Q(aw_addr_4_reg_3176[1]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[20] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[20]),
        .Q(aw_addr_4_reg_3176[20]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[21] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[21]),
        .Q(aw_addr_4_reg_3176[21]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[22] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[22]),
        .Q(aw_addr_4_reg_3176[22]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[23] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[23]),
        .Q(aw_addr_4_reg_3176[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_4_reg_3176_reg[23]_i_1 
       (.CI(\aw_addr_4_reg_3176_reg[19]_i_1_n_0 ),
        .CO({\aw_addr_4_reg_3176_reg[23]_i_1_n_0 ,\aw_addr_4_reg_3176_reg[23]_i_1_n_1 ,\aw_addr_4_reg_3176_reg[23]_i_1_n_2 ,\aw_addr_4_reg_3176_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln22_12_fu_1230_p2[22:20],\aw_addr_4_reg_3176[23]_i_2_n_0 }),
        .O(sub_ln22_4_fu_1268_p2[23:20]),
        .S({\aw_addr_4_reg_3176[23]_i_3_n_0 ,\aw_addr_4_reg_3176[23]_i_4_n_0 ,\aw_addr_4_reg_3176[23]_i_5_n_0 ,\aw_addr_4_reg_3176[23]_i_6_n_0 }));
  FDRE \aw_addr_4_reg_3176_reg[24] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[24]),
        .Q(aw_addr_4_reg_3176[24]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[25] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[25]),
        .Q(aw_addr_4_reg_3176[25]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[26] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[26]),
        .Q(aw_addr_4_reg_3176[26]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[27] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[27]),
        .Q(aw_addr_4_reg_3176[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_4_reg_3176_reg[27]_i_1 
       (.CI(\aw_addr_4_reg_3176_reg[23]_i_1_n_0 ),
        .CO({\aw_addr_4_reg_3176_reg[27]_i_1_n_0 ,\aw_addr_4_reg_3176_reg[27]_i_1_n_1 ,\aw_addr_4_reg_3176_reg[27]_i_1_n_2 ,\aw_addr_4_reg_3176_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln22_12_fu_1230_p2[26:23]),
        .O(sub_ln22_4_fu_1268_p2[27:24]),
        .S({\aw_addr_4_reg_3176[27]_i_2_n_0 ,\aw_addr_4_reg_3176[27]_i_3_n_0 ,\aw_addr_4_reg_3176[27]_i_4_n_0 ,\aw_addr_4_reg_3176[27]_i_5_n_0 }));
  FDRE \aw_addr_4_reg_3176_reg[28] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[28]),
        .Q(aw_addr_4_reg_3176[28]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[29] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[29]),
        .Q(aw_addr_4_reg_3176[29]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[2]),
        .Q(aw_addr_4_reg_3176[2]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[30] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[30]),
        .Q(aw_addr_4_reg_3176[30]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[31] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[31]),
        .Q(aw_addr_4_reg_3176[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_4_reg_3176_reg[31]_i_1 
       (.CI(\aw_addr_4_reg_3176_reg[27]_i_1_n_0 ),
        .CO({\NLW_aw_addr_4_reg_3176_reg[31]_i_1_CO_UNCONNECTED [3],\aw_addr_4_reg_3176_reg[31]_i_1_n_1 ,\aw_addr_4_reg_3176_reg[31]_i_1_n_2 ,\aw_addr_4_reg_3176_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln22_12_fu_1230_p2[29:27]}),
        .O(sub_ln22_4_fu_1268_p2[31:28]),
        .S({\aw_addr_4_reg_3176[31]_i_2_n_0 ,\aw_addr_4_reg_3176[31]_i_3_n_0 ,\aw_addr_4_reg_3176[31]_i_4_n_0 ,\aw_addr_4_reg_3176[31]_i_5_n_0 }));
  FDRE \aw_addr_4_reg_3176_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[3]),
        .Q(aw_addr_4_reg_3176[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_4_reg_3176_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\aw_addr_4_reg_3176_reg[3]_i_1_n_0 ,\aw_addr_4_reg_3176_reg[3]_i_1_n_1 ,\aw_addr_4_reg_3176_reg[3]_i_1_n_2 ,\aw_addr_4_reg_3176_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_4_reg_3176[3]_i_2_n_0 ,\aw_addr_4_reg_3176[3]_i_3_n_0 ,\t_2_reg_3023_reg[0]_0 ,add_ln22_18_reg_3074[0]}),
        .O(sub_ln22_4_fu_1268_p2[3:0]),
        .S({\aw_addr_4_reg_3176[3]_i_4_n_0 ,\aw_addr_4_reg_3176[3]_i_5_n_0 ,\aw_addr_4_reg_3176[3]_i_6_n_0 ,\aw_addr_4_reg_3176[3]_i_7_n_0 }));
  FDRE \aw_addr_4_reg_3176_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[4]),
        .Q(aw_addr_4_reg_3176[4]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[5]),
        .Q(aw_addr_4_reg_3176[5]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[6]),
        .Q(aw_addr_4_reg_3176[6]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[7]),
        .Q(aw_addr_4_reg_3176[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_4_reg_3176_reg[7]_i_1 
       (.CI(\aw_addr_4_reg_3176_reg[3]_i_1_n_0 ),
        .CO({\aw_addr_4_reg_3176_reg[7]_i_1_n_0 ,\aw_addr_4_reg_3176_reg[7]_i_1_n_1 ,\aw_addr_4_reg_3176_reg[7]_i_1_n_2 ,\aw_addr_4_reg_3176_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_4_reg_3176[7]_i_2_n_0 ,\aw_addr_4_reg_3176[7]_i_3_n_0 ,\aw_addr_4_reg_3176[7]_i_4_n_0 ,\aw_addr_4_reg_3176[7]_i_5_n_0 }),
        .O(sub_ln22_4_fu_1268_p2[7:4]),
        .S({\aw_addr_4_reg_3176[7]_i_6_n_0 ,\aw_addr_4_reg_3176[7]_i_7_n_0 ,\aw_addr_4_reg_3176[7]_i_8_n_0 ,\aw_addr_4_reg_3176[7]_i_9_n_0 }));
  FDRE \aw_addr_4_reg_3176_reg[8] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[8]),
        .Q(aw_addr_4_reg_3176[8]),
        .R(1'b0));
  FDRE \aw_addr_4_reg_3176_reg[9] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_4_fu_1268_p2[9]),
        .Q(aw_addr_4_reg_3176[9]),
        .R(1'b0));
  FDRE \aw_addr_5_read_reg_3764_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [0]),
        .Q(aw_addr_5_read_reg_3764[0]),
        .R(1'b0));
  FDRE \aw_addr_5_read_reg_3764_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [1]),
        .Q(aw_addr_5_read_reg_3764[1]),
        .R(1'b0));
  FDRE \aw_addr_5_read_reg_3764_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [2]),
        .Q(aw_addr_5_read_reg_3764[2]),
        .R(1'b0));
  FDRE \aw_addr_5_read_reg_3764_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [3]),
        .Q(aw_addr_5_read_reg_3764[3]),
        .R(1'b0));
  FDRE \aw_addr_5_read_reg_3764_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [4]),
        .Q(aw_addr_5_read_reg_3764[4]),
        .R(1'b0));
  FDRE \aw_addr_5_read_reg_3764_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [5]),
        .Q(aw_addr_5_read_reg_3764[5]),
        .R(1'b0));
  FDRE \aw_addr_5_read_reg_3764_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [6]),
        .Q(aw_addr_5_read_reg_3764[6]),
        .R(1'b0));
  FDRE \aw_addr_5_read_reg_3764_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [7]),
        .Q(aw_addr_5_read_reg_3764[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[11]_i_12 
       (.I0(P[7]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [7]),
        .O(\aw_addr_5_reg_3182[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[11]_i_13 
       (.I0(P[6]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [6]),
        .O(\aw_addr_5_reg_3182[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[11]_i_14 
       (.I0(P[5]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [5]),
        .O(\aw_addr_5_reg_3182[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[11]_i_15 
       (.I0(P[4]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [4]),
        .O(\aw_addr_5_reg_3182[11]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_5_reg_3182[11]_i_2 
       (.I0(\t_2_reg_3023_reg[11]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_1[2]),
        .I2(sext_ln22_9_fu_1293_p1[10]),
        .O(\aw_addr_5_reg_3182[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_5_reg_3182[11]_i_3 
       (.I0(\t_2_reg_3023_reg[11]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_1[1]),
        .I2(sext_ln22_9_fu_1293_p1[9]),
        .O(\aw_addr_5_reg_3182[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_5_reg_3182[11]_i_4 
       (.I0(\t_2_reg_3023_reg[11]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_1[0]),
        .I2(sext_ln22_9_fu_1293_p1[8]),
        .O(\aw_addr_5_reg_3182[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_5_reg_3182[11]_i_5 
       (.I0(\t_2_reg_3023_reg[7]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_0[3]),
        .I2(sext_ln22_9_fu_1293_p1[7]),
        .O(\aw_addr_5_reg_3182[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_5_reg_3182[11]_i_6 
       (.I0(\t_2_reg_3023_reg[11]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_1[3]),
        .I2(sext_ln22_9_fu_1293_p1[11]),
        .I3(\aw_addr_5_reg_3182[11]_i_2_n_0 ),
        .O(\aw_addr_5_reg_3182[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_5_reg_3182[11]_i_7 
       (.I0(\t_2_reg_3023_reg[11]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_1[2]),
        .I2(sext_ln22_9_fu_1293_p1[10]),
        .I3(\aw_addr_5_reg_3182[11]_i_3_n_0 ),
        .O(\aw_addr_5_reg_3182[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_5_reg_3182[11]_i_8 
       (.I0(\t_2_reg_3023_reg[11]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_1[1]),
        .I2(sext_ln22_9_fu_1293_p1[9]),
        .I3(\aw_addr_5_reg_3182[11]_i_4_n_0 ),
        .O(\aw_addr_5_reg_3182[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_5_reg_3182[11]_i_9 
       (.I0(\t_2_reg_3023_reg[11]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_1[0]),
        .I2(sext_ln22_9_fu_1293_p1[8]),
        .I3(\aw_addr_5_reg_3182[11]_i_5_n_0 ),
        .O(\aw_addr_5_reg_3182[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[15]_i_12 
       (.I0(P[11]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [11]),
        .O(\aw_addr_5_reg_3182[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[15]_i_13 
       (.I0(P[10]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [10]),
        .O(\aw_addr_5_reg_3182[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[15]_i_14 
       (.I0(P[9]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [9]),
        .O(\aw_addr_5_reg_3182[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[15]_i_15 
       (.I0(P[8]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [8]),
        .O(\aw_addr_5_reg_3182[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_5_reg_3182[15]_i_2 
       (.I0(\t_2_reg_3023_reg[15]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_2[2]),
        .I2(sext_ln22_9_fu_1293_p1[14]),
        .O(\aw_addr_5_reg_3182[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_5_reg_3182[15]_i_3 
       (.I0(\t_2_reg_3023_reg[15]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_2[1]),
        .I2(sext_ln22_9_fu_1293_p1[13]),
        .O(\aw_addr_5_reg_3182[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_5_reg_3182[15]_i_4 
       (.I0(\t_2_reg_3023_reg[15]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_2[0]),
        .I2(sext_ln22_9_fu_1293_p1[12]),
        .O(\aw_addr_5_reg_3182[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_5_reg_3182[15]_i_5 
       (.I0(\t_2_reg_3023_reg[11]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_1[3]),
        .I2(sext_ln22_9_fu_1293_p1[11]),
        .O(\aw_addr_5_reg_3182[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_5_reg_3182[15]_i_6 
       (.I0(\aw_addr_5_reg_3182[15]_i_2_n_0 ),
        .I1(\t_2_reg_3023_reg[15]_0 [3]),
        .I2(mul_ln144_reg_1102_reg_2[3]),
        .I3(sext_ln22_9_fu_1293_p1[15]),
        .O(\aw_addr_5_reg_3182[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_5_reg_3182[15]_i_7 
       (.I0(\t_2_reg_3023_reg[15]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_2[2]),
        .I2(sext_ln22_9_fu_1293_p1[14]),
        .I3(\aw_addr_5_reg_3182[15]_i_3_n_0 ),
        .O(\aw_addr_5_reg_3182[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_5_reg_3182[15]_i_8 
       (.I0(\t_2_reg_3023_reg[15]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_2[1]),
        .I2(sext_ln22_9_fu_1293_p1[13]),
        .I3(\aw_addr_5_reg_3182[15]_i_4_n_0 ),
        .O(\aw_addr_5_reg_3182[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_5_reg_3182[15]_i_9 
       (.I0(\t_2_reg_3023_reg[15]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_2[0]),
        .I2(sext_ln22_9_fu_1293_p1[12]),
        .I3(\aw_addr_5_reg_3182[15]_i_5_n_0 ),
        .O(\aw_addr_5_reg_3182[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[19]_i_12 
       (.I0(P[15]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [15]),
        .O(\aw_addr_5_reg_3182[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[19]_i_13 
       (.I0(P[14]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [14]),
        .O(\aw_addr_5_reg_3182[19]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[19]_i_14 
       (.I0(P[13]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [13]),
        .O(\aw_addr_5_reg_3182[19]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[19]_i_15 
       (.I0(P[12]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [12]),
        .O(\aw_addr_5_reg_3182[19]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \aw_addr_5_reg_3182[19]_i_2 
       (.I0(sext_ln22_9_fu_1293_p1[18]),
        .I1(add_ln22_12_fu_1230_p2[18]),
        .O(\aw_addr_5_reg_3182[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \aw_addr_5_reg_3182[19]_i_3 
       (.I0(sext_ln22_9_fu_1293_p1[17]),
        .I1(mul_ln144_reg_1102_reg_3[1]),
        .O(\aw_addr_5_reg_3182[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \aw_addr_5_reg_3182[19]_i_4 
       (.I0(sext_ln22_9_fu_1293_p1[16]),
        .I1(mul_ln144_reg_1102_reg_3[0]),
        .O(\aw_addr_5_reg_3182[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_5_reg_3182[19]_i_5 
       (.I0(\t_2_reg_3023_reg[15]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_2[3]),
        .I2(sext_ln22_9_fu_1293_p1[15]),
        .O(\aw_addr_5_reg_3182[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \aw_addr_5_reg_3182[19]_i_6 
       (.I0(add_ln22_12_fu_1230_p2[18]),
        .I1(sext_ln22_9_fu_1293_p1[18]),
        .I2(add_ln22_12_fu_1230_p2[19]),
        .I3(sext_ln22_9_fu_1293_p1[19]),
        .O(\aw_addr_5_reg_3182[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \aw_addr_5_reg_3182[19]_i_7 
       (.I0(mul_ln144_reg_1102_reg_3[1]),
        .I1(sext_ln22_9_fu_1293_p1[17]),
        .I2(add_ln22_12_fu_1230_p2[18]),
        .I3(sext_ln22_9_fu_1293_p1[18]),
        .O(\aw_addr_5_reg_3182[19]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \aw_addr_5_reg_3182[19]_i_8 
       (.I0(mul_ln144_reg_1102_reg_3[0]),
        .I1(sext_ln22_9_fu_1293_p1[16]),
        .I2(mul_ln144_reg_1102_reg_3[1]),
        .I3(sext_ln22_9_fu_1293_p1[17]),
        .O(\aw_addr_5_reg_3182[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \aw_addr_5_reg_3182[19]_i_9 
       (.I0(sext_ln22_9_fu_1293_p1[15]),
        .I1(mul_ln144_reg_1102_reg_2[3]),
        .I2(\t_2_reg_3023_reg[15]_0 [3]),
        .I3(mul_ln144_reg_1102_reg_3[0]),
        .I4(sext_ln22_9_fu_1293_p1[16]),
        .O(\aw_addr_5_reg_3182[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \aw_addr_5_reg_3182[23]_i_2 
       (.I0(add_ln22_12_fu_1230_p2[20]),
        .I1(\aw_addr_5_reg_3182_reg[23]_i_8_n_0 ),
        .O(\aw_addr_5_reg_3182[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \aw_addr_5_reg_3182[23]_i_3 
       (.I0(sext_ln22_9_fu_1293_p1[19]),
        .I1(add_ln22_12_fu_1230_p2[19]),
        .O(\aw_addr_5_reg_3182[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_5_reg_3182[23]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[22]),
        .I1(add_ln22_12_fu_1230_p2[23]),
        .O(\aw_addr_5_reg_3182[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_5_reg_3182[23]_i_5 
       (.I0(add_ln22_12_fu_1230_p2[21]),
        .I1(add_ln22_12_fu_1230_p2[22]),
        .O(\aw_addr_5_reg_3182[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \aw_addr_5_reg_3182[23]_i_6 
       (.I0(\aw_addr_5_reg_3182_reg[23]_i_8_n_0 ),
        .I1(add_ln22_12_fu_1230_p2[20]),
        .I2(add_ln22_12_fu_1230_p2[21]),
        .O(\aw_addr_5_reg_3182[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \aw_addr_5_reg_3182[23]_i_7 
       (.I0(add_ln22_12_fu_1230_p2[19]),
        .I1(sext_ln22_9_fu_1293_p1[19]),
        .I2(add_ln22_12_fu_1230_p2[20]),
        .I3(\aw_addr_5_reg_3182_reg[23]_i_8_n_0 ),
        .O(\aw_addr_5_reg_3182[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[27]_i_10 
       (.I0(P[20]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [20]),
        .O(\aw_addr_5_reg_3182[27]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_5_reg_3182[27]_i_3 
       (.I0(add_ln22_12_fu_1230_p2[26]),
        .I1(add_ln22_12_fu_1230_p2[27]),
        .O(\aw_addr_5_reg_3182[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_5_reg_3182[27]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[25]),
        .I1(add_ln22_12_fu_1230_p2[26]),
        .O(\aw_addr_5_reg_3182[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_5_reg_3182[27]_i_5 
       (.I0(add_ln22_12_fu_1230_p2[24]),
        .I1(add_ln22_12_fu_1230_p2[25]),
        .O(\aw_addr_5_reg_3182[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_5_reg_3182[27]_i_6 
       (.I0(add_ln22_12_fu_1230_p2[23]),
        .I1(add_ln22_12_fu_1230_p2[24]),
        .O(\aw_addr_5_reg_3182[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[27]_i_7 
       (.I0(P[23]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [23]),
        .O(\aw_addr_5_reg_3182[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[27]_i_8 
       (.I0(P[22]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [22]),
        .O(\aw_addr_5_reg_3182[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[27]_i_9 
       (.I0(P[21]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [21]),
        .O(\aw_addr_5_reg_3182[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[31]_i_10 
       (.I0(P[29]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [29]),
        .O(\aw_addr_5_reg_3182[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[31]_i_11 
       (.I0(P[28]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [28]),
        .O(\aw_addr_5_reg_3182[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[31]_i_12 
       (.I0(P[27]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [27]),
        .O(\aw_addr_5_reg_3182[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[31]_i_13 
       (.I0(P[26]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [26]),
        .O(\aw_addr_5_reg_3182[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[31]_i_14 
       (.I0(P[25]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [25]),
        .O(\aw_addr_5_reg_3182[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[31]_i_15 
       (.I0(P[24]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [24]),
        .O(\aw_addr_5_reg_3182[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_5_reg_3182[31]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[30]),
        .I1(add_ln22_12_fu_1230_p2[31]),
        .O(\aw_addr_5_reg_3182[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_5_reg_3182[31]_i_5 
       (.I0(add_ln22_12_fu_1230_p2[29]),
        .I1(add_ln22_12_fu_1230_p2[30]),
        .O(\aw_addr_5_reg_3182[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_5_reg_3182[31]_i_6 
       (.I0(add_ln22_12_fu_1230_p2[28]),
        .I1(add_ln22_12_fu_1230_p2[29]),
        .O(\aw_addr_5_reg_3182[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_5_reg_3182[31]_i_7 
       (.I0(add_ln22_12_fu_1230_p2[27]),
        .I1(add_ln22_12_fu_1230_p2[28]),
        .O(\aw_addr_5_reg_3182[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[31]_i_8 
       (.I0(P[31]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [31]),
        .O(\aw_addr_5_reg_3182[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[31]_i_9 
       (.I0(P[30]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [30]),
        .O(\aw_addr_5_reg_3182[31]_i_9_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_5_reg_3182[3]_i_2 
       (.I0(DI[2]),
        .I1(mul_ln144_reg_1102_reg[1]),
        .I2(sext_ln22_9_fu_1293_p1[2]),
        .O(\aw_addr_5_reg_3182[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_5_reg_3182[3]_i_3 
       (.I0(DI[1]),
        .I1(mul_ln144_reg_1102_reg[0]),
        .I2(sext_ln22_9_fu_1293_p1[1]),
        .O(\aw_addr_5_reg_3182[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \aw_addr_5_reg_3182[3]_i_4 
       (.I0(add_ln22_12_fu_1230_p2[0]),
        .I1(DI[0]),
        .O(\t_2_reg_3023_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_5_reg_3182[3]_i_5 
       (.I0(add_ln22_12_fu_1230_p2[0]),
        .I1(DI[0]),
        .O(\aw_addr_5_reg_3182[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_5_reg_3182[3]_i_6 
       (.I0(DI[3]),
        .I1(mul_ln144_reg_1102_reg[2]),
        .I2(sext_ln22_9_fu_1293_p1[3]),
        .I3(\aw_addr_5_reg_3182[3]_i_2_n_0 ),
        .O(\aw_addr_5_reg_3182[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_5_reg_3182[3]_i_7 
       (.I0(DI[2]),
        .I1(mul_ln144_reg_1102_reg[1]),
        .I2(sext_ln22_9_fu_1293_p1[2]),
        .I3(\aw_addr_5_reg_3182[3]_i_3_n_0 ),
        .O(\aw_addr_5_reg_3182[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_5_reg_3182[3]_i_8 
       (.I0(DI[1]),
        .I1(mul_ln144_reg_1102_reg[0]),
        .I2(sext_ln22_9_fu_1293_p1[1]),
        .I3(\t_2_reg_3023_reg[0]_0 ),
        .O(\aw_addr_5_reg_3182[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \aw_addr_5_reg_3182[3]_i_9 
       (.I0(add_ln22_12_fu_1230_p2[0]),
        .I1(DI[0]),
        .I2(add_ln22_21_reg_3083[0]),
        .O(\aw_addr_5_reg_3182[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \aw_addr_5_reg_3182[7]_i_11 
       (.I0(add_ln22_21_reg_3083[2]),
        .O(\aw_addr_5_reg_3182[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_5_reg_3182[7]_i_2 
       (.I0(\t_2_reg_3023_reg[7]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_0[2]),
        .I2(sext_ln22_9_fu_1293_p1[6]),
        .O(\aw_addr_5_reg_3182[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_5_reg_3182[7]_i_3 
       (.I0(\t_2_reg_3023_reg[7]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_0[1]),
        .I2(sext_ln22_9_fu_1293_p1[5]),
        .O(\aw_addr_5_reg_3182[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_5_reg_3182[7]_i_4 
       (.I0(\t_2_reg_3023_reg[7]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_0[0]),
        .I2(sext_ln22_9_fu_1293_p1[4]),
        .O(\aw_addr_5_reg_3182[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \aw_addr_5_reg_3182[7]_i_5 
       (.I0(DI[3]),
        .I1(mul_ln144_reg_1102_reg[2]),
        .I2(sext_ln22_9_fu_1293_p1[3]),
        .O(\aw_addr_5_reg_3182[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_5_reg_3182[7]_i_6 
       (.I0(\t_2_reg_3023_reg[7]_0 [3]),
        .I1(mul_ln144_reg_1102_reg_0[3]),
        .I2(sext_ln22_9_fu_1293_p1[7]),
        .I3(\aw_addr_5_reg_3182[7]_i_2_n_0 ),
        .O(\aw_addr_5_reg_3182[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_5_reg_3182[7]_i_7 
       (.I0(\t_2_reg_3023_reg[7]_0 [2]),
        .I1(mul_ln144_reg_1102_reg_0[2]),
        .I2(sext_ln22_9_fu_1293_p1[6]),
        .I3(\aw_addr_5_reg_3182[7]_i_3_n_0 ),
        .O(\aw_addr_5_reg_3182[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_5_reg_3182[7]_i_8 
       (.I0(\t_2_reg_3023_reg[7]_0 [1]),
        .I1(mul_ln144_reg_1102_reg_0[1]),
        .I2(sext_ln22_9_fu_1293_p1[5]),
        .I3(\aw_addr_5_reg_3182[7]_i_4_n_0 ),
        .O(\aw_addr_5_reg_3182[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \aw_addr_5_reg_3182[7]_i_9 
       (.I0(\t_2_reg_3023_reg[7]_0 [0]),
        .I1(mul_ln144_reg_1102_reg_0[0]),
        .I2(sext_ln22_9_fu_1293_p1[4]),
        .I3(\aw_addr_5_reg_3182[7]_i_5_n_0 ),
        .O(\aw_addr_5_reg_3182[7]_i_9_n_0 ));
  FDRE \aw_addr_5_reg_3182_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[0]),
        .Q(aw_addr_5_reg_3182[0]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[10] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[10]),
        .Q(aw_addr_5_reg_3182[10]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[11] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[11]),
        .Q(aw_addr_5_reg_3182[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_5_reg_3182_reg[11]_i_1 
       (.CI(\aw_addr_5_reg_3182_reg[7]_i_1_n_0 ),
        .CO({\aw_addr_5_reg_3182_reg[11]_i_1_n_0 ,\aw_addr_5_reg_3182_reg[11]_i_1_n_1 ,\aw_addr_5_reg_3182_reg[11]_i_1_n_2 ,\aw_addr_5_reg_3182_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_5_reg_3182[11]_i_2_n_0 ,\aw_addr_5_reg_3182[11]_i_3_n_0 ,\aw_addr_5_reg_3182[11]_i_4_n_0 ,\aw_addr_5_reg_3182[11]_i_5_n_0 }),
        .O(sub_ln22_5_fu_1303_p2[11:8]),
        .S({\aw_addr_5_reg_3182[11]_i_6_n_0 ,\aw_addr_5_reg_3182[11]_i_7_n_0 ,\aw_addr_5_reg_3182[11]_i_8_n_0 ,\aw_addr_5_reg_3182[11]_i_9_n_0 }));
  CARRY4 \aw_addr_5_reg_3182_reg[11]_i_10 
       (.CI(\aw_addr_5_reg_3182_reg[7]_i_10_n_0 ),
        .CO({\aw_addr_5_reg_3182_reg[11]_i_10_n_0 ,\aw_addr_5_reg_3182_reg[11]_i_10_n_1 ,\aw_addr_5_reg_3182_reg[11]_i_10_n_2 ,\aw_addr_5_reg_3182_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln22_9_fu_1293_p1[8:5]),
        .S(add_ln22_21_reg_3083[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_5_reg_3182_reg[11]_i_11 
       (.CI(\aw_addr_2_reg_3164_reg[0]_i_2_n_0 ),
        .CO({\aw_addr_5_reg_3182_reg[11]_i_11_n_0 ,\aw_addr_5_reg_3182_reg[11]_i_11_n_1 ,\aw_addr_5_reg_3182_reg[11]_i_11_n_2 ,\aw_addr_5_reg_3182_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(P[7:4]),
        .O(mul_ln144_reg_1102_reg_0),
        .S({\aw_addr_5_reg_3182[11]_i_12_n_0 ,\aw_addr_5_reg_3182[11]_i_13_n_0 ,\aw_addr_5_reg_3182[11]_i_14_n_0 ,\aw_addr_5_reg_3182[11]_i_15_n_0 }));
  FDRE \aw_addr_5_reg_3182_reg[12] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[12]),
        .Q(aw_addr_5_reg_3182[12]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[13] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[13]),
        .Q(aw_addr_5_reg_3182[13]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[14] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[14]),
        .Q(aw_addr_5_reg_3182[14]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[15] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[15]),
        .Q(aw_addr_5_reg_3182[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_5_reg_3182_reg[15]_i_1 
       (.CI(\aw_addr_5_reg_3182_reg[11]_i_1_n_0 ),
        .CO({\aw_addr_5_reg_3182_reg[15]_i_1_n_0 ,\aw_addr_5_reg_3182_reg[15]_i_1_n_1 ,\aw_addr_5_reg_3182_reg[15]_i_1_n_2 ,\aw_addr_5_reg_3182_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_5_reg_3182[15]_i_2_n_0 ,\aw_addr_5_reg_3182[15]_i_3_n_0 ,\aw_addr_5_reg_3182[15]_i_4_n_0 ,\aw_addr_5_reg_3182[15]_i_5_n_0 }),
        .O(sub_ln22_5_fu_1303_p2[15:12]),
        .S({\aw_addr_5_reg_3182[15]_i_6_n_0 ,\aw_addr_5_reg_3182[15]_i_7_n_0 ,\aw_addr_5_reg_3182[15]_i_8_n_0 ,\aw_addr_5_reg_3182[15]_i_9_n_0 }));
  CARRY4 \aw_addr_5_reg_3182_reg[15]_i_10 
       (.CI(\aw_addr_5_reg_3182_reg[11]_i_10_n_0 ),
        .CO({\aw_addr_5_reg_3182_reg[15]_i_10_n_0 ,\aw_addr_5_reg_3182_reg[15]_i_10_n_1 ,\aw_addr_5_reg_3182_reg[15]_i_10_n_2 ,\aw_addr_5_reg_3182_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln22_9_fu_1293_p1[12:9]),
        .S(add_ln22_21_reg_3083[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_5_reg_3182_reg[15]_i_11 
       (.CI(\aw_addr_5_reg_3182_reg[11]_i_11_n_0 ),
        .CO({\aw_addr_5_reg_3182_reg[15]_i_11_n_0 ,\aw_addr_5_reg_3182_reg[15]_i_11_n_1 ,\aw_addr_5_reg_3182_reg[15]_i_11_n_2 ,\aw_addr_5_reg_3182_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(P[11:8]),
        .O(mul_ln144_reg_1102_reg_1),
        .S({\aw_addr_5_reg_3182[15]_i_12_n_0 ,\aw_addr_5_reg_3182[15]_i_13_n_0 ,\aw_addr_5_reg_3182[15]_i_14_n_0 ,\aw_addr_5_reg_3182[15]_i_15_n_0 }));
  FDRE \aw_addr_5_reg_3182_reg[16] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[16]),
        .Q(aw_addr_5_reg_3182[16]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[17] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[17]),
        .Q(aw_addr_5_reg_3182[17]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[18] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[18]),
        .Q(aw_addr_5_reg_3182[18]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[19] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[19]),
        .Q(aw_addr_5_reg_3182[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_5_reg_3182_reg[19]_i_1 
       (.CI(\aw_addr_5_reg_3182_reg[15]_i_1_n_0 ),
        .CO({\aw_addr_5_reg_3182_reg[19]_i_1_n_0 ,\aw_addr_5_reg_3182_reg[19]_i_1_n_1 ,\aw_addr_5_reg_3182_reg[19]_i_1_n_2 ,\aw_addr_5_reg_3182_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_5_reg_3182[19]_i_2_n_0 ,\aw_addr_5_reg_3182[19]_i_3_n_0 ,\aw_addr_5_reg_3182[19]_i_4_n_0 ,\aw_addr_5_reg_3182[19]_i_5_n_0 }),
        .O(sub_ln22_5_fu_1303_p2[19:16]),
        .S({\aw_addr_5_reg_3182[19]_i_6_n_0 ,\aw_addr_5_reg_3182[19]_i_7_n_0 ,\aw_addr_5_reg_3182[19]_i_8_n_0 ,\aw_addr_5_reg_3182[19]_i_9_n_0 }));
  CARRY4 \aw_addr_5_reg_3182_reg[19]_i_10 
       (.CI(\aw_addr_5_reg_3182_reg[15]_i_10_n_0 ),
        .CO({\aw_addr_5_reg_3182_reg[19]_i_10_n_0 ,\aw_addr_5_reg_3182_reg[19]_i_10_n_1 ,\aw_addr_5_reg_3182_reg[19]_i_10_n_2 ,\aw_addr_5_reg_3182_reg[19]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln22_9_fu_1293_p1[16:13]),
        .S(add_ln22_21_reg_3083[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_5_reg_3182_reg[19]_i_11 
       (.CI(\aw_addr_5_reg_3182_reg[15]_i_11_n_0 ),
        .CO({\aw_addr_5_reg_3182_reg[19]_i_11_n_0 ,\aw_addr_5_reg_3182_reg[19]_i_11_n_1 ,\aw_addr_5_reg_3182_reg[19]_i_11_n_2 ,\aw_addr_5_reg_3182_reg[19]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(P[15:12]),
        .O(mul_ln144_reg_1102_reg_2),
        .S({\aw_addr_5_reg_3182[19]_i_12_n_0 ,\aw_addr_5_reg_3182[19]_i_13_n_0 ,\aw_addr_5_reg_3182[19]_i_14_n_0 ,\aw_addr_5_reg_3182[19]_i_15_n_0 }));
  FDRE \aw_addr_5_reg_3182_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[1]),
        .Q(aw_addr_5_reg_3182[1]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[20] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[20]),
        .Q(aw_addr_5_reg_3182[20]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[21] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[21]),
        .Q(aw_addr_5_reg_3182[21]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[22] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[22]),
        .Q(aw_addr_5_reg_3182[22]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[23] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[23]),
        .Q(aw_addr_5_reg_3182[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_5_reg_3182_reg[23]_i_1 
       (.CI(\aw_addr_5_reg_3182_reg[19]_i_1_n_0 ),
        .CO({\aw_addr_5_reg_3182_reg[23]_i_1_n_0 ,\aw_addr_5_reg_3182_reg[23]_i_1_n_1 ,\aw_addr_5_reg_3182_reg[23]_i_1_n_2 ,\aw_addr_5_reg_3182_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln22_12_fu_1230_p2[22:21],\aw_addr_5_reg_3182[23]_i_2_n_0 ,\aw_addr_5_reg_3182[23]_i_3_n_0 }),
        .O(sub_ln22_5_fu_1303_p2[23:20]),
        .S({\aw_addr_5_reg_3182[23]_i_4_n_0 ,\aw_addr_5_reg_3182[23]_i_5_n_0 ,\aw_addr_5_reg_3182[23]_i_6_n_0 ,\aw_addr_5_reg_3182[23]_i_7_n_0 }));
  CARRY4 \aw_addr_5_reg_3182_reg[23]_i_8 
       (.CI(\aw_addr_5_reg_3182_reg[19]_i_10_n_0 ),
        .CO({\aw_addr_5_reg_3182_reg[23]_i_8_n_0 ,\NLW_aw_addr_5_reg_3182_reg[23]_i_8_CO_UNCONNECTED [2],\aw_addr_5_reg_3182_reg[23]_i_8_n_2 ,\aw_addr_5_reg_3182_reg[23]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({\NLW_aw_addr_5_reg_3182_reg[23]_i_8_O_UNCONNECTED [3],sext_ln22_9_fu_1293_p1[19:17]}),
        .S({1'b1,add_ln22_21_reg_3083[19:17]}));
  FDRE \aw_addr_5_reg_3182_reg[24] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[24]),
        .Q(aw_addr_5_reg_3182[24]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[25] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[25]),
        .Q(aw_addr_5_reg_3182[25]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[26] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[26]),
        .Q(aw_addr_5_reg_3182[26]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[27] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[27]),
        .Q(aw_addr_5_reg_3182[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_5_reg_3182_reg[27]_i_1 
       (.CI(\aw_addr_5_reg_3182_reg[23]_i_1_n_0 ),
        .CO({\aw_addr_5_reg_3182_reg[27]_i_1_n_0 ,\aw_addr_5_reg_3182_reg[27]_i_1_n_1 ,\aw_addr_5_reg_3182_reg[27]_i_1_n_2 ,\aw_addr_5_reg_3182_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln22_12_fu_1230_p2[26:23]),
        .O(sub_ln22_5_fu_1303_p2[27:24]),
        .S({\aw_addr_5_reg_3182[27]_i_3_n_0 ,\aw_addr_5_reg_3182[27]_i_4_n_0 ,\aw_addr_5_reg_3182[27]_i_5_n_0 ,\aw_addr_5_reg_3182[27]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_5_reg_3182_reg[27]_i_2 
       (.CI(\aw_addr_2_reg_3164_reg[23]_i_2_n_0 ),
        .CO({\aw_addr_5_reg_3182_reg[27]_i_2_n_0 ,\aw_addr_5_reg_3182_reg[27]_i_2_n_1 ,\aw_addr_5_reg_3182_reg[27]_i_2_n_2 ,\aw_addr_5_reg_3182_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(P[23:20]),
        .O(add_ln22_12_fu_1230_p2[23:20]),
        .S({\aw_addr_5_reg_3182[27]_i_7_n_0 ,\aw_addr_5_reg_3182[27]_i_8_n_0 ,\aw_addr_5_reg_3182[27]_i_9_n_0 ,\aw_addr_5_reg_3182[27]_i_10_n_0 }));
  FDRE \aw_addr_5_reg_3182_reg[28] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[28]),
        .Q(aw_addr_5_reg_3182[28]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[29] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[29]),
        .Q(aw_addr_5_reg_3182[29]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[2]),
        .Q(aw_addr_5_reg_3182[2]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[30] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[30]),
        .Q(aw_addr_5_reg_3182[30]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[31] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[31]),
        .Q(aw_addr_5_reg_3182[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_5_reg_3182_reg[31]_i_1 
       (.CI(\aw_addr_5_reg_3182_reg[27]_i_1_n_0 ),
        .CO({\NLW_aw_addr_5_reg_3182_reg[31]_i_1_CO_UNCONNECTED [3],\aw_addr_5_reg_3182_reg[31]_i_1_n_1 ,\aw_addr_5_reg_3182_reg[31]_i_1_n_2 ,\aw_addr_5_reg_3182_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln22_12_fu_1230_p2[29:27]}),
        .O(sub_ln22_5_fu_1303_p2[31:28]),
        .S({\aw_addr_5_reg_3182[31]_i_4_n_0 ,\aw_addr_5_reg_3182[31]_i_5_n_0 ,\aw_addr_5_reg_3182[31]_i_6_n_0 ,\aw_addr_5_reg_3182[31]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_5_reg_3182_reg[31]_i_2 
       (.CI(\aw_addr_5_reg_3182_reg[31]_i_3_n_0 ),
        .CO({\NLW_aw_addr_5_reg_3182_reg[31]_i_2_CO_UNCONNECTED [3],\aw_addr_5_reg_3182_reg[31]_i_2_n_1 ,\aw_addr_5_reg_3182_reg[31]_i_2_n_2 ,\aw_addr_5_reg_3182_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,P[30:28]}),
        .O(add_ln22_12_fu_1230_p2[31:28]),
        .S({\aw_addr_5_reg_3182[31]_i_8_n_0 ,\aw_addr_5_reg_3182[31]_i_9_n_0 ,\aw_addr_5_reg_3182[31]_i_10_n_0 ,\aw_addr_5_reg_3182[31]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_5_reg_3182_reg[31]_i_3 
       (.CI(\aw_addr_5_reg_3182_reg[27]_i_2_n_0 ),
        .CO({\aw_addr_5_reg_3182_reg[31]_i_3_n_0 ,\aw_addr_5_reg_3182_reg[31]_i_3_n_1 ,\aw_addr_5_reg_3182_reg[31]_i_3_n_2 ,\aw_addr_5_reg_3182_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(P[27:24]),
        .O(add_ln22_12_fu_1230_p2[27:24]),
        .S({\aw_addr_5_reg_3182[31]_i_12_n_0 ,\aw_addr_5_reg_3182[31]_i_13_n_0 ,\aw_addr_5_reg_3182[31]_i_14_n_0 ,\aw_addr_5_reg_3182[31]_i_15_n_0 }));
  FDRE \aw_addr_5_reg_3182_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[3]),
        .Q(aw_addr_5_reg_3182[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_5_reg_3182_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\aw_addr_5_reg_3182_reg[3]_i_1_n_0 ,\aw_addr_5_reg_3182_reg[3]_i_1_n_1 ,\aw_addr_5_reg_3182_reg[3]_i_1_n_2 ,\aw_addr_5_reg_3182_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_5_reg_3182[3]_i_2_n_0 ,\aw_addr_5_reg_3182[3]_i_3_n_0 ,\t_2_reg_3023_reg[0]_0 ,\aw_addr_5_reg_3182[3]_i_5_n_0 }),
        .O(sub_ln22_5_fu_1303_p2[3:0]),
        .S({\aw_addr_5_reg_3182[3]_i_6_n_0 ,\aw_addr_5_reg_3182[3]_i_7_n_0 ,\aw_addr_5_reg_3182[3]_i_8_n_0 ,\aw_addr_5_reg_3182[3]_i_9_n_0 }));
  FDRE \aw_addr_5_reg_3182_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[4]),
        .Q(aw_addr_5_reg_3182[4]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[5]),
        .Q(aw_addr_5_reg_3182[5]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[6]),
        .Q(aw_addr_5_reg_3182[6]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[7]),
        .Q(aw_addr_5_reg_3182[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_5_reg_3182_reg[7]_i_1 
       (.CI(\aw_addr_5_reg_3182_reg[3]_i_1_n_0 ),
        .CO({\aw_addr_5_reg_3182_reg[7]_i_1_n_0 ,\aw_addr_5_reg_3182_reg[7]_i_1_n_1 ,\aw_addr_5_reg_3182_reg[7]_i_1_n_2 ,\aw_addr_5_reg_3182_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_5_reg_3182[7]_i_2_n_0 ,\aw_addr_5_reg_3182[7]_i_3_n_0 ,\aw_addr_5_reg_3182[7]_i_4_n_0 ,\aw_addr_5_reg_3182[7]_i_5_n_0 }),
        .O(sub_ln22_5_fu_1303_p2[7:4]),
        .S({\aw_addr_5_reg_3182[7]_i_6_n_0 ,\aw_addr_5_reg_3182[7]_i_7_n_0 ,\aw_addr_5_reg_3182[7]_i_8_n_0 ,\aw_addr_5_reg_3182[7]_i_9_n_0 }));
  CARRY4 \aw_addr_5_reg_3182_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\aw_addr_5_reg_3182_reg[7]_i_10_n_0 ,\aw_addr_5_reg_3182_reg[7]_i_10_n_1 ,\aw_addr_5_reg_3182_reg[7]_i_10_n_2 ,\aw_addr_5_reg_3182_reg[7]_i_10_n_3 }),
        .CYINIT(add_ln22_21_reg_3083[0]),
        .DI({1'b0,1'b0,add_ln22_21_reg_3083[2],1'b0}),
        .O(sext_ln22_9_fu_1293_p1[4:1]),
        .S({add_ln22_21_reg_3083[4:3],\aw_addr_5_reg_3182[7]_i_11_n_0 ,add_ln22_21_reg_3083[1]}));
  FDRE \aw_addr_5_reg_3182_reg[8] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[8]),
        .Q(aw_addr_5_reg_3182[8]),
        .R(1'b0));
  FDRE \aw_addr_5_reg_3182_reg[9] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_5_fu_1303_p2[9]),
        .Q(aw_addr_5_reg_3182[9]),
        .R(1'b0));
  FDRE \aw_addr_read_reg_3554_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [0]),
        .Q(aw_addr_read_reg_3554[0]),
        .R(1'b0));
  FDRE \aw_addr_read_reg_3554_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [1]),
        .Q(aw_addr_read_reg_3554[1]),
        .R(1'b0));
  FDRE \aw_addr_read_reg_3554_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [2]),
        .Q(aw_addr_read_reg_3554[2]),
        .R(1'b0));
  FDRE \aw_addr_read_reg_3554_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [3]),
        .Q(aw_addr_read_reg_3554[3]),
        .R(1'b0));
  FDRE \aw_addr_read_reg_3554_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [4]),
        .Q(aw_addr_read_reg_3554[4]),
        .R(1'b0));
  FDRE \aw_addr_read_reg_3554_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [5]),
        .Q(aw_addr_read_reg_3554[5]),
        .R(1'b0));
  FDRE \aw_addr_read_reg_3554_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [6]),
        .Q(aw_addr_read_reg_3554[6]),
        .R(1'b0));
  FDRE \aw_addr_read_reg_3554_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(\aw_addr_5_read_reg_3764_reg[7]_0 [7]),
        .Q(aw_addr_read_reg_3554[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h69)) 
    \aw_addr_reg_3148[11]_i_10 
       (.I0(\t_2_reg_3023_reg[11]_0 [2]),
        .I1(sub_i_i_reg_3088[10]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [10]),
        .O(\aw_addr_reg_3148[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \aw_addr_reg_3148[11]_i_11 
       (.I0(\t_2_reg_3023_reg[11]_0 [1]),
        .I1(sub_i_i_reg_3088[9]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [9]),
        .O(\aw_addr_reg_3148[11]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \aw_addr_reg_3148[11]_i_12 
       (.I0(\t_2_reg_3023_reg[11]_0 [0]),
        .I1(sub_i_i_reg_3088[8]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [8]),
        .O(\aw_addr_reg_3148[11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \aw_addr_reg_3148[11]_i_13 
       (.I0(\t_2_reg_3023_reg[7]_0 [3]),
        .I1(sub_i_i_reg_3088[7]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [7]),
        .O(\aw_addr_reg_3148[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \aw_addr_reg_3148[11]_i_2 
       (.I0(P[10]),
        .I1(\aw_addr_reg_3148[11]_i_10_n_0 ),
        .I2(\t_2_reg_3023_reg[11]_0 [1]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [9]),
        .I4(sub_i_i_reg_3088[9]),
        .O(\aw_addr_reg_3148[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \aw_addr_reg_3148[11]_i_3 
       (.I0(P[9]),
        .I1(\aw_addr_reg_3148[11]_i_11_n_0 ),
        .I2(\t_2_reg_3023_reg[11]_0 [0]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [8]),
        .I4(sub_i_i_reg_3088[8]),
        .O(\aw_addr_reg_3148[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \aw_addr_reg_3148[11]_i_4 
       (.I0(P[8]),
        .I1(\aw_addr_reg_3148[11]_i_12_n_0 ),
        .I2(\t_2_reg_3023_reg[7]_0 [3]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [7]),
        .I4(sub_i_i_reg_3088[7]),
        .O(\aw_addr_reg_3148[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \aw_addr_reg_3148[11]_i_5 
       (.I0(P[7]),
        .I1(\aw_addr_reg_3148[11]_i_13_n_0 ),
        .I2(\t_2_reg_3023_reg[7]_0 [2]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [6]),
        .I4(sub_i_i_reg_3088[6]),
        .O(\aw_addr_reg_3148[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \aw_addr_reg_3148[11]_i_6 
       (.I0(\aw_addr_reg_3148[11]_i_2_n_0 ),
        .I1(\aw_addr_reg_3148[15]_i_13_n_0 ),
        .I2(P[11]),
        .I3(sub_i_i_reg_3088[10]),
        .I4(\aw_addr_reg_3148_reg[31]_1 [10]),
        .I5(\t_2_reg_3023_reg[11]_0 [2]),
        .O(\aw_addr_reg_3148[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \aw_addr_reg_3148[11]_i_7 
       (.I0(\aw_addr_reg_3148[11]_i_3_n_0 ),
        .I1(\aw_addr_reg_3148[11]_i_10_n_0 ),
        .I2(P[10]),
        .I3(sub_i_i_reg_3088[9]),
        .I4(\aw_addr_reg_3148_reg[31]_1 [9]),
        .I5(\t_2_reg_3023_reg[11]_0 [1]),
        .O(\aw_addr_reg_3148[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \aw_addr_reg_3148[11]_i_8 
       (.I0(\aw_addr_reg_3148[11]_i_4_n_0 ),
        .I1(\aw_addr_reg_3148[11]_i_11_n_0 ),
        .I2(P[9]),
        .I3(sub_i_i_reg_3088[8]),
        .I4(\aw_addr_reg_3148_reg[31]_1 [8]),
        .I5(\t_2_reg_3023_reg[11]_0 [0]),
        .O(\aw_addr_reg_3148[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \aw_addr_reg_3148[11]_i_9 
       (.I0(\aw_addr_reg_3148[11]_i_5_n_0 ),
        .I1(\aw_addr_reg_3148[11]_i_12_n_0 ),
        .I2(P[8]),
        .I3(sub_i_i_reg_3088[7]),
        .I4(\aw_addr_reg_3148_reg[31]_1 [7]),
        .I5(\t_2_reg_3023_reg[7]_0 [3]),
        .O(\aw_addr_reg_3148[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \aw_addr_reg_3148[15]_i_10 
       (.I0(\t_2_reg_3023_reg[15]_0 [2]),
        .I1(sub_i_i_reg_3088[14]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [14]),
        .O(\aw_addr_reg_3148[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \aw_addr_reg_3148[15]_i_11 
       (.I0(\t_2_reg_3023_reg[15]_0 [1]),
        .I1(sub_i_i_reg_3088[13]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [13]),
        .O(\aw_addr_reg_3148[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \aw_addr_reg_3148[15]_i_12 
       (.I0(\t_2_reg_3023_reg[15]_0 [0]),
        .I1(sub_i_i_reg_3088[12]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [12]),
        .O(\aw_addr_reg_3148[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \aw_addr_reg_3148[15]_i_13 
       (.I0(\t_2_reg_3023_reg[11]_0 [3]),
        .I1(sub_i_i_reg_3088[11]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [11]),
        .O(\aw_addr_reg_3148[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \aw_addr_reg_3148[15]_i_2 
       (.I0(P[14]),
        .I1(\aw_addr_reg_3148[15]_i_10_n_0 ),
        .I2(\t_2_reg_3023_reg[15]_0 [1]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [13]),
        .I4(sub_i_i_reg_3088[13]),
        .O(\aw_addr_reg_3148[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \aw_addr_reg_3148[15]_i_3 
       (.I0(P[13]),
        .I1(\aw_addr_reg_3148[15]_i_11_n_0 ),
        .I2(\t_2_reg_3023_reg[15]_0 [0]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [12]),
        .I4(sub_i_i_reg_3088[12]),
        .O(\aw_addr_reg_3148[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \aw_addr_reg_3148[15]_i_4 
       (.I0(P[12]),
        .I1(\aw_addr_reg_3148[15]_i_12_n_0 ),
        .I2(\t_2_reg_3023_reg[11]_0 [3]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [11]),
        .I4(sub_i_i_reg_3088[11]),
        .O(\aw_addr_reg_3148[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \aw_addr_reg_3148[15]_i_5 
       (.I0(P[11]),
        .I1(\aw_addr_reg_3148[15]_i_13_n_0 ),
        .I2(\t_2_reg_3023_reg[11]_0 [2]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [10]),
        .I4(sub_i_i_reg_3088[10]),
        .O(\aw_addr_reg_3148[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \aw_addr_reg_3148[15]_i_6 
       (.I0(\aw_addr_reg_3148[15]_i_2_n_0 ),
        .I1(\aw_addr_reg_3148[19]_i_10_n_0 ),
        .I2(P[15]),
        .I3(sub_i_i_reg_3088[14]),
        .I4(\aw_addr_reg_3148_reg[31]_1 [14]),
        .I5(\t_2_reg_3023_reg[15]_0 [2]),
        .O(\aw_addr_reg_3148[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \aw_addr_reg_3148[15]_i_7 
       (.I0(\aw_addr_reg_3148[15]_i_3_n_0 ),
        .I1(\aw_addr_reg_3148[15]_i_10_n_0 ),
        .I2(P[14]),
        .I3(sub_i_i_reg_3088[13]),
        .I4(\aw_addr_reg_3148_reg[31]_1 [13]),
        .I5(\t_2_reg_3023_reg[15]_0 [1]),
        .O(\aw_addr_reg_3148[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \aw_addr_reg_3148[15]_i_8 
       (.I0(\aw_addr_reg_3148[15]_i_4_n_0 ),
        .I1(\aw_addr_reg_3148[15]_i_11_n_0 ),
        .I2(P[13]),
        .I3(sub_i_i_reg_3088[12]),
        .I4(\aw_addr_reg_3148_reg[31]_1 [12]),
        .I5(\t_2_reg_3023_reg[15]_0 [0]),
        .O(\aw_addr_reg_3148[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \aw_addr_reg_3148[15]_i_9 
       (.I0(\aw_addr_reg_3148[15]_i_5_n_0 ),
        .I1(\aw_addr_reg_3148[15]_i_12_n_0 ),
        .I2(P[12]),
        .I3(sub_i_i_reg_3088[11]),
        .I4(\aw_addr_reg_3148_reg[31]_1 [11]),
        .I5(\t_2_reg_3023_reg[11]_0 [3]),
        .O(\aw_addr_reg_3148[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \aw_addr_reg_3148[19]_i_10 
       (.I0(\t_2_reg_3023_reg[15]_0 [3]),
        .I1(sub_i_i_reg_3088[15]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [15]),
        .O(\aw_addr_reg_3148[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aw_addr_reg_3148[19]_i_11 
       (.I0(P[18]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [18]),
        .O(\aw_addr_reg_3148[19]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \aw_addr_reg_3148[19]_i_12 
       (.I0(sub_i_i_reg_3088[15]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [15]),
        .I2(\t_2_reg_3023_reg[15]_0 [3]),
        .O(\aw_addr_reg_3148[19]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \aw_addr_reg_3148[19]_i_13 
       (.I0(sub_i_i_reg_3088[14]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [14]),
        .I2(\t_2_reg_3023_reg[15]_0 [2]),
        .O(\aw_addr_reg_3148[19]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \aw_addr_reg_3148[19]_i_14 
       (.I0(P[16]),
        .I1(sub_i_i_reg_3088[16]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [16]),
        .O(\aw_addr_reg_3148[19]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h8E00008E)) 
    \aw_addr_reg_3148[19]_i_3 
       (.I0(P[16]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [16]),
        .I2(sub_i_i_reg_3088[16]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [17]),
        .I4(P[17]),
        .O(\aw_addr_reg_3148[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00D4D400D40000D4)) 
    \aw_addr_reg_3148[19]_i_4 
       (.I0(\t_2_reg_3023_reg[15]_0 [3]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [15]),
        .I2(sub_i_i_reg_3088[15]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [16]),
        .I4(sub_i_i_reg_3088[16]),
        .I5(P[16]),
        .O(\aw_addr_reg_3148[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \aw_addr_reg_3148[19]_i_5 
       (.I0(P[15]),
        .I1(\aw_addr_reg_3148[19]_i_10_n_0 ),
        .I2(\t_2_reg_3023_reg[15]_0 [2]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [14]),
        .I4(sub_i_i_reg_3088[14]),
        .O(\aw_addr_reg_3148[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \aw_addr_reg_3148[19]_i_6 
       (.I0(P[17]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [17]),
        .I2(P[19]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [19]),
        .I4(P[18]),
        .I5(\aw_addr_reg_3148_reg[31]_1 [18]),
        .O(\aw_addr_reg_3148[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2BD4FF00FF00D42B)) 
    \aw_addr_reg_3148[19]_i_7 
       (.I0(sub_i_i_reg_3088[16]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [16]),
        .I2(P[16]),
        .I3(\aw_addr_reg_3148[19]_i_11_n_0 ),
        .I4(P[17]),
        .I5(\aw_addr_reg_3148_reg[31]_1 [17]),
        .O(\aw_addr_reg_3148[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h3C96693C693CC369)) 
    \aw_addr_reg_3148[19]_i_8 
       (.I0(\aw_addr_reg_3148[19]_i_12_n_0 ),
        .I1(P[17]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [17]),
        .I3(sub_i_i_reg_3088[16]),
        .I4(\aw_addr_reg_3148_reg[31]_1 [16]),
        .I5(P[16]),
        .O(\aw_addr_reg_3148[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h78E1E1871E7878E1)) 
    \aw_addr_reg_3148[19]_i_9 
       (.I0(\aw_addr_reg_3148[19]_i_13_n_0 ),
        .I1(P[15]),
        .I2(\aw_addr_reg_3148[19]_i_14_n_0 ),
        .I3(sub_i_i_reg_3088[15]),
        .I4(\aw_addr_reg_3148_reg[31]_1 [15]),
        .I5(\t_2_reg_3023_reg[15]_0 [3]),
        .O(\aw_addr_reg_3148[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \aw_addr_reg_3148[23]_i_6 
       (.I0(P[21]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [21]),
        .I2(P[23]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [23]),
        .I4(P[22]),
        .I5(\aw_addr_reg_3148_reg[31]_1 [22]),
        .O(\aw_addr_reg_3148[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \aw_addr_reg_3148[23]_i_7 
       (.I0(P[20]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [20]),
        .I2(P[22]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [22]),
        .I4(P[21]),
        .I5(\aw_addr_reg_3148_reg[31]_1 [21]),
        .O(\aw_addr_reg_3148[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \aw_addr_reg_3148[23]_i_8 
       (.I0(P[19]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [19]),
        .I2(P[21]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [21]),
        .I4(P[20]),
        .I5(\aw_addr_reg_3148_reg[31]_1 [20]),
        .O(\aw_addr_reg_3148[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \aw_addr_reg_3148[23]_i_9 
       (.I0(P[18]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [18]),
        .I2(P[20]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [20]),
        .I4(P[19]),
        .I5(\aw_addr_reg_3148_reg[31]_1 [19]),
        .O(\aw_addr_reg_3148[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \aw_addr_reg_3148[27]_i_6 
       (.I0(P[25]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [25]),
        .I2(P[27]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [27]),
        .I4(P[26]),
        .I5(\aw_addr_reg_3148_reg[31]_1 [26]),
        .O(\aw_addr_reg_3148[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \aw_addr_reg_3148[27]_i_7 
       (.I0(P[24]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [24]),
        .I2(P[26]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [26]),
        .I4(P[25]),
        .I5(\aw_addr_reg_3148_reg[31]_1 [25]),
        .O(\aw_addr_reg_3148[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \aw_addr_reg_3148[27]_i_8 
       (.I0(P[23]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [23]),
        .I2(P[25]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [25]),
        .I4(P[24]),
        .I5(\aw_addr_reg_3148_reg[31]_1 [24]),
        .O(\aw_addr_reg_3148[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \aw_addr_reg_3148[27]_i_9 
       (.I0(P[22]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [22]),
        .I2(P[24]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [24]),
        .I4(P[23]),
        .I5(\aw_addr_reg_3148_reg[31]_1 [23]),
        .O(\aw_addr_reg_3148[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \aw_addr_reg_3148[31]_i_5 
       (.I0(P[29]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [29]),
        .I2(P[31]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [31]),
        .I4(P[30]),
        .I5(\aw_addr_reg_3148_reg[31]_1 [30]),
        .O(\aw_addr_reg_3148[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \aw_addr_reg_3148[31]_i_6 
       (.I0(P[28]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [28]),
        .I2(P[30]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [30]),
        .I4(P[29]),
        .I5(\aw_addr_reg_3148_reg[31]_1 [29]),
        .O(\aw_addr_reg_3148[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \aw_addr_reg_3148[31]_i_7 
       (.I0(P[27]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [27]),
        .I2(P[29]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [29]),
        .I4(P[28]),
        .I5(\aw_addr_reg_3148_reg[31]_1 [28]),
        .O(\aw_addr_reg_3148[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \aw_addr_reg_3148[31]_i_8 
       (.I0(P[26]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [26]),
        .I2(P[28]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [28]),
        .I4(P[27]),
        .I5(\aw_addr_reg_3148_reg[31]_1 [27]),
        .O(\aw_addr_reg_3148[31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \aw_addr_reg_3148[3]_i_10 
       (.I0(DI[2]),
        .I1(sub_i_i_reg_3088[2]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [2]),
        .O(\aw_addr_reg_3148[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \aw_addr_reg_3148[3]_i_11 
       (.I0(DI[1]),
        .I1(add_ln22_18_reg_3074[1]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [1]),
        .O(\aw_addr_reg_3148[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \aw_addr_reg_3148[3]_i_2 
       (.I0(P[2]),
        .I1(\aw_addr_reg_3148[3]_i_10_n_0 ),
        .I2(DI[1]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [1]),
        .I4(add_ln22_18_reg_3074[1]),
        .O(\aw_addr_reg_3148[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20BABA20BA2020BA)) 
    \aw_addr_reg_3148[3]_i_3 
       (.I0(P[1]),
        .I1(DI[0]),
        .I2(P[0]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [1]),
        .I4(add_ln22_18_reg_3074[1]),
        .I5(DI[1]),
        .O(\aw_addr_reg_3148[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669966969969669)) 
    \aw_addr_reg_3148[3]_i_4 
       (.I0(\aw_addr_reg_3148_reg[31]_1 [1]),
        .I1(add_ln22_18_reg_3074[1]),
        .I2(DI[1]),
        .I3(P[1]),
        .I4(P[0]),
        .I5(DI[0]),
        .O(\aw_addr_reg_3148[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \aw_addr_reg_3148[3]_i_5 
       (.I0(add_ln22_18_reg_3074[0]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [0]),
        .O(\aw_addr_reg_3148[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \aw_addr_reg_3148[3]_i_6 
       (.I0(\aw_addr_reg_3148[3]_i_2_n_0 ),
        .I1(\aw_addr_reg_3148[7]_i_13_n_0 ),
        .I2(P[3]),
        .I3(sub_i_i_reg_3088[2]),
        .I4(\aw_addr_reg_3148_reg[31]_1 [2]),
        .I5(DI[2]),
        .O(\aw_addr_reg_3148[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \aw_addr_reg_3148[3]_i_7 
       (.I0(\aw_addr_reg_3148[3]_i_3_n_0 ),
        .I1(\aw_addr_reg_3148[3]_i_10_n_0 ),
        .I2(P[2]),
        .I3(add_ln22_18_reg_3074[1]),
        .I4(\aw_addr_reg_3148_reg[31]_1 [1]),
        .I5(DI[1]),
        .O(\aw_addr_reg_3148[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB44BB44BB44B4BB4)) 
    \aw_addr_reg_3148[3]_i_8 
       (.I0(DI[0]),
        .I1(P[0]),
        .I2(P[1]),
        .I3(\aw_addr_reg_3148[3]_i_11_n_0 ),
        .I4(add_ln22_18_reg_3074[0]),
        .I5(\aw_addr_reg_3148_reg[31]_1 [0]),
        .O(\aw_addr_reg_3148[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \aw_addr_reg_3148[3]_i_9 
       (.I0(add_ln22_18_reg_3074[0]),
        .I1(\aw_addr_reg_3148_reg[31]_1 [0]),
        .I2(DI[0]),
        .I3(P[0]),
        .O(\aw_addr_reg_3148[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \aw_addr_reg_3148[7]_i_10 
       (.I0(\t_2_reg_3023_reg[7]_0 [2]),
        .I1(sub_i_i_reg_3088[6]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [6]),
        .O(\aw_addr_reg_3148[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \aw_addr_reg_3148[7]_i_11 
       (.I0(\t_2_reg_3023_reg[7]_0 [1]),
        .I1(sub_i_i_reg_3088[5]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [5]),
        .O(\aw_addr_reg_3148[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \aw_addr_reg_3148[7]_i_12 
       (.I0(\t_2_reg_3023_reg[7]_0 [0]),
        .I1(sub_i_i_reg_3088[4]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [4]),
        .O(\aw_addr_reg_3148[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \aw_addr_reg_3148[7]_i_13 
       (.I0(DI[3]),
        .I1(sub_i_i_reg_3088[3]),
        .I2(\aw_addr_reg_3148_reg[31]_1 [3]),
        .O(\aw_addr_reg_3148[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \aw_addr_reg_3148[7]_i_2 
       (.I0(P[6]),
        .I1(\aw_addr_reg_3148[7]_i_10_n_0 ),
        .I2(\t_2_reg_3023_reg[7]_0 [1]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [5]),
        .I4(sub_i_i_reg_3088[5]),
        .O(\aw_addr_reg_3148[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \aw_addr_reg_3148[7]_i_3 
       (.I0(P[5]),
        .I1(\aw_addr_reg_3148[7]_i_11_n_0 ),
        .I2(\t_2_reg_3023_reg[7]_0 [0]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [4]),
        .I4(sub_i_i_reg_3088[4]),
        .O(\aw_addr_reg_3148[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \aw_addr_reg_3148[7]_i_4 
       (.I0(P[4]),
        .I1(\aw_addr_reg_3148[7]_i_12_n_0 ),
        .I2(DI[3]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [3]),
        .I4(sub_i_i_reg_3088[3]),
        .O(\aw_addr_reg_3148[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \aw_addr_reg_3148[7]_i_5 
       (.I0(P[3]),
        .I1(\aw_addr_reg_3148[7]_i_13_n_0 ),
        .I2(DI[2]),
        .I3(\aw_addr_reg_3148_reg[31]_1 [2]),
        .I4(sub_i_i_reg_3088[2]),
        .O(\aw_addr_reg_3148[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \aw_addr_reg_3148[7]_i_6 
       (.I0(\aw_addr_reg_3148[7]_i_2_n_0 ),
        .I1(\aw_addr_reg_3148[11]_i_13_n_0 ),
        .I2(P[7]),
        .I3(sub_i_i_reg_3088[6]),
        .I4(\aw_addr_reg_3148_reg[31]_1 [6]),
        .I5(\t_2_reg_3023_reg[7]_0 [2]),
        .O(\aw_addr_reg_3148[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \aw_addr_reg_3148[7]_i_7 
       (.I0(\aw_addr_reg_3148[7]_i_3_n_0 ),
        .I1(\aw_addr_reg_3148[7]_i_10_n_0 ),
        .I2(P[6]),
        .I3(sub_i_i_reg_3088[5]),
        .I4(\aw_addr_reg_3148_reg[31]_1 [5]),
        .I5(\t_2_reg_3023_reg[7]_0 [1]),
        .O(\aw_addr_reg_3148[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \aw_addr_reg_3148[7]_i_8 
       (.I0(\aw_addr_reg_3148[7]_i_4_n_0 ),
        .I1(\aw_addr_reg_3148[7]_i_11_n_0 ),
        .I2(P[5]),
        .I3(sub_i_i_reg_3088[4]),
        .I4(\aw_addr_reg_3148_reg[31]_1 [4]),
        .I5(\t_2_reg_3023_reg[7]_0 [0]),
        .O(\aw_addr_reg_3148[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \aw_addr_reg_3148[7]_i_9 
       (.I0(\aw_addr_reg_3148[7]_i_5_n_0 ),
        .I1(\aw_addr_reg_3148[7]_i_12_n_0 ),
        .I2(P[4]),
        .I3(sub_i_i_reg_3088[3]),
        .I4(\aw_addr_reg_3148_reg[31]_1 [3]),
        .I5(DI[3]),
        .O(\aw_addr_reg_3148[7]_i_9_n_0 ));
  FDRE \aw_addr_reg_3148_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[0]),
        .Q(aw_addr_reg_3148[0]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[10] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[10]),
        .Q(aw_addr_reg_3148[10]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[11] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[11]),
        .Q(aw_addr_reg_3148[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_reg_3148_reg[11]_i_1 
       (.CI(\aw_addr_reg_3148_reg[7]_i_1_n_0 ),
        .CO({\aw_addr_reg_3148_reg[11]_i_1_n_0 ,\aw_addr_reg_3148_reg[11]_i_1_n_1 ,\aw_addr_reg_3148_reg[11]_i_1_n_2 ,\aw_addr_reg_3148_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_reg_3148[11]_i_2_n_0 ,\aw_addr_reg_3148[11]_i_3_n_0 ,\aw_addr_reg_3148[11]_i_4_n_0 ,\aw_addr_reg_3148[11]_i_5_n_0 }),
        .O(sub_ln22_fu_1141_p2[11:8]),
        .S({\aw_addr_reg_3148[11]_i_6_n_0 ,\aw_addr_reg_3148[11]_i_7_n_0 ,\aw_addr_reg_3148[11]_i_8_n_0 ,\aw_addr_reg_3148[11]_i_9_n_0 }));
  FDRE \aw_addr_reg_3148_reg[12] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[12]),
        .Q(aw_addr_reg_3148[12]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[13] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[13]),
        .Q(aw_addr_reg_3148[13]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[14] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[14]),
        .Q(aw_addr_reg_3148[14]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[15] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[15]),
        .Q(aw_addr_reg_3148[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_reg_3148_reg[15]_i_1 
       (.CI(\aw_addr_reg_3148_reg[11]_i_1_n_0 ),
        .CO({\aw_addr_reg_3148_reg[15]_i_1_n_0 ,\aw_addr_reg_3148_reg[15]_i_1_n_1 ,\aw_addr_reg_3148_reg[15]_i_1_n_2 ,\aw_addr_reg_3148_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_reg_3148[15]_i_2_n_0 ,\aw_addr_reg_3148[15]_i_3_n_0 ,\aw_addr_reg_3148[15]_i_4_n_0 ,\aw_addr_reg_3148[15]_i_5_n_0 }),
        .O(sub_ln22_fu_1141_p2[15:12]),
        .S({\aw_addr_reg_3148[15]_i_6_n_0 ,\aw_addr_reg_3148[15]_i_7_n_0 ,\aw_addr_reg_3148[15]_i_8_n_0 ,\aw_addr_reg_3148[15]_i_9_n_0 }));
  FDRE \aw_addr_reg_3148_reg[16] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[16]),
        .Q(aw_addr_reg_3148[16]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[17] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[17]),
        .Q(aw_addr_reg_3148[17]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[18] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[18]),
        .Q(aw_addr_reg_3148[18]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[19] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[19]),
        .Q(aw_addr_reg_3148[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_reg_3148_reg[19]_i_1 
       (.CI(\aw_addr_reg_3148_reg[15]_i_1_n_0 ),
        .CO({\aw_addr_reg_3148_reg[19]_i_1_n_0 ,\aw_addr_reg_3148_reg[19]_i_1_n_1 ,\aw_addr_reg_3148_reg[19]_i_1_n_2 ,\aw_addr_reg_3148_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_reg_3148_reg[19]_0 ,\aw_addr_reg_3148[19]_i_3_n_0 ,\aw_addr_reg_3148[19]_i_4_n_0 ,\aw_addr_reg_3148[19]_i_5_n_0 }),
        .O(sub_ln22_fu_1141_p2[19:16]),
        .S({\aw_addr_reg_3148[19]_i_6_n_0 ,\aw_addr_reg_3148[19]_i_7_n_0 ,\aw_addr_reg_3148[19]_i_8_n_0 ,\aw_addr_reg_3148[19]_i_9_n_0 }));
  FDRE \aw_addr_reg_3148_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[1]),
        .Q(aw_addr_reg_3148[1]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[20] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[20]),
        .Q(aw_addr_reg_3148[20]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[21] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[21]),
        .Q(aw_addr_reg_3148[21]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[22] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[22]),
        .Q(aw_addr_reg_3148[22]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[23] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[23]),
        .Q(aw_addr_reg_3148[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_reg_3148_reg[23]_i_1 
       (.CI(\aw_addr_reg_3148_reg[19]_i_1_n_0 ),
        .CO({\aw_addr_reg_3148_reg[23]_i_1_n_0 ,\aw_addr_reg_3148_reg[23]_i_1_n_1 ,\aw_addr_reg_3148_reg[23]_i_1_n_2 ,\aw_addr_reg_3148_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\aw_addr_reg_3148_reg[23]_0 ),
        .O(sub_ln22_fu_1141_p2[23:20]),
        .S({\aw_addr_reg_3148[23]_i_6_n_0 ,\aw_addr_reg_3148[23]_i_7_n_0 ,\aw_addr_reg_3148[23]_i_8_n_0 ,\aw_addr_reg_3148[23]_i_9_n_0 }));
  FDRE \aw_addr_reg_3148_reg[24] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[24]),
        .Q(aw_addr_reg_3148[24]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[25] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[25]),
        .Q(aw_addr_reg_3148[25]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[26] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[26]),
        .Q(aw_addr_reg_3148[26]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[27] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[27]),
        .Q(aw_addr_reg_3148[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_reg_3148_reg[27]_i_1 
       (.CI(\aw_addr_reg_3148_reg[23]_i_1_n_0 ),
        .CO({\aw_addr_reg_3148_reg[27]_i_1_n_0 ,\aw_addr_reg_3148_reg[27]_i_1_n_1 ,\aw_addr_reg_3148_reg[27]_i_1_n_2 ,\aw_addr_reg_3148_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\aw_addr_reg_3148_reg[27]_0 ),
        .O(sub_ln22_fu_1141_p2[27:24]),
        .S({\aw_addr_reg_3148[27]_i_6_n_0 ,\aw_addr_reg_3148[27]_i_7_n_0 ,\aw_addr_reg_3148[27]_i_8_n_0 ,\aw_addr_reg_3148[27]_i_9_n_0 }));
  FDRE \aw_addr_reg_3148_reg[28] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[28]),
        .Q(aw_addr_reg_3148[28]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[29] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[29]),
        .Q(aw_addr_reg_3148[29]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[2]),
        .Q(aw_addr_reg_3148[2]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[30] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[30]),
        .Q(aw_addr_reg_3148[30]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[31] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[31]),
        .Q(aw_addr_reg_3148[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_reg_3148_reg[31]_i_1 
       (.CI(\aw_addr_reg_3148_reg[27]_i_1_n_0 ),
        .CO({\NLW_aw_addr_reg_3148_reg[31]_i_1_CO_UNCONNECTED [3],\aw_addr_reg_3148_reg[31]_i_1_n_1 ,\aw_addr_reg_3148_reg[31]_i_1_n_2 ,\aw_addr_reg_3148_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\aw_addr_reg_3148_reg[31]_0 }),
        .O(sub_ln22_fu_1141_p2[31:28]),
        .S({\aw_addr_reg_3148[31]_i_5_n_0 ,\aw_addr_reg_3148[31]_i_6_n_0 ,\aw_addr_reg_3148[31]_i_7_n_0 ,\aw_addr_reg_3148[31]_i_8_n_0 }));
  FDRE \aw_addr_reg_3148_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[3]),
        .Q(aw_addr_reg_3148[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_reg_3148_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\aw_addr_reg_3148_reg[3]_i_1_n_0 ,\aw_addr_reg_3148_reg[3]_i_1_n_1 ,\aw_addr_reg_3148_reg[3]_i_1_n_2 ,\aw_addr_reg_3148_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_reg_3148[3]_i_2_n_0 ,\aw_addr_reg_3148[3]_i_3_n_0 ,\aw_addr_reg_3148[3]_i_4_n_0 ,\aw_addr_reg_3148[3]_i_5_n_0 }),
        .O(sub_ln22_fu_1141_p2[3:0]),
        .S({\aw_addr_reg_3148[3]_i_6_n_0 ,\aw_addr_reg_3148[3]_i_7_n_0 ,\aw_addr_reg_3148[3]_i_8_n_0 ,\aw_addr_reg_3148[3]_i_9_n_0 }));
  FDRE \aw_addr_reg_3148_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[4]),
        .Q(aw_addr_reg_3148[4]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[5]),
        .Q(aw_addr_reg_3148[5]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[6]),
        .Q(aw_addr_reg_3148[6]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[7]),
        .Q(aw_addr_reg_3148[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_reg_3148_reg[7]_i_1 
       (.CI(\aw_addr_reg_3148_reg[3]_i_1_n_0 ),
        .CO({\aw_addr_reg_3148_reg[7]_i_1_n_0 ,\aw_addr_reg_3148_reg[7]_i_1_n_1 ,\aw_addr_reg_3148_reg[7]_i_1_n_2 ,\aw_addr_reg_3148_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_reg_3148[7]_i_2_n_0 ,\aw_addr_reg_3148[7]_i_3_n_0 ,\aw_addr_reg_3148[7]_i_4_n_0 ,\aw_addr_reg_3148[7]_i_5_n_0 }),
        .O(sub_ln22_fu_1141_p2[7:4]),
        .S({\aw_addr_reg_3148[7]_i_6_n_0 ,\aw_addr_reg_3148[7]_i_7_n_0 ,\aw_addr_reg_3148[7]_i_8_n_0 ,\aw_addr_reg_3148[7]_i_9_n_0 }));
  FDRE \aw_addr_reg_3148_reg[8] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[8]),
        .Q(aw_addr_reg_3148[8]),
        .R(1'b0));
  FDRE \aw_addr_reg_3148_reg[9] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln22_fu_1141_p2[9]),
        .Q(aw_addr_reg_3148[9]),
        .R(1'b0));
  FDRE \bi_addr_1_read_reg_3669_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [0]),
        .Q(bi_addr_1_read_reg_3669[0]),
        .R(1'b0));
  FDRE \bi_addr_1_read_reg_3669_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [1]),
        .Q(bi_addr_1_read_reg_3669[1]),
        .R(1'b0));
  FDRE \bi_addr_1_read_reg_3669_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [2]),
        .Q(bi_addr_1_read_reg_3669[2]),
        .R(1'b0));
  FDRE \bi_addr_1_read_reg_3669_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [3]),
        .Q(bi_addr_1_read_reg_3669[3]),
        .R(1'b0));
  FDRE \bi_addr_1_read_reg_3669_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [4]),
        .Q(bi_addr_1_read_reg_3669[4]),
        .R(1'b0));
  FDRE \bi_addr_1_read_reg_3669_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [5]),
        .Q(bi_addr_1_read_reg_3669[5]),
        .R(1'b0));
  FDRE \bi_addr_1_read_reg_3669_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [6]),
        .Q(bi_addr_1_read_reg_3669[6]),
        .R(1'b0));
  FDRE \bi_addr_1_read_reg_3669_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [7]),
        .Q(bi_addr_1_read_reg_3669[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_1_reg_3309[11]_i_10 
       (.I0(reg_707[10]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [10]),
        .I2(reg_702[10]),
        .O(\bi_addr_1_reg_3309[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_1_reg_3309[11]_i_11 
       (.I0(reg_707[9]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [9]),
        .I2(reg_702[9]),
        .O(\bi_addr_1_reg_3309[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_1_reg_3309[11]_i_12 
       (.I0(reg_707[8]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [8]),
        .I2(reg_702[8]),
        .O(\bi_addr_1_reg_3309[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_1_reg_3309[11]_i_13 
       (.I0(reg_707[7]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [7]),
        .I2(reg_702[7]),
        .O(\bi_addr_1_reg_3309[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_1_reg_3309[11]_i_2 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [9]),
        .I1(\bi_addr_1_reg_3309[11]_i_10_n_0 ),
        .I2(reg_707[9]),
        .I3(reg_702[9]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [9]),
        .O(\bi_addr_1_reg_3309[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_1_reg_3309[11]_i_3 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [8]),
        .I1(\bi_addr_1_reg_3309[11]_i_11_n_0 ),
        .I2(reg_707[8]),
        .I3(reg_702[8]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [8]),
        .O(\bi_addr_1_reg_3309[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_1_reg_3309[11]_i_4 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [7]),
        .I1(\bi_addr_1_reg_3309[11]_i_12_n_0 ),
        .I2(reg_707[7]),
        .I3(reg_702[7]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [7]),
        .O(\bi_addr_1_reg_3309[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_1_reg_3309[11]_i_5 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [6]),
        .I1(\bi_addr_1_reg_3309[11]_i_13_n_0 ),
        .I2(reg_707[6]),
        .I3(reg_702[6]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [6]),
        .O(\bi_addr_1_reg_3309[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_1_reg_3309[11]_i_6 
       (.I0(\bi_addr_1_reg_3309[11]_i_2_n_0 ),
        .I1(\bi_addr_1_reg_3309[15]_i_13_n_0 ),
        .I2(\sext_ln50_2_cast_reg_3010_reg[17]_0 [10]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [10]),
        .I4(reg_702[10]),
        .I5(reg_707[10]),
        .O(\bi_addr_1_reg_3309[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_1_reg_3309[11]_i_7 
       (.I0(\bi_addr_1_reg_3309[11]_i_3_n_0 ),
        .I1(\bi_addr_1_reg_3309[11]_i_10_n_0 ),
        .I2(\sext_ln50_2_cast_reg_3010_reg[17]_0 [9]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [9]),
        .I4(reg_702[9]),
        .I5(reg_707[9]),
        .O(\bi_addr_1_reg_3309[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_1_reg_3309[11]_i_8 
       (.I0(\bi_addr_1_reg_3309[11]_i_4_n_0 ),
        .I1(\bi_addr_1_reg_3309[11]_i_11_n_0 ),
        .I2(\sext_ln50_2_cast_reg_3010_reg[17]_0 [8]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [8]),
        .I4(reg_702[8]),
        .I5(reg_707[8]),
        .O(\bi_addr_1_reg_3309[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_1_reg_3309[11]_i_9 
       (.I0(\bi_addr_1_reg_3309[11]_i_5_n_0 ),
        .I1(\bi_addr_1_reg_3309[11]_i_12_n_0 ),
        .I2(\sext_ln50_2_cast_reg_3010_reg[17]_0 [7]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [7]),
        .I4(reg_702[7]),
        .I5(reg_707[7]),
        .O(\bi_addr_1_reg_3309[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_1_reg_3309[15]_i_10 
       (.I0(reg_707[14]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [14]),
        .I2(reg_702[14]),
        .O(\bi_addr_1_reg_3309[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_1_reg_3309[15]_i_11 
       (.I0(reg_707[13]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [13]),
        .I2(reg_702[13]),
        .O(\bi_addr_1_reg_3309[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_1_reg_3309[15]_i_12 
       (.I0(reg_707[12]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [12]),
        .I2(reg_702[12]),
        .O(\bi_addr_1_reg_3309[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_1_reg_3309[15]_i_13 
       (.I0(reg_707[11]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [11]),
        .I2(reg_702[11]),
        .O(\bi_addr_1_reg_3309[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_1_reg_3309[15]_i_2 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [13]),
        .I1(\bi_addr_1_reg_3309[15]_i_10_n_0 ),
        .I2(reg_707[13]),
        .I3(reg_702[13]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [13]),
        .O(\bi_addr_1_reg_3309[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_1_reg_3309[15]_i_3 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [12]),
        .I1(\bi_addr_1_reg_3309[15]_i_11_n_0 ),
        .I2(reg_707[12]),
        .I3(reg_702[12]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [12]),
        .O(\bi_addr_1_reg_3309[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_1_reg_3309[15]_i_4 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [11]),
        .I1(\bi_addr_1_reg_3309[15]_i_12_n_0 ),
        .I2(reg_707[11]),
        .I3(reg_702[11]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [11]),
        .O(\bi_addr_1_reg_3309[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_1_reg_3309[15]_i_5 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [10]),
        .I1(\bi_addr_1_reg_3309[15]_i_13_n_0 ),
        .I2(reg_707[10]),
        .I3(reg_702[10]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [10]),
        .O(\bi_addr_1_reg_3309[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_1_reg_3309[15]_i_6 
       (.I0(\bi_addr_1_reg_3309[15]_i_2_n_0 ),
        .I1(\bi_addr_1_reg_3309[19]_i_12_n_0 ),
        .I2(\sext_ln50_2_cast_reg_3010_reg[17]_0 [14]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [14]),
        .I4(reg_702[14]),
        .I5(reg_707[14]),
        .O(\bi_addr_1_reg_3309[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_1_reg_3309[15]_i_7 
       (.I0(\bi_addr_1_reg_3309[15]_i_3_n_0 ),
        .I1(\bi_addr_1_reg_3309[15]_i_10_n_0 ),
        .I2(\sext_ln50_2_cast_reg_3010_reg[17]_0 [13]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [13]),
        .I4(reg_702[13]),
        .I5(reg_707[13]),
        .O(\bi_addr_1_reg_3309[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_1_reg_3309[15]_i_8 
       (.I0(\bi_addr_1_reg_3309[15]_i_4_n_0 ),
        .I1(\bi_addr_1_reg_3309[15]_i_11_n_0 ),
        .I2(\sext_ln50_2_cast_reg_3010_reg[17]_0 [12]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [12]),
        .I4(reg_702[12]),
        .I5(reg_707[12]),
        .O(\bi_addr_1_reg_3309[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_1_reg_3309[15]_i_9 
       (.I0(\bi_addr_1_reg_3309[15]_i_5_n_0 ),
        .I1(\bi_addr_1_reg_3309[15]_i_12_n_0 ),
        .I2(\sext_ln50_2_cast_reg_3010_reg[17]_0 [11]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [11]),
        .I4(reg_702[11]),
        .I5(reg_707[11]),
        .O(\bi_addr_1_reg_3309[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bi_addr_1_reg_3309[19]_i_10 
       (.I0(reg_702[17]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [17]),
        .O(\bi_addr_1_reg_3309[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_1_reg_3309[19]_i_11 
       (.I0(reg_707[16]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [16]),
        .I2(reg_702[16]),
        .O(\bi_addr_1_reg_3309[19]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_1_reg_3309[19]_i_12 
       (.I0(reg_707[15]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [15]),
        .I2(reg_702[15]),
        .O(\bi_addr_1_reg_3309[19]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bi_addr_1_reg_3309[19]_i_13 
       (.I0(reg_702[18]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [18]),
        .O(\bi_addr_1_reg_3309[19]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \bi_addr_1_reg_3309[19]_i_14 
       (.I0(reg_707[17]),
        .I1(\sext_ln50_2_cast_reg_3010_reg[17]_0 [16]),
        .O(\bi_addr_1_reg_3309[19]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \bi_addr_1_reg_3309[19]_i_15 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [16]),
        .I1(reg_702[16]),
        .I2(reg_707[16]),
        .O(\bi_addr_1_reg_3309[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9669966996696996)) 
    \bi_addr_1_reg_3309[19]_i_2 
       (.I0(\bi_addr_1_reg_3309[23]_i_16_n_0 ),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [19]),
        .I2(reg_702[19]),
        .I3(reg_707[19]),
        .I4(reg_702[18]),
        .I5(\add_ln50_14_reg_3438_reg[31]_0 [18]),
        .O(\bi_addr_1_reg_3309[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6F6F066F066F0606)) 
    \bi_addr_1_reg_3309[19]_i_3 
       (.I0(reg_707[17]),
        .I1(\sext_ln50_2_cast_reg_3010_reg[17]_0 [16]),
        .I2(\bi_addr_1_reg_3309[19]_i_10_n_0 ),
        .I3(reg_707[16]),
        .I4(reg_702[16]),
        .I5(\add_ln50_14_reg_3438_reg[31]_0 [16]),
        .O(\bi_addr_1_reg_3309[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_1_reg_3309[19]_i_4 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [15]),
        .I1(\bi_addr_1_reg_3309[19]_i_11_n_0 ),
        .I2(reg_707[15]),
        .I3(reg_702[15]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [15]),
        .O(\bi_addr_1_reg_3309[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_1_reg_3309[19]_i_5 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [14]),
        .I1(\bi_addr_1_reg_3309[19]_i_12_n_0 ),
        .I2(reg_707[14]),
        .I3(reg_702[14]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [14]),
        .O(\bi_addr_1_reg_3309[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA6969696955)) 
    \bi_addr_1_reg_3309[19]_i_6 
       (.I0(\bi_addr_1_reg_3309[19]_i_2_n_0 ),
        .I1(reg_702[18]),
        .I2(\add_ln50_14_reg_3438_reg[31]_0 [18]),
        .I3(reg_707[17]),
        .I4(\sext_ln50_2_cast_reg_3010_reg[17]_0 [16]),
        .I5(reg_707[18]),
        .O(\bi_addr_1_reg_3309[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA95656A956A9A956)) 
    \bi_addr_1_reg_3309[19]_i_7 
       (.I0(\bi_addr_1_reg_3309[19]_i_3_n_0 ),
        .I1(reg_702[17]),
        .I2(\add_ln50_14_reg_3438_reg[31]_0 [17]),
        .I3(\bi_addr_1_reg_3309[19]_i_13_n_0 ),
        .I4(reg_707[18]),
        .I5(\bi_addr_1_reg_3309[19]_i_14_n_0 ),
        .O(\bi_addr_1_reg_3309[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \bi_addr_1_reg_3309[19]_i_8 
       (.I0(\bi_addr_1_reg_3309[19]_i_4_n_0 ),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [17]),
        .I2(reg_702[17]),
        .I3(reg_707[17]),
        .I4(\sext_ln50_2_cast_reg_3010_reg[17]_0 [16]),
        .I5(\bi_addr_1_reg_3309[19]_i_15_n_0 ),
        .O(\bi_addr_1_reg_3309[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_1_reg_3309[19]_i_9 
       (.I0(\bi_addr_1_reg_3309[19]_i_5_n_0 ),
        .I1(\bi_addr_1_reg_3309[19]_i_11_n_0 ),
        .I2(\sext_ln50_2_cast_reg_3010_reg[17]_0 [15]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [15]),
        .I4(reg_702[15]),
        .I5(reg_707[15]),
        .O(\bi_addr_1_reg_3309[19]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bi_addr_1_reg_3309[23]_i_10 
       (.I0(reg_702[22]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [22]),
        .O(\bi_addr_1_reg_3309[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bi_addr_1_reg_3309[23]_i_11 
       (.I0(reg_702[20]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [20]),
        .O(\bi_addr_1_reg_3309[23]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bi_addr_1_reg_3309[23]_i_12 
       (.I0(reg_702[21]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [21]),
        .O(\bi_addr_1_reg_3309[23]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \bi_addr_1_reg_3309[23]_i_13 
       (.I0(reg_702[19]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [19]),
        .O(\bi_addr_1_reg_3309[23]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bi_addr_1_reg_3309[23]_i_14 
       (.I0(reg_702[20]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [20]),
        .O(\bi_addr_1_reg_3309[23]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bi_addr_1_reg_3309[23]_i_15 
       (.I0(reg_702[18]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [18]),
        .O(\bi_addr_1_reg_3309[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000EEEE0EEE0000E)) 
    \bi_addr_1_reg_3309[23]_i_16 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [17]),
        .I1(reg_702[17]),
        .I2(\sext_ln50_2_cast_reg_3010_reg[17]_0 [16]),
        .I3(reg_707[17]),
        .I4(reg_707[18]),
        .I5(\bi_addr_1_reg_3309[19]_i_13_n_0 ),
        .O(\bi_addr_1_reg_3309[23]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_1_reg_3309[23]_i_17 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [22]),
        .I1(reg_702[22]),
        .I2(reg_707[23]),
        .I3(reg_702[23]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [23]),
        .O(\bi_addr_1_reg_3309[23]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_1_reg_3309[23]_i_18 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [21]),
        .I1(reg_702[21]),
        .I2(reg_707[22]),
        .I3(reg_702[22]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [22]),
        .O(\bi_addr_1_reg_3309[23]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_1_reg_3309[23]_i_19 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [20]),
        .I1(reg_702[20]),
        .I2(reg_707[21]),
        .I3(reg_702[21]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [21]),
        .O(\bi_addr_1_reg_3309[23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_1_reg_3309[23]_i_2 
       (.I0(\bi_addr_1_reg_3309[23]_i_10_n_0 ),
        .I1(reg_707[22]),
        .I2(\bi_addr_1_reg_3309[23]_i_11_n_0 ),
        .I3(reg_702[21]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [21]),
        .I5(reg_707[21]),
        .O(\bi_addr_1_reg_3309[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_1_reg_3309[23]_i_20 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [19]),
        .I1(reg_702[19]),
        .I2(reg_707[20]),
        .I3(reg_702[20]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [20]),
        .O(\bi_addr_1_reg_3309[23]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bi_addr_1_reg_3309[23]_i_21 
       (.I0(reg_702[19]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [19]),
        .O(\bi_addr_1_reg_3309[23]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_1_reg_3309[23]_i_3 
       (.I0(\bi_addr_1_reg_3309[23]_i_12_n_0 ),
        .I1(reg_707[21]),
        .I2(\bi_addr_1_reg_3309[23]_i_13_n_0 ),
        .I3(reg_702[20]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [20]),
        .I5(reg_707[20]),
        .O(\bi_addr_1_reg_3309[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_1_reg_3309[23]_i_4 
       (.I0(\bi_addr_1_reg_3309[23]_i_14_n_0 ),
        .I1(reg_707[20]),
        .I2(\bi_addr_1_reg_3309[23]_i_15_n_0 ),
        .I3(reg_702[19]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [19]),
        .I5(reg_707[19]),
        .O(\bi_addr_1_reg_3309[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699600000000)) 
    \bi_addr_1_reg_3309[23]_i_5 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [19]),
        .I1(reg_702[19]),
        .I2(reg_707[19]),
        .I3(reg_702[18]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [18]),
        .I5(\bi_addr_1_reg_3309[23]_i_16_n_0 ),
        .O(\bi_addr_1_reg_3309[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_1_reg_3309[23]_i_6 
       (.I0(\bi_addr_1_reg_3309[23]_i_2_n_0 ),
        .I1(\bi_addr_1_reg_3309[23]_i_17_n_0 ),
        .I2(reg_707[22]),
        .I3(\bi_addr_1_reg_3309[23]_i_10_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [21]),
        .I5(reg_702[21]),
        .O(\bi_addr_1_reg_3309[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_1_reg_3309[23]_i_7 
       (.I0(\bi_addr_1_reg_3309[23]_i_3_n_0 ),
        .I1(\bi_addr_1_reg_3309[23]_i_18_n_0 ),
        .I2(reg_707[21]),
        .I3(\bi_addr_1_reg_3309[23]_i_12_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [20]),
        .I5(reg_702[20]),
        .O(\bi_addr_1_reg_3309[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_1_reg_3309[23]_i_8 
       (.I0(\bi_addr_1_reg_3309[23]_i_4_n_0 ),
        .I1(\bi_addr_1_reg_3309[23]_i_19_n_0 ),
        .I2(reg_707[20]),
        .I3(\bi_addr_1_reg_3309[23]_i_14_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [19]),
        .I5(reg_702[19]),
        .O(\bi_addr_1_reg_3309[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_1_reg_3309[23]_i_9 
       (.I0(\bi_addr_1_reg_3309[23]_i_5_n_0 ),
        .I1(\bi_addr_1_reg_3309[23]_i_20_n_0 ),
        .I2(reg_707[19]),
        .I3(\bi_addr_1_reg_3309[23]_i_21_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [18]),
        .I5(reg_702[18]),
        .O(\bi_addr_1_reg_3309[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bi_addr_1_reg_3309[27]_i_10 
       (.I0(reg_702[26]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [26]),
        .O(\bi_addr_1_reg_3309[27]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bi_addr_1_reg_3309[27]_i_11 
       (.I0(reg_702[24]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [24]),
        .O(\bi_addr_1_reg_3309[27]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bi_addr_1_reg_3309[27]_i_12 
       (.I0(reg_702[25]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [25]),
        .O(\bi_addr_1_reg_3309[27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bi_addr_1_reg_3309[27]_i_13 
       (.I0(reg_702[23]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [23]),
        .O(\bi_addr_1_reg_3309[27]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bi_addr_1_reg_3309[27]_i_14 
       (.I0(reg_702[24]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [24]),
        .O(\bi_addr_1_reg_3309[27]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bi_addr_1_reg_3309[27]_i_15 
       (.I0(reg_702[22]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [22]),
        .O(\bi_addr_1_reg_3309[27]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bi_addr_1_reg_3309[27]_i_16 
       (.I0(reg_702[23]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [23]),
        .O(\bi_addr_1_reg_3309[27]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bi_addr_1_reg_3309[27]_i_17 
       (.I0(reg_702[21]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [21]),
        .O(\bi_addr_1_reg_3309[27]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_1_reg_3309[27]_i_18 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [26]),
        .I1(reg_702[26]),
        .I2(reg_707[27]),
        .I3(reg_702[27]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [27]),
        .O(\bi_addr_1_reg_3309[27]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_1_reg_3309[27]_i_19 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [25]),
        .I1(reg_702[25]),
        .I2(reg_707[26]),
        .I3(reg_702[26]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [26]),
        .O(\bi_addr_1_reg_3309[27]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_1_reg_3309[27]_i_2 
       (.I0(\bi_addr_1_reg_3309[27]_i_10_n_0 ),
        .I1(reg_707[26]),
        .I2(\bi_addr_1_reg_3309[27]_i_11_n_0 ),
        .I3(reg_702[25]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [25]),
        .I5(reg_707[25]),
        .O(\bi_addr_1_reg_3309[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_1_reg_3309[27]_i_20 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [24]),
        .I1(reg_702[24]),
        .I2(reg_707[25]),
        .I3(reg_702[25]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [25]),
        .O(\bi_addr_1_reg_3309[27]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_1_reg_3309[27]_i_21 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [23]),
        .I1(reg_702[23]),
        .I2(reg_707[24]),
        .I3(reg_702[24]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [24]),
        .O(\bi_addr_1_reg_3309[27]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_1_reg_3309[27]_i_3 
       (.I0(\bi_addr_1_reg_3309[27]_i_12_n_0 ),
        .I1(reg_707[25]),
        .I2(\bi_addr_1_reg_3309[27]_i_13_n_0 ),
        .I3(reg_702[24]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [24]),
        .I5(reg_707[24]),
        .O(\bi_addr_1_reg_3309[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_1_reg_3309[27]_i_4 
       (.I0(\bi_addr_1_reg_3309[27]_i_14_n_0 ),
        .I1(reg_707[24]),
        .I2(\bi_addr_1_reg_3309[27]_i_15_n_0 ),
        .I3(reg_702[23]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [23]),
        .I5(reg_707[23]),
        .O(\bi_addr_1_reg_3309[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_1_reg_3309[27]_i_5 
       (.I0(\bi_addr_1_reg_3309[27]_i_16_n_0 ),
        .I1(reg_707[23]),
        .I2(\bi_addr_1_reg_3309[27]_i_17_n_0 ),
        .I3(reg_702[22]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [22]),
        .I5(reg_707[22]),
        .O(\bi_addr_1_reg_3309[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_1_reg_3309[27]_i_6 
       (.I0(\bi_addr_1_reg_3309[27]_i_2_n_0 ),
        .I1(\bi_addr_1_reg_3309[27]_i_18_n_0 ),
        .I2(reg_707[26]),
        .I3(\bi_addr_1_reg_3309[27]_i_10_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [25]),
        .I5(reg_702[25]),
        .O(\bi_addr_1_reg_3309[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_1_reg_3309[27]_i_7 
       (.I0(\bi_addr_1_reg_3309[27]_i_3_n_0 ),
        .I1(\bi_addr_1_reg_3309[27]_i_19_n_0 ),
        .I2(reg_707[25]),
        .I3(\bi_addr_1_reg_3309[27]_i_12_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [24]),
        .I5(reg_702[24]),
        .O(\bi_addr_1_reg_3309[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_1_reg_3309[27]_i_8 
       (.I0(\bi_addr_1_reg_3309[27]_i_4_n_0 ),
        .I1(\bi_addr_1_reg_3309[27]_i_20_n_0 ),
        .I2(reg_707[24]),
        .I3(\bi_addr_1_reg_3309[27]_i_14_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [23]),
        .I5(reg_702[23]),
        .O(\bi_addr_1_reg_3309[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_1_reg_3309[27]_i_9 
       (.I0(\bi_addr_1_reg_3309[27]_i_5_n_0 ),
        .I1(\bi_addr_1_reg_3309[27]_i_21_n_0 ),
        .I2(reg_707[23]),
        .I3(\bi_addr_1_reg_3309[27]_i_16_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [22]),
        .I5(reg_702[22]),
        .O(\bi_addr_1_reg_3309[27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bi_addr_1_reg_3309[31]_i_10 
       (.I0(reg_702[27]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [27]),
        .O(\bi_addr_1_reg_3309[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bi_addr_1_reg_3309[31]_i_11 
       (.I0(reg_702[28]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [28]),
        .O(\bi_addr_1_reg_3309[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bi_addr_1_reg_3309[31]_i_12 
       (.I0(reg_702[26]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [26]),
        .O(\bi_addr_1_reg_3309[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bi_addr_1_reg_3309[31]_i_13 
       (.I0(reg_702[27]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [27]),
        .O(\bi_addr_1_reg_3309[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bi_addr_1_reg_3309[31]_i_14 
       (.I0(reg_702[25]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [25]),
        .O(\bi_addr_1_reg_3309[31]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hD7D7D741)) 
    \bi_addr_1_reg_3309[31]_i_15 
       (.I0(reg_707[29]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [29]),
        .I2(reg_702[29]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [28]),
        .I4(reg_702[28]),
        .O(\bi_addr_1_reg_3309[31]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_1_reg_3309[31]_i_16 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [30]),
        .I1(reg_702[30]),
        .I2(reg_707[31]),
        .I3(reg_702[31]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [31]),
        .O(\bi_addr_1_reg_3309[31]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bi_addr_1_reg_3309[31]_i_17 
       (.I0(reg_702[30]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [30]),
        .O(\bi_addr_1_reg_3309[31]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_1_reg_3309[31]_i_18 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [29]),
        .I1(reg_702[29]),
        .I2(reg_707[30]),
        .I3(reg_702[30]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [30]),
        .O(\bi_addr_1_reg_3309[31]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_1_reg_3309[31]_i_19 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [28]),
        .I1(reg_702[28]),
        .I2(reg_707[29]),
        .I3(reg_702[29]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [29]),
        .O(\bi_addr_1_reg_3309[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_1_reg_3309[31]_i_2 
       (.I0(\bi_addr_1_reg_3309[31]_i_9_n_0 ),
        .I1(reg_707[29]),
        .I2(\bi_addr_1_reg_3309[31]_i_10_n_0 ),
        .I3(reg_702[28]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [28]),
        .I5(reg_707[28]),
        .O(\bi_addr_1_reg_3309[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_1_reg_3309[31]_i_20 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [27]),
        .I1(reg_702[27]),
        .I2(reg_707[28]),
        .I3(reg_702[28]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [28]),
        .O(\bi_addr_1_reg_3309[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_1_reg_3309[31]_i_3 
       (.I0(\bi_addr_1_reg_3309[31]_i_11_n_0 ),
        .I1(reg_707[28]),
        .I2(\bi_addr_1_reg_3309[31]_i_12_n_0 ),
        .I3(reg_702[27]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [27]),
        .I5(reg_707[27]),
        .O(\bi_addr_1_reg_3309[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_1_reg_3309[31]_i_4 
       (.I0(\bi_addr_1_reg_3309[31]_i_13_n_0 ),
        .I1(reg_707[27]),
        .I2(\bi_addr_1_reg_3309[31]_i_14_n_0 ),
        .I3(reg_702[26]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [26]),
        .I5(reg_707[26]),
        .O(\bi_addr_1_reg_3309[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h633963396339C663)) 
    \bi_addr_1_reg_3309[31]_i_5 
       (.I0(\bi_addr_1_reg_3309[31]_i_15_n_0 ),
        .I1(\bi_addr_1_reg_3309[31]_i_16_n_0 ),
        .I2(reg_707[30]),
        .I3(\bi_addr_1_reg_3309[31]_i_17_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [29]),
        .I5(reg_702[29]),
        .O(\bi_addr_1_reg_3309[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_1_reg_3309[31]_i_6 
       (.I0(\bi_addr_1_reg_3309[31]_i_2_n_0 ),
        .I1(\bi_addr_1_reg_3309[31]_i_18_n_0 ),
        .I2(reg_707[29]),
        .I3(\bi_addr_1_reg_3309[31]_i_9_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [28]),
        .I5(reg_702[28]),
        .O(\bi_addr_1_reg_3309[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_1_reg_3309[31]_i_7 
       (.I0(\bi_addr_1_reg_3309[31]_i_3_n_0 ),
        .I1(\bi_addr_1_reg_3309[31]_i_19_n_0 ),
        .I2(reg_707[28]),
        .I3(\bi_addr_1_reg_3309[31]_i_11_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [27]),
        .I5(reg_702[27]),
        .O(\bi_addr_1_reg_3309[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_1_reg_3309[31]_i_8 
       (.I0(\bi_addr_1_reg_3309[31]_i_4_n_0 ),
        .I1(\bi_addr_1_reg_3309[31]_i_20_n_0 ),
        .I2(reg_707[27]),
        .I3(\bi_addr_1_reg_3309[31]_i_13_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [26]),
        .I5(reg_702[26]),
        .O(\bi_addr_1_reg_3309[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bi_addr_1_reg_3309[31]_i_9 
       (.I0(reg_702[29]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [29]),
        .O(\bi_addr_1_reg_3309[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_1_reg_3309[3]_i_2 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [1]),
        .I1(\bi_addr_1_reg_3309[3]_i_8_n_0 ),
        .I2(reg_707[1]),
        .I3(reg_702[1]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [1]),
        .O(\bi_addr_1_reg_3309[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_1_reg_3309[3]_i_3 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [0]),
        .I1(\bi_addr_1_reg_3309[3]_i_9_n_0 ),
        .I2(reg_707[0]),
        .I3(\reg_702_reg[0]_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [0]),
        .O(\bi_addr_1_reg_3309[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_1_reg_3309[3]_i_4 
       (.I0(\bi_addr_1_reg_3309[3]_i_2_n_0 ),
        .I1(\bi_addr_1_reg_3309[7]_i_13_n_0 ),
        .I2(\sext_ln50_2_cast_reg_3010_reg[17]_0 [2]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [2]),
        .I4(reg_702[2]),
        .I5(reg_707[2]),
        .O(\bi_addr_1_reg_3309[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_1_reg_3309[3]_i_5 
       (.I0(\bi_addr_1_reg_3309[3]_i_3_n_0 ),
        .I1(\bi_addr_1_reg_3309[3]_i_8_n_0 ),
        .I2(\sext_ln50_2_cast_reg_3010_reg[17]_0 [1]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [1]),
        .I4(reg_702[1]),
        .I5(reg_707[1]),
        .O(\bi_addr_1_reg_3309[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT5 #(
    .INIT(32'h99696966)) 
    \bi_addr_1_reg_3309[3]_i_6 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [0]),
        .I1(\bi_addr_1_reg_3309[3]_i_9_n_0 ),
        .I2(reg_707[0]),
        .I3(\reg_702_reg[0]_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [0]),
        .O(\bi_addr_1_reg_3309[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \bi_addr_1_reg_3309[3]_i_7 
       (.I0(reg_707[0]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [0]),
        .I2(\reg_702_reg[0]_0 ),
        .O(\bi_addr_1_reg_3309[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_1_reg_3309[3]_i_8 
       (.I0(reg_707[2]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [2]),
        .I2(reg_702[2]),
        .O(\bi_addr_1_reg_3309[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_1_reg_3309[3]_i_9 
       (.I0(reg_707[1]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [1]),
        .I2(reg_702[1]),
        .O(\bi_addr_1_reg_3309[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_1_reg_3309[7]_i_10 
       (.I0(reg_707[6]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [6]),
        .I2(reg_702[6]),
        .O(\bi_addr_1_reg_3309[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_1_reg_3309[7]_i_11 
       (.I0(reg_707[5]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [5]),
        .I2(reg_702[5]),
        .O(\bi_addr_1_reg_3309[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_1_reg_3309[7]_i_12 
       (.I0(reg_707[4]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [4]),
        .I2(reg_702[4]),
        .O(\bi_addr_1_reg_3309[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_1_reg_3309[7]_i_13 
       (.I0(reg_707[3]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [3]),
        .I2(reg_702[3]),
        .O(\bi_addr_1_reg_3309[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_1_reg_3309[7]_i_2 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [5]),
        .I1(\bi_addr_1_reg_3309[7]_i_10_n_0 ),
        .I2(reg_707[5]),
        .I3(reg_702[5]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [5]),
        .O(\bi_addr_1_reg_3309[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_1_reg_3309[7]_i_3 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [4]),
        .I1(\bi_addr_1_reg_3309[7]_i_11_n_0 ),
        .I2(reg_707[4]),
        .I3(reg_702[4]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [4]),
        .O(\bi_addr_1_reg_3309[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_1_reg_3309[7]_i_4 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [3]),
        .I1(\bi_addr_1_reg_3309[7]_i_12_n_0 ),
        .I2(reg_707[3]),
        .I3(reg_702[3]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [3]),
        .O(\bi_addr_1_reg_3309[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_1_reg_3309[7]_i_5 
       (.I0(\sext_ln50_2_cast_reg_3010_reg[17]_0 [2]),
        .I1(\bi_addr_1_reg_3309[7]_i_13_n_0 ),
        .I2(reg_707[2]),
        .I3(reg_702[2]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [2]),
        .O(\bi_addr_1_reg_3309[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_1_reg_3309[7]_i_6 
       (.I0(\bi_addr_1_reg_3309[7]_i_2_n_0 ),
        .I1(\bi_addr_1_reg_3309[11]_i_13_n_0 ),
        .I2(\sext_ln50_2_cast_reg_3010_reg[17]_0 [6]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [6]),
        .I4(reg_702[6]),
        .I5(reg_707[6]),
        .O(\bi_addr_1_reg_3309[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_1_reg_3309[7]_i_7 
       (.I0(\bi_addr_1_reg_3309[7]_i_3_n_0 ),
        .I1(\bi_addr_1_reg_3309[7]_i_10_n_0 ),
        .I2(\sext_ln50_2_cast_reg_3010_reg[17]_0 [5]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [5]),
        .I4(reg_702[5]),
        .I5(reg_707[5]),
        .O(\bi_addr_1_reg_3309[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_1_reg_3309[7]_i_8 
       (.I0(\bi_addr_1_reg_3309[7]_i_4_n_0 ),
        .I1(\bi_addr_1_reg_3309[7]_i_11_n_0 ),
        .I2(\sext_ln50_2_cast_reg_3010_reg[17]_0 [4]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [4]),
        .I4(reg_702[4]),
        .I5(reg_707[4]),
        .O(\bi_addr_1_reg_3309[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_1_reg_3309[7]_i_9 
       (.I0(\bi_addr_1_reg_3309[7]_i_5_n_0 ),
        .I1(\bi_addr_1_reg_3309[7]_i_12_n_0 ),
        .I2(\sext_ln50_2_cast_reg_3010_reg[17]_0 [3]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [3]),
        .I4(reg_702[3]),
        .I5(reg_707[3]),
        .O(\bi_addr_1_reg_3309[7]_i_9_n_0 ));
  FDRE \bi_addr_1_reg_3309_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[0]),
        .Q(bi_addr_1_reg_3309[0]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[10]),
        .Q(bi_addr_1_reg_3309[10]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[11]),
        .Q(bi_addr_1_reg_3309[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_1_reg_3309_reg[11]_i_1 
       (.CI(\bi_addr_1_reg_3309_reg[7]_i_1_n_0 ),
        .CO({\bi_addr_1_reg_3309_reg[11]_i_1_n_0 ,\bi_addr_1_reg_3309_reg[11]_i_1_n_1 ,\bi_addr_1_reg_3309_reg[11]_i_1_n_2 ,\bi_addr_1_reg_3309_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_1_reg_3309[11]_i_2_n_0 ,\bi_addr_1_reg_3309[11]_i_3_n_0 ,\bi_addr_1_reg_3309[11]_i_4_n_0 ,\bi_addr_1_reg_3309[11]_i_5_n_0 }),
        .O(sub_ln50_1_fu_1553_p2[11:8]),
        .S({\bi_addr_1_reg_3309[11]_i_6_n_0 ,\bi_addr_1_reg_3309[11]_i_7_n_0 ,\bi_addr_1_reg_3309[11]_i_8_n_0 ,\bi_addr_1_reg_3309[11]_i_9_n_0 }));
  FDRE \bi_addr_1_reg_3309_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[12]),
        .Q(bi_addr_1_reg_3309[12]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[13]),
        .Q(bi_addr_1_reg_3309[13]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[14]),
        .Q(bi_addr_1_reg_3309[14]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[15]),
        .Q(bi_addr_1_reg_3309[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_1_reg_3309_reg[15]_i_1 
       (.CI(\bi_addr_1_reg_3309_reg[11]_i_1_n_0 ),
        .CO({\bi_addr_1_reg_3309_reg[15]_i_1_n_0 ,\bi_addr_1_reg_3309_reg[15]_i_1_n_1 ,\bi_addr_1_reg_3309_reg[15]_i_1_n_2 ,\bi_addr_1_reg_3309_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_1_reg_3309[15]_i_2_n_0 ,\bi_addr_1_reg_3309[15]_i_3_n_0 ,\bi_addr_1_reg_3309[15]_i_4_n_0 ,\bi_addr_1_reg_3309[15]_i_5_n_0 }),
        .O(sub_ln50_1_fu_1553_p2[15:12]),
        .S({\bi_addr_1_reg_3309[15]_i_6_n_0 ,\bi_addr_1_reg_3309[15]_i_7_n_0 ,\bi_addr_1_reg_3309[15]_i_8_n_0 ,\bi_addr_1_reg_3309[15]_i_9_n_0 }));
  FDRE \bi_addr_1_reg_3309_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[16]),
        .Q(bi_addr_1_reg_3309[16]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[17] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[17]),
        .Q(bi_addr_1_reg_3309[17]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[18] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[18]),
        .Q(bi_addr_1_reg_3309[18]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[19] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[19]),
        .Q(bi_addr_1_reg_3309[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_1_reg_3309_reg[19]_i_1 
       (.CI(\bi_addr_1_reg_3309_reg[15]_i_1_n_0 ),
        .CO({\bi_addr_1_reg_3309_reg[19]_i_1_n_0 ,\bi_addr_1_reg_3309_reg[19]_i_1_n_1 ,\bi_addr_1_reg_3309_reg[19]_i_1_n_2 ,\bi_addr_1_reg_3309_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_1_reg_3309[19]_i_2_n_0 ,\bi_addr_1_reg_3309[19]_i_3_n_0 ,\bi_addr_1_reg_3309[19]_i_4_n_0 ,\bi_addr_1_reg_3309[19]_i_5_n_0 }),
        .O(sub_ln50_1_fu_1553_p2[19:16]),
        .S({\bi_addr_1_reg_3309[19]_i_6_n_0 ,\bi_addr_1_reg_3309[19]_i_7_n_0 ,\bi_addr_1_reg_3309[19]_i_8_n_0 ,\bi_addr_1_reg_3309[19]_i_9_n_0 }));
  FDRE \bi_addr_1_reg_3309_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[1]),
        .Q(bi_addr_1_reg_3309[1]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[20] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[20]),
        .Q(bi_addr_1_reg_3309[20]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[21] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[21]),
        .Q(bi_addr_1_reg_3309[21]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[22] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[22]),
        .Q(bi_addr_1_reg_3309[22]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[23] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[23]),
        .Q(bi_addr_1_reg_3309[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_1_reg_3309_reg[23]_i_1 
       (.CI(\bi_addr_1_reg_3309_reg[19]_i_1_n_0 ),
        .CO({\bi_addr_1_reg_3309_reg[23]_i_1_n_0 ,\bi_addr_1_reg_3309_reg[23]_i_1_n_1 ,\bi_addr_1_reg_3309_reg[23]_i_1_n_2 ,\bi_addr_1_reg_3309_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_1_reg_3309[23]_i_2_n_0 ,\bi_addr_1_reg_3309[23]_i_3_n_0 ,\bi_addr_1_reg_3309[23]_i_4_n_0 ,\bi_addr_1_reg_3309[23]_i_5_n_0 }),
        .O(sub_ln50_1_fu_1553_p2[23:20]),
        .S({\bi_addr_1_reg_3309[23]_i_6_n_0 ,\bi_addr_1_reg_3309[23]_i_7_n_0 ,\bi_addr_1_reg_3309[23]_i_8_n_0 ,\bi_addr_1_reg_3309[23]_i_9_n_0 }));
  FDRE \bi_addr_1_reg_3309_reg[24] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[24]),
        .Q(bi_addr_1_reg_3309[24]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[25] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[25]),
        .Q(bi_addr_1_reg_3309[25]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[26] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[26]),
        .Q(bi_addr_1_reg_3309[26]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[27] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[27]),
        .Q(bi_addr_1_reg_3309[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_1_reg_3309_reg[27]_i_1 
       (.CI(\bi_addr_1_reg_3309_reg[23]_i_1_n_0 ),
        .CO({\bi_addr_1_reg_3309_reg[27]_i_1_n_0 ,\bi_addr_1_reg_3309_reg[27]_i_1_n_1 ,\bi_addr_1_reg_3309_reg[27]_i_1_n_2 ,\bi_addr_1_reg_3309_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_1_reg_3309[27]_i_2_n_0 ,\bi_addr_1_reg_3309[27]_i_3_n_0 ,\bi_addr_1_reg_3309[27]_i_4_n_0 ,\bi_addr_1_reg_3309[27]_i_5_n_0 }),
        .O(sub_ln50_1_fu_1553_p2[27:24]),
        .S({\bi_addr_1_reg_3309[27]_i_6_n_0 ,\bi_addr_1_reg_3309[27]_i_7_n_0 ,\bi_addr_1_reg_3309[27]_i_8_n_0 ,\bi_addr_1_reg_3309[27]_i_9_n_0 }));
  FDRE \bi_addr_1_reg_3309_reg[28] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[28]),
        .Q(bi_addr_1_reg_3309[28]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[29] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[29]),
        .Q(bi_addr_1_reg_3309[29]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[2]),
        .Q(bi_addr_1_reg_3309[2]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[30] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[30]),
        .Q(bi_addr_1_reg_3309[30]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[31] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[31]),
        .Q(bi_addr_1_reg_3309[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_1_reg_3309_reg[31]_i_1 
       (.CI(\bi_addr_1_reg_3309_reg[27]_i_1_n_0 ),
        .CO({\NLW_bi_addr_1_reg_3309_reg[31]_i_1_CO_UNCONNECTED [3],\bi_addr_1_reg_3309_reg[31]_i_1_n_1 ,\bi_addr_1_reg_3309_reg[31]_i_1_n_2 ,\bi_addr_1_reg_3309_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\bi_addr_1_reg_3309[31]_i_2_n_0 ,\bi_addr_1_reg_3309[31]_i_3_n_0 ,\bi_addr_1_reg_3309[31]_i_4_n_0 }),
        .O(sub_ln50_1_fu_1553_p2[31:28]),
        .S({\bi_addr_1_reg_3309[31]_i_5_n_0 ,\bi_addr_1_reg_3309[31]_i_6_n_0 ,\bi_addr_1_reg_3309[31]_i_7_n_0 ,\bi_addr_1_reg_3309[31]_i_8_n_0 }));
  FDRE \bi_addr_1_reg_3309_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[3]),
        .Q(bi_addr_1_reg_3309[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_1_reg_3309_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\bi_addr_1_reg_3309_reg[3]_i_1_n_0 ,\bi_addr_1_reg_3309_reg[3]_i_1_n_1 ,\bi_addr_1_reg_3309_reg[3]_i_1_n_2 ,\bi_addr_1_reg_3309_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\bi_addr_1_reg_3309[3]_i_2_n_0 ,\bi_addr_1_reg_3309[3]_i_3_n_0 ,1'b0,1'b1}),
        .O(sub_ln50_1_fu_1553_p2[3:0]),
        .S({\bi_addr_1_reg_3309[3]_i_4_n_0 ,\bi_addr_1_reg_3309[3]_i_5_n_0 ,\bi_addr_1_reg_3309[3]_i_6_n_0 ,\bi_addr_1_reg_3309[3]_i_7_n_0 }));
  FDRE \bi_addr_1_reg_3309_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[4]),
        .Q(bi_addr_1_reg_3309[4]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[5]),
        .Q(bi_addr_1_reg_3309[5]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[6]),
        .Q(bi_addr_1_reg_3309[6]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[7]),
        .Q(bi_addr_1_reg_3309[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_1_reg_3309_reg[7]_i_1 
       (.CI(\bi_addr_1_reg_3309_reg[3]_i_1_n_0 ),
        .CO({\bi_addr_1_reg_3309_reg[7]_i_1_n_0 ,\bi_addr_1_reg_3309_reg[7]_i_1_n_1 ,\bi_addr_1_reg_3309_reg[7]_i_1_n_2 ,\bi_addr_1_reg_3309_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_1_reg_3309[7]_i_2_n_0 ,\bi_addr_1_reg_3309[7]_i_3_n_0 ,\bi_addr_1_reg_3309[7]_i_4_n_0 ,\bi_addr_1_reg_3309[7]_i_5_n_0 }),
        .O(sub_ln50_1_fu_1553_p2[7:4]),
        .S({\bi_addr_1_reg_3309[7]_i_6_n_0 ,\bi_addr_1_reg_3309[7]_i_7_n_0 ,\bi_addr_1_reg_3309[7]_i_8_n_0 ,\bi_addr_1_reg_3309[7]_i_9_n_0 }));
  FDRE \bi_addr_1_reg_3309_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[8]),
        .Q(bi_addr_1_reg_3309[8]),
        .R(1'b0));
  FDRE \bi_addr_1_reg_3309_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(sub_ln50_1_fu_1553_p2[9]),
        .Q(bi_addr_1_reg_3309[9]),
        .R(1'b0));
  FDRE \bi_addr_2_read_reg_3724_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [0]),
        .Q(bi_addr_2_read_reg_3724[0]),
        .R(1'b0));
  FDRE \bi_addr_2_read_reg_3724_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [1]),
        .Q(bi_addr_2_read_reg_3724[1]),
        .R(1'b0));
  FDRE \bi_addr_2_read_reg_3724_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [2]),
        .Q(bi_addr_2_read_reg_3724[2]),
        .R(1'b0));
  FDRE \bi_addr_2_read_reg_3724_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [3]),
        .Q(bi_addr_2_read_reg_3724[3]),
        .R(1'b0));
  FDRE \bi_addr_2_read_reg_3724_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [4]),
        .Q(bi_addr_2_read_reg_3724[4]),
        .R(1'b0));
  FDRE \bi_addr_2_read_reg_3724_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [5]),
        .Q(bi_addr_2_read_reg_3724[5]),
        .R(1'b0));
  FDRE \bi_addr_2_read_reg_3724_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [6]),
        .Q(bi_addr_2_read_reg_3724[6]),
        .R(1'b0));
  FDRE \bi_addr_2_read_reg_3724_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [7]),
        .Q(bi_addr_2_read_reg_3724[7]),
        .R(1'b0));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_2_reg_3345[12]_i_2 
       (.I0(reg_707[11]),
        .I1(add_ln50_14_fu_1813_p2[11]),
        .I2(sext_ln50_1_fu_1620_p1[11]),
        .O(\bi_addr_2_reg_3345[12]_i_2_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_2_reg_3345[12]_i_3 
       (.I0(reg_707[10]),
        .I1(add_ln50_14_fu_1813_p2[10]),
        .I2(sext_ln50_1_fu_1620_p1[10]),
        .O(\bi_addr_2_reg_3345[12]_i_3_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_2_reg_3345[12]_i_4 
       (.I0(reg_707[9]),
        .I1(add_ln50_14_fu_1813_p2[9]),
        .I2(sext_ln50_1_fu_1620_p1[9]),
        .O(\bi_addr_2_reg_3345[12]_i_4_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_2_reg_3345[12]_i_5 
       (.I0(reg_707[8]),
        .I1(add_ln50_14_fu_1813_p2[8]),
        .I2(sext_ln50_1_fu_1620_p1[8]),
        .O(\bi_addr_2_reg_3345[12]_i_5_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[12]_i_6 
       (.I0(reg_707[12]),
        .I1(add_ln50_14_fu_1813_p2[12]),
        .I2(sext_ln50_1_fu_1620_p1[12]),
        .I3(\bi_addr_2_reg_3345[12]_i_2_n_0 ),
        .O(\bi_addr_2_reg_3345[12]_i_6_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[12]_i_7 
       (.I0(reg_707[11]),
        .I1(add_ln50_14_fu_1813_p2[11]),
        .I2(sext_ln50_1_fu_1620_p1[11]),
        .I3(\bi_addr_2_reg_3345[12]_i_3_n_0 ),
        .O(\bi_addr_2_reg_3345[12]_i_7_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[12]_i_8 
       (.I0(reg_707[10]),
        .I1(add_ln50_14_fu_1813_p2[10]),
        .I2(sext_ln50_1_fu_1620_p1[10]),
        .I3(\bi_addr_2_reg_3345[12]_i_4_n_0 ),
        .O(\bi_addr_2_reg_3345[12]_i_8_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[12]_i_9 
       (.I0(reg_707[9]),
        .I1(add_ln50_14_fu_1813_p2[9]),
        .I2(sext_ln50_1_fu_1620_p1[9]),
        .I3(\bi_addr_2_reg_3345[12]_i_5_n_0 ),
        .O(\bi_addr_2_reg_3345[12]_i_9_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_2_reg_3345[16]_i_2 
       (.I0(reg_707[15]),
        .I1(add_ln50_14_fu_1813_p2[15]),
        .I2(sext_ln50_1_fu_1620_p1[15]),
        .O(\bi_addr_2_reg_3345[16]_i_2_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_2_reg_3345[16]_i_3 
       (.I0(reg_707[14]),
        .I1(add_ln50_14_fu_1813_p2[14]),
        .I2(sext_ln50_1_fu_1620_p1[14]),
        .O(\bi_addr_2_reg_3345[16]_i_3_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_2_reg_3345[16]_i_4 
       (.I0(reg_707[13]),
        .I1(add_ln50_14_fu_1813_p2[13]),
        .I2(sext_ln50_1_fu_1620_p1[13]),
        .O(\bi_addr_2_reg_3345[16]_i_4_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_2_reg_3345[16]_i_5 
       (.I0(reg_707[12]),
        .I1(add_ln50_14_fu_1813_p2[12]),
        .I2(sext_ln50_1_fu_1620_p1[12]),
        .O(\bi_addr_2_reg_3345[16]_i_5_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[16]_i_6 
       (.I0(reg_707[16]),
        .I1(add_ln50_14_fu_1813_p2[16]),
        .I2(sext_ln50_1_fu_1620_p1[16]),
        .I3(\bi_addr_2_reg_3345[16]_i_2_n_0 ),
        .O(\bi_addr_2_reg_3345[16]_i_6_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[16]_i_7 
       (.I0(reg_707[15]),
        .I1(add_ln50_14_fu_1813_p2[15]),
        .I2(sext_ln50_1_fu_1620_p1[15]),
        .I3(\bi_addr_2_reg_3345[16]_i_3_n_0 ),
        .O(\bi_addr_2_reg_3345[16]_i_7_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[16]_i_8 
       (.I0(reg_707[14]),
        .I1(add_ln50_14_fu_1813_p2[14]),
        .I2(sext_ln50_1_fu_1620_p1[14]),
        .I3(\bi_addr_2_reg_3345[16]_i_4_n_0 ),
        .O(\bi_addr_2_reg_3345[16]_i_8_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[16]_i_9 
       (.I0(reg_707[13]),
        .I1(add_ln50_14_fu_1813_p2[13]),
        .I2(sext_ln50_1_fu_1620_p1[13]),
        .I3(\bi_addr_2_reg_3345[16]_i_5_n_0 ),
        .O(\bi_addr_2_reg_3345[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \bi_addr_2_reg_3345[20]_i_2 
       (.I0(add_ln50_14_fu_1813_p2[18]),
        .I1(reg_707[18]),
        .I2(sext_ln50_1_fu_1620_p1[18]),
        .O(\bi_addr_2_reg_3345[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_2_reg_3345[20]_i_3 
       (.I0(sext_ln50_1_fu_1620_p1[18]),
        .I1(reg_707[18]),
        .I2(add_ln50_14_fu_1813_p2[18]),
        .O(\bi_addr_2_reg_3345[20]_i_3_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_2_reg_3345[20]_i_4 
       (.I0(reg_707[16]),
        .I1(add_ln50_14_fu_1813_p2[16]),
        .I2(sext_ln50_1_fu_1620_p1[16]),
        .O(\bi_addr_2_reg_3345[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_2_reg_3345[20]_i_5 
       (.I0(add_ln50_14_fu_1813_p2[18]),
        .I1(reg_707[18]),
        .I2(reg_707[20]),
        .I3(add_ln50_14_fu_1813_p2[20]),
        .I4(add_ln50_14_fu_1813_p2[19]),
        .I5(reg_707[19]),
        .O(\bi_addr_2_reg_3345[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hC36996C3)) 
    \bi_addr_2_reg_3345[20]_i_6 
       (.I0(sext_ln50_1_fu_1620_p1[18]),
        .I1(reg_707[19]),
        .I2(add_ln50_14_fu_1813_p2[19]),
        .I3(add_ln50_14_fu_1813_p2[18]),
        .I4(reg_707[18]),
        .O(\bi_addr_2_reg_3345[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \bi_addr_2_reg_3345[20]_i_7 
       (.I0(sext_ln50_1_fu_1620_p1[18]),
        .I1(reg_707[18]),
        .I2(add_ln50_14_fu_1813_p2[18]),
        .I3(sext_ln50_1_fu_1620_p1[17]),
        .I4(add_ln50_14_fu_1813_p2[17]),
        .I5(reg_707[17]),
        .O(\bi_addr_2_reg_3345[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[20]_i_8 
       (.I0(\bi_addr_2_reg_3345[20]_i_4_n_0 ),
        .I1(reg_707[17]),
        .I2(add_ln50_14_fu_1813_p2[17]),
        .I3(sext_ln50_1_fu_1620_p1[17]),
        .O(\bi_addr_2_reg_3345[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_2_reg_3345[24]_i_2 
       (.I0(add_ln50_14_fu_1813_p2[22]),
        .I1(reg_707[22]),
        .I2(reg_707[24]),
        .I3(add_ln50_14_fu_1813_p2[24]),
        .I4(add_ln50_14_fu_1813_p2[23]),
        .I5(reg_707[23]),
        .O(\bi_addr_2_reg_3345[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_2_reg_3345[24]_i_3 
       (.I0(add_ln50_14_fu_1813_p2[21]),
        .I1(reg_707[21]),
        .I2(reg_707[23]),
        .I3(add_ln50_14_fu_1813_p2[23]),
        .I4(add_ln50_14_fu_1813_p2[22]),
        .I5(reg_707[22]),
        .O(\bi_addr_2_reg_3345[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_2_reg_3345[24]_i_4 
       (.I0(add_ln50_14_fu_1813_p2[20]),
        .I1(reg_707[20]),
        .I2(reg_707[22]),
        .I3(add_ln50_14_fu_1813_p2[22]),
        .I4(add_ln50_14_fu_1813_p2[21]),
        .I5(reg_707[21]),
        .O(\bi_addr_2_reg_3345[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_2_reg_3345[24]_i_5 
       (.I0(add_ln50_14_fu_1813_p2[19]),
        .I1(reg_707[19]),
        .I2(reg_707[21]),
        .I3(add_ln50_14_fu_1813_p2[21]),
        .I4(add_ln50_14_fu_1813_p2[20]),
        .I5(reg_707[20]),
        .O(\bi_addr_2_reg_3345[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_2_reg_3345[28]_i_2 
       (.I0(add_ln50_14_fu_1813_p2[26]),
        .I1(reg_707[26]),
        .I2(reg_707[28]),
        .I3(add_ln50_14_fu_1813_p2[28]),
        .I4(add_ln50_14_fu_1813_p2[27]),
        .I5(reg_707[27]),
        .O(\bi_addr_2_reg_3345[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_2_reg_3345[28]_i_3 
       (.I0(add_ln50_14_fu_1813_p2[25]),
        .I1(reg_707[25]),
        .I2(reg_707[27]),
        .I3(add_ln50_14_fu_1813_p2[27]),
        .I4(add_ln50_14_fu_1813_p2[26]),
        .I5(reg_707[26]),
        .O(\bi_addr_2_reg_3345[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_2_reg_3345[28]_i_4 
       (.I0(add_ln50_14_fu_1813_p2[24]),
        .I1(reg_707[24]),
        .I2(reg_707[26]),
        .I3(add_ln50_14_fu_1813_p2[26]),
        .I4(add_ln50_14_fu_1813_p2[25]),
        .I5(reg_707[25]),
        .O(\bi_addr_2_reg_3345[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_2_reg_3345[28]_i_5 
       (.I0(add_ln50_14_fu_1813_p2[23]),
        .I1(reg_707[23]),
        .I2(reg_707[25]),
        .I3(add_ln50_14_fu_1813_p2[25]),
        .I4(add_ln50_14_fu_1813_p2[24]),
        .I5(reg_707[24]),
        .O(\bi_addr_2_reg_3345[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_2_reg_3345[31]_i_2 
       (.I0(add_ln50_14_fu_1813_p2[29]),
        .I1(reg_707[29]),
        .I2(reg_707[31]),
        .I3(add_ln50_14_fu_1813_p2[31]),
        .I4(add_ln50_14_fu_1813_p2[30]),
        .I5(reg_707[30]),
        .O(\bi_addr_2_reg_3345[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_2_reg_3345[31]_i_3 
       (.I0(add_ln50_14_fu_1813_p2[28]),
        .I1(reg_707[28]),
        .I2(reg_707[30]),
        .I3(add_ln50_14_fu_1813_p2[30]),
        .I4(add_ln50_14_fu_1813_p2[29]),
        .I5(reg_707[29]),
        .O(\bi_addr_2_reg_3345[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_2_reg_3345[31]_i_4 
       (.I0(add_ln50_14_fu_1813_p2[27]),
        .I1(reg_707[27]),
        .I2(reg_707[29]),
        .I3(add_ln50_14_fu_1813_p2[29]),
        .I4(add_ln50_14_fu_1813_p2[28]),
        .I5(reg_707[28]),
        .O(\bi_addr_2_reg_3345[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bi_addr_2_reg_3345[4]_i_10 
       (.I0(sext_ln50_2_cast_reg_3010[1]),
        .O(sext_ln50_3_fu_1714_p1[1]));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_2_reg_3345[4]_i_2 
       (.I0(reg_707[3]),
        .I1(add_ln50_14_fu_1813_p2[3]),
        .I2(sext_ln50_1_fu_1620_p1[3]),
        .O(\bi_addr_2_reg_3345[4]_i_2_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_2_reg_3345[4]_i_3 
       (.I0(reg_707[2]),
        .I1(add_ln50_14_fu_1813_p2[2]),
        .I2(sext_ln50_1_fu_1620_p1[2]),
        .O(\bi_addr_2_reg_3345[4]_i_3_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_2_reg_3345[4]_i_4 
       (.I0(reg_707[1]),
        .I1(add_ln50_14_fu_1813_p2[1]),
        .I2(sext_ln50_1_fu_1620_p1[1]),
        .O(\bi_addr_2_reg_3345[4]_i_4_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[4]_i_5 
       (.I0(reg_707[4]),
        .I1(add_ln50_14_fu_1813_p2[4]),
        .I2(sext_ln50_1_fu_1620_p1[4]),
        .I3(\bi_addr_2_reg_3345[4]_i_2_n_0 ),
        .O(\bi_addr_2_reg_3345[4]_i_5_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[4]_i_6 
       (.I0(reg_707[3]),
        .I1(add_ln50_14_fu_1813_p2[3]),
        .I2(sext_ln50_1_fu_1620_p1[3]),
        .I3(\bi_addr_2_reg_3345[4]_i_3_n_0 ),
        .O(\bi_addr_2_reg_3345[4]_i_6_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[4]_i_7 
       (.I0(reg_707[2]),
        .I1(add_ln50_14_fu_1813_p2[2]),
        .I2(sext_ln50_1_fu_1620_p1[2]),
        .I3(\bi_addr_2_reg_3345[4]_i_4_n_0 ),
        .O(\bi_addr_2_reg_3345[4]_i_7_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[4]_i_8 
       (.I0(reg_707[1]),
        .I1(add_ln50_14_fu_1813_p2[1]),
        .I2(sext_ln50_1_fu_1620_p1[1]),
        .I3(\bi_addr_4_reg_3432[4]_i_5_n_0 ),
        .O(\bi_addr_2_reg_3345[4]_i_8_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_2_reg_3345[8]_i_2 
       (.I0(reg_707[7]),
        .I1(add_ln50_14_fu_1813_p2[7]),
        .I2(sext_ln50_1_fu_1620_p1[7]),
        .O(\bi_addr_2_reg_3345[8]_i_2_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_2_reg_3345[8]_i_3 
       (.I0(reg_707[6]),
        .I1(add_ln50_14_fu_1813_p2[6]),
        .I2(sext_ln50_1_fu_1620_p1[6]),
        .O(\bi_addr_2_reg_3345[8]_i_3_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_2_reg_3345[8]_i_4 
       (.I0(reg_707[5]),
        .I1(add_ln50_14_fu_1813_p2[5]),
        .I2(sext_ln50_1_fu_1620_p1[5]),
        .O(\bi_addr_2_reg_3345[8]_i_4_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_2_reg_3345[8]_i_5 
       (.I0(reg_707[4]),
        .I1(add_ln50_14_fu_1813_p2[4]),
        .I2(sext_ln50_1_fu_1620_p1[4]),
        .O(\bi_addr_2_reg_3345[8]_i_5_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[8]_i_6 
       (.I0(reg_707[8]),
        .I1(add_ln50_14_fu_1813_p2[8]),
        .I2(sext_ln50_1_fu_1620_p1[8]),
        .I3(\bi_addr_2_reg_3345[8]_i_2_n_0 ),
        .O(\bi_addr_2_reg_3345[8]_i_6_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[8]_i_7 
       (.I0(reg_707[7]),
        .I1(add_ln50_14_fu_1813_p2[7]),
        .I2(sext_ln50_1_fu_1620_p1[7]),
        .I3(\bi_addr_2_reg_3345[8]_i_3_n_0 ),
        .O(\bi_addr_2_reg_3345[8]_i_7_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[8]_i_8 
       (.I0(reg_707[6]),
        .I1(add_ln50_14_fu_1813_p2[6]),
        .I2(sext_ln50_1_fu_1620_p1[6]),
        .I3(\bi_addr_2_reg_3345[8]_i_4_n_0 ),
        .O(\bi_addr_2_reg_3345[8]_i_8_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_2_reg_3345[8]_i_9 
       (.I0(reg_707[5]),
        .I1(add_ln50_14_fu_1813_p2[5]),
        .I2(sext_ln50_1_fu_1620_p1[5]),
        .I3(\bi_addr_2_reg_3345[8]_i_5_n_0 ),
        .O(\bi_addr_2_reg_3345[8]_i_9_n_0 ));
  FDRE \bi_addr_2_reg_3345_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_4_fu_1801_p2[0]),
        .Q(bi_addr_2_reg_3345[0]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[10]),
        .Q(bi_addr_2_reg_3345[10]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[11]),
        .Q(bi_addr_2_reg_3345[11]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[12]),
        .Q(bi_addr_2_reg_3345[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_2_reg_3345_reg[12]_i_1 
       (.CI(\bi_addr_2_reg_3345_reg[8]_i_1_n_0 ),
        .CO({\bi_addr_2_reg_3345_reg[12]_i_1_n_0 ,\bi_addr_2_reg_3345_reg[12]_i_1_n_1 ,\bi_addr_2_reg_3345_reg[12]_i_1_n_2 ,\bi_addr_2_reg_3345_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_2_reg_3345[12]_i_2_n_0 ,\bi_addr_2_reg_3345[12]_i_3_n_0 ,\bi_addr_2_reg_3345[12]_i_4_n_0 ,\bi_addr_2_reg_3345[12]_i_5_n_0 }),
        .O(sub_ln50_2_fu_1630_p2[12:9]),
        .S({\bi_addr_2_reg_3345[12]_i_6_n_0 ,\bi_addr_2_reg_3345[12]_i_7_n_0 ,\bi_addr_2_reg_3345[12]_i_8_n_0 ,\bi_addr_2_reg_3345[12]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_2_reg_3345_reg[12]_i_10 
       (.CI(\bi_addr_2_reg_3345_reg[8]_i_10_n_0 ),
        .CO({\bi_addr_2_reg_3345_reg[12]_i_10_n_0 ,\bi_addr_2_reg_3345_reg[12]_i_10_n_1 ,\bi_addr_2_reg_3345_reg[12]_i_10_n_2 ,\bi_addr_2_reg_3345_reg[12]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln50_1_fu_1620_p1[11:8]),
        .S(sext_ln50_2_cast_reg_3010[11:8]));
  FDRE \bi_addr_2_reg_3345_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[13]),
        .Q(bi_addr_2_reg_3345[13]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[14]),
        .Q(bi_addr_2_reg_3345[14]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[15]),
        .Q(bi_addr_2_reg_3345[15]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[16]),
        .Q(bi_addr_2_reg_3345[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_2_reg_3345_reg[16]_i_1 
       (.CI(\bi_addr_2_reg_3345_reg[12]_i_1_n_0 ),
        .CO({\bi_addr_2_reg_3345_reg[16]_i_1_n_0 ,\bi_addr_2_reg_3345_reg[16]_i_1_n_1 ,\bi_addr_2_reg_3345_reg[16]_i_1_n_2 ,\bi_addr_2_reg_3345_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_2_reg_3345[16]_i_2_n_0 ,\bi_addr_2_reg_3345[16]_i_3_n_0 ,\bi_addr_2_reg_3345[16]_i_4_n_0 ,\bi_addr_2_reg_3345[16]_i_5_n_0 }),
        .O(sub_ln50_2_fu_1630_p2[16:13]),
        .S({\bi_addr_2_reg_3345[16]_i_6_n_0 ,\bi_addr_2_reg_3345[16]_i_7_n_0 ,\bi_addr_2_reg_3345[16]_i_8_n_0 ,\bi_addr_2_reg_3345[16]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_2_reg_3345_reg[16]_i_10 
       (.CI(\bi_addr_2_reg_3345_reg[12]_i_10_n_0 ),
        .CO({\bi_addr_2_reg_3345_reg[16]_i_10_n_0 ,\bi_addr_2_reg_3345_reg[16]_i_10_n_1 ,\bi_addr_2_reg_3345_reg[16]_i_10_n_2 ,\bi_addr_2_reg_3345_reg[16]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln50_1_fu_1620_p1[15:12]),
        .S(sext_ln50_2_cast_reg_3010[15:12]));
  FDRE \bi_addr_2_reg_3345_reg[17] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[17]),
        .Q(bi_addr_2_reg_3345[17]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[18] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[18]),
        .Q(bi_addr_2_reg_3345[18]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[19] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[19]),
        .Q(bi_addr_2_reg_3345[19]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[1]),
        .Q(bi_addr_2_reg_3345[1]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[20] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[20]),
        .Q(bi_addr_2_reg_3345[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_2_reg_3345_reg[20]_i_1 
       (.CI(\bi_addr_2_reg_3345_reg[16]_i_1_n_0 ),
        .CO({\bi_addr_2_reg_3345_reg[20]_i_1_n_0 ,\bi_addr_2_reg_3345_reg[20]_i_1_n_1 ,\bi_addr_2_reg_3345_reg[20]_i_1_n_2 ,\bi_addr_2_reg_3345_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_4_reg_3432[20]_i_2_n_0 ,\bi_addr_2_reg_3345[20]_i_2_n_0 ,\bi_addr_2_reg_3345[20]_i_3_n_0 ,\bi_addr_2_reg_3345[20]_i_4_n_0 }),
        .O(sub_ln50_2_fu_1630_p2[20:17]),
        .S({\bi_addr_2_reg_3345[20]_i_5_n_0 ,\bi_addr_2_reg_3345[20]_i_6_n_0 ,\bi_addr_2_reg_3345[20]_i_7_n_0 ,\bi_addr_2_reg_3345[20]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_2_reg_3345_reg[20]_i_9 
       (.CI(\bi_addr_2_reg_3345_reg[16]_i_10_n_0 ),
        .CO({\NLW_bi_addr_2_reg_3345_reg[20]_i_9_CO_UNCONNECTED [3:2],\bi_addr_2_reg_3345_reg[20]_i_9_n_2 ,\bi_addr_2_reg_3345_reg[20]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bi_addr_2_reg_3345_reg[20]_i_9_O_UNCONNECTED [3],sext_ln50_1_fu_1620_p1[18:16]}),
        .S({1'b0,sext_ln50_2_cast_reg_3010[17],sext_ln50_2_cast_reg_3010[17:16]}));
  FDRE \bi_addr_2_reg_3345_reg[21] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[21]),
        .Q(bi_addr_2_reg_3345[21]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[22] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[22]),
        .Q(bi_addr_2_reg_3345[22]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[23] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[23]),
        .Q(bi_addr_2_reg_3345[23]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[24] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[24]),
        .Q(bi_addr_2_reg_3345[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_2_reg_3345_reg[24]_i_1 
       (.CI(\bi_addr_2_reg_3345_reg[20]_i_1_n_0 ),
        .CO({\bi_addr_2_reg_3345_reg[24]_i_1_n_0 ,\bi_addr_2_reg_3345_reg[24]_i_1_n_1 ,\bi_addr_2_reg_3345_reg[24]_i_1_n_2 ,\bi_addr_2_reg_3345_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_4_reg_3432[24]_i_2_n_0 ,\bi_addr_4_reg_3432[24]_i_3_n_0 ,\bi_addr_4_reg_3432[24]_i_4_n_0 ,\bi_addr_4_reg_3432[24]_i_5_n_0 }),
        .O(sub_ln50_2_fu_1630_p2[24:21]),
        .S({\bi_addr_2_reg_3345[24]_i_2_n_0 ,\bi_addr_2_reg_3345[24]_i_3_n_0 ,\bi_addr_2_reg_3345[24]_i_4_n_0 ,\bi_addr_2_reg_3345[24]_i_5_n_0 }));
  FDRE \bi_addr_2_reg_3345_reg[25] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[25]),
        .Q(bi_addr_2_reg_3345[25]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[26] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[26]),
        .Q(bi_addr_2_reg_3345[26]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[27] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[27]),
        .Q(bi_addr_2_reg_3345[27]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[28] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[28]),
        .Q(bi_addr_2_reg_3345[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_2_reg_3345_reg[28]_i_1 
       (.CI(\bi_addr_2_reg_3345_reg[24]_i_1_n_0 ),
        .CO({\bi_addr_2_reg_3345_reg[28]_i_1_n_0 ,\bi_addr_2_reg_3345_reg[28]_i_1_n_1 ,\bi_addr_2_reg_3345_reg[28]_i_1_n_2 ,\bi_addr_2_reg_3345_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_4_reg_3432[28]_i_2_n_0 ,\bi_addr_4_reg_3432[28]_i_3_n_0 ,\bi_addr_4_reg_3432[28]_i_4_n_0 ,\bi_addr_4_reg_3432[28]_i_5_n_0 }),
        .O(sub_ln50_2_fu_1630_p2[28:25]),
        .S({\bi_addr_2_reg_3345[28]_i_2_n_0 ,\bi_addr_2_reg_3345[28]_i_3_n_0 ,\bi_addr_2_reg_3345[28]_i_4_n_0 ,\bi_addr_2_reg_3345[28]_i_5_n_0 }));
  FDRE \bi_addr_2_reg_3345_reg[29] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[29]),
        .Q(bi_addr_2_reg_3345[29]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[2]),
        .Q(bi_addr_2_reg_3345[2]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[30] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[30]),
        .Q(bi_addr_2_reg_3345[30]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[31] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[31]),
        .Q(bi_addr_2_reg_3345[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_2_reg_3345_reg[31]_i_1 
       (.CI(\bi_addr_2_reg_3345_reg[28]_i_1_n_0 ),
        .CO({\NLW_bi_addr_2_reg_3345_reg[31]_i_1_CO_UNCONNECTED [3:2],\bi_addr_2_reg_3345_reg[31]_i_1_n_2 ,\bi_addr_2_reg_3345_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\bi_addr_4_reg_3432[31]_i_2_n_0 ,\bi_addr_4_reg_3432[31]_i_3_n_0 }),
        .O({\NLW_bi_addr_2_reg_3345_reg[31]_i_1_O_UNCONNECTED [3],sub_ln50_2_fu_1630_p2[31:29]}),
        .S({1'b0,\bi_addr_2_reg_3345[31]_i_2_n_0 ,\bi_addr_2_reg_3345[31]_i_3_n_0 ,\bi_addr_2_reg_3345[31]_i_4_n_0 }));
  FDRE \bi_addr_2_reg_3345_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[3]),
        .Q(bi_addr_2_reg_3345[3]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[4]),
        .Q(bi_addr_2_reg_3345[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_2_reg_3345_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\bi_addr_2_reg_3345_reg[4]_i_1_n_0 ,\bi_addr_2_reg_3345_reg[4]_i_1_n_1 ,\bi_addr_2_reg_3345_reg[4]_i_1_n_2 ,\bi_addr_2_reg_3345_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_2_reg_3345[4]_i_2_n_0 ,\bi_addr_2_reg_3345[4]_i_3_n_0 ,\bi_addr_2_reg_3345[4]_i_4_n_0 ,\bi_addr_4_reg_3432[4]_i_5_n_0 }),
        .O(sub_ln50_2_fu_1630_p2[4:1]),
        .S({\bi_addr_2_reg_3345[4]_i_5_n_0 ,\bi_addr_2_reg_3345[4]_i_6_n_0 ,\bi_addr_2_reg_3345[4]_i_7_n_0 ,\bi_addr_2_reg_3345[4]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_2_reg_3345_reg[4]_i_9 
       (.CI(1'b0),
        .CO({\bi_addr_2_reg_3345_reg[4]_i_9_n_0 ,\bi_addr_2_reg_3345_reg[4]_i_9_n_1 ,\bi_addr_2_reg_3345_reg[4]_i_9_n_2 ,\bi_addr_2_reg_3345_reg[4]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sext_ln50_2_cast_reg_3010[1],1'b0}),
        .O({sext_ln50_1_fu_1620_p1[3:1],\NLW_bi_addr_2_reg_3345_reg[4]_i_9_O_UNCONNECTED [0]}),
        .S({sext_ln50_2_cast_reg_3010[3:2],sext_ln50_3_fu_1714_p1[1],1'b0}));
  FDRE \bi_addr_2_reg_3345_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[5]),
        .Q(bi_addr_2_reg_3345[5]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[6]),
        .Q(bi_addr_2_reg_3345[6]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[7]),
        .Q(bi_addr_2_reg_3345[7]),
        .R(1'b0));
  FDRE \bi_addr_2_reg_3345_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[8]),
        .Q(bi_addr_2_reg_3345[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_2_reg_3345_reg[8]_i_1 
       (.CI(\bi_addr_2_reg_3345_reg[4]_i_1_n_0 ),
        .CO({\bi_addr_2_reg_3345_reg[8]_i_1_n_0 ,\bi_addr_2_reg_3345_reg[8]_i_1_n_1 ,\bi_addr_2_reg_3345_reg[8]_i_1_n_2 ,\bi_addr_2_reg_3345_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_2_reg_3345[8]_i_2_n_0 ,\bi_addr_2_reg_3345[8]_i_3_n_0 ,\bi_addr_2_reg_3345[8]_i_4_n_0 ,\bi_addr_2_reg_3345[8]_i_5_n_0 }),
        .O(sub_ln50_2_fu_1630_p2[8:5]),
        .S({\bi_addr_2_reg_3345[8]_i_6_n_0 ,\bi_addr_2_reg_3345[8]_i_7_n_0 ,\bi_addr_2_reg_3345[8]_i_8_n_0 ,\bi_addr_2_reg_3345[8]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_2_reg_3345_reg[8]_i_10 
       (.CI(\bi_addr_2_reg_3345_reg[4]_i_9_n_0 ),
        .CO({\bi_addr_2_reg_3345_reg[8]_i_10_n_0 ,\bi_addr_2_reg_3345_reg[8]_i_10_n_1 ,\bi_addr_2_reg_3345_reg[8]_i_10_n_2 ,\bi_addr_2_reg_3345_reg[8]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln50_1_fu_1620_p1[7:4]),
        .S(sext_ln50_2_cast_reg_3010[7:4]));
  FDRE \bi_addr_2_reg_3345_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(sub_ln50_2_fu_1630_p2[9]),
        .Q(bi_addr_2_reg_3345[9]),
        .R(1'b0));
  FDRE \bi_addr_3_read_reg_3769_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [0]),
        .Q(bi_addr_3_read_reg_3769[0]),
        .R(1'b0));
  FDRE \bi_addr_3_read_reg_3769_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [1]),
        .Q(bi_addr_3_read_reg_3769[1]),
        .R(1'b0));
  FDRE \bi_addr_3_read_reg_3769_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [2]),
        .Q(bi_addr_3_read_reg_3769[2]),
        .R(1'b0));
  FDRE \bi_addr_3_read_reg_3769_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [3]),
        .Q(bi_addr_3_read_reg_3769[3]),
        .R(1'b0));
  FDRE \bi_addr_3_read_reg_3769_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [4]),
        .Q(bi_addr_3_read_reg_3769[4]),
        .R(1'b0));
  FDRE \bi_addr_3_read_reg_3769_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [5]),
        .Q(bi_addr_3_read_reg_3769[5]),
        .R(1'b0));
  FDRE \bi_addr_3_read_reg_3769_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [6]),
        .Q(bi_addr_3_read_reg_3769[6]),
        .R(1'b0));
  FDRE \bi_addr_3_read_reg_3769_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [7]),
        .Q(bi_addr_3_read_reg_3769[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \bi_addr_3_reg_3396[0]_i_1 
       (.I0(reg_707[0]),
        .I1(add_ln50_14_fu_1813_p2[0]),
        .O(\bi_addr_3_reg_3396[0]_i_1_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_3_reg_3396[12]_i_2 
       (.I0(reg_707[11]),
        .I1(add_ln50_14_fu_1813_p2[11]),
        .I2(sext_ln50_3_fu_1714_p1[11]),
        .O(\bi_addr_3_reg_3396[12]_i_2_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_3_reg_3396[12]_i_3 
       (.I0(reg_707[10]),
        .I1(add_ln50_14_fu_1813_p2[10]),
        .I2(sext_ln50_3_fu_1714_p1[10]),
        .O(\bi_addr_3_reg_3396[12]_i_3_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_3_reg_3396[12]_i_4 
       (.I0(reg_707[9]),
        .I1(add_ln50_14_fu_1813_p2[9]),
        .I2(sext_ln50_3_fu_1714_p1[9]),
        .O(\bi_addr_3_reg_3396[12]_i_4_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_3_reg_3396[12]_i_5 
       (.I0(reg_707[8]),
        .I1(add_ln50_14_fu_1813_p2[8]),
        .I2(sext_ln50_3_fu_1714_p1[8]),
        .O(\bi_addr_3_reg_3396[12]_i_5_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_3_reg_3396[12]_i_6 
       (.I0(reg_707[12]),
        .I1(add_ln50_14_fu_1813_p2[12]),
        .I2(sext_ln50_3_fu_1714_p1[12]),
        .I3(\bi_addr_3_reg_3396[12]_i_2_n_0 ),
        .O(\bi_addr_3_reg_3396[12]_i_6_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_3_reg_3396[12]_i_7 
       (.I0(reg_707[11]),
        .I1(add_ln50_14_fu_1813_p2[11]),
        .I2(sext_ln50_3_fu_1714_p1[11]),
        .I3(\bi_addr_3_reg_3396[12]_i_3_n_0 ),
        .O(\bi_addr_3_reg_3396[12]_i_7_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_3_reg_3396[12]_i_8 
       (.I0(reg_707[10]),
        .I1(add_ln50_14_fu_1813_p2[10]),
        .I2(sext_ln50_3_fu_1714_p1[10]),
        .I3(\bi_addr_3_reg_3396[12]_i_4_n_0 ),
        .O(\bi_addr_3_reg_3396[12]_i_8_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_3_reg_3396[12]_i_9 
       (.I0(reg_707[9]),
        .I1(add_ln50_14_fu_1813_p2[9]),
        .I2(sext_ln50_3_fu_1714_p1[9]),
        .I3(\bi_addr_3_reg_3396[12]_i_5_n_0 ),
        .O(\bi_addr_3_reg_3396[12]_i_9_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_3_reg_3396[16]_i_2 
       (.I0(reg_707[15]),
        .I1(add_ln50_14_fu_1813_p2[15]),
        .I2(sext_ln50_3_fu_1714_p1[15]),
        .O(\bi_addr_3_reg_3396[16]_i_2_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_3_reg_3396[16]_i_3 
       (.I0(reg_707[14]),
        .I1(add_ln50_14_fu_1813_p2[14]),
        .I2(sext_ln50_3_fu_1714_p1[14]),
        .O(\bi_addr_3_reg_3396[16]_i_3_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_3_reg_3396[16]_i_4 
       (.I0(reg_707[13]),
        .I1(add_ln50_14_fu_1813_p2[13]),
        .I2(sext_ln50_3_fu_1714_p1[13]),
        .O(\bi_addr_3_reg_3396[16]_i_4_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_3_reg_3396[16]_i_5 
       (.I0(reg_707[12]),
        .I1(add_ln50_14_fu_1813_p2[12]),
        .I2(sext_ln50_3_fu_1714_p1[12]),
        .O(\bi_addr_3_reg_3396[16]_i_5_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_3_reg_3396[16]_i_6 
       (.I0(reg_707[16]),
        .I1(add_ln50_14_fu_1813_p2[16]),
        .I2(sext_ln50_3_fu_1714_p1[16]),
        .I3(\bi_addr_3_reg_3396[16]_i_2_n_0 ),
        .O(\bi_addr_3_reg_3396[16]_i_6_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_3_reg_3396[16]_i_7 
       (.I0(reg_707[15]),
        .I1(add_ln50_14_fu_1813_p2[15]),
        .I2(sext_ln50_3_fu_1714_p1[15]),
        .I3(\bi_addr_3_reg_3396[16]_i_3_n_0 ),
        .O(\bi_addr_3_reg_3396[16]_i_7_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_3_reg_3396[16]_i_8 
       (.I0(reg_707[14]),
        .I1(add_ln50_14_fu_1813_p2[14]),
        .I2(sext_ln50_3_fu_1714_p1[14]),
        .I3(\bi_addr_3_reg_3396[16]_i_4_n_0 ),
        .O(\bi_addr_3_reg_3396[16]_i_8_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_3_reg_3396[16]_i_9 
       (.I0(reg_707[13]),
        .I1(add_ln50_14_fu_1813_p2[13]),
        .I2(sext_ln50_3_fu_1714_p1[13]),
        .I3(\bi_addr_3_reg_3396[16]_i_5_n_0 ),
        .O(\bi_addr_3_reg_3396[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \bi_addr_3_reg_3396[20]_i_2 
       (.I0(add_ln50_14_fu_1813_p2[18]),
        .I1(reg_707[18]),
        .I2(sext_ln50_3_fu_1714_p1[18]),
        .O(\bi_addr_3_reg_3396[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_3_reg_3396[20]_i_3 
       (.I0(sext_ln50_3_fu_1714_p1[18]),
        .I1(reg_707[18]),
        .I2(add_ln50_14_fu_1813_p2[18]),
        .O(\bi_addr_3_reg_3396[20]_i_3_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_3_reg_3396[20]_i_4 
       (.I0(reg_707[16]),
        .I1(add_ln50_14_fu_1813_p2[16]),
        .I2(sext_ln50_3_fu_1714_p1[16]),
        .O(\bi_addr_3_reg_3396[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_3_reg_3396[20]_i_5 
       (.I0(add_ln50_14_fu_1813_p2[18]),
        .I1(reg_707[18]),
        .I2(reg_707[20]),
        .I3(add_ln50_14_fu_1813_p2[20]),
        .I4(add_ln50_14_fu_1813_p2[19]),
        .I5(reg_707[19]),
        .O(\bi_addr_3_reg_3396[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hC36996C3)) 
    \bi_addr_3_reg_3396[20]_i_6 
       (.I0(sext_ln50_3_fu_1714_p1[18]),
        .I1(reg_707[19]),
        .I2(add_ln50_14_fu_1813_p2[19]),
        .I3(add_ln50_14_fu_1813_p2[18]),
        .I4(reg_707[18]),
        .O(\bi_addr_3_reg_3396[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \bi_addr_3_reg_3396[20]_i_7 
       (.I0(sext_ln50_3_fu_1714_p1[18]),
        .I1(reg_707[18]),
        .I2(add_ln50_14_fu_1813_p2[18]),
        .I3(sext_ln50_3_fu_1714_p1[17]),
        .I4(add_ln50_14_fu_1813_p2[17]),
        .I5(reg_707[17]),
        .O(\bi_addr_3_reg_3396[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_3_reg_3396[20]_i_8 
       (.I0(\bi_addr_3_reg_3396[20]_i_4_n_0 ),
        .I1(reg_707[17]),
        .I2(add_ln50_14_fu_1813_p2[17]),
        .I3(sext_ln50_3_fu_1714_p1[17]),
        .O(\bi_addr_3_reg_3396[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_3_reg_3396[24]_i_2 
       (.I0(add_ln50_14_fu_1813_p2[22]),
        .I1(reg_707[22]),
        .I2(reg_707[24]),
        .I3(add_ln50_14_fu_1813_p2[24]),
        .I4(add_ln50_14_fu_1813_p2[23]),
        .I5(reg_707[23]),
        .O(\bi_addr_3_reg_3396[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_3_reg_3396[24]_i_3 
       (.I0(add_ln50_14_fu_1813_p2[21]),
        .I1(reg_707[21]),
        .I2(reg_707[23]),
        .I3(add_ln50_14_fu_1813_p2[23]),
        .I4(add_ln50_14_fu_1813_p2[22]),
        .I5(reg_707[22]),
        .O(\bi_addr_3_reg_3396[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_3_reg_3396[24]_i_4 
       (.I0(add_ln50_14_fu_1813_p2[20]),
        .I1(reg_707[20]),
        .I2(reg_707[22]),
        .I3(add_ln50_14_fu_1813_p2[22]),
        .I4(add_ln50_14_fu_1813_p2[21]),
        .I5(reg_707[21]),
        .O(\bi_addr_3_reg_3396[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_3_reg_3396[24]_i_5 
       (.I0(add_ln50_14_fu_1813_p2[19]),
        .I1(reg_707[19]),
        .I2(reg_707[21]),
        .I3(add_ln50_14_fu_1813_p2[21]),
        .I4(add_ln50_14_fu_1813_p2[20]),
        .I5(reg_707[20]),
        .O(\bi_addr_3_reg_3396[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_3_reg_3396[28]_i_2 
       (.I0(add_ln50_14_fu_1813_p2[26]),
        .I1(reg_707[26]),
        .I2(reg_707[28]),
        .I3(add_ln50_14_fu_1813_p2[28]),
        .I4(add_ln50_14_fu_1813_p2[27]),
        .I5(reg_707[27]),
        .O(\bi_addr_3_reg_3396[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_3_reg_3396[28]_i_3 
       (.I0(add_ln50_14_fu_1813_p2[25]),
        .I1(reg_707[25]),
        .I2(reg_707[27]),
        .I3(add_ln50_14_fu_1813_p2[27]),
        .I4(add_ln50_14_fu_1813_p2[26]),
        .I5(reg_707[26]),
        .O(\bi_addr_3_reg_3396[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_3_reg_3396[28]_i_4 
       (.I0(add_ln50_14_fu_1813_p2[24]),
        .I1(reg_707[24]),
        .I2(reg_707[26]),
        .I3(add_ln50_14_fu_1813_p2[26]),
        .I4(add_ln50_14_fu_1813_p2[25]),
        .I5(reg_707[25]),
        .O(\bi_addr_3_reg_3396[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_3_reg_3396[28]_i_5 
       (.I0(add_ln50_14_fu_1813_p2[23]),
        .I1(reg_707[23]),
        .I2(reg_707[25]),
        .I3(add_ln50_14_fu_1813_p2[25]),
        .I4(add_ln50_14_fu_1813_p2[24]),
        .I5(reg_707[24]),
        .O(\bi_addr_3_reg_3396[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_3_reg_3396[31]_i_2 
       (.I0(add_ln50_14_fu_1813_p2[29]),
        .I1(reg_707[29]),
        .I2(reg_707[31]),
        .I3(add_ln50_14_fu_1813_p2[31]),
        .I4(add_ln50_14_fu_1813_p2[30]),
        .I5(reg_707[30]),
        .O(\bi_addr_3_reg_3396[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_3_reg_3396[31]_i_3 
       (.I0(add_ln50_14_fu_1813_p2[28]),
        .I1(reg_707[28]),
        .I2(reg_707[30]),
        .I3(add_ln50_14_fu_1813_p2[30]),
        .I4(add_ln50_14_fu_1813_p2[29]),
        .I5(reg_707[29]),
        .O(\bi_addr_3_reg_3396[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_3_reg_3396[31]_i_4 
       (.I0(add_ln50_14_fu_1813_p2[27]),
        .I1(reg_707[27]),
        .I2(reg_707[29]),
        .I3(add_ln50_14_fu_1813_p2[29]),
        .I4(add_ln50_14_fu_1813_p2[28]),
        .I5(reg_707[28]),
        .O(\bi_addr_3_reg_3396[31]_i_4_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_3_reg_3396[4]_i_2 
       (.I0(reg_707[3]),
        .I1(add_ln50_14_fu_1813_p2[3]),
        .I2(sext_ln50_3_fu_1714_p1[3]),
        .O(\bi_addr_3_reg_3396[4]_i_2_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_3_reg_3396[4]_i_3 
       (.I0(reg_707[2]),
        .I1(add_ln50_14_fu_1813_p2[2]),
        .I2(sext_ln50_3_fu_1714_p1[2]),
        .O(\bi_addr_3_reg_3396[4]_i_3_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \bi_addr_3_reg_3396[4]_i_4 
       (.I0(reg_707[1]),
        .I1(add_ln50_14_fu_1813_p2[1]),
        .I2(sext_ln50_2_cast_reg_3010[1]),
        .O(\bi_addr_3_reg_3396[4]_i_4_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_3_reg_3396[4]_i_5 
       (.I0(reg_707[4]),
        .I1(add_ln50_14_fu_1813_p2[4]),
        .I2(sext_ln50_3_fu_1714_p1[4]),
        .I3(\bi_addr_3_reg_3396[4]_i_2_n_0 ),
        .O(\bi_addr_3_reg_3396[4]_i_5_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_3_reg_3396[4]_i_6 
       (.I0(reg_707[3]),
        .I1(add_ln50_14_fu_1813_p2[3]),
        .I2(sext_ln50_3_fu_1714_p1[3]),
        .I3(\bi_addr_3_reg_3396[4]_i_3_n_0 ),
        .O(\bi_addr_3_reg_3396[4]_i_6_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_3_reg_3396[4]_i_7 
       (.I0(reg_707[2]),
        .I1(add_ln50_14_fu_1813_p2[2]),
        .I2(sext_ln50_3_fu_1714_p1[2]),
        .I3(\bi_addr_3_reg_3396[4]_i_4_n_0 ),
        .O(\bi_addr_3_reg_3396[4]_i_7_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \bi_addr_3_reg_3396[4]_i_8 
       (.I0(reg_707[1]),
        .I1(add_ln50_14_fu_1813_p2[1]),
        .I2(sext_ln50_2_cast_reg_3010[1]),
        .I3(\bi_addr_4_reg_3432[4]_i_5_n_0 ),
        .O(\bi_addr_3_reg_3396[4]_i_8_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_3_reg_3396[8]_i_2 
       (.I0(reg_707[7]),
        .I1(add_ln50_14_fu_1813_p2[7]),
        .I2(sext_ln50_3_fu_1714_p1[7]),
        .O(\bi_addr_3_reg_3396[8]_i_2_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_3_reg_3396[8]_i_3 
       (.I0(reg_707[6]),
        .I1(add_ln50_14_fu_1813_p2[6]),
        .I2(sext_ln50_3_fu_1714_p1[6]),
        .O(\bi_addr_3_reg_3396[8]_i_3_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_3_reg_3396[8]_i_4 
       (.I0(reg_707[5]),
        .I1(add_ln50_14_fu_1813_p2[5]),
        .I2(sext_ln50_3_fu_1714_p1[5]),
        .O(\bi_addr_3_reg_3396[8]_i_4_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_3_reg_3396[8]_i_5 
       (.I0(reg_707[4]),
        .I1(add_ln50_14_fu_1813_p2[4]),
        .I2(sext_ln50_3_fu_1714_p1[4]),
        .O(\bi_addr_3_reg_3396[8]_i_5_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_3_reg_3396[8]_i_6 
       (.I0(reg_707[8]),
        .I1(add_ln50_14_fu_1813_p2[8]),
        .I2(sext_ln50_3_fu_1714_p1[8]),
        .I3(\bi_addr_3_reg_3396[8]_i_2_n_0 ),
        .O(\bi_addr_3_reg_3396[8]_i_6_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_3_reg_3396[8]_i_7 
       (.I0(reg_707[7]),
        .I1(add_ln50_14_fu_1813_p2[7]),
        .I2(sext_ln50_3_fu_1714_p1[7]),
        .I3(\bi_addr_3_reg_3396[8]_i_3_n_0 ),
        .O(\bi_addr_3_reg_3396[8]_i_7_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_3_reg_3396[8]_i_8 
       (.I0(reg_707[6]),
        .I1(add_ln50_14_fu_1813_p2[6]),
        .I2(sext_ln50_3_fu_1714_p1[6]),
        .I3(\bi_addr_3_reg_3396[8]_i_4_n_0 ),
        .O(\bi_addr_3_reg_3396[8]_i_8_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_3_reg_3396[8]_i_9 
       (.I0(reg_707[5]),
        .I1(add_ln50_14_fu_1813_p2[5]),
        .I2(sext_ln50_3_fu_1714_p1[5]),
        .I3(\bi_addr_3_reg_3396[8]_i_5_n_0 ),
        .O(\bi_addr_3_reg_3396[8]_i_9_n_0 ));
  FDRE \bi_addr_3_reg_3396_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\bi_addr_3_reg_3396[0]_i_1_n_0 ),
        .Q(bi_addr_3_reg_3396[0]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[10]),
        .Q(bi_addr_3_reg_3396[10]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[11]),
        .Q(bi_addr_3_reg_3396[11]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[12]),
        .Q(bi_addr_3_reg_3396[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_3_reg_3396_reg[12]_i_1 
       (.CI(\bi_addr_3_reg_3396_reg[8]_i_1_n_0 ),
        .CO({\bi_addr_3_reg_3396_reg[12]_i_1_n_0 ,\bi_addr_3_reg_3396_reg[12]_i_1_n_1 ,\bi_addr_3_reg_3396_reg[12]_i_1_n_2 ,\bi_addr_3_reg_3396_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_3_reg_3396[12]_i_2_n_0 ,\bi_addr_3_reg_3396[12]_i_3_n_0 ,\bi_addr_3_reg_3396[12]_i_4_n_0 ,\bi_addr_3_reg_3396[12]_i_5_n_0 }),
        .O(sub_ln50_3_fu_1724_p2[12:9]),
        .S({\bi_addr_3_reg_3396[12]_i_6_n_0 ,\bi_addr_3_reg_3396[12]_i_7_n_0 ,\bi_addr_3_reg_3396[12]_i_8_n_0 ,\bi_addr_3_reg_3396[12]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_3_reg_3396_reg[12]_i_10 
       (.CI(\bi_addr_3_reg_3396_reg[8]_i_10_n_0 ),
        .CO({\bi_addr_3_reg_3396_reg[12]_i_10_n_0 ,\bi_addr_3_reg_3396_reg[12]_i_10_n_1 ,\bi_addr_3_reg_3396_reg[12]_i_10_n_2 ,\bi_addr_3_reg_3396_reg[12]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln50_3_fu_1714_p1[9:6]),
        .S(sext_ln50_2_cast_reg_3010[9:6]));
  FDRE \bi_addr_3_reg_3396_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[13]),
        .Q(bi_addr_3_reg_3396[13]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[14]),
        .Q(bi_addr_3_reg_3396[14]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[15]),
        .Q(bi_addr_3_reg_3396[15]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[16]),
        .Q(bi_addr_3_reg_3396[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_3_reg_3396_reg[16]_i_1 
       (.CI(\bi_addr_3_reg_3396_reg[12]_i_1_n_0 ),
        .CO({\bi_addr_3_reg_3396_reg[16]_i_1_n_0 ,\bi_addr_3_reg_3396_reg[16]_i_1_n_1 ,\bi_addr_3_reg_3396_reg[16]_i_1_n_2 ,\bi_addr_3_reg_3396_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_3_reg_3396[16]_i_2_n_0 ,\bi_addr_3_reg_3396[16]_i_3_n_0 ,\bi_addr_3_reg_3396[16]_i_4_n_0 ,\bi_addr_3_reg_3396[16]_i_5_n_0 }),
        .O(sub_ln50_3_fu_1724_p2[16:13]),
        .S({\bi_addr_3_reg_3396[16]_i_6_n_0 ,\bi_addr_3_reg_3396[16]_i_7_n_0 ,\bi_addr_3_reg_3396[16]_i_8_n_0 ,\bi_addr_3_reg_3396[16]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_3_reg_3396_reg[16]_i_10 
       (.CI(\bi_addr_3_reg_3396_reg[12]_i_10_n_0 ),
        .CO({\bi_addr_3_reg_3396_reg[16]_i_10_n_0 ,\bi_addr_3_reg_3396_reg[16]_i_10_n_1 ,\bi_addr_3_reg_3396_reg[16]_i_10_n_2 ,\bi_addr_3_reg_3396_reg[16]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln50_3_fu_1714_p1[13:10]),
        .S(sext_ln50_2_cast_reg_3010[13:10]));
  FDRE \bi_addr_3_reg_3396_reg[17] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[17]),
        .Q(bi_addr_3_reg_3396[17]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[18] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[18]),
        .Q(bi_addr_3_reg_3396[18]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[19] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[19]),
        .Q(bi_addr_3_reg_3396[19]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[1]),
        .Q(bi_addr_3_reg_3396[1]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[20] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[20]),
        .Q(bi_addr_3_reg_3396[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_3_reg_3396_reg[20]_i_1 
       (.CI(\bi_addr_3_reg_3396_reg[16]_i_1_n_0 ),
        .CO({\bi_addr_3_reg_3396_reg[20]_i_1_n_0 ,\bi_addr_3_reg_3396_reg[20]_i_1_n_1 ,\bi_addr_3_reg_3396_reg[20]_i_1_n_2 ,\bi_addr_3_reg_3396_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_4_reg_3432[20]_i_2_n_0 ,\bi_addr_3_reg_3396[20]_i_2_n_0 ,\bi_addr_3_reg_3396[20]_i_3_n_0 ,\bi_addr_3_reg_3396[20]_i_4_n_0 }),
        .O(sub_ln50_3_fu_1724_p2[20:17]),
        .S({\bi_addr_3_reg_3396[20]_i_5_n_0 ,\bi_addr_3_reg_3396[20]_i_6_n_0 ,\bi_addr_3_reg_3396[20]_i_7_n_0 ,\bi_addr_3_reg_3396[20]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_3_reg_3396_reg[20]_i_10 
       (.CI(\bi_addr_3_reg_3396_reg[16]_i_10_n_0 ),
        .CO({\bi_addr_3_reg_3396_reg[20]_i_10_n_0 ,\bi_addr_3_reg_3396_reg[20]_i_10_n_1 ,\bi_addr_3_reg_3396_reg[20]_i_10_n_2 ,\bi_addr_3_reg_3396_reg[20]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln50_3_fu_1714_p1[17:14]),
        .S(sext_ln50_2_cast_reg_3010[17:14]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_3_reg_3396_reg[20]_i_9 
       (.CI(\bi_addr_3_reg_3396_reg[20]_i_10_n_0 ),
        .CO(\NLW_bi_addr_3_reg_3396_reg[20]_i_9_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bi_addr_3_reg_3396_reg[20]_i_9_O_UNCONNECTED [3:1],sext_ln50_3_fu_1714_p1[18]}),
        .S({1'b0,1'b0,1'b0,sext_ln50_2_cast_reg_3010[17]}));
  FDRE \bi_addr_3_reg_3396_reg[21] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[21]),
        .Q(bi_addr_3_reg_3396[21]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[22] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[22]),
        .Q(bi_addr_3_reg_3396[22]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[23] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[23]),
        .Q(bi_addr_3_reg_3396[23]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[24] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[24]),
        .Q(bi_addr_3_reg_3396[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_3_reg_3396_reg[24]_i_1 
       (.CI(\bi_addr_3_reg_3396_reg[20]_i_1_n_0 ),
        .CO({\bi_addr_3_reg_3396_reg[24]_i_1_n_0 ,\bi_addr_3_reg_3396_reg[24]_i_1_n_1 ,\bi_addr_3_reg_3396_reg[24]_i_1_n_2 ,\bi_addr_3_reg_3396_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_4_reg_3432[24]_i_2_n_0 ,\bi_addr_4_reg_3432[24]_i_3_n_0 ,\bi_addr_4_reg_3432[24]_i_4_n_0 ,\bi_addr_4_reg_3432[24]_i_5_n_0 }),
        .O(sub_ln50_3_fu_1724_p2[24:21]),
        .S({\bi_addr_3_reg_3396[24]_i_2_n_0 ,\bi_addr_3_reg_3396[24]_i_3_n_0 ,\bi_addr_3_reg_3396[24]_i_4_n_0 ,\bi_addr_3_reg_3396[24]_i_5_n_0 }));
  FDRE \bi_addr_3_reg_3396_reg[25] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[25]),
        .Q(bi_addr_3_reg_3396[25]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[26] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[26]),
        .Q(bi_addr_3_reg_3396[26]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[27] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[27]),
        .Q(bi_addr_3_reg_3396[27]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[28] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[28]),
        .Q(bi_addr_3_reg_3396[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_3_reg_3396_reg[28]_i_1 
       (.CI(\bi_addr_3_reg_3396_reg[24]_i_1_n_0 ),
        .CO({\bi_addr_3_reg_3396_reg[28]_i_1_n_0 ,\bi_addr_3_reg_3396_reg[28]_i_1_n_1 ,\bi_addr_3_reg_3396_reg[28]_i_1_n_2 ,\bi_addr_3_reg_3396_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_4_reg_3432[28]_i_2_n_0 ,\bi_addr_4_reg_3432[28]_i_3_n_0 ,\bi_addr_4_reg_3432[28]_i_4_n_0 ,\bi_addr_4_reg_3432[28]_i_5_n_0 }),
        .O(sub_ln50_3_fu_1724_p2[28:25]),
        .S({\bi_addr_3_reg_3396[28]_i_2_n_0 ,\bi_addr_3_reg_3396[28]_i_3_n_0 ,\bi_addr_3_reg_3396[28]_i_4_n_0 ,\bi_addr_3_reg_3396[28]_i_5_n_0 }));
  FDRE \bi_addr_3_reg_3396_reg[29] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[29]),
        .Q(bi_addr_3_reg_3396[29]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[2]),
        .Q(bi_addr_3_reg_3396[2]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[30] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[30]),
        .Q(bi_addr_3_reg_3396[30]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[31] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[31]),
        .Q(bi_addr_3_reg_3396[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_3_reg_3396_reg[31]_i_1 
       (.CI(\bi_addr_3_reg_3396_reg[28]_i_1_n_0 ),
        .CO({\NLW_bi_addr_3_reg_3396_reg[31]_i_1_CO_UNCONNECTED [3:2],\bi_addr_3_reg_3396_reg[31]_i_1_n_2 ,\bi_addr_3_reg_3396_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\bi_addr_4_reg_3432[31]_i_2_n_0 ,\bi_addr_4_reg_3432[31]_i_3_n_0 }),
        .O({\NLW_bi_addr_3_reg_3396_reg[31]_i_1_O_UNCONNECTED [3],sub_ln50_3_fu_1724_p2[31:29]}),
        .S({1'b0,\bi_addr_3_reg_3396[31]_i_2_n_0 ,\bi_addr_3_reg_3396[31]_i_3_n_0 ,\bi_addr_3_reg_3396[31]_i_4_n_0 }));
  FDRE \bi_addr_3_reg_3396_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[3]),
        .Q(bi_addr_3_reg_3396[3]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[4]),
        .Q(bi_addr_3_reg_3396[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_3_reg_3396_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\bi_addr_3_reg_3396_reg[4]_i_1_n_0 ,\bi_addr_3_reg_3396_reg[4]_i_1_n_1 ,\bi_addr_3_reg_3396_reg[4]_i_1_n_2 ,\bi_addr_3_reg_3396_reg[4]_i_1_n_3 }),
        .CYINIT(sub_ln50_4_fu_1801_p2[0]),
        .DI({\bi_addr_3_reg_3396[4]_i_2_n_0 ,\bi_addr_3_reg_3396[4]_i_3_n_0 ,\bi_addr_3_reg_3396[4]_i_4_n_0 ,\bi_addr_4_reg_3432[4]_i_5_n_0 }),
        .O(sub_ln50_3_fu_1724_p2[4:1]),
        .S({\bi_addr_3_reg_3396[4]_i_5_n_0 ,\bi_addr_3_reg_3396[4]_i_6_n_0 ,\bi_addr_3_reg_3396[4]_i_7_n_0 ,\bi_addr_3_reg_3396[4]_i_8_n_0 }));
  FDRE \bi_addr_3_reg_3396_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[5]),
        .Q(bi_addr_3_reg_3396[5]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[6]),
        .Q(bi_addr_3_reg_3396[6]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[7]),
        .Q(bi_addr_3_reg_3396[7]),
        .R(1'b0));
  FDRE \bi_addr_3_reg_3396_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[8]),
        .Q(bi_addr_3_reg_3396[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_3_reg_3396_reg[8]_i_1 
       (.CI(\bi_addr_3_reg_3396_reg[4]_i_1_n_0 ),
        .CO({\bi_addr_3_reg_3396_reg[8]_i_1_n_0 ,\bi_addr_3_reg_3396_reg[8]_i_1_n_1 ,\bi_addr_3_reg_3396_reg[8]_i_1_n_2 ,\bi_addr_3_reg_3396_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_3_reg_3396[8]_i_2_n_0 ,\bi_addr_3_reg_3396[8]_i_3_n_0 ,\bi_addr_3_reg_3396[8]_i_4_n_0 ,\bi_addr_3_reg_3396[8]_i_5_n_0 }),
        .O(sub_ln50_3_fu_1724_p2[8:5]),
        .S({\bi_addr_3_reg_3396[8]_i_6_n_0 ,\bi_addr_3_reg_3396[8]_i_7_n_0 ,\bi_addr_3_reg_3396[8]_i_8_n_0 ,\bi_addr_3_reg_3396[8]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_3_reg_3396_reg[8]_i_10 
       (.CI(1'b0),
        .CO({\bi_addr_3_reg_3396_reg[8]_i_10_n_0 ,\bi_addr_3_reg_3396_reg[8]_i_10_n_1 ,\bi_addr_3_reg_3396_reg[8]_i_10_n_2 ,\bi_addr_3_reg_3396_reg[8]_i_10_n_3 }),
        .CYINIT(sext_ln50_2_cast_reg_3010[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln50_3_fu_1714_p1[5:2]),
        .S(sext_ln50_2_cast_reg_3010[5:2]));
  FDRE \bi_addr_3_reg_3396_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(sub_ln50_3_fu_1724_p2[9]),
        .Q(bi_addr_3_reg_3396[9]),
        .R(1'b0));
  FDRE \bi_addr_4_read_reg_3824_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [0]),
        .Q(bi_addr_4_read_reg_3824[0]),
        .R(1'b0));
  FDRE \bi_addr_4_read_reg_3824_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [1]),
        .Q(bi_addr_4_read_reg_3824[1]),
        .R(1'b0));
  FDRE \bi_addr_4_read_reg_3824_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [2]),
        .Q(bi_addr_4_read_reg_3824[2]),
        .R(1'b0));
  FDRE \bi_addr_4_read_reg_3824_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [3]),
        .Q(bi_addr_4_read_reg_3824[3]),
        .R(1'b0));
  FDRE \bi_addr_4_read_reg_3824_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [4]),
        .Q(bi_addr_4_read_reg_3824[4]),
        .R(1'b0));
  FDRE \bi_addr_4_read_reg_3824_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [5]),
        .Q(bi_addr_4_read_reg_3824[5]),
        .R(1'b0));
  FDRE \bi_addr_4_read_reg_3824_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [6]),
        .Q(bi_addr_4_read_reg_3824[6]),
        .R(1'b0));
  FDRE \bi_addr_4_read_reg_3824_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [7]),
        .Q(bi_addr_4_read_reg_3824[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \bi_addr_4_reg_3432[0]_i_1 
       (.I0(add_ln50_14_fu_1813_p2[0]),
        .I1(reg_707[0]),
        .O(sub_ln50_4_fu_1801_p2[0]));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_4_reg_3432[12]_i_2 
       (.I0(reg_707[11]),
        .I1(add_ln50_14_fu_1813_p2[11]),
        .I2(sext_ln50_4_fu_1791_p1[11]),
        .O(\bi_addr_4_reg_3432[12]_i_2_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_4_reg_3432[12]_i_3 
       (.I0(reg_707[10]),
        .I1(add_ln50_14_fu_1813_p2[10]),
        .I2(sext_ln50_4_fu_1791_p1[10]),
        .O(\bi_addr_4_reg_3432[12]_i_3_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_4_reg_3432[12]_i_4 
       (.I0(reg_707[9]),
        .I1(add_ln50_14_fu_1813_p2[9]),
        .I2(sext_ln50_4_fu_1791_p1[9]),
        .O(\bi_addr_4_reg_3432[12]_i_4_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_4_reg_3432[12]_i_5 
       (.I0(reg_707[8]),
        .I1(add_ln50_14_fu_1813_p2[8]),
        .I2(sext_ln50_4_fu_1791_p1[8]),
        .O(\bi_addr_4_reg_3432[12]_i_5_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[12]_i_6 
       (.I0(reg_707[12]),
        .I1(add_ln50_14_fu_1813_p2[12]),
        .I2(sext_ln50_4_fu_1791_p1[12]),
        .I3(\bi_addr_4_reg_3432[12]_i_2_n_0 ),
        .O(\bi_addr_4_reg_3432[12]_i_6_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[12]_i_7 
       (.I0(reg_707[11]),
        .I1(add_ln50_14_fu_1813_p2[11]),
        .I2(sext_ln50_4_fu_1791_p1[11]),
        .I3(\bi_addr_4_reg_3432[12]_i_3_n_0 ),
        .O(\bi_addr_4_reg_3432[12]_i_7_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[12]_i_8 
       (.I0(reg_707[10]),
        .I1(add_ln50_14_fu_1813_p2[10]),
        .I2(sext_ln50_4_fu_1791_p1[10]),
        .I3(\bi_addr_4_reg_3432[12]_i_4_n_0 ),
        .O(\bi_addr_4_reg_3432[12]_i_8_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[12]_i_9 
       (.I0(reg_707[9]),
        .I1(add_ln50_14_fu_1813_p2[9]),
        .I2(sext_ln50_4_fu_1791_p1[9]),
        .I3(\bi_addr_4_reg_3432[12]_i_5_n_0 ),
        .O(\bi_addr_4_reg_3432[12]_i_9_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_4_reg_3432[16]_i_2 
       (.I0(reg_707[15]),
        .I1(add_ln50_14_fu_1813_p2[15]),
        .I2(sext_ln50_4_fu_1791_p1[15]),
        .O(\bi_addr_4_reg_3432[16]_i_2_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_4_reg_3432[16]_i_3 
       (.I0(reg_707[14]),
        .I1(add_ln50_14_fu_1813_p2[14]),
        .I2(sext_ln50_4_fu_1791_p1[14]),
        .O(\bi_addr_4_reg_3432[16]_i_3_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_4_reg_3432[16]_i_4 
       (.I0(reg_707[13]),
        .I1(add_ln50_14_fu_1813_p2[13]),
        .I2(sext_ln50_4_fu_1791_p1[13]),
        .O(\bi_addr_4_reg_3432[16]_i_4_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_4_reg_3432[16]_i_5 
       (.I0(reg_707[12]),
        .I1(add_ln50_14_fu_1813_p2[12]),
        .I2(sext_ln50_4_fu_1791_p1[12]),
        .O(\bi_addr_4_reg_3432[16]_i_5_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[16]_i_6 
       (.I0(reg_707[16]),
        .I1(add_ln50_14_fu_1813_p2[16]),
        .I2(sext_ln50_4_fu_1791_p1[16]),
        .I3(\bi_addr_4_reg_3432[16]_i_2_n_0 ),
        .O(\bi_addr_4_reg_3432[16]_i_6_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[16]_i_7 
       (.I0(reg_707[15]),
        .I1(add_ln50_14_fu_1813_p2[15]),
        .I2(sext_ln50_4_fu_1791_p1[15]),
        .I3(\bi_addr_4_reg_3432[16]_i_3_n_0 ),
        .O(\bi_addr_4_reg_3432[16]_i_7_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[16]_i_8 
       (.I0(reg_707[14]),
        .I1(add_ln50_14_fu_1813_p2[14]),
        .I2(sext_ln50_4_fu_1791_p1[14]),
        .I3(\bi_addr_4_reg_3432[16]_i_4_n_0 ),
        .O(\bi_addr_4_reg_3432[16]_i_8_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[16]_i_9 
       (.I0(reg_707[13]),
        .I1(add_ln50_14_fu_1813_p2[13]),
        .I2(sext_ln50_4_fu_1791_p1[13]),
        .I3(\bi_addr_4_reg_3432[16]_i_5_n_0 ),
        .O(\bi_addr_4_reg_3432[16]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_4_reg_3432[20]_i_2 
       (.I0(reg_707[18]),
        .I1(add_ln50_14_fu_1813_p2[18]),
        .I2(add_ln50_14_fu_1813_p2[19]),
        .I3(reg_707[19]),
        .O(\bi_addr_4_reg_3432[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \bi_addr_4_reg_3432[20]_i_3 
       (.I0(add_ln50_14_fu_1813_p2[18]),
        .I1(reg_707[18]),
        .I2(sext_ln50_4_fu_1791_p1[18]),
        .O(\bi_addr_4_reg_3432[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_4_reg_3432[20]_i_4 
       (.I0(sext_ln50_4_fu_1791_p1[18]),
        .I1(reg_707[18]),
        .I2(add_ln50_14_fu_1813_p2[18]),
        .O(\bi_addr_4_reg_3432[20]_i_4_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_4_reg_3432[20]_i_5 
       (.I0(reg_707[16]),
        .I1(add_ln50_14_fu_1813_p2[16]),
        .I2(sext_ln50_4_fu_1791_p1[16]),
        .O(\bi_addr_4_reg_3432[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_4_reg_3432[20]_i_6 
       (.I0(add_ln50_14_fu_1813_p2[18]),
        .I1(reg_707[18]),
        .I2(reg_707[20]),
        .I3(add_ln50_14_fu_1813_p2[20]),
        .I4(add_ln50_14_fu_1813_p2[19]),
        .I5(reg_707[19]),
        .O(\bi_addr_4_reg_3432[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC36996C3)) 
    \bi_addr_4_reg_3432[20]_i_7 
       (.I0(sext_ln50_4_fu_1791_p1[18]),
        .I1(reg_707[19]),
        .I2(add_ln50_14_fu_1813_p2[19]),
        .I3(add_ln50_14_fu_1813_p2[18]),
        .I4(reg_707[18]),
        .O(\bi_addr_4_reg_3432[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \bi_addr_4_reg_3432[20]_i_8 
       (.I0(sext_ln50_4_fu_1791_p1[18]),
        .I1(reg_707[18]),
        .I2(add_ln50_14_fu_1813_p2[18]),
        .I3(sext_ln50_4_fu_1791_p1[17]),
        .I4(add_ln50_14_fu_1813_p2[17]),
        .I5(reg_707[17]),
        .O(\bi_addr_4_reg_3432[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[20]_i_9 
       (.I0(\bi_addr_4_reg_3432[20]_i_5_n_0 ),
        .I1(reg_707[17]),
        .I2(add_ln50_14_fu_1813_p2[17]),
        .I3(sext_ln50_4_fu_1791_p1[17]),
        .O(\bi_addr_4_reg_3432[20]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_4_reg_3432[24]_i_2 
       (.I0(reg_707[22]),
        .I1(add_ln50_14_fu_1813_p2[22]),
        .I2(add_ln50_14_fu_1813_p2[23]),
        .I3(reg_707[23]),
        .O(\bi_addr_4_reg_3432[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_4_reg_3432[24]_i_3 
       (.I0(reg_707[21]),
        .I1(add_ln50_14_fu_1813_p2[21]),
        .I2(add_ln50_14_fu_1813_p2[22]),
        .I3(reg_707[22]),
        .O(\bi_addr_4_reg_3432[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_4_reg_3432[24]_i_4 
       (.I0(reg_707[20]),
        .I1(add_ln50_14_fu_1813_p2[20]),
        .I2(add_ln50_14_fu_1813_p2[21]),
        .I3(reg_707[21]),
        .O(\bi_addr_4_reg_3432[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_4_reg_3432[24]_i_5 
       (.I0(reg_707[19]),
        .I1(add_ln50_14_fu_1813_p2[19]),
        .I2(add_ln50_14_fu_1813_p2[20]),
        .I3(reg_707[20]),
        .O(\bi_addr_4_reg_3432[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_4_reg_3432[24]_i_6 
       (.I0(add_ln50_14_fu_1813_p2[22]),
        .I1(reg_707[22]),
        .I2(reg_707[24]),
        .I3(add_ln50_14_fu_1813_p2[24]),
        .I4(add_ln50_14_fu_1813_p2[23]),
        .I5(reg_707[23]),
        .O(\bi_addr_4_reg_3432[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_4_reg_3432[24]_i_7 
       (.I0(add_ln50_14_fu_1813_p2[21]),
        .I1(reg_707[21]),
        .I2(reg_707[23]),
        .I3(add_ln50_14_fu_1813_p2[23]),
        .I4(add_ln50_14_fu_1813_p2[22]),
        .I5(reg_707[22]),
        .O(\bi_addr_4_reg_3432[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_4_reg_3432[24]_i_8 
       (.I0(add_ln50_14_fu_1813_p2[20]),
        .I1(reg_707[20]),
        .I2(reg_707[22]),
        .I3(add_ln50_14_fu_1813_p2[22]),
        .I4(add_ln50_14_fu_1813_p2[21]),
        .I5(reg_707[21]),
        .O(\bi_addr_4_reg_3432[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_4_reg_3432[24]_i_9 
       (.I0(add_ln50_14_fu_1813_p2[19]),
        .I1(reg_707[19]),
        .I2(reg_707[21]),
        .I3(add_ln50_14_fu_1813_p2[21]),
        .I4(add_ln50_14_fu_1813_p2[20]),
        .I5(reg_707[20]),
        .O(\bi_addr_4_reg_3432[24]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_4_reg_3432[28]_i_2 
       (.I0(reg_707[26]),
        .I1(add_ln50_14_fu_1813_p2[26]),
        .I2(add_ln50_14_fu_1813_p2[27]),
        .I3(reg_707[27]),
        .O(\bi_addr_4_reg_3432[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_4_reg_3432[28]_i_3 
       (.I0(reg_707[25]),
        .I1(add_ln50_14_fu_1813_p2[25]),
        .I2(add_ln50_14_fu_1813_p2[26]),
        .I3(reg_707[26]),
        .O(\bi_addr_4_reg_3432[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_4_reg_3432[28]_i_4 
       (.I0(reg_707[24]),
        .I1(add_ln50_14_fu_1813_p2[24]),
        .I2(add_ln50_14_fu_1813_p2[25]),
        .I3(reg_707[25]),
        .O(\bi_addr_4_reg_3432[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_4_reg_3432[28]_i_5 
       (.I0(reg_707[23]),
        .I1(add_ln50_14_fu_1813_p2[23]),
        .I2(add_ln50_14_fu_1813_p2[24]),
        .I3(reg_707[24]),
        .O(\bi_addr_4_reg_3432[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_4_reg_3432[28]_i_6 
       (.I0(add_ln50_14_fu_1813_p2[26]),
        .I1(reg_707[26]),
        .I2(reg_707[28]),
        .I3(add_ln50_14_fu_1813_p2[28]),
        .I4(add_ln50_14_fu_1813_p2[27]),
        .I5(reg_707[27]),
        .O(\bi_addr_4_reg_3432[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_4_reg_3432[28]_i_7 
       (.I0(add_ln50_14_fu_1813_p2[25]),
        .I1(reg_707[25]),
        .I2(reg_707[27]),
        .I3(add_ln50_14_fu_1813_p2[27]),
        .I4(add_ln50_14_fu_1813_p2[26]),
        .I5(reg_707[26]),
        .O(\bi_addr_4_reg_3432[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_4_reg_3432[28]_i_8 
       (.I0(add_ln50_14_fu_1813_p2[24]),
        .I1(reg_707[24]),
        .I2(reg_707[26]),
        .I3(add_ln50_14_fu_1813_p2[26]),
        .I4(add_ln50_14_fu_1813_p2[25]),
        .I5(reg_707[25]),
        .O(\bi_addr_4_reg_3432[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_4_reg_3432[28]_i_9 
       (.I0(add_ln50_14_fu_1813_p2[23]),
        .I1(reg_707[23]),
        .I2(reg_707[25]),
        .I3(add_ln50_14_fu_1813_p2[25]),
        .I4(add_ln50_14_fu_1813_p2[24]),
        .I5(reg_707[24]),
        .O(\bi_addr_4_reg_3432[28]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_4_reg_3432[31]_i_2 
       (.I0(reg_707[28]),
        .I1(add_ln50_14_fu_1813_p2[28]),
        .I2(add_ln50_14_fu_1813_p2[29]),
        .I3(reg_707[29]),
        .O(\bi_addr_4_reg_3432[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_4_reg_3432[31]_i_3 
       (.I0(reg_707[27]),
        .I1(add_ln50_14_fu_1813_p2[27]),
        .I2(add_ln50_14_fu_1813_p2[28]),
        .I3(reg_707[28]),
        .O(\bi_addr_4_reg_3432[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_4_reg_3432[31]_i_4 
       (.I0(add_ln50_14_fu_1813_p2[29]),
        .I1(reg_707[29]),
        .I2(reg_707[31]),
        .I3(add_ln50_14_fu_1813_p2[31]),
        .I4(add_ln50_14_fu_1813_p2[30]),
        .I5(reg_707[30]),
        .O(\bi_addr_4_reg_3432[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_4_reg_3432[31]_i_5 
       (.I0(add_ln50_14_fu_1813_p2[28]),
        .I1(reg_707[28]),
        .I2(reg_707[30]),
        .I3(add_ln50_14_fu_1813_p2[30]),
        .I4(add_ln50_14_fu_1813_p2[29]),
        .I5(reg_707[29]),
        .O(\bi_addr_4_reg_3432[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_4_reg_3432[31]_i_6 
       (.I0(add_ln50_14_fu_1813_p2[27]),
        .I1(reg_707[27]),
        .I2(reg_707[29]),
        .I3(add_ln50_14_fu_1813_p2[29]),
        .I4(add_ln50_14_fu_1813_p2[28]),
        .I5(reg_707[28]),
        .O(\bi_addr_4_reg_3432[31]_i_6_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_4_reg_3432[4]_i_2 
       (.I0(reg_707[3]),
        .I1(add_ln50_14_fu_1813_p2[3]),
        .I2(sext_ln50_4_fu_1791_p1[3]),
        .O(\bi_addr_4_reg_3432[4]_i_2_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_4_reg_3432[4]_i_3 
       (.I0(reg_707[2]),
        .I1(add_ln50_14_fu_1813_p2[2]),
        .I2(sext_ln50_4_fu_1791_p1[2]),
        .O(\bi_addr_4_reg_3432[4]_i_3_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_4_reg_3432[4]_i_4 
       (.I0(reg_707[1]),
        .I1(add_ln50_14_fu_1813_p2[1]),
        .I2(sext_ln50_4_fu_1791_p1[1]),
        .O(\bi_addr_4_reg_3432[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \bi_addr_4_reg_3432[4]_i_5 
       (.I0(add_ln50_14_fu_1813_p2[0]),
        .I1(reg_707[0]),
        .O(\bi_addr_4_reg_3432[4]_i_5_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[4]_i_6 
       (.I0(reg_707[4]),
        .I1(add_ln50_14_fu_1813_p2[4]),
        .I2(sext_ln50_4_fu_1791_p1[4]),
        .I3(\bi_addr_4_reg_3432[4]_i_2_n_0 ),
        .O(\bi_addr_4_reg_3432[4]_i_6_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[4]_i_7 
       (.I0(reg_707[3]),
        .I1(add_ln50_14_fu_1813_p2[3]),
        .I2(sext_ln50_4_fu_1791_p1[3]),
        .I3(\bi_addr_4_reg_3432[4]_i_3_n_0 ),
        .O(\bi_addr_4_reg_3432[4]_i_7_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[4]_i_8 
       (.I0(reg_707[2]),
        .I1(add_ln50_14_fu_1813_p2[2]),
        .I2(sext_ln50_4_fu_1791_p1[2]),
        .I3(\bi_addr_4_reg_3432[4]_i_4_n_0 ),
        .O(\bi_addr_4_reg_3432[4]_i_8_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[4]_i_9 
       (.I0(reg_707[1]),
        .I1(add_ln50_14_fu_1813_p2[1]),
        .I2(sext_ln50_4_fu_1791_p1[1]),
        .I3(\bi_addr_4_reg_3432[4]_i_5_n_0 ),
        .O(\bi_addr_4_reg_3432[4]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bi_addr_4_reg_3432[8]_i_11 
       (.I0(sext_ln50_2_cast_reg_3010[2]),
        .O(sext_ln50_5_fu_1879_p1[2]));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_4_reg_3432[8]_i_2 
       (.I0(reg_707[7]),
        .I1(add_ln50_14_fu_1813_p2[7]),
        .I2(sext_ln50_4_fu_1791_p1[7]),
        .O(\bi_addr_4_reg_3432[8]_i_2_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_4_reg_3432[8]_i_3 
       (.I0(reg_707[6]),
        .I1(add_ln50_14_fu_1813_p2[6]),
        .I2(sext_ln50_4_fu_1791_p1[6]),
        .O(\bi_addr_4_reg_3432[8]_i_3_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_4_reg_3432[8]_i_4 
       (.I0(reg_707[5]),
        .I1(add_ln50_14_fu_1813_p2[5]),
        .I2(sext_ln50_4_fu_1791_p1[5]),
        .O(\bi_addr_4_reg_3432[8]_i_4_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_4_reg_3432[8]_i_5 
       (.I0(reg_707[4]),
        .I1(add_ln50_14_fu_1813_p2[4]),
        .I2(sext_ln50_4_fu_1791_p1[4]),
        .O(\bi_addr_4_reg_3432[8]_i_5_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[8]_i_6 
       (.I0(reg_707[8]),
        .I1(add_ln50_14_fu_1813_p2[8]),
        .I2(sext_ln50_4_fu_1791_p1[8]),
        .I3(\bi_addr_4_reg_3432[8]_i_2_n_0 ),
        .O(\bi_addr_4_reg_3432[8]_i_6_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[8]_i_7 
       (.I0(reg_707[7]),
        .I1(add_ln50_14_fu_1813_p2[7]),
        .I2(sext_ln50_4_fu_1791_p1[7]),
        .I3(\bi_addr_4_reg_3432[8]_i_3_n_0 ),
        .O(\bi_addr_4_reg_3432[8]_i_7_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[8]_i_8 
       (.I0(reg_707[6]),
        .I1(add_ln50_14_fu_1813_p2[6]),
        .I2(sext_ln50_4_fu_1791_p1[6]),
        .I3(\bi_addr_4_reg_3432[8]_i_4_n_0 ),
        .O(\bi_addr_4_reg_3432[8]_i_8_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_4_reg_3432[8]_i_9 
       (.I0(reg_707[5]),
        .I1(add_ln50_14_fu_1813_p2[5]),
        .I2(sext_ln50_4_fu_1791_p1[5]),
        .I3(\bi_addr_4_reg_3432[8]_i_5_n_0 ),
        .O(\bi_addr_4_reg_3432[8]_i_9_n_0 ));
  FDRE \bi_addr_4_reg_3432_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[0]),
        .Q(bi_addr_4_reg_3432[0]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[10] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[10]),
        .Q(bi_addr_4_reg_3432[10]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[11] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[11]),
        .Q(bi_addr_4_reg_3432[11]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[12] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[12]),
        .Q(bi_addr_4_reg_3432[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_4_reg_3432_reg[12]_i_1 
       (.CI(\bi_addr_4_reg_3432_reg[8]_i_1_n_0 ),
        .CO({\bi_addr_4_reg_3432_reg[12]_i_1_n_0 ,\bi_addr_4_reg_3432_reg[12]_i_1_n_1 ,\bi_addr_4_reg_3432_reg[12]_i_1_n_2 ,\bi_addr_4_reg_3432_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_4_reg_3432[12]_i_2_n_0 ,\bi_addr_4_reg_3432[12]_i_3_n_0 ,\bi_addr_4_reg_3432[12]_i_4_n_0 ,\bi_addr_4_reg_3432[12]_i_5_n_0 }),
        .O(sub_ln50_4_fu_1801_p2[12:9]),
        .S({\bi_addr_4_reg_3432[12]_i_6_n_0 ,\bi_addr_4_reg_3432[12]_i_7_n_0 ,\bi_addr_4_reg_3432[12]_i_8_n_0 ,\bi_addr_4_reg_3432[12]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_4_reg_3432_reg[12]_i_10 
       (.CI(\bi_addr_4_reg_3432_reg[8]_i_10_n_0 ),
        .CO({\bi_addr_4_reg_3432_reg[12]_i_10_n_0 ,\bi_addr_4_reg_3432_reg[12]_i_10_n_1 ,\bi_addr_4_reg_3432_reg[12]_i_10_n_2 ,\bi_addr_4_reg_3432_reg[12]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln50_4_fu_1791_p1[8:5]),
        .S(sext_ln50_2_cast_reg_3010[8:5]));
  FDRE \bi_addr_4_reg_3432_reg[13] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[13]),
        .Q(bi_addr_4_reg_3432[13]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[14] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[14]),
        .Q(bi_addr_4_reg_3432[14]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[15] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[15]),
        .Q(bi_addr_4_reg_3432[15]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[16] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[16]),
        .Q(bi_addr_4_reg_3432[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_4_reg_3432_reg[16]_i_1 
       (.CI(\bi_addr_4_reg_3432_reg[12]_i_1_n_0 ),
        .CO({\bi_addr_4_reg_3432_reg[16]_i_1_n_0 ,\bi_addr_4_reg_3432_reg[16]_i_1_n_1 ,\bi_addr_4_reg_3432_reg[16]_i_1_n_2 ,\bi_addr_4_reg_3432_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_4_reg_3432[16]_i_2_n_0 ,\bi_addr_4_reg_3432[16]_i_3_n_0 ,\bi_addr_4_reg_3432[16]_i_4_n_0 ,\bi_addr_4_reg_3432[16]_i_5_n_0 }),
        .O(sub_ln50_4_fu_1801_p2[16:13]),
        .S({\bi_addr_4_reg_3432[16]_i_6_n_0 ,\bi_addr_4_reg_3432[16]_i_7_n_0 ,\bi_addr_4_reg_3432[16]_i_8_n_0 ,\bi_addr_4_reg_3432[16]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_4_reg_3432_reg[16]_i_10 
       (.CI(\bi_addr_4_reg_3432_reg[12]_i_10_n_0 ),
        .CO({\bi_addr_4_reg_3432_reg[16]_i_10_n_0 ,\bi_addr_4_reg_3432_reg[16]_i_10_n_1 ,\bi_addr_4_reg_3432_reg[16]_i_10_n_2 ,\bi_addr_4_reg_3432_reg[16]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln50_4_fu_1791_p1[12:9]),
        .S(sext_ln50_2_cast_reg_3010[12:9]));
  FDRE \bi_addr_4_reg_3432_reg[17] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[17]),
        .Q(bi_addr_4_reg_3432[17]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[18] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[18]),
        .Q(bi_addr_4_reg_3432[18]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[19] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[19]),
        .Q(bi_addr_4_reg_3432[19]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[1]),
        .Q(bi_addr_4_reg_3432[1]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[20] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[20]),
        .Q(bi_addr_4_reg_3432[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_4_reg_3432_reg[20]_i_1 
       (.CI(\bi_addr_4_reg_3432_reg[16]_i_1_n_0 ),
        .CO({\bi_addr_4_reg_3432_reg[20]_i_1_n_0 ,\bi_addr_4_reg_3432_reg[20]_i_1_n_1 ,\bi_addr_4_reg_3432_reg[20]_i_1_n_2 ,\bi_addr_4_reg_3432_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_4_reg_3432[20]_i_2_n_0 ,\bi_addr_4_reg_3432[20]_i_3_n_0 ,\bi_addr_4_reg_3432[20]_i_4_n_0 ,\bi_addr_4_reg_3432[20]_i_5_n_0 }),
        .O(sub_ln50_4_fu_1801_p2[20:17]),
        .S({\bi_addr_4_reg_3432[20]_i_6_n_0 ,\bi_addr_4_reg_3432[20]_i_7_n_0 ,\bi_addr_4_reg_3432[20]_i_8_n_0 ,\bi_addr_4_reg_3432[20]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_4_reg_3432_reg[20]_i_10 
       (.CI(\bi_addr_4_reg_3432_reg[20]_i_11_n_0 ),
        .CO({\NLW_bi_addr_4_reg_3432_reg[20]_i_10_CO_UNCONNECTED [3:1],\bi_addr_4_reg_3432_reg[20]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bi_addr_4_reg_3432_reg[20]_i_10_O_UNCONNECTED [3:2],sext_ln50_4_fu_1791_p1[18:17]}),
        .S({1'b0,1'b0,sext_ln50_2_cast_reg_3010[17],sext_ln50_2_cast_reg_3010[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_4_reg_3432_reg[20]_i_11 
       (.CI(\bi_addr_4_reg_3432_reg[16]_i_10_n_0 ),
        .CO({\bi_addr_4_reg_3432_reg[20]_i_11_n_0 ,\bi_addr_4_reg_3432_reg[20]_i_11_n_1 ,\bi_addr_4_reg_3432_reg[20]_i_11_n_2 ,\bi_addr_4_reg_3432_reg[20]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln50_4_fu_1791_p1[16:13]),
        .S(sext_ln50_2_cast_reg_3010[16:13]));
  FDRE \bi_addr_4_reg_3432_reg[21] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[21]),
        .Q(bi_addr_4_reg_3432[21]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[22] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[22]),
        .Q(bi_addr_4_reg_3432[22]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[23] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[23]),
        .Q(bi_addr_4_reg_3432[23]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[24] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[24]),
        .Q(bi_addr_4_reg_3432[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_4_reg_3432_reg[24]_i_1 
       (.CI(\bi_addr_4_reg_3432_reg[20]_i_1_n_0 ),
        .CO({\bi_addr_4_reg_3432_reg[24]_i_1_n_0 ,\bi_addr_4_reg_3432_reg[24]_i_1_n_1 ,\bi_addr_4_reg_3432_reg[24]_i_1_n_2 ,\bi_addr_4_reg_3432_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_4_reg_3432[24]_i_2_n_0 ,\bi_addr_4_reg_3432[24]_i_3_n_0 ,\bi_addr_4_reg_3432[24]_i_4_n_0 ,\bi_addr_4_reg_3432[24]_i_5_n_0 }),
        .O(sub_ln50_4_fu_1801_p2[24:21]),
        .S({\bi_addr_4_reg_3432[24]_i_6_n_0 ,\bi_addr_4_reg_3432[24]_i_7_n_0 ,\bi_addr_4_reg_3432[24]_i_8_n_0 ,\bi_addr_4_reg_3432[24]_i_9_n_0 }));
  FDRE \bi_addr_4_reg_3432_reg[25] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[25]),
        .Q(bi_addr_4_reg_3432[25]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[26] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[26]),
        .Q(bi_addr_4_reg_3432[26]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[27] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[27]),
        .Q(bi_addr_4_reg_3432[27]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[28] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[28]),
        .Q(bi_addr_4_reg_3432[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_4_reg_3432_reg[28]_i_1 
       (.CI(\bi_addr_4_reg_3432_reg[24]_i_1_n_0 ),
        .CO({\bi_addr_4_reg_3432_reg[28]_i_1_n_0 ,\bi_addr_4_reg_3432_reg[28]_i_1_n_1 ,\bi_addr_4_reg_3432_reg[28]_i_1_n_2 ,\bi_addr_4_reg_3432_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_4_reg_3432[28]_i_2_n_0 ,\bi_addr_4_reg_3432[28]_i_3_n_0 ,\bi_addr_4_reg_3432[28]_i_4_n_0 ,\bi_addr_4_reg_3432[28]_i_5_n_0 }),
        .O(sub_ln50_4_fu_1801_p2[28:25]),
        .S({\bi_addr_4_reg_3432[28]_i_6_n_0 ,\bi_addr_4_reg_3432[28]_i_7_n_0 ,\bi_addr_4_reg_3432[28]_i_8_n_0 ,\bi_addr_4_reg_3432[28]_i_9_n_0 }));
  FDRE \bi_addr_4_reg_3432_reg[29] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[29]),
        .Q(bi_addr_4_reg_3432[29]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[2]),
        .Q(bi_addr_4_reg_3432[2]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[30] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[30]),
        .Q(bi_addr_4_reg_3432[30]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[31] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[31]),
        .Q(bi_addr_4_reg_3432[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_4_reg_3432_reg[31]_i_1 
       (.CI(\bi_addr_4_reg_3432_reg[28]_i_1_n_0 ),
        .CO({\NLW_bi_addr_4_reg_3432_reg[31]_i_1_CO_UNCONNECTED [3:2],\bi_addr_4_reg_3432_reg[31]_i_1_n_2 ,\bi_addr_4_reg_3432_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\bi_addr_4_reg_3432[31]_i_2_n_0 ,\bi_addr_4_reg_3432[31]_i_3_n_0 }),
        .O({\NLW_bi_addr_4_reg_3432_reg[31]_i_1_O_UNCONNECTED [3],sub_ln50_4_fu_1801_p2[31:29]}),
        .S({1'b0,\bi_addr_4_reg_3432[31]_i_4_n_0 ,\bi_addr_4_reg_3432[31]_i_5_n_0 ,\bi_addr_4_reg_3432[31]_i_6_n_0 }));
  FDRE \bi_addr_4_reg_3432_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[3]),
        .Q(bi_addr_4_reg_3432[3]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[4]),
        .Q(bi_addr_4_reg_3432[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_4_reg_3432_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\bi_addr_4_reg_3432_reg[4]_i_1_n_0 ,\bi_addr_4_reg_3432_reg[4]_i_1_n_1 ,\bi_addr_4_reg_3432_reg[4]_i_1_n_2 ,\bi_addr_4_reg_3432_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_4_reg_3432[4]_i_2_n_0 ,\bi_addr_4_reg_3432[4]_i_3_n_0 ,\bi_addr_4_reg_3432[4]_i_4_n_0 ,\bi_addr_4_reg_3432[4]_i_5_n_0 }),
        .O(sub_ln50_4_fu_1801_p2[4:1]),
        .S({\bi_addr_4_reg_3432[4]_i_6_n_0 ,\bi_addr_4_reg_3432[4]_i_7_n_0 ,\bi_addr_4_reg_3432[4]_i_8_n_0 ,\bi_addr_4_reg_3432[4]_i_9_n_0 }));
  FDRE \bi_addr_4_reg_3432_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[5]),
        .Q(bi_addr_4_reg_3432[5]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[6]),
        .Q(bi_addr_4_reg_3432[6]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[7]),
        .Q(bi_addr_4_reg_3432[7]),
        .R(1'b0));
  FDRE \bi_addr_4_reg_3432_reg[8] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[8]),
        .Q(bi_addr_4_reg_3432[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_4_reg_3432_reg[8]_i_1 
       (.CI(\bi_addr_4_reg_3432_reg[4]_i_1_n_0 ),
        .CO({\bi_addr_4_reg_3432_reg[8]_i_1_n_0 ,\bi_addr_4_reg_3432_reg[8]_i_1_n_1 ,\bi_addr_4_reg_3432_reg[8]_i_1_n_2 ,\bi_addr_4_reg_3432_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_4_reg_3432[8]_i_2_n_0 ,\bi_addr_4_reg_3432[8]_i_3_n_0 ,\bi_addr_4_reg_3432[8]_i_4_n_0 ,\bi_addr_4_reg_3432[8]_i_5_n_0 }),
        .O(sub_ln50_4_fu_1801_p2[8:5]),
        .S({\bi_addr_4_reg_3432[8]_i_6_n_0 ,\bi_addr_4_reg_3432[8]_i_7_n_0 ,\bi_addr_4_reg_3432[8]_i_8_n_0 ,\bi_addr_4_reg_3432[8]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_4_reg_3432_reg[8]_i_10 
       (.CI(1'b0),
        .CO({\bi_addr_4_reg_3432_reg[8]_i_10_n_0 ,\bi_addr_4_reg_3432_reg[8]_i_10_n_1 ,\bi_addr_4_reg_3432_reg[8]_i_10_n_2 ,\bi_addr_4_reg_3432_reg[8]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sext_ln50_2_cast_reg_3010[2],1'b0}),
        .O(sext_ln50_4_fu_1791_p1[4:1]),
        .S({sext_ln50_2_cast_reg_3010[4:3],sext_ln50_5_fu_1879_p1[2],sext_ln50_2_cast_reg_3010[1]}));
  FDRE \bi_addr_4_reg_3432_reg[9] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(sub_ln50_4_fu_1801_p2[9]),
        .Q(bi_addr_4_reg_3432[9]),
        .R(1'b0));
  FDRE \bi_addr_5_read_reg_3880_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [0]),
        .Q(bi_addr_5_read_reg_3880[0]),
        .R(1'b0));
  FDRE \bi_addr_5_read_reg_3880_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [1]),
        .Q(bi_addr_5_read_reg_3880[1]),
        .R(1'b0));
  FDRE \bi_addr_5_read_reg_3880_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [2]),
        .Q(bi_addr_5_read_reg_3880[2]),
        .R(1'b0));
  FDRE \bi_addr_5_read_reg_3880_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [3]),
        .Q(bi_addr_5_read_reg_3880[3]),
        .R(1'b0));
  FDRE \bi_addr_5_read_reg_3880_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [4]),
        .Q(bi_addr_5_read_reg_3880[4]),
        .R(1'b0));
  FDRE \bi_addr_5_read_reg_3880_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [5]),
        .Q(bi_addr_5_read_reg_3880[5]),
        .R(1'b0));
  FDRE \bi_addr_5_read_reg_3880_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [6]),
        .Q(bi_addr_5_read_reg_3880[6]),
        .R(1'b0));
  FDRE \bi_addr_5_read_reg_3880_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [7]),
        .Q(bi_addr_5_read_reg_3880[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \bi_addr_5_reg_3478[0]_i_1 
       (.I0(\reg_702_reg[0]_0 ),
        .I1(add_ln50_14_reg_3438[0]),
        .O(\bi_addr_5_reg_3478[0]_i_1_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_5_reg_3478[12]_i_2 
       (.I0(reg_702[11]),
        .I1(add_ln50_14_reg_3438[11]),
        .I2(sext_ln50_5_fu_1879_p1[11]),
        .O(\bi_addr_5_reg_3478[12]_i_2_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_5_reg_3478[12]_i_3 
       (.I0(reg_702[10]),
        .I1(add_ln50_14_reg_3438[10]),
        .I2(sext_ln50_5_fu_1879_p1[10]),
        .O(\bi_addr_5_reg_3478[12]_i_3_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_5_reg_3478[12]_i_4 
       (.I0(reg_702[9]),
        .I1(add_ln50_14_reg_3438[9]),
        .I2(sext_ln50_5_fu_1879_p1[9]),
        .O(\bi_addr_5_reg_3478[12]_i_4_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_5_reg_3478[12]_i_5 
       (.I0(reg_702[8]),
        .I1(add_ln50_14_reg_3438[8]),
        .I2(sext_ln50_5_fu_1879_p1[8]),
        .O(\bi_addr_5_reg_3478[12]_i_5_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_5_reg_3478[12]_i_6 
       (.I0(reg_702[12]),
        .I1(add_ln50_14_reg_3438[12]),
        .I2(sext_ln50_5_fu_1879_p1[12]),
        .I3(\bi_addr_5_reg_3478[12]_i_2_n_0 ),
        .O(\bi_addr_5_reg_3478[12]_i_6_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_5_reg_3478[12]_i_7 
       (.I0(reg_702[11]),
        .I1(add_ln50_14_reg_3438[11]),
        .I2(sext_ln50_5_fu_1879_p1[11]),
        .I3(\bi_addr_5_reg_3478[12]_i_3_n_0 ),
        .O(\bi_addr_5_reg_3478[12]_i_7_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_5_reg_3478[12]_i_8 
       (.I0(reg_702[10]),
        .I1(add_ln50_14_reg_3438[10]),
        .I2(sext_ln50_5_fu_1879_p1[10]),
        .I3(\bi_addr_5_reg_3478[12]_i_4_n_0 ),
        .O(\bi_addr_5_reg_3478[12]_i_8_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_5_reg_3478[12]_i_9 
       (.I0(reg_702[9]),
        .I1(add_ln50_14_reg_3438[9]),
        .I2(sext_ln50_5_fu_1879_p1[9]),
        .I3(\bi_addr_5_reg_3478[12]_i_5_n_0 ),
        .O(\bi_addr_5_reg_3478[12]_i_9_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_5_reg_3478[16]_i_2 
       (.I0(reg_702[15]),
        .I1(add_ln50_14_reg_3438[15]),
        .I2(sext_ln50_5_fu_1879_p1[15]),
        .O(\bi_addr_5_reg_3478[16]_i_2_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_5_reg_3478[16]_i_3 
       (.I0(reg_702[14]),
        .I1(add_ln50_14_reg_3438[14]),
        .I2(sext_ln50_5_fu_1879_p1[14]),
        .O(\bi_addr_5_reg_3478[16]_i_3_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_5_reg_3478[16]_i_4 
       (.I0(reg_702[13]),
        .I1(add_ln50_14_reg_3438[13]),
        .I2(sext_ln50_5_fu_1879_p1[13]),
        .O(\bi_addr_5_reg_3478[16]_i_4_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_5_reg_3478[16]_i_5 
       (.I0(reg_702[12]),
        .I1(add_ln50_14_reg_3438[12]),
        .I2(sext_ln50_5_fu_1879_p1[12]),
        .O(\bi_addr_5_reg_3478[16]_i_5_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_5_reg_3478[16]_i_6 
       (.I0(reg_702[16]),
        .I1(add_ln50_14_reg_3438[16]),
        .I2(sext_ln50_5_fu_1879_p1[16]),
        .I3(\bi_addr_5_reg_3478[16]_i_2_n_0 ),
        .O(\bi_addr_5_reg_3478[16]_i_6_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_5_reg_3478[16]_i_7 
       (.I0(reg_702[15]),
        .I1(add_ln50_14_reg_3438[15]),
        .I2(sext_ln50_5_fu_1879_p1[15]),
        .I3(\bi_addr_5_reg_3478[16]_i_3_n_0 ),
        .O(\bi_addr_5_reg_3478[16]_i_7_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_5_reg_3478[16]_i_8 
       (.I0(reg_702[14]),
        .I1(add_ln50_14_reg_3438[14]),
        .I2(sext_ln50_5_fu_1879_p1[14]),
        .I3(\bi_addr_5_reg_3478[16]_i_4_n_0 ),
        .O(\bi_addr_5_reg_3478[16]_i_8_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_5_reg_3478[16]_i_9 
       (.I0(reg_702[13]),
        .I1(add_ln50_14_reg_3438[13]),
        .I2(sext_ln50_5_fu_1879_p1[13]),
        .I3(\bi_addr_5_reg_3478[16]_i_5_n_0 ),
        .O(\bi_addr_5_reg_3478[16]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_5_reg_3478[20]_i_2 
       (.I0(reg_702[18]),
        .I1(add_ln50_14_reg_3438[18]),
        .I2(add_ln50_14_reg_3438[19]),
        .I3(reg_702[19]),
        .O(\bi_addr_5_reg_3478[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \bi_addr_5_reg_3478[20]_i_3 
       (.I0(add_ln50_14_reg_3438[18]),
        .I1(reg_702[18]),
        .I2(sext_ln50_5_fu_1879_p1[18]),
        .O(\bi_addr_5_reg_3478[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_5_reg_3478[20]_i_4 
       (.I0(sext_ln50_5_fu_1879_p1[18]),
        .I1(reg_702[18]),
        .I2(add_ln50_14_reg_3438[18]),
        .O(\bi_addr_5_reg_3478[20]_i_4_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_5_reg_3478[20]_i_5 
       (.I0(reg_702[16]),
        .I1(add_ln50_14_reg_3438[16]),
        .I2(sext_ln50_5_fu_1879_p1[16]),
        .O(\bi_addr_5_reg_3478[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_5_reg_3478[20]_i_6 
       (.I0(add_ln50_14_reg_3438[18]),
        .I1(reg_702[18]),
        .I2(reg_702[20]),
        .I3(add_ln50_14_reg_3438[20]),
        .I4(add_ln50_14_reg_3438[19]),
        .I5(reg_702[19]),
        .O(\bi_addr_5_reg_3478[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC36996C3)) 
    \bi_addr_5_reg_3478[20]_i_7 
       (.I0(sext_ln50_5_fu_1879_p1[18]),
        .I1(reg_702[19]),
        .I2(add_ln50_14_reg_3438[19]),
        .I3(add_ln50_14_reg_3438[18]),
        .I4(reg_702[18]),
        .O(\bi_addr_5_reg_3478[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \bi_addr_5_reg_3478[20]_i_8 
       (.I0(sext_ln50_5_fu_1879_p1[18]),
        .I1(reg_702[18]),
        .I2(add_ln50_14_reg_3438[18]),
        .I3(sext_ln50_5_fu_1879_p1[17]),
        .I4(add_ln50_14_reg_3438[17]),
        .I5(reg_702[17]),
        .O(\bi_addr_5_reg_3478[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_5_reg_3478[20]_i_9 
       (.I0(\bi_addr_5_reg_3478[20]_i_5_n_0 ),
        .I1(reg_702[17]),
        .I2(add_ln50_14_reg_3438[17]),
        .I3(sext_ln50_5_fu_1879_p1[17]),
        .O(\bi_addr_5_reg_3478[20]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_5_reg_3478[24]_i_2 
       (.I0(reg_702[22]),
        .I1(add_ln50_14_reg_3438[22]),
        .I2(add_ln50_14_reg_3438[23]),
        .I3(reg_702[23]),
        .O(\bi_addr_5_reg_3478[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_5_reg_3478[24]_i_3 
       (.I0(reg_702[21]),
        .I1(add_ln50_14_reg_3438[21]),
        .I2(add_ln50_14_reg_3438[22]),
        .I3(reg_702[22]),
        .O(\bi_addr_5_reg_3478[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_5_reg_3478[24]_i_4 
       (.I0(reg_702[20]),
        .I1(add_ln50_14_reg_3438[20]),
        .I2(add_ln50_14_reg_3438[21]),
        .I3(reg_702[21]),
        .O(\bi_addr_5_reg_3478[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_5_reg_3478[24]_i_5 
       (.I0(reg_702[19]),
        .I1(add_ln50_14_reg_3438[19]),
        .I2(add_ln50_14_reg_3438[20]),
        .I3(reg_702[20]),
        .O(\bi_addr_5_reg_3478[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_5_reg_3478[24]_i_6 
       (.I0(add_ln50_14_reg_3438[22]),
        .I1(reg_702[22]),
        .I2(reg_702[24]),
        .I3(add_ln50_14_reg_3438[24]),
        .I4(add_ln50_14_reg_3438[23]),
        .I5(reg_702[23]),
        .O(\bi_addr_5_reg_3478[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_5_reg_3478[24]_i_7 
       (.I0(add_ln50_14_reg_3438[21]),
        .I1(reg_702[21]),
        .I2(reg_702[23]),
        .I3(add_ln50_14_reg_3438[23]),
        .I4(add_ln50_14_reg_3438[22]),
        .I5(reg_702[22]),
        .O(\bi_addr_5_reg_3478[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_5_reg_3478[24]_i_8 
       (.I0(add_ln50_14_reg_3438[20]),
        .I1(reg_702[20]),
        .I2(reg_702[22]),
        .I3(add_ln50_14_reg_3438[22]),
        .I4(add_ln50_14_reg_3438[21]),
        .I5(reg_702[21]),
        .O(\bi_addr_5_reg_3478[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_5_reg_3478[24]_i_9 
       (.I0(add_ln50_14_reg_3438[19]),
        .I1(reg_702[19]),
        .I2(reg_702[21]),
        .I3(add_ln50_14_reg_3438[21]),
        .I4(add_ln50_14_reg_3438[20]),
        .I5(reg_702[20]),
        .O(\bi_addr_5_reg_3478[24]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_5_reg_3478[28]_i_2 
       (.I0(reg_702[26]),
        .I1(add_ln50_14_reg_3438[26]),
        .I2(add_ln50_14_reg_3438[27]),
        .I3(reg_702[27]),
        .O(\bi_addr_5_reg_3478[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_5_reg_3478[28]_i_3 
       (.I0(reg_702[25]),
        .I1(add_ln50_14_reg_3438[25]),
        .I2(add_ln50_14_reg_3438[26]),
        .I3(reg_702[26]),
        .O(\bi_addr_5_reg_3478[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_5_reg_3478[28]_i_4 
       (.I0(reg_702[24]),
        .I1(add_ln50_14_reg_3438[24]),
        .I2(add_ln50_14_reg_3438[25]),
        .I3(reg_702[25]),
        .O(\bi_addr_5_reg_3478[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_5_reg_3478[28]_i_5 
       (.I0(reg_702[23]),
        .I1(add_ln50_14_reg_3438[23]),
        .I2(add_ln50_14_reg_3438[24]),
        .I3(reg_702[24]),
        .O(\bi_addr_5_reg_3478[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_5_reg_3478[28]_i_6 
       (.I0(add_ln50_14_reg_3438[26]),
        .I1(reg_702[26]),
        .I2(reg_702[28]),
        .I3(add_ln50_14_reg_3438[28]),
        .I4(add_ln50_14_reg_3438[27]),
        .I5(reg_702[27]),
        .O(\bi_addr_5_reg_3478[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_5_reg_3478[28]_i_7 
       (.I0(add_ln50_14_reg_3438[25]),
        .I1(reg_702[25]),
        .I2(reg_702[27]),
        .I3(add_ln50_14_reg_3438[27]),
        .I4(add_ln50_14_reg_3438[26]),
        .I5(reg_702[26]),
        .O(\bi_addr_5_reg_3478[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_5_reg_3478[28]_i_8 
       (.I0(add_ln50_14_reg_3438[24]),
        .I1(reg_702[24]),
        .I2(reg_702[26]),
        .I3(add_ln50_14_reg_3438[26]),
        .I4(add_ln50_14_reg_3438[25]),
        .I5(reg_702[25]),
        .O(\bi_addr_5_reg_3478[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_5_reg_3478[28]_i_9 
       (.I0(add_ln50_14_reg_3438[23]),
        .I1(reg_702[23]),
        .I2(reg_702[25]),
        .I3(add_ln50_14_reg_3438[25]),
        .I4(add_ln50_14_reg_3438[24]),
        .I5(reg_702[24]),
        .O(\bi_addr_5_reg_3478[28]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_5_reg_3478[31]_i_2 
       (.I0(reg_702[28]),
        .I1(add_ln50_14_reg_3438[28]),
        .I2(add_ln50_14_reg_3438[29]),
        .I3(reg_702[29]),
        .O(\bi_addr_5_reg_3478[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bi_addr_5_reg_3478[31]_i_3 
       (.I0(reg_702[27]),
        .I1(add_ln50_14_reg_3438[27]),
        .I2(add_ln50_14_reg_3438[28]),
        .I3(reg_702[28]),
        .O(\bi_addr_5_reg_3478[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_5_reg_3478[31]_i_4 
       (.I0(add_ln50_14_reg_3438[29]),
        .I1(reg_702[29]),
        .I2(reg_702[31]),
        .I3(add_ln50_14_reg_3438[31]),
        .I4(add_ln50_14_reg_3438[30]),
        .I5(reg_702[30]),
        .O(\bi_addr_5_reg_3478[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_5_reg_3478[31]_i_5 
       (.I0(add_ln50_14_reg_3438[28]),
        .I1(reg_702[28]),
        .I2(reg_702[30]),
        .I3(add_ln50_14_reg_3438[30]),
        .I4(add_ln50_14_reg_3438[29]),
        .I5(reg_702[29]),
        .O(\bi_addr_5_reg_3478[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    \bi_addr_5_reg_3478[31]_i_6 
       (.I0(add_ln50_14_reg_3438[27]),
        .I1(reg_702[27]),
        .I2(reg_702[29]),
        .I3(add_ln50_14_reg_3438[29]),
        .I4(add_ln50_14_reg_3438[28]),
        .I5(reg_702[28]),
        .O(\bi_addr_5_reg_3478[31]_i_6_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_5_reg_3478[4]_i_10 
       (.I0(reg_702[1]),
        .I1(add_ln50_14_reg_3438[1]),
        .I2(sext_ln50_2_cast_reg_3010[1]),
        .I3(\bi_addr_5_reg_3478[4]_i_6_n_0 ),
        .O(\bi_addr_5_reg_3478[4]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bi_addr_5_reg_3478[4]_i_2 
       (.I0(add_ln50_14_reg_3438[0]),
        .I1(\reg_702_reg[0]_0 ),
        .O(\bi_addr_5_reg_3478[4]_i_2_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_5_reg_3478[4]_i_3 
       (.I0(reg_702[3]),
        .I1(add_ln50_14_reg_3438[3]),
        .I2(sext_ln50_5_fu_1879_p1[3]),
        .O(\bi_addr_5_reg_3478[4]_i_3_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \bi_addr_5_reg_3478[4]_i_4 
       (.I0(reg_702[2]),
        .I1(add_ln50_14_reg_3438[2]),
        .I2(sext_ln50_2_cast_reg_3010[2]),
        .O(\bi_addr_5_reg_3478[4]_i_4_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_5_reg_3478[4]_i_5 
       (.I0(reg_702[1]),
        .I1(add_ln50_14_reg_3438[1]),
        .I2(sext_ln50_2_cast_reg_3010[1]),
        .O(\bi_addr_5_reg_3478[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \bi_addr_5_reg_3478[4]_i_6 
       (.I0(add_ln50_14_reg_3438[0]),
        .I1(\reg_702_reg[0]_0 ),
        .O(\bi_addr_5_reg_3478[4]_i_6_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_5_reg_3478[4]_i_7 
       (.I0(reg_702[4]),
        .I1(add_ln50_14_reg_3438[4]),
        .I2(sext_ln50_5_fu_1879_p1[4]),
        .I3(\bi_addr_5_reg_3478[4]_i_3_n_0 ),
        .O(\bi_addr_5_reg_3478[4]_i_7_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_5_reg_3478[4]_i_8 
       (.I0(reg_702[3]),
        .I1(add_ln50_14_reg_3438[3]),
        .I2(sext_ln50_5_fu_1879_p1[3]),
        .I3(\bi_addr_5_reg_3478[4]_i_4_n_0 ),
        .O(\bi_addr_5_reg_3478[4]_i_8_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \bi_addr_5_reg_3478[4]_i_9 
       (.I0(reg_702[2]),
        .I1(add_ln50_14_reg_3438[2]),
        .I2(sext_ln50_2_cast_reg_3010[2]),
        .I3(\bi_addr_5_reg_3478[4]_i_5_n_0 ),
        .O(\bi_addr_5_reg_3478[4]_i_9_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_5_reg_3478[8]_i_2 
       (.I0(reg_702[7]),
        .I1(add_ln50_14_reg_3438[7]),
        .I2(sext_ln50_5_fu_1879_p1[7]),
        .O(\bi_addr_5_reg_3478[8]_i_2_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_5_reg_3478[8]_i_3 
       (.I0(reg_702[6]),
        .I1(add_ln50_14_reg_3438[6]),
        .I2(sext_ln50_5_fu_1879_p1[6]),
        .O(\bi_addr_5_reg_3478[8]_i_3_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_5_reg_3478[8]_i_4 
       (.I0(reg_702[5]),
        .I1(add_ln50_14_reg_3438[5]),
        .I2(sext_ln50_5_fu_1879_p1[5]),
        .O(\bi_addr_5_reg_3478[8]_i_4_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \bi_addr_5_reg_3478[8]_i_5 
       (.I0(reg_702[4]),
        .I1(add_ln50_14_reg_3438[4]),
        .I2(sext_ln50_5_fu_1879_p1[4]),
        .O(\bi_addr_5_reg_3478[8]_i_5_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_5_reg_3478[8]_i_6 
       (.I0(reg_702[8]),
        .I1(add_ln50_14_reg_3438[8]),
        .I2(sext_ln50_5_fu_1879_p1[8]),
        .I3(\bi_addr_5_reg_3478[8]_i_2_n_0 ),
        .O(\bi_addr_5_reg_3478[8]_i_6_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_5_reg_3478[8]_i_7 
       (.I0(reg_702[7]),
        .I1(add_ln50_14_reg_3438[7]),
        .I2(sext_ln50_5_fu_1879_p1[7]),
        .I3(\bi_addr_5_reg_3478[8]_i_3_n_0 ),
        .O(\bi_addr_5_reg_3478[8]_i_7_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_5_reg_3478[8]_i_8 
       (.I0(reg_702[6]),
        .I1(add_ln50_14_reg_3438[6]),
        .I2(sext_ln50_5_fu_1879_p1[6]),
        .I3(\bi_addr_5_reg_3478[8]_i_4_n_0 ),
        .O(\bi_addr_5_reg_3478[8]_i_8_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_5_reg_3478[8]_i_9 
       (.I0(reg_702[5]),
        .I1(add_ln50_14_reg_3438[5]),
        .I2(sext_ln50_5_fu_1879_p1[5]),
        .I3(\bi_addr_5_reg_3478[8]_i_5_n_0 ),
        .O(\bi_addr_5_reg_3478[8]_i_9_n_0 ));
  FDRE \bi_addr_5_reg_3478_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(\bi_addr_5_reg_3478[0]_i_1_n_0 ),
        .Q(bi_addr_5_reg_3478[0]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[10] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[10]),
        .Q(bi_addr_5_reg_3478[10]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[11] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[11]),
        .Q(bi_addr_5_reg_3478[11]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[12] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[12]),
        .Q(bi_addr_5_reg_3478[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_5_reg_3478_reg[12]_i_1 
       (.CI(\bi_addr_5_reg_3478_reg[8]_i_1_n_0 ),
        .CO({\bi_addr_5_reg_3478_reg[12]_i_1_n_0 ,\bi_addr_5_reg_3478_reg[12]_i_1_n_1 ,\bi_addr_5_reg_3478_reg[12]_i_1_n_2 ,\bi_addr_5_reg_3478_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_5_reg_3478[12]_i_2_n_0 ,\bi_addr_5_reg_3478[12]_i_3_n_0 ,\bi_addr_5_reg_3478[12]_i_4_n_0 ,\bi_addr_5_reg_3478[12]_i_5_n_0 }),
        .O(sub_ln50_5_fu_1888_p2[12:9]),
        .S({\bi_addr_5_reg_3478[12]_i_6_n_0 ,\bi_addr_5_reg_3478[12]_i_7_n_0 ,\bi_addr_5_reg_3478[12]_i_8_n_0 ,\bi_addr_5_reg_3478[12]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_5_reg_3478_reg[12]_i_10 
       (.CI(\bi_addr_5_reg_3478_reg[8]_i_10_n_0 ),
        .CO({\bi_addr_5_reg_3478_reg[12]_i_10_n_0 ,\bi_addr_5_reg_3478_reg[12]_i_10_n_1 ,\bi_addr_5_reg_3478_reg[12]_i_10_n_2 ,\bi_addr_5_reg_3478_reg[12]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln50_5_fu_1879_p1[10:7]),
        .S(sext_ln50_2_cast_reg_3010[10:7]));
  FDRE \bi_addr_5_reg_3478_reg[13] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[13]),
        .Q(bi_addr_5_reg_3478[13]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[14] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[14]),
        .Q(bi_addr_5_reg_3478[14]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[15] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[15]),
        .Q(bi_addr_5_reg_3478[15]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[16] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[16]),
        .Q(bi_addr_5_reg_3478[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_5_reg_3478_reg[16]_i_1 
       (.CI(\bi_addr_5_reg_3478_reg[12]_i_1_n_0 ),
        .CO({\bi_addr_5_reg_3478_reg[16]_i_1_n_0 ,\bi_addr_5_reg_3478_reg[16]_i_1_n_1 ,\bi_addr_5_reg_3478_reg[16]_i_1_n_2 ,\bi_addr_5_reg_3478_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_5_reg_3478[16]_i_2_n_0 ,\bi_addr_5_reg_3478[16]_i_3_n_0 ,\bi_addr_5_reg_3478[16]_i_4_n_0 ,\bi_addr_5_reg_3478[16]_i_5_n_0 }),
        .O(sub_ln50_5_fu_1888_p2[16:13]),
        .S({\bi_addr_5_reg_3478[16]_i_6_n_0 ,\bi_addr_5_reg_3478[16]_i_7_n_0 ,\bi_addr_5_reg_3478[16]_i_8_n_0 ,\bi_addr_5_reg_3478[16]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_5_reg_3478_reg[16]_i_10 
       (.CI(\bi_addr_5_reg_3478_reg[12]_i_10_n_0 ),
        .CO({\bi_addr_5_reg_3478_reg[16]_i_10_n_0 ,\bi_addr_5_reg_3478_reg[16]_i_10_n_1 ,\bi_addr_5_reg_3478_reg[16]_i_10_n_2 ,\bi_addr_5_reg_3478_reg[16]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln50_5_fu_1879_p1[14:11]),
        .S(sext_ln50_2_cast_reg_3010[14:11]));
  FDRE \bi_addr_5_reg_3478_reg[17] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[17]),
        .Q(bi_addr_5_reg_3478[17]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[18] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[18]),
        .Q(bi_addr_5_reg_3478[18]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[19] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[19]),
        .Q(bi_addr_5_reg_3478[19]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[1]),
        .Q(bi_addr_5_reg_3478[1]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[20] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[20]),
        .Q(bi_addr_5_reg_3478[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_5_reg_3478_reg[20]_i_1 
       (.CI(\bi_addr_5_reg_3478_reg[16]_i_1_n_0 ),
        .CO({\bi_addr_5_reg_3478_reg[20]_i_1_n_0 ,\bi_addr_5_reg_3478_reg[20]_i_1_n_1 ,\bi_addr_5_reg_3478_reg[20]_i_1_n_2 ,\bi_addr_5_reg_3478_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_5_reg_3478[20]_i_2_n_0 ,\bi_addr_5_reg_3478[20]_i_3_n_0 ,\bi_addr_5_reg_3478[20]_i_4_n_0 ,\bi_addr_5_reg_3478[20]_i_5_n_0 }),
        .O(sub_ln50_5_fu_1888_p2[20:17]),
        .S({\bi_addr_5_reg_3478[20]_i_6_n_0 ,\bi_addr_5_reg_3478[20]_i_7_n_0 ,\bi_addr_5_reg_3478[20]_i_8_n_0 ,\bi_addr_5_reg_3478[20]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_5_reg_3478_reg[20]_i_10 
       (.CI(\bi_addr_5_reg_3478_reg[16]_i_10_n_0 ),
        .CO({\NLW_bi_addr_5_reg_3478_reg[20]_i_10_CO_UNCONNECTED [3],\bi_addr_5_reg_3478_reg[20]_i_10_n_1 ,\bi_addr_5_reg_3478_reg[20]_i_10_n_2 ,\bi_addr_5_reg_3478_reg[20]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln50_5_fu_1879_p1[18:15]),
        .S({sext_ln50_2_cast_reg_3010[17],sext_ln50_2_cast_reg_3010[17:15]}));
  FDRE \bi_addr_5_reg_3478_reg[21] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[21]),
        .Q(bi_addr_5_reg_3478[21]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[22] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[22]),
        .Q(bi_addr_5_reg_3478[22]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[23] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[23]),
        .Q(bi_addr_5_reg_3478[23]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[24] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[24]),
        .Q(bi_addr_5_reg_3478[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_5_reg_3478_reg[24]_i_1 
       (.CI(\bi_addr_5_reg_3478_reg[20]_i_1_n_0 ),
        .CO({\bi_addr_5_reg_3478_reg[24]_i_1_n_0 ,\bi_addr_5_reg_3478_reg[24]_i_1_n_1 ,\bi_addr_5_reg_3478_reg[24]_i_1_n_2 ,\bi_addr_5_reg_3478_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_5_reg_3478[24]_i_2_n_0 ,\bi_addr_5_reg_3478[24]_i_3_n_0 ,\bi_addr_5_reg_3478[24]_i_4_n_0 ,\bi_addr_5_reg_3478[24]_i_5_n_0 }),
        .O(sub_ln50_5_fu_1888_p2[24:21]),
        .S({\bi_addr_5_reg_3478[24]_i_6_n_0 ,\bi_addr_5_reg_3478[24]_i_7_n_0 ,\bi_addr_5_reg_3478[24]_i_8_n_0 ,\bi_addr_5_reg_3478[24]_i_9_n_0 }));
  FDRE \bi_addr_5_reg_3478_reg[25] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[25]),
        .Q(bi_addr_5_reg_3478[25]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[26] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[26]),
        .Q(bi_addr_5_reg_3478[26]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[27] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[27]),
        .Q(bi_addr_5_reg_3478[27]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[28] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[28]),
        .Q(bi_addr_5_reg_3478[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_5_reg_3478_reg[28]_i_1 
       (.CI(\bi_addr_5_reg_3478_reg[24]_i_1_n_0 ),
        .CO({\bi_addr_5_reg_3478_reg[28]_i_1_n_0 ,\bi_addr_5_reg_3478_reg[28]_i_1_n_1 ,\bi_addr_5_reg_3478_reg[28]_i_1_n_2 ,\bi_addr_5_reg_3478_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_5_reg_3478[28]_i_2_n_0 ,\bi_addr_5_reg_3478[28]_i_3_n_0 ,\bi_addr_5_reg_3478[28]_i_4_n_0 ,\bi_addr_5_reg_3478[28]_i_5_n_0 }),
        .O(sub_ln50_5_fu_1888_p2[28:25]),
        .S({\bi_addr_5_reg_3478[28]_i_6_n_0 ,\bi_addr_5_reg_3478[28]_i_7_n_0 ,\bi_addr_5_reg_3478[28]_i_8_n_0 ,\bi_addr_5_reg_3478[28]_i_9_n_0 }));
  FDRE \bi_addr_5_reg_3478_reg[29] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[29]),
        .Q(bi_addr_5_reg_3478[29]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[2]),
        .Q(bi_addr_5_reg_3478[2]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[30] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[30]),
        .Q(bi_addr_5_reg_3478[30]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[31] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[31]),
        .Q(bi_addr_5_reg_3478[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_5_reg_3478_reg[31]_i_1 
       (.CI(\bi_addr_5_reg_3478_reg[28]_i_1_n_0 ),
        .CO({\NLW_bi_addr_5_reg_3478_reg[31]_i_1_CO_UNCONNECTED [3:2],\bi_addr_5_reg_3478_reg[31]_i_1_n_2 ,\bi_addr_5_reg_3478_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\bi_addr_5_reg_3478[31]_i_2_n_0 ,\bi_addr_5_reg_3478[31]_i_3_n_0 }),
        .O({\NLW_bi_addr_5_reg_3478_reg[31]_i_1_O_UNCONNECTED [3],sub_ln50_5_fu_1888_p2[31:29]}),
        .S({1'b0,\bi_addr_5_reg_3478[31]_i_4_n_0 ,\bi_addr_5_reg_3478[31]_i_5_n_0 ,\bi_addr_5_reg_3478[31]_i_6_n_0 }));
  FDRE \bi_addr_5_reg_3478_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[3]),
        .Q(bi_addr_5_reg_3478[3]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[4]),
        .Q(bi_addr_5_reg_3478[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_5_reg_3478_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\bi_addr_5_reg_3478_reg[4]_i_1_n_0 ,\bi_addr_5_reg_3478_reg[4]_i_1_n_1 ,\bi_addr_5_reg_3478_reg[4]_i_1_n_2 ,\bi_addr_5_reg_3478_reg[4]_i_1_n_3 }),
        .CYINIT(\bi_addr_5_reg_3478[4]_i_2_n_0 ),
        .DI({\bi_addr_5_reg_3478[4]_i_3_n_0 ,\bi_addr_5_reg_3478[4]_i_4_n_0 ,\bi_addr_5_reg_3478[4]_i_5_n_0 ,\bi_addr_5_reg_3478[4]_i_6_n_0 }),
        .O(sub_ln50_5_fu_1888_p2[4:1]),
        .S({\bi_addr_5_reg_3478[4]_i_7_n_0 ,\bi_addr_5_reg_3478[4]_i_8_n_0 ,\bi_addr_5_reg_3478[4]_i_9_n_0 ,\bi_addr_5_reg_3478[4]_i_10_n_0 }));
  FDRE \bi_addr_5_reg_3478_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[5]),
        .Q(bi_addr_5_reg_3478[5]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[6]),
        .Q(bi_addr_5_reg_3478[6]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[7]),
        .Q(bi_addr_5_reg_3478[7]),
        .R(1'b0));
  FDRE \bi_addr_5_reg_3478_reg[8] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[8]),
        .Q(bi_addr_5_reg_3478[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_5_reg_3478_reg[8]_i_1 
       (.CI(\bi_addr_5_reg_3478_reg[4]_i_1_n_0 ),
        .CO({\bi_addr_5_reg_3478_reg[8]_i_1_n_0 ,\bi_addr_5_reg_3478_reg[8]_i_1_n_1 ,\bi_addr_5_reg_3478_reg[8]_i_1_n_2 ,\bi_addr_5_reg_3478_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_5_reg_3478[8]_i_2_n_0 ,\bi_addr_5_reg_3478[8]_i_3_n_0 ,\bi_addr_5_reg_3478[8]_i_4_n_0 ,\bi_addr_5_reg_3478[8]_i_5_n_0 }),
        .O(sub_ln50_5_fu_1888_p2[8:5]),
        .S({\bi_addr_5_reg_3478[8]_i_6_n_0 ,\bi_addr_5_reg_3478[8]_i_7_n_0 ,\bi_addr_5_reg_3478[8]_i_8_n_0 ,\bi_addr_5_reg_3478[8]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_5_reg_3478_reg[8]_i_10 
       (.CI(1'b0),
        .CO({\bi_addr_5_reg_3478_reg[8]_i_10_n_0 ,\bi_addr_5_reg_3478_reg[8]_i_10_n_1 ,\bi_addr_5_reg_3478_reg[8]_i_10_n_2 ,\bi_addr_5_reg_3478_reg[8]_i_10_n_3 }),
        .CYINIT(sext_ln50_2_cast_reg_3010[2]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln50_5_fu_1879_p1[6:3]),
        .S(sext_ln50_2_cast_reg_3010[6:3]));
  FDRE \bi_addr_5_reg_3478_reg[9] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(sub_ln50_5_fu_1888_p2[9]),
        .Q(bi_addr_5_reg_3478[9]),
        .R(1'b0));
  FDRE \bi_addr_read_reg_3644_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [0]),
        .Q(bi_addr_read_reg_3644[0]),
        .R(1'b0));
  FDRE \bi_addr_read_reg_3644_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [1]),
        .Q(bi_addr_read_reg_3644[1]),
        .R(1'b0));
  FDRE \bi_addr_read_reg_3644_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [2]),
        .Q(bi_addr_read_reg_3644[2]),
        .R(1'b0));
  FDRE \bi_addr_read_reg_3644_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [3]),
        .Q(bi_addr_read_reg_3644[3]),
        .R(1'b0));
  FDRE \bi_addr_read_reg_3644_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [4]),
        .Q(bi_addr_read_reg_3644[4]),
        .R(1'b0));
  FDRE \bi_addr_read_reg_3644_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [5]),
        .Q(bi_addr_read_reg_3644[5]),
        .R(1'b0));
  FDRE \bi_addr_read_reg_3644_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [6]),
        .Q(bi_addr_read_reg_3644[6]),
        .R(1'b0));
  FDRE \bi_addr_read_reg_3644_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\bi_addr_4_read_reg_3824_reg[7]_0 [7]),
        .Q(bi_addr_read_reg_3644[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_reg_3273[11]_i_10 
       (.I0(\phi_mul_fu_332_reg[15]_0 [10]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [10]),
        .I2(reg_702[10]),
        .O(\bi_addr_reg_3273[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_reg_3273[11]_i_11 
       (.I0(\phi_mul_fu_332_reg[15]_0 [9]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [9]),
        .I2(reg_702[9]),
        .O(\bi_addr_reg_3273[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_reg_3273[11]_i_12 
       (.I0(\phi_mul_fu_332_reg[15]_0 [8]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [8]),
        .I2(reg_702[8]),
        .O(\bi_addr_reg_3273[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_reg_3273[11]_i_13 
       (.I0(\phi_mul_fu_332_reg[15]_0 [7]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [7]),
        .I2(reg_702[7]),
        .O(\bi_addr_reg_3273[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_reg_3273[11]_i_2 
       (.I0(sext_ln50_2_cast_reg_3010[10]),
        .I1(\bi_addr_reg_3273[11]_i_10_n_0 ),
        .I2(\phi_mul_fu_332_reg[15]_0 [9]),
        .I3(reg_702[9]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [9]),
        .O(\bi_addr_reg_3273[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_reg_3273[11]_i_3 
       (.I0(sext_ln50_2_cast_reg_3010[9]),
        .I1(\bi_addr_reg_3273[11]_i_11_n_0 ),
        .I2(\phi_mul_fu_332_reg[15]_0 [8]),
        .I3(reg_702[8]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [8]),
        .O(\bi_addr_reg_3273[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_reg_3273[11]_i_4 
       (.I0(sext_ln50_2_cast_reg_3010[8]),
        .I1(\bi_addr_reg_3273[11]_i_12_n_0 ),
        .I2(\phi_mul_fu_332_reg[15]_0 [7]),
        .I3(reg_702[7]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [7]),
        .O(\bi_addr_reg_3273[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_reg_3273[11]_i_5 
       (.I0(sext_ln50_2_cast_reg_3010[7]),
        .I1(\bi_addr_reg_3273[11]_i_13_n_0 ),
        .I2(\phi_mul_fu_332_reg[15]_0 [6]),
        .I3(reg_702[6]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [6]),
        .O(\bi_addr_reg_3273[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_reg_3273[11]_i_6 
       (.I0(\bi_addr_reg_3273[11]_i_2_n_0 ),
        .I1(\bi_addr_reg_3273[15]_i_13_n_0 ),
        .I2(sext_ln50_2_cast_reg_3010[11]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [10]),
        .I4(reg_702[10]),
        .I5(\phi_mul_fu_332_reg[15]_0 [10]),
        .O(\bi_addr_reg_3273[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_reg_3273[11]_i_7 
       (.I0(\bi_addr_reg_3273[11]_i_3_n_0 ),
        .I1(\bi_addr_reg_3273[11]_i_10_n_0 ),
        .I2(sext_ln50_2_cast_reg_3010[10]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [9]),
        .I4(reg_702[9]),
        .I5(\phi_mul_fu_332_reg[15]_0 [9]),
        .O(\bi_addr_reg_3273[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_reg_3273[11]_i_8 
       (.I0(\bi_addr_reg_3273[11]_i_4_n_0 ),
        .I1(\bi_addr_reg_3273[11]_i_11_n_0 ),
        .I2(sext_ln50_2_cast_reg_3010[9]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [8]),
        .I4(reg_702[8]),
        .I5(\phi_mul_fu_332_reg[15]_0 [8]),
        .O(\bi_addr_reg_3273[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_reg_3273[11]_i_9 
       (.I0(\bi_addr_reg_3273[11]_i_5_n_0 ),
        .I1(\bi_addr_reg_3273[11]_i_12_n_0 ),
        .I2(sext_ln50_2_cast_reg_3010[8]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [7]),
        .I4(reg_702[7]),
        .I5(\phi_mul_fu_332_reg[15]_0 [7]),
        .O(\bi_addr_reg_3273[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_reg_3273[15]_i_10 
       (.I0(\phi_mul_fu_332_reg[15]_0 [14]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [14]),
        .I2(reg_702[14]),
        .O(\bi_addr_reg_3273[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_reg_3273[15]_i_11 
       (.I0(\phi_mul_fu_332_reg[15]_0 [13]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [13]),
        .I2(reg_702[13]),
        .O(\bi_addr_reg_3273[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_reg_3273[15]_i_12 
       (.I0(\phi_mul_fu_332_reg[15]_0 [12]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [12]),
        .I2(reg_702[12]),
        .O(\bi_addr_reg_3273[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_reg_3273[15]_i_13 
       (.I0(\phi_mul_fu_332_reg[15]_0 [11]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [11]),
        .I2(reg_702[11]),
        .O(\bi_addr_reg_3273[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_reg_3273[15]_i_2 
       (.I0(sext_ln50_2_cast_reg_3010[14]),
        .I1(\bi_addr_reg_3273[15]_i_10_n_0 ),
        .I2(\phi_mul_fu_332_reg[15]_0 [13]),
        .I3(reg_702[13]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [13]),
        .O(\bi_addr_reg_3273[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_reg_3273[15]_i_3 
       (.I0(sext_ln50_2_cast_reg_3010[13]),
        .I1(\bi_addr_reg_3273[15]_i_11_n_0 ),
        .I2(\phi_mul_fu_332_reg[15]_0 [12]),
        .I3(reg_702[12]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [12]),
        .O(\bi_addr_reg_3273[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_reg_3273[15]_i_4 
       (.I0(sext_ln50_2_cast_reg_3010[12]),
        .I1(\bi_addr_reg_3273[15]_i_12_n_0 ),
        .I2(\phi_mul_fu_332_reg[15]_0 [11]),
        .I3(reg_702[11]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [11]),
        .O(\bi_addr_reg_3273[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_reg_3273[15]_i_5 
       (.I0(sext_ln50_2_cast_reg_3010[11]),
        .I1(\bi_addr_reg_3273[15]_i_13_n_0 ),
        .I2(\phi_mul_fu_332_reg[15]_0 [10]),
        .I3(reg_702[10]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [10]),
        .O(\bi_addr_reg_3273[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_reg_3273[15]_i_6 
       (.I0(\bi_addr_reg_3273[15]_i_2_n_0 ),
        .I1(\bi_addr_reg_3273[19]_i_11_n_0 ),
        .I2(sext_ln50_2_cast_reg_3010[15]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [14]),
        .I4(reg_702[14]),
        .I5(\phi_mul_fu_332_reg[15]_0 [14]),
        .O(\bi_addr_reg_3273[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_reg_3273[15]_i_7 
       (.I0(\bi_addr_reg_3273[15]_i_3_n_0 ),
        .I1(\bi_addr_reg_3273[15]_i_10_n_0 ),
        .I2(sext_ln50_2_cast_reg_3010[14]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [13]),
        .I4(reg_702[13]),
        .I5(\phi_mul_fu_332_reg[15]_0 [13]),
        .O(\bi_addr_reg_3273[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_reg_3273[15]_i_8 
       (.I0(\bi_addr_reg_3273[15]_i_4_n_0 ),
        .I1(\bi_addr_reg_3273[15]_i_11_n_0 ),
        .I2(sext_ln50_2_cast_reg_3010[13]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [12]),
        .I4(reg_702[12]),
        .I5(\phi_mul_fu_332_reg[15]_0 [12]),
        .O(\bi_addr_reg_3273[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_reg_3273[15]_i_9 
       (.I0(\bi_addr_reg_3273[15]_i_5_n_0 ),
        .I1(\bi_addr_reg_3273[15]_i_12_n_0 ),
        .I2(sext_ln50_2_cast_reg_3010[12]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [11]),
        .I4(reg_702[11]),
        .I5(\phi_mul_fu_332_reg[15]_0 [11]),
        .O(\bi_addr_reg_3273[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_reg_3273[19]_i_10 
       (.I0(phi_mul_fu_332_reg[16]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [16]),
        .I2(reg_702[16]),
        .O(\bi_addr_reg_3273[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_reg_3273[19]_i_11 
       (.I0(\phi_mul_fu_332_reg[15]_0 [15]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [15]),
        .I2(reg_702[15]),
        .O(\bi_addr_reg_3273[19]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \bi_addr_reg_3273[19]_i_12 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [17]),
        .I1(reg_702[17]),
        .I2(phi_mul_fu_332_reg[17]),
        .O(\bi_addr_reg_3273[19]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_reg_3273[19]_i_13 
       (.I0(phi_mul_fu_332_reg[17]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [17]),
        .I2(reg_702[17]),
        .O(\bi_addr_reg_3273[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6F6F066F066F0606)) 
    \bi_addr_reg_3273[19]_i_2 
       (.I0(phi_mul_fu_332_reg[18]),
        .I1(sext_ln50_2_cast_reg_3010[17]),
        .I2(\bi_addr_1_reg_3309[19]_i_13_n_0 ),
        .I3(phi_mul_fu_332_reg[17]),
        .I4(reg_702[17]),
        .I5(\add_ln50_14_reg_3438_reg[31]_0 [17]),
        .O(\bi_addr_reg_3273[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEBEB82EB82EB8282)) 
    \bi_addr_reg_3273[19]_i_3 
       (.I0(sext_ln50_2_cast_reg_3010[17]),
        .I1(\bi_addr_1_reg_3309[19]_i_10_n_0 ),
        .I2(phi_mul_fu_332_reg[17]),
        .I3(phi_mul_fu_332_reg[16]),
        .I4(reg_702[16]),
        .I5(\add_ln50_14_reg_3438_reg[31]_0 [16]),
        .O(\bi_addr_reg_3273[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_reg_3273[19]_i_4 
       (.I0(sext_ln50_2_cast_reg_3010[16]),
        .I1(\bi_addr_reg_3273[19]_i_10_n_0 ),
        .I2(\phi_mul_fu_332_reg[15]_0 [15]),
        .I3(reg_702[15]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [15]),
        .O(\bi_addr_reg_3273[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_reg_3273[19]_i_5 
       (.I0(sext_ln50_2_cast_reg_3010[15]),
        .I1(\bi_addr_reg_3273[19]_i_11_n_0 ),
        .I2(\phi_mul_fu_332_reg[15]_0 [14]),
        .I3(reg_702[14]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [14]),
        .O(\bi_addr_reg_3273[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \bi_addr_reg_3273[19]_i_6 
       (.I0(\bi_addr_reg_3273[19]_i_2_n_0 ),
        .I1(\bi_addr_1_reg_3309[23]_i_15_n_0 ),
        .I2(\bi_addr_1_reg_3309[23]_i_21_n_0 ),
        .I3(phi_mul_fu_332_reg[19]),
        .I4(phi_mul_fu_332_reg[18]),
        .I5(sext_ln50_2_cast_reg_3010[17]),
        .O(\bi_addr_reg_3273[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \bi_addr_reg_3273[19]_i_7 
       (.I0(\bi_addr_reg_3273[19]_i_3_n_0 ),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [18]),
        .I2(reg_702[18]),
        .I3(phi_mul_fu_332_reg[18]),
        .I4(sext_ln50_2_cast_reg_3010[17]),
        .I5(\bi_addr_reg_3273[19]_i_12_n_0 ),
        .O(\bi_addr_reg_3273[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_reg_3273[19]_i_8 
       (.I0(\bi_addr_reg_3273[19]_i_4_n_0 ),
        .I1(\bi_addr_reg_3273[19]_i_13_n_0 ),
        .I2(sext_ln50_2_cast_reg_3010[17]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [16]),
        .I4(reg_702[16]),
        .I5(phi_mul_fu_332_reg[16]),
        .O(\bi_addr_reg_3273[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_reg_3273[19]_i_9 
       (.I0(\bi_addr_reg_3273[19]_i_5_n_0 ),
        .I1(\bi_addr_reg_3273[19]_i_10_n_0 ),
        .I2(sext_ln50_2_cast_reg_3010[16]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [15]),
        .I4(reg_702[15]),
        .I5(\phi_mul_fu_332_reg[15]_0 [15]),
        .O(\bi_addr_reg_3273[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000EEEE0EEE0000E)) 
    \bi_addr_reg_3273[23]_i_10 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [18]),
        .I1(reg_702[18]),
        .I2(sext_ln50_2_cast_reg_3010[17]),
        .I3(phi_mul_fu_332_reg[18]),
        .I4(phi_mul_fu_332_reg[19]),
        .I5(\bi_addr_1_reg_3309[23]_i_21_n_0 ),
        .O(\bi_addr_reg_3273[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_reg_3273[23]_i_11 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [22]),
        .I1(reg_702[22]),
        .I2(phi_mul_fu_332_reg[23]),
        .I3(reg_702[23]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [23]),
        .O(\bi_addr_reg_3273[23]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_reg_3273[23]_i_12 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [21]),
        .I1(reg_702[21]),
        .I2(phi_mul_fu_332_reg[22]),
        .I3(reg_702[22]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [22]),
        .O(\bi_addr_reg_3273[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_reg_3273[23]_i_13 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [20]),
        .I1(reg_702[20]),
        .I2(phi_mul_fu_332_reg[21]),
        .I3(reg_702[21]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [21]),
        .O(\bi_addr_reg_3273[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_reg_3273[23]_i_2 
       (.I0(\bi_addr_1_reg_3309[23]_i_10_n_0 ),
        .I1(phi_mul_fu_332_reg[22]),
        .I2(\bi_addr_1_reg_3309[23]_i_11_n_0 ),
        .I3(reg_702[21]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [21]),
        .I5(phi_mul_fu_332_reg[21]),
        .O(\bi_addr_reg_3273[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_reg_3273[23]_i_3 
       (.I0(\bi_addr_1_reg_3309[23]_i_12_n_0 ),
        .I1(phi_mul_fu_332_reg[21]),
        .I2(\bi_addr_1_reg_3309[23]_i_13_n_0 ),
        .I3(reg_702[20]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [20]),
        .I5(phi_mul_fu_332_reg[20]),
        .O(\bi_addr_reg_3273[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6969699600000000)) 
    \bi_addr_reg_3273[23]_i_4 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [20]),
        .I1(reg_702[20]),
        .I2(phi_mul_fu_332_reg[20]),
        .I3(reg_702[19]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [19]),
        .I5(\bi_addr_reg_3273[23]_i_10_n_0 ),
        .O(\bi_addr_reg_3273[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9669966996696996)) 
    \bi_addr_reg_3273[23]_i_5 
       (.I0(\bi_addr_reg_3273[23]_i_10_n_0 ),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [20]),
        .I2(reg_702[20]),
        .I3(phi_mul_fu_332_reg[20]),
        .I4(reg_702[19]),
        .I5(\add_ln50_14_reg_3438_reg[31]_0 [19]),
        .O(\bi_addr_reg_3273[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_reg_3273[23]_i_6 
       (.I0(\bi_addr_reg_3273[23]_i_2_n_0 ),
        .I1(\bi_addr_reg_3273[23]_i_11_n_0 ),
        .I2(phi_mul_fu_332_reg[22]),
        .I3(\bi_addr_1_reg_3309[23]_i_10_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [21]),
        .I5(reg_702[21]),
        .O(\bi_addr_reg_3273[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_reg_3273[23]_i_7 
       (.I0(\bi_addr_reg_3273[23]_i_3_n_0 ),
        .I1(\bi_addr_reg_3273[23]_i_12_n_0 ),
        .I2(phi_mul_fu_332_reg[21]),
        .I3(\bi_addr_1_reg_3309[23]_i_12_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [20]),
        .I5(reg_702[20]),
        .O(\bi_addr_reg_3273[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_reg_3273[23]_i_8 
       (.I0(\bi_addr_reg_3273[23]_i_4_n_0 ),
        .I1(\bi_addr_reg_3273[23]_i_13_n_0 ),
        .I2(phi_mul_fu_332_reg[20]),
        .I3(\bi_addr_1_reg_3309[23]_i_14_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [19]),
        .I5(reg_702[19]),
        .O(\bi_addr_reg_3273[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA6969696955)) 
    \bi_addr_reg_3273[23]_i_9 
       (.I0(\bi_addr_reg_3273[23]_i_5_n_0 ),
        .I1(reg_702[19]),
        .I2(\add_ln50_14_reg_3438_reg[31]_0 [19]),
        .I3(phi_mul_fu_332_reg[18]),
        .I4(sext_ln50_2_cast_reg_3010[17]),
        .I5(phi_mul_fu_332_reg[19]),
        .O(\bi_addr_reg_3273[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_reg_3273[27]_i_10 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [26]),
        .I1(reg_702[26]),
        .I2(phi_mul_fu_332_reg[27]),
        .I3(reg_702[27]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [27]),
        .O(\bi_addr_reg_3273[27]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_reg_3273[27]_i_11 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [25]),
        .I1(reg_702[25]),
        .I2(phi_mul_fu_332_reg[26]),
        .I3(reg_702[26]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [26]),
        .O(\bi_addr_reg_3273[27]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_reg_3273[27]_i_12 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [24]),
        .I1(reg_702[24]),
        .I2(phi_mul_fu_332_reg[25]),
        .I3(reg_702[25]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [25]),
        .O(\bi_addr_reg_3273[27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_reg_3273[27]_i_13 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [23]),
        .I1(reg_702[23]),
        .I2(phi_mul_fu_332_reg[24]),
        .I3(reg_702[24]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [24]),
        .O(\bi_addr_reg_3273[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_reg_3273[27]_i_2 
       (.I0(\bi_addr_1_reg_3309[27]_i_10_n_0 ),
        .I1(phi_mul_fu_332_reg[26]),
        .I2(\bi_addr_1_reg_3309[27]_i_11_n_0 ),
        .I3(reg_702[25]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [25]),
        .I5(phi_mul_fu_332_reg[25]),
        .O(\bi_addr_reg_3273[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_reg_3273[27]_i_3 
       (.I0(\bi_addr_1_reg_3309[27]_i_12_n_0 ),
        .I1(phi_mul_fu_332_reg[25]),
        .I2(\bi_addr_1_reg_3309[27]_i_13_n_0 ),
        .I3(reg_702[24]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [24]),
        .I5(phi_mul_fu_332_reg[24]),
        .O(\bi_addr_reg_3273[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_reg_3273[27]_i_4 
       (.I0(\bi_addr_1_reg_3309[27]_i_14_n_0 ),
        .I1(phi_mul_fu_332_reg[24]),
        .I2(\bi_addr_1_reg_3309[27]_i_15_n_0 ),
        .I3(reg_702[23]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [23]),
        .I5(phi_mul_fu_332_reg[23]),
        .O(\bi_addr_reg_3273[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_reg_3273[27]_i_5 
       (.I0(\bi_addr_1_reg_3309[27]_i_16_n_0 ),
        .I1(phi_mul_fu_332_reg[23]),
        .I2(\bi_addr_1_reg_3309[27]_i_17_n_0 ),
        .I3(reg_702[22]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [22]),
        .I5(phi_mul_fu_332_reg[22]),
        .O(\bi_addr_reg_3273[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_reg_3273[27]_i_6 
       (.I0(\bi_addr_reg_3273[27]_i_2_n_0 ),
        .I1(\bi_addr_reg_3273[27]_i_10_n_0 ),
        .I2(phi_mul_fu_332_reg[26]),
        .I3(\bi_addr_1_reg_3309[27]_i_10_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [25]),
        .I5(reg_702[25]),
        .O(\bi_addr_reg_3273[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_reg_3273[27]_i_7 
       (.I0(\bi_addr_reg_3273[27]_i_3_n_0 ),
        .I1(\bi_addr_reg_3273[27]_i_11_n_0 ),
        .I2(phi_mul_fu_332_reg[25]),
        .I3(\bi_addr_1_reg_3309[27]_i_12_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [24]),
        .I5(reg_702[24]),
        .O(\bi_addr_reg_3273[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_reg_3273[27]_i_8 
       (.I0(\bi_addr_reg_3273[27]_i_4_n_0 ),
        .I1(\bi_addr_reg_3273[27]_i_12_n_0 ),
        .I2(phi_mul_fu_332_reg[24]),
        .I3(\bi_addr_1_reg_3309[27]_i_14_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [23]),
        .I5(reg_702[23]),
        .O(\bi_addr_reg_3273[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_reg_3273[27]_i_9 
       (.I0(\bi_addr_reg_3273[27]_i_5_n_0 ),
        .I1(\bi_addr_reg_3273[27]_i_13_n_0 ),
        .I2(phi_mul_fu_332_reg[23]),
        .I3(\bi_addr_1_reg_3309[27]_i_16_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [22]),
        .I5(reg_702[22]),
        .O(\bi_addr_reg_3273[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_reg_3273[31]_i_10 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [30]),
        .I1(reg_702[30]),
        .I2(phi_mul_fu_332_reg[31]),
        .I3(reg_702[31]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [31]),
        .O(\bi_addr_reg_3273[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_reg_3273[31]_i_11 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [29]),
        .I1(reg_702[29]),
        .I2(phi_mul_fu_332_reg[30]),
        .I3(reg_702[30]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [30]),
        .O(\bi_addr_reg_3273[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_reg_3273[31]_i_12 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [28]),
        .I1(reg_702[28]),
        .I2(phi_mul_fu_332_reg[29]),
        .I3(reg_702[29]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [29]),
        .O(\bi_addr_reg_3273[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \bi_addr_reg_3273[31]_i_13 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [27]),
        .I1(reg_702[27]),
        .I2(phi_mul_fu_332_reg[28]),
        .I3(reg_702[28]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [28]),
        .O(\bi_addr_reg_3273[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_reg_3273[31]_i_2 
       (.I0(\bi_addr_1_reg_3309[31]_i_9_n_0 ),
        .I1(phi_mul_fu_332_reg[29]),
        .I2(\bi_addr_1_reg_3309[31]_i_10_n_0 ),
        .I3(reg_702[28]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [28]),
        .I5(phi_mul_fu_332_reg[28]),
        .O(\bi_addr_reg_3273[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_reg_3273[31]_i_3 
       (.I0(\bi_addr_1_reg_3309[31]_i_11_n_0 ),
        .I1(phi_mul_fu_332_reg[28]),
        .I2(\bi_addr_1_reg_3309[31]_i_12_n_0 ),
        .I3(reg_702[27]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [27]),
        .I5(phi_mul_fu_332_reg[27]),
        .O(\bi_addr_reg_3273[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9000006099909066)) 
    \bi_addr_reg_3273[31]_i_4 
       (.I0(\bi_addr_1_reg_3309[31]_i_13_n_0 ),
        .I1(phi_mul_fu_332_reg[27]),
        .I2(\bi_addr_1_reg_3309[31]_i_14_n_0 ),
        .I3(reg_702[26]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [26]),
        .I5(phi_mul_fu_332_reg[26]),
        .O(\bi_addr_reg_3273[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h633963396339C663)) 
    \bi_addr_reg_3273[31]_i_5 
       (.I0(\bi_addr_reg_3273[31]_i_9_n_0 ),
        .I1(\bi_addr_reg_3273[31]_i_10_n_0 ),
        .I2(phi_mul_fu_332_reg[30]),
        .I3(\bi_addr_1_reg_3309[31]_i_17_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [29]),
        .I5(reg_702[29]),
        .O(\bi_addr_reg_3273[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_reg_3273[31]_i_6 
       (.I0(\bi_addr_reg_3273[31]_i_2_n_0 ),
        .I1(\bi_addr_reg_3273[31]_i_11_n_0 ),
        .I2(phi_mul_fu_332_reg[29]),
        .I3(\bi_addr_1_reg_3309[31]_i_9_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [28]),
        .I5(reg_702[28]),
        .O(\bi_addr_reg_3273[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_reg_3273[31]_i_7 
       (.I0(\bi_addr_reg_3273[31]_i_3_n_0 ),
        .I1(\bi_addr_reg_3273[31]_i_12_n_0 ),
        .I2(phi_mul_fu_332_reg[28]),
        .I3(\bi_addr_1_reg_3309[31]_i_11_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [27]),
        .I5(reg_702[27]),
        .O(\bi_addr_reg_3273[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6999699969996669)) 
    \bi_addr_reg_3273[31]_i_8 
       (.I0(\bi_addr_reg_3273[31]_i_4_n_0 ),
        .I1(\bi_addr_reg_3273[31]_i_13_n_0 ),
        .I2(phi_mul_fu_332_reg[27]),
        .I3(\bi_addr_1_reg_3309[31]_i_13_n_0 ),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [26]),
        .I5(reg_702[26]),
        .O(\bi_addr_reg_3273[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hD7D7D741)) 
    \bi_addr_reg_3273[31]_i_9 
       (.I0(phi_mul_fu_332_reg[29]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [29]),
        .I2(reg_702[29]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [28]),
        .I4(reg_702[28]),
        .O(\bi_addr_reg_3273[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_reg_3273[3]_i_10 
       (.I0(\phi_mul_fu_332_reg[15]_0 [2]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [2]),
        .I2(reg_702[2]),
        .O(\bi_addr_reg_3273[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_reg_3273[3]_i_2 
       (.I0(sext_ln50_2_cast_reg_3010[2]),
        .I1(\bi_addr_reg_3273[3]_i_10_n_0 ),
        .I2(\phi_mul_fu_332_reg[15]_0 [1]),
        .I3(reg_702[1]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [1]),
        .O(\bi_addr_reg_3273[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2882)) 
    \bi_addr_reg_3273[3]_i_3 
       (.I0(sext_ln50_2_cast_reg_3010[1]),
        .I1(reg_702[1]),
        .I2(\add_ln50_14_reg_3438_reg[31]_0 [1]),
        .I3(\phi_mul_fu_332_reg[15]_0 [1]),
        .O(\bi_addr_reg_3273[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \bi_addr_reg_3273[3]_i_4 
       (.I0(reg_702[1]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [1]),
        .I2(\phi_mul_fu_332_reg[15]_0 [1]),
        .I3(sext_ln50_2_cast_reg_3010[1]),
        .O(\bi_addr_reg_3273[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_reg_3273[3]_i_6 
       (.I0(\bi_addr_reg_3273[3]_i_2_n_0 ),
        .I1(\bi_addr_reg_3273[7]_i_13_n_0 ),
        .I2(sext_ln50_2_cast_reg_3010[3]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [2]),
        .I4(reg_702[2]),
        .I5(\phi_mul_fu_332_reg[15]_0 [2]),
        .O(\bi_addr_reg_3273[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_reg_3273[3]_i_7 
       (.I0(\bi_addr_reg_3273[3]_i_3_n_0 ),
        .I1(\bi_addr_reg_3273[3]_i_10_n_0 ),
        .I2(sext_ln50_2_cast_reg_3010[2]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [1]),
        .I4(reg_702[1]),
        .I5(\phi_mul_fu_332_reg[15]_0 [1]),
        .O(\bi_addr_reg_3273[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \bi_addr_reg_3273[3]_i_8 
       (.I0(sext_ln50_2_cast_reg_3010[1]),
        .I1(\phi_mul_fu_332_reg[15]_0 [1]),
        .I2(\add_ln50_14_reg_3438_reg[31]_0 [1]),
        .I3(reg_702[1]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [0]),
        .I5(\reg_702_reg[0]_0 ),
        .O(\bi_addr_reg_3273[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \bi_addr_reg_3273[3]_i_9 
       (.I0(\add_ln50_14_reg_3438_reg[31]_0 [0]),
        .I1(\reg_702_reg[0]_0 ),
        .I2(\phi_mul_fu_332_reg[15]_0 [0]),
        .O(\bi_addr_reg_3273[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_reg_3273[7]_i_10 
       (.I0(\phi_mul_fu_332_reg[15]_0 [6]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [6]),
        .I2(reg_702[6]),
        .O(\bi_addr_reg_3273[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_reg_3273[7]_i_11 
       (.I0(\phi_mul_fu_332_reg[15]_0 [5]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [5]),
        .I2(reg_702[5]),
        .O(\bi_addr_reg_3273[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_reg_3273[7]_i_12 
       (.I0(\phi_mul_fu_332_reg[15]_0 [4]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [4]),
        .I2(reg_702[4]),
        .O(\bi_addr_reg_3273[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bi_addr_reg_3273[7]_i_13 
       (.I0(\phi_mul_fu_332_reg[15]_0 [3]),
        .I1(\add_ln50_14_reg_3438_reg[31]_0 [3]),
        .I2(reg_702[3]),
        .O(\bi_addr_reg_3273[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_reg_3273[7]_i_2 
       (.I0(sext_ln50_2_cast_reg_3010[6]),
        .I1(\bi_addr_reg_3273[7]_i_10_n_0 ),
        .I2(\phi_mul_fu_332_reg[15]_0 [5]),
        .I3(reg_702[5]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [5]),
        .O(\bi_addr_reg_3273[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_reg_3273[7]_i_3 
       (.I0(sext_ln50_2_cast_reg_3010[5]),
        .I1(\bi_addr_reg_3273[7]_i_11_n_0 ),
        .I2(\phi_mul_fu_332_reg[15]_0 [4]),
        .I3(reg_702[4]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [4]),
        .O(\bi_addr_reg_3273[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_reg_3273[7]_i_4 
       (.I0(sext_ln50_2_cast_reg_3010[4]),
        .I1(\bi_addr_reg_3273[7]_i_12_n_0 ),
        .I2(\phi_mul_fu_332_reg[15]_0 [3]),
        .I3(reg_702[3]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [3]),
        .O(\bi_addr_reg_3273[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \bi_addr_reg_3273[7]_i_5 
       (.I0(sext_ln50_2_cast_reg_3010[3]),
        .I1(\bi_addr_reg_3273[7]_i_13_n_0 ),
        .I2(\phi_mul_fu_332_reg[15]_0 [2]),
        .I3(reg_702[2]),
        .I4(\add_ln50_14_reg_3438_reg[31]_0 [2]),
        .O(\bi_addr_reg_3273[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_reg_3273[7]_i_6 
       (.I0(\bi_addr_reg_3273[7]_i_2_n_0 ),
        .I1(\bi_addr_reg_3273[11]_i_13_n_0 ),
        .I2(sext_ln50_2_cast_reg_3010[7]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [6]),
        .I4(reg_702[6]),
        .I5(\phi_mul_fu_332_reg[15]_0 [6]),
        .O(\bi_addr_reg_3273[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_reg_3273[7]_i_7 
       (.I0(\bi_addr_reg_3273[7]_i_3_n_0 ),
        .I1(\bi_addr_reg_3273[7]_i_10_n_0 ),
        .I2(sext_ln50_2_cast_reg_3010[6]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [5]),
        .I4(reg_702[5]),
        .I5(\phi_mul_fu_332_reg[15]_0 [5]),
        .O(\bi_addr_reg_3273[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_reg_3273[7]_i_8 
       (.I0(\bi_addr_reg_3273[7]_i_4_n_0 ),
        .I1(\bi_addr_reg_3273[7]_i_11_n_0 ),
        .I2(sext_ln50_2_cast_reg_3010[5]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [4]),
        .I4(reg_702[4]),
        .I5(\phi_mul_fu_332_reg[15]_0 [4]),
        .O(\bi_addr_reg_3273[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \bi_addr_reg_3273[7]_i_9 
       (.I0(\bi_addr_reg_3273[7]_i_5_n_0 ),
        .I1(\bi_addr_reg_3273[7]_i_12_n_0 ),
        .I2(sext_ln50_2_cast_reg_3010[4]),
        .I3(\add_ln50_14_reg_3438_reg[31]_0 [3]),
        .I4(reg_702[3]),
        .I5(\phi_mul_fu_332_reg[15]_0 [3]),
        .O(\bi_addr_reg_3273[7]_i_9_n_0 ));
  FDRE \bi_addr_reg_3273_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[0]),
        .Q(bi_addr_reg_3273[0]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[10]),
        .Q(bi_addr_reg_3273[10]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[11]),
        .Q(bi_addr_reg_3273[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_reg_3273_reg[11]_i_1 
       (.CI(\bi_addr_reg_3273_reg[7]_i_1_n_0 ),
        .CO({\bi_addr_reg_3273_reg[11]_i_1_n_0 ,\bi_addr_reg_3273_reg[11]_i_1_n_1 ,\bi_addr_reg_3273_reg[11]_i_1_n_2 ,\bi_addr_reg_3273_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_reg_3273[11]_i_2_n_0 ,\bi_addr_reg_3273[11]_i_3_n_0 ,\bi_addr_reg_3273[11]_i_4_n_0 ,\bi_addr_reg_3273[11]_i_5_n_0 }),
        .O(sub_ln50_fu_1447_p2[11:8]),
        .S({\bi_addr_reg_3273[11]_i_6_n_0 ,\bi_addr_reg_3273[11]_i_7_n_0 ,\bi_addr_reg_3273[11]_i_8_n_0 ,\bi_addr_reg_3273[11]_i_9_n_0 }));
  FDRE \bi_addr_reg_3273_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[12]),
        .Q(bi_addr_reg_3273[12]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[13]),
        .Q(bi_addr_reg_3273[13]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[14]),
        .Q(bi_addr_reg_3273[14]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[15]),
        .Q(bi_addr_reg_3273[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_reg_3273_reg[15]_i_1 
       (.CI(\bi_addr_reg_3273_reg[11]_i_1_n_0 ),
        .CO({\bi_addr_reg_3273_reg[15]_i_1_n_0 ,\bi_addr_reg_3273_reg[15]_i_1_n_1 ,\bi_addr_reg_3273_reg[15]_i_1_n_2 ,\bi_addr_reg_3273_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_reg_3273[15]_i_2_n_0 ,\bi_addr_reg_3273[15]_i_3_n_0 ,\bi_addr_reg_3273[15]_i_4_n_0 ,\bi_addr_reg_3273[15]_i_5_n_0 }),
        .O(sub_ln50_fu_1447_p2[15:12]),
        .S({\bi_addr_reg_3273[15]_i_6_n_0 ,\bi_addr_reg_3273[15]_i_7_n_0 ,\bi_addr_reg_3273[15]_i_8_n_0 ,\bi_addr_reg_3273[15]_i_9_n_0 }));
  FDRE \bi_addr_reg_3273_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[16]),
        .Q(bi_addr_reg_3273[16]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[17] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[17]),
        .Q(bi_addr_reg_3273[17]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[18] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[18]),
        .Q(bi_addr_reg_3273[18]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[19] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[19]),
        .Q(bi_addr_reg_3273[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_reg_3273_reg[19]_i_1 
       (.CI(\bi_addr_reg_3273_reg[15]_i_1_n_0 ),
        .CO({\bi_addr_reg_3273_reg[19]_i_1_n_0 ,\bi_addr_reg_3273_reg[19]_i_1_n_1 ,\bi_addr_reg_3273_reg[19]_i_1_n_2 ,\bi_addr_reg_3273_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_reg_3273[19]_i_2_n_0 ,\bi_addr_reg_3273[19]_i_3_n_0 ,\bi_addr_reg_3273[19]_i_4_n_0 ,\bi_addr_reg_3273[19]_i_5_n_0 }),
        .O(sub_ln50_fu_1447_p2[19:16]),
        .S({\bi_addr_reg_3273[19]_i_6_n_0 ,\bi_addr_reg_3273[19]_i_7_n_0 ,\bi_addr_reg_3273[19]_i_8_n_0 ,\bi_addr_reg_3273[19]_i_9_n_0 }));
  FDRE \bi_addr_reg_3273_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[1]),
        .Q(bi_addr_reg_3273[1]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[20] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[20]),
        .Q(bi_addr_reg_3273[20]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[21] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[21]),
        .Q(bi_addr_reg_3273[21]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[22] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[22]),
        .Q(bi_addr_reg_3273[22]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[23] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[23]),
        .Q(bi_addr_reg_3273[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_reg_3273_reg[23]_i_1 
       (.CI(\bi_addr_reg_3273_reg[19]_i_1_n_0 ),
        .CO({\bi_addr_reg_3273_reg[23]_i_1_n_0 ,\bi_addr_reg_3273_reg[23]_i_1_n_1 ,\bi_addr_reg_3273_reg[23]_i_1_n_2 ,\bi_addr_reg_3273_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_reg_3273[23]_i_2_n_0 ,\bi_addr_reg_3273[23]_i_3_n_0 ,\bi_addr_reg_3273[23]_i_4_n_0 ,\bi_addr_reg_3273[23]_i_5_n_0 }),
        .O(sub_ln50_fu_1447_p2[23:20]),
        .S({\bi_addr_reg_3273[23]_i_6_n_0 ,\bi_addr_reg_3273[23]_i_7_n_0 ,\bi_addr_reg_3273[23]_i_8_n_0 ,\bi_addr_reg_3273[23]_i_9_n_0 }));
  FDRE \bi_addr_reg_3273_reg[24] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[24]),
        .Q(bi_addr_reg_3273[24]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[25] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[25]),
        .Q(bi_addr_reg_3273[25]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[26] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[26]),
        .Q(bi_addr_reg_3273[26]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[27] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[27]),
        .Q(bi_addr_reg_3273[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_reg_3273_reg[27]_i_1 
       (.CI(\bi_addr_reg_3273_reg[23]_i_1_n_0 ),
        .CO({\bi_addr_reg_3273_reg[27]_i_1_n_0 ,\bi_addr_reg_3273_reg[27]_i_1_n_1 ,\bi_addr_reg_3273_reg[27]_i_1_n_2 ,\bi_addr_reg_3273_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_reg_3273[27]_i_2_n_0 ,\bi_addr_reg_3273[27]_i_3_n_0 ,\bi_addr_reg_3273[27]_i_4_n_0 ,\bi_addr_reg_3273[27]_i_5_n_0 }),
        .O(sub_ln50_fu_1447_p2[27:24]),
        .S({\bi_addr_reg_3273[27]_i_6_n_0 ,\bi_addr_reg_3273[27]_i_7_n_0 ,\bi_addr_reg_3273[27]_i_8_n_0 ,\bi_addr_reg_3273[27]_i_9_n_0 }));
  FDRE \bi_addr_reg_3273_reg[28] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[28]),
        .Q(bi_addr_reg_3273[28]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[29] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[29]),
        .Q(bi_addr_reg_3273[29]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[2]),
        .Q(bi_addr_reg_3273[2]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[30] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[30]),
        .Q(bi_addr_reg_3273[30]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[31] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[31]),
        .Q(bi_addr_reg_3273[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_reg_3273_reg[31]_i_1 
       (.CI(\bi_addr_reg_3273_reg[27]_i_1_n_0 ),
        .CO({\NLW_bi_addr_reg_3273_reg[31]_i_1_CO_UNCONNECTED [3],\bi_addr_reg_3273_reg[31]_i_1_n_1 ,\bi_addr_reg_3273_reg[31]_i_1_n_2 ,\bi_addr_reg_3273_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\bi_addr_reg_3273[31]_i_2_n_0 ,\bi_addr_reg_3273[31]_i_3_n_0 ,\bi_addr_reg_3273[31]_i_4_n_0 }),
        .O(sub_ln50_fu_1447_p2[31:28]),
        .S({\bi_addr_reg_3273[31]_i_5_n_0 ,\bi_addr_reg_3273[31]_i_6_n_0 ,\bi_addr_reg_3273[31]_i_7_n_0 ,\bi_addr_reg_3273[31]_i_8_n_0 }));
  FDRE \bi_addr_reg_3273_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[3]),
        .Q(bi_addr_reg_3273[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_reg_3273_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\bi_addr_reg_3273_reg[3]_i_1_n_0 ,\bi_addr_reg_3273_reg[3]_i_1_n_1 ,\bi_addr_reg_3273_reg[3]_i_1_n_2 ,\bi_addr_reg_3273_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_reg_3273[3]_i_2_n_0 ,\bi_addr_reg_3273[3]_i_3_n_0 ,\bi_addr_reg_3273[3]_i_4_n_0 ,\bi_addr_reg_3273_reg[3]_0 }),
        .O(sub_ln50_fu_1447_p2[3:0]),
        .S({\bi_addr_reg_3273[3]_i_6_n_0 ,\bi_addr_reg_3273[3]_i_7_n_0 ,\bi_addr_reg_3273[3]_i_8_n_0 ,\bi_addr_reg_3273[3]_i_9_n_0 }));
  FDRE \bi_addr_reg_3273_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[4]),
        .Q(bi_addr_reg_3273[4]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[5]),
        .Q(bi_addr_reg_3273[5]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[6]),
        .Q(bi_addr_reg_3273[6]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[7]),
        .Q(bi_addr_reg_3273[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bi_addr_reg_3273_reg[7]_i_1 
       (.CI(\bi_addr_reg_3273_reg[3]_i_1_n_0 ),
        .CO({\bi_addr_reg_3273_reg[7]_i_1_n_0 ,\bi_addr_reg_3273_reg[7]_i_1_n_1 ,\bi_addr_reg_3273_reg[7]_i_1_n_2 ,\bi_addr_reg_3273_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bi_addr_reg_3273[7]_i_2_n_0 ,\bi_addr_reg_3273[7]_i_3_n_0 ,\bi_addr_reg_3273[7]_i_4_n_0 ,\bi_addr_reg_3273[7]_i_5_n_0 }),
        .O(sub_ln50_fu_1447_p2[7:4]),
        .S({\bi_addr_reg_3273[7]_i_6_n_0 ,\bi_addr_reg_3273[7]_i_7_n_0 ,\bi_addr_reg_3273[7]_i_8_n_0 ,\bi_addr_reg_3273[7]_i_9_n_0 }));
  FDRE \bi_addr_reg_3273_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[8]),
        .Q(bi_addr_reg_3273[8]),
        .R(1'b0));
  FDRE \bi_addr_reg_3273_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(sub_ln50_fu_1447_p2[9]),
        .Q(bi_addr_reg_3273[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000200020002AAAA)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(aw_RVALID),
        .I1(\icmp_ln150_reg_3039_pp0_iter1_reg_reg[0]_0 ),
        .I2(\bus_wide_gen.data_buf[31]_i_6_n_0 ),
        .I3(\bus_wide_gen.data_buf[31]_i_7__0_n_0 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\bus_wide_gen.data_valid_reg ));
  LUT6 #(
    .INIT(64'h000200020002AAAA)) 
    \bus_wide_gen.data_buf[31]_i_3__0 
       (.I0(bi_RVALID),
        .I1(\and_ln17_4_reg_3079_pp0_iter2_reg_reg[0]_0 ),
        .I2(\bus_wide_gen.data_buf[31]_i_6__0_n_0 ),
        .I3(\bus_wide_gen.data_buf[31]_i_7_n_0 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\bus_wide_gen.data_valid_reg_0 ));
  LUT6 #(
    .INIT(64'hFF20202000000000)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(p_121_in),
        .I1(ap_block_pp0_stage2_11001),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .I4(p_108_in),
        .I5(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8F88000088880000)) 
    \bus_wide_gen.data_buf[31]_i_6__0 
       (.I0(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .I1(p_110_in),
        .I2(mac_muladd_8ns_8s_20s_20_4_1_U28_n_23),
        .I3(p_76_in),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(\bus_wide_gen.data_buf[31]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00400040004000)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(ap_block_pp0_stage2_11001),
        .I1(p_122_in),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .I4(p_121_in),
        .I5(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .O(\bus_wide_gen.data_buf[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    \bus_wide_gen.data_buf[31]_i_7__0 
       (.I0(p_60_in),
        .I1(mac_muladd_8ns_8s_20s_20_4_1_U28_n_23),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(p_110_in),
        .I4(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .I5(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .O(\bus_wide_gen.data_buf[31]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \bus_wide_gen.data_buf[31]_i_9 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I1(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I2(icmp_ln150_reg_3039_pp0_iter2_reg),
        .O(p_60_in));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.data_buf[31]_i_9__0 
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_1_reg_3052_pp0_iter2_reg),
        .O(p_122_in));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \dout[3]_i_10 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_block_pp0_stage2_110012124_out),
        .I2(ap_block_pp0_stage2_110012),
        .I3(ap_block_pp0_stage2_110011),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I5(p_121_in),
        .O(m_axi_aw_RREADY2));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \dout[3]_i_10__0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I2(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I3(and_ln17_reg_3154_pp0_iter1_reg),
        .I4(ap_NS_fsm278_out),
        .I5(ap_NS_fsm273_out),
        .O(m_axi_bi_RREADY3));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dout[3]_i_11 
       (.I0(icmp_ln21_reg_3043_pp0_iter1_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .O(\dout[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dout[3]_i_11__0 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I1(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I2(icmp_ln150_reg_3039_pp0_iter2_reg),
        .O(p_59_in));
  LUT6 #(
    .INIT(64'h00800080A0A00080)) 
    \dout[3]_i_12 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I1(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I2(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I3(aw_RVALID),
        .I4(and_ln17_reg_3154_pp0_iter1_reg),
        .I5(bi_RVALID),
        .O(ap_NS_fsm278_out));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dout[3]_i_12__0 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(\dout[3]_i_12__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dout[3]_i_13 
       (.I0(bi_ARREADY),
        .I1(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .I2(icmp_ln150_reg_3039_pp0_iter1_reg),
        .I3(and_ln17_3_reg_3070_pp0_iter1_reg),
        .O(ap_block_pp0_stage2_110012));
  LUT4 #(
    .INIT(16'h00E2)) 
    \dout[3]_i_13__0 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I3(aw_ARREADY),
        .O(\dout[3]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dout[3]_i_14 
       (.I0(icmp_ln150_reg_3039),
        .I1(icmp_ln21_reg_3043),
        .O(p_119_in));
  LUT6 #(
    .INIT(64'hF888000088880000)) 
    \dout[3]_i_5 
       (.I0(mac_muladd_8ns_8s_20s_20_4_1_U35_n_31),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .I3(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I4(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I5(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .O(\and_ln17_4_reg_3079_pp0_iter2_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \dout[3]_i_5__0 
       (.I0(icmp_ln150_reg_3039_pp0_iter1_reg),
        .I1(and_ln17_reg_3154_pp0_iter1_reg),
        .I2(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .I3(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .I4(p_129_in),
        .I5(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .O(\icmp_ln150_reg_3039_pp0_iter1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \dout[3]_i_6 
       (.I0(m_axi_aw_RREADY564_out),
        .I1(m_axi_aw_RREADY3),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .I3(p_108_in),
        .I4(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .I5(m_axi_aw_RREADY2),
        .O(ap_enable_reg_pp0_iter2_reg_rep__0_0));
  LUT6 #(
    .INIT(64'hFFFEFEFEFEFEFEFE)) 
    \dout[3]_i_6__0 
       (.I0(m_axi_bi_RREADY5),
        .I1(m_axi_bi_RREADY2),
        .I2(m_axi_bi_RREADY3),
        .I3(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .I4(p_110_in),
        .I5(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .O(ap_enable_reg_pp0_iter2_reg_rep__0_1));
  LUT6 #(
    .INIT(64'h0111000000000000)) 
    \dout[3]_i_8 
       (.I0(ap_NS_fsm398_out),
        .I1(ap_NS_fsm3100_out),
        .I2(ap_block_state5_io),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(p_59_in),
        .O(m_axi_bi_RREADY5));
  LUT6 #(
    .INIT(64'h0111000000000000)) 
    \dout[3]_i_8__0 
       (.I0(ap_NS_fsm398_out),
        .I1(ap_NS_fsm3100_out),
        .I2(ap_block_state5_io),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(\dout[3]_i_11_n_0 ),
        .O(m_axi_aw_RREADY564_out));
  LUT6 #(
    .INIT(64'h0000000400040004)) 
    \dout[3]_i_9 
       (.I0(\dout[3]_i_12__0_n_0 ),
        .I1(p_122_in),
        .I2(ap_block_pp0_stage2_110012124_out),
        .I3(ap_block_pp0_stage2_110012),
        .I4(\dout[3]_i_13__0_n_0 ),
        .I5(p_119_in),
        .O(m_axi_bi_RREADY2));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \dout[3]_i_9__0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_NS_fsm278_out),
        .I2(ap_NS_fsm273_out),
        .I3(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I4(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I5(icmp_ln150_reg_3039_pp0_iter2_reg),
        .O(m_axi_aw_RREADY3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln21_fu_748_p2),
        .D(k_fu_742_p2),
        .DI(\t_fu_336_reg[1]_0 ),
        .E(E),
        .O(O[3:1]),
        .Q({\t_fu_336_reg_n_0_[15] ,\t_fu_336_reg_n_0_[14] ,\t_fu_336_reg[13]_0 [6],\t_fu_336_reg_n_0_[12] ,\t_fu_336_reg[13]_0 [5],\t_fu_336_reg_n_0_[10] ,\t_fu_336_reg[13]_0 [4],\t_fu_336_reg_n_0_[8] ,\t_fu_336_reg[13]_0 [3],\t_fu_336_reg_n_0_[6] ,\t_fu_336_reg[13]_0 [2],\t_fu_336_reg_n_0_[4] ,\t_fu_336_reg[13]_0 [1],\t_fu_336_reg_n_0_[2] ,\t_fu_336_reg[13]_0 [0],\t_fu_336_reg_n_0_[0] }),
        .S(S),
        .SR(flow_control_loop_pipe_sequential_init_U_n_35),
        .\and_ln17_1_reg_3052_reg[0] (\and_ln17_1_reg_3052_reg[0]_0 ),
        .\and_ln17_1_reg_3052_reg[0]_i_11_0 (\and_ln17_1_reg_3052_reg[0]_i_11 ),
        .\and_ln17_1_reg_3052_reg[0]_i_21_0 (\and_ln17_1_reg_3052_reg[0]_i_21 ),
        .\and_ln17_1_reg_3052_reg[0]_i_35_0 (\and_ln17_1_reg_3052_reg[0]_i_35 ),
        .\and_ln17_1_reg_3052_reg[0]_i_9_0 (\and_ln17_1_reg_3052_reg[0]_i_9 ),
        .\and_ln17_2_reg_3061_reg[0] (\and_ln17_2_reg_3061_reg[0]_0 ),
        .\and_ln17_2_reg_3061_reg[0]_i_20_0 (\and_ln17_2_reg_3061_reg[0]_i_20 ),
        .\and_ln17_2_reg_3061_reg[0]_i_5_0 (\and_ln17_2_reg_3061_reg[0]_i_5 ),
        .\and_ln17_2_reg_3061_reg[0]_i_7_0 (\and_ln17_2_reg_3061_reg[0]_i_7 ),
        .\and_ln17_3_reg_3070_reg[0] (\and_ln17_3_reg_3070_reg[0]_0 ),
        .\and_ln17_3_reg_3070_reg[0]_i_10_0 (\and_ln17_3_reg_3070_reg[0]_i_10 ),
        .\and_ln17_3_reg_3070_reg[0]_i_12_0 (\and_ln17_3_reg_3070_reg[0]_i_12 ),
        .\and_ln17_3_reg_3070_reg[0]_i_25_0 (\and_ln17_3_reg_3070_reg[0]_i_25 ),
        .\and_ln17_4_reg_3079_reg[0] (\and_ln17_4_reg_3079_reg[0]_0 ),
        .\and_ln17_4_reg_3079_reg[0]_i_11_0 (\and_ln17_4_reg_3079_reg[0]_i_11 ),
        .\and_ln17_4_reg_3079_reg[0]_i_24_0 (\and_ln17_4_reg_3079_reg[0]_i_24 [3:1]),
        .\and_ln17_4_reg_3079_reg[0]_i_9_0 (\and_ln17_4_reg_3079_reg[0]_i_9 ),
        .\ap_CS_fsm_reg[0]_rep (flow_control_loop_pipe_sequential_init_U_n_36),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_9 ),
        .\ap_CS_fsm_reg[5]_0 (Q[3:0]),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0({ap_CS_fsm_pp0_stage2,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_init_int_reg_0(mac_muladd_8ns_8s_20s_20_4_1_U15_n_21),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_t_2(ap_sig_allocacmp_t_2),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .grp_fu_978_ce(grp_fu_978_ce),
        .\icmp_ln21_reg_3043_reg[0] (\icmp_ln21_reg_3043_reg[0]_0 ),
        .m_cast_loc_channel_dout(m_cast_loc_channel_dout[0]),
        .phi_mul_fu_3320(phi_mul_fu_3320),
        .\phi_mul_fu_332_reg[0] (mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .\t_fu_336_reg[0] (\t_fu_336_reg[0]_0 ),
        .\t_fu_336_reg[0]_0 (\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .\t_fu_336_reg[0]_1 (\ap_CS_fsm_reg[0]_rep_n_0 ),
        .\t_fu_336_reg[0]_2 (CO),
        .\t_fu_336_reg[10] (flow_control_loop_pipe_sequential_init_U_n_41),
        .\t_fu_336_reg[13] (\t_fu_336_reg[13]_1 ),
        .\t_fu_336_reg[14] (\t_fu_336_reg[14]_0 ),
        .\t_fu_336_reg[15] (flow_control_loop_pipe_sequential_init_U_n_44),
        .\t_fu_336_reg[3] (flow_control_loop_pipe_sequential_init_U_n_42),
        .\t_fu_336_reg[6] (flow_control_loop_pipe_sequential_init_U_n_43));
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_i_1
       (.I0(Q[2]),
        .I1(icmp_ln150_reg_3039),
        .I2(mac_muladd_8ns_8s_20s_20_4_1_U15_n_21),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_2 ));
  FDRE \icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(icmp_ln150_reg_3039),
        .Q(icmp_ln150_reg_3039_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln150_reg_3039_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(icmp_ln150_reg_3039_pp0_iter1_reg),
        .Q(icmp_ln150_reg_3039_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln150_reg_3039_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(icmp_ln150_reg_3039_pp0_iter2_reg),
        .Q(icmp_ln150_reg_3039_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln150_reg_3039_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(CO),
        .Q(icmp_ln150_reg_3039),
        .R(1'b0));
  FDRE \icmp_ln21_reg_3043_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(icmp_ln21_reg_3043),
        .Q(icmp_ln21_reg_3043_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_3043_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(icmp_ln21_reg_3043_pp0_iter1_reg),
        .Q(icmp_ln21_reg_3043_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_3043_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(icmp_ln21_fu_748_p2),
        .Q(icmp_ln21_reg_3043),
        .R(1'b0));
  FDRE \in_a_reg_556_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[0] ),
        .Q(in_a_reg_556[0]),
        .R(1'b0));
  FDRE \in_a_reg_556_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[1] ),
        .Q(in_a_reg_556[1]),
        .R(1'b0));
  FDRE \in_a_reg_556_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[2] ),
        .Q(in_a_reg_556[2]),
        .R(1'b0));
  FDRE \in_a_reg_556_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[3] ),
        .Q(in_a_reg_556[3]),
        .R(1'b0));
  FDRE \in_a_reg_556_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[4] ),
        .Q(in_a_reg_556[4]),
        .R(1'b0));
  FDRE \in_a_reg_556_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[5] ),
        .Q(in_a_reg_556[5]),
        .R(1'b0));
  FDRE \in_a_reg_556_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[6] ),
        .Q(in_a_reg_556[6]),
        .R(1'b0));
  FDRE \in_a_reg_556_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[7] ),
        .Q(in_a_reg_556[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1 mac_muladd_8ns_8s_20s_20_4_1_U10
       (.C(p_reg_reg_27),
        .Q(Q[4]),
        .ap_clk(ap_clk),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .grp_fu_2626_ce(grp_fu_2626_ce),
        .p_reg_reg(\ap_CS_fsm_reg[5]_8 ),
        .p_reg_reg_0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72),
        .p_reg_reg_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .t_fu_336(t_fu_336));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_8 mac_muladd_8ns_8s_20s_20_4_1_U11
       (.C(p_reg_reg_32),
        .Q(Q[4]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_fu_2626_ce(grp_fu_2626_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .p_reg_reg(\ap_CS_fsm_reg[5]_8 ),
        .p_reg_reg_0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68),
        .p_reg_reg_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43),
        .p_reg_reg_2(mac_muladd_8ns_8s_20s_20_4_1_U34_n_21),
        .p_reg_reg_3(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .t_fu_336(t_fu_336));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_9 mac_muladd_8ns_8s_20s_20_4_1_U12
       (.C(p_reg_reg_33),
        .CO(CO),
        .Q(Q[4:3]),
        .and_ln17_1_reg_3052_pp0_iter1_reg(and_ln17_1_reg_3052_pp0_iter1_reg),
        .\ap_CS_fsm_reg[0]_rep (mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_8 ),
        .ap_NS_fsm4107_out(ap_NS_fsm4107_out),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .aw_RVALID(aw_RVALID),
        .bi_RVALID(bi_RVALID),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .grp_fu_2626_ce(grp_fu_2626_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .icmp_ln21_reg_3043_pp0_iter1_reg(icmp_ln21_reg_3043_pp0_iter1_reg),
        .p_reg_reg(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67),
        .p_reg_reg_0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42),
        .p_reg_reg_1({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2}),
        .p_reg_reg_2(mac_muladd_8ns_8s_20s_20_4_1_U34_n_21),
        .p_reg_reg_3(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .p_reg_reg_4(mac_muladd_8ns_8s_20s_20_4_1_U20_n_21),
        .p_reg_reg_5(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .p_reg_reg_6(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .t_fu_336(t_fu_336));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_10 mac_muladd_8ns_8s_20s_20_4_1_U13
       (.C(p_reg_reg_19),
        .E(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o_ap_vld),
        .Q(Q[4]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_fu_2671_ce(grp_fu_2671_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .p_reg_reg_0(\ap_CS_fsm_reg[5]_6 ),
        .p_reg_reg_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79),
        .p_reg_reg_2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56),
        .p_reg_reg_3(ap_CS_fsm_pp0_stage4),
        .p_reg_reg_4(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_11 mac_muladd_8ns_8s_20s_20_4_1_U14
       (.C(p_reg_reg_31),
        .E(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .Q(Q[4:3]),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_6 ),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_fu_2671_ce(grp_fu_2671_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .\icmp_ln150_reg_3039_reg[0] (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o_ap_vld),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .p_reg_reg_0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69),
        .p_reg_reg_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118),
        .p_reg_reg_2(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .p_reg_reg_3({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage2}),
        .p_reg_reg_4(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .p_reg_reg_5(mac_muladd_8ns_8s_20s_20_4_1_U34_n_21),
        .p_reg_reg_6(mac_muladd_8ns_8s_20s_20_4_1_U22_n_21),
        .p_reg_reg_7(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_12 mac_muladd_8ns_8s_20s_20_4_1_U15
       (.C(p_reg_reg_20),
        .E(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .Q(Q[4:3]),
        .\ap_CS_fsm_reg[5] (mac_muladd_8ns_8s_20s_20_4_1_U15_n_21),
        .ap_block_pp0_stage5_11001(ap_block_pp0_stage5_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .\icmp_ln150_reg_3039_reg[0] (\icmp_ln150_reg_3039_reg[0]_0 ),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .p_reg_reg_0(mac_muladd_8ns_8s_20s_20_4_1_U33_n_0),
        .p_reg_reg_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198),
        .p_reg_reg_2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55),
        .p_reg_reg_3(ap_CS_fsm_pp0_stage5),
        .p_reg_reg_4(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .p_reg_reg_5(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_13 mac_muladd_8ns_8s_20s_20_4_1_U16
       (.C(p_reg_reg_21),
        .E(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .Q(Q[4:3]),
        .\add_ln43_2_reg_3284_reg[16] (ap_CS_fsm_pp0_stage3),
        .and_ln17_4_reg_3079_pp0_iter1_reg(and_ln17_4_reg_3079_pp0_iter1_reg),
        .and_ln17_reg_3154(and_ln17_reg_3154),
        .\ap_CS_fsm_reg[3] (mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_7 ),
        .ap_NS_fsm389_out(ap_NS_fsm389_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_rep__0(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .aw_ARREADY(aw_ARREADY),
        .bi_ARREADY(bi_ARREADY),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .grp_fu_2698_ce(grp_fu_2698_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .p_reg_reg(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233),
        .p_reg_reg_0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54),
        .p_reg_reg_1(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .p_reg_reg_2(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .p_reg_reg_3(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .p_reg_reg_4(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .p_reg_reg_5(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .p_reg_reg_6(mac_muladd_8ns_8s_20s_20_4_1_U26_n_23),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_14 mac_muladd_8ns_8s_20s_20_4_1_U17
       (.B(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80),
        .C(p_reg_reg_18),
        .E(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .Q(Q[4:3]),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_5 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_rep__0(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .grp_fu_2707_ce(grp_fu_2707_ce),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .p_reg_reg_0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57),
        .p_reg_reg_1(ap_CS_fsm_pp0_stage1),
        .p_reg_reg_2(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .p_reg_reg_3(mac_muladd_8ns_8s_20s_20_4_1_U28_n_23),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_15 mac_muladd_8ns_8s_20s_20_4_1_U18
       (.B(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85),
        .C(p_reg_reg_12),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63),
        .E(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .Q(Q[4]),
        .ap_clk(ap_clk),
        .grp_fu_2716_ce(grp_fu_2716_ce),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .p_reg_reg_0(ap_enable_reg_pp0_iter1_reg_rep__0_0),
        .p_reg_reg_1(p_reg_reg_94),
        .p_reg_reg_10(p_reg_reg_101),
        .p_reg_reg_11(p_reg_reg_102),
        .p_reg_reg_12(p_reg_reg_103),
        .p_reg_reg_13(p_reg_reg_104),
        .p_reg_reg_14(p_reg_reg_105),
        .p_reg_reg_15(p_reg_reg_106),
        .p_reg_reg_16(p_reg_reg_107),
        .p_reg_reg_17(p_reg_reg_108),
        .p_reg_reg_18(p_reg_reg_109),
        .p_reg_reg_19(p_reg_reg_110),
        .p_reg_reg_2(ap_CS_fsm_pp0_stage2),
        .p_reg_reg_20(p_reg_reg_111),
        .p_reg_reg_21(p_reg_reg_112),
        .p_reg_reg_22(p_reg_reg_113),
        .p_reg_reg_3(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .p_reg_reg_4(p_reg_reg_95),
        .p_reg_reg_5(p_reg_reg_96),
        .p_reg_reg_6(p_reg_reg_97),
        .p_reg_reg_7(p_reg_reg_98),
        .p_reg_reg_8(p_reg_reg_99),
        .p_reg_reg_9(p_reg_reg_100));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_16 mac_muladd_8ns_8s_20s_20_4_1_U19
       (.B(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75),
        .C(p_reg_reg_24),
        .E(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .Q(Q[4:3]),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_rep__0(ap_enable_reg_pp0_iter1_reg_rep__0_0),
        .grp_fu_2716_ce(grp_fu_2716_ce),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .p_reg_reg_0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330),
        .p_reg_reg_1(ap_CS_fsm_pp0_stage2),
        .p_reg_reg_2(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_17 mac_muladd_8ns_8s_20s_20_4_1_U20
       (.C(p_reg_reg_13),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62),
        .Q(Q[4:3]),
        .\add_ln43_2_reg_3284_reg[16] (ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .and_ln17_2_reg_3061_pp0_iter2_reg(and_ln17_2_reg_3061_pp0_iter2_reg),
        .and_ln17_4_reg_3079_pp0_iter1_reg(and_ln17_4_reg_3079_pp0_iter1_reg),
        .and_ln17_4_reg_3079_pp0_iter2_reg(and_ln17_4_reg_3079_pp0_iter2_reg),
        .and_ln17_reg_3154(and_ln17_reg_3154),
        .\ap_CS_fsm[3]_i_4 (\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .ap_NS_fsm389_out(ap_NS_fsm389_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg_rep__0(ap_enable_reg_pp0_iter1_reg_rep__0_1),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_fu_2626_ce(grp_fu_2626_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .\icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] (mac_muladd_8ns_8s_20s_20_4_1_U20_n_21),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .p_reg_reg_0(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .p_reg_reg_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361),
        .p_reg_reg_10(p_reg_reg_120),
        .p_reg_reg_11(p_reg_reg_121),
        .p_reg_reg_12(p_reg_reg_122),
        .p_reg_reg_13(p_reg_reg_123),
        .p_reg_reg_14(p_reg_reg_124),
        .p_reg_reg_15(p_reg_reg_125),
        .p_reg_reg_16(p_reg_reg_126),
        .p_reg_reg_17(p_reg_reg_127),
        .p_reg_reg_18(p_reg_reg_128),
        .p_reg_reg_19(p_reg_reg_129),
        .p_reg_reg_2(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .p_reg_reg_20(p_reg_reg_130),
        .p_reg_reg_21(p_reg_reg_131),
        .p_reg_reg_22(p_reg_reg_132),
        .p_reg_reg_23(p_reg_reg_133),
        .p_reg_reg_3(p_reg_reg_114),
        .p_reg_reg_4(ap_CS_fsm_pp0_stage3),
        .p_reg_reg_5(p_reg_reg_115),
        .p_reg_reg_6(p_reg_reg_116),
        .p_reg_reg_7(p_reg_reg_117),
        .p_reg_reg_8(p_reg_reg_118),
        .p_reg_reg_9(p_reg_reg_119));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_18 mac_muladd_8ns_8s_20s_20_4_1_U21
       (.C(p_reg_reg_14),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61),
        .E(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .Q(Q[4]),
        .ap_clk(ap_clk),
        .grp_fu_2671_ce(grp_fu_2671_ce),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .p_reg_reg_0(\ap_CS_fsm_reg[4]_1 ),
        .p_reg_reg_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412),
        .p_reg_reg_2(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .p_reg_reg_3(ap_CS_fsm_pp0_stage4),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_19 mac_muladd_8ns_8s_20s_20_4_1_U22
       (.C(p_reg_reg_30),
        .Q(Q[4:3]),
        .and_ln17_1_reg_3052(and_ln17_1_reg_3052),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_1 ),
        .ap_NS_fsm398_out(ap_NS_fsm398_out),
        .ap_block_state5_io(ap_block_state5_io),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .ap_enable_reg_pp0_iter2_reg_rep__0(mac_muladd_8ns_8s_20s_20_4_1_U22_n_21),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_fu_2671_ce(grp_fu_2671_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .icmp_ln21_reg_3043(icmp_ln21_reg_3043),
        .icmp_ln21_reg_3043_pp0_iter1_reg(icmp_ln21_reg_3043_pp0_iter1_reg),
        .p_121_in(p_121_in),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .p_reg_reg_0(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .p_reg_reg_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69),
        .p_reg_reg_2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381),
        .p_reg_reg_3(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .p_reg_reg_4(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .p_reg_reg_5(ap_CS_fsm_pp0_stage4),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_20 mac_muladd_8ns_8s_20s_20_4_1_U23
       (.B({mac_muladd_8ns_8s_20s_20_4_1_U35_n_1,mac_muladd_8ns_8s_20s_20_4_1_U35_n_2,mac_muladd_8ns_8s_20s_20_4_1_U35_n_3,mac_muladd_8ns_8s_20s_20_4_1_U35_n_4,mac_muladd_8ns_8s_20s_20_4_1_U35_n_5,mac_muladd_8ns_8s_20s_20_4_1_U35_n_6,mac_muladd_8ns_8s_20s_20_4_1_U35_n_7,mac_muladd_8ns_8s_20s_20_4_1_U35_n_8}),
        .C(p_reg_reg_11),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64),
        .E(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .Q(Q[4]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U33_n_0),
        .p_reg_reg_0(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .p_reg_reg_1(\ap_CS_fsm_reg[5]_4 ),
        .p_reg_reg_2(ap_CS_fsm_pp0_stage5),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_21 mac_muladd_8ns_8s_20s_20_4_1_U24
       (.C(p_reg_reg_15),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60),
        .Q(Q[4:3]),
        .\ap_CS_fsm_reg[1] (mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_4 ),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_block_pp0_stage5_110012130_out(ap_block_pp0_stage5_110012130_out),
        .ap_block_state6_io(ap_block_state6_io),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_rep__0(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .ap_enable_reg_pp0_iter1_reg_rep__0_0(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .p_128_in(p_128_in),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U33_n_0),
        .p_reg_reg_0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448),
        .p_reg_reg_1({ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1}),
        .p_reg_reg_2(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .p_reg_reg_3(mac_muladd_8ns_8s_20s_20_4_1_U41_n_25),
        .p_reg_reg_4(mac_muladd_8ns_8s_20s_20_4_1_U28_n_23),
        .p_reg_reg_5(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_22 mac_muladd_8ns_8s_20s_20_4_1_U25
       (.A({mac_muladd_8s_8ns_20s_20_4_1_U36_n_0,mac_muladd_8s_8ns_20s_20_4_1_U36_n_1,mac_muladd_8s_8ns_20s_20_4_1_U36_n_2,mac_muladd_8s_8ns_20s_20_4_1_U36_n_3,mac_muladd_8s_8ns_20s_20_4_1_U36_n_4,mac_muladd_8s_8ns_20s_20_4_1_U36_n_5,mac_muladd_8s_8ns_20s_20_4_1_U36_n_6,mac_muladd_8s_8ns_20s_20_4_1_U36_n_7}),
        .B({\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[7] ,\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[6] ,\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[5] ,\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[4] ,\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[3] ,\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[2] ,\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[1] ,\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[0] }),
        .C(p_reg_reg_5),
        .Q(Q[4]),
        .ap_clk(ap_clk),
        .grp_fu_2698_ce(grp_fu_2698_ce),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .p_reg_reg_0(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .p_reg_reg_1(ap_enable_reg_pp0_iter2_reg_rep_0),
        .p_reg_reg_2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .p_reg_reg_3(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_23 mac_muladd_8ns_8s_20s_20_4_1_U26
       (.B({mac_muladd_8ns_8s_20s_20_4_1_U38_n_1,mac_muladd_8ns_8s_20s_20_4_1_U38_n_2,mac_muladd_8ns_8s_20s_20_4_1_U38_n_3,mac_muladd_8ns_8s_20s_20_4_1_U38_n_4,mac_muladd_8ns_8s_20s_20_4_1_U38_n_5,mac_muladd_8ns_8s_20s_20_4_1_U38_n_6,mac_muladd_8ns_8s_20s_20_4_1_U38_n_7,mac_muladd_8ns_8s_20s_20_4_1_U38_n_8}),
        .C(p_reg_reg_17),
        .E(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .Q(Q[4:3]),
        .and_ln17_1_reg_3052(and_ln17_1_reg_3052),
        .and_ln17_3_reg_3070(and_ln17_3_reg_3070),
        .\ap_CS_fsm_reg[2] (mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .ap_NS_fsm4107_out(ap_NS_fsm4107_out),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_rep(ap_enable_reg_pp0_iter2_reg_rep_0),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .\bus_wide_gen.data_valid_reg (mac_muladd_8ns_8s_20s_20_4_1_U26_n_23),
        .grp_fu_2698_ce(grp_fu_2698_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .icmp_ln21_reg_3043_pp0_iter1_reg(icmp_ln21_reg_3043_pp0_iter1_reg),
        .p_108_in(p_108_in),
        .p_110_in(p_110_in),
        .p_reg_reg(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494),
        .p_reg_reg_0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .p_reg_reg_1(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .p_reg_reg_2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .p_reg_reg_3({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2}),
        .p_reg_reg_4(mac_muladd_8ns_8s_20s_20_4_1_U20_n_21),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_24 mac_muladd_8ns_8s_20s_20_4_1_U27
       (.A(ap_phi_mux_value_b_8_phi_fu_642_p4),
        .C(p_reg_reg_6),
        .Q(Q[4]),
        .and_ln17_1_reg_3052_pp0_iter2_reg(and_ln17_1_reg_3052_pp0_iter2_reg),
        .ap_clk(ap_clk),
        .ap_condition_1231(ap_condition_1231),
        .grp_fu_2707_ce(grp_fu_2707_ce),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .p_reg_reg_0(\ap_CS_fsm_reg[1]_0 ),
        .p_reg_reg_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514),
        .p_reg_reg_2(bi_addr_2_read_reg_3724),
        .p_reg_reg_3(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .p_reg_reg_4(ap_CS_fsm_pp0_stage1),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_25 mac_muladd_8ns_8s_20s_20_4_1_U28
       (.B({mac_muladd_8ns_8s_20s_20_4_1_U40_n_0,mac_muladd_8ns_8s_20s_20_4_1_U40_n_1,mac_muladd_8ns_8s_20s_20_4_1_U40_n_2,mac_muladd_8ns_8s_20s_20_4_1_U40_n_3,mac_muladd_8ns_8s_20s_20_4_1_U40_n_4,mac_muladd_8ns_8s_20s_20_4_1_U40_n_5,mac_muladd_8ns_8s_20s_20_4_1_U40_n_6,mac_muladd_8ns_8s_20s_20_4_1_U40_n_7}),
        .C(p_reg_reg_23),
        .Q(Q[4:3]),
        .and_ln17_2_reg_3061_pp0_iter1_reg(and_ln17_2_reg_3061_pp0_iter1_reg),
        .and_ln17_2_reg_3061_pp0_iter2_reg(and_ln17_2_reg_3061_pp0_iter2_reg),
        .and_ln17_4_reg_3079_pp0_iter1_reg(and_ln17_4_reg_3079_pp0_iter1_reg),
        .and_ln17_reg_3154_pp0_iter1_reg(and_ln17_reg_3154_pp0_iter1_reg),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[4] (mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .ap_NS_fsm273_out(ap_NS_fsm273_out),
        .ap_clk(ap_clk),
        .ap_condition_1231(ap_condition_1231),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .\bus_wide_gen.data_valid_reg (mac_muladd_8ns_8s_20s_20_4_1_U28_n_23),
        .grp_fu_2707_ce(grp_fu_2707_ce),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_76_in(p_76_in),
        .p_reg_reg(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534),
        .p_reg_reg_0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .p_reg_reg_1(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .p_reg_reg_10(p_reg_reg_140),
        .p_reg_reg_11(p_reg_reg_141),
        .p_reg_reg_12(p_reg_reg_142),
        .p_reg_reg_13(p_reg_reg_143),
        .p_reg_reg_14(p_reg_reg_144),
        .p_reg_reg_15(p_reg_reg_145),
        .p_reg_reg_16(p_reg_reg_146),
        .p_reg_reg_17(p_reg_reg_147),
        .p_reg_reg_18(p_reg_reg_148),
        .p_reg_reg_19(p_reg_reg_149),
        .p_reg_reg_2(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .p_reg_reg_20(p_reg_reg_150),
        .p_reg_reg_21(p_reg_reg_151),
        .p_reg_reg_22(p_reg_reg_152),
        .p_reg_reg_23(p_reg_reg_153),
        .p_reg_reg_24(mac_muladd_8ns_8s_20s_20_4_1_U22_n_21),
        .p_reg_reg_3(p_reg_reg_134),
        .p_reg_reg_4({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage1}),
        .p_reg_reg_5(p_reg_reg_135),
        .p_reg_reg_6(p_reg_reg_136),
        .p_reg_reg_7(p_reg_reg_137),
        .p_reg_reg_8(p_reg_reg_138),
        .p_reg_reg_9(p_reg_reg_139));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_26 mac_muladd_8ns_8s_20s_20_4_1_U29
       (.A(ap_phi_mux_value_b_7_phi_fu_664_p4),
        .C(p_reg_reg_7),
        .E(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .Q(Q[4]),
        .and_ln17_2_reg_3061_pp0_iter2_reg(and_ln17_2_reg_3061_pp0_iter2_reg),
        .ap_clk(ap_clk),
        .grp_fu_2716_ce(grp_fu_2716_ce),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .p_reg_reg_0(\ap_CS_fsm_reg[2]_0 ),
        .p_reg_reg_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564),
        .p_reg_reg_2(bi_addr_3_read_reg_3769),
        .p_reg_reg_3(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .p_reg_reg_4(ap_CS_fsm_pp0_stage2),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_27 mac_muladd_8ns_8s_20s_20_4_1_U30
       (.B(ap_phi_mux_in_a_5_phi_fu_653_p4),
        .C(p_reg_reg_29),
        .E(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .Q(Q[4:3]),
        .and_ln17_1_reg_3052_pp0_iter2_reg(and_ln17_1_reg_3052_pp0_iter2_reg),
        .and_ln17_3_reg_3070_pp0_iter1_reg(and_ln17_3_reg_3070_pp0_iter1_reg),
        .and_ln17_3_reg_3070_pp0_iter2_reg(and_ln17_3_reg_3070_pp0_iter2_reg),
        .and_ln17_4_reg_3079_pp0_iter2_reg(and_ln17_4_reg_3079_pp0_iter2_reg),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_block_pp0_stage2_110011(ap_block_pp0_stage2_110011),
        .ap_block_pp0_stage2_110012124_out(ap_block_pp0_stage2_110012124_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .\dout[3]_i_10 (\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .\dout[3]_i_10_0 (ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_fu_2716_ce(grp_fu_2716_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .icmp_ln21_reg_3043(icmp_ln21_reg_3043),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .p_reg_reg_0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579),
        .p_reg_reg_1(ap_CS_fsm_pp0_stage2),
        .p_reg_reg_2(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .p_reg_reg_3(mac_muladd_8ns_8s_20s_20_4_1_U34_n_21),
        .p_reg_reg_4(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .p_reg_reg_5(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .p_reg_reg_6(aw_addr_5_read_reg_3764),
        .p_reg_reg_7(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_28 mac_muladd_8ns_8s_20s_20_4_1_U31
       (.C(p_reg_reg_8),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61),
        .Q(Q[4:3]),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .ap_clk(ap_clk),
        .grp_fu_2671_ce(grp_fu_2671_ce),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .p_reg_reg_0(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .p_reg_reg_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609),
        .p_reg_reg_2(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .p_reg_reg_3(ap_CS_fsm_pp0_stage4),
        .p_reg_reg_4(mac_muladd_8ns_8s_20s_20_4_1_U22_n_21),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_29 mac_muladd_8ns_8s_20s_20_4_1_U32
       (.B({\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[7] ,\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[6] ,\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[5] ,\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[4] ,\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[3] ,\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[2] ,\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[1] ,\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[0] }),
        .C(p_reg_reg_4),
        .D({\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[7] ,\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[6] ,\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[5] ,\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[4] ,\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[3] ,\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[2] ,\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[1] ,\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[0] }),
        .Q(Q[4]),
        .ap_clk(ap_clk),
        .grp_fu_2671_ce(grp_fu_2671_ce),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .p_reg_reg_0(\ap_CS_fsm_reg[4]_0 ),
        .p_reg_reg_1(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .p_reg_reg_2(ap_CS_fsm_pp0_stage4),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_30 mac_muladd_8ns_8s_20s_20_4_1_U33
       (.C(C),
        .D({\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[7] ,\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[6] ,\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[5] ,\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[4] ,\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[3] ,\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[2] ,\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[1] ,\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[0] }),
        .E(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .Q(Q[4]),
        .\ap_CS_fsm_reg[2] (mac_muladd_8ns_8s_20s_20_4_1_U33_n_0),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_reg_reg(\ap_CS_fsm_reg[5]_0 ),
        .p_reg_reg_0({\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[7] ,\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[6] ,\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[5] ,\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[4] ,\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[3] ,\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[2] ,\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[1] ,\ap_phi_reg_pp0_iter2_in_a_reg_556_reg_n_0_[0] }),
        .p_reg_reg_1({ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage2}),
        .p_reg_reg_2(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .p_reg_reg_3(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .p_reg_reg_4(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .p_reg_reg_5(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .p_reg_reg_6(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .p_reg_reg_7(mac_muladd_8ns_8s_20s_20_4_1_U26_n_23),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_31 mac_muladd_8ns_8s_20s_20_4_1_U34
       (.C(p_reg_reg_9),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60),
        .E(add_ln43_reg_31930),
        .Q(Q[4]),
        .\ap_CS_fsm_reg[1] (mac_muladd_8ns_8s_20s_20_4_1_U34_n_21),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U33_n_0),
        .p_reg_reg_0(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .p_reg_reg_1(\ap_CS_fsm_reg[5]_0 ),
        .p_reg_reg_2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674),
        .p_reg_reg_3(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .p_reg_reg_4({ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage1}),
        .p_reg_reg_5(mac_muladd_8ns_8s_20s_20_4_1_U28_n_23),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_32 mac_muladd_8ns_8s_20s_20_4_1_U35
       (.B({mac_muladd_8ns_8s_20s_20_4_1_U35_n_1,mac_muladd_8ns_8s_20s_20_4_1_U35_n_2,mac_muladd_8ns_8s_20s_20_4_1_U35_n_3,mac_muladd_8ns_8s_20s_20_4_1_U35_n_4,mac_muladd_8ns_8s_20s_20_4_1_U35_n_5,mac_muladd_8ns_8s_20s_20_4_1_U35_n_6,mac_muladd_8ns_8s_20s_20_4_1_U35_n_7,mac_muladd_8ns_8s_20s_20_4_1_U35_n_8}),
        .C(p_reg_reg_10),
        .Q(Q[4:3]),
        .and_ln17_1_reg_3052_pp0_iter2_reg(and_ln17_1_reg_3052_pp0_iter2_reg),
        .and_ln17_4_reg_3079_pp0_iter2_reg(and_ln17_4_reg_3079_pp0_iter2_reg),
        .and_ln17_reg_3154_pp0_iter1_reg(and_ln17_reg_3154_pp0_iter1_reg),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 ),
        .ap_block_pp0_stage5_110012130_out(ap_block_pp0_stage5_110012130_out),
        .ap_block_state6_io(ap_block_state6_io),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter2_reg_rep(mac_muladd_8ns_8s_20s_20_4_1_U35_n_31),
        .bi_RVALID(bi_RVALID),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_128_in(p_128_in),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .p_reg_reg_0(mac_muladd_8ns_8s_20s_20_4_1_U33_n_0),
        .p_reg_reg_1(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .p_reg_reg_2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684),
        .p_reg_reg_3(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .p_reg_reg_4(ap_CS_fsm_pp0_stage5),
        .p_reg_reg_5(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .p_reg_reg_6(aw_addr_2_read_reg_3639),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23),
        .\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[0] (mac_muladd_8ns_8s_20s_20_4_1_U41_n_25));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_33 mac_muladd_8ns_8s_20s_20_4_1_U38
       (.B({mac_muladd_8ns_8s_20s_20_4_1_U38_n_1,mac_muladd_8ns_8s_20s_20_4_1_U38_n_2,mac_muladd_8ns_8s_20s_20_4_1_U38_n_3,mac_muladd_8ns_8s_20s_20_4_1_U38_n_4,mac_muladd_8ns_8s_20s_20_4_1_U38_n_5,mac_muladd_8ns_8s_20s_20_4_1_U38_n_6,mac_muladd_8ns_8s_20s_20_4_1_U38_n_7,mac_muladd_8ns_8s_20s_20_4_1_U38_n_8}),
        .C(p_reg_reg_16),
        .Q(Q[4:3]),
        .and_ln17_2_reg_3061_pp0_iter2_reg(and_ln17_2_reg_3061_pp0_iter2_reg),
        .\ap_CS_fsm_reg[0]_rep__0 (\ap_CS_fsm_reg[0]_rep__0_0 ),
        .ap_clk(ap_clk),
        .ap_condition_1231(ap_condition_1231),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .grp_fu_2698_ce(grp_fu_2698_ce),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .p_reg_reg_0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749),
        .p_reg_reg_1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .p_reg_reg_2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .p_reg_reg_3(aw_addr_3_read_reg_3664),
        .p_reg_reg_4(mac_muladd_8ns_8s_20s_20_4_1_U26_n_23),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_34 mac_muladd_8ns_8s_20s_20_4_1_U40
       (.B({mac_muladd_8ns_8s_20s_20_4_1_U40_n_0,mac_muladd_8ns_8s_20s_20_4_1_U40_n_1,mac_muladd_8ns_8s_20s_20_4_1_U40_n_2,mac_muladd_8ns_8s_20s_20_4_1_U40_n_3,mac_muladd_8ns_8s_20s_20_4_1_U40_n_4,mac_muladd_8ns_8s_20s_20_4_1_U40_n_5,mac_muladd_8ns_8s_20s_20_4_1_U40_n_6,mac_muladd_8ns_8s_20s_20_4_1_U40_n_7}),
        .C(p_reg_reg_22),
        .E(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .Q(Q[4]),
        .and_ln17_3_reg_3070_pp0_iter2_reg(and_ln17_3_reg_3070_pp0_iter2_reg),
        .ap_clk(ap_clk),
        .ap_condition_1231(ap_condition_1231),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .grp_fu_2707_ce(grp_fu_2707_ce),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_reg_reg(\ap_CS_fsm_reg[5]_1 ),
        .p_reg_reg_0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799),
        .p_reg_reg_1(p_reg_reg_74),
        .p_reg_reg_10(p_reg_reg_82),
        .p_reg_reg_11(p_reg_reg_83),
        .p_reg_reg_12(p_reg_reg_84),
        .p_reg_reg_13(p_reg_reg_85),
        .p_reg_reg_14(p_reg_reg_86),
        .p_reg_reg_15(p_reg_reg_87),
        .p_reg_reg_16(p_reg_reg_88),
        .p_reg_reg_17(p_reg_reg_89),
        .p_reg_reg_18(p_reg_reg_90),
        .p_reg_reg_19(p_reg_reg_91),
        .p_reg_reg_2(ap_CS_fsm_pp0_stage1),
        .p_reg_reg_20(p_reg_reg_92),
        .p_reg_reg_21(p_reg_reg_93),
        .p_reg_reg_22(aw_addr_4_read_reg_3719),
        .p_reg_reg_3(p_reg_reg_75),
        .p_reg_reg_4(p_reg_reg_76),
        .p_reg_reg_5(p_reg_reg_77),
        .p_reg_reg_6(p_reg_reg_78),
        .p_reg_reg_7(p_reg_reg_79),
        .p_reg_reg_8(p_reg_reg_80),
        .p_reg_reg_9(p_reg_reg_81));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_35 mac_muladd_8ns_8s_20s_20_4_1_U41
       (.B(ap_phi_mux_in_a_5_phi_fu_653_p4),
        .C(p_reg_reg_28),
        .E(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .Q(Q[4:3]),
        .and_ln17_3_reg_3070_pp0_iter2_reg(and_ln17_3_reg_3070_pp0_iter2_reg),
        .\ap_CS_fsm_reg[4] (mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_1 ),
        .ap_NS_fsm3100_out(ap_NS_fsm3100_out),
        .ap_block_state5_io(ap_block_state5_io),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg_rep__0(mac_muladd_8ns_8s_20s_20_4_1_U41_n_25),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .aw_RVALID(aw_RVALID),
        .bi_RVALID(bi_RVALID),
        .grp_fu_2707_ce(grp_fu_2707_ce),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_110_in(p_110_in),
        .p_reg_reg(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47),
        .p_reg_reg_0(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .p_reg_reg_1(mac_muladd_8ns_8s_20s_20_4_1_U34_n_21),
        .p_reg_reg_2(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .p_reg_reg_3(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .p_reg_reg_4({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage1}),
        .p_reg_reg_5(mac_muladd_8ns_8s_20s_20_4_1_U28_n_23),
        .p_reg_reg_6(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .p_reg_reg_7(mac_muladd_8ns_8s_20s_20_4_1_U22_n_21),
        .p_reg_reg_8(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_36 mac_muladd_8ns_8s_20s_20_4_1_U8
       (.C(p_reg_reg_25),
        .E(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .Q(Q[4]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_fu_2626_ce(grp_fu_2626_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .\icmp_ln150_reg_3039_reg[0] (grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .p_reg_reg(\ap_CS_fsm_reg[5]_8 ),
        .p_reg_reg_0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74),
        .p_reg_reg_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50),
        .p_reg_reg_2(ap_CS_fsm_pp0_stage3),
        .p_reg_reg_3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .p_reg_reg_4(mac_muladd_8ns_8s_20s_20_4_1_U15_n_21),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_37 mac_muladd_8ns_8s_20s_20_4_1_U9
       (.C(p_reg_reg_26),
        .E(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .Q(Q[4]),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_fu_2626_ce(grp_fu_2626_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .p_reg_reg(\ap_CS_fsm_reg[5]_8 ),
        .p_reg_reg_0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73),
        .p_reg_reg_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49),
        .p_reg_reg_2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .p_reg_reg_3(ap_CS_fsm_pp0_stage2),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .t_fu_336(t_fu_336));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1 mac_muladd_8s_8ns_20s_20_4_1_U36
       (.A({mac_muladd_8s_8ns_20s_20_4_1_U36_n_0,mac_muladd_8s_8ns_20s_20_4_1_U36_n_1,mac_muladd_8s_8ns_20s_20_4_1_U36_n_2,mac_muladd_8s_8ns_20s_20_4_1_U36_n_3,mac_muladd_8s_8ns_20s_20_4_1_U36_n_4,mac_muladd_8s_8ns_20s_20_4_1_U36_n_5,mac_muladd_8s_8ns_20s_20_4_1_U36_n_6,mac_muladd_8s_8ns_20s_20_4_1_U36_n_7}),
        .C(p_reg_reg),
        .Q(Q[4]),
        .and_ln17_reg_3154_pp0_iter2_reg(and_ln17_reg_3154_pp0_iter2_reg),
        .ap_clk(ap_clk),
        .ap_condition_1231(ap_condition_1231),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .grp_fu_2698_ce(grp_fu_2698_ce),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .p_reg_reg_0(\ap_CS_fsm_reg[0]_rep__0_0 ),
        .p_reg_reg_1(in_a_reg_556),
        .p_reg_reg_2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .p_reg_reg_3(bi_addr_1_read_reg_3669),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_38 mac_muladd_8s_8ns_20s_20_4_1_U37
       (.A(ap_phi_mux_value_b_8_phi_fu_642_p4),
        .C(p_reg_reg_0),
        .Q(Q[4]),
        .ap_clk(ap_clk),
        .ap_condition_1231(ap_condition_1231),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .grp_fu_2698_ce(grp_fu_2698_ce),
        .p_reg_reg(\ap_CS_fsm_reg[0]_rep__0_0 ),
        .p_reg_reg_0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95),
        .p_reg_reg_1(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_39 mac_muladd_8s_8ns_20s_20_4_1_U39
       (.A(ap_phi_mux_value_b_7_phi_fu_664_p4),
        .C(p_reg_reg_1),
        .E(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .Q(Q[4]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .grp_fu_2707_ce(grp_fu_2707_ce),
        .p_reg_reg(\ap_CS_fsm_reg[5]_1 ),
        .p_reg_reg_0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779),
        .p_reg_reg_1(ap_CS_fsm_pp0_stage1),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_40 mac_muladd_8s_8ns_20s_20_4_1_U42
       (.C(p_reg_reg_2),
        .Q(Q[4:3]),
        .and_ln17_3_reg_3070_pp0_iter2_reg(and_ln17_3_reg_3070_pp0_iter2_reg),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_2 ),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .grp_fu_2716_ce(grp_fu_2716_ce),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_reg_reg(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .p_reg_reg_0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92),
        .p_reg_reg_1(bi_addr_4_read_reg_3824),
        .p_reg_reg_10(p_reg_reg_41),
        .p_reg_reg_11(p_reg_reg_42),
        .p_reg_reg_12(p_reg_reg_43),
        .p_reg_reg_13(p_reg_reg_44),
        .p_reg_reg_14(p_reg_reg_45),
        .p_reg_reg_15(p_reg_reg_46),
        .p_reg_reg_16(p_reg_reg_47),
        .p_reg_reg_17(p_reg_reg_48),
        .p_reg_reg_18(p_reg_reg_49),
        .p_reg_reg_19(p_reg_reg_50),
        .p_reg_reg_2(p_reg_reg_34),
        .p_reg_reg_20(p_reg_reg_51),
        .p_reg_reg_21(p_reg_reg_52),
        .p_reg_reg_22(p_reg_reg_53),
        .p_reg_reg_3(ap_CS_fsm_pp0_stage2),
        .p_reg_reg_4(p_reg_reg_35),
        .p_reg_reg_5(p_reg_reg_36),
        .p_reg_reg_6(p_reg_reg_37),
        .p_reg_reg_7(p_reg_reg_38),
        .p_reg_reg_8(p_reg_reg_39),
        .p_reg_reg_9(p_reg_reg_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_41 mac_muladd_8s_8ns_20s_20_4_1_U43
       (.C(p_reg_reg_3),
        .Q(Q[4:3]),
        .\add_ln43_4_reg_3356_reg[16] (ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .\add_ln43_4_reg_3356_reg[16]_0 ({ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage2}),
        .and_ln17_2_reg_3061(and_ln17_2_reg_3061),
        .and_ln17_4_reg_3079_pp0_iter2_reg(and_ln17_4_reg_3079_pp0_iter2_reg),
        .and_ln17_reg_3154(and_ln17_reg_3154),
        .and_ln17_reg_3154_pp0_iter1_reg(and_ln17_reg_3154_pp0_iter1_reg),
        .\ap_CS_fsm[5]_i_2__0 (ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .\ap_CS_fsm_reg[0]_rep__0 (mac_muladd_8s_8ns_20s_20_4_1_U43_n_0),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_3 ),
        .\ap_CS_fsm_reg[5]_0 (mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_block_pp0_stage5_11001(ap_block_pp0_stage5_11001),
        .ap_block_state6_io(ap_block_state6_io),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .grp_fu_2716_ce(grp_fu_2716_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_129_in(p_129_in),
        .p_reg_reg(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg),
        .p_reg_reg_0(p_reg_reg_54),
        .p_reg_reg_1(p_reg_reg_55),
        .p_reg_reg_10(p_reg_reg_64),
        .p_reg_reg_11(p_reg_reg_65),
        .p_reg_reg_12(p_reg_reg_66),
        .p_reg_reg_13(p_reg_reg_67),
        .p_reg_reg_14(p_reg_reg_68),
        .p_reg_reg_15(p_reg_reg_69),
        .p_reg_reg_16(p_reg_reg_70),
        .p_reg_reg_17(p_reg_reg_71),
        .p_reg_reg_18(p_reg_reg_72),
        .p_reg_reg_19(p_reg_reg_73),
        .p_reg_reg_2(p_reg_reg_56),
        .p_reg_reg_20(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .p_reg_reg_21(mac_muladd_8ns_8s_20s_20_4_1_U26_n_23),
        .p_reg_reg_22(bi_addr_5_read_reg_3880),
        .p_reg_reg_3(p_reg_reg_57),
        .p_reg_reg_4(p_reg_reg_58),
        .p_reg_reg_5(p_reg_reg_59),
        .p_reg_reg_6(p_reg_reg_60),
        .p_reg_reg_7(p_reg_reg_61),
        .p_reg_reg_8(p_reg_reg_62),
        .p_reg_reg_9(p_reg_reg_63));
  LUT6 #(
    .INIT(64'hFEFEFE0000000000)) 
    \mem_reg[5][0]_srl6_i_1 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(m_axi_aw_ARVALID3),
        .I2(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(aw_ARREADY),
        .O(push));
  LUT4 #(
    .INIT(16'h4000)) 
    \mem_reg[5][0]_srl6_i_10 
       (.I0(ap_block_pp0_stage5_11001),
        .I1(p_131_in),
        .I2(icmp_ln150_reg_3039),
        .I3(and_ln17_2_reg_3061),
        .O(m_axi_aw_ARVALID1));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][0]_srl6_i_10__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[0]),
        .I2(bi_addr_reg_3273[0]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[0]),
        .O(\mem_reg[5][0]_srl6_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][0]_srl6_i_11 
       (.I0(bi_addr_5_reg_3478[0]),
        .I1(bi_addr_3_reg_3396[0]),
        .I2(bi_addr_4_reg_3432[0]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][0]_srl6_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \mem_reg[5][0]_srl6_i_11__0 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I3(icmp_ln21_reg_3043),
        .I4(icmp_ln150_reg_3039),
        .O(p_115_in));
  LUT4 #(
    .INIT(16'h4000)) 
    \mem_reg[5][0]_srl6_i_12 
       (.I0(ap_block_pp0_stage5_11001),
        .I1(p_131_in),
        .I2(and_ln17_reg_3154),
        .I3(icmp_ln150_reg_3039),
        .O(m_axi_bi_ARVALID1));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_reg[5][0]_srl6_i_12__0 
       (.I0(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .I1(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .I2(icmp_ln150_reg_3039),
        .I3(and_ln17_3_reg_3070),
        .O(m_axi_aw_ARVALID5114_out));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    \mem_reg[5][0]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_3__0_n_0 ),
        .I1(m_axi_bi_ARVALID5),
        .I2(m_axi_bi_ARVALID3),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(\dout_reg[0] ),
        .I5(bi_ARREADY),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][0]_srl6_i_2 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][0]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .I4(\mem_reg[5][0]_srl6_i_11_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [0]));
  LUT6 #(
    .INIT(64'h8000808080000000)) 
    \mem_reg[5][0]_srl6_i_3 
       (.I0(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .I1(icmp_ln150_reg_3039),
        .I2(and_ln17_reg_3154),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I4(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(m_axi_aw_ARVALID491_out));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[5][0]_srl6_i_3__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(m_axi_bi_ARVALID4),
        .O(\mem_reg[5][0]_srl6_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_reg[5][0]_srl6_i_4 
       (.I0(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .I1(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .I2(icmp_ln150_reg_3039),
        .I3(and_ln17_1_reg_3052),
        .O(m_axi_bi_ARVALID5));
  LUT5 #(
    .INIT(32'h20000000)) 
    \mem_reg[5][0]_srl6_i_4__0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(mac_muladd_8ns_8s_20s_20_4_1_U28_n_23),
        .I2(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .I3(and_ln17_4_reg_3079_pp0_iter1_reg),
        .I4(icmp_ln150_reg_3039_pp0_iter1_reg),
        .O(m_axi_aw_ARVALID3));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFEEEEE)) 
    \mem_reg[5][0]_srl6_i_5 
       (.I0(m_axi_aw_ARVALID5102_out),
        .I1(m_axi_aw_ARVALID1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_block_pp0_stage2_11001),
        .I4(p_115_in),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][0]_srl6_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \mem_reg[5][0]_srl6_i_5__0 
       (.I0(mac_muladd_8ns_8s_20s_20_4_1_U34_n_21),
        .I1(icmp_ln150_reg_3039_pp0_iter1_reg),
        .I2(and_ln17_2_reg_3061_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .O(m_axi_bi_ARVALID3));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mem_reg[5][0]_srl6_i_6 
       (.I0(m_axi_bi_ARVALID2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln21_reg_3043),
        .I3(icmp_ln150_reg_3039),
        .I4(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .O(\mem_reg[5][0]_srl6_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \mem_reg[5][0]_srl6_i_6__0 
       (.I0(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .I1(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .I2(icmp_ln150_reg_3039),
        .I3(and_ln17_3_reg_3070),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID3),
        .O(\mem_reg[5][0]_srl6_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][0]_srl6_i_7 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[0]),
        .I2(aw_addr_reg_3148[0]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[0]),
        .O(\mem_reg[5][0]_srl6_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \mem_reg[5][0]_srl6_i_8 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_block_pp0_stage2_11001),
        .I2(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .I3(and_ln17_3_reg_3070_pp0_iter1_reg),
        .I4(icmp_ln150_reg_3039_pp0_iter1_reg),
        .O(m_axi_bi_ARVALID2));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][0]_srl6_i_8__0 
       (.I0(aw_addr_5_reg_3182[0]),
        .I1(aw_addr_3_reg_3170[0]),
        .I2(aw_addr_4_reg_3176[0]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][0]_srl6_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_reg[5][0]_srl6_i_9 
       (.I0(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .I1(icmp_ln150_reg_3039_pp0_iter1_reg),
        .I2(and_ln17_4_reg_3079_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .O(m_axi_bi_ARVALID4));
  LUT4 #(
    .INIT(16'h2000)) 
    \mem_reg[5][0]_srl6_i_9__0 
       (.I0(p_23_in),
        .I1(mac_muladd_8ns_8s_20s_20_4_1_U22_n_21),
        .I2(icmp_ln150_reg_3039),
        .I3(and_ln17_1_reg_3052),
        .O(m_axi_aw_ARVALID5102_out));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][10]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][10]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][10]_srl6_i_3__0_n_0 ),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][10]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][10]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][10]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][10]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[10]),
        .I2(aw_addr_reg_3148[10]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[10]),
        .O(\mem_reg[5][10]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][10]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[10]),
        .I2(bi_addr_reg_3273[10]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[10]),
        .O(\mem_reg[5][10]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][10]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[10]),
        .I1(bi_addr_3_reg_3396[10]),
        .I2(bi_addr_4_reg_3432[10]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][10]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][10]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[10]),
        .I1(aw_addr_3_reg_3170[10]),
        .I2(aw_addr_4_reg_3176[10]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][10]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][11]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][11]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][11]_srl6_i_3__0_n_0 ),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][11]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][11]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][11]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][11]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[11]),
        .I2(aw_addr_reg_3148[11]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[11]),
        .O(\mem_reg[5][11]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][11]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[11]),
        .I2(bi_addr_reg_3273[11]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[11]),
        .O(\mem_reg[5][11]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][11]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[11]),
        .I1(bi_addr_3_reg_3396[11]),
        .I2(bi_addr_4_reg_3432[11]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][11]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][11]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[11]),
        .I1(aw_addr_3_reg_3170[11]),
        .I2(aw_addr_4_reg_3176[11]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][11]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][12]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][12]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][12]_srl6_i_3__0_n_0 ),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][12]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][12]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][12]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [12]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][12]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[12]),
        .I2(aw_addr_reg_3148[12]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[12]),
        .O(\mem_reg[5][12]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][12]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[12]),
        .I2(bi_addr_reg_3273[12]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[12]),
        .O(\mem_reg[5][12]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][12]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[12]),
        .I1(bi_addr_3_reg_3396[12]),
        .I2(bi_addr_4_reg_3432[12]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][12]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][12]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[12]),
        .I1(aw_addr_3_reg_3170[12]),
        .I2(aw_addr_4_reg_3176[12]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][12]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][13]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][13]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][13]_srl6_i_3__0_n_0 ),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][13]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][13]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][13]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [13]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][13]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[13]),
        .I2(aw_addr_reg_3148[13]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[13]),
        .O(\mem_reg[5][13]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][13]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[13]),
        .I2(bi_addr_reg_3273[13]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[13]),
        .O(\mem_reg[5][13]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][13]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[13]),
        .I1(bi_addr_3_reg_3396[13]),
        .I2(bi_addr_4_reg_3432[13]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][13]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][13]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[13]),
        .I1(aw_addr_3_reg_3170[13]),
        .I2(aw_addr_4_reg_3176[13]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][13]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][14]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][14]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][14]_srl6_i_3__0_n_0 ),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][14]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][14]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][14]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [14]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][14]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[14]),
        .I2(aw_addr_reg_3148[14]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[14]),
        .O(\mem_reg[5][14]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][14]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[14]),
        .I2(bi_addr_reg_3273[14]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[14]),
        .O(\mem_reg[5][14]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][14]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[14]),
        .I1(bi_addr_3_reg_3396[14]),
        .I2(bi_addr_4_reg_3432[14]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][14]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][14]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[14]),
        .I1(aw_addr_3_reg_3170[14]),
        .I2(aw_addr_4_reg_3176[14]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][14]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][15]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][15]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][15]_srl6_i_3__0_n_0 ),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][15]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][15]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][15]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [15]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][15]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[15]),
        .I2(aw_addr_reg_3148[15]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[15]),
        .O(\mem_reg[5][15]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][15]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[15]),
        .I2(bi_addr_reg_3273[15]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[15]),
        .O(\mem_reg[5][15]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][15]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[15]),
        .I1(bi_addr_3_reg_3396[15]),
        .I2(bi_addr_4_reg_3432[15]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][15]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][15]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[15]),
        .I1(aw_addr_3_reg_3170[15]),
        .I2(aw_addr_4_reg_3176[15]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][15]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][16]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][16]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][16]_srl6_i_3__0_n_0 ),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][16]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][16]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][16]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [16]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][16]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[16]),
        .I2(aw_addr_reg_3148[16]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[16]),
        .O(\mem_reg[5][16]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][16]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[16]),
        .I2(bi_addr_reg_3273[16]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[16]),
        .O(\mem_reg[5][16]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][16]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[16]),
        .I1(bi_addr_3_reg_3396[16]),
        .I2(bi_addr_4_reg_3432[16]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][16]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][16]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[16]),
        .I1(aw_addr_3_reg_3170[16]),
        .I2(aw_addr_4_reg_3176[16]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][16]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][17]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][17]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][17]_srl6_i_3__0_n_0 ),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][17]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][17]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][17]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [17]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][17]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[17]),
        .I2(aw_addr_reg_3148[17]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[17]),
        .O(\mem_reg[5][17]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][17]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[17]),
        .I2(bi_addr_reg_3273[17]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[17]),
        .O(\mem_reg[5][17]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][17]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[17]),
        .I1(bi_addr_3_reg_3396[17]),
        .I2(bi_addr_4_reg_3432[17]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][17]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][17]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[17]),
        .I1(aw_addr_3_reg_3170[17]),
        .I2(aw_addr_4_reg_3176[17]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][17]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][18]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][18]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][18]_srl6_i_3__0_n_0 ),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][18]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][18]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][18]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [18]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][18]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[18]),
        .I2(aw_addr_reg_3148[18]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[18]),
        .O(\mem_reg[5][18]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][18]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[18]),
        .I2(bi_addr_reg_3273[18]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[18]),
        .O(\mem_reg[5][18]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][18]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[18]),
        .I1(bi_addr_3_reg_3396[18]),
        .I2(bi_addr_4_reg_3432[18]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][18]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][18]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[18]),
        .I1(aw_addr_3_reg_3170[18]),
        .I2(aw_addr_4_reg_3176[18]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][18]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][19]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][19]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][19]_srl6_i_3__0_n_0 ),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][19]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][19]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][19]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [19]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][19]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[19]),
        .I2(aw_addr_reg_3148[19]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[19]),
        .O(\mem_reg[5][19]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][19]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[19]),
        .I2(bi_addr_reg_3273[19]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[19]),
        .O(\mem_reg[5][19]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][19]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[19]),
        .I1(bi_addr_3_reg_3396[19]),
        .I2(bi_addr_4_reg_3432[19]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][19]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][19]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[19]),
        .I1(aw_addr_3_reg_3170[19]),
        .I2(aw_addr_4_reg_3176[19]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][19]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][1]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][1]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][1]_srl6_i_3__0_n_0 ),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][1]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][1]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][1]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][1]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[1]),
        .I2(aw_addr_reg_3148[1]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[1]),
        .O(\mem_reg[5][1]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][1]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[1]),
        .I2(bi_addr_reg_3273[1]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[1]),
        .O(\mem_reg[5][1]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][1]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[1]),
        .I1(bi_addr_3_reg_3396[1]),
        .I2(bi_addr_4_reg_3432[1]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][1]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][1]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[1]),
        .I1(aw_addr_3_reg_3170[1]),
        .I2(aw_addr_4_reg_3176[1]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][1]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][20]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][20]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][20]_srl6_i_3__0_n_0 ),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][20]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][20]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][20]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [20]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][20]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[20]),
        .I2(aw_addr_reg_3148[20]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[20]),
        .O(\mem_reg[5][20]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][20]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[20]),
        .I2(bi_addr_reg_3273[20]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[20]),
        .O(\mem_reg[5][20]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][20]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[20]),
        .I1(bi_addr_3_reg_3396[20]),
        .I2(bi_addr_4_reg_3432[20]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][20]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][20]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[20]),
        .I1(aw_addr_3_reg_3170[20]),
        .I2(aw_addr_4_reg_3176[20]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][20]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][21]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][21]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][21]_srl6_i_3__0_n_0 ),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][21]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][21]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][21]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [21]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][21]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[21]),
        .I2(aw_addr_reg_3148[21]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[21]),
        .O(\mem_reg[5][21]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][21]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[21]),
        .I2(bi_addr_reg_3273[21]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[21]),
        .O(\mem_reg[5][21]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][21]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[21]),
        .I1(bi_addr_3_reg_3396[21]),
        .I2(bi_addr_4_reg_3432[21]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][21]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][21]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[21]),
        .I1(aw_addr_3_reg_3170[21]),
        .I2(aw_addr_4_reg_3176[21]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][21]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][22]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][22]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][22]_srl6_i_3__0_n_0 ),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][22]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][22]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][22]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [22]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][22]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[22]),
        .I2(aw_addr_reg_3148[22]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[22]),
        .O(\mem_reg[5][22]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][22]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[22]),
        .I2(bi_addr_reg_3273[22]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[22]),
        .O(\mem_reg[5][22]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][22]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[22]),
        .I1(bi_addr_3_reg_3396[22]),
        .I2(bi_addr_4_reg_3432[22]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][22]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][22]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[22]),
        .I1(aw_addr_3_reg_3170[22]),
        .I2(aw_addr_4_reg_3176[22]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][22]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][23]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][23]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][23]_srl6_i_3__0_n_0 ),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][23]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][23]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][23]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [23]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][23]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[23]),
        .I2(aw_addr_reg_3148[23]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[23]),
        .O(\mem_reg[5][23]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][23]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[23]),
        .I2(bi_addr_reg_3273[23]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[23]),
        .O(\mem_reg[5][23]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][23]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[23]),
        .I1(bi_addr_3_reg_3396[23]),
        .I2(bi_addr_4_reg_3432[23]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][23]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][23]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[23]),
        .I1(aw_addr_3_reg_3170[23]),
        .I2(aw_addr_4_reg_3176[23]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][23]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][24]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][24]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][24]_srl6_i_3__0_n_0 ),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][24]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][24]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][24]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [24]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][24]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[24]),
        .I2(aw_addr_reg_3148[24]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[24]),
        .O(\mem_reg[5][24]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][24]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[24]),
        .I2(bi_addr_reg_3273[24]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[24]),
        .O(\mem_reg[5][24]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][24]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[24]),
        .I1(bi_addr_3_reg_3396[24]),
        .I2(bi_addr_4_reg_3432[24]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][24]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][24]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[24]),
        .I1(aw_addr_3_reg_3170[24]),
        .I2(aw_addr_4_reg_3176[24]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][24]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][25]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][25]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][25]_srl6_i_3__0_n_0 ),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][25]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][25]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][25]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [25]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][25]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[25]),
        .I2(aw_addr_reg_3148[25]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[25]),
        .O(\mem_reg[5][25]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][25]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[25]),
        .I2(bi_addr_reg_3273[25]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[25]),
        .O(\mem_reg[5][25]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][25]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[25]),
        .I1(bi_addr_3_reg_3396[25]),
        .I2(bi_addr_4_reg_3432[25]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][25]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][25]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[25]),
        .I1(aw_addr_3_reg_3170[25]),
        .I2(aw_addr_4_reg_3176[25]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][25]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][26]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][26]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][26]_srl6_i_3__0_n_0 ),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][26]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][26]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][26]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [26]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][26]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[26]),
        .I2(aw_addr_reg_3148[26]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[26]),
        .O(\mem_reg[5][26]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][26]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[26]),
        .I2(bi_addr_reg_3273[26]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[26]),
        .O(\mem_reg[5][26]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][26]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[26]),
        .I1(bi_addr_3_reg_3396[26]),
        .I2(bi_addr_4_reg_3432[26]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][26]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][26]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[26]),
        .I1(aw_addr_3_reg_3170[26]),
        .I2(aw_addr_4_reg_3176[26]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][26]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][27]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][27]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][27]_srl6_i_3__0_n_0 ),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][27]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][27]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][27]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [27]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][27]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[27]),
        .I2(aw_addr_reg_3148[27]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[27]),
        .O(\mem_reg[5][27]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][27]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[27]),
        .I2(bi_addr_reg_3273[27]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[27]),
        .O(\mem_reg[5][27]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][27]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[27]),
        .I1(bi_addr_3_reg_3396[27]),
        .I2(bi_addr_4_reg_3432[27]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][27]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][27]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[27]),
        .I1(aw_addr_3_reg_3170[27]),
        .I2(aw_addr_4_reg_3176[27]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][27]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][28]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][28]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][28]_srl6_i_3__0_n_0 ),
        .O(in[28]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][28]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][28]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][28]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [28]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][28]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[28]),
        .I2(aw_addr_reg_3148[28]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[28]),
        .O(\mem_reg[5][28]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][28]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[28]),
        .I2(bi_addr_reg_3273[28]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[28]),
        .O(\mem_reg[5][28]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][28]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[28]),
        .I1(bi_addr_3_reg_3396[28]),
        .I2(bi_addr_4_reg_3432[28]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][28]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][28]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[28]),
        .I1(aw_addr_3_reg_3170[28]),
        .I2(aw_addr_4_reg_3176[28]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][28]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][29]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][29]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][29]_srl6_i_3__0_n_0 ),
        .O(in[29]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][29]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][29]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][29]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [29]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][29]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[29]),
        .I2(aw_addr_reg_3148[29]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[29]),
        .O(\mem_reg[5][29]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][29]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[29]),
        .I2(bi_addr_reg_3273[29]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[29]),
        .O(\mem_reg[5][29]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][29]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[29]),
        .I1(bi_addr_3_reg_3396[29]),
        .I2(bi_addr_4_reg_3432[29]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][29]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][29]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[29]),
        .I1(aw_addr_3_reg_3170[29]),
        .I2(aw_addr_4_reg_3176[29]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][29]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][2]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][2]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][2]_srl6_i_3__0_n_0 ),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][2]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][2]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][2]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][2]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[2]),
        .I2(aw_addr_reg_3148[2]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[2]),
        .O(\mem_reg[5][2]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][2]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[2]),
        .I2(bi_addr_reg_3273[2]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[2]),
        .O(\mem_reg[5][2]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][2]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[2]),
        .I1(bi_addr_3_reg_3396[2]),
        .I2(bi_addr_4_reg_3432[2]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][2]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][2]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[2]),
        .I1(aw_addr_3_reg_3170[2]),
        .I2(aw_addr_4_reg_3176[2]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][2]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][30]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][30]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][30]_srl6_i_3__0_n_0 ),
        .O(in[30]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][30]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][30]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][30]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [30]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][30]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[30]),
        .I2(aw_addr_reg_3148[30]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[30]),
        .O(\mem_reg[5][30]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][30]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[30]),
        .I2(bi_addr_reg_3273[30]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[30]),
        .O(\mem_reg[5][30]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][30]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[30]),
        .I1(bi_addr_3_reg_3396[30]),
        .I2(bi_addr_4_reg_3432[30]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][30]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][30]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[30]),
        .I1(aw_addr_3_reg_3170[30]),
        .I2(aw_addr_4_reg_3176[30]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][30]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][31]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][31]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][31]_srl6_i_3__0_n_0 ),
        .O(in[31]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][31]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][31]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][31]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [31]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][31]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[31]),
        .I2(aw_addr_reg_3148[31]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[31]),
        .O(\mem_reg[5][31]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][31]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[31]),
        .I2(bi_addr_reg_3273[31]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[31]),
        .O(\mem_reg[5][31]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][31]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[31]),
        .I1(bi_addr_3_reg_3396[31]),
        .I2(bi_addr_4_reg_3432[31]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][31]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][31]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[31]),
        .I1(aw_addr_3_reg_3170[31]),
        .I2(aw_addr_4_reg_3176[31]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][31]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][3]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][3]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][3]_srl6_i_3__0_n_0 ),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][3]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][3]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][3]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][3]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[3]),
        .I2(aw_addr_reg_3148[3]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[3]),
        .O(\mem_reg[5][3]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][3]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[3]),
        .I2(bi_addr_reg_3273[3]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[3]),
        .O(\mem_reg[5][3]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][3]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[3]),
        .I1(bi_addr_3_reg_3396[3]),
        .I2(bi_addr_4_reg_3432[3]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][3]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][3]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[3]),
        .I1(aw_addr_3_reg_3170[3]),
        .I2(aw_addr_4_reg_3176[3]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][3]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][4]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][4]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][4]_srl6_i_3__0_n_0 ),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][4]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][4]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][4]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][4]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[4]),
        .I2(aw_addr_reg_3148[4]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[4]),
        .O(\mem_reg[5][4]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][4]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[4]),
        .I2(bi_addr_reg_3273[4]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[4]),
        .O(\mem_reg[5][4]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][4]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[4]),
        .I1(bi_addr_3_reg_3396[4]),
        .I2(bi_addr_4_reg_3432[4]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][4]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][4]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[4]),
        .I1(aw_addr_3_reg_3170[4]),
        .I2(aw_addr_4_reg_3176[4]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][4]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][5]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][5]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][5]_srl6_i_3__0_n_0 ),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][5]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][5]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][5]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][5]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[5]),
        .I2(aw_addr_reg_3148[5]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[5]),
        .O(\mem_reg[5][5]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][5]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[5]),
        .I2(bi_addr_reg_3273[5]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[5]),
        .O(\mem_reg[5][5]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][5]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[5]),
        .I1(bi_addr_3_reg_3396[5]),
        .I2(bi_addr_4_reg_3432[5]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][5]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][5]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[5]),
        .I1(aw_addr_3_reg_3170[5]),
        .I2(aw_addr_4_reg_3176[5]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][5]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][6]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][6]_srl6_i_3__0_n_0 ),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][6]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][6]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][6]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][6]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[6]),
        .I2(aw_addr_reg_3148[6]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[6]),
        .O(\mem_reg[5][6]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][6]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[6]),
        .I2(bi_addr_reg_3273[6]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[6]),
        .O(\mem_reg[5][6]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][6]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[6]),
        .I1(bi_addr_3_reg_3396[6]),
        .I2(bi_addr_4_reg_3432[6]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][6]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][6]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[6]),
        .I1(aw_addr_3_reg_3170[6]),
        .I2(aw_addr_4_reg_3176[6]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][6]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][7]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][7]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][7]_srl6_i_3__0_n_0 ),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][7]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][7]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][7]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][7]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[7]),
        .I2(aw_addr_reg_3148[7]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[7]),
        .O(\mem_reg[5][7]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][7]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[7]),
        .I2(bi_addr_reg_3273[7]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[7]),
        .O(\mem_reg[5][7]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][7]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[7]),
        .I1(bi_addr_3_reg_3396[7]),
        .I2(bi_addr_4_reg_3432[7]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][7]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][7]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[7]),
        .I1(aw_addr_3_reg_3170[7]),
        .I2(aw_addr_4_reg_3176[7]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][7]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][8]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][8]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][8]_srl6_i_3__0_n_0 ),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][8]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][8]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][8]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][8]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[8]),
        .I2(aw_addr_reg_3148[8]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[8]),
        .O(\mem_reg[5][8]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][8]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[8]),
        .I2(bi_addr_reg_3273[8]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[8]),
        .O(\mem_reg[5][8]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][8]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[8]),
        .I1(bi_addr_3_reg_3396[8]),
        .I2(bi_addr_4_reg_3432[8]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][8]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][8]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[8]),
        .I1(aw_addr_3_reg_3170[8]),
        .I2(aw_addr_4_reg_3176[8]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][8]_srl6_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[5][9]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(\mem_reg[5][9]_srl6_i_2_n_0 ),
        .I2(\mem_reg[5][9]_srl6_i_3__0_n_0 ),
        .O(in[9]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \mem_reg[5][9]_srl6_i_1__0 
       (.I0(m_axi_bi_ARVALID2),
        .I1(m_axi_bi_ARVALID3),
        .I2(m_axi_bi_ARVALID4),
        .I3(\mem_reg[5][9]_srl6_i_2__0_n_0 ),
        .I4(\mem_reg[5][9]_srl6_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[2]_1 [9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][9]_srl6_i_2 
       (.I0(m_axi_aw_ARVALID491_out),
        .I1(aw_addr_1_reg_3158[9]),
        .I2(aw_addr_reg_3148[9]),
        .I3(m_axi_aw_ARVALID5102_out),
        .I4(aw_addr_2_reg_3164[9]),
        .O(\mem_reg[5][9]_srl6_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][9]_srl6_i_2__0 
       (.I0(m_axi_bi_ARVALID1),
        .I1(bi_addr_1_reg_3309[9]),
        .I2(bi_addr_reg_3273[9]),
        .I3(m_axi_bi_ARVALID5),
        .I4(bi_addr_2_reg_3345[9]),
        .O(\mem_reg[5][9]_srl6_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][9]_srl6_i_3 
       (.I0(bi_addr_5_reg_3478[9]),
        .I1(bi_addr_3_reg_3396[9]),
        .I2(bi_addr_4_reg_3432[9]),
        .I3(m_axi_bi_ARVALID4),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID2),
        .O(\mem_reg[5][9]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][9]_srl6_i_3__0 
       (.I0(aw_addr_5_reg_3182[9]),
        .I1(aw_addr_3_reg_3170[9]),
        .I2(aw_addr_4_reg_3176[9]),
        .I3(m_axi_aw_ARVALID3),
        .I4(m_axi_aw_ARVALID1),
        .I5(m_axi_aw_ARVALID5114_out),
        .O(\mem_reg[5][9]_srl6_i_3__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_17s_32s_32_2_1 mul_17s_32s_32_2_1_U7
       (.A(A),
        .D(buff0_reg__0),
        .Q(add_ln43_4_reg_3356),
        .add_ln22_18_reg_3074(add_ln22_18_reg_3074[1:0]),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .buff0_reg_0(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .buff0_reg_1(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .buff0_reg_10({ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2}),
        .buff0_reg_11(add_ln43_2_reg_3284),
        .buff0_reg_12(add_ln43_3_reg_3320),
        .buff0_reg_2(mac_muladd_8ns_8s_20s_20_4_1_U34_n_21),
        .buff0_reg_3(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .buff0_reg_4(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .buff0_reg_5(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .buff0_reg_6(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .buff0_reg_7(add_ln43_reg_3193),
        .buff0_reg_8(sub_i_i_reg_3088),
        .buff0_reg_9(add_ln43_1_reg_3228),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .p_131_in(p_131_in),
        .p_15_in(p_15_in),
        .p_23_in(p_23_in));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_25
       (.I0(icmp_ln150_reg_3039_pp0_iter1_reg),
        .I1(and_ln17_1_reg_3052_pp0_iter1_reg),
        .O(p_108_in));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[3]_0 [0]),
        .Q(\phi_mul_fu_332_reg[15]_0 [0]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[11]_0 [2]),
        .Q(\phi_mul_fu_332_reg[15]_0 [10]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[11]_0 [3]),
        .Q(\phi_mul_fu_332_reg[15]_0 [11]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[15]_1 [0]),
        .Q(\phi_mul_fu_332_reg[15]_0 [12]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[15]_1 [1]),
        .Q(\phi_mul_fu_332_reg[15]_0 [13]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[15]_1 [2]),
        .Q(\phi_mul_fu_332_reg[15]_0 [14]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[15]_1 [3]),
        .Q(\phi_mul_fu_332_reg[15]_0 [15]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[16]_i_1_n_7 ),
        .Q(phi_mul_fu_332_reg[16]),
        .R(phi_mul_fu_3320));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_332_reg[16]_i_1 
       (.CI(\phi_mul_fu_332_reg[19]_0 ),
        .CO({\phi_mul_fu_332_reg[16]_i_1_n_0 ,\phi_mul_fu_332_reg[16]_i_1_n_1 ,\phi_mul_fu_332_reg[16]_i_1_n_2 ,\phi_mul_fu_332_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_mul_fu_332_reg[16]_i_1_n_4 ,\phi_mul_fu_332_reg[16]_i_1_n_5 ,\phi_mul_fu_332_reg[16]_i_1_n_6 ,\phi_mul_fu_332_reg[16]_i_1_n_7 }),
        .S(phi_mul_fu_332_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[16]_i_1_n_6 ),
        .Q(phi_mul_fu_332_reg[17]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[16]_i_1_n_5 ),
        .Q(phi_mul_fu_332_reg[18]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[16]_i_1_n_4 ),
        .Q(phi_mul_fu_332_reg[19]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[3]_0 [1]),
        .Q(\phi_mul_fu_332_reg[15]_0 [1]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[20]_i_1_n_7 ),
        .Q(phi_mul_fu_332_reg[20]),
        .R(phi_mul_fu_3320));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_332_reg[20]_i_1 
       (.CI(\phi_mul_fu_332_reg[16]_i_1_n_0 ),
        .CO({\phi_mul_fu_332_reg[20]_i_1_n_0 ,\phi_mul_fu_332_reg[20]_i_1_n_1 ,\phi_mul_fu_332_reg[20]_i_1_n_2 ,\phi_mul_fu_332_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_mul_fu_332_reg[20]_i_1_n_4 ,\phi_mul_fu_332_reg[20]_i_1_n_5 ,\phi_mul_fu_332_reg[20]_i_1_n_6 ,\phi_mul_fu_332_reg[20]_i_1_n_7 }),
        .S(phi_mul_fu_332_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[20]_i_1_n_6 ),
        .Q(phi_mul_fu_332_reg[21]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[20]_i_1_n_5 ),
        .Q(phi_mul_fu_332_reg[22]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[20]_i_1_n_4 ),
        .Q(phi_mul_fu_332_reg[23]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[24]_i_1_n_7 ),
        .Q(phi_mul_fu_332_reg[24]),
        .R(phi_mul_fu_3320));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_332_reg[24]_i_1 
       (.CI(\phi_mul_fu_332_reg[20]_i_1_n_0 ),
        .CO({\phi_mul_fu_332_reg[24]_i_1_n_0 ,\phi_mul_fu_332_reg[24]_i_1_n_1 ,\phi_mul_fu_332_reg[24]_i_1_n_2 ,\phi_mul_fu_332_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_mul_fu_332_reg[24]_i_1_n_4 ,\phi_mul_fu_332_reg[24]_i_1_n_5 ,\phi_mul_fu_332_reg[24]_i_1_n_6 ,\phi_mul_fu_332_reg[24]_i_1_n_7 }),
        .S(phi_mul_fu_332_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[24]_i_1_n_6 ),
        .Q(phi_mul_fu_332_reg[25]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[24]_i_1_n_5 ),
        .Q(phi_mul_fu_332_reg[26]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[24]_i_1_n_4 ),
        .Q(phi_mul_fu_332_reg[27]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[28]_i_1_n_7 ),
        .Q(phi_mul_fu_332_reg[28]),
        .R(phi_mul_fu_3320));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_332_reg[28]_i_1 
       (.CI(\phi_mul_fu_332_reg[24]_i_1_n_0 ),
        .CO({\NLW_phi_mul_fu_332_reg[28]_i_1_CO_UNCONNECTED [3],\phi_mul_fu_332_reg[28]_i_1_n_1 ,\phi_mul_fu_332_reg[28]_i_1_n_2 ,\phi_mul_fu_332_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_mul_fu_332_reg[28]_i_1_n_4 ,\phi_mul_fu_332_reg[28]_i_1_n_5 ,\phi_mul_fu_332_reg[28]_i_1_n_6 ,\phi_mul_fu_332_reg[28]_i_1_n_7 }),
        .S(phi_mul_fu_332_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[28]_i_1_n_6 ),
        .Q(phi_mul_fu_332_reg[29]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[3]_0 [2]),
        .Q(\phi_mul_fu_332_reg[15]_0 [2]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[28]_i_1_n_5 ),
        .Q(phi_mul_fu_332_reg[30]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[28]_i_1_n_4 ),
        .Q(phi_mul_fu_332_reg[31]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[3]_0 [3]),
        .Q(\phi_mul_fu_332_reg[15]_0 [3]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[7]_0 [0]),
        .Q(\phi_mul_fu_332_reg[15]_0 [4]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[7]_0 [1]),
        .Q(\phi_mul_fu_332_reg[15]_0 [5]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[7]_0 [2]),
        .Q(\phi_mul_fu_332_reg[15]_0 [6]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[7]_0 [3]),
        .Q(\phi_mul_fu_332_reg[15]_0 [7]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[11]_0 [0]),
        .Q(\phi_mul_fu_332_reg[15]_0 [8]),
        .R(phi_mul_fu_3320));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_332_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(\phi_mul_fu_332_reg[11]_0 [1]),
        .Q(\phi_mul_fu_332_reg[15]_0 [9]),
        .R(phi_mul_fu_3320));
  LUT6 #(
    .INIT(64'hBBBAAABAAAAAAAAA)) 
    \reg_702[31]_i_1 
       (.I0(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .I1(ap_block_pp0_stage2_11001),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I4(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(reg_7020));
  FDRE \reg_702_reg[0] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[0]),
        .Q(\reg_702_reg[0]_0 ),
        .R(1'b0));
  FDRE \reg_702_reg[10] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[10]),
        .Q(reg_702[10]),
        .R(1'b0));
  FDRE \reg_702_reg[11] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[11]),
        .Q(reg_702[11]),
        .R(1'b0));
  FDRE \reg_702_reg[12] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[12]),
        .Q(reg_702[12]),
        .R(1'b0));
  FDRE \reg_702_reg[13] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[13]),
        .Q(reg_702[13]),
        .R(1'b0));
  FDRE \reg_702_reg[14] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[14]),
        .Q(reg_702[14]),
        .R(1'b0));
  FDRE \reg_702_reg[15] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[15]),
        .Q(reg_702[15]),
        .R(1'b0));
  FDRE \reg_702_reg[16] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[16]),
        .Q(reg_702[16]),
        .R(1'b0));
  FDRE \reg_702_reg[17] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[17]),
        .Q(reg_702[17]),
        .R(1'b0));
  FDRE \reg_702_reg[18] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[18]),
        .Q(reg_702[18]),
        .R(1'b0));
  FDRE \reg_702_reg[19] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[19]),
        .Q(reg_702[19]),
        .R(1'b0));
  FDRE \reg_702_reg[1] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[1]),
        .Q(reg_702[1]),
        .R(1'b0));
  FDRE \reg_702_reg[20] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[20]),
        .Q(reg_702[20]),
        .R(1'b0));
  FDRE \reg_702_reg[21] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[21]),
        .Q(reg_702[21]),
        .R(1'b0));
  FDRE \reg_702_reg[22] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[22]),
        .Q(reg_702[22]),
        .R(1'b0));
  FDRE \reg_702_reg[23] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[23]),
        .Q(reg_702[23]),
        .R(1'b0));
  FDRE \reg_702_reg[24] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[24]),
        .Q(reg_702[24]),
        .R(1'b0));
  FDRE \reg_702_reg[25] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[25]),
        .Q(reg_702[25]),
        .R(1'b0));
  FDRE \reg_702_reg[26] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[26]),
        .Q(reg_702[26]),
        .R(1'b0));
  FDRE \reg_702_reg[27] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[27]),
        .Q(reg_702[27]),
        .R(1'b0));
  FDRE \reg_702_reg[28] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[28]),
        .Q(reg_702[28]),
        .R(1'b0));
  FDRE \reg_702_reg[29] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[29]),
        .Q(reg_702[29]),
        .R(1'b0));
  FDRE \reg_702_reg[2] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[2]),
        .Q(reg_702[2]),
        .R(1'b0));
  FDRE \reg_702_reg[30] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[30]),
        .Q(reg_702[30]),
        .R(1'b0));
  FDRE \reg_702_reg[31] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[31]),
        .Q(reg_702[31]),
        .R(1'b0));
  FDRE \reg_702_reg[3] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[3]),
        .Q(reg_702[3]),
        .R(1'b0));
  FDRE \reg_702_reg[4] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[4]),
        .Q(reg_702[4]),
        .R(1'b0));
  FDRE \reg_702_reg[5] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[5]),
        .Q(reg_702[5]),
        .R(1'b0));
  FDRE \reg_702_reg[6] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[6]),
        .Q(reg_702[6]),
        .R(1'b0));
  FDRE \reg_702_reg[7] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[7]),
        .Q(reg_702[7]),
        .R(1'b0));
  FDRE \reg_702_reg[8] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[8]),
        .Q(reg_702[8]),
        .R(1'b0));
  FDRE \reg_702_reg[9] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(buff0_reg__0[9]),
        .Q(reg_702[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAEFFAE)) 
    \reg_707[31]_i_1 
       (.I0(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .I1(p_23_in),
        .I2(mac_muladd_8ns_8s_20s_20_4_1_U22_n_21),
        .I3(p_15_in),
        .I4(mac_muladd_8ns_8s_20s_20_4_1_U20_n_21),
        .I5(mac_muladd_8ns_8s_20s_20_4_1_U15_n_21),
        .O(reg_7070));
  FDRE \reg_707_reg[0] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[0]),
        .Q(reg_707[0]),
        .R(1'b0));
  FDRE \reg_707_reg[10] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[10]),
        .Q(reg_707[10]),
        .R(1'b0));
  FDRE \reg_707_reg[11] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[11]),
        .Q(reg_707[11]),
        .R(1'b0));
  FDRE \reg_707_reg[12] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[12]),
        .Q(reg_707[12]),
        .R(1'b0));
  FDRE \reg_707_reg[13] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[13]),
        .Q(reg_707[13]),
        .R(1'b0));
  FDRE \reg_707_reg[14] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[14]),
        .Q(reg_707[14]),
        .R(1'b0));
  FDRE \reg_707_reg[15] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[15]),
        .Q(reg_707[15]),
        .R(1'b0));
  FDRE \reg_707_reg[16] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[16]),
        .Q(reg_707[16]),
        .R(1'b0));
  FDRE \reg_707_reg[17] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[17]),
        .Q(reg_707[17]),
        .R(1'b0));
  FDRE \reg_707_reg[18] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[18]),
        .Q(reg_707[18]),
        .R(1'b0));
  FDRE \reg_707_reg[19] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[19]),
        .Q(reg_707[19]),
        .R(1'b0));
  FDRE \reg_707_reg[1] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[1]),
        .Q(reg_707[1]),
        .R(1'b0));
  FDRE \reg_707_reg[20] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[20]),
        .Q(reg_707[20]),
        .R(1'b0));
  FDRE \reg_707_reg[21] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[21]),
        .Q(reg_707[21]),
        .R(1'b0));
  FDRE \reg_707_reg[22] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[22]),
        .Q(reg_707[22]),
        .R(1'b0));
  FDRE \reg_707_reg[23] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[23]),
        .Q(reg_707[23]),
        .R(1'b0));
  FDRE \reg_707_reg[24] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[24]),
        .Q(reg_707[24]),
        .R(1'b0));
  FDRE \reg_707_reg[25] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[25]),
        .Q(reg_707[25]),
        .R(1'b0));
  FDRE \reg_707_reg[26] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[26]),
        .Q(reg_707[26]),
        .R(1'b0));
  FDRE \reg_707_reg[27] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[27]),
        .Q(reg_707[27]),
        .R(1'b0));
  FDRE \reg_707_reg[28] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[28]),
        .Q(reg_707[28]),
        .R(1'b0));
  FDRE \reg_707_reg[29] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[29]),
        .Q(reg_707[29]),
        .R(1'b0));
  FDRE \reg_707_reg[2] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[2]),
        .Q(reg_707[2]),
        .R(1'b0));
  FDRE \reg_707_reg[30] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[30]),
        .Q(reg_707[30]),
        .R(1'b0));
  FDRE \reg_707_reg[31] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[31]),
        .Q(reg_707[31]),
        .R(1'b0));
  FDRE \reg_707_reg[3] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[3]),
        .Q(reg_707[3]),
        .R(1'b0));
  FDRE \reg_707_reg[4] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[4]),
        .Q(reg_707[4]),
        .R(1'b0));
  FDRE \reg_707_reg[5] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[5]),
        .Q(reg_707[5]),
        .R(1'b0));
  FDRE \reg_707_reg[6] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[6]),
        .Q(reg_707[6]),
        .R(1'b0));
  FDRE \reg_707_reg[7] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[7]),
        .Q(reg_707[7]),
        .R(1'b0));
  FDRE \reg_707_reg[8] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[8]),
        .Q(reg_707[8]),
        .R(1'b0));
  FDRE \reg_707_reg[9] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(buff0_reg__0[9]),
        .Q(reg_707[9]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [9]),
        .Q(sext_ln50_2_cast_reg_3010[10]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [10]),
        .Q(sext_ln50_2_cast_reg_3010[11]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [11]),
        .Q(sext_ln50_2_cast_reg_3010[12]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [12]),
        .Q(sext_ln50_2_cast_reg_3010[13]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [13]),
        .Q(sext_ln50_2_cast_reg_3010[14]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [14]),
        .Q(sext_ln50_2_cast_reg_3010[15]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [15]),
        .Q(sext_ln50_2_cast_reg_3010[16]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[17] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [16]),
        .Q(sext_ln50_2_cast_reg_3010[17]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [0]),
        .Q(sext_ln50_2_cast_reg_3010[1]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [1]),
        .Q(sext_ln50_2_cast_reg_3010[2]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [2]),
        .Q(sext_ln50_2_cast_reg_3010[3]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [3]),
        .Q(sext_ln50_2_cast_reg_3010[4]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [4]),
        .Q(sext_ln50_2_cast_reg_3010[5]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [5]),
        .Q(sext_ln50_2_cast_reg_3010[6]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [6]),
        .Q(sext_ln50_2_cast_reg_3010[7]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [7]),
        .Q(sext_ln50_2_cast_reg_3010[8]),
        .R(1'b0));
  FDRE \sext_ln50_2_cast_reg_3010_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\sext_ln50_2_cast_reg_3010_reg[17]_0 [8]),
        .Q(sext_ln50_2_cast_reg_3010[9]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_150_reg_3834[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_151_reg_3674[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_152_reg_3448[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_153_reg_3233[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_31930),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_1_reg_32280),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_181_reg_3579[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_22),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_182_reg_3381[7]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118[0]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118[1]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118[2]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118[3]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118[4]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118[5]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118[6]),
        .R(1'b0));
  FDRE \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_183_reg_3118[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_42[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_43[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_44[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_176_reg_3330[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_45[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_175_reg_3534[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_46[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_174_reg_3799[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_47[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_48[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_49[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_50[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_51[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_169_reg_3494[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_52[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_168_reg_3749[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_53[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_54[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U33_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_55[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_58[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_162_reg_3684[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_59[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[7]_i_1 
       (.I0(mac_muladd_8ns_8s_20s_20_4_1_U35_n_31),
        .I1(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I2(icmp_ln150_reg_3039_pp0_iter2_reg),
        .O(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U35_n_31),
        .D(bi_addr_4_read_reg_3824[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[0]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U35_n_31),
        .D(bi_addr_4_read_reg_3824[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[1]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U35_n_31),
        .D(bi_addr_4_read_reg_3824[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[2]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U35_n_31),
        .D(bi_addr_4_read_reg_3824[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[3]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U35_n_31),
        .D(bi_addr_4_read_reg_3824[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[4]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U35_n_31),
        .D(bi_addr_4_read_reg_3824[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[5]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U35_n_31),
        .D(bi_addr_4_read_reg_3824[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[6]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U35_n_31),
        .D(bi_addr_4_read_reg_3824[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[7]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00080808)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .I2(mac_muladd_8ns_8s_20s_20_4_1_U22_n_21),
        .I3(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I4(icmp_ln150_reg_3039_pp0_iter2_reg),
        .O(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(bi_addr_3_read_reg_3769[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[0]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(bi_addr_3_read_reg_3769[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[1]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(bi_addr_3_read_reg_3769[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[2]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(bi_addr_3_read_reg_3769[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[3]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(bi_addr_3_read_reg_3769[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[4]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(bi_addr_3_read_reg_3769[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[5]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(bi_addr_3_read_reg_3769[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[6]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(bi_addr_3_read_reg_3769[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[7]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I1(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .I2(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I3(icmp_ln150_reg_3039_pp0_iter2_reg),
        .O(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(bi_addr_2_read_reg_3724[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[0]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(bi_addr_2_read_reg_3724[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[1]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(bi_addr_2_read_reg_3724[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[2]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(bi_addr_2_read_reg_3724[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[3]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(bi_addr_2_read_reg_3724[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[4]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(bi_addr_2_read_reg_3724[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[5]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(bi_addr_2_read_reg_3724[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[6]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(bi_addr_2_read_reg_3724[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[7]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_63[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[0] ),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[1] ),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[2] ),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[3] ),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[4] ),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[5] ),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[6] ),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(\ap_phi_reg_pp0_iter2_in_b_reg_603_reg_n_0_[7] ),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_65[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_67[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_69[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00080808)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter2_reg_rep__0_n_0),
        .I2(mac_muladd_8ns_8s_20s_20_4_1_U22_n_21),
        .I3(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I4(and_ln17_4_reg_3079_pp0_iter2_reg),
        .O(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(aw_addr_5_read_reg_3764[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[0]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(aw_addr_5_read_reg_3764[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[1]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(aw_addr_5_read_reg_3764[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[2]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(aw_addr_5_read_reg_3764[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[3]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(aw_addr_5_read_reg_3764[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[4]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(aw_addr_5_read_reg_3764[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[5]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(aw_addr_5_read_reg_3764[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[6]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(aw_addr_5_read_reg_3764[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[7]),
        .R(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_70[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72_reg[1] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_74[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77_reg[0] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77_reg[1] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77_reg[2] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77_reg[3] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77_reg[4] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77_reg[5] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77_reg[6] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77_reg[7] 
       (.C(ap_clk),
        .CE(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_430),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_147_reg_3198[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_77[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2_o_ap_vld),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_78[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_79[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U17_n_21),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_146_reg_3412[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_82[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U16_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_140_reg_3361[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_83[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_1),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_84[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_145_reg_3609[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_87[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_23),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_139_reg_3564[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_88[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U28_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_133_reg_3514[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_89[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[0] ),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[1] ),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[2] ),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[3] ),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[4] ),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[5] ),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[6] ),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(\ap_phi_reg_pp0_iter2_value_a_7_reg_568_reg_n_0_[7] ),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_90[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_92[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U41_n_0),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_138_reg_3779[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_93[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_94[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(in_a_reg_556[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(in_a_reg_556[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(in_a_reg_556[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(in_a_reg_556[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(in_a_reg_556[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(in_a_reg_556[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(in_a_reg_556[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(in_a_reg_556[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_95[7]),
        .R(1'b0));
  FDRE \t_2_reg_3023_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\t_fu_336_reg_n_0_[0] ),
        .Q(DI[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \t_2_reg_3023_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\t_fu_336_reg_n_0_[10] ),
        .Q(\t_2_reg_3023_reg[11]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \t_2_reg_3023_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\t_fu_336_reg[13]_0 [5]),
        .Q(\t_2_reg_3023_reg[11]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \t_2_reg_3023_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\t_fu_336_reg_n_0_[12] ),
        .Q(\t_2_reg_3023_reg[15]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \t_2_reg_3023_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\t_fu_336_reg[13]_0 [6]),
        .Q(\t_2_reg_3023_reg[15]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \t_2_reg_3023_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\t_fu_336_reg_n_0_[14] ),
        .Q(\t_2_reg_3023_reg[15]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \t_2_reg_3023_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\t_fu_336_reg_n_0_[15] ),
        .Q(\t_2_reg_3023_reg[15]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \t_2_reg_3023_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\t_fu_336_reg[13]_0 [0]),
        .Q(DI[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \t_2_reg_3023_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\t_fu_336_reg_n_0_[2] ),
        .Q(DI[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \t_2_reg_3023_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\t_fu_336_reg[13]_0 [1]),
        .Q(DI[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \t_2_reg_3023_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\t_fu_336_reg_n_0_[4] ),
        .Q(\t_2_reg_3023_reg[7]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \t_2_reg_3023_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\t_fu_336_reg[13]_0 [2]),
        .Q(\t_2_reg_3023_reg[7]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \t_2_reg_3023_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\t_fu_336_reg_n_0_[6] ),
        .Q(\t_2_reg_3023_reg[7]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \t_2_reg_3023_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\t_fu_336_reg[13]_0 [3]),
        .Q(\t_2_reg_3023_reg[7]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \t_2_reg_3023_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\t_fu_336_reg_n_0_[8] ),
        .Q(\t_2_reg_3023_reg[11]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \t_2_reg_3023_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U12_n_23),
        .D(\t_fu_336_reg[13]_0 [4]),
        .Q(\t_2_reg_3023_reg[11]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_336_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(k_fu_742_p2[0]),
        .Q(\t_fu_336_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_35));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_336_reg[10] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(k_fu_742_p2[10]),
        .Q(\t_fu_336_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_35));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_336_reg[11] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(k_fu_742_p2[11]),
        .Q(\t_fu_336_reg[13]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_35));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_336_reg[12] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(k_fu_742_p2[12]),
        .Q(\t_fu_336_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_35));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_336_reg[13] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(k_fu_742_p2[13]),
        .Q(\t_fu_336_reg[13]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_35));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_336_reg[14] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(k_fu_742_p2[14]),
        .Q(\t_fu_336_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_35));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_336_reg[15] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(k_fu_742_p2[15]),
        .Q(\t_fu_336_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_35));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_336_reg[1] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(k_fu_742_p2[1]),
        .Q(\t_fu_336_reg[13]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_35));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_336_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(k_fu_742_p2[2]),
        .Q(\t_fu_336_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_35));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_336_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(k_fu_742_p2[3]),
        .Q(\t_fu_336_reg[13]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_35));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_336_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(k_fu_742_p2[4]),
        .Q(\t_fu_336_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_35));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_336_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(k_fu_742_p2[5]),
        .Q(\t_fu_336_reg[13]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_35));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_336_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(k_fu_742_p2[6]),
        .Q(\t_fu_336_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_35));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_336_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(k_fu_742_p2[7]),
        .Q(\t_fu_336_reg[13]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_35));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_336_reg[8] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(k_fu_742_p2[8]),
        .Q(\t_fu_336_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_35));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_336_reg[9] 
       (.C(ap_clk),
        .CE(t_fu_336),
        .D(k_fu_742_p2[9]),
        .Q(\t_fu_336_reg[13]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_35));
  LUT5 #(
    .INIT(32'h00404040)) 
    \value_a_5_reg_591[7]_i_1 
       (.I0(ap_block_pp0_stage2_11001),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I4(icmp_ln150_reg_3039_pp0_iter2_reg),
        .O(\value_a_5_reg_591[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_5_reg_591_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(aw_addr_3_read_reg_3664[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80[0]),
        .R(\value_a_5_reg_591[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_5_reg_591_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(aw_addr_3_read_reg_3664[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80[1]),
        .R(\value_a_5_reg_591[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_5_reg_591_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(aw_addr_3_read_reg_3664[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80[2]),
        .R(\value_a_5_reg_591[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_5_reg_591_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(aw_addr_3_read_reg_3664[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80[3]),
        .R(\value_a_5_reg_591[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_5_reg_591_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(aw_addr_3_read_reg_3664[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80[4]),
        .R(\value_a_5_reg_591[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_5_reg_591_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(aw_addr_3_read_reg_3664[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80[5]),
        .R(\value_a_5_reg_591[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_5_reg_591_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(aw_addr_3_read_reg_3664[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80[6]),
        .R(\value_a_5_reg_591[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_5_reg_591_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(aw_addr_3_read_reg_3664[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_80[7]),
        .R(\value_a_5_reg_591[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00404040)) 
    \value_a_6_reg_579[7]_i_1 
       (.I0(mac_muladd_8ns_8s_20s_20_4_1_U28_n_23),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I4(icmp_ln150_reg_3039_pp0_iter2_reg),
        .O(\value_a_6_reg_579[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_6_reg_579_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(aw_addr_2_read_reg_3639[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85[0]),
        .R(\value_a_6_reg_579[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_6_reg_579_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(aw_addr_2_read_reg_3639[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85[1]),
        .R(\value_a_6_reg_579[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_6_reg_579_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(aw_addr_2_read_reg_3639[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85[2]),
        .R(\value_a_6_reg_579[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_6_reg_579_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(aw_addr_2_read_reg_3639[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85[3]),
        .R(\value_a_6_reg_579[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_6_reg_579_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(aw_addr_2_read_reg_3639[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85[4]),
        .R(\value_a_6_reg_579[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_6_reg_579_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(aw_addr_2_read_reg_3639[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85[5]),
        .R(\value_a_6_reg_579[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_6_reg_579_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(aw_addr_2_read_reg_3639[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85[6]),
        .R(\value_a_6_reg_579[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_6_reg_579_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U24_n_0),
        .D(aw_addr_2_read_reg_3639[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_85[7]),
        .R(\value_a_6_reg_579[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \value_a_reg_626[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I1(mac_muladd_8ns_8s_20s_20_4_1_U16_n_22),
        .I2(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I3(icmp_ln150_reg_3039_pp0_iter2_reg),
        .O(\value_a_reg_626[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_reg_626_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(aw_addr_4_read_reg_3719[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75[0]),
        .R(\value_a_reg_626[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_reg_626_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(aw_addr_4_read_reg_3719[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75[1]),
        .R(\value_a_reg_626[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_reg_626_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(aw_addr_4_read_reg_3719[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75[2]),
        .R(\value_a_reg_626[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_reg_626_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(aw_addr_4_read_reg_3719[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75[3]),
        .R(\value_a_reg_626[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_reg_626_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(aw_addr_4_read_reg_3719[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75[4]),
        .R(\value_a_reg_626[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_reg_626_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(aw_addr_4_read_reg_3719[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75[5]),
        .R(\value_a_reg_626[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_reg_626_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(aw_addr_4_read_reg_3719[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75[6]),
        .R(\value_a_reg_626[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_a_reg_626_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1231),
        .D(aw_addr_4_read_reg_3719[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_75[7]),
        .R(\value_a_reg_626[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00404040)) 
    \value_b_9_reg_614[7]_i_1 
       (.I0(ap_block_pp0_stage2_11001),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(and_ln17_reg_3154_pp0_iter2_reg),
        .I4(icmp_ln150_reg_3039_pp0_iter2_reg),
        .O(\value_b_9_reg_614[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_b_9_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(bi_addr_1_read_reg_3669[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64[0]),
        .R(\value_b_9_reg_614[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_b_9_reg_614_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(bi_addr_1_read_reg_3669[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64[1]),
        .R(\value_b_9_reg_614[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_b_9_reg_614_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(bi_addr_1_read_reg_3669[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64[2]),
        .R(\value_b_9_reg_614[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_b_9_reg_614_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(bi_addr_1_read_reg_3669[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64[3]),
        .R(\value_b_9_reg_614[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_b_9_reg_614_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(bi_addr_1_read_reg_3669[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64[4]),
        .R(\value_b_9_reg_614[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_b_9_reg_614_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(bi_addr_1_read_reg_3669[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64[5]),
        .R(\value_b_9_reg_614[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_b_9_reg_614_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(bi_addr_1_read_reg_3669[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64[6]),
        .R(\value_b_9_reg_614[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_b_9_reg_614_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8s_20s_20_4_1_U26_n_1),
        .D(bi_addr_1_read_reg_3669[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_64[7]),
        .R(\value_b_9_reg_614[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00080808)) 
    \value_b_reg_682[7]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mac_muladd_8ns_8s_20s_20_4_1_U26_n_23),
        .I3(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I4(and_ln17_4_reg_3079_pp0_iter2_reg),
        .O(\value_b_reg_682[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_b_reg_682_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_0),
        .D(bi_addr_5_read_reg_3880[0]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60[0]),
        .R(\value_b_reg_682[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_b_reg_682_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_0),
        .D(bi_addr_5_read_reg_3880[1]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60[1]),
        .R(\value_b_reg_682[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_b_reg_682_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_0),
        .D(bi_addr_5_read_reg_3880[2]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60[2]),
        .R(\value_b_reg_682[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_b_reg_682_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_0),
        .D(bi_addr_5_read_reg_3880[3]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60[3]),
        .R(\value_b_reg_682[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_b_reg_682_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_0),
        .D(bi_addr_5_read_reg_3880[4]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60[4]),
        .R(\value_b_reg_682[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_b_reg_682_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_0),
        .D(bi_addr_5_read_reg_3880[5]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60[5]),
        .R(\value_b_reg_682[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_b_reg_682_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_0),
        .D(bi_addr_5_read_reg_3880[6]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60[6]),
        .R(\value_b_reg_682[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \value_b_reg_682_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8ns_20s_20_4_1_U43_n_0),
        .D(bi_addr_5_read_reg_3880[7]),
        .Q(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60[7]),
        .R(\value_b_reg_682[7]_i_1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ap_s_axi
   (int_ap_idle_reg_0,
    interrupt,
    auto_restart_status_reg_0,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_ap_RVALID,
    E,
    \FSM_onehot_wstate_reg[2]_0 ,
    \waddr_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_ap_BVALID,
    Q,
    D,
    \int_b0_q_reg[15]_0 ,
    \s_axi_ap_WDATA[15] ,
    ap_start,
    sub24_out_0_fu_94_p2,
    Block_entry57_proc_U0_ap_ready,
    s_axi_ap_RDATA,
    \ap_return_6_preg_reg[16] ,
    ap_rst_n_inv,
    ap_clk,
    ap_idle,
    s_axi_ap_ARVALID,
    s_axi_ap_RREADY,
    s_axi_ap_ARADDR,
    s_axi_ap_WDATA,
    s_axi_ap_WSTRB,
    s_axi_ap_WVALID,
    s_axi_ap_AWVALID,
    s_axi_ap_BREADY,
    task_ap_done,
    ap_sync_ready,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_done_reg,
    s_axi_ap_AWADDR,
    \int_isr_reg[0]_0 ,
    \int_isr_reg[0]_1 ,
    ap_return_6_preg);
  output [0:0]int_ap_idle_reg_0;
  output interrupt;
  output auto_restart_status_reg_0;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_ap_RVALID;
  output [0:0]E;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [0:0]\waddr_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_ap_BVALID;
  output [15:0]Q;
  output [15:0]D;
  output [15:0]\int_b0_q_reg[15]_0 ;
  output [15:0]\s_axi_ap_WDATA[15] ;
  output ap_start;
  output [16:0]sub24_out_0_fu_94_p2;
  output Block_entry57_proc_U0_ap_ready;
  output [15:0]s_axi_ap_RDATA;
  output [16:0]\ap_return_6_preg_reg[16] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_idle;
  input s_axi_ap_ARVALID;
  input s_axi_ap_RREADY;
  input [5:0]s_axi_ap_ARADDR;
  input [15:0]s_axi_ap_WDATA;
  input [1:0]s_axi_ap_WSTRB;
  input s_axi_ap_WVALID;
  input s_axi_ap_AWVALID;
  input s_axi_ap_BREADY;
  input task_ap_done;
  input ap_sync_ready;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_done_reg;
  input [5:0]s_axi_ap_AWADDR;
  input [0:0]\int_isr_reg[0]_0 ;
  input [0:0]\int_isr_reg[0]_1 ;
  input [16:0]ap_return_6_preg;

  wire Block_entry57_proc_U0_ap_ready;
  wire [15:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [15:0]Q;
  wire [15:0]a0_p;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire [16:0]ap_return_6_preg;
  wire \ap_return_6_preg[3]_i_2_n_0 ;
  wire \ap_return_6_preg[3]_i_3_n_0 ;
  wire \ap_return_6_preg_reg[11]_i_1_n_0 ;
  wire \ap_return_6_preg_reg[11]_i_1_n_1 ;
  wire \ap_return_6_preg_reg[11]_i_1_n_2 ;
  wire \ap_return_6_preg_reg[11]_i_1_n_3 ;
  wire \ap_return_6_preg_reg[15]_i_1_n_0 ;
  wire \ap_return_6_preg_reg[15]_i_1_n_1 ;
  wire \ap_return_6_preg_reg[15]_i_1_n_2 ;
  wire \ap_return_6_preg_reg[15]_i_1_n_3 ;
  wire [16:0]\ap_return_6_preg_reg[16] ;
  wire \ap_return_6_preg_reg[3]_i_1_n_0 ;
  wire \ap_return_6_preg_reg[3]_i_1_n_1 ;
  wire \ap_return_6_preg_reg[3]_i_1_n_2 ;
  wire \ap_return_6_preg_reg[3]_i_1_n_3 ;
  wire \ap_return_6_preg_reg[7]_i_1_n_0 ;
  wire \ap_return_6_preg_reg[7]_i_1_n_1 ;
  wire \ap_return_6_preg_reg[7]_i_1_n_2 ;
  wire \ap_return_6_preg_reg[7]_i_1_n_3 ;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_0;
  wire \int_a0_p[15]_i_3_n_0 ;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire \int_b0_q[15]_i_3_n_0 ;
  wire [15:0]\int_b0_q_reg[15]_0 ;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire [0:0]\int_isr_reg[0]_0 ;
  wire [0:0]\int_isr_reg[0]_1 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire [15:0]int_m0;
  wire \int_m[15]_i_1_n_0 ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_0;
  wire interrupt;
  wire p_0_in;
  wire [7:7]p_4_in;
  wire [6:4]rdata;
  wire \rdata[0]_i_1__0_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1__0_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[1]_i_1__0_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire [5:0]s_axi_ap_ARADDR;
  wire s_axi_ap_ARVALID;
  wire [5:0]s_axi_ap_AWADDR;
  wire s_axi_ap_AWVALID;
  wire s_axi_ap_BREADY;
  wire s_axi_ap_BVALID;
  wire [15:0]s_axi_ap_RDATA;
  wire s_axi_ap_RREADY;
  wire s_axi_ap_RVALID;
  wire [15:0]s_axi_ap_WDATA;
  wire [15:0]\s_axi_ap_WDATA[15] ;
  wire [1:0]s_axi_ap_WSTRB;
  wire s_axi_ap_WVALID;
  wire [16:0]sub24_out_0_fu_94_p2;
  wire task_ap_done;
  wire waddr;
  wire [0:0]\waddr_reg[2]_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [3:1]\NLW_ap_return_6_preg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_6_preg_reg[16]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_ap_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_ap_RVALID),
        .I3(s_axi_ap_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_ap_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_ap_RREADY),
        .I3(s_axi_ap_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_ap_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_ap_BREADY),
        .I1(s_axi_ap_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_ap_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_ap_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_ap_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_ap_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_ap_BREADY),
        .I3(s_axi_ap_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_ap_BVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(sub24_out_0_fu_94_p2[0]),
        .I1(ap_return_6_preg[0]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [0]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(sub24_out_0_fu_94_p2[10]),
        .I1(ap_return_6_preg[10]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [10]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(sub24_out_0_fu_94_p2[11]),
        .I1(ap_return_6_preg[11]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [11]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][12]_i_1__2 
       (.I0(sub24_out_0_fu_94_p2[12]),
        .I1(ap_return_6_preg[12]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [12]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(sub24_out_0_fu_94_p2[13]),
        .I1(ap_return_6_preg[13]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [13]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(sub24_out_0_fu_94_p2[14]),
        .I1(ap_return_6_preg[14]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [14]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(sub24_out_0_fu_94_p2[15]),
        .I1(ap_return_6_preg[15]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [15]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][16]_i_2 
       (.I0(sub24_out_0_fu_94_p2[16]),
        .I1(ap_return_6_preg[16]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [16]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(sub24_out_0_fu_94_p2[1]),
        .I1(ap_return_6_preg[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [1]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(sub24_out_0_fu_94_p2[2]),
        .I1(ap_return_6_preg[2]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [2]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(sub24_out_0_fu_94_p2[3]),
        .I1(ap_return_6_preg[3]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [3]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(sub24_out_0_fu_94_p2[4]),
        .I1(ap_return_6_preg[4]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [4]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(sub24_out_0_fu_94_p2[5]),
        .I1(ap_return_6_preg[5]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [5]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(sub24_out_0_fu_94_p2[6]),
        .I1(ap_return_6_preg[6]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [6]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(sub24_out_0_fu_94_p2[7]),
        .I1(ap_return_6_preg[7]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [7]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(sub24_out_0_fu_94_p2[8]),
        .I1(ap_return_6_preg[8]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [8]));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(sub24_out_0_fu_94_p2[9]),
        .I1(ap_return_6_preg[9]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_start),
        .O(\ap_return_6_preg_reg[16] [9]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_return_0_preg[13]_i_1 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .O(Block_entry57_proc_U0_ap_ready));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_6_preg[3]_i_2 
       (.I0(Q[3]),
        .O(\ap_return_6_preg[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_6_preg[3]_i_3 
       (.I0(Q[1]),
        .O(\ap_return_6_preg[3]_i_3_n_0 ));
  CARRY4 \ap_return_6_preg_reg[11]_i_1 
       (.CI(\ap_return_6_preg_reg[7]_i_1_n_0 ),
        .CO({\ap_return_6_preg_reg[11]_i_1_n_0 ,\ap_return_6_preg_reg[11]_i_1_n_1 ,\ap_return_6_preg_reg[11]_i_1_n_2 ,\ap_return_6_preg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub24_out_0_fu_94_p2[11:8]),
        .S(Q[11:8]));
  CARRY4 \ap_return_6_preg_reg[15]_i_1 
       (.CI(\ap_return_6_preg_reg[11]_i_1_n_0 ),
        .CO({\ap_return_6_preg_reg[15]_i_1_n_0 ,\ap_return_6_preg_reg[15]_i_1_n_1 ,\ap_return_6_preg_reg[15]_i_1_n_2 ,\ap_return_6_preg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub24_out_0_fu_94_p2[15:12]),
        .S(Q[15:12]));
  CARRY4 \ap_return_6_preg_reg[16]_i_1 
       (.CI(\ap_return_6_preg_reg[15]_i_1_n_0 ),
        .CO({\NLW_ap_return_6_preg_reg[16]_i_1_CO_UNCONNECTED [3:1],sub24_out_0_fu_94_p2[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_return_6_preg_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \ap_return_6_preg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ap_return_6_preg_reg[3]_i_1_n_0 ,\ap_return_6_preg_reg[3]_i_1_n_1 ,\ap_return_6_preg_reg[3]_i_1_n_2 ,\ap_return_6_preg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[3],1'b0,Q[1],1'b0}),
        .O(sub24_out_0_fu_94_p2[3:0]),
        .S({\ap_return_6_preg[3]_i_2_n_0 ,Q[2],\ap_return_6_preg[3]_i_3_n_0 ,Q[0]}));
  CARRY4 \ap_return_6_preg_reg[7]_i_1 
       (.CI(\ap_return_6_preg_reg[3]_i_1_n_0 ),
        .CO({\ap_return_6_preg_reg[7]_i_1_n_0 ,\ap_return_6_preg_reg[7]_i_1_n_1 ,\ap_return_6_preg_reg[7]_i_1_n_2 ,\ap_return_6_preg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub24_out_0_fu_94_p2[7:4]),
        .S(Q[7:4]));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_4_in),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(a0_p[0]),
        .O(\s_axi_ap_WDATA[15] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[10]_i_1 
       (.I0(s_axi_ap_WDATA[10]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(a0_p[10]),
        .O(\s_axi_ap_WDATA[15] [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[11]_i_1 
       (.I0(s_axi_ap_WDATA[11]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(a0_p[11]),
        .O(\s_axi_ap_WDATA[15] [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[12]_i_1 
       (.I0(s_axi_ap_WDATA[12]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(a0_p[12]),
        .O(\s_axi_ap_WDATA[15] [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[13]_i_1 
       (.I0(s_axi_ap_WDATA[13]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(a0_p[13]),
        .O(\s_axi_ap_WDATA[15] [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[14]_i_1 
       (.I0(s_axi_ap_WDATA[14]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(a0_p[14]),
        .O(\s_axi_ap_WDATA[15] [14]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_a0_p[15]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_a0_p[15]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[15]_i_2 
       (.I0(s_axi_ap_WDATA[15]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(a0_p[15]),
        .O(\s_axi_ap_WDATA[15] [15]));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_a0_p[15]_i_3 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_ap_WVALID),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[1] ),
        .O(\int_a0_p[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(a0_p[1]),
        .O(\s_axi_ap_WDATA[15] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[2]_i_1 
       (.I0(s_axi_ap_WDATA[2]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(a0_p[2]),
        .O(\s_axi_ap_WDATA[15] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[3]_i_1 
       (.I0(s_axi_ap_WDATA[3]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(a0_p[3]),
        .O(\s_axi_ap_WDATA[15] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[4]_i_1 
       (.I0(s_axi_ap_WDATA[4]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(a0_p[4]),
        .O(\s_axi_ap_WDATA[15] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[5]_i_1 
       (.I0(s_axi_ap_WDATA[5]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(a0_p[5]),
        .O(\s_axi_ap_WDATA[15] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[6]_i_1 
       (.I0(s_axi_ap_WDATA[6]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(a0_p[6]),
        .O(\s_axi_ap_WDATA[15] [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[7]_i_1 
       (.I0(s_axi_ap_WDATA[7]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(a0_p[7]),
        .O(\s_axi_ap_WDATA[15] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[8]_i_1 
       (.I0(s_axi_ap_WDATA[8]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(a0_p[8]),
        .O(\s_axi_ap_WDATA[15] [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[9]_i_1 
       (.I0(s_axi_ap_WDATA[9]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(a0_p[9]),
        .O(\s_axi_ap_WDATA[15] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15] [0]),
        .Q(a0_p[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[10] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15] [10]),
        .Q(a0_p[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[11] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15] [11]),
        .Q(a0_p[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[12] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15] [12]),
        .Q(a0_p[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[13] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15] [13]),
        .Q(a0_p[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[14] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15] [14]),
        .Q(a0_p[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[15] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15] [15]),
        .Q(a0_p[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15] [1]),
        .Q(a0_p[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15] [2]),
        .Q(a0_p[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15] [3]),
        .Q(a0_p[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15] [4]),
        .Q(a0_p[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15] [5]),
        .Q(a0_p[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15] [6]),
        .Q(a0_p[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15] [7]),
        .Q(a0_p[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[8] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15] [8]),
        .Q(a0_p[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[9] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15] [9]),
        .Q(a0_p[9]),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle_reg_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_4_in),
        .I1(ap_sync_ready),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_4_in),
        .I1(ap_sync_ready),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    int_ap_start_i_3
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_ap_WDATA[7]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_ap_WSTRB[0]),
        .I5(p_4_in),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_4_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[10]_i_1 
       (.I0(s_axi_ap_WDATA[10]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [10]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[11]_i_1 
       (.I0(s_axi_ap_WDATA[11]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [11]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[12]_i_1 
       (.I0(s_axi_ap_WDATA[12]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [12]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[13]_i_1 
       (.I0(s_axi_ap_WDATA[13]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [13]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[14]_i_1 
       (.I0(s_axi_ap_WDATA[14]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [14]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'h10)) 
    \int_b0_q[15]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_b0_q[15]_i_3_n_0 ),
        .O(E));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[15]_i_2 
       (.I0(s_axi_ap_WDATA[15]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_b0_q[15]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_ap_WVALID),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_b0_q[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[2]_i_1 
       (.I0(s_axi_ap_WDATA[2]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [2]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[3]_i_1 
       (.I0(s_axi_ap_WDATA[3]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[4]_i_1 
       (.I0(s_axi_ap_WDATA[4]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[5]_i_1 
       (.I0(s_axi_ap_WDATA[5]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [5]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[6]_i_1 
       (.I0(s_axi_ap_WDATA[6]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [6]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[7]_i_1 
       (.I0(s_axi_ap_WDATA[7]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [7]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[8]_i_1 
       (.I0(s_axi_ap_WDATA[8]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [8]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[9]_i_1 
       (.I0(s_axi_ap_WDATA[9]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [9]),
        .O(D[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\int_b0_q_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\int_b0_q_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\int_b0_q_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\int_b0_q_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\int_b0_q_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\int_b0_q_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\int_b0_q_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\int_b0_q_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\int_b0_q_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\int_b0_q_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\int_b0_q_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\int_b0_q_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\int_b0_q_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\int_b0_q_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\int_b0_q_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\int_b0_q_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_ap_WVALID),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[1] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(\int_isr_reg[0]_0 ),
        .I4(\int_isr_reg[0]_1 ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_ap_WSTRB[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_sync_ready),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[0]),
        .O(int_m0[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[10]_i_1 
       (.I0(s_axi_ap_WDATA[10]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[10]),
        .O(int_m0[10]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[11]_i_1 
       (.I0(s_axi_ap_WDATA[11]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[11]),
        .O(int_m0[11]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[12]_i_1 
       (.I0(s_axi_ap_WDATA[12]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[12]),
        .O(int_m0[12]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[13]_i_1 
       (.I0(s_axi_ap_WDATA[13]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[13]),
        .O(int_m0[13]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[14]_i_1 
       (.I0(s_axi_ap_WDATA[14]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[14]),
        .O(int_m0[14]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_m[15]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_b0_q[15]_i_3_n_0 ),
        .O(\int_m[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[15]_i_2 
       (.I0(s_axi_ap_WDATA[15]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[15]),
        .O(int_m0[15]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[1]),
        .O(int_m0[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[2]_i_1 
       (.I0(s_axi_ap_WDATA[2]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[2]),
        .O(int_m0[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[3]_i_1 
       (.I0(s_axi_ap_WDATA[3]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[3]),
        .O(int_m0[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[4]_i_1 
       (.I0(s_axi_ap_WDATA[4]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[4]),
        .O(int_m0[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[5]_i_1 
       (.I0(s_axi_ap_WDATA[5]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[5]),
        .O(int_m0[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[6]_i_1 
       (.I0(s_axi_ap_WDATA[6]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[6]),
        .O(int_m0[6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[7]_i_1 
       (.I0(s_axi_ap_WDATA[7]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[7]),
        .O(int_m0[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[8]_i_1 
       (.I0(s_axi_ap_WDATA[8]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[8]),
        .O(int_m0[8]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[9]_i_1 
       (.I0(s_axi_ap_WDATA[9]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[9]),
        .O(int_m0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[0] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[10] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[11] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[12] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[13] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[14] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[15] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[1] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[2] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[3] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[4] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[5] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[6] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[7] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[8] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[9] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hBA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(int_task_ap_done0),
        .I2(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_task_ap_done_i_3
       (.I0(s_axi_ap_ARADDR[2]),
        .I1(s_axi_ap_ARADDR[3]),
        .I2(\rdata[1]_i_4_n_0 ),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(s_axi_ap_ARADDR[5]),
        .I5(ar_hs),
        .O(int_task_ap_done0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[0]_i_1__0 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(s_axi_ap_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(s_axi_ap_ARADDR[0]),
        .I4(s_axi_ap_ARADDR[1]),
        .O(\rdata[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(s_axi_ap_ARADDR[3]),
        .I2(ap_start),
        .I3(s_axi_ap_ARADDR[5]),
        .I4(\int_b0_q_reg[15]_0 [0]),
        .I5(s_axi_ap_ARADDR[4]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_3 
       (.I0(s_axi_ap_ARADDR[5]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(int_gie_reg_n_0),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_4 
       (.I0(a0_p[0]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(Q[0]),
        .I3(s_axi_ap_ARADDR[5]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00CF00C0A000A000)) 
    \rdata[10]_i_1 
       (.I0(a0_p[10]),
        .I1(Q[10]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(\int_b0_q_reg[15]_0 [10]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CF00C0A000A000)) 
    \rdata[11]_i_1 
       (.I0(a0_p[11]),
        .I1(Q[11]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(\int_b0_q_reg[15]_0 [11]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CF00C0A000A000)) 
    \rdata[12]_i_1 
       (.I0(a0_p[12]),
        .I1(Q[12]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(\int_b0_q_reg[15]_0 [12]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CF00C0A000A000)) 
    \rdata[13]_i_1 
       (.I0(a0_p[13]),
        .I1(Q[13]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(\int_b0_q_reg[15]_0 [13]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CF00C0A000A000)) 
    \rdata[14]_i_1 
       (.I0(a0_p[14]),
        .I1(Q[14]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(\int_b0_q_reg[15]_0 [14]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[15]_i_1__0 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_ap_ARVALID),
        .I2(s_axi_ap_ARADDR[1]),
        .I3(s_axi_ap_ARADDR[0]),
        .I4(s_axi_ap_ARADDR[2]),
        .O(\rdata[15]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_2 
       (.I0(s_axi_ap_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00CF00C0A000A000)) 
    \rdata[15]_i_3 
       (.I0(a0_p[15]),
        .I1(Q[15]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(\int_b0_q_reg[15]_0 [15]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222E222)) 
    \rdata[1]_i_1__0 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(s_axi_ap_ARADDR[2]),
        .I2(\int_isr_reg_n_0_[1] ),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(\rdata[1]_i_3_n_0 ),
        .I5(\rdata[1]_i_4_n_0 ),
        .O(\rdata[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_5_n_0 ),
        .I1(s_axi_ap_ARADDR[3]),
        .I2(int_task_ap_done__0),
        .I3(s_axi_ap_ARADDR[5]),
        .I4(\int_b0_q_reg[15]_0 [1]),
        .I5(s_axi_ap_ARADDR[4]),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_3 
       (.I0(s_axi_ap_ARADDR[5]),
        .I1(s_axi_ap_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_4 
       (.I0(s_axi_ap_ARADDR[1]),
        .I1(s_axi_ap_ARADDR[0]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_5 
       (.I0(a0_p[1]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(Q[1]),
        .I3(s_axi_ap_ARADDR[5]),
        .I4(p_0_in),
        .O(\rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[2]_i_1 
       (.I0(a0_p[2]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(Q[2]),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(\rdata[2]_i_2_n_0 ),
        .O(\rdata[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[2]_i_2 
       (.I0(int_ap_idle_reg_0),
        .I1(s_axi_ap_ARADDR[5]),
        .I2(\int_b0_q_reg[15]_0 [2]),
        .I3(s_axi_ap_ARADDR[4]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[3]_i_1 
       (.I0(a0_p[3]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(Q[3]),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(\rdata[3]_i_2_n_0 ),
        .O(\rdata[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[3]_i_2 
       (.I0(int_ap_ready__0),
        .I1(s_axi_ap_ARADDR[5]),
        .I2(\int_b0_q_reg[15]_0 [3]),
        .I3(s_axi_ap_ARADDR[4]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA20882022200020)) 
    \rdata[4]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(\int_b0_q_reg[15]_0 [4]),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(Q[4]),
        .I5(a0_p[4]),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hAA20882022200020)) 
    \rdata[5]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(\int_b0_q_reg[15]_0 [5]),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(Q[5]),
        .I5(a0_p[5]),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hAA20882022200020)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(\int_b0_q_reg[15]_0 [6]),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(Q[6]),
        .I5(a0_p[6]),
        .O(rdata[6]));
  LUT5 #(
    .INIT(32'h00000110)) 
    \rdata[6]_i_2 
       (.I0(s_axi_ap_ARADDR[2]),
        .I1(s_axi_ap_ARADDR[0]),
        .I2(s_axi_ap_ARADDR[4]),
        .I3(s_axi_ap_ARADDR[5]),
        .I4(s_axi_ap_ARADDR[1]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[7]_i_1 
       (.I0(a0_p[7]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(Q[7]),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(\rdata[7]_i_2_n_0 ),
        .O(\rdata[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[7]_i_2 
       (.I0(p_4_in),
        .I1(s_axi_ap_ARADDR[5]),
        .I2(\int_b0_q_reg[15]_0 [7]),
        .I3(s_axi_ap_ARADDR[4]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CF00C0A000A000)) 
    \rdata[8]_i_1 
       (.I0(a0_p[8]),
        .I1(Q[8]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(\int_b0_q_reg[15]_0 [8]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[9]_i_1 
       (.I0(a0_p[9]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(Q[9]),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(\rdata[9]_i_2_n_0 ),
        .O(\rdata[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[9]_i_2 
       (.I0(interrupt),
        .I1(s_axi_ap_ARADDR[5]),
        .I2(\int_b0_q_reg[15]_0 [9]),
        .I3(s_axi_ap_ARADDR[4]),
        .O(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1__0_n_0 ),
        .Q(s_axi_ap_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[10]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[11]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[12]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[13]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[14]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_3_n_0 ),
        .Q(s_axi_ap_RDATA[15]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1__0_n_0 ),
        .Q(s_axi_ap_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[2]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[3]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_ap_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_ap_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_ap_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[7]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[8]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[9]),
        .R(\rdata[15]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_ap_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi
   (m_axi_aw_ARADDR,
    aw_ARREADY,
    aw_RVALID,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    m_axi_aw_BREADY,
    Q,
    m_axi_aw_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    push,
    \bus_wide_gen.data_buf_reg[31] ,
    dout_vld_reg,
    dout_vld_reg_0,
    dout_vld_reg_1,
    m_axi_aw_ARREADY,
    m_axi_aw_RVALID,
    D,
    m_axi_aw_BVALID,
    in);
  output [29:0]m_axi_aw_ARADDR;
  output aw_ARREADY;
  output aw_RVALID;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output m_axi_aw_BREADY;
  output [7:0]Q;
  output [3:0]m_axi_aw_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input push;
  input \bus_wide_gen.data_buf_reg[31] ;
  input dout_vld_reg;
  input dout_vld_reg_0;
  input dout_vld_reg_1;
  input m_axi_aw_ARREADY;
  input m_axi_aw_RVALID;
  input [32:0]D;
  input m_axi_aw_BVALID;
  input [31:0]in;

  wire [31:0]ARADDR_Dummy;
  wire [17:17]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [32:0]D;
  wire [7:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [31:0]in;
  wire load_unit_n_4;
  wire [29:0]m_axi_aw_ARADDR;
  wire [3:0]m_axi_aw_ARLEN;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire m_axi_aw_RVALID;
  wire push;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_read bus_read
       (.ARLEN_Dummy(ARLEN_Dummy),
        .ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .WEBWE(\buff_rdata/push ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[31] (ARADDR_Dummy),
        .din(RLAST_Dummy),
        .load_p2(\rreq_burst_conv/rs_req/load_p2 ),
        .m_axi_aw_ARADDR(m_axi_aw_ARADDR),
        .m_axi_aw_ARLEN(m_axi_aw_ARLEN),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(load_unit_n_4),
        .\state_reg[0] (RVALID_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BVALID(m_axi_aw_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_load load_unit
       (.ARLEN_Dummy(ARLEN_Dummy),
        .ARREADY_Dummy(ARREADY_Dummy),
        .Q(ARADDR_Dummy),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .WEBWE(\buff_rdata/push ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf_reg[31] ),
        .\bus_wide_gen.data_buf_reg[7]_0 (Q),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout_vld_reg(dout_vld_reg),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .in(in),
        .load_p2(\rreq_burst_conv/rs_req/load_p2 ),
        .\mOutPtr_reg[1] (RVALID_Dummy),
        .push(push),
        .tmp_valid_reg_0(load_unit_n_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_burst_converter
   (m_axi_aw_ARADDR,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    p_12_in,
    push,
    m_axi_aw_ARREADY_0,
    ost_ctrl_info,
    m_axi_aw_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \bus_wide_gen.offset_full_n ,
    s_ready_t_reg_0,
    m_axi_aw_ARREADY,
    ost_ctrl_ready,
    \mOutPtr_reg[3] ,
    pop,
    D,
    load_p2);
  output [29:0]m_axi_aw_ARADDR;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output p_12_in;
  output push;
  output m_axi_aw_ARREADY_0;
  output ost_ctrl_info;
  output [3:0]m_axi_aw_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input \bus_wide_gen.offset_full_n ;
  input s_ready_t_reg_0;
  input m_axi_aw_ARREADY;
  input ost_ctrl_ready;
  input \mOutPtr_reg[3] ;
  input pop;
  input [32:0]D;
  input load_p2;

  wire [32:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]beat_len;
  wire [11:2]beat_len1;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.addr_buf[13]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.addr_step[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_i_1_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_2_n_0 ;
  wire \could_multi_bursts.last_loop_i_3_n_0 ;
  wire \could_multi_bursts.last_loop_reg_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_5_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_1;
  wire end_from_4k1_carry__1_n_2;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire last_sect_buf;
  wire last_sect_i_10_n_0;
  wire last_sect_i_11_n_0;
  wire last_sect_i_12_n_0;
  wire last_sect_i_2_n_0;
  wire last_sect_i_3_n_0;
  wire last_sect_i_4_n_0;
  wire last_sect_i_5_n_0;
  wire last_sect_i_6_n_0;
  wire last_sect_i_7_n_0;
  wire last_sect_i_8_n_0;
  wire last_sect_i_9_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire load_p2;
  wire \mOutPtr_reg[3] ;
  wire [29:0]m_axi_aw_ARADDR;
  wire [3:0]m_axi_aw_ARLEN;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_ARREADY_0;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_15_in;
  wire [17:17]p_1_in;
  wire pop;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_11;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_6;
  wire rs_req_n_7;
  wire rs_req_n_8;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_0 ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[3]_i_10_n_0 ;
  wire \sect_total[3]_i_11_n_0 ;
  wire \sect_total[3]_i_12_n_0 ;
  wire \sect_total[3]_i_13_n_0 ;
  wire \sect_total[3]_i_14_n_0 ;
  wire \sect_total[3]_i_4_n_0 ;
  wire \sect_total[3]_i_5_n_0 ;
  wire \sect_total[3]_i_6_n_0 ;
  wire \sect_total[3]_i_7_n_0 ;
  wire \sect_total[3]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2_n_0 ;
  wire \sect_total_buf[0]_i_3_n_0 ;
  wire \sect_total_buf[0]_i_4_n_0 ;
  wire \sect_total_buf[0]_i_5_n_0 ;
  wire \sect_total_buf[12]_i_2_n_0 ;
  wire \sect_total_buf[12]_i_3_n_0 ;
  wire \sect_total_buf[12]_i_4_n_0 ;
  wire \sect_total_buf[12]_i_5_n_0 ;
  wire \sect_total_buf[16]_i_2_n_0 ;
  wire \sect_total_buf[16]_i_3_n_0 ;
  wire \sect_total_buf[16]_i_4_n_0 ;
  wire \sect_total_buf[16]_i_5_n_0 ;
  wire \sect_total_buf[4]_i_2_n_0 ;
  wire \sect_total_buf[4]_i_3_n_0 ;
  wire \sect_total_buf[4]_i_4_n_0 ;
  wire \sect_total_buf[4]_i_5_n_0 ;
  wire \sect_total_buf[8]_i_2_n_0 ;
  wire \sect_total_buf[8]_i_3_n_0 ;
  wire \sect_total_buf[8]_i_4_n_0 ;
  wire \sect_total_buf[8]_i_5_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_O_UNCONNECTED ;
  wire [1:0]NLW_end_from_4k1_carry_O_UNCONNECTED;
  wire [3:3]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[2]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[3]),
        .Q(beat_len[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[4]),
        .Q(beat_len[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[5]),
        .Q(beat_len[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[6]),
        .Q(beat_len[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[7]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[8]),
        .Q(beat_len[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[9]),
        .Q(beat_len[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[10]),
        .Q(beat_len[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[11]),
        .Q(beat_len[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[21]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[21]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[21]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[25]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[25]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[29]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[29]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[29]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[31]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_aw_ARREADY),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_3 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_4 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_aw_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_aw_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(m_axi_aw_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(m_axi_aw_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[5]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[9]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[9]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_aw_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[11]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[13]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[13]_i_2_n_0 ,\could_multi_bursts.addr_buf[13]_i_3_n_0 ,\could_multi_bursts.addr_buf[13]_i_4_n_0 ,\could_multi_bursts.addr_buf[13]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[14]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[15]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[17]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[17]_i_2_n_0 ,\could_multi_bursts.addr_buf[17]_i_3_n_0 ,\could_multi_bursts.addr_buf[17]_i_4_n_0 ,\could_multi_bursts.addr_buf[17]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[19]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[21]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[21]_i_2_n_0 ,\could_multi_bursts.addr_buf[21]_i_3_n_0 ,\could_multi_bursts.addr_buf[21]_i_4_n_0 ,\could_multi_bursts.addr_buf[21]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[22]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[23]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[25]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[25]_i_2_n_0 ,\could_multi_bursts.addr_buf[25]_i_3_n_0 ,\could_multi_bursts.addr_buf[25]_i_4_n_0 ,\could_multi_bursts.addr_buf[25]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[27]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[29]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[29]_i_2_n_0 ,\could_multi_bursts.addr_buf[29]_i_3_n_0 ,\could_multi_bursts.addr_buf[29]_i_4_n_0 ,\could_multi_bursts.addr_buf[29]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2_n_7 ),
        .Q(m_axi_aw_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2_n_6 ),
        .Q(m_axi_aw_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[31]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[31]_i_2_n_6 ,\could_multi_bursts.addr_buf_reg[31]_i_2_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[31]_i_3_n_0 ,\could_multi_bursts.addr_buf[31]_i_4_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[3]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[5]_i_2_n_0 ,\could_multi_bursts.addr_buf[5]_i_3_n_0 ,\could_multi_bursts.addr_buf[5]_i_4_n_0 ,\could_multi_bursts.addr_buf[5]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[5]_i_6_n_0 ,\could_multi_bursts.addr_buf[5]_i_7_n_0 ,\could_multi_bursts.addr_buf[5]_i_8_n_0 ,\could_multi_bursts.addr_buf[5]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[9]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[9]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[9]_i_3_n_0 ,\could_multi_bursts.addr_buf[9]_i_4_n_0 ,\could_multi_bursts.addr_buf[9]_i_5_n_0 ,\could_multi_bursts.addr_buf[9]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \could_multi_bursts.addr_step[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4888)) 
    \could_multi_bursts.addr_step[4]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h48888888)) 
    \could_multi_bursts.addr_step[5]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hB3333333)) 
    \could_multi_bursts.addr_step[6]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h88F8)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_aw_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(\could_multi_bursts.loop_cnt[2]_i_2_n_0 ),
        .I1(\could_multi_bursts.loop_cnt[1]_i_2_n_0 ),
        .I2(\could_multi_bursts.loop_cnt[0]_i_2_n_0 ),
        .I3(\could_multi_bursts.loop_cnt[3]_i_2_n_0 ),
        .I4(\could_multi_bursts.loop_cnt[5]_i_5_n_0 ),
        .I5(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ),
        .O(\could_multi_bursts.last_loop_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_reg_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(ap_rst_n_inv));
  MUXF7 \could_multi_bursts.last_loop_reg_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_3_n_0 ),
        .O(\could_multi_bursts.last_loop_reg_i_1_n_0 ),
        .S(rs_req_n_2));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_aw_ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_aw_ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_aw_ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_aw_ARLEN[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I1(rs_req_n_2),
        .I2(\could_multi_bursts.loop_cnt[0]_i_2_n_0 ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[0]_i_2 
       (.I0(beat_len[4]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[4]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[4]),
        .O(\could_multi_bursts.loop_cnt[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(rs_req_n_2),
        .I3(\could_multi_bursts.loop_cnt[1]_i_2_n_0 ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2 
       (.I0(beat_len[5]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[5]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[5]),
        .O(\could_multi_bursts.loop_cnt[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(rs_req_n_2),
        .I4(\could_multi_bursts.loop_cnt[2]_i_2_n_0 ),
        .O(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(beat_len[6]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[6]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[6]),
        .O(\could_multi_bursts.loop_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(rs_req_n_2),
        .I5(\could_multi_bursts.loop_cnt[3]_i_2_n_0 ),
        .O(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(beat_len[7]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[7]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[7]),
        .O(\could_multi_bursts.loop_cnt[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ),
        .I2(rs_req_n_2),
        .I3(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ),
        .O(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(beat_len[8]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[8]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[8]),
        .O(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCACA0ACA)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(ost_ctrl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(m_axi_aw_ARREADY),
        .O(\could_multi_bursts.last_loop ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I2(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ),
        .I3(rs_req_n_2),
        .I4(\could_multi_bursts.loop_cnt[5]_i_5_n_0 ),
        .O(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.loop_cnt[5]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[5]_i_5 
       (.I0(beat_len[9]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[9]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[9]),
        .O(\could_multi_bursts.loop_cnt[5]_i_5_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFAABFAAFFAABFAA)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(\could_multi_bursts.burst_valid_reg_0 ),
        .I5(m_axi_aw_ARREADY),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57}),
        .O({end_from_4k1[3:2],NLW_end_from_4k1_carry_O_UNCONNECTED[1:0]}),
        .S({rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53}),
        .O(end_from_4k1[7:4]),
        .S({rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3],end_from_4k1_carry__1_n_1,end_from_4k1_carry__1_n_2,end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rs_req_n_47,rs_req_n_48,rs_req_n_49}),
        .O(end_from_4k1[11:8]),
        .S({rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(ap_rst_n_inv));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1
       (.I0(last_sect_reg_n_0),
        .I1(rs_req_n_58),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_10
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[13]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[13]),
        .O(last_sect_i_10_n_0));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    last_sect_i_11
       (.I0(sect_total_buf_reg[19]),
        .I1(sect_total[19]),
        .I2(sect_total_buf_reg[0]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[0]),
        .O(last_sect_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_12
       (.I0(sect_total_buf_reg[1]),
        .I1(sect_total[1]),
        .I2(sect_total_buf_reg[9]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[9]),
        .O(last_sect_i_12_n_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    last_sect_i_2
       (.I0(last_sect_i_3_n_0),
        .I1(last_sect_i_4_n_0),
        .I2(last_sect_i_5_n_0),
        .I3(last_sect_i_6_n_0),
        .I4(last_sect_i_7_n_0),
        .O(last_sect_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_3
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_8_n_0),
        .O(last_sect_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    last_sect_i_4
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .I3(sect_total[6]),
        .I4(sect_total_buf_reg[6]),
        .I5(last_sect_i_9_n_0),
        .O(last_sect_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_5
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .I3(sect_total[15]),
        .I4(sect_total_buf_reg[15]),
        .I5(last_sect_i_10_n_0),
        .O(last_sect_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_6
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .I3(sect_total[3]),
        .I4(sect_total_buf_reg[3]),
        .I5(last_sect_i_11_n_0),
        .O(last_sect_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_7
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .I3(sect_total[2]),
        .I4(sect_total_buf_reg[2]),
        .I5(last_sect_i_12_n_0),
        .O(last_sect_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_8
       (.I0(sect_total_buf_reg[8]),
        .I1(sect_total[8]),
        .I2(sect_total_buf_reg[10]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[10]),
        .O(last_sect_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_9
       (.I0(sect_total_buf_reg[5]),
        .I1(sect_total[5]),
        .I2(sect_total_buf_reg[16]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[16]),
        .O(last_sect_i_9_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000B0000000)) 
    \mOutPtr[3]_i_3 
       (.I0(m_axi_aw_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .I4(\mOutPtr_reg[3] ),
        .I5(pop),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    \mOutPtr[3]_i_3__0 
       (.I0(m_axi_aw_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .O(m_axi_aw_ARREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    \mem_reg[6][0]_srl7_i_1__0 
       (.I0(\mOutPtr_reg[3] ),
        .I1(ost_ctrl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(m_axi_aw_ARREADY),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][0]_srl7_i_2 
       (.I0(last_sect_buf),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_59),
        .Q(req_handling_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice rs_req
       (.D({rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24}),
        .E(first_sect),
        .Q({p_1_in,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57}),
        .S({\sect_total[3]_i_13_n_0 ,\sect_total[3]_i_14_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.last_loop_reg (rs_req_n_2),
        .\data_p1_reg[11]_0 ({rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101}),
        .\data_p1_reg[3]_0 ({rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93}),
        .\data_p1_reg[49]_0 (sect_total1),
        .\data_p1_reg[49]_1 (beat_len1),
        .\data_p1_reg[7]_0 ({rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97}),
        .\data_p2_reg[63]_0 (D),
        .last_sect_reg(rs_req_n_59),
        .last_sect_reg_0(last_sect_i_2_n_0),
        .load_p2(load_p2),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .req_handling_reg_1(\could_multi_bursts.last_loop_reg_n_0 ),
        .req_handling_reg_2(\could_multi_bursts.sect_handling_reg_0 ),
        .req_handling_reg_3(\could_multi_bursts.burst_valid_reg_0 ),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_3_0 (sect_total),
        .\sect_total_reg[15] (rs_req_n_58),
        .\sect_total_reg[3] ({\sect_total[3]_i_4_n_0 ,\sect_total[3]_i_5_n_0 ,\sect_total[3]_i_6_n_0 ,\sect_total[3]_i_7_n_0 }),
        .\sect_total_reg[3]_i_2_0 ({\sect_total[3]_i_9_n_0 ,\sect_total[3]_i_10_n_0 ,\sect_total[3]_i_11_n_0 ,\sect_total[3]_i_12_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(rs_req_n_2),
        .I1(first_sect_reg_n_0),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  LUT6 #(
    .INIT(64'h8AAA00AA00AA00AA)) 
    \sect_addr_buf[31]_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(m_axi_aw_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .I5(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[0]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[1]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[1]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[2]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[3]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_10 
       (.I0(p_1_in),
        .I1(rs_req_n_51),
        .O(\sect_total[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_11 
       (.I0(p_1_in),
        .I1(rs_req_n_52),
        .O(\sect_total[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_12 
       (.I0(p_1_in),
        .I1(rs_req_n_53),
        .O(\sect_total[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_13 
       (.I0(p_1_in),
        .I1(rs_req_n_54),
        .O(\sect_total[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_14 
       (.I0(p_1_in),
        .I1(rs_req_n_55),
        .O(\sect_total[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_4 
       (.I0(p_1_in),
        .I1(rs_req_n_46),
        .O(\sect_total[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_5 
       (.I0(p_1_in),
        .I1(rs_req_n_47),
        .O(\sect_total[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_6 
       (.I0(p_1_in),
        .I1(rs_req_n_48),
        .O(\sect_total[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_7 
       (.I0(p_1_in),
        .I1(rs_req_n_49),
        .O(\sect_total[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_9 
       (.I0(p_1_in),
        .I1(rs_req_n_50),
        .O(\sect_total[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_2 
       (.I0(sect_total_buf_reg[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[3]),
        .O(\sect_total_buf[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_3 
       (.I0(sect_total_buf_reg[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[2]),
        .O(\sect_total_buf[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_4 
       (.I0(sect_total_buf_reg[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[1]),
        .O(\sect_total_buf[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_5 
       (.I0(sect_total_buf_reg[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[0]),
        .O(\sect_total_buf[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_2 
       (.I0(sect_total_buf_reg[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[15]),
        .O(\sect_total_buf[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_3 
       (.I0(sect_total_buf_reg[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[14]),
        .O(\sect_total_buf[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_4 
       (.I0(sect_total_buf_reg[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[13]),
        .O(\sect_total_buf[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_5 
       (.I0(sect_total_buf_reg[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[12]),
        .O(\sect_total_buf[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_2 
       (.I0(sect_total_buf_reg[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[19]),
        .O(\sect_total_buf[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_3 
       (.I0(sect_total_buf_reg[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[18]),
        .O(\sect_total_buf[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_4 
       (.I0(sect_total_buf_reg[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[17]),
        .O(\sect_total_buf[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_5 
       (.I0(sect_total_buf_reg[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[16]),
        .O(\sect_total_buf[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_2 
       (.I0(sect_total_buf_reg[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[7]),
        .O(\sect_total_buf[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_3 
       (.I0(sect_total_buf_reg[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[6]),
        .O(\sect_total_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_4 
       (.I0(sect_total_buf_reg[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[5]),
        .O(\sect_total_buf[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_5 
       (.I0(sect_total_buf_reg[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[4]),
        .O(\sect_total_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_2 
       (.I0(sect_total_buf_reg[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[11]),
        .O(\sect_total_buf[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_3 
       (.I0(sect_total_buf_reg[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[10]),
        .O(\sect_total_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_4 
       (.I0(sect_total_buf_reg[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[9]),
        .O(\sect_total_buf[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_5 
       (.I0(sect_total_buf_reg[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[8]),
        .O(\sect_total_buf[8]_i_5_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1_n_0 ,\sect_total_buf_reg[0]_i_1_n_1 ,\sect_total_buf_reg[0]_i_1_n_2 ,\sect_total_buf_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1_n_4 ,\sect_total_buf_reg[0]_i_1_n_5 ,\sect_total_buf_reg[0]_i_1_n_6 ,\sect_total_buf_reg[0]_i_1_n_7 }),
        .S({\sect_total_buf[0]_i_2_n_0 ,\sect_total_buf[0]_i_3_n_0 ,\sect_total_buf[0]_i_4_n_0 ,\sect_total_buf[0]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1 
       (.CI(\sect_total_buf_reg[8]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1_n_0 ,\sect_total_buf_reg[12]_i_1_n_1 ,\sect_total_buf_reg[12]_i_1_n_2 ,\sect_total_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1_n_4 ,\sect_total_buf_reg[12]_i_1_n_5 ,\sect_total_buf_reg[12]_i_1_n_6 ,\sect_total_buf_reg[12]_i_1_n_7 }),
        .S({\sect_total_buf[12]_i_2_n_0 ,\sect_total_buf[12]_i_3_n_0 ,\sect_total_buf[12]_i_4_n_0 ,\sect_total_buf[12]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1 
       (.CI(\sect_total_buf_reg[12]_i_1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1_n_1 ,\sect_total_buf_reg[16]_i_1_n_2 ,\sect_total_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1_n_4 ,\sect_total_buf_reg[16]_i_1_n_5 ,\sect_total_buf_reg[16]_i_1_n_6 ,\sect_total_buf_reg[16]_i_1_n_7 }),
        .S({\sect_total_buf[16]_i_2_n_0 ,\sect_total_buf[16]_i_3_n_0 ,\sect_total_buf[16]_i_4_n_0 ,\sect_total_buf[16]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1 
       (.CI(\sect_total_buf_reg[0]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1_n_0 ,\sect_total_buf_reg[4]_i_1_n_1 ,\sect_total_buf_reg[4]_i_1_n_2 ,\sect_total_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1_n_4 ,\sect_total_buf_reg[4]_i_1_n_5 ,\sect_total_buf_reg[4]_i_1_n_6 ,\sect_total_buf_reg[4]_i_1_n_7 }),
        .S({\sect_total_buf[4]_i_2_n_0 ,\sect_total_buf[4]_i_3_n_0 ,\sect_total_buf[4]_i_4_n_0 ,\sect_total_buf[4]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1 
       (.CI(\sect_total_buf_reg[4]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1_n_0 ,\sect_total_buf_reg[8]_i_1_n_1 ,\sect_total_buf_reg[8]_i_1_n_2 ,\sect_total_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1_n_4 ,\sect_total_buf_reg[8]_i_1_n_5 ,\sect_total_buf_reg[8]_i_1_n_6 ,\sect_total_buf_reg[8]_i_1_n_7 }),
        .S({\sect_total_buf[8]_i_2_n_0 ,\sect_total_buf[8]_i_3_n_0 ,\sect_total_buf[8]_i_4_n_0 ,\sect_total_buf[8]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_47),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_46),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_45),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_44),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_43),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_42),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_41),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_40),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_39),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_38),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_37),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_36),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_35),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_34),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_33),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_32),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_31),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_30),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_29),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_28),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_27),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_26),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_53),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_52),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_51),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_50),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_49),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_48),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_55),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_54),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_53),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_52),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_51),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_50),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_49),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_48),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_47),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_46),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized0
   (aw_ARREADY,
    E,
    tmp_len0,
    \dout_reg[32] ,
    Q,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    push,
    tmp_valid_reg,
    ARREADY_Dummy,
    tmp_valid_reg_0,
    in);
  output aw_ARREADY;
  output [0:0]E;
  output [0:0]tmp_len0;
  output \dout_reg[32] ;
  output [31:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input push;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input tmp_valid_reg_0;
  input [31:0]in;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire \dout_reg[32] ;
  wire dout_vld_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__14_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire [31:0]in;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_1__15_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire [0:0]tmp_len0;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl__parameterized0 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[32]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[32]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[32]_3 (\raddr_reg_n_0_[2] ),
        .in(in),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_len0(tmp_len0),
        .tmp_valid_reg(tmp_valid_reg_0),
        .tmp_valid_reg_0(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFFFF2A00)) 
    dout_vld_i_1
       (.I0(rreq_valid),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_0),
        .I4(empty_n_reg_n_0),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFEF0FE0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__14_n_0),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    empty_n_i_2__14
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(empty_n_i_2__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFDFFF55FFDF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__14_n_0),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(pop),
        .I5(aw_ARREADY),
        .O(full_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(aw_ARREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__0 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \mOutPtr[2]_i_1__15 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(push),
        .O(\mOutPtr[2]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'h2A00FFFFD5FF0000)) 
    \mOutPtr[3]_i_1__1 
       (.I0(rreq_valid),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_0),
        .I4(empty_n_reg_n_0),
        .I5(push),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(pop),
        .I5(push),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9999BBBB66624440)) 
    \raddr[0]_i_1 
       (.I0(push),
        .I1(pop),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF005FA0F00CFF00)) 
    \raddr[1]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6CCCCCC0CCCC)) 
    \raddr[2]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \tmp_addr[31]_i_1 
       (.I0(rreq_valid),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_0),
        .O(E));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized2
   (pop,
    full_n_reg_0,
    din,
    push,
    ost_ctrl_info,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    empty_n_reg_0,
    m_axi_aw_ARREADY,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ost_ctrl_ready,
    p_12_in,
    Q,
    RREADY_Dummy,
    \dout_reg[0] );
  output pop;
  output full_n_reg_0;
  output [0:0]din;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input empty_n_reg_0;
  input m_axi_aw_ARREADY;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input ost_ctrl_ready;
  input p_12_in;
  input [0:0]Q;
  input RREADY_Dummy;
  input [0:0]\dout_reg[0] ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire [0:0]\dout_reg[0] ;
  wire dout_vld_i_1__2_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__16_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire m_axi_aw_ARREADY;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire p_12_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl__parameterized1 U_fifo_srl
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .din(din),
        .\dout_reg[0]_0 (\raddr_reg_n_0_[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_0_[1] ),
        .\dout_reg[0]_2 (\raddr_reg_n_0_[2] ),
        .\dout_reg[0]_3 (empty_n_reg_n_0),
        .\dout_reg[0]_4 (\dout_reg[0] ),
        .empty_n_reg(pop),
        .ost_ctrl_info(ost_ctrl_info),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    dout_vld_i_1__2
       (.I0(burst_valid),
        .I1(\dout_reg[0] ),
        .I2(RREADY_Dummy),
        .I3(Q),
        .I4(empty_n_reg_n_0),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBFB8838)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(empty_n_reg_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFD55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_0),
        .I2(empty_n_reg_0),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__16 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'h65AAAAAAAAAAAAAA)) 
    \mOutPtr[3]_i_1__2 
       (.I0(pop),
        .I1(m_axi_aw_ARREADY),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(ost_ctrl_ready),
        .I5(full_n_reg_0),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9999BBBB66624440)) 
    \raddr[0]_i_1 
       (.I0(push),
        .I1(pop),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF005FA0F00CFF00)) 
    \raddr[1]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6CCCCCC0CCCC)) 
    \raddr[2]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized2_7
   (ost_ctrl_ready,
    ap_rst_n_inv,
    ap_clk,
    RBURST_READY_Dummy,
    empty_n_reg_0,
    ap_rst_n);
  output ost_ctrl_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input RBURST_READY_Dummy;
  input empty_n_reg_0;
  input ap_rst_n;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__2_n_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__17_n_0 ;
  wire \mOutPtr[3]_i_1__14_n_0 ;
  wire \mOutPtr[3]_i_2__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire need_rlast;
  wire ost_ctrl_ready;
  wire p_12_in;

  LUT3 #(
    .INIT(8'hF4)) 
    dout_vld_i_1__1
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(need_rlast),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h8C88FFFF)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(empty_n_reg_n_0),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF8A00FFFF)) 
    full_n_i_1__2
       (.I0(empty_n_reg_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_0),
        .I4(ap_rst_n),
        .I5(full_n_i_2__2_n_0),
        .O(full_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFDF0000)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(p_12_in),
        .I5(ost_ctrl_ready),
        .O(full_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8A00750075FF8A)) 
    \mOutPtr[1]_i_1__2 
       (.I0(empty_n_reg_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_0),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__17 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__17_n_0 ));
  LUT4 #(
    .INIT(16'hA655)) 
    \mOutPtr[3]_i_1__14 
       (.I0(empty_n_reg_0),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \mOutPtr[3]_i_4 
       (.I0(empty_n_reg_0),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[2]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[3]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized4
   (\bus_wide_gen.offset_valid ,
    full_n_reg_0,
    D,
    Q,
    \dout_reg[3] ,
    dout_vld_reg_0,
    full_n_reg_1,
    \bus_wide_gen.data_valid_reg ,
    dout_vld_reg_1,
    E,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ARREADY_Dummy,
    full_n_reg_2,
    dout,
    \bus_wide_gen.data_buf_reg[31] ,
    beat_valid,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    aw_RVALID,
    dout_vld_reg_2,
    dout_vld_reg_3,
    dout_vld_reg_4,
    \dout[3]_i_2 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \dout_reg[3]_0 ,
    ARLEN_Dummy);
  output \bus_wide_gen.offset_valid ;
  output full_n_reg_0;
  output [7:0]D;
  output [1:0]Q;
  output \dout_reg[3] ;
  output dout_vld_reg_0;
  output full_n_reg_1;
  output \bus_wide_gen.data_valid_reg ;
  output dout_vld_reg_1;
  output [0:0]E;
  output ap_rst_n_0;
  output ap_rst_n_1;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ARREADY_Dummy;
  input full_n_reg_2;
  input [8:0]dout;
  input \bus_wide_gen.data_buf_reg[31] ;
  input beat_valid;
  input \bus_wide_gen.split_cnt_buf_reg[1] ;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input aw_RVALID;
  input dout_vld_reg_2;
  input dout_vld_reg_3;
  input dout_vld_reg_4;
  input \dout[3]_i_2 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input [1:0]\dout_reg[3]_0 ;
  input [0:0]ARLEN_Dummy;

  wire [0:0]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_23;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire aw_RVALID;
  wire beat_valid;
  wire \bus_wide_gen.data_buf[31]_i_8_n_0 ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_valid_i_3_n_0 ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [8:0]dout;
  wire \dout[3]_i_2 ;
  wire \dout_reg[3] ;
  wire [1:0]\dout_reg[3]_0 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire dout_vld_reg_4;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire p_1_in;
  wire pop;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl__parameterized3 U_fifo_srl
       (.ARLEN_Dummy(ARLEN_Dummy),
        .ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .E(U_fifo_srl_n_14),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_0),
        .ap_rst_n_1(ap_rst_n_0),
        .ap_rst_n_2(ap_rst_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_RVALID(aw_RVALID),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.data_buf_reg[31] ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_valid_i_3_n_0 ),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.data_buf[31]_i_8_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .dout(dout),
        .\dout[3]_i_2_0 (\dout[3]_i_2 ),
        .\dout_reg[0]_0 (full_n_reg_1),
        .\dout_reg[0]_1 (empty_n_reg_n_0),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .\dout_reg[3]_1 (\dout_reg[3]_0 ),
        .\dout_reg[3]_2 (\raddr_reg_n_0_[0] ),
        .\dout_reg[3]_3 (\raddr_reg_n_0_[1] ),
        .\dout_reg[3]_4 (\raddr_reg_n_0_[2] ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .dout_vld_reg_1(E),
        .dout_vld_reg_2(\bus_wide_gen.offset_valid ),
        .dout_vld_reg_3(dout_vld_reg_2),
        .dout_vld_reg_4(dout_vld_reg_3),
        .dout_vld_reg_5(dout_vld_reg_4),
        .full_n_reg(full_n_reg_2),
        .full_n_reg_0(full_n_reg_0),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_15,U_fifo_srl_n_16,U_fifo_srl_n_17}),
        .\mOutPtr_reg[3]_0 ({\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .mem_reg(U_fifo_srl_n_23),
        .p_1_in(p_1_in),
        .pop(pop));
  LUT3 #(
    .INIT(8'h80)) 
    \bus_wide_gen.data_buf[31]_i_8 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(beat_valid),
        .O(\bus_wide_gen.data_buf[31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \bus_wide_gen.data_valid_i_3 
       (.I0(\bus_wide_gen.data_buf[31]_i_8_n_0 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .O(\bus_wide_gen.data_valid_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_23),
        .Q(\bus_wide_gen.offset_valid ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBBBBBBB38888888)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(full_n_reg_2),
        .I4(ARREADY_Dummy),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_14),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_14),
        .D(U_fifo_srl_n_17),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_14),
        .D(U_fifo_srl_n_16),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_14),
        .D(U_fifo_srl_n_15),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[6][0]_srl7_i_1 
       (.I0(full_n_reg_0),
        .I1(full_n_reg_2),
        .I2(ARREADY_Dummy),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hD3D3D3D32C2C2C20)) 
    \raddr[0]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(pop),
        .I2(full_n_reg_1),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC9866CCCC98CCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(full_n_reg_1),
        .I4(pop),
        .I5(empty_n_reg_n_0),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0E078F0F0E0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(full_n_reg_1),
        .I4(pop),
        .I5(empty_n_reg_n_0),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized5
   (beat_valid,
    full_n_reg_0,
    D,
    mem_reg,
    dout,
    dout_vld_reg_0,
    mem_reg_0,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \bus_wide_gen.data_buf_reg[23] ,
    Q,
    \bus_wide_gen.data_buf_reg[23]_0 ,
    ready_for_outstanding_reg,
    \bus_wide_gen.first_beat_reg ,
    WEBWE,
    \bus_wide_gen.offset_valid ,
    \bus_wide_gen.data_buf_reg[0] ,
    din);
  output beat_valid;
  output full_n_reg_0;
  output [23:0]D;
  output mem_reg;
  output [8:0]dout;
  output dout_vld_reg_0;
  output mem_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input [23:0]Q;
  input \bus_wide_gen.data_buf_reg[23]_0 ;
  input ready_for_outstanding_reg;
  input \bus_wide_gen.first_beat_reg ;
  input [0:0]WEBWE;
  input \bus_wide_gen.offset_valid ;
  input [1:0]\bus_wide_gen.data_buf_reg[0] ;
  input [33:0]din;

  wire [23:0]D;
  wire [23:0]Q;
  wire U_fifo_mem_n_41;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire [1:0]\bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[23]_0 ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire [33:0]din;
  wire [8:0]dout;
  wire dout_vld_i_1__0_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1__14_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[6]_i_2_n_0 ;
  wire \mOutPtr[7]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_2_n_0 ;
  wire \mOutPtr[7]_i_3_n_0 ;
  wire \mOutPtr[7]_i_4__0_n_0 ;
  wire \mOutPtr[7]_i_5_n_0 ;
  wire \mOutPtr[7]_i_6_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire mem_reg;
  wire mem_reg_0;
  wire [6:0]raddr;
  wire ready_for_outstanding_reg;
  wire [6:0]rnext;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[2]_i_2_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1__1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_mem__parameterized0 U_fifo_mem
       (.D(D),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf_reg[0] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg[23] ),
        .\bus_wide_gen.data_buf_reg[23]_0 (\bus_wide_gen.data_buf_reg[23]_0 ),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .din(din),
        .dout(dout),
        .dout_vld_reg(U_fifo_mem_n_41),
        .dout_vld_reg_0(dout_vld_reg_0),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(beat_valid),
        .mem_reg_3(empty_n_reg_n_0),
        .mem_reg_4({\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .raddr(raddr),
        .ready_for_outstanding_reg(ready_for_outstanding_reg),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(ready_for_outstanding_reg),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFEAC02A)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(full_n_reg_0),
        .I3(U_fifo_mem_n_41),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFB)) 
    empty_n_i_2__0
       (.I0(\mOutPtr[7]_i_5_n_0 ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .O(empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDF5FFF5F)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_0),
        .I2(U_fifo_mem_n_41),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(full_n_i_3_n_0),
        .O(full_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .O(full_n_i_3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \mOutPtr[1]_i_1 
       (.I0(U_fifo_mem_n_41),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AA9A9A9A9A9A9A9)) 
    \mOutPtr[2]_i_1__14 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(U_fifo_mem_n_41),
        .I4(full_n_reg_0),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[2]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAA9AAA9AAA9)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(U_fifo_mem_n_41),
        .I5(WEBWE),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9CCCCCCCCCCCCCC6)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr[7]_i_4__0_n_0 ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h559A9A9AAA9A9A9A)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr[6]_i_2_n_0 ),
        .I3(WEBWE),
        .I4(U_fifo_mem_n_41),
        .I5(\mOutPtr[5]_i_2_n_0 ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD0002FFFDFF0200)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[6]_i_2_n_0 ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr[7]_i_4__0_n_0 ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .I5(\mOutPtr[7]_i_3_n_0 ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mOutPtr[6]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[7]_i_1__0 
       (.I0(U_fifo_mem_n_41),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAA6AAA6A556A)) 
    \mOutPtr[7]_i_2 
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr[7]_i_3_n_0 ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr[7]_i_4__0_n_0 ),
        .I4(\mOutPtr[7]_i_5_n_0 ),
        .I5(\mOutPtr[7]_i_6_n_0 ),
        .O(\mOutPtr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[7]_i_3 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hF7FF7777)) 
    \mOutPtr[7]_i_4__0 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(full_n_reg_0),
        .I2(ready_for_outstanding_reg),
        .I3(beat_valid),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[7]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[7]_i_5 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[7]_i_6 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[7]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[6]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1 
       (.I0(\waddr[2]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr[2]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\waddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\waddr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[4]_i_1 
       (.I0(\waddr[6]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[5]_i_1__1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr[6]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[6]_i_2 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[2] ),
        .O(\waddr[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[5]_i_1__1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_load
   (ARLEN_Dummy,
    \bus_wide_gen.offset_full_n ,
    aw_ARREADY,
    RREADY_Dummy,
    tmp_valid_reg_0,
    aw_RVALID,
    RBURST_READY_Dummy,
    load_p2,
    Q,
    \bus_wide_gen.data_buf_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ARREADY_Dummy,
    push,
    \mOutPtr_reg[1] ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    WEBWE,
    dout_vld_reg,
    dout_vld_reg_0,
    dout_vld_reg_1,
    in,
    din);
  output [0:0]ARLEN_Dummy;
  output \bus_wide_gen.offset_full_n ;
  output aw_ARREADY;
  output RREADY_Dummy;
  output tmp_valid_reg_0;
  output aw_RVALID;
  output RBURST_READY_Dummy;
  output load_p2;
  output [31:0]Q;
  output [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ARREADY_Dummy;
  input push;
  input [0:0]\mOutPtr_reg[1] ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input [0:0]WEBWE;
  input dout_vld_reg;
  input dout_vld_reg_0;
  input dout_vld_reg_1;
  input [31:0]in;
  input [33:0]din;

  wire [0:0]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [31:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_2;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_3;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_4;
  wire buff_rdata_n_5;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire [1:0]\bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.first_beat_reg_n_0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.rreq_offset_n_12 ;
  wire \bus_wide_gen.rreq_offset_n_13 ;
  wire \bus_wide_gen.rreq_offset_n_15 ;
  wire \bus_wide_gen.rreq_offset_n_16 ;
  wire \bus_wide_gen.rreq_offset_n_17 ;
  wire \bus_wide_gen.rreq_offset_n_18 ;
  wire \bus_wide_gen.rreq_offset_n_19 ;
  wire \bus_wide_gen.rreq_offset_n_2 ;
  wire \bus_wide_gen.rreq_offset_n_3 ;
  wire \bus_wide_gen.rreq_offset_n_4 ;
  wire \bus_wide_gen.rreq_offset_n_5 ;
  wire \bus_wide_gen.rreq_offset_n_6 ;
  wire \bus_wide_gen.rreq_offset_n_7 ;
  wire \bus_wide_gen.rreq_offset_n_8 ;
  wire \bus_wide_gen.rreq_offset_n_9 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire [33:0]din;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire [31:0]in;
  wire last_beat;
  wire load_p2;
  wire [0:0]\mOutPtr_reg[1] ;
  wire next_rreq;
  wire push;
  wire [17:17]tmp_len0;
  wire tmp_valid_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized5 buff_rdata
       (.D({buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25}),
        .Q({\bus_wide_gen.data_buf_reg_n_0_[31] ,\bus_wide_gen.data_buf_reg_n_0_[30] ,\bus_wide_gen.data_buf_reg_n_0_[29] ,\bus_wide_gen.data_buf_reg_n_0_[28] ,\bus_wide_gen.data_buf_reg_n_0_[27] ,\bus_wide_gen.data_buf_reg_n_0_[26] ,\bus_wide_gen.data_buf_reg_n_0_[25] ,\bus_wide_gen.data_buf_reg_n_0_[24] ,\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.rreq_offset_n_12 ),
        .\bus_wide_gen.data_buf_reg[23]_0 (\bus_wide_gen.rreq_offset_n_13 ),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg_n_0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .din(din),
        .dout({last_beat,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35}),
        .dout_vld_reg_0(buff_rdata_n_36),
        .full_n_reg_0(RREADY_Dummy),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .mem_reg(buff_rdata_n_26),
        .mem_reg_0(buff_rdata_n_37),
        .ready_for_outstanding_reg(\bus_wide_gen.rreq_offset_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_15),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_13),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_12),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_11),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_10),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_9),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_8),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_7),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_6),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_5),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_4),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_3),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_2),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(\bus_wide_gen.rreq_offset_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(\bus_wide_gen.rreq_offset_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(\bus_wide_gen.rreq_offset_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(\bus_wide_gen.rreq_offset_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(\bus_wide_gen.rreq_offset_n_5 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(\bus_wide_gen.rreq_offset_n_4 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(\bus_wide_gen.rreq_offset_n_3 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(\bus_wide_gen.rreq_offset_n_2 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_17),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_16 ),
        .Q(aw_RVALID),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.first_beat_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.first_beat_reg_n_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized4 \bus_wide_gen.rreq_offset 
       (.ARLEN_Dummy(ARLEN_Dummy),
        .ARREADY_Dummy(ARREADY_Dummy),
        .D({\bus_wide_gen.rreq_offset_n_2 ,\bus_wide_gen.rreq_offset_n_3 ,\bus_wide_gen.rreq_offset_n_4 ,\bus_wide_gen.rreq_offset_n_5 ,\bus_wide_gen.rreq_offset_n_6 ,\bus_wide_gen.rreq_offset_n_7 ,\bus_wide_gen.rreq_offset_n_8 ,\bus_wide_gen.rreq_offset_n_9 }),
        .E(\bus_wide_gen.rreq_offset_n_17 ),
        .Q(\bus_wide_gen.data_buf1__0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.rreq_offset_n_18 ),
        .ap_rst_n_1(\bus_wide_gen.rreq_offset_n_19 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_RVALID(aw_RVALID),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.data_buf_reg[31]_0 ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.rreq_offset_n_15 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.first_beat_reg_n_0 ),
        .dout({last_beat,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35}),
        .\dout[3]_i_2 (buff_rdata_n_36),
        .\dout_reg[3] (\bus_wide_gen.rreq_offset_n_12 ),
        .\dout_reg[3]_0 (Q[1:0]),
        .dout_vld_reg_0(\bus_wide_gen.rreq_offset_n_13 ),
        .dout_vld_reg_1(\bus_wide_gen.rreq_offset_n_16 ),
        .dout_vld_reg_2(dout_vld_reg),
        .dout_vld_reg_3(dout_vld_reg_0),
        .dout_vld_reg_4(dout_vld_reg_1),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .full_n_reg_1(load_p2),
        .full_n_reg_2(tmp_valid_reg_0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_18 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_19 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized0 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(next_rreq),
        .Q({fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .\dout_reg[32] (fifo_rreq_n_3),
        .in(in),
        .push(push),
        .tmp_len0(tmp_len0),
        .tmp_valid_reg(\bus_wide_gen.offset_full_n ),
        .tmp_valid_reg_0(tmp_valid_reg_0));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_37),
        .Q(RBURST_READY_Dummy),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_6),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_5),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_4),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0),
        .Q(ARLEN_Dummy),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_3),
        .Q(tmp_valid_reg_0),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_mem__parameterized0
   (D,
    mem_reg_0,
    dout,
    rnext,
    dout_vld_reg,
    dout_vld_reg_0,
    mem_reg_1,
    \bus_wide_gen.data_buf_reg[23] ,
    Q,
    \bus_wide_gen.data_buf_reg[23]_0 ,
    ap_rst_n,
    ready_for_outstanding_reg,
    \bus_wide_gen.first_beat_reg ,
    raddr,
    mem_reg_2,
    mem_reg_3,
    \bus_wide_gen.offset_valid ,
    \bus_wide_gen.data_buf_reg[0] ,
    ap_clk,
    ap_rst_n_inv,
    mem_reg_4,
    din,
    WEBWE);
  output [23:0]D;
  output mem_reg_0;
  output [8:0]dout;
  output [6:0]rnext;
  output dout_vld_reg;
  output dout_vld_reg_0;
  output mem_reg_1;
  input \bus_wide_gen.data_buf_reg[23] ;
  input [23:0]Q;
  input \bus_wide_gen.data_buf_reg[23]_0 ;
  input ap_rst_n;
  input ready_for_outstanding_reg;
  input \bus_wide_gen.first_beat_reg ;
  input [6:0]raddr;
  input mem_reg_2;
  input mem_reg_3;
  input \bus_wide_gen.offset_valid ;
  input [1:0]\bus_wide_gen.data_buf_reg[0] ;
  input ap_clk;
  input ap_rst_n_inv;
  input [6:0]mem_reg_4;
  input [33:0]din;
  input [0:0]WEBWE;

  wire [23:0]D;
  wire [23:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_ready;
  wire \bus_wide_gen.data_buf[0]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[10]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[11]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[12]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[13]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[14]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[16]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[17]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[18]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[19]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[1]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[20]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[21]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[22]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[2]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[3]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[4]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[5]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[6]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[8]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[9]_i_2_n_0 ;
  wire [1:0]\bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[23]_0 ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire [33:0]din;
  wire [8:0]dout;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire [6:0]mem_reg_4;
  wire mem_reg_i_1_n_0;
  wire mem_reg_n_0;
  wire mem_reg_n_1;
  wire mem_reg_n_10;
  wire mem_reg_n_11;
  wire mem_reg_n_12;
  wire mem_reg_n_13;
  wire mem_reg_n_14;
  wire mem_reg_n_15;
  wire mem_reg_n_2;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_3;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire mem_reg_n_4;
  wire mem_reg_n_5;
  wire mem_reg_n_6;
  wire mem_reg_n_7;
  wire mem_reg_n_8;
  wire mem_reg_n_9;
  wire [6:0]raddr;
  wire [6:0]raddr_reg;
  wire \raddr_reg[4]_i_2_n_0 ;
  wire \raddr_reg[6]_i_2_n_0 ;
  wire \raddr_reg[6]_i_3_n_0 ;
  wire ready_for_outstanding_reg;
  wire [6:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_buf[0]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[0]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_15),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(dout[0]),
        .I1(mem_reg_n_7),
        .I2(\bus_wide_gen.data_buf_reg[0] [0]),
        .I3(mem_reg_n_31),
        .I4(\bus_wide_gen.data_buf_reg[0] [1]),
        .I5(mem_reg_n_15),
        .O(\bus_wide_gen.data_buf[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.data_buf[10]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[10]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_5),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(mem_reg_n_29),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(dout[2]),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .I4(mem_reg_n_5),
        .O(\bus_wide_gen.data_buf[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.data_buf[11]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[11]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_4),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(mem_reg_n_28),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(dout[3]),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .I4(mem_reg_n_4),
        .O(\bus_wide_gen.data_buf[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.data_buf[12]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[12]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_3),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(mem_reg_n_27),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(dout[4]),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .I4(mem_reg_n_3),
        .O(\bus_wide_gen.data_buf[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.data_buf[13]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[13]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_2),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(mem_reg_n_26),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(dout[5]),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .I4(mem_reg_n_2),
        .O(\bus_wide_gen.data_buf[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.data_buf[14]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[14]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_1),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(mem_reg_n_25),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(dout[6]),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .I4(mem_reg_n_1),
        .O(\bus_wide_gen.data_buf[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[15]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_0),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(mem_reg_n_24),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(dout[7]),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .I4(mem_reg_n_0),
        .O(\bus_wide_gen.data_buf[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf[16]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[16]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_31),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[16]_i_2 
       (.I0(dout[0]),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(mem_reg_n_31),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .O(\bus_wide_gen.data_buf[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf[17]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[17]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_30),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[17]_i_2 
       (.I0(dout[1]),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(mem_reg_n_30),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .O(\bus_wide_gen.data_buf[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf[18]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[18]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_29),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[18]_i_2 
       (.I0(dout[2]),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(mem_reg_n_29),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .O(\bus_wide_gen.data_buf[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf[19]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[19]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_28),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[19]_i_2 
       (.I0(dout[3]),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(mem_reg_n_28),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .O(\bus_wide_gen.data_buf[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.data_buf[1]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[1]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_14),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(dout[1]),
        .I1(mem_reg_n_6),
        .I2(\bus_wide_gen.data_buf_reg[0] [0]),
        .I3(mem_reg_n_30),
        .I4(\bus_wide_gen.data_buf_reg[0] [1]),
        .I5(mem_reg_n_14),
        .O(\bus_wide_gen.data_buf[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf[20]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[20]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_27),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[20]_i_2 
       (.I0(dout[4]),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(mem_reg_n_27),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .O(\bus_wide_gen.data_buf[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf[21]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[21]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_26),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[21]_i_2 
       (.I0(dout[5]),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(mem_reg_n_26),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .O(\bus_wide_gen.data_buf[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf[22]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[22]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_25),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[22]_i_2 
       (.I0(dout[6]),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(mem_reg_n_25),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .O(\bus_wide_gen.data_buf[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[23]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_24),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(dout[7]),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(mem_reg_n_24),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .O(\bus_wide_gen.data_buf[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.data_buf[2]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[2]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_13),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(dout[2]),
        .I1(mem_reg_n_5),
        .I2(\bus_wide_gen.data_buf_reg[0] [0]),
        .I3(mem_reg_n_29),
        .I4(\bus_wide_gen.data_buf_reg[0] [1]),
        .I5(mem_reg_n_13),
        .O(\bus_wide_gen.data_buf[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.data_buf[3]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[3]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_12),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(dout[3]),
        .I1(mem_reg_n_4),
        .I2(\bus_wide_gen.data_buf_reg[0] [0]),
        .I3(mem_reg_n_28),
        .I4(\bus_wide_gen.data_buf_reg[0] [1]),
        .I5(mem_reg_n_12),
        .O(\bus_wide_gen.data_buf[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.data_buf[4]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[4]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_11),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(dout[4]),
        .I1(mem_reg_n_3),
        .I2(\bus_wide_gen.data_buf_reg[0] [0]),
        .I3(mem_reg_n_27),
        .I4(\bus_wide_gen.data_buf_reg[0] [1]),
        .I5(mem_reg_n_11),
        .O(\bus_wide_gen.data_buf[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.data_buf[5]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[5]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_10),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(dout[5]),
        .I1(mem_reg_n_2),
        .I2(\bus_wide_gen.data_buf_reg[0] [0]),
        .I3(mem_reg_n_26),
        .I4(\bus_wide_gen.data_buf_reg[0] [1]),
        .I5(mem_reg_n_10),
        .O(\bus_wide_gen.data_buf[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.data_buf[6]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[6]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_9),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(dout[6]),
        .I1(mem_reg_n_1),
        .I2(\bus_wide_gen.data_buf_reg[0] [0]),
        .I3(mem_reg_n_25),
        .I4(\bus_wide_gen.data_buf_reg[0] [1]),
        .I5(mem_reg_n_9),
        .O(\bus_wide_gen.data_buf[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.data_buf[7]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[7]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_8),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(dout[7]),
        .I1(mem_reg_n_0),
        .I2(\bus_wide_gen.data_buf_reg[0] [0]),
        .I3(mem_reg_n_24),
        .I4(\bus_wide_gen.data_buf_reg[0] [1]),
        .I5(mem_reg_n_8),
        .O(\bus_wide_gen.data_buf[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.data_buf[8]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[8]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_7),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(mem_reg_n_31),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(dout[0]),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .I4(mem_reg_n_7),
        .O(\bus_wide_gen.data_buf[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.data_buf[9]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[9]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_6),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(mem_reg_n_30),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(dout[1]),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .I4(mem_reg_n_6),
        .O(\bus_wide_gen.data_buf[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hBFB3)) 
    \bus_wide_gen.first_beat_i_1 
       (.I0(dout[8]),
        .I1(ap_rst_n),
        .I2(ready_for_outstanding_reg),
        .I3(\bus_wide_gen.first_beat_reg ),
        .O(mem_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dout[3]_i_7 
       (.I0(mem_reg_2),
        .I1(\bus_wide_gen.offset_valid ),
        .O(dout_vld_reg_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4318" *) 
  (* RTL_RAM_NAME = "inst/aw_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,mem_reg_4,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({mem_reg_n_0,mem_reg_n_1,mem_reg_n_2,mem_reg_n_3,mem_reg_n_4,mem_reg_n_5,mem_reg_n_6,mem_reg_n_7,mem_reg_n_8,mem_reg_n_9,mem_reg_n_10,mem_reg_n_11,mem_reg_n_12,mem_reg_n_13,mem_reg_n_14,mem_reg_n_15}),
        .DOBDO({dout[7:0],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP({burst_ready,dout[8]}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_1
       (.I0(ap_rst_n),
        .I1(dout_vld_reg),
        .O(mem_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    mem_reg_i_4
       (.I0(ready_for_outstanding_reg),
        .I1(mem_reg_2),
        .I2(mem_reg_3),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hA1)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[0]),
        .I1(\raddr_reg[6]_i_3_n_0 ),
        .I2(dout_vld_reg),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hCC06)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(\raddr_reg[6]_i_3_n_0 ),
        .I3(dout_vld_reg),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hABBB1000)) 
    \raddr_reg[2]_i_1 
       (.I0(dout_vld_reg),
        .I1(\raddr_reg[6]_i_3_n_0 ),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'hFF00FF0000007F80)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(\raddr_reg[6]_i_3_n_0 ),
        .I5(dout_vld_reg),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'hBABB0500)) 
    \raddr_reg[4]_i_1 
       (.I0(dout_vld_reg),
        .I1(\raddr_reg[6]_i_3_n_0 ),
        .I2(\raddr_reg[4]_i_2_n_0 ),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr_reg[4]_i_2 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(\raddr_reg[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h9C9C889C)) 
    \raddr_reg[5]_i_1 
       (.I0(dout_vld_reg),
        .I1(raddr[5]),
        .I2(\raddr_reg[6]_i_2_n_0 ),
        .I3(\raddr_reg[6]_i_3_n_0 ),
        .I4(raddr[0]),
        .O(rnext[5]));
  LUT5 #(
    .INIT(32'hF000F0F8)) 
    \raddr_reg[6]_i_1 
       (.I0(\raddr_reg[6]_i_2_n_0 ),
        .I1(raddr[5]),
        .I2(raddr[6]),
        .I3(dout_vld_reg),
        .I4(\raddr_reg[6]_i_3_n_0 ),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[6]_i_2 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .O(\raddr_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[6]_i_3 
       (.I0(raddr[6]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .I5(raddr[5]),
        .O(\raddr_reg[6]_i_3_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1
       (.I0(burst_ready),
        .I1(ready_for_outstanding_reg),
        .O(mem_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_read
   (m_axi_aw_ARADDR,
    ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \state_reg[0] ,
    WEBWE,
    din,
    m_axi_aw_ARLEN,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    RBURST_READY_Dummy,
    \bus_wide_gen.offset_full_n ,
    s_ready_t_reg_0,
    m_axi_aw_ARREADY,
    RREADY_Dummy,
    m_axi_aw_RVALID,
    \data_p2_reg[31] ,
    ARLEN_Dummy,
    D,
    load_p2);
  output [29:0]m_axi_aw_ARADDR;
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]WEBWE;
  output [0:0]din;
  output [3:0]m_axi_aw_ARLEN;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input RBURST_READY_Dummy;
  input \bus_wide_gen.offset_full_n ;
  input s_ready_t_reg_0;
  input m_axi_aw_ARREADY;
  input RREADY_Dummy;
  input m_axi_aw_RVALID;
  input [31:0]\data_p2_reg[31] ;
  input [0:0]ARLEN_Dummy;
  input [32:0]D;
  input load_p2;

  wire [0:0]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [32:0]D;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [31:0]\data_p2_reg[31] ;
  wire [0:0]din;
  wire fifo_burst_n_1;
  wire load_p2;
  wire [29:0]m_axi_aw_ARADDR;
  wire [3:0]m_axi_aw_ARLEN;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire p_12_in;
  wire pop;
  wire push;
  wire rreq_burst_conv_n_32;
  wire rreq_burst_conv_n_35;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [0:0]\state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized2 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .\dout_reg[0] (\state_reg[0] ),
        .empty_n_reg_0(rreq_burst_conv_n_35),
        .full_n_reg_0(fifo_burst_n_1),
        .\mOutPtr_reg[0]_0 (\could_multi_bursts.burst_valid_reg ),
        .\mOutPtr_reg[0]_1 (rreq_burst_conv_n_32),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_12_in(p_12_in),
        .pop(pop),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized2_7 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(rreq_burst_conv_n_35),
        .ost_ctrl_ready(ost_ctrl_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_burst_converter rreq_burst_conv
       (.D({ARLEN_Dummy,\data_p2_reg[31] }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.sect_handling_reg_0 (rreq_burst_conv_n_32),
        .load_p2(load_p2),
        .\mOutPtr_reg[3] (fifo_burst_n_1),
        .m_axi_aw_ARADDR(m_axi_aw_ARADDR),
        .m_axi_aw_ARLEN(m_axi_aw_ARLEN),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .m_axi_aw_ARREADY_0(rreq_burst_conv_n_35),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_12_in(p_12_in),
        .pop(pop),
        .push(push),
        .s_ready_t_reg(ARREADY_Dummy),
        .s_ready_t_reg_0(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized2 rs_rdata
       (.D(D),
        .Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[32]_0 (Q),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    \could_multi_bursts.last_loop_reg ,
    next_req,
    E,
    D,
    Q,
    \sect_total_reg[15] ,
    last_sect_reg,
    \data_p1_reg[49]_0 ,
    \data_p1_reg[49]_1 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[11]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    req_handling_reg,
    last_sect_reg_0,
    \bus_wide_gen.offset_full_n ,
    s_ready_t_reg_1,
    req_handling_reg_0,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg_1,
    ost_ctrl_ready,
    req_handling_reg_2,
    req_handling_reg_3,
    m_axi_aw_ARREADY,
    \sect_total[19]_i_3_0 ,
    \data_p2_reg[63]_0 ,
    S,
    \sect_total_reg[3]_i_2_0 ,
    \sect_total_reg[3] ,
    load_p2);
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output \could_multi_bursts.last_loop_reg ;
  output next_req;
  output [0:0]E;
  output [19:0]D;
  output [32:0]Q;
  output \sect_total_reg[15] ;
  output last_sect_reg;
  output [19:0]\data_p1_reg[49]_0 ;
  output [9:0]\data_p1_reg[49]_1 ;
  output [3:0]\data_p1_reg[3]_0 ;
  output [3:0]\data_p1_reg[7]_0 ;
  output [3:0]\data_p1_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input req_handling_reg;
  input last_sect_reg_0;
  input \bus_wide_gen.offset_full_n ;
  input s_ready_t_reg_1;
  input req_handling_reg_0;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg_1;
  input ost_ctrl_ready;
  input req_handling_reg_2;
  input req_handling_reg_3;
  input m_axi_aw_ARREADY;
  input [19:0]\sect_total[19]_i_3_0 ;
  input [32:0]\data_p2_reg[63]_0 ;
  input [1:0]S;
  input [3:0]\sect_total_reg[3]_i_2_0 ;
  input [3:0]\sect_total_reg[3] ;
  input load_p2;

  wire [19:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \beat_len[1]_i_2_n_0 ;
  wire \beat_len[1]_i_3_n_0 ;
  wire \beat_len_reg[1]_i_1_n_0 ;
  wire \beat_len_reg[1]_i_1_n_1 ;
  wire \beat_len_reg[1]_i_1_n_2 ;
  wire \beat_len_reg[1]_i_1_n_3 ;
  wire \beat_len_reg[5]_i_1_n_0 ;
  wire \beat_len_reg[5]_i_1_n_1 ;
  wire \beat_len_reg[5]_i_1_n_2 ;
  wire \beat_len_reg[5]_i_1_n_3 ;
  wire \beat_len_reg[9]_i_1_n_1 ;
  wire \beat_len_reg[9]_i_1_n_2 ;
  wire \beat_len_reg[9]_i_1_n_3 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.last_loop_reg ;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[49]_i_2_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [3:0]\data_p1_reg[11]_0 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [19:0]\data_p1_reg[49]_0 ;
  wire [9:0]\data_p1_reg[49]_1 ;
  wire [3:0]\data_p1_reg[7]_0 ;
  wire [63:0]data_p2;
  wire [32:0]\data_p2_reg[63]_0 ;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire load_p1;
  wire load_p2;
  wire m_axi_aw_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_handling_reg_1;
  wire req_handling_reg_2;
  wire req_handling_reg_3;
  wire req_valid;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_total[19]_i_3_0 ;
  wire \sect_total[19]_i_4_n_0 ;
  wire \sect_total[19]_i_5_n_0 ;
  wire \sect_total[19]_i_6_n_0 ;
  wire \sect_total[19]_i_7_n_0 ;
  wire \sect_total[3]_i_15_n_0 ;
  wire \sect_total[3]_i_16_n_0 ;
  wire \sect_total_reg[11]_i_1_n_0 ;
  wire \sect_total_reg[11]_i_1_n_1 ;
  wire \sect_total_reg[11]_i_1_n_2 ;
  wire \sect_total_reg[11]_i_1_n_3 ;
  wire \sect_total_reg[15] ;
  wire \sect_total_reg[15]_i_1_n_0 ;
  wire \sect_total_reg[15]_i_1_n_1 ;
  wire \sect_total_reg[15]_i_1_n_2 ;
  wire \sect_total_reg[15]_i_1_n_3 ;
  wire \sect_total_reg[19]_i_2_n_1 ;
  wire \sect_total_reg[19]_i_2_n_2 ;
  wire \sect_total_reg[19]_i_2_n_3 ;
  wire [3:0]\sect_total_reg[3] ;
  wire \sect_total_reg[3]_i_1_n_0 ;
  wire \sect_total_reg[3]_i_1_n_1 ;
  wire \sect_total_reg[3]_i_1_n_2 ;
  wire \sect_total_reg[3]_i_1_n_3 ;
  wire [3:0]\sect_total_reg[3]_i_2_0 ;
  wire \sect_total_reg[3]_i_2_n_0 ;
  wire \sect_total_reg[3]_i_2_n_1 ;
  wire \sect_total_reg[3]_i_2_n_2 ;
  wire \sect_total_reg[3]_i_2_n_3 ;
  wire \sect_total_reg[3]_i_3_n_0 ;
  wire \sect_total_reg[3]_i_3_n_1 ;
  wire \sect_total_reg[3]_i_3_n_2 ;
  wire \sect_total_reg[3]_i_3_n_3 ;
  wire \sect_total_reg[3]_i_8_n_0 ;
  wire \sect_total_reg[3]_i_8_n_1 ;
  wire \sect_total_reg[3]_i_8_n_2 ;
  wire \sect_total_reg[3]_i_8_n_3 ;
  wire \sect_total_reg[7]_i_1_n_0 ;
  wire \sect_total_reg[7]_i_1_n_1 ;
  wire \sect_total_reg[7]_i_1_n_2 ;
  wire \sect_total_reg[7]_i_1_n_3 ;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire [1:0]state__0;
  wire [1:0]\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000008CFF00)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(next_req),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h008CFF8000730080)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(next_req),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2 
       (.I0(Q[32]),
        .I1(Q[1]),
        .O(\beat_len[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3 
       (.I0(Q[32]),
        .I1(Q[0]),
        .O(\beat_len[1]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1_n_0 ,\beat_len_reg[1]_i_1_n_1 ,\beat_len_reg[1]_i_1_n_2 ,\beat_len_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[32],Q[32]}),
        .O({\data_p1_reg[49]_1 [1:0],\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[32],Q[32],\beat_len[1]_i_2_n_0 ,\beat_len[1]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1 
       (.CI(\beat_len_reg[1]_i_1_n_0 ),
        .CO({\beat_len_reg[5]_i_1_n_0 ,\beat_len_reg[5]_i_1_n_1 ,\beat_len_reg[5]_i_1_n_2 ,\beat_len_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_1 [5:2]),
        .S({Q[32],Q[32],Q[32],Q[32]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1 
       (.CI(\beat_len_reg[5]_i_1_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1_n_1 ,\beat_len_reg[9]_i_1_n_2 ,\beat_len_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_1 [9:6]),
        .S({Q[32],Q[32],Q[32],Q[32]}));
  LUT6 #(
    .INIT(64'h7070F070FFFFFFFF)) 
    \could_multi_bursts.loop_cnt[5]_i_4 
       (.I0(req_handling_reg_1),
        .I1(ost_ctrl_ready),
        .I2(req_handling_reg_2),
        .I3(req_handling_reg_3),
        .I4(m_axi_aw_ARREADY),
        .I5(req_handling_reg_0),
        .O(\could_multi_bursts.last_loop_reg ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44444444D0D000D0)) 
    \data_p1[49]_i_1 
       (.I0(state__0[1]),
        .I1(next_req),
        .I2(s_ready_t_reg_1),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_2 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [32]),
        .O(\data_p1[49]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_2_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [32]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[32]),
        .O(\data_p1_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[32]),
        .O(\data_p1_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[32]),
        .O(\data_p1_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4
       (.I0(Q[4]),
        .I1(Q[32]),
        .O(\data_p1_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1
       (.I0(Q[11]),
        .I1(Q[32]),
        .O(\data_p1_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2
       (.I0(Q[10]),
        .I1(Q[32]),
        .O(\data_p1_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_3
       (.I0(Q[9]),
        .I1(Q[32]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_4
       (.I0(Q[8]),
        .I1(Q[32]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1
       (.I0(Q[3]),
        .I1(Q[32]),
        .O(\data_p1_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2
       (.I0(Q[2]),
        .I1(Q[32]),
        .O(\data_p1_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3
       (.I0(Q[1]),
        .I1(Q[32]),
        .O(\data_p1_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4
       (.I0(Q[0]),
        .I1(Q[32]),
        .O(\data_p1_reg[3]_0 [0]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1
       (.I0(ap_rst_n),
        .I1(req_handling_reg),
        .I2(\could_multi_bursts.last_loop_reg ),
        .I3(last_sect_reg_0),
        .I4(next_req),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFFFFAB00)) 
    req_handling_i_1
       (.I0(\could_multi_bursts.last_loop_reg ),
        .I1(req_handling_reg),
        .I2(\sect_total_reg[15] ),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(last_sect_reg));
  LUT6 #(
    .INIT(64'hFF44FF44DF55FF55)) 
    s_ready_t_i_1__0
       (.I0(state__0[1]),
        .I1(next_req),
        .I2(s_ready_t_reg_1),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_cnt[19]_i_1 
       (.I0(req_handling_reg_0),
        .I1(req_valid),
        .I2(\could_multi_bursts.last_loop_reg ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h00A8AAAA)) 
    \sect_total[19]_i_1 
       (.I0(req_valid),
        .I1(\sect_total_reg[15] ),
        .I2(req_handling_reg),
        .I3(\could_multi_bursts.last_loop_reg ),
        .I4(req_handling_reg_0),
        .O(next_req));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_3 
       (.I0(\sect_total[19]_i_4_n_0 ),
        .I1(\sect_total[19]_i_3_0 [15]),
        .I2(\sect_total[19]_i_3_0 [4]),
        .I3(\sect_total[19]_i_3_0 [9]),
        .I4(\sect_total[19]_i_3_0 [2]),
        .I5(\sect_total[19]_i_5_n_0 ),
        .O(\sect_total_reg[15] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sect_total[19]_i_4 
       (.I0(\sect_total[19]_i_3_0 [5]),
        .I1(\sect_total[19]_i_3_0 [0]),
        .I2(\sect_total[19]_i_3_0 [19]),
        .I3(\sect_total[19]_i_3_0 [16]),
        .O(\sect_total[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sect_total[19]_i_5 
       (.I0(\sect_total[19]_i_3_0 [10]),
        .I1(\sect_total[19]_i_3_0 [17]),
        .I2(\sect_total[19]_i_3_0 [7]),
        .I3(\sect_total[19]_i_3_0 [8]),
        .I4(\sect_total[19]_i_6_n_0 ),
        .I5(\sect_total[19]_i_7_n_0 ),
        .O(\sect_total[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sect_total[19]_i_6 
       (.I0(\sect_total[19]_i_3_0 [12]),
        .I1(\sect_total[19]_i_3_0 [6]),
        .I2(\sect_total[19]_i_3_0 [14]),
        .I3(\sect_total[19]_i_3_0 [11]),
        .O(\sect_total[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sect_total[19]_i_7 
       (.I0(\sect_total[19]_i_3_0 [13]),
        .I1(\sect_total[19]_i_3_0 [3]),
        .I2(\sect_total[19]_i_3_0 [18]),
        .I3(\sect_total[19]_i_3_0 [1]),
        .O(\sect_total[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_15 
       (.I0(Q[32]),
        .I1(Q[1]),
        .O(\sect_total[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_16 
       (.I0(Q[32]),
        .I1(Q[0]),
        .O(\sect_total[3]_i_16_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[11]_i_1 
       (.CI(\sect_total_reg[7]_i_1_n_0 ),
        .CO({\sect_total_reg[11]_i_1_n_0 ,\sect_total_reg[11]_i_1_n_1 ,\sect_total_reg[11]_i_1_n_2 ,\sect_total_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [11:8]),
        .S({Q[32],Q[32],Q[32],Q[32]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[15]_i_1 
       (.CI(\sect_total_reg[11]_i_1_n_0 ),
        .CO({\sect_total_reg[15]_i_1_n_0 ,\sect_total_reg[15]_i_1_n_1 ,\sect_total_reg[15]_i_1_n_2 ,\sect_total_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [15:12]),
        .S({Q[32],Q[32],Q[32],Q[32]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2 
       (.CI(\sect_total_reg[15]_i_1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED [3],\sect_total_reg[19]_i_2_n_1 ,\sect_total_reg[19]_i_2_n_2 ,\sect_total_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [19:16]),
        .S({Q[32],Q[32],Q[32],Q[32]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_1 
       (.CI(\sect_total_reg[3]_i_2_n_0 ),
        .CO({\sect_total_reg[3]_i_1_n_0 ,\sect_total_reg[3]_i_1_n_1 ,\sect_total_reg[3]_i_1_n_2 ,\sect_total_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [3:0]),
        .S({Q[32],Q[32],Q[32],Q[32]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_2 
       (.CI(\sect_total_reg[3]_i_3_n_0 ),
        .CO({\sect_total_reg[3]_i_2_n_0 ,\sect_total_reg[3]_i_2_n_1 ,\sect_total_reg[3]_i_2_n_2 ,\sect_total_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[32],Q[32],Q[32],Q[32]}),
        .O(\NLW_sect_total_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_3 
       (.CI(\sect_total_reg[3]_i_8_n_0 ),
        .CO({\sect_total_reg[3]_i_3_n_0 ,\sect_total_reg[3]_i_3_n_1 ,\sect_total_reg[3]_i_3_n_2 ,\sect_total_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[32],Q[32],Q[32],Q[32]}),
        .O(\NLW_sect_total_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3]_i_2_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\sect_total_reg[3]_i_8_n_0 ,\sect_total_reg[3]_i_8_n_1 ,\sect_total_reg[3]_i_8_n_2 ,\sect_total_reg[3]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[32],Q[32],Q[32],Q[32]}),
        .O(\NLW_sect_total_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({S,\sect_total[3]_i_15_n_0 ,\sect_total[3]_i_16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[7]_i_1 
       (.CI(\sect_total_reg[3]_i_1_n_0 ),
        .CO({\sect_total_reg[7]_i_1_n_0 ,\sect_total_reg[7]_i_1_n_1 ,\sect_total_reg[7]_i_1_n_2 ,\sect_total_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [7:4]),
        .S({Q[32],Q[32],Q[32],Q[32]}));
  LUT6 #(
    .INIT(64'hFF777F77C0000000)) 
    \state[0]_i_1 
       (.I0(next_req),
        .I1(state),
        .I2(s_ready_t_reg_0),
        .I3(s_ready_t_reg_1),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(req_valid),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5DDD5DFFFFFFFF)) 
    \state[1]_i_1 
       (.I0(req_valid),
        .I1(state),
        .I2(s_ready_t_reg_1),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(\state[1]_i_2_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h888A)) 
    \state[1]_i_2 
       (.I0(req_handling_reg_0),
        .I1(\could_multi_bursts.last_loop_reg ),
        .I2(req_handling_reg),
        .I3(\sect_total_reg[15] ),
        .O(\state[1]_i_2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(req_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized1
   (m_axi_aw_BREADY,
    m_axi_aw_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_aw_BREADY;
  input m_axi_aw_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__6_n_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(m_axi_aw_BREADY),
        .I1(m_axi_aw_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__6_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__6_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_aw_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1
       (.I0(m_axi_aw_BVALID),
        .I1(m_axi_aw_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(m_axi_aw_BREADY),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    WEBWE,
    Q,
    \data_p1_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    m_axi_aw_RVALID,
    D);
  output s_ready_t_reg_0;
  output [0:0]WEBWE;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_aw_RVALID;
  input [32:0]D;

  wire [32:0]D;
  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_aw_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_aw_RVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(RREADY_Dummy),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_aw_RVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(RREADY_Dummy),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(D[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(D[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(D[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(D[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(D[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(D[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(D[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(D[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(D[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(D[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(D[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(D[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(D[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(D[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(D[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(D[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(D[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(D[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(D[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(D[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(D[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(D[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(D[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__0 
       (.I0(D[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__0 
       (.I0(D[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[32]_i_1 
       (.I0(state__0[1]),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(m_axi_aw_RVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_2 
       (.I0(D[32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[32] ),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(D[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(D[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(D[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(D[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(D[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(D[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(D[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_aw_RVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(Q),
        .I1(RREADY_Dummy),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__1
       (.I0(m_axi_aw_RVALID),
        .I1(state__0[1]),
        .I2(RREADY_Dummy),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__0 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(state),
        .I3(m_axi_aw_RVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__0 
       (.I0(m_axi_aw_RVALID),
        .I1(state),
        .I2(Q),
        .I3(RREADY_Dummy),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl__parameterized0
   (pop,
    tmp_len0,
    \dout_reg[32]_0 ,
    Q,
    \dout_reg[0]_0 ,
    tmp_valid_reg,
    ARREADY_Dummy,
    tmp_valid_reg_0,
    rreq_valid,
    push,
    in,
    \dout_reg[32]_1 ,
    \dout_reg[32]_2 ,
    \dout_reg[32]_3 ,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output [0:0]tmp_len0;
  output \dout_reg[32]_0 ;
  output [31:0]Q;
  input \dout_reg[0]_0 ;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input tmp_valid_reg_0;
  input rreq_valid;
  input push;
  input [31:0]in;
  input \dout_reg[32]_1 ;
  input \dout_reg[32]_2 ;
  input \dout_reg[32]_3 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[32]_0 ;
  wire \dout_reg[32]_1 ;
  wire \dout_reg[32]_2 ;
  wire \dout_reg[32]_3 ;
  wire [31:0]in;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][30]_srl6_n_0 ;
  wire \mem_reg[5][31]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push;
  wire [0:0]rreq_len;
  wire rreq_valid;
  wire [0:0]tmp_len0;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;

  LUT5 #(
    .INIT(32'hA222AAAA)) 
    \dout[32]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_0),
        .I4(rreq_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][30]_srl6_n_0 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][31]_srl6_n_0 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(rreq_len),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][30]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[5][30]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][31]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[5][31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[17]_i_1 
       (.I0(rreq_len),
        .O(tmp_len0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    tmp_valid_i_1
       (.I0(rreq_len),
        .I1(rreq_valid),
        .I2(tmp_valid_reg_0),
        .I3(ARREADY_Dummy),
        .I4(tmp_valid_reg),
        .O(\dout_reg[32]_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl__parameterized1
   (empty_n_reg,
    din,
    push,
    ost_ctrl_info,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    ap_clk,
    ap_rst_n_inv,
    \dout_reg[0]_3 ,
    Q,
    RREADY_Dummy,
    \dout_reg[0]_4 ,
    burst_valid);
  output empty_n_reg;
  output [0:0]din;
  input push;
  input ost_ctrl_info;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input ap_clk;
  input ap_rst_n_inv;
  input \dout_reg[0]_3 ;
  input [0:0]Q;
  input RREADY_Dummy;
  input [0:0]\dout_reg[0]_4 ;
  input burst_valid;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire [0:0]\dout_reg[0]_4 ;
  wire empty_n_reg;
  wire last_burst;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire ost_ctrl_info;
  wire push;

  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \dout[0]_i_1 
       (.I0(\dout_reg[0]_3 ),
        .I1(Q),
        .I2(RREADY_Dummy),
        .I3(\dout_reg[0]_4 ),
        .I4(burst_valid),
        .O(empty_n_reg));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_reg),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(last_burst),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\aw_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_0 ),
        .A1(\dout_reg[0]_1 ),
        .A2(\dout_reg[0]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(Q),
        .I1(last_burst),
        .I2(burst_valid),
        .O(din));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl__parameterized3
   (ap_rst_n_0,
    pop,
    D,
    Q,
    \dout_reg[3]_0 ,
    dout_vld_reg,
    E,
    \mOutPtr_reg[3] ,
    \bus_wide_gen.data_valid_reg ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    ap_rst_n_1,
    ap_rst_n_2,
    mem_reg,
    ap_rst_n,
    p_1_in,
    ARREADY_Dummy,
    full_n_reg,
    full_n_reg_0,
    dout,
    \bus_wide_gen.data_buf_reg[31] ,
    beat_valid,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_valid_reg_1 ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \dout_reg[0]_0 ,
    \mOutPtr_reg[3]_0 ,
    \dout_reg[0]_1 ,
    dout_vld_reg_2,
    aw_RVALID,
    dout_vld_reg_3,
    dout_vld_reg_4,
    dout_vld_reg_5,
    \dout[3]_i_2_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \dout_reg[3]_1 ,
    ARLEN_Dummy,
    \dout_reg[3]_2 ,
    \dout_reg[3]_3 ,
    \dout_reg[3]_4 ,
    ap_clk,
    ap_rst_n_inv);
  output ap_rst_n_0;
  output pop;
  output [7:0]D;
  output [1:0]Q;
  output \dout_reg[3]_0 ;
  output dout_vld_reg;
  output [0:0]E;
  output [2:0]\mOutPtr_reg[3] ;
  output \bus_wide_gen.data_valid_reg ;
  output dout_vld_reg_0;
  output [0:0]dout_vld_reg_1;
  output ap_rst_n_1;
  output ap_rst_n_2;
  output mem_reg;
  input ap_rst_n;
  input p_1_in;
  input ARREADY_Dummy;
  input full_n_reg;
  input full_n_reg_0;
  input [8:0]dout;
  input \bus_wide_gen.data_buf_reg[31] ;
  input beat_valid;
  input \bus_wide_gen.data_valid_reg_0 ;
  input \bus_wide_gen.data_valid_reg_1 ;
  input \bus_wide_gen.split_cnt_buf_reg[1] ;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input \dout_reg[0]_0 ;
  input [3:0]\mOutPtr_reg[3]_0 ;
  input \dout_reg[0]_1 ;
  input dout_vld_reg_2;
  input aw_RVALID;
  input dout_vld_reg_3;
  input dout_vld_reg_4;
  input dout_vld_reg_5;
  input \dout[3]_i_2_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input [1:0]\dout_reg[3]_1 ;
  input [0:0]ARLEN_Dummy;
  input \dout_reg[3]_2 ;
  input \dout_reg[3]_3 ;
  input \dout_reg[3]_4 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire [0:0]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_inv;
  wire aw_RVALID;
  wire beat_valid;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_valid_i_2_n_0 ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.data_valid_reg_1 ;
  wire [1:0]\bus_wide_gen.end_offset ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [8:0]dout;
  wire \dout[3]_i_2_0 ;
  wire \dout[3]_i_3_n_0 ;
  wire \dout[3]_i_4_n_0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[3]_0 ;
  wire [1:0]\dout_reg[3]_1 ;
  wire \dout_reg[3]_2 ;
  wire \dout_reg[3]_3 ;
  wire \dout_reg[3]_4 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire dout_vld_reg_4;
  wire dout_vld_reg_5;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [2:0]\mOutPtr_reg[3] ;
  wire [3:0]\mOutPtr_reg[3]_0 ;
  wire mem_reg;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire \mem_reg[6][1]_srl7_n_0 ;
  wire \mem_reg[6][2]_srl7_n_0 ;
  wire \mem_reg[6][3]_srl7_n_0 ;
  wire p_1_in;
  wire pop;

  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[24]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout_reg[3]_0 ),
        .I3(dout[0]),
        .I4(dout_vld_reg),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[25]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout_reg[3]_0 ),
        .I3(dout[1]),
        .I4(dout_vld_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[26]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout_reg[3]_0 ),
        .I3(dout[2]),
        .I4(dout_vld_reg),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[27]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout_reg[3]_0 ),
        .I3(dout[3]),
        .I4(dout_vld_reg),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[28]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout_reg[3]_0 ),
        .I3(dout[4]),
        .I4(dout_vld_reg),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[29]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout_reg[3]_0 ),
        .I3(dout[5]),
        .I4(dout_vld_reg),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[30]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout_reg[3]_0 ),
        .I3(dout[6]),
        .I4(dout_vld_reg),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h5545)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[31] ),
        .I1(beat_valid),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .O(dout_vld_reg_1));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout_reg[3]_0 ),
        .I3(dout[7]),
        .I4(dout_vld_reg),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00000000802040F0)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.data_valid_reg_1 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .I5(\bus_wide_gen.data_buf_reg[31] ),
        .O(\dout_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(\bus_wide_gen.data_buf_reg[31] ),
        .I1(beat_valid),
        .I2(\bus_wide_gen.data_valid_reg_0 ),
        .I3(\bus_wide_gen.data_valid_i_2_n_0 ),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hFFEF0323)) 
    \bus_wide_gen.data_valid_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_valid_i_2_n_0 ),
        .I3(\bus_wide_gen.data_valid_reg_0 ),
        .I4(aw_RVALID),
        .O(dout_vld_reg_0));
  LUT5 #(
    .INIT(32'h7BF3FF73)) 
    \bus_wide_gen.data_valid_i_2 
       (.I0(Q[1]),
        .I1(\bus_wide_gen.data_valid_reg_1 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(Q[0]),
        .O(\bus_wide_gen.data_valid_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00404440)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_valid_reg ),
        .I1(ap_rst_n),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I3(dout_vld_reg_1),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h4440004000404440)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.data_valid_reg ),
        .I1(ap_rst_n),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .I3(dout_vld_reg_1),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ),
        .I5(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .O(ap_rst_n_2));
  LUT6 #(
    .INIT(64'h00000000FF7FFFFF)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(beat_valid),
        .I1(dout_vld_reg_2),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(Q[1]),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF8000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(Q[0]),
        .I1(beat_valid),
        .I2(dout_vld_reg_2),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \dout[3]_i_1 
       (.I0(\dout_reg[0]_1 ),
        .I1(dout[8]),
        .I2(beat_valid),
        .I3(\bus_wide_gen.data_valid_reg ),
        .I4(dout_vld_reg_2),
        .O(pop));
  LUT6 #(
    .INIT(64'h2222220202020202)) 
    \dout[3]_i_2 
       (.I0(\dout[3]_i_3_n_0 ),
        .I1(\dout[3]_i_4_n_0 ),
        .I2(aw_RVALID),
        .I3(dout_vld_reg_3),
        .I4(dout_vld_reg_4),
        .I5(dout_vld_reg_5),
        .O(\bus_wide_gen.data_valid_reg ));
  LUT6 #(
    .INIT(64'hDDDDFDDFFDDFDDDD)) 
    \dout[3]_i_3 
       (.I0(dout[8]),
        .I1(\dout[3]_i_2_0 ),
        .I2(\dout_reg_n_0_[0] ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .I4(\dout_reg_n_0_[1] ),
        .I5(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ),
        .O(\dout[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7F007F7F)) 
    \dout[3]_i_4 
       (.I0(dout[8]),
        .I1(beat_valid),
        .I2(dout_vld_reg_2),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .O(\dout[3]_i_4_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][1]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][2]_srl7_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][3]_srl7_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF7F00)) 
    dout_vld_i_1__16
       (.I0(dout[8]),
        .I1(beat_valid),
        .I2(\bus_wide_gen.data_valid_reg ),
        .I3(dout_vld_reg_2),
        .I4(\dout_reg[0]_1 ),
        .O(mem_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFF5555)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(ARREADY_Dummy),
        .I3(full_n_reg),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hBFFF40004000BFFF)) 
    \mOutPtr[1]_i_1__21 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(full_n_reg),
        .I3(ARREADY_Dummy),
        .I4(\mOutPtr_reg[3]_0 [0]),
        .I5(\mOutPtr_reg[3]_0 [1]),
        .O(\mOutPtr_reg[3] [0]));
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \mOutPtr[2]_i_1__13 
       (.I0(\mOutPtr_reg[3]_0 [2]),
        .I1(\mOutPtr_reg[3]_0 [0]),
        .I2(\mOutPtr_reg[3]_0 [1]),
        .I3(pop),
        .I4(\dout_reg[0]_0 ),
        .O(\mOutPtr_reg[3] [1]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[3]_i_1 
       (.I0(pop),
        .I1(ARREADY_Dummy),
        .I2(full_n_reg),
        .I3(full_n_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'hD2F0F0F0F0F0F02D)) 
    \mOutPtr[3]_i_2 
       (.I0(\dout_reg[0]_0 ),
        .I1(pop),
        .I2(\mOutPtr_reg[3]_0 [3]),
        .I3(\mOutPtr_reg[3]_0 [1]),
        .I4(\mOutPtr_reg[3]_0 [0]),
        .I5(\mOutPtr_reg[3]_0 [2]),
        .O(\mOutPtr_reg[3] [2]));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[3]_2 ),
        .A1(\dout_reg[3]_3 ),
        .A2(\dout_reg[3]_4 ),
        .A3(1'b0),
        .CE(\dout_reg[0]_0 ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [0]),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[6][0]_srl7_i_2__0 
       (.I0(ARLEN_Dummy),
        .I1(\dout_reg[3]_1 [0]),
        .O(\bus_wide_gen.end_offset [0]));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][1]_srl7 
       (.A0(\dout_reg[3]_2 ),
        .A1(\dout_reg[3]_3 ),
        .A2(\dout_reg[3]_4 ),
        .A3(1'b0),
        .CE(\dout_reg[0]_0 ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [1]),
        .Q(\mem_reg[6][1]_srl7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \mem_reg[6][1]_srl7_i_1 
       (.I0(\dout_reg[3]_1 [1]),
        .I1(\dout_reg[3]_1 [0]),
        .I2(ARLEN_Dummy),
        .O(\bus_wide_gen.end_offset [1]));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][2]_srl7 
       (.A0(\dout_reg[3]_2 ),
        .A1(\dout_reg[3]_3 ),
        .A2(\dout_reg[3]_4 ),
        .A3(1'b0),
        .CE(\dout_reg[0]_0 ),
        .CLK(ap_clk),
        .D(\dout_reg[3]_1 [0]),
        .Q(\mem_reg[6][2]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][3]_srl7 
       (.A0(\dout_reg[3]_2 ),
        .A1(\dout_reg[3]_3 ),
        .A2(\dout_reg[3]_4 ),
        .A3(1'b0),
        .CE(\dout_reg[0]_0 ),
        .CLK(ap_clk),
        .D(\dout_reg[3]_1 [1]),
        .Q(\mem_reg[6][3]_srl7_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_write
   (m_axi_aw_BREADY,
    m_axi_aw_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_aw_BREADY;
  input m_axi_aw_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized1 rs_resp
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BVALID(m_axi_aw_BVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi
   (m_axi_bi_ARADDR,
    bi_ARREADY,
    bi_RVALID,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    m_axi_bi_BREADY,
    Q,
    m_axi_bi_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    push,
    \bus_wide_gen.data_buf_reg[31] ,
    dout_vld_reg,
    dout_vld_reg_0,
    dout_vld_reg_1,
    m_axi_bi_ARREADY,
    m_axi_bi_RVALID,
    D,
    m_axi_bi_BVALID,
    in);
  output [29:0]m_axi_bi_ARADDR;
  output bi_ARREADY;
  output bi_RVALID;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output m_axi_bi_BREADY;
  output [7:0]Q;
  output [3:0]m_axi_bi_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input push;
  input \bus_wide_gen.data_buf_reg[31] ;
  input dout_vld_reg;
  input dout_vld_reg_0;
  input dout_vld_reg_1;
  input m_axi_bi_ARREADY;
  input m_axi_bi_RVALID;
  input [32:0]D;
  input m_axi_bi_BVALID;
  input [31:0]in;

  wire [31:0]ARADDR_Dummy;
  wire [17:17]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [32:0]D;
  wire [7:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [31:0]in;
  wire load_unit_n_4;
  wire [29:0]m_axi_bi_ARADDR;
  wire [3:0]m_axi_bi_ARLEN;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire m_axi_bi_RVALID;
  wire push;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_read bus_read
       (.ARLEN_Dummy(ARLEN_Dummy),
        .ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .WEBWE(\buff_rdata/push ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[31] (ARADDR_Dummy),
        .din(RLAST_Dummy),
        .load_p2(\rreq_burst_conv/rs_req/load_p2 ),
        .m_axi_bi_ARADDR(m_axi_bi_ARADDR),
        .m_axi_bi_ARLEN(m_axi_bi_ARLEN),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(load_unit_n_4),
        .\state_reg[0] (RVALID_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BVALID(m_axi_bi_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_load load_unit
       (.ARLEN_Dummy(ARLEN_Dummy),
        .ARREADY_Dummy(ARREADY_Dummy),
        .Q(ARADDR_Dummy),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .WEBWE(\buff_rdata/push ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf_reg[31] ),
        .\bus_wide_gen.data_buf_reg[7]_0 (Q),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout_vld_reg(dout_vld_reg),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .in(in),
        .load_p2(\rreq_burst_conv/rs_req/load_p2 ),
        .\mOutPtr_reg[1] (RVALID_Dummy),
        .push(push),
        .tmp_valid_reg_0(load_unit_n_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_burst_converter
   (m_axi_bi_ARADDR,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    p_12_in,
    push,
    m_axi_bi_ARREADY_0,
    ost_ctrl_info,
    m_axi_bi_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \bus_wide_gen.offset_full_n ,
    s_ready_t_reg_0,
    m_axi_bi_ARREADY,
    ost_ctrl_ready,
    \mOutPtr_reg[3] ,
    pop,
    D,
    load_p2);
  output [29:0]m_axi_bi_ARADDR;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output p_12_in;
  output push;
  output m_axi_bi_ARREADY_0;
  output ost_ctrl_info;
  output [3:0]m_axi_bi_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input \bus_wide_gen.offset_full_n ;
  input s_ready_t_reg_0;
  input m_axi_bi_ARREADY;
  input ost_ctrl_ready;
  input \mOutPtr_reg[3] ;
  input pop;
  input [32:0]D;
  input load_p2;

  wire [32:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]beat_len;
  wire [11:2]beat_len1;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.addr_buf[13]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_6__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_7__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_8__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_9__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_6__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.addr_step[4]_i_1__1_n_0 ;
  wire \could_multi_bursts.burst_valid_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_2__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__0_n_0 ;
  wire \could_multi_bursts.last_loop_reg_i_1__0_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_5__0_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__0_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_1;
  wire end_from_4k1_carry__1_n_2;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire last_sect_buf;
  wire last_sect_i_10__0_n_0;
  wire last_sect_i_11__0_n_0;
  wire last_sect_i_12__0_n_0;
  wire last_sect_i_2__0_n_0;
  wire last_sect_i_3__0_n_0;
  wire last_sect_i_4__0_n_0;
  wire last_sect_i_5__0_n_0;
  wire last_sect_i_6__0_n_0;
  wire last_sect_i_7__0_n_0;
  wire last_sect_i_8__0_n_0;
  wire last_sect_i_9__0_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire load_p2;
  wire \mOutPtr_reg[3] ;
  wire [29:0]m_axi_bi_ARADDR;
  wire [3:0]m_axi_bi_ARLEN;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_ARREADY_0;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_15_in;
  wire [17:17]p_1_in;
  wire pop;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_11;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_6;
  wire rs_req_n_7;
  wire rs_req_n_8;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__0_n_0 ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_1__0_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[3]_i_10__0_n_0 ;
  wire \sect_total[3]_i_11__0_n_0 ;
  wire \sect_total[3]_i_12__0_n_0 ;
  wire \sect_total[3]_i_13__0_n_0 ;
  wire \sect_total[3]_i_14__0_n_0 ;
  wire \sect_total[3]_i_4__0_n_0 ;
  wire \sect_total[3]_i_5__0_n_0 ;
  wire \sect_total[3]_i_6__0_n_0 ;
  wire \sect_total[3]_i_7__0_n_0 ;
  wire \sect_total[3]_i_9__0_n_0 ;
  wire \sect_total_buf[0]_i_2__0_n_0 ;
  wire \sect_total_buf[0]_i_3__0_n_0 ;
  wire \sect_total_buf[0]_i_4__0_n_0 ;
  wire \sect_total_buf[0]_i_5__0_n_0 ;
  wire \sect_total_buf[12]_i_2__0_n_0 ;
  wire \sect_total_buf[12]_i_3__0_n_0 ;
  wire \sect_total_buf[12]_i_4__0_n_0 ;
  wire \sect_total_buf[12]_i_5__0_n_0 ;
  wire \sect_total_buf[16]_i_2__0_n_0 ;
  wire \sect_total_buf[16]_i_3__0_n_0 ;
  wire \sect_total_buf[16]_i_4__0_n_0 ;
  wire \sect_total_buf[16]_i_5__0_n_0 ;
  wire \sect_total_buf[4]_i_2__0_n_0 ;
  wire \sect_total_buf[4]_i_3__0_n_0 ;
  wire \sect_total_buf[4]_i_4__0_n_0 ;
  wire \sect_total_buf[4]_i_5__0_n_0 ;
  wire \sect_total_buf[8]_i_2__0_n_0 ;
  wire \sect_total_buf[8]_i_3__0_n_0 ;
  wire \sect_total_buf[8]_i_4__0_n_0 ;
  wire \sect_total_buf[8]_i_5__0_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_7 ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [1:0]NLW_end_from_4k1_carry_O_UNCONNECTED;
  wire [3:3]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[2]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[3]),
        .Q(beat_len[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[4]),
        .Q(beat_len[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[5]),
        .Q(beat_len[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[6]),
        .Q(beat_len[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[7]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[8]),
        .Q(beat_len[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[9]),
        .Q(beat_len[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[10]),
        .Q(beat_len[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[11]),
        .Q(beat_len[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_2__0 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[13]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_3__0 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[13]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_4__0 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[13]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_5__0 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[13]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_2__0 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[17]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_3__0 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[17]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_4__0 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[17]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_5__0 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[17]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_2__0 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[21]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_3__0 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[21]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_4__0 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[21]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_5__0 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[21]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_2__0 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[25]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_3__0 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[25]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_4__0 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[25]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_5__0 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[25]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_2__0 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[29]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_3__0 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[29]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_4__0 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[29]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_5__0 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[29]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[31]_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_bi_ARREADY),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_3__0 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_4__0 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[31]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_2__0 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_3__0 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_4__0 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_5__0 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_6__0 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_bi_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[5]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_7__0 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_bi_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[5]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_8__0 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(m_axi_bi_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[5]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_9__0 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(m_axi_bi_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[5]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[9]_i_2__0 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[9]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_3__0 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[9]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_4__0 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_5__0 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[9]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[9]_i_6__0 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_bi_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_6__0_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[11]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[13]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[13]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[13]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[13]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[13]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[14]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[15]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[17]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[17]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[17]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[17]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[17]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[19]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[21]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[21]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[21]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[21]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[21]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[22]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[23]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[25]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[25]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[25]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[25]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[25]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[27]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[29]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[29]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[29]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[29]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[29]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_7 ),
        .Q(m_axi_bi_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_6 ),
        .Q(m_axi_bi_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[31]_i_2__0 
       (.CI(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_6 ,\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[31]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[31]_i_4__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[3]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[5]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_5__0_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[5]_i_6__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_7__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_8__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_9__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[9]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[9]_i_2__0_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[9]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[9]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[9]_i_5__0_n_0 ,\could_multi_bursts.addr_buf[9]_i_6__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \could_multi_bursts.addr_step[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h4888)) 
    \could_multi_bursts.addr_step[4]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h48888888)) 
    \could_multi_bursts.addr_step[5]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hB3333333)) 
    \could_multi_bursts.addr_step[6]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[4]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h88F8)) 
    \could_multi_bursts.burst_valid_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_bi_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_1__0_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__0_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.last_loop_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt[2]_i_2__0_n_0 ),
        .I1(\could_multi_bursts.loop_cnt[1]_i_2__0_n_0 ),
        .I2(\could_multi_bursts.loop_cnt[0]_i_2__0_n_0 ),
        .I3(\could_multi_bursts.loop_cnt[3]_i_2__0_n_0 ),
        .I4(\could_multi_bursts.loop_cnt[5]_i_5__0_n_0 ),
        .I5(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ),
        .O(\could_multi_bursts.last_loop_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \could_multi_bursts.last_loop_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3__0_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_reg_i_1__0_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(ap_rst_n_inv));
  MUXF7 \could_multi_bursts.last_loop_reg_i_1__0 
       (.I0(\could_multi_bursts.last_loop_i_2__0_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_3__0_n_0 ),
        .O(\could_multi_bursts.last_loop_reg_i_1__0_n_0 ),
        .S(rs_req_n_2));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_bi_ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_bi_ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_bi_ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_bi_ARLEN[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I1(rs_req_n_2),
        .I2(\could_multi_bursts.loop_cnt[0]_i_2__0_n_0 ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[0]_i_2__0 
       (.I0(beat_len[4]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[4]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[4]),
        .O(\could_multi_bursts.loop_cnt[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(rs_req_n_2),
        .I3(\could_multi_bursts.loop_cnt[1]_i_2__0_n_0 ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2__0 
       (.I0(beat_len[5]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[5]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[5]),
        .O(\could_multi_bursts.loop_cnt[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(rs_req_n_2),
        .I4(\could_multi_bursts.loop_cnt[2]_i_2__0_n_0 ),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2__0 
       (.I0(beat_len[6]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[6]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[6]),
        .O(\could_multi_bursts.loop_cnt[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(rs_req_n_2),
        .I5(\could_multi_bursts.loop_cnt[3]_i_2__0_n_0 ),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2__0 
       (.I0(beat_len[7]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[7]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[7]),
        .O(\could_multi_bursts.loop_cnt[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ),
        .I2(rs_req_n_2),
        .I3(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(beat_len[8]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[8]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[8]),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hCACA0ACA)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(req_handling_reg_n_0),
        .I1(ost_ctrl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(m_axi_bi_ARREADY),
        .O(\could_multi_bursts.last_loop ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I2(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ),
        .I3(rs_req_n_2),
        .I4(\could_multi_bursts.loop_cnt[5]_i_5__0_n_0 ),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.loop_cnt[5]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[5]_i_5__0 
       (.I0(beat_len[9]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[9]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[9]),
        .O(\could_multi_bursts.loop_cnt[5]_i_5__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFAABFAAFFAABFAA)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(req_handling_reg_n_0),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(\could_multi_bursts.burst_valid_reg_0 ),
        .I5(m_axi_bi_ARREADY),
        .O(\could_multi_bursts.sect_handling_i_1__0_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__0_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57}),
        .O({end_from_4k1[3:2],NLW_end_from_4k1_carry_O_UNCONNECTED[1:0]}),
        .S({rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53}),
        .O(end_from_4k1[7:4]),
        .S({rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3],end_from_4k1_carry__1_n_1,end_from_4k1_carry__1_n_2,end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rs_req_n_47,rs_req_n_48,rs_req_n_49}),
        .O(end_from_4k1[11:8]),
        .S({rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(ap_rst_n_inv));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__0
       (.I0(last_sect_reg_n_0),
        .I1(rs_req_n_58),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_10__0
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[13]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[13]),
        .O(last_sect_i_10__0_n_0));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    last_sect_i_11__0
       (.I0(sect_total_buf_reg[19]),
        .I1(sect_total[19]),
        .I2(sect_total_buf_reg[0]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[0]),
        .O(last_sect_i_11__0_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_12__0
       (.I0(sect_total_buf_reg[1]),
        .I1(sect_total[1]),
        .I2(sect_total_buf_reg[9]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[9]),
        .O(last_sect_i_12__0_n_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    last_sect_i_2__0
       (.I0(last_sect_i_3__0_n_0),
        .I1(last_sect_i_4__0_n_0),
        .I2(last_sect_i_5__0_n_0),
        .I3(last_sect_i_6__0_n_0),
        .I4(last_sect_i_7__0_n_0),
        .O(last_sect_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_3__0
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_8__0_n_0),
        .O(last_sect_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    last_sect_i_4__0
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .I3(sect_total[6]),
        .I4(sect_total_buf_reg[6]),
        .I5(last_sect_i_9__0_n_0),
        .O(last_sect_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_5__0
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .I3(sect_total[15]),
        .I4(sect_total_buf_reg[15]),
        .I5(last_sect_i_10__0_n_0),
        .O(last_sect_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_6__0
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .I3(sect_total[3]),
        .I4(sect_total_buf_reg[3]),
        .I5(last_sect_i_11__0_n_0),
        .O(last_sect_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_7__0
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .I3(sect_total[2]),
        .I4(sect_total_buf_reg[2]),
        .I5(last_sect_i_12__0_n_0),
        .O(last_sect_i_7__0_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_8__0
       (.I0(sect_total_buf_reg[8]),
        .I1(sect_total[8]),
        .I2(sect_total_buf_reg[10]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[10]),
        .O(last_sect_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_9__0
       (.I0(sect_total_buf_reg[5]),
        .I1(sect_total[5]),
        .I2(sect_total_buf_reg[16]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[16]),
        .O(last_sect_i_9__0_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000B0000000)) 
    \mOutPtr[3]_i_3__1 
       (.I0(m_axi_bi_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .I4(\mOutPtr_reg[3] ),
        .I5(pop),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    \mOutPtr[3]_i_3__2 
       (.I0(m_axi_bi_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .O(m_axi_bi_ARREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    \mem_reg[6][0]_srl7_i_1__2 
       (.I0(\mOutPtr_reg[3] ),
        .I1(ost_ctrl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(m_axi_bi_ARREADY),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][0]_srl7_i_2__1 
       (.I0(last_sect_buf),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_59),
        .Q(req_handling_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice rs_req
       (.D({rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24}),
        .E(first_sect),
        .Q({p_1_in,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57}),
        .S({\sect_total[3]_i_13__0_n_0 ,\sect_total[3]_i_14__0_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.last_loop_reg (rs_req_n_2),
        .\data_p1_reg[11]_0 ({rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101}),
        .\data_p1_reg[3]_0 ({rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93}),
        .\data_p1_reg[49]_0 (sect_total1),
        .\data_p1_reg[49]_1 (beat_len1),
        .\data_p1_reg[7]_0 ({rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97}),
        .\data_p2_reg[63]_0 (D),
        .last_sect_reg(rs_req_n_59),
        .last_sect_reg_0(last_sect_i_2__0_n_0),
        .load_p2(load_p2),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .req_handling_reg_1(\could_multi_bursts.last_loop_reg_n_0 ),
        .req_handling_reg_2(\could_multi_bursts.sect_handling_reg_0 ),
        .req_handling_reg_3(\could_multi_bursts.burst_valid_reg_0 ),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_3__0_0 (sect_total),
        .\sect_total_reg[15] (rs_req_n_58),
        .\sect_total_reg[3] ({\sect_total[3]_i_4__0_n_0 ,\sect_total[3]_i_5__0_n_0 ,\sect_total[3]_i_6__0_n_0 ,\sect_total[3]_i_7__0_n_0 }),
        .\sect_total_reg[3]_i_2__0_0 ({\sect_total[3]_i_9__0_n_0 ,\sect_total[3]_i_10__0_n_0 ,\sect_total[3]_i_11__0_n_0 ,\sect_total[3]_i_12__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(rs_req_n_2),
        .I1(first_sect_reg_n_0),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  LUT6 #(
    .INIT(64'h8AAA00AA00AA00AA)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(req_handling_reg_n_0),
        .I1(m_axi_bi_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .I5(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_2__0 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[0]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(beat_len[1]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[1]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(beat_len[2]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[2]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(beat_len[3]),
        .I1(rs_req_n_58),
        .I2(end_from_4k[3]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_1__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_10__0 
       (.I0(p_1_in),
        .I1(rs_req_n_51),
        .O(\sect_total[3]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_11__0 
       (.I0(p_1_in),
        .I1(rs_req_n_52),
        .O(\sect_total[3]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_12__0 
       (.I0(p_1_in),
        .I1(rs_req_n_53),
        .O(\sect_total[3]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_13__0 
       (.I0(p_1_in),
        .I1(rs_req_n_54),
        .O(\sect_total[3]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_14__0 
       (.I0(p_1_in),
        .I1(rs_req_n_55),
        .O(\sect_total[3]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_4__0 
       (.I0(p_1_in),
        .I1(rs_req_n_46),
        .O(\sect_total[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_5__0 
       (.I0(p_1_in),
        .I1(rs_req_n_47),
        .O(\sect_total[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_6__0 
       (.I0(p_1_in),
        .I1(rs_req_n_48),
        .O(\sect_total[3]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_7__0 
       (.I0(p_1_in),
        .I1(rs_req_n_49),
        .O(\sect_total[3]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_9__0 
       (.I0(p_1_in),
        .I1(rs_req_n_50),
        .O(\sect_total[3]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_2__0 
       (.I0(sect_total_buf_reg[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[3]),
        .O(\sect_total_buf[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_3__0 
       (.I0(sect_total_buf_reg[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[2]),
        .O(\sect_total_buf[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_4__0 
       (.I0(sect_total_buf_reg[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[1]),
        .O(\sect_total_buf[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_5__0 
       (.I0(sect_total_buf_reg[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[0]),
        .O(\sect_total_buf[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_2__0 
       (.I0(sect_total_buf_reg[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[15]),
        .O(\sect_total_buf[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_3__0 
       (.I0(sect_total_buf_reg[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[14]),
        .O(\sect_total_buf[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_4__0 
       (.I0(sect_total_buf_reg[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[13]),
        .O(\sect_total_buf[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_5__0 
       (.I0(sect_total_buf_reg[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[12]),
        .O(\sect_total_buf[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_2__0 
       (.I0(sect_total_buf_reg[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[19]),
        .O(\sect_total_buf[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_3__0 
       (.I0(sect_total_buf_reg[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[18]),
        .O(\sect_total_buf[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_4__0 
       (.I0(sect_total_buf_reg[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[17]),
        .O(\sect_total_buf[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_5__0 
       (.I0(sect_total_buf_reg[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[16]),
        .O(\sect_total_buf[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_2__0 
       (.I0(sect_total_buf_reg[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[7]),
        .O(\sect_total_buf[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_3__0 
       (.I0(sect_total_buf_reg[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[6]),
        .O(\sect_total_buf[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_4__0 
       (.I0(sect_total_buf_reg[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[5]),
        .O(\sect_total_buf[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_5__0 
       (.I0(sect_total_buf_reg[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[4]),
        .O(\sect_total_buf[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_2__0 
       (.I0(sect_total_buf_reg[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[11]),
        .O(\sect_total_buf[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_3__0 
       (.I0(sect_total_buf_reg[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[10]),
        .O(\sect_total_buf[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_4__0 
       (.I0(sect_total_buf_reg[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[9]),
        .O(\sect_total_buf[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_5__0 
       (.I0(sect_total_buf_reg[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[8]),
        .O(\sect_total_buf[8]_i_5__0_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__0_n_0 ,\sect_total_buf_reg[0]_i_1__0_n_1 ,\sect_total_buf_reg[0]_i_1__0_n_2 ,\sect_total_buf_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__0_n_4 ,\sect_total_buf_reg[0]_i_1__0_n_5 ,\sect_total_buf_reg[0]_i_1__0_n_6 ,\sect_total_buf_reg[0]_i_1__0_n_7 }),
        .S({\sect_total_buf[0]_i_2__0_n_0 ,\sect_total_buf[0]_i_3__0_n_0 ,\sect_total_buf[0]_i_4__0_n_0 ,\sect_total_buf[0]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__0 
       (.CI(\sect_total_buf_reg[8]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__0_n_0 ,\sect_total_buf_reg[12]_i_1__0_n_1 ,\sect_total_buf_reg[12]_i_1__0_n_2 ,\sect_total_buf_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__0_n_4 ,\sect_total_buf_reg[12]_i_1__0_n_5 ,\sect_total_buf_reg[12]_i_1__0_n_6 ,\sect_total_buf_reg[12]_i_1__0_n_7 }),
        .S({\sect_total_buf[12]_i_2__0_n_0 ,\sect_total_buf[12]_i_3__0_n_0 ,\sect_total_buf[12]_i_4__0_n_0 ,\sect_total_buf[12]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__0 
       (.CI(\sect_total_buf_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__0_n_1 ,\sect_total_buf_reg[16]_i_1__0_n_2 ,\sect_total_buf_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__0_n_4 ,\sect_total_buf_reg[16]_i_1__0_n_5 ,\sect_total_buf_reg[16]_i_1__0_n_6 ,\sect_total_buf_reg[16]_i_1__0_n_7 }),
        .S({\sect_total_buf[16]_i_2__0_n_0 ,\sect_total_buf[16]_i_3__0_n_0 ,\sect_total_buf[16]_i_4__0_n_0 ,\sect_total_buf[16]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__0 
       (.CI(\sect_total_buf_reg[0]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__0_n_0 ,\sect_total_buf_reg[4]_i_1__0_n_1 ,\sect_total_buf_reg[4]_i_1__0_n_2 ,\sect_total_buf_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__0_n_4 ,\sect_total_buf_reg[4]_i_1__0_n_5 ,\sect_total_buf_reg[4]_i_1__0_n_6 ,\sect_total_buf_reg[4]_i_1__0_n_7 }),
        .S({\sect_total_buf[4]_i_2__0_n_0 ,\sect_total_buf[4]_i_3__0_n_0 ,\sect_total_buf[4]_i_4__0_n_0 ,\sect_total_buf[4]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__0 
       (.CI(\sect_total_buf_reg[4]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__0_n_0 ,\sect_total_buf_reg[8]_i_1__0_n_1 ,\sect_total_buf_reg[8]_i_1__0_n_2 ,\sect_total_buf_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__0_n_4 ,\sect_total_buf_reg[8]_i_1__0_n_5 ,\sect_total_buf_reg[8]_i_1__0_n_6 ,\sect_total_buf_reg[8]_i_1__0_n_7 }),
        .S({\sect_total_buf[8]_i_2__0_n_0 ,\sect_total_buf[8]_i_3__0_n_0 ,\sect_total_buf[8]_i_4__0_n_0 ,\sect_total_buf[8]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_47),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_46),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_45),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_44),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_43),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_42),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_41),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_40),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_39),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_38),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_37),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_36),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_35),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_34),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_33),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_32),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_31),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_30),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_29),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_28),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_27),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_26),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_53),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_52),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_51),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_50),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_49),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_48),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1__0 
       (.I0(rs_req_n_55),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1__0 
       (.I0(rs_req_n_54),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1__0 
       (.I0(rs_req_n_53),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1__0 
       (.I0(rs_req_n_52),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1__0 
       (.I0(rs_req_n_51),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1__0 
       (.I0(rs_req_n_50),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1__0 
       (.I0(rs_req_n_49),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1__0 
       (.I0(rs_req_n_48),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1__0 
       (.I0(rs_req_n_47),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1__0 
       (.I0(rs_req_n_46),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized0
   (bi_ARREADY,
    E,
    tmp_len0,
    \dout_reg[32] ,
    Q,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    push,
    tmp_valid_reg,
    ARREADY_Dummy,
    tmp_valid_reg_0,
    in);
  output bi_ARREADY;
  output [0:0]E;
  output [0:0]tmp_len0;
  output \dout_reg[32] ;
  output [31:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input push;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input tmp_valid_reg_0;
  input [31:0]in;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_ARREADY;
  wire \dout_reg[32] ;
  wire dout_vld_i_1__3_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__15_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__5_n_0;
  wire [31:0]in;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__20_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_2__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire [0:0]tmp_len0;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl__parameterized0 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[32]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[32]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[32]_3 (\raddr_reg_n_0_[2] ),
        .in(in),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_len0(tmp_len0),
        .tmp_valid_reg(tmp_valid_reg_0),
        .tmp_valid_reg_0(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hFFFF2A00)) 
    dout_vld_i_1__3
       (.I0(rreq_valid),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_0),
        .I4(empty_n_reg_n_0),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFEF0FE0)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__15_n_0),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    empty_n_i_2__15
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(empty_n_i_2__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFDFFF55FFDF55)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__15_n_0),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(pop),
        .I5(bi_ARREADY),
        .O(full_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(bi_ARREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__4 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \mOutPtr[2]_i_1__20 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(push),
        .O(\mOutPtr[2]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'h2A00FFFFD5FF0000)) 
    \mOutPtr[3]_i_1__5 
       (.I0(rreq_valid),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_0),
        .I4(empty_n_reg_n_0),
        .I5(push),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_2__4 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(pop),
        .I5(push),
        .O(\mOutPtr[3]_i_2__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[2]_i_1__20_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[3]_i_2__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9999BBBB66624440)) 
    \raddr[0]_i_1__0 
       (.I0(push),
        .I1(pop),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF005FA0F00CFF00)) 
    \raddr[1]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6CCCCCC0CCCC)) 
    \raddr[2]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \tmp_addr[31]_i_1__0 
       (.I0(rreq_valid),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_0),
        .O(E));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized2
   (pop,
    full_n_reg_0,
    din,
    push,
    ost_ctrl_info,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    empty_n_reg_0,
    m_axi_bi_ARREADY,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ost_ctrl_ready,
    p_12_in,
    Q,
    RREADY_Dummy,
    \dout_reg[0] );
  output pop;
  output full_n_reg_0;
  output [0:0]din;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input empty_n_reg_0;
  input m_axi_bi_ARREADY;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input ost_ctrl_ready;
  input p_12_in;
  input [0:0]Q;
  input RREADY_Dummy;
  input [0:0]\dout_reg[0] ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire [0:0]\dout_reg[0] ;
  wire dout_vld_i_1__6_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__6_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__8_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__21_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_2__5_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire m_axi_bi_ARREADY;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire p_12_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl__parameterized1 U_fifo_srl
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .din(din),
        .\dout_reg[0]_0 (\raddr_reg_n_0_[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_0_[1] ),
        .\dout_reg[0]_2 (\raddr_reg_n_0_[2] ),
        .\dout_reg[0]_3 (empty_n_reg_n_0),
        .\dout_reg[0]_4 (\dout_reg[0] ),
        .empty_n_reg(pop),
        .ost_ctrl_info(ost_ctrl_info),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    dout_vld_i_1__6
       (.I0(burst_valid),
        .I1(\dout_reg[0] ),
        .I2(RREADY_Dummy),
        .I3(Q),
        .I4(empty_n_reg_n_0),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBFB8838)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__6_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(empty_n_reg_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFD55)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_i_2__5_n_0),
        .I2(empty_n_reg_0),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__21 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__21_n_0 ));
  LUT6 #(
    .INIT(64'h65AAAAAAAAAAAAAA)) 
    \mOutPtr[3]_i_1__6 
       (.I0(pop),
        .I1(m_axi_bi_ARREADY),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(ost_ctrl_ready),
        .I5(full_n_reg_0),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__5 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_2__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__21_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_2__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9999BBBB66624440)) 
    \raddr[0]_i_1__0 
       (.I0(push),
        .I1(pop),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF005FA0F00CFF00)) 
    \raddr[1]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6CCCCCC0CCCC)) 
    \raddr[2]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized2_6
   (ost_ctrl_ready,
    ap_rst_n_inv,
    ap_clk,
    RBURST_READY_Dummy,
    empty_n_reg_0,
    ap_rst_n);
  output ost_ctrl_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input RBURST_READY_Dummy;
  input empty_n_reg_0;
  input ap_rst_n;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__5_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__5_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__7_n_0;
  wire full_n_i_2__6_n_0;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__22_n_0 ;
  wire \mOutPtr[3]_i_1__15_n_0 ;
  wire \mOutPtr[3]_i_2__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire need_rlast;
  wire ost_ctrl_ready;
  wire p_12_in;

  LUT3 #(
    .INIT(8'hF4)) 
    dout_vld_i_1__5
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(dout_vld_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_0),
        .Q(need_rlast),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h8C88FFFF)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__5_n_0),
        .I1(empty_n_reg_n_0),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF8A00FFFF)) 
    full_n_i_1__7
       (.I0(empty_n_reg_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_0),
        .I4(ap_rst_n),
        .I5(full_n_i_2__6_n_0),
        .O(full_n_i_1__7_n_0));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFDF0000)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(p_12_in),
        .I5(ost_ctrl_ready),
        .O(full_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFF8A00750075FF8A)) 
    \mOutPtr[1]_i_1__6 
       (.I0(empty_n_reg_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_0),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__22 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__22_n_0 ));
  LUT4 #(
    .INIT(16'hA655)) 
    \mOutPtr[3]_i_1__15 
       (.I0(empty_n_reg_0),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__6 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \mOutPtr[3]_i_4__0 
       (.I0(empty_n_reg_0),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_0 ),
        .D(\mOutPtr[2]_i_1__22_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_0 ),
        .D(\mOutPtr[3]_i_2__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized4
   (\bus_wide_gen.offset_valid ,
    full_n_reg_0,
    D,
    Q,
    \dout_reg[3] ,
    dout_vld_reg_0,
    full_n_reg_1,
    \bus_wide_gen.data_valid_reg ,
    dout_vld_reg_1,
    E,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ARREADY_Dummy,
    full_n_reg_2,
    dout,
    \bus_wide_gen.data_buf_reg[31] ,
    beat_valid,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    bi_RVALID,
    dout_vld_reg_2,
    dout_vld_reg_3,
    dout_vld_reg_4,
    \dout[3]_i_2__0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \dout_reg[3]_0 ,
    ARLEN_Dummy);
  output \bus_wide_gen.offset_valid ;
  output full_n_reg_0;
  output [7:0]D;
  output [1:0]Q;
  output \dout_reg[3] ;
  output dout_vld_reg_0;
  output full_n_reg_1;
  output \bus_wide_gen.data_valid_reg ;
  output dout_vld_reg_1;
  output [0:0]E;
  output ap_rst_n_0;
  output ap_rst_n_1;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ARREADY_Dummy;
  input full_n_reg_2;
  input [8:0]dout;
  input \bus_wide_gen.data_buf_reg[31] ;
  input beat_valid;
  input \bus_wide_gen.split_cnt_buf_reg[1] ;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input bi_RVALID;
  input dout_vld_reg_2;
  input dout_vld_reg_3;
  input dout_vld_reg_4;
  input \dout[3]_i_2__0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input [1:0]\dout_reg[3]_0 ;
  input [0:0]ARLEN_Dummy;

  wire [0:0]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_23;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire bi_RVALID;
  wire \bus_wide_gen.data_buf[31]_i_8__0_n_0 ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_valid_i_3__0_n_0 ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [8:0]dout;
  wire \dout[3]_i_2__0 ;
  wire \dout_reg[3] ;
  wire [1:0]\dout_reg[3]_0 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire dout_vld_reg_4;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire p_1_in;
  wire pop;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl__parameterized3 U_fifo_srl
       (.ARLEN_Dummy(ARLEN_Dummy),
        .ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .E(U_fifo_srl_n_14),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_0),
        .ap_rst_n_1(ap_rst_n_0),
        .ap_rst_n_2(ap_rst_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .bi_RVALID(bi_RVALID),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.data_buf_reg[31] ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_valid_i_3__0_n_0 ),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.data_buf[31]_i_8__0_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .dout(dout),
        .\dout[3]_i_2__0_0 (\dout[3]_i_2__0 ),
        .\dout_reg[0]_0 (full_n_reg_1),
        .\dout_reg[0]_1 (empty_n_reg_n_0),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .\dout_reg[3]_1 (\dout_reg[3]_0 ),
        .\dout_reg[3]_2 (\raddr_reg_n_0_[0] ),
        .\dout_reg[3]_3 (\raddr_reg_n_0_[1] ),
        .\dout_reg[3]_4 (\raddr_reg_n_0_[2] ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .dout_vld_reg_1(E),
        .dout_vld_reg_2(\bus_wide_gen.offset_valid ),
        .dout_vld_reg_3(dout_vld_reg_2),
        .dout_vld_reg_4(dout_vld_reg_3),
        .dout_vld_reg_5(dout_vld_reg_4),
        .full_n_reg(full_n_reg_2),
        .full_n_reg_0(full_n_reg_0),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_15,U_fifo_srl_n_16,U_fifo_srl_n_17}),
        .\mOutPtr_reg[3]_0 ({\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .mem_reg(U_fifo_srl_n_23),
        .p_1_in(p_1_in),
        .pop(pop));
  LUT3 #(
    .INIT(8'h80)) 
    \bus_wide_gen.data_buf[31]_i_8__0 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(beat_valid),
        .O(\bus_wide_gen.data_buf[31]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \bus_wide_gen.data_valid_i_3__0 
       (.I0(\bus_wide_gen.data_buf[31]_i_8__0_n_0 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .O(\bus_wide_gen.data_valid_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_23),
        .Q(\bus_wide_gen.offset_valid ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBBBBBBB38888888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__3_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(full_n_reg_2),
        .I4(ARREADY_Dummy),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_14),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_14),
        .D(U_fifo_srl_n_17),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_14),
        .D(U_fifo_srl_n_16),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_14),
        .D(U_fifo_srl_n_15),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[6][0]_srl7_i_1__1 
       (.I0(full_n_reg_0),
        .I1(full_n_reg_2),
        .I2(ARREADY_Dummy),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hD3D3D3D32C2C2C20)) 
    \raddr[0]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(pop),
        .I2(full_n_reg_1),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCC9866CCCC98CCCC)) 
    \raddr[1]_i_1__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(full_n_reg_1),
        .I4(pop),
        .I5(empty_n_reg_n_0),
        .O(\raddr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0E078F0F0E0F0F0)) 
    \raddr[2]_i_1__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(full_n_reg_1),
        .I4(pop),
        .I5(empty_n_reg_n_0),
        .O(\raddr[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized5
   (beat_valid,
    full_n_reg_0,
    D,
    mem_reg,
    dout,
    dout_vld_reg_0,
    mem_reg_0,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \bus_wide_gen.data_buf_reg[23] ,
    Q,
    \bus_wide_gen.data_buf_reg[23]_0 ,
    ready_for_outstanding_reg,
    \bus_wide_gen.first_beat_reg ,
    WEBWE,
    \bus_wide_gen.offset_valid ,
    \bus_wide_gen.data_buf_reg[0] ,
    din);
  output beat_valid;
  output full_n_reg_0;
  output [23:0]D;
  output mem_reg;
  output [8:0]dout;
  output dout_vld_reg_0;
  output mem_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input [23:0]Q;
  input \bus_wide_gen.data_buf_reg[23]_0 ;
  input ready_for_outstanding_reg;
  input \bus_wide_gen.first_beat_reg ;
  input [0:0]WEBWE;
  input \bus_wide_gen.offset_valid ;
  input [1:0]\bus_wide_gen.data_buf_reg[0] ;
  input [33:0]din;

  wire [23:0]D;
  wire [23:0]Q;
  wire U_fifo_mem_n_41;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire [1:0]\bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[23]_0 ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire [33:0]din;
  wire [8:0]dout;
  wire dout_vld_i_1__4_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__19_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_1__0_n_0 ;
  wire \mOutPtr[5]_i_1__0_n_0 ;
  wire \mOutPtr[5]_i_2__0_n_0 ;
  wire \mOutPtr[6]_i_1__0_n_0 ;
  wire \mOutPtr[6]_i_2__0_n_0 ;
  wire \mOutPtr[7]_i_1__1_n_0 ;
  wire \mOutPtr[7]_i_2__0_n_0 ;
  wire \mOutPtr[7]_i_3__0_n_0 ;
  wire \mOutPtr[7]_i_4__1_n_0 ;
  wire \mOutPtr[7]_i_5__0_n_0 ;
  wire \mOutPtr[7]_i_6__0_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire mem_reg;
  wire mem_reg_0;
  wire [6:0]raddr;
  wire ready_for_outstanding_reg;
  wire [6:0]rnext;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[2]_i_2__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__2_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2__0_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_mem__parameterized0 U_fifo_mem
       (.D(D),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf_reg[0] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg[23] ),
        .\bus_wide_gen.data_buf_reg[23]_0 (\bus_wide_gen.data_buf_reg[23]_0 ),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .din(din),
        .dout(dout),
        .dout_vld_reg(U_fifo_mem_n_41),
        .dout_vld_reg_0(dout_vld_reg_0),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(beat_valid),
        .mem_reg_3(empty_n_reg_n_0),
        .mem_reg_4({\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .raddr(raddr),
        .ready_for_outstanding_reg(ready_for_outstanding_reg),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__4
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(ready_for_outstanding_reg),
        .O(dout_vld_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_0),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFEAC02A)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__4_n_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(full_n_reg_0),
        .I3(U_fifo_mem_n_41),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hFFFB)) 
    empty_n_i_2__4
       (.I0(\mOutPtr[7]_i_5__0_n_0 ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .O(empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDF5FFF5F)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_0),
        .I2(U_fifo_mem_n_41),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(full_n_i_3__0_n_0),
        .O(full_n_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \mOutPtr[1]_i_1__3 
       (.I0(U_fifo_mem_n_41),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h6AA9A9A9A9A9A9A9)) 
    \mOutPtr[2]_i_1__19 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(U_fifo_mem_n_41),
        .I4(full_n_reg_0),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[2]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAA9AAA9AAA9)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(U_fifo_mem_n_41),
        .I5(WEBWE),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h9CCCCCCCCCCCCCC6)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\mOutPtr[7]_i_4__1_n_0 ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h559A9A9AAA9A9A9A)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr[6]_i_2__0_n_0 ),
        .I3(WEBWE),
        .I4(U_fifo_mem_n_41),
        .I5(\mOutPtr[5]_i_2__0_n_0 ),
        .O(\mOutPtr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFD0002FFFDFF0200)) 
    \mOutPtr[6]_i_1__0 
       (.I0(\mOutPtr[6]_i_2__0_n_0 ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr[7]_i_4__1_n_0 ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .I5(\mOutPtr[7]_i_3__0_n_0 ),
        .O(\mOutPtr[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mOutPtr[6]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[6]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[7]_i_1__1 
       (.I0(U_fifo_mem_n_41),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAA6AAA6A556A)) 
    \mOutPtr[7]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr[7]_i_3__0_n_0 ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr[7]_i_4__1_n_0 ),
        .I4(\mOutPtr[7]_i_5__0_n_0 ),
        .I5(\mOutPtr[7]_i_6__0_n_0 ),
        .O(\mOutPtr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[7]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hF7FF7777)) 
    \mOutPtr[7]_i_4__1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(full_n_reg_0),
        .I2(ready_for_outstanding_reg),
        .I3(beat_valid),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[7]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[7]_i_5__0 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[7]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[7]_i_6__0 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[7]_i_6__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__19_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[4]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[5]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[6]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[7]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[6]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__0 
       (.I0(\waddr[2]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__0 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr[2]_i_2__0_n_0 ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\waddr[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_2__0 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\waddr[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[3]_i_1__0 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr[6]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[5]_i_1__2 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[6]_i_1__0 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr[6]_i_2__0_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[6]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[6]_i_2__0 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[2] ),
        .O(\waddr[6]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[5]_i_1__2_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_load
   (ARLEN_Dummy,
    \bus_wide_gen.offset_full_n ,
    bi_ARREADY,
    RREADY_Dummy,
    tmp_valid_reg_0,
    bi_RVALID,
    RBURST_READY_Dummy,
    load_p2,
    Q,
    \bus_wide_gen.data_buf_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ARREADY_Dummy,
    push,
    \mOutPtr_reg[1] ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    WEBWE,
    dout_vld_reg,
    dout_vld_reg_0,
    dout_vld_reg_1,
    in,
    din);
  output [0:0]ARLEN_Dummy;
  output \bus_wide_gen.offset_full_n ;
  output bi_ARREADY;
  output RREADY_Dummy;
  output tmp_valid_reg_0;
  output bi_RVALID;
  output RBURST_READY_Dummy;
  output load_p2;
  output [31:0]Q;
  output [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ARREADY_Dummy;
  input push;
  input [0:0]\mOutPtr_reg[1] ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input [0:0]WEBWE;
  input dout_vld_reg;
  input dout_vld_reg_0;
  input dout_vld_reg_1;
  input [31:0]in;
  input [33:0]din;

  wire [0:0]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [31:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_2;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_3;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_4;
  wire buff_rdata_n_5;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire [1:0]\bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.first_beat_reg_n_0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.rreq_offset_n_12 ;
  wire \bus_wide_gen.rreq_offset_n_13 ;
  wire \bus_wide_gen.rreq_offset_n_15 ;
  wire \bus_wide_gen.rreq_offset_n_16 ;
  wire \bus_wide_gen.rreq_offset_n_17 ;
  wire \bus_wide_gen.rreq_offset_n_18 ;
  wire \bus_wide_gen.rreq_offset_n_19 ;
  wire \bus_wide_gen.rreq_offset_n_2 ;
  wire \bus_wide_gen.rreq_offset_n_3 ;
  wire \bus_wide_gen.rreq_offset_n_4 ;
  wire \bus_wide_gen.rreq_offset_n_5 ;
  wire \bus_wide_gen.rreq_offset_n_6 ;
  wire \bus_wide_gen.rreq_offset_n_7 ;
  wire \bus_wide_gen.rreq_offset_n_8 ;
  wire \bus_wide_gen.rreq_offset_n_9 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire [33:0]din;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire [31:0]in;
  wire last_beat;
  wire load_p2;
  wire [0:0]\mOutPtr_reg[1] ;
  wire next_rreq;
  wire push;
  wire [17:17]tmp_len0;
  wire tmp_valid_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized5 buff_rdata
       (.D({buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25}),
        .Q({\bus_wide_gen.data_buf_reg_n_0_[31] ,\bus_wide_gen.data_buf_reg_n_0_[30] ,\bus_wide_gen.data_buf_reg_n_0_[29] ,\bus_wide_gen.data_buf_reg_n_0_[28] ,\bus_wide_gen.data_buf_reg_n_0_[27] ,\bus_wide_gen.data_buf_reg_n_0_[26] ,\bus_wide_gen.data_buf_reg_n_0_[25] ,\bus_wide_gen.data_buf_reg_n_0_[24] ,\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.rreq_offset_n_12 ),
        .\bus_wide_gen.data_buf_reg[23]_0 (\bus_wide_gen.rreq_offset_n_13 ),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg_n_0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .din(din),
        .dout({last_beat,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35}),
        .dout_vld_reg_0(buff_rdata_n_36),
        .full_n_reg_0(RREADY_Dummy),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .mem_reg(buff_rdata_n_26),
        .mem_reg_0(buff_rdata_n_37),
        .ready_for_outstanding_reg(\bus_wide_gen.rreq_offset_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_15),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_13),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_12),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_11),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_10),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_9),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_8),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_7),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_6),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_5),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_4),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_3),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_2),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(\bus_wide_gen.rreq_offset_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(\bus_wide_gen.rreq_offset_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(\bus_wide_gen.rreq_offset_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(\bus_wide_gen.rreq_offset_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(\bus_wide_gen.rreq_offset_n_5 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(\bus_wide_gen.rreq_offset_n_4 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(\bus_wide_gen.rreq_offset_n_3 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(\bus_wide_gen.rreq_offset_n_2 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_17),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_17 ),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_16 ),
        .Q(bi_RVALID),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.first_beat_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.first_beat_reg_n_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized4 \bus_wide_gen.rreq_offset 
       (.ARLEN_Dummy(ARLEN_Dummy),
        .ARREADY_Dummy(ARREADY_Dummy),
        .D({\bus_wide_gen.rreq_offset_n_2 ,\bus_wide_gen.rreq_offset_n_3 ,\bus_wide_gen.rreq_offset_n_4 ,\bus_wide_gen.rreq_offset_n_5 ,\bus_wide_gen.rreq_offset_n_6 ,\bus_wide_gen.rreq_offset_n_7 ,\bus_wide_gen.rreq_offset_n_8 ,\bus_wide_gen.rreq_offset_n_9 }),
        .E(\bus_wide_gen.rreq_offset_n_17 ),
        .Q(\bus_wide_gen.data_buf1__0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.rreq_offset_n_18 ),
        .ap_rst_n_1(\bus_wide_gen.rreq_offset_n_19 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .bi_RVALID(bi_RVALID),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.data_buf_reg[31]_0 ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.rreq_offset_n_15 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.first_beat_reg_n_0 ),
        .dout({last_beat,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35}),
        .\dout[3]_i_2__0 (buff_rdata_n_36),
        .\dout_reg[3] (\bus_wide_gen.rreq_offset_n_12 ),
        .\dout_reg[3]_0 (Q[1:0]),
        .dout_vld_reg_0(\bus_wide_gen.rreq_offset_n_13 ),
        .dout_vld_reg_1(\bus_wide_gen.rreq_offset_n_16 ),
        .dout_vld_reg_2(dout_vld_reg),
        .dout_vld_reg_3(dout_vld_reg_0),
        .dout_vld_reg_4(dout_vld_reg_1),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .full_n_reg_1(load_p2),
        .full_n_reg_2(tmp_valid_reg_0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_18 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_19 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized0 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(next_rreq),
        .Q({fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_ARREADY(bi_ARREADY),
        .\dout_reg[32] (fifo_rreq_n_3),
        .in(in),
        .push(push),
        .tmp_len0(tmp_len0),
        .tmp_valid_reg(\bus_wide_gen.offset_full_n ),
        .tmp_valid_reg_0(tmp_valid_reg_0));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_37),
        .Q(RBURST_READY_Dummy),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_6),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_5),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_4),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0),
        .Q(ARLEN_Dummy),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_3),
        .Q(tmp_valid_reg_0),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_mem__parameterized0
   (D,
    mem_reg_0,
    dout,
    rnext,
    dout_vld_reg,
    dout_vld_reg_0,
    mem_reg_1,
    \bus_wide_gen.data_buf_reg[23] ,
    Q,
    \bus_wide_gen.data_buf_reg[23]_0 ,
    ap_rst_n,
    ready_for_outstanding_reg,
    \bus_wide_gen.first_beat_reg ,
    raddr,
    mem_reg_2,
    mem_reg_3,
    \bus_wide_gen.offset_valid ,
    \bus_wide_gen.data_buf_reg[0] ,
    ap_clk,
    ap_rst_n_inv,
    mem_reg_4,
    din,
    WEBWE);
  output [23:0]D;
  output mem_reg_0;
  output [8:0]dout;
  output [6:0]rnext;
  output dout_vld_reg;
  output dout_vld_reg_0;
  output mem_reg_1;
  input \bus_wide_gen.data_buf_reg[23] ;
  input [23:0]Q;
  input \bus_wide_gen.data_buf_reg[23]_0 ;
  input ap_rst_n;
  input ready_for_outstanding_reg;
  input \bus_wide_gen.first_beat_reg ;
  input [6:0]raddr;
  input mem_reg_2;
  input mem_reg_3;
  input \bus_wide_gen.offset_valid ;
  input [1:0]\bus_wide_gen.data_buf_reg[0] ;
  input ap_clk;
  input ap_rst_n_inv;
  input [6:0]mem_reg_4;
  input [33:0]din;
  input [0:0]WEBWE;

  wire [23:0]D;
  wire [23:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_ready;
  wire \bus_wide_gen.data_buf[0]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[10]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[11]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[12]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[13]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[14]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[16]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[17]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[18]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[19]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[1]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[20]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[21]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[22]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[2]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[3]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[4]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[5]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[6]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[8]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[9]_i_2__0_n_0 ;
  wire [1:0]\bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[23]_0 ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire [33:0]din;
  wire [8:0]dout;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire [6:0]mem_reg_4;
  wire mem_reg_i_1__0_n_0;
  wire mem_reg_n_0;
  wire mem_reg_n_1;
  wire mem_reg_n_10;
  wire mem_reg_n_11;
  wire mem_reg_n_12;
  wire mem_reg_n_13;
  wire mem_reg_n_14;
  wire mem_reg_n_15;
  wire mem_reg_n_2;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_3;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire mem_reg_n_4;
  wire mem_reg_n_5;
  wire mem_reg_n_6;
  wire mem_reg_n_7;
  wire mem_reg_n_8;
  wire mem_reg_n_9;
  wire [6:0]raddr;
  wire [6:0]raddr_reg;
  wire \raddr_reg[4]_i_2__0_n_0 ;
  wire \raddr_reg[6]_i_2__0_n_0 ;
  wire \raddr_reg[6]_i_3__0_n_0 ;
  wire ready_for_outstanding_reg;
  wire [6:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[0]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[0]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[0]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_15),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[0]_i_2__0 
       (.I0(dout[0]),
        .I1(mem_reg_n_7),
        .I2(\bus_wide_gen.data_buf_reg[0] [0]),
        .I3(mem_reg_n_31),
        .I4(\bus_wide_gen.data_buf_reg[0] [1]),
        .I5(mem_reg_n_15),
        .O(\bus_wide_gen.data_buf[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[10]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[10]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[10]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_5),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[10]_i_2__0 
       (.I0(mem_reg_n_29),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(dout[2]),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .I4(mem_reg_n_5),
        .O(\bus_wide_gen.data_buf[10]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[11]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[11]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[11]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_4),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[11]_i_2__0 
       (.I0(mem_reg_n_28),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(dout[3]),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .I4(mem_reg_n_4),
        .O(\bus_wide_gen.data_buf[11]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[12]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[12]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[12]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_3),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[12]_i_2__0 
       (.I0(mem_reg_n_27),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(dout[4]),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .I4(mem_reg_n_3),
        .O(\bus_wide_gen.data_buf[12]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[13]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[13]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[13]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_2),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[13]_i_2__0 
       (.I0(mem_reg_n_26),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(dout[5]),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .I4(mem_reg_n_2),
        .O(\bus_wide_gen.data_buf[13]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[14]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[14]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[14]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_1),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[14]_i_2__0 
       (.I0(mem_reg_n_25),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(dout[6]),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .I4(mem_reg_n_1),
        .O(\bus_wide_gen.data_buf[14]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[15]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[15]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[15]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_0),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[15]_i_2__0 
       (.I0(mem_reg_n_24),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(dout[7]),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .I4(mem_reg_n_0),
        .O(\bus_wide_gen.data_buf[15]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[16]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[16]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[16]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_31),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[16]_i_2__0 
       (.I0(dout[0]),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(mem_reg_n_31),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .O(\bus_wide_gen.data_buf[16]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[17]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[17]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[17]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_30),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[17]_i_2__0 
       (.I0(dout[1]),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(mem_reg_n_30),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .O(\bus_wide_gen.data_buf[17]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[18]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[18]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[18]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_29),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[18]_i_2__0 
       (.I0(dout[2]),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(mem_reg_n_29),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .O(\bus_wide_gen.data_buf[18]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[19]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[19]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[19]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_28),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[19]_i_2__0 
       (.I0(dout[3]),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(mem_reg_n_28),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .O(\bus_wide_gen.data_buf[19]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[1]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[1]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[1]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_14),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[1]_i_2__0 
       (.I0(dout[1]),
        .I1(mem_reg_n_6),
        .I2(\bus_wide_gen.data_buf_reg[0] [0]),
        .I3(mem_reg_n_30),
        .I4(\bus_wide_gen.data_buf_reg[0] [1]),
        .I5(mem_reg_n_14),
        .O(\bus_wide_gen.data_buf[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[20]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[20]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[20]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_27),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[20]_i_2__0 
       (.I0(dout[4]),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(mem_reg_n_27),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .O(\bus_wide_gen.data_buf[20]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[21]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[21]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[21]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_26),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[21]_i_2__0 
       (.I0(dout[5]),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(mem_reg_n_26),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .O(\bus_wide_gen.data_buf[21]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[22]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[22]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[22]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_25),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[22]_i_2__0 
       (.I0(dout[6]),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(mem_reg_n_25),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .O(\bus_wide_gen.data_buf[22]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[23]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[23]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_24),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[23]_i_2__0 
       (.I0(dout[7]),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(mem_reg_n_24),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .O(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[2]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[2]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[2]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_13),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[2]_i_2__0 
       (.I0(dout[2]),
        .I1(mem_reg_n_5),
        .I2(\bus_wide_gen.data_buf_reg[0] [0]),
        .I3(mem_reg_n_29),
        .I4(\bus_wide_gen.data_buf_reg[0] [1]),
        .I5(mem_reg_n_13),
        .O(\bus_wide_gen.data_buf[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[3]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[3]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[3]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_12),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[3]_i_2__0 
       (.I0(dout[3]),
        .I1(mem_reg_n_4),
        .I2(\bus_wide_gen.data_buf_reg[0] [0]),
        .I3(mem_reg_n_28),
        .I4(\bus_wide_gen.data_buf_reg[0] [1]),
        .I5(mem_reg_n_12),
        .O(\bus_wide_gen.data_buf[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[4]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[4]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[4]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_11),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[4]_i_2__0 
       (.I0(dout[4]),
        .I1(mem_reg_n_3),
        .I2(\bus_wide_gen.data_buf_reg[0] [0]),
        .I3(mem_reg_n_27),
        .I4(\bus_wide_gen.data_buf_reg[0] [1]),
        .I5(mem_reg_n_11),
        .O(\bus_wide_gen.data_buf[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[5]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[5]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[5]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_10),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[5]_i_2__0 
       (.I0(dout[5]),
        .I1(mem_reg_n_2),
        .I2(\bus_wide_gen.data_buf_reg[0] [0]),
        .I3(mem_reg_n_26),
        .I4(\bus_wide_gen.data_buf_reg[0] [1]),
        .I5(mem_reg_n_10),
        .O(\bus_wide_gen.data_buf[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[6]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[6]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[6]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_9),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[6]_i_2__0 
       (.I0(dout[6]),
        .I1(mem_reg_n_1),
        .I2(\bus_wide_gen.data_buf_reg[0] [0]),
        .I3(mem_reg_n_25),
        .I4(\bus_wide_gen.data_buf_reg[0] [1]),
        .I5(mem_reg_n_9),
        .O(\bus_wide_gen.data_buf[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[7]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[7]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[7]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_8),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[7]_i_2__0 
       (.I0(dout[7]),
        .I1(mem_reg_n_0),
        .I2(\bus_wide_gen.data_buf_reg[0] [0]),
        .I3(mem_reg_n_24),
        .I4(\bus_wide_gen.data_buf_reg[0] [1]),
        .I5(mem_reg_n_8),
        .O(\bus_wide_gen.data_buf[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[8]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[8]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[8]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_7),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[8]_i_2__0 
       (.I0(mem_reg_n_31),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(dout[0]),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .I4(mem_reg_n_7),
        .O(\bus_wide_gen.data_buf[8]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[9]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[9]_i_2__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(Q[9]),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I4(mem_reg_n_6),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[9]_i_2__0 
       (.I0(mem_reg_n_30),
        .I1(\bus_wide_gen.data_buf_reg[0] [0]),
        .I2(dout[1]),
        .I3(\bus_wide_gen.data_buf_reg[0] [1]),
        .I4(mem_reg_n_6),
        .O(\bus_wide_gen.data_buf[9]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hBFB3)) 
    \bus_wide_gen.first_beat_i_1__0 
       (.I0(dout[8]),
        .I1(ap_rst_n),
        .I2(ready_for_outstanding_reg),
        .I3(\bus_wide_gen.first_beat_reg ),
        .O(mem_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dout[3]_i_7__0 
       (.I0(mem_reg_2),
        .I1(\bus_wide_gen.offset_valid ),
        .O(dout_vld_reg_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4318" *) 
  (* RTL_RAM_NAME = "inst/bi_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,mem_reg_4,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({mem_reg_n_0,mem_reg_n_1,mem_reg_n_2,mem_reg_n_3,mem_reg_n_4,mem_reg_n_5,mem_reg_n_6,mem_reg_n_7,mem_reg_n_8,mem_reg_n_9,mem_reg_n_10,mem_reg_n_11,mem_reg_n_12,mem_reg_n_13,mem_reg_n_14,mem_reg_n_15}),
        .DOBDO({dout[7:0],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP({burst_ready,dout[8]}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1__0_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_1__0
       (.I0(ap_rst_n),
        .I1(dout_vld_reg),
        .O(mem_reg_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    mem_reg_i_4__0
       (.I0(ready_for_outstanding_reg),
        .I1(mem_reg_2),
        .I2(mem_reg_3),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hA1)) 
    \raddr_reg[0]_i_1__0 
       (.I0(raddr[0]),
        .I1(\raddr_reg[6]_i_3__0_n_0 ),
        .I2(dout_vld_reg),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hCC06)) 
    \raddr_reg[1]_i_1__0 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(\raddr_reg[6]_i_3__0_n_0 ),
        .I3(dout_vld_reg),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hABBB1000)) 
    \raddr_reg[2]_i_1__0 
       (.I0(dout_vld_reg),
        .I1(\raddr_reg[6]_i_3__0_n_0 ),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'hFF00FF0000007F80)) 
    \raddr_reg[3]_i_1__0 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(\raddr_reg[6]_i_3__0_n_0 ),
        .I5(dout_vld_reg),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'hBABB0500)) 
    \raddr_reg[4]_i_1__0 
       (.I0(dout_vld_reg),
        .I1(\raddr_reg[6]_i_3__0_n_0 ),
        .I2(\raddr_reg[4]_i_2__0_n_0 ),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr_reg[4]_i_2__0 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(\raddr_reg[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h9C9C889C)) 
    \raddr_reg[5]_i_1__0 
       (.I0(dout_vld_reg),
        .I1(raddr[5]),
        .I2(\raddr_reg[6]_i_2__0_n_0 ),
        .I3(\raddr_reg[6]_i_3__0_n_0 ),
        .I4(raddr[0]),
        .O(rnext[5]));
  LUT5 #(
    .INIT(32'hF000F0F8)) 
    \raddr_reg[6]_i_1__0 
       (.I0(\raddr_reg[6]_i_2__0_n_0 ),
        .I1(raddr[5]),
        .I2(raddr[6]),
        .I3(dout_vld_reg),
        .I4(\raddr_reg[6]_i_3__0_n_0 ),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[6]_i_2__0 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .O(\raddr_reg[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[6]_i_3__0 
       (.I0(raddr[6]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .I5(raddr[5]),
        .O(\raddr_reg[6]_i_3__0_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1__0
       (.I0(burst_ready),
        .I1(ready_for_outstanding_reg),
        .O(mem_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_read
   (m_axi_bi_ARADDR,
    ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \state_reg[0] ,
    WEBWE,
    din,
    m_axi_bi_ARLEN,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    RBURST_READY_Dummy,
    \bus_wide_gen.offset_full_n ,
    s_ready_t_reg_0,
    m_axi_bi_ARREADY,
    RREADY_Dummy,
    m_axi_bi_RVALID,
    \data_p2_reg[31] ,
    ARLEN_Dummy,
    D,
    load_p2);
  output [29:0]m_axi_bi_ARADDR;
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]WEBWE;
  output [0:0]din;
  output [3:0]m_axi_bi_ARLEN;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input RBURST_READY_Dummy;
  input \bus_wide_gen.offset_full_n ;
  input s_ready_t_reg_0;
  input m_axi_bi_ARREADY;
  input RREADY_Dummy;
  input m_axi_bi_RVALID;
  input [31:0]\data_p2_reg[31] ;
  input [0:0]ARLEN_Dummy;
  input [32:0]D;
  input load_p2;

  wire [0:0]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [32:0]D;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [31:0]\data_p2_reg[31] ;
  wire [0:0]din;
  wire fifo_burst_n_1;
  wire load_p2;
  wire [29:0]m_axi_bi_ARADDR;
  wire [3:0]m_axi_bi_ARLEN;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire p_12_in;
  wire pop;
  wire push;
  wire rreq_burst_conv_n_32;
  wire rreq_burst_conv_n_35;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [0:0]\state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized2 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .\dout_reg[0] (\state_reg[0] ),
        .empty_n_reg_0(rreq_burst_conv_n_35),
        .full_n_reg_0(fifo_burst_n_1),
        .\mOutPtr_reg[0]_0 (\could_multi_bursts.burst_valid_reg ),
        .\mOutPtr_reg[0]_1 (rreq_burst_conv_n_32),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_12_in(p_12_in),
        .pop(pop),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized2_6 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(rreq_burst_conv_n_35),
        .ost_ctrl_ready(ost_ctrl_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_burst_converter rreq_burst_conv
       (.D({ARLEN_Dummy,\data_p2_reg[31] }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.sect_handling_reg_0 (rreq_burst_conv_n_32),
        .load_p2(load_p2),
        .\mOutPtr_reg[3] (fifo_burst_n_1),
        .m_axi_bi_ARADDR(m_axi_bi_ARADDR),
        .m_axi_bi_ARLEN(m_axi_bi_ARLEN),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .m_axi_bi_ARREADY_0(rreq_burst_conv_n_35),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_12_in(p_12_in),
        .pop(pop),
        .push(push),
        .s_ready_t_reg(ARREADY_Dummy),
        .s_ready_t_reg_0(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized2 rs_rdata
       (.D(D),
        .Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[32]_0 (Q),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    \could_multi_bursts.last_loop_reg ,
    next_req,
    E,
    D,
    Q,
    \sect_total_reg[15] ,
    last_sect_reg,
    \data_p1_reg[49]_0 ,
    \data_p1_reg[49]_1 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[11]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    req_handling_reg,
    last_sect_reg_0,
    \bus_wide_gen.offset_full_n ,
    s_ready_t_reg_1,
    req_handling_reg_0,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg_1,
    ost_ctrl_ready,
    req_handling_reg_2,
    req_handling_reg_3,
    m_axi_bi_ARREADY,
    \sect_total[19]_i_3__0_0 ,
    \data_p2_reg[63]_0 ,
    S,
    \sect_total_reg[3]_i_2__0_0 ,
    \sect_total_reg[3] ,
    load_p2);
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output \could_multi_bursts.last_loop_reg ;
  output next_req;
  output [0:0]E;
  output [19:0]D;
  output [32:0]Q;
  output \sect_total_reg[15] ;
  output last_sect_reg;
  output [19:0]\data_p1_reg[49]_0 ;
  output [9:0]\data_p1_reg[49]_1 ;
  output [3:0]\data_p1_reg[3]_0 ;
  output [3:0]\data_p1_reg[7]_0 ;
  output [3:0]\data_p1_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input req_handling_reg;
  input last_sect_reg_0;
  input \bus_wide_gen.offset_full_n ;
  input s_ready_t_reg_1;
  input req_handling_reg_0;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg_1;
  input ost_ctrl_ready;
  input req_handling_reg_2;
  input req_handling_reg_3;
  input m_axi_bi_ARREADY;
  input [19:0]\sect_total[19]_i_3__0_0 ;
  input [32:0]\data_p2_reg[63]_0 ;
  input [1:0]S;
  input [3:0]\sect_total_reg[3]_i_2__0_0 ;
  input [3:0]\sect_total_reg[3] ;
  input load_p2;

  wire [19:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \beat_len[1]_i_2__0_n_0 ;
  wire \beat_len[1]_i_3__0_n_0 ;
  wire \beat_len_reg[1]_i_1__0_n_0 ;
  wire \beat_len_reg[1]_i_1__0_n_1 ;
  wire \beat_len_reg[1]_i_1__0_n_2 ;
  wire \beat_len_reg[1]_i_1__0_n_3 ;
  wire \beat_len_reg[5]_i_1__0_n_0 ;
  wire \beat_len_reg[5]_i_1__0_n_1 ;
  wire \beat_len_reg[5]_i_1__0_n_2 ;
  wire \beat_len_reg[5]_i_1__0_n_3 ;
  wire \beat_len_reg[9]_i_1__0_n_1 ;
  wire \beat_len_reg[9]_i_1__0_n_2 ;
  wire \beat_len_reg[9]_i_1__0_n_3 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.last_loop_reg ;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[49]_i_2__0_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [3:0]\data_p1_reg[11]_0 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [19:0]\data_p1_reg[49]_0 ;
  wire [9:0]\data_p1_reg[49]_1 ;
  wire [3:0]\data_p1_reg[7]_0 ;
  wire [63:0]data_p2;
  wire [32:0]\data_p2_reg[63]_0 ;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire load_p1;
  wire load_p2;
  wire m_axi_bi_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_handling_reg_1;
  wire req_handling_reg_2;
  wire req_handling_reg_3;
  wire req_valid;
  wire s_ready_t_i_1__3_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_total[19]_i_3__0_0 ;
  wire \sect_total[19]_i_4__0_n_0 ;
  wire \sect_total[19]_i_5__0_n_0 ;
  wire \sect_total[19]_i_6__0_n_0 ;
  wire \sect_total[19]_i_7__0_n_0 ;
  wire \sect_total[3]_i_15__0_n_0 ;
  wire \sect_total[3]_i_16__0_n_0 ;
  wire \sect_total_reg[11]_i_1__0_n_0 ;
  wire \sect_total_reg[11]_i_1__0_n_1 ;
  wire \sect_total_reg[11]_i_1__0_n_2 ;
  wire \sect_total_reg[11]_i_1__0_n_3 ;
  wire \sect_total_reg[15] ;
  wire \sect_total_reg[15]_i_1__0_n_0 ;
  wire \sect_total_reg[15]_i_1__0_n_1 ;
  wire \sect_total_reg[15]_i_1__0_n_2 ;
  wire \sect_total_reg[15]_i_1__0_n_3 ;
  wire \sect_total_reg[19]_i_2__0_n_1 ;
  wire \sect_total_reg[19]_i_2__0_n_2 ;
  wire \sect_total_reg[19]_i_2__0_n_3 ;
  wire [3:0]\sect_total_reg[3] ;
  wire \sect_total_reg[3]_i_1__0_n_0 ;
  wire \sect_total_reg[3]_i_1__0_n_1 ;
  wire \sect_total_reg[3]_i_1__0_n_2 ;
  wire \sect_total_reg[3]_i_1__0_n_3 ;
  wire [3:0]\sect_total_reg[3]_i_2__0_0 ;
  wire \sect_total_reg[3]_i_2__0_n_0 ;
  wire \sect_total_reg[3]_i_2__0_n_1 ;
  wire \sect_total_reg[3]_i_2__0_n_2 ;
  wire \sect_total_reg[3]_i_2__0_n_3 ;
  wire \sect_total_reg[3]_i_3__0_n_0 ;
  wire \sect_total_reg[3]_i_3__0_n_1 ;
  wire \sect_total_reg[3]_i_3__0_n_2 ;
  wire \sect_total_reg[3]_i_3__0_n_3 ;
  wire \sect_total_reg[3]_i_8__0_n_0 ;
  wire \sect_total_reg[3]_i_8__0_n_1 ;
  wire \sect_total_reg[3]_i_8__0_n_2 ;
  wire \sect_total_reg[3]_i_8__0_n_3 ;
  wire \sect_total_reg[7]_i_1__0_n_0 ;
  wire \sect_total_reg[7]_i_1__0_n_1 ;
  wire \sect_total_reg[7]_i_1__0_n_2 ;
  wire \sect_total_reg[7]_i_1__0_n_3 ;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire \state[1]_i_2__0_n_0 ;
  wire [1:0]state__0;
  wire [1:0]\NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000008CFF00)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(next_req),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h008CFF8000730080)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(next_req),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2__0 
       (.I0(Q[32]),
        .I1(Q[1]),
        .O(\beat_len[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3__0 
       (.I0(Q[32]),
        .I1(Q[0]),
        .O(\beat_len[1]_i_3__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1__0_n_0 ,\beat_len_reg[1]_i_1__0_n_1 ,\beat_len_reg[1]_i_1__0_n_2 ,\beat_len_reg[1]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[32],Q[32]}),
        .O({\data_p1_reg[49]_1 [1:0],\NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({Q[32],Q[32],\beat_len[1]_i_2__0_n_0 ,\beat_len[1]_i_3__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1__0 
       (.CI(\beat_len_reg[1]_i_1__0_n_0 ),
        .CO({\beat_len_reg[5]_i_1__0_n_0 ,\beat_len_reg[5]_i_1__0_n_1 ,\beat_len_reg[5]_i_1__0_n_2 ,\beat_len_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_1 [5:2]),
        .S({Q[32],Q[32],Q[32],Q[32]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1__0 
       (.CI(\beat_len_reg[5]_i_1__0_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1__0_n_1 ,\beat_len_reg[9]_i_1__0_n_2 ,\beat_len_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_1 [9:6]),
        .S({Q[32],Q[32],Q[32],Q[32]}));
  LUT6 #(
    .INIT(64'h7070F070FFFFFFFF)) 
    \could_multi_bursts.loop_cnt[5]_i_4__0 
       (.I0(req_handling_reg_1),
        .I1(ost_ctrl_ready),
        .I2(req_handling_reg_2),
        .I3(req_handling_reg_3),
        .I4(m_axi_bi_ARREADY),
        .I5(req_handling_reg_0),
        .O(\could_multi_bursts.last_loop_reg ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h44444444D0D000D0)) 
    \data_p1[49]_i_1__0 
       (.I0(state__0[1]),
        .I1(next_req),
        .I2(s_ready_t_reg_1),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_2__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [32]),
        .O(\data_p1[49]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_2__0_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [32]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(Q[32]),
        .O(\data_p1_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(Q[32]),
        .O(\data_p1_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(Q[32]),
        .O(\data_p1_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(Q[32]),
        .O(\data_p1_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1__0
       (.I0(Q[11]),
        .I1(Q[32]),
        .O(\data_p1_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2__0
       (.I0(Q[10]),
        .I1(Q[32]),
        .O(\data_p1_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_3__0
       (.I0(Q[9]),
        .I1(Q[32]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_4__0
       (.I0(Q[8]),
        .I1(Q[32]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__0
       (.I0(Q[3]),
        .I1(Q[32]),
        .O(\data_p1_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__0
       (.I0(Q[2]),
        .I1(Q[32]),
        .O(\data_p1_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__0
       (.I0(Q[1]),
        .I1(Q[32]),
        .O(\data_p1_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__0
       (.I0(Q[0]),
        .I1(Q[32]),
        .O(\data_p1_reg[3]_0 [0]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1__0
       (.I0(ap_rst_n),
        .I1(req_handling_reg),
        .I2(\could_multi_bursts.last_loop_reg ),
        .I3(last_sect_reg_0),
        .I4(next_req),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hFFFFAB00)) 
    req_handling_i_1__0
       (.I0(\could_multi_bursts.last_loop_reg ),
        .I1(req_handling_reg),
        .I2(\sect_total_reg[15] ),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(last_sect_reg));
  LUT6 #(
    .INIT(64'hFF44FF44DF55FF55)) 
    s_ready_t_i_1__3
       (.I0(state__0[1]),
        .I1(next_req),
        .I2(s_ready_t_reg_1),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_cnt[19]_i_1__0 
       (.I0(req_handling_reg_0),
        .I1(req_valid),
        .I2(\could_multi_bursts.last_loop_reg ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h00A8AAAA)) 
    \sect_total[19]_i_1__0 
       (.I0(req_valid),
        .I1(\sect_total_reg[15] ),
        .I2(req_handling_reg),
        .I3(\could_multi_bursts.last_loop_reg ),
        .I4(req_handling_reg_0),
        .O(next_req));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_3__0 
       (.I0(\sect_total[19]_i_4__0_n_0 ),
        .I1(\sect_total[19]_i_3__0_0 [15]),
        .I2(\sect_total[19]_i_3__0_0 [4]),
        .I3(\sect_total[19]_i_3__0_0 [9]),
        .I4(\sect_total[19]_i_3__0_0 [2]),
        .I5(\sect_total[19]_i_5__0_n_0 ),
        .O(\sect_total_reg[15] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sect_total[19]_i_4__0 
       (.I0(\sect_total[19]_i_3__0_0 [5]),
        .I1(\sect_total[19]_i_3__0_0 [0]),
        .I2(\sect_total[19]_i_3__0_0 [19]),
        .I3(\sect_total[19]_i_3__0_0 [16]),
        .O(\sect_total[19]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sect_total[19]_i_5__0 
       (.I0(\sect_total[19]_i_3__0_0 [10]),
        .I1(\sect_total[19]_i_3__0_0 [17]),
        .I2(\sect_total[19]_i_3__0_0 [7]),
        .I3(\sect_total[19]_i_3__0_0 [8]),
        .I4(\sect_total[19]_i_6__0_n_0 ),
        .I5(\sect_total[19]_i_7__0_n_0 ),
        .O(\sect_total[19]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sect_total[19]_i_6__0 
       (.I0(\sect_total[19]_i_3__0_0 [12]),
        .I1(\sect_total[19]_i_3__0_0 [6]),
        .I2(\sect_total[19]_i_3__0_0 [14]),
        .I3(\sect_total[19]_i_3__0_0 [11]),
        .O(\sect_total[19]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sect_total[19]_i_7__0 
       (.I0(\sect_total[19]_i_3__0_0 [13]),
        .I1(\sect_total[19]_i_3__0_0 [3]),
        .I2(\sect_total[19]_i_3__0_0 [18]),
        .I3(\sect_total[19]_i_3__0_0 [1]),
        .O(\sect_total[19]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_15__0 
       (.I0(Q[32]),
        .I1(Q[1]),
        .O(\sect_total[3]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_16__0 
       (.I0(Q[32]),
        .I1(Q[0]),
        .O(\sect_total[3]_i_16__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[11]_i_1__0 
       (.CI(\sect_total_reg[7]_i_1__0_n_0 ),
        .CO({\sect_total_reg[11]_i_1__0_n_0 ,\sect_total_reg[11]_i_1__0_n_1 ,\sect_total_reg[11]_i_1__0_n_2 ,\sect_total_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [11:8]),
        .S({Q[32],Q[32],Q[32],Q[32]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[15]_i_1__0 
       (.CI(\sect_total_reg[11]_i_1__0_n_0 ),
        .CO({\sect_total_reg[15]_i_1__0_n_0 ,\sect_total_reg[15]_i_1__0_n_1 ,\sect_total_reg[15]_i_1__0_n_2 ,\sect_total_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [15:12]),
        .S({Q[32],Q[32],Q[32],Q[32]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__0 
       (.CI(\sect_total_reg[15]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED [3],\sect_total_reg[19]_i_2__0_n_1 ,\sect_total_reg[19]_i_2__0_n_2 ,\sect_total_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [19:16]),
        .S({Q[32],Q[32],Q[32],Q[32]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_1__0 
       (.CI(\sect_total_reg[3]_i_2__0_n_0 ),
        .CO({\sect_total_reg[3]_i_1__0_n_0 ,\sect_total_reg[3]_i_1__0_n_1 ,\sect_total_reg[3]_i_1__0_n_2 ,\sect_total_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [3:0]),
        .S({Q[32],Q[32],Q[32],Q[32]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_2__0 
       (.CI(\sect_total_reg[3]_i_3__0_n_0 ),
        .CO({\sect_total_reg[3]_i_2__0_n_0 ,\sect_total_reg[3]_i_2__0_n_1 ,\sect_total_reg[3]_i_2__0_n_2 ,\sect_total_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[32],Q[32],Q[32],Q[32]}),
        .O(\NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_3__0 
       (.CI(\sect_total_reg[3]_i_8__0_n_0 ),
        .CO({\sect_total_reg[3]_i_3__0_n_0 ,\sect_total_reg[3]_i_3__0_n_1 ,\sect_total_reg[3]_i_3__0_n_2 ,\sect_total_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[32],Q[32],Q[32],Q[32]}),
        .O(\NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3]_i_2__0_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_8__0 
       (.CI(1'b0),
        .CO({\sect_total_reg[3]_i_8__0_n_0 ,\sect_total_reg[3]_i_8__0_n_1 ,\sect_total_reg[3]_i_8__0_n_2 ,\sect_total_reg[3]_i_8__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[32],Q[32],Q[32],Q[32]}),
        .O(\NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED [3:0]),
        .S({S,\sect_total[3]_i_15__0_n_0 ,\sect_total[3]_i_16__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[7]_i_1__0 
       (.CI(\sect_total_reg[3]_i_1__0_n_0 ),
        .CO({\sect_total_reg[7]_i_1__0_n_0 ,\sect_total_reg[7]_i_1__0_n_1 ,\sect_total_reg[7]_i_1__0_n_2 ,\sect_total_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [7:4]),
        .S({Q[32],Q[32],Q[32],Q[32]}));
  LUT6 #(
    .INIT(64'hFF777F77C0000000)) 
    \state[0]_i_1__1 
       (.I0(next_req),
        .I1(state),
        .I2(s_ready_t_reg_0),
        .I3(s_ready_t_reg_1),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(req_valid),
        .O(\state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5DDD5DFFFFFFFF)) 
    \state[1]_i_1__1 
       (.I0(req_valid),
        .I1(state),
        .I2(s_ready_t_reg_1),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(\state[1]_i_2__0_n_0 ),
        .O(\state[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h888A)) 
    \state[1]_i_2__0 
       (.I0(req_handling_reg_0),
        .I1(\could_multi_bursts.last_loop_reg ),
        .I2(req_handling_reg),
        .I3(\sect_total_reg[15] ),
        .O(\state[1]_i_2__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(req_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized1
   (m_axi_bi_BREADY,
    m_axi_bi_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_bi_BREADY;
  input m_axi_bi_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__7_n_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1__2_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__7 
       (.I0(m_axi_bi_BREADY),
        .I1(m_axi_bi_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__7_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__7_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i___0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_bi_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1__2
       (.I0(m_axi_bi_BVALID),
        .I1(m_axi_bi_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(m_axi_bi_BREADY),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    WEBWE,
    Q,
    \data_p1_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    m_axi_bi_RVALID,
    D);
  output s_ready_t_reg_0;
  output [0:0]WEBWE;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_bi_RVALID;
  input [32:0]D;

  wire [32:0]D;
  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__2_n_0 ;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1__2_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_2__0_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_bi_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__4_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_bi_RVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(RREADY_Dummy),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_bi_RVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(RREADY_Dummy),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__2 
       (.I0(D[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__2 
       (.I0(D[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__2 
       (.I0(D[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__2 
       (.I0(D[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__2 
       (.I0(D[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__2 
       (.I0(D[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__2 
       (.I0(D[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__2 
       (.I0(D[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__2 
       (.I0(D[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__2 
       (.I0(D[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__2 
       (.I0(D[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__2 
       (.I0(D[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__2 
       (.I0(D[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__2 
       (.I0(D[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__2 
       (.I0(D[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__2 
       (.I0(D[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__2 
       (.I0(D[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__2 
       (.I0(D[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__2 
       (.I0(D[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__2 
       (.I0(D[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__2 
       (.I0(D[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__2 
       (.I0(D[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__2 
       (.I0(D[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__2 
       (.I0(D[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__2 
       (.I0(D[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[32]_i_1__0 
       (.I0(state__0[1]),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(m_axi_bi_RVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_2__0 
       (.I0(D[32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[32] ),
        .O(\data_p1[32]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__2 
       (.I0(D[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__2 
       (.I0(D[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__2 
       (.I0(D[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__2 
       (.I0(D[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__2 
       (.I0(D[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__2 
       (.I0(D[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__2 
       (.I0(D[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_bi_RVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3__0
       (.I0(Q),
        .I1(RREADY_Dummy),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__4
       (.I0(m_axi_bi_RVALID),
        .I1(state__0[1]),
        .I2(RREADY_Dummy),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__4_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__2 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(state),
        .I3(m_axi_bi_RVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__2 
       (.I0(m_axi_bi_RVALID),
        .I1(state),
        .I2(Q),
        .I3(RREADY_Dummy),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl__parameterized0
   (pop,
    tmp_len0,
    \dout_reg[32]_0 ,
    Q,
    \dout_reg[0]_0 ,
    tmp_valid_reg,
    ARREADY_Dummy,
    tmp_valid_reg_0,
    rreq_valid,
    push,
    in,
    \dout_reg[32]_1 ,
    \dout_reg[32]_2 ,
    \dout_reg[32]_3 ,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output [0:0]tmp_len0;
  output \dout_reg[32]_0 ;
  output [31:0]Q;
  input \dout_reg[0]_0 ;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input tmp_valid_reg_0;
  input rreq_valid;
  input push;
  input [31:0]in;
  input \dout_reg[32]_1 ;
  input \dout_reg[32]_2 ;
  input \dout_reg[32]_3 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[32]_0 ;
  wire \dout_reg[32]_1 ;
  wire \dout_reg[32]_2 ;
  wire \dout_reg[32]_3 ;
  wire [31:0]in;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][30]_srl6_n_0 ;
  wire \mem_reg[5][31]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push;
  wire [0:0]rreq_len;
  wire rreq_valid;
  wire [0:0]tmp_len0;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;

  LUT5 #(
    .INIT(32'hA222AAAA)) 
    \dout[32]_i_1__0 
       (.I0(\dout_reg[0]_0 ),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_0),
        .I4(rreq_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][30]_srl6_n_0 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][31]_srl6_n_0 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(rreq_len),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][30]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[5][30]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][31]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[5][31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[17]_i_1__0 
       (.I0(rreq_len),
        .O(tmp_len0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    tmp_valid_i_1__0
       (.I0(rreq_len),
        .I1(rreq_valid),
        .I2(tmp_valid_reg_0),
        .I3(ARREADY_Dummy),
        .I4(tmp_valid_reg),
        .O(\dout_reg[32]_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl__parameterized1
   (empty_n_reg,
    din,
    push,
    ost_ctrl_info,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    ap_clk,
    ap_rst_n_inv,
    \dout_reg[0]_3 ,
    Q,
    RREADY_Dummy,
    \dout_reg[0]_4 ,
    burst_valid);
  output empty_n_reg;
  output [0:0]din;
  input push;
  input ost_ctrl_info;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input ap_clk;
  input ap_rst_n_inv;
  input \dout_reg[0]_3 ;
  input [0:0]Q;
  input RREADY_Dummy;
  input [0:0]\dout_reg[0]_4 ;
  input burst_valid;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire [0:0]\dout_reg[0]_4 ;
  wire empty_n_reg;
  wire last_burst;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire ost_ctrl_info;
  wire push;

  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \dout[0]_i_1__0 
       (.I0(\dout_reg[0]_3 ),
        .I1(Q),
        .I2(RREADY_Dummy),
        .I3(\dout_reg[0]_4 ),
        .I4(burst_valid),
        .O(empty_n_reg));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_reg),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(last_burst),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\bi_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_0 ),
        .A1(\dout_reg[0]_1 ),
        .A2(\dout_reg[0]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__0
       (.I0(Q),
        .I1(last_burst),
        .I2(burst_valid),
        .O(din));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl__parameterized3
   (ap_rst_n_0,
    pop,
    D,
    Q,
    \dout_reg[3]_0 ,
    dout_vld_reg,
    E,
    \mOutPtr_reg[3] ,
    \bus_wide_gen.data_valid_reg ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    ap_rst_n_1,
    ap_rst_n_2,
    mem_reg,
    ap_rst_n,
    p_1_in,
    ARREADY_Dummy,
    full_n_reg,
    full_n_reg_0,
    dout,
    \bus_wide_gen.data_buf_reg[31] ,
    beat_valid,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_valid_reg_1 ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \dout_reg[0]_0 ,
    \mOutPtr_reg[3]_0 ,
    \dout_reg[0]_1 ,
    dout_vld_reg_2,
    bi_RVALID,
    dout_vld_reg_3,
    dout_vld_reg_4,
    dout_vld_reg_5,
    \dout[3]_i_2__0_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \dout_reg[3]_1 ,
    ARLEN_Dummy,
    \dout_reg[3]_2 ,
    \dout_reg[3]_3 ,
    \dout_reg[3]_4 ,
    ap_clk,
    ap_rst_n_inv);
  output ap_rst_n_0;
  output pop;
  output [7:0]D;
  output [1:0]Q;
  output \dout_reg[3]_0 ;
  output dout_vld_reg;
  output [0:0]E;
  output [2:0]\mOutPtr_reg[3] ;
  output \bus_wide_gen.data_valid_reg ;
  output dout_vld_reg_0;
  output [0:0]dout_vld_reg_1;
  output ap_rst_n_1;
  output ap_rst_n_2;
  output mem_reg;
  input ap_rst_n;
  input p_1_in;
  input ARREADY_Dummy;
  input full_n_reg;
  input full_n_reg_0;
  input [8:0]dout;
  input \bus_wide_gen.data_buf_reg[31] ;
  input beat_valid;
  input \bus_wide_gen.data_valid_reg_0 ;
  input \bus_wide_gen.data_valid_reg_1 ;
  input \bus_wide_gen.split_cnt_buf_reg[1] ;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input \dout_reg[0]_0 ;
  input [3:0]\mOutPtr_reg[3]_0 ;
  input \dout_reg[0]_1 ;
  input dout_vld_reg_2;
  input bi_RVALID;
  input dout_vld_reg_3;
  input dout_vld_reg_4;
  input dout_vld_reg_5;
  input \dout[3]_i_2__0_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input [1:0]\dout_reg[3]_1 ;
  input [0:0]ARLEN_Dummy;
  input \dout_reg[3]_2 ;
  input \dout_reg[3]_3 ;
  input \dout_reg[3]_4 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire [0:0]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire bi_RVALID;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_valid_i_2__0_n_0 ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.data_valid_reg_1 ;
  wire [1:0]\bus_wide_gen.end_offset ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2__0_n_0 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_3__0_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [8:0]dout;
  wire \dout[3]_i_2__0_0 ;
  wire \dout[3]_i_3__0_n_0 ;
  wire \dout[3]_i_4__0_n_0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[3]_0 ;
  wire [1:0]\dout_reg[3]_1 ;
  wire \dout_reg[3]_2 ;
  wire \dout_reg[3]_3 ;
  wire \dout_reg[3]_4 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire dout_vld_reg_4;
  wire dout_vld_reg_5;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [2:0]\mOutPtr_reg[3] ;
  wire [3:0]\mOutPtr_reg[3]_0 ;
  wire mem_reg;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire \mem_reg[6][1]_srl7_n_0 ;
  wire \mem_reg[6][2]_srl7_n_0 ;
  wire \mem_reg[6][3]_srl7_n_0 ;
  wire p_1_in;
  wire pop;

  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[24]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout_reg[3]_0 ),
        .I3(dout[0]),
        .I4(dout_vld_reg),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[25]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout_reg[3]_0 ),
        .I3(dout[1]),
        .I4(dout_vld_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[26]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout_reg[3]_0 ),
        .I3(dout[2]),
        .I4(dout_vld_reg),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[27]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout_reg[3]_0 ),
        .I3(dout[3]),
        .I4(dout_vld_reg),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[28]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout_reg[3]_0 ),
        .I3(dout[4]),
        .I4(dout_vld_reg),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[29]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout_reg[3]_0 ),
        .I3(dout[5]),
        .I4(dout_vld_reg),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[30]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout_reg[3]_0 ),
        .I3(dout[6]),
        .I4(dout_vld_reg),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h5545)) 
    \bus_wide_gen.data_buf[31]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[31] ),
        .I1(beat_valid),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3__0_n_0 ),
        .O(dout_vld_reg_1));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[31]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout_reg[3]_0 ),
        .I3(dout[7]),
        .I4(dout_vld_reg),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00000000802040F0)) 
    \bus_wide_gen.data_buf[31]_i_4__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.data_valid_reg_1 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .I5(\bus_wide_gen.data_buf_reg[31] ),
        .O(\dout_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \bus_wide_gen.data_buf[31]_i_5__0 
       (.I0(\bus_wide_gen.data_buf_reg[31] ),
        .I1(beat_valid),
        .I2(\bus_wide_gen.data_valid_reg_0 ),
        .I3(\bus_wide_gen.data_valid_i_2__0_n_0 ),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hFFEF0323)) 
    \bus_wide_gen.data_valid_i_1__0 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_valid_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_valid_reg_0 ),
        .I4(bi_RVALID),
        .O(dout_vld_reg_0));
  LUT5 #(
    .INIT(32'h7BF3FF73)) 
    \bus_wide_gen.data_valid_i_2__0 
       (.I0(Q[1]),
        .I1(\bus_wide_gen.data_valid_reg_1 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(Q[0]),
        .O(\bus_wide_gen.data_valid_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00404440)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1__0 
       (.I0(\bus_wide_gen.data_valid_reg ),
        .I1(ap_rst_n),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I3(dout_vld_reg_1),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_3__0_n_0 ),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h4440004000404440)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1__0 
       (.I0(\bus_wide_gen.data_valid_reg ),
        .I1(ap_rst_n),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .I3(dout_vld_reg_1),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_2__0_n_0 ),
        .I5(\bus_wide_gen.split_cnt_buf[1]_i_3__0_n_0 ),
        .O(ap_rst_n_2));
  LUT6 #(
    .INIT(64'h00000000FF7FFFFF)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2__0 
       (.I0(beat_valid),
        .I1(dout_vld_reg_2),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(Q[1]),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF8000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3__0 
       (.I0(Q[0]),
        .I1(beat_valid),
        .I2(dout_vld_reg_2),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \dout[3]_i_1__0 
       (.I0(\dout_reg[0]_1 ),
        .I1(dout[8]),
        .I2(beat_valid),
        .I3(\bus_wide_gen.data_valid_reg ),
        .I4(dout_vld_reg_2),
        .O(pop));
  LUT6 #(
    .INIT(64'h2222220202020202)) 
    \dout[3]_i_2__0 
       (.I0(\dout[3]_i_3__0_n_0 ),
        .I1(\dout[3]_i_4__0_n_0 ),
        .I2(bi_RVALID),
        .I3(dout_vld_reg_3),
        .I4(dout_vld_reg_4),
        .I5(dout_vld_reg_5),
        .O(\bus_wide_gen.data_valid_reg ));
  LUT6 #(
    .INIT(64'hDDDDFDDFFDDFDDDD)) 
    \dout[3]_i_3__0 
       (.I0(dout[8]),
        .I1(\dout[3]_i_2__0_0 ),
        .I2(\dout_reg_n_0_[0] ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3__0_n_0 ),
        .I4(\dout_reg_n_0_[1] ),
        .I5(\bus_wide_gen.split_cnt_buf[1]_i_2__0_n_0 ),
        .O(\dout[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h7F007F7F)) 
    \dout[3]_i_4__0 
       (.I0(dout[8]),
        .I1(beat_valid),
        .I2(dout_vld_reg_2),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_2__0_n_0 ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_3__0_n_0 ),
        .O(\dout[3]_i_4__0_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][1]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][2]_srl7_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][3]_srl7_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF7F00)) 
    dout_vld_i_1__17
       (.I0(dout[8]),
        .I1(beat_valid),
        .I2(\bus_wide_gen.data_valid_reg ),
        .I3(dout_vld_reg_2),
        .I4(\dout_reg[0]_1 ),
        .O(mem_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFF5555)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(ARREADY_Dummy),
        .I3(full_n_reg),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hBFFF40004000BFFF)) 
    \mOutPtr[1]_i_1__22 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(full_n_reg),
        .I3(ARREADY_Dummy),
        .I4(\mOutPtr_reg[3]_0 [0]),
        .I5(\mOutPtr_reg[3]_0 [1]),
        .O(\mOutPtr_reg[3] [0]));
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \mOutPtr[2]_i_1__18 
       (.I0(\mOutPtr_reg[3]_0 [2]),
        .I1(\mOutPtr_reg[3]_0 [0]),
        .I2(\mOutPtr_reg[3]_0 [1]),
        .I3(pop),
        .I4(\dout_reg[0]_0 ),
        .O(\mOutPtr_reg[3] [1]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[3]_i_1__3 
       (.I0(pop),
        .I1(ARREADY_Dummy),
        .I2(full_n_reg),
        .I3(full_n_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'hD2F0F0F0F0F0F02D)) 
    \mOutPtr[3]_i_2__3 
       (.I0(\dout_reg[0]_0 ),
        .I1(pop),
        .I2(\mOutPtr_reg[3]_0 [3]),
        .I3(\mOutPtr_reg[3]_0 [1]),
        .I4(\mOutPtr_reg[3]_0 [0]),
        .I5(\mOutPtr_reg[3]_0 [2]),
        .O(\mOutPtr_reg[3] [2]));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[3]_2 ),
        .A1(\dout_reg[3]_3 ),
        .A2(\dout_reg[3]_4 ),
        .A3(1'b0),
        .CE(\dout_reg[0]_0 ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [0]),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[6][0]_srl7_i_2__2 
       (.I0(ARLEN_Dummy),
        .I1(\dout_reg[3]_1 [0]),
        .O(\bus_wide_gen.end_offset [0]));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][1]_srl7 
       (.A0(\dout_reg[3]_2 ),
        .A1(\dout_reg[3]_3 ),
        .A2(\dout_reg[3]_4 ),
        .A3(1'b0),
        .CE(\dout_reg[0]_0 ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [1]),
        .Q(\mem_reg[6][1]_srl7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \mem_reg[6][1]_srl7_i_1__0 
       (.I0(\dout_reg[3]_1 [1]),
        .I1(\dout_reg[3]_1 [0]),
        .I2(ARLEN_Dummy),
        .O(\bus_wide_gen.end_offset [1]));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][2]_srl7 
       (.A0(\dout_reg[3]_2 ),
        .A1(\dout_reg[3]_3 ),
        .A2(\dout_reg[3]_4 ),
        .A3(1'b0),
        .CE(\dout_reg[0]_0 ),
        .CLK(ap_clk),
        .D(\dout_reg[3]_1 [0]),
        .Q(\mem_reg[6][2]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][3]_srl7 
       (.A0(\dout_reg[3]_2 ),
        .A1(\dout_reg[3]_3 ),
        .A2(\dout_reg[3]_4 ),
        .A3(1'b0),
        .CE(\dout_reg[0]_0 ),
        .CLK(ap_clk),
        .D(\dout_reg[3]_1 [1]),
        .Q(\mem_reg[6][3]_srl7_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_write
   (m_axi_bi_BREADY,
    m_axi_bi_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_bi_BREADY;
  input m_axi_bi_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized1 rs_resp
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BVALID(m_axi_bi_BVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi
   (ap_rst_n_inv,
    ca_AWREADY,
    ca_WREADY,
    ca_BVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    pop,
    m_axi_ca_WVALID,
    Q,
    dout_vld_reg,
    dout_vld_reg_0,
    m_axi_ca_AWVALID,
    \data_p1_reg[35] ,
    ap_clk,
    ap_rst_n,
    push,
    push_0,
    mOutPtr18_out,
    Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY,
    m_axi_ca_WREADY,
    m_axi_ca_BVALID,
    m_axi_ca_RVALID,
    \mOutPtr[4]_i_4 ,
    ap_enable_reg_pp0_iter0,
    m_axi_ca_AWREADY,
    in,
    din);
  output ap_rst_n_inv;
  output ca_AWREADY;
  output ca_WREADY;
  output ca_BVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output pop;
  output m_axi_ca_WVALID;
  output [36:0]Q;
  output dout_vld_reg;
  output [3:0]dout_vld_reg_0;
  output m_axi_ca_AWVALID;
  output [33:0]\data_p1_reg[35] ;
  input ap_clk;
  input ap_rst_n;
  input push;
  input push_0;
  input mOutPtr18_out;
  input Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY;
  input m_axi_ca_WREADY;
  input m_axi_ca_BVALID;
  input m_axi_ca_RVALID;
  input [8:0]\mOutPtr[4]_i_4 ;
  input ap_enable_reg_pp0_iter0;
  input m_axi_ca_AWREADY;
  input [29:0]in;
  input [19:0]din;

  wire [31:2]AWADDR_Dummy;
  wire [17:2]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY;
  wire [36:0]Q;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [31:0]WDATA_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bus_write_n_46;
  wire bus_write_n_47;
  wire bus_write_n_48;
  wire bus_write_n_49;
  wire bus_write_n_5;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire [33:0]\data_p1_reg[35] ;
  wire [19:0]din;
  wire dout_vld_reg;
  wire [3:0]dout_vld_reg_0;
  wire [29:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire [8:0]\mOutPtr[4]_i_4 ;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_RVALID;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire need_wrsp;
  wire p_4_in;
  wire pop;
  wire push;
  wire push_0;
  wire resp_valid;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_n_14;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire \wreq_burst_conv/rs_req/load_p2 ;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_read bus_read
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .s_ready_t_reg(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[17],AWLEN_Dummy[4:2],AWADDR_Dummy}),
        .E(bus_write_n_5),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(bus_write_n_47),
        .\data_p1_reg[35] (\data_p1_reg[35] ),
        .\data_p2_reg[63] (\wreq_burst_conv/rs_req/load_p2 ),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[36] (Q),
        .dout_vld_reg(pop),
        .dout_vld_reg_0(bus_write_n_48),
        .dout_vld_reg_1(store_unit_n_14),
        .empty_n_reg(bus_write_n_46),
        .empty_n_reg_0(bus_write_n_49),
        .last_resp(last_resp),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .push_0(push_0),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_load load_unit
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[17],AWLEN_Dummy[4:2],AWADDR_Dummy}),
        .E(bus_write_n_5),
        .Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout({strb_buf,WDATA_Dummy}),
        .dout_vld_reg(ca_BVALID),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .dout_vld_reg_2(bus_write_n_46),
        .empty_n_reg(store_unit_n_14),
        .full_n_reg(ca_AWREADY),
        .full_n_reg_0(ca_WREADY),
        .in(in),
        .last_resp(last_resp),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr[4]_i_4 (\mOutPtr[4]_i_4 ),
        .mem_reg(bus_write_n_49),
        .mem_reg_0(bus_write_n_48),
        .mem_reg_1(bus_write_n_47),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .push(push),
        .push_0(push_0),
        .\raddr_reg_reg[0] (pop),
        .tmp_valid_reg_0(\wreq_burst_conv/rs_req/load_p2 ),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_burst_converter
   (SR,
    in,
    ost_ctrl_valid,
    s_ready_t_reg,
    AWVALID_Dummy_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    p_12_in,
    push,
    push_0,
    ost_ctrl_info,
    \sect_len_buf_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    ost_ctrl_ready,
    AWREADY_Dummy_1,
    \mOutPtr_reg[3] ,
    pop,
    AWVALID_Dummy,
    D,
    \data_p2_reg[63] );
  output [0:0]SR;
  output [33:0]in;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output AWVALID_Dummy_0;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output p_12_in;
  output push;
  output push_0;
  output ost_ctrl_info;
  output [3:0]\sect_len_buf_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_ready;
  input AWREADY_Dummy_1;
  input \mOutPtr_reg[3] ;
  input pop;
  input AWVALID_Dummy;
  input [33:0]D;
  input [0:0]\data_p2_reg[63] ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire AWVALID_Dummy_0;
  wire [33:0]D;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [5:0]beat_len;
  wire \could_multi_bursts.addr_buf[10]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_1__1_n_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_i_2__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__1_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\data_p2_reg[63] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire [33:0]in;
  wire last_sect_buf;
  wire last_sect_i_10__1_n_0;
  wire last_sect_i_11__1_n_0;
  wire last_sect_i_12__1_n_0;
  wire last_sect_i_13_n_0;
  wire last_sect_i_2__1_n_0;
  wire last_sect_i_3__1_n_0;
  wire last_sect_i_4__1_n_0;
  wire last_sect_i_5__1_n_0;
  wire last_sect_i_6__1_n_0;
  wire last_sect_i_7__1_n_0;
  wire last_sect_i_8__1_n_0;
  wire last_sect_i_9__1_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire \mOutPtr_reg[3] ;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire p_12_in;
  wire p_15_in;
  wire [17:2]p_1_in;
  wire pop;
  wire push;
  wire push_0;
  wire req_handling_reg_n_0;
  wire rs_req_n_10;
  wire rs_req_n_11;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_6;
  wire rs_req_n_61;
  wire rs_req_n_7;
  wire rs_req_n_8;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__1_n_0 ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1__1_n_0 ;
  wire \sect_len_buf[1]_i_1__1_n_0 ;
  wire \sect_len_buf[2]_i_1__1_n_0 ;
  wire \sect_len_buf[3]_i_2_n_0 ;
  wire [3:0]\sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[1]_i_10_n_0 ;
  wire \sect_total[1]_i_11_n_0 ;
  wire \sect_total[1]_i_12_n_0 ;
  wire \sect_total[1]_i_13_n_0 ;
  wire \sect_total[1]_i_3_n_0 ;
  wire \sect_total[1]_i_4_n_0 ;
  wire \sect_total[1]_i_6_n_0 ;
  wire \sect_total[1]_i_7_n_0 ;
  wire \sect_total[1]_i_8_n_0 ;
  wire \sect_total[1]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2__1_n_0 ;
  wire \sect_total_buf[0]_i_3__1_n_0 ;
  wire \sect_total_buf[0]_i_4__1_n_0 ;
  wire \sect_total_buf[0]_i_5__1_n_0 ;
  wire \sect_total_buf[12]_i_2__1_n_0 ;
  wire \sect_total_buf[12]_i_3__1_n_0 ;
  wire \sect_total_buf[12]_i_4__1_n_0 ;
  wire \sect_total_buf[12]_i_5__1_n_0 ;
  wire \sect_total_buf[16]_i_2__1_n_0 ;
  wire \sect_total_buf[16]_i_3__1_n_0 ;
  wire \sect_total_buf[16]_i_4__1_n_0 ;
  wire \sect_total_buf[16]_i_5__1_n_0 ;
  wire \sect_total_buf[4]_i_2__1_n_0 ;
  wire \sect_total_buf[4]_i_3__1_n_0 ;
  wire \sect_total_buf[4]_i_4__1_n_0 ;
  wire \sect_total_buf[4]_i_5__1_n_0 ;
  wire \sect_total_buf[8]_i_2__1_n_0 ;
  wire \sect_total_buf[8]_i_3__1_n_0 ;
  wire \sect_total_buf[8]_i_4__1_n_0 ;
  wire \sect_total_buf[8]_i_5__1_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_end_from_4k1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[17]),
        .Q(beat_len[5]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[11]),
        .O(\could_multi_bursts.addr_buf[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[10]),
        .O(\could_multi_bursts.addr_buf[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[9]),
        .O(\could_multi_bursts.addr_buf[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[8]),
        .O(\could_multi_bursts.addr_buf[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[15]),
        .O(\could_multi_bursts.addr_buf[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[14]),
        .O(\could_multi_bursts.addr_buf[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[13]),
        .O(\could_multi_bursts.addr_buf[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[12]),
        .O(\could_multi_bursts.addr_buf[14]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[19]),
        .O(\could_multi_bursts.addr_buf[18]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[18]),
        .O(\could_multi_bursts.addr_buf[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[17]),
        .O(\could_multi_bursts.addr_buf[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[16]),
        .O(\could_multi_bursts.addr_buf[18]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[23]),
        .O(\could_multi_bursts.addr_buf[22]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[22]),
        .O(\could_multi_bursts.addr_buf[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[21]),
        .O(\could_multi_bursts.addr_buf[22]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[20]),
        .O(\could_multi_bursts.addr_buf[22]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[27]),
        .O(\could_multi_bursts.addr_buf[26]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[26]),
        .O(\could_multi_bursts.addr_buf[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[25]),
        .O(\could_multi_bursts.addr_buf[26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[24]),
        .O(\could_multi_bursts.addr_buf[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(in[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(in[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(in[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(in[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_2 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[29]),
        .O(\could_multi_bursts.addr_buf[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_3 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[28]),
        .O(\could_multi_bursts.addr_buf[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[6]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[7]),
        .O(\could_multi_bursts.addr_buf[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[5]),
        .O(\could_multi_bursts.addr_buf[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[6]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ),
        .Q(in[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[10]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[10]_i_2_n_0 ,\could_multi_bursts.addr_buf[10]_i_3_n_0 ,\could_multi_bursts.addr_buf[10]_i_4_n_0 ,\could_multi_bursts.addr_buf[10]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ),
        .Q(in[9]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ),
        .Q(in[10]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ),
        .Q(in[11]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ),
        .Q(in[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[14]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[14]_i_2_n_0 ,\could_multi_bursts.addr_buf[14]_i_3_n_0 ,\could_multi_bursts.addr_buf[14]_i_4_n_0 ,\could_multi_bursts.addr_buf[14]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ),
        .Q(in[13]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ),
        .Q(in[14]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ),
        .Q(in[15]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ),
        .Q(in[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[18]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[18]_i_2_n_0 ,\could_multi_bursts.addr_buf[18]_i_3_n_0 ,\could_multi_bursts.addr_buf[18]_i_4_n_0 ,\could_multi_bursts.addr_buf[18]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ),
        .Q(in[17]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ),
        .Q(in[18]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ),
        .Q(in[19]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ),
        .Q(in[20]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[22]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[22]_i_2_n_0 ,\could_multi_bursts.addr_buf[22]_i_3_n_0 ,\could_multi_bursts.addr_buf[22]_i_4_n_0 ,\could_multi_bursts.addr_buf[22]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ),
        .Q(in[21]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ),
        .Q(in[22]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ),
        .Q(in[23]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ),
        .Q(in[24]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[26]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[26]_i_2_n_0 ,\could_multi_bursts.addr_buf[26]_i_3_n_0 ,\could_multi_bursts.addr_buf[26]_i_4_n_0 ,\could_multi_bursts.addr_buf[26]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ),
        .Q(in[25]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ),
        .Q(in[26]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ),
        .Q(in[27]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ),
        .Q(in[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[2]_i_2_n_0 ,\could_multi_bursts.addr_buf[2]_i_3_n_0 ,\could_multi_bursts.addr_buf[2]_i_4_n_0 ,\could_multi_bursts.addr_buf[2]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[2]_i_6_n_0 ,\could_multi_bursts.addr_buf[2]_i_7_n_0 ,\could_multi_bursts.addr_buf[2]_i_8_n_0 ,\could_multi_bursts.addr_buf[2]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ),
        .Q(in[28]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[30]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[30]_i_2_n_0 ,\could_multi_bursts.addr_buf[30]_i_3_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ),
        .Q(in[29]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ),
        .Q(in[1]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ),
        .Q(in[2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ),
        .Q(in[3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ),
        .Q(in[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[6]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[6]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[6]_i_3_n_0 ,\could_multi_bursts.addr_buf[6]_i_4_n_0 ,\could_multi_bursts.addr_buf[6]_i_5_n_0 ,\could_multi_bursts.addr_buf[6]_i_6_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ),
        .Q(in[5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ),
        .Q(in[6]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ),
        .Q(in[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1__1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_step[6]_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy_0),
        .I3(AWREADY_Dummy_1),
        .O(ost_ctrl_valid));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_2 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(SR));
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1__1 
       (.I0(AWVALID_Dummy_0),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(AWREADY_Dummy_1),
        .O(\could_multi_bursts.burst_valid_i_1__1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__1_n_0 ),
        .Q(AWVALID_Dummy_0),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2__1_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_0_in[4]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3__1_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \could_multi_bursts.last_loop_i_2__1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .O(\could_multi_bursts.last_loop_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3__1_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [0]),
        .Q(in[30]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [1]),
        .Q(in[31]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [2]),
        .Q(in[32]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [3]),
        .Q(in[33]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2__1 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2__1 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2__1 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2__1 
       (.I0(end_from_4k[7]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[7]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[8]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(req_handling_reg_n_0),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4__1 
       (.I0(end_from_4k[9]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[9]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy_0),
        .I3(AWREADY_Dummy_1),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1__1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_56,rs_req_n_57,rs_req_n_58,rs_req_n_59}),
        .O(end_from_4k1[5:2]),
        .S({rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55}),
        .O(end_from_4k1[9:6]),
        .S({rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3:1],end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rs_req_n_51}),
        .O({NLW_end_from_4k1_carry__1_O_UNCONNECTED[3:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,rs_req_n_90,rs_req_n_91}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(SR));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_10__1
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13_n_0),
        .O(last_sect_i_10__1_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11__1
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[3]),
        .O(last_sect_i_11__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12__1
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(last_sect_i_12__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13_n_0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    last_sect_i_2__1
       (.I0(last_sect_i_3__1_n_0),
        .I1(last_sect_i_4__1_n_0),
        .I2(last_sect_i_5__1_n_0),
        .I3(last_sect_i_6__1_n_0),
        .I4(p_15_in),
        .I5(last_sect_reg_n_0),
        .O(last_sect_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3__1
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_0),
        .I5(last_sect_i_7__1_n_0),
        .O(last_sect_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    last_sect_i_4__1
       (.I0(last_sect_i_8__1_n_0),
        .I1(sect_total[8]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[8]),
        .I4(sect_total[9]),
        .I5(sect_total_buf_reg[9]),
        .O(last_sect_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_5__1
       (.I0(last_sect_i_9__1_n_0),
        .I1(sect_total[17]),
        .I2(sect_total[16]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[17]),
        .I5(sect_total_buf_reg[16]),
        .O(last_sect_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_6__1
       (.I0(last_sect_i_10__1_n_0),
        .I1(sect_total[14]),
        .I2(sect_total[12]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[14]),
        .I5(sect_total_buf_reg[12]),
        .O(last_sect_i_6__1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_7__1
       (.I0(first_sect_reg_n_0),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_8__1
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_11__1_n_0),
        .O(last_sect_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_9__1
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .I3(sect_total[18]),
        .I4(sect_total_buf_reg[18]),
        .I5(last_sect_i_12__1_n_0),
        .O(last_sect_i_9__1_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_2),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000088080000)) 
    \mOutPtr[3]_i_3__4 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy_0),
        .I3(AWREADY_Dummy_1),
        .I4(\mOutPtr_reg[3] ),
        .I5(pop),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[6][0]_srl7_i_1__4 
       (.I0(\mOutPtr_reg[3] ),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[6][0]_srl7_i_1__5 
       (.I0(AWREADY_Dummy_1),
        .I1(AWVALID_Dummy_0),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][0]_srl7_i_2__4 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][0]_srl7_i_2__5 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][1]_srl7_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][2]_srl7_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][3]_srl7_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [3]));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_61),
        .Q(req_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice rs_req
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25}),
        .E(first_sect),
        .Q({p_1_in[17],p_1_in[4:2],rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57,rs_req_n_58,rs_req_n_59}),
        .S({\sect_total[1]_i_10_n_0 ,\sect_total[1]_i_11_n_0 ,\sect_total[1]_i_12_n_0 ,\sect_total[1]_i_13_n_0 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_2),
        .\data_p1_reg[11]_0 ({rs_req_n_90,rs_req_n_91}),
        .\data_p1_reg[49]_0 (sect_total1),
        .\data_p1_reg[5]_0 ({rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85}),
        .\data_p1_reg[9]_0 ({rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89}),
        .\data_p2_reg[63]_0 (D),
        .\data_p2_reg[63]_1 (\data_p2_reg[63] ),
        .last_sect_reg(last_sect_i_2__1_n_0),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_5__1_0 (sect_total),
        .\sect_total_buf_reg[0] (AWVALID_Dummy_0),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.sect_handling_reg_0 ),
        .\sect_total_reg[1] ({\sect_total[1]_i_6_n_0 ,\sect_total[1]_i_7_n_0 ,\sect_total[1]_i_8_n_0 ,\sect_total[1]_i_9_n_0 }),
        .\sect_total_reg[1]_0 ({\sect_total[1]_i_3_n_0 ,\sect_total[1]_i_4_n_0 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_61));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1__1 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[1]_i_1__1 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(end_from_4k[1]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[2]_i_1__1 
       (.I0(beat_len[2]),
        .I1(single_sect__18),
        .I2(end_from_4k[2]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_2 
       (.I0(end_from_4k[3]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[3]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[3]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_10 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_56),
        .O(\sect_total[1]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_11 
       (.I0(p_1_in[4]),
        .I1(rs_req_n_57),
        .O(\sect_total[1]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_12 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_58),
        .O(\sect_total[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_13 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_59),
        .O(\sect_total[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_3 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_50),
        .O(\sect_total[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_4 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_51),
        .O(\sect_total[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_6 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_52),
        .O(\sect_total[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_7 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_53),
        .O(\sect_total[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_8 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_54),
        .O(\sect_total[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_9 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_55),
        .O(\sect_total[1]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__1 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__1 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__1 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__1 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2__1 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3__1 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4__1 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5__1 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__1 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__1 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__1 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__1 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2__1 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3__1 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4__1 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5__1 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__1 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__1 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__1 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__1 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5__1_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__1_n_0 ,\sect_total_buf_reg[0]_i_1__1_n_1 ,\sect_total_buf_reg[0]_i_1__1_n_2 ,\sect_total_buf_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__1_n_4 ,\sect_total_buf_reg[0]_i_1__1_n_5 ,\sect_total_buf_reg[0]_i_1__1_n_6 ,\sect_total_buf_reg[0]_i_1__1_n_7 }),
        .S({\sect_total_buf[0]_i_2__1_n_0 ,\sect_total_buf[0]_i_3__1_n_0 ,\sect_total_buf[0]_i_4__1_n_0 ,\sect_total_buf[0]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__1 
       (.CI(\sect_total_buf_reg[8]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__1_n_0 ,\sect_total_buf_reg[12]_i_1__1_n_1 ,\sect_total_buf_reg[12]_i_1__1_n_2 ,\sect_total_buf_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__1_n_4 ,\sect_total_buf_reg[12]_i_1__1_n_5 ,\sect_total_buf_reg[12]_i_1__1_n_6 ,\sect_total_buf_reg[12]_i_1__1_n_7 }),
        .S({\sect_total_buf[12]_i_2__1_n_0 ,\sect_total_buf[12]_i_3__1_n_0 ,\sect_total_buf[12]_i_4__1_n_0 ,\sect_total_buf[12]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__1 
       (.CI(\sect_total_buf_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__1_n_1 ,\sect_total_buf_reg[16]_i_1__1_n_2 ,\sect_total_buf_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__1_n_4 ,\sect_total_buf_reg[16]_i_1__1_n_5 ,\sect_total_buf_reg[16]_i_1__1_n_6 ,\sect_total_buf_reg[16]_i_1__1_n_7 }),
        .S({\sect_total_buf[16]_i_2__1_n_0 ,\sect_total_buf[16]_i_3__1_n_0 ,\sect_total_buf[16]_i_4__1_n_0 ,\sect_total_buf[16]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__1 
       (.CI(\sect_total_buf_reg[0]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__1_n_0 ,\sect_total_buf_reg[4]_i_1__1_n_1 ,\sect_total_buf_reg[4]_i_1__1_n_2 ,\sect_total_buf_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__1_n_4 ,\sect_total_buf_reg[4]_i_1__1_n_5 ,\sect_total_buf_reg[4]_i_1__1_n_6 ,\sect_total_buf_reg[4]_i_1__1_n_7 }),
        .S({\sect_total_buf[4]_i_2__1_n_0 ,\sect_total_buf[4]_i_3__1_n_0 ,\sect_total_buf[4]_i_4__1_n_0 ,\sect_total_buf[4]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__1 
       (.CI(\sect_total_buf_reg[4]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__1_n_0 ,\sect_total_buf_reg[8]_i_1__1_n_1 ,\sect_total_buf_reg[8]_i_1__1_n_2 ,\sect_total_buf_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__1_n_4 ,\sect_total_buf_reg[8]_i_1__1_n_5 ,\sect_total_buf_reg[8]_i_1__1_n_6 ,\sect_total_buf_reg[8]_i_1__1_n_7 }),
        .S({\sect_total_buf[8]_i_2__1_n_0 ,\sect_total_buf[8]_i_3__1_n_0 ,\sect_total_buf[8]_i_4__1_n_0 ,\sect_total_buf[8]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_51),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_50),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_49),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_48),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_47),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_46),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_45),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_44),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_43),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_42),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_41),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_40),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_39),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_38),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_37),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_36),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_35),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_34),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_33),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_32),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_59),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_31),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_30),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_58),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_57),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_56),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_53),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_52),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_59),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_58),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_57),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_56),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_55),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_54),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_53),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_52),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_51),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_50),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo
   (wreq_valid,
    full_n_reg_0,
    push_0,
    valid_length,
    Q,
    S,
    D,
    \dout_reg[34] ,
    SR,
    ap_clk,
    ap_rst_n,
    push,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    in,
    next_wreq);
  output wreq_valid;
  output full_n_reg_0;
  output push_0;
  output valid_length;
  output [31:0]Q;
  output [0:0]S;
  output [0:0]D;
  output \dout_reg[34] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input [29:0]in;
  input next_wreq;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [31:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[34] ;
  wire dout_vld_i_1__7_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__9_n_0;
  wire full_n_reg_0;
  wire [29:0]in;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire next_wreq;
  wire p_1_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire tmp_valid_reg;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (wreq_valid),
        .\dout_reg[0]_1 (empty_n_reg_n_0),
        .\dout_reg[34]_0 (\dout_reg[34] ),
        .\dout_reg[34]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[34]_2 (\raddr_reg_n_0_[1] ),
        .in(in),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .tmp_valid_reg(tmp_valid_reg),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_n_0),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(wreq_valid),
        .I4(wrsp_ready),
        .O(dout_vld_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_0),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA25D5DA2)) 
    \mOutPtr[0]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(wreq_valid),
        .I2(next_wreq),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE7EE777718118888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(next_wreq),
        .I3(wreq_valid),
        .I4(empty_n_reg_n_0),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(pop),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hB4FFB4FF4B004000)) 
    \raddr[0]_i_1 
       (.I0(next_wreq),
        .I1(wreq_valid),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC8CCC8C6CCCCC8C)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(empty_n_reg_n_0),
        .I3(push),
        .I4(wreq_valid),
        .I5(next_wreq),
        .O(\raddr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    full_n_reg_0,
    empty_n_reg_0,
    dout,
    SR,
    dout_vld_reg_0,
    ap_clk,
    ap_rst_n,
    push_0,
    \raddr_reg_reg[0] ,
    mOutPtr18_out,
    E,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    din);
  output WVALID_Dummy;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [35:0]dout;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input ap_rst_n;
  input push_0;
  input \raddr_reg_reg[0] ;
  input mOutPtr18_out;
  input [0:0]E;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [19:0]din;

  wire [0:0]E;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire [19:0]din;
  wire [35:0]dout;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__7_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__10_n_0;
  wire full_n_i_2__8_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire push_0;
  wire [3:0]raddr;
  wire \raddr_reg_reg[0] ;
  wire [3:0]rnext;
  wire \waddr[0]_i_1__1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .din(din),
        .dout(dout),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .push_0(push_0),
        .raddr(raddr),
        .\raddr_reg_reg[0]_0 (\raddr_reg_reg[0] ),
        .rnext(rnext));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_0),
        .I1(\raddr_reg_reg[0] ),
        .I2(push_0),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(full_n_i_2__8_n_0),
        .I2(full_n_reg_0),
        .I3(push_0),
        .I4(\raddr_reg_reg[0] ),
        .O(full_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\raddr_reg_reg[0] ),
        .I1(push_0),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\raddr_reg_reg[0] ),
        .I3(push_0),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\raddr_reg_reg[0] ),
        .I4(push_0),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \waddr[0]_i_1__1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h552A)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h6C4C)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[0]_i_1__1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    wrsp_ready,
    next_wreq,
    push__0,
    p_4_in,
    push,
    valid_length,
    ap_clk,
    SR,
    ap_rst_n,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg_0,
    Q,
    last_resp,
    need_wrsp);
  output \dout_reg[0] ;
  output wrsp_ready;
  output next_wreq;
  output push__0;
  output p_4_in;
  input push;
  input valid_length;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg_0;
  input [0:0]Q;
  input last_resp;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__8_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__9_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push__0;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_5,U_fifo_srl_n_6,U_fifo_srl_n_7}),
        .E(U_fifo_srl_n_3),
        .Q({\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_2),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[0]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[0]_3 (\raddr_reg_n_0_[2] ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(Q),
        .dout_vld_reg_1(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_11),
        .full_n_reg(full_n_i_2__9_n_0),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (wrsp_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .need_wrsp(need_wrsp),
        .next_wreq(next_wreq),
        .p_12_in(p_12_in),
        .p_4_in(p_4_in),
        .p_8_in(p_8_in),
        .pop(pop),
        .push(push),
        .push__0(push__0),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_11),
        .Q(wrsp_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__8_n_0),
        .I1(pop),
        .I2(wrsp_ready),
        .I3(next_wreq),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_6),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_5),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(p_8_in),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[31]_i_1__1 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .O(next_wreq));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1_4
   (last_resp,
    dout_vld_reg_0,
    ost_ctrl_ready,
    push,
    ost_ctrl_info,
    ap_clk,
    SR,
    ap_rst_n,
    ost_ctrl_valid,
    p_4_in,
    Q,
    wrsp_type,
    ursp_ready);
  output last_resp;
  output dout_vld_reg_0;
  output ost_ctrl_ready;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input ost_ctrl_valid;
  input p_4_in;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;

  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__13_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__15_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_2__9_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0_5 U_fifo_srl
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_2),
        .\dout_reg[0]_0 (\raddr_reg_n_0_[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_0_[1] ),
        .\dout_reg[0]_2 (\raddr_reg_n_0_[2] ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_3),
        .full_n_reg(full_n_i_2__15_n_0),
        .full_n_reg_0(ost_ctrl_ready),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_3),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__13_n_0),
        .I1(pop),
        .I2(ost_ctrl_ready),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__13
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__15
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__15_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__11 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[3]_i_1__11 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(p_4_in),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__9 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[3]_i_3__5 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(p_4_in),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[3]_i_2__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(p_8_in),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[2]_i_2__0 
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(p_4_in),
        .I4(ost_ctrl_valid),
        .I5(ost_ctrl_ready),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized2
   (dout_vld_reg_0,
    ursp_ready,
    dout_vld_reg_1,
    dout_vld_reg_2,
    SR,
    ap_clk,
    ap_rst_n,
    push__0,
    Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY,
    \mOutPtr[4]_i_4 ,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[30] ,
    \ap_CS_fsm_reg[30]_0 );
  output dout_vld_reg_0;
  output ursp_ready;
  output dout_vld_reg_1;
  output [3:0]dout_vld_reg_2;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push__0;
  input Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY;
  input [8:0]\mOutPtr[4]_i_4 ;
  input ap_enable_reg_pp0_iter0;
  input \ap_CS_fsm_reg[30] ;
  input \ap_CS_fsm_reg[30]_0 ;

  wire Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg[30]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_rst_n;
  wire dout_vld_i_1__10_n_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [3:0]dout_vld_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__12_n_0;
  wire full_n_i_2__10_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [8:0]\mOutPtr[4]_i_4 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire pop;
  wire push__0;
  wire ursp_ready;

  LUT6 #(
    .INIT(64'h8CFCFCFC8C8C0C0C)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(\mOutPtr[4]_i_4 [0]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[30] ),
        .I4(\ap_CS_fsm_reg[30]_0 ),
        .I5(\mOutPtr[4]_i_4 [1]),
        .O(dout_vld_reg_2[0]));
  LUT6 #(
    .INIT(64'h8CFCFCFC8C8C0C0C)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(\mOutPtr[4]_i_4 [2]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[30] ),
        .I4(\ap_CS_fsm_reg[30]_0 ),
        .I5(\mOutPtr[4]_i_4 [3]),
        .O(dout_vld_reg_2[1]));
  LUT6 #(
    .INIT(64'h8CFCFCFC8C8C0C0C)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(\mOutPtr[4]_i_4 [4]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[30] ),
        .I4(\ap_CS_fsm_reg[30]_0 ),
        .I5(\mOutPtr[4]_i_4 [5]),
        .O(dout_vld_reg_2[2]));
  LUT6 #(
    .INIT(64'h8CFCFCFC8C8C0C0C)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(\mOutPtr[4]_i_4 [6]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[30] ),
        .I4(\ap_CS_fsm_reg[30]_0 ),
        .I5(\mOutPtr[4]_i_4 [7]),
        .O(dout_vld_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__10
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY),
        .O(dout_vld_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__10_n_0),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop),
        .I4(push__0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_0),
        .I2(ursp_ready),
        .I3(push__0),
        .I4(pop),
        .O(full_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_0),
        .Q(ursp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(pop),
        .I1(push__0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push__0),
        .I2(pop),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push__0),
        .I3(pop),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \mOutPtr[2]_i_3 
       (.I0(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY),
        .I1(dout_vld_reg_0),
        .I2(empty_n_reg_n_0),
        .O(pop));
  LUT6 #(
    .INIT(64'hF080000080800000)) 
    \mOutPtr[4]_i_5 
       (.I0(dout_vld_reg_0),
        .I1(\mOutPtr[4]_i_4 [8]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[30] ),
        .I4(\ap_CS_fsm_reg[30]_0 ),
        .I5(\mOutPtr[4]_i_4 [5]),
        .O(dout_vld_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized3
   (full_n_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output full_n_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__15_n_0;
  wire dout_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_2__9_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__13_n_0;
  wire full_n_i_2__11_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[5]_i_1__1_n_0 ;
  wire \mOutPtr[5]_i_2__1_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_1__1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[7]_i_2__1_n_0 ;
  wire \mOutPtr[7]_i_3__1_n_0 ;
  wire \mOutPtr[7]_i_5__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;

  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dout_vld_i_1__15
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_n_0),
        .O(dout_vld_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__15_n_0),
        .Q(dout_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFF0E0F0E0F0E0)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__9_n_0),
        .I1(empty_n_i_3_n_0),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__9_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hDF55FFFFDF55DF55)) 
    full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(full_n_i_2__11_n_0),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(dout_vld_reg_n_0),
        .I5(empty_n_reg_n_0),
        .O(full_n_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    full_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(full_n_i_3__1_n_0),
        .O(full_n_i_2__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h6696999999999999)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[5]_i_1__1 
       (.I0(\mOutPtr[5]_i_2__1_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[5]_i_3_n_0 ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[6]_i_1__1 
       (.I0(\mOutPtr[7]_i_3__1_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[7]_i_5__1_n_0 ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8878)) 
    \mOutPtr[7]_i_1 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .O(\mOutPtr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \mOutPtr[7]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[7]_i_3__1_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[7]_i_5__1_n_0 ),
        .I4(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[7]_i_3__1 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[7]_i_4 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg_n_0),
        .I3(empty_n_reg_n_0),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[7]_i_5__1 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[7]_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized4
   (burst_valid,
    full_n_reg_0,
    pop,
    E,
    dout_vld_reg_0,
    dout_vld_reg_1,
    WVALID_Dummy_reg,
    ap_rst_n_0,
    dout_vld_reg_2,
    ap_rst_n_1,
    SR,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    AWREADY_Dummy_1,
    AWVALID_Dummy_0,
    \mOutPtr_reg[0]_0 ,
    ost_ctrl_ready,
    p_12_in,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    push_0,
    \mOutPtr_reg[0]_1 ,
    WLAST_Dummy_reg_0,
    push,
    in);
  output burst_valid;
  output full_n_reg_0;
  output pop;
  output [0:0]E;
  output dout_vld_reg_0;
  output dout_vld_reg_1;
  output WVALID_Dummy_reg;
  output ap_rst_n_0;
  output dout_vld_reg_2;
  output [0:0]ap_rst_n_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy_0;
  input \mOutPtr_reg[0]_0 ;
  input ost_ctrl_ready;
  input p_12_in;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input push_0;
  input \mOutPtr_reg[0]_1 ;
  input WLAST_Dummy_reg_0;
  input push;
  input [3:0]in;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire burst_valid;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_2__10_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__12_n_0;
  wire full_n_reg_0;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_2__8_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[1]_i_1__1_n_0 ;
  wire \raddr[2]_i_1__1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized2 U_fifo_srl
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .E(pop),
        .Q(Q),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .\dout_reg[3]_0 (burst_valid),
        .\dout_reg[3]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[3]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[3]_3 (\raddr_reg_n_0_[2] ),
        .dout_vld_reg(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_3),
        .full_n_reg(U_fifo_srl_n_2),
        .full_n_reg_0(full_n_i_2__12_n_0),
        .in(in),
        .\mOutPtr_reg[0] (full_n_reg_0),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .O(dout_vld_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_3),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__10_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__8 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__8 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[4]_i_1__1 
       (.I0(push_0),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(WVALID_Dummy),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\mOutPtr[3]_i_2__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h8808FFFF)) 
    mem_reg_i_2__1
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(ap_rst_n),
        .O(dout_vld_reg_2));
  LUT5 #(
    .INIT(32'h15155515)) 
    mem_reg_i_3__1
       (.I0(ap_rst_n),
        .I1(WVALID_Dummy),
        .I2(burst_valid),
        .I3(WLAST_Dummy_reg),
        .I4(WREADY_Dummy),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1__1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1__1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1__1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \raddr_reg[3]_i_2 
       (.I0(burst_valid),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WVALID_Dummy),
        .I4(\mOutPtr_reg[0]_1 ),
        .O(dout_vld_reg_0));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized5
   (req_fifo_valid,
    full_n_reg_0,
    Q,
    SR,
    ap_clk,
    ap_rst_n,
    AWVALID_Dummy_0,
    req_en__0,
    rs_req_ready,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output [33:0]Q;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input AWVALID_Dummy_0;
  input req_en__0;
  input rs_req_ready;
  input [33:0]in;

  wire AWVALID_Dummy_0;
  wire [33:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__12_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__11_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__15_n_0;
  wire full_n_i_2__13_n_0;
  wire full_n_reg_0;
  wire [33:0]in;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_2__10_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized3 U_fifo_srl
       (.AWVALID_Dummy_0(AWVALID_Dummy_0),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[2]_0 (empty_n_reg_n_0),
        .\dout_reg[35]_0 (full_n_reg_0),
        .\dout_reg[35]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[35]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[35]_3 (\raddr_reg_n_0_[2] ),
        .in(in),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__12
       (.I0(empty_n_reg_n_0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(req_en__0),
        .O(dout_vld_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__12_n_0),
        .Q(req_fifo_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__11_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(AWVALID_Dummy_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__15
       (.I0(ap_rst_n),
        .I1(full_n_i_2__13_n_0),
        .I2(AWVALID_Dummy_0),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__13
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__12 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(AWVALID_Dummy_0),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(AWVALID_Dummy_0),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[3]_i_1__12 
       (.I0(full_n_reg_0),
        .I1(AWVALID_Dummy_0),
        .I2(pop),
        .O(\mOutPtr[3]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__10 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[3]_i_2__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized6
   (full_n_reg_0,
    E,
    D,
    req_en__0,
    m_axi_ca_WVALID,
    WVALID_Dummy_reg,
    \dout_reg[36] ,
    empty_n_reg_0,
    empty_n_reg_1,
    dout_vld_reg_0,
    dout_vld_reg_1,
    SR,
    ap_clk,
    ap_rst_n,
    \last_cnt_reg[0] ,
    burst_valid,
    WVALID_Dummy,
    Q,
    flying_req_reg,
    flying_req_reg_0,
    m_axi_ca_WREADY,
    in,
    dout_vld_reg_2,
    req_fifo_valid,
    rs_req_ready);
  output full_n_reg_0;
  output [0:0]E;
  output [3:0]D;
  output req_en__0;
  output m_axi_ca_WVALID;
  output [0:0]WVALID_Dummy_reg;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output [0:0]dout_vld_reg_0;
  output dout_vld_reg_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \last_cnt_reg[0] ;
  input burst_valid;
  input WVALID_Dummy;
  input [4:0]Q;
  input flying_req_reg;
  input flying_req_reg_0;
  input m_axi_ca_WREADY;
  input [36:0]in;
  input dout_vld_reg_2;
  input req_fifo_valid;
  input rs_req_ready;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_en__3;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_i_1__13_n_0;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__12_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_n_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__16_n_0;
  wire full_n_i_2__14_n_0;
  wire full_n_reg_0;
  wire [36:0]in;
  wire \last_cnt_reg[0] ;
  wire \mOutPtr[0]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__13_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_2__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire p_12_in;
  wire p_8_in_0;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[3]_i_2_n_0 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized4 U_fifo_srl
       (.D(D),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .data_en__3(data_en__3),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[36]_1 (raddr_reg),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[0] (\last_cnt_reg[0] ),
        .\last_cnt_reg[0]_0 (full_n_reg_0),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__13
       (.I0(empty_n_reg_n_0),
        .I1(fifo_valid),
        .I2(data_en__3),
        .I3(flying_req_reg),
        .I4(m_axi_ca_WREADY),
        .O(dout_vld_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__8
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__13_n_0),
        .Q(fifo_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__12_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__16
       (.I0(ap_rst_n),
        .I1(full_n_i_2__14_n_0),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__14
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__14_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \len_cnt[7]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__13 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[0] ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__13_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__3 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\last_cnt_reg[0] ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[4]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_ca_WVALID_INST_0
       (.I0(flying_req_reg),
        .I1(fifo_valid),
        .I2(data_en__3),
        .O(m_axi_ca_WVALID));
  LUT6 #(
    .INIT(64'hA2AA2222FFFFFFFF)) 
    mem_reg_i_1__1
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .I5(ap_rst_n),
        .O(empty_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in_0),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3 
       (.I0(pop),
        .I1(\last_cnt_reg[0] ),
        .I2(full_n_reg_0),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(empty_n_reg_n_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[3]_i_2_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_load
   (RREADY_Dummy,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output RREADY_Dummy;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized3 buff_rdata
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg_0(RREADY_Dummy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_mem
   (rnext,
    dout,
    raddr,
    \raddr_reg_reg[0]_0 ,
    ap_clk,
    mem_reg_0,
    mem_reg_1,
    SR,
    mem_reg_2,
    Q,
    din,
    push_0);
  output [3:0]rnext;
  output [35:0]dout;
  input [3:0]raddr;
  input \raddr_reg_reg[0]_0 ;
  input ap_clk;
  input mem_reg_0;
  input mem_reg_1;
  input [0:0]SR;
  input mem_reg_2;
  input [3:0]Q;
  input [19:0]din;
  input push_0;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [19:0]din;
  wire [35:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire push_0;
  wire [3:0]raddr;
  wire [3:0]raddr_reg;
  wire \raddr_reg_reg[0]_0 ;
  wire [3:0]rnext;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 4}}" *) 
  (* RTL_RAM_BITS = "540" *) 
  (* RTL_RAM_NAME = "inst/ca_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI({din[19],din[19],din[19],din[19],din[19],din[19],din[19],din[19],din[19],din[19],din[19],din[19],din[19:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP(dout[33:32]),
        .DOPBDOP(dout[35:34]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(mem_reg_1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_2),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({push_0,push_0,push_0,push_0}));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h00FF7F00)) 
    \raddr_reg[0]_i_1__1 
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h15FFAA00)) 
    \raddr_reg[1]_i_1__1 
       (.I0(raddr[0]),
        .I1(raddr[3]),
        .I2(raddr[2]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h37FF8800)) 
    \raddr_reg[2]_i_1__1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h3FFF8000)) 
    \raddr_reg[3]_i_1__1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[3]),
        .O(rnext[3]));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_read
   (s_ready_t_reg,
    Q,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_ca_RVALID);
  output s_ready_t_reg;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_ca_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_ca_RVALID;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice
   (s_ready_t_reg_0,
    SR,
    ap_rst_n_0,
    next_req,
    E,
    p_15_in,
    D,
    Q,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[49]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_clk,
    ap_rst_n,
    last_sect_reg,
    AWVALID_Dummy,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg,
    req_handling_reg_0,
    ost_ctrl_ready,
    \sect_total_buf_reg[0] ,
    AWREADY_Dummy_1,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    \sect_total[19]_i_5__1_0 ,
    \data_p2_reg[63]_0 ,
    S,
    \sect_total_reg[1] ,
    \sect_total_reg[1]_0 ,
    \data_p2_reg[63]_1 );
  output s_ready_t_reg_0;
  output [0:0]SR;
  output ap_rst_n_0;
  output next_req;
  output [0:0]E;
  output p_15_in;
  output [19:0]D;
  output [33:0]Q;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[49]_0 ;
  output [3:0]\data_p1_reg[5]_0 ;
  output [3:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg;
  input AWVALID_Dummy;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg;
  input req_handling_reg_0;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0] ;
  input AWREADY_Dummy_1;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_total[19]_i_5__1_0 ;
  input [33:0]\data_p2_reg[63]_0 ;
  input [3:0]S;
  input [3:0]\sect_total_reg[1] ;
  input [1:0]\sect_total_reg[1]_0 ;
  input [0:0]\data_p2_reg[63]_1 ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [19:0]D;
  wire [0:0]E;
  wire [33:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \data_p1[10]_i_1__3_n_0 ;
  wire \data_p1[11]_i_1__3_n_0 ;
  wire \data_p1[12]_i_1__3_n_0 ;
  wire \data_p1[13]_i_1__3_n_0 ;
  wire \data_p1[14]_i_1__3_n_0 ;
  wire \data_p1[15]_i_1__3_n_0 ;
  wire \data_p1[16]_i_1__3_n_0 ;
  wire \data_p1[17]_i_1__3_n_0 ;
  wire \data_p1[18]_i_1__3_n_0 ;
  wire \data_p1[19]_i_1__3_n_0 ;
  wire \data_p1[20]_i_1__3_n_0 ;
  wire \data_p1[21]_i_1__3_n_0 ;
  wire \data_p1[22]_i_1__3_n_0 ;
  wire \data_p1[23]_i_1__3_n_0 ;
  wire \data_p1[24]_i_1__3_n_0 ;
  wire \data_p1[25]_i_1__3_n_0 ;
  wire \data_p1[26]_i_1__3_n_0 ;
  wire \data_p1[27]_i_1__3_n_0 ;
  wire \data_p1[28]_i_1__3_n_0 ;
  wire \data_p1[29]_i_1__3_n_0 ;
  wire \data_p1[2]_i_1__3_n_0 ;
  wire \data_p1[30]_i_1__3_n_0 ;
  wire \data_p1[31]_i_1__3_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[3]_i_1__3_n_0 ;
  wire \data_p1[49]_i_2__1_n_0 ;
  wire \data_p1[4]_i_1__3_n_0 ;
  wire \data_p1[5]_i_1__3_n_0 ;
  wire \data_p1[6]_i_1__3_n_0 ;
  wire \data_p1[7]_i_1__3_n_0 ;
  wire \data_p1[8]_i_1__3_n_0 ;
  wire \data_p1[9]_i_1__3_n_0 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[49]_0 ;
  wire [3:0]\data_p1_reg[5]_0 ;
  wire [3:0]\data_p1_reg[9]_0 ;
  wire [33:0]\data_p2_reg[63]_0 ;
  wire [0:0]\data_p2_reg[63]_1 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire last_sect_reg;
  wire load_p1;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__5_n_0;
  wire s_ready_t_reg_0;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_total[19]_i_4__1_n_0 ;
  wire [19:0]\sect_total[19]_i_5__1_0 ;
  wire \sect_total[19]_i_5__1_n_0 ;
  wire \sect_total[19]_i_6__1_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[13]_i_1_n_0 ;
  wire \sect_total_reg[13]_i_1_n_1 ;
  wire \sect_total_reg[13]_i_1_n_2 ;
  wire \sect_total_reg[13]_i_1_n_3 ;
  wire \sect_total_reg[17]_i_1_n_0 ;
  wire \sect_total_reg[17]_i_1_n_1 ;
  wire \sect_total_reg[17]_i_1_n_2 ;
  wire \sect_total_reg[17]_i_1_n_3 ;
  wire \sect_total_reg[19]_i_2__1_n_3 ;
  wire [3:0]\sect_total_reg[1] ;
  wire [1:0]\sect_total_reg[1]_0 ;
  wire \sect_total_reg[1]_i_1_n_0 ;
  wire \sect_total_reg[1]_i_1_n_1 ;
  wire \sect_total_reg[1]_i_1_n_2 ;
  wire \sect_total_reg[1]_i_1_n_3 ;
  wire \sect_total_reg[1]_i_2_n_0 ;
  wire \sect_total_reg[1]_i_2_n_1 ;
  wire \sect_total_reg[1]_i_2_n_2 ;
  wire \sect_total_reg[1]_i_2_n_3 ;
  wire \sect_total_reg[1]_i_5_n_0 ;
  wire \sect_total_reg[1]_i_5_n_1 ;
  wire \sect_total_reg[1]_i_5_n_2 ;
  wire \sect_total_reg[1]_i_5_n_3 ;
  wire \sect_total_reg[5]_i_1_n_0 ;
  wire \sect_total_reg[5]_i_1_n_1 ;
  wire \sect_total_reg[5]_i_1_n_2 ;
  wire \sect_total_reg[5]_i_1_n_3 ;
  wire \sect_total_reg[9]_i_1_n_0 ;
  wire \sect_total_reg[9]_i_1_n_1 ;
  wire \sect_total_reg[9]_i_1_n_2 ;
  wire \sect_total_reg[9]_i_1_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [3:1]\NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_5_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1__0 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(AWVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(next_req),
        .I2(AWVALID_Dummy),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__3 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[10]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__3 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[11]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__3 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[12]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__3 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[13]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__3 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[14]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__3 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[15]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__3 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[16]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__3 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[17]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__3 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[18]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__3 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[19]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__3 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[20]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__3 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[21]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__3 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[22]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__3 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[23]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__3 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[24]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__3 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[25]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__3 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[26]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__3 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[27]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__3 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[28]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__3 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[29]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__3 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__3 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[30]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__3 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[31]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [32]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__3 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[49]_i_1__1 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AWVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_2__1 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [33]),
        .O(\data_p1[49]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__3 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__3 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__3 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__3 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__3 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[8]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__3 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[9]_i_1__3_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__3_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__3_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__3_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_2__1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [32]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [33]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__1
       (.I0(Q[7]),
        .I1(Q[33]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(Q[33]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3__1
       (.I0(Q[5]),
        .I1(Q[33]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4__1
       (.I0(Q[4]),
        .I1(Q[33]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1__1
       (.I0(Q[9]),
        .I1(Q[33]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2__1
       (.I0(Q[8]),
        .I1(Q[33]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__1
       (.I0(Q[3]),
        .I1(Q[33]),
        .O(\data_p1_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__1
       (.I0(Q[2]),
        .I1(Q[32]),
        .O(\data_p1_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__1
       (.I0(Q[1]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__1
       (.I0(Q[0]),
        .I1(Q[30]),
        .O(\data_p1_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h08)) 
    last_sect_i_1__1
       (.I0(ap_rst_n),
        .I1(last_sect_reg),
        .I2(next_req),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    req_handling_i_1__1
       (.I0(req_valid),
        .I1(req_handling_reg_0),
        .I2(single_sect__18),
        .I3(req_handling_reg),
        .I4(p_15_in),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__5
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__5_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[19]_i_1__1 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_len_buf[3]_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0] ),
        .I2(AWREADY_Dummy_1),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1__1 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sect_total[19]_i_3__1 
       (.I0(\sect_total[19]_i_5__1_0 [1]),
        .I1(\sect_total[19]_i_5__1_0 [0]),
        .I2(\sect_total[19]_i_5__1_0 [3]),
        .I3(\sect_total[19]_i_5__1_0 [2]),
        .I4(\sect_total[19]_i_4__1_n_0 ),
        .I5(\sect_total[19]_i_5__1_n_0 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_4__1 
       (.I0(\sect_total[19]_i_5__1_0 [4]),
        .I1(\sect_total[19]_i_5__1_0 [5]),
        .I2(\sect_total[19]_i_5__1_0 [6]),
        .I3(\sect_total[19]_i_5__1_0 [7]),
        .I4(\sect_total[19]_i_5__1_0 [9]),
        .I5(\sect_total[19]_i_5__1_0 [8]),
        .O(\sect_total[19]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \sect_total[19]_i_5__1 
       (.I0(\sect_total[19]_i_6__1_n_0 ),
        .I1(\sect_total[19]_i_5__1_0 [12]),
        .I2(\sect_total[19]_i_5__1_0 [13]),
        .I3(\sect_total[19]_i_5__1_0 [10]),
        .I4(\sect_total[19]_i_5__1_0 [11]),
        .O(\sect_total[19]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_6__1 
       (.I0(\sect_total[19]_i_5__1_0 [14]),
        .I1(\sect_total[19]_i_5__1_0 [15]),
        .I2(\sect_total[19]_i_5__1_0 [16]),
        .I3(\sect_total[19]_i_5__1_0 [17]),
        .I4(\sect_total[19]_i_5__1_0 [19]),
        .I5(\sect_total[19]_i_5__1_0 [18]),
        .O(\sect_total[19]_i_6__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[13]_i_1 
       (.CI(\sect_total_reg[9]_i_1_n_0 ),
        .CO({\sect_total_reg[13]_i_1_n_0 ,\sect_total_reg[13]_i_1_n_1 ,\sect_total_reg[13]_i_1_n_2 ,\sect_total_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [13:10]),
        .S({Q[33],Q[33],Q[33],Q[33]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[17]_i_1 
       (.CI(\sect_total_reg[13]_i_1_n_0 ),
        .CO({\sect_total_reg[17]_i_1_n_0 ,\sect_total_reg[17]_i_1_n_1 ,\sect_total_reg[17]_i_1_n_2 ,\sect_total_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [17:14]),
        .S({Q[33],Q[33],Q[33],Q[33]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__1 
       (.CI(\sect_total_reg[17]_i_1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED [3:1],\sect_total_reg[19]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED [3:2],\data_p1_reg[49]_0 [19:18]}),
        .S({1'b0,1'b0,Q[33],Q[33]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_1 
       (.CI(\sect_total_reg[1]_i_2_n_0 ),
        .CO({\sect_total_reg[1]_i_1_n_0 ,\sect_total_reg[1]_i_1_n_1 ,\sect_total_reg[1]_i_1_n_2 ,\sect_total_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[33],Q[33]}),
        .O({\data_p1_reg[49]_0 [1:0],\NLW_sect_total_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[33],Q[33],\sect_total_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_2 
       (.CI(\sect_total_reg[1]_i_5_n_0 ),
        .CO({\sect_total_reg[1]_i_2_n_0 ,\sect_total_reg[1]_i_2_n_1 ,\sect_total_reg[1]_i_2_n_2 ,\sect_total_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[33],Q[33],Q[33],Q[33]}),
        .O(\NLW_sect_total_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_5 
       (.CI(1'b0),
        .CO({\sect_total_reg[1]_i_5_n_0 ,\sect_total_reg[1]_i_5_n_1 ,\sect_total_reg[1]_i_5_n_2 ,\sect_total_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[33:30]),
        .O(\NLW_sect_total_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[5]_i_1 
       (.CI(\sect_total_reg[1]_i_1_n_0 ),
        .CO({\sect_total_reg[5]_i_1_n_0 ,\sect_total_reg[5]_i_1_n_1 ,\sect_total_reg[5]_i_1_n_2 ,\sect_total_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [5:2]),
        .S({Q[33],Q[33],Q[33],Q[33]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[9]_i_1 
       (.CI(\sect_total_reg[5]_i_1_n_0 ),
        .CO({\sect_total_reg[9]_i_1_n_0 ,\sect_total_reg[9]_i_1_n_1 ,\sect_total_reg[9]_i_1_n_2 ,\sect_total_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [9:6]),
        .S({Q[33],Q[33],Q[33],Q[33]}));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__3 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(AWVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__3 
       (.I0(req_valid),
        .I1(state),
        .I2(next_req),
        .I3(AWVALID_Dummy),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(req_valid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    \last_cnt_reg[4] ,
    m_axi_ca_AWVALID,
    \data_p1_reg[35]_0 ,
    SR,
    ap_clk,
    Q,
    D,
    req_en__0,
    req_fifo_valid,
    m_axi_ca_AWREADY,
    E);
  output rs_req_ready;
  output \last_cnt_reg[4] ;
  output m_axi_ca_AWVALID;
  output [33:0]\data_p1_reg[35]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input [33:0]D;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_ca_AWREADY;
  input [0:0]E;

  wire [33:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__4_n_0 ;
  wire \data_p1[11]_i_1__4_n_0 ;
  wire \data_p1[12]_i_1__4_n_0 ;
  wire \data_p1[13]_i_1__4_n_0 ;
  wire \data_p1[14]_i_1__4_n_0 ;
  wire \data_p1[15]_i_1__4_n_0 ;
  wire \data_p1[16]_i_1__4_n_0 ;
  wire \data_p1[17]_i_1__4_n_0 ;
  wire \data_p1[18]_i_1__4_n_0 ;
  wire \data_p1[19]_i_1__4_n_0 ;
  wire \data_p1[20]_i_1__4_n_0 ;
  wire \data_p1[21]_i_1__4_n_0 ;
  wire \data_p1[22]_i_1__4_n_0 ;
  wire \data_p1[23]_i_1__4_n_0 ;
  wire \data_p1[24]_i_1__4_n_0 ;
  wire \data_p1[25]_i_1__4_n_0 ;
  wire \data_p1[26]_i_1__4_n_0 ;
  wire \data_p1[27]_i_1__4_n_0 ;
  wire \data_p1[28]_i_1__4_n_0 ;
  wire \data_p1[29]_i_1__4_n_0 ;
  wire \data_p1[2]_i_1__4_n_0 ;
  wire \data_p1[30]_i_1__4_n_0 ;
  wire \data_p1[31]_i_2_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__4_n_0 ;
  wire \data_p1[4]_i_1__4_n_0 ;
  wire \data_p1[5]_i_1__4_n_0 ;
  wire \data_p1[6]_i_1__4_n_0 ;
  wire \data_p1[7]_i_1__4_n_0 ;
  wire \data_p1[8]_i_1__4_n_0 ;
  wire \data_p1[9]_i_1__4_n_0 ;
  wire [33:0]\data_p1_reg[35]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \last_cnt_reg[4] ;
  wire load_p1;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__8_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__6_n_0 ;
  wire \state[1]_i_1__6_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_ca_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__8 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_ca_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__4 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__4 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__4 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__4 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__4 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__4 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__4 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__4 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__4 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__4 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__4 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__4 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__4 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__4 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__4 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__4 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__4 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__4 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__4 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__4 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__4 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__4 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[31]_i_1__4 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_ca_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__4 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__4 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__4 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__4 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__4 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__4 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__4 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__4_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_0 ),
        .Q(\data_p1_reg[35]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(\data_p1_reg[35]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[35]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[35]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[35]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__8
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_ca_AWREADY),
        .I3(rs_req_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__8_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__8_n_0),
        .Q(rs_req_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(rs_req_ready),
        .I4(m_axi_ca_AWREADY),
        .I5(m_axi_ca_AWVALID),
        .O(\state[0]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\last_cnt_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_ca_AWVALID),
        .I3(state),
        .I4(m_axi_ca_AWREADY),
        .O(\state[1]_i_1__6_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__6_n_0 ),
        .Q(m_axi_ca_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__6_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    p_4_in,
    m_axi_ca_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input p_4_in;
  input m_axi_ca_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_ca_BVALID;
  wire [1:0]next__0;
  wire p_4_in;
  wire s_ready_t_i_1__6_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(m_axi_ca_BVALID),
        .I1(p_4_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(s_ready_t_reg_0),
        .I1(p_4_in),
        .I2(m_axi_ca_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__6
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_ca_BVALID),
        .I2(p_4_in),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__6_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__6_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__4 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(p_4_in),
        .I3(m_axi_ca_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__4 
       (.I0(Q),
        .I1(state),
        .I2(p_4_in),
        .I3(m_axi_ca_BVALID),
        .O(\state[1]_i_1__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_ca_RVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_ca_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_ca_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__7_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__5_n_0 ;
  wire \state[1]_i_1__5_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(m_axi_ca_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_ca_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__7
       (.I0(m_axi_ca_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__7_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__7_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__5 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_ca_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__5 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_ca_RVALID),
        .O(\state[1]_i_1__5_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__5_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__5_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl
   (pop,
    push_0,
    valid_length,
    Q,
    S,
    D,
    \dout_reg[34]_0 ,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    push,
    in,
    \dout_reg[34]_1 ,
    \dout_reg[34]_2 ,
    ap_clk,
    SR);
  output pop;
  output push_0;
  output valid_length;
  output [31:0]Q;
  output [0:0]S;
  output [0:0]D;
  output \dout_reg[34]_0 ;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input push;
  input [29:0]in;
  input \dout_reg[34]_1 ;
  input \dout_reg[34]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [31:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[34]_0 ;
  wire \dout_reg[34]_1 ;
  wire \dout_reg[34]_2 ;
  wire [29:0]in;
  wire \mem_reg[2][0]_srl3_n_0 ;
  wire \mem_reg[2][10]_srl3_n_0 ;
  wire \mem_reg[2][11]_srl3_n_0 ;
  wire \mem_reg[2][12]_srl3_n_0 ;
  wire \mem_reg[2][13]_srl3_n_0 ;
  wire \mem_reg[2][14]_srl3_n_0 ;
  wire \mem_reg[2][15]_srl3_n_0 ;
  wire \mem_reg[2][16]_srl3_n_0 ;
  wire \mem_reg[2][17]_srl3_n_0 ;
  wire \mem_reg[2][18]_srl3_n_0 ;
  wire \mem_reg[2][19]_srl3_n_0 ;
  wire \mem_reg[2][1]_srl3_n_0 ;
  wire \mem_reg[2][20]_srl3_n_0 ;
  wire \mem_reg[2][21]_srl3_n_0 ;
  wire \mem_reg[2][22]_srl3_n_0 ;
  wire \mem_reg[2][23]_srl3_n_0 ;
  wire \mem_reg[2][24]_srl3_n_0 ;
  wire \mem_reg[2][25]_srl3_n_0 ;
  wire \mem_reg[2][26]_srl3_n_0 ;
  wire \mem_reg[2][27]_srl3_n_0 ;
  wire \mem_reg[2][28]_srl3_n_0 ;
  wire \mem_reg[2][29]_srl3_n_0 ;
  wire \mem_reg[2][2]_srl3_n_0 ;
  wire \mem_reg[2][33]_srl3_n_0 ;
  wire \mem_reg[2][34]_srl3_n_0 ;
  wire \mem_reg[2][3]_srl3_n_0 ;
  wire \mem_reg[2][4]_srl3_n_0 ;
  wire \mem_reg[2][5]_srl3_n_0 ;
  wire \mem_reg[2][6]_srl3_n_0 ;
  wire \mem_reg[2][7]_srl3_n_0 ;
  wire \mem_reg[2][8]_srl3_n_0 ;
  wire \mem_reg[2][9]_srl3_n_0 ;
  wire pop;
  wire push;
  wire push_0;
  wire tmp_valid_reg;
  wire valid_length;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[34]_i_1 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][0]_srl3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][10]_srl3_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][11]_srl3_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][12]_srl3_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][13]_srl3_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][14]_srl3_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][15]_srl3_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][16]_srl3_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][17]_srl3_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][18]_srl3_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][19]_srl3_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][1]_srl3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][20]_srl3_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][21]_srl3_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][22]_srl3_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][23]_srl3_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][24]_srl3_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][25]_srl3_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][26]_srl3_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][27]_srl3_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][28]_srl3_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][29]_srl3_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][2]_srl3_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][33]_srl3_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][34]_srl3_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][3]_srl3_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][4]_srl3_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][5]_srl3_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][6]_srl3_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][7]_srl3_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][8]_srl3_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][9]_srl3_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][0]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[2][0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][10]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[2][10]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][11]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[2][11]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][12]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[2][12]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][13]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[2][13]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][14]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[2][14]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][15]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[2][15]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][16]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[2][16]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][17]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[2][17]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][18]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[2][18]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][19]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[2][19]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][1]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[2][1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][20]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[2][20]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][21]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[2][21]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][22]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[2][22]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][23]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[2][23]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][24]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[2][24]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][25]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[2][25]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][26]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[2][26]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][27]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[2][27]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][28]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[2][28]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][29]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[2][29]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][2]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[2][2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][33]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[2][33]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][34]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[2][34]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][3]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[2][3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][4]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[2][4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][5]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[2][5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][6]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[2][6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][7]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[2][7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][8]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[2][8]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][9]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[2][9]_srl3_n_0 ));
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[6][0]_srl7_i_1__3 
       (.I0(AWREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(\dout_reg[0]_0 ),
        .I3(wrsp_ready),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[6][0]_srl7_i_2__3 
       (.I0(Q[31]),
        .I1(Q[30]),
        .O(valid_length));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(Q[31]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[3]_i_1 
       (.I0(Q[30]),
        .O(D));
  LUT6 #(
    .INIT(64'hE000E000FFFFE000)) 
    tmp_valid_i_1__1
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(wrsp_ready),
        .I3(\dout_reg[0]_0 ),
        .I4(tmp_valid_reg),
        .I5(AWREADY_Dummy),
        .O(\dout_reg[34]_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    pop,
    ap_rst_n_0,
    E,
    p_8_in,
    D,
    p_12_in,
    push__0,
    p_4_in,
    empty_n_reg,
    push,
    valid_length,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    next_wreq,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    Q,
    dout_vld_reg,
    dout_vld_reg_0,
    last_resp,
    wrsp_valid,
    dout_vld_reg_1,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop;
  output ap_rst_n_0;
  output [0:0]E;
  output p_8_in;
  output [2:0]D;
  output p_12_in;
  output push__0;
  output p_4_in;
  output empty_n_reg;
  input push;
  input valid_length;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input next_wreq;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input [3:0]Q;
  input dout_vld_reg;
  input [0:0]dout_vld_reg_0;
  input last_resp;
  input wrsp_valid;
  input dout_vld_reg_1;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push__0;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1__1 
       (.I0(dout_vld_reg),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg_0),
        .I3(last_resp),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__9
       (.I0(dout_vld_reg_1),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(dout_vld_reg),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(next_wreq),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_12_in),
        .I3(Q[2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[2]_i_2 
       (.I0(dout_vld_reg),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_0),
        .I4(last_resp),
        .O(push__0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    \mOutPtr[3]_i_1__7 
       (.I0(AWREADY_Dummy),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__7 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_12_in),
        .I4(Q[3]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00008808)) 
    \mOutPtr[3]_i_3__3 
       (.I0(\mOutPtr_reg[0] ),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .I4(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_1 ),
        .A1(\dout_reg[0]_2 ),
        .A2(\dout_reg[0]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    \raddr[2]_i_2 
       (.I0(pop),
        .I1(\mOutPtr_reg[0] ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .O(p_8_in));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(dout_vld_reg),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(p_4_in));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0_5
   (last_resp,
    pop,
    ap_rst_n_0,
    empty_n_reg,
    push,
    ost_ctrl_info,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    ost_ctrl_valid,
    full_n_reg_0,
    wrsp_type,
    ursp_ready,
    Q,
    dout_vld_reg,
    dout_vld_reg_0);
  output last_resp;
  output pop;
  output ap_rst_n_0;
  output empty_n_reg;
  input push;
  input ost_ctrl_info;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input ost_ctrl_valid;
  input full_n_reg_0;
  input wrsp_type;
  input ursp_ready;
  input [0:0]Q;
  input dout_vld_reg;
  input dout_vld_reg_0;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__2 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(Q),
        .I4(dout_vld_reg),
        .I5(dout_vld_reg_0),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__14
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg),
        .I2(Q),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__17
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(ap_rst_n_0));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_0 ),
        .A1(\dout_reg[0]_1 ),
        .A2(\dout_reg[0]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized2
   (ap_rst_n_0,
    E,
    full_n_reg,
    empty_n_reg,
    WVALID_Dummy_reg,
    ap_rst_n_1,
    ap_rst_n,
    full_n_reg_0,
    ost_ctrl_valid,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy_1,
    AWVALID_Dummy_0,
    \mOutPtr_reg[0]_0 ,
    ost_ctrl_ready,
    \dout_reg[3]_0 ,
    dout_vld_reg,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    WLAST_Dummy_reg_0,
    push,
    in,
    \dout_reg[3]_1 ,
    \dout_reg[3]_2 ,
    \dout_reg[3]_3 ,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output [0:0]E;
  output [0:0]full_n_reg;
  output empty_n_reg;
  output WVALID_Dummy_reg;
  output [0:0]ap_rst_n_1;
  input ap_rst_n;
  input full_n_reg_0;
  input ost_ctrl_valid;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy_0;
  input \mOutPtr_reg[0]_0 ;
  input ost_ctrl_ready;
  input \dout_reg[3]_0 ;
  input dout_vld_reg;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input WLAST_Dummy_reg_0;
  input push;
  input [3:0]in;
  input \dout_reg[3]_1 ;
  input \dout_reg[3]_2 ;
  input \dout_reg[3]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \dout[3]_i_3__1_n_0 ;
  wire \dout[3]_i_4__1_n_0 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire \dout_reg[3]_2 ;
  wire \dout_reg[3]_3 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[3] ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire [3:0]in;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire \mem_reg[6][1]_srl7_n_0 ;
  wire \mem_reg[6][2]_srl7_n_0 ;
  wire \mem_reg[6][3]_srl7_n_0 ;
  wire next_burst;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WLAST_Dummy_reg_0),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1__1 
       (.I0(next_burst),
        .I1(\dout_reg[3]_0 ),
        .I2(dout_vld_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \dout[3]_i_2__1 
       (.I0(\dout[3]_i_3__1_n_0 ),
        .I1(Q[2]),
        .I2(\dout_reg_n_0_[2] ),
        .I3(Q[1]),
        .I4(\dout_reg_n_0_[1] ),
        .I5(\dout[3]_i_4__1_n_0 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \dout[3]_i_3__1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(WVALID_Dummy),
        .I3(\dout_reg[3]_0 ),
        .I4(WLAST_Dummy_reg),
        .I5(WREADY_Dummy),
        .O(\dout[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_4__1 
       (.I0(\dout_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\dout_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\dout[3]_i_4__1_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[6][1]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[6][2]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[6][3]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__11
       (.I0(dout_vld_reg),
        .I1(\dout_reg[3]_0 ),
        .I2(next_burst),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(ost_ctrl_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(E),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h75FFFFFF8A000000)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg[0] ),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(ost_ctrl_ready),
        .I5(E),
        .O(full_n_reg));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[3]_1 ),
        .A1(\dout_reg[3]_2 ),
        .A2(\dout_reg[3]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][1]_srl7 
       (.A0(\dout_reg[3]_1 ),
        .A1(\dout_reg[3]_2 ),
        .A2(\dout_reg[3]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[6][1]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][2]_srl7 
       (.A0(\dout_reg[3]_1 ),
        .A1(\dout_reg[3]_2 ),
        .A2(\dout_reg[3]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[6][2]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][3]_srl7 
       (.A0(\dout_reg[3]_1 ),
        .A1(\dout_reg[3]_2 ),
        .A2(\dout_reg[3]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[6][3]_srl7_n_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized3
   (pop,
    push,
    Q,
    req_en__0,
    rs_req_ready,
    req_fifo_valid,
    \dout_reg[2]_0 ,
    \dout_reg[35]_0 ,
    AWVALID_Dummy_0,
    in,
    \dout_reg[35]_1 ,
    \dout_reg[35]_2 ,
    \dout_reg[35]_3 ,
    ap_clk,
    SR);
  output pop;
  output push;
  output [33:0]Q;
  input req_en__0;
  input rs_req_ready;
  input req_fifo_valid;
  input \dout_reg[2]_0 ;
  input \dout_reg[35]_0 ;
  input AWVALID_Dummy_0;
  input [33:0]in;
  input \dout_reg[35]_1 ;
  input \dout_reg[35]_2 ;
  input \dout_reg[35]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire AWVALID_Dummy_0;
  wire [33:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[35]_0 ;
  wire \dout_reg[35]_1 ;
  wire \dout_reg[35]_2 ;
  wire \dout_reg[35]_3 ;
  wire [33:0]in;
  wire \mem_reg[6][10]_srl7_n_0 ;
  wire \mem_reg[6][11]_srl7_n_0 ;
  wire \mem_reg[6][12]_srl7_n_0 ;
  wire \mem_reg[6][13]_srl7_n_0 ;
  wire \mem_reg[6][14]_srl7_n_0 ;
  wire \mem_reg[6][15]_srl7_n_0 ;
  wire \mem_reg[6][16]_srl7_n_0 ;
  wire \mem_reg[6][17]_srl7_n_0 ;
  wire \mem_reg[6][18]_srl7_n_0 ;
  wire \mem_reg[6][19]_srl7_n_0 ;
  wire \mem_reg[6][20]_srl7_n_0 ;
  wire \mem_reg[6][21]_srl7_n_0 ;
  wire \mem_reg[6][22]_srl7_n_0 ;
  wire \mem_reg[6][23]_srl7_n_0 ;
  wire \mem_reg[6][24]_srl7_n_0 ;
  wire \mem_reg[6][25]_srl7_n_0 ;
  wire \mem_reg[6][26]_srl7_n_0 ;
  wire \mem_reg[6][27]_srl7_n_0 ;
  wire \mem_reg[6][28]_srl7_n_0 ;
  wire \mem_reg[6][29]_srl7_n_0 ;
  wire \mem_reg[6][2]_srl7_n_0 ;
  wire \mem_reg[6][30]_srl7_n_0 ;
  wire \mem_reg[6][31]_srl7_n_0 ;
  wire \mem_reg[6][32]_srl7_n_0 ;
  wire \mem_reg[6][33]_srl7_n_0 ;
  wire \mem_reg[6][34]_srl7_n_0 ;
  wire \mem_reg[6][35]_srl7_n_0 ;
  wire \mem_reg[6][3]_srl7_n_0 ;
  wire \mem_reg[6][4]_srl7_n_0 ;
  wire \mem_reg[6][5]_srl7_n_0 ;
  wire \mem_reg[6][6]_srl7_n_0 ;
  wire \mem_reg[6][7]_srl7_n_0 ;
  wire \mem_reg[6][8]_srl7_n_0 ;
  wire \mem_reg[6][9]_srl7_n_0 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[35]_i_1 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(req_fifo_valid),
        .I3(\dout_reg[2]_0 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][10]_srl7_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][11]_srl7_n_0 ),
        .Q(Q[9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][12]_srl7_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][13]_srl7_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][14]_srl7_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][15]_srl7_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][16]_srl7_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][17]_srl7_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][18]_srl7_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][19]_srl7_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][20]_srl7_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][21]_srl7_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][22]_srl7_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][23]_srl7_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][24]_srl7_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][25]_srl7_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][26]_srl7_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][27]_srl7_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][28]_srl7_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][29]_srl7_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][2]_srl7_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][30]_srl7_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][31]_srl7_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][32]_srl7_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][33]_srl7_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][34]_srl7_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][35]_srl7_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][3]_srl7_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][4]_srl7_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][5]_srl7_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][6]_srl7_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][7]_srl7_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][8]_srl7_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][9]_srl7_n_0 ),
        .Q(Q[7]),
        .R(SR));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][10]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[6][10]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][11]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[6][11]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][12]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[6][12]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][13]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[6][13]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][14]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[6][14]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][15]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[6][15]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][16]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][16]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[6][16]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][17]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][17]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[6][17]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][18]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][18]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[6][18]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][19]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][19]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[6][19]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][20]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][20]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[6][20]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][21]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][21]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[6][21]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][22]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][22]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[6][22]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][23]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][23]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[6][23]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][24]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][24]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[6][24]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][25]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][25]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[6][25]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][26]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][26]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[6][26]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][27]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][27]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[6][27]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][28]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][28]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[6][28]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][29]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][29]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[6][29]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][2]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[6][2]_srl7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][2]_srl7_i_1 
       (.I0(\dout_reg[35]_0 ),
        .I1(AWVALID_Dummy_0),
        .O(push));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][30]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][30]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[6][30]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][31]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][31]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[6][31]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][32]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][32]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[6][32]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][33]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][33]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[6][33]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][34]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][34]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[6][34]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][35]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][35]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[6][35]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][3]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[6][3]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][4]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[6][4]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][5]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[6][5]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][6]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[6][6]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][7]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[6][7]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][8]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[6][8]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][9]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[6][9]_srl7_n_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized4
   (D,
    req_en__0,
    pop,
    data_en__3,
    WVALID_Dummy_reg,
    push,
    \dout_reg[36]_0 ,
    dout_vld_reg,
    dout_vld_reg_0,
    Q,
    flying_req_reg,
    flying_req_reg_0,
    m_axi_ca_WREADY,
    fifo_valid,
    \dout_reg[0]_0 ,
    \last_cnt_reg[0] ,
    \last_cnt_reg[0]_0 ,
    in,
    req_fifo_valid,
    rs_req_ready,
    \dout_reg[36]_1 ,
    ap_clk,
    SR);
  output [3:0]D;
  output req_en__0;
  output pop;
  output data_en__3;
  output [0:0]WVALID_Dummy_reg;
  output push;
  output [36:0]\dout_reg[36]_0 ;
  output [0:0]dout_vld_reg;
  output dout_vld_reg_0;
  input [4:0]Q;
  input flying_req_reg;
  input flying_req_reg_0;
  input m_axi_ca_WREADY;
  input fifo_valid;
  input \dout_reg[0]_0 ;
  input \last_cnt_reg[0] ;
  input \last_cnt_reg[0]_0 ;
  input [36:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input [3:0]\dout_reg[36]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire data_en__3;
  wire \dout_reg[0]_0 ;
  wire [36:0]\dout_reg[36]_0 ;
  wire [3:0]\dout_reg[36]_1 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [36:0]in;
  wire \last_cnt[4]_i_4_n_0 ;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[0]_0 ;
  wire m_axi_ca_WREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[35]_i_1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[31]_i_1 
       (.I0(m_axi_ca_WREADY),
        .I1(flying_req_reg),
        .I2(data_en__3),
        .I3(fifo_valid),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [36]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \last_cnt[2]_i_1 
       (.I0(in[36]),
        .I1(push),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \last_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[0] ),
        .I2(\last_cnt_reg[0]_0 ),
        .I3(in[36]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[4]_i_2 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[4]_i_3 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(data_en__3),
        .I3(flying_req_reg),
        .I4(m_axi_ca_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \last_cnt[4]_i_4 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(\last_cnt[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_ca_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(data_en__3));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\last_cnt_reg[0]_0 ),
        .I1(\last_cnt_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB3BBB0)) 
    \state[0]_i_2 
       (.I0(p_8_in),
        .I1(flying_req_reg),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(flying_req_reg_0),
        .O(req_en__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_store
   (wrsp_type,
    full_n_reg,
    WVALID_Dummy,
    full_n_reg_0,
    dout_vld_reg,
    ursp_ready,
    AWVALID_Dummy,
    tmp_valid_reg_0,
    p_4_in,
    dout_vld_reg_0,
    dout_vld_reg_1,
    empty_n_reg,
    D,
    dout,
    ap_clk,
    SR,
    dout_vld_reg_2,
    ap_rst_n,
    push,
    push_0,
    \raddr_reg_reg[0] ,
    AWREADY_Dummy,
    mOutPtr18_out,
    Q,
    last_resp,
    Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY,
    need_wrsp,
    \mOutPtr[4]_i_4 ,
    ap_enable_reg_pp0_iter0,
    in,
    E,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    din);
  output wrsp_type;
  output full_n_reg;
  output WVALID_Dummy;
  output full_n_reg_0;
  output dout_vld_reg;
  output ursp_ready;
  output AWVALID_Dummy;
  output [0:0]tmp_valid_reg_0;
  output p_4_in;
  output dout_vld_reg_0;
  output [3:0]dout_vld_reg_1;
  output empty_n_reg;
  output [33:0]D;
  output [35:0]dout;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_2;
  input ap_rst_n;
  input push;
  input push_0;
  input \raddr_reg_reg[0] ;
  input AWREADY_Dummy;
  input mOutPtr18_out;
  input [0:0]Q;
  input last_resp;
  input Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY;
  input need_wrsp;
  input [8:0]\mOutPtr[4]_i_4 ;
  input ap_enable_reg_pp0_iter0;
  input [29:0]in;
  input [0:0]E;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [19:0]din;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [33:0]D;
  wire [0:0]E;
  wire Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_rst_n;
  wire [19:0]din;
  wire [35:0]dout;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [3:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_reg;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [29:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire [8:0]\mOutPtr[4]_i_4 ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire need_wrsp;
  wire next_wreq;
  wire p_4_in;
  wire push;
  wire push_0;
  wire push_1;
  wire push__0;
  wire \raddr_reg_reg[0] ;
  wire [17:3]tmp_len0;
  wire tmp_len0_carry_n_3;
  wire [0:0]tmp_valid_reg_0;
  wire ursp_ready;
  wire valid_length;
  wire [2:1]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire [3:1]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized0 buff_wdata
       (.E(E),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg_2),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .mOutPtr18_out(mOutPtr18_out),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .push_0(push_0),
        .\raddr_reg_reg[0] (\raddr_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(tmp_valid_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(tmp_len0[3]),
        .Q({wreq_len,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35}),
        .S(fifo_wreq_n_36),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[34] (fifo_wreq_n_38),
        .full_n_reg_0(full_n_reg),
        .in(in),
        .next_wreq(next_wreq),
        .push(push),
        .push_0(push_1),
        .tmp_valid_reg(AWVALID_Dummy),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(ursp_ready),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (AWVALID_Dummy),
        .need_wrsp(need_wrsp),
        .next_wreq(next_wreq),
        .p_4_in(p_4_in),
        .push(push_1),
        .push__0(push__0),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_19),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_18),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_17),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_16),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_15),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_14),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_13),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_12),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_11),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_10),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_9),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_8),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_7),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_6),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(D[7]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:1],tmp_len0_carry_n_3}),
        .CYINIT(wreq_len[1]),
        .DI({1'b0,1'b0,1'b0,wreq_len[2]}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3:2],tmp_len0[17],tmp_len0[4]}),
        .S({1'b0,1'b0,1'b1,fifo_wreq_n_36}));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[17]),
        .Q(D[33]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(1'b1),
        .Q(D[30]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[3]),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[4]),
        .Q(D[32]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_38),
        .Q(AWVALID_Dummy),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized2 user_resp
       (.Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY),
        .SR(SR),
        .\ap_CS_fsm_reg[30] (full_n_reg),
        .\ap_CS_fsm_reg[30]_0 (full_n_reg_0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .dout_vld_reg_2(dout_vld_reg_1),
        .\mOutPtr[4]_i_4 (\mOutPtr[4]_i_4 ),
        .push__0(push__0),
        .ursp_ready(ursp_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_throttle
   (AWREADY_Dummy_1,
    WREADY_Dummy,
    E,
    m_axi_ca_WVALID,
    \dout_reg[36] ,
    empty_n_reg,
    empty_n_reg_0,
    m_axi_ca_AWVALID,
    \data_p1_reg[35] ,
    SR,
    ap_clk,
    ap_rst_n,
    AWVALID_Dummy_0,
    \last_cnt_reg[0]_0 ,
    burst_valid,
    WVALID_Dummy,
    m_axi_ca_WREADY,
    \dout_reg[36]_0 ,
    dout_vld_reg,
    m_axi_ca_AWREADY,
    in,
    dout);
  output AWREADY_Dummy_1;
  output WREADY_Dummy;
  output [0:0]E;
  output m_axi_ca_WVALID;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg;
  output empty_n_reg_0;
  output m_axi_ca_AWVALID;
  output [33:0]\data_p1_reg[35] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input AWVALID_Dummy_0;
  input \last_cnt_reg[0]_0 ;
  input burst_valid;
  input WVALID_Dummy;
  input m_axi_ca_WREADY;
  input \dout_reg[36]_0 ;
  input dout_vld_reg;
  input m_axi_ca_AWREADY;
  input [33:0]in;
  input [35:0]dout;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [0:0]E;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_fifo_n_2;
  wire data_fifo_n_3;
  wire data_fifo_n_4;
  wire data_fifo_n_49;
  wire data_fifo_n_5;
  wire data_fifo_n_8;
  wire [33:0]\data_p1_reg[35] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire flying_req_reg_n_0;
  wire [33:0]in;
  wire \last_cnt[0]_i_1_n_0 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[0]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire load_p2;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_2;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_3;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_4;
  wire req_fifo_n_5;
  wire req_fifo_n_6;
  wire req_fifo_n_7;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_n_1;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized6 data_fifo
       (.D({data_fifo_n_2,data_fifo_n_3,data_fifo_n_4,data_fifo_n_5}),
        .E(E),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(data_fifo_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\dout_reg[36] (\dout_reg[36] ),
        .dout_vld_reg_0(load_p2),
        .dout_vld_reg_1(data_fifo_n_49),
        .dout_vld_reg_2(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .flying_req_reg(flying_req_reg_n_0),
        .flying_req_reg_0(rs_req_n_1),
        .full_n_reg_0(WREADY_Dummy),
        .in({\dout_reg[36]_0 ,dout}),
        .\last_cnt_reg[0] (\last_cnt_reg[0]_0 ),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_49),
        .Q(flying_req_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_0 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(\last_cnt[0]_i_1_n_0 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(data_fifo_n_5),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(data_fifo_n_4),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(data_fifo_n_3),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(data_fifo_n_2),
        .Q(last_cnt_reg[4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized5 req_fifo
       (.AWVALID_Dummy_0(AWVALID_Dummy_0),
        .Q({req_fifo_n_2,req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg_0(AWREADY_Dummy_1),
        .in(in),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_2,req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35}),
        .E(load_p2),
        .Q(last_cnt_reg[4:3]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[35]_0 (\data_p1_reg[35] ),
        .\last_cnt_reg[4] (rs_req_n_1),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_write
   (SR,
    last_resp,
    AWREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    E,
    dout_vld_reg,
    Q,
    m_axi_ca_WVALID,
    \dout_reg[36] ,
    empty_n_reg,
    ap_rst_n_0,
    dout_vld_reg_0,
    empty_n_reg_0,
    m_axi_ca_AWVALID,
    \data_p1_reg[35] ,
    ap_clk,
    ap_rst_n,
    WVALID_Dummy,
    push_0,
    dout_vld_reg_1,
    AWVALID_Dummy,
    p_4_in,
    m_axi_ca_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_ca_BVALID,
    D,
    m_axi_ca_AWREADY,
    dout,
    \data_p2_reg[63] );
  output [0:0]SR;
  output last_resp;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output [0:0]E;
  output dout_vld_reg;
  output [0:0]Q;
  output m_axi_ca_WVALID;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg;
  output ap_rst_n_0;
  output dout_vld_reg_0;
  output empty_n_reg_0;
  output m_axi_ca_AWVALID;
  output [33:0]\data_p1_reg[35] ;
  input ap_clk;
  input ap_rst_n;
  input WVALID_Dummy;
  input push_0;
  input dout_vld_reg_1;
  input AWVALID_Dummy;
  input p_4_in;
  input m_axi_ca_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_ca_BVALID;
  input [33:0]D;
  input m_axi_ca_AWREADY;
  input [35:0]dout;
  input [0:0]\data_p2_reg[63] ;

  wire [31:2]AWADDR_Dummy;
  wire [3:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire AWVALID_Dummy_0;
  wire [33:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg_n_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_n_0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire [33:0]\data_p1_reg[35] ;
  wire [0:0]\data_p2_reg[63] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_burst_n_1;
  wire fifo_burst_n_5;
  wire fifo_burst_n_6;
  wire fifo_burst_n_9;
  wire last_resp;
  wire \len_cnt[7]_i_4_n_0 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire need_wrsp;
  wire ost_ctrl_info;
  wire [3:0]ost_ctrl_len;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [7:0]p_0_in;
  wire p_12_in;
  wire p_3_in;
  wire p_4_in;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire s_ready_t_reg;
  wire ursp_ready;
  wire wreq_burst_conv_n_38;
  wire wrsp_type;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_6),
        .Q(WLAST_Dummy_reg_n_0),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_5),
        .Q(WVALID_Dummy_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .E(E),
        .Q(len_cnt_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_n_0),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_n_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(fifo_burst_n_9),
        .burst_valid(burst_valid),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(fifo_burst_n_5),
        .dout_vld_reg_2(dout_vld_reg_0),
        .full_n_reg_0(fifo_burst_n_1),
        .in(ost_ctrl_len),
        .\mOutPtr_reg[0]_0 (wreq_burst_conv_n_38),
        .\mOutPtr_reg[0]_1 (dout_vld_reg_1),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_12_in(p_12_in),
        .pop(pop),
        .push(push_1),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1_4 fifo_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(need_wrsp),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_4_in(p_4_in),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .p_4_in(p_4_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_burst_converter wreq_burst_conv
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .D(D),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.sect_handling_reg_0 (wreq_burst_conv_n_38),
        .\data_p2_reg[63] (\data_p2_reg[63] ),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\mOutPtr_reg[3] (fifo_burst_n_1),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_12_in(p_12_in),
        .pop(pop),
        .push(push_1),
        .push_0(push),
        .s_ready_t_reg(AWREADY_Dummy),
        .\sect_len_buf_reg[3]_0 (ost_ctrl_len));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .E(p_3_in),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\data_p1_reg[35] (\data_p1_reg[35] ),
        .dout(dout),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (WLAST_Dummy_reg_n_0),
        .dout_vld_reg(dout_vld_reg_1),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\last_cnt_reg[0]_0 (WVALID_Dummy_reg_n_0),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_control_s_axi
   (\int_addr_b0_reg[0]_0 ,
    addr_b0,
    \int_addr_a0_reg[17]_0 ,
    addr_a0,
    \int_addr_a0_reg[21]_0 ,
    \int_addr_a0_reg[25]_0 ,
    \int_addr_a0_reg[28]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    addr_c0,
    s_axi_control_RDATA,
    \bi_addr_reg_3273_reg[3] ,
    P,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_WVALID,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARADDR);
  output [0:0]\int_addr_b0_reg[0]_0 ;
  output [31:0]addr_b0;
  output [0:0]\int_addr_a0_reg[17]_0 ;
  output [31:0]addr_a0;
  output [3:0]\int_addr_a0_reg[21]_0 ;
  output [3:0]\int_addr_a0_reg[25]_0 ;
  output [2:0]\int_addr_a0_reg[28]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [30:0]addr_c0;
  output [31:0]s_axi_control_RDATA;
  input [0:0]\bi_addr_reg_3273_reg[3] ;
  input [12:0]P;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input s_axi_control_WVALID;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input [5:0]s_axi_control_ARADDR;

  wire \FSM_onehot_rstate[1]_i_1__0_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1__0_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [12:0]P;
  wire [31:0]addr_a0;
  wire [31:0]addr_b0;
  wire [30:0]addr_c0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]\bi_addr_reg_3273_reg[3] ;
  wire int_addr_a0;
  wire [31:0]int_addr_a00;
  wire \int_addr_a0[31]_i_3_n_0 ;
  wire [0:0]\int_addr_a0_reg[17]_0 ;
  wire [3:0]\int_addr_a0_reg[21]_0 ;
  wire [3:0]\int_addr_a0_reg[25]_0 ;
  wire [2:0]\int_addr_a0_reg[28]_0 ;
  wire int_addr_b0;
  wire [31:0]int_addr_b00;
  wire [0:0]\int_addr_b0_reg[0]_0 ;
  wire int_addr_c0;
  wire [31:0]int_addr_c00;
  wire \int_addr_c0[31]_i_3_n_0 ;
  wire \int_addr_c0_reg_n_0_[0] ;
  wire [31:0]rdata;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1__0 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1__0 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1__0_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8F888FBB)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[2]_i_1__0 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\FSM_onehot_wstate[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hD5C0)) 
    \FSM_onehot_wstate[3]_i_1__0 
       (.I0(s_axi_control_BREADY),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1__0_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hE00E)) 
    \aw_addr_reg_3148[19]_i_2 
       (.I0(addr_a0[17]),
        .I1(P[0]),
        .I2(addr_a0[18]),
        .I3(P[1]),
        .O(\int_addr_a0_reg[17]_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \aw_addr_reg_3148[23]_i_2 
       (.I0(addr_a0[21]),
        .I1(P[4]),
        .I2(addr_a0[22]),
        .I3(P[5]),
        .O(\int_addr_a0_reg[21]_0 [3]));
  LUT4 #(
    .INIT(16'hE00E)) 
    \aw_addr_reg_3148[23]_i_3 
       (.I0(addr_a0[20]),
        .I1(P[3]),
        .I2(addr_a0[21]),
        .I3(P[4]),
        .O(\int_addr_a0_reg[21]_0 [2]));
  LUT4 #(
    .INIT(16'hE00E)) 
    \aw_addr_reg_3148[23]_i_4 
       (.I0(addr_a0[19]),
        .I1(P[2]),
        .I2(addr_a0[20]),
        .I3(P[3]),
        .O(\int_addr_a0_reg[21]_0 [1]));
  LUT4 #(
    .INIT(16'hE00E)) 
    \aw_addr_reg_3148[23]_i_5 
       (.I0(addr_a0[18]),
        .I1(P[1]),
        .I2(addr_a0[19]),
        .I3(P[2]),
        .O(\int_addr_a0_reg[21]_0 [0]));
  LUT4 #(
    .INIT(16'hE00E)) 
    \aw_addr_reg_3148[27]_i_2 
       (.I0(addr_a0[25]),
        .I1(P[8]),
        .I2(addr_a0[26]),
        .I3(P[9]),
        .O(\int_addr_a0_reg[25]_0 [3]));
  LUT4 #(
    .INIT(16'hE00E)) 
    \aw_addr_reg_3148[27]_i_3 
       (.I0(addr_a0[24]),
        .I1(P[7]),
        .I2(addr_a0[25]),
        .I3(P[8]),
        .O(\int_addr_a0_reg[25]_0 [2]));
  LUT4 #(
    .INIT(16'hE00E)) 
    \aw_addr_reg_3148[27]_i_4 
       (.I0(addr_a0[23]),
        .I1(P[6]),
        .I2(addr_a0[24]),
        .I3(P[7]),
        .O(\int_addr_a0_reg[25]_0 [1]));
  LUT4 #(
    .INIT(16'hE00E)) 
    \aw_addr_reg_3148[27]_i_5 
       (.I0(addr_a0[22]),
        .I1(P[5]),
        .I2(addr_a0[23]),
        .I3(P[6]),
        .O(\int_addr_a0_reg[25]_0 [0]));
  LUT4 #(
    .INIT(16'hE00E)) 
    \aw_addr_reg_3148[31]_i_2 
       (.I0(addr_a0[28]),
        .I1(P[11]),
        .I2(addr_a0[29]),
        .I3(P[12]),
        .O(\int_addr_a0_reg[28]_0 [2]));
  LUT4 #(
    .INIT(16'hE00E)) 
    \aw_addr_reg_3148[31]_i_3 
       (.I0(addr_a0[27]),
        .I1(P[10]),
        .I2(addr_a0[28]),
        .I3(P[11]),
        .O(\int_addr_a0_reg[28]_0 [1]));
  LUT4 #(
    .INIT(16'hE00E)) 
    \aw_addr_reg_3148[31]_i_4 
       (.I0(addr_a0[26]),
        .I1(P[9]),
        .I2(addr_a0[27]),
        .I3(P[10]),
        .O(\int_addr_a0_reg[28]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \bi_addr_reg_3273[3]_i_5 
       (.I0(addr_b0[0]),
        .I1(\bi_addr_reg_3273_reg[3] ),
        .O(\int_addr_b0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[0]),
        .O(int_addr_a00[0]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_a0[10]),
        .O(int_addr_a00[10]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_a0[11]),
        .O(int_addr_a00[11]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_a0[12]),
        .O(int_addr_a00[12]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_a0[13]),
        .O(int_addr_a00[13]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_a0[14]),
        .O(int_addr_a00[14]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_a0[15]),
        .O(int_addr_a00[15]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[16]),
        .O(int_addr_a00[16]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[17]),
        .O(int_addr_a00[17]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[18]),
        .O(int_addr_a00[18]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[19]),
        .O(int_addr_a00[19]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[1]),
        .O(int_addr_a00[1]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[20]),
        .O(int_addr_a00[20]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[21]),
        .O(int_addr_a00[21]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[22]),
        .O(int_addr_a00[22]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[23]),
        .O(int_addr_a00[23]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[24]),
        .O(int_addr_a00[24]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[25]),
        .O(int_addr_a00[25]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[26]),
        .O(int_addr_a00[26]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[27]),
        .O(int_addr_a00[27]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[28]),
        .O(int_addr_a00[28]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[29]),
        .O(int_addr_a00[29]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[2]),
        .O(int_addr_a00[2]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[30]),
        .O(int_addr_a00[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_addr_a0[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_addr_a0[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_addr_a0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[31]),
        .O(int_addr_a00[31]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_addr_a0[31]_i_3 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_addr_a0[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[3]),
        .O(int_addr_a00[3]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[4]),
        .O(int_addr_a00[4]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[5]),
        .O(int_addr_a00[5]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[6]),
        .O(int_addr_a00[6]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[7]),
        .O(int_addr_a00[7]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_a0[8]),
        .O(int_addr_a00[8]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_a0[9]),
        .O(int_addr_a00[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[0] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[0]),
        .Q(addr_a0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[10] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[10]),
        .Q(addr_a0[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[11] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[11]),
        .Q(addr_a0[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[12] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[12]),
        .Q(addr_a0[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[13] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[13]),
        .Q(addr_a0[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[14] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[14]),
        .Q(addr_a0[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[15] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[15]),
        .Q(addr_a0[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[16] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[16]),
        .Q(addr_a0[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[17] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[17]),
        .Q(addr_a0[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[18] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[18]),
        .Q(addr_a0[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[19] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[19]),
        .Q(addr_a0[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[1] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[1]),
        .Q(addr_a0[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[20] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[20]),
        .Q(addr_a0[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[21] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[21]),
        .Q(addr_a0[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[22] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[22]),
        .Q(addr_a0[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[23] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[23]),
        .Q(addr_a0[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[24] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[24]),
        .Q(addr_a0[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[25] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[25]),
        .Q(addr_a0[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[26] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[26]),
        .Q(addr_a0[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[27] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[27]),
        .Q(addr_a0[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[28] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[28]),
        .Q(addr_a0[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[29] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[29]),
        .Q(addr_a0[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[2] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[2]),
        .Q(addr_a0[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[30] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[30]),
        .Q(addr_a0[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[31] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[31]),
        .Q(addr_a0[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[3] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[3]),
        .Q(addr_a0[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[4] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[4]),
        .Q(addr_a0[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[5] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[5]),
        .Q(addr_a0[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[6] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[6]),
        .Q(addr_a0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[7] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[7]),
        .Q(addr_a0[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[8] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[8]),
        .Q(addr_a0[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[9] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[9]),
        .Q(addr_a0[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[0]),
        .O(int_addr_b00[0]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_b0[10]),
        .O(int_addr_b00[10]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_b0[11]),
        .O(int_addr_b00[11]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_b0[12]),
        .O(int_addr_b00[12]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_b0[13]),
        .O(int_addr_b00[13]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_b0[14]),
        .O(int_addr_b00[14]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_b0[15]),
        .O(int_addr_b00[15]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[16]),
        .O(int_addr_b00[16]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[17]),
        .O(int_addr_b00[17]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[18]),
        .O(int_addr_b00[18]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[19]),
        .O(int_addr_b00[19]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[1]),
        .O(int_addr_b00[1]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[20]),
        .O(int_addr_b00[20]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[21]),
        .O(int_addr_b00[21]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[22]),
        .O(int_addr_b00[22]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[23]),
        .O(int_addr_b00[23]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[24]),
        .O(int_addr_b00[24]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[25]),
        .O(int_addr_b00[25]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[26]),
        .O(int_addr_b00[26]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[27]),
        .O(int_addr_b00[27]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[28]),
        .O(int_addr_b00[28]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[29]),
        .O(int_addr_b00[29]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[2]),
        .O(int_addr_b00[2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[30]),
        .O(int_addr_b00[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_addr_b0[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_addr_a0[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_addr_b0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[31]),
        .O(int_addr_b00[31]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[3]),
        .O(int_addr_b00[3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[4]),
        .O(int_addr_b00[4]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[5]),
        .O(int_addr_b00[5]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[6]),
        .O(int_addr_b00[6]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[7]),
        .O(int_addr_b00[7]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_b0[8]),
        .O(int_addr_b00[8]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_b0[9]),
        .O(int_addr_b00[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[0] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[0]),
        .Q(addr_b0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[10] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[10]),
        .Q(addr_b0[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[11] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[11]),
        .Q(addr_b0[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[12] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[12]),
        .Q(addr_b0[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[13] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[13]),
        .Q(addr_b0[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[14] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[14]),
        .Q(addr_b0[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[15] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[15]),
        .Q(addr_b0[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[16] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[16]),
        .Q(addr_b0[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[17] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[17]),
        .Q(addr_b0[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[18] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[18]),
        .Q(addr_b0[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[19] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[19]),
        .Q(addr_b0[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[1] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[1]),
        .Q(addr_b0[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[20] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[20]),
        .Q(addr_b0[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[21] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[21]),
        .Q(addr_b0[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[22] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[22]),
        .Q(addr_b0[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[23] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[23]),
        .Q(addr_b0[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[24] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[24]),
        .Q(addr_b0[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[25] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[25]),
        .Q(addr_b0[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[26] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[26]),
        .Q(addr_b0[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[27] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[27]),
        .Q(addr_b0[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[28] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[28]),
        .Q(addr_b0[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[29] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[29]),
        .Q(addr_b0[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[2] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[2]),
        .Q(addr_b0[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[30] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[30]),
        .Q(addr_b0[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[31] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[31]),
        .Q(addr_b0[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[3] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[3]),
        .Q(addr_b0[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[4] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[4]),
        .Q(addr_b0[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[5] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[5]),
        .Q(addr_b0[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[6] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[6]),
        .Q(addr_b0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[7] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[7]),
        .Q(addr_b0[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[8] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[8]),
        .Q(addr_b0[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[9] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[9]),
        .Q(addr_b0[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg_n_0_[0] ),
        .O(int_addr_c00[0]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_c0[9]),
        .O(int_addr_c00[10]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_c0[10]),
        .O(int_addr_c00[11]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_c0[11]),
        .O(int_addr_c00[12]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_c0[12]),
        .O(int_addr_c00[13]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_c0[13]),
        .O(int_addr_c00[14]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_c0[14]),
        .O(int_addr_c00[15]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_c0[15]),
        .O(int_addr_c00[16]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_c0[16]),
        .O(int_addr_c00[17]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_c0[17]),
        .O(int_addr_c00[18]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_c0[18]),
        .O(int_addr_c00[19]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0[0]),
        .O(int_addr_c00[1]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_c0[19]),
        .O(int_addr_c00[20]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_c0[20]),
        .O(int_addr_c00[21]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_c0[21]),
        .O(int_addr_c00[22]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_c0[22]),
        .O(int_addr_c00[23]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[23]),
        .O(int_addr_c00[24]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[24]),
        .O(int_addr_c00[25]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[25]),
        .O(int_addr_c00[26]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[26]),
        .O(int_addr_c00[27]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[27]),
        .O(int_addr_c00[28]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[28]),
        .O(int_addr_c00[29]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0[1]),
        .O(int_addr_c00[2]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[29]),
        .O(int_addr_c00[30]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \int_addr_c0[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_addr_c0[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_addr_c0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[30]),
        .O(int_addr_c00[31]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \int_addr_c0[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[0] ),
        .O(\int_addr_c0[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0[2]),
        .O(int_addr_c00[3]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0[3]),
        .O(int_addr_c00[4]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0[4]),
        .O(int_addr_c00[5]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0[5]),
        .O(int_addr_c00[6]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0[6]),
        .O(int_addr_c00[7]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_c0[7]),
        .O(int_addr_c00[8]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(addr_c0[8]),
        .O(int_addr_c00[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[0] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[0]),
        .Q(\int_addr_c0_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[10] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[10]),
        .Q(addr_c0[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[11] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[11]),
        .Q(addr_c0[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[12] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[12]),
        .Q(addr_c0[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[13] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[13]),
        .Q(addr_c0[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[14] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[14]),
        .Q(addr_c0[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[15] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[15]),
        .Q(addr_c0[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[16] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[16]),
        .Q(addr_c0[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[17] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[17]),
        .Q(addr_c0[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[18] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[18]),
        .Q(addr_c0[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[19] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[19]),
        .Q(addr_c0[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[1] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[1]),
        .Q(addr_c0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[20] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[20]),
        .Q(addr_c0[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[21] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[21]),
        .Q(addr_c0[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[22] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[22]),
        .Q(addr_c0[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[23] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[23]),
        .Q(addr_c0[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[24] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[24]),
        .Q(addr_c0[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[25] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[25]),
        .Q(addr_c0[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[26] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[26]),
        .Q(addr_c0[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[27] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[27]),
        .Q(addr_c0[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[28] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[28]),
        .Q(addr_c0[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[29] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[29]),
        .Q(addr_c0[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[2] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[2]),
        .Q(addr_c0[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[30] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[30]),
        .Q(addr_c0[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[31] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[31]),
        .Q(addr_c0[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[3] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[3]),
        .Q(addr_c0[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[4] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[4]),
        .Q(addr_c0[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[5] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[5]),
        .Q(addr_c0[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[6] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[6]),
        .Q(addr_c0[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[7] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[7]),
        .Q(addr_c0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[8] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[8]),
        .Q(addr_c0[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[9] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[9]),
        .Q(addr_c0[8]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[0]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[0]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[0]),
        .I4(\int_addr_c0_reg_n_0_[0] ),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[10]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[10]),
        .I4(addr_c0[9]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[11]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[11]),
        .I4(addr_c0[10]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[12]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[12]),
        .I4(addr_c0[11]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[13]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[13]),
        .I4(addr_c0[12]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[14]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[14]),
        .I4(addr_c0[13]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[15]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[15]),
        .I4(addr_c0[14]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[16]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[16]),
        .I4(addr_c0[15]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[17]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[17]),
        .I4(addr_c0[16]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[18]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[18]),
        .I4(addr_c0[17]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[19]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[19]),
        .I4(addr_c0[18]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[1]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[1]),
        .I4(addr_c0[0]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[20]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[20]),
        .I4(addr_c0[19]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[21]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[21]),
        .I4(addr_c0[20]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[22]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[22]),
        .I4(addr_c0[21]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[23]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[23]),
        .I4(addr_c0[22]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[24]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[24]),
        .I4(addr_c0[23]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[25]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[25]),
        .I4(addr_c0[24]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[26]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[26]),
        .I4(addr_c0[25]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[27]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[27]),
        .I4(addr_c0[26]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[28]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[28]),
        .I4(addr_c0[27]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[29]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[29]),
        .I4(addr_c0[28]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[2]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[2]),
        .I4(addr_c0[1]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[30]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[30]),
        .I4(addr_c0[29]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[31]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[31]),
        .I4(addr_c0[30]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[31]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[3]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[3]),
        .I4(addr_c0[2]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[4]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[4]),
        .I4(addr_c0[3]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[5]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[5]),
        .I4(addr_c0[4]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[6]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[6]),
        .I4(addr_c0[5]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[7]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[7]),
        .I4(addr_c0[6]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[8]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[8]),
        .I4(addr_c0[7]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[9]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[9]),
        .I4(addr_c0[8]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[9]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__0 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w14_d2_S
   (call_a_cast_loc_channel_empty_n,
    call_a_cast_loc_channel_full_n,
    ap_sync_channel_write_call_a_cast_loc_channel0,
    \SRL_SIG_reg[1][13] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    Loop_VITIS_LOOP_144_1_proc_U0_ap_ready,
    mOutPtr0,
    ap_sync_reg_channel_write_call_a_cast_loc_channel,
    ap_start,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_done_reg,
    D);
  output call_a_cast_loc_channel_empty_n;
  output call_a_cast_loc_channel_full_n;
  output ap_sync_channel_write_call_a_cast_loc_channel0;
  output [13:0]\SRL_SIG_reg[1][13] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  input mOutPtr0;
  input ap_sync_reg_channel_write_call_a_cast_loc_channel;
  input ap_start;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_done_reg;
  input [13:0]D;

  wire [13:0]D;
  wire Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  wire [13:0]\SRL_SIG_reg[1][13] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_call_a_cast_loc_channel0;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_call_a_cast_loc_channel;
  wire call_a_cast_loc_channel_empty_n;
  wire call_a_cast_loc_channel_full_n;
  wire empty_n_i_1_n_0;
  wire full_n_i_1__18_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire \mOutPtr[1]_i_1__14_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w14_d2_S_ShiftReg_3 U_shell_top_fifo_w14_d2_S_ShiftReg
       (.D(D),
        .E(ap_sync_channel_write_call_a_cast_loc_channel0),
        .\SRL_SIG_reg[1][13]_0 (\SRL_SIG_reg[1][13] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_call_a_cast_loc_channel(ap_sync_reg_channel_write_call_a_cast_loc_channel),
        .call_a_cast_loc_channel_full_n(call_a_cast_loc_channel_full_n),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .I4(call_a_cast_loc_channel_empty_n),
        .I5(ap_sync_channel_write_call_a_cast_loc_channel0),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(call_a_cast_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__18
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(call_a_cast_loc_channel_full_n),
        .O(full_n_i_1__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    full_n_i_2__16
       (.I0(ap_sync_channel_write_call_a_cast_loc_channel0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(call_a_cast_loc_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__18_n_0),
        .Q(call_a_cast_loc_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1__16 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(call_a_cast_loc_channel_empty_n),
        .I3(ap_sync_channel_write_call_a_cast_loc_channel0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__14 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_call_a_cast_loc_channel0),
        .I2(call_a_cast_loc_channel_empty_n),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_call_a_cast_loc_channel0),
        .I3(call_a_cast_loc_channel_empty_n),
        .I4(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w14_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w14_d2_S_0
   (call_b_cast_loc_channel_empty_n,
    call_b_cast_loc_channel_full_n,
    \ap_CS_fsm_reg[2] ,
    \SRL_SIG_reg[0][13] ,
    \j_fu_296_reg[0] ,
    B,
    ap_sync_channel_write_call_b_cast_loc_channel0,
    \i_fu_300_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    \select_ln144_reg_1086_reg[13] ,
    \select_ln144_reg_1086_reg[13]_i_2 ,
    \mOutPtr_reg[1]_0 ,
    Loop_VITIS_LOOP_144_1_proc_U0_ap_ready,
    mOutPtr0,
    ap_sync_reg_channel_write_call_b_cast_loc_channel,
    ap_start,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_done_reg,
    out,
    D);
  output call_b_cast_loc_channel_empty_n;
  output call_b_cast_loc_channel_full_n;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]\SRL_SIG_reg[0][13] ;
  output [0:0]\j_fu_296_reg[0] ;
  output [13:0]B;
  output ap_sync_channel_write_call_b_cast_loc_channel0;
  output [0:0]\i_fu_300_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\select_ln144_reg_1086_reg[13] ;
  input [13:0]\select_ln144_reg_1086_reg[13]_i_2 ;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  input mOutPtr0;
  input ap_sync_reg_channel_write_call_b_cast_loc_channel;
  input ap_start;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_done_reg;
  input [0:0]out;
  input [13:0]D;

  wire [13:0]B;
  wire [13:0]D;
  wire Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  wire [0:0]\SRL_SIG_reg[0][13] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_call_b_cast_loc_channel0;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_call_b_cast_loc_channel;
  wire call_b_cast_loc_channel_empty_n;
  wire call_b_cast_loc_channel_full_n;
  wire empty_n_i_1__1_n_0;
  wire full_n_i_1__20_n_0;
  wire [0:0]\i_fu_300_reg[0] ;
  wire [0:0]\j_fu_296_reg[0] ;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__18_n_0 ;
  wire \mOutPtr[1]_i_1__16_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [0:0]out;
  wire \select_ln144_reg_1086[13]_i_9_n_0 ;
  wire [0:0]\select_ln144_reg_1086_reg[13] ;
  wire [13:0]\select_ln144_reg_1086_reg[13]_i_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w14_d2_S_ShiftReg U_shell_top_fifo_w14_d2_S_ShiftReg
       (.B(B),
        .CO(\SRL_SIG_reg[0][13] ),
        .D(D),
        .E(ap_sync_channel_write_call_b_cast_loc_channel0),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_call_b_cast_loc_channel(ap_sync_reg_channel_write_call_b_cast_loc_channel),
        .call_b_cast_loc_channel_full_n(call_b_cast_loc_channel_full_n),
        .\i_fu_300_reg[0] (\i_fu_300_reg[0] ),
        .\j_fu_296_reg[0] (\j_fu_296_reg[0] ),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}),
        .out(out),
        .\select_ln144_reg_1086_reg[13] (\select_ln144_reg_1086_reg[13] ),
        .\select_ln144_reg_1086_reg[13]_i_2_0 (\select_ln144_reg_1086_reg[13]_i_2 ),
        .\select_ln144_reg_1086_reg[13]_i_2_1 (\select_ln144_reg_1086[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__1
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .I4(call_b_cast_loc_channel_empty_n),
        .I5(ap_sync_channel_write_call_b_cast_loc_channel0),
        .O(empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(call_b_cast_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__20
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(call_b_cast_loc_channel_full_n),
        .O(full_n_i_1__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    full_n_i_2__18
       (.I0(ap_sync_channel_write_call_b_cast_loc_channel0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\select_ln144_reg_1086_reg[13] ),
        .I3(call_b_cast_loc_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__20_n_0),
        .Q(call_b_cast_loc_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1__18 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\select_ln144_reg_1086_reg[13] ),
        .I2(call_b_cast_loc_channel_empty_n),
        .I3(ap_sync_channel_write_call_b_cast_loc_channel0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__16 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_call_b_cast_loc_channel0),
        .I2(call_b_cast_loc_channel_empty_n),
        .I3(\select_ln144_reg_1086_reg[13] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_call_b_cast_loc_channel0),
        .I3(call_b_cast_loc_channel_empty_n),
        .I4(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__18_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__16_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln144_reg_1086[13]_i_9 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\select_ln144_reg_1086[13]_i_9_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w14_d2_S_ShiftReg
   (\ap_CS_fsm_reg[2] ,
    CO,
    \j_fu_296_reg[0] ,
    B,
    E,
    \i_fu_300_reg[0] ,
    \select_ln144_reg_1086_reg[13] ,
    \select_ln144_reg_1086_reg[13]_i_2_0 ,
    \select_ln144_reg_1086_reg[13]_i_2_1 ,
    mOutPtr,
    call_b_cast_loc_channel_full_n,
    ap_sync_reg_channel_write_call_b_cast_loc_channel,
    ap_start,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_done_reg,
    out,
    D,
    ap_clk);
  output \ap_CS_fsm_reg[2] ;
  output [0:0]CO;
  output [0:0]\j_fu_296_reg[0] ;
  output [13:0]B;
  output [0:0]E;
  output [0:0]\i_fu_300_reg[0] ;
  input [0:0]\select_ln144_reg_1086_reg[13] ;
  input [13:0]\select_ln144_reg_1086_reg[13]_i_2_0 ;
  input \select_ln144_reg_1086_reg[13]_i_2_1 ;
  input [1:0]mOutPtr;
  input call_b_cast_loc_channel_full_n;
  input ap_sync_reg_channel_write_call_b_cast_loc_channel;
  input ap_start;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_done_reg;
  input [0:0]out;
  input [13:0]D;
  input ap_clk;

  wire [13:0]B;
  wire [0:0]CO;
  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]\SRL_SIG_reg[0]_0 ;
  wire [13:0]\SRL_SIG_reg[1]_1 ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_call_b_cast_loc_channel;
  wire call_b_cast_loc_channel_full_n;
  wire [0:0]\i_fu_300_reg[0] ;
  wire [0:0]\j_fu_296_reg[0] ;
  wire [1:0]mOutPtr;
  wire [0:0]out;
  wire \select_ln144_reg_1086[13]_i_4_n_0 ;
  wire \select_ln144_reg_1086[13]_i_5_n_0 ;
  wire \select_ln144_reg_1086[13]_i_6_n_0 ;
  wire \select_ln144_reg_1086[13]_i_7_n_0 ;
  wire \select_ln144_reg_1086[13]_i_8_n_0 ;
  wire [0:0]\select_ln144_reg_1086_reg[13] ;
  wire [13:0]\select_ln144_reg_1086_reg[13]_i_2_0 ;
  wire \select_ln144_reg_1086_reg[13]_i_2_1 ;
  wire \select_ln144_reg_1086_reg[13]_i_3_n_0 ;
  wire \select_ln144_reg_1086_reg[13]_i_3_n_1 ;
  wire \select_ln144_reg_1086_reg[13]_i_3_n_2 ;
  wire \select_ln144_reg_1086_reg[13]_i_3_n_3 ;
  wire [3:1]\NLW_select_ln144_reg_1086_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln144_reg_1086_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln144_reg_1086_reg[13]_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h22220020)) 
    \SRL_SIG[0][13]_i_1__3 
       (.I0(call_b_cast_loc_channel_full_n),
        .I1(ap_sync_reg_channel_write_call_b_cast_loc_channel),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_1
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(B[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_10
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_11
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_12
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_13
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_14
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(B[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(B[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(B[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(B[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(B[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_9
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_296[0]_i_1 
       (.I0(CO),
        .I1(\select_ln144_reg_1086_reg[13]_i_2_0 [0]),
        .O(\j_fu_296_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln144_reg_1102_reg_i_35
       (.I0(CO),
        .I1(out),
        .O(\i_fu_300_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln144_reg_1086[13]_i_1 
       (.I0(CO),
        .I1(\select_ln144_reg_1086_reg[13] ),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \select_ln144_reg_1086[13]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\select_ln144_reg_1086_reg[13]_i_2_1 ),
        .I2(\SRL_SIG_reg[1]_1 [13]),
        .I3(\select_ln144_reg_1086_reg[13]_i_2_0 [13]),
        .I4(B[12]),
        .I5(\select_ln144_reg_1086_reg[13]_i_2_0 [12]),
        .O(\select_ln144_reg_1086[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln144_reg_1086[13]_i_5 
       (.I0(B[11]),
        .I1(\select_ln144_reg_1086_reg[13]_i_2_0 [11]),
        .I2(B[10]),
        .I3(\select_ln144_reg_1086_reg[13]_i_2_0 [10]),
        .I4(\select_ln144_reg_1086_reg[13]_i_2_0 [9]),
        .I5(B[9]),
        .O(\select_ln144_reg_1086[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln144_reg_1086[13]_i_6 
       (.I0(B[8]),
        .I1(\select_ln144_reg_1086_reg[13]_i_2_0 [8]),
        .I2(B[7]),
        .I3(\select_ln144_reg_1086_reg[13]_i_2_0 [7]),
        .I4(\select_ln144_reg_1086_reg[13]_i_2_0 [6]),
        .I5(B[6]),
        .O(\select_ln144_reg_1086[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln144_reg_1086[13]_i_7 
       (.I0(B[5]),
        .I1(\select_ln144_reg_1086_reg[13]_i_2_0 [5]),
        .I2(B[4]),
        .I3(\select_ln144_reg_1086_reg[13]_i_2_0 [4]),
        .I4(\select_ln144_reg_1086_reg[13]_i_2_0 [3]),
        .I5(B[3]),
        .O(\select_ln144_reg_1086[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln144_reg_1086[13]_i_8 
       (.I0(B[2]),
        .I1(\select_ln144_reg_1086_reg[13]_i_2_0 [2]),
        .I2(B[1]),
        .I3(\select_ln144_reg_1086_reg[13]_i_2_0 [1]),
        .I4(\select_ln144_reg_1086_reg[13]_i_2_0 [0]),
        .I5(B[0]),
        .O(\select_ln144_reg_1086[13]_i_8_n_0 ));
  CARRY4 \select_ln144_reg_1086_reg[13]_i_2 
       (.CI(\select_ln144_reg_1086_reg[13]_i_3_n_0 ),
        .CO({\NLW_select_ln144_reg_1086_reg[13]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln144_reg_1086_reg[13]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\select_ln144_reg_1086[13]_i_4_n_0 }));
  CARRY4 \select_ln144_reg_1086_reg[13]_i_3 
       (.CI(1'b0),
        .CO({\select_ln144_reg_1086_reg[13]_i_3_n_0 ,\select_ln144_reg_1086_reg[13]_i_3_n_1 ,\select_ln144_reg_1086_reg[13]_i_3_n_2 ,\select_ln144_reg_1086_reg[13]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln144_reg_1086_reg[13]_i_3_O_UNCONNECTED [3:0]),
        .S({\select_ln144_reg_1086[13]_i_5_n_0 ,\select_ln144_reg_1086[13]_i_6_n_0 ,\select_ln144_reg_1086[13]_i_7_n_0 ,\select_ln144_reg_1086[13]_i_8_n_0 }));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w14_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w14_d2_S_ShiftReg_3
   (\SRL_SIG_reg[1][13]_0 ,
    E,
    mOutPtr,
    call_a_cast_loc_channel_full_n,
    ap_sync_reg_channel_write_call_a_cast_loc_channel,
    ap_start,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_done_reg,
    D,
    ap_clk);
  output [13:0]\SRL_SIG_reg[1][13]_0 ;
  output [0:0]E;
  input [1:0]mOutPtr;
  input call_a_cast_loc_channel_full_n;
  input ap_sync_reg_channel_write_call_a_cast_loc_channel;
  input ap_start;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_done_reg;
  input [13:0]D;
  input ap_clk;

  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]\SRL_SIG_reg[0]_0 ;
  wire [13:0]\SRL_SIG_reg[1][13]_0 ;
  wire [13:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_call_a_cast_loc_channel;
  wire call_a_cast_loc_channel_full_n;
  wire [1:0]mOutPtr;

  LUT5 #(
    .INIT(32'h22220020)) 
    \SRL_SIG[0][13]_i_1__2 
       (.I0(call_a_cast_loc_channel_full_n),
        .I1(ap_sync_reg_channel_write_call_a_cast_loc_channel),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_15
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(\SRL_SIG_reg[1][13]_0 [13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_16
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(\SRL_SIG_reg[1][13]_0 [12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_17
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\SRL_SIG_reg[1][13]_0 [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_18
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\SRL_SIG_reg[1][13]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_19
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\SRL_SIG_reg[1][13]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_20
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\SRL_SIG_reg[1][13]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_21
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\SRL_SIG_reg[1][13]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_22
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[1][13]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_23
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\SRL_SIG_reg[1][13]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_24
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[1][13]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_25
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\SRL_SIG_reg[1][13]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_26
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[1][13]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_27
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\SRL_SIG_reg[1][13]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_1078_reg_i_28
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(\SRL_SIG_reg[1][13]_0 [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S
   (m_cast_loc_channel_empty_n,
    m_cast_loc_channel_full_n,
    \SRL_SIG_reg[1][2] ,
    \SRL_SIG_reg[1][8] ,
    \SRL_SIG_reg[1][12] ,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[1][1] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][11] ,
    \SRL_SIG_reg[1][15]_0 ,
    \and_ln17_1_reg_3052_reg[0]_i_20 ,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][15]_1 ,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    \SRL_SIG_reg[1][15]_2 ,
    O,
    \SRL_SIG_reg[1][8]_1 ,
    \SRL_SIG_reg[1][12]_1 ,
    \SRL_SIG_reg[1][15]_3 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][8]_2 ,
    \SRL_SIG_reg[1][12]_2 ,
    \SRL_SIG_reg[1][15]_4 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[1][8]_3 ,
    \SRL_SIG_reg[1][12]_3 ,
    \SRL_SIG_reg[1][15]_5 ,
    \SRL_SIG_reg[1][15]_6 ,
    \add_ln22_13_reg_3065[15]_i_9 ,
    \add_ln22_13_reg_3065[15]_i_9_0 ,
    \SRL_SIG_reg[0][15] ,
    \t_2_reg_3023_reg[14] ,
    \t_2_reg_3023_reg[14]_0 ,
    \add_ln22_reg_3047_reg[15]_i_1 ,
    \empty_reg_1063_reg[2] ,
    \empty_reg_1063_reg[6] ,
    \empty_reg_1063_reg[10] ,
    \empty_reg_1063_reg[12] ,
    DI,
    \empty_reg_1063_reg[6]_0 ,
    \empty_reg_1063_reg[10]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][0] ,
    \t_2_reg_3023_reg[0] ,
    \empty_reg_1063_reg[0] ,
    \empty_reg_1063_reg[14] ,
    \empty_reg_1063_reg[14]_0 ,
    ap_sync_channel_write_m_cast_loc_channel0,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[1][15]_7 ,
    \empty_reg_1063_reg[15] ,
    ap_rst_n_inv,
    ap_clk,
    CO,
    S,
    \aw_addr_1_reg_3158_reg[3] ,
    \aw_addr_1_reg_3158_reg[3]_0 ,
    \add_ln22_18_reg_3074_reg[17] ,
    sub_ln15_fu_838_p2,
    t_2_reg_3023,
    \aw_addr_1_reg_3158_reg[19] ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    Loop_VITIS_LOOP_144_1_proc_U0_ap_ready,
    mOutPtr0,
    ap_sig_allocacmp_t_2,
    ap_sync_reg_channel_write_m_cast_loc_channel,
    ap_start,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_done_reg,
    \add_ln22_21_reg_3083_reg[19] ,
    D);
  output m_cast_loc_channel_empty_n;
  output m_cast_loc_channel_full_n;
  output [3:0]\SRL_SIG_reg[1][2] ;
  output [3:0]\SRL_SIG_reg[1][8] ;
  output [3:0]\SRL_SIG_reg[1][12] ;
  output [3:0]\SRL_SIG_reg[1][15] ;
  output [3:0]\SRL_SIG_reg[1][1] ;
  output [3:0]\SRL_SIG_reg[1][7] ;
  output [3:0]\SRL_SIG_reg[1][11] ;
  output [3:0]\SRL_SIG_reg[1][15]_0 ;
  output [0:0]\and_ln17_1_reg_3052_reg[0]_i_20 ;
  output [3:0]\SRL_SIG_reg[1][0] ;
  output [2:0]\SRL_SIG_reg[1][15]_1 ;
  output [3:0]\SRL_SIG_reg[1][8]_0 ;
  output [3:0]\SRL_SIG_reg[1][12]_0 ;
  output [3:0]\SRL_SIG_reg[1][15]_2 ;
  output [3:0]O;
  output [3:0]\SRL_SIG_reg[1][8]_1 ;
  output [3:0]\SRL_SIG_reg[1][12]_1 ;
  output [3:0]\SRL_SIG_reg[1][15]_3 ;
  output [2:0]\SRL_SIG_reg[1][0]_0 ;
  output [3:0]\SRL_SIG_reg[1][8]_2 ;
  output [3:0]\SRL_SIG_reg[1][12]_2 ;
  output [3:0]\SRL_SIG_reg[1][15]_4 ;
  output [2:0]\SRL_SIG_reg[1][0]_1 ;
  output [3:0]\SRL_SIG_reg[1][8]_3 ;
  output [3:0]\SRL_SIG_reg[1][12]_3 ;
  output [0:0]\SRL_SIG_reg[1][15]_5 ;
  output [2:0]\SRL_SIG_reg[1][15]_6 ;
  output [0:0]\add_ln22_13_reg_3065[15]_i_9 ;
  output [3:0]\add_ln22_13_reg_3065[15]_i_9_0 ;
  output [17:0]\SRL_SIG_reg[0][15] ;
  output [15:0]\t_2_reg_3023_reg[14] ;
  output [0:0]\t_2_reg_3023_reg[14]_0 ;
  output [0:0]\add_ln22_reg_3047_reg[15]_i_1 ;
  output [1:0]\empty_reg_1063_reg[2] ;
  output [3:0]\empty_reg_1063_reg[6] ;
  output [3:0]\empty_reg_1063_reg[10] ;
  output [1:0]\empty_reg_1063_reg[12] ;
  output [1:0]DI;
  output [3:0]\empty_reg_1063_reg[6]_0 ;
  output [3:0]\empty_reg_1063_reg[10]_0 ;
  output [1:0]\SRL_SIG_reg[0][15]_0 ;
  output \SRL_SIG_reg[0][0] ;
  output [0:0]\t_2_reg_3023_reg[0] ;
  output [0:0]\empty_reg_1063_reg[0] ;
  output [0:0]\empty_reg_1063_reg[14] ;
  output [0:0]\empty_reg_1063_reg[14]_0 ;
  output ap_sync_channel_write_m_cast_loc_channel0;
  output [0:0]\SRL_SIG_reg[1][1]_0 ;
  output [0:0]\SRL_SIG_reg[0][1] ;
  output [0:0]\SRL_SIG_reg[1][15]_7 ;
  output [1:0]\empty_reg_1063_reg[15] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]CO;
  input [2:0]S;
  input \aw_addr_1_reg_3158_reg[3] ;
  input [1:0]\aw_addr_1_reg_3158_reg[3]_0 ;
  input [14:0]\add_ln22_18_reg_3074_reg[17] ;
  input [15:0]sub_ln15_fu_838_p2;
  input [15:0]t_2_reg_3023;
  input [16:0]\aw_addr_1_reg_3158_reg[19] ;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  input mOutPtr0;
  input [0:0]ap_sig_allocacmp_t_2;
  input ap_sync_reg_channel_write_m_cast_loc_channel;
  input ap_start;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_done_reg;
  input [1:0]\add_ln22_21_reg_3083_reg[19] ;
  input [15:0]D;

  wire [0:0]CO;
  wire [15:0]D;
  wire [1:0]DI;
  wire Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  wire [3:0]O;
  wire [2:0]S;
  wire \SRL_SIG_reg[0][0] ;
  wire [17:0]\SRL_SIG_reg[0][15] ;
  wire [1:0]\SRL_SIG_reg[0][15]_0 ;
  wire [0:0]\SRL_SIG_reg[0][1] ;
  wire [3:0]\SRL_SIG_reg[1][0] ;
  wire [2:0]\SRL_SIG_reg[1][0]_0 ;
  wire [2:0]\SRL_SIG_reg[1][0]_1 ;
  wire [3:0]\SRL_SIG_reg[1][11] ;
  wire [3:0]\SRL_SIG_reg[1][12] ;
  wire [3:0]\SRL_SIG_reg[1][12]_0 ;
  wire [3:0]\SRL_SIG_reg[1][12]_1 ;
  wire [3:0]\SRL_SIG_reg[1][12]_2 ;
  wire [3:0]\SRL_SIG_reg[1][12]_3 ;
  wire [3:0]\SRL_SIG_reg[1][15] ;
  wire [3:0]\SRL_SIG_reg[1][15]_0 ;
  wire [2:0]\SRL_SIG_reg[1][15]_1 ;
  wire [3:0]\SRL_SIG_reg[1][15]_2 ;
  wire [3:0]\SRL_SIG_reg[1][15]_3 ;
  wire [3:0]\SRL_SIG_reg[1][15]_4 ;
  wire [0:0]\SRL_SIG_reg[1][15]_5 ;
  wire [2:0]\SRL_SIG_reg[1][15]_6 ;
  wire [0:0]\SRL_SIG_reg[1][15]_7 ;
  wire [3:0]\SRL_SIG_reg[1][1] ;
  wire [0:0]\SRL_SIG_reg[1][1]_0 ;
  wire [3:0]\SRL_SIG_reg[1][2] ;
  wire [3:0]\SRL_SIG_reg[1][7] ;
  wire [3:0]\SRL_SIG_reg[1][8] ;
  wire [3:0]\SRL_SIG_reg[1][8]_0 ;
  wire [3:0]\SRL_SIG_reg[1][8]_1 ;
  wire [3:0]\SRL_SIG_reg[1][8]_2 ;
  wire [3:0]\SRL_SIG_reg[1][8]_3 ;
  wire [0:0]\add_ln22_13_reg_3065[15]_i_9 ;
  wire [3:0]\add_ln22_13_reg_3065[15]_i_9_0 ;
  wire [14:0]\add_ln22_18_reg_3074_reg[17] ;
  wire [1:0]\add_ln22_21_reg_3083_reg[19] ;
  wire \add_ln22_8_reg_3056[16]_i_10_n_0 ;
  wire [0:0]\add_ln22_reg_3047_reg[15]_i_1 ;
  wire [0:0]\and_ln17_1_reg_3052_reg[0]_i_20 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_t_2;
  wire ap_start;
  wire ap_sync_channel_write_m_cast_loc_channel0;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_m_cast_loc_channel;
  wire [16:0]\aw_addr_1_reg_3158_reg[19] ;
  wire \aw_addr_1_reg_3158_reg[3] ;
  wire [1:0]\aw_addr_1_reg_3158_reg[3]_0 ;
  wire empty_n_i_1__4_n_0;
  wire [0:0]\empty_reg_1063_reg[0] ;
  wire [3:0]\empty_reg_1063_reg[10] ;
  wire [3:0]\empty_reg_1063_reg[10]_0 ;
  wire [1:0]\empty_reg_1063_reg[12] ;
  wire [0:0]\empty_reg_1063_reg[14] ;
  wire [0:0]\empty_reg_1063_reg[14]_0 ;
  wire [1:0]\empty_reg_1063_reg[15] ;
  wire [1:0]\empty_reg_1063_reg[2] ;
  wire [3:0]\empty_reg_1063_reg[6] ;
  wire [3:0]\empty_reg_1063_reg[6]_0 ;
  wire full_n_i_1__23_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__21_n_0 ;
  wire \mOutPtr[1]_i_1__19_n_0 ;
  wire \mOutPtr[2]_i_1__11_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire m_cast_loc_channel_empty_n;
  wire m_cast_loc_channel_full_n;
  wire [15:0]sub_ln15_fu_838_p2;
  wire [15:0]t_2_reg_3023;
  wire [0:0]\t_2_reg_3023_reg[0] ;
  wire [15:0]\t_2_reg_3023_reg[14] ;
  wire [0:0]\t_2_reg_3023_reg[14]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_ShiftReg_2 U_shell_top_fifo_w17_d2_S_ShiftReg
       (.CO(\SRL_SIG_reg[1][15]_5 ),
        .D(D),
        .DI(DI),
        .E(ap_sync_channel_write_m_cast_loc_channel0),
        .O(O),
        .S(S),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][15]_1 [0]),
        .\SRL_SIG_reg[1][0]_2 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][0]_3 (\SRL_SIG_reg[1][0]_1 ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .\SRL_SIG_reg[1][12]_0 (\SRL_SIG_reg[1][12] ),
        .\SRL_SIG_reg[1][12]_1 (\SRL_SIG_reg[1][12]_0 ),
        .\SRL_SIG_reg[1][12]_2 (\SRL_SIG_reg[1][12]_1 ),
        .\SRL_SIG_reg[1][12]_3 (\SRL_SIG_reg[1][12]_2 ),
        .\SRL_SIG_reg[1][12]_4 (\SRL_SIG_reg[1][12]_3 ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .\SRL_SIG_reg[1][15]_1 (\SRL_SIG_reg[1][15]_0 ),
        .\SRL_SIG_reg[1][15]_2 (\SRL_SIG_reg[1][15]_2 ),
        .\SRL_SIG_reg[1][15]_3 (\SRL_SIG_reg[1][15]_3 ),
        .\SRL_SIG_reg[1][15]_4 (\SRL_SIG_reg[1][15]_4 ),
        .\SRL_SIG_reg[1][15]_5 (\SRL_SIG_reg[1][15]_6 ),
        .\SRL_SIG_reg[1][15]_6 (\SRL_SIG_reg[1][15]_1 [2:1]),
        .\SRL_SIG_reg[1][15]_7 (\SRL_SIG_reg[1][15]_7 ),
        .\SRL_SIG_reg[1][1]_0 (\SRL_SIG_reg[1][1] ),
        .\SRL_SIG_reg[1][1]_1 (\SRL_SIG_reg[1][1]_0 ),
        .\SRL_SIG_reg[1][2]_0 (\SRL_SIG_reg[1][2] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .\SRL_SIG_reg[1][8]_1 (\SRL_SIG_reg[1][8]_0 ),
        .\SRL_SIG_reg[1][8]_2 (\SRL_SIG_reg[1][8]_1 ),
        .\SRL_SIG_reg[1][8]_3 (\SRL_SIG_reg[1][8]_2 ),
        .\SRL_SIG_reg[1][8]_4 (\SRL_SIG_reg[1][8]_3 ),
        .\add_ln22_13_reg_3065[15]_i_9 (\add_ln22_13_reg_3065[15]_i_9 ),
        .\add_ln22_13_reg_3065[15]_i_9_0 (\add_ln22_13_reg_3065[15]_i_9_0 ),
        .\add_ln22_13_reg_3065_reg[15] (CO),
        .\add_ln22_18_reg_3074_reg[17] (\add_ln22_18_reg_3074_reg[17] ),
        .\add_ln22_21_reg_3083_reg[19] (\add_ln22_21_reg_3083_reg[19] ),
        .\add_ln22_8_reg_3056_reg[4] (\add_ln22_8_reg_3056[16]_i_10_n_0 ),
        .\add_ln22_reg_3047_reg[15]_i_1_0 (\add_ln22_reg_3047_reg[15]_i_1 ),
        .\and_ln17_1_reg_3052_reg[0]_i_20_0 (\and_ln17_1_reg_3052_reg[0]_i_20 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sig_allocacmp_t_2(ap_sig_allocacmp_t_2),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_m_cast_loc_channel(ap_sync_reg_channel_write_m_cast_loc_channel),
        .\aw_addr_1_reg_3158_reg[19] (\aw_addr_1_reg_3158_reg[19] ),
        .\aw_addr_1_reg_3158_reg[3] (\aw_addr_1_reg_3158_reg[3] ),
        .\aw_addr_1_reg_3158_reg[3]_0 (\aw_addr_1_reg_3158_reg[3]_0 ),
        .\empty_reg_1063_reg[0] (\empty_reg_1063_reg[0] ),
        .\empty_reg_1063_reg[10] (\empty_reg_1063_reg[10] ),
        .\empty_reg_1063_reg[10]_0 (\empty_reg_1063_reg[10]_0 ),
        .\empty_reg_1063_reg[12] (\empty_reg_1063_reg[12] ),
        .\empty_reg_1063_reg[14] (\empty_reg_1063_reg[14] ),
        .\empty_reg_1063_reg[14]_0 (\empty_reg_1063_reg[14]_0 ),
        .\empty_reg_1063_reg[15] (\empty_reg_1063_reg[15] ),
        .\empty_reg_1063_reg[2] (\empty_reg_1063_reg[2] ),
        .\empty_reg_1063_reg[6] (\empty_reg_1063_reg[6] ),
        .\empty_reg_1063_reg[6]_0 (\empty_reg_1063_reg[6]_0 ),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}),
        .m_cast_loc_channel_full_n(m_cast_loc_channel_full_n),
        .sub_ln15_fu_838_p2(sub_ln15_fu_838_p2),
        .t_2_reg_3023(t_2_reg_3023),
        .\t_2_reg_3023_reg[0] (\t_2_reg_3023_reg[0] ),
        .\t_2_reg_3023_reg[14] (\t_2_reg_3023_reg[14] ),
        .\t_2_reg_3023_reg[14]_0 (\t_2_reg_3023_reg[14]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln22_8_reg_3056[16]_i_10 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\add_ln22_8_reg_3056[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__4
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .I4(m_cast_loc_channel_empty_n),
        .I5(ap_sync_channel_write_m_cast_loc_channel0),
        .O(empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_0),
        .Q(m_cast_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__23
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(m_cast_loc_channel_full_n),
        .O(full_n_i_1__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    full_n_i_2__21
       (.I0(ap_sync_channel_write_m_cast_loc_channel0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(m_cast_loc_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__23_n_0),
        .Q(m_cast_loc_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1__21 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(m_cast_loc_channel_empty_n),
        .I3(ap_sync_channel_write_m_cast_loc_channel0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__21_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__19 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_m_cast_loc_channel0),
        .I2(m_cast_loc_channel_empty_n),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__11 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_m_cast_loc_channel0),
        .I3(m_cast_loc_channel_empty_n),
        .I4(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__11_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__21_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__19_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__11_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w17_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_1
   (sub24_loc_channel_empty_n,
    sub24_loc_channel_full_n,
    CO,
    ap_sync_channel_write_sub24_loc_channel0,
    ap_rst_n_inv,
    ap_clk,
    ap_sig_allocacmp_t_2,
    ap_sig_allocacmp_t_21,
    Q,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    Loop_VITIS_LOOP_144_1_proc_U0_ap_ready,
    mOutPtr0,
    ap_sync_reg_channel_write_sub24_loc_channel,
    ap_start,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_done_reg,
    D);
  output sub24_loc_channel_empty_n;
  output sub24_loc_channel_full_n;
  output [0:0]CO;
  output ap_sync_channel_write_sub24_loc_channel0;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]ap_sig_allocacmp_t_2;
  input ap_sig_allocacmp_t_21;
  input [6:0]Q;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  input mOutPtr0;
  input ap_sync_reg_channel_write_sub24_loc_channel;
  input ap_start;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_done_reg;
  input [16:0]D;

  wire [0:0]CO;
  wire [16:0]D;
  wire Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire [15:0]ap_sig_allocacmp_t_2;
  wire ap_sig_allocacmp_t_21;
  wire ap_start;
  wire ap_sync_channel_write_sub24_loc_channel0;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_sub24_loc_channel;
  wire empty_n_i_1__5_n_0;
  wire full_n_i_1__24_n_0;
  wire \icmp_ln150_reg_3039[0]_i_22_n_0 ;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__22_n_0 ;
  wire \mOutPtr[1]_i_1__20_n_0 ;
  wire \mOutPtr[2]_i_1__12_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire sub24_loc_channel_empty_n;
  wire sub24_loc_channel_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_ShiftReg U_shell_top_fifo_w17_d2_S_ShiftReg
       (.CO(CO),
        .D(D),
        .E(ap_sync_channel_write_sub24_loc_channel0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sig_allocacmp_t_2(ap_sig_allocacmp_t_2),
        .ap_sig_allocacmp_t_21(ap_sig_allocacmp_t_21),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_sub24_loc_channel(ap_sync_reg_channel_write_sub24_loc_channel),
        .\icmp_ln150_reg_3039_reg[0]_i_2_0 (\icmp_ln150_reg_3039[0]_i_22_n_0 ),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}),
        .sub24_loc_channel_full_n(sub24_loc_channel_full_n));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__5
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .I4(sub24_loc_channel_empty_n),
        .I5(ap_sync_channel_write_sub24_loc_channel0),
        .O(empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_0),
        .Q(sub24_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__24
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(sub24_loc_channel_full_n),
        .O(full_n_i_1__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    full_n_i_2__22
       (.I0(ap_sync_channel_write_sub24_loc_channel0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(sub24_loc_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__24_n_0),
        .Q(sub24_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln150_reg_3039[0]_i_22 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\icmp_ln150_reg_3039[0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1__22 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(sub24_loc_channel_empty_n),
        .I3(ap_sync_channel_write_sub24_loc_channel0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__20 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_sub24_loc_channel0),
        .I2(sub24_loc_channel_empty_n),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__12 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ap_sync_channel_write_sub24_loc_channel0),
        .I3(sub24_loc_channel_empty_n),
        .I4(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__12_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__22_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__20_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__12_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_ShiftReg
   (CO,
    E,
    \icmp_ln150_reg_3039_reg[0]_i_2_0 ,
    ap_sig_allocacmp_t_2,
    mOutPtr,
    ap_sig_allocacmp_t_21,
    Q,
    sub24_loc_channel_full_n,
    ap_sync_reg_channel_write_sub24_loc_channel,
    ap_start,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_done_reg,
    D,
    ap_clk);
  output [0:0]CO;
  output [0:0]E;
  input \icmp_ln150_reg_3039_reg[0]_i_2_0 ;
  input [15:0]ap_sig_allocacmp_t_2;
  input [1:0]mOutPtr;
  input ap_sig_allocacmp_t_21;
  input [6:0]Q;
  input sub24_loc_channel_full_n;
  input ap_sync_reg_channel_write_sub24_loc_channel;
  input ap_start;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_done_reg;
  input [16:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [16:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [16:0]\SRL_SIG_reg[0]_0 ;
  wire [16:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire [15:0]ap_sig_allocacmp_t_2;
  wire ap_sig_allocacmp_t_21;
  wire ap_start;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_sub24_loc_channel;
  wire \icmp_ln150_reg_3039[0]_i_10_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_11_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_12_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_13_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_14_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_15_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_16_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_17_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_18_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_19_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_20_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_21_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_32_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_33_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_34_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_35_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_43_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_44_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_45_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_46_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_4_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_6_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_7_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_8_n_0 ;
  wire \icmp_ln150_reg_3039[0]_i_9_n_0 ;
  wire \icmp_ln150_reg_3039_reg[0]_i_2_0 ;
  wire \icmp_ln150_reg_3039_reg[0]_i_2_n_0 ;
  wire \icmp_ln150_reg_3039_reg[0]_i_2_n_1 ;
  wire \icmp_ln150_reg_3039_reg[0]_i_2_n_2 ;
  wire \icmp_ln150_reg_3039_reg[0]_i_2_n_3 ;
  wire \icmp_ln150_reg_3039_reg[0]_i_5_n_0 ;
  wire \icmp_ln150_reg_3039_reg[0]_i_5_n_1 ;
  wire \icmp_ln150_reg_3039_reg[0]_i_5_n_2 ;
  wire \icmp_ln150_reg_3039_reg[0]_i_5_n_3 ;
  wire [1:0]mOutPtr;
  wire [16:1]sub24_loc_channel_dout;
  wire sub24_loc_channel_full_n;
  wire [3:1]\NLW_icmp_ln150_reg_3039_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln150_reg_3039_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln150_reg_3039_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln150_reg_3039_reg[0]_i_5_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h22220020)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(sub24_loc_channel_full_n),
        .I1(ap_sync_reg_channel_write_sub24_loc_channel),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFB0804F700000000)) 
    \icmp_ln150_reg_3039[0]_i_10 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .I4(ap_sig_allocacmp_t_2[14]),
        .I5(\icmp_ln150_reg_3039[0]_i_32_n_0 ),
        .O(\icmp_ln150_reg_3039[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFB0804F700000000)) 
    \icmp_ln150_reg_3039[0]_i_11 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .I4(ap_sig_allocacmp_t_2[12]),
        .I5(\icmp_ln150_reg_3039[0]_i_33_n_0 ),
        .O(\icmp_ln150_reg_3039[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFB0804F700000000)) 
    \icmp_ln150_reg_3039[0]_i_12 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .I4(ap_sig_allocacmp_t_2[10]),
        .I5(\icmp_ln150_reg_3039[0]_i_34_n_0 ),
        .O(\icmp_ln150_reg_3039[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFB0804F700000000)) 
    \icmp_ln150_reg_3039[0]_i_13 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .I4(ap_sig_allocacmp_t_2[8]),
        .I5(\icmp_ln150_reg_3039[0]_i_35_n_0 ),
        .O(\icmp_ln150_reg_3039[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \icmp_ln150_reg_3039[0]_i_14 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\icmp_ln150_reg_3039_reg[0]_i_2_0 ),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(ap_sig_allocacmp_t_2[6]),
        .I4(ap_sig_allocacmp_t_2[7]),
        .I5(sub24_loc_channel_dout[7]),
        .O(\icmp_ln150_reg_3039[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \icmp_ln150_reg_3039[0]_i_15 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\icmp_ln150_reg_3039_reg[0]_i_2_0 ),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(ap_sig_allocacmp_t_2[4]),
        .I4(ap_sig_allocacmp_t_2[5]),
        .I5(sub24_loc_channel_dout[5]),
        .O(\icmp_ln150_reg_3039[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \icmp_ln150_reg_3039[0]_i_16 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\icmp_ln150_reg_3039_reg[0]_i_2_0 ),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(ap_sig_allocacmp_t_2[2]),
        .I4(ap_sig_allocacmp_t_2[3]),
        .I5(sub24_loc_channel_dout[3]),
        .O(\icmp_ln150_reg_3039[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \icmp_ln150_reg_3039[0]_i_17 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\icmp_ln150_reg_3039_reg[0]_i_2_0 ),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(ap_sig_allocacmp_t_2[0]),
        .I4(ap_sig_allocacmp_t_2[1]),
        .I5(sub24_loc_channel_dout[1]),
        .O(\icmp_ln150_reg_3039[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFB0804F700000000)) 
    \icmp_ln150_reg_3039[0]_i_18 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(ap_sig_allocacmp_t_2[6]),
        .I5(\icmp_ln150_reg_3039[0]_i_43_n_0 ),
        .O(\icmp_ln150_reg_3039[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFB0804F700000000)) 
    \icmp_ln150_reg_3039[0]_i_19 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(ap_sig_allocacmp_t_2[4]),
        .I5(\icmp_ln150_reg_3039[0]_i_44_n_0 ),
        .O(\icmp_ln150_reg_3039[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFB0804F700000000)) 
    \icmp_ln150_reg_3039[0]_i_20 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(ap_sig_allocacmp_t_2[2]),
        .I5(\icmp_ln150_reg_3039[0]_i_45_n_0 ),
        .O(\icmp_ln150_reg_3039[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFB0804F700000000)) 
    \icmp_ln150_reg_3039[0]_i_21 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(ap_sig_allocacmp_t_2[0]),
        .I5(\icmp_ln150_reg_3039[0]_i_46_n_0 ),
        .O(\icmp_ln150_reg_3039[0]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln150_reg_3039[0]_i_23 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(sub24_loc_channel_dout[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln150_reg_3039[0]_i_25 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(sub24_loc_channel_dout[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln150_reg_3039[0]_i_28 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(sub24_loc_channel_dout[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln150_reg_3039[0]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [16]),
        .O(sub24_loc_channel_dout[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln150_reg_3039[0]_i_31 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(sub24_loc_channel_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h9A999599)) 
    \icmp_ln150_reg_3039[0]_i_32 
       (.I0(ap_sig_allocacmp_t_2[15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [15]),
        .O(\icmp_ln150_reg_3039[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h4B444B4B4BBB4B4B)) 
    \icmp_ln150_reg_3039[0]_i_33 
       (.I0(ap_sig_allocacmp_t_21),
        .I1(Q[6]),
        .I2(\SRL_SIG_reg[0]_0 [13]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\icmp_ln150_reg_3039[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h4B444B4B4BBB4B4B)) 
    \icmp_ln150_reg_3039[0]_i_34 
       (.I0(ap_sig_allocacmp_t_21),
        .I1(Q[5]),
        .I2(\SRL_SIG_reg[0]_0 [11]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [11]),
        .O(\icmp_ln150_reg_3039[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h4B444B4B4BBB4B4B)) 
    \icmp_ln150_reg_3039[0]_i_35 
       (.I0(ap_sig_allocacmp_t_21),
        .I1(Q[4]),
        .I2(\SRL_SIG_reg[0]_0 [9]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [9]),
        .O(\icmp_ln150_reg_3039[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln150_reg_3039[0]_i_38 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(sub24_loc_channel_dout[7]));
  LUT4 #(
    .INIT(16'h4575)) 
    \icmp_ln150_reg_3039[0]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(\icmp_ln150_reg_3039[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln150_reg_3039[0]_i_40 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(sub24_loc_channel_dout[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln150_reg_3039[0]_i_41 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(sub24_loc_channel_dout[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln150_reg_3039[0]_i_42 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(sub24_loc_channel_dout[1]));
  LUT6 #(
    .INIT(64'h4B444B4B4BBB4B4B)) 
    \icmp_ln150_reg_3039[0]_i_43 
       (.I0(ap_sig_allocacmp_t_21),
        .I1(Q[3]),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\icmp_ln150_reg_3039[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h4B444B4B4BBB4B4B)) 
    \icmp_ln150_reg_3039[0]_i_44 
       (.I0(ap_sig_allocacmp_t_21),
        .I1(Q[2]),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\icmp_ln150_reg_3039[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h4B444B4B4BBB4B4B)) 
    \icmp_ln150_reg_3039[0]_i_45 
       (.I0(ap_sig_allocacmp_t_21),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\icmp_ln150_reg_3039[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h4B444B4B4BBB4B4B)) 
    \icmp_ln150_reg_3039[0]_i_46 
       (.I0(ap_sig_allocacmp_t_21),
        .I1(Q[0]),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\icmp_ln150_reg_3039[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \icmp_ln150_reg_3039[0]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(\icmp_ln150_reg_3039_reg[0]_i_2_0 ),
        .I2(\SRL_SIG_reg[1]_1 [14]),
        .I3(ap_sig_allocacmp_t_2[14]),
        .I4(ap_sig_allocacmp_t_2[15]),
        .I5(sub24_loc_channel_dout[15]),
        .O(\icmp_ln150_reg_3039[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \icmp_ln150_reg_3039[0]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(\icmp_ln150_reg_3039_reg[0]_i_2_0 ),
        .I2(\SRL_SIG_reg[1]_1 [12]),
        .I3(ap_sig_allocacmp_t_2[12]),
        .I4(ap_sig_allocacmp_t_2[13]),
        .I5(sub24_loc_channel_dout[13]),
        .O(\icmp_ln150_reg_3039[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \icmp_ln150_reg_3039[0]_i_8 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(\icmp_ln150_reg_3039_reg[0]_i_2_0 ),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(ap_sig_allocacmp_t_2[10]),
        .I4(ap_sig_allocacmp_t_2[11]),
        .I5(sub24_loc_channel_dout[11]),
        .O(\icmp_ln150_reg_3039[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \icmp_ln150_reg_3039[0]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(\icmp_ln150_reg_3039_reg[0]_i_2_0 ),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(ap_sig_allocacmp_t_2[8]),
        .I4(ap_sig_allocacmp_t_2[9]),
        .I5(sub24_loc_channel_dout[9]),
        .O(\icmp_ln150_reg_3039[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln150_reg_3039_reg[0]_i_1 
       (.CI(\icmp_ln150_reg_3039_reg[0]_i_2_n_0 ),
        .CO({\NLW_icmp_ln150_reg_3039_reg[0]_i_1_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sub24_loc_channel_dout[16]}),
        .O(\NLW_icmp_ln150_reg_3039_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln150_reg_3039[0]_i_4_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln150_reg_3039_reg[0]_i_2 
       (.CI(\icmp_ln150_reg_3039_reg[0]_i_5_n_0 ),
        .CO({\icmp_ln150_reg_3039_reg[0]_i_2_n_0 ,\icmp_ln150_reg_3039_reg[0]_i_2_n_1 ,\icmp_ln150_reg_3039_reg[0]_i_2_n_2 ,\icmp_ln150_reg_3039_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln150_reg_3039[0]_i_6_n_0 ,\icmp_ln150_reg_3039[0]_i_7_n_0 ,\icmp_ln150_reg_3039[0]_i_8_n_0 ,\icmp_ln150_reg_3039[0]_i_9_n_0 }),
        .O(\NLW_icmp_ln150_reg_3039_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln150_reg_3039[0]_i_10_n_0 ,\icmp_ln150_reg_3039[0]_i_11_n_0 ,\icmp_ln150_reg_3039[0]_i_12_n_0 ,\icmp_ln150_reg_3039[0]_i_13_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln150_reg_3039_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\icmp_ln150_reg_3039_reg[0]_i_5_n_0 ,\icmp_ln150_reg_3039_reg[0]_i_5_n_1 ,\icmp_ln150_reg_3039_reg[0]_i_5_n_2 ,\icmp_ln150_reg_3039_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln150_reg_3039[0]_i_14_n_0 ,\icmp_ln150_reg_3039[0]_i_15_n_0 ,\icmp_ln150_reg_3039[0]_i_16_n_0 ,\icmp_ln150_reg_3039[0]_i_17_n_0 }),
        .O(\NLW_icmp_ln150_reg_3039_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\icmp_ln150_reg_3039[0]_i_18_n_0 ,\icmp_ln150_reg_3039[0]_i_19_n_0 ,\icmp_ln150_reg_3039[0]_i_20_n_0 ,\icmp_ln150_reg_3039[0]_i_21_n_0 }));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w17_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_ShiftReg_2
   (\SRL_SIG_reg[1][2]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    \SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][15]_1 ,
    \and_ln17_1_reg_3052_reg[0]_i_20_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[1][8]_1 ,
    \SRL_SIG_reg[1][12]_1 ,
    \SRL_SIG_reg[1][15]_2 ,
    O,
    \SRL_SIG_reg[1][8]_2 ,
    \SRL_SIG_reg[1][12]_2 ,
    \SRL_SIG_reg[1][15]_3 ,
    \SRL_SIG_reg[1][0]_2 ,
    \SRL_SIG_reg[1][8]_3 ,
    \SRL_SIG_reg[1][12]_3 ,
    \SRL_SIG_reg[1][15]_4 ,
    \SRL_SIG_reg[1][0]_3 ,
    \SRL_SIG_reg[1][8]_4 ,
    \SRL_SIG_reg[1][12]_4 ,
    CO,
    \SRL_SIG_reg[1][15]_5 ,
    \add_ln22_13_reg_3065[15]_i_9 ,
    \add_ln22_13_reg_3065[15]_i_9_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    \t_2_reg_3023_reg[14] ,
    \t_2_reg_3023_reg[14]_0 ,
    \add_ln22_reg_3047_reg[15]_i_1_0 ,
    \empty_reg_1063_reg[2] ,
    \empty_reg_1063_reg[6] ,
    \empty_reg_1063_reg[10] ,
    \empty_reg_1063_reg[12] ,
    DI,
    \empty_reg_1063_reg[6]_0 ,
    \empty_reg_1063_reg[10]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    \SRL_SIG_reg[0][0]_0 ,
    \t_2_reg_3023_reg[0] ,
    \empty_reg_1063_reg[0] ,
    \empty_reg_1063_reg[14] ,
    \empty_reg_1063_reg[14]_0 ,
    \SRL_SIG_reg[1][15]_6 ,
    \SRL_SIG_reg[1][1]_1 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[1][15]_7 ,
    E,
    \empty_reg_1063_reg[15] ,
    \add_ln22_13_reg_3065_reg[15] ,
    S,
    \aw_addr_1_reg_3158_reg[3] ,
    \aw_addr_1_reg_3158_reg[3]_0 ,
    mOutPtr,
    \add_ln22_18_reg_3074_reg[17] ,
    sub_ln15_fu_838_p2,
    t_2_reg_3023,
    \aw_addr_1_reg_3158_reg[19] ,
    \add_ln22_8_reg_3056_reg[4] ,
    ap_sig_allocacmp_t_2,
    m_cast_loc_channel_full_n,
    ap_sync_reg_channel_write_m_cast_loc_channel,
    ap_start,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_done_reg,
    \add_ln22_21_reg_3083_reg[19] ,
    D,
    ap_clk);
  output [3:0]\SRL_SIG_reg[1][2]_0 ;
  output [3:0]\SRL_SIG_reg[1][8]_0 ;
  output [3:0]\SRL_SIG_reg[1][12]_0 ;
  output [3:0]\SRL_SIG_reg[1][15]_0 ;
  output [3:0]\SRL_SIG_reg[1][1]_0 ;
  output [3:0]\SRL_SIG_reg[1][7]_0 ;
  output [3:0]\SRL_SIG_reg[1][11]_0 ;
  output [3:0]\SRL_SIG_reg[1][15]_1 ;
  output [0:0]\and_ln17_1_reg_3052_reg[0]_i_20_0 ;
  output [3:0]\SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][0]_1 ;
  output [3:0]\SRL_SIG_reg[1][8]_1 ;
  output [3:0]\SRL_SIG_reg[1][12]_1 ;
  output [3:0]\SRL_SIG_reg[1][15]_2 ;
  output [3:0]O;
  output [3:0]\SRL_SIG_reg[1][8]_2 ;
  output [3:0]\SRL_SIG_reg[1][12]_2 ;
  output [3:0]\SRL_SIG_reg[1][15]_3 ;
  output [2:0]\SRL_SIG_reg[1][0]_2 ;
  output [3:0]\SRL_SIG_reg[1][8]_3 ;
  output [3:0]\SRL_SIG_reg[1][12]_3 ;
  output [3:0]\SRL_SIG_reg[1][15]_4 ;
  output [2:0]\SRL_SIG_reg[1][0]_3 ;
  output [3:0]\SRL_SIG_reg[1][8]_4 ;
  output [3:0]\SRL_SIG_reg[1][12]_4 ;
  output [0:0]CO;
  output [2:0]\SRL_SIG_reg[1][15]_5 ;
  output [0:0]\add_ln22_13_reg_3065[15]_i_9 ;
  output [3:0]\add_ln22_13_reg_3065[15]_i_9_0 ;
  output [17:0]\SRL_SIG_reg[0][15]_0 ;
  output [15:0]\t_2_reg_3023_reg[14] ;
  output [0:0]\t_2_reg_3023_reg[14]_0 ;
  output [0:0]\add_ln22_reg_3047_reg[15]_i_1_0 ;
  output [1:0]\empty_reg_1063_reg[2] ;
  output [3:0]\empty_reg_1063_reg[6] ;
  output [3:0]\empty_reg_1063_reg[10] ;
  output [1:0]\empty_reg_1063_reg[12] ;
  output [1:0]DI;
  output [3:0]\empty_reg_1063_reg[6]_0 ;
  output [3:0]\empty_reg_1063_reg[10]_0 ;
  output [1:0]\SRL_SIG_reg[0][15]_1 ;
  output \SRL_SIG_reg[0][0]_0 ;
  output [0:0]\t_2_reg_3023_reg[0] ;
  output [0:0]\empty_reg_1063_reg[0] ;
  output [0:0]\empty_reg_1063_reg[14] ;
  output [0:0]\empty_reg_1063_reg[14]_0 ;
  output [1:0]\SRL_SIG_reg[1][15]_6 ;
  output [0:0]\SRL_SIG_reg[1][1]_1 ;
  output [0:0]\SRL_SIG_reg[0][1]_0 ;
  output [0:0]\SRL_SIG_reg[1][15]_7 ;
  output [0:0]E;
  output [1:0]\empty_reg_1063_reg[15] ;
  input [0:0]\add_ln22_13_reg_3065_reg[15] ;
  input [2:0]S;
  input \aw_addr_1_reg_3158_reg[3] ;
  input [1:0]\aw_addr_1_reg_3158_reg[3]_0 ;
  input [1:0]mOutPtr;
  input [14:0]\add_ln22_18_reg_3074_reg[17] ;
  input [15:0]sub_ln15_fu_838_p2;
  input [15:0]t_2_reg_3023;
  input [16:0]\aw_addr_1_reg_3158_reg[19] ;
  input \add_ln22_8_reg_3056_reg[4] ;
  input [0:0]ap_sig_allocacmp_t_2;
  input m_cast_loc_channel_full_n;
  input ap_sync_reg_channel_write_m_cast_loc_channel;
  input ap_start;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_done_reg;
  input [1:0]\add_ln22_21_reg_3083_reg[19] ;
  input [15:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [15:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]S;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [17:0]\SRL_SIG_reg[0][15]_0 ;
  wire [1:0]\SRL_SIG_reg[0][15]_1 ;
  wire [0:0]\SRL_SIG_reg[0][1]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [2:0]\SRL_SIG_reg[1][0]_2 ;
  wire [2:0]\SRL_SIG_reg[1][0]_3 ;
  wire [3:0]\SRL_SIG_reg[1][11]_0 ;
  wire [3:0]\SRL_SIG_reg[1][12]_0 ;
  wire [3:0]\SRL_SIG_reg[1][12]_1 ;
  wire [3:0]\SRL_SIG_reg[1][12]_2 ;
  wire [3:0]\SRL_SIG_reg[1][12]_3 ;
  wire [3:0]\SRL_SIG_reg[1][12]_4 ;
  wire [3:0]\SRL_SIG_reg[1][15]_0 ;
  wire [3:0]\SRL_SIG_reg[1][15]_1 ;
  wire [3:0]\SRL_SIG_reg[1][15]_2 ;
  wire [3:0]\SRL_SIG_reg[1][15]_3 ;
  wire [3:0]\SRL_SIG_reg[1][15]_4 ;
  wire [2:0]\SRL_SIG_reg[1][15]_5 ;
  wire [1:0]\SRL_SIG_reg[1][15]_6 ;
  wire [0:0]\SRL_SIG_reg[1][15]_7 ;
  wire [3:0]\SRL_SIG_reg[1][1]_0 ;
  wire [0:0]\SRL_SIG_reg[1][1]_1 ;
  wire [3:0]\SRL_SIG_reg[1][2]_0 ;
  wire [3:0]\SRL_SIG_reg[1][7]_0 ;
  wire [3:0]\SRL_SIG_reg[1][8]_0 ;
  wire [3:0]\SRL_SIG_reg[1][8]_1 ;
  wire [3:0]\SRL_SIG_reg[1][8]_2 ;
  wire [3:0]\SRL_SIG_reg[1][8]_3 ;
  wire [3:0]\SRL_SIG_reg[1][8]_4 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire \add_ln22_13_reg_3065[15]_i_2_n_0 ;
  wire \add_ln22_13_reg_3065[15]_i_3_n_0 ;
  wire \add_ln22_13_reg_3065[15]_i_4_n_0 ;
  wire \add_ln22_13_reg_3065[15]_i_5_n_0 ;
  wire \add_ln22_13_reg_3065[15]_i_8_n_0 ;
  wire [0:0]\add_ln22_13_reg_3065[15]_i_9 ;
  wire [3:0]\add_ln22_13_reg_3065[15]_i_9_0 ;
  wire [0:0]\add_ln22_13_reg_3065_reg[15] ;
  wire \add_ln22_13_reg_3065_reg[15]_i_1_n_1 ;
  wire \add_ln22_13_reg_3065_reg[15]_i_1_n_2 ;
  wire \add_ln22_13_reg_3065_reg[15]_i_1_n_3 ;
  wire \add_ln22_18_reg_3074[1]_i_2_n_0 ;
  wire \add_ln22_18_reg_3074[1]_i_3_n_0 ;
  wire \add_ln22_18_reg_3074[1]_i_4_n_0 ;
  wire \add_ln22_18_reg_3074[1]_i_5_n_0 ;
  wire \add_ln22_18_reg_3074[1]_i_6_n_0 ;
  wire [14:0]\add_ln22_18_reg_3074_reg[17] ;
  wire \add_ln22_18_reg_3074_reg[1]_i_1_n_0 ;
  wire \add_ln22_18_reg_3074_reg[1]_i_1_n_1 ;
  wire \add_ln22_18_reg_3074_reg[1]_i_1_n_2 ;
  wire \add_ln22_18_reg_3074_reg[1]_i_1_n_3 ;
  wire [1:0]\add_ln22_21_reg_3083_reg[19] ;
  wire \add_ln22_8_reg_3056[12]_i_2_n_0 ;
  wire \add_ln22_8_reg_3056[12]_i_3_n_0 ;
  wire \add_ln22_8_reg_3056[12]_i_4_n_0 ;
  wire \add_ln22_8_reg_3056[12]_i_5_n_0 ;
  wire \add_ln22_8_reg_3056[12]_i_6_n_0 ;
  wire \add_ln22_8_reg_3056[12]_i_7_n_0 ;
  wire \add_ln22_8_reg_3056[12]_i_8_n_0 ;
  wire \add_ln22_8_reg_3056[12]_i_9_n_0 ;
  wire \add_ln22_8_reg_3056[16]_i_2_n_0 ;
  wire \add_ln22_8_reg_3056[16]_i_3_n_0 ;
  wire \add_ln22_8_reg_3056[16]_i_4_n_0 ;
  wire \add_ln22_8_reg_3056[16]_i_5_n_0 ;
  wire \add_ln22_8_reg_3056[16]_i_6_n_0 ;
  wire \add_ln22_8_reg_3056[16]_i_7_n_0 ;
  wire \add_ln22_8_reg_3056[16]_i_8_n_0 ;
  wire \add_ln22_8_reg_3056[16]_i_9_n_0 ;
  wire \add_ln22_8_reg_3056[18]_i_2_n_0 ;
  wire \add_ln22_8_reg_3056[4]_i_2_n_0 ;
  wire \add_ln22_8_reg_3056[4]_i_3_n_0 ;
  wire \add_ln22_8_reg_3056[4]_i_4_n_0 ;
  wire \add_ln22_8_reg_3056[4]_i_5_n_0 ;
  wire \add_ln22_8_reg_3056[4]_i_6_n_0 ;
  wire \add_ln22_8_reg_3056[4]_i_7_n_0 ;
  wire \add_ln22_8_reg_3056[4]_i_8_n_0 ;
  wire \add_ln22_8_reg_3056[8]_i_2_n_0 ;
  wire \add_ln22_8_reg_3056[8]_i_3_n_0 ;
  wire \add_ln22_8_reg_3056[8]_i_4_n_0 ;
  wire \add_ln22_8_reg_3056[8]_i_5_n_0 ;
  wire \add_ln22_8_reg_3056[8]_i_6_n_0 ;
  wire \add_ln22_8_reg_3056[8]_i_7_n_0 ;
  wire \add_ln22_8_reg_3056[8]_i_8_n_0 ;
  wire \add_ln22_8_reg_3056[8]_i_9_n_0 ;
  wire \add_ln22_8_reg_3056_reg[12]_i_1_n_0 ;
  wire \add_ln22_8_reg_3056_reg[12]_i_1_n_1 ;
  wire \add_ln22_8_reg_3056_reg[12]_i_1_n_2 ;
  wire \add_ln22_8_reg_3056_reg[12]_i_1_n_3 ;
  wire \add_ln22_8_reg_3056_reg[16]_i_1_n_0 ;
  wire \add_ln22_8_reg_3056_reg[16]_i_1_n_1 ;
  wire \add_ln22_8_reg_3056_reg[16]_i_1_n_2 ;
  wire \add_ln22_8_reg_3056_reg[16]_i_1_n_3 ;
  wire \add_ln22_8_reg_3056_reg[18]_i_1_n_3 ;
  wire \add_ln22_8_reg_3056_reg[4] ;
  wire \add_ln22_8_reg_3056_reg[4]_i_1_n_0 ;
  wire \add_ln22_8_reg_3056_reg[4]_i_1_n_1 ;
  wire \add_ln22_8_reg_3056_reg[4]_i_1_n_2 ;
  wire \add_ln22_8_reg_3056_reg[4]_i_1_n_3 ;
  wire \add_ln22_8_reg_3056_reg[8]_i_1_n_0 ;
  wire \add_ln22_8_reg_3056_reg[8]_i_1_n_1 ;
  wire \add_ln22_8_reg_3056_reg[8]_i_1_n_2 ;
  wire \add_ln22_8_reg_3056_reg[8]_i_1_n_3 ;
  wire \add_ln22_reg_3047[12]_i_2_n_0 ;
  wire \add_ln22_reg_3047[12]_i_3_n_0 ;
  wire \add_ln22_reg_3047[12]_i_4_n_0 ;
  wire \add_ln22_reg_3047[12]_i_5_n_0 ;
  wire \add_ln22_reg_3047[12]_i_6_n_0 ;
  wire \add_ln22_reg_3047[12]_i_7_n_0 ;
  wire \add_ln22_reg_3047[12]_i_8_n_0 ;
  wire \add_ln22_reg_3047[12]_i_9_n_0 ;
  wire \add_ln22_reg_3047[15]_i_2_n_0 ;
  wire \add_ln22_reg_3047[15]_i_3_n_0 ;
  wire \add_ln22_reg_3047[15]_i_4_n_0 ;
  wire \add_ln22_reg_3047[15]_i_5_n_0 ;
  wire \add_ln22_reg_3047[15]_i_6_n_0 ;
  wire \add_ln22_reg_3047[15]_i_7_n_0 ;
  wire \add_ln22_reg_3047[4]_i_10_n_0 ;
  wire \add_ln22_reg_3047[4]_i_3_n_0 ;
  wire \add_ln22_reg_3047[4]_i_4_n_0 ;
  wire \add_ln22_reg_3047[4]_i_6_n_0 ;
  wire \add_ln22_reg_3047[4]_i_7_n_0 ;
  wire \add_ln22_reg_3047[4]_i_8_n_0 ;
  wire \add_ln22_reg_3047[4]_i_9_n_0 ;
  wire \add_ln22_reg_3047[8]_i_2_n_0 ;
  wire \add_ln22_reg_3047[8]_i_3_n_0 ;
  wire \add_ln22_reg_3047[8]_i_4_n_0 ;
  wire \add_ln22_reg_3047[8]_i_5_n_0 ;
  wire \add_ln22_reg_3047[8]_i_6_n_0 ;
  wire \add_ln22_reg_3047[8]_i_7_n_0 ;
  wire \add_ln22_reg_3047[8]_i_8_n_0 ;
  wire \add_ln22_reg_3047[8]_i_9_n_0 ;
  wire \add_ln22_reg_3047_reg[12]_i_1_n_0 ;
  wire \add_ln22_reg_3047_reg[12]_i_1_n_1 ;
  wire \add_ln22_reg_3047_reg[12]_i_1_n_2 ;
  wire \add_ln22_reg_3047_reg[12]_i_1_n_3 ;
  wire [0:0]\add_ln22_reg_3047_reg[15]_i_1_0 ;
  wire \add_ln22_reg_3047_reg[15]_i_1_n_2 ;
  wire \add_ln22_reg_3047_reg[15]_i_1_n_3 ;
  wire \add_ln22_reg_3047_reg[4]_i_1_n_0 ;
  wire \add_ln22_reg_3047_reg[4]_i_1_n_1 ;
  wire \add_ln22_reg_3047_reg[4]_i_1_n_2 ;
  wire \add_ln22_reg_3047_reg[4]_i_1_n_3 ;
  wire \add_ln22_reg_3047_reg[8]_i_1_n_0 ;
  wire \add_ln22_reg_3047_reg[8]_i_1_n_1 ;
  wire \add_ln22_reg_3047_reg[8]_i_1_n_2 ;
  wire \add_ln22_reg_3047_reg[8]_i_1_n_3 ;
  wire \and_ln17_1_reg_3052[0]_i_31_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_32_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_33_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_34_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_45_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_46_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_47_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_48_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_58_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_59_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_60_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_61_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_62_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_63_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_64_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_65_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_66_n_0 ;
  wire [0:0]\and_ln17_1_reg_3052_reg[0]_i_20_0 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_20_n_0 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_20_n_1 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_20_n_2 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_20_n_3 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_30_n_0 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_30_n_1 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_30_n_2 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_30_n_3 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_44_n_0 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_44_n_1 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_44_n_2 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_44_n_3 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_57_n_0 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_57_n_1 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_57_n_2 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_57_n_3 ;
  wire \and_ln17_2_reg_3061[0]_i_17_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_18_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_19_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_30_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_31_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_32_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_33_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_43_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_44_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_45_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_46_n_0 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_16_n_0 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_16_n_1 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_16_n_2 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_16_n_3 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_29_n_0 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_29_n_1 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_29_n_2 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_29_n_3 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_6_n_1 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_6_n_2 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_6_n_3 ;
  wire \and_ln17_3_reg_3070[0]_i_22_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_23_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_24_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_35_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_36_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_37_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_38_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_49_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_50_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_51_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_52_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_61_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_62_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_63_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_64_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_65_n_0 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_11_n_1 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_11_n_2 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_11_n_3 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_21_n_0 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_21_n_1 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_21_n_2 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_21_n_3 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_34_n_0 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_34_n_1 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_34_n_2 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_34_n_3 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_48_n_0 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_48_n_1 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_48_n_2 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_48_n_3 ;
  wire \and_ln17_4_reg_3079[0]_i_21_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_22_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_23_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_34_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_35_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_36_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_37_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_48_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_49_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_50_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_51_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_58_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_59_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_60_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_61_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_62_n_0 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_10_n_1 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_10_n_2 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_10_n_3 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_20_n_0 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_20_n_1 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_20_n_2 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_20_n_3 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_33_n_0 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_33_n_1 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_33_n_2 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_33_n_3 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_47_n_0 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_47_n_1 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_47_n_2 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_47_n_3 ;
  wire \and_ln17_reg_3154[0]_i_17_n_0 ;
  wire \and_ln17_reg_3154[0]_i_18_n_0 ;
  wire \and_ln17_reg_3154[0]_i_19_n_0 ;
  wire \and_ln17_reg_3154[0]_i_26_n_0 ;
  wire \and_ln17_reg_3154[0]_i_27_n_0 ;
  wire \and_ln17_reg_3154[0]_i_28_n_0 ;
  wire \and_ln17_reg_3154[0]_i_29_n_0 ;
  wire \and_ln17_reg_3154[0]_i_36_n_0 ;
  wire \and_ln17_reg_3154[0]_i_37_n_0 ;
  wire \and_ln17_reg_3154[0]_i_38_n_0 ;
  wire \and_ln17_reg_3154[0]_i_39_n_0 ;
  wire \and_ln17_reg_3154[0]_i_44_n_0 ;
  wire \and_ln17_reg_3154[0]_i_45_n_0 ;
  wire \and_ln17_reg_3154[0]_i_46_n_0 ;
  wire \and_ln17_reg_3154[0]_i_47_n_0 ;
  wire \and_ln17_reg_3154_reg[0]_i_10_n_1 ;
  wire \and_ln17_reg_3154_reg[0]_i_10_n_2 ;
  wire \and_ln17_reg_3154_reg[0]_i_10_n_3 ;
  wire \and_ln17_reg_3154_reg[0]_i_16_n_0 ;
  wire \and_ln17_reg_3154_reg[0]_i_16_n_1 ;
  wire \and_ln17_reg_3154_reg[0]_i_16_n_2 ;
  wire \and_ln17_reg_3154_reg[0]_i_16_n_3 ;
  wire \and_ln17_reg_3154_reg[0]_i_25_n_0 ;
  wire \and_ln17_reg_3154_reg[0]_i_25_n_1 ;
  wire \and_ln17_reg_3154_reg[0]_i_25_n_2 ;
  wire \and_ln17_reg_3154_reg[0]_i_25_n_3 ;
  wire \and_ln17_reg_3154_reg[0]_i_35_n_0 ;
  wire \and_ln17_reg_3154_reg[0]_i_35_n_1 ;
  wire \and_ln17_reg_3154_reg[0]_i_35_n_2 ;
  wire \and_ln17_reg_3154_reg[0]_i_35_n_3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire [0:0]ap_sig_allocacmp_t_2;
  wire ap_start;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_m_cast_loc_channel;
  wire \aw_addr_1_reg_3158[11]_i_2_n_0 ;
  wire \aw_addr_1_reg_3158[11]_i_3_n_0 ;
  wire \aw_addr_1_reg_3158[11]_i_4_n_0 ;
  wire \aw_addr_1_reg_3158[11]_i_5_n_0 ;
  wire \aw_addr_1_reg_3158[11]_i_6_n_0 ;
  wire \aw_addr_1_reg_3158[11]_i_7_n_0 ;
  wire \aw_addr_1_reg_3158[11]_i_8_n_0 ;
  wire \aw_addr_1_reg_3158[11]_i_9_n_0 ;
  wire \aw_addr_1_reg_3158[15]_i_2_n_0 ;
  wire \aw_addr_1_reg_3158[15]_i_3_n_0 ;
  wire \aw_addr_1_reg_3158[15]_i_4_n_0 ;
  wire \aw_addr_1_reg_3158[15]_i_5_n_0 ;
  wire \aw_addr_1_reg_3158[15]_i_6_n_0 ;
  wire \aw_addr_1_reg_3158[15]_i_7_n_0 ;
  wire \aw_addr_1_reg_3158[15]_i_8_n_0 ;
  wire \aw_addr_1_reg_3158[15]_i_9_n_0 ;
  wire \aw_addr_1_reg_3158[3]_i_2_n_0 ;
  wire \aw_addr_1_reg_3158[3]_i_3_n_0 ;
  wire \aw_addr_1_reg_3158[3]_i_4_n_0 ;
  wire \aw_addr_1_reg_3158[3]_i_5_n_0 ;
  wire \aw_addr_1_reg_3158[7]_i_2_n_0 ;
  wire \aw_addr_1_reg_3158[7]_i_3_n_0 ;
  wire \aw_addr_1_reg_3158[7]_i_4_n_0 ;
  wire \aw_addr_1_reg_3158[7]_i_5_n_0 ;
  wire \aw_addr_1_reg_3158[7]_i_6_n_0 ;
  wire \aw_addr_1_reg_3158[7]_i_7_n_0 ;
  wire \aw_addr_1_reg_3158[7]_i_8_n_0 ;
  wire \aw_addr_1_reg_3158[7]_i_9_n_0 ;
  wire \aw_addr_1_reg_3158_reg[11]_i_1_n_0 ;
  wire \aw_addr_1_reg_3158_reg[11]_i_1_n_1 ;
  wire \aw_addr_1_reg_3158_reg[11]_i_1_n_2 ;
  wire \aw_addr_1_reg_3158_reg[11]_i_1_n_3 ;
  wire \aw_addr_1_reg_3158_reg[15]_i_1_n_1 ;
  wire \aw_addr_1_reg_3158_reg[15]_i_1_n_2 ;
  wire \aw_addr_1_reg_3158_reg[15]_i_1_n_3 ;
  wire [16:0]\aw_addr_1_reg_3158_reg[19] ;
  wire \aw_addr_1_reg_3158_reg[3] ;
  wire [1:0]\aw_addr_1_reg_3158_reg[3]_0 ;
  wire \aw_addr_1_reg_3158_reg[3]_i_1_n_0 ;
  wire \aw_addr_1_reg_3158_reg[3]_i_1_n_1 ;
  wire \aw_addr_1_reg_3158_reg[3]_i_1_n_2 ;
  wire \aw_addr_1_reg_3158_reg[3]_i_1_n_3 ;
  wire \aw_addr_1_reg_3158_reg[7]_i_1_n_0 ;
  wire \aw_addr_1_reg_3158_reg[7]_i_1_n_1 ;
  wire \aw_addr_1_reg_3158_reg[7]_i_1_n_2 ;
  wire \aw_addr_1_reg_3158_reg[7]_i_1_n_3 ;
  wire [0:0]\empty_reg_1063_reg[0] ;
  wire [3:0]\empty_reg_1063_reg[10] ;
  wire [3:0]\empty_reg_1063_reg[10]_0 ;
  wire [1:0]\empty_reg_1063_reg[12] ;
  wire [0:0]\empty_reg_1063_reg[14] ;
  wire [0:0]\empty_reg_1063_reg[14]_0 ;
  wire [1:0]\empty_reg_1063_reg[15] ;
  wire [1:0]\empty_reg_1063_reg[2] ;
  wire [3:0]\empty_reg_1063_reg[6] ;
  wire [3:0]\empty_reg_1063_reg[6]_0 ;
  wire [1:0]mOutPtr;
  wire [13:1]m_cast_loc_channel_dout;
  wire m_cast_loc_channel_full_n;
  wire [15:0]sub_ln15_fu_838_p2;
  wire [15:0]t_2_reg_3023;
  wire [0:0]\t_2_reg_3023_reg[0] ;
  wire [15:0]\t_2_reg_3023_reg[14] ;
  wire [0:0]\t_2_reg_3023_reg[14]_0 ;
  wire [3:1]\NLW_add_ln22_8_reg_3056_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln22_8_reg_3056_reg[18]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln22_reg_3047_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln22_reg_3047_reg[15]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln22_reg_3047_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_1_reg_3052_reg[0]_i_10_CO_UNCONNECTED ;
  wire [3:1]\NLW_and_ln17_1_reg_3052_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_and_ln17_2_reg_3061_reg[0]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_and_ln17_3_reg_3070_reg[0]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_and_ln17_4_reg_3079_reg[0]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_and_ln17_reg_3154_reg[0]_i_10_CO_UNCONNECTED ;
  wire [0:0]\NLW_and_ln17_reg_3154_reg[0]_i_35_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h22220020)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(m_cast_loc_channel_full_n),
        .I1(ap_sync_reg_channel_write_m_cast_loc_channel),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_13_reg_3065[11]_i_2 
       (.I0(\SRL_SIG_reg[1][12]_4 [1]),
        .I1(sub_ln15_fu_838_p2[9]),
        .O(\empty_reg_1063_reg[10]_0 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_13_reg_3065[11]_i_3 
       (.I0(\SRL_SIG_reg[1][12]_4 [0]),
        .I1(sub_ln15_fu_838_p2[8]),
        .O(\empty_reg_1063_reg[10]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_13_reg_3065[11]_i_4 
       (.I0(\SRL_SIG_reg[1][8]_4 [3]),
        .I1(sub_ln15_fu_838_p2[7]),
        .O(\empty_reg_1063_reg[10]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_13_reg_3065[11]_i_5 
       (.I0(\SRL_SIG_reg[1][8]_4 [2]),
        .I1(sub_ln15_fu_838_p2[6]),
        .O(\empty_reg_1063_reg[10]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_13_reg_3065[15]_i_2 
       (.I0(\SRL_SIG_reg[1][15]_5 [1]),
        .I1(sub_ln15_fu_838_p2[13]),
        .O(\add_ln22_13_reg_3065[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_13_reg_3065[15]_i_3 
       (.I0(\SRL_SIG_reg[1][15]_5 [0]),
        .I1(sub_ln15_fu_838_p2[12]),
        .O(\add_ln22_13_reg_3065[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_13_reg_3065[15]_i_4 
       (.I0(\SRL_SIG_reg[1][12]_4 [3]),
        .I1(sub_ln15_fu_838_p2[11]),
        .O(\add_ln22_13_reg_3065[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_13_reg_3065[15]_i_5 
       (.I0(\SRL_SIG_reg[1][12]_4 [2]),
        .I1(sub_ln15_fu_838_p2[10]),
        .O(\add_ln22_13_reg_3065[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_13_reg_3065[15]_i_8 
       (.I0(sub_ln15_fu_838_p2[11]),
        .I1(\SRL_SIG_reg[1][12]_4 [3]),
        .I2(\SRL_SIG_reg[1][15]_5 [0]),
        .I3(sub_ln15_fu_838_p2[12]),
        .O(\add_ln22_13_reg_3065[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \add_ln22_13_reg_3065[19]_i_7 
       (.I0(CO),
        .I1(sub_ln15_fu_838_p2[15]),
        .I2(sub_ln15_fu_838_p2[14]),
        .I3(\SRL_SIG_reg[1][15]_5 [2]),
        .O(\empty_reg_1063_reg[14]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_13_reg_3065[3]_i_2 
       (.I0(\SRL_SIG_reg[1][0]_3 [0]),
        .I1(sub_ln15_fu_838_p2[1]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_13_reg_3065[3]_i_3 
       (.I0(O[0]),
        .I1(sub_ln15_fu_838_p2[0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_13_reg_3065[7]_i_2 
       (.I0(\SRL_SIG_reg[1][8]_4 [1]),
        .I1(sub_ln15_fu_838_p2[5]),
        .O(\empty_reg_1063_reg[6]_0 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_13_reg_3065[7]_i_3 
       (.I0(\SRL_SIG_reg[1][8]_4 [0]),
        .I1(sub_ln15_fu_838_p2[4]),
        .O(\empty_reg_1063_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_13_reg_3065[7]_i_4 
       (.I0(\SRL_SIG_reg[1][0]_3 [2]),
        .I1(sub_ln15_fu_838_p2[3]),
        .O(\empty_reg_1063_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_13_reg_3065[7]_i_5 
       (.I0(\SRL_SIG_reg[1][0]_3 [1]),
        .I1(sub_ln15_fu_838_p2[2]),
        .O(\empty_reg_1063_reg[6]_0 [0]));
  CARRY4 \add_ln22_13_reg_3065_reg[15]_i_1 
       (.CI(\add_ln22_13_reg_3065_reg[15] ),
        .CO({\add_ln22_13_reg_3065[15]_i_9 ,\add_ln22_13_reg_3065_reg[15]_i_1_n_1 ,\add_ln22_13_reg_3065_reg[15]_i_1_n_2 ,\add_ln22_13_reg_3065_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln22_13_reg_3065[15]_i_2_n_0 ,\add_ln22_13_reg_3065[15]_i_3_n_0 ,\add_ln22_13_reg_3065[15]_i_4_n_0 ,\add_ln22_13_reg_3065[15]_i_5_n_0 }),
        .O(\add_ln22_13_reg_3065[15]_i_9_0 ),
        .S({S[2:1],\add_ln22_13_reg_3065[15]_i_8_n_0 ,S[0]}));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_18_reg_3074[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_18_reg_3074[13]_i_2 
       (.I0(\SRL_SIG_reg[1][12]_4 [3]),
        .I1(\add_ln22_18_reg_3074_reg[17] [10]),
        .O(\empty_reg_1063_reg[10] [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_18_reg_3074[13]_i_3 
       (.I0(\SRL_SIG_reg[1][12]_4 [2]),
        .I1(\add_ln22_18_reg_3074_reg[17] [9]),
        .O(\empty_reg_1063_reg[10] [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_18_reg_3074[13]_i_4 
       (.I0(\SRL_SIG_reg[1][12]_4 [1]),
        .I1(\add_ln22_18_reg_3074_reg[17] [8]),
        .O(\empty_reg_1063_reg[10] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_18_reg_3074[13]_i_5 
       (.I0(\SRL_SIG_reg[1][12]_4 [0]),
        .I1(\add_ln22_18_reg_3074_reg[17] [7]),
        .O(\empty_reg_1063_reg[10] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_18_reg_3074[17]_i_4 
       (.I0(\SRL_SIG_reg[1][15]_5 [1]),
        .I1(\add_ln22_18_reg_3074_reg[17] [12]),
        .O(\empty_reg_1063_reg[12] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_18_reg_3074[17]_i_5 
       (.I0(\SRL_SIG_reg[1][15]_5 [0]),
        .I1(\add_ln22_18_reg_3074_reg[17] [11]),
        .O(\empty_reg_1063_reg[12] [0]));
  LUT4 #(
    .INIT(16'h6999)) 
    \add_ln22_18_reg_3074[17]_i_7 
       (.I0(CO),
        .I1(\add_ln22_18_reg_3074_reg[17] [14]),
        .I2(\add_ln22_18_reg_3074_reg[17] [13]),
        .I3(\SRL_SIG_reg[1][15]_5 [2]),
        .O(\empty_reg_1063_reg[14] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_18_reg_3074[1]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\add_ln22_18_reg_3074[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_18_reg_3074[1]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\add_ln22_18_reg_3074[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_18_reg_3074[1]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\add_ln22_18_reg_3074[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_18_reg_3074[1]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\add_ln22_18_reg_3074[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_18_reg_3074[1]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\add_ln22_18_reg_3074[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_18_reg_3074[5]_i_2 
       (.I0(\SRL_SIG_reg[1][0]_3 [2]),
        .I1(\add_ln22_18_reg_3074_reg[17] [2]),
        .O(\empty_reg_1063_reg[2] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_18_reg_3074[5]_i_3 
       (.I0(\SRL_SIG_reg[1][0]_3 [1]),
        .I1(\add_ln22_18_reg_3074_reg[17] [1]),
        .O(\empty_reg_1063_reg[2] [0]));
  LUT4 #(
    .INIT(16'hE11E)) 
    \add_ln22_18_reg_3074[5]_i_7 
       (.I0(\SRL_SIG_reg[1][0]_3 [0]),
        .I1(\add_ln22_18_reg_3074_reg[17] [0]),
        .I2(\SRL_SIG_reg[1][0]_3 [1]),
        .I3(\add_ln22_18_reg_3074_reg[17] [1]),
        .O(\empty_reg_1063_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_18_reg_3074[9]_i_2 
       (.I0(\SRL_SIG_reg[1][8]_4 [3]),
        .I1(\add_ln22_18_reg_3074_reg[17] [6]),
        .O(\empty_reg_1063_reg[6] [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_18_reg_3074[9]_i_3 
       (.I0(\SRL_SIG_reg[1][8]_4 [2]),
        .I1(\add_ln22_18_reg_3074_reg[17] [5]),
        .O(\empty_reg_1063_reg[6] [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_18_reg_3074[9]_i_4 
       (.I0(\SRL_SIG_reg[1][8]_4 [1]),
        .I1(\add_ln22_18_reg_3074_reg[17] [4]),
        .O(\empty_reg_1063_reg[6] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_18_reg_3074[9]_i_5 
       (.I0(\SRL_SIG_reg[1][8]_4 [0]),
        .I1(\add_ln22_18_reg_3074_reg[17] [3]),
        .O(\empty_reg_1063_reg[6] [0]));
  CARRY4 \add_ln22_18_reg_3074_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\add_ln22_18_reg_3074_reg[1]_i_1_n_0 ,\add_ln22_18_reg_3074_reg[1]_i_1_n_1 ,\add_ln22_18_reg_3074_reg[1]_i_1_n_2 ,\add_ln22_18_reg_3074_reg[1]_i_1_n_3 }),
        .CYINIT(\SRL_SIG_reg[1][0]_1 ),
        .DI({1'b0,1'b0,1'b0,\add_ln22_18_reg_3074[1]_i_2_n_0 }),
        .O(O),
        .S({\add_ln22_18_reg_3074[1]_i_3_n_0 ,\add_ln22_18_reg_3074[1]_i_4_n_0 ,\add_ln22_18_reg_3074[1]_i_5_n_0 ,\add_ln22_18_reg_3074[1]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln22_21_reg_3083[19]_i_5 
       (.I0(CO),
        .I1(\add_ln22_21_reg_3083_reg[19] [1]),
        .O(\empty_reg_1063_reg[15] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln22_21_reg_3083[19]_i_6 
       (.I0(CO),
        .I1(\add_ln22_21_reg_3083_reg[19] [0]),
        .O(\empty_reg_1063_reg[15] [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_8_reg_3056[12]_i_10 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(m_cast_loc_channel_dout[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_8_reg_3056[12]_i_11 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(m_cast_loc_channel_dout[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_8_reg_3056[12]_i_12 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(m_cast_loc_channel_dout[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_8_reg_3056[12]_i_13 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(m_cast_loc_channel_dout[8]));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln22_8_reg_3056[12]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .I4(\SRL_SIG_reg[1][12]_4 [2]),
        .O(\add_ln22_8_reg_3056[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln22_8_reg_3056[12]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .I4(\SRL_SIG_reg[1][12]_4 [1]),
        .O(\add_ln22_8_reg_3056[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln22_8_reg_3056[12]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(\SRL_SIG_reg[1][12]_4 [0]),
        .O(\add_ln22_8_reg_3056[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln22_8_reg_3056[12]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(\SRL_SIG_reg[1][8]_4 [3]),
        .O(\add_ln22_8_reg_3056[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln22_8_reg_3056[12]_i_6 
       (.I0(\SRL_SIG_reg[1][12]_4 [2]),
        .I1(\SRL_SIG_reg[1]_1 [10]),
        .I2(\add_ln22_8_reg_3056_reg[4] ),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .I4(m_cast_loc_channel_dout[11]),
        .I5(\SRL_SIG_reg[1][12]_4 [3]),
        .O(\add_ln22_8_reg_3056[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln22_8_reg_3056[12]_i_7 
       (.I0(\SRL_SIG_reg[1][12]_4 [1]),
        .I1(\SRL_SIG_reg[1]_1 [9]),
        .I2(\add_ln22_8_reg_3056_reg[4] ),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .I4(m_cast_loc_channel_dout[10]),
        .I5(\SRL_SIG_reg[1][12]_4 [2]),
        .O(\add_ln22_8_reg_3056[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln22_8_reg_3056[12]_i_8 
       (.I0(\SRL_SIG_reg[1][12]_4 [0]),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(\add_ln22_8_reg_3056_reg[4] ),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .I4(m_cast_loc_channel_dout[9]),
        .I5(\SRL_SIG_reg[1][12]_4 [1]),
        .O(\add_ln22_8_reg_3056[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln22_8_reg_3056[12]_i_9 
       (.I0(\SRL_SIG_reg[1][8]_4 [3]),
        .I1(\SRL_SIG_reg[1]_1 [7]),
        .I2(\add_ln22_8_reg_3056_reg[4] ),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(m_cast_loc_channel_dout[8]),
        .I5(\SRL_SIG_reg[1][12]_4 [0]),
        .O(\add_ln22_8_reg_3056[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_8_reg_3056[16]_i_11 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .O(\SRL_SIG_reg[1][15]_6 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_8_reg_3056[16]_i_12 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(m_cast_loc_channel_dout[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_8_reg_3056[16]_i_13 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(m_cast_loc_channel_dout[12]));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln22_8_reg_3056[16]_i_2 
       (.I0(CO),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [15]),
        .O(\add_ln22_8_reg_3056[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln22_8_reg_3056[16]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .I4(\SRL_SIG_reg[1][15]_5 [1]),
        .O(\add_ln22_8_reg_3056[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln22_8_reg_3056[16]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .I4(\SRL_SIG_reg[1][15]_5 [0]),
        .O(\add_ln22_8_reg_3056[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln22_8_reg_3056[16]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .I4(\SRL_SIG_reg[1][12]_4 [3]),
        .O(\add_ln22_8_reg_3056[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h47B8B847B847B847)) 
    \add_ln22_8_reg_3056[16]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\add_ln22_8_reg_3056_reg[4] ),
        .I2(\SRL_SIG_reg[0]_0 [15]),
        .I3(CO),
        .I4(\SRL_SIG_reg[1][15]_5 [2]),
        .I5(\SRL_SIG_reg[1][15]_6 [0]),
        .O(\add_ln22_8_reg_3056[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln22_8_reg_3056[16]_i_7 
       (.I0(\SRL_SIG_reg[1][15]_5 [1]),
        .I1(\SRL_SIG_reg[1]_1 [13]),
        .I2(\add_ln22_8_reg_3056_reg[4] ),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .I4(\SRL_SIG_reg[1][15]_6 [0]),
        .I5(\SRL_SIG_reg[1][15]_5 [2]),
        .O(\add_ln22_8_reg_3056[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln22_8_reg_3056[16]_i_8 
       (.I0(\SRL_SIG_reg[1][15]_5 [0]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(\add_ln22_8_reg_3056_reg[4] ),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .I4(m_cast_loc_channel_dout[13]),
        .I5(\SRL_SIG_reg[1][15]_5 [1]),
        .O(\add_ln22_8_reg_3056[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln22_8_reg_3056[16]_i_9 
       (.I0(\SRL_SIG_reg[1][12]_4 [3]),
        .I1(\SRL_SIG_reg[1]_1 [11]),
        .I2(\add_ln22_8_reg_3056_reg[4] ),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .I4(m_cast_loc_channel_dout[12]),
        .I5(\SRL_SIG_reg[1][15]_5 [0]),
        .O(\add_ln22_8_reg_3056[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00004575)) 
    \add_ln22_8_reg_3056[18]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .I4(CO),
        .O(\add_ln22_8_reg_3056[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_8_reg_3056[4]_i_10 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(m_cast_loc_channel_dout[1]));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln22_8_reg_3056[4]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(\SRL_SIG_reg[1][0]_3 [1]),
        .O(\add_ln22_8_reg_3056[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln22_8_reg_3056[4]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(\SRL_SIG_reg[1][0]_3 [0]),
        .O(\add_ln22_8_reg_3056[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEFEEEAEE)) 
    \add_ln22_8_reg_3056[4]_i_4 
       (.I0(O[0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(\add_ln22_8_reg_3056[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln22_8_reg_3056[4]_i_5 
       (.I0(\SRL_SIG_reg[1][0]_3 [1]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\add_ln22_8_reg_3056_reg[4] ),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(m_cast_loc_channel_dout[3]),
        .I5(\SRL_SIG_reg[1][0]_3 [2]),
        .O(\add_ln22_8_reg_3056[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8788877778777888)) 
    \add_ln22_8_reg_3056[4]_i_6 
       (.I0(\SRL_SIG_reg[1][0]_3 [0]),
        .I1(m_cast_loc_channel_dout[1]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\add_ln22_8_reg_3056_reg[4] ),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(\SRL_SIG_reg[1][0]_3 [1]),
        .O(\add_ln22_8_reg_3056[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE1EEE1111E111EEE)) 
    \add_ln22_8_reg_3056[4]_i_7 
       (.I0(\SRL_SIG_reg[1][0]_1 ),
        .I1(O[0]),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\add_ln22_8_reg_3056_reg[4] ),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1][0]_3 [0]),
        .O(\add_ln22_8_reg_3056[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln22_8_reg_3056[4]_i_8 
       (.I0(O[0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(\add_ln22_8_reg_3056[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_8_reg_3056[4]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(m_cast_loc_channel_dout[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_8_reg_3056[8]_i_10 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(m_cast_loc_channel_dout[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_8_reg_3056[8]_i_11 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(m_cast_loc_channel_dout[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_8_reg_3056[8]_i_12 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(m_cast_loc_channel_dout[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_8_reg_3056[8]_i_13 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(m_cast_loc_channel_dout[4]));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln22_8_reg_3056[8]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\SRL_SIG_reg[1][8]_4 [2]),
        .O(\add_ln22_8_reg_3056[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln22_8_reg_3056[8]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\SRL_SIG_reg[1][8]_4 [1]),
        .O(\add_ln22_8_reg_3056[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln22_8_reg_3056[8]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(\SRL_SIG_reg[1][8]_4 [0]),
        .O(\add_ln22_8_reg_3056[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln22_8_reg_3056[8]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\SRL_SIG_reg[1][0]_3 [2]),
        .O(\add_ln22_8_reg_3056[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln22_8_reg_3056[8]_i_6 
       (.I0(\SRL_SIG_reg[1][8]_4 [2]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\add_ln22_8_reg_3056_reg[4] ),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(m_cast_loc_channel_dout[7]),
        .I5(\SRL_SIG_reg[1][8]_4 [3]),
        .O(\add_ln22_8_reg_3056[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln22_8_reg_3056[8]_i_7 
       (.I0(\SRL_SIG_reg[1][8]_4 [1]),
        .I1(\SRL_SIG_reg[1]_1 [5]),
        .I2(\add_ln22_8_reg_3056_reg[4] ),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(m_cast_loc_channel_dout[6]),
        .I5(\SRL_SIG_reg[1][8]_4 [2]),
        .O(\add_ln22_8_reg_3056[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln22_8_reg_3056[8]_i_8 
       (.I0(\SRL_SIG_reg[1][8]_4 [0]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\add_ln22_8_reg_3056_reg[4] ),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(m_cast_loc_channel_dout[5]),
        .I5(\SRL_SIG_reg[1][8]_4 [1]),
        .O(\add_ln22_8_reg_3056[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln22_8_reg_3056[8]_i_9 
       (.I0(\SRL_SIG_reg[1][0]_3 [2]),
        .I1(\SRL_SIG_reg[1]_1 [3]),
        .I2(\add_ln22_8_reg_3056_reg[4] ),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(m_cast_loc_channel_dout[4]),
        .I5(\SRL_SIG_reg[1][8]_4 [0]),
        .O(\add_ln22_8_reg_3056[8]_i_9_n_0 ));
  CARRY4 \add_ln22_8_reg_3056_reg[12]_i_1 
       (.CI(\add_ln22_8_reg_3056_reg[8]_i_1_n_0 ),
        .CO({\add_ln22_8_reg_3056_reg[12]_i_1_n_0 ,\add_ln22_8_reg_3056_reg[12]_i_1_n_1 ,\add_ln22_8_reg_3056_reg[12]_i_1_n_2 ,\add_ln22_8_reg_3056_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln22_8_reg_3056[12]_i_2_n_0 ,\add_ln22_8_reg_3056[12]_i_3_n_0 ,\add_ln22_8_reg_3056[12]_i_4_n_0 ,\add_ln22_8_reg_3056[12]_i_5_n_0 }),
        .O(\SRL_SIG_reg[0][15]_0 [11:8]),
        .S({\add_ln22_8_reg_3056[12]_i_6_n_0 ,\add_ln22_8_reg_3056[12]_i_7_n_0 ,\add_ln22_8_reg_3056[12]_i_8_n_0 ,\add_ln22_8_reg_3056[12]_i_9_n_0 }));
  CARRY4 \add_ln22_8_reg_3056_reg[16]_i_1 
       (.CI(\add_ln22_8_reg_3056_reg[12]_i_1_n_0 ),
        .CO({\add_ln22_8_reg_3056_reg[16]_i_1_n_0 ,\add_ln22_8_reg_3056_reg[16]_i_1_n_1 ,\add_ln22_8_reg_3056_reg[16]_i_1_n_2 ,\add_ln22_8_reg_3056_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln22_8_reg_3056[16]_i_2_n_0 ,\add_ln22_8_reg_3056[16]_i_3_n_0 ,\add_ln22_8_reg_3056[16]_i_4_n_0 ,\add_ln22_8_reg_3056[16]_i_5_n_0 }),
        .O(\SRL_SIG_reg[0][15]_0 [15:12]),
        .S({\add_ln22_8_reg_3056[16]_i_6_n_0 ,\add_ln22_8_reg_3056[16]_i_7_n_0 ,\add_ln22_8_reg_3056[16]_i_8_n_0 ,\add_ln22_8_reg_3056[16]_i_9_n_0 }));
  CARRY4 \add_ln22_8_reg_3056_reg[18]_i_1 
       (.CI(\add_ln22_8_reg_3056_reg[16]_i_1_n_0 ),
        .CO({\NLW_add_ln22_8_reg_3056_reg[18]_i_1_CO_UNCONNECTED [3:1],\add_ln22_8_reg_3056_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_add_ln22_8_reg_3056_reg[18]_i_1_O_UNCONNECTED [3:2],\SRL_SIG_reg[0][15]_0 [17:16]}),
        .S({1'b0,1'b0,1'b1,\add_ln22_8_reg_3056[18]_i_2_n_0 }));
  CARRY4 \add_ln22_8_reg_3056_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln22_8_reg_3056_reg[4]_i_1_n_0 ,\add_ln22_8_reg_3056_reg[4]_i_1_n_1 ,\add_ln22_8_reg_3056_reg[4]_i_1_n_2 ,\add_ln22_8_reg_3056_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln22_8_reg_3056[4]_i_2_n_0 ,\add_ln22_8_reg_3056[4]_i_3_n_0 ,\add_ln22_8_reg_3056[4]_i_4_n_0 ,1'b0}),
        .O(\SRL_SIG_reg[0][15]_0 [3:0]),
        .S({\add_ln22_8_reg_3056[4]_i_5_n_0 ,\add_ln22_8_reg_3056[4]_i_6_n_0 ,\add_ln22_8_reg_3056[4]_i_7_n_0 ,\add_ln22_8_reg_3056[4]_i_8_n_0 }));
  CARRY4 \add_ln22_8_reg_3056_reg[8]_i_1 
       (.CI(\add_ln22_8_reg_3056_reg[4]_i_1_n_0 ),
        .CO({\add_ln22_8_reg_3056_reg[8]_i_1_n_0 ,\add_ln22_8_reg_3056_reg[8]_i_1_n_1 ,\add_ln22_8_reg_3056_reg[8]_i_1_n_2 ,\add_ln22_8_reg_3056_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln22_8_reg_3056[8]_i_2_n_0 ,\add_ln22_8_reg_3056[8]_i_3_n_0 ,\add_ln22_8_reg_3056[8]_i_4_n_0 ,\add_ln22_8_reg_3056[8]_i_5_n_0 }),
        .O(\SRL_SIG_reg[0][15]_0 [7:4]),
        .S({\add_ln22_8_reg_3056[8]_i_6_n_0 ,\add_ln22_8_reg_3056[8]_i_7_n_0 ,\add_ln22_8_reg_3056[8]_i_8_n_0 ,\add_ln22_8_reg_3056[8]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_reg_3047[12]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(\add_ln22_reg_3047[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_reg_3047[12]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\add_ln22_reg_3047[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_reg_3047[12]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\add_ln22_reg_3047[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_reg_3047[12]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\add_ln22_reg_3047[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_reg_3047[12]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(\add_ln22_reg_3047[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_reg_3047[12]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(\add_ln22_reg_3047[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_reg_3047[12]_i_8 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(\add_ln22_reg_3047[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_reg_3047[12]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\add_ln22_reg_3047[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_reg_3047[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(\add_ln22_reg_3047[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_reg_3047[15]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .O(\add_ln22_reg_3047[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_reg_3047[15]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(\add_ln22_reg_3047[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_reg_3047[15]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(\add_ln22_reg_3047[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_reg_3047[15]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\add_ln22_reg_3047[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_reg_3047[15]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(\add_ln22_reg_3047[15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln22_reg_3047[16]_i_1 
       (.I0(CO),
        .O(\add_ln22_reg_3047_reg[15]_i_1_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_reg_3047[4]_i_10 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\add_ln22_reg_3047[4]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_reg_3047[4]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(\SRL_SIG_reg[1][0]_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_reg_3047[4]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\add_ln22_reg_3047[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_reg_3047[4]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\add_ln22_reg_3047[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_reg_3047[4]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(m_cast_loc_channel_dout[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_reg_3047[4]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\add_ln22_reg_3047[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_reg_3047[4]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\add_ln22_reg_3047[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_reg_3047[4]_i_8 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\add_ln22_reg_3047[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_reg_3047[4]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\add_ln22_reg_3047[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_reg_3047[8]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\add_ln22_reg_3047[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_reg_3047[8]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\add_ln22_reg_3047[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_reg_3047[8]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\add_ln22_reg_3047[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln22_reg_3047[8]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\add_ln22_reg_3047[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_reg_3047[8]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\add_ln22_reg_3047[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_reg_3047[8]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\add_ln22_reg_3047[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_reg_3047[8]_i_8 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\add_ln22_reg_3047[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln22_reg_3047[8]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\add_ln22_reg_3047[8]_i_9_n_0 ));
  CARRY4 \add_ln22_reg_3047_reg[12]_i_1 
       (.CI(\add_ln22_reg_3047_reg[8]_i_1_n_0 ),
        .CO({\add_ln22_reg_3047_reg[12]_i_1_n_0 ,\add_ln22_reg_3047_reg[12]_i_1_n_1 ,\add_ln22_reg_3047_reg[12]_i_1_n_2 ,\add_ln22_reg_3047_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln22_reg_3047[12]_i_2_n_0 ,\add_ln22_reg_3047[12]_i_3_n_0 ,\add_ln22_reg_3047[12]_i_4_n_0 ,\add_ln22_reg_3047[12]_i_5_n_0 }),
        .O(\SRL_SIG_reg[1][12]_4 ),
        .S({\add_ln22_reg_3047[12]_i_6_n_0 ,\add_ln22_reg_3047[12]_i_7_n_0 ,\add_ln22_reg_3047[12]_i_8_n_0 ,\add_ln22_reg_3047[12]_i_9_n_0 }));
  CARRY4 \add_ln22_reg_3047_reg[15]_i_1 
       (.CI(\add_ln22_reg_3047_reg[12]_i_1_n_0 ),
        .CO({CO,\NLW_add_ln22_reg_3047_reg[15]_i_1_CO_UNCONNECTED [2],\add_ln22_reg_3047_reg[15]_i_1_n_2 ,\add_ln22_reg_3047_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln22_reg_3047[15]_i_2_n_0 ,\add_ln22_reg_3047[15]_i_3_n_0 ,\add_ln22_reg_3047[15]_i_4_n_0 }),
        .O({\NLW_add_ln22_reg_3047_reg[15]_i_1_O_UNCONNECTED [3],\SRL_SIG_reg[1][15]_5 }),
        .S({1'b1,\add_ln22_reg_3047[15]_i_5_n_0 ,\add_ln22_reg_3047[15]_i_6_n_0 ,\add_ln22_reg_3047[15]_i_7_n_0 }));
  CARRY4 \add_ln22_reg_3047_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln22_reg_3047_reg[4]_i_1_n_0 ,\add_ln22_reg_3047_reg[4]_i_1_n_1 ,\add_ln22_reg_3047_reg[4]_i_1_n_2 ,\add_ln22_reg_3047_reg[4]_i_1_n_3 }),
        .CYINIT(\SRL_SIG_reg[1][0]_1 ),
        .DI({\add_ln22_reg_3047[4]_i_3_n_0 ,\add_ln22_reg_3047[4]_i_4_n_0 ,m_cast_loc_channel_dout[2],\add_ln22_reg_3047[4]_i_6_n_0 }),
        .O({\SRL_SIG_reg[1][0]_3 ,\NLW_add_ln22_reg_3047_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln22_reg_3047[4]_i_7_n_0 ,\add_ln22_reg_3047[4]_i_8_n_0 ,\add_ln22_reg_3047[4]_i_9_n_0 ,\add_ln22_reg_3047[4]_i_10_n_0 }));
  CARRY4 \add_ln22_reg_3047_reg[8]_i_1 
       (.CI(\add_ln22_reg_3047_reg[4]_i_1_n_0 ),
        .CO({\add_ln22_reg_3047_reg[8]_i_1_n_0 ,\add_ln22_reg_3047_reg[8]_i_1_n_1 ,\add_ln22_reg_3047_reg[8]_i_1_n_2 ,\add_ln22_reg_3047_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln22_reg_3047[8]_i_2_n_0 ,\add_ln22_reg_3047[8]_i_3_n_0 ,\add_ln22_reg_3047[8]_i_4_n_0 ,\add_ln22_reg_3047[8]_i_5_n_0 }),
        .O(\SRL_SIG_reg[1][8]_4 ),
        .S({\add_ln22_reg_3047[8]_i_6_n_0 ,\add_ln22_reg_3047[8]_i_7_n_0 ,\add_ln22_reg_3047[8]_i_8_n_0 ,\add_ln22_reg_3047[8]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_1_reg_3052[0]_i_31 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(\and_ln17_1_reg_3052[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_1_reg_3052[0]_i_32 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .O(\and_ln17_1_reg_3052[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_1_reg_3052[0]_i_33 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(\and_ln17_1_reg_3052[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_1_reg_3052[0]_i_34 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(\and_ln17_1_reg_3052[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_1_reg_3052[0]_i_45 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\and_ln17_1_reg_3052[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_1_reg_3052[0]_i_46 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\and_ln17_1_reg_3052[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_1_reg_3052[0]_i_47 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\and_ln17_1_reg_3052[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_1_reg_3052[0]_i_48 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\and_ln17_1_reg_3052[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_1_reg_3052[0]_i_58 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\and_ln17_1_reg_3052[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_1_reg_3052[0]_i_59 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\and_ln17_1_reg_3052[0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_1_reg_3052[0]_i_60 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\and_ln17_1_reg_3052[0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_1_reg_3052[0]_i_61 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\and_ln17_1_reg_3052[0]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_1_reg_3052[0]_i_62 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\and_ln17_1_reg_3052[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_1_reg_3052[0]_i_63 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\and_ln17_1_reg_3052[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_1_reg_3052[0]_i_64 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\and_ln17_1_reg_3052[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \and_ln17_1_reg_3052[0]_i_65 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\and_ln17_1_reg_3052[0]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_1_reg_3052[0]_i_66 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(\and_ln17_1_reg_3052[0]_i_66_n_0 ));
  CARRY4 \and_ln17_1_reg_3052_reg[0]_i_10 
       (.CI(\and_ln17_1_reg_3052_reg[0]_i_20_n_0 ),
        .CO(\NLW_and_ln17_1_reg_3052_reg[0]_i_10_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_and_ln17_1_reg_3052_reg[0]_i_10_O_UNCONNECTED [3:1],\and_ln17_1_reg_3052_reg[0]_i_20_0 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \and_ln17_1_reg_3052_reg[0]_i_20 
       (.CI(\and_ln17_1_reg_3052_reg[0]_i_30_n_0 ),
        .CO({\and_ln17_1_reg_3052_reg[0]_i_20_n_0 ,\and_ln17_1_reg_3052_reg[0]_i_20_n_1 ,\and_ln17_1_reg_3052_reg[0]_i_20_n_2 ,\and_ln17_1_reg_3052_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][15]_1 ),
        .S({\and_ln17_1_reg_3052[0]_i_31_n_0 ,\and_ln17_1_reg_3052[0]_i_32_n_0 ,\and_ln17_1_reg_3052[0]_i_33_n_0 ,\and_ln17_1_reg_3052[0]_i_34_n_0 }));
  CARRY4 \and_ln17_1_reg_3052_reg[0]_i_30 
       (.CI(\and_ln17_1_reg_3052_reg[0]_i_44_n_0 ),
        .CO({\and_ln17_1_reg_3052_reg[0]_i_30_n_0 ,\and_ln17_1_reg_3052_reg[0]_i_30_n_1 ,\and_ln17_1_reg_3052_reg[0]_i_30_n_2 ,\and_ln17_1_reg_3052_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][11]_0 ),
        .S({\and_ln17_1_reg_3052[0]_i_45_n_0 ,\and_ln17_1_reg_3052[0]_i_46_n_0 ,\and_ln17_1_reg_3052[0]_i_47_n_0 ,\and_ln17_1_reg_3052[0]_i_48_n_0 }));
  CARRY4 \and_ln17_1_reg_3052_reg[0]_i_44 
       (.CI(\and_ln17_1_reg_3052_reg[0]_i_57_n_0 ),
        .CO({\and_ln17_1_reg_3052_reg[0]_i_44_n_0 ,\and_ln17_1_reg_3052_reg[0]_i_44_n_1 ,\and_ln17_1_reg_3052_reg[0]_i_44_n_2 ,\and_ln17_1_reg_3052_reg[0]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][7]_0 ),
        .S({\and_ln17_1_reg_3052[0]_i_58_n_0 ,\and_ln17_1_reg_3052[0]_i_59_n_0 ,\and_ln17_1_reg_3052[0]_i_60_n_0 ,\and_ln17_1_reg_3052[0]_i_61_n_0 }));
  CARRY4 \and_ln17_1_reg_3052_reg[0]_i_57 
       (.CI(1'b0),
        .CO({\and_ln17_1_reg_3052_reg[0]_i_57_n_0 ,\and_ln17_1_reg_3052_reg[0]_i_57_n_1 ,\and_ln17_1_reg_3052_reg[0]_i_57_n_2 ,\and_ln17_1_reg_3052_reg[0]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\and_ln17_1_reg_3052[0]_i_62_n_0 ,1'b0}),
        .O(\SRL_SIG_reg[1][1]_0 ),
        .S({\and_ln17_1_reg_3052[0]_i_63_n_0 ,\and_ln17_1_reg_3052[0]_i_64_n_0 ,\and_ln17_1_reg_3052[0]_i_65_n_0 ,\and_ln17_1_reg_3052[0]_i_66_n_0 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_2_reg_3061[0]_i_17 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(\and_ln17_2_reg_3061[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_2_reg_3061[0]_i_18 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .O(\and_ln17_2_reg_3061[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_2_reg_3061[0]_i_19 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(\and_ln17_2_reg_3061[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_2_reg_3061[0]_i_30 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(\and_ln17_2_reg_3061[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_2_reg_3061[0]_i_31 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\and_ln17_2_reg_3061[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_2_reg_3061[0]_i_32 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\and_ln17_2_reg_3061[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_2_reg_3061[0]_i_33 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\and_ln17_2_reg_3061[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_2_reg_3061[0]_i_43 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\and_ln17_2_reg_3061[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_2_reg_3061[0]_i_44 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\and_ln17_2_reg_3061[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_2_reg_3061[0]_i_45 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\and_ln17_2_reg_3061[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_2_reg_3061[0]_i_46 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\and_ln17_2_reg_3061[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAA9A55955565AA6A)) 
    \and_ln17_2_reg_3061[0]_i_51 
       (.I0(ap_sig_allocacmp_t_2),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1][0]_1 ),
        .O(\SRL_SIG_reg[1][1]_1 ));
  CARRY4 \and_ln17_2_reg_3061_reg[0]_i_16 
       (.CI(\and_ln17_2_reg_3061_reg[0]_i_29_n_0 ),
        .CO({\and_ln17_2_reg_3061_reg[0]_i_16_n_0 ,\and_ln17_2_reg_3061_reg[0]_i_16_n_1 ,\and_ln17_2_reg_3061_reg[0]_i_16_n_2 ,\and_ln17_2_reg_3061_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][12]_2 ),
        .S({\and_ln17_2_reg_3061[0]_i_30_n_0 ,\and_ln17_2_reg_3061[0]_i_31_n_0 ,\and_ln17_2_reg_3061[0]_i_32_n_0 ,\and_ln17_2_reg_3061[0]_i_33_n_0 }));
  CARRY4 \and_ln17_2_reg_3061_reg[0]_i_29 
       (.CI(\add_ln22_18_reg_3074_reg[1]_i_1_n_0 ),
        .CO({\and_ln17_2_reg_3061_reg[0]_i_29_n_0 ,\and_ln17_2_reg_3061_reg[0]_i_29_n_1 ,\and_ln17_2_reg_3061_reg[0]_i_29_n_2 ,\and_ln17_2_reg_3061_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][8]_2 ),
        .S({\and_ln17_2_reg_3061[0]_i_43_n_0 ,\and_ln17_2_reg_3061[0]_i_44_n_0 ,\and_ln17_2_reg_3061[0]_i_45_n_0 ,\and_ln17_2_reg_3061[0]_i_46_n_0 }));
  CARRY4 \and_ln17_2_reg_3061_reg[0]_i_6 
       (.CI(\and_ln17_2_reg_3061_reg[0]_i_16_n_0 ),
        .CO({\NLW_and_ln17_2_reg_3061_reg[0]_i_6_CO_UNCONNECTED [3],\and_ln17_2_reg_3061_reg[0]_i_6_n_1 ,\and_ln17_2_reg_3061_reg[0]_i_6_n_2 ,\and_ln17_2_reg_3061_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][15]_3 ),
        .S({1'b1,\and_ln17_2_reg_3061[0]_i_17_n_0 ,\and_ln17_2_reg_3061[0]_i_18_n_0 ,\and_ln17_2_reg_3061[0]_i_19_n_0 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_3_reg_3070[0]_i_22 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(\and_ln17_3_reg_3070[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_3_reg_3070[0]_i_23 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .O(\and_ln17_3_reg_3070[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_3_reg_3070[0]_i_24 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(\and_ln17_3_reg_3070[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_3_reg_3070[0]_i_35 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(\and_ln17_3_reg_3070[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_3_reg_3070[0]_i_36 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\and_ln17_3_reg_3070[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_3_reg_3070[0]_i_37 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\and_ln17_3_reg_3070[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_3_reg_3070[0]_i_38 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\and_ln17_3_reg_3070[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_3_reg_3070[0]_i_49 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\and_ln17_3_reg_3070[0]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_3_reg_3070[0]_i_50 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\and_ln17_3_reg_3070[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_3_reg_3070[0]_i_51 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\and_ln17_3_reg_3070[0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_3_reg_3070[0]_i_52 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\and_ln17_3_reg_3070[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_3_reg_3070[0]_i_61 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\and_ln17_3_reg_3070[0]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_3_reg_3070[0]_i_62 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\and_ln17_3_reg_3070[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_3_reg_3070[0]_i_63 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\and_ln17_3_reg_3070[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \and_ln17_3_reg_3070[0]_i_64 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\and_ln17_3_reg_3070[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_3_reg_3070[0]_i_65 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\and_ln17_3_reg_3070[0]_i_65_n_0 ));
  CARRY4 \and_ln17_3_reg_3070_reg[0]_i_11 
       (.CI(\and_ln17_3_reg_3070_reg[0]_i_21_n_0 ),
        .CO({\NLW_and_ln17_3_reg_3070_reg[0]_i_11_CO_UNCONNECTED [3],\and_ln17_3_reg_3070_reg[0]_i_11_n_1 ,\and_ln17_3_reg_3070_reg[0]_i_11_n_2 ,\and_ln17_3_reg_3070_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][15]_0 ),
        .S({1'b1,\and_ln17_3_reg_3070[0]_i_22_n_0 ,\and_ln17_3_reg_3070[0]_i_23_n_0 ,\and_ln17_3_reg_3070[0]_i_24_n_0 }));
  CARRY4 \and_ln17_3_reg_3070_reg[0]_i_21 
       (.CI(\and_ln17_3_reg_3070_reg[0]_i_34_n_0 ),
        .CO({\and_ln17_3_reg_3070_reg[0]_i_21_n_0 ,\and_ln17_3_reg_3070_reg[0]_i_21_n_1 ,\and_ln17_3_reg_3070_reg[0]_i_21_n_2 ,\and_ln17_3_reg_3070_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][12]_0 ),
        .S({\and_ln17_3_reg_3070[0]_i_35_n_0 ,\and_ln17_3_reg_3070[0]_i_36_n_0 ,\and_ln17_3_reg_3070[0]_i_37_n_0 ,\and_ln17_3_reg_3070[0]_i_38_n_0 }));
  CARRY4 \and_ln17_3_reg_3070_reg[0]_i_34 
       (.CI(\and_ln17_3_reg_3070_reg[0]_i_48_n_0 ),
        .CO({\and_ln17_3_reg_3070_reg[0]_i_34_n_0 ,\and_ln17_3_reg_3070_reg[0]_i_34_n_1 ,\and_ln17_3_reg_3070_reg[0]_i_34_n_2 ,\and_ln17_3_reg_3070_reg[0]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][8]_0 ),
        .S({\and_ln17_3_reg_3070[0]_i_49_n_0 ,\and_ln17_3_reg_3070[0]_i_50_n_0 ,\and_ln17_3_reg_3070[0]_i_51_n_0 ,\and_ln17_3_reg_3070[0]_i_52_n_0 }));
  CARRY4 \and_ln17_3_reg_3070_reg[0]_i_48 
       (.CI(1'b0),
        .CO({\and_ln17_3_reg_3070_reg[0]_i_48_n_0 ,\and_ln17_3_reg_3070_reg[0]_i_48_n_1 ,\and_ln17_3_reg_3070_reg[0]_i_48_n_2 ,\and_ln17_3_reg_3070_reg[0]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\and_ln17_3_reg_3070[0]_i_61_n_0 ,1'b0}),
        .O(\SRL_SIG_reg[1][2]_0 ),
        .S({\and_ln17_3_reg_3070[0]_i_62_n_0 ,\and_ln17_3_reg_3070[0]_i_63_n_0 ,\and_ln17_3_reg_3070[0]_i_64_n_0 ,\and_ln17_3_reg_3070[0]_i_65_n_0 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_4_reg_3079[0]_i_21 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(\and_ln17_4_reg_3079[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_4_reg_3079[0]_i_22 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .O(\and_ln17_4_reg_3079[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_4_reg_3079[0]_i_23 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(\and_ln17_4_reg_3079[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_4_reg_3079[0]_i_34 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(\and_ln17_4_reg_3079[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_4_reg_3079[0]_i_35 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\and_ln17_4_reg_3079[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_4_reg_3079[0]_i_36 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\and_ln17_4_reg_3079[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_4_reg_3079[0]_i_37 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\and_ln17_4_reg_3079[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_4_reg_3079[0]_i_48 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\and_ln17_4_reg_3079[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_4_reg_3079[0]_i_49 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\and_ln17_4_reg_3079[0]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_4_reg_3079[0]_i_50 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\and_ln17_4_reg_3079[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_4_reg_3079[0]_i_51 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\and_ln17_4_reg_3079[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h6966696969996969)) 
    \and_ln17_4_reg_3079[0]_i_56 
       (.I0(ap_sig_allocacmp_t_2),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_4_reg_3079[0]_i_58 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\and_ln17_4_reg_3079[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_4_reg_3079[0]_i_59 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\and_ln17_4_reg_3079[0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_4_reg_3079[0]_i_60 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\and_ln17_4_reg_3079[0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \and_ln17_4_reg_3079[0]_i_61 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\and_ln17_4_reg_3079[0]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_4_reg_3079[0]_i_62 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\and_ln17_4_reg_3079[0]_i_62_n_0 ));
  CARRY4 \and_ln17_4_reg_3079_reg[0]_i_10 
       (.CI(\and_ln17_4_reg_3079_reg[0]_i_20_n_0 ),
        .CO({\NLW_and_ln17_4_reg_3079_reg[0]_i_10_CO_UNCONNECTED [3],\and_ln17_4_reg_3079_reg[0]_i_10_n_1 ,\and_ln17_4_reg_3079_reg[0]_i_10_n_2 ,\and_ln17_4_reg_3079_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][15]_2 ),
        .S({1'b1,\and_ln17_4_reg_3079[0]_i_21_n_0 ,\and_ln17_4_reg_3079[0]_i_22_n_0 ,\and_ln17_4_reg_3079[0]_i_23_n_0 }));
  CARRY4 \and_ln17_4_reg_3079_reg[0]_i_20 
       (.CI(\and_ln17_4_reg_3079_reg[0]_i_33_n_0 ),
        .CO({\and_ln17_4_reg_3079_reg[0]_i_20_n_0 ,\and_ln17_4_reg_3079_reg[0]_i_20_n_1 ,\and_ln17_4_reg_3079_reg[0]_i_20_n_2 ,\and_ln17_4_reg_3079_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][12]_1 ),
        .S({\and_ln17_4_reg_3079[0]_i_34_n_0 ,\and_ln17_4_reg_3079[0]_i_35_n_0 ,\and_ln17_4_reg_3079[0]_i_36_n_0 ,\and_ln17_4_reg_3079[0]_i_37_n_0 }));
  CARRY4 \and_ln17_4_reg_3079_reg[0]_i_33 
       (.CI(\and_ln17_4_reg_3079_reg[0]_i_47_n_0 ),
        .CO({\and_ln17_4_reg_3079_reg[0]_i_33_n_0 ,\and_ln17_4_reg_3079_reg[0]_i_33_n_1 ,\and_ln17_4_reg_3079_reg[0]_i_33_n_2 ,\and_ln17_4_reg_3079_reg[0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][8]_1 ),
        .S({\and_ln17_4_reg_3079[0]_i_48_n_0 ,\and_ln17_4_reg_3079[0]_i_49_n_0 ,\and_ln17_4_reg_3079[0]_i_50_n_0 ,\and_ln17_4_reg_3079[0]_i_51_n_0 }));
  CARRY4 \and_ln17_4_reg_3079_reg[0]_i_47 
       (.CI(1'b0),
        .CO({\and_ln17_4_reg_3079_reg[0]_i_47_n_0 ,\and_ln17_4_reg_3079_reg[0]_i_47_n_1 ,\and_ln17_4_reg_3079_reg[0]_i_47_n_2 ,\and_ln17_4_reg_3079_reg[0]_i_47_n_3 }),
        .CYINIT(\SRL_SIG_reg[1][0]_1 ),
        .DI({1'b0,1'b0,\and_ln17_4_reg_3079[0]_i_58_n_0 ,1'b0}),
        .O(\SRL_SIG_reg[1][0]_0 ),
        .S({\and_ln17_4_reg_3079[0]_i_59_n_0 ,\and_ln17_4_reg_3079[0]_i_60_n_0 ,\and_ln17_4_reg_3079[0]_i_61_n_0 ,\and_ln17_4_reg_3079[0]_i_62_n_0 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_reg_3154[0]_i_17 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(\and_ln17_reg_3154[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_reg_3154[0]_i_18 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .O(\and_ln17_reg_3154[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_reg_3154[0]_i_19 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(\and_ln17_reg_3154[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_reg_3154[0]_i_26 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(\and_ln17_reg_3154[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_reg_3154[0]_i_27 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\and_ln17_reg_3154[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_reg_3154[0]_i_28 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\and_ln17_reg_3154[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_reg_3154[0]_i_29 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\and_ln17_reg_3154[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_reg_3154[0]_i_36 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\and_ln17_reg_3154[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_reg_3154[0]_i_37 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\and_ln17_reg_3154[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_reg_3154[0]_i_38 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\and_ln17_reg_3154[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_reg_3154[0]_i_39 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\and_ln17_reg_3154[0]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \and_ln17_reg_3154[0]_i_43 
       (.I0(t_2_reg_3023[0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(\t_2_reg_3023_reg[0] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_reg_3154[0]_i_44 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\and_ln17_reg_3154[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_reg_3154[0]_i_45 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\and_ln17_reg_3154[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_reg_3154[0]_i_46 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\and_ln17_reg_3154[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln17_reg_3154[0]_i_47 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\and_ln17_reg_3154[0]_i_47_n_0 ));
  CARRY4 \and_ln17_reg_3154_reg[0]_i_10 
       (.CI(\and_ln17_reg_3154_reg[0]_i_16_n_0 ),
        .CO({\NLW_and_ln17_reg_3154_reg[0]_i_10_CO_UNCONNECTED [3],\and_ln17_reg_3154_reg[0]_i_10_n_1 ,\and_ln17_reg_3154_reg[0]_i_10_n_2 ,\and_ln17_reg_3154_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][15]_4 ),
        .S({1'b1,\and_ln17_reg_3154[0]_i_17_n_0 ,\and_ln17_reg_3154[0]_i_18_n_0 ,\and_ln17_reg_3154[0]_i_19_n_0 }));
  CARRY4 \and_ln17_reg_3154_reg[0]_i_16 
       (.CI(\and_ln17_reg_3154_reg[0]_i_25_n_0 ),
        .CO({\and_ln17_reg_3154_reg[0]_i_16_n_0 ,\and_ln17_reg_3154_reg[0]_i_16_n_1 ,\and_ln17_reg_3154_reg[0]_i_16_n_2 ,\and_ln17_reg_3154_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][12]_3 ),
        .S({\and_ln17_reg_3154[0]_i_26_n_0 ,\and_ln17_reg_3154[0]_i_27_n_0 ,\and_ln17_reg_3154[0]_i_28_n_0 ,\and_ln17_reg_3154[0]_i_29_n_0 }));
  CARRY4 \and_ln17_reg_3154_reg[0]_i_25 
       (.CI(\and_ln17_reg_3154_reg[0]_i_35_n_0 ),
        .CO({\and_ln17_reg_3154_reg[0]_i_25_n_0 ,\and_ln17_reg_3154_reg[0]_i_25_n_1 ,\and_ln17_reg_3154_reg[0]_i_25_n_2 ,\and_ln17_reg_3154_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][8]_3 ),
        .S({\and_ln17_reg_3154[0]_i_36_n_0 ,\and_ln17_reg_3154[0]_i_37_n_0 ,\and_ln17_reg_3154[0]_i_38_n_0 ,\and_ln17_reg_3154[0]_i_39_n_0 }));
  CARRY4 \and_ln17_reg_3154_reg[0]_i_35 
       (.CI(1'b0),
        .CO({\and_ln17_reg_3154_reg[0]_i_35_n_0 ,\and_ln17_reg_3154_reg[0]_i_35_n_1 ,\and_ln17_reg_3154_reg[0]_i_35_n_2 ,\and_ln17_reg_3154_reg[0]_i_35_n_3 }),
        .CYINIT(\SRL_SIG_reg[1][0]_1 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\SRL_SIG_reg[1][0]_2 ,\NLW_and_ln17_reg_3154_reg[0]_i_35_O_UNCONNECTED [0]}),
        .S({\and_ln17_reg_3154[0]_i_44_n_0 ,\and_ln17_reg_3154[0]_i_45_n_0 ,\and_ln17_reg_3154[0]_i_46_n_0 ,\and_ln17_reg_3154[0]_i_47_n_0 }));
  LUT6 #(
    .INIT(64'hD4DDD4D4D444D4D4)) 
    \aw_addr_1_reg_3158[11]_i_2 
       (.I0(t_2_reg_3023[10]),
        .I1(\aw_addr_1_reg_3158_reg[19] [9]),
        .I2(\SRL_SIG_reg[0]_0 [9]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [9]),
        .O(\aw_addr_1_reg_3158[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD4DDD4D4D444D4D4)) 
    \aw_addr_1_reg_3158[11]_i_3 
       (.I0(t_2_reg_3023[9]),
        .I1(\aw_addr_1_reg_3158_reg[19] [8]),
        .I2(\SRL_SIG_reg[0]_0 [8]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [8]),
        .O(\aw_addr_1_reg_3158[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD4DDD4D4D444D4D4)) 
    \aw_addr_1_reg_3158[11]_i_4 
       (.I0(t_2_reg_3023[8]),
        .I1(\aw_addr_1_reg_3158_reg[19] [7]),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\aw_addr_1_reg_3158[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD4DDD4D4D444D4D4)) 
    \aw_addr_1_reg_3158[11]_i_5 
       (.I0(t_2_reg_3023[7]),
        .I1(\aw_addr_1_reg_3158_reg[19] [6]),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(\aw_addr_1_reg_3158[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    \aw_addr_1_reg_3158[11]_i_6 
       (.I0(\aw_addr_1_reg_3158[11]_i_2_n_0 ),
        .I1(t_2_reg_3023[11]),
        .I2(\aw_addr_1_reg_3158_reg[19] [10]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .I4(\add_ln22_8_reg_3056_reg[4] ),
        .I5(\SRL_SIG_reg[0]_0 [10]),
        .O(\aw_addr_1_reg_3158[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    \aw_addr_1_reg_3158[11]_i_7 
       (.I0(\aw_addr_1_reg_3158[11]_i_3_n_0 ),
        .I1(t_2_reg_3023[10]),
        .I2(\aw_addr_1_reg_3158_reg[19] [9]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .I4(\add_ln22_8_reg_3056_reg[4] ),
        .I5(\SRL_SIG_reg[0]_0 [9]),
        .O(\aw_addr_1_reg_3158[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    \aw_addr_1_reg_3158[11]_i_8 
       (.I0(\aw_addr_1_reg_3158[11]_i_4_n_0 ),
        .I1(t_2_reg_3023[9]),
        .I2(\aw_addr_1_reg_3158_reg[19] [8]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(\add_ln22_8_reg_3056_reg[4] ),
        .I5(\SRL_SIG_reg[0]_0 [8]),
        .O(\aw_addr_1_reg_3158[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    \aw_addr_1_reg_3158[11]_i_9 
       (.I0(\aw_addr_1_reg_3158[11]_i_5_n_0 ),
        .I1(t_2_reg_3023[8]),
        .I2(\aw_addr_1_reg_3158_reg[19] [7]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(\add_ln22_8_reg_3056_reg[4] ),
        .I5(\SRL_SIG_reg[0]_0 [7]),
        .O(\aw_addr_1_reg_3158[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hD4DDD4D4D444D4D4)) 
    \aw_addr_1_reg_3158[15]_i_2 
       (.I0(t_2_reg_3023[14]),
        .I1(\aw_addr_1_reg_3158_reg[19] [13]),
        .I2(\SRL_SIG_reg[0]_0 [13]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\aw_addr_1_reg_3158[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD4DDD4D4D444D4D4)) 
    \aw_addr_1_reg_3158[15]_i_3 
       (.I0(t_2_reg_3023[13]),
        .I1(\aw_addr_1_reg_3158_reg[19] [12]),
        .I2(\SRL_SIG_reg[0]_0 [12]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [12]),
        .O(\aw_addr_1_reg_3158[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD4DDD4D4D444D4D4)) 
    \aw_addr_1_reg_3158[15]_i_4 
       (.I0(t_2_reg_3023[12]),
        .I1(\aw_addr_1_reg_3158_reg[19] [11]),
        .I2(\SRL_SIG_reg[0]_0 [11]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [11]),
        .O(\aw_addr_1_reg_3158[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD4DDD4D4D444D4D4)) 
    \aw_addr_1_reg_3158[15]_i_5 
       (.I0(t_2_reg_3023[11]),
        .I1(\aw_addr_1_reg_3158_reg[19] [10]),
        .I2(\SRL_SIG_reg[0]_0 [10]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [10]),
        .O(\aw_addr_1_reg_3158[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    \aw_addr_1_reg_3158[15]_i_6 
       (.I0(\aw_addr_1_reg_3158[15]_i_2_n_0 ),
        .I1(t_2_reg_3023[15]),
        .I2(\aw_addr_1_reg_3158_reg[19] [14]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .I4(\add_ln22_8_reg_3056_reg[4] ),
        .I5(\SRL_SIG_reg[0]_0 [14]),
        .O(\aw_addr_1_reg_3158[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    \aw_addr_1_reg_3158[15]_i_7 
       (.I0(\aw_addr_1_reg_3158[15]_i_3_n_0 ),
        .I1(t_2_reg_3023[14]),
        .I2(\aw_addr_1_reg_3158_reg[19] [13]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .I4(\add_ln22_8_reg_3056_reg[4] ),
        .I5(\SRL_SIG_reg[0]_0 [13]),
        .O(\aw_addr_1_reg_3158[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    \aw_addr_1_reg_3158[15]_i_8 
       (.I0(\aw_addr_1_reg_3158[15]_i_4_n_0 ),
        .I1(t_2_reg_3023[13]),
        .I2(\aw_addr_1_reg_3158_reg[19] [12]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .I4(\add_ln22_8_reg_3056_reg[4] ),
        .I5(\SRL_SIG_reg[0]_0 [12]),
        .O(\aw_addr_1_reg_3158[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    \aw_addr_1_reg_3158[15]_i_9 
       (.I0(\aw_addr_1_reg_3158[15]_i_5_n_0 ),
        .I1(t_2_reg_3023[12]),
        .I2(\aw_addr_1_reg_3158_reg[19] [11]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .I4(\add_ln22_8_reg_3056_reg[4] ),
        .I5(\SRL_SIG_reg[0]_0 [11]),
        .O(\aw_addr_1_reg_3158[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBA8A)) 
    \aw_addr_1_reg_3158[19]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .I4(\aw_addr_1_reg_3158_reg[19] [15]),
        .O(\SRL_SIG_reg[0][15]_1 [1]));
  LUT6 #(
    .INIT(64'hD4DDD4D4D444D4D4)) 
    \aw_addr_1_reg_3158[19]_i_3 
       (.I0(t_2_reg_3023[15]),
        .I1(\aw_addr_1_reg_3158_reg[19] [14]),
        .I2(\SRL_SIG_reg[0]_0 [14]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][15]_1 [0]));
  LUT6 #(
    .INIT(64'hFFEFAAEA00105515)) 
    \aw_addr_1_reg_3158[19]_i_6 
       (.I0(\aw_addr_1_reg_3158_reg[19] [15]),
        .I1(\SRL_SIG_reg[1]_1 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\aw_addr_1_reg_3158_reg[19] [16]),
        .O(\SRL_SIG_reg[1][15]_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \aw_addr_1_reg_3158[19]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(\SRL_SIG_reg[1][15]_6 [1]));
  LUT6 #(
    .INIT(64'hD4DDD4D4D444D4D4)) 
    \aw_addr_1_reg_3158[3]_i_2 
       (.I0(t_2_reg_3023[2]),
        .I1(\aw_addr_1_reg_3158_reg[19] [1]),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\aw_addr_1_reg_3158[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD4DDD4D4D444D4D4)) 
    \aw_addr_1_reg_3158[3]_i_3 
       (.I0(t_2_reg_3023[1]),
        .I1(\aw_addr_1_reg_3158_reg[19] [0]),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(\aw_addr_1_reg_3158[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    \aw_addr_1_reg_3158[3]_i_4 
       (.I0(\aw_addr_1_reg_3158[3]_i_2_n_0 ),
        .I1(t_2_reg_3023[3]),
        .I2(\aw_addr_1_reg_3158_reg[19] [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(\add_ln22_8_reg_3056_reg[4] ),
        .I5(\SRL_SIG_reg[0]_0 [2]),
        .O(\aw_addr_1_reg_3158[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    \aw_addr_1_reg_3158[3]_i_5 
       (.I0(\aw_addr_1_reg_3158[3]_i_3_n_0 ),
        .I1(t_2_reg_3023[2]),
        .I2(\aw_addr_1_reg_3158_reg[19] [1]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(\add_ln22_8_reg_3056_reg[4] ),
        .I5(\SRL_SIG_reg[0]_0 [1]),
        .O(\aw_addr_1_reg_3158[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD4DDD4D4D444D4D4)) 
    \aw_addr_1_reg_3158[7]_i_2 
       (.I0(t_2_reg_3023[6]),
        .I1(\aw_addr_1_reg_3158_reg[19] [5]),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\aw_addr_1_reg_3158[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD4DDD4D4D444D4D4)) 
    \aw_addr_1_reg_3158[7]_i_3 
       (.I0(t_2_reg_3023[5]),
        .I1(\aw_addr_1_reg_3158_reg[19] [4]),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\aw_addr_1_reg_3158[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD4DDD4D4D444D4D4)) 
    \aw_addr_1_reg_3158[7]_i_4 
       (.I0(t_2_reg_3023[4]),
        .I1(\aw_addr_1_reg_3158_reg[19] [3]),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\aw_addr_1_reg_3158[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD4DDD4D4D444D4D4)) 
    \aw_addr_1_reg_3158[7]_i_5 
       (.I0(t_2_reg_3023[3]),
        .I1(\aw_addr_1_reg_3158_reg[19] [2]),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(\aw_addr_1_reg_3158[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    \aw_addr_1_reg_3158[7]_i_6 
       (.I0(\aw_addr_1_reg_3158[7]_i_2_n_0 ),
        .I1(t_2_reg_3023[7]),
        .I2(\aw_addr_1_reg_3158_reg[19] [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\add_ln22_8_reg_3056_reg[4] ),
        .I5(\SRL_SIG_reg[0]_0 [6]),
        .O(\aw_addr_1_reg_3158[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    \aw_addr_1_reg_3158[7]_i_7 
       (.I0(\aw_addr_1_reg_3158[7]_i_3_n_0 ),
        .I1(t_2_reg_3023[6]),
        .I2(\aw_addr_1_reg_3158_reg[19] [5]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\add_ln22_8_reg_3056_reg[4] ),
        .I5(\SRL_SIG_reg[0]_0 [5]),
        .O(\aw_addr_1_reg_3158[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    \aw_addr_1_reg_3158[7]_i_8 
       (.I0(\aw_addr_1_reg_3158[7]_i_4_n_0 ),
        .I1(t_2_reg_3023[5]),
        .I2(\aw_addr_1_reg_3158_reg[19] [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(\add_ln22_8_reg_3056_reg[4] ),
        .I5(\SRL_SIG_reg[0]_0 [4]),
        .O(\aw_addr_1_reg_3158[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    \aw_addr_1_reg_3158[7]_i_9 
       (.I0(\aw_addr_1_reg_3158[7]_i_5_n_0 ),
        .I1(t_2_reg_3023[4]),
        .I2(\aw_addr_1_reg_3158_reg[19] [3]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\add_ln22_8_reg_3056_reg[4] ),
        .I5(\SRL_SIG_reg[0]_0 [3]),
        .O(\aw_addr_1_reg_3158[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_1_reg_3158_reg[11]_i_1 
       (.CI(\aw_addr_1_reg_3158_reg[7]_i_1_n_0 ),
        .CO({\aw_addr_1_reg_3158_reg[11]_i_1_n_0 ,\aw_addr_1_reg_3158_reg[11]_i_1_n_1 ,\aw_addr_1_reg_3158_reg[11]_i_1_n_2 ,\aw_addr_1_reg_3158_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_1_reg_3158[11]_i_2_n_0 ,\aw_addr_1_reg_3158[11]_i_3_n_0 ,\aw_addr_1_reg_3158[11]_i_4_n_0 ,\aw_addr_1_reg_3158[11]_i_5_n_0 }),
        .O(\t_2_reg_3023_reg[14] [11:8]),
        .S({\aw_addr_1_reg_3158[11]_i_6_n_0 ,\aw_addr_1_reg_3158[11]_i_7_n_0 ,\aw_addr_1_reg_3158[11]_i_8_n_0 ,\aw_addr_1_reg_3158[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_1_reg_3158_reg[15]_i_1 
       (.CI(\aw_addr_1_reg_3158_reg[11]_i_1_n_0 ),
        .CO({\t_2_reg_3023_reg[14]_0 ,\aw_addr_1_reg_3158_reg[15]_i_1_n_1 ,\aw_addr_1_reg_3158_reg[15]_i_1_n_2 ,\aw_addr_1_reg_3158_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_1_reg_3158[15]_i_2_n_0 ,\aw_addr_1_reg_3158[15]_i_3_n_0 ,\aw_addr_1_reg_3158[15]_i_4_n_0 ,\aw_addr_1_reg_3158[15]_i_5_n_0 }),
        .O(\t_2_reg_3023_reg[14] [15:12]),
        .S({\aw_addr_1_reg_3158[15]_i_6_n_0 ,\aw_addr_1_reg_3158[15]_i_7_n_0 ,\aw_addr_1_reg_3158[15]_i_8_n_0 ,\aw_addr_1_reg_3158[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_1_reg_3158_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\aw_addr_1_reg_3158_reg[3]_i_1_n_0 ,\aw_addr_1_reg_3158_reg[3]_i_1_n_1 ,\aw_addr_1_reg_3158_reg[3]_i_1_n_2 ,\aw_addr_1_reg_3158_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_1_reg_3158[3]_i_2_n_0 ,\aw_addr_1_reg_3158[3]_i_3_n_0 ,\aw_addr_1_reg_3158_reg[3] ,1'b0}),
        .O(\t_2_reg_3023_reg[14] [3:0]),
        .S({\aw_addr_1_reg_3158[3]_i_4_n_0 ,\aw_addr_1_reg_3158[3]_i_5_n_0 ,\aw_addr_1_reg_3158_reg[3]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \aw_addr_1_reg_3158_reg[7]_i_1 
       (.CI(\aw_addr_1_reg_3158_reg[3]_i_1_n_0 ),
        .CO({\aw_addr_1_reg_3158_reg[7]_i_1_n_0 ,\aw_addr_1_reg_3158_reg[7]_i_1_n_1 ,\aw_addr_1_reg_3158_reg[7]_i_1_n_2 ,\aw_addr_1_reg_3158_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\aw_addr_1_reg_3158[7]_i_2_n_0 ,\aw_addr_1_reg_3158[7]_i_3_n_0 ,\aw_addr_1_reg_3158[7]_i_4_n_0 ,\aw_addr_1_reg_3158[7]_i_5_n_0 }),
        .O(\t_2_reg_3023_reg[14] [7:4]),
        .S({\aw_addr_1_reg_3158[7]_i_6_n_0 ,\aw_addr_1_reg_3158[7]_i_7_n_0 ,\aw_addr_1_reg_3158[7]_i_8_n_0 ,\aw_addr_1_reg_3158[7]_i_9_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w18_d2_S
   (m_cast13_loc_channel_empty_n,
    m_cast13_loc_channel_full_n,
    \SRL_SIG_reg[0][15] ,
    ap_rst_n_inv,
    ap_clk,
    Loop_VITIS_LOOP_144_1_proc_U0_ap_ready,
    full_n_reg_0,
    ap_sync_reg_channel_write_m_cast13_loc_channel,
    ap_start,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    D);
  output m_cast13_loc_channel_empty_n;
  output m_cast13_loc_channel_full_n;
  output [15:0]\SRL_SIG_reg[0][15] ;
  input ap_rst_n_inv;
  input ap_clk;
  input Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  input full_n_reg_0;
  input ap_sync_reg_channel_write_m_cast13_loc_channel;
  input ap_start;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_done_reg;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input [15:0]D;

  wire [15:0]D;
  wire Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_m_cast13_loc_channel0;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_m_cast13_loc_channel;
  wire empty_n_i_1__3_n_0;
  wire full_n_i_1__22_n_0;
  wire full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__20_n_0 ;
  wire \mOutPtr[1]_i_1__18_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire m_cast13_loc_channel_empty_n;
  wire m_cast13_loc_channel_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w18_d2_S_ShiftReg U_shell_top_fifo_w18_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_channel_write_m_cast13_loc_channel0(ap_sync_channel_write_m_cast13_loc_channel0),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_m_cast13_loc_channel(ap_sync_reg_channel_write_m_cast13_loc_channel),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}),
        .m_cast13_loc_channel_full_n(m_cast13_loc_channel_full_n));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__3
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(m_cast13_loc_channel_empty_n),
        .I4(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .I5(ap_sync_channel_write_m_cast13_loc_channel0),
        .O(empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_0),
        .Q(m_cast13_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFFFF000000FF)) 
    full_n_i_1__22
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(full_n_reg_0),
        .I4(ap_sync_channel_write_m_cast13_loc_channel0),
        .I5(m_cast13_loc_channel_full_n),
        .O(full_n_i_1__22_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__22_n_0),
        .Q(m_cast13_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \mOutPtr[0]_i_1__20 
       (.I0(ap_sync_channel_write_m_cast13_loc_channel0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(m_cast13_loc_channel_empty_n),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'hD555BFFF2AAA4000)) 
    \mOutPtr[1]_i_1__18 
       (.I0(mOutPtr[0]),
        .I1(m_cast13_loc_channel_empty_n),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(ap_sync_channel_write_m_cast13_loc_channel0),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'hF777EFFF08881000)) 
    \mOutPtr[2]_i_1__10 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(m_cast13_loc_channel_empty_n),
        .I3(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .I4(ap_sync_channel_write_m_cast13_loc_channel0),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__20_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__18_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w18_d2_S_ShiftReg
   (\SRL_SIG_reg[0][15]_0 ,
    ap_sync_channel_write_m_cast13_loc_channel0,
    mOutPtr,
    m_cast13_loc_channel_full_n,
    ap_sync_reg_channel_write_m_cast13_loc_channel,
    ap_start,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_done_reg,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[0][15]_0 ;
  output ap_sync_channel_write_m_cast13_loc_channel0;
  input [1:0]mOutPtr;
  input m_cast13_loc_channel_full_n;
  input ap_sync_reg_channel_write_m_cast13_loc_channel;
  input ap_start;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_done_reg;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_channel_write_m_cast13_loc_channel0;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_m_cast13_loc_channel;
  wire [1:0]mOutPtr;
  wire m_cast13_loc_channel_full_n;

  LUT5 #(
    .INIT(32'h22220020)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(m_cast13_loc_channel_full_n),
        .I1(ap_sync_reg_channel_write_m_cast13_loc_channel),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(ap_sync_channel_write_m_cast13_loc_channel0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast13_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_1063[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_1063[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(\SRL_SIG_reg[0][15]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_1063[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(\SRL_SIG_reg[0][15]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_1063[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][15]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_1063[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][15]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_1063[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][15]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_1063[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][15]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_1063[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_1063[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_1063[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_1063[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][15]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_1063[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][15]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_1063[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][15]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_1063[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][15]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_1063[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\SRL_SIG_reg[0][15]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_1063[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\SRL_SIG_reg[0][15]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w19_d2_S
   (m_cast14_loc_channel_empty_n,
    m_cast14_loc_channel_full_n,
    \empty_reg_1063_reg[10] ,
    \empty_reg_1063_reg[10]_0 ,
    D,
    \empty_reg_1063_reg[10]_1 ,
    sub_ln15_fu_838_p2,
    \empty_reg_1063_reg[10]_2 ,
    \add_ln22_13_reg_3065[11]_i_9 ,
    CO,
    \empty_reg_1063_reg[10]_3 ,
    S,
    ap_idle,
    empty_n_reg_0,
    \SRL_SIG_reg[0][15] ,
    \empty_reg_1063_reg[13] ,
    ap_rst_n_inv,
    ap_clk,
    \add_ln22_21_reg_3083_reg[19]_i_3 ,
    DI,
    \add_ln22_13_reg_3065_reg[7] ,
    \add_ln22_13_reg_3065_reg[11] ,
    m_cast_loc_channel_dout,
    O,
    \add_ln22_13_reg_3065_reg[7]_0 ,
    \add_ln22_13_reg_3065_reg[11]_0 ,
    \add_ln22_13_reg_3065_reg[15] ,
    Loop_VITIS_LOOP_144_1_proc_U0_ap_ready,
    full_n_reg_0,
    ap_sync_reg_channel_write_m_cast14_loc_channel,
    ap_start,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_done_reg,
    call_b_cast_loc_channel_empty_n,
    m_cast_loc_channel_empty_n,
    m_cast13_loc_channel_empty_n,
    int_ap_idle_reg,
    sub24_loc_channel_empty_n,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \SRL_SIG_reg[0][15]_0 );
  output m_cast14_loc_channel_empty_n;
  output m_cast14_loc_channel_full_n;
  output [0:0]\empty_reg_1063_reg[10] ;
  output [0:0]\empty_reg_1063_reg[10]_0 ;
  output [11:0]D;
  output [0:0]\empty_reg_1063_reg[10]_1 ;
  output [11:0]sub_ln15_fu_838_p2;
  output [0:0]\empty_reg_1063_reg[10]_2 ;
  output [11:0]\add_ln22_13_reg_3065[11]_i_9 ;
  output [0:0]CO;
  output [0:0]\empty_reg_1063_reg[10]_3 ;
  output [0:0]S;
  output ap_idle;
  output empty_n_reg_0;
  output [2:0]\SRL_SIG_reg[0][15] ;
  output [2:0]\empty_reg_1063_reg[13] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [13:0]\add_ln22_21_reg_3083_reg[19]_i_3 ;
  input [1:0]DI;
  input [3:0]\add_ln22_13_reg_3065_reg[7] ;
  input [3:0]\add_ln22_13_reg_3065_reg[11] ;
  input [0:0]m_cast_loc_channel_dout;
  input [0:0]O;
  input [2:0]\add_ln22_13_reg_3065_reg[7]_0 ;
  input [3:0]\add_ln22_13_reg_3065_reg[11]_0 ;
  input [3:0]\add_ln22_13_reg_3065_reg[15] ;
  input Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  input full_n_reg_0;
  input ap_sync_reg_channel_write_m_cast14_loc_channel;
  input ap_start;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_done_reg;
  input call_b_cast_loc_channel_empty_n;
  input m_cast_loc_channel_empty_n;
  input m_cast13_loc_channel_empty_n;
  input int_ap_idle_reg;
  input sub24_loc_channel_empty_n;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;

  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  wire [0:0]O;
  wire [0:0]S;
  wire [2:0]\SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [11:0]\add_ln22_13_reg_3065[11]_i_9 ;
  wire \add_ln22_13_reg_3065[3]_i_10_n_0 ;
  wire [3:0]\add_ln22_13_reg_3065_reg[11] ;
  wire [3:0]\add_ln22_13_reg_3065_reg[11]_0 ;
  wire [3:0]\add_ln22_13_reg_3065_reg[15] ;
  wire [3:0]\add_ln22_13_reg_3065_reg[7] ;
  wire [2:0]\add_ln22_13_reg_3065_reg[7]_0 ;
  wire [13:0]\add_ln22_21_reg_3083_reg[19]_i_3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_m_cast14_loc_channel0;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_m_cast14_loc_channel;
  wire call_b_cast_loc_channel_empty_n;
  wire empty_n_i_1__2_n_0;
  wire empty_n_reg_0;
  wire [0:0]\empty_reg_1063_reg[10] ;
  wire [0:0]\empty_reg_1063_reg[10]_0 ;
  wire [0:0]\empty_reg_1063_reg[10]_1 ;
  wire [0:0]\empty_reg_1063_reg[10]_2 ;
  wire [0:0]\empty_reg_1063_reg[10]_3 ;
  wire [2:0]\empty_reg_1063_reg[13] ;
  wire full_n_i_1__21_n_0;
  wire full_n_reg_0;
  wire int_ap_idle_reg;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__19_n_0 ;
  wire \mOutPtr[1]_i_1__17_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire m_cast13_loc_channel_empty_n;
  wire m_cast14_loc_channel_empty_n;
  wire m_cast14_loc_channel_full_n;
  wire [0:0]m_cast_loc_channel_dout;
  wire m_cast_loc_channel_empty_n;
  wire sub24_loc_channel_empty_n;
  wire [11:0]sub_ln15_fu_838_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w19_d2_S_ShiftReg U_shell_top_fifo_w19_d2_S_ShiftReg
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .S(S),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_0 ),
        .\add_ln22_13_reg_3065[11]_i_9_0 (\add_ln22_13_reg_3065[11]_i_9 ),
        .\add_ln22_13_reg_3065_reg[11] (\add_ln22_13_reg_3065_reg[11] ),
        .\add_ln22_13_reg_3065_reg[11]_0 (\add_ln22_13_reg_3065_reg[11]_0 ),
        .\add_ln22_13_reg_3065_reg[15] (\add_ln22_13_reg_3065_reg[15] ),
        .\add_ln22_13_reg_3065_reg[3] (\add_ln22_13_reg_3065[3]_i_10_n_0 ),
        .\add_ln22_13_reg_3065_reg[7] (\add_ln22_13_reg_3065_reg[7] ),
        .\add_ln22_13_reg_3065_reg[7]_0 (\add_ln22_13_reg_3065_reg[7]_0 ),
        .\add_ln22_21_reg_3083_reg[19]_i_3 (\add_ln22_21_reg_3083_reg[19]_i_3 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_channel_write_m_cast14_loc_channel0(ap_sync_channel_write_m_cast14_loc_channel0),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_m_cast14_loc_channel(ap_sync_reg_channel_write_m_cast14_loc_channel),
        .\empty_reg_1063_reg[10] (\empty_reg_1063_reg[10] ),
        .\empty_reg_1063_reg[10]_0 (\empty_reg_1063_reg[10]_0 ),
        .\empty_reg_1063_reg[10]_1 (\empty_reg_1063_reg[10]_1 ),
        .\empty_reg_1063_reg[10]_2 (\empty_reg_1063_reg[10]_2 ),
        .\empty_reg_1063_reg[10]_3 (\empty_reg_1063_reg[10]_3 ),
        .\empty_reg_1063_reg[13] (\empty_reg_1063_reg[13] ),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}),
        .m_cast14_loc_channel_full_n(m_cast14_loc_channel_full_n),
        .m_cast_loc_channel_dout(m_cast_loc_channel_dout),
        .sub_ln15_fu_838_p2(sub_ln15_fu_838_p2));
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln22_13_reg_3065[3]_i_10 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(\add_ln22_13_reg_3065[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(m_cast14_loc_channel_empty_n),
        .I1(m_cast13_loc_channel_empty_n),
        .I2(sub24_loc_channel_empty_n),
        .I3(m_cast_loc_channel_empty_n),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__2
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(m_cast14_loc_channel_empty_n),
        .I4(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .I5(ap_sync_channel_write_m_cast14_loc_channel0),
        .O(empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(m_cast14_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFFFF000000FF)) 
    full_n_i_1__21
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(full_n_reg_0),
        .I4(ap_sync_channel_write_m_cast14_loc_channel0),
        .I5(m_cast14_loc_channel_full_n),
        .O(full_n_i_1__21_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__21_n_0),
        .Q(m_cast14_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_1
       (.I0(m_cast14_loc_channel_empty_n),
        .I1(call_b_cast_loc_channel_empty_n),
        .I2(m_cast_loc_channel_empty_n),
        .I3(m_cast13_loc_channel_empty_n),
        .I4(int_ap_idle_reg),
        .I5(sub24_loc_channel_empty_n),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \mOutPtr[0]_i_1__19 
       (.I0(ap_sync_channel_write_m_cast14_loc_channel0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(m_cast14_loc_channel_empty_n),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'hD555BFFF2AAA4000)) 
    \mOutPtr[1]_i_1__17 
       (.I0(mOutPtr[0]),
        .I1(m_cast14_loc_channel_empty_n),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(ap_sync_channel_write_m_cast14_loc_channel0),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hF777EFFF08881000)) 
    \mOutPtr[2]_i_1__9 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(m_cast14_loc_channel_empty_n),
        .I3(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .I4(ap_sync_channel_write_m_cast14_loc_channel0),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__19_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__17_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w19_d2_S_ShiftReg
   (\empty_reg_1063_reg[10] ,
    \empty_reg_1063_reg[10]_0 ,
    D,
    \empty_reg_1063_reg[10]_1 ,
    sub_ln15_fu_838_p2,
    \empty_reg_1063_reg[10]_2 ,
    \add_ln22_13_reg_3065[11]_i_9_0 ,
    CO,
    \empty_reg_1063_reg[10]_3 ,
    S,
    ap_sync_channel_write_m_cast14_loc_channel0,
    \SRL_SIG_reg[0][15]_0 ,
    \empty_reg_1063_reg[13] ,
    \add_ln22_21_reg_3083_reg[19]_i_3 ,
    DI,
    \add_ln22_13_reg_3065_reg[7] ,
    \add_ln22_13_reg_3065_reg[11] ,
    m_cast_loc_channel_dout,
    mOutPtr,
    O,
    \add_ln22_13_reg_3065_reg[7]_0 ,
    \add_ln22_13_reg_3065_reg[11]_0 ,
    \add_ln22_13_reg_3065_reg[15] ,
    \add_ln22_13_reg_3065_reg[3] ,
    m_cast14_loc_channel_full_n,
    ap_sync_reg_channel_write_m_cast14_loc_channel,
    ap_start,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_done_reg,
    \SRL_SIG_reg[0][15]_1 ,
    ap_clk);
  output [0:0]\empty_reg_1063_reg[10] ;
  output [0:0]\empty_reg_1063_reg[10]_0 ;
  output [11:0]D;
  output [0:0]\empty_reg_1063_reg[10]_1 ;
  output [11:0]sub_ln15_fu_838_p2;
  output [0:0]\empty_reg_1063_reg[10]_2 ;
  output [11:0]\add_ln22_13_reg_3065[11]_i_9_0 ;
  output [0:0]CO;
  output [0:0]\empty_reg_1063_reg[10]_3 ;
  output [0:0]S;
  output ap_sync_channel_write_m_cast14_loc_channel0;
  output [2:0]\SRL_SIG_reg[0][15]_0 ;
  output [2:0]\empty_reg_1063_reg[13] ;
  input [13:0]\add_ln22_21_reg_3083_reg[19]_i_3 ;
  input [1:0]DI;
  input [3:0]\add_ln22_13_reg_3065_reg[7] ;
  input [3:0]\add_ln22_13_reg_3065_reg[11] ;
  input [0:0]m_cast_loc_channel_dout;
  input [1:0]mOutPtr;
  input [0:0]O;
  input [2:0]\add_ln22_13_reg_3065_reg[7]_0 ;
  input [3:0]\add_ln22_13_reg_3065_reg[11]_0 ;
  input [3:0]\add_ln22_13_reg_3065_reg[15] ;
  input \add_ln22_13_reg_3065_reg[3] ;
  input m_cast14_loc_channel_full_n;
  input ap_sync_reg_channel_write_m_cast14_loc_channel;
  input ap_start;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_done_reg;
  input [15:0]\SRL_SIG_reg[0][15]_1 ;
  input ap_clk;

  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]S;
  wire [2:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0][15]_1 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire \add_ln22_13_reg_3065[11]_i_11_n_0 ;
  wire \add_ln22_13_reg_3065[11]_i_12_n_0 ;
  wire \add_ln22_13_reg_3065[11]_i_13_n_0 ;
  wire \add_ln22_13_reg_3065[11]_i_14_n_0 ;
  wire \add_ln22_13_reg_3065[11]_i_6_n_0 ;
  wire \add_ln22_13_reg_3065[11]_i_7_n_0 ;
  wire \add_ln22_13_reg_3065[11]_i_8_n_0 ;
  wire [11:0]\add_ln22_13_reg_3065[11]_i_9_0 ;
  wire \add_ln22_13_reg_3065[11]_i_9_n_0 ;
  wire \add_ln22_13_reg_3065[15]_i_11_n_0 ;
  wire \add_ln22_13_reg_3065[15]_i_12_n_0 ;
  wire \add_ln22_13_reg_3065[15]_i_13_n_0 ;
  wire \add_ln22_13_reg_3065[15]_i_14_n_0 ;
  wire \add_ln22_13_reg_3065[3]_i_4_n_0 ;
  wire \add_ln22_13_reg_3065[3]_i_5_n_0 ;
  wire \add_ln22_13_reg_3065[3]_i_6_n_0 ;
  wire \add_ln22_13_reg_3065[3]_i_7_n_0 ;
  wire \add_ln22_13_reg_3065[3]_i_8_n_0 ;
  wire \add_ln22_13_reg_3065[3]_i_9_n_0 ;
  wire \add_ln22_13_reg_3065[7]_i_11_n_0 ;
  wire \add_ln22_13_reg_3065[7]_i_12_n_0 ;
  wire \add_ln22_13_reg_3065[7]_i_13_n_0 ;
  wire \add_ln22_13_reg_3065[7]_i_14_n_0 ;
  wire \add_ln22_13_reg_3065[7]_i_15_n_0 ;
  wire \add_ln22_13_reg_3065[7]_i_6_n_0 ;
  wire \add_ln22_13_reg_3065[7]_i_7_n_0 ;
  wire \add_ln22_13_reg_3065[7]_i_8_n_0 ;
  wire \add_ln22_13_reg_3065[7]_i_9_n_0 ;
  wire [3:0]\add_ln22_13_reg_3065_reg[11] ;
  wire [3:0]\add_ln22_13_reg_3065_reg[11]_0 ;
  wire \add_ln22_13_reg_3065_reg[11]_i_10_n_0 ;
  wire \add_ln22_13_reg_3065_reg[11]_i_10_n_1 ;
  wire \add_ln22_13_reg_3065_reg[11]_i_10_n_2 ;
  wire \add_ln22_13_reg_3065_reg[11]_i_10_n_3 ;
  wire \add_ln22_13_reg_3065_reg[11]_i_1_n_1 ;
  wire \add_ln22_13_reg_3065_reg[11]_i_1_n_2 ;
  wire \add_ln22_13_reg_3065_reg[11]_i_1_n_3 ;
  wire [3:0]\add_ln22_13_reg_3065_reg[15] ;
  wire \add_ln22_13_reg_3065_reg[15]_i_10_n_1 ;
  wire \add_ln22_13_reg_3065_reg[15]_i_10_n_2 ;
  wire \add_ln22_13_reg_3065_reg[15]_i_10_n_3 ;
  wire \add_ln22_13_reg_3065_reg[3] ;
  wire \add_ln22_13_reg_3065_reg[3]_i_1_n_0 ;
  wire \add_ln22_13_reg_3065_reg[3]_i_1_n_1 ;
  wire \add_ln22_13_reg_3065_reg[3]_i_1_n_2 ;
  wire \add_ln22_13_reg_3065_reg[3]_i_1_n_3 ;
  wire [3:0]\add_ln22_13_reg_3065_reg[7] ;
  wire [2:0]\add_ln22_13_reg_3065_reg[7]_0 ;
  wire \add_ln22_13_reg_3065_reg[7]_i_10_n_0 ;
  wire \add_ln22_13_reg_3065_reg[7]_i_10_n_1 ;
  wire \add_ln22_13_reg_3065_reg[7]_i_10_n_2 ;
  wire \add_ln22_13_reg_3065_reg[7]_i_10_n_3 ;
  wire \add_ln22_13_reg_3065_reg[7]_i_1_n_0 ;
  wire \add_ln22_13_reg_3065_reg[7]_i_1_n_1 ;
  wire \add_ln22_13_reg_3065_reg[7]_i_1_n_2 ;
  wire \add_ln22_13_reg_3065_reg[7]_i_1_n_3 ;
  wire \add_ln22_21_reg_3083[11]_i_10_n_0 ;
  wire \add_ln22_21_reg_3083[11]_i_3_n_0 ;
  wire \add_ln22_21_reg_3083[11]_i_4_n_0 ;
  wire \add_ln22_21_reg_3083[11]_i_5_n_0 ;
  wire \add_ln22_21_reg_3083[11]_i_6_n_0 ;
  wire \add_ln22_21_reg_3083[11]_i_7_n_0 ;
  wire \add_ln22_21_reg_3083[11]_i_8_n_0 ;
  wire \add_ln22_21_reg_3083[11]_i_9_n_0 ;
  wire \add_ln22_21_reg_3083[15]_i_10_n_0 ;
  wire \add_ln22_21_reg_3083[15]_i_7_n_0 ;
  wire \add_ln22_21_reg_3083[15]_i_8_n_0 ;
  wire \add_ln22_21_reg_3083[15]_i_9_n_0 ;
  wire \add_ln22_21_reg_3083[3]_i_3_n_0 ;
  wire \add_ln22_21_reg_3083[3]_i_4_n_0 ;
  wire \add_ln22_21_reg_3083[3]_i_5_n_0 ;
  wire \add_ln22_21_reg_3083[3]_i_6_n_0 ;
  wire \add_ln22_21_reg_3083[7]_i_3_n_0 ;
  wire \add_ln22_21_reg_3083[7]_i_4_n_0 ;
  wire \add_ln22_21_reg_3083[7]_i_5_n_0 ;
  wire \add_ln22_21_reg_3083[7]_i_6_n_0 ;
  wire \add_ln22_21_reg_3083[7]_i_7_n_0 ;
  wire \add_ln22_21_reg_3083[7]_i_8_n_0 ;
  wire \add_ln22_21_reg_3083[7]_i_9_n_0 ;
  wire \add_ln22_21_reg_3083_reg[11]_i_1_n_1 ;
  wire \add_ln22_21_reg_3083_reg[11]_i_1_n_2 ;
  wire \add_ln22_21_reg_3083_reg[11]_i_1_n_3 ;
  wire \add_ln22_21_reg_3083_reg[11]_i_2_n_0 ;
  wire \add_ln22_21_reg_3083_reg[11]_i_2_n_1 ;
  wire \add_ln22_21_reg_3083_reg[11]_i_2_n_2 ;
  wire \add_ln22_21_reg_3083_reg[11]_i_2_n_3 ;
  wire \add_ln22_21_reg_3083_reg[11]_i_2_n_4 ;
  wire \add_ln22_21_reg_3083_reg[11]_i_2_n_5 ;
  wire \add_ln22_21_reg_3083_reg[11]_i_2_n_6 ;
  wire \add_ln22_21_reg_3083_reg[11]_i_2_n_7 ;
  wire \add_ln22_21_reg_3083_reg[15]_i_2_n_1 ;
  wire \add_ln22_21_reg_3083_reg[15]_i_2_n_2 ;
  wire \add_ln22_21_reg_3083_reg[15]_i_2_n_3 ;
  wire \add_ln22_21_reg_3083_reg[15]_i_2_n_5 ;
  wire \add_ln22_21_reg_3083_reg[15]_i_2_n_6 ;
  wire \add_ln22_21_reg_3083_reg[15]_i_2_n_7 ;
  wire [13:0]\add_ln22_21_reg_3083_reg[19]_i_3 ;
  wire \add_ln22_21_reg_3083_reg[3]_i_1_n_0 ;
  wire \add_ln22_21_reg_3083_reg[3]_i_1_n_1 ;
  wire \add_ln22_21_reg_3083_reg[3]_i_1_n_2 ;
  wire \add_ln22_21_reg_3083_reg[3]_i_1_n_3 ;
  wire \add_ln22_21_reg_3083_reg[7]_i_1_n_0 ;
  wire \add_ln22_21_reg_3083_reg[7]_i_1_n_1 ;
  wire \add_ln22_21_reg_3083_reg[7]_i_1_n_2 ;
  wire \add_ln22_21_reg_3083_reg[7]_i_1_n_3 ;
  wire \add_ln22_21_reg_3083_reg[7]_i_2_n_0 ;
  wire \add_ln22_21_reg_3083_reg[7]_i_2_n_1 ;
  wire \add_ln22_21_reg_3083_reg[7]_i_2_n_2 ;
  wire \add_ln22_21_reg_3083_reg[7]_i_2_n_3 ;
  wire \add_ln22_21_reg_3083_reg[7]_i_2_n_4 ;
  wire \add_ln22_21_reg_3083_reg[7]_i_2_n_5 ;
  wire \add_ln22_21_reg_3083_reg[7]_i_2_n_6 ;
  wire \add_ln22_21_reg_3083_reg[7]_i_2_n_7 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_channel_write_m_cast14_loc_channel0;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_m_cast14_loc_channel;
  wire [0:0]\empty_reg_1063_reg[10] ;
  wire [0:0]\empty_reg_1063_reg[10]_0 ;
  wire [0:0]\empty_reg_1063_reg[10]_1 ;
  wire [0:0]\empty_reg_1063_reg[10]_2 ;
  wire [0:0]\empty_reg_1063_reg[10]_3 ;
  wire [2:0]\empty_reg_1063_reg[13] ;
  wire [1:0]mOutPtr;
  wire [1:0]m_cast14_loc_channel_dout;
  wire m_cast14_loc_channel_full_n;
  wire [0:0]m_cast_loc_channel_dout;
  wire [11:0]sub_ln15_fu_838_p2;

  LUT5 #(
    .INIT(32'h22220020)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(m_cast14_loc_channel_full_n),
        .I1(ap_sync_reg_channel_write_m_cast14_loc_channel),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(ap_sync_channel_write_m_cast14_loc_channel0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0][15]_1 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0][15]_1 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0][15]_1 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0][15]_1 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0][15]_1 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0][15]_1 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0][15]_1 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0][15]_1 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0][15]_1 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0][15]_1 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0][15]_1 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0][15]_1 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0][15]_1 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0][15]_1 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0][15]_1 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0][15]_1 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_m_cast14_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_13_reg_3065[11]_i_11 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3 [6]),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [8]),
        .O(\add_ln22_13_reg_3065[11]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_13_reg_3065[11]_i_12 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3 [5]),
        .I1(\SRL_SIG_reg[1]_1 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .O(\add_ln22_13_reg_3065[11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_13_reg_3065[11]_i_13 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3 [4]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .O(\add_ln22_13_reg_3065[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_13_reg_3065[11]_i_14 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3 [3]),
        .I1(\SRL_SIG_reg[1]_1 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .O(\add_ln22_13_reg_3065[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_13_reg_3065[11]_i_6 
       (.I0(sub_ln15_fu_838_p2[9]),
        .I1(\add_ln22_13_reg_3065_reg[15] [1]),
        .I2(\add_ln22_13_reg_3065_reg[15] [2]),
        .I3(sub_ln15_fu_838_p2[10]),
        .O(\add_ln22_13_reg_3065[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_13_reg_3065[11]_i_7 
       (.I0(sub_ln15_fu_838_p2[8]),
        .I1(\add_ln22_13_reg_3065_reg[15] [0]),
        .I2(\add_ln22_13_reg_3065_reg[15] [1]),
        .I3(sub_ln15_fu_838_p2[9]),
        .O(\add_ln22_13_reg_3065[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_13_reg_3065[11]_i_8 
       (.I0(sub_ln15_fu_838_p2[7]),
        .I1(\add_ln22_13_reg_3065_reg[11]_0 [3]),
        .I2(\add_ln22_13_reg_3065_reg[15] [0]),
        .I3(sub_ln15_fu_838_p2[8]),
        .O(\add_ln22_13_reg_3065[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_13_reg_3065[11]_i_9 
       (.I0(sub_ln15_fu_838_p2[6]),
        .I1(\add_ln22_13_reg_3065_reg[11]_0 [2]),
        .I2(\add_ln22_13_reg_3065_reg[11]_0 [3]),
        .I3(sub_ln15_fu_838_p2[7]),
        .O(\add_ln22_13_reg_3065[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_13_reg_3065[15]_i_11 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3 [10]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [12]),
        .O(\add_ln22_13_reg_3065[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_13_reg_3065[15]_i_12 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3 [9]),
        .I1(\SRL_SIG_reg[1]_1 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [11]),
        .O(\add_ln22_13_reg_3065[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_13_reg_3065[15]_i_13 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3 [8]),
        .I1(\SRL_SIG_reg[1]_1 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [10]),
        .O(\add_ln22_13_reg_3065[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_13_reg_3065[15]_i_14 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3 [7]),
        .I1(\SRL_SIG_reg[1]_1 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .O(\add_ln22_13_reg_3065[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_13_reg_3065[15]_i_9 
       (.I0(sub_ln15_fu_838_p2[10]),
        .I1(\add_ln22_13_reg_3065_reg[15] [2]),
        .I2(\add_ln22_13_reg_3065_reg[15] [3]),
        .I3(sub_ln15_fu_838_p2[11]),
        .O(S));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_13_reg_3065[19]_i_11 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3 [13]),
        .I1(\SRL_SIG_reg[1]_1 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .O(\empty_reg_1063_reg[13] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_13_reg_3065[19]_i_12 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3 [12]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [14]),
        .O(\empty_reg_1063_reg[13] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_13_reg_3065[19]_i_13 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3 [11]),
        .I1(\SRL_SIG_reg[1]_1 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .O(\empty_reg_1063_reg[13] [0]));
  LUT5 #(
    .INIT(32'hFB08FFFF)) 
    \add_ln22_13_reg_3065[3]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(m_cast_loc_channel_dout),
        .O(\add_ln22_13_reg_3065[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \add_ln22_13_reg_3065[3]_i_5 
       (.I0(m_cast_loc_channel_dout),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(\add_ln22_13_reg_3065[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_13_reg_3065[3]_i_6 
       (.I0(sub_ln15_fu_838_p2[1]),
        .I1(\add_ln22_13_reg_3065_reg[7]_0 [0]),
        .I2(\add_ln22_13_reg_3065_reg[7]_0 [1]),
        .I3(sub_ln15_fu_838_p2[2]),
        .O(\add_ln22_13_reg_3065[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_13_reg_3065[3]_i_7 
       (.I0(sub_ln15_fu_838_p2[0]),
        .I1(O),
        .I2(\add_ln22_13_reg_3065_reg[7]_0 [0]),
        .I3(sub_ln15_fu_838_p2[1]),
        .O(\add_ln22_13_reg_3065[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5202A202ADFD5)) 
    \add_ln22_13_reg_3065[3]_i_8 
       (.I0(m_cast_loc_channel_dout),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\add_ln22_13_reg_3065_reg[3] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(O),
        .I5(sub_ln15_fu_838_p2[0]),
        .O(\add_ln22_13_reg_3065[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    \add_ln22_13_reg_3065[3]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(m_cast_loc_channel_dout),
        .O(\add_ln22_13_reg_3065[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \add_ln22_13_reg_3065[7]_i_11 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(\add_ln22_13_reg_3065[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_13_reg_3065[7]_i_12 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3 [2]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .O(\add_ln22_13_reg_3065[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_13_reg_3065[7]_i_13 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3 [1]),
        .I1(\SRL_SIG_reg[1]_1 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .O(\add_ln22_13_reg_3065[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_13_reg_3065[7]_i_14 
       (.I0(\add_ln22_21_reg_3083_reg[19]_i_3 [0]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .O(\add_ln22_13_reg_3065[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \add_ln22_13_reg_3065[7]_i_15 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\add_ln22_13_reg_3065[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_13_reg_3065[7]_i_6 
       (.I0(sub_ln15_fu_838_p2[5]),
        .I1(\add_ln22_13_reg_3065_reg[11]_0 [1]),
        .I2(\add_ln22_13_reg_3065_reg[11]_0 [2]),
        .I3(sub_ln15_fu_838_p2[6]),
        .O(\add_ln22_13_reg_3065[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_13_reg_3065[7]_i_7 
       (.I0(sub_ln15_fu_838_p2[4]),
        .I1(\add_ln22_13_reg_3065_reg[11]_0 [0]),
        .I2(\add_ln22_13_reg_3065_reg[11]_0 [1]),
        .I3(sub_ln15_fu_838_p2[5]),
        .O(\add_ln22_13_reg_3065[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_13_reg_3065[7]_i_8 
       (.I0(sub_ln15_fu_838_p2[3]),
        .I1(\add_ln22_13_reg_3065_reg[7]_0 [2]),
        .I2(\add_ln22_13_reg_3065_reg[11]_0 [0]),
        .I3(sub_ln15_fu_838_p2[4]),
        .O(\add_ln22_13_reg_3065[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln22_13_reg_3065[7]_i_9 
       (.I0(sub_ln15_fu_838_p2[2]),
        .I1(\add_ln22_13_reg_3065_reg[7]_0 [1]),
        .I2(\add_ln22_13_reg_3065_reg[7]_0 [2]),
        .I3(sub_ln15_fu_838_p2[3]),
        .O(\add_ln22_13_reg_3065[7]_i_9_n_0 ));
  CARRY4 \add_ln22_13_reg_3065_reg[11]_i_1 
       (.CI(\add_ln22_13_reg_3065_reg[7]_i_1_n_0 ),
        .CO({CO,\add_ln22_13_reg_3065_reg[11]_i_1_n_1 ,\add_ln22_13_reg_3065_reg[11]_i_1_n_2 ,\add_ln22_13_reg_3065_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln22_13_reg_3065_reg[11] ),
        .O(\add_ln22_13_reg_3065[11]_i_9_0 [11:8]),
        .S({\add_ln22_13_reg_3065[11]_i_6_n_0 ,\add_ln22_13_reg_3065[11]_i_7_n_0 ,\add_ln22_13_reg_3065[11]_i_8_n_0 ,\add_ln22_13_reg_3065[11]_i_9_n_0 }));
  CARRY4 \add_ln22_13_reg_3065_reg[11]_i_10 
       (.CI(\add_ln22_13_reg_3065_reg[7]_i_10_n_0 ),
        .CO({\add_ln22_13_reg_3065_reg[11]_i_10_n_0 ,\add_ln22_13_reg_3065_reg[11]_i_10_n_1 ,\add_ln22_13_reg_3065_reg[11]_i_10_n_2 ,\add_ln22_13_reg_3065_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln22_21_reg_3083_reg[19]_i_3 [6:3]),
        .O(sub_ln15_fu_838_p2[7:4]),
        .S({\add_ln22_13_reg_3065[11]_i_11_n_0 ,\add_ln22_13_reg_3065[11]_i_12_n_0 ,\add_ln22_13_reg_3065[11]_i_13_n_0 ,\add_ln22_13_reg_3065[11]_i_14_n_0 }));
  CARRY4 \add_ln22_13_reg_3065_reg[15]_i_10 
       (.CI(\add_ln22_13_reg_3065_reg[11]_i_10_n_0 ),
        .CO({\empty_reg_1063_reg[10]_2 ,\add_ln22_13_reg_3065_reg[15]_i_10_n_1 ,\add_ln22_13_reg_3065_reg[15]_i_10_n_2 ,\add_ln22_13_reg_3065_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln22_21_reg_3083_reg[19]_i_3 [10:7]),
        .O(sub_ln15_fu_838_p2[11:8]),
        .S({\add_ln22_13_reg_3065[15]_i_11_n_0 ,\add_ln22_13_reg_3065[15]_i_12_n_0 ,\add_ln22_13_reg_3065[15]_i_13_n_0 ,\add_ln22_13_reg_3065[15]_i_14_n_0 }));
  CARRY4 \add_ln22_13_reg_3065_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln22_13_reg_3065_reg[3]_i_1_n_0 ,\add_ln22_13_reg_3065_reg[3]_i_1_n_1 ,\add_ln22_13_reg_3065_reg[3]_i_1_n_2 ,\add_ln22_13_reg_3065_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({DI,\add_ln22_13_reg_3065[3]_i_4_n_0 ,\add_ln22_13_reg_3065[3]_i_5_n_0 }),
        .O(\add_ln22_13_reg_3065[11]_i_9_0 [3:0]),
        .S({\add_ln22_13_reg_3065[3]_i_6_n_0 ,\add_ln22_13_reg_3065[3]_i_7_n_0 ,\add_ln22_13_reg_3065[3]_i_8_n_0 ,\add_ln22_13_reg_3065[3]_i_9_n_0 }));
  CARRY4 \add_ln22_13_reg_3065_reg[7]_i_1 
       (.CI(\add_ln22_13_reg_3065_reg[3]_i_1_n_0 ),
        .CO({\add_ln22_13_reg_3065_reg[7]_i_1_n_0 ,\add_ln22_13_reg_3065_reg[7]_i_1_n_1 ,\add_ln22_13_reg_3065_reg[7]_i_1_n_2 ,\add_ln22_13_reg_3065_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln22_13_reg_3065_reg[7] ),
        .O(\add_ln22_13_reg_3065[11]_i_9_0 [7:4]),
        .S({\add_ln22_13_reg_3065[7]_i_6_n_0 ,\add_ln22_13_reg_3065[7]_i_7_n_0 ,\add_ln22_13_reg_3065[7]_i_8_n_0 ,\add_ln22_13_reg_3065[7]_i_9_n_0 }));
  CARRY4 \add_ln22_13_reg_3065_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\add_ln22_13_reg_3065_reg[7]_i_10_n_0 ,\add_ln22_13_reg_3065_reg[7]_i_10_n_1 ,\add_ln22_13_reg_3065_reg[7]_i_10_n_2 ,\add_ln22_13_reg_3065_reg[7]_i_10_n_3 }),
        .CYINIT(\add_ln22_13_reg_3065[7]_i_11_n_0 ),
        .DI({\add_ln22_21_reg_3083_reg[19]_i_3 [2:0],1'b0}),
        .O(sub_ln15_fu_838_p2[3:0]),
        .S({\add_ln22_13_reg_3065[7]_i_12_n_0 ,\add_ln22_13_reg_3065[7]_i_13_n_0 ,\add_ln22_13_reg_3065[7]_i_14_n_0 ,\add_ln22_13_reg_3065[7]_i_15_n_0 }));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln22_21_reg_3083[11]_i_10 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\add_ln22_21_reg_3083_reg[19]_i_3 [3]),
        .O(\add_ln22_21_reg_3083[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_21_reg_3083[11]_i_3 
       (.I0(\add_ln22_21_reg_3083_reg[15]_i_2_n_5 ),
        .I1(\add_ln22_13_reg_3065_reg[15] [2]),
        .O(\add_ln22_21_reg_3083[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_21_reg_3083[11]_i_4 
       (.I0(\add_ln22_21_reg_3083_reg[15]_i_2_n_6 ),
        .I1(\add_ln22_13_reg_3065_reg[15] [1]),
        .O(\add_ln22_21_reg_3083[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_21_reg_3083[11]_i_5 
       (.I0(\add_ln22_21_reg_3083_reg[15]_i_2_n_7 ),
        .I1(\add_ln22_13_reg_3065_reg[15] [0]),
        .O(\add_ln22_21_reg_3083[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_21_reg_3083[11]_i_6 
       (.I0(\add_ln22_21_reg_3083_reg[11]_i_2_n_4 ),
        .I1(\add_ln22_13_reg_3065_reg[11]_0 [3]),
        .O(\add_ln22_21_reg_3083[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln22_21_reg_3083[11]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(\add_ln22_21_reg_3083_reg[19]_i_3 [6]),
        .O(\add_ln22_21_reg_3083[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln22_21_reg_3083[11]_i_8 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(\add_ln22_21_reg_3083_reg[19]_i_3 [5]),
        .O(\add_ln22_21_reg_3083[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln22_21_reg_3083[11]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\add_ln22_21_reg_3083_reg[19]_i_3 [4]),
        .O(\add_ln22_21_reg_3083[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln22_21_reg_3083[15]_i_10 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .I4(\add_ln22_21_reg_3083_reg[19]_i_3 [7]),
        .O(\add_ln22_21_reg_3083[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_21_reg_3083[15]_i_6 
       (.I0(\empty_reg_1063_reg[10]_0 ),
        .I1(\add_ln22_13_reg_3065_reg[15] [3]),
        .O(\empty_reg_1063_reg[10]_3 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln22_21_reg_3083[15]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .I4(\add_ln22_21_reg_3083_reg[19]_i_3 [10]),
        .O(\add_ln22_21_reg_3083[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln22_21_reg_3083[15]_i_8 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .I4(\add_ln22_21_reg_3083_reg[19]_i_3 [9]),
        .O(\add_ln22_21_reg_3083[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln22_21_reg_3083[15]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .I4(\add_ln22_21_reg_3083_reg[19]_i_3 [8]),
        .O(\add_ln22_21_reg_3083[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln22_21_reg_3083[19]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .I4(\add_ln22_21_reg_3083_reg[19]_i_3 [13]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln22_21_reg_3083[19]_i_8 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .I4(\add_ln22_21_reg_3083_reg[19]_i_3 [12]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln22_21_reg_3083[19]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .I4(\add_ln22_21_reg_3083_reg[19]_i_3 [11]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \add_ln22_21_reg_3083[3]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(m_cast14_loc_channel_dout[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_21_reg_3083[3]_i_3 
       (.I0(\add_ln22_21_reg_3083_reg[7]_i_2_n_5 ),
        .I1(\add_ln22_13_reg_3065_reg[7]_0 [1]),
        .O(\add_ln22_21_reg_3083[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_21_reg_3083[3]_i_4 
       (.I0(\add_ln22_21_reg_3083_reg[7]_i_2_n_6 ),
        .I1(\add_ln22_13_reg_3065_reg[7]_0 [0]),
        .O(\add_ln22_21_reg_3083[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_21_reg_3083[3]_i_5 
       (.I0(\add_ln22_21_reg_3083_reg[7]_i_2_n_7 ),
        .I1(O),
        .O(\add_ln22_21_reg_3083[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    \add_ln22_21_reg_3083[3]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(m_cast_loc_channel_dout),
        .O(\add_ln22_21_reg_3083[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \add_ln22_21_reg_3083[7]_i_10 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(m_cast14_loc_channel_dout[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_21_reg_3083[7]_i_3 
       (.I0(\add_ln22_21_reg_3083_reg[11]_i_2_n_5 ),
        .I1(\add_ln22_13_reg_3065_reg[11]_0 [2]),
        .O(\add_ln22_21_reg_3083[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_21_reg_3083[7]_i_4 
       (.I0(\add_ln22_21_reg_3083_reg[11]_i_2_n_6 ),
        .I1(\add_ln22_13_reg_3065_reg[11]_0 [1]),
        .O(\add_ln22_21_reg_3083[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_21_reg_3083[7]_i_5 
       (.I0(\add_ln22_21_reg_3083_reg[11]_i_2_n_7 ),
        .I1(\add_ln22_13_reg_3065_reg[11]_0 [0]),
        .O(\add_ln22_21_reg_3083[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_21_reg_3083[7]_i_6 
       (.I0(\add_ln22_21_reg_3083_reg[7]_i_2_n_4 ),
        .I1(\add_ln22_13_reg_3065_reg[7]_0 [2]),
        .O(\add_ln22_21_reg_3083[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln22_21_reg_3083[7]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(\add_ln22_21_reg_3083_reg[19]_i_3 [2]),
        .O(\add_ln22_21_reg_3083[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln22_21_reg_3083[7]_i_8 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\add_ln22_21_reg_3083_reg[19]_i_3 [1]),
        .O(\add_ln22_21_reg_3083[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln22_21_reg_3083[7]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(\add_ln22_21_reg_3083_reg[19]_i_3 [0]),
        .O(\add_ln22_21_reg_3083[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln22_21_reg_3083_reg[11]_i_1 
       (.CI(\add_ln22_21_reg_3083_reg[7]_i_1_n_0 ),
        .CO({\empty_reg_1063_reg[10]_1 ,\add_ln22_21_reg_3083_reg[11]_i_1_n_1 ,\add_ln22_21_reg_3083_reg[11]_i_1_n_2 ,\add_ln22_21_reg_3083_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln22_21_reg_3083_reg[15]_i_2_n_5 ,\add_ln22_21_reg_3083_reg[15]_i_2_n_6 ,\add_ln22_21_reg_3083_reg[15]_i_2_n_7 ,\add_ln22_21_reg_3083_reg[11]_i_2_n_4 }),
        .O(D[11:8]),
        .S({\add_ln22_21_reg_3083[11]_i_3_n_0 ,\add_ln22_21_reg_3083[11]_i_4_n_0 ,\add_ln22_21_reg_3083[11]_i_5_n_0 ,\add_ln22_21_reg_3083[11]_i_6_n_0 }));
  CARRY4 \add_ln22_21_reg_3083_reg[11]_i_2 
       (.CI(\add_ln22_21_reg_3083_reg[7]_i_2_n_0 ),
        .CO({\add_ln22_21_reg_3083_reg[11]_i_2_n_0 ,\add_ln22_21_reg_3083_reg[11]_i_2_n_1 ,\add_ln22_21_reg_3083_reg[11]_i_2_n_2 ,\add_ln22_21_reg_3083_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln22_21_reg_3083_reg[19]_i_3 [6:3]),
        .O({\add_ln22_21_reg_3083_reg[11]_i_2_n_4 ,\add_ln22_21_reg_3083_reg[11]_i_2_n_5 ,\add_ln22_21_reg_3083_reg[11]_i_2_n_6 ,\add_ln22_21_reg_3083_reg[11]_i_2_n_7 }),
        .S({\add_ln22_21_reg_3083[11]_i_7_n_0 ,\add_ln22_21_reg_3083[11]_i_8_n_0 ,\add_ln22_21_reg_3083[11]_i_9_n_0 ,\add_ln22_21_reg_3083[11]_i_10_n_0 }));
  CARRY4 \add_ln22_21_reg_3083_reg[15]_i_2 
       (.CI(\add_ln22_21_reg_3083_reg[11]_i_2_n_0 ),
        .CO({\empty_reg_1063_reg[10] ,\add_ln22_21_reg_3083_reg[15]_i_2_n_1 ,\add_ln22_21_reg_3083_reg[15]_i_2_n_2 ,\add_ln22_21_reg_3083_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln22_21_reg_3083_reg[19]_i_3 [10:7]),
        .O({\empty_reg_1063_reg[10]_0 ,\add_ln22_21_reg_3083_reg[15]_i_2_n_5 ,\add_ln22_21_reg_3083_reg[15]_i_2_n_6 ,\add_ln22_21_reg_3083_reg[15]_i_2_n_7 }),
        .S({\add_ln22_21_reg_3083[15]_i_7_n_0 ,\add_ln22_21_reg_3083[15]_i_8_n_0 ,\add_ln22_21_reg_3083[15]_i_9_n_0 ,\add_ln22_21_reg_3083[15]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln22_21_reg_3083_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln22_21_reg_3083_reg[3]_i_1_n_0 ,\add_ln22_21_reg_3083_reg[3]_i_1_n_1 ,\add_ln22_21_reg_3083_reg[3]_i_1_n_2 ,\add_ln22_21_reg_3083_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln22_21_reg_3083_reg[7]_i_2_n_5 ,\add_ln22_21_reg_3083_reg[7]_i_2_n_6 ,\add_ln22_21_reg_3083_reg[7]_i_2_n_7 ,m_cast14_loc_channel_dout[0]}),
        .O(D[3:0]),
        .S({\add_ln22_21_reg_3083[3]_i_3_n_0 ,\add_ln22_21_reg_3083[3]_i_4_n_0 ,\add_ln22_21_reg_3083[3]_i_5_n_0 ,\add_ln22_21_reg_3083[3]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln22_21_reg_3083_reg[7]_i_1 
       (.CI(\add_ln22_21_reg_3083_reg[3]_i_1_n_0 ),
        .CO({\add_ln22_21_reg_3083_reg[7]_i_1_n_0 ,\add_ln22_21_reg_3083_reg[7]_i_1_n_1 ,\add_ln22_21_reg_3083_reg[7]_i_1_n_2 ,\add_ln22_21_reg_3083_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln22_21_reg_3083_reg[11]_i_2_n_5 ,\add_ln22_21_reg_3083_reg[11]_i_2_n_6 ,\add_ln22_21_reg_3083_reg[11]_i_2_n_7 ,\add_ln22_21_reg_3083_reg[7]_i_2_n_4 }),
        .O(D[7:4]),
        .S({\add_ln22_21_reg_3083[7]_i_3_n_0 ,\add_ln22_21_reg_3083[7]_i_4_n_0 ,\add_ln22_21_reg_3083[7]_i_5_n_0 ,\add_ln22_21_reg_3083[7]_i_6_n_0 }));
  CARRY4 \add_ln22_21_reg_3083_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\add_ln22_21_reg_3083_reg[7]_i_2_n_0 ,\add_ln22_21_reg_3083_reg[7]_i_2_n_1 ,\add_ln22_21_reg_3083_reg[7]_i_2_n_2 ,\add_ln22_21_reg_3083_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln22_21_reg_3083_reg[19]_i_3 [2:0],1'b0}),
        .O({\add_ln22_21_reg_3083_reg[7]_i_2_n_4 ,\add_ln22_21_reg_3083_reg[7]_i_2_n_5 ,\add_ln22_21_reg_3083_reg[7]_i_2_n_6 ,\add_ln22_21_reg_3083_reg[7]_i_2_n_7 }),
        .S({\add_ln22_21_reg_3083[7]_i_7_n_0 ,\add_ln22_21_reg_3083[7]_i_8_n_0 ,\add_ln22_21_reg_3083[7]_i_9_n_0 ,m_cast14_loc_channel_dout[1]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w32_d2_S
   (zext_ln142_loc_channel_empty_n,
    zext_ln142_loc_channel_full_n,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][15]_0 ,
    SR,
    Loop_VITIS_LOOP_144_1_proc_U0_ap_start,
    A,
    Block_entry57_proc_U0_ap_continue,
    \ap_CS_fsm_reg[0] ,
    int_ap_start_reg,
    \ap_CS_fsm_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \phi_mul_fu_332_reg[15] ,
    \mOutPtr_reg[0]_0 ,
    Loop_VITIS_LOOP_144_1_proc_U0_ap_ready,
    full_n_reg_0,
    ap_sync_reg_channel_write_m_cast_loc_channel,
    ap_sync_channel_write_m_cast_loc_channel0,
    ap_sync_reg_channel_write_sub24_loc_channel,
    ap_sync_channel_write_sub24_loc_channel0,
    ap_sync_reg_channel_write_sub24_loc_channel_reg,
    \SRL_SIG_reg[1][0] ,
    ap_sync_channel_write_call_b_cast_loc_channel0,
    ap_sync_reg_channel_write_call_b_cast_loc_channel,
    ap_sync_channel_write_call_a_cast_loc_channel0,
    ap_sync_reg_channel_write_call_a_cast_loc_channel,
    ap_start,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_done_reg,
    call_a_cast_loc_channel_empty_n,
    \indvar_flatten_fu_304_reg[0] ,
    call_b_cast_loc_channel_empty_n,
    \indvar_flatten_fu_304_reg[0]_0 ,
    ap_rst_n,
    \mOutPtr_reg[0]_1 ,
    D);
  output zext_ln142_loc_channel_empty_n;
  output zext_ln142_loc_channel_full_n;
  output [3:0]\SRL_SIG_reg[0][3] ;
  output [3:0]\SRL_SIG_reg[0][7] ;
  output [3:0]\SRL_SIG_reg[0][11] ;
  output [0:0]\SRL_SIG_reg[0][15] ;
  output [3:0]\SRL_SIG_reg[0][15]_0 ;
  output [0:0]SR;
  output Loop_VITIS_LOOP_144_1_proc_U0_ap_start;
  output [15:0]A;
  output Block_entry57_proc_U0_ap_continue;
  output \ap_CS_fsm_reg[0] ;
  output int_ap_start_reg;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]\phi_mul_fu_332_reg[15] ;
  input [1:0]\mOutPtr_reg[0]_0 ;
  input Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  input full_n_reg_0;
  input ap_sync_reg_channel_write_m_cast_loc_channel;
  input ap_sync_channel_write_m_cast_loc_channel0;
  input ap_sync_reg_channel_write_sub24_loc_channel;
  input ap_sync_channel_write_sub24_loc_channel0;
  input ap_sync_reg_channel_write_sub24_loc_channel_reg;
  input \SRL_SIG_reg[1][0] ;
  input ap_sync_channel_write_call_b_cast_loc_channel0;
  input ap_sync_reg_channel_write_call_b_cast_loc_channel;
  input ap_sync_channel_write_call_a_cast_loc_channel0;
  input ap_sync_reg_channel_write_call_a_cast_loc_channel;
  input ap_start;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_done_reg;
  input call_a_cast_loc_channel_empty_n;
  input \indvar_flatten_fu_304_reg[0] ;
  input call_b_cast_loc_channel_empty_n;
  input \indvar_flatten_fu_304_reg[0]_0 ;
  input ap_rst_n;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input [15:0]D;

  wire [15:0]A;
  wire Block_entry57_proc_U0_ap_continue;
  wire [15:0]D;
  wire Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
  wire Loop_VITIS_LOOP_144_1_proc_U0_ap_start;
  wire [0:0]SR;
  wire [3:0]\SRL_SIG_reg[0][11] ;
  wire [0:0]\SRL_SIG_reg[0][15] ;
  wire [3:0]\SRL_SIG_reg[0][15]_0 ;
  wire [3:0]\SRL_SIG_reg[0][3] ;
  wire [3:0]\SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[1][0] ;
  wire \ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_3_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_call_a_cast_loc_channel0;
  wire ap_sync_channel_write_call_b_cast_loc_channel0;
  wire ap_sync_channel_write_m_cast_loc_channel0;
  wire ap_sync_channel_write_sub24_loc_channel0;
  wire ap_sync_channel_write_zext_ln142_loc_channel0;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_call_a_cast_loc_channel;
  wire ap_sync_reg_channel_write_call_b_cast_loc_channel;
  wire ap_sync_reg_channel_write_m_cast_loc_channel;
  wire ap_sync_reg_channel_write_sub24_loc_channel;
  wire ap_sync_reg_channel_write_sub24_loc_channel_reg;
  wire call_a_cast_loc_channel_empty_n;
  wire call_b_cast_loc_channel_empty_n;
  wire empty_n_i_1__0_n_0;
  wire full_n_i_1__19_n_0;
  wire full_n_reg_0;
  wire \indvar_flatten_fu_304_reg[0] ;
  wire \indvar_flatten_fu_304_reg[0]_0 ;
  wire int_ap_start_reg;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__17_n_0 ;
  wire \mOutPtr[1]_i_1__15_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire [1:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire [15:0]\phi_mul_fu_332_reg[15] ;
  wire zext_ln142_loc_channel_empty_n;
  wire zext_ln142_loc_channel_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w32_d2_S_ShiftReg U_shell_top_fifo_w32_d2_S_ShiftReg
       (.A(A),
        .D(D),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_channel_write_zext_ln142_loc_channel0(ap_sync_channel_write_zext_ln142_loc_channel0),
        .ap_sync_reg_Block_entry57_proc_U0_ap_ready(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}),
        .\phi_mul_fu_332_reg[15] (\phi_mul_fu_332_reg[15] ),
        .zext_ln142_loc_channel_full_n(zext_ln142_loc_channel_full_n));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Loop_VITIS_LOOP_144_1_proc_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 [0]),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(zext_ln142_loc_channel_empty_n),
        .I1(\indvar_flatten_fu_304_reg[0] ),
        .I2(call_a_cast_loc_channel_empty_n),
        .I3(ap_start),
        .I4(call_b_cast_loc_channel_empty_n),
        .I5(\indvar_flatten_fu_304_reg[0]_0 ),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_ap_start));
  LUT6 #(
    .INIT(64'h5454540000000000)) 
    ap_done_reg_i_2
       (.I0(ap_done_reg_i_3_n_0),
        .I1(ap_sync_reg_channel_write_m_cast_loc_channel),
        .I2(ap_sync_channel_write_m_cast_loc_channel0),
        .I3(ap_sync_reg_channel_write_sub24_loc_channel),
        .I4(ap_sync_channel_write_sub24_loc_channel0),
        .I5(ap_sync_reg_channel_write_sub24_loc_channel_reg),
        .O(Block_entry57_proc_U0_ap_continue));
  LUT6 #(
    .INIT(64'h111F111F111FFFFF)) 
    ap_done_reg_i_3
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(ap_sync_channel_write_zext_ln142_loc_channel0),
        .I2(ap_sync_channel_write_call_b_cast_loc_channel0),
        .I3(ap_sync_reg_channel_write_call_b_cast_loc_channel),
        .I4(ap_sync_channel_write_call_a_cast_loc_channel0),
        .I5(ap_sync_reg_channel_write_call_a_cast_loc_channel),
        .O(ap_done_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'hAA08FFFF)) 
    ap_sync_reg_channel_write_sub24_loc_channel_i_1
       (.I0(Block_entry57_proc_U0_ap_continue),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_rst_n),
        .O(int_ap_start_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__0
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(zext_ln142_loc_channel_empty_n),
        .I4(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .I5(ap_sync_channel_write_zext_ln142_loc_channel0),
        .O(empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(zext_ln142_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFFFF000000FF)) 
    full_n_i_1__19
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(full_n_reg_0),
        .I4(ap_sync_channel_write_zext_ln142_loc_channel0),
        .I5(zext_ln142_loc_channel_full_n),
        .O(full_n_i_1__19_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__19_n_0),
        .Q(zext_ln142_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDDFD)) 
    int_ap_idle_i_2
       (.I0(\mOutPtr_reg[0]_0 [0]),
        .I1(Loop_VITIS_LOOP_144_1_proc_U0_ap_start),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(zext_ln142_loc_channel_empty_n),
        .I5(call_a_cast_loc_channel_empty_n),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_296[13]_i_1 
       (.I0(Loop_VITIS_LOOP_144_1_proc_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 [0]),
        .O(SR));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \mOutPtr[0]_i_1__17 
       (.I0(ap_sync_channel_write_zext_ln142_loc_channel0),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\mOutPtr_reg[0]_0 [1]),
        .I3(zext_ln142_loc_channel_empty_n),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hD555BFFF2AAA4000)) 
    \mOutPtr[1]_i_1__15 
       (.I0(mOutPtr[0]),
        .I1(zext_ln142_loc_channel_empty_n),
        .I2(\mOutPtr_reg[0]_0 [1]),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(ap_sync_channel_write_zext_ln142_loc_channel0),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'hF777EFFF08881000)) 
    \mOutPtr[2]_i_1__7 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(zext_ln142_loc_channel_empty_n),
        .I3(Loop_VITIS_LOOP_144_1_proc_U0_ap_ready),
        .I4(ap_sync_channel_write_zext_ln142_loc_channel0),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w32_d2_S_ShiftReg
   (\SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    A,
    ap_sync_channel_write_zext_ln142_loc_channel0,
    mOutPtr,
    \phi_mul_fu_332_reg[15] ,
    zext_ln142_loc_channel_full_n,
    \SRL_SIG_reg[1][0]_0 ,
    ap_start,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_done_reg,
    D,
    ap_clk);
  output [3:0]\SRL_SIG_reg[0][3]_0 ;
  output [3:0]\SRL_SIG_reg[0][7]_0 ;
  output [3:0]\SRL_SIG_reg[0][11]_0 ;
  output [0:0]\SRL_SIG_reg[0][15]_0 ;
  output [3:0]\SRL_SIG_reg[0][15]_1 ;
  output [15:0]A;
  output ap_sync_channel_write_zext_ln142_loc_channel0;
  input [1:0]mOutPtr;
  input [15:0]\phi_mul_fu_332_reg[15] ;
  input zext_ln142_loc_channel_full_n;
  input \SRL_SIG_reg[1][0]_0 ;
  input ap_start;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_done_reg;
  input [15:0]D;
  input ap_clk;

  wire [15:0]A;
  wire [15:0]D;
  wire [3:0]\SRL_SIG_reg[0][11]_0 ;
  wire [0:0]\SRL_SIG_reg[0][15]_0 ;
  wire [3:0]\SRL_SIG_reg[0][15]_1 ;
  wire [3:0]\SRL_SIG_reg[0][3]_0 ;
  wire [3:0]\SRL_SIG_reg[0][7]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_channel_write_zext_ln142_loc_channel0;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire [1:0]mOutPtr;
  wire \phi_mul_fu_332[0]_i_10_n_0 ;
  wire \phi_mul_fu_332[0]_i_3_n_0 ;
  wire \phi_mul_fu_332[0]_i_4_n_0 ;
  wire \phi_mul_fu_332[0]_i_5_n_0 ;
  wire \phi_mul_fu_332[0]_i_6_n_0 ;
  wire \phi_mul_fu_332[0]_i_7_n_0 ;
  wire \phi_mul_fu_332[0]_i_8_n_0 ;
  wire \phi_mul_fu_332[0]_i_9_n_0 ;
  wire \phi_mul_fu_332[12]_i_2_n_0 ;
  wire \phi_mul_fu_332[12]_i_3_n_0 ;
  wire \phi_mul_fu_332[12]_i_4_n_0 ;
  wire \phi_mul_fu_332[12]_i_5_n_0 ;
  wire \phi_mul_fu_332[12]_i_6_n_0 ;
  wire \phi_mul_fu_332[12]_i_7_n_0 ;
  wire \phi_mul_fu_332[12]_i_8_n_0 ;
  wire \phi_mul_fu_332[12]_i_9_n_0 ;
  wire \phi_mul_fu_332[4]_i_2_n_0 ;
  wire \phi_mul_fu_332[4]_i_3_n_0 ;
  wire \phi_mul_fu_332[4]_i_4_n_0 ;
  wire \phi_mul_fu_332[4]_i_5_n_0 ;
  wire \phi_mul_fu_332[4]_i_6_n_0 ;
  wire \phi_mul_fu_332[4]_i_7_n_0 ;
  wire \phi_mul_fu_332[4]_i_8_n_0 ;
  wire \phi_mul_fu_332[4]_i_9_n_0 ;
  wire \phi_mul_fu_332[8]_i_2_n_0 ;
  wire \phi_mul_fu_332[8]_i_3_n_0 ;
  wire \phi_mul_fu_332[8]_i_4_n_0 ;
  wire \phi_mul_fu_332[8]_i_5_n_0 ;
  wire \phi_mul_fu_332[8]_i_6_n_0 ;
  wire \phi_mul_fu_332[8]_i_7_n_0 ;
  wire \phi_mul_fu_332[8]_i_8_n_0 ;
  wire \phi_mul_fu_332[8]_i_9_n_0 ;
  wire \phi_mul_fu_332_reg[0]_i_2_n_0 ;
  wire \phi_mul_fu_332_reg[0]_i_2_n_1 ;
  wire \phi_mul_fu_332_reg[0]_i_2_n_2 ;
  wire \phi_mul_fu_332_reg[0]_i_2_n_3 ;
  wire \phi_mul_fu_332_reg[12]_i_1_n_1 ;
  wire \phi_mul_fu_332_reg[12]_i_1_n_2 ;
  wire \phi_mul_fu_332_reg[12]_i_1_n_3 ;
  wire [15:0]\phi_mul_fu_332_reg[15] ;
  wire \phi_mul_fu_332_reg[4]_i_1_n_0 ;
  wire \phi_mul_fu_332_reg[4]_i_1_n_1 ;
  wire \phi_mul_fu_332_reg[4]_i_1_n_2 ;
  wire \phi_mul_fu_332_reg[4]_i_1_n_3 ;
  wire \phi_mul_fu_332_reg[8]_i_1_n_0 ;
  wire \phi_mul_fu_332_reg[8]_i_1_n_1 ;
  wire \phi_mul_fu_332_reg[8]_i_1_n_2 ;
  wire \phi_mul_fu_332_reg[8]_i_1_n_3 ;
  wire zext_ln142_loc_channel_full_n;

  LUT5 #(
    .INIT(32'h22220020)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(zext_ln142_loc_channel_full_n),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(ap_sync_channel_write_zext_ln142_loc_channel0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_zext_ln142_loc_channel0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_332[0]_i_10 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\phi_mul_fu_332_reg[15] [0]),
        .O(\phi_mul_fu_332[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_332[0]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\phi_mul_fu_332[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_332[0]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\phi_mul_fu_332[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_332[0]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\phi_mul_fu_332[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_332[0]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\phi_mul_fu_332[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_332[0]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\phi_mul_fu_332_reg[15] [3]),
        .O(\phi_mul_fu_332[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_332[0]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\phi_mul_fu_332_reg[15] [2]),
        .O(\phi_mul_fu_332[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_332[0]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\phi_mul_fu_332_reg[15] [1]),
        .O(\phi_mul_fu_332[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_332[12]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(\phi_mul_fu_332[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_332[12]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\phi_mul_fu_332[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_332[12]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(\phi_mul_fu_332[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_332[12]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(\phi_mul_fu_332[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_332[12]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .I4(\phi_mul_fu_332_reg[15] [15]),
        .O(\phi_mul_fu_332[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_332[12]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .I4(\phi_mul_fu_332_reg[15] [14]),
        .O(\phi_mul_fu_332[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_332[12]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .I4(\phi_mul_fu_332_reg[15] [13]),
        .O(\phi_mul_fu_332[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_332[12]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .I4(\phi_mul_fu_332_reg[15] [12]),
        .O(\phi_mul_fu_332[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_332[4]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\phi_mul_fu_332[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_332[4]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\phi_mul_fu_332[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_332[4]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\phi_mul_fu_332[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_332[4]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\phi_mul_fu_332[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_332[4]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\phi_mul_fu_332_reg[15] [7]),
        .O(\phi_mul_fu_332[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_332[4]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\phi_mul_fu_332_reg[15] [6]),
        .O(\phi_mul_fu_332[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_332[4]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\phi_mul_fu_332_reg[15] [5]),
        .O(\phi_mul_fu_332[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_332[4]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\phi_mul_fu_332_reg[15] [4]),
        .O(\phi_mul_fu_332[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_332[8]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(\phi_mul_fu_332[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_332[8]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(\phi_mul_fu_332[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_332[8]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\phi_mul_fu_332[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_332[8]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\phi_mul_fu_332[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_332[8]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .I4(\phi_mul_fu_332_reg[15] [11]),
        .O(\phi_mul_fu_332[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_332[8]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .I4(\phi_mul_fu_332_reg[15] [10]),
        .O(\phi_mul_fu_332[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_332[8]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .I4(\phi_mul_fu_332_reg[15] [9]),
        .O(\phi_mul_fu_332[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_332[8]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .I4(\phi_mul_fu_332_reg[15] [8]),
        .O(\phi_mul_fu_332[8]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_332_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\phi_mul_fu_332_reg[0]_i_2_n_0 ,\phi_mul_fu_332_reg[0]_i_2_n_1 ,\phi_mul_fu_332_reg[0]_i_2_n_2 ,\phi_mul_fu_332_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul_fu_332[0]_i_3_n_0 ,\phi_mul_fu_332[0]_i_4_n_0 ,\phi_mul_fu_332[0]_i_5_n_0 ,\phi_mul_fu_332[0]_i_6_n_0 }),
        .O(\SRL_SIG_reg[0][3]_0 ),
        .S({\phi_mul_fu_332[0]_i_7_n_0 ,\phi_mul_fu_332[0]_i_8_n_0 ,\phi_mul_fu_332[0]_i_9_n_0 ,\phi_mul_fu_332[0]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_332_reg[12]_i_1 
       (.CI(\phi_mul_fu_332_reg[8]_i_1_n_0 ),
        .CO({\SRL_SIG_reg[0][15]_0 ,\phi_mul_fu_332_reg[12]_i_1_n_1 ,\phi_mul_fu_332_reg[12]_i_1_n_2 ,\phi_mul_fu_332_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul_fu_332[12]_i_2_n_0 ,\phi_mul_fu_332[12]_i_3_n_0 ,\phi_mul_fu_332[12]_i_4_n_0 ,\phi_mul_fu_332[12]_i_5_n_0 }),
        .O(\SRL_SIG_reg[0][15]_1 ),
        .S({\phi_mul_fu_332[12]_i_6_n_0 ,\phi_mul_fu_332[12]_i_7_n_0 ,\phi_mul_fu_332[12]_i_8_n_0 ,\phi_mul_fu_332[12]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_332_reg[4]_i_1 
       (.CI(\phi_mul_fu_332_reg[0]_i_2_n_0 ),
        .CO({\phi_mul_fu_332_reg[4]_i_1_n_0 ,\phi_mul_fu_332_reg[4]_i_1_n_1 ,\phi_mul_fu_332_reg[4]_i_1_n_2 ,\phi_mul_fu_332_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul_fu_332[4]_i_2_n_0 ,\phi_mul_fu_332[4]_i_3_n_0 ,\phi_mul_fu_332[4]_i_4_n_0 ,\phi_mul_fu_332[4]_i_5_n_0 }),
        .O(\SRL_SIG_reg[0][7]_0 ),
        .S({\phi_mul_fu_332[4]_i_6_n_0 ,\phi_mul_fu_332[4]_i_7_n_0 ,\phi_mul_fu_332[4]_i_8_n_0 ,\phi_mul_fu_332[4]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_332_reg[8]_i_1 
       (.CI(\phi_mul_fu_332_reg[4]_i_1_n_0 ),
        .CO({\phi_mul_fu_332_reg[8]_i_1_n_0 ,\phi_mul_fu_332_reg[8]_i_1_n_1 ,\phi_mul_fu_332_reg[8]_i_1_n_2 ,\phi_mul_fu_332_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul_fu_332[8]_i_2_n_0 ,\phi_mul_fu_332[8]_i_3_n_0 ,\phi_mul_fu_332[8]_i_4_n_0 ,\phi_mul_fu_332[8]_i_5_n_0 }),
        .O(\SRL_SIG_reg[0][11]_0 ),
        .S({\phi_mul_fu_332[8]_i_6_n_0 ,\phi_mul_fu_332[8]_i_7_n_0 ,\phi_mul_fu_332[8]_i_8_n_0 ,\phi_mul_fu_332[8]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_18
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(A[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_19
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(A[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_20
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(A[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_21
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(A[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_22
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(A[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_23
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_24
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_25
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_26
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_27
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_28
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_29
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_30
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_31
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_32
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_33
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(A[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_flow_control_loop_pipe_sequential_init
   (D,
    \t_fu_336_reg[0] ,
    DI,
    CO,
    phi_mul_fu_3320,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg,
    \t_fu_336_reg[14] ,
    \t_fu_336_reg[13] ,
    ap_sig_allocacmp_t_2,
    SR,
    \ap_CS_fsm_reg[0]_rep ,
    grp_fu_978_ce,
    E,
    \ap_CS_fsm_reg[5] ,
    \t_fu_336_reg[10] ,
    \t_fu_336_reg[3] ,
    \t_fu_336_reg[6] ,
    \t_fu_336_reg[15] ,
    ap_rst_n_inv,
    ap_clk,
    \and_ln17_3_reg_3070_reg[0] ,
    \and_ln17_1_reg_3052_reg[0] ,
    m_cast_loc_channel_dout,
    S,
    \and_ln17_4_reg_3079_reg[0] ,
    \and_ln17_2_reg_3061_reg[0]_i_20_0 ,
    \and_ln17_2_reg_3061_reg[0] ,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    \phi_mul_fu_332_reg[0] ,
    \icmp_ln21_reg_3043_reg[0] ,
    Q,
    \t_fu_336_reg[0]_0 ,
    \t_fu_336_reg[0]_1 ,
    ap_done_cache_reg_0,
    ap_enable_reg_pp0_iter0_reg,
    \t_fu_336_reg[0]_2 ,
    ap_loop_init_int_reg_0,
    ap_rst_n,
    ap_block_pp0_stage2_11001,
    ap_loop_exit_ready_pp0_iter3_reg,
    \ap_CS_fsm_reg[5]_0 ,
    ap_done_reg1,
    \and_ln17_1_reg_3052_reg[0]_i_35_0 ,
    \and_ln17_3_reg_3070_reg[0]_i_25_0 ,
    O,
    \and_ln17_4_reg_3079_reg[0]_i_24_0 ,
    \and_ln17_1_reg_3052_reg[0]_i_21_0 ,
    \and_ln17_2_reg_3061_reg[0]_i_7_0 ,
    \and_ln17_4_reg_3079_reg[0]_i_11_0 ,
    \and_ln17_3_reg_3070_reg[0]_i_12_0 ,
    \and_ln17_1_reg_3052_reg[0]_i_11_0 ,
    \and_ln17_2_reg_3061_reg[0]_i_5_0 ,
    \and_ln17_4_reg_3079_reg[0]_i_9_0 ,
    \and_ln17_3_reg_3070_reg[0]_i_10_0 ,
    \and_ln17_1_reg_3052_reg[0]_i_9_0 );
  output [15:0]D;
  output \t_fu_336_reg[0] ;
  output [0:0]DI;
  output [0:0]CO;
  output phi_mul_fu_3320;
  output grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg;
  output \t_fu_336_reg[14] ;
  output \t_fu_336_reg[13] ;
  output [11:0]ap_sig_allocacmp_t_2;
  output [0:0]SR;
  output \ap_CS_fsm_reg[0]_rep ;
  output grp_fu_978_ce;
  output [0:0]E;
  output [1:0]\ap_CS_fsm_reg[5] ;
  output \t_fu_336_reg[10] ;
  output \t_fu_336_reg[3] ;
  output \t_fu_336_reg[6] ;
  output \t_fu_336_reg[15] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]\and_ln17_3_reg_3070_reg[0] ;
  input [0:0]\and_ln17_1_reg_3052_reg[0] ;
  input [0:0]m_cast_loc_channel_dout;
  input [0:0]S;
  input [3:0]\and_ln17_4_reg_3079_reg[0] ;
  input [0:0]\and_ln17_2_reg_3061_reg[0]_i_20_0 ;
  input [3:0]\and_ln17_2_reg_3061_reg[0] ;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input \phi_mul_fu_332_reg[0] ;
  input [15:0]\icmp_ln21_reg_3043_reg[0] ;
  input [15:0]Q;
  input \t_fu_336_reg[0]_0 ;
  input \t_fu_336_reg[0]_1 ;
  input [1:0]ap_done_cache_reg_0;
  input ap_enable_reg_pp0_iter0_reg;
  input [0:0]\t_fu_336_reg[0]_2 ;
  input ap_loop_init_int_reg_0;
  input ap_rst_n;
  input ap_block_pp0_stage2_11001;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input [3:0]\ap_CS_fsm_reg[5]_0 ;
  input ap_done_reg1;
  input [3:0]\and_ln17_1_reg_3052_reg[0]_i_35_0 ;
  input [3:0]\and_ln17_3_reg_3070_reg[0]_i_25_0 ;
  input [2:0]O;
  input [2:0]\and_ln17_4_reg_3079_reg[0]_i_24_0 ;
  input [3:0]\and_ln17_1_reg_3052_reg[0]_i_21_0 ;
  input [3:0]\and_ln17_2_reg_3061_reg[0]_i_7_0 ;
  input [3:0]\and_ln17_4_reg_3079_reg[0]_i_11_0 ;
  input [3:0]\and_ln17_3_reg_3070_reg[0]_i_12_0 ;
  input [3:0]\and_ln17_1_reg_3052_reg[0]_i_11_0 ;
  input [3:0]\and_ln17_2_reg_3061_reg[0]_i_5_0 ;
  input [3:0]\and_ln17_4_reg_3079_reg[0]_i_9_0 ;
  input [3:0]\and_ln17_3_reg_3070_reg[0]_i_10_0 ;
  input [3:0]\and_ln17_1_reg_3052_reg[0]_i_9_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [2:0]O;
  wire [15:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \and_ln17_1_reg_3052[0]_i_12_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_13_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_14_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_15_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_16_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_17_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_18_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_19_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_22_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_23_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_24_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_25_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_26_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_27_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_28_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_29_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_2_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_36_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_37_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_38_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_39_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_40_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_41_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_42_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_43_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_49_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_50_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_51_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_52_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_53_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_54_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_55_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_56_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_6_n_0 ;
  wire \and_ln17_1_reg_3052[0]_i_8_n_0 ;
  wire [0:0]\and_ln17_1_reg_3052_reg[0] ;
  wire [3:0]\and_ln17_1_reg_3052_reg[0]_i_11_0 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_11_n_0 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_11_n_1 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_11_n_2 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_11_n_3 ;
  wire [3:0]\and_ln17_1_reg_3052_reg[0]_i_21_0 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_21_n_0 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_21_n_1 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_21_n_2 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_21_n_3 ;
  wire [3:0]\and_ln17_1_reg_3052_reg[0]_i_35_0 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_35_n_0 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_35_n_1 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_35_n_2 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_35_n_3 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_7_n_3 ;
  wire [3:0]\and_ln17_1_reg_3052_reg[0]_i_9_0 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_9_n_0 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_9_n_1 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_9_n_2 ;
  wire \and_ln17_1_reg_3052_reg[0]_i_9_n_3 ;
  wire \and_ln17_2_reg_3061[0]_i_10_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_11_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_12_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_13_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_14_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_15_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_21_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_22_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_23_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_24_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_25_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_26_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_27_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_28_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_2_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_35_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_36_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_37_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_38_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_39_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_40_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_41_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_42_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_47_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_48_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_49_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_50_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_52_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_8_n_0 ;
  wire \and_ln17_2_reg_3061[0]_i_9_n_0 ;
  wire [3:0]\and_ln17_2_reg_3061_reg[0] ;
  wire [0:0]\and_ln17_2_reg_3061_reg[0]_i_20_0 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_20_n_0 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_20_n_1 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_20_n_2 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_20_n_3 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_34_n_0 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_34_n_1 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_34_n_2 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_34_n_3 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_4_n_3 ;
  wire [3:0]\and_ln17_2_reg_3061_reg[0]_i_5_0 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_5_n_0 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_5_n_1 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_5_n_2 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_5_n_3 ;
  wire [3:0]\and_ln17_2_reg_3061_reg[0]_i_7_0 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_7_n_0 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_7_n_1 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_7_n_2 ;
  wire \and_ln17_2_reg_3061_reg[0]_i_7_n_3 ;
  wire \and_ln17_3_reg_3070[0]_i_13_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_14_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_15_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_16_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_17_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_18_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_19_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_20_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_26_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_27_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_28_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_29_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_30_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_31_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_32_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_33_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_40_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_41_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_42_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_43_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_44_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_45_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_46_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_47_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_53_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_54_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_55_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_56_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_57_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_58_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_59_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_5_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_60_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_7_n_0 ;
  wire \and_ln17_3_reg_3070[0]_i_9_n_0 ;
  wire [3:0]\and_ln17_3_reg_3070_reg[0] ;
  wire [3:0]\and_ln17_3_reg_3070_reg[0]_i_10_0 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_10_n_0 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_10_n_1 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_10_n_2 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_10_n_3 ;
  wire [3:0]\and_ln17_3_reg_3070_reg[0]_i_12_0 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_12_n_0 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_12_n_1 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_12_n_2 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_12_n_3 ;
  wire [3:0]\and_ln17_3_reg_3070_reg[0]_i_25_0 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_25_n_0 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_25_n_1 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_25_n_2 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_25_n_3 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_39_n_0 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_39_n_1 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_39_n_2 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_39_n_3 ;
  wire \and_ln17_3_reg_3070_reg[0]_i_8_n_3 ;
  wire \and_ln17_4_reg_3079[0]_i_12_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_13_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_14_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_15_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_16_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_17_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_18_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_19_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_25_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_26_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_27_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_28_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_29_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_2_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_30_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_31_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_32_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_39_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_3_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_40_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_41_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_42_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_43_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_44_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_45_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_46_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_52_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_53_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_54_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_55_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_57_n_0 ;
  wire \and_ln17_4_reg_3079[0]_i_6_n_0 ;
  wire [3:0]\and_ln17_4_reg_3079_reg[0] ;
  wire [3:0]\and_ln17_4_reg_3079_reg[0]_i_11_0 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_11_n_0 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_11_n_1 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_11_n_2 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_11_n_3 ;
  wire [2:0]\and_ln17_4_reg_3079_reg[0]_i_24_0 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_24_n_0 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_24_n_1 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_24_n_2 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_24_n_3 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_38_n_0 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_38_n_1 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_38_n_2 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_38_n_3 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_7_n_3 ;
  wire [3:0]\and_ln17_4_reg_3079_reg[0]_i_9_0 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_9_n_0 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_9_n_1 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_9_n_2 ;
  wire \and_ln17_4_reg_3079_reg[0]_i_9_n_3 ;
  wire \ap_CS_fsm_reg[0]_rep ;
  wire [1:0]\ap_CS_fsm_reg[5] ;
  wire [3:0]\ap_CS_fsm_reg[5]_0 ;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire [1:0]ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_t_2;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg;
  wire grp_fu_978_ce;
  wire \icmp_ln21_reg_3043[0]_i_10_n_0 ;
  wire \icmp_ln21_reg_3043[0]_i_11_n_0 ;
  wire \icmp_ln21_reg_3043[0]_i_12_n_0 ;
  wire \icmp_ln21_reg_3043[0]_i_13_n_0 ;
  wire \icmp_ln21_reg_3043[0]_i_14_n_0 ;
  wire \icmp_ln21_reg_3043[0]_i_15_n_0 ;
  wire \icmp_ln21_reg_3043[0]_i_16_n_0 ;
  wire \icmp_ln21_reg_3043[0]_i_17_n_0 ;
  wire \icmp_ln21_reg_3043[0]_i_18_n_0 ;
  wire \icmp_ln21_reg_3043[0]_i_3_n_0 ;
  wire \icmp_ln21_reg_3043[0]_i_4_n_0 ;
  wire \icmp_ln21_reg_3043[0]_i_5_n_0 ;
  wire \icmp_ln21_reg_3043[0]_i_6_n_0 ;
  wire \icmp_ln21_reg_3043[0]_i_7_n_0 ;
  wire \icmp_ln21_reg_3043[0]_i_8_n_0 ;
  wire \icmp_ln21_reg_3043[0]_i_9_n_0 ;
  wire [15:0]\icmp_ln21_reg_3043_reg[0] ;
  wire \icmp_ln21_reg_3043_reg[0]_i_1_n_1 ;
  wire \icmp_ln21_reg_3043_reg[0]_i_1_n_2 ;
  wire \icmp_ln21_reg_3043_reg[0]_i_1_n_3 ;
  wire \icmp_ln21_reg_3043_reg[0]_i_2_n_0 ;
  wire \icmp_ln21_reg_3043_reg[0]_i_2_n_1 ;
  wire \icmp_ln21_reg_3043_reg[0]_i_2_n_2 ;
  wire \icmp_ln21_reg_3043_reg[0]_i_2_n_3 ;
  wire [0:0]m_cast_loc_channel_dout;
  wire phi_mul_fu_3320;
  wire \phi_mul_fu_332_reg[0] ;
  wire \t_fu_336[12]_i_2_n_0 ;
  wire \t_fu_336[12]_i_3_n_0 ;
  wire \t_fu_336[12]_i_4_n_0 ;
  wire \t_fu_336[12]_i_5_n_0 ;
  wire \t_fu_336[15]_i_4_n_0 ;
  wire \t_fu_336[15]_i_5_n_0 ;
  wire \t_fu_336[15]_i_6_n_0 ;
  wire \t_fu_336[4]_i_3_n_0 ;
  wire \t_fu_336[4]_i_4_n_0 ;
  wire \t_fu_336[4]_i_5_n_0 ;
  wire \t_fu_336[4]_i_6_n_0 ;
  wire \t_fu_336[8]_i_2_n_0 ;
  wire \t_fu_336[8]_i_3_n_0 ;
  wire \t_fu_336[8]_i_4_n_0 ;
  wire \t_fu_336[8]_i_5_n_0 ;
  wire \t_fu_336_reg[0] ;
  wire \t_fu_336_reg[0]_0 ;
  wire \t_fu_336_reg[0]_1 ;
  wire [0:0]\t_fu_336_reg[0]_2 ;
  wire \t_fu_336_reg[10] ;
  wire \t_fu_336_reg[12]_i_1_n_0 ;
  wire \t_fu_336_reg[12]_i_1_n_1 ;
  wire \t_fu_336_reg[12]_i_1_n_2 ;
  wire \t_fu_336_reg[12]_i_1_n_3 ;
  wire \t_fu_336_reg[13] ;
  wire \t_fu_336_reg[14] ;
  wire \t_fu_336_reg[15] ;
  wire \t_fu_336_reg[15]_i_3_n_2 ;
  wire \t_fu_336_reg[15]_i_3_n_3 ;
  wire \t_fu_336_reg[3] ;
  wire \t_fu_336_reg[4]_i_1_n_0 ;
  wire \t_fu_336_reg[4]_i_1_n_1 ;
  wire \t_fu_336_reg[4]_i_1_n_2 ;
  wire \t_fu_336_reg[4]_i_1_n_3 ;
  wire \t_fu_336_reg[6] ;
  wire \t_fu_336_reg[8]_i_1_n_0 ;
  wire \t_fu_336_reg[8]_i_1_n_1 ;
  wire \t_fu_336_reg[8]_i_1_n_2 ;
  wire \t_fu_336_reg[8]_i_1_n_3 ;
  wire [3:0]\NLW_and_ln17_1_reg_3052_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_1_reg_3052_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_1_reg_3052_reg[0]_i_35_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln17_1_reg_3052_reg[0]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_1_reg_3052_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_1_reg_3052_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_2_reg_3061_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_2_reg_3061_reg[0]_i_34_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln17_2_reg_3061_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_2_reg_3061_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_2_reg_3061_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_2_reg_3061_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_3_reg_3070_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_3_reg_3070_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_3_reg_3070_reg[0]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_3_reg_3070_reg[0]_i_39_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln17_3_reg_3070_reg[0]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_3_reg_3070_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_4_reg_3079_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_4_reg_3079_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_4_reg_3079_reg[0]_i_38_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln17_4_reg_3079_reg[0]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_4_reg_3079_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln17_4_reg_3079_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln21_reg_3043_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln21_reg_3043_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_t_fu_336_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_fu_336_reg[15]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h22F2222200000000)) 
    \addr_sa_c_reg_1120[31]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I2(ap_done_cache_reg_0[1]),
        .I3(ap_block_pp0_stage2_11001),
        .I4(ap_loop_exit_ready_pp0_iter3_reg),
        .I5(\ap_CS_fsm_reg[5]_0 [3]),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \and_ln17_1_reg_3052[0]_i_1 
       (.I0(\and_ln17_1_reg_3052[0]_i_2_n_0 ),
        .I1(ap_sig_allocacmp_t_2[11]),
        .I2(\t_fu_336_reg[13] ),
        .I3(\t_fu_336_reg[14] ),
        .I4(\and_ln17_1_reg_3052[0]_i_6_n_0 ),
        .I5(\and_ln17_1_reg_3052_reg[0]_i_7_n_3 ),
        .O(\t_fu_336_reg[6] ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_12 
       (.I0(Q[15]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_1_reg_3052[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_13 
       (.I0(Q[14]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_1_reg_3052[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_14 
       (.I0(Q[13]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_1_reg_3052[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_15 
       (.I0(Q[12]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_1_reg_3052[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_1_reg_3052[0]_i_16 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[15]),
        .I4(\and_ln17_1_reg_3052_reg[0]_i_9_0 [3]),
        .O(\and_ln17_1_reg_3052[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_1_reg_3052[0]_i_17 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[14]),
        .I4(\and_ln17_1_reg_3052_reg[0]_i_9_0 [2]),
        .O(\and_ln17_1_reg_3052[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_1_reg_3052[0]_i_18 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[13]),
        .I4(\and_ln17_1_reg_3052_reg[0]_i_9_0 [1]),
        .O(\and_ln17_1_reg_3052[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_1_reg_3052[0]_i_19 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[12]),
        .I4(\and_ln17_1_reg_3052_reg[0]_i_9_0 [0]),
        .O(\and_ln17_1_reg_3052[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \and_ln17_1_reg_3052[0]_i_2 
       (.I0(Q[6]),
        .I1(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(\and_ln17_1_reg_3052[0]_i_8_n_0 ),
        .O(\and_ln17_1_reg_3052[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_22 
       (.I0(Q[11]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_1_reg_3052[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_23 
       (.I0(Q[10]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_1_reg_3052[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_24 
       (.I0(Q[9]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_1_reg_3052[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_25 
       (.I0(Q[8]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_1_reg_3052[0]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_1_reg_3052[0]_i_26 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[11]),
        .I4(\and_ln17_1_reg_3052_reg[0]_i_11_0 [3]),
        .O(\and_ln17_1_reg_3052[0]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_1_reg_3052[0]_i_27 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[10]),
        .I4(\and_ln17_1_reg_3052_reg[0]_i_11_0 [2]),
        .O(\and_ln17_1_reg_3052[0]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_1_reg_3052[0]_i_28 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[9]),
        .I4(\and_ln17_1_reg_3052_reg[0]_i_11_0 [1]),
        .O(\and_ln17_1_reg_3052[0]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_1_reg_3052[0]_i_29 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[8]),
        .I4(\and_ln17_1_reg_3052_reg[0]_i_11_0 [0]),
        .O(\and_ln17_1_reg_3052[0]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_3 
       (.I0(Q[15]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(ap_sig_allocacmp_t_2[11]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_36 
       (.I0(Q[7]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_1_reg_3052[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_37 
       (.I0(Q[6]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_1_reg_3052[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_38 
       (.I0(Q[5]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_1_reg_3052[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_39 
       (.I0(Q[4]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_1_reg_3052[0]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_4 
       (.I0(Q[13]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336_reg[13] ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_1_reg_3052[0]_i_40 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[7]),
        .I4(\and_ln17_1_reg_3052_reg[0]_i_21_0 [3]),
        .O(\and_ln17_1_reg_3052[0]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_1_reg_3052[0]_i_41 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[6]),
        .I4(\and_ln17_1_reg_3052_reg[0]_i_21_0 [2]),
        .O(\and_ln17_1_reg_3052[0]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_1_reg_3052[0]_i_42 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[5]),
        .I4(\and_ln17_1_reg_3052_reg[0]_i_21_0 [1]),
        .O(\and_ln17_1_reg_3052[0]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_1_reg_3052[0]_i_43 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[4]),
        .I4(\and_ln17_1_reg_3052_reg[0]_i_21_0 [0]),
        .O(\and_ln17_1_reg_3052[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_49 
       (.I0(Q[3]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_1_reg_3052[0]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_5 
       (.I0(Q[14]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336_reg[14] ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_50 
       (.I0(Q[2]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_1_reg_3052[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_51 
       (.I0(Q[1]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_1_reg_3052[0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_1_reg_3052[0]_i_52 
       (.I0(Q[0]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_1_reg_3052[0]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_1_reg_3052[0]_i_53 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[3]),
        .I4(\and_ln17_1_reg_3052_reg[0]_i_35_0 [3]),
        .O(\and_ln17_1_reg_3052[0]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_1_reg_3052[0]_i_54 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[2]),
        .I4(\and_ln17_1_reg_3052_reg[0]_i_35_0 [2]),
        .O(\and_ln17_1_reg_3052[0]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_1_reg_3052[0]_i_55 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[1]),
        .I4(\and_ln17_1_reg_3052_reg[0]_i_35_0 [1]),
        .O(\and_ln17_1_reg_3052[0]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_1_reg_3052[0]_i_56 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[0]),
        .I4(\and_ln17_1_reg_3052_reg[0]_i_35_0 [0]),
        .O(\and_ln17_1_reg_3052[0]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \and_ln17_1_reg_3052[0]_i_6 
       (.I0(Q[11]),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I4(Q[10]),
        .O(\and_ln17_1_reg_3052[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \and_ln17_1_reg_3052[0]_i_8 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I4(Q[2]),
        .O(\and_ln17_1_reg_3052[0]_i_8_n_0 ));
  CARRY4 \and_ln17_1_reg_3052_reg[0]_i_11 
       (.CI(\and_ln17_1_reg_3052_reg[0]_i_21_n_0 ),
        .CO({\and_ln17_1_reg_3052_reg[0]_i_11_n_0 ,\and_ln17_1_reg_3052_reg[0]_i_11_n_1 ,\and_ln17_1_reg_3052_reg[0]_i_11_n_2 ,\and_ln17_1_reg_3052_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln17_1_reg_3052[0]_i_22_n_0 ,\and_ln17_1_reg_3052[0]_i_23_n_0 ,\and_ln17_1_reg_3052[0]_i_24_n_0 ,\and_ln17_1_reg_3052[0]_i_25_n_0 }),
        .O(\NLW_and_ln17_1_reg_3052_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\and_ln17_1_reg_3052[0]_i_26_n_0 ,\and_ln17_1_reg_3052[0]_i_27_n_0 ,\and_ln17_1_reg_3052[0]_i_28_n_0 ,\and_ln17_1_reg_3052[0]_i_29_n_0 }));
  CARRY4 \and_ln17_1_reg_3052_reg[0]_i_21 
       (.CI(\and_ln17_1_reg_3052_reg[0]_i_35_n_0 ),
        .CO({\and_ln17_1_reg_3052_reg[0]_i_21_n_0 ,\and_ln17_1_reg_3052_reg[0]_i_21_n_1 ,\and_ln17_1_reg_3052_reg[0]_i_21_n_2 ,\and_ln17_1_reg_3052_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln17_1_reg_3052[0]_i_36_n_0 ,\and_ln17_1_reg_3052[0]_i_37_n_0 ,\and_ln17_1_reg_3052[0]_i_38_n_0 ,\and_ln17_1_reg_3052[0]_i_39_n_0 }),
        .O(\NLW_and_ln17_1_reg_3052_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\and_ln17_1_reg_3052[0]_i_40_n_0 ,\and_ln17_1_reg_3052[0]_i_41_n_0 ,\and_ln17_1_reg_3052[0]_i_42_n_0 ,\and_ln17_1_reg_3052[0]_i_43_n_0 }));
  CARRY4 \and_ln17_1_reg_3052_reg[0]_i_35 
       (.CI(1'b0),
        .CO({\and_ln17_1_reg_3052_reg[0]_i_35_n_0 ,\and_ln17_1_reg_3052_reg[0]_i_35_n_1 ,\and_ln17_1_reg_3052_reg[0]_i_35_n_2 ,\and_ln17_1_reg_3052_reg[0]_i_35_n_3 }),
        .CYINIT(1'b1),
        .DI({\and_ln17_1_reg_3052[0]_i_49_n_0 ,\and_ln17_1_reg_3052[0]_i_50_n_0 ,\and_ln17_1_reg_3052[0]_i_51_n_0 ,\and_ln17_1_reg_3052[0]_i_52_n_0 }),
        .O(\NLW_and_ln17_1_reg_3052_reg[0]_i_35_O_UNCONNECTED [3:0]),
        .S({\and_ln17_1_reg_3052[0]_i_53_n_0 ,\and_ln17_1_reg_3052[0]_i_54_n_0 ,\and_ln17_1_reg_3052[0]_i_55_n_0 ,\and_ln17_1_reg_3052[0]_i_56_n_0 }));
  CARRY4 \and_ln17_1_reg_3052_reg[0]_i_7 
       (.CI(\and_ln17_1_reg_3052_reg[0]_i_9_n_0 ),
        .CO({\NLW_and_ln17_1_reg_3052_reg[0]_i_7_CO_UNCONNECTED [3:1],\and_ln17_1_reg_3052_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln17_1_reg_3052_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln17_1_reg_3052_reg[0] }));
  CARRY4 \and_ln17_1_reg_3052_reg[0]_i_9 
       (.CI(\and_ln17_1_reg_3052_reg[0]_i_11_n_0 ),
        .CO({\and_ln17_1_reg_3052_reg[0]_i_9_n_0 ,\and_ln17_1_reg_3052_reg[0]_i_9_n_1 ,\and_ln17_1_reg_3052_reg[0]_i_9_n_2 ,\and_ln17_1_reg_3052_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln17_1_reg_3052[0]_i_12_n_0 ,\and_ln17_1_reg_3052[0]_i_13_n_0 ,\and_ln17_1_reg_3052[0]_i_14_n_0 ,\and_ln17_1_reg_3052[0]_i_15_n_0 }),
        .O(\NLW_and_ln17_1_reg_3052_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\and_ln17_1_reg_3052[0]_i_16_n_0 ,\and_ln17_1_reg_3052[0]_i_17_n_0 ,\and_ln17_1_reg_3052[0]_i_18_n_0 ,\and_ln17_1_reg_3052[0]_i_19_n_0 }));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \and_ln17_2_reg_3061[0]_i_1 
       (.I0(\and_ln17_2_reg_3061[0]_i_2_n_0 ),
        .I1(ap_sig_allocacmp_t_2[1]),
        .I2(ap_sig_allocacmp_t_2[2]),
        .I3(ap_sig_allocacmp_t_2[0]),
        .I4(\and_ln17_4_reg_3079[0]_i_6_n_0 ),
        .I5(\and_ln17_2_reg_3061_reg[0]_i_4_n_3 ),
        .O(\t_fu_336_reg[3] ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_2_reg_3061[0]_i_10 
       (.I0(Q[13]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_2_reg_3061[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_2_reg_3061[0]_i_11 
       (.I0(Q[12]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_2_reg_3061[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_2_reg_3061[0]_i_12 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[15]),
        .I4(\and_ln17_2_reg_3061_reg[0] [2]),
        .O(\and_ln17_2_reg_3061[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_2_reg_3061[0]_i_13 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[14]),
        .I4(\and_ln17_2_reg_3061_reg[0] [1]),
        .O(\and_ln17_2_reg_3061[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_2_reg_3061[0]_i_14 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[13]),
        .I4(\and_ln17_2_reg_3061_reg[0] [0]),
        .O(\and_ln17_2_reg_3061[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_2_reg_3061[0]_i_15 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[12]),
        .I4(\and_ln17_2_reg_3061_reg[0]_i_5_0 [3]),
        .O(\and_ln17_2_reg_3061[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \and_ln17_2_reg_3061[0]_i_2 
       (.I0(\and_ln17_4_reg_3079[0]_i_2_n_0 ),
        .I1(ap_sig_allocacmp_t_2[11]),
        .I2(\t_fu_336_reg[0] ),
        .I3(DI),
        .I4(\t_fu_336_reg[13] ),
        .I5(\t_fu_336_reg[14] ),
        .O(\and_ln17_2_reg_3061[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_2_reg_3061[0]_i_21 
       (.I0(Q[11]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_2_reg_3061[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_2_reg_3061[0]_i_22 
       (.I0(Q[10]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_2_reg_3061[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_2_reg_3061[0]_i_23 
       (.I0(Q[9]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_2_reg_3061[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_2_reg_3061[0]_i_24 
       (.I0(Q[8]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_2_reg_3061[0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_2_reg_3061[0]_i_25 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[11]),
        .I4(\and_ln17_2_reg_3061_reg[0]_i_5_0 [2]),
        .O(\and_ln17_2_reg_3061[0]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_2_reg_3061[0]_i_26 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[10]),
        .I4(\and_ln17_2_reg_3061_reg[0]_i_5_0 [1]),
        .O(\and_ln17_2_reg_3061[0]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_2_reg_3061[0]_i_27 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[9]),
        .I4(\and_ln17_2_reg_3061_reg[0]_i_5_0 [0]),
        .O(\and_ln17_2_reg_3061[0]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_2_reg_3061[0]_i_28 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[8]),
        .I4(\and_ln17_2_reg_3061_reg[0]_i_7_0 [3]),
        .O(\and_ln17_2_reg_3061[0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_2_reg_3061[0]_i_3 
       (.I0(Q[2]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(ap_sig_allocacmp_t_2[0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_2_reg_3061[0]_i_35 
       (.I0(Q[7]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_2_reg_3061[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_2_reg_3061[0]_i_36 
       (.I0(Q[6]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_2_reg_3061[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_2_reg_3061[0]_i_37 
       (.I0(Q[5]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_2_reg_3061[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_2_reg_3061[0]_i_38 
       (.I0(Q[4]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_2_reg_3061[0]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_2_reg_3061[0]_i_39 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[7]),
        .I4(\and_ln17_2_reg_3061_reg[0]_i_7_0 [2]),
        .O(\and_ln17_2_reg_3061[0]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_2_reg_3061[0]_i_40 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[6]),
        .I4(\and_ln17_2_reg_3061_reg[0]_i_7_0 [1]),
        .O(\and_ln17_2_reg_3061[0]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_2_reg_3061[0]_i_41 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[5]),
        .I4(\and_ln17_2_reg_3061_reg[0]_i_7_0 [0]),
        .O(\and_ln17_2_reg_3061[0]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_2_reg_3061[0]_i_42 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[4]),
        .I4(O[2]),
        .O(\and_ln17_2_reg_3061[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_2_reg_3061[0]_i_47 
       (.I0(Q[3]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_2_reg_3061[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_2_reg_3061[0]_i_48 
       (.I0(Q[2]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_2_reg_3061[0]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_2_reg_3061[0]_i_49 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\t_fu_336_reg[0]_1 ),
        .I3(Q[3]),
        .I4(O[1]),
        .O(\and_ln17_2_reg_3061[0]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_2_reg_3061[0]_i_50 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\t_fu_336_reg[0]_1 ),
        .I3(Q[2]),
        .I4(O[0]),
        .O(\and_ln17_2_reg_3061[0]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hA6666666)) 
    \and_ln17_2_reg_3061[0]_i_52 
       (.I0(m_cast_loc_channel_dout),
        .I1(Q[0]),
        .I2(ap_done_cache_reg_0[0]),
        .I3(ap_loop_init_int),
        .I4(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_2_reg_3061[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_2_reg_3061[0]_i_8 
       (.I0(Q[15]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_2_reg_3061[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_2_reg_3061[0]_i_9 
       (.I0(Q[14]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_2_reg_3061[0]_i_9_n_0 ));
  CARRY4 \and_ln17_2_reg_3061_reg[0]_i_20 
       (.CI(\and_ln17_2_reg_3061_reg[0]_i_34_n_0 ),
        .CO({\and_ln17_2_reg_3061_reg[0]_i_20_n_0 ,\and_ln17_2_reg_3061_reg[0]_i_20_n_1 ,\and_ln17_2_reg_3061_reg[0]_i_20_n_2 ,\and_ln17_2_reg_3061_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln17_2_reg_3061[0]_i_35_n_0 ,\and_ln17_2_reg_3061[0]_i_36_n_0 ,\and_ln17_2_reg_3061[0]_i_37_n_0 ,\and_ln17_2_reg_3061[0]_i_38_n_0 }),
        .O(\NLW_and_ln17_2_reg_3061_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\and_ln17_2_reg_3061[0]_i_39_n_0 ,\and_ln17_2_reg_3061[0]_i_40_n_0 ,\and_ln17_2_reg_3061[0]_i_41_n_0 ,\and_ln17_2_reg_3061[0]_i_42_n_0 }));
  CARRY4 \and_ln17_2_reg_3061_reg[0]_i_34 
       (.CI(1'b0),
        .CO({\and_ln17_2_reg_3061_reg[0]_i_34_n_0 ,\and_ln17_2_reg_3061_reg[0]_i_34_n_1 ,\and_ln17_2_reg_3061_reg[0]_i_34_n_2 ,\and_ln17_2_reg_3061_reg[0]_i_34_n_3 }),
        .CYINIT(1'b1),
        .DI({\and_ln17_2_reg_3061[0]_i_47_n_0 ,\and_ln17_2_reg_3061[0]_i_48_n_0 ,DI,m_cast_loc_channel_dout}),
        .O(\NLW_and_ln17_2_reg_3061_reg[0]_i_34_O_UNCONNECTED [3:0]),
        .S({\and_ln17_2_reg_3061[0]_i_49_n_0 ,\and_ln17_2_reg_3061[0]_i_50_n_0 ,\and_ln17_2_reg_3061_reg[0]_i_20_0 ,\and_ln17_2_reg_3061[0]_i_52_n_0 }));
  CARRY4 \and_ln17_2_reg_3061_reg[0]_i_4 
       (.CI(\and_ln17_2_reg_3061_reg[0]_i_5_n_0 ),
        .CO({\NLW_and_ln17_2_reg_3061_reg[0]_i_4_CO_UNCONNECTED [3:1],\and_ln17_2_reg_3061_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln17_2_reg_3061_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln17_2_reg_3061_reg[0] [3]}));
  CARRY4 \and_ln17_2_reg_3061_reg[0]_i_5 
       (.CI(\and_ln17_2_reg_3061_reg[0]_i_7_n_0 ),
        .CO({\and_ln17_2_reg_3061_reg[0]_i_5_n_0 ,\and_ln17_2_reg_3061_reg[0]_i_5_n_1 ,\and_ln17_2_reg_3061_reg[0]_i_5_n_2 ,\and_ln17_2_reg_3061_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln17_2_reg_3061[0]_i_8_n_0 ,\and_ln17_2_reg_3061[0]_i_9_n_0 ,\and_ln17_2_reg_3061[0]_i_10_n_0 ,\and_ln17_2_reg_3061[0]_i_11_n_0 }),
        .O(\NLW_and_ln17_2_reg_3061_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\and_ln17_2_reg_3061[0]_i_12_n_0 ,\and_ln17_2_reg_3061[0]_i_13_n_0 ,\and_ln17_2_reg_3061[0]_i_14_n_0 ,\and_ln17_2_reg_3061[0]_i_15_n_0 }));
  CARRY4 \and_ln17_2_reg_3061_reg[0]_i_7 
       (.CI(\and_ln17_2_reg_3061_reg[0]_i_20_n_0 ),
        .CO({\and_ln17_2_reg_3061_reg[0]_i_7_n_0 ,\and_ln17_2_reg_3061_reg[0]_i_7_n_1 ,\and_ln17_2_reg_3061_reg[0]_i_7_n_2 ,\and_ln17_2_reg_3061_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln17_2_reg_3061[0]_i_21_n_0 ,\and_ln17_2_reg_3061[0]_i_22_n_0 ,\and_ln17_2_reg_3061[0]_i_23_n_0 ,\and_ln17_2_reg_3061[0]_i_24_n_0 }),
        .O(\NLW_and_ln17_2_reg_3061_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\and_ln17_2_reg_3061[0]_i_25_n_0 ,\and_ln17_2_reg_3061[0]_i_26_n_0 ,\and_ln17_2_reg_3061[0]_i_27_n_0 ,\and_ln17_2_reg_3061[0]_i_28_n_0 }));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_3_reg_3070[0]_i_13 
       (.I0(Q[15]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_3_reg_3070[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_3_reg_3070[0]_i_14 
       (.I0(Q[14]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_3_reg_3070[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_3_reg_3070[0]_i_15 
       (.I0(Q[13]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_3_reg_3070[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_3_reg_3070[0]_i_16 
       (.I0(Q[12]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_3_reg_3070[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_3_reg_3070[0]_i_17 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[15]),
        .I4(\and_ln17_3_reg_3070_reg[0] [2]),
        .O(\and_ln17_3_reg_3070[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_3_reg_3070[0]_i_18 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[14]),
        .I4(\and_ln17_3_reg_3070_reg[0] [1]),
        .O(\and_ln17_3_reg_3070[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_3_reg_3070[0]_i_19 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[13]),
        .I4(\and_ln17_3_reg_3070_reg[0] [0]),
        .O(\and_ln17_3_reg_3070[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFAFAE)) 
    \and_ln17_3_reg_3070[0]_i_2 
       (.I0(\and_ln17_3_reg_3070[0]_i_5_n_0 ),
        .I1(Q[15]),
        .I2(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I3(Q[14]),
        .I4(\and_ln17_3_reg_3070[0]_i_7_n_0 ),
        .I5(\and_ln17_3_reg_3070_reg[0]_i_8_n_3 ),
        .O(\t_fu_336_reg[15] ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_3_reg_3070[0]_i_20 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[12]),
        .I4(\and_ln17_3_reg_3070_reg[0]_i_10_0 [3]),
        .O(\and_ln17_3_reg_3070[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_3_reg_3070[0]_i_26 
       (.I0(Q[11]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_3_reg_3070[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_3_reg_3070[0]_i_27 
       (.I0(Q[10]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_3_reg_3070[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_3_reg_3070[0]_i_28 
       (.I0(Q[9]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_3_reg_3070[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_3_reg_3070[0]_i_29 
       (.I0(Q[8]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_3_reg_3070[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_3_reg_3070[0]_i_30 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[11]),
        .I4(\and_ln17_3_reg_3070_reg[0]_i_10_0 [2]),
        .O(\and_ln17_3_reg_3070[0]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_3_reg_3070[0]_i_31 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[10]),
        .I4(\and_ln17_3_reg_3070_reg[0]_i_10_0 [1]),
        .O(\and_ln17_3_reg_3070[0]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_3_reg_3070[0]_i_32 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[9]),
        .I4(\and_ln17_3_reg_3070_reg[0]_i_10_0 [0]),
        .O(\and_ln17_3_reg_3070[0]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_3_reg_3070[0]_i_33 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[8]),
        .I4(\and_ln17_3_reg_3070_reg[0]_i_12_0 [3]),
        .O(\and_ln17_3_reg_3070[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_3_reg_3070[0]_i_40 
       (.I0(Q[7]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_3_reg_3070[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_3_reg_3070[0]_i_41 
       (.I0(Q[6]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_3_reg_3070[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_3_reg_3070[0]_i_42 
       (.I0(Q[5]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_3_reg_3070[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_3_reg_3070[0]_i_43 
       (.I0(Q[4]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_3_reg_3070[0]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_3_reg_3070[0]_i_44 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[7]),
        .I4(\and_ln17_3_reg_3070_reg[0]_i_12_0 [2]),
        .O(\and_ln17_3_reg_3070[0]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_3_reg_3070[0]_i_45 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[6]),
        .I4(\and_ln17_3_reg_3070_reg[0]_i_12_0 [1]),
        .O(\and_ln17_3_reg_3070[0]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_3_reg_3070[0]_i_46 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[5]),
        .I4(\and_ln17_3_reg_3070_reg[0]_i_12_0 [0]),
        .O(\and_ln17_3_reg_3070[0]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_3_reg_3070[0]_i_47 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[4]),
        .I4(\and_ln17_3_reg_3070_reg[0]_i_25_0 [3]),
        .O(\and_ln17_3_reg_3070[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \and_ln17_3_reg_3070[0]_i_5 
       (.I0(Q[7]),
        .I1(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I2(Q[6]),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(\and_ln17_3_reg_3070[0]_i_9_n_0 ),
        .O(\and_ln17_3_reg_3070[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_3_reg_3070[0]_i_53 
       (.I0(Q[3]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_3_reg_3070[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_3_reg_3070[0]_i_54 
       (.I0(Q[2]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_3_reg_3070[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_3_reg_3070[0]_i_55 
       (.I0(Q[1]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_3_reg_3070[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_3_reg_3070[0]_i_56 
       (.I0(Q[0]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_3_reg_3070[0]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_3_reg_3070[0]_i_57 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[3]),
        .I4(\and_ln17_3_reg_3070_reg[0]_i_25_0 [2]),
        .O(\and_ln17_3_reg_3070[0]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_3_reg_3070[0]_i_58 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[2]),
        .I4(\and_ln17_3_reg_3070_reg[0]_i_25_0 [1]),
        .O(\and_ln17_3_reg_3070[0]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_3_reg_3070[0]_i_59 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[1]),
        .I4(\and_ln17_3_reg_3070_reg[0]_i_25_0 [0]),
        .O(\and_ln17_3_reg_3070[0]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \and_ln17_3_reg_3070[0]_i_6 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .O(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_3_reg_3070[0]_i_60 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[0]),
        .I4(m_cast_loc_channel_dout),
        .O(\and_ln17_3_reg_3070[0]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \and_ln17_3_reg_3070[0]_i_7 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[10]),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I4(Q[11]),
        .O(\and_ln17_3_reg_3070[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \and_ln17_3_reg_3070[0]_i_9 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I4(Q[3]),
        .O(\and_ln17_3_reg_3070[0]_i_9_n_0 ));
  CARRY4 \and_ln17_3_reg_3070_reg[0]_i_10 
       (.CI(\and_ln17_3_reg_3070_reg[0]_i_12_n_0 ),
        .CO({\and_ln17_3_reg_3070_reg[0]_i_10_n_0 ,\and_ln17_3_reg_3070_reg[0]_i_10_n_1 ,\and_ln17_3_reg_3070_reg[0]_i_10_n_2 ,\and_ln17_3_reg_3070_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln17_3_reg_3070[0]_i_13_n_0 ,\and_ln17_3_reg_3070[0]_i_14_n_0 ,\and_ln17_3_reg_3070[0]_i_15_n_0 ,\and_ln17_3_reg_3070[0]_i_16_n_0 }),
        .O(\NLW_and_ln17_3_reg_3070_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\and_ln17_3_reg_3070[0]_i_17_n_0 ,\and_ln17_3_reg_3070[0]_i_18_n_0 ,\and_ln17_3_reg_3070[0]_i_19_n_0 ,\and_ln17_3_reg_3070[0]_i_20_n_0 }));
  CARRY4 \and_ln17_3_reg_3070_reg[0]_i_12 
       (.CI(\and_ln17_3_reg_3070_reg[0]_i_25_n_0 ),
        .CO({\and_ln17_3_reg_3070_reg[0]_i_12_n_0 ,\and_ln17_3_reg_3070_reg[0]_i_12_n_1 ,\and_ln17_3_reg_3070_reg[0]_i_12_n_2 ,\and_ln17_3_reg_3070_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln17_3_reg_3070[0]_i_26_n_0 ,\and_ln17_3_reg_3070[0]_i_27_n_0 ,\and_ln17_3_reg_3070[0]_i_28_n_0 ,\and_ln17_3_reg_3070[0]_i_29_n_0 }),
        .O(\NLW_and_ln17_3_reg_3070_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\and_ln17_3_reg_3070[0]_i_30_n_0 ,\and_ln17_3_reg_3070[0]_i_31_n_0 ,\and_ln17_3_reg_3070[0]_i_32_n_0 ,\and_ln17_3_reg_3070[0]_i_33_n_0 }));
  CARRY4 \and_ln17_3_reg_3070_reg[0]_i_25 
       (.CI(\and_ln17_3_reg_3070_reg[0]_i_39_n_0 ),
        .CO({\and_ln17_3_reg_3070_reg[0]_i_25_n_0 ,\and_ln17_3_reg_3070_reg[0]_i_25_n_1 ,\and_ln17_3_reg_3070_reg[0]_i_25_n_2 ,\and_ln17_3_reg_3070_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln17_3_reg_3070[0]_i_40_n_0 ,\and_ln17_3_reg_3070[0]_i_41_n_0 ,\and_ln17_3_reg_3070[0]_i_42_n_0 ,\and_ln17_3_reg_3070[0]_i_43_n_0 }),
        .O(\NLW_and_ln17_3_reg_3070_reg[0]_i_25_O_UNCONNECTED [3:0]),
        .S({\and_ln17_3_reg_3070[0]_i_44_n_0 ,\and_ln17_3_reg_3070[0]_i_45_n_0 ,\and_ln17_3_reg_3070[0]_i_46_n_0 ,\and_ln17_3_reg_3070[0]_i_47_n_0 }));
  CARRY4 \and_ln17_3_reg_3070_reg[0]_i_39 
       (.CI(1'b0),
        .CO({\and_ln17_3_reg_3070_reg[0]_i_39_n_0 ,\and_ln17_3_reg_3070_reg[0]_i_39_n_1 ,\and_ln17_3_reg_3070_reg[0]_i_39_n_2 ,\and_ln17_3_reg_3070_reg[0]_i_39_n_3 }),
        .CYINIT(1'b1),
        .DI({\and_ln17_3_reg_3070[0]_i_53_n_0 ,\and_ln17_3_reg_3070[0]_i_54_n_0 ,\and_ln17_3_reg_3070[0]_i_55_n_0 ,\and_ln17_3_reg_3070[0]_i_56_n_0 }),
        .O(\NLW_and_ln17_3_reg_3070_reg[0]_i_39_O_UNCONNECTED [3:0]),
        .S({\and_ln17_3_reg_3070[0]_i_57_n_0 ,\and_ln17_3_reg_3070[0]_i_58_n_0 ,\and_ln17_3_reg_3070[0]_i_59_n_0 ,\and_ln17_3_reg_3070[0]_i_60_n_0 }));
  CARRY4 \and_ln17_3_reg_3070_reg[0]_i_8 
       (.CI(\and_ln17_3_reg_3070_reg[0]_i_10_n_0 ),
        .CO({\NLW_and_ln17_3_reg_3070_reg[0]_i_8_CO_UNCONNECTED [3:1],\and_ln17_3_reg_3070_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln17_3_reg_3070_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln17_3_reg_3070_reg[0] [3]}));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \and_ln17_4_reg_3079[0]_i_1 
       (.I0(\and_ln17_4_reg_3079[0]_i_2_n_0 ),
        .I1(\and_ln17_4_reg_3079[0]_i_3_n_0 ),
        .I2(ap_sig_allocacmp_t_2[2]),
        .I3(ap_sig_allocacmp_t_2[1]),
        .I4(\and_ln17_4_reg_3079[0]_i_6_n_0 ),
        .I5(\and_ln17_4_reg_3079_reg[0]_i_7_n_3 ),
        .O(\t_fu_336_reg[10] ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_12 
       (.I0(Q[15]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_4_reg_3079[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_13 
       (.I0(Q[14]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_4_reg_3079[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_14 
       (.I0(Q[13]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_4_reg_3079[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_15 
       (.I0(Q[12]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_4_reg_3079[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_4_reg_3079[0]_i_16 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[15]),
        .I4(\and_ln17_4_reg_3079_reg[0] [2]),
        .O(\and_ln17_4_reg_3079[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_4_reg_3079[0]_i_17 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[14]),
        .I4(\and_ln17_4_reg_3079_reg[0] [1]),
        .O(\and_ln17_4_reg_3079[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_4_reg_3079[0]_i_18 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[13]),
        .I4(\and_ln17_4_reg_3079_reg[0] [0]),
        .O(\and_ln17_4_reg_3079[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_4_reg_3079[0]_i_19 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[12]),
        .I4(\and_ln17_4_reg_3079_reg[0]_i_9_0 [3]),
        .O(\and_ln17_4_reg_3079[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \and_ln17_4_reg_3079[0]_i_2 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I4(Q[11]),
        .O(\and_ln17_4_reg_3079[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_25 
       (.I0(Q[11]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_4_reg_3079[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_26 
       (.I0(Q[10]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_4_reg_3079[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_27 
       (.I0(Q[9]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_4_reg_3079[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_28 
       (.I0(Q[8]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_4_reg_3079[0]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_4_reg_3079[0]_i_29 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[11]),
        .I4(\and_ln17_4_reg_3079_reg[0]_i_9_0 [2]),
        .O(\and_ln17_4_reg_3079[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEEE)) 
    \and_ln17_4_reg_3079[0]_i_3 
       (.I0(\t_fu_336_reg[14] ),
        .I1(\t_fu_336_reg[13] ),
        .I2(ap_sig_allocacmp_t_2[0]),
        .I3(\t_fu_336_reg[0] ),
        .I4(DI),
        .I5(ap_sig_allocacmp_t_2[11]),
        .O(\and_ln17_4_reg_3079[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_4_reg_3079[0]_i_30 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[10]),
        .I4(\and_ln17_4_reg_3079_reg[0]_i_9_0 [1]),
        .O(\and_ln17_4_reg_3079[0]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_4_reg_3079[0]_i_31 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[9]),
        .I4(\and_ln17_4_reg_3079_reg[0]_i_9_0 [0]),
        .O(\and_ln17_4_reg_3079[0]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_4_reg_3079[0]_i_32 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[8]),
        .I4(\and_ln17_4_reg_3079_reg[0]_i_11_0 [3]),
        .O(\and_ln17_4_reg_3079[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_39 
       (.I0(Q[7]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_4_reg_3079[0]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_4 
       (.I0(Q[4]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(ap_sig_allocacmp_t_2[2]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_40 
       (.I0(Q[6]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_4_reg_3079[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_41 
       (.I0(Q[5]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_4_reg_3079[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_42 
       (.I0(Q[4]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_4_reg_3079[0]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_4_reg_3079[0]_i_43 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[7]),
        .I4(\and_ln17_4_reg_3079_reg[0]_i_11_0 [2]),
        .O(\and_ln17_4_reg_3079[0]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_4_reg_3079[0]_i_44 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[6]),
        .I4(\and_ln17_4_reg_3079_reg[0]_i_11_0 [1]),
        .O(\and_ln17_4_reg_3079[0]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_4_reg_3079[0]_i_45 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[5]),
        .I4(\and_ln17_4_reg_3079_reg[0]_i_11_0 [0]),
        .O(\and_ln17_4_reg_3079[0]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_4_reg_3079[0]_i_46 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .I3(Q[4]),
        .I4(\and_ln17_4_reg_3079_reg[0]_i_24_0 [2]),
        .O(\and_ln17_4_reg_3079[0]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_5 
       (.I0(Q[3]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(ap_sig_allocacmp_t_2[1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_52 
       (.I0(Q[3]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_4_reg_3079[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_53 
       (.I0(Q[2]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_4_reg_3079[0]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_4_reg_3079[0]_i_54 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\t_fu_336_reg[0]_1 ),
        .I3(Q[3]),
        .I4(\and_ln17_4_reg_3079_reg[0]_i_24_0 [1]),
        .O(\and_ln17_4_reg_3079[0]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln17_4_reg_3079[0]_i_55 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\t_fu_336_reg[0]_1 ),
        .I3(Q[2]),
        .I4(\and_ln17_4_reg_3079_reg[0]_i_24_0 [0]),
        .O(\and_ln17_4_reg_3079[0]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'hA6666666)) 
    \and_ln17_4_reg_3079[0]_i_57 
       (.I0(m_cast_loc_channel_dout),
        .I1(Q[0]),
        .I2(\t_fu_336_reg[0]_1 ),
        .I3(ap_loop_init_int),
        .I4(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\and_ln17_4_reg_3079[0]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \and_ln17_4_reg_3079[0]_i_6 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I4(Q[7]),
        .O(\and_ln17_4_reg_3079[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln17_4_reg_3079[0]_i_8 
       (.I0(Q[1]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(DI));
  CARRY4 \and_ln17_4_reg_3079_reg[0]_i_11 
       (.CI(\and_ln17_4_reg_3079_reg[0]_i_24_n_0 ),
        .CO({\and_ln17_4_reg_3079_reg[0]_i_11_n_0 ,\and_ln17_4_reg_3079_reg[0]_i_11_n_1 ,\and_ln17_4_reg_3079_reg[0]_i_11_n_2 ,\and_ln17_4_reg_3079_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln17_4_reg_3079[0]_i_25_n_0 ,\and_ln17_4_reg_3079[0]_i_26_n_0 ,\and_ln17_4_reg_3079[0]_i_27_n_0 ,\and_ln17_4_reg_3079[0]_i_28_n_0 }),
        .O(\NLW_and_ln17_4_reg_3079_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\and_ln17_4_reg_3079[0]_i_29_n_0 ,\and_ln17_4_reg_3079[0]_i_30_n_0 ,\and_ln17_4_reg_3079[0]_i_31_n_0 ,\and_ln17_4_reg_3079[0]_i_32_n_0 }));
  CARRY4 \and_ln17_4_reg_3079_reg[0]_i_24 
       (.CI(\and_ln17_4_reg_3079_reg[0]_i_38_n_0 ),
        .CO({\and_ln17_4_reg_3079_reg[0]_i_24_n_0 ,\and_ln17_4_reg_3079_reg[0]_i_24_n_1 ,\and_ln17_4_reg_3079_reg[0]_i_24_n_2 ,\and_ln17_4_reg_3079_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln17_4_reg_3079[0]_i_39_n_0 ,\and_ln17_4_reg_3079[0]_i_40_n_0 ,\and_ln17_4_reg_3079[0]_i_41_n_0 ,\and_ln17_4_reg_3079[0]_i_42_n_0 }),
        .O(\NLW_and_ln17_4_reg_3079_reg[0]_i_24_O_UNCONNECTED [3:0]),
        .S({\and_ln17_4_reg_3079[0]_i_43_n_0 ,\and_ln17_4_reg_3079[0]_i_44_n_0 ,\and_ln17_4_reg_3079[0]_i_45_n_0 ,\and_ln17_4_reg_3079[0]_i_46_n_0 }));
  CARRY4 \and_ln17_4_reg_3079_reg[0]_i_38 
       (.CI(1'b0),
        .CO({\and_ln17_4_reg_3079_reg[0]_i_38_n_0 ,\and_ln17_4_reg_3079_reg[0]_i_38_n_1 ,\and_ln17_4_reg_3079_reg[0]_i_38_n_2 ,\and_ln17_4_reg_3079_reg[0]_i_38_n_3 }),
        .CYINIT(1'b1),
        .DI({\and_ln17_4_reg_3079[0]_i_52_n_0 ,\and_ln17_4_reg_3079[0]_i_53_n_0 ,DI,m_cast_loc_channel_dout}),
        .O(\NLW_and_ln17_4_reg_3079_reg[0]_i_38_O_UNCONNECTED [3:0]),
        .S({\and_ln17_4_reg_3079[0]_i_54_n_0 ,\and_ln17_4_reg_3079[0]_i_55_n_0 ,S,\and_ln17_4_reg_3079[0]_i_57_n_0 }));
  CARRY4 \and_ln17_4_reg_3079_reg[0]_i_7 
       (.CI(\and_ln17_4_reg_3079_reg[0]_i_9_n_0 ),
        .CO({\NLW_and_ln17_4_reg_3079_reg[0]_i_7_CO_UNCONNECTED [3:1],\and_ln17_4_reg_3079_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln17_4_reg_3079_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln17_4_reg_3079_reg[0] [3]}));
  CARRY4 \and_ln17_4_reg_3079_reg[0]_i_9 
       (.CI(\and_ln17_4_reg_3079_reg[0]_i_11_n_0 ),
        .CO({\and_ln17_4_reg_3079_reg[0]_i_9_n_0 ,\and_ln17_4_reg_3079_reg[0]_i_9_n_1 ,\and_ln17_4_reg_3079_reg[0]_i_9_n_2 ,\and_ln17_4_reg_3079_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln17_4_reg_3079[0]_i_12_n_0 ,\and_ln17_4_reg_3079[0]_i_13_n_0 ,\and_ln17_4_reg_3079[0]_i_14_n_0 ,\and_ln17_4_reg_3079[0]_i_15_n_0 }),
        .O(\NLW_and_ln17_4_reg_3079_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\and_ln17_4_reg_3079[0]_i_16_n_0 ,\and_ln17_4_reg_3079[0]_i_17_n_0 ,\and_ln17_4_reg_3079[0]_i_18_n_0 ,\and_ln17_4_reg_3079[0]_i_19_n_0 }));
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(ap_done_reg1),
        .I1(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[5]_0 [3]),
        .I4(\ap_CS_fsm_reg[5]_0 [2]),
        .O(\ap_CS_fsm_reg[5] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(\ap_CS_fsm_reg[5]_0 [3]),
        .I1(E),
        .O(\ap_CS_fsm_reg[5] [1]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    ap_done_cache_i_1
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_block_pp0_stage2_11001),
        .I2(ap_done_cache_reg_0[1]),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4F4FFF4F4F4F4F4F)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_done_cache_reg_0[1]),
        .I4(ap_block_pp0_stage2_11001),
        .I5(ap_loop_exit_ready_pp0_iter3_reg),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \icmp_ln150_reg_3039[0]_i_24 
       (.I0(Q[12]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(ap_sig_allocacmp_t_2[10]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \icmp_ln150_reg_3039[0]_i_26 
       (.I0(Q[10]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(ap_sig_allocacmp_t_2[8]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \icmp_ln150_reg_3039[0]_i_27 
       (.I0(Q[11]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(ap_sig_allocacmp_t_2[9]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \icmp_ln150_reg_3039[0]_i_29 
       (.I0(Q[8]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(ap_sig_allocacmp_t_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \icmp_ln150_reg_3039[0]_i_30 
       (.I0(Q[9]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(ap_sig_allocacmp_t_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \icmp_ln150_reg_3039[0]_i_36 
       (.I0(Q[6]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(ap_sig_allocacmp_t_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \icmp_ln150_reg_3039[0]_i_37 
       (.I0(Q[7]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(ap_sig_allocacmp_t_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \icmp_ln150_reg_3039[0]_i_39 
       (.I0(Q[5]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(ap_sig_allocacmp_t_2[3]));
  LUT5 #(
    .INIT(32'h05059009)) 
    \icmp_ln21_reg_3043[0]_i_10 
       (.I0(\icmp_ln21_reg_3043_reg[0] [8]),
        .I1(Q[8]),
        .I2(\icmp_ln21_reg_3043_reg[0] [9]),
        .I3(Q[9]),
        .I4(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .O(\icmp_ln21_reg_3043[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    \icmp_ln21_reg_3043[0]_i_11 
       (.I0(\icmp_ln21_reg_3043_reg[0] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I4(\icmp_ln21_reg_3043_reg[0] [7]),
        .O(\icmp_ln21_reg_3043[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    \icmp_ln21_reg_3043[0]_i_12 
       (.I0(\icmp_ln21_reg_3043_reg[0] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I4(\icmp_ln21_reg_3043_reg[0] [5]),
        .O(\icmp_ln21_reg_3043[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    \icmp_ln21_reg_3043[0]_i_13 
       (.I0(\icmp_ln21_reg_3043_reg[0] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I4(\icmp_ln21_reg_3043_reg[0] [3]),
        .O(\icmp_ln21_reg_3043[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    \icmp_ln21_reg_3043[0]_i_14 
       (.I0(\icmp_ln21_reg_3043_reg[0] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I4(\icmp_ln21_reg_3043_reg[0] [1]),
        .O(\icmp_ln21_reg_3043[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h05059009)) 
    \icmp_ln21_reg_3043[0]_i_15 
       (.I0(\icmp_ln21_reg_3043_reg[0] [6]),
        .I1(Q[6]),
        .I2(\icmp_ln21_reg_3043_reg[0] [7]),
        .I3(Q[7]),
        .I4(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .O(\icmp_ln21_reg_3043[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h05059009)) 
    \icmp_ln21_reg_3043[0]_i_16 
       (.I0(\icmp_ln21_reg_3043_reg[0] [4]),
        .I1(Q[4]),
        .I2(\icmp_ln21_reg_3043_reg[0] [5]),
        .I3(Q[5]),
        .I4(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .O(\icmp_ln21_reg_3043[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h05059009)) 
    \icmp_ln21_reg_3043[0]_i_17 
       (.I0(\icmp_ln21_reg_3043_reg[0] [2]),
        .I1(Q[2]),
        .I2(\icmp_ln21_reg_3043_reg[0] [3]),
        .I3(Q[3]),
        .I4(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .O(\icmp_ln21_reg_3043[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h05059009)) 
    \icmp_ln21_reg_3043[0]_i_18 
       (.I0(\icmp_ln21_reg_3043_reg[0] [0]),
        .I1(Q[0]),
        .I2(\icmp_ln21_reg_3043_reg[0] [1]),
        .I3(Q[1]),
        .I4(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .O(\icmp_ln21_reg_3043[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    \icmp_ln21_reg_3043[0]_i_3 
       (.I0(\icmp_ln21_reg_3043_reg[0] [14]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I4(\icmp_ln21_reg_3043_reg[0] [15]),
        .O(\icmp_ln21_reg_3043[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    \icmp_ln21_reg_3043[0]_i_4 
       (.I0(\icmp_ln21_reg_3043_reg[0] [12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I4(\icmp_ln21_reg_3043_reg[0] [13]),
        .O(\icmp_ln21_reg_3043[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    \icmp_ln21_reg_3043[0]_i_5 
       (.I0(\icmp_ln21_reg_3043_reg[0] [10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I4(\icmp_ln21_reg_3043_reg[0] [11]),
        .O(\icmp_ln21_reg_3043[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    \icmp_ln21_reg_3043[0]_i_6 
       (.I0(\icmp_ln21_reg_3043_reg[0] [8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .I4(\icmp_ln21_reg_3043_reg[0] [9]),
        .O(\icmp_ln21_reg_3043[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h05059009)) 
    \icmp_ln21_reg_3043[0]_i_7 
       (.I0(\icmp_ln21_reg_3043_reg[0] [14]),
        .I1(Q[14]),
        .I2(\icmp_ln21_reg_3043_reg[0] [15]),
        .I3(Q[15]),
        .I4(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .O(\icmp_ln21_reg_3043[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h05059009)) 
    \icmp_ln21_reg_3043[0]_i_8 
       (.I0(\icmp_ln21_reg_3043_reg[0] [12]),
        .I1(Q[12]),
        .I2(\icmp_ln21_reg_3043_reg[0] [13]),
        .I3(Q[13]),
        .I4(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .O(\icmp_ln21_reg_3043[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h05059009)) 
    \icmp_ln21_reg_3043[0]_i_9 
       (.I0(\icmp_ln21_reg_3043_reg[0] [10]),
        .I1(Q[10]),
        .I2(\icmp_ln21_reg_3043_reg[0] [11]),
        .I3(Q[11]),
        .I4(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg_reg),
        .O(\icmp_ln21_reg_3043[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln21_reg_3043_reg[0]_i_1 
       (.CI(\icmp_ln21_reg_3043_reg[0]_i_2_n_0 ),
        .CO({CO,\icmp_ln21_reg_3043_reg[0]_i_1_n_1 ,\icmp_ln21_reg_3043_reg[0]_i_1_n_2 ,\icmp_ln21_reg_3043_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln21_reg_3043[0]_i_3_n_0 ,\icmp_ln21_reg_3043[0]_i_4_n_0 ,\icmp_ln21_reg_3043[0]_i_5_n_0 ,\icmp_ln21_reg_3043[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln21_reg_3043_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln21_reg_3043[0]_i_7_n_0 ,\icmp_ln21_reg_3043[0]_i_8_n_0 ,\icmp_ln21_reg_3043[0]_i_9_n_0 ,\icmp_ln21_reg_3043[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln21_reg_3043_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln21_reg_3043_reg[0]_i_2_n_0 ,\icmp_ln21_reg_3043_reg[0]_i_2_n_1 ,\icmp_ln21_reg_3043_reg[0]_i_2_n_2 ,\icmp_ln21_reg_3043_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln21_reg_3043[0]_i_11_n_0 ,\icmp_ln21_reg_3043[0]_i_12_n_0 ,\icmp_ln21_reg_3043[0]_i_13_n_0 ,\icmp_ln21_reg_3043[0]_i_14_n_0 }),
        .O(\NLW_icmp_ln21_reg_3043_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln21_reg_3043[0]_i_15_n_0 ,\icmp_ln21_reg_3043[0]_i_16_n_0 ,\icmp_ln21_reg_3043[0]_i_17_n_0 ,\icmp_ln21_reg_3043[0]_i_18_n_0 }));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_1__23
       (.I0(\ap_CS_fsm_reg[5]_0 [0]),
        .I1(E),
        .I2(\ap_CS_fsm_reg[5]_0 [2]),
        .I3(\ap_CS_fsm_reg[5]_0 [1]),
        .O(grp_fu_978_ce));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \phi_mul_fu_332[0]_i_1 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\phi_mul_fu_332_reg[0] ),
        .O(phi_mul_fu_3320));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_2_reg_3023[0]_i_1 
       (.I0(\t_fu_336_reg[0]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I3(\phi_mul_fu_332_reg[0] ),
        .O(\ap_CS_fsm_reg[0]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \t_fu_336[0]_i_1 
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\t_fu_336_reg[0]_0 ),
        .I3(Q[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_336[12]_i_2 
       (.I0(Q[12]),
        .I1(\t_fu_336_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_336[12]_i_3 
       (.I0(Q[11]),
        .I1(\t_fu_336_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_336[12]_i_4 
       (.I0(Q[10]),
        .I1(\t_fu_336_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_336[12]_i_5 
       (.I0(Q[9]),
        .I1(\t_fu_336_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0200AA0000000000)) 
    \t_fu_336[15]_i_1 
       (.I0(\phi_mul_fu_332_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\t_fu_336_reg[0]_1 ),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I4(\t_fu_336_reg[0]_2 ),
        .I5(ap_loop_init_int),
        .O(SR));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_336[15]_i_4 
       (.I0(Q[15]),
        .I1(\t_fu_336_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_336[15]_i_5 
       (.I0(Q[14]),
        .I1(\t_fu_336_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_336[15]_i_6 
       (.I0(Q[13]),
        .I1(\t_fu_336_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_336[4]_i_2 
       (.I0(Q[0]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336_reg[0] ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_336[4]_i_3 
       (.I0(Q[4]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_336[4]_i_4 
       (.I0(Q[3]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_336[4]_i_5 
       (.I0(Q[2]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_336[4]_i_6 
       (.I0(Q[1]),
        .I1(\t_fu_336_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_336[8]_i_2 
       (.I0(Q[8]),
        .I1(\t_fu_336_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_336[8]_i_3 
       (.I0(Q[7]),
        .I1(\t_fu_336_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_336[8]_i_4 
       (.I0(Q[6]),
        .I1(\t_fu_336_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_336[8]_i_5 
       (.I0(Q[5]),
        .I1(\t_fu_336_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .O(\t_fu_336[8]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_336_reg[12]_i_1 
       (.CI(\t_fu_336_reg[8]_i_1_n_0 ),
        .CO({\t_fu_336_reg[12]_i_1_n_0 ,\t_fu_336_reg[12]_i_1_n_1 ,\t_fu_336_reg[12]_i_1_n_2 ,\t_fu_336_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[12:9]),
        .S({\t_fu_336[12]_i_2_n_0 ,\t_fu_336[12]_i_3_n_0 ,\t_fu_336[12]_i_4_n_0 ,\t_fu_336[12]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_336_reg[15]_i_3 
       (.CI(\t_fu_336_reg[12]_i_1_n_0 ),
        .CO({\NLW_t_fu_336_reg[15]_i_3_CO_UNCONNECTED [3:2],\t_fu_336_reg[15]_i_3_n_2 ,\t_fu_336_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_fu_336_reg[15]_i_3_O_UNCONNECTED [3],D[15:13]}),
        .S({1'b0,\t_fu_336[15]_i_4_n_0 ,\t_fu_336[15]_i_5_n_0 ,\t_fu_336[15]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_336_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\t_fu_336_reg[4]_i_1_n_0 ,\t_fu_336_reg[4]_i_1_n_1 ,\t_fu_336_reg[4]_i_1_n_2 ,\t_fu_336_reg[4]_i_1_n_3 }),
        .CYINIT(\t_fu_336_reg[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S({\t_fu_336[4]_i_3_n_0 ,\t_fu_336[4]_i_4_n_0 ,\t_fu_336[4]_i_5_n_0 ,\t_fu_336[4]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_336_reg[8]_i_1 
       (.CI(\t_fu_336_reg[4]_i_1_n_0 ),
        .CO({\t_fu_336_reg[8]_i_1_n_0 ,\t_fu_336_reg[8]_i_1_n_1 ,\t_fu_336_reg[8]_i_1_n_2 ,\t_fu_336_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S({\t_fu_336[8]_i_2_n_0 ,\t_fu_336[8]_i_3_n_0 ,\t_fu_336[8]_i_4_n_0 ,\t_fu_336[8]_i_5_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_18s_16ns_18s_30_4_1
   (P,
    A,
    D,
    grp_fu_978_ce,
    Q,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0,
    out,
    p_reg_reg_1,
    zext_ln147_fu_942_p1);
  output [29:0]P;
  output [16:0]A;
  output [16:0]D;
  input grp_fu_978_ce;
  input [1:0]Q;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [0:0]p_reg_reg_0;
  input [13:0]out;
  input [0:0]p_reg_reg_1;
  input [13:0]zext_ln147_fu_942_p1;

  wire [16:0]A;
  wire [16:0]D;
  wire [29:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire grp_fu_978_ce;
  wire [13:0]out;
  wire [15:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire [13:0]zext_ln147_fu_942_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_18s_16ns_18s_30_4_1_DSP48_2 shell_top_mac_muladd_18s_16ns_18s_30_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_978_ce(grp_fu_978_ce),
        .out(out),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .zext_ln147_fu_942_p1(zext_ln147_fu_942_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_18s_16ns_18s_30_4_1_DSP48_2
   (P,
    A,
    D,
    grp_fu_978_ce,
    Q,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1,
    out,
    p_reg_reg_2,
    zext_ln147_fu_942_p1);
  output [29:0]P;
  output [16:0]A;
  output [16:0]D;
  input grp_fu_978_ce;
  input [1:0]Q;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [0:0]p_reg_reg_1;
  input [13:0]out;
  input [0:0]p_reg_reg_2;
  input [13:0]zext_ln147_fu_942_p1;

  wire [16:0]A;
  wire [16:0]D;
  wire [29:0]P;
  wire [1:0]Q;
  wire [13:1]add_ln144_1_fu_850_p2;
  wire ap_clk;
  wire grp_fu_978_ce;
  wire mul_ln144_reg_1102_reg_i_10_n_0;
  wire mul_ln144_reg_1102_reg_i_11_n_0;
  wire mul_ln144_reg_1102_reg_i_12_n_0;
  wire mul_ln144_reg_1102_reg_i_13_n_0;
  wire mul_ln144_reg_1102_reg_i_14_n_0;
  wire mul_ln144_reg_1102_reg_i_15_n_0;
  wire mul_ln144_reg_1102_reg_i_16_n_0;
  wire mul_ln144_reg_1102_reg_i_17_n_0;
  wire mul_ln144_reg_1102_reg_i_18_n_0;
  wire mul_ln144_reg_1102_reg_i_19_n_0;
  wire mul_ln144_reg_1102_reg_i_1_n_3;
  wire mul_ln144_reg_1102_reg_i_20_n_0;
  wire mul_ln144_reg_1102_reg_i_21_n_0;
  wire mul_ln144_reg_1102_reg_i_22_n_0;
  wire mul_ln144_reg_1102_reg_i_23_n_0;
  wire mul_ln144_reg_1102_reg_i_24_n_0;
  wire mul_ln144_reg_1102_reg_i_25_n_0;
  wire mul_ln144_reg_1102_reg_i_26_n_0;
  wire mul_ln144_reg_1102_reg_i_27_n_0;
  wire mul_ln144_reg_1102_reg_i_28_n_0;
  wire mul_ln144_reg_1102_reg_i_29_n_0;
  wire mul_ln144_reg_1102_reg_i_2_n_0;
  wire mul_ln144_reg_1102_reg_i_2_n_1;
  wire mul_ln144_reg_1102_reg_i_2_n_2;
  wire mul_ln144_reg_1102_reg_i_2_n_3;
  wire mul_ln144_reg_1102_reg_i_30_n_0;
  wire mul_ln144_reg_1102_reg_i_31_n_0;
  wire mul_ln144_reg_1102_reg_i_32_n_0;
  wire mul_ln144_reg_1102_reg_i_33_n_0;
  wire mul_ln144_reg_1102_reg_i_34_n_0;
  wire mul_ln144_reg_1102_reg_i_37_n_0;
  wire mul_ln144_reg_1102_reg_i_37_n_1;
  wire mul_ln144_reg_1102_reg_i_37_n_2;
  wire mul_ln144_reg_1102_reg_i_37_n_3;
  wire mul_ln144_reg_1102_reg_i_38_n_0;
  wire mul_ln144_reg_1102_reg_i_38_n_1;
  wire mul_ln144_reg_1102_reg_i_38_n_2;
  wire mul_ln144_reg_1102_reg_i_38_n_3;
  wire mul_ln144_reg_1102_reg_i_39_n_0;
  wire mul_ln144_reg_1102_reg_i_39_n_1;
  wire mul_ln144_reg_1102_reg_i_39_n_2;
  wire mul_ln144_reg_1102_reg_i_39_n_3;
  wire mul_ln144_reg_1102_reg_i_3_n_0;
  wire mul_ln144_reg_1102_reg_i_3_n_1;
  wire mul_ln144_reg_1102_reg_i_3_n_2;
  wire mul_ln144_reg_1102_reg_i_3_n_3;
  wire mul_ln144_reg_1102_reg_i_4_n_0;
  wire mul_ln144_reg_1102_reg_i_4_n_1;
  wire mul_ln144_reg_1102_reg_i_4_n_2;
  wire mul_ln144_reg_1102_reg_i_4_n_3;
  wire mul_ln144_reg_1102_reg_i_5_n_0;
  wire mul_ln144_reg_1102_reg_i_5_n_1;
  wire mul_ln144_reg_1102_reg_i_5_n_2;
  wire mul_ln144_reg_1102_reg_i_5_n_3;
  wire mul_ln144_reg_1102_reg_i_6_n_0;
  wire mul_ln144_reg_1102_reg_i_7_n_0;
  wire mul_ln144_reg_1102_reg_i_8_n_0;
  wire mul_ln144_reg_1102_reg_i_9_n_0;
  wire [13:0]out;
  wire [15:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire [0:0]p_reg_reg_2;
  wire \sub_ln147_reg_1107[11]_i_2_n_0 ;
  wire \sub_ln147_reg_1107[11]_i_3_n_0 ;
  wire \sub_ln147_reg_1107[11]_i_4_n_0 ;
  wire \sub_ln147_reg_1107[11]_i_5_n_0 ;
  wire \sub_ln147_reg_1107[15]_i_2_n_0 ;
  wire \sub_ln147_reg_1107[15]_i_3_n_0 ;
  wire \sub_ln147_reg_1107[15]_i_4_n_0 ;
  wire \sub_ln147_reg_1107[15]_i_5_n_0 ;
  wire \sub_ln147_reg_1107[17]_i_2_n_0 ;
  wire \sub_ln147_reg_1107[3]_i_2_n_0 ;
  wire \sub_ln147_reg_1107[3]_i_3_n_0 ;
  wire \sub_ln147_reg_1107[3]_i_4_n_0 ;
  wire \sub_ln147_reg_1107[7]_i_2_n_0 ;
  wire \sub_ln147_reg_1107[7]_i_3_n_0 ;
  wire \sub_ln147_reg_1107[7]_i_4_n_0 ;
  wire \sub_ln147_reg_1107[7]_i_5_n_0 ;
  wire \sub_ln147_reg_1107_reg[11]_i_1_n_0 ;
  wire \sub_ln147_reg_1107_reg[11]_i_1_n_1 ;
  wire \sub_ln147_reg_1107_reg[11]_i_1_n_2 ;
  wire \sub_ln147_reg_1107_reg[11]_i_1_n_3 ;
  wire \sub_ln147_reg_1107_reg[15]_i_1_n_0 ;
  wire \sub_ln147_reg_1107_reg[15]_i_1_n_1 ;
  wire \sub_ln147_reg_1107_reg[15]_i_1_n_2 ;
  wire \sub_ln147_reg_1107_reg[15]_i_1_n_3 ;
  wire \sub_ln147_reg_1107_reg[17]_i_1_n_3 ;
  wire \sub_ln147_reg_1107_reg[3]_i_1_n_0 ;
  wire \sub_ln147_reg_1107_reg[3]_i_1_n_1 ;
  wire \sub_ln147_reg_1107_reg[3]_i_1_n_2 ;
  wire \sub_ln147_reg_1107_reg[3]_i_1_n_3 ;
  wire \sub_ln147_reg_1107_reg[7]_i_1_n_0 ;
  wire \sub_ln147_reg_1107_reg[7]_i_1_n_1 ;
  wire \sub_ln147_reg_1107_reg[7]_i_1_n_2 ;
  wire \sub_ln147_reg_1107_reg[7]_i_1_n_3 ;
  wire [13:0]zext_ln147_fu_942_p1;
  wire [3:1]NLW_mul_ln144_reg_1102_reg_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_mul_ln144_reg_1102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_mul_ln144_reg_1102_reg_i_36_CO_UNCONNECTED;
  wire [3:1]NLW_mul_ln144_reg_1102_reg_i_36_O_UNCONNECTED;
  wire [0:0]NLW_mul_ln144_reg_1102_reg_i_5_O_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_sub_ln147_reg_1107_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln147_reg_1107_reg[17]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_sub_ln147_reg_1107_reg[3]_i_1_O_UNCONNECTED ;

  CARRY4 mul_ln144_reg_1102_reg_i_1
       (.CI(mul_ln144_reg_1102_reg_i_2_n_0),
        .CO({NLW_mul_ln144_reg_1102_reg_i_1_CO_UNCONNECTED[3:1],mul_ln144_reg_1102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln144_reg_1102_reg_i_6_n_0}),
        .O({NLW_mul_ln144_reg_1102_reg_i_1_O_UNCONNECTED[3:2],A[16:15]}),
        .S({1'b0,1'b0,1'b1,mul_ln144_reg_1102_reg_i_7_n_0}));
  LUT3 #(
    .INIT(8'h47)) 
    mul_ln144_reg_1102_reg_i_10
       (.I0(add_ln144_1_fu_850_p2[12]),
        .I1(p_reg_reg_1),
        .I2(out[12]),
        .O(mul_ln144_reg_1102_reg_i_10_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    mul_ln144_reg_1102_reg_i_11
       (.I0(add_ln144_1_fu_850_p2[11]),
        .I1(p_reg_reg_1),
        .I2(out[11]),
        .O(mul_ln144_reg_1102_reg_i_11_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    mul_ln144_reg_1102_reg_i_12
       (.I0(add_ln144_1_fu_850_p2[12]),
        .I1(p_reg_reg_1),
        .I2(out[12]),
        .O(mul_ln144_reg_1102_reg_i_12_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    mul_ln144_reg_1102_reg_i_13
       (.I0(out[13]),
        .I1(add_ln144_1_fu_850_p2[13]),
        .I2(out[11]),
        .I3(p_reg_reg_1),
        .I4(add_ln144_1_fu_850_p2[11]),
        .O(mul_ln144_reg_1102_reg_i_13_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    mul_ln144_reg_1102_reg_i_14
       (.I0(out[12]),
        .I1(add_ln144_1_fu_850_p2[12]),
        .I2(out[10]),
        .I3(p_reg_reg_1),
        .I4(add_ln144_1_fu_850_p2[10]),
        .O(mul_ln144_reg_1102_reg_i_14_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    mul_ln144_reg_1102_reg_i_15
       (.I0(out[11]),
        .I1(add_ln144_1_fu_850_p2[11]),
        .I2(out[9]),
        .I3(p_reg_reg_1),
        .I4(add_ln144_1_fu_850_p2[9]),
        .O(mul_ln144_reg_1102_reg_i_15_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    mul_ln144_reg_1102_reg_i_16
       (.I0(add_ln144_1_fu_850_p2[10]),
        .I1(p_reg_reg_1),
        .I2(out[10]),
        .O(mul_ln144_reg_1102_reg_i_16_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    mul_ln144_reg_1102_reg_i_17
       (.I0(add_ln144_1_fu_850_p2[9]),
        .I1(p_reg_reg_1),
        .I2(out[9]),
        .O(mul_ln144_reg_1102_reg_i_17_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    mul_ln144_reg_1102_reg_i_18
       (.I0(add_ln144_1_fu_850_p2[8]),
        .I1(p_reg_reg_1),
        .I2(out[8]),
        .O(mul_ln144_reg_1102_reg_i_18_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    mul_ln144_reg_1102_reg_i_19
       (.I0(add_ln144_1_fu_850_p2[7]),
        .I1(p_reg_reg_1),
        .I2(out[7]),
        .O(mul_ln144_reg_1102_reg_i_19_n_0));
  CARRY4 mul_ln144_reg_1102_reg_i_2
       (.CI(mul_ln144_reg_1102_reg_i_3_n_0),
        .CO({mul_ln144_reg_1102_reg_i_2_n_0,mul_ln144_reg_1102_reg_i_2_n_1,mul_ln144_reg_1102_reg_i_2_n_2,mul_ln144_reg_1102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({mul_ln144_reg_1102_reg_i_8_n_0,mul_ln144_reg_1102_reg_i_9_n_0,mul_ln144_reg_1102_reg_i_10_n_0,mul_ln144_reg_1102_reg_i_11_n_0}),
        .O(A[14:11]),
        .S({mul_ln144_reg_1102_reg_i_12_n_0,mul_ln144_reg_1102_reg_i_13_n_0,mul_ln144_reg_1102_reg_i_14_n_0,mul_ln144_reg_1102_reg_i_15_n_0}));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    mul_ln144_reg_1102_reg_i_20
       (.I0(out[10]),
        .I1(add_ln144_1_fu_850_p2[10]),
        .I2(out[8]),
        .I3(p_reg_reg_1),
        .I4(add_ln144_1_fu_850_p2[8]),
        .O(mul_ln144_reg_1102_reg_i_20_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    mul_ln144_reg_1102_reg_i_21
       (.I0(out[9]),
        .I1(add_ln144_1_fu_850_p2[9]),
        .I2(out[7]),
        .I3(p_reg_reg_1),
        .I4(add_ln144_1_fu_850_p2[7]),
        .O(mul_ln144_reg_1102_reg_i_21_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    mul_ln144_reg_1102_reg_i_22
       (.I0(out[8]),
        .I1(add_ln144_1_fu_850_p2[8]),
        .I2(out[6]),
        .I3(p_reg_reg_1),
        .I4(add_ln144_1_fu_850_p2[6]),
        .O(mul_ln144_reg_1102_reg_i_22_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    mul_ln144_reg_1102_reg_i_23
       (.I0(out[7]),
        .I1(add_ln144_1_fu_850_p2[7]),
        .I2(out[5]),
        .I3(p_reg_reg_1),
        .I4(add_ln144_1_fu_850_p2[5]),
        .O(mul_ln144_reg_1102_reg_i_23_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    mul_ln144_reg_1102_reg_i_24
       (.I0(add_ln144_1_fu_850_p2[6]),
        .I1(p_reg_reg_1),
        .I2(out[6]),
        .O(mul_ln144_reg_1102_reg_i_24_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    mul_ln144_reg_1102_reg_i_25
       (.I0(add_ln144_1_fu_850_p2[5]),
        .I1(p_reg_reg_1),
        .I2(out[5]),
        .O(mul_ln144_reg_1102_reg_i_25_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    mul_ln144_reg_1102_reg_i_26
       (.I0(add_ln144_1_fu_850_p2[4]),
        .I1(p_reg_reg_1),
        .I2(out[4]),
        .O(mul_ln144_reg_1102_reg_i_26_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    mul_ln144_reg_1102_reg_i_27
       (.I0(add_ln144_1_fu_850_p2[3]),
        .I1(p_reg_reg_1),
        .I2(out[3]),
        .O(mul_ln144_reg_1102_reg_i_27_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    mul_ln144_reg_1102_reg_i_28
       (.I0(out[6]),
        .I1(add_ln144_1_fu_850_p2[6]),
        .I2(out[4]),
        .I3(p_reg_reg_1),
        .I4(add_ln144_1_fu_850_p2[4]),
        .O(mul_ln144_reg_1102_reg_i_28_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    mul_ln144_reg_1102_reg_i_29
       (.I0(out[5]),
        .I1(add_ln144_1_fu_850_p2[5]),
        .I2(out[3]),
        .I3(p_reg_reg_1),
        .I4(add_ln144_1_fu_850_p2[3]),
        .O(mul_ln144_reg_1102_reg_i_29_n_0));
  CARRY4 mul_ln144_reg_1102_reg_i_3
       (.CI(mul_ln144_reg_1102_reg_i_4_n_0),
        .CO({mul_ln144_reg_1102_reg_i_3_n_0,mul_ln144_reg_1102_reg_i_3_n_1,mul_ln144_reg_1102_reg_i_3_n_2,mul_ln144_reg_1102_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({mul_ln144_reg_1102_reg_i_16_n_0,mul_ln144_reg_1102_reg_i_17_n_0,mul_ln144_reg_1102_reg_i_18_n_0,mul_ln144_reg_1102_reg_i_19_n_0}),
        .O(A[10:7]),
        .S({mul_ln144_reg_1102_reg_i_20_n_0,mul_ln144_reg_1102_reg_i_21_n_0,mul_ln144_reg_1102_reg_i_22_n_0,mul_ln144_reg_1102_reg_i_23_n_0}));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    mul_ln144_reg_1102_reg_i_30
       (.I0(out[4]),
        .I1(add_ln144_1_fu_850_p2[4]),
        .I2(out[2]),
        .I3(p_reg_reg_1),
        .I4(add_ln144_1_fu_850_p2[2]),
        .O(mul_ln144_reg_1102_reg_i_30_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    mul_ln144_reg_1102_reg_i_31
       (.I0(out[3]),
        .I1(add_ln144_1_fu_850_p2[3]),
        .I2(out[1]),
        .I3(p_reg_reg_1),
        .I4(add_ln144_1_fu_850_p2[1]),
        .O(mul_ln144_reg_1102_reg_i_31_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    mul_ln144_reg_1102_reg_i_32
       (.I0(add_ln144_1_fu_850_p2[2]),
        .I1(p_reg_reg_1),
        .I2(out[2]),
        .O(mul_ln144_reg_1102_reg_i_32_n_0));
  LUT4 #(
    .INIT(16'h3CA5)) 
    mul_ln144_reg_1102_reg_i_33
       (.I0(out[2]),
        .I1(add_ln144_1_fu_850_p2[2]),
        .I2(out[0]),
        .I3(p_reg_reg_1),
        .O(mul_ln144_reg_1102_reg_i_33_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    mul_ln144_reg_1102_reg_i_34
       (.I0(add_ln144_1_fu_850_p2[1]),
        .I1(p_reg_reg_1),
        .I2(out[1]),
        .O(mul_ln144_reg_1102_reg_i_34_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln144_reg_1102_reg_i_36
       (.CI(mul_ln144_reg_1102_reg_i_37_n_0),
        .CO(NLW_mul_ln144_reg_1102_reg_i_36_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mul_ln144_reg_1102_reg_i_36_O_UNCONNECTED[3:1],add_ln144_1_fu_850_p2[13]}),
        .S({1'b0,1'b0,1'b0,out[13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln144_reg_1102_reg_i_37
       (.CI(mul_ln144_reg_1102_reg_i_38_n_0),
        .CO({mul_ln144_reg_1102_reg_i_37_n_0,mul_ln144_reg_1102_reg_i_37_n_1,mul_ln144_reg_1102_reg_i_37_n_2,mul_ln144_reg_1102_reg_i_37_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_850_p2[12:9]),
        .S(out[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln144_reg_1102_reg_i_38
       (.CI(mul_ln144_reg_1102_reg_i_39_n_0),
        .CO({mul_ln144_reg_1102_reg_i_38_n_0,mul_ln144_reg_1102_reg_i_38_n_1,mul_ln144_reg_1102_reg_i_38_n_2,mul_ln144_reg_1102_reg_i_38_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_850_p2[8:5]),
        .S(out[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln144_reg_1102_reg_i_39
       (.CI(1'b0),
        .CO({mul_ln144_reg_1102_reg_i_39_n_0,mul_ln144_reg_1102_reg_i_39_n_1,mul_ln144_reg_1102_reg_i_39_n_2,mul_ln144_reg_1102_reg_i_39_n_3}),
        .CYINIT(out[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln144_1_fu_850_p2[4:1]),
        .S(out[4:1]));
  CARRY4 mul_ln144_reg_1102_reg_i_4
       (.CI(mul_ln144_reg_1102_reg_i_5_n_0),
        .CO({mul_ln144_reg_1102_reg_i_4_n_0,mul_ln144_reg_1102_reg_i_4_n_1,mul_ln144_reg_1102_reg_i_4_n_2,mul_ln144_reg_1102_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({mul_ln144_reg_1102_reg_i_24_n_0,mul_ln144_reg_1102_reg_i_25_n_0,mul_ln144_reg_1102_reg_i_26_n_0,mul_ln144_reg_1102_reg_i_27_n_0}),
        .O(A[6:3]),
        .S({mul_ln144_reg_1102_reg_i_28_n_0,mul_ln144_reg_1102_reg_i_29_n_0,mul_ln144_reg_1102_reg_i_30_n_0,mul_ln144_reg_1102_reg_i_31_n_0}));
  CARRY4 mul_ln144_reg_1102_reg_i_5
       (.CI(1'b0),
        .CO({mul_ln144_reg_1102_reg_i_5_n_0,mul_ln144_reg_1102_reg_i_5_n_1,mul_ln144_reg_1102_reg_i_5_n_2,mul_ln144_reg_1102_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({mul_ln144_reg_1102_reg_i_32_n_0,1'b0,1'b1,1'b0}),
        .O({A[2:0],NLW_mul_ln144_reg_1102_reg_i_5_O_UNCONNECTED[0]}),
        .S({mul_ln144_reg_1102_reg_i_33_n_0,mul_ln144_reg_1102_reg_i_34_n_0,p_reg_reg_2,1'b0}));
  LUT3 #(
    .INIT(8'hE2)) 
    mul_ln144_reg_1102_reg_i_6
       (.I0(out[13]),
        .I1(p_reg_reg_1),
        .I2(add_ln144_1_fu_850_p2[13]),
        .O(mul_ln144_reg_1102_reg_i_6_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    mul_ln144_reg_1102_reg_i_7
       (.I0(add_ln144_1_fu_850_p2[13]),
        .I1(p_reg_reg_1),
        .I2(out[13]),
        .O(mul_ln144_reg_1102_reg_i_7_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    mul_ln144_reg_1102_reg_i_8
       (.I0(out[12]),
        .I1(p_reg_reg_1),
        .I2(add_ln144_1_fu_850_p2[12]),
        .O(mul_ln144_reg_1102_reg_i_8_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    mul_ln144_reg_1102_reg_i_9
       (.I0(add_ln144_1_fu_850_p2[13]),
        .I1(p_reg_reg_1),
        .I2(out[13]),
        .O(mul_ln144_reg_1102_reg_i_9_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_978_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(grp_fu_978_ce),
        .CEC(Q[1]),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_978_ce),
        .CEP(grp_fu_978_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:30],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln147_reg_1107[11]_i_2 
       (.I0(zext_ln147_fu_942_p1[8]),
        .I1(zext_ln147_fu_942_p1[10]),
        .O(\sub_ln147_reg_1107[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln147_reg_1107[11]_i_3 
       (.I0(zext_ln147_fu_942_p1[7]),
        .I1(zext_ln147_fu_942_p1[9]),
        .O(\sub_ln147_reg_1107[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln147_reg_1107[11]_i_4 
       (.I0(zext_ln147_fu_942_p1[6]),
        .I1(zext_ln147_fu_942_p1[8]),
        .O(\sub_ln147_reg_1107[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln147_reg_1107[11]_i_5 
       (.I0(zext_ln147_fu_942_p1[5]),
        .I1(zext_ln147_fu_942_p1[7]),
        .O(\sub_ln147_reg_1107[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln147_reg_1107[15]_i_2 
       (.I0(zext_ln147_fu_942_p1[12]),
        .O(\sub_ln147_reg_1107[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln147_reg_1107[15]_i_3 
       (.I0(zext_ln147_fu_942_p1[11]),
        .I1(zext_ln147_fu_942_p1[13]),
        .O(\sub_ln147_reg_1107[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln147_reg_1107[15]_i_4 
       (.I0(zext_ln147_fu_942_p1[10]),
        .I1(zext_ln147_fu_942_p1[12]),
        .O(\sub_ln147_reg_1107[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln147_reg_1107[15]_i_5 
       (.I0(zext_ln147_fu_942_p1[9]),
        .I1(zext_ln147_fu_942_p1[11]),
        .O(\sub_ln147_reg_1107[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln147_reg_1107[17]_i_2 
       (.I0(zext_ln147_fu_942_p1[13]),
        .O(\sub_ln147_reg_1107[17]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln147_reg_1107[3]_i_2 
       (.I0(zext_ln147_fu_942_p1[0]),
        .O(\sub_ln147_reg_1107[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln147_reg_1107[3]_i_3 
       (.I0(zext_ln147_fu_942_p1[0]),
        .I1(zext_ln147_fu_942_p1[2]),
        .O(\sub_ln147_reg_1107[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln147_reg_1107[3]_i_4 
       (.I0(zext_ln147_fu_942_p1[1]),
        .O(\sub_ln147_reg_1107[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln147_reg_1107[7]_i_2 
       (.I0(zext_ln147_fu_942_p1[4]),
        .I1(zext_ln147_fu_942_p1[6]),
        .O(\sub_ln147_reg_1107[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln147_reg_1107[7]_i_3 
       (.I0(zext_ln147_fu_942_p1[3]),
        .I1(zext_ln147_fu_942_p1[5]),
        .O(\sub_ln147_reg_1107[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln147_reg_1107[7]_i_4 
       (.I0(zext_ln147_fu_942_p1[2]),
        .I1(zext_ln147_fu_942_p1[4]),
        .O(\sub_ln147_reg_1107[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln147_reg_1107[7]_i_5 
       (.I0(zext_ln147_fu_942_p1[1]),
        .I1(zext_ln147_fu_942_p1[3]),
        .O(\sub_ln147_reg_1107[7]_i_5_n_0 ));
  CARRY4 \sub_ln147_reg_1107_reg[11]_i_1 
       (.CI(\sub_ln147_reg_1107_reg[7]_i_1_n_0 ),
        .CO({\sub_ln147_reg_1107_reg[11]_i_1_n_0 ,\sub_ln147_reg_1107_reg[11]_i_1_n_1 ,\sub_ln147_reg_1107_reg[11]_i_1_n_2 ,\sub_ln147_reg_1107_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln147_fu_942_p1[8:5]),
        .O(D[10:7]),
        .S({\sub_ln147_reg_1107[11]_i_2_n_0 ,\sub_ln147_reg_1107[11]_i_3_n_0 ,\sub_ln147_reg_1107[11]_i_4_n_0 ,\sub_ln147_reg_1107[11]_i_5_n_0 }));
  CARRY4 \sub_ln147_reg_1107_reg[15]_i_1 
       (.CI(\sub_ln147_reg_1107_reg[11]_i_1_n_0 ),
        .CO({\sub_ln147_reg_1107_reg[15]_i_1_n_0 ,\sub_ln147_reg_1107_reg[15]_i_1_n_1 ,\sub_ln147_reg_1107_reg[15]_i_1_n_2 ,\sub_ln147_reg_1107_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln147_fu_942_p1[12:9]),
        .O(D[14:11]),
        .S({\sub_ln147_reg_1107[15]_i_2_n_0 ,\sub_ln147_reg_1107[15]_i_3_n_0 ,\sub_ln147_reg_1107[15]_i_4_n_0 ,\sub_ln147_reg_1107[15]_i_5_n_0 }));
  CARRY4 \sub_ln147_reg_1107_reg[17]_i_1 
       (.CI(\sub_ln147_reg_1107_reg[15]_i_1_n_0 ),
        .CO({\NLW_sub_ln147_reg_1107_reg[17]_i_1_CO_UNCONNECTED [3:1],\sub_ln147_reg_1107_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln147_fu_942_p1[13]}),
        .O({\NLW_sub_ln147_reg_1107_reg[17]_i_1_O_UNCONNECTED [3:2],D[16:15]}),
        .S({1'b0,1'b0,1'b1,\sub_ln147_reg_1107[17]_i_2_n_0 }));
  CARRY4 \sub_ln147_reg_1107_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln147_reg_1107_reg[3]_i_1_n_0 ,\sub_ln147_reg_1107_reg[3]_i_1_n_1 ,\sub_ln147_reg_1107_reg[3]_i_1_n_2 ,\sub_ln147_reg_1107_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({zext_ln147_fu_942_p1[0],1'b0,\sub_ln147_reg_1107[3]_i_2_n_0 ,1'b0}),
        .O({D[2:0],\NLW_sub_ln147_reg_1107_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\sub_ln147_reg_1107[3]_i_3_n_0 ,\sub_ln147_reg_1107[3]_i_4_n_0 ,zext_ln147_fu_942_p1[0],1'b0}));
  CARRY4 \sub_ln147_reg_1107_reg[7]_i_1 
       (.CI(\sub_ln147_reg_1107_reg[3]_i_1_n_0 ),
        .CO({\sub_ln147_reg_1107_reg[7]_i_1_n_0 ,\sub_ln147_reg_1107_reg[7]_i_1_n_1 ,\sub_ln147_reg_1107_reg[7]_i_1_n_2 ,\sub_ln147_reg_1107_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln147_fu_942_p1[4:1]),
        .O(D[6:3]),
        .S({\sub_ln147_reg_1107[7]_i_2_n_0 ,\sub_ln147_reg_1107[7]_i_3_n_0 ,\sub_ln147_reg_1107[7]_i_4_n_0 ,\sub_ln147_reg_1107[7]_i_5_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1
   (C,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld,
    grp_fu_2626_ce,
    t_fu_336,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1);
  output [19:0]C;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld;
  input grp_fu_2626_ce;
  input t_fu_336;
  input p_reg_reg;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6;
  input shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;

  wire [19:0]C;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld;
  wire grp_fu_2626_ce;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;
  wire t_fu_336;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_75 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.C(C),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .grp_fu_2626_ce(grp_fu_2626_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .t_fu_336(t_fu_336));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_10
   (C,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1,
    p_reg_reg,
    grp_fu_2671_ce,
    E,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14,
    icmp_ln150_reg_3039,
    p_reg_reg_3,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    p_reg_reg_4,
    ap_enable_reg_pp0_iter0_reg);
  output [19:0]C;
  output shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1;
  input p_reg_reg;
  input grp_fu_2671_ce;
  input [0:0]E;
  input p_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14;
  input icmp_ln150_reg_3039;
  input [0:0]p_reg_reg_3;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input p_reg_reg_4;
  input ap_enable_reg_pp0_iter0_reg;

  wire [19:0]C;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_fu_2671_ce;
  wire icmp_ln150_reg_3039;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [0:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_72 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.C(C),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_fu_2671_ce(grp_fu_2671_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .\icmp_ln150_reg_3039_reg[0] (shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_11
   (grp_fu_2671_ce,
    \ap_CS_fsm_reg[5] ,
    C,
    \icmp_ln150_reg_3039_reg[0] ,
    E,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_block_pp0_stage2_11001,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    icmp_ln150_reg_3039,
    p_reg_reg_6,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_7,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1);
  output grp_fu_2671_ce;
  output \ap_CS_fsm_reg[5] ;
  output [19:0]C;
  output [0:0]\icmp_ln150_reg_3039_reg[0] ;
  input [0:0]E;
  input p_reg_reg;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input p_reg_reg_2;
  input ap_block_pp0_stage2_11001;
  input [1:0]p_reg_reg_3;
  input p_reg_reg_4;
  input p_reg_reg_5;
  input icmp_ln150_reg_3039;
  input p_reg_reg_6;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_7;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2;
  input shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1;

  wire [19:0]C;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_fu_2671_ce;
  wire icmp_ln150_reg_3039;
  wire [0:0]\icmp_ln150_reg_3039_reg[0] ;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire [1:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_71 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.C(C),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (grp_fu_2671_ce),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .\icmp_ln150_reg_3039_reg[0] (\icmp_ln150_reg_3039_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_12
   (\icmp_ln150_reg_3039_reg[0] ,
    C,
    \ap_CS_fsm_reg[5] ,
    p_reg_reg,
    p_reg_reg_0,
    E,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13,
    icmp_ln150_reg_3039,
    p_reg_reg_3,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    p_reg_reg_4,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_5,
    ap_block_pp0_stage5_11001);
  output \icmp_ln150_reg_3039_reg[0] ;
  output [19:0]C;
  output \ap_CS_fsm_reg[5] ;
  input p_reg_reg;
  input p_reg_reg_0;
  input [0:0]E;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13;
  input icmp_ln150_reg_3039;
  input [0:0]p_reg_reg_3;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input p_reg_reg_4;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_5;
  input ap_block_pp0_stage5_11001;

  wire [19:0]C;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage5_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire icmp_ln150_reg_3039;
  wire \icmp_ln150_reg_3039_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [0:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_70 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.C(C),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_block_pp0_stage5_11001(ap_block_pp0_stage5_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .\icmp_ln150_reg_3039_reg[0] (\icmp_ln150_reg_3039_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_13
   (grp_fu_2698_ce,
    \ap_CS_fsm_reg[5] ,
    C,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter1_reg_rep__0,
    E,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    bi_ARREADY,
    p_reg_reg_4,
    and_ln17_4_reg_3079_pp0_iter1_reg,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    icmp_ln150_reg_3039,
    and_ln17_reg_3154,
    p_reg_reg_5,
    ap_enable_reg_pp0_iter1,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12,
    \add_ln43_2_reg_3284_reg[16] ,
    ap_enable_reg_pp0_iter0,
    aw_ARREADY,
    ap_NS_fsm389_out,
    p_reg_reg_6);
  output grp_fu_2698_ce;
  output \ap_CS_fsm_reg[5] ;
  output [19:0]C;
  output \ap_CS_fsm_reg[3] ;
  output ap_enable_reg_pp0_iter1_reg_rep__0;
  input [0:0]E;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input bi_ARREADY;
  input p_reg_reg_4;
  input and_ln17_4_reg_3079_pp0_iter1_reg;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input icmp_ln150_reg_3039;
  input and_ln17_reg_3154;
  input p_reg_reg_5;
  input ap_enable_reg_pp0_iter1;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12;
  input [0:0]\add_ln43_2_reg_3284_reg[16] ;
  input ap_enable_reg_pp0_iter0;
  input aw_ARREADY;
  input ap_NS_fsm389_out;
  input p_reg_reg_6;

  wire [19:0]C;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]\add_ln43_2_reg_3284_reg[16] ;
  wire and_ln17_4_reg_3079_pp0_iter1_reg;
  wire and_ln17_reg_3154;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_NS_fsm389_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_rep__0;
  wire aw_ARREADY;
  wire bi_ARREADY;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld;
  wire grp_fu_2698_ce;
  wire icmp_ln150_reg_3039;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire [7:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_69 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.C(C),
        .E(E),
        .Q(Q),
        .\add_ln43_2_reg_3284_reg[16] (\add_ln43_2_reg_3284_reg[16] ),
        .and_ln17_4_reg_3079_pp0_iter1_reg(and_ln17_4_reg_3079_pp0_iter1_reg),
        .and_ln17_reg_3154(and_ln17_reg_3154),
        .\ap_CS_fsm_reg[0]_rep (grp_fu_2698_ce),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_NS_fsm389_out(ap_NS_fsm389_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_rep__0(ap_enable_reg_pp0_iter1_reg_rep__0),
        .aw_ARREADY(aw_ARREADY),
        .bi_ARREADY(bi_ARREADY),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_14
   (\ap_CS_fsm_reg[5] ,
    C,
    ap_enable_reg_pp0_iter1_reg_rep__0,
    E,
    grp_fu_2707_ce,
    p_reg_reg,
    ap_clk,
    Q,
    B,
    p_reg_reg_0,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15,
    p_reg_reg_1,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_2,
    p_reg_reg_3);
  output \ap_CS_fsm_reg[5] ;
  output [19:0]C;
  output ap_enable_reg_pp0_iter1_reg_rep__0;
  input [0:0]E;
  input grp_fu_2707_ce;
  input [0:0]p_reg_reg;
  input ap_clk;
  input [1:0]Q;
  input [7:0]B;
  input [7:0]p_reg_reg_0;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15;
  input [0:0]p_reg_reg_1;
  input ap_enable_reg_pp0_iter1;
  input p_reg_reg_2;
  input p_reg_reg_3;

  wire [7:0]B;
  wire [19:0]C;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_rep__0;
  wire grp_fu_2707_ce;
  wire [0:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_68 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.B(B),
        .C(C),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_rep__0(ap_enable_reg_pp0_iter1_reg_rep__0),
        .grp_fu_2707_ce(grp_fu_2707_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_15
   (C,
    E,
    grp_fu_2716_ce,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    Q,
    B,
    D,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    p_reg_reg_18,
    p_reg_reg_19,
    p_reg_reg_20,
    p_reg_reg_21,
    p_reg_reg_22);
  output [19:0]C;
  input [0:0]E;
  input grp_fu_2716_ce;
  input [0:0]p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [7:0]B;
  input [7:0]D;
  input p_reg_reg_1;
  input [0:0]p_reg_reg_2;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input p_reg_reg_13;
  input p_reg_reg_14;
  input p_reg_reg_15;
  input p_reg_reg_16;
  input p_reg_reg_17;
  input p_reg_reg_18;
  input p_reg_reg_19;
  input p_reg_reg_20;
  input p_reg_reg_21;
  input p_reg_reg_22;

  wire [7:0]B;
  wire [19:0]C;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_fu_2716_ce;
  wire [0:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_17;
  wire p_reg_reg_18;
  wire p_reg_reg_19;
  wire [0:0]p_reg_reg_2;
  wire p_reg_reg_20;
  wire p_reg_reg_21;
  wire p_reg_reg_22;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_67 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.B(B),
        .C(C),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_2716_ce(grp_fu_2716_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_12(p_reg_reg_11),
        .p_reg_reg_13(p_reg_reg_12),
        .p_reg_reg_14(p_reg_reg_13),
        .p_reg_reg_15(p_reg_reg_14),
        .p_reg_reg_16(p_reg_reg_15),
        .p_reg_reg_17(p_reg_reg_16),
        .p_reg_reg_18(p_reg_reg_17),
        .p_reg_reg_19(p_reg_reg_18),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_20(p_reg_reg_19),
        .p_reg_reg_21(p_reg_reg_20),
        .p_reg_reg_22(p_reg_reg_21),
        .p_reg_reg_23(p_reg_reg_22),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_16
   (ap_enable_reg_pp0_iter1_reg_rep__0,
    C,
    E,
    grp_fu_2716_ce,
    p_reg_reg,
    ap_clk,
    Q,
    B,
    p_reg_reg_0,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_block_pp0_stage2_11001);
  output ap_enable_reg_pp0_iter1_reg_rep__0;
  output [19:0]C;
  input [0:0]E;
  input grp_fu_2716_ce;
  input [0:0]p_reg_reg;
  input ap_clk;
  input [1:0]Q;
  input [7:0]B;
  input [7:0]p_reg_reg_0;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9;
  input [0:0]p_reg_reg_1;
  input p_reg_reg_2;
  input ap_block_pp0_stage2_11001;

  wire [7:0]B;
  wire [19:0]C;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_rep__0;
  wire grp_fu_2716_ce;
  wire [0:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_66 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.B(B),
        .C(C),
        .E(E),
        .Q(Q),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_rep__0(ap_enable_reg_pp0_iter1_reg_rep__0),
        .grp_fu_2716_ce(grp_fu_2716_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_17
   (ap_enable_reg_pp0_iter1_reg_rep__0,
    C,
    \icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] ,
    ap_NS_fsm389_out,
    p_reg_reg,
    grp_fu_2626_ce,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    D,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    and_ln17_4_reg_3079_pp0_iter1_reg,
    p_reg_reg_2,
    bi_ARREADY,
    aw_ARREADY,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    \ap_CS_fsm[3]_i_4 ,
    ap_enable_reg_pp0_iter0_reg,
    and_ln17_reg_3154,
    icmp_ln150_reg_3039,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    and_ln17_4_reg_3079_pp0_iter2_reg,
    aw_RVALID,
    and_ln17_2_reg_3061_pp0_iter2_reg,
    bi_RVALID,
    \add_ln43_2_reg_3284_reg[16] ,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    p_reg_reg_18,
    p_reg_reg_19,
    p_reg_reg_20,
    p_reg_reg_21,
    p_reg_reg_22,
    p_reg_reg_23);
  output ap_enable_reg_pp0_iter1_reg_rep__0;
  output [19:0]C;
  output \icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] ;
  output ap_NS_fsm389_out;
  input p_reg_reg;
  input grp_fu_2626_ce;
  input p_reg_reg_0;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_1;
  input [7:0]D;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input and_ln17_4_reg_3079_pp0_iter1_reg;
  input p_reg_reg_2;
  input bi_ARREADY;
  input aw_ARREADY;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input \ap_CS_fsm[3]_i_4 ;
  input ap_enable_reg_pp0_iter0_reg;
  input and_ln17_reg_3154;
  input icmp_ln150_reg_3039;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input and_ln17_4_reg_3079_pp0_iter2_reg;
  input aw_RVALID;
  input and_ln17_2_reg_3061_pp0_iter2_reg;
  input bi_RVALID;
  input \add_ln43_2_reg_3284_reg[16] ;
  input p_reg_reg_3;
  input [0:0]p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input p_reg_reg_13;
  input p_reg_reg_14;
  input p_reg_reg_15;
  input p_reg_reg_16;
  input p_reg_reg_17;
  input p_reg_reg_18;
  input p_reg_reg_19;
  input p_reg_reg_20;
  input p_reg_reg_21;
  input p_reg_reg_22;
  input p_reg_reg_23;

  wire [19:0]C;
  wire [7:0]D;
  wire [1:0]Q;
  wire \add_ln43_2_reg_3284_reg[16] ;
  wire and_ln17_2_reg_3061_pp0_iter2_reg;
  wire and_ln17_4_reg_3079_pp0_iter1_reg;
  wire and_ln17_4_reg_3079_pp0_iter2_reg;
  wire and_ln17_reg_3154;
  wire \ap_CS_fsm[3]_i_4 ;
  wire ap_NS_fsm389_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg_rep__0;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_fu_2626_ce;
  wire icmp_ln150_reg_3039;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire \icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] ;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_17;
  wire p_reg_reg_18;
  wire p_reg_reg_19;
  wire p_reg_reg_2;
  wire p_reg_reg_20;
  wire p_reg_reg_21;
  wire p_reg_reg_22;
  wire p_reg_reg_23;
  wire p_reg_reg_3;
  wire [0:0]p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_65 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.C(C),
        .D(D),
        .Q(Q),
        .\add_ln43_2_reg_3284_reg[16] (\add_ln43_2_reg_3284_reg[16] ),
        .and_ln17_2_reg_3061_pp0_iter2_reg(and_ln17_2_reg_3061_pp0_iter2_reg),
        .and_ln17_4_reg_3079_pp0_iter1_reg(and_ln17_4_reg_3079_pp0_iter1_reg),
        .and_ln17_4_reg_3079_pp0_iter2_reg(and_ln17_4_reg_3079_pp0_iter2_reg),
        .and_ln17_reg_3154(and_ln17_reg_3154),
        .\ap_CS_fsm[3]_i_4_0 (\ap_CS_fsm[3]_i_4 ),
        .ap_NS_fsm389_out(ap_NS_fsm389_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg_rep__0(ap_enable_reg_pp0_iter1_reg_rep__0),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_fu_2626_ce(grp_fu_2626_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .\icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] (\icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] ),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_12(p_reg_reg_11),
        .p_reg_reg_13(p_reg_reg_12),
        .p_reg_reg_14(p_reg_reg_13),
        .p_reg_reg_15(p_reg_reg_14),
        .p_reg_reg_16(p_reg_reg_15),
        .p_reg_reg_17(p_reg_reg_16),
        .p_reg_reg_18(p_reg_reg_17),
        .p_reg_reg_19(p_reg_reg_18),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_20(p_reg_reg_19),
        .p_reg_reg_21(p_reg_reg_20),
        .p_reg_reg_22(p_reg_reg_21),
        .p_reg_reg_23(p_reg_reg_22),
        .p_reg_reg_24(p_reg_reg_23),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_18
   (C,
    E,
    grp_fu_2671_ce,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    D,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19,
    p_reg_reg_2,
    p_reg_reg_3);
  output [19:0]C;
  input [0:0]E;
  input grp_fu_2671_ce;
  input [0:0]p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_1;
  input [7:0]D;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19;
  input p_reg_reg_2;
  input [0:0]p_reg_reg_3;

  wire [19:0]C;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_fu_2671_ce;
  wire [0:0]p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire [0:0]p_reg_reg_3;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_64 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.C(C),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_2671_ce(grp_fu_2671_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_19
   (\ap_CS_fsm_reg[4] ,
    C,
    ap_enable_reg_pp0_iter2_reg_rep__0,
    ap_NS_fsm398_out,
    ap_block_state5_io,
    ap_enable_reg_pp0_iter0,
    p_reg_reg,
    grp_fu_2671_ce,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    bi_RVALID,
    p_121_in,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg_reg,
    ap_enable_reg_pp0_iter0_reg,
    bi_ARREADY,
    icmp_ln21_reg_3043,
    aw_ARREADY,
    icmp_ln150_reg_3039,
    and_ln17_1_reg_3052,
    aw_RVALID,
    p_reg_reg_4,
    icmp_ln21_reg_3043_pp0_iter1_reg,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3,
    p_reg_reg_5);
  output \ap_CS_fsm_reg[4] ;
  output [19:0]C;
  output ap_enable_reg_pp0_iter2_reg_rep__0;
  output ap_NS_fsm398_out;
  output ap_block_state5_io;
  output ap_enable_reg_pp0_iter0;
  input p_reg_reg;
  input grp_fu_2671_ce;
  input p_reg_reg_0;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;
  input p_reg_reg_3;
  input bi_RVALID;
  input p_121_in;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input bi_ARREADY;
  input icmp_ln21_reg_3043;
  input aw_ARREADY;
  input icmp_ln150_reg_3039;
  input and_ln17_1_reg_3052;
  input aw_RVALID;
  input p_reg_reg_4;
  input icmp_ln21_reg_3043_pp0_iter1_reg;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3;
  input [0:0]p_reg_reg_5;

  wire [19:0]C;
  wire [1:0]Q;
  wire and_ln17_1_reg_3052;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_NS_fsm398_out;
  wire ap_block_state5_io;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter2_reg_rep__0;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_fu_2671_ce;
  wire icmp_ln150_reg_3039;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire icmp_ln21_reg_3043;
  wire icmp_ln21_reg_3043_pp0_iter1_reg;
  wire p_121_in;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire [0:0]p_reg_reg_5;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_63 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.C(C),
        .Q(Q),
        .and_ln17_1_reg_3052(and_ln17_1_reg_3052),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_NS_fsm398_out(ap_NS_fsm398_out),
        .ap_block_state5_io(ap_block_state5_io),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(ap_enable_reg_pp0_iter0_reg_reg),
        .ap_enable_reg_pp0_iter2_reg_rep__0(ap_enable_reg_pp0_iter2_reg_rep__0),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_fu_2671_ce(grp_fu_2671_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .icmp_ln21_reg_3043(icmp_ln21_reg_3043),
        .icmp_ln21_reg_3043_pp0_iter1_reg(icmp_ln21_reg_3043_pp0_iter1_reg),
        .p_121_in(p_121_in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_20
   (C,
    E,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    Q,
    B,
    D,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_2);
  output [19:0]C;
  input [0:0]E;
  input p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [0:0]Q;
  input [7:0]B;
  input [7:0]D;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22;
  input ap_enable_reg_pp0_iter1;
  input [0:0]p_reg_reg_2;

  wire [7:0]B;
  wire [19:0]C;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [0:0]p_reg_reg_2;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_62 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.B(B),
        .C(C),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_21
   (\ap_CS_fsm_reg[1] ,
    ap_enable_reg_pp0_iter1_reg_rep__0,
    \ap_CS_fsm_reg[5] ,
    C,
    ap_enable_reg_pp0_iter1_reg_rep__0_0,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    D,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_block_pp0_stage2_11001,
    ap_enable_reg_pp0_iter0,
    ap_block_state6_io,
    p_128_in,
    p_reg_reg_3,
    ap_block_pp0_stage5_110012130_out,
    p_reg_reg_4,
    p_reg_reg_5);
  output \ap_CS_fsm_reg[1] ;
  output [0:0]ap_enable_reg_pp0_iter1_reg_rep__0;
  output \ap_CS_fsm_reg[5] ;
  output [19:0]C;
  output ap_enable_reg_pp0_iter1_reg_rep__0_0;
  input p_reg_reg;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_0;
  input [7:0]D;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18;
  input ap_enable_reg_pp0_iter1;
  input [2:0]p_reg_reg_1;
  input p_reg_reg_2;
  input ap_block_pp0_stage2_11001;
  input ap_enable_reg_pp0_iter0;
  input ap_block_state6_io;
  input p_128_in;
  input p_reg_reg_3;
  input ap_block_pp0_stage5_110012130_out;
  input p_reg_reg_4;
  input p_reg_reg_5;

  wire [19:0]C;
  wire [7:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage2_11001;
  wire ap_block_pp0_stage5_110012130_out;
  wire ap_block_state6_io;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_rep__0;
  wire ap_enable_reg_pp0_iter1_reg_rep__0_0;
  wire p_128_in;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_61 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.C(C),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_block_pp0_stage5_110012130_out(ap_block_pp0_stage5_110012130_out),
        .ap_block_state6_io(ap_block_state6_io),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_rep__0(ap_enable_reg_pp0_iter1_reg_rep__0),
        .ap_enable_reg_pp0_iter1_reg_rep__0_0(ap_enable_reg_pp0_iter1_reg_rep__0_0),
        .p_128_in(p_128_in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_22
   (C,
    p_reg_reg,
    grp_fu_2698_ce,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    Q,
    B,
    A,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28,
    p_reg_reg_2,
    p_reg_reg_3);
  output [19:0]C;
  input p_reg_reg;
  input grp_fu_2698_ce;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [0:0]Q;
  input [7:0]B;
  input [7:0]A;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28;
  input p_reg_reg_2;
  input p_reg_reg_3;

  wire [7:0]A;
  wire [7:0]B;
  wire [19:0]C;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_fu_2698_ce;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_60 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.A(A),
        .B(B),
        .C(C),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_2698_ce(grp_fu_2698_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_23
   (E,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter2_reg_rep,
    C,
    \bus_wide_gen.data_valid_reg ,
    p_110_in,
    ap_NS_fsm4107_out,
    grp_fu_2698_ce,
    ap_clk,
    Q,
    B,
    p_reg_reg,
    bi_RVALID,
    aw_RVALID,
    p_108_in,
    p_reg_reg_0,
    and_ln17_3_reg_3070,
    icmp_ln150_reg_3039,
    aw_ARREADY,
    and_ln17_1_reg_3052,
    bi_ARREADY,
    p_reg_reg_1,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    icmp_ln21_reg_3043_pp0_iter1_reg,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    ap_block_pp0_stage2_11001);
  output [0:0]E;
  output \ap_CS_fsm_reg[2] ;
  output ap_enable_reg_pp0_iter2_reg_rep;
  output [19:0]C;
  output \bus_wide_gen.data_valid_reg ;
  output p_110_in;
  output ap_NS_fsm4107_out;
  input grp_fu_2698_ce;
  input ap_clk;
  input [1:0]Q;
  input [7:0]B;
  input [7:0]p_reg_reg;
  input bi_RVALID;
  input aw_RVALID;
  input p_108_in;
  input p_reg_reg_0;
  input and_ln17_3_reg_3070;
  input icmp_ln150_reg_3039;
  input aw_ARREADY;
  input and_ln17_1_reg_3052;
  input bi_ARREADY;
  input p_reg_reg_1;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input icmp_ln21_reg_3043_pp0_iter1_reg;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16;
  input p_reg_reg_2;
  input [1:0]p_reg_reg_3;
  input p_reg_reg_4;
  input ap_block_pp0_stage2_11001;

  wire [7:0]B;
  wire [19:0]C;
  wire [0:0]E;
  wire [1:0]Q;
  wire and_ln17_1_reg_3052;
  wire and_ln17_3_reg_3070;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_NS_fsm4107_out;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg_rep;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire \bus_wide_gen.data_valid_reg ;
  wire grp_fu_2698_ce;
  wire icmp_ln150_reg_3039;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire icmp_ln21_reg_3043_pp0_iter1_reg;
  wire p_108_in;
  wire p_110_in;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [1:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_59 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.B(B),
        .C(C),
        .E(E),
        .Q(Q),
        .and_ln17_1_reg_3052(and_ln17_1_reg_3052),
        .and_ln17_3_reg_3070(and_ln17_3_reg_3070),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_NS_fsm4107_out(ap_NS_fsm4107_out),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_rep(ap_enable_reg_pp0_iter2_reg_rep),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .grp_fu_2698_ce(grp_fu_2698_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .icmp_ln21_reg_3043_pp0_iter1_reg(icmp_ln21_reg_3043_pp0_iter1_reg),
        .p_108_in(p_108_in),
        .p_110_in(p_110_in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_24
   (A,
    C,
    ap_condition_1231,
    grp_fu_2707_ce,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    and_ln17_1_reg_3052_pp0_iter2_reg,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    p_reg_reg_2,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27,
    p_reg_reg_3,
    p_reg_reg_4);
  output [7:0]A;
  output [19:0]C;
  input ap_condition_1231;
  input grp_fu_2707_ce;
  input [0:0]p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_1;
  input and_ln17_1_reg_3052_pp0_iter2_reg;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input [7:0]p_reg_reg_2;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27;
  input p_reg_reg_3;
  input [0:0]p_reg_reg_4;

  wire [7:0]A;
  wire [19:0]C;
  wire [0:0]Q;
  wire and_ln17_1_reg_3052_pp0_iter2_reg;
  wire ap_clk;
  wire ap_condition_1231;
  wire grp_fu_2707_ce;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire [0:0]p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire [0:0]p_reg_reg_4;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_58 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .and_ln17_1_reg_3052_pp0_iter2_reg(and_ln17_1_reg_3052_pp0_iter2_reg),
        .ap_clk(ap_clk),
        .ap_condition_1231(ap_condition_1231),
        .grp_fu_2707_ce(grp_fu_2707_ce),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_25
   (\ap_CS_fsm_reg[4] ,
    ap_condition_1231,
    \ap_CS_fsm_reg[1] ,
    C,
    \bus_wide_gen.data_valid_reg ,
    p_76_in,
    ap_NS_fsm273_out,
    grp_fu_2707_ce,
    ap_clk,
    Q,
    B,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    bi_RVALID,
    aw_RVALID,
    p_reg_reg_2,
    and_ln17_4_reg_3079_pp0_iter1_reg,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    aw_ARREADY,
    and_ln17_2_reg_3061_pp0_iter1_reg,
    bi_ARREADY,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    and_ln17_2_reg_3061_pp0_iter2_reg,
    and_ln17_reg_3154_pp0_iter1_reg,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    p_reg_reg_18,
    p_reg_reg_19,
    p_reg_reg_20,
    p_reg_reg_21,
    p_reg_reg_22,
    p_reg_reg_23,
    p_reg_reg_24);
  output [0:0]\ap_CS_fsm_reg[4] ;
  output ap_condition_1231;
  output \ap_CS_fsm_reg[1] ;
  output [19:0]C;
  output \bus_wide_gen.data_valid_reg ;
  output p_76_in;
  output ap_NS_fsm273_out;
  input grp_fu_2707_ce;
  input ap_clk;
  input [1:0]Q;
  input [7:0]B;
  input [7:0]p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input bi_RVALID;
  input aw_RVALID;
  input p_reg_reg_2;
  input and_ln17_4_reg_3079_pp0_iter1_reg;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input aw_ARREADY;
  input and_ln17_2_reg_3061_pp0_iter1_reg;
  input bi_ARREADY;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input and_ln17_2_reg_3061_pp0_iter2_reg;
  input and_ln17_reg_3154_pp0_iter1_reg;
  input p_reg_reg_3;
  input [1:0]p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input p_reg_reg_13;
  input p_reg_reg_14;
  input p_reg_reg_15;
  input p_reg_reg_16;
  input p_reg_reg_17;
  input p_reg_reg_18;
  input p_reg_reg_19;
  input p_reg_reg_20;
  input p_reg_reg_21;
  input p_reg_reg_22;
  input p_reg_reg_23;
  input p_reg_reg_24;

  wire [7:0]B;
  wire [19:0]C;
  wire [1:0]Q;
  wire and_ln17_2_reg_3061_pp0_iter1_reg;
  wire and_ln17_2_reg_3061_pp0_iter2_reg;
  wire and_ln17_4_reg_3079_pp0_iter1_reg;
  wire and_ln17_reg_3154_pp0_iter1_reg;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_NS_fsm273_out;
  wire ap_clk;
  wire ap_condition_1231;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire \bus_wide_gen.data_valid_reg ;
  wire grp_fu_2707_ce;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_76_in;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_17;
  wire p_reg_reg_18;
  wire p_reg_reg_19;
  wire p_reg_reg_2;
  wire p_reg_reg_20;
  wire p_reg_reg_21;
  wire p_reg_reg_22;
  wire p_reg_reg_23;
  wire p_reg_reg_24;
  wire p_reg_reg_3;
  wire [1:0]p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_57 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.B(B),
        .C(C),
        .Q(Q),
        .and_ln17_2_reg_3061_pp0_iter1_reg(and_ln17_2_reg_3061_pp0_iter1_reg),
        .and_ln17_2_reg_3061_pp0_iter2_reg(and_ln17_2_reg_3061_pp0_iter2_reg),
        .and_ln17_4_reg_3079_pp0_iter1_reg(and_ln17_4_reg_3079_pp0_iter1_reg),
        .and_ln17_reg_3154_pp0_iter1_reg(and_ln17_reg_3154_pp0_iter1_reg),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_NS_fsm273_out(ap_NS_fsm273_out),
        .ap_clk(ap_clk),
        .ap_condition_1231(ap_condition_1231),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .grp_fu_2707_ce(grp_fu_2707_ce),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_76_in(p_76_in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_12(p_reg_reg_11),
        .p_reg_reg_13(p_reg_reg_12),
        .p_reg_reg_14(p_reg_reg_13),
        .p_reg_reg_15(p_reg_reg_14),
        .p_reg_reg_16(p_reg_reg_15),
        .p_reg_reg_17(p_reg_reg_16),
        .p_reg_reg_18(p_reg_reg_17),
        .p_reg_reg_19(p_reg_reg_18),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_20(p_reg_reg_19),
        .p_reg_reg_21(p_reg_reg_20),
        .p_reg_reg_22(p_reg_reg_21),
        .p_reg_reg_23(p_reg_reg_22),
        .p_reg_reg_24(p_reg_reg_23),
        .p_reg_reg_25(p_reg_reg_24),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_26
   (A,
    C,
    E,
    grp_fu_2716_ce,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    and_ln17_2_reg_3061_pp0_iter2_reg,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    p_reg_reg_2,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26,
    p_reg_reg_3,
    p_reg_reg_4);
  output [7:0]A;
  output [19:0]C;
  input [0:0]E;
  input grp_fu_2716_ce;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_1;
  input and_ln17_2_reg_3061_pp0_iter2_reg;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input [7:0]p_reg_reg_2;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26;
  input p_reg_reg_3;
  input [0:0]p_reg_reg_4;

  wire [7:0]A;
  wire [19:0]C;
  wire [0:0]E;
  wire [0:0]Q;
  wire and_ln17_2_reg_3061_pp0_iter2_reg;
  wire ap_clk;
  wire grp_fu_2716_ce;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire [0:0]p_reg_reg_4;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_56 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .E(E),
        .Q(Q),
        .and_ln17_2_reg_3061_pp0_iter2_reg(and_ln17_2_reg_3061_pp0_iter2_reg),
        .ap_clk(ap_clk),
        .grp_fu_2716_ce(grp_fu_2716_ce),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_27
   (grp_fu_2716_ce,
    \ap_CS_fsm_reg[2] ,
    B,
    C,
    ap_block_pp0_stage2_11001,
    ap_block_pp0_stage2_110012124_out,
    ap_block_pp0_stage2_110011,
    p_reg_reg,
    E,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    bi_ARREADY,
    p_reg_reg_5,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    and_ln17_3_reg_3070_pp0_iter1_reg,
    aw_ARREADY,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    \dout[3]_i_10 ,
    ap_enable_reg_pp0_iter0_reg,
    icmp_ln21_reg_3043,
    icmp_ln150_reg_3039,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    and_ln17_4_reg_3079_pp0_iter2_reg,
    p_reg_reg_6,
    \dout[3]_i_10_0 ,
    and_ln17_3_reg_3070_pp0_iter2_reg,
    aw_RVALID,
    and_ln17_1_reg_3052_pp0_iter2_reg,
    bi_RVALID,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4,
    p_reg_reg_7);
  output grp_fu_2716_ce;
  output \ap_CS_fsm_reg[2] ;
  output [7:0]B;
  output [19:0]C;
  output ap_block_pp0_stage2_11001;
  output ap_block_pp0_stage2_110012124_out;
  output ap_block_pp0_stage2_110011;
  input p_reg_reg;
  input [0:0]E;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_0;
  input [0:0]p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input bi_ARREADY;
  input p_reg_reg_5;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input and_ln17_3_reg_3070_pp0_iter1_reg;
  input aw_ARREADY;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input \dout[3]_i_10 ;
  input ap_enable_reg_pp0_iter0_reg;
  input icmp_ln21_reg_3043;
  input icmp_ln150_reg_3039;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input and_ln17_4_reg_3079_pp0_iter2_reg;
  input [7:0]p_reg_reg_6;
  input \dout[3]_i_10_0 ;
  input and_ln17_3_reg_3070_pp0_iter2_reg;
  input aw_RVALID;
  input and_ln17_1_reg_3052_pp0_iter2_reg;
  input bi_RVALID;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4;
  input p_reg_reg_7;

  wire [7:0]B;
  wire [19:0]C;
  wire [0:0]E;
  wire [1:0]Q;
  wire and_ln17_1_reg_3052_pp0_iter2_reg;
  wire and_ln17_3_reg_3070_pp0_iter1_reg;
  wire and_ln17_3_reg_3070_pp0_iter2_reg;
  wire and_ln17_4_reg_3079_pp0_iter2_reg;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage2_11001;
  wire ap_block_pp0_stage2_110011;
  wire ap_block_pp0_stage2_110012124_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire \dout[3]_i_10 ;
  wire \dout[3]_i_10_0 ;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_fu_2716_ce;
  wire icmp_ln150_reg_3039;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire icmp_ln21_reg_3043;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire [7:0]p_reg_reg_6;
  wire p_reg_reg_7;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_55 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.B(B),
        .C(C),
        .E(E),
        .Q(Q),
        .and_ln17_1_reg_3052_pp0_iter2_reg(and_ln17_1_reg_3052_pp0_iter2_reg),
        .and_ln17_3_reg_3070_pp0_iter1_reg(and_ln17_3_reg_3070_pp0_iter1_reg),
        .and_ln17_3_reg_3070_pp0_iter2_reg(and_ln17_3_reg_3070_pp0_iter2_reg),
        .and_ln17_4_reg_3079_pp0_iter2_reg(and_ln17_4_reg_3079_pp0_iter2_reg),
        .\ap_CS_fsm_reg[2] (grp_fu_2716_ce),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_block_pp0_stage2_110011(ap_block_pp0_stage2_110011),
        .ap_block_pp0_stage2_110012124_out(ap_block_pp0_stage2_110012124_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .\dout[3]_i_10 (\dout[3]_i_10 ),
        .\dout[3]_i_10_0 (\dout[3]_i_10_0 ),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .icmp_ln21_reg_3043(icmp_ln21_reg_3043),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_28
   (\ap_CS_fsm_reg[4] ,
    C,
    p_reg_reg,
    grp_fu_2671_ce,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    D,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4);
  output \ap_CS_fsm_reg[4] ;
  output [19:0]C;
  input p_reg_reg;
  input grp_fu_2671_ce;
  input p_reg_reg_0;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_1;
  input [7:0]D;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25;
  input p_reg_reg_2;
  input [0:0]p_reg_reg_3;
  input p_reg_reg_4;

  wire [19:0]C;
  wire [7:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire grp_fu_2671_ce;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire [0:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_54 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.C(C),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .grp_fu_2671_ce(grp_fu_2671_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_29
   (C,
    p_reg_reg,
    grp_fu_2671_ce,
    p_reg_reg_0,
    ap_clk,
    Q,
    B,
    D,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29,
    p_reg_reg_1,
    p_reg_reg_2);
  output [19:0]C;
  input p_reg_reg;
  input grp_fu_2671_ce;
  input p_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [7:0]B;
  input [7:0]D;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29;
  input p_reg_reg_1;
  input [0:0]p_reg_reg_2;

  wire [7:0]B;
  wire [19:0]C;
  wire [7:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_fu_2671_ce;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [0:0]p_reg_reg_2;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_53 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.B(B),
        .C(C),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_2671_ce(grp_fu_2671_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_30
   (\ap_CS_fsm_reg[2] ,
    E,
    C,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    D,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35,
    ap_enable_reg_pp0_iter2,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    ap_block_pp0_stage2_11001,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7);
  output \ap_CS_fsm_reg[2] ;
  output [0:0]E;
  output [19:0]C;
  input p_reg_reg;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_0;
  input [7:0]D;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35;
  input ap_enable_reg_pp0_iter2;
  input [1:0]p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input ap_block_pp0_stage2_11001;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;

  wire [19:0]C;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [1:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_52 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.C(C),
        .D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_31
   (E,
    C,
    \ap_CS_fsm_reg[1] ,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    Q,
    p_reg_reg_2,
    D,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5);
  output [0:0]E;
  output [19:0]C;
  output \ap_CS_fsm_reg[1] ;
  input p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_2;
  input [7:0]D;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24;
  input p_reg_reg_3;
  input [1:0]p_reg_reg_4;
  input p_reg_reg_5;

  wire [19:0]C;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire [1:0]p_reg_reg_4;
  wire p_reg_reg_5;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_51 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.C(C),
        .D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_32
   (\ap_CS_fsm_reg[5] ,
    B,
    C,
    p_128_in,
    ap_block_pp0_stage5_110012130_out,
    ap_enable_reg_pp0_iter2_reg_rep,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    Q,
    p_reg_reg_2,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    and_ln17_reg_3154_pp0_iter1_reg,
    p_reg_reg_3,
    bi_RVALID,
    and_ln17_4_reg_3079_pp0_iter2_reg,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23,
    p_reg_reg_4,
    p_reg_reg_5,
    ap_enable_reg_pp0_iter0,
    ap_block_state6_io,
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[0] ,
    and_ln17_1_reg_3052_pp0_iter2_reg,
    p_reg_reg_6);
  output \ap_CS_fsm_reg[5] ;
  output [7:0]B;
  output [19:0]C;
  output p_128_in;
  output ap_block_pp0_stage5_110012130_out;
  output ap_enable_reg_pp0_iter2_reg_rep;
  input p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_2;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input and_ln17_reg_3154_pp0_iter1_reg;
  input p_reg_reg_3;
  input bi_RVALID;
  input and_ln17_4_reg_3079_pp0_iter2_reg;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23;
  input [0:0]p_reg_reg_4;
  input p_reg_reg_5;
  input ap_enable_reg_pp0_iter0;
  input ap_block_state6_io;
  input \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[0] ;
  input and_ln17_1_reg_3052_pp0_iter2_reg;
  input [7:0]p_reg_reg_6;

  wire [7:0]B;
  wire [19:0]C;
  wire [1:0]Q;
  wire and_ln17_1_reg_3052_pp0_iter2_reg;
  wire and_ln17_4_reg_3079_pp0_iter2_reg;
  wire and_ln17_reg_3154_pp0_iter1_reg;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage5_110012130_out;
  wire ap_block_state6_io;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter2_reg_rep;
  wire bi_RVALID;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_128_in;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire [0:0]p_reg_reg_4;
  wire p_reg_reg_5;
  wire [7:0]p_reg_reg_6;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_50 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.B(B),
        .C(C),
        .Q(Q),
        .and_ln17_1_reg_3052_pp0_iter2_reg(and_ln17_1_reg_3052_pp0_iter2_reg),
        .and_ln17_4_reg_3079_pp0_iter2_reg(and_ln17_4_reg_3079_pp0_iter2_reg),
        .and_ln17_reg_3154_pp0_iter1_reg(and_ln17_reg_3154_pp0_iter1_reg),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_block_pp0_stage5_110012130_out(ap_block_pp0_stage5_110012130_out),
        .ap_block_state6_io(ap_block_state6_io),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter2_reg_rep(ap_enable_reg_pp0_iter2_reg_rep),
        .bi_RVALID(bi_RVALID),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_128_in(p_128_in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23),
        .\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[0] (\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[0] ));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_33
   (\ap_CS_fsm_reg[0]_rep__0 ,
    B,
    C,
    ap_condition_1231,
    grp_fu_2698_ce,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17,
    ap_enable_reg_pp0_iter3,
    p_reg_reg_1,
    p_reg_reg_2,
    and_ln17_2_reg_3061_pp0_iter2_reg,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    p_reg_reg_3,
    p_reg_reg_4);
  output \ap_CS_fsm_reg[0]_rep__0 ;
  output [7:0]B;
  output [19:0]C;
  input ap_condition_1231;
  input grp_fu_2698_ce;
  input p_reg_reg;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_0;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17;
  input ap_enable_reg_pp0_iter3;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input and_ln17_2_reg_3061_pp0_iter2_reg;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input [7:0]p_reg_reg_3;
  input p_reg_reg_4;

  wire [7:0]B;
  wire [19:0]C;
  wire [1:0]Q;
  wire and_ln17_2_reg_3061_pp0_iter2_reg;
  wire \ap_CS_fsm_reg[0]_rep__0 ;
  wire ap_clk;
  wire ap_condition_1231;
  wire ap_enable_reg_pp0_iter3;
  wire grp_fu_2698_ce;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_49 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.B(B),
        .C(C),
        .Q(Q),
        .and_ln17_2_reg_3061_pp0_iter2_reg(and_ln17_2_reg_3061_pp0_iter2_reg),
        .\ap_CS_fsm_reg[0]_rep__0 (\ap_CS_fsm_reg[0]_rep__0 ),
        .ap_clk(ap_clk),
        .ap_condition_1231(ap_condition_1231),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .grp_fu_2698_ce(grp_fu_2698_ce),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_34
   (B,
    C,
    E,
    grp_fu_2707_ce,
    ap_condition_1231,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_enable_reg_pp0_iter3,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    p_reg_reg_18,
    p_reg_reg_19,
    p_reg_reg_20,
    p_reg_reg_21,
    and_ln17_3_reg_3070_pp0_iter2_reg,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    p_reg_reg_22);
  output [7:0]B;
  output [19:0]C;
  input [0:0]E;
  input grp_fu_2707_ce;
  input ap_condition_1231;
  input p_reg_reg;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_0;
  input p_reg_reg_1;
  input [0:0]p_reg_reg_2;
  input ap_enable_reg_pp0_iter3;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input p_reg_reg_13;
  input p_reg_reg_14;
  input p_reg_reg_15;
  input p_reg_reg_16;
  input p_reg_reg_17;
  input p_reg_reg_18;
  input p_reg_reg_19;
  input p_reg_reg_20;
  input p_reg_reg_21;
  input and_ln17_3_reg_3070_pp0_iter2_reg;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input [7:0]p_reg_reg_22;

  wire [7:0]B;
  wire [19:0]C;
  wire [0:0]E;
  wire [0:0]Q;
  wire and_ln17_3_reg_3070_pp0_iter2_reg;
  wire ap_clk;
  wire ap_condition_1231;
  wire ap_enable_reg_pp0_iter3;
  wire grp_fu_2707_ce;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_17;
  wire p_reg_reg_18;
  wire p_reg_reg_19;
  wire [0:0]p_reg_reg_2;
  wire p_reg_reg_20;
  wire p_reg_reg_21;
  wire [7:0]p_reg_reg_22;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_48 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.B(B),
        .C(C),
        .E(E),
        .Q(Q),
        .and_ln17_3_reg_3070_pp0_iter2_reg(and_ln17_3_reg_3070_pp0_iter2_reg),
        .ap_clk(ap_clk),
        .ap_condition_1231(ap_condition_1231),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .grp_fu_2707_ce(grp_fu_2707_ce),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_12(p_reg_reg_11),
        .p_reg_reg_13(p_reg_reg_12),
        .p_reg_reg_14(p_reg_reg_13),
        .p_reg_reg_15(p_reg_reg_14),
        .p_reg_reg_16(p_reg_reg_15),
        .p_reg_reg_17(p_reg_reg_16),
        .p_reg_reg_18(p_reg_reg_17),
        .p_reg_reg_19(p_reg_reg_18),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_20(p_reg_reg_19),
        .p_reg_reg_21(p_reg_reg_20),
        .p_reg_reg_22(p_reg_reg_21),
        .p_reg_reg_23(p_reg_reg_22),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_35
   (E,
    grp_fu_2707_ce,
    \ap_CS_fsm_reg[5] ,
    C,
    \ap_CS_fsm_reg[4] ,
    ap_NS_fsm3100_out,
    ap_enable_reg_pp0_iter1_reg_rep__0,
    ap_clk,
    Q,
    B,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    bi_RVALID,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    and_ln17_3_reg_3070_pp0_iter2_reg,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5,
    p_reg_reg_4,
    ap_enable_reg_pp0_iter3,
    p_reg_reg_5,
    ap_enable_reg_pp0_iter0,
    ap_block_state5_io,
    p_110_in,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    aw_RVALID);
  output [0:0]E;
  output grp_fu_2707_ce;
  output \ap_CS_fsm_reg[5] ;
  output [19:0]C;
  output \ap_CS_fsm_reg[4] ;
  output ap_NS_fsm3100_out;
  output ap_enable_reg_pp0_iter1_reg_rep__0;
  input ap_clk;
  input [1:0]Q;
  input [7:0]B;
  input [7:0]p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input bi_RVALID;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input and_ln17_3_reg_3070_pp0_iter2_reg;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5;
  input [1:0]p_reg_reg_4;
  input ap_enable_reg_pp0_iter3;
  input p_reg_reg_5;
  input ap_enable_reg_pp0_iter0;
  input ap_block_state5_io;
  input p_110_in;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input aw_RVALID;

  wire [7:0]B;
  wire [19:0]C;
  wire [0:0]E;
  wire [1:0]Q;
  wire and_ln17_3_reg_3070_pp0_iter2_reg;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_NS_fsm3100_out;
  wire ap_block_state5_io;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_rep__0;
  wire ap_enable_reg_pp0_iter3;
  wire aw_RVALID;
  wire bi_RVALID;
  wire grp_fu_2707_ce;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_110_in;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [1:0]p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_47 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.B(B),
        .C(C),
        .E(E),
        .Q(Q),
        .and_ln17_3_reg_3070_pp0_iter2_reg(and_ln17_3_reg_3070_pp0_iter2_reg),
        .\ap_CS_fsm_reg[4] (grp_fu_2707_ce),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_NS_fsm3100_out(ap_NS_fsm3100_out),
        .ap_block_state5_io(ap_block_state5_io),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg_rep__0(ap_enable_reg_pp0_iter1_reg_rep__0),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .aw_RVALID(aw_RVALID),
        .bi_RVALID(bi_RVALID),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_110_in(p_110_in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_36
   (\icmp_ln150_reg_3039_reg[0] ,
    C,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1,
    E,
    grp_fu_2626_ce,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8,
    icmp_ln150_reg_3039,
    p_reg_reg_2,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    p_reg_reg_3,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_4);
  output [0:0]\icmp_ln150_reg_3039_reg[0] ;
  output [19:0]C;
  output shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;
  input [0:0]E;
  input grp_fu_2626_ce;
  input p_reg_reg;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8;
  input icmp_ln150_reg_3039;
  input [0:0]p_reg_reg_2;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input p_reg_reg_3;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_4;

  wire [19:0]C;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_fu_2626_ce;
  wire icmp_ln150_reg_3039;
  wire [0:0]\icmp_ln150_reg_3039_reg[0] ;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [0:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_46 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.C(C),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_fu_2626_ce(grp_fu_2626_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .\icmp_ln150_reg_3039_reg[0] (\icmp_ln150_reg_3039_reg[0] ),
        .\icmp_ln150_reg_3039_reg[0]_0 (shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_37
   (E,
    C,
    grp_fu_2626_ce,
    t_fu_336,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    icmp_ln150_reg_3039,
    ap_block_pp0_stage2_11001,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_2,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    p_reg_reg_3,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1);
  output [0:0]E;
  output [19:0]C;
  input grp_fu_2626_ce;
  input t_fu_336;
  input p_reg_reg;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input icmp_ln150_reg_3039;
  input ap_block_pp0_stage2_11001;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_2;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input [0:0]p_reg_reg_3;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7;
  input shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;

  wire [19:0]C;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_fu_2626_ce;
  wire icmp_ln150_reg_3039;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire [0:0]p_reg_reg_3;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;
  wire t_fu_336;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.C(C),
        .E(E),
        .Q(Q),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_fu_2626_ce(grp_fu_2626_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .t_fu_336(t_fu_336));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_8
   (shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380,
    C,
    t_fu_336,
    grp_fu_2626_ce,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1,
    p_reg_reg_2,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    p_reg_reg_3,
    ap_enable_reg_pp0_iter0_reg,
    icmp_ln150_reg_3039);
  output shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380;
  output [19:0]C;
  input t_fu_336;
  input grp_fu_2626_ce;
  input p_reg_reg;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1;
  input shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;
  input p_reg_reg_2;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input p_reg_reg_3;
  input ap_enable_reg_pp0_iter0_reg;
  input icmp_ln150_reg_3039;

  wire [19:0]C;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_fu_2626_ce;
  wire icmp_ln150_reg_3039;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;
  wire t_fu_336;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_74 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.C(C),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_fu_2626_ce(grp_fu_2626_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .t_fu_336(t_fu_336));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_9
   (t_fu_336,
    grp_fu_2626_ce,
    \ap_CS_fsm_reg[5] ,
    C,
    \ap_CS_fsm_reg[0]_rep ,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    ap_block_pp0_stage2_11001,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    icmp_ln150_reg_3039,
    p_reg_reg_4,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_5,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1,
    CO,
    p_reg_reg_6,
    and_ln17_1_reg_3052_pp0_iter1_reg,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    aw_RVALID,
    icmp_ln21_reg_3043_pp0_iter1_reg,
    bi_RVALID,
    ap_NS_fsm4107_out);
  output t_fu_336;
  output grp_fu_2626_ce;
  output \ap_CS_fsm_reg[5] ;
  output [19:0]C;
  output \ap_CS_fsm_reg[0]_rep ;
  output grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input ap_block_pp0_stage2_11001;
  input [1:0]p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input icmp_ln150_reg_3039;
  input p_reg_reg_4;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_5;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un;
  input shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;
  input [0:0]CO;
  input p_reg_reg_6;
  input and_ln17_1_reg_3052_pp0_iter1_reg;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input aw_RVALID;
  input icmp_ln21_reg_3043_pp0_iter1_reg;
  input bi_RVALID;
  input ap_NS_fsm4107_out;

  wire [19:0]C;
  wire [0:0]CO;
  wire [1:0]Q;
  wire and_ln17_1_reg_3052_pp0_iter1_reg;
  wire \ap_CS_fsm_reg[0]_rep ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_NS_fsm4107_out;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire aw_RVALID;
  wire bi_RVALID;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld;
  wire grp_fu_2626_ce;
  wire icmp_ln150_reg_3039;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire icmp_ln21_reg_3043_pp0_iter1_reg;
  wire [7:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [1:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;
  wire t_fu_336;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_73 shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U
       (.C(C),
        .CO(CO),
        .Q(Q),
        .and_ln17_1_reg_3052_pp0_iter1_reg(and_ln17_1_reg_3052_pp0_iter1_reg),
        .\ap_CS_fsm_reg[0]_rep (\ap_CS_fsm_reg[0]_rep ),
        .\ap_CS_fsm_reg[2] (grp_fu_2626_ce),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_NS_fsm4107_out(ap_NS_fsm4107_out),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .aw_RVALID(aw_RVALID),
        .bi_RVALID(bi_RVALID),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .icmp_ln21_reg_3043_pp0_iter1_reg(icmp_ln21_reg_3043_pp0_iter1_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .t_fu_336(t_fu_336));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0
   (E,
    C,
    grp_fu_2626_ce,
    t_fu_336,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    icmp_ln150_reg_3039,
    ap_block_pp0_stage2_11001,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_3,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    p_reg_reg_4,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1);
  output [0:0]E;
  output [19:0]C;
  input grp_fu_2626_ce;
  input t_fu_336;
  input p_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;
  input icmp_ln150_reg_3039;
  input ap_block_pp0_stage2_11001;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_3;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input [0:0]p_reg_reg_4;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7;
  input shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;

  wire [19:0]C;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_fu_2626_ce;
  wire icmp_ln150_reg_3039;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire [0:0]p_reg_reg_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;
  wire t_fu_336;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2626_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(t_fu_336),
        .CEB2(grp_fu_2626_ce),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2626_ce),
        .CEP(grp_fu_2626_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10__2
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[10]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11__2
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[9]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_12__2
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[8]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_13__2
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[7]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_14__2
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[6]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_15__2
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[5]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_16__2
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[4]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_17__2
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[3]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_18__2
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[2]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_19__2
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[1]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[1]));
  LUT6 #(
    .INIT(64'h2220002000000000)) 
    p_reg_reg_i_1__3
       (.I0(icmp_ln150_reg_3039),
        .I1(ap_block_pp0_stage2_11001),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(p_reg_reg_3),
        .I4(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I5(p_reg_reg_4),
        .O(E));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__7
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[19]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_20__2
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[0]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__3
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[18]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__3
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[17]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__2
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[16]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__2
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[15]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__2
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[14]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__2
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[13]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__2
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[12]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9__2
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[11]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[11]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_46
   (\icmp_ln150_reg_3039_reg[0] ,
    C,
    \icmp_ln150_reg_3039_reg[0]_0 ,
    E,
    grp_fu_2626_ce,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8,
    icmp_ln150_reg_3039,
    p_reg_reg_3,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    p_reg_reg_4,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_5);
  output [0:0]\icmp_ln150_reg_3039_reg[0] ;
  output [19:0]C;
  output \icmp_ln150_reg_3039_reg[0]_0 ;
  input [0:0]E;
  input grp_fu_2626_ce;
  input p_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8;
  input icmp_ln150_reg_3039;
  input [0:0]p_reg_reg_3;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input p_reg_reg_4;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_5;

  wire [19:0]C;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_fu_2626_ce;
  wire icmp_ln150_reg_3039;
  wire [0:0]\icmp_ln150_reg_3039_reg[0] ;
  wire \icmp_ln150_reg_3039_reg[0]_0 ;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [0:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2626_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\icmp_ln150_reg_3039_reg[0] ),
        .CEB2(grp_fu_2626_ce),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2626_ce),
        .CEP(grp_fu_2626_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10__3
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[12]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11__3
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[11]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_12__3
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[10]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_13__3
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[9]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_14__3
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[8]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_15__3
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[7]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_16__3
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[6]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_17__3
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[5]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_18__3
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[4]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_19__3
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[3]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[3]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__8
       (.I0(icmp_ln150_reg_3039),
        .I1(p_reg_reg_5),
        .O(\icmp_ln150_reg_3039_reg[0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_20__3
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[2]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_21
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[1]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_22
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[0]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[0]));
  LUT5 #(
    .INIT(32'h80888000)) 
    p_reg_reg_i_23
       (.I0(icmp_ln150_reg_3039),
        .I1(p_reg_reg_3),
        .I2(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I3(p_reg_reg_4),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(\icmp_ln150_reg_3039_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__4
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[19]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__3
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[18]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__3
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[17]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__3
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[16]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__3
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[15]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__3
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[14]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9__3
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[13]),
        .I2(\icmp_ln150_reg_3039_reg[0]_0 ),
        .O(C[13]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_47
   (E,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[5] ,
    C,
    \ap_CS_fsm_reg[4]_0 ,
    ap_NS_fsm3100_out,
    ap_enable_reg_pp0_iter1_reg_rep__0,
    ap_clk,
    Q,
    B,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    bi_RVALID,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    and_ln17_3_reg_3070_pp0_iter2_reg,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5,
    p_reg_reg_5,
    ap_enable_reg_pp0_iter3,
    p_reg_reg_6,
    ap_enable_reg_pp0_iter0,
    ap_block_state5_io,
    p_110_in,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    aw_RVALID);
  output [0:0]E;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[5] ;
  output [19:0]C;
  output \ap_CS_fsm_reg[4]_0 ;
  output ap_NS_fsm3100_out;
  output ap_enable_reg_pp0_iter1_reg_rep__0;
  input ap_clk;
  input [1:0]Q;
  input [7:0]B;
  input [7:0]p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input bi_RVALID;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input and_ln17_3_reg_3070_pp0_iter2_reg;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5;
  input [1:0]p_reg_reg_5;
  input ap_enable_reg_pp0_iter3;
  input p_reg_reg_6;
  input ap_enable_reg_pp0_iter0;
  input ap_block_state5_io;
  input p_110_in;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input p_reg_reg_9;
  input aw_RVALID;

  wire [7:0]B;
  wire [19:0]C;
  wire [0:0]E;
  wire [1:0]Q;
  wire and_ln17_3_reg_3070_pp0_iter2_reg;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_NS_fsm3100_out;
  wire ap_block_state5_io;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_rep__0;
  wire ap_enable_reg_pp0_iter3;
  wire aw_RVALID;
  wire bi_RVALID;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_110_in;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire [1:0]p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000002A002A002A)) 
    \add_ln43_3_reg_3320[16]_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_state5_io),
        .I3(ap_NS_fsm3100_out),
        .I4(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I5(p_110_in),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \add_ln43_3_reg_3320[16]_i_4 
       (.I0(p_reg_reg_4),
        .I1(bi_RVALID),
        .I2(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I3(and_ln17_3_reg_3070_pp0_iter2_reg),
        .O(ap_NS_fsm3100_out));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln43_3_reg_3320[16]_i_5 
       (.I0(p_reg_reg_9),
        .I1(aw_RVALID),
        .O(ap_enable_reg_pp0_iter1_reg_rep__0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(\ap_CS_fsm_reg[4] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[4] ),
        .CEC(\ap_CS_fsm_reg[5] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[4] ),
        .CEP(\ap_CS_fsm_reg[4] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__18
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[18]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__18
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[17]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__18
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[16]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__19
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[15]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__19
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[14]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__19
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[13]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__19
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[12]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__19
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[11]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__19
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[10]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__19
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[9]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hFFEF)) 
    p_reg_reg_i_1__9
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(\ap_CS_fsm_reg[4] ));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__19
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[8]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__12
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[7]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__12
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[6]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_23__9
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[5]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_24__6
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[4]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_25__6
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[3]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_26__5
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[2]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_27__5
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[1]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_28__5
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[0]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_2__23
       (.I0(p_reg_reg_5[1]),
        .I1(p_reg_reg_7),
        .I2(p_reg_reg_8),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    p_reg_reg_i_3__30
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(p_reg_reg_5[0]),
        .I3(p_reg_reg_6),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__18
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[19]),
        .I2(p_reg_reg_5[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[19]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_48
   (B,
    C,
    E,
    grp_fu_2707_ce,
    ap_condition_1231,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    ap_enable_reg_pp0_iter3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    p_reg_reg_18,
    p_reg_reg_19,
    p_reg_reg_20,
    p_reg_reg_21,
    p_reg_reg_22,
    and_ln17_3_reg_3070_pp0_iter2_reg,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    p_reg_reg_23);
  output [7:0]B;
  output [19:0]C;
  input [0:0]E;
  input grp_fu_2707_ce;
  input ap_condition_1231;
  input p_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_1;
  input p_reg_reg_2;
  input [0:0]p_reg_reg_3;
  input ap_enable_reg_pp0_iter3;
  input p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input p_reg_reg_13;
  input p_reg_reg_14;
  input p_reg_reg_15;
  input p_reg_reg_16;
  input p_reg_reg_17;
  input p_reg_reg_18;
  input p_reg_reg_19;
  input p_reg_reg_20;
  input p_reg_reg_21;
  input p_reg_reg_22;
  input and_ln17_3_reg_3070_pp0_iter2_reg;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input [7:0]p_reg_reg_23;

  wire [7:0]B;
  wire [19:0]C;
  wire [0:0]E;
  wire [0:0]Q;
  wire and_ln17_3_reg_3070_pp0_iter2_reg;
  wire ap_clk;
  wire ap_condition_1231;
  wire ap_enable_reg_pp0_iter3;
  wire grp_fu_2707_ce;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_17;
  wire p_reg_reg_18;
  wire p_reg_reg_19;
  wire p_reg_reg_2;
  wire p_reg_reg_20;
  wire p_reg_reg_21;
  wire p_reg_reg_22;
  wire [7:0]p_reg_reg_23;
  wire [0:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2707_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_condition_1231),
        .CEB2(grp_fu_2707_ce),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2707_ce),
        .CEP(grp_fu_2707_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__19
       (.I0(p_reg_reg_n_87),
        .I1(p_reg_reg_21),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__19
       (.I0(p_reg_reg_n_88),
        .I1(p_reg_reg_20),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__19
       (.I0(p_reg_reg_n_89),
        .I1(p_reg_reg_19),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__20
       (.I0(p_reg_reg_n_90),
        .I1(p_reg_reg_18),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__20
       (.I0(p_reg_reg_n_91),
        .I1(p_reg_reg_17),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__20
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_16),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__20
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_15),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__20
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_14),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__20
       (.I0(p_reg_reg_n_95),
        .I1(p_reg_reg_13),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__20
       (.I0(p_reg_reg_n_96),
        .I1(p_reg_reg_12),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[9]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_1__33
       (.I0(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_23[7]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__20
       (.I0(p_reg_reg_n_97),
        .I1(p_reg_reg_11),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__13
       (.I0(p_reg_reg_n_98),
        .I1(p_reg_reg_10),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__13
       (.I0(p_reg_reg_n_99),
        .I1(p_reg_reg_9),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_23__10
       (.I0(p_reg_reg_n_100),
        .I1(p_reg_reg_8),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_24__7
       (.I0(p_reg_reg_n_101),
        .I1(p_reg_reg_7),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_25__7
       (.I0(p_reg_reg_n_102),
        .I1(p_reg_reg_6),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_26__6
       (.I0(p_reg_reg_n_103),
        .I1(p_reg_reg_5),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_27__6
       (.I0(p_reg_reg_n_104),
        .I1(p_reg_reg_4),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_28__6
       (.I0(p_reg_reg_n_105),
        .I1(p_reg_reg_2),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[0]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__27
       (.I0(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_23[6]),
        .O(B[6]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_3__32
       (.I0(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_23[5]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_4__32
       (.I0(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_23[4]),
        .O(B[4]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_5__32
       (.I0(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_23[3]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_6__32
       (.I0(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_23[2]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_7__32
       (.I0(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_23[1]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_8__32
       (.I0(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_23[0]),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__19
       (.I0(p_reg_reg_n_86),
        .I1(p_reg_reg_22),
        .I2(p_reg_reg_3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[19]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_49
   (\ap_CS_fsm_reg[0]_rep__0 ,
    B,
    C,
    ap_condition_1231,
    grp_fu_2698_ce,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17,
    ap_enable_reg_pp0_iter3,
    p_reg_reg_2,
    p_reg_reg_3,
    and_ln17_2_reg_3061_pp0_iter2_reg,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    p_reg_reg_4,
    p_reg_reg_5);
  output \ap_CS_fsm_reg[0]_rep__0 ;
  output [7:0]B;
  output [19:0]C;
  input ap_condition_1231;
  input grp_fu_2698_ce;
  input p_reg_reg_0;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_1;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17;
  input ap_enable_reg_pp0_iter3;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input and_ln17_2_reg_3061_pp0_iter2_reg;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input [7:0]p_reg_reg_4;
  input p_reg_reg_5;

  wire [7:0]B;
  wire [19:0]C;
  wire [1:0]Q;
  wire and_ln17_2_reg_3061_pp0_iter2_reg;
  wire \ap_CS_fsm_reg[0]_rep__0 ;
  wire ap_clk;
  wire ap_condition_1231;
  wire ap_enable_reg_pp0_iter3;
  wire grp_fu_2698_ce;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_condition_1231),
        .CEA2(grp_fu_2698_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_2698_ce),
        .CEC(\ap_CS_fsm_reg[0]_rep__0 ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2698_ce),
        .CEP(grp_fu_2698_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__16
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[18]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__16
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[17]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__16
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[16]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__16
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[15]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__16
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[14]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__16
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[13]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__16
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[12]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__16
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[11]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__16
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[10]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__16
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[9]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_1__32
       (.I0(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_4[7]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__16
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[8]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__9
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__9
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[6]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_23__6
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[5]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_24__3
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_25__3
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[3]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_26__2
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_27__2
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_28__2
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[0]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__26
       (.I0(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_4[6]),
        .O(B[6]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_3__31
       (.I0(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_4[5]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_4__30
       (.I0(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_4[4]),
        .O(B[4]));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    p_reg_reg_i_4__34
       (.I0(p_reg_reg_3),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(p_reg_reg_5),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[0]_rep__0 ));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_5__30
       (.I0(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_4[3]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_6__30
       (.I0(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_4[2]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_7__30
       (.I0(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_4[1]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_8__30
       (.I0(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_4[0]),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__16
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[19]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[19]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_50
   (\ap_CS_fsm_reg[5] ,
    B,
    C,
    p_128_in,
    ap_block_pp0_stage5_110012130_out,
    ap_enable_reg_pp0_iter2_reg_rep,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    Q,
    p_reg_reg_3,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    and_ln17_reg_3154_pp0_iter1_reg,
    p_reg_reg_4,
    bi_RVALID,
    and_ln17_4_reg_3079_pp0_iter2_reg,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23,
    p_reg_reg_5,
    p_reg_reg_6,
    ap_enable_reg_pp0_iter0,
    ap_block_state6_io,
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[0] ,
    and_ln17_1_reg_3052_pp0_iter2_reg,
    p_reg_reg_7);
  output \ap_CS_fsm_reg[5] ;
  output [7:0]B;
  output [19:0]C;
  output p_128_in;
  output ap_block_pp0_stage5_110012130_out;
  output ap_enable_reg_pp0_iter2_reg_rep;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_3;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input and_ln17_reg_3154_pp0_iter1_reg;
  input p_reg_reg_4;
  input bi_RVALID;
  input and_ln17_4_reg_3079_pp0_iter2_reg;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23;
  input [0:0]p_reg_reg_5;
  input p_reg_reg_6;
  input ap_enable_reg_pp0_iter0;
  input ap_block_state6_io;
  input \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[0] ;
  input and_ln17_1_reg_3052_pp0_iter2_reg;
  input [7:0]p_reg_reg_7;

  wire [7:0]B;
  wire [19:0]C;
  wire [1:0]Q;
  wire and_ln17_1_reg_3052_pp0_iter2_reg;
  wire and_ln17_4_reg_3079_pp0_iter2_reg;
  wire and_ln17_reg_3154_pp0_iter1_reg;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage5_110012130_out;
  wire ap_block_state6_io;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter2_reg_rep;
  wire bi_RVALID;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_128_in;
  wire p_39_in;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire [0:0]p_reg_reg_5;
  wire p_reg_reg_6;
  wire [7:0]p_reg_reg_7;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23;
  wire \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[0] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter2_in_a_reg_556[7]_i_5 
       (.I0(icmp_ln150_reg_3039_pp0_iter1_reg),
        .I1(and_ln17_reg_3154_pp0_iter1_reg),
        .O(p_128_in));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_phi_reg_pp0_iter2_in_a_reg_556[7]_i_6 
       (.I0(p_reg_reg_4),
        .I1(bi_RVALID),
        .I2(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I3(icmp_ln150_reg_3039_pp0_iter2_reg),
        .O(ap_block_pp0_stage5_110012130_out));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_2),
        .CEB2(p_reg_reg_1),
        .CEC(\ap_CS_fsm_reg[5] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__13
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[18]),
        .I2(p_reg_reg_6),
        .I3(p_reg_reg_5),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__13
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[17]),
        .I2(p_reg_reg_6),
        .I3(p_reg_reg_5),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__13
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[16]),
        .I2(p_reg_reg_6),
        .I3(p_reg_reg_5),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__13
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[15]),
        .I2(p_reg_reg_6),
        .I3(p_reg_reg_5),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__13
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[14]),
        .I2(p_reg_reg_6),
        .I3(p_reg_reg_5),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__13
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[13]),
        .I2(p_reg_reg_6),
        .I3(p_reg_reg_5),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__13
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[12]),
        .I2(p_reg_reg_6),
        .I3(p_reg_reg_5),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__13
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[11]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__13
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[10]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__13
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[9]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[9]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_1__34
       (.I0(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_7[7]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__13
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[8]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__7
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[7]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__7
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[6]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_23__4
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[5]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_24__2
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[4]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_25__2
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[3]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_26__1
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[2]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_27__1
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[1]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_28__1
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[0]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[0]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__28
       (.I0(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_7[6]),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hF8)) 
    p_reg_reg_i_3__29
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_3__33
       (.I0(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_7[5]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_4__33
       (.I0(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_7[4]),
        .O(B[4]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_5__33
       (.I0(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_7[3]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_6__33
       (.I0(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_7[2]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_7__33
       (.I0(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_7[1]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_8__33
       (.I0(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_7[0]),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__13
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[19]),
        .I2(p_reg_reg_6),
        .I3(p_reg_reg_5),
        .O(C[19]));
  LUT6 #(
    .INIT(64'h00000000002A2A2A)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[7]_i_2 
       (.I0(p_39_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_state6_io),
        .I3(p_128_in),
        .I4(\shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg[0] ),
        .I5(ap_block_pp0_stage5_110012130_out),
        .O(ap_enable_reg_pp0_iter2_reg_rep));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61[7]_i_3 
       (.I0(p_reg_reg_4),
        .I1(p_reg_reg_5),
        .O(p_39_in));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_51
   (E,
    C,
    \ap_CS_fsm_reg[1] ,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    Q,
    p_reg_reg_3,
    D,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6);
  output [0:0]E;
  output [19:0]C;
  output \ap_CS_fsm_reg[1] ;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_3;
  input [7:0]D;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24;
  input p_reg_reg_4;
  input [1:0]p_reg_reg_5;
  input p_reg_reg_6;

  wire [19:0]C;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire [1:0]p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \and_ln17_reg_3154[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .O(E));
  LUT2 #(
    .INIT(4'hB)) 
    \and_ln17_reg_3154[0]_i_3 
       (.I0(p_reg_reg_6),
        .I1(p_reg_reg_5[0]),
        .O(\ap_CS_fsm_reg[1] ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_3[7],p_reg_reg_3[7],p_reg_reg_3[7],p_reg_reg_3[7],p_reg_reg_3[7],p_reg_reg_3[7],p_reg_reg_3[7],p_reg_reg_3[7],p_reg_reg_3[7],p_reg_reg_3[7],p_reg_reg_3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(p_reg_reg_0),
        .CEC(p_reg_reg_2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__14
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[10]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__14
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[9]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__14
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[8]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__14
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[7]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__14
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[6]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__14
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[5]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__14
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[4]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__14
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[3]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__14
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[2]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__14
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[1]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_1__16
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[19]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__14
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[0]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_2__9
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[18]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_3__15
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[17]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__15
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[16]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__15
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[15]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__15
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[14]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__15
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[13]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__15
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[12]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__14
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[11]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5[1]),
        .O(C[11]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_52
   (\ap_CS_fsm_reg[2] ,
    E,
    C,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    D,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35,
    ap_enable_reg_pp0_iter2,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    ap_block_pp0_stage2_11001,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8);
  output \ap_CS_fsm_reg[2] ;
  output [0:0]E;
  output [19:0]C;
  input p_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_1;
  input [7:0]D;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35;
  input ap_enable_reg_pp0_iter2;
  input [1:0]p_reg_reg_2;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input p_reg_reg_5;
  input ap_block_pp0_stage2_11001;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;

  wire [19:0]C;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [1:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[2] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(\ap_CS_fsm_reg[2] ),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[2] ),
        .CEP(\ap_CS_fsm_reg[2] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__15
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__15
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[12]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__15
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[11]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__15
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[10]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__15
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[9]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__15
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[8]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__15
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[7]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__15
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[6]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__15
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[5]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__15
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[4]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[4]));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    p_reg_reg_i_1__24
       (.I0(p_reg_reg_3),
        .I1(p_reg_reg_4),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_2[0]),
        .I4(ap_block_pp0_stage2_11001),
        .O(\ap_CS_fsm_reg[2] ));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__15
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[3]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__8
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[2]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__8
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_23__5
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_2__25
       (.I0(p_reg_reg_6),
        .I1(p_reg_reg_7),
        .I2(p_reg_reg_8),
        .O(E));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__16
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[19]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__16
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[18]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__16
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[17]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__16
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[16]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__16
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[15]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__15
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[14]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(p_reg_reg_2[1]),
        .O(C[14]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_53
   (C,
    p_reg_reg_0,
    grp_fu_2671_ce,
    p_reg_reg_1,
    ap_clk,
    Q,
    B,
    D,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29,
    p_reg_reg_2,
    p_reg_reg_3);
  output [19:0]C;
  input p_reg_reg_0;
  input grp_fu_2671_ce;
  input p_reg_reg_1;
  input ap_clk;
  input [0:0]Q;
  input [7:0]B;
  input [7:0]D;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29;
  input p_reg_reg_2;
  input [0:0]p_reg_reg_3;

  wire [7:0]B;
  wire [19:0]C;
  wire [7:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_fu_2671_ce;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [0:0]p_reg_reg_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_2671_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2671_ce),
        .CEC(p_reg_reg_1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2671_ce),
        .CEP(grp_fu_2671_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__21
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[12]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__21
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[11]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__22
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[10]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__23
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[9]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__23
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[8]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__23
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[7]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__23
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[6]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__23
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[5]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__23
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[4]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__23
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[3]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__23
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[2]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__15
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[1]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__15
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[0]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_3__17
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[19]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__18
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[18]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__18
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[17]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__18
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[16]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__18
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[15]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__18
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[14]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__21
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[13]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[13]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_54
   (\ap_CS_fsm_reg[4] ,
    C,
    p_reg_reg_0,
    grp_fu_2671_ce,
    p_reg_reg_1,
    ap_clk,
    Q,
    p_reg_reg_2,
    D,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5);
  output \ap_CS_fsm_reg[4] ;
  output [19:0]C;
  input p_reg_reg_0;
  input grp_fu_2671_ce;
  input p_reg_reg_1;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_2;
  input [7:0]D;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25;
  input p_reg_reg_3;
  input [0:0]p_reg_reg_4;
  input p_reg_reg_5;

  wire [19:0]C;
  wire [7:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire grp_fu_2671_ce;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire [0:0]p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_2671_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(grp_fu_2671_ce),
        .CEC(\ap_CS_fsm_reg[4] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2671_ce),
        .CEP(grp_fu_2671_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__20
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[10]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__20
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[9]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__21
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[8]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__22
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[7]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__22
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[6]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__22
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[5]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__22
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[4]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__22
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[3]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__22
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[2]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__22
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[1]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_1__17
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[19]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__22
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[0]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_2__10
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[18]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[18]));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    p_reg_reg_i_2__31
       (.I0(p_reg_reg_4),
        .I1(p_reg_reg_3),
        .I2(p_reg_reg_5),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[4] ));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_3__16
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[17]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__17
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[16]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__17
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[15]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__17
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[14]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__17
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[13]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__17
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[12]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__20
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[11]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[11]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_55
   (\ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    B,
    C,
    ap_block_pp0_stage2_11001,
    ap_block_pp0_stage2_110012124_out,
    ap_block_pp0_stage2_110011,
    p_reg_reg_0,
    E,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    bi_ARREADY,
    p_reg_reg_6,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    and_ln17_3_reg_3070_pp0_iter1_reg,
    aw_ARREADY,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    \dout[3]_i_10 ,
    ap_enable_reg_pp0_iter0_reg,
    icmp_ln21_reg_3043,
    icmp_ln150_reg_3039,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    and_ln17_4_reg_3079_pp0_iter2_reg,
    p_reg_reg_7,
    \dout[3]_i_10_0 ,
    and_ln17_3_reg_3070_pp0_iter2_reg,
    aw_RVALID,
    and_ln17_1_reg_3052_pp0_iter2_reg,
    bi_RVALID,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4,
    p_reg_reg_8);
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [7:0]B;
  output [19:0]C;
  output ap_block_pp0_stage2_11001;
  output ap_block_pp0_stage2_110012124_out;
  output ap_block_pp0_stage2_110011;
  input p_reg_reg_0;
  input [0:0]E;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_1;
  input [0:0]p_reg_reg_2;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input p_reg_reg_5;
  input bi_ARREADY;
  input p_reg_reg_6;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input and_ln17_3_reg_3070_pp0_iter1_reg;
  input aw_ARREADY;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input \dout[3]_i_10 ;
  input ap_enable_reg_pp0_iter0_reg;
  input icmp_ln21_reg_3043;
  input icmp_ln150_reg_3039;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input and_ln17_4_reg_3079_pp0_iter2_reg;
  input [7:0]p_reg_reg_7;
  input \dout[3]_i_10_0 ;
  input and_ln17_3_reg_3070_pp0_iter2_reg;
  input aw_RVALID;
  input and_ln17_1_reg_3052_pp0_iter2_reg;
  input bi_RVALID;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4;
  input p_reg_reg_8;

  wire [7:0]B;
  wire [19:0]C;
  wire [0:0]E;
  wire [1:0]Q;
  wire and_ln17_1_reg_3052_pp0_iter2_reg;
  wire and_ln17_3_reg_3070_pp0_iter1_reg;
  wire and_ln17_3_reg_3070_pp0_iter2_reg;
  wire and_ln17_4_reg_3079_pp0_iter2_reg;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage2_11001;
  wire ap_block_pp0_stage2_110011;
  wire ap_block_pp0_stage2_110012124_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire \dout[3]_i_10 ;
  wire \dout[3]_i_10_0 ;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire icmp_ln150_reg_3039;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire icmp_ln21_reg_3043;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [0:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire [7:0]p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFBAAAAAAA)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_block_pp0_stage2_110012124_out),
        .I1(bi_ARREADY),
        .I2(p_reg_reg_6),
        .I3(icmp_ln150_reg_3039_pp0_iter1_reg),
        .I4(and_ln17_3_reg_3070_pp0_iter1_reg),
        .I5(ap_block_pp0_stage2_110011),
        .O(ap_block_pp0_stage2_11001));
  LUT6 #(
    .INIT(64'h00800080A0A00080)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(\dout[3]_i_10_0 ),
        .I1(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I2(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I3(aw_RVALID),
        .I4(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I5(bi_RVALID),
        .O(ap_block_pp0_stage2_110012124_out));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(aw_ARREADY),
        .I1(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I2(\dout[3]_i_10 ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(icmp_ln21_reg_3043),
        .I5(icmp_ln150_reg_3039),
        .O(ap_block_pp0_stage2_110011));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(\ap_CS_fsm_reg[2] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(\ap_CS_fsm_reg[2] ),
        .CEC(\ap_CS_fsm_reg[2]_0 ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[2] ),
        .CEP(\ap_CS_fsm_reg[2] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__31
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[10]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__31
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[9]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__32
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[8]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__33
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[7]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__33
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[6]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__33
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[5]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__33
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[4]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__33
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[3]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__33
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[2]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__33
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[1]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[1]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_1__13
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(p_reg_reg_7[7]),
        .O(B[7]));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    p_reg_reg_i_1__2
       (.I0(ap_block_pp0_stage2_11001),
        .I1(p_reg_reg_2),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .I4(p_reg_reg_5),
        .O(\ap_CS_fsm_reg[2] ));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_1__22
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[19]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[19]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    p_reg_reg_i_1__35
       (.I0(ap_block_pp0_stage2_11001),
        .I1(p_reg_reg_2),
        .I2(p_reg_reg_8),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__33
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[0]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_2__15
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[18]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[18]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__6
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(p_reg_reg_7[6]),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_3__26
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[17]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[17]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_3__8
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(p_reg_reg_7[5]),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__28
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[16]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[16]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_4__8
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(p_reg_reg_7[4]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__28
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[15]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[15]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_5__8
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(p_reg_reg_7[3]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__28
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[14]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[14]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_6__8
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(p_reg_reg_7[2]),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__28
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[13]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[13]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_7__8
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(p_reg_reg_7[1]),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__28
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[12]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[12]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_8__8
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(p_reg_reg_7[0]),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__31
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[11]),
        .I2(p_reg_reg_8),
        .I3(p_reg_reg_2),
        .O(C[11]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_56
   (A,
    C,
    E,
    grp_fu_2716_ce,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    Q,
    p_reg_reg_2,
    and_ln17_2_reg_3061_pp0_iter2_reg,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    p_reg_reg_3,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26,
    p_reg_reg_4,
    p_reg_reg_5);
  output [7:0]A;
  output [19:0]C;
  input [0:0]E;
  input grp_fu_2716_ce;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_2;
  input and_ln17_2_reg_3061_pp0_iter2_reg;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input [7:0]p_reg_reg_3;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26;
  input p_reg_reg_4;
  input [0:0]p_reg_reg_5;

  wire [7:0]A;
  wire [19:0]C;
  wire [0:0]E;
  wire [0:0]Q;
  wire and_ln17_2_reg_3061_pp0_iter2_reg;
  wire ap_clk;
  wire grp_fu_2716_ce;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire [0:0]p_reg_reg_5;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2716_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_2716_ce),
        .CEC(p_reg_reg_1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2716_ce),
        .CEP(grp_fu_2716_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__32
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[11]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[11]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_10__7
       (.I0(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_3[1]),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__32
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[10]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[10]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_11__7
       (.I0(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_3[0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__33
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[9]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__34
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[8]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__34
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[7]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__34
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[6]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__34
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[5]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__34
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[4]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__34
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[3]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__34
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[2]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__34
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[1]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__21
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[0]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_2__16
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[19]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_3__27
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[18]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__29
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[17]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[17]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_4__7
       (.I0(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_3[7]),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__29
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[16]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[16]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_5__7
       (.I0(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_3[6]),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__29
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[15]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[15]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_6__7
       (.I0(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_3[5]),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__29
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[14]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[14]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_7__7
       (.I0(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_3[4]),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__29
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[13]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[13]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_8__7
       (.I0(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_3[3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__32
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[12]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[12]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_9__7
       (.I0(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_3[2]),
        .O(A[2]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_57
   (\ap_CS_fsm_reg[4] ,
    ap_condition_1231,
    \ap_CS_fsm_reg[1] ,
    C,
    \bus_wide_gen.data_valid_reg ,
    p_76_in,
    ap_NS_fsm273_out,
    grp_fu_2707_ce,
    ap_clk,
    Q,
    B,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    bi_RVALID,
    aw_RVALID,
    p_reg_reg_3,
    and_ln17_4_reg_3079_pp0_iter1_reg,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    aw_ARREADY,
    and_ln17_2_reg_3061_pp0_iter1_reg,
    bi_ARREADY,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    and_ln17_2_reg_3061_pp0_iter2_reg,
    and_ln17_reg_3154_pp0_iter1_reg,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    p_reg_reg_18,
    p_reg_reg_19,
    p_reg_reg_20,
    p_reg_reg_21,
    p_reg_reg_22,
    p_reg_reg_23,
    p_reg_reg_24,
    p_reg_reg_25);
  output [0:0]\ap_CS_fsm_reg[4] ;
  output ap_condition_1231;
  output \ap_CS_fsm_reg[1] ;
  output [19:0]C;
  output \bus_wide_gen.data_valid_reg ;
  output p_76_in;
  output ap_NS_fsm273_out;
  input grp_fu_2707_ce;
  input ap_clk;
  input [1:0]Q;
  input [7:0]B;
  input [7:0]p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input bi_RVALID;
  input aw_RVALID;
  input p_reg_reg_3;
  input and_ln17_4_reg_3079_pp0_iter1_reg;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input aw_ARREADY;
  input and_ln17_2_reg_3061_pp0_iter1_reg;
  input bi_ARREADY;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input and_ln17_2_reg_3061_pp0_iter2_reg;
  input and_ln17_reg_3154_pp0_iter1_reg;
  input p_reg_reg_4;
  input [1:0]p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input p_reg_reg_13;
  input p_reg_reg_14;
  input p_reg_reg_15;
  input p_reg_reg_16;
  input p_reg_reg_17;
  input p_reg_reg_18;
  input p_reg_reg_19;
  input p_reg_reg_20;
  input p_reg_reg_21;
  input p_reg_reg_22;
  input p_reg_reg_23;
  input p_reg_reg_24;
  input p_reg_reg_25;

  wire [7:0]B;
  wire [19:0]C;
  wire [1:0]Q;
  wire and_ln17_2_reg_3061_pp0_iter1_reg;
  wire and_ln17_2_reg_3061_pp0_iter2_reg;
  wire and_ln17_4_reg_3079_pp0_iter1_reg;
  wire and_ln17_reg_3154_pp0_iter1_reg;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_NS_fsm273_out;
  wire ap_clk;
  wire ap_condition_1231;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire \bus_wide_gen.data_valid_reg ;
  wire grp_fu_2707_ce;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_76_in;
  wire p_87_in;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_17;
  wire p_reg_reg_18;
  wire p_reg_reg_19;
  wire p_reg_reg_2;
  wire p_reg_reg_20;
  wire p_reg_reg_21;
  wire p_reg_reg_22;
  wire p_reg_reg_23;
  wire p_reg_reg_24;
  wire p_reg_reg_25;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire [1:0]p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFF4F440000)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(bi_RVALID),
        .I1(p_76_in),
        .I2(aw_RVALID),
        .I3(p_87_in),
        .I4(p_reg_reg_1),
        .I5(ap_NS_fsm273_out),
        .O(\bus_wide_gen.data_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_reg_3154_pp0_iter1_reg),
        .O(p_76_in));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_2_reg_3061_pp0_iter2_reg),
        .O(p_87_in));
  LUT6 #(
    .INIT(64'h00800080A0A00080)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(p_reg_reg_3),
        .I1(and_ln17_4_reg_3079_pp0_iter1_reg),
        .I2(icmp_ln150_reg_3039_pp0_iter1_reg),
        .I3(aw_ARREADY),
        .I4(and_ln17_2_reg_3061_pp0_iter1_reg),
        .I5(bi_ARREADY),
        .O(ap_NS_fsm273_out));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\ap_CS_fsm_reg[4] ),
        .CEA2(grp_fu_2707_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_condition_1231),
        .CEB2(grp_fu_2707_ce),
        .CEC(\ap_CS_fsm_reg[1] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2707_ce),
        .CEP(grp_fu_2707_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__29
       (.I0(p_reg_reg_n_95),
        .I1(p_reg_reg_15),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__29
       (.I0(p_reg_reg_n_96),
        .I1(p_reg_reg_14),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__30
       (.I0(p_reg_reg_n_97),
        .I1(p_reg_reg_13),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__31
       (.I0(p_reg_reg_n_98),
        .I1(p_reg_reg_12),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__31
       (.I0(p_reg_reg_n_99),
        .I1(p_reg_reg_11),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__31
       (.I0(p_reg_reg_n_100),
        .I1(p_reg_reg_10),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__31
       (.I0(p_reg_reg_n_101),
        .I1(p_reg_reg_9),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__31
       (.I0(p_reg_reg_n_102),
        .I1(p_reg_reg_8),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__31
       (.I0(p_reg_reg_n_103),
        .I1(p_reg_reg_7),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__31
       (.I0(p_reg_reg_n_104),
        .I1(p_reg_reg_6),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_1__21
       (.I0(p_reg_reg_n_86),
        .I1(p_reg_reg_24),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[19]));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_1__28
       (.I0(p_reg_reg_5[1]),
        .I1(p_reg_reg_3),
        .I2(p_reg_reg_25),
        .O(\ap_CS_fsm_reg[4] ));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__31
       (.I0(p_reg_reg_n_105),
        .I1(p_reg_reg_4),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_2__14
       (.I0(p_reg_reg_n_87),
        .I1(p_reg_reg_23),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[18]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    p_reg_reg_i_2__34
       (.I0(\bus_wide_gen.data_valid_reg ),
        .I1(p_reg_reg_5[0]),
        .I2(p_reg_reg_1),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_3
       (.I0(p_reg_reg_1),
        .I1(p_reg_reg_2),
        .O(ap_condition_1231));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_3__24
       (.I0(p_reg_reg_n_88),
        .I1(p_reg_reg_22),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__26
       (.I0(p_reg_reg_n_89),
        .I1(p_reg_reg_21),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__26
       (.I0(p_reg_reg_n_90),
        .I1(p_reg_reg_20),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__26
       (.I0(p_reg_reg_n_91),
        .I1(p_reg_reg_19),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__26
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_18),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__26
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_17),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__29
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_16),
        .I2(p_reg_reg_1),
        .I3(p_reg_reg_5[0]),
        .O(C[11]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_58
   (A,
    C,
    ap_condition_1231,
    grp_fu_2707_ce,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    Q,
    p_reg_reg_2,
    and_ln17_1_reg_3052_pp0_iter2_reg,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    p_reg_reg_3,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27,
    p_reg_reg_4,
    p_reg_reg_5);
  output [7:0]A;
  output [19:0]C;
  input ap_condition_1231;
  input grp_fu_2707_ce;
  input [0:0]p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_2;
  input and_ln17_1_reg_3052_pp0_iter2_reg;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input [7:0]p_reg_reg_3;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27;
  input p_reg_reg_4;
  input [0:0]p_reg_reg_5;

  wire [7:0]A;
  wire [19:0]C;
  wire [0:0]Q;
  wire and_ln17_1_reg_3052_pp0_iter2_reg;
  wire ap_clk;
  wire ap_condition_1231;
  wire grp_fu_2707_ce;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire [0:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire [0:0]p_reg_reg_5;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_condition_1231),
        .CEA2(grp_fu_2707_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_2707_ce),
        .CEC(p_reg_reg_1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2707_ce),
        .CEP(grp_fu_2707_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__30
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[12]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__30
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[11]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__31
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[10]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__32
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[9]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__32
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[8]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__32
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[7]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__32
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[6]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__32
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[5]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__32
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[4]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__32
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[3]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[3]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_1__14
       (.I0(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_3[7]),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__32
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[2]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__20
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[1]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__20
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[0]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[0]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__7
       (.I0(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_3[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_3__10
       (.I0(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_3[5]),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_3__25
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[19]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[19]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_4__10
       (.I0(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_3[4]),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__27
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[18]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[18]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_5__10
       (.I0(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_3[3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__27
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[17]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[17]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_6__10
       (.I0(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_3[2]),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__27
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[16]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[16]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_7__10
       (.I0(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_3[1]),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__27
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[15]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[15]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_8__10
       (.I0(and_ln17_1_reg_3052_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_3[0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__27
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[14]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__30
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[13]),
        .I2(p_reg_reg_4),
        .I3(p_reg_reg_5),
        .O(C[13]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_59
   (E,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter2_reg_rep,
    C,
    \bus_wide_gen.data_valid_reg ,
    p_110_in,
    ap_NS_fsm4107_out,
    grp_fu_2698_ce,
    ap_clk,
    Q,
    B,
    p_reg_reg_0,
    bi_RVALID,
    aw_RVALID,
    p_108_in,
    p_reg_reg_1,
    and_ln17_3_reg_3070,
    icmp_ln150_reg_3039,
    aw_ARREADY,
    and_ln17_1_reg_3052,
    bi_ARREADY,
    p_reg_reg_2,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    icmp_ln21_reg_3043_pp0_iter1_reg,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    ap_block_pp0_stage2_11001);
  output [0:0]E;
  output \ap_CS_fsm_reg[2] ;
  output ap_enable_reg_pp0_iter2_reg_rep;
  output [19:0]C;
  output \bus_wide_gen.data_valid_reg ;
  output p_110_in;
  output ap_NS_fsm4107_out;
  input grp_fu_2698_ce;
  input ap_clk;
  input [1:0]Q;
  input [7:0]B;
  input [7:0]p_reg_reg_0;
  input bi_RVALID;
  input aw_RVALID;
  input p_108_in;
  input p_reg_reg_1;
  input and_ln17_3_reg_3070;
  input icmp_ln150_reg_3039;
  input aw_ARREADY;
  input and_ln17_1_reg_3052;
  input bi_ARREADY;
  input p_reg_reg_2;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input icmp_ln21_reg_3043_pp0_iter1_reg;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16;
  input p_reg_reg_3;
  input [1:0]p_reg_reg_4;
  input p_reg_reg_5;
  input ap_block_pp0_stage2_11001;

  wire [7:0]B;
  wire [19:0]C;
  wire [0:0]E;
  wire [1:0]Q;
  wire and_ln17_1_reg_3052;
  wire and_ln17_3_reg_3070;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_NS_fsm4107_out;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg_rep;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire \bus_wide_gen.data_valid_reg ;
  wire grp_fu_2698_ce;
  wire icmp_ln150_reg_3039;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire icmp_ln21_reg_3043_pp0_iter1_reg;
  wire p_108_in;
  wire p_110_in;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [1:0]p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln43_3_reg_3320[16]_i_6 
       (.I0(icmp_ln150_reg_3039_pp0_iter1_reg),
        .I1(icmp_ln21_reg_3043_pp0_iter1_reg),
        .O(p_110_in));
  LUT6 #(
    .INIT(64'h0808CC0800000000)) 
    \and_ln17_3_reg_3070[0]_i_3 
       (.I0(and_ln17_3_reg_3070),
        .I1(icmp_ln150_reg_3039),
        .I2(aw_ARREADY),
        .I3(and_ln17_1_reg_3052),
        .I4(bi_ARREADY),
        .I5(p_reg_reg_2),
        .O(ap_NS_fsm4107_out));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2698_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[2] ),
        .CEB2(grp_fu_2698_ce),
        .CEC(ap_enable_reg_pp0_iter2_reg_rep),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2698_ce),
        .CEP(grp_fu_2698_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__22
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[10]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__22
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[9]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__23
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[8]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__24
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[7]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__24
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[6]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__24
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[5]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__24
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[4]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__24
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[3]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__24
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[2]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__24
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[1]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_1__18
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[19]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[19]));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_1__25
       (.I0(p_reg_reg_2),
        .I1(p_reg_reg_4[1]),
        .I2(p_reg_reg_5),
        .O(E));
  LUT3 #(
    .INIT(8'h40)) 
    p_reg_reg_i_1__26
       (.I0(ap_block_pp0_stage2_11001),
        .I1(p_reg_reg_4[0]),
        .I2(p_reg_reg_1),
        .O(\ap_CS_fsm_reg[2] ));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__24
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[0]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F440000)) 
    p_reg_reg_i_24
       (.I0(bi_RVALID),
        .I1(p_110_in),
        .I2(aw_RVALID),
        .I3(p_108_in),
        .I4(p_reg_reg_1),
        .I5(ap_NS_fsm4107_out),
        .O(\bus_wide_gen.data_valid_reg ));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_2__11
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[18]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[18]));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    p_reg_reg_i_2__33
       (.I0(p_reg_reg_1),
        .I1(p_reg_reg_3),
        .I2(\bus_wide_gen.data_valid_reg ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ap_enable_reg_pp0_iter2_reg_rep));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_3__18
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[17]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__19
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[16]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__19
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[15]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__19
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[14]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__19
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[13]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__19
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[12]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__22
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[11]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_1),
        .O(C[11]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_60
   (C,
    p_reg_reg_0,
    grp_fu_2698_ce,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    Q,
    B,
    A,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28,
    p_reg_reg_3,
    p_reg_reg_4);
  output [19:0]C;
  input p_reg_reg_0;
  input grp_fu_2698_ce;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [0:0]Q;
  input [7:0]B;
  input [7:0]A;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28;
  input p_reg_reg_3;
  input p_reg_reg_4;

  wire [7:0]A;
  wire [7:0]B;
  wire [19:0]C;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_fu_2698_ce;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_2698_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(grp_fu_2698_ce),
        .CEC(p_reg_reg_2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2698_ce),
        .CEP(grp_fu_2698_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__23
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[12]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__23
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[11]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__24
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[10]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__25
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[9]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__25
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[8]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__25
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[7]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__25
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[6]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__25
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[5]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__25
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[4]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__25
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[3]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__25
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[2]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__16
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[1]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__16
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[0]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_3__19
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[19]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__20
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[18]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__20
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[17]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__20
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[16]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__20
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[15]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__20
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[14]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__23
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[13]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[13]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_61
   (\ap_CS_fsm_reg[1] ,
    ap_enable_reg_pp0_iter1_reg_rep__0,
    \ap_CS_fsm_reg[5] ,
    C,
    ap_enable_reg_pp0_iter1_reg_rep__0_0,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    D,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_2,
    p_reg_reg_3,
    ap_block_pp0_stage2_11001,
    ap_enable_reg_pp0_iter0,
    ap_block_state6_io,
    p_128_in,
    p_reg_reg_4,
    ap_block_pp0_stage5_110012130_out,
    p_reg_reg_5,
    p_reg_reg_6);
  output \ap_CS_fsm_reg[1] ;
  output [0:0]ap_enable_reg_pp0_iter1_reg_rep__0;
  output \ap_CS_fsm_reg[5] ;
  output [19:0]C;
  output ap_enable_reg_pp0_iter1_reg_rep__0_0;
  input p_reg_reg_0;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_1;
  input [7:0]D;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18;
  input ap_enable_reg_pp0_iter1;
  input [2:0]p_reg_reg_2;
  input p_reg_reg_3;
  input ap_block_pp0_stage2_11001;
  input ap_enable_reg_pp0_iter0;
  input ap_block_state6_io;
  input p_128_in;
  input p_reg_reg_4;
  input ap_block_pp0_stage5_110012130_out;
  input p_reg_reg_5;
  input p_reg_reg_6;

  wire [19:0]C;
  wire [7:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage2_11001;
  wire ap_block_pp0_stage5_110012130_out;
  wire ap_block_state6_io;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_rep__0;
  wire ap_enable_reg_pp0_iter1_reg_rep__0_0;
  wire p_128_in;
  wire p_54_in;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [2:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000002A2A2A)) 
    \ap_phi_reg_pp0_iter2_in_a_reg_556[7]_i_2 
       (.I0(p_54_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_state6_io),
        .I3(p_128_in),
        .I4(p_reg_reg_4),
        .I5(ap_block_pp0_stage5_110012130_out),
        .O(ap_enable_reg_pp0_iter1_reg_rep__0_0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter2_in_a_reg_556[7]_i_3 
       (.I0(p_reg_reg_3),
        .I1(p_reg_reg_2[2]),
        .O(p_54_in));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\ap_CS_fsm_reg[1] ),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_enable_reg_pp0_iter1_reg_rep__0),
        .CEB2(p_reg_reg_0),
        .CEC(\ap_CS_fsm_reg[5] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__9
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[10]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__9
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[9]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__9
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[8]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__9
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[7]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__9
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[6]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__9
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[5]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__9
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[4]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__9
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__9
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__9
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_1__15
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[19]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[19]));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_1__27
       (.I0(p_reg_reg_3),
        .I1(p_reg_reg_2[1]),
        .I2(ap_block_pp0_stage2_11001),
        .O(ap_enable_reg_pp0_iter1_reg_rep__0));
  LUT3 #(
    .INIT(8'h40)) 
    p_reg_reg_i_1__30
       (.I0(p_reg_reg_5),
        .I1(p_reg_reg_2[0]),
        .I2(p_reg_reg_6),
        .O(\ap_CS_fsm_reg[1] ));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__9
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    p_reg_reg_i_2__19
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_rep__0_0),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_2__8
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[18]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_3__11
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[17]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__11
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[16]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__11
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[15]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__11
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[14]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__11
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[13]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__11
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[12]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__9
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_2[2]),
        .O(C[11]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_62
   (C,
    E,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    Q,
    B,
    D,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_3);
  output [19:0]C;
  input [0:0]E;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [0:0]Q;
  input [7:0]B;
  input [7:0]D;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22;
  input ap_enable_reg_pp0_iter1;
  input [0:0]p_reg_reg_3;

  wire [7:0]B;
  wire [19:0]C;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [0:0]p_reg_reg_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(p_reg_reg_0),
        .CEC(p_reg_reg_2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__10
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[12]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__10
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__10
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[10]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__10
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[9]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__10
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[8]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__10
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[7]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__10
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[6]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__10
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[5]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__10
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[4]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__10
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__10
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__4
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__4
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_3__12
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[19]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__12
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[18]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__12
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[17]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__12
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[16]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__12
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[15]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__12
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[14]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__10
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[13]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_reg_reg_3),
        .O(C[13]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_63
   (\ap_CS_fsm_reg[4] ,
    C,
    ap_enable_reg_pp0_iter2_reg_rep__0,
    ap_NS_fsm398_out,
    ap_block_state5_io,
    ap_enable_reg_pp0_iter0,
    p_reg_reg_0,
    grp_fu_2671_ce,
    p_reg_reg_1,
    ap_clk,
    Q,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    bi_RVALID,
    p_121_in,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg_reg,
    ap_enable_reg_pp0_iter0_reg,
    bi_ARREADY,
    icmp_ln21_reg_3043,
    aw_ARREADY,
    icmp_ln150_reg_3039,
    and_ln17_1_reg_3052,
    aw_RVALID,
    p_reg_reg_5,
    icmp_ln21_reg_3043_pp0_iter1_reg,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3,
    p_reg_reg_6);
  output \ap_CS_fsm_reg[4] ;
  output [19:0]C;
  output ap_enable_reg_pp0_iter2_reg_rep__0;
  output ap_NS_fsm398_out;
  output ap_block_state5_io;
  output ap_enable_reg_pp0_iter0;
  input p_reg_reg_0;
  input grp_fu_2671_ce;
  input p_reg_reg_1;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_2;
  input [7:0]p_reg_reg_3;
  input p_reg_reg_4;
  input bi_RVALID;
  input p_121_in;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input bi_ARREADY;
  input icmp_ln21_reg_3043;
  input aw_ARREADY;
  input icmp_ln150_reg_3039;
  input and_ln17_1_reg_3052;
  input aw_RVALID;
  input p_reg_reg_5;
  input icmp_ln21_reg_3043_pp0_iter1_reg;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3;
  input [0:0]p_reg_reg_6;

  wire [19:0]C;
  wire [1:0]Q;
  wire and_ln17_1_reg_3052;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_NS_fsm398_out;
  wire ap_block_state5_io;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter2_reg_rep__0;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_fu_2671_ce;
  wire icmp_ln150_reg_3039;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire icmp_ln21_reg_3043;
  wire icmp_ln21_reg_3043_pp0_iter1_reg;
  wire p_121_in;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire [0:0]p_reg_reg_6;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h4F004400)) 
    \add_ln43_3_reg_3320[16]_i_3 
       (.I0(bi_ARREADY),
        .I1(icmp_ln21_reg_3043),
        .I2(aw_ARREADY),
        .I3(icmp_ln150_reg_3039),
        .I4(and_ln17_1_reg_3052),
        .O(ap_block_state5_io));
  LUT6 #(
    .INIT(64'hFFFFAEAAAEAAAEAA)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_NS_fsm398_out),
        .I1(p_reg_reg_4),
        .I2(bi_RVALID),
        .I3(p_121_in),
        .I4(ap_block_state5_io),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter2_reg_rep__0));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(aw_RVALID),
        .I1(p_reg_reg_5),
        .I2(icmp_ln21_reg_3043_pp0_iter1_reg),
        .I3(icmp_ln150_reg_3039_pp0_iter1_reg),
        .O(ap_NS_fsm398_out));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_2671_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(grp_fu_2671_ce),
        .CEC(\ap_CS_fsm_reg[4] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2671_ce),
        .CEP(grp_fu_2671_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__27
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[10]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__27
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[9]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__28
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[8]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__29
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[7]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__29
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[6]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__29
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[5]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__29
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[4]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__29
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[3]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__29
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[2]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__29
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[1]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_1__20
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[19]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__29
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[0]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_2__13
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[18]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[18]));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    p_reg_reg_i_2__32
       (.I0(p_reg_reg_6),
        .I1(p_reg_reg_5),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__0),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[4] ));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_3__22
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[17]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__24
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[16]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__24
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[15]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__24
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[14]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__24
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[13]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__24
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[12]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__27
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[11]),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_6),
        .O(C[11]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_64
   (C,
    E,
    grp_fu_2671_ce,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    Q,
    p_reg_reg_2,
    D,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19,
    p_reg_reg_3,
    p_reg_reg_4);
  output [19:0]C;
  input [0:0]E;
  input grp_fu_2671_ce;
  input [0:0]p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_2;
  input [7:0]D;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19;
  input p_reg_reg_3;
  input [0:0]p_reg_reg_4;

  wire [19:0]C;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_fu_2671_ce;
  wire [0:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire [0:0]p_reg_reg_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2671_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_2671_ce),
        .CEC(p_reg_reg_1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2671_ce),
        .CEP(grp_fu_2671_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__28
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[12]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__28
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[11]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__29
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[10]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__30
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[9]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__30
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[8]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__30
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[7]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__30
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[6]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__30
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[5]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__30
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[4]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__30
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[3]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__30
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[2]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__19
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[1]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__19
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[0]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_3__23
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[19]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__25
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[18]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__25
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[17]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__25
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[16]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__25
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[15]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__25
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[14]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__28
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[13]),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[13]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_65
   (ap_enable_reg_pp0_iter1_reg_rep__0,
    C,
    \icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] ,
    ap_NS_fsm389_out,
    p_reg_reg_0,
    grp_fu_2626_ce,
    p_reg_reg_1,
    ap_clk,
    Q,
    p_reg_reg_2,
    D,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    and_ln17_4_reg_3079_pp0_iter1_reg,
    p_reg_reg_3,
    bi_ARREADY,
    aw_ARREADY,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    \ap_CS_fsm[3]_i_4_0 ,
    ap_enable_reg_pp0_iter0_reg,
    and_ln17_reg_3154,
    icmp_ln150_reg_3039,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    and_ln17_4_reg_3079_pp0_iter2_reg,
    aw_RVALID,
    and_ln17_2_reg_3061_pp0_iter2_reg,
    bi_RVALID,
    \add_ln43_2_reg_3284_reg[16] ,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    p_reg_reg_18,
    p_reg_reg_19,
    p_reg_reg_20,
    p_reg_reg_21,
    p_reg_reg_22,
    p_reg_reg_23,
    p_reg_reg_24);
  output ap_enable_reg_pp0_iter1_reg_rep__0;
  output [19:0]C;
  output \icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] ;
  output ap_NS_fsm389_out;
  input p_reg_reg_0;
  input grp_fu_2626_ce;
  input p_reg_reg_1;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_2;
  input [7:0]D;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input and_ln17_4_reg_3079_pp0_iter1_reg;
  input p_reg_reg_3;
  input bi_ARREADY;
  input aw_ARREADY;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input \ap_CS_fsm[3]_i_4_0 ;
  input ap_enable_reg_pp0_iter0_reg;
  input and_ln17_reg_3154;
  input icmp_ln150_reg_3039;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input and_ln17_4_reg_3079_pp0_iter2_reg;
  input aw_RVALID;
  input and_ln17_2_reg_3061_pp0_iter2_reg;
  input bi_RVALID;
  input \add_ln43_2_reg_3284_reg[16] ;
  input p_reg_reg_4;
  input [0:0]p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input p_reg_reg_13;
  input p_reg_reg_14;
  input p_reg_reg_15;
  input p_reg_reg_16;
  input p_reg_reg_17;
  input p_reg_reg_18;
  input p_reg_reg_19;
  input p_reg_reg_20;
  input p_reg_reg_21;
  input p_reg_reg_22;
  input p_reg_reg_23;
  input p_reg_reg_24;

  wire [19:0]C;
  wire [7:0]D;
  wire [1:0]Q;
  wire \add_ln43_2_reg_3284_reg[16] ;
  wire and_ln17_2_reg_3061_pp0_iter2_reg;
  wire and_ln17_4_reg_3079_pp0_iter1_reg;
  wire and_ln17_4_reg_3079_pp0_iter2_reg;
  wire and_ln17_reg_3154;
  wire \ap_CS_fsm[3]_i_4_0 ;
  wire ap_NS_fsm282_out;
  wire ap_NS_fsm389_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg_rep__0;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_fu_2626_ce;
  wire icmp_ln150_reg_3039;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire \icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] ;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_17;
  wire p_reg_reg_18;
  wire p_reg_reg_19;
  wire [7:0]p_reg_reg_2;
  wire p_reg_reg_20;
  wire p_reg_reg_21;
  wire p_reg_reg_22;
  wire p_reg_reg_23;
  wire p_reg_reg_24;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire [0:0]p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0808AA0800000000)) 
    \add_ln43_2_reg_3284[16]_i_4 
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(aw_RVALID),
        .I3(and_ln17_2_reg_3061_pp0_iter2_reg),
        .I4(bi_RVALID),
        .I5(\add_ln43_2_reg_3284_reg[16] ),
        .O(ap_NS_fsm389_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0080)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(icmp_ln150_reg_3039_pp0_iter1_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter1_reg),
        .I2(p_reg_reg_3),
        .I3(bi_ARREADY),
        .I4(ap_NS_fsm389_out),
        .I5(ap_NS_fsm282_out),
        .O(\icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(aw_ARREADY),
        .I1(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I2(\ap_CS_fsm[3]_i_4_0 ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(and_ln17_reg_3154),
        .I5(icmp_ln150_reg_3039),
        .O(ap_NS_fsm282_out));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_2626_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(grp_fu_2626_ce),
        .CEC(ap_enable_reg_pp0_iter1_reg_rep__0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2626_ce),
        .CEP(grp_fu_2626_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__26
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_18),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__26
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_17),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__27
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_16),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__28
       (.I0(p_reg_reg_n_95),
        .I1(p_reg_reg_15),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__28
       (.I0(p_reg_reg_n_96),
        .I1(p_reg_reg_14),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__28
       (.I0(p_reg_reg_n_97),
        .I1(p_reg_reg_13),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__28
       (.I0(p_reg_reg_n_98),
        .I1(p_reg_reg_12),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__28
       (.I0(p_reg_reg_n_99),
        .I1(p_reg_reg_11),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__28
       (.I0(p_reg_reg_n_100),
        .I1(p_reg_reg_10),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__28
       (.I0(p_reg_reg_n_101),
        .I1(p_reg_reg_9),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__28
       (.I0(p_reg_reg_n_102),
        .I1(p_reg_reg_8),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__18
       (.I0(p_reg_reg_n_103),
        .I1(p_reg_reg_7),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__18
       (.I0(p_reg_reg_n_104),
        .I1(p_reg_reg_6),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_23__12
       (.I0(p_reg_reg_n_105),
        .I1(p_reg_reg_4),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[0]));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    p_reg_reg_i_3__34
       (.I0(p_reg_reg_3),
        .I1(p_reg_reg_5),
        .I2(\icmp_ln150_reg_3039_pp0_iter1_reg_reg[0] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ap_enable_reg_pp0_iter1_reg_rep__0));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__23
       (.I0(p_reg_reg_n_86),
        .I1(p_reg_reg_24),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__23
       (.I0(p_reg_reg_n_87),
        .I1(p_reg_reg_23),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__23
       (.I0(p_reg_reg_n_88),
        .I1(p_reg_reg_22),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__23
       (.I0(p_reg_reg_n_89),
        .I1(p_reg_reg_21),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__23
       (.I0(p_reg_reg_n_90),
        .I1(p_reg_reg_20),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__26
       (.I0(p_reg_reg_n_91),
        .I1(p_reg_reg_19),
        .I2(p_reg_reg_5),
        .I3(p_reg_reg_3),
        .O(C[14]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_66
   (ap_enable_reg_pp0_iter1_reg_rep__0,
    C,
    E,
    grp_fu_2716_ce,
    p_reg_reg_0,
    ap_clk,
    Q,
    B,
    p_reg_reg_1,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9,
    p_reg_reg_2,
    p_reg_reg_3,
    ap_block_pp0_stage2_11001);
  output ap_enable_reg_pp0_iter1_reg_rep__0;
  output [19:0]C;
  input [0:0]E;
  input grp_fu_2716_ce;
  input [0:0]p_reg_reg_0;
  input ap_clk;
  input [1:0]Q;
  input [7:0]B;
  input [7:0]p_reg_reg_1;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9;
  input [0:0]p_reg_reg_2;
  input p_reg_reg_3;
  input ap_block_pp0_stage2_11001;

  wire [7:0]B;
  wire [19:0]C;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_rep__0;
  wire grp_fu_2716_ce;
  wire [0:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [0:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2716_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_2716_ce),
        .CEC(ap_enable_reg_pp0_iter1_reg_rep__0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2716_ce),
        .CEP(grp_fu_2716_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__24
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[10]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__24
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[9]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__25
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[8]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__26
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[7]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__26
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[6]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__26
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[5]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__26
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[4]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__26
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[3]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__26
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[2]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__26
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[1]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_1__19
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[19]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__26
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[0]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_2__12
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[18]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[18]));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    p_reg_reg_i_2__30
       (.I0(p_reg_reg_3),
        .I1(p_reg_reg_2),
        .I2(ap_block_pp0_stage2_11001),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ap_enable_reg_pp0_iter1_reg_rep__0));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_3__20
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[17]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__21
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[16]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__21
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[15]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__21
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[14]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__21
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[13]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__21
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[12]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__24
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[11]),
        .I2(p_reg_reg_2),
        .I3(p_reg_reg_3),
        .O(C[11]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_67
   (C,
    E,
    grp_fu_2716_ce,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    Q,
    B,
    D,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    p_reg_reg_18,
    p_reg_reg_19,
    p_reg_reg_20,
    p_reg_reg_21,
    p_reg_reg_22,
    p_reg_reg_23);
  output [19:0]C;
  input [0:0]E;
  input grp_fu_2716_ce;
  input [0:0]p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [0:0]Q;
  input [7:0]B;
  input [7:0]D;
  input p_reg_reg_2;
  input [0:0]p_reg_reg_3;
  input p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input p_reg_reg_13;
  input p_reg_reg_14;
  input p_reg_reg_15;
  input p_reg_reg_16;
  input p_reg_reg_17;
  input p_reg_reg_18;
  input p_reg_reg_19;
  input p_reg_reg_20;
  input p_reg_reg_21;
  input p_reg_reg_22;
  input p_reg_reg_23;

  wire [7:0]B;
  wire [19:0]C;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_fu_2716_ce;
  wire [0:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_17;
  wire p_reg_reg_18;
  wire p_reg_reg_19;
  wire p_reg_reg_2;
  wire p_reg_reg_20;
  wire p_reg_reg_21;
  wire p_reg_reg_22;
  wire p_reg_reg_23;
  wire [0:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2716_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_2716_ce),
        .CEC(p_reg_reg_1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2716_ce),
        .CEP(grp_fu_2716_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__25
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_16),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__25
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_15),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__26
       (.I0(p_reg_reg_n_95),
        .I1(p_reg_reg_14),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__27
       (.I0(p_reg_reg_n_96),
        .I1(p_reg_reg_13),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__27
       (.I0(p_reg_reg_n_97),
        .I1(p_reg_reg_12),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__27
       (.I0(p_reg_reg_n_98),
        .I1(p_reg_reg_11),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__27
       (.I0(p_reg_reg_n_99),
        .I1(p_reg_reg_10),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__27
       (.I0(p_reg_reg_n_100),
        .I1(p_reg_reg_9),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__27
       (.I0(p_reg_reg_n_101),
        .I1(p_reg_reg_8),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__27
       (.I0(p_reg_reg_n_102),
        .I1(p_reg_reg_7),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__27
       (.I0(p_reg_reg_n_103),
        .I1(p_reg_reg_6),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__17
       (.I0(p_reg_reg_n_104),
        .I1(p_reg_reg_5),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__17
       (.I0(p_reg_reg_n_105),
        .I1(p_reg_reg_2),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_3__21
       (.I0(p_reg_reg_n_86),
        .I1(p_reg_reg_23),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__22
       (.I0(p_reg_reg_n_87),
        .I1(p_reg_reg_22),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__22
       (.I0(p_reg_reg_n_88),
        .I1(p_reg_reg_21),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__22
       (.I0(p_reg_reg_n_89),
        .I1(p_reg_reg_20),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__22
       (.I0(p_reg_reg_n_90),
        .I1(p_reg_reg_19),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__22
       (.I0(p_reg_reg_n_91),
        .I1(p_reg_reg_18),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__25
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_17),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .O(C[13]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_68
   (\ap_CS_fsm_reg[5] ,
    C,
    ap_enable_reg_pp0_iter1_reg_rep__0,
    E,
    grp_fu_2707_ce,
    p_reg_reg_0,
    ap_clk,
    Q,
    B,
    p_reg_reg_1,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15,
    p_reg_reg_2,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_3,
    p_reg_reg_4);
  output \ap_CS_fsm_reg[5] ;
  output [19:0]C;
  output ap_enable_reg_pp0_iter1_reg_rep__0;
  input [0:0]E;
  input grp_fu_2707_ce;
  input [0:0]p_reg_reg_0;
  input ap_clk;
  input [1:0]Q;
  input [7:0]B;
  input [7:0]p_reg_reg_1;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15;
  input [0:0]p_reg_reg_2;
  input ap_enable_reg_pp0_iter1;
  input p_reg_reg_3;
  input p_reg_reg_4;

  wire [7:0]B;
  wire [19:0]C;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_rep__0;
  wire grp_fu_2707_ce;
  wire [0:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [0:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2707_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_2707_ce),
        .CEC(\ap_CS_fsm_reg[5] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2707_ce),
        .CEP(grp_fu_2707_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__11
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[12]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__11
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[11]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__11
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[10]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__11
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[9]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__11
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[8]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__11
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[7]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__11
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[6]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__11
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[5]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__11
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[4]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__11
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[3]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[3]));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_1__31
       (.I0(p_reg_reg_3),
        .I1(p_reg_reg_2),
        .I2(p_reg_reg_4),
        .O(ap_enable_reg_pp0_iter1_reg_rep__0));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__11
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[2]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__5
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[1]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__5
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[0]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    p_reg_reg_i_2__22
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_3__13
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[19]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_4__13
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[18]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_5__13
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[17]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_6__13
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[16]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_7__13
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[15]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_8__13
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[14]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__11
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[13]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(C[13]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_69
   (\ap_CS_fsm_reg[0]_rep ,
    \ap_CS_fsm_reg[5] ,
    C,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter1_reg_rep__0,
    E,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    bi_ARREADY,
    p_reg_reg_5,
    and_ln17_4_reg_3079_pp0_iter1_reg,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    icmp_ln150_reg_3039,
    and_ln17_reg_3154,
    p_reg_reg_6,
    ap_enable_reg_pp0_iter1,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12,
    \add_ln43_2_reg_3284_reg[16] ,
    ap_enable_reg_pp0_iter0,
    aw_ARREADY,
    ap_NS_fsm389_out,
    p_reg_reg_7);
  output \ap_CS_fsm_reg[0]_rep ;
  output \ap_CS_fsm_reg[5] ;
  output [19:0]C;
  output \ap_CS_fsm_reg[3] ;
  output ap_enable_reg_pp0_iter1_reg_rep__0;
  input [0:0]E;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input bi_ARREADY;
  input p_reg_reg_5;
  input and_ln17_4_reg_3079_pp0_iter1_reg;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input icmp_ln150_reg_3039;
  input and_ln17_reg_3154;
  input p_reg_reg_6;
  input ap_enable_reg_pp0_iter1;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12;
  input [0:0]\add_ln43_2_reg_3284_reg[16] ;
  input ap_enable_reg_pp0_iter0;
  input aw_ARREADY;
  input ap_NS_fsm389_out;
  input p_reg_reg_7;

  wire [19:0]C;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]\add_ln43_2_reg_3284_reg[16] ;
  wire and_ln17_4_reg_3079_pp0_iter1_reg;
  wire and_ln17_reg_3154;
  wire \ap_CS_fsm_reg[0]_rep ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_NS_fsm384_out;
  wire ap_NS_fsm389_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_rep__0;
  wire aw_ARREADY;
  wire bi_ARREADY;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld;
  wire icmp_ln150_reg_3039;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire p_126_in;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h000000000000AA2A)) 
    \add_ln43_2_reg_3284[16]_i_1 
       (.I0(\add_ln43_2_reg_3284_reg[16] ),
        .I1(p_126_in),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(aw_ARREADY),
        .I4(ap_NS_fsm389_out),
        .I5(ap_NS_fsm384_out),
        .O(\ap_CS_fsm_reg[3] ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln43_2_reg_3284[16]_i_3 
       (.I0(icmp_ln150_reg_3039),
        .I1(and_ln17_reg_3154),
        .O(p_126_in));
  LUT4 #(
    .INIT(16'h4000)) 
    \add_ln43_2_reg_3284[16]_i_5 
       (.I0(bi_ARREADY),
        .I1(p_reg_reg_5),
        .I2(and_ln17_4_reg_3079_pp0_iter1_reg),
        .I3(icmp_ln150_reg_3039_pp0_iter1_reg),
        .O(ap_NS_fsm384_out));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(\ap_CS_fsm_reg[0]_rep ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .CEB2(\ap_CS_fsm_reg[0]_rep ),
        .CEC(\ap_CS_fsm_reg[5] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[0]_rep ),
        .CEP(\ap_CS_fsm_reg[0]_rep ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_10__12
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[12]),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_11__12
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[11]),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_12__12
       (.I0(p_reg_reg_n_95),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[10]),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_13__12
       (.I0(p_reg_reg_n_96),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[9]),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_14__12
       (.I0(p_reg_reg_n_97),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[8]),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_15__12
       (.I0(p_reg_reg_n_98),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[7]),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_16__12
       (.I0(p_reg_reg_n_99),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[6]),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_17__12
       (.I0(p_reg_reg_n_100),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[5]),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_18__12
       (.I0(p_reg_reg_n_101),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[4]),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_19__12
       (.I0(p_reg_reg_n_102),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[3]),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_2
       (.I0(p_reg_reg_2),
        .I1(p_reg_reg_3),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(p_reg_reg_4),
        .O(\ap_CS_fsm_reg[0]_rep ));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_20__12
       (.I0(p_reg_reg_n_103),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[2]),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_21__6
       (.I0(p_reg_reg_n_104),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[1]),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_22__6
       (.I0(p_reg_reg_n_105),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[0]),
        .O(C[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    p_reg_reg_i_2__21
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_2__24
       (.I0(p_reg_reg_5),
        .I1(p_reg_reg_6),
        .I2(p_reg_reg_7),
        .O(ap_enable_reg_pp0_iter1_reg_rep__0));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_3__14
       (.I0(p_reg_reg_n_86),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[19]),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_4__14
       (.I0(p_reg_reg_n_87),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[18]),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_5__14
       (.I0(p_reg_reg_n_88),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[17]),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_6__14
       (.I0(p_reg_reg_n_89),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[16]),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_7__14
       (.I0(p_reg_reg_n_90),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[15]),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_8__14
       (.I0(p_reg_reg_n_91),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[14]),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_reg_reg_i_9__12
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[13]),
        .O(C[13]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_70
   (\icmp_ln150_reg_3039_reg[0] ,
    C,
    \ap_CS_fsm_reg[5] ,
    p_reg_reg_0,
    p_reg_reg_1,
    E,
    ap_clk,
    Q,
    p_reg_reg_2,
    p_reg_reg_3,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13,
    icmp_ln150_reg_3039,
    p_reg_reg_4,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    p_reg_reg_5,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_6,
    ap_block_pp0_stage5_11001);
  output \icmp_ln150_reg_3039_reg[0] ;
  output [19:0]C;
  output \ap_CS_fsm_reg[5] ;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input [0:0]E;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_2;
  input [7:0]p_reg_reg_3;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13;
  input icmp_ln150_reg_3039;
  input [0:0]p_reg_reg_4;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input p_reg_reg_5;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_6;
  input ap_block_pp0_stage5_11001;

  wire [19:0]C;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage5_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire icmp_ln150_reg_3039;
  wire \icmp_ln150_reg_3039_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [0:0]p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(p_reg_reg_1),
        .CEC(\icmp_ln150_reg_3039_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10__4
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[12]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11__4
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[11]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_12__4
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[10]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_13__4
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[9]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_14__4
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[8]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_15__4
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[7]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_16__4
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[6]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_17__4
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[5]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_18__4
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[4]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_19__4
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[3]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_20__4
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[2]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_21__0
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[1]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_22__0
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[0]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[0]));
  LUT5 #(
    .INIT(32'h80888000)) 
    p_reg_reg_i_23__0
       (.I0(icmp_ln150_reg_3039),
        .I1(p_reg_reg_4),
        .I2(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I3(p_reg_reg_5),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__29
       (.I0(icmp_ln150_reg_3039),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(Q[0]),
        .O(\icmp_ln150_reg_3039_reg[0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__5
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[19]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__4
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[18]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__4
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[17]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__4
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[16]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__4
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[15]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__4
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[14]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9__4
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[13]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o1),
        .O(C[13]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \reg_707[31]_i_4 
       (.I0(p_reg_reg_4),
        .I1(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I2(p_reg_reg_6),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_block_pp0_stage5_11001),
        .O(\ap_CS_fsm_reg[5] ));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_71
   (\ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[5] ,
    C,
    \icmp_ln150_reg_3039_reg[0] ,
    E,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    ap_block_pp0_stage2_11001,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    icmp_ln150_reg_3039,
    p_reg_reg_7,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_8,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1);
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[5] ;
  output [19:0]C;
  output [0:0]\icmp_ln150_reg_3039_reg[0] ;
  input [0:0]E;
  input p_reg_reg_0;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;
  input p_reg_reg_3;
  input ap_block_pp0_stage2_11001;
  input [1:0]p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input icmp_ln150_reg_3039;
  input p_reg_reg_7;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_8;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2;
  input shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1;

  wire [19:0]C;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire icmp_ln150_reg_3039;
  wire [0:0]\icmp_ln150_reg_3039_reg[0] ;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire [1:0]p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(\ap_CS_fsm_reg[2] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(\ap_CS_fsm_reg[2] ),
        .CEC(\ap_CS_fsm_reg[5] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[2] ),
        .CEP(\ap_CS_fsm_reg[2] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFBAFFFF)) 
    p_reg_reg_i_1
       (.I0(p_reg_reg_3),
        .I1(ap_block_pp0_stage2_11001),
        .I2(p_reg_reg_4[0]),
        .I3(p_reg_reg_5),
        .I4(p_reg_reg_6),
        .O(\ap_CS_fsm_reg[2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10__5
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[10]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11__5
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[9]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_12__5
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[8]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_13__5
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[7]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_14__5
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[6]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_15__5
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[5]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_16__5
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[4]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_17__5
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[3]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_18__5
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[2]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_19__5
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[1]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[1]));
  LUT6 #(
    .INIT(64'h2220002000000000)) 
    p_reg_reg_i_1__10
       (.I0(icmp_ln150_reg_3039),
        .I1(p_reg_reg_7),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(p_reg_reg_8),
        .I4(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I5(p_reg_reg_4[1]),
        .O(\icmp_ln150_reg_3039_reg[0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__11
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[19]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_20__5
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[0]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    p_reg_reg_i_2__20
       (.I0(Q[0]),
        .I1(\icmp_ln150_reg_3039_reg[0] ),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__5
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[18]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__6
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[17]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__5
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[16]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__5
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[15]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__5
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[14]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__5
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[13]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__5
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[12]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9__5
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[11]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o1),
        .O(C[11]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_72
   (C,
    \icmp_ln150_reg_3039_reg[0] ,
    p_reg_reg_0,
    grp_fu_2671_ce,
    E,
    p_reg_reg_1,
    ap_clk,
    Q,
    p_reg_reg_2,
    p_reg_reg_3,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14,
    icmp_ln150_reg_3039,
    p_reg_reg_4,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    p_reg_reg_5,
    ap_enable_reg_pp0_iter0_reg);
  output [19:0]C;
  output \icmp_ln150_reg_3039_reg[0] ;
  input p_reg_reg_0;
  input grp_fu_2671_ce;
  input [0:0]E;
  input p_reg_reg_1;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_2;
  input [7:0]p_reg_reg_3;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14;
  input icmp_ln150_reg_3039;
  input [0:0]p_reg_reg_4;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input p_reg_reg_5;
  input ap_enable_reg_pp0_iter0_reg;

  wire [19:0]C;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_fu_2671_ce;
  wire icmp_ln150_reg_3039;
  wire \icmp_ln150_reg_3039_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [0:0]p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_2671_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_2671_ce),
        .CEC(p_reg_reg_1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2671_ce),
        .CEP(grp_fu_2671_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10__6
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[12]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11__6
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[11]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_12__6
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[10]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_13__6
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[9]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_14__6
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[8]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_15__6
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[7]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_16__6
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[6]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_17__6
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[5]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_18__6
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[4]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_19__6
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[3]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_20__6
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[2]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_21__1
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[1]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_22__1
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[0]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[0]));
  LUT5 #(
    .INIT(32'h80888000)) 
    p_reg_reg_i_23__1
       (.I0(icmp_ln150_reg_3039),
        .I1(p_reg_reg_4),
        .I2(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I3(p_reg_reg_5),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(\icmp_ln150_reg_3039_reg[0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__7
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[19]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__6
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[18]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__6
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[17]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__6
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[16]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__6
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[15]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__6
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[14]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9__6
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[13]),
        .I2(\icmp_ln150_reg_3039_reg[0] ),
        .O(C[13]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_73
   (t_fu_336,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[5] ,
    C,
    \ap_CS_fsm_reg[0]_rep ,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_block_pp0_stage2_11001,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    icmp_ln150_reg_3039,
    p_reg_reg_5,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_6,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1,
    CO,
    p_reg_reg_7,
    and_ln17_1_reg_3052_pp0_iter1_reg,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    aw_RVALID,
    icmp_ln21_reg_3043_pp0_iter1_reg,
    bi_RVALID,
    ap_NS_fsm4107_out);
  output t_fu_336;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[5] ;
  output [19:0]C;
  output \ap_CS_fsm_reg[0]_rep ;
  output grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input ap_block_pp0_stage2_11001;
  input [1:0]p_reg_reg_2;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input icmp_ln150_reg_3039;
  input p_reg_reg_5;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_6;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un;
  input shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;
  input [0:0]CO;
  input p_reg_reg_7;
  input and_ln17_1_reg_3052_pp0_iter1_reg;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input aw_RVALID;
  input icmp_ln21_reg_3043_pp0_iter1_reg;
  input bi_RVALID;
  input ap_NS_fsm4107_out;

  wire [19:0]C;
  wire [0:0]CO;
  wire [1:0]Q;
  wire and_ln17_1_reg_3052_pp0_iter1_reg;
  wire \ap_CS_fsm_reg[0]_rep ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_NS_fsm4107_out;
  wire ap_NS_fsm4112_out;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire aw_RVALID;
  wire bi_RVALID;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld;
  wire icmp_ln150_reg_3039;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire icmp_ln21_reg_3043_pp0_iter1_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [1:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;
  wire t_fu_336;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h02)) 
    \and_ln17_3_reg_3070[0]_i_1 
       (.I0(p_reg_reg_6),
        .I1(ap_NS_fsm4107_out),
        .I2(ap_NS_fsm4112_out),
        .O(\ap_CS_fsm_reg[0]_rep ));
  LUT6 #(
    .INIT(64'h00800080A0A00080)) 
    \and_ln17_3_reg_3070[0]_i_4 
       (.I0(p_reg_reg_7),
        .I1(and_ln17_1_reg_3052_pp0_iter1_reg),
        .I2(icmp_ln150_reg_3039_pp0_iter1_reg),
        .I3(aw_RVALID),
        .I4(icmp_ln21_reg_3043_pp0_iter1_reg),
        .I5(bi_RVALID),
        .O(ap_NS_fsm4112_out));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(t_fu_336),
        .CEA2(\ap_CS_fsm_reg[2] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(t_fu_336),
        .CEB2(\ap_CS_fsm_reg[2] ),
        .CEC(\ap_CS_fsm_reg[5] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[2] ),
        .CEP(\ap_CS_fsm_reg[2] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[10]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[9]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_12
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[8]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_13
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[7]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_14
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[6]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_15
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[5]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_16
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[4]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_17
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[3]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_18
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[2]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_19
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[1]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[1]));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    p_reg_reg_i_1__0
       (.I0(ap_block_pp0_stage2_11001),
        .I1(p_reg_reg_2[0]),
        .I2(\ap_CS_fsm_reg[0]_rep ),
        .I3(p_reg_reg_3),
        .I4(p_reg_reg_4),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h2220002000000000)) 
    p_reg_reg_i_1__1
       (.I0(icmp_ln150_reg_3039),
        .I1(p_reg_reg_5),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(p_reg_reg_6),
        .I4(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I5(p_reg_reg_2[1]),
        .O(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__4
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[19]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_20
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[0]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__0
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[18]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[18]));
  LUT3 #(
    .INIT(8'hF8)) 
    p_reg_reg_i_2__17
       (.I0(Q[0]),
        .I1(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__0
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[17]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[16]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[15]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[14]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[13]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[12]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[11]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[11]));
  LUT5 #(
    .INIT(32'h80888000)) 
    \t_fu_336[15]_i_2 
       (.I0(\ap_CS_fsm_reg[0]_rep ),
        .I1(CO),
        .I2(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I3(p_reg_reg_6),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(t_fu_336));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_74
   (shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380,
    C,
    t_fu_336,
    grp_fu_2626_ce,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1,
    p_reg_reg_3,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    p_reg_reg_4,
    ap_enable_reg_pp0_iter0_reg,
    icmp_ln150_reg_3039);
  output shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380;
  output [19:0]C;
  input t_fu_336;
  input grp_fu_2626_ce;
  input p_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1;
  input shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;
  input p_reg_reg_3;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input p_reg_reg_4;
  input ap_enable_reg_pp0_iter0_reg;
  input icmp_ln150_reg_3039;

  wire [19:0]C;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_fu_2626_ce;
  wire icmp_ln150_reg_3039;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;
  wire t_fu_336;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(t_fu_336),
        .CEA2(grp_fu_2626_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380),
        .CEB2(grp_fu_2626_ce),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2626_ce),
        .CEP(grp_fu_2626_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10__0
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[10]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11__0
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[9]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_12__0
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[8]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_13__0
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[7]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_14__0
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[6]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_15__0
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[5]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_16__0
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[4]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_17__0
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[3]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_18__0
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[2]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_19__0
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[1]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[1]));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__12
       (.I0(p_reg_reg_3),
        .I1(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I2(p_reg_reg_4),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(icmp_ln150_reg_3039),
        .O(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_380));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__5
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[19]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_20__0
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[0]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__1
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[18]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__1
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[17]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__0
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[16]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__0
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[15]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__0
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[14]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__0
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[13]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__0
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[12]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9__0
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[11]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[11]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_75
   (C,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld,
    grp_fu_2626_ce,
    t_fu_336,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1);
  output [19:0]C;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld;
  input grp_fu_2626_ce;
  input t_fu_336;
  input p_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6;
  input shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;

  wire [19:0]C;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld;
  wire grp_fu_2626_ce;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1;
  wire t_fu_336;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_o_ap_vld),
        .CEA2(grp_fu_2626_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(t_fu_336),
        .CEB2(grp_fu_2626_ce),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2626_ce),
        .CEP(grp_fu_2626_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10__1
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[10]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11__1
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[9]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_12__1
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[8]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_13__1
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[7]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_14__1
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[6]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_15__1
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[5]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_16__1
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[4]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_17__1
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[3]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_18__1
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[2]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_19__1
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[1]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__6
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[19]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_20__1
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[0]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__2
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[18]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__2
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[17]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__1
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[16]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__1
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[15]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__1
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[14]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__1
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[13]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__1
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[12]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9__1
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[11]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o1),
        .O(C[11]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1
   (A,
    C,
    p_reg_reg,
    grp_fu_2698_ce,
    ap_condition_1231,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34,
    ap_enable_reg_pp0_iter3,
    p_reg_reg_2,
    and_ln17_reg_3154_pp0_iter2_reg,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    p_reg_reg_3);
  output [7:0]A;
  output [19:0]C;
  input p_reg_reg;
  input grp_fu_2698_ce;
  input ap_condition_1231;
  input p_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_1;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34;
  input ap_enable_reg_pp0_iter3;
  input p_reg_reg_2;
  input and_ln17_reg_3154_pp0_iter2_reg;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input [7:0]p_reg_reg_3;

  wire [7:0]A;
  wire [19:0]C;
  wire [0:0]Q;
  wire and_ln17_reg_3154_pp0_iter2_reg;
  wire ap_clk;
  wire ap_condition_1231;
  wire ap_enable_reg_pp0_iter3;
  wire grp_fu_2698_ce;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_45 shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U
       (.A(A),
        .C(C),
        .Q(Q),
        .and_ln17_reg_3154_pp0_iter2_reg(and_ln17_reg_3154_pp0_iter2_reg),
        .ap_clk(ap_clk),
        .ap_condition_1231(ap_condition_1231),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .grp_fu_2698_ce(grp_fu_2698_ce),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8s_8ns_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_38
   (C,
    grp_fu_2698_ce,
    ap_condition_1231,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    A,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33,
    ap_enable_reg_pp0_iter3,
    p_reg_reg_1);
  output [19:0]C;
  input grp_fu_2698_ce;
  input ap_condition_1231;
  input p_reg_reg;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_0;
  input [7:0]A;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33;
  input ap_enable_reg_pp0_iter3;
  input p_reg_reg_1;

  wire [7:0]A;
  wire [19:0]C;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_condition_1231;
  wire ap_enable_reg_pp0_iter3;
  wire grp_fu_2698_ce;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_44 shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U
       (.A(A),
        .C(C),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_condition_1231(ap_condition_1231),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .grp_fu_2698_ce(grp_fu_2698_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8s_8ns_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_39
   (C,
    grp_fu_2707_ce,
    E,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    A,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32,
    p_reg_reg_1,
    ap_enable_reg_pp0_iter3);
  output [19:0]C;
  input grp_fu_2707_ce;
  input [0:0]E;
  input p_reg_reg;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_0;
  input [7:0]A;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32;
  input [0:0]p_reg_reg_1;
  input ap_enable_reg_pp0_iter3;

  wire [7:0]A;
  wire [19:0]C;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire grp_fu_2707_ce;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_43 shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U
       (.A(A),
        .C(C),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .grp_fu_2707_ce(grp_fu_2707_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8s_8ns_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_40
   (\ap_CS_fsm_reg[5] ,
    C,
    grp_fu_2716_ce,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    and_ln17_3_reg_3070_pp0_iter2_reg,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_enable_reg_pp0_iter3,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    p_reg_reg_18,
    p_reg_reg_19,
    p_reg_reg_20,
    p_reg_reg_21,
    p_reg_reg_22,
    ap_block_pp0_stage2_11001);
  output \ap_CS_fsm_reg[5] ;
  output [19:0]C;
  input grp_fu_2716_ce;
  input p_reg_reg;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_0;
  input and_ln17_3_reg_3070_pp0_iter2_reg;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input [7:0]p_reg_reg_1;
  input p_reg_reg_2;
  input ap_enable_reg_pp0_iter3;
  input [0:0]p_reg_reg_3;
  input p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input p_reg_reg_13;
  input p_reg_reg_14;
  input p_reg_reg_15;
  input p_reg_reg_16;
  input p_reg_reg_17;
  input p_reg_reg_18;
  input p_reg_reg_19;
  input p_reg_reg_20;
  input p_reg_reg_21;
  input p_reg_reg_22;
  input ap_block_pp0_stage2_11001;

  wire [19:0]C;
  wire [1:0]Q;
  wire and_ln17_3_reg_3070_pp0_iter2_reg;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire grp_fu_2716_ce;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_17;
  wire p_reg_reg_18;
  wire p_reg_reg_19;
  wire p_reg_reg_2;
  wire p_reg_reg_20;
  wire p_reg_reg_21;
  wire p_reg_reg_22;
  wire [0:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_42 shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U
       (.C(C),
        .Q(Q),
        .and_ln17_3_reg_3070_pp0_iter2_reg(and_ln17_3_reg_3070_pp0_iter2_reg),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .grp_fu_2716_ce(grp_fu_2716_ce),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_12(p_reg_reg_11),
        .p_reg_reg_13(p_reg_reg_12),
        .p_reg_reg_14(p_reg_reg_13),
        .p_reg_reg_15(p_reg_reg_14),
        .p_reg_reg_16(p_reg_reg_15),
        .p_reg_reg_17(p_reg_reg_16),
        .p_reg_reg_18(p_reg_reg_17),
        .p_reg_reg_19(p_reg_reg_18),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_20(p_reg_reg_19),
        .p_reg_reg_21(p_reg_reg_20),
        .p_reg_reg_22(p_reg_reg_21),
        .p_reg_reg_23(p_reg_reg_22),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8s_8ns_20s_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_41
   (\ap_CS_fsm_reg[0]_rep__0 ,
    \ap_CS_fsm_reg[5] ,
    C,
    \ap_CS_fsm_reg[5]_0 ,
    ap_block_pp0_stage5_11001,
    p_129_in,
    ap_block_state6_io,
    grp_fu_2716_ce,
    ap_clk,
    Q,
    p_reg_reg,
    ap_enable_reg_pp0_iter3,
    bi_RVALID,
    \add_ln43_4_reg_3356_reg[16] ,
    ap_enable_reg_pp0_iter0,
    aw_RVALID,
    \ap_CS_fsm[5]_i_2__0 ,
    and_ln17_reg_3154_pp0_iter1_reg,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    bi_ARREADY,
    and_ln17_reg_3154,
    aw_ARREADY,
    and_ln17_2_reg_3061,
    icmp_ln150_reg_3039,
    and_ln17_4_reg_3079_pp0_iter2_reg,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    p_reg_reg_0,
    \add_ln43_4_reg_3356_reg[16]_0 ,
    ap_enable_reg_pp0_iter4,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    p_reg_reg_18,
    p_reg_reg_19,
    ap_block_pp0_stage2_11001,
    p_reg_reg_20,
    p_reg_reg_21,
    p_reg_reg_22);
  output \ap_CS_fsm_reg[0]_rep__0 ;
  output \ap_CS_fsm_reg[5] ;
  output [19:0]C;
  output \ap_CS_fsm_reg[5]_0 ;
  output ap_block_pp0_stage5_11001;
  output p_129_in;
  output ap_block_state6_io;
  input grp_fu_2716_ce;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg;
  input ap_enable_reg_pp0_iter3;
  input bi_RVALID;
  input \add_ln43_4_reg_3356_reg[16] ;
  input ap_enable_reg_pp0_iter0;
  input aw_RVALID;
  input \ap_CS_fsm[5]_i_2__0 ;
  input and_ln17_reg_3154_pp0_iter1_reg;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input bi_ARREADY;
  input and_ln17_reg_3154;
  input aw_ARREADY;
  input and_ln17_2_reg_3061;
  input icmp_ln150_reg_3039;
  input and_ln17_4_reg_3079_pp0_iter2_reg;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input p_reg_reg_0;
  input [1:0]\add_ln43_4_reg_3356_reg[16]_0 ;
  input ap_enable_reg_pp0_iter4;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input p_reg_reg_13;
  input p_reg_reg_14;
  input p_reg_reg_15;
  input p_reg_reg_16;
  input p_reg_reg_17;
  input p_reg_reg_18;
  input p_reg_reg_19;
  input ap_block_pp0_stage2_11001;
  input p_reg_reg_20;
  input p_reg_reg_21;
  input [7:0]p_reg_reg_22;

  wire [19:0]C;
  wire [1:0]Q;
  wire \add_ln43_4_reg_3356_reg[16] ;
  wire [1:0]\add_ln43_4_reg_3356_reg[16]_0 ;
  wire and_ln17_2_reg_3061;
  wire and_ln17_4_reg_3079_pp0_iter2_reg;
  wire and_ln17_reg_3154;
  wire and_ln17_reg_3154_pp0_iter1_reg;
  wire \ap_CS_fsm[5]_i_2__0 ;
  wire \ap_CS_fsm_reg[0]_rep__0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire ap_block_pp0_stage2_11001;
  wire ap_block_pp0_stage5_11001;
  wire ap_block_state6_io;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire grp_fu_2716_ce;
  wire icmp_ln150_reg_3039;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_129_in;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_17;
  wire p_reg_reg_18;
  wire p_reg_reg_19;
  wire p_reg_reg_2;
  wire p_reg_reg_20;
  wire p_reg_reg_21;
  wire [7:0]p_reg_reg_22;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1 shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U
       (.C(C),
        .Q(Q),
        .\add_ln43_4_reg_3356_reg[16] (\add_ln43_4_reg_3356_reg[16] ),
        .\add_ln43_4_reg_3356_reg[16]_0 (\add_ln43_4_reg_3356_reg[16]_0 ),
        .and_ln17_2_reg_3061(and_ln17_2_reg_3061),
        .and_ln17_4_reg_3079_pp0_iter2_reg(and_ln17_4_reg_3079_pp0_iter2_reg),
        .and_ln17_reg_3154(and_ln17_reg_3154),
        .and_ln17_reg_3154_pp0_iter1_reg(and_ln17_reg_3154_pp0_iter1_reg),
        .\ap_CS_fsm[5]_i_2__0_0 (\ap_CS_fsm[5]_i_2__0 ),
        .\ap_CS_fsm_reg[0]_rep__0 (\ap_CS_fsm_reg[0]_rep__0 ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_0 ),
        .ap_block_pp0_stage2_11001(ap_block_pp0_stage2_11001),
        .ap_block_pp0_stage5_11001(ap_block_pp0_stage5_11001),
        .ap_block_state6_io(ap_block_state6_io),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .grp_fu_2716_ce(grp_fu_2716_ce),
        .icmp_ln150_reg_3039(icmp_ln150_reg_3039),
        .icmp_ln150_reg_3039_pp0_iter1_reg(icmp_ln150_reg_3039_pp0_iter1_reg),
        .icmp_ln150_reg_3039_pp0_iter2_reg(icmp_ln150_reg_3039_pp0_iter2_reg),
        .p_129_in(p_129_in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_12(p_reg_reg_11),
        .p_reg_reg_13(p_reg_reg_12),
        .p_reg_reg_14(p_reg_reg_13),
        .p_reg_reg_15(p_reg_reg_14),
        .p_reg_reg_16(p_reg_reg_15),
        .p_reg_reg_17(p_reg_reg_16),
        .p_reg_reg_18(p_reg_reg_17),
        .p_reg_reg_19(p_reg_reg_18),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_20(p_reg_reg_19),
        .p_reg_reg_21(p_reg_reg_20),
        .p_reg_reg_22(p_reg_reg_21),
        .p_reg_reg_23(p_reg_reg_22),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1
   (\ap_CS_fsm_reg[0]_rep__0 ,
    \ap_CS_fsm_reg[5] ,
    C,
    \ap_CS_fsm_reg[5]_0 ,
    ap_block_pp0_stage5_11001,
    p_129_in,
    ap_block_state6_io,
    grp_fu_2716_ce,
    ap_clk,
    Q,
    p_reg_reg_0,
    ap_enable_reg_pp0_iter3,
    bi_RVALID,
    \add_ln43_4_reg_3356_reg[16] ,
    ap_enable_reg_pp0_iter0,
    aw_RVALID,
    \ap_CS_fsm[5]_i_2__0_0 ,
    and_ln17_reg_3154_pp0_iter1_reg,
    icmp_ln150_reg_3039_pp0_iter1_reg,
    bi_ARREADY,
    and_ln17_reg_3154,
    aw_ARREADY,
    and_ln17_2_reg_3061,
    icmp_ln150_reg_3039,
    and_ln17_4_reg_3079_pp0_iter2_reg,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    p_reg_reg_1,
    \add_ln43_4_reg_3356_reg[16]_0 ,
    ap_enable_reg_pp0_iter4,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    p_reg_reg_18,
    p_reg_reg_19,
    p_reg_reg_20,
    ap_block_pp0_stage2_11001,
    p_reg_reg_21,
    p_reg_reg_22,
    p_reg_reg_23);
  output \ap_CS_fsm_reg[0]_rep__0 ;
  output \ap_CS_fsm_reg[5] ;
  output [19:0]C;
  output \ap_CS_fsm_reg[5]_0 ;
  output ap_block_pp0_stage5_11001;
  output p_129_in;
  output ap_block_state6_io;
  input grp_fu_2716_ce;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_0;
  input ap_enable_reg_pp0_iter3;
  input bi_RVALID;
  input \add_ln43_4_reg_3356_reg[16] ;
  input ap_enable_reg_pp0_iter0;
  input aw_RVALID;
  input \ap_CS_fsm[5]_i_2__0_0 ;
  input and_ln17_reg_3154_pp0_iter1_reg;
  input icmp_ln150_reg_3039_pp0_iter1_reg;
  input bi_ARREADY;
  input and_ln17_reg_3154;
  input aw_ARREADY;
  input and_ln17_2_reg_3061;
  input icmp_ln150_reg_3039;
  input and_ln17_4_reg_3079_pp0_iter2_reg;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input p_reg_reg_1;
  input [1:0]\add_ln43_4_reg_3356_reg[16]_0 ;
  input ap_enable_reg_pp0_iter4;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input p_reg_reg_13;
  input p_reg_reg_14;
  input p_reg_reg_15;
  input p_reg_reg_16;
  input p_reg_reg_17;
  input p_reg_reg_18;
  input p_reg_reg_19;
  input p_reg_reg_20;
  input ap_block_pp0_stage2_11001;
  input p_reg_reg_21;
  input p_reg_reg_22;
  input [7:0]p_reg_reg_23;

  wire [19:0]C;
  wire [1:0]Q;
  wire \add_ln43_4_reg_3356_reg[16] ;
  wire [1:0]\add_ln43_4_reg_3356_reg[16]_0 ;
  wire and_ln17_2_reg_3061;
  wire and_ln17_4_reg_3079_pp0_iter2_reg;
  wire and_ln17_reg_3154;
  wire and_ln17_reg_3154_pp0_iter1_reg;
  wire \ap_CS_fsm[5]_i_2__0_0 ;
  wire \ap_CS_fsm_reg[0]_rep__0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire ap_block_pp0_stage2_11001;
  wire ap_block_pp0_stage5_11001;
  wire ap_block_pp0_stage5_110012;
  wire ap_block_state6_io;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire grp_fu_2716_ce;
  wire icmp_ln150_reg_3039;
  wire icmp_ln150_reg_3039_pp0_iter1_reg;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_129_in;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_17;
  wire p_reg_reg_18;
  wire p_reg_reg_19;
  wire p_reg_reg_2;
  wire p_reg_reg_20;
  wire p_reg_reg_21;
  wire p_reg_reg_22;
  wire [7:0]p_reg_reg_23;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_10__33_n_0;
  wire p_reg_reg_i_11__33_n_0;
  wire p_reg_reg_i_4__31_n_0;
  wire p_reg_reg_i_5__31_n_0;
  wire p_reg_reg_i_6__31_n_0;
  wire p_reg_reg_i_7__31_n_0;
  wire p_reg_reg_i_8__31_n_0;
  wire p_reg_reg_i_9__33_n_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_910;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \add_ln43_4_reg_3356[16]_i_1 
       (.I0(\add_ln43_4_reg_3356_reg[16]_0 [1]),
        .I1(ap_block_pp0_stage5_11001),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF20FF20FF20)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(p_129_in),
        .I1(bi_RVALID),
        .I2(\add_ln43_4_reg_3356_reg[16] ),
        .I3(ap_block_pp0_stage5_110012),
        .I4(ap_block_state6_io),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_block_pp0_stage5_11001));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .O(p_129_in));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(aw_RVALID),
        .I1(\ap_CS_fsm[5]_i_2__0_0 ),
        .I2(and_ln17_reg_3154_pp0_iter1_reg),
        .I3(icmp_ln150_reg_3039_pp0_iter1_reg),
        .O(ap_block_pp0_stage5_110012));
  LUT5 #(
    .INIT(32'h4F440000)) 
    \ap_phi_reg_pp0_iter2_in_a_reg_556[7]_i_4 
       (.I0(bi_ARREADY),
        .I1(and_ln17_reg_3154),
        .I2(aw_ARREADY),
        .I3(and_ln17_2_reg_3061),
        .I4(icmp_ln150_reg_3039),
        .O(ap_block_state6_io));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_4__31_n_0,p_reg_reg_i_5__31_n_0,p_reg_reg_i_6__31_n_0,p_reg_reg_i_7__31_n_0,p_reg_reg_i_8__31_n_0,p_reg_reg_i_9__33_n_0,p_reg_reg_i_10__33_n_0,p_reg_reg_i_11__33_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0[7],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\ap_CS_fsm_reg[0]_rep__0 ),
        .CEA2(grp_fu_2716_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_910),
        .CEB2(grp_fu_2716_ce),
        .CEC(\ap_CS_fsm_reg[5] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2716_ce),
        .CEP(grp_fu_2716_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_10__33
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(p_reg_reg_23[1]),
        .O(p_reg_reg_i_10__33_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_11__33
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(p_reg_reg_23[0]),
        .O(p_reg_reg_i_11__33_n_0));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__8
       (.I0(p_reg_reg_n_86),
        .I1(p_reg_reg_20),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__8
       (.I0(p_reg_reg_n_87),
        .I1(p_reg_reg_19),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__8
       (.I0(p_reg_reg_n_88),
        .I1(p_reg_reg_18),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__8
       (.I0(p_reg_reg_n_89),
        .I1(p_reg_reg_17),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__8
       (.I0(p_reg_reg_n_90),
        .I1(p_reg_reg_16),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__8
       (.I0(p_reg_reg_n_91),
        .I1(p_reg_reg_15),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__8
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_14),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__8
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_13),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[12]));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_1__29
       (.I0(p_reg_reg_21),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(p_reg_reg_22),
        .O(\ap_CS_fsm_reg[0]_rep__0 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__8
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_12),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__3
       (.I0(p_reg_reg_n_95),
        .I1(p_reg_reg_11),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__3
       (.I0(p_reg_reg_n_96),
        .I1(p_reg_reg_10),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_23__3
       (.I0(p_reg_reg_n_97),
        .I1(p_reg_reg_9),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_24__1
       (.I0(p_reg_reg_n_98),
        .I1(p_reg_reg_8),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_25__1
       (.I0(p_reg_reg_n_99),
        .I1(p_reg_reg_7),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_26__0
       (.I0(p_reg_reg_n_100),
        .I1(p_reg_reg_6),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_27__0
       (.I0(p_reg_reg_n_101),
        .I1(p_reg_reg_5),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_28__0
       (.I0(p_reg_reg_n_102),
        .I1(p_reg_reg_4),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_29__0
       (.I0(p_reg_reg_n_103),
        .I1(p_reg_reg_3),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[2]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_2__4
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_enable_reg_pp0_iter3),
        .O(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_910));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_30__0
       (.I0(p_reg_reg_n_104),
        .I1(p_reg_reg_2),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_31
       (.I0(p_reg_reg_n_105),
        .I1(p_reg_reg_1),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(C[0]));
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    p_reg_reg_i_3__28
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\add_ln43_4_reg_3356_reg[16]_0 [0]),
        .I3(ap_block_pp0_stage2_11001),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_4__31
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(p_reg_reg_23[7]),
        .O(p_reg_reg_i_4__31_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_5__31
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(p_reg_reg_23[6]),
        .O(p_reg_reg_i_5__31_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_6__31
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(p_reg_reg_23[5]),
        .O(p_reg_reg_i_6__31_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_7__31
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(p_reg_reg_23[4]),
        .O(p_reg_reg_i_7__31_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_8__31
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(p_reg_reg_23[3]),
        .O(p_reg_reg_i_8__31_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_9__33
       (.I0(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I1(and_ln17_4_reg_3079_pp0_iter2_reg),
        .I2(p_reg_reg_23[2]),
        .O(p_reg_reg_i_9__33_n_0));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_42
   (\ap_CS_fsm_reg[5] ,
    C,
    grp_fu_2716_ce,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    and_ln17_3_reg_3070_pp0_iter2_reg,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    p_reg_reg_2,
    p_reg_reg_3,
    ap_enable_reg_pp0_iter3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    p_reg_reg_18,
    p_reg_reg_19,
    p_reg_reg_20,
    p_reg_reg_21,
    p_reg_reg_22,
    p_reg_reg_23,
    ap_block_pp0_stage2_11001);
  output \ap_CS_fsm_reg[5] ;
  output [19:0]C;
  input grp_fu_2716_ce;
  input p_reg_reg_0;
  input ap_clk;
  input [1:0]Q;
  input [7:0]p_reg_reg_1;
  input and_ln17_3_reg_3070_pp0_iter2_reg;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input [7:0]p_reg_reg_2;
  input p_reg_reg_3;
  input ap_enable_reg_pp0_iter3;
  input [0:0]p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input p_reg_reg_13;
  input p_reg_reg_14;
  input p_reg_reg_15;
  input p_reg_reg_16;
  input p_reg_reg_17;
  input p_reg_reg_18;
  input p_reg_reg_19;
  input p_reg_reg_20;
  input p_reg_reg_21;
  input p_reg_reg_22;
  input p_reg_reg_23;
  input ap_block_pp0_stage2_11001;

  wire [19:0]C;
  wire [1:0]Q;
  wire and_ln17_3_reg_3070_pp0_iter2_reg;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire [7:0]ap_phi_mux_value_b_6_phi_fu_675_p4;
  wire grp_fu_2716_ce;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_17;
  wire p_reg_reg_18;
  wire p_reg_reg_19;
  wire [7:0]p_reg_reg_2;
  wire p_reg_reg_20;
  wire p_reg_reg_21;
  wire p_reg_reg_22;
  wire p_reg_reg_23;
  wire p_reg_reg_3;
  wire [0:0]p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_mux_value_b_6_phi_fu_675_p4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_2716_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_2716_ce),
        .CEC(\ap_CS_fsm_reg[5] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2716_ce),
        .CEP(grp_fu_2716_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q[1]),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_10__8
       (.I0(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_2[0]),
        .O(ap_phi_mux_value_b_6_phi_fu_675_p4[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__8
       (.I0(p_reg_reg_n_86),
        .I1(p_reg_reg_23),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__7
       (.I0(p_reg_reg_n_87),
        .I1(p_reg_reg_22),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__7
       (.I0(p_reg_reg_n_88),
        .I1(p_reg_reg_21),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__7
       (.I0(p_reg_reg_n_89),
        .I1(p_reg_reg_20),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__7
       (.I0(p_reg_reg_n_90),
        .I1(p_reg_reg_19),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__7
       (.I0(p_reg_reg_n_91),
        .I1(p_reg_reg_18),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__7
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_17),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__7
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_16),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__7
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_15),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__7
       (.I0(p_reg_reg_n_95),
        .I1(p_reg_reg_14),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__2
       (.I0(p_reg_reg_n_96),
        .I1(p_reg_reg_13),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__2
       (.I0(p_reg_reg_n_97),
        .I1(p_reg_reg_12),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_23__2
       (.I0(p_reg_reg_n_98),
        .I1(p_reg_reg_11),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_24__0
       (.I0(p_reg_reg_n_99),
        .I1(p_reg_reg_10),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_25__0
       (.I0(p_reg_reg_n_100),
        .I1(p_reg_reg_9),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_26
       (.I0(p_reg_reg_n_101),
        .I1(p_reg_reg_8),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_27
       (.I0(p_reg_reg_n_102),
        .I1(p_reg_reg_7),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_28
       (.I0(p_reg_reg_n_103),
        .I1(p_reg_reg_6),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_29
       (.I0(p_reg_reg_n_104),
        .I1(p_reg_reg_5),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[1]));
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    p_reg_reg_i_2__18
       (.I0(Q[0]),
        .I1(p_reg_reg_4),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_block_pp0_stage2_11001),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_30
       (.I0(p_reg_reg_n_105),
        .I1(p_reg_reg_3),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_4),
        .O(C[0]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_3__9
       (.I0(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_2[7]),
        .O(ap_phi_mux_value_b_6_phi_fu_675_p4[7]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_4__9
       (.I0(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_2[6]),
        .O(ap_phi_mux_value_b_6_phi_fu_675_p4[6]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_5__9
       (.I0(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_2[5]),
        .O(ap_phi_mux_value_b_6_phi_fu_675_p4[5]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_6__9
       (.I0(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_2[4]),
        .O(ap_phi_mux_value_b_6_phi_fu_675_p4[4]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_7__9
       (.I0(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_2[3]),
        .O(ap_phi_mux_value_b_6_phi_fu_675_p4[3]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_8__9
       (.I0(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_2[2]),
        .O(ap_phi_mux_value_b_6_phi_fu_675_p4[2]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_9__8
       (.I0(and_ln17_3_reg_3070_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_2[1]),
        .O(ap_phi_mux_value_b_6_phi_fu_675_p4[1]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_43
   (C,
    grp_fu_2707_ce,
    E,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    A,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32,
    p_reg_reg_2,
    ap_enable_reg_pp0_iter3);
  output [19:0]C;
  input grp_fu_2707_ce;
  input [0:0]E;
  input p_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_1;
  input [7:0]A;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32;
  input [0:0]p_reg_reg_2;
  input ap_enable_reg_pp0_iter3;

  wire [7:0]A;
  wire [19:0]C;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire grp_fu_2707_ce;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [0:0]p_reg_reg_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_2707_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_2707_ce),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2707_ce),
        .CEP(grp_fu_2707_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__20
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[19]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__21
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[18]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__21
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[17]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__21
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[16]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__21
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[15]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__21
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[14]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__21
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[13]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__21
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[12]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__21
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[11]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__14
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[10]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__14
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[9]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_23__11
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[8]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_24__8
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[7]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_25__8
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[6]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_26__7
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[5]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_27__7
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[4]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_28__7
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[3]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_29__2
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[2]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_30__2
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[1]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_31__1
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[0]),
        .I2(p_reg_reg_2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(C[0]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_44
   (C,
    grp_fu_2698_ce,
    ap_condition_1231,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    A,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33,
    ap_enable_reg_pp0_iter3,
    p_reg_reg_2);
  output [19:0]C;
  input grp_fu_2698_ce;
  input ap_condition_1231;
  input p_reg_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_1;
  input [7:0]A;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33;
  input ap_enable_reg_pp0_iter3;
  input p_reg_reg_2;

  wire [7:0]A;
  wire [19:0]C;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_condition_1231;
  wire ap_enable_reg_pp0_iter3;
  wire grp_fu_2698_ce;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_2698_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_condition_1231),
        .CEB2(grp_fu_2698_ce),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2698_ce),
        .CEP(grp_fu_2698_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_10__17
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[18]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_11__17
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[17]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_12__17
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[16]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__17
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[15]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__17
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[14]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__17
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[13]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__17
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[12]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__17
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[11]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__17
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[10]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__17
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__17
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[8]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__10
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__10
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[6]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_23__7
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[5]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_24__4
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_25__4
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[3]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_26__3
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_27__3
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_28__3
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_9__17
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[19]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_2),
        .O(C[19]));
endmodule

(* ORIG_REF_NAME = "shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_45
   (A,
    C,
    p_reg_reg_0,
    grp_fu_2698_ce,
    ap_condition_1231,
    p_reg_reg_1,
    ap_clk,
    Q,
    p_reg_reg_2,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34,
    ap_enable_reg_pp0_iter3,
    p_reg_reg_3,
    and_ln17_reg_3154_pp0_iter2_reg,
    icmp_ln150_reg_3039_pp0_iter2_reg,
    p_reg_reg_4);
  output [7:0]A;
  output [19:0]C;
  input p_reg_reg_0;
  input grp_fu_2698_ce;
  input ap_condition_1231;
  input p_reg_reg_1;
  input ap_clk;
  input [0:0]Q;
  input [7:0]p_reg_reg_2;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34;
  input ap_enable_reg_pp0_iter3;
  input p_reg_reg_3;
  input and_ln17_reg_3154_pp0_iter2_reg;
  input icmp_ln150_reg_3039_pp0_iter2_reg;
  input [7:0]p_reg_reg_4;

  wire [7:0]A;
  wire [19:0]C;
  wire [0:0]Q;
  wire and_ln17_reg_3154_pp0_iter2_reg;
  wire ap_clk;
  wire ap_condition_1231;
  wire ap_enable_reg_pp0_iter3;
  wire grp_fu_2698_ce;
  wire icmp_ln150_reg_3039_pp0_iter2_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2[7],p_reg_reg_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C[19],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_2698_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_condition_1231),
        .CEB2(grp_fu_2698_ce),
        .CEC(p_reg_reg_1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2698_ce),
        .CEP(grp_fu_2698_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(Q),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_10__34
       (.I0(and_ln17_reg_3154_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_4[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_11__34
       (.I0(and_ln17_reg_3154_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_4[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_12__34
       (.I0(and_ln17_reg_3154_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_4[0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_13__18
       (.I0(p_reg_reg_n_86),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[19]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_14__18
       (.I0(p_reg_reg_n_87),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[18]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_15__18
       (.I0(p_reg_reg_n_88),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[17]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_16__18
       (.I0(p_reg_reg_n_89),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[16]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_17__18
       (.I0(p_reg_reg_n_90),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[15]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_18__18
       (.I0(p_reg_reg_n_91),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[14]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_19__18
       (.I0(p_reg_reg_n_92),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[13]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_20__18
       (.I0(p_reg_reg_n_93),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[12]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_21__11
       (.I0(p_reg_reg_n_94),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[11]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_22__11
       (.I0(p_reg_reg_n_95),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[10]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_23__8
       (.I0(p_reg_reg_n_96),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_24__5
       (.I0(p_reg_reg_n_97),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[8]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_25__5
       (.I0(p_reg_reg_n_98),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_26__4
       (.I0(p_reg_reg_n_99),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[6]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_27__4
       (.I0(p_reg_reg_n_100),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[5]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_28__4
       (.I0(p_reg_reg_n_101),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_29__1
       (.I0(p_reg_reg_n_102),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[3]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_30__1
       (.I0(p_reg_reg_n_103),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_31__0
       (.I0(p_reg_reg_n_104),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    p_reg_reg_i_32
       (.I0(p_reg_reg_n_105),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_reg_reg_3),
        .O(C[0]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_5__34
       (.I0(and_ln17_reg_3154_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_4[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_6__34
       (.I0(and_ln17_reg_3154_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_4[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_7__34
       (.I0(and_ln17_reg_3154_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_4[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_8__34
       (.I0(and_ln17_reg_3154_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_4[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_9__34
       (.I0(and_ln17_reg_3154_pp0_iter2_reg),
        .I1(icmp_ln150_reg_3039_pp0_iter2_reg),
        .I2(p_reg_reg_4[3]),
        .O(A[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_16ns_18ns_33_1_1
   (P,
    \ap_return_0_preg_reg[13] ,
    E,
    ap_clk,
    ap_rst_n_inv,
    D,
    ap_return_0_preg,
    \SRL_SIG_reg[0][13] ,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_start);
  output [13:0]P;
  output [13:0]\ap_return_0_preg_reg[13] ;
  input [0:0]E;
  input ap_clk;
  input ap_rst_n_inv;
  input [15:0]D;
  input [13:0]ap_return_0_preg;
  input \SRL_SIG_reg[0][13] ;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_start;

  wire [15:0]D;
  wire [0:0]E;
  wire [13:0]P;
  wire \SRL_SIG_reg[0][13] ;
  wire ap_clk;
  wire [13:0]ap_return_0_preg;
  wire [13:0]\ap_return_0_preg_reg[13] ;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:35]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(ap_return_0_preg[0]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[0]),
        .O(\ap_return_0_preg_reg[13] [0]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(ap_return_0_preg[10]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[10]),
        .O(\ap_return_0_preg_reg[13] [10]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(ap_return_0_preg[11]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[11]),
        .O(\ap_return_0_preg_reg[13] [11]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(ap_return_0_preg[12]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[12]),
        .O(\ap_return_0_preg_reg[13] [12]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][13]_i_2 
       (.I0(ap_return_0_preg[13]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[13]),
        .O(\ap_return_0_preg_reg[13] [13]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(ap_return_0_preg[1]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[1]),
        .O(\ap_return_0_preg_reg[13] [1]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(ap_return_0_preg[2]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[2]),
        .O(\ap_return_0_preg_reg[13] [2]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(ap_return_0_preg[3]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[3]),
        .O(\ap_return_0_preg_reg[13] [3]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(ap_return_0_preg[4]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[4]),
        .O(\ap_return_0_preg_reg[13] [4]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(ap_return_0_preg[5]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[5]),
        .O(\ap_return_0_preg_reg[13] [5]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(ap_return_0_preg[6]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[6]),
        .O(\ap_return_0_preg_reg[13] [6]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(ap_return_0_preg[7]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[7]),
        .O(\ap_return_0_preg_reg[13] [7]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(ap_return_0_preg[8]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[8]),
        .O(\ap_return_0_preg_reg[13] [8]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(ap_return_0_preg[9]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[9]),
        .O(\ap_return_0_preg_reg[13] [9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:35],tmp_product_n_71,tmp_product_n_72,P,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_16ns_18ns_33_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_16ns_18ns_33_1_1_76
   (P,
    \ap_return_2_preg_reg[13] ,
    tmp_product_0,
    ap_clk,
    ap_rst_n_inv,
    tmp_product_1,
    ap_return_2_preg,
    \SRL_SIG_reg[0][13] ,
    ap_sync_reg_Block_entry57_proc_U0_ap_ready,
    ap_start);
  output [13:0]P;
  output [13:0]\ap_return_2_preg_reg[13] ;
  input [0:0]tmp_product_0;
  input ap_clk;
  input ap_rst_n_inv;
  input [15:0]tmp_product_1;
  input [13:0]ap_return_2_preg;
  input \SRL_SIG_reg[0][13] ;
  input ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  input ap_start;

  wire [13:0]P;
  wire \SRL_SIG_reg[0][13] ;
  wire ap_clk;
  wire [13:0]ap_return_2_preg;
  wire [13:0]\ap_return_2_preg_reg[13] ;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_entry57_proc_U0_ap_ready;
  wire [0:0]tmp_product_0;
  wire [15:0]tmp_product_1;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:35]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(ap_return_2_preg[0]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[0]),
        .O(\ap_return_2_preg_reg[13] [0]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(ap_return_2_preg[10]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[10]),
        .O(\ap_return_2_preg_reg[13] [10]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(ap_return_2_preg[11]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[11]),
        .O(\ap_return_2_preg_reg[13] [11]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(ap_return_2_preg[12]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[12]),
        .O(\ap_return_2_preg_reg[13] [12]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][13]_i_2__0 
       (.I0(ap_return_2_preg[13]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[13]),
        .O(\ap_return_2_preg_reg[13] [13]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(ap_return_2_preg[1]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[1]),
        .O(\ap_return_2_preg_reg[13] [1]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(ap_return_2_preg[2]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[2]),
        .O(\ap_return_2_preg_reg[13] [2]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(ap_return_2_preg[3]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[3]),
        .O(\ap_return_2_preg_reg[13] [3]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(ap_return_2_preg[4]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[4]),
        .O(\ap_return_2_preg_reg[13] [4]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(ap_return_2_preg[5]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[5]),
        .O(\ap_return_2_preg_reg[13] [5]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(ap_return_2_preg[6]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[6]),
        .O(\ap_return_2_preg_reg[13] [6]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(ap_return_2_preg[7]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[7]),
        .O(\ap_return_2_preg_reg[13] [7]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(ap_return_2_preg[8]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[8]),
        .O(\ap_return_2_preg_reg[13] [8]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(ap_return_2_preg[9]),
        .I1(\SRL_SIG_reg[0][13] ),
        .I2(ap_sync_reg_Block_entry57_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(P[9]),
        .O(\ap_return_2_preg_reg[13] [9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,tmp_product_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp_product_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:35],tmp_product_n_71,tmp_product_n_72,P,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_17s_32s_32_2_1
   (D,
    p_15_in,
    p_23_in,
    p_131_in,
    A,
    ap_clk,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    buff0_reg_3,
    buff0_reg_4,
    buff0_reg_5,
    buff0_reg_6,
    Q,
    buff0_reg_7,
    buff0_reg_8,
    buff0_reg_9,
    add_ln22_18_reg_3074,
    ap_enable_reg_pp0_iter0_reg,
    grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg,
    buff0_reg_10,
    buff0_reg_11,
    buff0_reg_12,
    ap_block_pp0_stage2_11001);
  output [31:0]D;
  output p_15_in;
  output p_23_in;
  output p_131_in;
  input [15:0]A;
  input ap_clk;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input buff0_reg_3;
  input buff0_reg_4;
  input buff0_reg_5;
  input buff0_reg_6;
  input [16:0]Q;
  input [16:0]buff0_reg_7;
  input [14:0]buff0_reg_8;
  input [16:0]buff0_reg_9;
  input [1:0]add_ln22_18_reg_3074;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  input [3:0]buff0_reg_10;
  input [16:0]buff0_reg_11;
  input [16:0]buff0_reg_12;
  input ap_block_pp0_stage2_11001;

  wire [15:0]A;
  wire [31:0]D;
  wire [16:0]Q;
  wire [1:0]add_ln22_18_reg_3074;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire \buff0[16]_i_2_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire [3:0]buff0_reg_10;
  wire [16:0]buff0_reg_11;
  wire [16:0]buff0_reg_12;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire buff0_reg_6;
  wire [16:0]buff0_reg_7;
  wire [14:0]buff0_reg_8;
  wire [16:0]buff0_reg_9;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg;
  wire grp_fu_694_ce;
  wire grp_fu_694_p01;
  wire p_131_in;
  wire p_15_in;
  wire p_23_in;
  wire tmp_product_i_10_n_0;
  wire tmp_product_i_11_n_0;
  wire tmp_product_i_12_n_0;
  wire tmp_product_i_13_n_0;
  wire tmp_product_i_14_n_0;
  wire tmp_product_i_15_n_0;
  wire tmp_product_i_16_n_0;
  wire tmp_product_i_17_n_0;
  wire tmp_product_i_1_n_0;
  wire tmp_product_i_2_n_0;
  wire tmp_product_i_34_n_0;
  wire tmp_product_i_35_n_0;
  wire tmp_product_i_36_n_0;
  wire tmp_product_i_37_n_0;
  wire tmp_product_i_38_n_0;
  wire tmp_product_i_39_n_0;
  wire tmp_product_i_3_n_0;
  wire tmp_product_i_40_n_0;
  wire tmp_product_i_41_n_0;
  wire tmp_product_i_42_n_0;
  wire tmp_product_i_43_n_0;
  wire tmp_product_i_44_n_0;
  wire tmp_product_i_45_n_0;
  wire tmp_product_i_46_n_0;
  wire tmp_product_i_47_n_0;
  wire tmp_product_i_48_n_0;
  wire tmp_product_i_49_n_0;
  wire tmp_product_i_4_n_0;
  wire tmp_product_i_50_n_0;
  wire tmp_product_i_51_n_0;
  wire tmp_product_i_52_n_0;
  wire tmp_product_i_53_n_0;
  wire tmp_product_i_54_n_0;
  wire tmp_product_i_55_n_0;
  wire tmp_product_i_56_n_0;
  wire tmp_product_i_57_n_0;
  wire tmp_product_i_58_n_0;
  wire tmp_product_i_59_n_0;
  wire tmp_product_i_5_n_0;
  wire tmp_product_i_60_n_0;
  wire tmp_product_i_61_n_0;
  wire tmp_product_i_62_n_0;
  wire tmp_product_i_63_n_0;
  wire tmp_product_i_64_n_0;
  wire tmp_product_i_65_n_0;
  wire tmp_product_i_66_n_0;
  wire tmp_product_i_67_n_0;
  wire tmp_product_i_68_n_0;
  wire tmp_product_i_6_n_0;
  wire tmp_product_i_7_n_0;
  wire tmp_product_i_8_n_0;
  wire tmp_product_i_9_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \buff0[16]_i_1 
       (.I0(\buff0[16]_i_2_n_0 ),
        .I1(buff0_reg_0),
        .I2(buff0_reg_1),
        .I3(buff0_reg_2),
        .I4(buff0_reg_3),
        .I5(buff0_reg_4),
        .O(grp_fu_694_ce));
  LUT2 #(
    .INIT(4'hB)) 
    \buff0[16]_i_2 
       (.I0(ap_block_pp0_stage2_11001),
        .I1(buff0_reg_10[0]),
        .O(\buff0[16]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({tmp_product_i_1_n_0,tmp_product_i_1_n_0,tmp_product_i_1_n_0,tmp_product_i_1_n_0,tmp_product_i_1_n_0,tmp_product_i_1_n_0,tmp_product_i_1_n_0,tmp_product_i_1_n_0,tmp_product_i_1_n_0,tmp_product_i_1_n_0,tmp_product_i_1_n_0,tmp_product_i_1_n_0,tmp_product_i_1_n_0,tmp_product_i_1_n_0,tmp_product_i_2_n_0,tmp_product_i_3_n_0,tmp_product_i_4_n_0,tmp_product_i_5_n_0,tmp_product_i_6_n_0,tmp_product_i_7_n_0,tmp_product_i_8_n_0,tmp_product_i_9_n_0,tmp_product_i_10_n_0,tmp_product_i_11_n_0,tmp_product_i_12_n_0,tmp_product_i_13_n_0,tmp_product_i_14_n_0,tmp_product_i_15_n_0,tmp_product_i_16_n_0,tmp_product_i_17_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_694_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,D[31:17]}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_89),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_694_ce),
        .D(tmp_product_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \reg_707[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(buff0_reg_5),
        .I2(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I3(buff0_reg_10[2]),
        .O(p_23_in));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \reg_707[31]_i_3 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(buff0_reg_5),
        .I2(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I3(buff0_reg_10[1]),
        .O(p_15_in));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_product_i_1_n_0,tmp_product_i_1_n_0,tmp_product_i_2_n_0,tmp_product_i_3_n_0,tmp_product_i_4_n_0,tmp_product_i_5_n_0,tmp_product_i_6_n_0,tmp_product_i_7_n_0,tmp_product_i_8_n_0,tmp_product_i_9_n_0,tmp_product_i_10_n_0,tmp_product_i_11_n_0,tmp_product_i_12_n_0,tmp_product_i_13_n_0,tmp_product_i_14_n_0,tmp_product_i_15_n_0,tmp_product_i_16_n_0,tmp_product_i_17_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_1
       (.I0(tmp_product_i_34_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_36_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[16]),
        .O(tmp_product_i_1_n_0));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_10
       (.I0(tmp_product_i_53_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_54_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[7]),
        .O(tmp_product_i_10_n_0));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_11
       (.I0(tmp_product_i_55_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_56_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[6]),
        .O(tmp_product_i_11_n_0));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_12
       (.I0(tmp_product_i_57_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_58_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[5]),
        .O(tmp_product_i_12_n_0));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_13
       (.I0(tmp_product_i_59_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_60_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[4]),
        .O(tmp_product_i_13_n_0));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_14
       (.I0(tmp_product_i_61_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_62_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[3]),
        .O(tmp_product_i_14_n_0));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_15
       (.I0(tmp_product_i_63_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_64_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[2]),
        .O(tmp_product_i_15_n_0));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_16
       (.I0(tmp_product_i_65_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_66_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[1]),
        .O(tmp_product_i_16_n_0));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_17
       (.I0(tmp_product_i_67_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_68_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[0]),
        .O(tmp_product_i_17_n_0));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_2
       (.I0(tmp_product_i_37_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_38_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[15]),
        .O(tmp_product_i_2_n_0));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_3
       (.I0(tmp_product_i_39_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_40_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[14]),
        .O(tmp_product_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_34
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[16]),
        .I2(buff0_reg_8[14]),
        .I3(p_15_in),
        .I4(buff0_reg_9[16]),
        .O(tmp_product_i_34_n_0));
  LUT6 #(
    .INIT(64'hFFFFCCC0AAA0AAA0)) 
    tmp_product_i_35
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I2(buff0_reg_10[3]),
        .I3(buff0_reg_10[2]),
        .I4(buff0_reg_6),
        .I5(buff0_reg_5),
        .O(tmp_product_i_35_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_36
       (.I0(p_23_in),
        .I1(buff0_reg_11[16]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[16]),
        .I5(p_131_in),
        .O(tmp_product_i_36_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_37
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[15]),
        .I2(buff0_reg_8[13]),
        .I3(p_15_in),
        .I4(buff0_reg_9[15]),
        .O(tmp_product_i_37_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_38
       (.I0(p_23_in),
        .I1(buff0_reg_11[15]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[15]),
        .I5(p_131_in),
        .O(tmp_product_i_38_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_39
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[14]),
        .I2(buff0_reg_8[12]),
        .I3(p_15_in),
        .I4(buff0_reg_9[14]),
        .O(tmp_product_i_39_n_0));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_4
       (.I0(tmp_product_i_41_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_42_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[13]),
        .O(tmp_product_i_4_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_40
       (.I0(p_23_in),
        .I1(buff0_reg_11[14]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[14]),
        .I5(p_131_in),
        .O(tmp_product_i_40_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_41
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[13]),
        .I2(buff0_reg_8[11]),
        .I3(p_15_in),
        .I4(buff0_reg_9[13]),
        .O(tmp_product_i_41_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_42
       (.I0(p_23_in),
        .I1(buff0_reg_11[13]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[13]),
        .I5(p_131_in),
        .O(tmp_product_i_42_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_43
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[12]),
        .I2(buff0_reg_8[10]),
        .I3(p_15_in),
        .I4(buff0_reg_9[12]),
        .O(tmp_product_i_43_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_44
       (.I0(p_23_in),
        .I1(buff0_reg_11[12]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[12]),
        .I5(p_131_in),
        .O(tmp_product_i_44_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_45
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[11]),
        .I2(buff0_reg_8[9]),
        .I3(p_15_in),
        .I4(buff0_reg_9[11]),
        .O(tmp_product_i_45_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_46
       (.I0(p_23_in),
        .I1(buff0_reg_11[11]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[11]),
        .I5(p_131_in),
        .O(tmp_product_i_46_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_47
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[10]),
        .I2(buff0_reg_8[8]),
        .I3(p_15_in),
        .I4(buff0_reg_9[10]),
        .O(tmp_product_i_47_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_48
       (.I0(p_23_in),
        .I1(buff0_reg_11[10]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[10]),
        .I5(p_131_in),
        .O(tmp_product_i_48_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_49
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[9]),
        .I2(buff0_reg_8[7]),
        .I3(p_15_in),
        .I4(buff0_reg_9[9]),
        .O(tmp_product_i_49_n_0));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_5
       (.I0(tmp_product_i_43_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_44_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[12]),
        .O(tmp_product_i_5_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_50
       (.I0(p_23_in),
        .I1(buff0_reg_11[9]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[9]),
        .I5(p_131_in),
        .O(tmp_product_i_50_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_51
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[8]),
        .I2(buff0_reg_8[6]),
        .I3(p_15_in),
        .I4(buff0_reg_9[8]),
        .O(tmp_product_i_51_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_52
       (.I0(p_23_in),
        .I1(buff0_reg_11[8]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[8]),
        .I5(p_131_in),
        .O(tmp_product_i_52_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_53
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[7]),
        .I2(buff0_reg_8[5]),
        .I3(p_15_in),
        .I4(buff0_reg_9[7]),
        .O(tmp_product_i_53_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_54
       (.I0(p_23_in),
        .I1(buff0_reg_11[7]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[7]),
        .I5(p_131_in),
        .O(tmp_product_i_54_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_55
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[6]),
        .I2(buff0_reg_8[4]),
        .I3(p_15_in),
        .I4(buff0_reg_9[6]),
        .O(tmp_product_i_55_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_56
       (.I0(p_23_in),
        .I1(buff0_reg_11[6]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[6]),
        .I5(p_131_in),
        .O(tmp_product_i_56_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_57
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[5]),
        .I2(buff0_reg_8[3]),
        .I3(p_15_in),
        .I4(buff0_reg_9[5]),
        .O(tmp_product_i_57_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_58
       (.I0(p_23_in),
        .I1(buff0_reg_11[5]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[5]),
        .I5(p_131_in),
        .O(tmp_product_i_58_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_59
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[4]),
        .I2(buff0_reg_8[2]),
        .I3(p_15_in),
        .I4(buff0_reg_9[4]),
        .O(tmp_product_i_59_n_0));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_6
       (.I0(tmp_product_i_45_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_46_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[11]),
        .O(tmp_product_i_6_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_60
       (.I0(p_23_in),
        .I1(buff0_reg_11[4]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[4]),
        .I5(p_131_in),
        .O(tmp_product_i_60_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_61
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[3]),
        .I2(buff0_reg_8[1]),
        .I3(p_15_in),
        .I4(buff0_reg_9[3]),
        .O(tmp_product_i_61_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_62
       (.I0(p_23_in),
        .I1(buff0_reg_11[3]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[3]),
        .I5(p_131_in),
        .O(tmp_product_i_62_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_63
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[2]),
        .I2(buff0_reg_8[0]),
        .I3(p_15_in),
        .I4(buff0_reg_9[2]),
        .O(tmp_product_i_63_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_64
       (.I0(p_23_in),
        .I1(buff0_reg_11[2]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[2]),
        .I5(p_131_in),
        .O(tmp_product_i_64_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_65
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[1]),
        .I2(add_ln22_18_reg_3074[1]),
        .I3(p_15_in),
        .I4(buff0_reg_9[1]),
        .O(tmp_product_i_65_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_66
       (.I0(p_23_in),
        .I1(buff0_reg_11[1]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[1]),
        .I5(p_131_in),
        .O(tmp_product_i_66_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_67
       (.I0(grp_fu_694_p01),
        .I1(buff0_reg_7[0]),
        .I2(add_ln22_18_reg_3074[0]),
        .I3(p_15_in),
        .I4(buff0_reg_9[0]),
        .O(tmp_product_i_67_n_0));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    tmp_product_i_68
       (.I0(p_23_in),
        .I1(buff0_reg_11[0]),
        .I2(buff0_reg_5),
        .I3(buff0_reg_6),
        .I4(buff0_reg_12[0]),
        .I5(p_131_in),
        .O(tmp_product_i_68_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    tmp_product_i_69
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(buff0_reg_5),
        .I2(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I3(buff0_reg_10[0]),
        .O(grp_fu_694_p01));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_7
       (.I0(tmp_product_i_47_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_48_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[10]),
        .O(tmp_product_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    tmp_product_i_70
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(buff0_reg_5),
        .I2(grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_380_ap_start_reg),
        .I3(buff0_reg_10[3]),
        .O(p_131_in));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_8
       (.I0(tmp_product_i_49_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_50_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[9]),
        .O(tmp_product_i_8_n_0));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    tmp_product_i_9
       (.I0(tmp_product_i_51_n_0),
        .I1(tmp_product_i_35_n_0),
        .I2(tmp_product_i_52_n_0),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6),
        .I5(Q[8]),
        .O(tmp_product_i_9_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_sa_store
   (grp_sa_store_fu_592_ap_start_reg_reg,
    push_1,
    mOutPtr18_out,
    push_2,
    Q,
    Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA,
    \ap_CS_fsm_reg[24]_0 ,
    Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY,
    D,
    ap_NS_fsm4,
    \ap_CS_fsm_reg[36] ,
    ap_rst_n_inv,
    ap_clk,
    ca_AWREADY,
    mem_reg,
    ca_WREADY,
    pop,
    ap_rst_n,
    grp_sa_store_fu_592_ap_start_reg,
    \mOutPtr[4]_i_3_0 ,
    ca_BVALID,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18,
    mem_reg_i_91_0,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19,
    mem_reg_i_95_0,
    mem_reg_i_99_0,
    mem_reg_i_103_0,
    mem_reg_i_25_0,
    mem_reg_i_31_0,
    mem_reg_i_35_0,
    mem_reg_i_39_0,
    mem_reg_i_43_0,
    mem_reg_i_47_0,
    mem_reg_i_51_0,
    mem_reg_i_55_0,
    mem_reg_i_59_0,
    mem_reg_i_63_0,
    mem_reg_i_67_0,
    mem_reg_i_71_0,
    mem_reg_i_75_0,
    mem_reg_i_79_0,
    mem_reg_i_83_0,
    mem_reg_i_87_0,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9,
    mem_reg_i_93_0,
    mem_reg_i_93_1,
    mem_reg_i_97_0,
    mem_reg_i_97_1,
    mem_reg_i_101_0,
    mem_reg_i_101_1,
    mem_reg_i_105_0,
    mem_reg_i_105_1,
    mem_reg_i_28_0,
    mem_reg_i_28_1,
    mem_reg_i_33_0,
    mem_reg_i_33_1,
    mem_reg_i_37_0,
    mem_reg_i_37_1,
    mem_reg_i_41_0,
    mem_reg_i_41_1,
    mem_reg_i_45_0,
    mem_reg_i_45_1,
    mem_reg_i_49_0,
    mem_reg_i_49_1,
    mem_reg_i_53_0,
    mem_reg_i_53_1,
    mem_reg_i_57_0,
    mem_reg_i_57_1,
    mem_reg_i_61_0,
    mem_reg_i_61_1,
    mem_reg_i_65_0,
    mem_reg_i_65_1,
    mem_reg_i_69_0,
    mem_reg_i_69_1,
    mem_reg_i_73_0,
    mem_reg_i_73_1,
    mem_reg_i_77_0,
    mem_reg_i_77_1,
    mem_reg_i_81_0,
    mem_reg_i_81_1,
    mem_reg_i_85_0,
    mem_reg_i_85_1,
    mem_reg_i_89_0,
    mem_reg_i_89_1,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33,
    mem_reg_i_88_0,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32,
    mem_reg_i_88_1,
    mem_reg_i_84_0,
    mem_reg_i_84_1,
    mem_reg_i_80_0,
    mem_reg_i_80_1,
    mem_reg_i_76_0,
    mem_reg_i_76_1,
    mem_reg_i_72_0,
    mem_reg_i_72_1,
    mem_reg_i_68_0,
    mem_reg_i_68_1,
    mem_reg_i_64_0,
    mem_reg_i_64_1,
    mem_reg_i_60_0,
    mem_reg_i_60_1,
    mem_reg_i_56_0,
    mem_reg_i_56_1,
    mem_reg_i_52_0,
    mem_reg_i_52_1,
    mem_reg_i_48_0,
    mem_reg_i_48_1,
    mem_reg_i_44_0,
    mem_reg_i_44_1,
    mem_reg_i_40_0,
    mem_reg_i_40_1,
    mem_reg_i_36_0,
    mem_reg_i_36_1,
    mem_reg_i_32_0,
    mem_reg_i_32_1,
    mem_reg_i_26_0,
    mem_reg_i_26_1,
    mem_reg_i_104_0,
    mem_reg_i_104_1,
    mem_reg_i_100_0,
    mem_reg_i_100_1,
    mem_reg_i_96_0,
    mem_reg_i_96_1,
    mem_reg_i_92_0,
    mem_reg_i_92_1,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4,
    mem_reg_i_91_1,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22,
    mem_reg_i_95_1,
    mem_reg_i_99_1,
    mem_reg_i_103_1,
    mem_reg_i_25_1,
    mem_reg_i_31_1,
    mem_reg_i_35_1,
    mem_reg_i_39_1,
    mem_reg_i_43_1,
    mem_reg_i_47_1,
    mem_reg_i_51_1,
    mem_reg_i_55_1,
    mem_reg_i_59_1,
    mem_reg_i_63_1,
    mem_reg_i_67_1,
    mem_reg_i_71_1,
    mem_reg_i_75_1,
    mem_reg_i_79_1,
    mem_reg_i_83_1,
    mem_reg_i_87_1,
    \out_read_reg_1011_reg[31]_0 ,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17,
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16,
    \ap_CS_fsm_reg[78] ,
    ap_CS_fsm_state74,
    \ap_CS_fsm_reg[30]_0 ,
    \ap_port_reg_b0_q_reg[15]_0 );
  output grp_sa_store_fu_592_ap_start_reg_reg;
  output push_1;
  output mOutPtr18_out;
  output push_2;
  output [8:0]Q;
  output [19:0]Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA;
  output [29:0]\ap_CS_fsm_reg[24]_0 ;
  output Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY;
  output [3:0]D;
  output ap_NS_fsm4;
  output \ap_CS_fsm_reg[36] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ca_AWREADY;
  input mem_reg;
  input ca_WREADY;
  input pop;
  input ap_rst_n;
  input grp_sa_store_fu_592_ap_start_reg;
  input \mOutPtr[4]_i_3_0 ;
  input ca_BVALID;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18;
  input mem_reg_i_91_0;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19;
  input mem_reg_i_95_0;
  input mem_reg_i_99_0;
  input mem_reg_i_103_0;
  input mem_reg_i_25_0;
  input mem_reg_i_31_0;
  input mem_reg_i_35_0;
  input mem_reg_i_39_0;
  input mem_reg_i_43_0;
  input mem_reg_i_47_0;
  input mem_reg_i_51_0;
  input mem_reg_i_55_0;
  input mem_reg_i_59_0;
  input mem_reg_i_63_0;
  input mem_reg_i_67_0;
  input mem_reg_i_71_0;
  input mem_reg_i_75_0;
  input mem_reg_i_79_0;
  input mem_reg_i_83_0;
  input mem_reg_i_87_0;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9;
  input mem_reg_i_93_0;
  input mem_reg_i_93_1;
  input mem_reg_i_97_0;
  input mem_reg_i_97_1;
  input mem_reg_i_101_0;
  input mem_reg_i_101_1;
  input mem_reg_i_105_0;
  input mem_reg_i_105_1;
  input mem_reg_i_28_0;
  input mem_reg_i_28_1;
  input mem_reg_i_33_0;
  input mem_reg_i_33_1;
  input mem_reg_i_37_0;
  input mem_reg_i_37_1;
  input mem_reg_i_41_0;
  input mem_reg_i_41_1;
  input mem_reg_i_45_0;
  input mem_reg_i_45_1;
  input mem_reg_i_49_0;
  input mem_reg_i_49_1;
  input mem_reg_i_53_0;
  input mem_reg_i_53_1;
  input mem_reg_i_57_0;
  input mem_reg_i_57_1;
  input mem_reg_i_61_0;
  input mem_reg_i_61_1;
  input mem_reg_i_65_0;
  input mem_reg_i_65_1;
  input mem_reg_i_69_0;
  input mem_reg_i_69_1;
  input mem_reg_i_73_0;
  input mem_reg_i_73_1;
  input mem_reg_i_77_0;
  input mem_reg_i_77_1;
  input mem_reg_i_81_0;
  input mem_reg_i_81_1;
  input mem_reg_i_85_0;
  input mem_reg_i_85_1;
  input mem_reg_i_89_0;
  input mem_reg_i_89_1;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33;
  input mem_reg_i_88_0;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32;
  input mem_reg_i_88_1;
  input mem_reg_i_84_0;
  input mem_reg_i_84_1;
  input mem_reg_i_80_0;
  input mem_reg_i_80_1;
  input mem_reg_i_76_0;
  input mem_reg_i_76_1;
  input mem_reg_i_72_0;
  input mem_reg_i_72_1;
  input mem_reg_i_68_0;
  input mem_reg_i_68_1;
  input mem_reg_i_64_0;
  input mem_reg_i_64_1;
  input mem_reg_i_60_0;
  input mem_reg_i_60_1;
  input mem_reg_i_56_0;
  input mem_reg_i_56_1;
  input mem_reg_i_52_0;
  input mem_reg_i_52_1;
  input mem_reg_i_48_0;
  input mem_reg_i_48_1;
  input mem_reg_i_44_0;
  input mem_reg_i_44_1;
  input mem_reg_i_40_0;
  input mem_reg_i_40_1;
  input mem_reg_i_36_0;
  input mem_reg_i_36_1;
  input mem_reg_i_32_0;
  input mem_reg_i_32_1;
  input mem_reg_i_26_0;
  input mem_reg_i_26_1;
  input mem_reg_i_104_0;
  input mem_reg_i_104_1;
  input mem_reg_i_100_0;
  input mem_reg_i_100_1;
  input mem_reg_i_96_0;
  input mem_reg_i_96_1;
  input mem_reg_i_92_0;
  input mem_reg_i_92_1;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4;
  input mem_reg_i_91_1;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22;
  input mem_reg_i_95_1;
  input mem_reg_i_99_1;
  input mem_reg_i_103_1;
  input mem_reg_i_25_1;
  input mem_reg_i_31_1;
  input mem_reg_i_35_1;
  input mem_reg_i_39_1;
  input mem_reg_i_43_1;
  input mem_reg_i_47_1;
  input mem_reg_i_51_1;
  input mem_reg_i_55_1;
  input mem_reg_i_59_1;
  input mem_reg_i_63_1;
  input mem_reg_i_67_1;
  input mem_reg_i_71_1;
  input mem_reg_i_75_1;
  input mem_reg_i_79_1;
  input mem_reg_i_83_1;
  input mem_reg_i_87_1;
  input [30:0]\out_read_reg_1011_reg[31]_0 ;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17;
  input [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16;
  input [3:0]\ap_CS_fsm_reg[78] ;
  input ap_CS_fsm_state74;
  input [3:0]\ap_CS_fsm_reg[30]_0 ;
  input [15:0]\ap_port_reg_b0_q_reg[15]_0 ;

  wire [3:0]D;
  wire Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY;
  wire [19:0]Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA;
  wire [8:0]Q;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[13]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire \ap_CS_fsm[1]_i_3__1_n_0 ;
  wire \ap_CS_fsm[25]_i_2_n_0 ;
  wire \ap_CS_fsm[31]_i_2_n_0 ;
  wire \ap_CS_fsm[73]_i_10_n_0 ;
  wire \ap_CS_fsm[73]_i_11_n_0 ;
  wire \ap_CS_fsm[73]_i_2_n_0 ;
  wire \ap_CS_fsm[73]_i_3_n_0 ;
  wire \ap_CS_fsm[73]_i_4_n_0 ;
  wire \ap_CS_fsm[73]_i_5_n_0 ;
  wire \ap_CS_fsm[73]_i_6_n_0 ;
  wire \ap_CS_fsm[73]_i_7_n_0 ;
  wire \ap_CS_fsm[73]_i_8_n_0 ;
  wire \ap_CS_fsm[73]_i_9_n_0 ;
  wire \ap_CS_fsm[7]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage16;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage21;
  wire ap_CS_fsm_pp0_stage22;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage26;
  wire ap_CS_fsm_pp0_stage27;
  wire ap_CS_fsm_pp0_stage28;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage31;
  wire ap_CS_fsm_pp0_stage32;
  wire ap_CS_fsm_pp0_stage33;
  wire ap_CS_fsm_pp0_stage34;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire [29:0]\ap_CS_fsm_reg[24]_0 ;
  wire [3:0]\ap_CS_fsm_reg[30]_0 ;
  wire \ap_CS_fsm_reg[36] ;
  wire [3:0]\ap_CS_fsm_reg[78] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state74;
  wire [35:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm4;
  wire ap_block_pp0_stage11_11001;
  wire ap_block_pp0_stage12_11001;
  wire ap_block_pp0_stage5_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1177_out;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_2_n_0;
  wire ap_port_reg_b0_q1;
  wire \ap_port_reg_b0_q[15]_i_1_n_0 ;
  wire [15:0]\ap_port_reg_b0_q_reg[15]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire dout_vld_i_3_n_0;
  wire [31:2]empty_27_fu_558_p2;
  wire [31:2]empty_30_fu_648_p2;
  wire [19:3]empty_33_fu_745_p2;
  wire [31:2]empty_34_fu_755_p2;
  wire [31:3]empty_37_fu_770_p2;
  wire [31:2]empty_41_fu_795_p2;
  wire grp_sa_store_fu_592_ap_start_reg;
  wire grp_sa_store_fu_592_ap_start_reg_i_2_n_0;
  wire grp_sa_store_fu_592_ap_start_reg_reg;
  wire mOutPtr18_out;
  wire \mOutPtr[4]_i_3_0 ;
  wire \mOutPtr[4]_i_4_n_0 ;
  wire m_axi_ca_AWVALID2;
  wire m_axi_ca_AWVALID3;
  wire m_axi_ca_AWVALID4;
  wire m_axi_ca_AWVALID5;
  wire m_axi_ca_AWVALID671_out;
  wire m_axi_ca_WVALID10;
  wire m_axi_ca_WVALID11;
  wire m_axi_ca_WVALID12;
  wire m_axi_ca_WVALID15;
  wire m_axi_ca_WVALID16;
  wire m_axi_ca_WVALID17;
  wire m_axi_ca_WVALID18;
  wire m_axi_ca_WVALID20;
  wire m_axi_ca_WVALID21;
  wire m_axi_ca_WVALID22;
  wire m_axi_ca_WVALID23;
  wire m_axi_ca_WVALID24;
  wire m_axi_ca_WVALID27;
  wire m_axi_ca_WVALID28;
  wire m_axi_ca_WVALID29;
  wire m_axi_ca_WVALID3;
  wire m_axi_ca_WVALID30;
  wire m_axi_ca_WVALID32;
  wire m_axi_ca_WVALID33;
  wire m_axi_ca_WVALID34;
  wire m_axi_ca_WVALID35;
  wire m_axi_ca_WVALID36;
  wire m_axi_ca_WVALID4;
  wire m_axi_ca_WVALID5;
  wire m_axi_ca_WVALID6;
  wire m_axi_ca_WVALID8;
  wire m_axi_ca_WVALID9;
  wire mem_reg;
  wire \mem_reg[2][0]_srl3_i_15_n_0 ;
  wire \mem_reg[2][0]_srl3_i_3_n_0 ;
  wire \mem_reg[2][0]_srl3_i_7_n_0 ;
  wire \mem_reg[2][0]_srl3_i_8_n_0 ;
  wire \mem_reg[2][0]_srl3_i_9_n_0 ;
  wire \mem_reg[2][10]_srl3_i_2_n_0 ;
  wire \mem_reg[2][10]_srl3_i_3_n_0 ;
  wire \mem_reg[2][11]_srl3_i_2_n_0 ;
  wire \mem_reg[2][11]_srl3_i_3_n_0 ;
  wire \mem_reg[2][12]_srl3_i_2_n_0 ;
  wire \mem_reg[2][12]_srl3_i_3_n_0 ;
  wire \mem_reg[2][13]_srl3_i_2_n_0 ;
  wire \mem_reg[2][13]_srl3_i_3_n_0 ;
  wire \mem_reg[2][14]_srl3_i_2_n_0 ;
  wire \mem_reg[2][14]_srl3_i_3_n_0 ;
  wire \mem_reg[2][15]_srl3_i_2_n_0 ;
  wire \mem_reg[2][15]_srl3_i_3_n_0 ;
  wire \mem_reg[2][16]_srl3_i_2_n_0 ;
  wire \mem_reg[2][16]_srl3_i_3_n_0 ;
  wire \mem_reg[2][17]_srl3_i_2_n_0 ;
  wire \mem_reg[2][17]_srl3_i_3_n_0 ;
  wire \mem_reg[2][18]_srl3_i_2_n_0 ;
  wire \mem_reg[2][18]_srl3_i_3_n_0 ;
  wire \mem_reg[2][19]_srl3_i_2_n_0 ;
  wire \mem_reg[2][19]_srl3_i_3_n_0 ;
  wire \mem_reg[2][1]_srl3_i_2_n_0 ;
  wire \mem_reg[2][1]_srl3_i_3_n_0 ;
  wire \mem_reg[2][20]_srl3_i_2_n_0 ;
  wire \mem_reg[2][20]_srl3_i_3_n_0 ;
  wire \mem_reg[2][21]_srl3_i_2_n_0 ;
  wire \mem_reg[2][21]_srl3_i_3_n_0 ;
  wire \mem_reg[2][22]_srl3_i_2_n_0 ;
  wire \mem_reg[2][22]_srl3_i_3_n_0 ;
  wire \mem_reg[2][23]_srl3_i_2_n_0 ;
  wire \mem_reg[2][23]_srl3_i_3_n_0 ;
  wire \mem_reg[2][24]_srl3_i_2_n_0 ;
  wire \mem_reg[2][24]_srl3_i_3_n_0 ;
  wire \mem_reg[2][25]_srl3_i_2_n_0 ;
  wire \mem_reg[2][25]_srl3_i_3_n_0 ;
  wire \mem_reg[2][26]_srl3_i_2_n_0 ;
  wire \mem_reg[2][26]_srl3_i_3_n_0 ;
  wire \mem_reg[2][27]_srl3_i_2_n_0 ;
  wire \mem_reg[2][27]_srl3_i_3_n_0 ;
  wire \mem_reg[2][28]_srl3_i_2_n_0 ;
  wire \mem_reg[2][28]_srl3_i_3_n_0 ;
  wire \mem_reg[2][29]_srl3_i_2_n_0 ;
  wire \mem_reg[2][29]_srl3_i_3_n_0 ;
  wire \mem_reg[2][2]_srl3_i_2_n_0 ;
  wire \mem_reg[2][2]_srl3_i_3_n_0 ;
  wire \mem_reg[2][3]_srl3_i_2_n_0 ;
  wire \mem_reg[2][3]_srl3_i_3_n_0 ;
  wire \mem_reg[2][4]_srl3_i_2_n_0 ;
  wire \mem_reg[2][4]_srl3_i_3_n_0 ;
  wire \mem_reg[2][5]_srl3_i_2_n_0 ;
  wire \mem_reg[2][5]_srl3_i_3_n_0 ;
  wire \mem_reg[2][6]_srl3_i_2_n_0 ;
  wire \mem_reg[2][6]_srl3_i_3_n_0 ;
  wire \mem_reg[2][7]_srl3_i_2_n_0 ;
  wire \mem_reg[2][7]_srl3_i_3_n_0 ;
  wire \mem_reg[2][8]_srl3_i_2_n_0 ;
  wire \mem_reg[2][8]_srl3_i_3_n_0 ;
  wire \mem_reg[2][9]_srl3_i_2_n_0 ;
  wire \mem_reg[2][9]_srl3_i_3_n_0 ;
  wire mem_reg_i_100_0;
  wire mem_reg_i_100_1;
  wire mem_reg_i_100_n_0;
  wire mem_reg_i_101_0;
  wire mem_reg_i_101_1;
  wire mem_reg_i_101_n_0;
  wire mem_reg_i_102_n_0;
  wire mem_reg_i_103_0;
  wire mem_reg_i_103_1;
  wire mem_reg_i_103_n_0;
  wire mem_reg_i_104_0;
  wire mem_reg_i_104_1;
  wire mem_reg_i_104_n_0;
  wire mem_reg_i_105_0;
  wire mem_reg_i_105_1;
  wire mem_reg_i_105_n_0;
  wire mem_reg_i_106_n_0;
  wire mem_reg_i_107_n_0;
  wire mem_reg_i_108_n_0;
  wire mem_reg_i_109_n_0;
  wire mem_reg_i_110_n_0;
  wire mem_reg_i_111_n_0;
  wire mem_reg_i_112_n_0;
  wire mem_reg_i_113_n_0;
  wire mem_reg_i_114_n_0;
  wire mem_reg_i_115_n_0;
  wire mem_reg_i_116_n_0;
  wire mem_reg_i_117_n_0;
  wire mem_reg_i_118_n_0;
  wire mem_reg_i_119_n_0;
  wire mem_reg_i_120_n_0;
  wire mem_reg_i_121_n_0;
  wire mem_reg_i_122_n_0;
  wire mem_reg_i_123_n_0;
  wire mem_reg_i_124_n_0;
  wire mem_reg_i_125_n_0;
  wire mem_reg_i_126_n_0;
  wire mem_reg_i_127_n_0;
  wire mem_reg_i_128_n_0;
  wire mem_reg_i_129_n_0;
  wire mem_reg_i_130_n_0;
  wire mem_reg_i_131_n_0;
  wire mem_reg_i_132_n_0;
  wire mem_reg_i_133_n_0;
  wire mem_reg_i_134_n_0;
  wire mem_reg_i_135_n_0;
  wire mem_reg_i_136_n_0;
  wire mem_reg_i_137_n_0;
  wire mem_reg_i_138_n_0;
  wire mem_reg_i_139_n_0;
  wire mem_reg_i_140_n_0;
  wire mem_reg_i_141_n_0;
  wire mem_reg_i_142_n_0;
  wire mem_reg_i_143_n_0;
  wire mem_reg_i_144_n_0;
  wire mem_reg_i_145_n_0;
  wire mem_reg_i_146_n_0;
  wire mem_reg_i_147_n_0;
  wire mem_reg_i_148_n_0;
  wire mem_reg_i_149_n_0;
  wire mem_reg_i_150_n_0;
  wire mem_reg_i_151_n_0;
  wire mem_reg_i_152_n_0;
  wire mem_reg_i_153_n_0;
  wire mem_reg_i_154_n_0;
  wire mem_reg_i_155_n_0;
  wire mem_reg_i_156_n_0;
  wire mem_reg_i_157_n_0;
  wire mem_reg_i_158_n_0;
  wire mem_reg_i_159_n_0;
  wire mem_reg_i_160_n_0;
  wire mem_reg_i_161_n_0;
  wire mem_reg_i_162_n_0;
  wire mem_reg_i_163_n_0;
  wire mem_reg_i_164_n_0;
  wire mem_reg_i_165_n_0;
  wire mem_reg_i_166_n_0;
  wire mem_reg_i_167_n_0;
  wire mem_reg_i_168_n_0;
  wire mem_reg_i_169_n_0;
  wire mem_reg_i_170_n_0;
  wire mem_reg_i_171_n_0;
  wire mem_reg_i_172_n_0;
  wire mem_reg_i_173_n_0;
  wire mem_reg_i_174_n_0;
  wire mem_reg_i_175_n_0;
  wire mem_reg_i_176_n_0;
  wire mem_reg_i_177_n_0;
  wire mem_reg_i_178_n_0;
  wire mem_reg_i_179_n_0;
  wire mem_reg_i_180_n_0;
  wire mem_reg_i_181_n_0;
  wire mem_reg_i_182_n_0;
  wire mem_reg_i_183_n_0;
  wire mem_reg_i_184_n_0;
  wire mem_reg_i_185_n_0;
  wire mem_reg_i_186_n_0;
  wire mem_reg_i_187_n_0;
  wire mem_reg_i_188_n_0;
  wire mem_reg_i_189_n_0;
  wire mem_reg_i_190_n_0;
  wire mem_reg_i_191_n_0;
  wire mem_reg_i_192_n_0;
  wire mem_reg_i_193_n_0;
  wire mem_reg_i_194_n_0;
  wire mem_reg_i_195_n_0;
  wire mem_reg_i_196_n_0;
  wire mem_reg_i_197_n_0;
  wire mem_reg_i_198_n_0;
  wire mem_reg_i_199_n_0;
  wire mem_reg_i_200_n_0;
  wire mem_reg_i_201_n_0;
  wire mem_reg_i_202_n_0;
  wire mem_reg_i_203_n_0;
  wire mem_reg_i_204_n_0;
  wire mem_reg_i_205_n_0;
  wire mem_reg_i_206_n_0;
  wire mem_reg_i_207_n_0;
  wire mem_reg_i_208_n_0;
  wire mem_reg_i_209_n_0;
  wire mem_reg_i_210_n_0;
  wire mem_reg_i_211_n_0;
  wire mem_reg_i_212_n_0;
  wire mem_reg_i_213_n_0;
  wire mem_reg_i_214_n_0;
  wire mem_reg_i_215_n_0;
  wire mem_reg_i_216_n_0;
  wire mem_reg_i_217_n_0;
  wire mem_reg_i_218_n_0;
  wire mem_reg_i_219_n_0;
  wire mem_reg_i_220_n_0;
  wire mem_reg_i_221_n_0;
  wire mem_reg_i_222_n_0;
  wire mem_reg_i_223_n_0;
  wire mem_reg_i_224_n_0;
  wire mem_reg_i_225_n_0;
  wire mem_reg_i_226_n_0;
  wire mem_reg_i_227_n_0;
  wire mem_reg_i_228_n_0;
  wire mem_reg_i_229_n_0;
  wire mem_reg_i_230_n_0;
  wire mem_reg_i_231_n_0;
  wire mem_reg_i_232_n_0;
  wire mem_reg_i_233_n_0;
  wire mem_reg_i_234_n_0;
  wire mem_reg_i_235_n_0;
  wire mem_reg_i_236_n_0;
  wire mem_reg_i_237_n_0;
  wire mem_reg_i_238_n_0;
  wire mem_reg_i_239_n_0;
  wire mem_reg_i_240_n_0;
  wire mem_reg_i_241_n_0;
  wire mem_reg_i_242_n_0;
  wire mem_reg_i_243_n_0;
  wire mem_reg_i_244_n_0;
  wire mem_reg_i_245_n_0;
  wire mem_reg_i_246_n_0;
  wire mem_reg_i_247_n_0;
  wire mem_reg_i_248_n_0;
  wire mem_reg_i_249_n_0;
  wire mem_reg_i_250_n_0;
  wire mem_reg_i_251_n_0;
  wire mem_reg_i_252_n_0;
  wire mem_reg_i_253_n_0;
  wire mem_reg_i_254_n_0;
  wire mem_reg_i_255_n_0;
  wire mem_reg_i_256_n_0;
  wire mem_reg_i_257_n_0;
  wire mem_reg_i_258_n_0;
  wire mem_reg_i_259_n_0;
  wire mem_reg_i_25_0;
  wire mem_reg_i_25_1;
  wire mem_reg_i_25_n_0;
  wire mem_reg_i_260_n_0;
  wire mem_reg_i_261_n_0;
  wire mem_reg_i_262_n_0;
  wire mem_reg_i_263_n_0;
  wire mem_reg_i_264_n_0;
  wire mem_reg_i_265_n_0;
  wire mem_reg_i_266_n_0;
  wire mem_reg_i_267_n_0;
  wire mem_reg_i_268_n_0;
  wire mem_reg_i_269_n_0;
  wire mem_reg_i_26_0;
  wire mem_reg_i_26_1;
  wire mem_reg_i_26_n_0;
  wire mem_reg_i_270_n_0;
  wire mem_reg_i_271_n_0;
  wire mem_reg_i_272_n_0;
  wire mem_reg_i_273_n_0;
  wire mem_reg_i_274_n_0;
  wire mem_reg_i_275_n_0;
  wire mem_reg_i_276_n_0;
  wire mem_reg_i_277_n_0;
  wire mem_reg_i_278_n_0;
  wire mem_reg_i_279_n_0;
  wire mem_reg_i_27_n_0;
  wire mem_reg_i_280_n_0;
  wire mem_reg_i_281_n_0;
  wire mem_reg_i_282_n_0;
  wire mem_reg_i_283_n_0;
  wire mem_reg_i_284_n_0;
  wire mem_reg_i_285_n_0;
  wire mem_reg_i_286_n_0;
  wire mem_reg_i_287_n_0;
  wire mem_reg_i_288_n_0;
  wire mem_reg_i_289_n_0;
  wire mem_reg_i_28_0;
  wire mem_reg_i_28_1;
  wire mem_reg_i_28_n_0;
  wire mem_reg_i_290_n_0;
  wire mem_reg_i_291_n_0;
  wire mem_reg_i_292_n_0;
  wire mem_reg_i_293_n_0;
  wire mem_reg_i_294_n_0;
  wire mem_reg_i_295_n_0;
  wire mem_reg_i_296_n_0;
  wire mem_reg_i_297_n_0;
  wire mem_reg_i_298_n_0;
  wire mem_reg_i_299_n_0;
  wire mem_reg_i_29_n_0;
  wire mem_reg_i_300_n_0;
  wire mem_reg_i_301_n_0;
  wire mem_reg_i_302_n_0;
  wire mem_reg_i_303_n_0;
  wire mem_reg_i_304_n_0;
  wire mem_reg_i_305_n_0;
  wire mem_reg_i_306_n_0;
  wire mem_reg_i_307_n_0;
  wire mem_reg_i_308_n_0;
  wire mem_reg_i_309_n_0;
  wire mem_reg_i_30_n_0;
  wire mem_reg_i_310_n_0;
  wire mem_reg_i_311_n_0;
  wire mem_reg_i_312_n_0;
  wire mem_reg_i_313_n_0;
  wire mem_reg_i_314_n_0;
  wire mem_reg_i_315_n_0;
  wire mem_reg_i_316_n_0;
  wire mem_reg_i_317_n_0;
  wire mem_reg_i_318_n_0;
  wire mem_reg_i_319_n_0;
  wire mem_reg_i_31_0;
  wire mem_reg_i_31_1;
  wire mem_reg_i_31_n_0;
  wire mem_reg_i_320_n_0;
  wire mem_reg_i_321_n_0;
  wire mem_reg_i_322_n_0;
  wire mem_reg_i_323_n_0;
  wire mem_reg_i_324_n_0;
  wire mem_reg_i_325_n_0;
  wire mem_reg_i_326_n_0;
  wire mem_reg_i_327_n_0;
  wire mem_reg_i_328_n_0;
  wire mem_reg_i_329_n_0;
  wire mem_reg_i_32_0;
  wire mem_reg_i_32_1;
  wire mem_reg_i_32_n_0;
  wire mem_reg_i_330_n_0;
  wire mem_reg_i_331_n_0;
  wire mem_reg_i_332_n_0;
  wire mem_reg_i_333_n_0;
  wire mem_reg_i_334_n_0;
  wire mem_reg_i_335_n_0;
  wire mem_reg_i_336_n_0;
  wire mem_reg_i_337_n_0;
  wire mem_reg_i_338_n_0;
  wire mem_reg_i_339_n_0;
  wire mem_reg_i_33_0;
  wire mem_reg_i_33_1;
  wire mem_reg_i_33_n_0;
  wire mem_reg_i_340_n_0;
  wire mem_reg_i_341_n_0;
  wire mem_reg_i_342_n_0;
  wire mem_reg_i_343_n_0;
  wire mem_reg_i_344_n_0;
  wire mem_reg_i_345_n_0;
  wire mem_reg_i_346_n_0;
  wire mem_reg_i_347_n_0;
  wire mem_reg_i_348_n_0;
  wire mem_reg_i_349_n_0;
  wire mem_reg_i_34_n_0;
  wire mem_reg_i_350_n_0;
  wire mem_reg_i_351_n_0;
  wire mem_reg_i_352_n_0;
  wire mem_reg_i_353_n_0;
  wire mem_reg_i_354_n_0;
  wire mem_reg_i_355_n_0;
  wire mem_reg_i_356_n_0;
  wire mem_reg_i_357_n_0;
  wire mem_reg_i_358_n_0;
  wire mem_reg_i_359_n_0;
  wire mem_reg_i_35_0;
  wire mem_reg_i_35_1;
  wire mem_reg_i_35_n_0;
  wire mem_reg_i_364_n_0;
  wire mem_reg_i_365_n_0;
  wire mem_reg_i_366_n_0;
  wire mem_reg_i_369_n_0;
  wire mem_reg_i_36_0;
  wire mem_reg_i_36_1;
  wire mem_reg_i_36_n_0;
  wire mem_reg_i_372_n_0;
  wire mem_reg_i_373_n_0;
  wire mem_reg_i_376_n_0;
  wire mem_reg_i_378_n_0;
  wire mem_reg_i_37_0;
  wire mem_reg_i_37_1;
  wire mem_reg_i_37_n_0;
  wire mem_reg_i_386_n_0;
  wire mem_reg_i_387_n_0;
  wire mem_reg_i_38_n_0;
  wire mem_reg_i_396_n_0;
  wire mem_reg_i_39_0;
  wire mem_reg_i_39_1;
  wire mem_reg_i_39_n_0;
  wire mem_reg_i_401_n_0;
  wire mem_reg_i_40_0;
  wire mem_reg_i_40_1;
  wire mem_reg_i_40_n_0;
  wire mem_reg_i_41_0;
  wire mem_reg_i_41_1;
  wire mem_reg_i_41_n_0;
  wire mem_reg_i_42_n_0;
  wire mem_reg_i_43_0;
  wire mem_reg_i_43_1;
  wire mem_reg_i_43_n_0;
  wire mem_reg_i_44_0;
  wire mem_reg_i_44_1;
  wire mem_reg_i_44_n_0;
  wire mem_reg_i_45_0;
  wire mem_reg_i_45_1;
  wire mem_reg_i_45_n_0;
  wire mem_reg_i_46_n_0;
  wire mem_reg_i_47_0;
  wire mem_reg_i_47_1;
  wire mem_reg_i_47_n_0;
  wire mem_reg_i_48_0;
  wire mem_reg_i_48_1;
  wire mem_reg_i_48_n_0;
  wire mem_reg_i_49_0;
  wire mem_reg_i_49_1;
  wire mem_reg_i_49_n_0;
  wire mem_reg_i_50_n_0;
  wire mem_reg_i_51_0;
  wire mem_reg_i_51_1;
  wire mem_reg_i_51_n_0;
  wire mem_reg_i_52_0;
  wire mem_reg_i_52_1;
  wire mem_reg_i_52_n_0;
  wire mem_reg_i_53_0;
  wire mem_reg_i_53_1;
  wire mem_reg_i_53_n_0;
  wire mem_reg_i_54_n_0;
  wire mem_reg_i_55_0;
  wire mem_reg_i_55_1;
  wire mem_reg_i_55_n_0;
  wire mem_reg_i_56_0;
  wire mem_reg_i_56_1;
  wire mem_reg_i_56_n_0;
  wire mem_reg_i_57_0;
  wire mem_reg_i_57_1;
  wire mem_reg_i_57_n_0;
  wire mem_reg_i_58_n_0;
  wire mem_reg_i_59_0;
  wire mem_reg_i_59_1;
  wire mem_reg_i_59_n_0;
  wire mem_reg_i_60_0;
  wire mem_reg_i_60_1;
  wire mem_reg_i_60_n_0;
  wire mem_reg_i_61_0;
  wire mem_reg_i_61_1;
  wire mem_reg_i_61_n_0;
  wire mem_reg_i_62_n_0;
  wire mem_reg_i_63_0;
  wire mem_reg_i_63_1;
  wire mem_reg_i_63_n_0;
  wire mem_reg_i_64_0;
  wire mem_reg_i_64_1;
  wire mem_reg_i_64_n_0;
  wire mem_reg_i_65_0;
  wire mem_reg_i_65_1;
  wire mem_reg_i_65_n_0;
  wire mem_reg_i_66_n_0;
  wire mem_reg_i_67_0;
  wire mem_reg_i_67_1;
  wire mem_reg_i_67_n_0;
  wire mem_reg_i_68_0;
  wire mem_reg_i_68_1;
  wire mem_reg_i_68_n_0;
  wire mem_reg_i_69_0;
  wire mem_reg_i_69_1;
  wire mem_reg_i_69_n_0;
  wire mem_reg_i_70_n_0;
  wire mem_reg_i_71_0;
  wire mem_reg_i_71_1;
  wire mem_reg_i_71_n_0;
  wire mem_reg_i_72_0;
  wire mem_reg_i_72_1;
  wire mem_reg_i_72_n_0;
  wire mem_reg_i_73_0;
  wire mem_reg_i_73_1;
  wire mem_reg_i_73_n_0;
  wire mem_reg_i_74_n_0;
  wire mem_reg_i_75_0;
  wire mem_reg_i_75_1;
  wire mem_reg_i_75_n_0;
  wire mem_reg_i_76_0;
  wire mem_reg_i_76_1;
  wire mem_reg_i_76_n_0;
  wire mem_reg_i_77_0;
  wire mem_reg_i_77_1;
  wire mem_reg_i_77_n_0;
  wire mem_reg_i_78_n_0;
  wire mem_reg_i_79_0;
  wire mem_reg_i_79_1;
  wire mem_reg_i_79_n_0;
  wire mem_reg_i_80_0;
  wire mem_reg_i_80_1;
  wire mem_reg_i_80_n_0;
  wire mem_reg_i_81_0;
  wire mem_reg_i_81_1;
  wire mem_reg_i_81_n_0;
  wire mem_reg_i_82_n_0;
  wire mem_reg_i_83_0;
  wire mem_reg_i_83_1;
  wire mem_reg_i_83_n_0;
  wire mem_reg_i_84_0;
  wire mem_reg_i_84_1;
  wire mem_reg_i_84_n_0;
  wire mem_reg_i_85_0;
  wire mem_reg_i_85_1;
  wire mem_reg_i_85_n_0;
  wire mem_reg_i_86_n_0;
  wire mem_reg_i_87_0;
  wire mem_reg_i_87_1;
  wire mem_reg_i_87_n_0;
  wire mem_reg_i_88_0;
  wire mem_reg_i_88_1;
  wire mem_reg_i_88_n_0;
  wire mem_reg_i_89_0;
  wire mem_reg_i_89_1;
  wire mem_reg_i_89_n_0;
  wire mem_reg_i_90_n_0;
  wire mem_reg_i_91_0;
  wire mem_reg_i_91_1;
  wire mem_reg_i_91_n_0;
  wire mem_reg_i_92_0;
  wire mem_reg_i_92_1;
  wire mem_reg_i_92_n_0;
  wire mem_reg_i_93_0;
  wire mem_reg_i_93_1;
  wire mem_reg_i_93_n_0;
  wire mem_reg_i_94_n_0;
  wire mem_reg_i_95_0;
  wire mem_reg_i_95_1;
  wire mem_reg_i_95_n_0;
  wire mem_reg_i_96_0;
  wire mem_reg_i_96_1;
  wire mem_reg_i_96_n_0;
  wire mem_reg_i_97_0;
  wire mem_reg_i_97_1;
  wire mem_reg_i_97_n_0;
  wire mem_reg_i_98_n_0;
  wire mem_reg_i_99_0;
  wire mem_reg_i_99_1;
  wire mem_reg_i_99_n_0;
  wire [31:1]out_read_reg_1011;
  wire \out_read_reg_1011[31]_i_1_n_0 ;
  wire [30:0]\out_read_reg_1011_reg[31]_0 ;
  wire [17:9]p_0_in;
  wire [17:2]p_cast10_i_fu_554_p1;
  wire [29:0]p_cast5_i_reg_1058;
  wire \p_cast5_i_reg_1058[11]_i_2_n_0 ;
  wire \p_cast5_i_reg_1058[11]_i_3_n_0 ;
  wire \p_cast5_i_reg_1058[11]_i_4_n_0 ;
  wire \p_cast5_i_reg_1058[11]_i_5_n_0 ;
  wire \p_cast5_i_reg_1058[15]_i_2_n_0 ;
  wire \p_cast5_i_reg_1058[15]_i_3_n_0 ;
  wire \p_cast5_i_reg_1058[15]_i_4_n_0 ;
  wire \p_cast5_i_reg_1058[15]_i_5_n_0 ;
  wire \p_cast5_i_reg_1058[19]_i_2_n_0 ;
  wire \p_cast5_i_reg_1058[29]_i_1_n_0 ;
  wire \p_cast5_i_reg_1058[3]_i_2_n_0 ;
  wire \p_cast5_i_reg_1058[3]_i_3_n_0 ;
  wire \p_cast5_i_reg_1058[3]_i_4_n_0 ;
  wire \p_cast5_i_reg_1058[7]_i_2_n_0 ;
  wire \p_cast5_i_reg_1058[7]_i_3_n_0 ;
  wire \p_cast5_i_reg_1058[7]_i_4_n_0 ;
  wire \p_cast5_i_reg_1058[7]_i_5_n_0 ;
  wire \p_cast5_i_reg_1058_reg[11]_i_1_n_0 ;
  wire \p_cast5_i_reg_1058_reg[11]_i_1_n_1 ;
  wire \p_cast5_i_reg_1058_reg[11]_i_1_n_2 ;
  wire \p_cast5_i_reg_1058_reg[11]_i_1_n_3 ;
  wire \p_cast5_i_reg_1058_reg[15]_i_1_n_0 ;
  wire \p_cast5_i_reg_1058_reg[15]_i_1_n_1 ;
  wire \p_cast5_i_reg_1058_reg[15]_i_1_n_2 ;
  wire \p_cast5_i_reg_1058_reg[15]_i_1_n_3 ;
  wire \p_cast5_i_reg_1058_reg[19]_i_1_n_0 ;
  wire \p_cast5_i_reg_1058_reg[19]_i_1_n_1 ;
  wire \p_cast5_i_reg_1058_reg[19]_i_1_n_2 ;
  wire \p_cast5_i_reg_1058_reg[19]_i_1_n_3 ;
  wire \p_cast5_i_reg_1058_reg[23]_i_1_n_0 ;
  wire \p_cast5_i_reg_1058_reg[23]_i_1_n_1 ;
  wire \p_cast5_i_reg_1058_reg[23]_i_1_n_2 ;
  wire \p_cast5_i_reg_1058_reg[23]_i_1_n_3 ;
  wire \p_cast5_i_reg_1058_reg[27]_i_1_n_0 ;
  wire \p_cast5_i_reg_1058_reg[27]_i_1_n_1 ;
  wire \p_cast5_i_reg_1058_reg[27]_i_1_n_2 ;
  wire \p_cast5_i_reg_1058_reg[27]_i_1_n_3 ;
  wire \p_cast5_i_reg_1058_reg[29]_i_2_n_3 ;
  wire \p_cast5_i_reg_1058_reg[3]_i_1_n_0 ;
  wire \p_cast5_i_reg_1058_reg[3]_i_1_n_1 ;
  wire \p_cast5_i_reg_1058_reg[3]_i_1_n_2 ;
  wire \p_cast5_i_reg_1058_reg[3]_i_1_n_3 ;
  wire \p_cast5_i_reg_1058_reg[7]_i_1_n_0 ;
  wire \p_cast5_i_reg_1058_reg[7]_i_1_n_1 ;
  wire \p_cast5_i_reg_1058_reg[7]_i_1_n_2 ;
  wire \p_cast5_i_reg_1058_reg[7]_i_1_n_3 ;
  wire [29:0]p_cast8_i_reg_1074;
  wire \p_cast8_i_reg_1074[11]_i_10_n_0 ;
  wire \p_cast8_i_reg_1074[11]_i_3_n_0 ;
  wire \p_cast8_i_reg_1074[11]_i_4_n_0 ;
  wire \p_cast8_i_reg_1074[11]_i_5_n_0 ;
  wire \p_cast8_i_reg_1074[11]_i_6_n_0 ;
  wire \p_cast8_i_reg_1074[11]_i_7_n_0 ;
  wire \p_cast8_i_reg_1074[11]_i_8_n_0 ;
  wire \p_cast8_i_reg_1074[11]_i_9_n_0 ;
  wire \p_cast8_i_reg_1074[15]_i_10_n_0 ;
  wire \p_cast8_i_reg_1074[15]_i_3_n_0 ;
  wire \p_cast8_i_reg_1074[15]_i_4_n_0 ;
  wire \p_cast8_i_reg_1074[15]_i_5_n_0 ;
  wire \p_cast8_i_reg_1074[15]_i_6_n_0 ;
  wire \p_cast8_i_reg_1074[15]_i_7_n_0 ;
  wire \p_cast8_i_reg_1074[15]_i_8_n_0 ;
  wire \p_cast8_i_reg_1074[15]_i_9_n_0 ;
  wire \p_cast8_i_reg_1074[19]_i_10_n_0 ;
  wire \p_cast8_i_reg_1074[19]_i_11_n_0 ;
  wire \p_cast8_i_reg_1074[19]_i_12_n_0 ;
  wire \p_cast8_i_reg_1074[19]_i_4_n_0 ;
  wire \p_cast8_i_reg_1074[19]_i_5_n_0 ;
  wire \p_cast8_i_reg_1074[19]_i_6_n_0 ;
  wire \p_cast8_i_reg_1074[19]_i_7_n_0 ;
  wire \p_cast8_i_reg_1074[19]_i_8_n_0 ;
  wire \p_cast8_i_reg_1074[19]_i_9_n_0 ;
  wire \p_cast8_i_reg_1074[23]_i_2_n_0 ;
  wire \p_cast8_i_reg_1074[23]_i_3_n_0 ;
  wire \p_cast8_i_reg_1074[23]_i_4_n_0 ;
  wire \p_cast8_i_reg_1074[23]_i_5_n_0 ;
  wire \p_cast8_i_reg_1074[27]_i_2_n_0 ;
  wire \p_cast8_i_reg_1074[27]_i_3_n_0 ;
  wire \p_cast8_i_reg_1074[27]_i_4_n_0 ;
  wire \p_cast8_i_reg_1074[27]_i_5_n_0 ;
  wire \p_cast8_i_reg_1074[29]_i_2_n_0 ;
  wire \p_cast8_i_reg_1074[29]_i_3_n_0 ;
  wire \p_cast8_i_reg_1074[3]_i_2_n_0 ;
  wire \p_cast8_i_reg_1074[3]_i_3_n_0 ;
  wire \p_cast8_i_reg_1074[3]_i_4_n_0 ;
  wire \p_cast8_i_reg_1074[3]_i_5_n_0 ;
  wire \p_cast8_i_reg_1074[7]_i_10_n_0 ;
  wire \p_cast8_i_reg_1074[7]_i_11_n_0 ;
  wire \p_cast8_i_reg_1074[7]_i_3_n_0 ;
  wire \p_cast8_i_reg_1074[7]_i_4_n_0 ;
  wire \p_cast8_i_reg_1074[7]_i_5_n_0 ;
  wire \p_cast8_i_reg_1074[7]_i_6_n_0 ;
  wire \p_cast8_i_reg_1074[7]_i_7_n_0 ;
  wire \p_cast8_i_reg_1074[7]_i_8_n_0 ;
  wire \p_cast8_i_reg_1074[7]_i_9_n_0 ;
  wire \p_cast8_i_reg_1074_reg[11]_i_1_n_0 ;
  wire \p_cast8_i_reg_1074_reg[11]_i_1_n_1 ;
  wire \p_cast8_i_reg_1074_reg[11]_i_1_n_2 ;
  wire \p_cast8_i_reg_1074_reg[11]_i_1_n_3 ;
  wire \p_cast8_i_reg_1074_reg[11]_i_2_n_0 ;
  wire \p_cast8_i_reg_1074_reg[11]_i_2_n_1 ;
  wire \p_cast8_i_reg_1074_reg[11]_i_2_n_2 ;
  wire \p_cast8_i_reg_1074_reg[11]_i_2_n_3 ;
  wire \p_cast8_i_reg_1074_reg[15]_i_1_n_0 ;
  wire \p_cast8_i_reg_1074_reg[15]_i_1_n_1 ;
  wire \p_cast8_i_reg_1074_reg[15]_i_1_n_2 ;
  wire \p_cast8_i_reg_1074_reg[15]_i_1_n_3 ;
  wire \p_cast8_i_reg_1074_reg[15]_i_2_n_0 ;
  wire \p_cast8_i_reg_1074_reg[15]_i_2_n_1 ;
  wire \p_cast8_i_reg_1074_reg[15]_i_2_n_2 ;
  wire \p_cast8_i_reg_1074_reg[15]_i_2_n_3 ;
  wire \p_cast8_i_reg_1074_reg[19]_i_1_n_0 ;
  wire \p_cast8_i_reg_1074_reg[19]_i_1_n_1 ;
  wire \p_cast8_i_reg_1074_reg[19]_i_1_n_2 ;
  wire \p_cast8_i_reg_1074_reg[19]_i_1_n_3 ;
  wire \p_cast8_i_reg_1074_reg[19]_i_2_n_2 ;
  wire \p_cast8_i_reg_1074_reg[19]_i_3_n_0 ;
  wire \p_cast8_i_reg_1074_reg[19]_i_3_n_1 ;
  wire \p_cast8_i_reg_1074_reg[19]_i_3_n_2 ;
  wire \p_cast8_i_reg_1074_reg[19]_i_3_n_3 ;
  wire \p_cast8_i_reg_1074_reg[23]_i_1_n_0 ;
  wire \p_cast8_i_reg_1074_reg[23]_i_1_n_1 ;
  wire \p_cast8_i_reg_1074_reg[23]_i_1_n_2 ;
  wire \p_cast8_i_reg_1074_reg[23]_i_1_n_3 ;
  wire \p_cast8_i_reg_1074_reg[27]_i_1_n_0 ;
  wire \p_cast8_i_reg_1074_reg[27]_i_1_n_1 ;
  wire \p_cast8_i_reg_1074_reg[27]_i_1_n_2 ;
  wire \p_cast8_i_reg_1074_reg[27]_i_1_n_3 ;
  wire \p_cast8_i_reg_1074_reg[29]_i_1_n_3 ;
  wire \p_cast8_i_reg_1074_reg[3]_i_1_n_0 ;
  wire \p_cast8_i_reg_1074_reg[3]_i_1_n_1 ;
  wire \p_cast8_i_reg_1074_reg[3]_i_1_n_2 ;
  wire \p_cast8_i_reg_1074_reg[3]_i_1_n_3 ;
  wire \p_cast8_i_reg_1074_reg[7]_i_1_n_0 ;
  wire \p_cast8_i_reg_1074_reg[7]_i_1_n_1 ;
  wire \p_cast8_i_reg_1074_reg[7]_i_1_n_2 ;
  wire \p_cast8_i_reg_1074_reg[7]_i_1_n_3 ;
  wire \p_cast8_i_reg_1074_reg[7]_i_2_n_0 ;
  wire \p_cast8_i_reg_1074_reg[7]_i_2_n_1 ;
  wire \p_cast8_i_reg_1074_reg[7]_i_2_n_2 ;
  wire \p_cast8_i_reg_1074_reg[7]_i_2_n_3 ;
  wire [29:0]p_cast9_i_reg_1079;
  wire \p_cast9_i_reg_1079[12]_i_2_n_0 ;
  wire \p_cast9_i_reg_1079[12]_i_3_n_0 ;
  wire \p_cast9_i_reg_1079[12]_i_4_n_0 ;
  wire \p_cast9_i_reg_1079[12]_i_5_n_0 ;
  wire \p_cast9_i_reg_1079[16]_i_2_n_0 ;
  wire \p_cast9_i_reg_1079[16]_i_3_n_0 ;
  wire \p_cast9_i_reg_1079[16]_i_4_n_0 ;
  wire \p_cast9_i_reg_1079[16]_i_5_n_0 ;
  wire \p_cast9_i_reg_1079[20]_i_2_n_0 ;
  wire \p_cast9_i_reg_1079[4]_i_2_n_0 ;
  wire \p_cast9_i_reg_1079[4]_i_3_n_0 ;
  wire \p_cast9_i_reg_1079[4]_i_4_n_0 ;
  wire \p_cast9_i_reg_1079[8]_i_2_n_0 ;
  wire \p_cast9_i_reg_1079[8]_i_3_n_0 ;
  wire \p_cast9_i_reg_1079[8]_i_4_n_0 ;
  wire \p_cast9_i_reg_1079[8]_i_5_n_0 ;
  wire \p_cast9_i_reg_1079_reg[12]_i_1_n_0 ;
  wire \p_cast9_i_reg_1079_reg[12]_i_1_n_1 ;
  wire \p_cast9_i_reg_1079_reg[12]_i_1_n_2 ;
  wire \p_cast9_i_reg_1079_reg[12]_i_1_n_3 ;
  wire \p_cast9_i_reg_1079_reg[16]_i_1_n_0 ;
  wire \p_cast9_i_reg_1079_reg[16]_i_1_n_1 ;
  wire \p_cast9_i_reg_1079_reg[16]_i_1_n_2 ;
  wire \p_cast9_i_reg_1079_reg[16]_i_1_n_3 ;
  wire \p_cast9_i_reg_1079_reg[20]_i_1_n_0 ;
  wire \p_cast9_i_reg_1079_reg[20]_i_1_n_1 ;
  wire \p_cast9_i_reg_1079_reg[20]_i_1_n_2 ;
  wire \p_cast9_i_reg_1079_reg[20]_i_1_n_3 ;
  wire \p_cast9_i_reg_1079_reg[24]_i_1_n_0 ;
  wire \p_cast9_i_reg_1079_reg[24]_i_1_n_1 ;
  wire \p_cast9_i_reg_1079_reg[24]_i_1_n_2 ;
  wire \p_cast9_i_reg_1079_reg[24]_i_1_n_3 ;
  wire \p_cast9_i_reg_1079_reg[28]_i_1_n_0 ;
  wire \p_cast9_i_reg_1079_reg[28]_i_1_n_1 ;
  wire \p_cast9_i_reg_1079_reg[28]_i_1_n_2 ;
  wire \p_cast9_i_reg_1079_reg[28]_i_1_n_3 ;
  wire \p_cast9_i_reg_1079_reg[4]_i_1_n_0 ;
  wire \p_cast9_i_reg_1079_reg[4]_i_1_n_1 ;
  wire \p_cast9_i_reg_1079_reg[4]_i_1_n_2 ;
  wire \p_cast9_i_reg_1079_reg[4]_i_1_n_3 ;
  wire \p_cast9_i_reg_1079_reg[8]_i_1_n_0 ;
  wire \p_cast9_i_reg_1079_reg[8]_i_1_n_1 ;
  wire \p_cast9_i_reg_1079_reg[8]_i_1_n_2 ;
  wire \p_cast9_i_reg_1079_reg[8]_i_1_n_3 ;
  wire [29:0]p_cast_i_reg_1042;
  wire \p_cast_i_reg_1042[10]_i_2_n_0 ;
  wire \p_cast_i_reg_1042[10]_i_3_n_0 ;
  wire \p_cast_i_reg_1042[10]_i_4_n_0 ;
  wire \p_cast_i_reg_1042[10]_i_5_n_0 ;
  wire \p_cast_i_reg_1042[14]_i_2_n_0 ;
  wire \p_cast_i_reg_1042[14]_i_3_n_0 ;
  wire \p_cast_i_reg_1042[14]_i_4_n_0 ;
  wire \p_cast_i_reg_1042[14]_i_5_n_0 ;
  wire \p_cast_i_reg_1042[18]_i_2_n_0 ;
  wire \p_cast_i_reg_1042[29]_i_1_n_0 ;
  wire \p_cast_i_reg_1042[2]_i_2_n_0 ;
  wire \p_cast_i_reg_1042[2]_i_3_n_0 ;
  wire \p_cast_i_reg_1042[2]_i_4_n_0 ;
  wire \p_cast_i_reg_1042[6]_i_2_n_0 ;
  wire \p_cast_i_reg_1042[6]_i_3_n_0 ;
  wire \p_cast_i_reg_1042[6]_i_4_n_0 ;
  wire \p_cast_i_reg_1042[6]_i_5_n_0 ;
  wire \p_cast_i_reg_1042_reg[10]_i_1_n_0 ;
  wire \p_cast_i_reg_1042_reg[10]_i_1_n_1 ;
  wire \p_cast_i_reg_1042_reg[10]_i_1_n_2 ;
  wire \p_cast_i_reg_1042_reg[10]_i_1_n_3 ;
  wire \p_cast_i_reg_1042_reg[14]_i_1_n_0 ;
  wire \p_cast_i_reg_1042_reg[14]_i_1_n_1 ;
  wire \p_cast_i_reg_1042_reg[14]_i_1_n_2 ;
  wire \p_cast_i_reg_1042_reg[14]_i_1_n_3 ;
  wire \p_cast_i_reg_1042_reg[18]_i_1_n_0 ;
  wire \p_cast_i_reg_1042_reg[18]_i_1_n_1 ;
  wire \p_cast_i_reg_1042_reg[18]_i_1_n_2 ;
  wire \p_cast_i_reg_1042_reg[18]_i_1_n_3 ;
  wire \p_cast_i_reg_1042_reg[22]_i_1_n_0 ;
  wire \p_cast_i_reg_1042_reg[22]_i_1_n_1 ;
  wire \p_cast_i_reg_1042_reg[22]_i_1_n_2 ;
  wire \p_cast_i_reg_1042_reg[22]_i_1_n_3 ;
  wire \p_cast_i_reg_1042_reg[26]_i_1_n_0 ;
  wire \p_cast_i_reg_1042_reg[26]_i_1_n_1 ;
  wire \p_cast_i_reg_1042_reg[26]_i_1_n_2 ;
  wire \p_cast_i_reg_1042_reg[26]_i_1_n_3 ;
  wire \p_cast_i_reg_1042_reg[29]_i_2_n_2 ;
  wire \p_cast_i_reg_1042_reg[29]_i_2_n_3 ;
  wire \p_cast_i_reg_1042_reg[2]_i_1_n_0 ;
  wire \p_cast_i_reg_1042_reg[2]_i_1_n_1 ;
  wire \p_cast_i_reg_1042_reg[2]_i_1_n_2 ;
  wire \p_cast_i_reg_1042_reg[2]_i_1_n_3 ;
  wire \p_cast_i_reg_1042_reg[6]_i_1_n_0 ;
  wire \p_cast_i_reg_1042_reg[6]_i_1_n_1 ;
  wire \p_cast_i_reg_1042_reg[6]_i_1_n_2 ;
  wire \p_cast_i_reg_1042_reg[6]_i_1_n_3 ;
  wire [10:4]p_shl2_cast_i_fu_741_p1;
  wire pop;
  wire push_1;
  wire push_2;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8;
  wire [19:0]shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9;
  wire [29:0]trunc_ln1_reg_1084;
  wire \trunc_ln1_reg_1084[11]_i_2_n_0 ;
  wire \trunc_ln1_reg_1084[11]_i_3_n_0 ;
  wire \trunc_ln1_reg_1084[11]_i_4_n_0 ;
  wire \trunc_ln1_reg_1084[11]_i_5_n_0 ;
  wire \trunc_ln1_reg_1084[11]_i_6_n_0 ;
  wire \trunc_ln1_reg_1084[11]_i_7_n_0 ;
  wire \trunc_ln1_reg_1084[11]_i_8_n_0 ;
  wire \trunc_ln1_reg_1084[11]_i_9_n_0 ;
  wire \trunc_ln1_reg_1084[15]_i_2_n_0 ;
  wire \trunc_ln1_reg_1084[15]_i_3_n_0 ;
  wire \trunc_ln1_reg_1084[15]_i_4_n_0 ;
  wire \trunc_ln1_reg_1084[15]_i_5_n_0 ;
  wire \trunc_ln1_reg_1084[15]_i_6_n_0 ;
  wire \trunc_ln1_reg_1084[15]_i_7_n_0 ;
  wire \trunc_ln1_reg_1084[15]_i_8_n_0 ;
  wire \trunc_ln1_reg_1084[15]_i_9_n_0 ;
  wire \trunc_ln1_reg_1084[19]_i_2_n_0 ;
  wire \trunc_ln1_reg_1084[19]_i_3_n_0 ;
  wire \trunc_ln1_reg_1084[19]_i_4_n_0 ;
  wire \trunc_ln1_reg_1084[19]_i_5_n_0 ;
  wire \trunc_ln1_reg_1084[19]_i_6_n_0 ;
  wire \trunc_ln1_reg_1084[29]_i_1_n_0 ;
  wire \trunc_ln1_reg_1084[3]_i_2_n_0 ;
  wire \trunc_ln1_reg_1084[3]_i_3_n_0 ;
  wire \trunc_ln1_reg_1084[3]_i_4_n_0 ;
  wire \trunc_ln1_reg_1084[3]_i_5_n_0 ;
  wire \trunc_ln1_reg_1084[3]_i_6_n_0 ;
  wire \trunc_ln1_reg_1084[7]_i_2_n_0 ;
  wire \trunc_ln1_reg_1084[7]_i_3_n_0 ;
  wire \trunc_ln1_reg_1084[7]_i_4_n_0 ;
  wire \trunc_ln1_reg_1084[7]_i_5_n_0 ;
  wire \trunc_ln1_reg_1084[7]_i_6_n_0 ;
  wire \trunc_ln1_reg_1084[7]_i_7_n_0 ;
  wire \trunc_ln1_reg_1084[7]_i_8_n_0 ;
  wire \trunc_ln1_reg_1084[7]_i_9_n_0 ;
  wire \trunc_ln1_reg_1084_reg[11]_i_1_n_0 ;
  wire \trunc_ln1_reg_1084_reg[11]_i_1_n_1 ;
  wire \trunc_ln1_reg_1084_reg[11]_i_1_n_2 ;
  wire \trunc_ln1_reg_1084_reg[11]_i_1_n_3 ;
  wire \trunc_ln1_reg_1084_reg[15]_i_1_n_0 ;
  wire \trunc_ln1_reg_1084_reg[15]_i_1_n_1 ;
  wire \trunc_ln1_reg_1084_reg[15]_i_1_n_2 ;
  wire \trunc_ln1_reg_1084_reg[15]_i_1_n_3 ;
  wire \trunc_ln1_reg_1084_reg[19]_i_1_n_0 ;
  wire \trunc_ln1_reg_1084_reg[19]_i_1_n_1 ;
  wire \trunc_ln1_reg_1084_reg[19]_i_1_n_2 ;
  wire \trunc_ln1_reg_1084_reg[19]_i_1_n_3 ;
  wire \trunc_ln1_reg_1084_reg[23]_i_1_n_0 ;
  wire \trunc_ln1_reg_1084_reg[23]_i_1_n_1 ;
  wire \trunc_ln1_reg_1084_reg[23]_i_1_n_2 ;
  wire \trunc_ln1_reg_1084_reg[23]_i_1_n_3 ;
  wire \trunc_ln1_reg_1084_reg[27]_i_1_n_0 ;
  wire \trunc_ln1_reg_1084_reg[27]_i_1_n_1 ;
  wire \trunc_ln1_reg_1084_reg[27]_i_1_n_2 ;
  wire \trunc_ln1_reg_1084_reg[27]_i_1_n_3 ;
  wire \trunc_ln1_reg_1084_reg[29]_i_2_n_3 ;
  wire \trunc_ln1_reg_1084_reg[3]_i_1_n_0 ;
  wire \trunc_ln1_reg_1084_reg[3]_i_1_n_1 ;
  wire \trunc_ln1_reg_1084_reg[3]_i_1_n_2 ;
  wire \trunc_ln1_reg_1084_reg[3]_i_1_n_3 ;
  wire \trunc_ln1_reg_1084_reg[7]_i_1_n_0 ;
  wire \trunc_ln1_reg_1084_reg[7]_i_1_n_1 ;
  wire \trunc_ln1_reg_1084_reg[7]_i_1_n_2 ;
  wire \trunc_ln1_reg_1084_reg[7]_i_1_n_3 ;
  wire [3:1]\NLW_p_cast5_i_reg_1058_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_cast5_i_reg_1058_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_cast8_i_reg_1074_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_cast8_i_reg_1074_reg[19]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_p_cast8_i_reg_1074_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_cast8_i_reg_1074_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_p_cast9_i_reg_1079_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_cast9_i_reg_1079_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_p_cast_i_reg_1042_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_cast_i_reg_1042_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_p_cast_i_reg_1042_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln1_reg_1084_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln1_reg_1084_reg[29]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h88F8FFFF88F888F8)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(\ap_CS_fsm[0]_i_2_n_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_NS_fsm1),
        .I4(ap_block_pp0_stage11_11001),
        .I5(Q[8]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h0B000B0B)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ca_BVALID),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDD8888000D8808)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ca_WREADY),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_fu_592_ap_start_reg),
        .I5(ca_AWREADY),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ca_BVALID),
        .I4(ca_WREADY),
        .O(ap_block_pp0_stage11_11001));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage10),
        .O(ap_NS_fsm[10]));
  LUT5 #(
    .INIT(32'hAEEEAA22)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(grp_sa_store_fu_592_ap_start_reg_reg),
        .I2(ca_BVALID),
        .I3(ca_WREADY),
        .I4(Q[0]),
        .O(ap_NS_fsm[11]));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAAAAAA)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(\ap_CS_fsm[13]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage13),
        .O(ap_NS_fsm[13]));
  LUT6 #(
    .INIT(64'h80AA808080AAAAAA)) 
    \ap_CS_fsm[13]_i_2 
       (.I0(Q[1]),
        .I1(ca_WREADY),
        .I2(ca_AWREADY),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage14),
        .O(ap_NS_fsm[14]));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(ap_NS_fsm[15]));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage16),
        .O(ap_NS_fsm[16]));
  LUT5 #(
    .INIT(32'hAEEEAA22)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(ap_CS_fsm_pp0_stage16),
        .I1(grp_sa_store_fu_592_ap_start_reg_reg),
        .I2(ca_BVALID),
        .I3(ca_WREADY),
        .I4(Q[2]),
        .O(ap_NS_fsm[17]));
  LUT5 #(
    .INIT(32'h8CFC8C0C)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(ca_AWREADY),
        .I1(Q[3]),
        .I2(grp_sa_store_fu_592_ap_start_reg_reg),
        .I3(ca_WREADY),
        .I4(ap_CS_fsm_pp0_stage19),
        .O(ap_NS_fsm[19]));
  LUT6 #(
    .INIT(64'hFFFF0E000E000E00)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(grp_sa_store_fu_592_ap_start_reg),
        .I2(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(\ap_CS_fsm[1]_i_3__1_n_0 ),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ca_AWREADY),
        .I1(grp_sa_store_fu_592_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ca_WREADY),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ca_WREADY),
        .O(\ap_CS_fsm[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage20),
        .O(ap_NS_fsm[20]));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage21),
        .O(ap_NS_fsm[21]));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage22),
        .O(ap_NS_fsm[22]));
  LUT5 #(
    .INIT(32'hAEEEAA22)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(ap_CS_fsm_pp0_stage22),
        .I1(grp_sa_store_fu_592_ap_start_reg_reg),
        .I2(ca_BVALID),
        .I3(ca_WREADY),
        .I4(Q[4]),
        .O(ap_NS_fsm[23]));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAAAAAA)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(\ap_CS_fsm[25]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage25),
        .O(ap_NS_fsm[25]));
  LUT6 #(
    .INIT(64'h80AA808080AAAAAA)) 
    \ap_CS_fsm[25]_i_2 
       (.I0(Q[5]),
        .I1(ca_WREADY),
        .I2(ca_AWREADY),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(ap_CS_fsm_pp0_stage25),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage26),
        .O(ap_NS_fsm[26]));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage27),
        .O(ap_NS_fsm[27]));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(ap_CS_fsm_pp0_stage27),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage28),
        .O(ap_NS_fsm[28]));
  LUT5 #(
    .INIT(32'hAEEEAA22)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(grp_sa_store_fu_592_ap_start_reg_reg),
        .I2(ca_BVALID),
        .I3(ca_WREADY),
        .I4(Q[6]),
        .O(ap_NS_fsm[29]));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAAAAAA)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(\ap_CS_fsm[31]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage31),
        .O(ap_NS_fsm[31]));
  LUT6 #(
    .INIT(64'h80AA808080AAAAAA)) 
    \ap_CS_fsm[31]_i_2 
       (.I0(Q[7]),
        .I1(ca_WREADY),
        .I2(ca_AWREADY),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(ap_CS_fsm_pp0_stage31),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage32),
        .O(ap_NS_fsm[32]));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(ap_CS_fsm_pp0_stage32),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage33),
        .O(ap_NS_fsm[33]));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(ap_CS_fsm_pp0_stage33),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage34),
        .O(ap_NS_fsm[34]));
  LUT5 #(
    .INIT(32'hAEEEAA22)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(ap_CS_fsm_pp0_stage34),
        .I1(grp_sa_store_fu_592_ap_start_reg_reg),
        .I2(ca_BVALID),
        .I3(ca_WREADY),
        .I4(Q[8]),
        .O(ap_NS_fsm[35]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(\ap_CS_fsm_reg[78] [1]),
        .I1(ap_NS_fsm4),
        .I2(\ap_CS_fsm_reg[78] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hF8FC88CC)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ca_WREADY),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_block_pp0_stage5_11001),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage5),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hFFFF0E000E000E00)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(grp_sa_store_fu_592_ap_start_reg_reg),
        .I1(grp_sa_store_fu_592_ap_start_reg),
        .I2(ap_block_pp0_stage5_11001),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_block_pp0_stage12_11001),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(ca_BVALID),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ca_WREADY),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_block_pp0_stage5_11001));
  LUT6 #(
    .INIT(64'hFFFF000100000000)) 
    \ap_CS_fsm[73]_i_1 
       (.I0(\ap_CS_fsm[73]_i_2_n_0 ),
        .I1(\ap_CS_fsm[73]_i_3_n_0 ),
        .I2(\ap_CS_fsm[73]_i_4_n_0 ),
        .I3(\ap_CS_fsm[73]_i_5_n_0 ),
        .I4(ca_WREADY),
        .I5(\ap_CS_fsm[73]_i_6_n_0 ),
        .O(ap_NS_fsm4));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \ap_CS_fsm[73]_i_10 
       (.I0(ap_CS_fsm_pp0_stage34),
        .I1(ap_CS_fsm_pp0_stage32),
        .I2(grp_sa_store_fu_592_ap_start_reg_reg),
        .I3(ap_CS_fsm_pp0_stage7),
        .I4(ap_CS_fsm_pp0_stage10),
        .O(\ap_CS_fsm[73]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \ap_CS_fsm[73]_i_11 
       (.I0(ap_CS_fsm_pp0_stage22),
        .I1(ap_CS_fsm_pp0_stage21),
        .I2(grp_sa_store_fu_592_ap_start_reg_reg),
        .I3(ap_CS_fsm_pp0_stage26),
        .I4(ap_CS_fsm_pp0_stage25),
        .O(\ap_CS_fsm[73]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[73]_i_12 
       (.I0(grp_sa_store_fu_592_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_port_reg_b0_q1));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[73]_i_13 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage5),
        .O(ap_enable_reg_pp0_iter1177_out));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFEAA)) 
    \ap_CS_fsm[73]_i_2 
       (.I0(\ap_CS_fsm[73]_i_7_n_0 ),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(\ap_CS_fsm[73]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \ap_CS_fsm[73]_i_3 
       (.I0(\ap_CS_fsm[73]_i_8_n_0 ),
        .I1(\ap_CS_fsm[73]_i_9_n_0 ),
        .I2(grp_sa_store_fu_592_ap_start_reg_reg),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm[73]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \ap_CS_fsm[73]_i_4 
       (.I0(ap_CS_fsm_pp0_stage33),
        .I1(ap_CS_fsm_pp0_stage31),
        .I2(grp_sa_store_fu_592_ap_start_reg_reg),
        .I3(ap_CS_fsm_pp0_stage27),
        .I4(ap_CS_fsm_pp0_stage28),
        .I5(\ap_CS_fsm[73]_i_10_n_0 ),
        .O(\ap_CS_fsm[73]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \ap_CS_fsm[73]_i_5 
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(grp_sa_store_fu_592_ap_start_reg_reg),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(ap_CS_fsm_pp0_stage16),
        .I5(\ap_CS_fsm[73]_i_11_n_0 ),
        .O(\ap_CS_fsm[73]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF1F1F1F1000000F1)) 
    \ap_CS_fsm[73]_i_6 
       (.I0(\ap_CS_fsm[73]_i_8_n_0 ),
        .I1(ap_port_reg_b0_q1),
        .I2(ca_AWREADY),
        .I3(\ap_CS_fsm[73]_i_9_n_0 ),
        .I4(ap_enable_reg_pp0_iter1177_out),
        .I5(ca_BVALID),
        .O(\ap_CS_fsm[73]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF000FEEEF000)) 
    \ap_CS_fsm[73]_i_7 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_fu_592_ap_start_reg_reg),
        .I5(ap_CS_fsm_pp0_stage5),
        .O(\ap_CS_fsm[73]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE00)) 
    \ap_CS_fsm[73]_i_8 
       (.I0(Q[7]),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(Q[1]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\ap_CS_fsm[73]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE00)) 
    \ap_CS_fsm[73]_i_9 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(Q[8]),
        .I5(Q[2]),
        .O(\ap_CS_fsm[73]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[74]_i_1 
       (.I0(ap_CS_fsm_state74),
        .I1(ap_NS_fsm4),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[78]_i_1 
       (.I0(\ap_CS_fsm_reg[78] [3]),
        .I1(ap_NS_fsm4),
        .I2(\ap_CS_fsm_reg[78] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[79]_i_1 
       (.I0(\ap_CS_fsm_reg[78] [3]),
        .I1(ap_NS_fsm4),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAAAAAA)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(ap_NS_fsm[7]));
  LUT6 #(
    .INIT(64'h80AA808080AAAAAA)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ca_WREADY),
        .I2(ca_AWREADY),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage8),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAA02A2)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[30]_0 [0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_pp0_stage16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[30]_0 [1]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_pp0_stage19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_pp0_stage20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_pp0_stage21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_pp0_stage22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[30]_0 [2]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_pp0_stage25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_pp0_stage26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_pp0_stage27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_pp0_stage28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[30]_0 [3]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(ap_CS_fsm_pp0_stage31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_pp0_stage32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_pp0_stage33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_pp0_stage34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__0
       (.I0(grp_sa_store_fu_592_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(grp_sa_store_fu_592_ap_start_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sa_store_fu_592_ap_start_reg_reg),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000BA8A0000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage11_11001),
        .I2(Q[8]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_rst_n),
        .I5(ap_enable_reg_pp0_iter1_i_2_n_0),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(\ap_CS_fsm[1]_i_3__1_n_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ca_BVALID),
        .O(ap_enable_reg_pp0_iter1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \ap_port_reg_b0_q[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ca_WREADY),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_AWREADY),
        .O(\ap_port_reg_b0_q[15]_i_1_n_0 ));
  FDRE \ap_port_reg_b0_q_reg[0] 
       (.C(ap_clk),
        .CE(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .D(\ap_port_reg_b0_q_reg[15]_0 [0]),
        .Q(p_cast10_i_fu_554_p1[2]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[10] 
       (.C(ap_clk),
        .CE(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .D(\ap_port_reg_b0_q_reg[15]_0 [10]),
        .Q(p_cast10_i_fu_554_p1[12]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[11] 
       (.C(ap_clk),
        .CE(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .D(\ap_port_reg_b0_q_reg[15]_0 [11]),
        .Q(p_cast10_i_fu_554_p1[13]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[12] 
       (.C(ap_clk),
        .CE(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .D(\ap_port_reg_b0_q_reg[15]_0 [12]),
        .Q(p_cast10_i_fu_554_p1[14]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[13] 
       (.C(ap_clk),
        .CE(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .D(\ap_port_reg_b0_q_reg[15]_0 [13]),
        .Q(p_cast10_i_fu_554_p1[15]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[14] 
       (.C(ap_clk),
        .CE(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .D(\ap_port_reg_b0_q_reg[15]_0 [14]),
        .Q(p_cast10_i_fu_554_p1[16]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[15] 
       (.C(ap_clk),
        .CE(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .D(\ap_port_reg_b0_q_reg[15]_0 [15]),
        .Q(p_cast10_i_fu_554_p1[17]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[1] 
       (.C(ap_clk),
        .CE(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .D(\ap_port_reg_b0_q_reg[15]_0 [1]),
        .Q(p_cast10_i_fu_554_p1[3]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[2] 
       (.C(ap_clk),
        .CE(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .D(\ap_port_reg_b0_q_reg[15]_0 [2]),
        .Q(p_cast10_i_fu_554_p1[4]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[3] 
       (.C(ap_clk),
        .CE(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .D(\ap_port_reg_b0_q_reg[15]_0 [3]),
        .Q(p_cast10_i_fu_554_p1[5]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[4] 
       (.C(ap_clk),
        .CE(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .D(\ap_port_reg_b0_q_reg[15]_0 [4]),
        .Q(p_cast10_i_fu_554_p1[6]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[5] 
       (.C(ap_clk),
        .CE(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .D(\ap_port_reg_b0_q_reg[15]_0 [5]),
        .Q(p_cast10_i_fu_554_p1[7]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[6] 
       (.C(ap_clk),
        .CE(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .D(\ap_port_reg_b0_q_reg[15]_0 [6]),
        .Q(p_cast10_i_fu_554_p1[8]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[7] 
       (.C(ap_clk),
        .CE(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .D(\ap_port_reg_b0_q_reg[15]_0 [7]),
        .Q(p_cast10_i_fu_554_p1[9]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[8] 
       (.C(ap_clk),
        .CE(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .D(\ap_port_reg_b0_q_reg[15]_0 [8]),
        .Q(p_cast10_i_fu_554_p1[10]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[9] 
       (.C(ap_clk),
        .CE(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .D(\ap_port_reg_b0_q_reg[15]_0 [9]),
        .Q(p_cast10_i_fu_554_p1[11]),
        .R(1'b0));
  FDRE \b0_q_read_reg_1031_reg[0] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(p_cast10_i_fu_554_p1[2]),
        .Q(p_shl2_cast_i_fu_741_p1[4]),
        .R(1'b0));
  FDRE \b0_q_read_reg_1031_reg[1] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(p_cast10_i_fu_554_p1[3]),
        .Q(p_shl2_cast_i_fu_741_p1[5]),
        .R(1'b0));
  FDRE \b0_q_read_reg_1031_reg[2] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(p_cast10_i_fu_554_p1[4]),
        .Q(p_shl2_cast_i_fu_741_p1[6]),
        .R(1'b0));
  FDRE \b0_q_read_reg_1031_reg[3] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(p_cast10_i_fu_554_p1[5]),
        .Q(p_shl2_cast_i_fu_741_p1[7]),
        .R(1'b0));
  FDRE \b0_q_read_reg_1031_reg[4] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(p_cast10_i_fu_554_p1[6]),
        .Q(p_shl2_cast_i_fu_741_p1[8]),
        .R(1'b0));
  FDRE \b0_q_read_reg_1031_reg[5] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(p_cast10_i_fu_554_p1[7]),
        .Q(p_shl2_cast_i_fu_741_p1[9]),
        .R(1'b0));
  FDRE \b0_q_read_reg_1031_reg[6] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(p_cast10_i_fu_554_p1[8]),
        .Q(p_shl2_cast_i_fu_741_p1[10]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88AA888888A88888)) 
    dout_vld_i_2
       (.I0(mem_reg),
        .I1(dout_vld_i_3_n_0),
        .I2(Q[0]),
        .I3(ap_block_pp0_stage11_11001),
        .I4(grp_sa_store_fu_592_ap_start_reg_reg),
        .I5(Q[4]),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY));
  LUT6 #(
    .INIT(64'hF0F0F0F0FFFEF0F0)) 
    dout_vld_i_3
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp0_iter1_i_2_n_0),
        .I3(Q[8]),
        .I4(grp_sa_store_fu_592_ap_start_reg_reg),
        .I5(ap_block_pp0_stage11_11001),
        .O(dout_vld_i_3_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    grp_sa_store_fu_592_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[78] [0]),
        .I1(grp_sa_store_fu_592_ap_start_reg_i_2_n_0),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .O(\ap_CS_fsm_reg[36] ));
  LUT6 #(
    .INIT(64'h8000808080000000)) 
    grp_sa_store_fu_592_ap_start_reg_i_2
       (.I0(Q[8]),
        .I1(ca_WREADY),
        .I2(ca_BVALID),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(grp_sa_store_fu_592_ap_start_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000AAA80000)) 
    \mOutPtr[4]_i_3 
       (.I0(mem_reg),
        .I1(mem_reg_i_109_n_0),
        .I2(\mOutPtr[4]_i_4_n_0 ),
        .I3(\mem_reg[2][0]_srl3_i_3_n_0 ),
        .I4(ca_WREADY),
        .I5(pop),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAFAE)) 
    \mOutPtr[4]_i_4 
       (.I0(mem_reg_i_107_n_0),
        .I1(m_axi_ca_WVALID12),
        .I2(\ap_CS_fsm[1]_i_3__1_n_0 ),
        .I3(m_axi_ca_WVALID15),
        .I4(\mOutPtr[4]_i_3_0 ),
        .I5(mem_reg_i_365_n_0),
        .O(\mOutPtr[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA88A800000000)) 
    \mem_reg[2][0]_srl3_i_1 
       (.I0(ca_AWREADY),
        .I1(\mem_reg[2][0]_srl3_i_3_n_0 ),
        .I2(m_axi_ca_AWVALID5),
        .I3(ap_block_pp0_stage12_11001),
        .I4(\ap_port_reg_b0_q[15]_i_1_n_0 ),
        .I5(mem_reg),
        .O(push_1));
  LUT6 #(
    .INIT(64'h80AA808080AAAAAA)) 
    \mem_reg[2][0]_srl3_i_15 
       (.I0(Q[3]),
        .I1(ca_WREADY),
        .I2(ca_AWREADY),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\mem_reg[2][0]_srl3_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][0]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][0]_srl3_i_8_n_0 ),
        .I2(\mem_reg[2][0]_srl3_i_9_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [0]));
  LUT6 #(
    .INIT(64'h0000FF000000FE00)) 
    \mem_reg[2][0]_srl3_i_3 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(Q[3]),
        .I2(Q[7]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_block_pp0_stage12_11001),
        .I5(Q[1]),
        .O(\mem_reg[2][0]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \mem_reg[2][0]_srl3_i_4 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(Q[5]),
        .O(m_axi_ca_AWVALID5));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \mem_reg[2][0]_srl3_i_5 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ca_AWREADY),
        .I4(ca_WREADY),
        .O(ap_block_pp0_stage12_11001));
  LUT6 #(
    .INIT(64'hFF0F0F0FEE0E0E0E)) 
    \mem_reg[2][0]_srl3_i_7 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(grp_sa_store_fu_592_ap_start_reg_reg),
        .I3(ca_AWREADY),
        .I4(ca_WREADY),
        .I5(Q[7]),
        .O(\mem_reg[2][0]_srl3_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][0]_srl3_i_8 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[0]),
        .I2(\out_read_reg_1011_reg[31]_0 [1]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[0]),
        .O(\mem_reg[2][0]_srl3_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][0]_srl3_i_9 
       (.I0(trunc_ln1_reg_1084[0]),
        .I1(p_cast8_i_reg_1074[0]),
        .I2(p_cast9_i_reg_1079[0]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][0]_srl3_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][10]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][10]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][10]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][10]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[10]),
        .I2(\out_read_reg_1011_reg[31]_0 [11]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[10]),
        .O(\mem_reg[2][10]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][10]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[10]),
        .I1(p_cast8_i_reg_1074[10]),
        .I2(p_cast9_i_reg_1079[10]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][10]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][11]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][11]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][11]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][11]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[11]),
        .I2(\out_read_reg_1011_reg[31]_0 [12]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[11]),
        .O(\mem_reg[2][11]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][11]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[11]),
        .I1(p_cast8_i_reg_1074[11]),
        .I2(p_cast9_i_reg_1079[11]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][11]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][12]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][12]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][12]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [12]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][12]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[12]),
        .I2(\out_read_reg_1011_reg[31]_0 [13]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[12]),
        .O(\mem_reg[2][12]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][12]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[12]),
        .I1(p_cast8_i_reg_1074[12]),
        .I2(p_cast9_i_reg_1079[12]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][12]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][13]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][13]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][13]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [13]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][13]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[13]),
        .I2(\out_read_reg_1011_reg[31]_0 [14]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[13]),
        .O(\mem_reg[2][13]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][13]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[13]),
        .I1(p_cast8_i_reg_1074[13]),
        .I2(p_cast9_i_reg_1079[13]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][13]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][14]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][14]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][14]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [14]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][14]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[14]),
        .I2(\out_read_reg_1011_reg[31]_0 [15]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[14]),
        .O(\mem_reg[2][14]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][14]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[14]),
        .I1(p_cast8_i_reg_1074[14]),
        .I2(p_cast9_i_reg_1079[14]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][14]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][15]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][15]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][15]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [15]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][15]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[15]),
        .I2(\out_read_reg_1011_reg[31]_0 [16]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[15]),
        .O(\mem_reg[2][15]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][15]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[15]),
        .I1(p_cast8_i_reg_1074[15]),
        .I2(p_cast9_i_reg_1079[15]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][15]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][16]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][16]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][16]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [16]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][16]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[16]),
        .I2(\out_read_reg_1011_reg[31]_0 [17]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[16]),
        .O(\mem_reg[2][16]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][16]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[16]),
        .I1(p_cast8_i_reg_1074[16]),
        .I2(p_cast9_i_reg_1079[16]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][16]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][17]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][17]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][17]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [17]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][17]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[17]),
        .I2(\out_read_reg_1011_reg[31]_0 [18]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[17]),
        .O(\mem_reg[2][17]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][17]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[17]),
        .I1(p_cast8_i_reg_1074[17]),
        .I2(p_cast9_i_reg_1079[17]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][17]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][18]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][18]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][18]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [18]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][18]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[18]),
        .I2(\out_read_reg_1011_reg[31]_0 [19]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[18]),
        .O(\mem_reg[2][18]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][18]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[18]),
        .I1(p_cast8_i_reg_1074[18]),
        .I2(p_cast9_i_reg_1079[18]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][18]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][19]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][19]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][19]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [19]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][19]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[19]),
        .I2(\out_read_reg_1011_reg[31]_0 [20]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[19]),
        .O(\mem_reg[2][19]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][19]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[19]),
        .I1(p_cast8_i_reg_1074[19]),
        .I2(p_cast9_i_reg_1079[19]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][19]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][1]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][1]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][1]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][1]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[1]),
        .I2(\out_read_reg_1011_reg[31]_0 [2]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[1]),
        .O(\mem_reg[2][1]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][1]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[1]),
        .I1(p_cast8_i_reg_1074[1]),
        .I2(p_cast9_i_reg_1079[1]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][1]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][20]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][20]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][20]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [20]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][20]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[20]),
        .I2(\out_read_reg_1011_reg[31]_0 [21]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[20]),
        .O(\mem_reg[2][20]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][20]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[20]),
        .I1(p_cast8_i_reg_1074[20]),
        .I2(p_cast9_i_reg_1079[20]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][20]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][21]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][21]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][21]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [21]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][21]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[21]),
        .I2(\out_read_reg_1011_reg[31]_0 [22]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[21]),
        .O(\mem_reg[2][21]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][21]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[21]),
        .I1(p_cast8_i_reg_1074[21]),
        .I2(p_cast9_i_reg_1079[21]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][21]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][22]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][22]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][22]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [22]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][22]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[22]),
        .I2(\out_read_reg_1011_reg[31]_0 [23]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[22]),
        .O(\mem_reg[2][22]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][22]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[22]),
        .I1(p_cast8_i_reg_1074[22]),
        .I2(p_cast9_i_reg_1079[22]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][22]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][23]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][23]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][23]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [23]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][23]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[23]),
        .I2(\out_read_reg_1011_reg[31]_0 [24]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[23]),
        .O(\mem_reg[2][23]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][23]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[23]),
        .I1(p_cast8_i_reg_1074[23]),
        .I2(p_cast9_i_reg_1079[23]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][23]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][24]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][24]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][24]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [24]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][24]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[24]),
        .I2(\out_read_reg_1011_reg[31]_0 [25]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[24]),
        .O(\mem_reg[2][24]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][24]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[24]),
        .I1(p_cast8_i_reg_1074[24]),
        .I2(p_cast9_i_reg_1079[24]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][24]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][25]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][25]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][25]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [25]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][25]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[25]),
        .I2(\out_read_reg_1011_reg[31]_0 [26]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[25]),
        .O(\mem_reg[2][25]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][25]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[25]),
        .I1(p_cast8_i_reg_1074[25]),
        .I2(p_cast9_i_reg_1079[25]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][25]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][26]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][26]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][26]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [26]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][26]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[26]),
        .I2(\out_read_reg_1011_reg[31]_0 [27]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[26]),
        .O(\mem_reg[2][26]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][26]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[26]),
        .I1(p_cast8_i_reg_1074[26]),
        .I2(p_cast9_i_reg_1079[26]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][26]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][27]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][27]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][27]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [27]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][27]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[27]),
        .I2(\out_read_reg_1011_reg[31]_0 [28]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[27]),
        .O(\mem_reg[2][27]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][27]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[27]),
        .I1(p_cast8_i_reg_1074[27]),
        .I2(p_cast9_i_reg_1079[27]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][27]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][28]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][28]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][28]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [28]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][28]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[28]),
        .I2(\out_read_reg_1011_reg[31]_0 [29]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[28]),
        .O(\mem_reg[2][28]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][28]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[28]),
        .I1(p_cast8_i_reg_1074[28]),
        .I2(p_cast9_i_reg_1079[28]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][28]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][29]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][29]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][29]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [29]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][29]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[29]),
        .I2(\out_read_reg_1011_reg[31]_0 [30]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[29]),
        .O(\mem_reg[2][29]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][29]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[29]),
        .I1(p_cast8_i_reg_1074[29]),
        .I2(p_cast9_i_reg_1079[29]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][29]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][2]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][2]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][2]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][2]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[2]),
        .I2(\out_read_reg_1011_reg[31]_0 [3]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[2]),
        .O(\mem_reg[2][2]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][2]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[2]),
        .I1(p_cast8_i_reg_1074[2]),
        .I2(p_cast9_i_reg_1079[2]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][2]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][3]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][3]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][3]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][3]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[3]),
        .I2(\out_read_reg_1011_reg[31]_0 [4]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[3]),
        .O(\mem_reg[2][3]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][3]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[3]),
        .I1(p_cast8_i_reg_1074[3]),
        .I2(p_cast9_i_reg_1079[3]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][3]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][4]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][4]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][4]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][4]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[4]),
        .I2(\out_read_reg_1011_reg[31]_0 [5]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[4]),
        .O(\mem_reg[2][4]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][4]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[4]),
        .I1(p_cast8_i_reg_1074[4]),
        .I2(p_cast9_i_reg_1079[4]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][4]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][5]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][5]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][5]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][5]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[5]),
        .I2(\out_read_reg_1011_reg[31]_0 [6]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[5]),
        .O(\mem_reg[2][5]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][5]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[5]),
        .I1(p_cast8_i_reg_1074[5]),
        .I2(p_cast9_i_reg_1079[5]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][5]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][6]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][6]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][6]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][6]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[6]),
        .I2(\out_read_reg_1011_reg[31]_0 [7]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[6]),
        .O(\mem_reg[2][6]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][6]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[6]),
        .I1(p_cast8_i_reg_1074[6]),
        .I2(p_cast9_i_reg_1079[6]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][6]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][7]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][7]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][7]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][7]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[7]),
        .I2(\out_read_reg_1011_reg[31]_0 [8]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[7]),
        .O(\mem_reg[2][7]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][7]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[7]),
        .I1(p_cast8_i_reg_1074[7]),
        .I2(p_cast9_i_reg_1079[7]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][7]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][8]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][8]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][8]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][8]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[8]),
        .I2(\out_read_reg_1011_reg[31]_0 [9]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[8]),
        .O(\mem_reg[2][8]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][8]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[8]),
        .I1(p_cast8_i_reg_1074[8]),
        .I2(p_cast9_i_reg_1079[8]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][8]_srl3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mem_reg[2][9]_srl3_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .I1(\mem_reg[2][9]_srl3_i_2_n_0 ),
        .I2(\mem_reg[2][9]_srl3_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[24]_0 [9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[2][9]_srl3_i_2 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(p_cast_i_reg_1042[9]),
        .I2(\out_read_reg_1011_reg[31]_0 [10]),
        .I3(\ap_CS_fsm[13]_i_2_n_0 ),
        .I4(p_cast5_i_reg_1058[9]),
        .O(\mem_reg[2][9]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[2][9]_srl3_i_3 
       (.I0(trunc_ln1_reg_1084[9]),
        .I1(p_cast8_i_reg_1074[9]),
        .I2(p_cast9_i_reg_1079[9]),
        .I3(\ap_CS_fsm[31]_i_2_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_15_n_0 ),
        .I5(\ap_CS_fsm[25]_i_2_n_0 ),
        .O(\mem_reg[2][9]_srl3_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_10
       (.I0(mem_reg_i_51_n_0),
        .I1(mem_reg_i_52_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_53_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_54_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[9]));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_100
       (.I0(mem_reg_i_339_n_0),
        .I1(mem_reg_i_340_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_341_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_100_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_101
       (.I0(mem_reg_i_342_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_343_n_0),
        .I4(mem_reg_i_344_n_0),
        .O(mem_reg_i_101_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_102
       (.I0(mem_reg_i_345_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_346_n_0),
        .I4(mem_reg_i_347_n_0),
        .O(mem_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_103
       (.I0(mem_reg_i_348_n_0),
        .I1(mem_reg_i_349_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_350_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_104
       (.I0(mem_reg_i_351_n_0),
        .I1(mem_reg_i_352_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_353_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_104_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_105
       (.I0(mem_reg_i_354_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_355_n_0),
        .I4(mem_reg_i_356_n_0),
        .O(mem_reg_i_105_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_106
       (.I0(mem_reg_i_357_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_358_n_0),
        .I4(mem_reg_i_359_n_0),
        .O(mem_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    mem_reg_i_107
       (.I0(m_axi_ca_WVALID30),
        .I1(\ap_CS_fsm[1]_i_3__1_n_0 ),
        .I2(m_axi_ca_WVALID29),
        .I3(m_axi_ca_WVALID32),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_364_n_0),
        .O(mem_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'hFEFEFFFFFEFEFFFE)) 
    mem_reg_i_108
       (.I0(mem_reg_i_365_n_0),
        .I1(grp_sa_store_fu_592_ap_start_reg_i_2_n_0),
        .I2(mem_reg_i_366_n_0),
        .I3(m_axi_ca_WVALID15),
        .I4(\ap_CS_fsm[1]_i_3__1_n_0 ),
        .I5(m_axi_ca_WVALID12),
        .O(mem_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAFAE)) 
    mem_reg_i_109
       (.I0(mem_reg_i_369_n_0),
        .I1(m_axi_ca_WVALID28),
        .I2(\ap_CS_fsm[1]_i_3__1_n_0 ),
        .I3(m_axi_ca_WVALID27),
        .I4(mem_reg_i_372_n_0),
        .I5(mem_reg_i_373_n_0),
        .O(mem_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_11
       (.I0(mem_reg_i_55_n_0),
        .I1(mem_reg_i_56_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_57_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_58_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[8]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_110
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[15]),
        .I1(mem_reg_i_25_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[15]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_111
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[15]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[15]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[15]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'hFE00FEFEFE000000)) 
    mem_reg_i_112
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(mem_reg_i_112_n_0));
  LUT5 #(
    .INIT(32'hFFF80000)) 
    mem_reg_i_113
       (.I0(Q[2]),
        .I1(ca_BVALID),
        .I2(ap_CS_fsm_pp0_stage16),
        .I3(Q[3]),
        .I4(grp_sa_store_fu_592_ap_start_reg_reg),
        .O(mem_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_114
       (.I0(mem_reg_i_25_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[15]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[15]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEEE)) 
    mem_reg_i_115
       (.I0(mem_reg_i_112_n_0),
        .I1(mem_reg_i_378_n_0),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(Q[1]),
        .I4(grp_sa_store_fu_592_ap_start_reg_reg),
        .I5(mem_reg_i_113_n_0),
        .O(mem_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_116
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[15]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[15]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[15]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_117
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[15]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[15]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[15]),
        .O(mem_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF8A00000000)) 
    mem_reg_i_118
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ca_BVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(grp_sa_store_fu_592_ap_start_reg_reg),
        .O(mem_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'hFE00FEFEFE000000)) 
    mem_reg_i_119
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(mem_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_12
       (.I0(mem_reg_i_59_n_0),
        .I1(mem_reg_i_60_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_61_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_62_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[7]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_120
       (.I0(mem_reg_i_26_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[15]),
        .I2(mem_reg_i_26_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_120_n_0));
  LUT5 #(
    .INIT(32'hFFF80000)) 
    mem_reg_i_121
       (.I0(Q[4]),
        .I1(ca_BVALID),
        .I2(ap_CS_fsm_pp0_stage22),
        .I3(Q[5]),
        .I4(grp_sa_store_fu_592_ap_start_reg_reg),
        .O(mem_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'hFE00FEFEFE000000)) 
    mem_reg_i_122
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(ap_CS_fsm_pp0_stage25),
        .I2(ap_CS_fsm_pp0_stage27),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(mem_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_123
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[15]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[15]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[15]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_124
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[15]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[15]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[15]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_125
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[15]),
        .I1(mem_reg_i_28_0),
        .I2(mem_reg_i_28_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'hFE00FEFEFE000000)) 
    mem_reg_i_126
       (.I0(ap_CS_fsm_pp0_stage32),
        .I1(ap_CS_fsm_pp0_stage31),
        .I2(ap_CS_fsm_pp0_stage33),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(mem_reg_i_126_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h80888000)) 
    mem_reg_i_127
       (.I0(Q[6]),
        .I1(ca_BVALID),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(mem_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'hFFFFF080F080F080)) 
    mem_reg_i_128
       (.I0(Q[8]),
        .I1(ca_BVALID),
        .I2(grp_sa_store_fu_592_ap_start_reg_reg),
        .I3(ap_CS_fsm_pp0_stage34),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(mem_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_129
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[15]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[15]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[15]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_13
       (.I0(mem_reg_i_63_n_0),
        .I1(mem_reg_i_64_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_65_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_66_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[6]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_130
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[15]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[15]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[15]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_131
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[15]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[15]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[15]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_132
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[14]),
        .I1(mem_reg_i_31_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[14]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_133
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[14]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[14]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[14]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_134
       (.I0(mem_reg_i_31_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[14]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[14]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_135
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[14]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[14]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[14]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_136
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[14]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[14]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[14]),
        .O(mem_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_137
       (.I0(mem_reg_i_32_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[14]),
        .I2(mem_reg_i_32_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_137_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_138
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[14]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[14]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[14]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_139
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[14]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[14]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[14]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_14
       (.I0(mem_reg_i_67_n_0),
        .I1(mem_reg_i_68_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_69_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_70_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[5]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_140
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[14]),
        .I1(mem_reg_i_33_0),
        .I2(mem_reg_i_33_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_141
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[14]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[14]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[14]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_141_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_142
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[14]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[14]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[14]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_143
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[14]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[14]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[14]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_143_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_144
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[13]),
        .I1(mem_reg_i_35_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[13]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_145
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[13]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[13]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[13]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_146
       (.I0(mem_reg_i_35_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[13]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[13]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_147
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[13]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[13]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[13]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_148
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[13]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[13]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[13]),
        .O(mem_reg_i_148_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_149
       (.I0(mem_reg_i_36_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[13]),
        .I2(mem_reg_i_36_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_15
       (.I0(mem_reg_i_71_n_0),
        .I1(mem_reg_i_72_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_73_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_74_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_150
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[13]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[13]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[13]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_151
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[13]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[13]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[13]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_151_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_152
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[13]),
        .I1(mem_reg_i_37_0),
        .I2(mem_reg_i_37_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_152_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_153
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[13]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[13]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[13]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_154
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[13]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[13]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[13]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_155
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[13]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[13]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[13]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_156
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[12]),
        .I1(mem_reg_i_39_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[12]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_157
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[12]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[12]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[12]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_157_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_158
       (.I0(mem_reg_i_39_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[12]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[12]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_159
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[12]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[12]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[12]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_16
       (.I0(mem_reg_i_75_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_77_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_78_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[3]));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_160
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[12]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[12]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[12]),
        .O(mem_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_161
       (.I0(mem_reg_i_40_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[12]),
        .I2(mem_reg_i_40_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_162
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[12]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[12]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[12]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_163
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[12]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[12]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[12]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_164
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[12]),
        .I1(mem_reg_i_41_0),
        .I2(mem_reg_i_41_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_165
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[12]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[12]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[12]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_166
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[12]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[12]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[12]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_167
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[12]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[12]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[12]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_168
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[11]),
        .I1(mem_reg_i_43_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[11]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_169
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[11]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[11]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[11]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_17
       (.I0(mem_reg_i_79_n_0),
        .I1(mem_reg_i_80_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_81_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_82_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[2]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_170
       (.I0(mem_reg_i_43_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[11]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[11]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_171
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[11]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[11]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[11]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_172
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[11]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[11]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[11]),
        .O(mem_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_173
       (.I0(mem_reg_i_44_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[11]),
        .I2(mem_reg_i_44_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_173_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_174
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[11]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[11]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[11]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_175
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[11]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[11]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[11]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_176
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[11]),
        .I1(mem_reg_i_45_0),
        .I2(mem_reg_i_45_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_177
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[11]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[11]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[11]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_177_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_178
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[11]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[11]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[11]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_179
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[11]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[11]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[11]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_18
       (.I0(mem_reg_i_83_n_0),
        .I1(mem_reg_i_84_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_85_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_86_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[1]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_180
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[10]),
        .I1(mem_reg_i_47_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[10]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_181
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[10]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[10]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[10]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_181_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_182
       (.I0(mem_reg_i_47_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[10]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[10]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_183
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[10]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[10]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[10]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_184
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[10]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[10]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[10]),
        .O(mem_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_185
       (.I0(mem_reg_i_48_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[10]),
        .I2(mem_reg_i_48_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_185_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_186
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[10]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[10]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[10]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_187
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[10]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[10]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[10]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_188
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[10]),
        .I1(mem_reg_i_49_0),
        .I2(mem_reg_i_49_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_189
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[10]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[10]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[10]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_189_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_19
       (.I0(mem_reg_i_87_n_0),
        .I1(mem_reg_i_88_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_89_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_90_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[0]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_190
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[10]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[10]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[10]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_190_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_191
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[10]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[10]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[10]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_192
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[9]),
        .I1(mem_reg_i_51_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[9]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_193
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[9]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[9]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[9]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_193_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_194
       (.I0(mem_reg_i_51_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[9]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[9]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_195
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[9]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[9]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[9]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_195_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_196
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[9]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[9]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[9]),
        .O(mem_reg_i_196_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_197
       (.I0(mem_reg_i_52_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[9]),
        .I2(mem_reg_i_52_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_198
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[9]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[9]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[9]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_199
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[9]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[9]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[9]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_199_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_20
       (.I0(mem_reg_i_91_n_0),
        .I1(mem_reg_i_92_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_93_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_94_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[19]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_200
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[9]),
        .I1(mem_reg_i_53_0),
        .I2(mem_reg_i_53_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_201
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[9]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[9]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[9]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_201_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_202
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[9]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[9]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[9]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_202_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_203
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[9]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[9]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[9]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_204
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[8]),
        .I1(mem_reg_i_55_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[8]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_204_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_205
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[8]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[8]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[8]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_205_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_206
       (.I0(mem_reg_i_55_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[8]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[8]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_207
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[8]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[8]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[8]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_207_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_208
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[8]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[8]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[8]),
        .O(mem_reg_i_208_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_209
       (.I0(mem_reg_i_56_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[8]),
        .I2(mem_reg_i_56_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_209_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_21
       (.I0(mem_reg_i_95_n_0),
        .I1(mem_reg_i_96_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_97_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_98_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[18]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_210
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[8]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[8]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[8]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_210_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_211
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[8]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[8]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[8]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_211_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_212
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[8]),
        .I1(mem_reg_i_57_0),
        .I2(mem_reg_i_57_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_212_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_213
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[8]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[8]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[8]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_213_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_214
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[8]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[8]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[8]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_214_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_215
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[8]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[8]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[8]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_215_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_216
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[7]),
        .I1(mem_reg_i_59_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[7]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_216_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_217
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[7]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[7]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[7]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_217_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_218
       (.I0(mem_reg_i_59_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[7]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[7]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_218_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_219
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[7]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[7]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[7]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_219_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_22
       (.I0(mem_reg_i_99_n_0),
        .I1(mem_reg_i_100_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_101_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_102_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[17]));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_220
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[7]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[7]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[7]),
        .O(mem_reg_i_220_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_221
       (.I0(mem_reg_i_60_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[7]),
        .I2(mem_reg_i_60_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_222
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[7]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[7]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[7]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_222_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_223
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[7]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[7]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[7]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_223_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_224
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[7]),
        .I1(mem_reg_i_61_0),
        .I2(mem_reg_i_61_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_224_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_225
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[7]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[7]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[7]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_225_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_226
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[7]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[7]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[7]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_226_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_227
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[7]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[7]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[7]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_227_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_228
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[6]),
        .I1(mem_reg_i_63_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[6]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_228_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_229
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[6]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[6]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[6]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_229_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_23
       (.I0(mem_reg_i_103_n_0),
        .I1(mem_reg_i_104_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_105_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_106_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[16]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_230
       (.I0(mem_reg_i_63_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[6]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[6]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_230_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_231
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[6]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[6]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[6]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_231_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_232
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[6]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[6]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[6]),
        .O(mem_reg_i_232_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_233
       (.I0(mem_reg_i_64_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[6]),
        .I2(mem_reg_i_64_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_233_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_234
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[6]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[6]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[6]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_234_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_235
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[6]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[6]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[6]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_235_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_236
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[6]),
        .I1(mem_reg_i_65_0),
        .I2(mem_reg_i_65_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_236_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_237
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[6]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[6]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[6]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_237_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_238
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[6]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[6]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[6]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_238_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_239
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[6]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[6]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[6]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_239_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    mem_reg_i_24
       (.I0(ca_WREADY),
        .I1(\mem_reg[2][0]_srl3_i_3_n_0 ),
        .I2(mem_reg_i_107_n_0),
        .I3(mem_reg_i_108_n_0),
        .I4(mem_reg_i_109_n_0),
        .I5(mem_reg),
        .O(push_2));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_240
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[5]),
        .I1(mem_reg_i_67_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[5]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_240_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_241
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[5]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[5]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[5]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_241_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_242
       (.I0(mem_reg_i_67_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[5]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[5]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_242_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_243
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[5]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[5]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[5]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_243_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_244
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[5]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[5]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[5]),
        .O(mem_reg_i_244_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_245
       (.I0(mem_reg_i_68_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[5]),
        .I2(mem_reg_i_68_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_245_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_246
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[5]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[5]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[5]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_246_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_247
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[5]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[5]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[5]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_247_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_248
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[5]),
        .I1(mem_reg_i_69_0),
        .I2(mem_reg_i_69_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_248_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_249
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[5]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[5]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[5]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_249_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_25
       (.I0(mem_reg_i_110_n_0),
        .I1(mem_reg_i_111_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_114_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_250
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[5]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[5]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[5]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_250_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_251
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[5]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[5]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[5]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_251_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_252
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[4]),
        .I1(mem_reg_i_71_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[4]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_252_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_253
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[4]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[4]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[4]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_253_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_254
       (.I0(mem_reg_i_71_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[4]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[4]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_254_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_255
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[4]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[4]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[4]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_255_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_256
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[4]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[4]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[4]),
        .O(mem_reg_i_256_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_257
       (.I0(mem_reg_i_72_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[4]),
        .I2(mem_reg_i_72_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_257_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_258
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[4]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[4]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[4]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_258_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_259
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[4]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[4]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[4]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_259_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_26
       (.I0(mem_reg_i_116_n_0),
        .I1(mem_reg_i_117_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_120_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_260
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[4]),
        .I1(mem_reg_i_73_0),
        .I2(mem_reg_i_73_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_260_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_261
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[4]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[4]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[4]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_261_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_262
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[4]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[4]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[4]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_262_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_263
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[4]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[4]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[4]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_263_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_264
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[3]),
        .I1(mem_reg_i_75_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[3]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_264_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_265
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[3]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[3]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[3]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_265_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_266
       (.I0(mem_reg_i_75_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[3]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[3]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_266_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_267
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[3]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[3]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[3]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_267_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_268
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[3]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[3]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[3]),
        .O(mem_reg_i_268_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_269
       (.I0(mem_reg_i_76_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[3]),
        .I2(mem_reg_i_76_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_269_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    mem_reg_i_27
       (.I0(mem_reg_i_121_n_0),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(ap_CS_fsm_pp0_stage19),
        .I3(ap_CS_fsm_pp0_stage21),
        .I4(grp_sa_store_fu_592_ap_start_reg_reg),
        .I5(mem_reg_i_122_n_0),
        .O(mem_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_270
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[3]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[3]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[3]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_270_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_271
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[3]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[3]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[3]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_271_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_272
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[3]),
        .I1(mem_reg_i_77_0),
        .I2(mem_reg_i_77_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_272_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_273
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[3]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[3]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[3]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_273_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_274
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[3]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[3]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[3]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_274_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_275
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[3]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[3]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[3]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_275_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_276
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[2]),
        .I1(mem_reg_i_79_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[2]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_276_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_277
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[2]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[2]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[2]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_277_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_278
       (.I0(mem_reg_i_79_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[2]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[2]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_278_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_279
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[2]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[2]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[2]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_279_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_28
       (.I0(mem_reg_i_123_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_124_n_0),
        .I4(mem_reg_i_125_n_0),
        .O(mem_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_280
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[2]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[2]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[2]),
        .O(mem_reg_i_280_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_281
       (.I0(mem_reg_i_80_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[2]),
        .I2(mem_reg_i_80_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_281_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_282
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[2]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[2]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[2]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_282_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_283
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[2]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[2]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[2]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_283_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_284
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[2]),
        .I1(mem_reg_i_81_0),
        .I2(mem_reg_i_81_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_284_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_285
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[2]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[2]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[2]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_285_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_286
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[2]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[2]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[2]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_286_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_287
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[2]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[2]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[2]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_287_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_288
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[1]),
        .I1(mem_reg_i_83_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[1]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_288_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_289
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[1]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[1]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[1]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_289_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEEE)) 
    mem_reg_i_29
       (.I0(mem_reg_i_126_n_0),
        .I1(mem_reg_i_127_n_0),
        .I2(ap_CS_fsm_pp0_stage28),
        .I3(Q[7]),
        .I4(grp_sa_store_fu_592_ap_start_reg_reg),
        .I5(mem_reg_i_128_n_0),
        .O(mem_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_290
       (.I0(mem_reg_i_83_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[1]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[1]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_290_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_291
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[1]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[1]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[1]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_291_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_292
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[1]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[1]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[1]),
        .O(mem_reg_i_292_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_293
       (.I0(mem_reg_i_84_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[1]),
        .I2(mem_reg_i_84_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_293_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_294
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[1]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[1]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[1]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_294_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_295
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[1]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[1]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[1]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_295_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_296
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[1]),
        .I1(mem_reg_i_85_0),
        .I2(mem_reg_i_85_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_296_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_297
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[1]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[1]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[1]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_297_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_298
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[1]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[1]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[1]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_298_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_299
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[1]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[1]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[1]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_299_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_30
       (.I0(mem_reg_i_129_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_130_n_0),
        .I4(mem_reg_i_131_n_0),
        .O(mem_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_300
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[0]),
        .I1(mem_reg_i_87_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[0]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_300_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_301
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[0]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[0]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[0]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_301_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_302
       (.I0(mem_reg_i_87_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[0]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[0]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_302_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_303
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[0]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[0]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[0]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_303_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_304
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[0]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[0]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[0]),
        .O(mem_reg_i_304_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_305
       (.I0(mem_reg_i_88_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[0]),
        .I2(mem_reg_i_88_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_305_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_306
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[0]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[0]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[0]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_306_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_307
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[0]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[0]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[0]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_307_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_308
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[0]),
        .I1(mem_reg_i_89_0),
        .I2(mem_reg_i_89_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_308_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_309
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[0]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[0]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[0]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_309_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_31
       (.I0(mem_reg_i_132_n_0),
        .I1(mem_reg_i_133_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_134_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_310
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[0]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[0]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[0]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_310_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_311
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[0]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[0]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[0]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_311_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_312
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[19]),
        .I1(mem_reg_i_91_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[19]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_312_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_313
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[19]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[19]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[19]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_313_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_314
       (.I0(mem_reg_i_91_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[19]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[19]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_314_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_315
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[19]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[19]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[19]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_315_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_316
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[19]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[19]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[19]),
        .O(mem_reg_i_316_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_317
       (.I0(mem_reg_i_92_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[19]),
        .I2(mem_reg_i_92_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_317_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_318
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[19]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[19]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[19]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_318_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_319
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[19]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[19]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[19]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_319_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_32
       (.I0(mem_reg_i_135_n_0),
        .I1(mem_reg_i_136_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_137_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_320
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[19]),
        .I1(mem_reg_i_93_0),
        .I2(mem_reg_i_93_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_320_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_321
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[19]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[19]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[19]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_321_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_322
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[19]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[19]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[19]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_322_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_323
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[19]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[19]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[19]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_323_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_324
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[18]),
        .I1(mem_reg_i_95_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[18]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_324_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_325
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[18]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[18]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[18]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_325_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_326
       (.I0(mem_reg_i_95_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[18]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[18]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_326_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_327
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[18]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[18]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[18]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_327_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_328
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[18]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[18]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[18]),
        .O(mem_reg_i_328_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_329
       (.I0(mem_reg_i_96_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[18]),
        .I2(mem_reg_i_96_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_329_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_33
       (.I0(mem_reg_i_138_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_139_n_0),
        .I4(mem_reg_i_140_n_0),
        .O(mem_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_330
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[18]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[18]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[18]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_330_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_331
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[18]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[18]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[18]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_331_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_332
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[18]),
        .I1(mem_reg_i_97_0),
        .I2(mem_reg_i_97_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_332_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_333
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[18]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[18]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[18]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_333_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_334
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[18]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[18]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[18]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_334_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_335
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[18]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[18]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[18]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_335_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_336
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[17]),
        .I1(mem_reg_i_99_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[17]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_336_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_337
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[17]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[17]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[17]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_337_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_338
       (.I0(mem_reg_i_99_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[17]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[17]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_338_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_339
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[17]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[17]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[17]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_339_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_34
       (.I0(mem_reg_i_141_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_142_n_0),
        .I4(mem_reg_i_143_n_0),
        .O(mem_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_340
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[17]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[17]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[17]),
        .O(mem_reg_i_340_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_341
       (.I0(mem_reg_i_100_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[17]),
        .I2(mem_reg_i_100_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_341_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_342
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[17]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[17]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[17]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_342_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_343
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[17]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[17]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[17]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_343_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_344
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[17]),
        .I1(mem_reg_i_101_0),
        .I2(mem_reg_i_101_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_344_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_345
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[17]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[17]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[17]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_345_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_346
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[17]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[17]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[17]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_346_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_347
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[17]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[17]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[17]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_347_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_348
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18[16]),
        .I1(mem_reg_i_103_0),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19[16]),
        .I3(m_axi_ca_AWVALID4),
        .I4(m_axi_ca_WVALID18),
        .I5(mem_reg_i_376_n_0),
        .O(mem_reg_i_348_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_349
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24[16]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26[16]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25[16]),
        .I3(m_axi_ca_AWVALID3),
        .I4(m_axi_ca_WVALID12),
        .I5(mem_reg_i_378_n_0),
        .O(mem_reg_i_349_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_35
       (.I0(mem_reg_i_144_n_0),
        .I1(mem_reg_i_145_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_146_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_350
       (.I0(mem_reg_i_103_1),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23[16]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22[16]),
        .I3(m_axi_ca_WVALID17),
        .I4(m_axi_ca_WVALID15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_350_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_351
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27[16]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29[16]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28[16]),
        .I3(m_axi_ca_WVALID11),
        .I4(m_axi_ca_WVALID9),
        .I5(m_axi_ca_WVALID10),
        .O(mem_reg_i_351_n_0));
  LUT6 #(
    .INIT(64'hFFF0D8F000F0D8F0)) 
    mem_reg_i_352
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34[16]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35[16]),
        .I3(grp_sa_store_fu_592_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33[16]),
        .O(mem_reg_i_352_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_353
       (.I0(mem_reg_i_104_0),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32[16]),
        .I2(mem_reg_i_104_1),
        .I3(m_axi_ca_AWVALID2),
        .I4(m_axi_ca_WVALID5),
        .I5(mem_reg_i_386_n_0),
        .O(mem_reg_i_353_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_354
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12[16]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14[16]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13[16]),
        .I3(m_axi_ca_AWVALID5),
        .I4(m_axi_ca_WVALID24),
        .I5(mem_reg_i_387_n_0),
        .O(mem_reg_i_354_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_355
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15[16]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17[16]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16[16]),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID21),
        .I5(m_axi_ca_WVALID22),
        .O(mem_reg_i_355_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_356
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9[16]),
        .I1(mem_reg_i_105_0),
        .I2(mem_reg_i_105_1),
        .I3(m_axi_ca_WVALID29),
        .I4(m_axi_ca_WVALID27),
        .I5(m_axi_ca_WVALID28),
        .O(mem_reg_i_356_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_357
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3[16]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5[16]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4[16]),
        .I3(m_axi_ca_WVALID34),
        .I4(m_axi_ca_WVALID32),
        .I5(m_axi_ca_WVALID33),
        .O(mem_reg_i_357_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_358
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6[16]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8[16]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7[16]),
        .I3(m_axi_ca_AWVALID671_out),
        .I4(m_axi_ca_WVALID30),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_358_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_359
       (.I0(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un[16]),
        .I1(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2[16]),
        .I2(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1[16]),
        .I3(m_axi_ca_WVALID36),
        .I4(m_axi_ca_WVALID35),
        .I5(mem_reg_i_396_n_0),
        .O(mem_reg_i_359_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_36
       (.I0(mem_reg_i_147_n_0),
        .I1(mem_reg_i_148_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_149_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_360
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage28),
        .O(m_axi_ca_WVALID30));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_361
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage27),
        .O(m_axi_ca_WVALID29));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_362
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage31),
        .O(m_axi_ca_WVALID32));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_363
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage22),
        .O(m_axi_ca_WVALID24));
  LUT6 #(
    .INIT(64'h2222FFFF2222FFF2)) 
    mem_reg_i_364
       (.I0(m_axi_ca_WVALID36),
        .I1(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I2(m_axi_ca_WVALID21),
        .I3(m_axi_ca_WVALID17),
        .I4(\ap_CS_fsm[1]_i_3__1_n_0 ),
        .I5(m_axi_ca_WVALID18),
        .O(mem_reg_i_364_n_0));
  LUT6 #(
    .INIT(64'hFF000000FE000000)) 
    mem_reg_i_365
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_CS_fsm_pp0_stage9),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ca_WREADY),
        .I4(grp_sa_store_fu_592_ap_start_reg_reg),
        .I5(ap_CS_fsm_pp0_stage14),
        .O(mem_reg_i_365_n_0));
  LUT6 #(
    .INIT(64'h8000808080000000)) 
    mem_reg_i_366
       (.I0(Q[5]),
        .I1(ca_WREADY),
        .I2(ca_AWREADY),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(mem_reg_i_366_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_367
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage13),
        .O(m_axi_ca_WVALID15));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_368
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage10),
        .O(m_axi_ca_WVALID12));
  LUT5 #(
    .INIT(32'hC0008000)) 
    mem_reg_i_369
       (.I0(Q[6]),
        .I1(grp_sa_store_fu_592_ap_start_reg_reg),
        .I2(ca_BVALID),
        .I3(ca_WREADY),
        .I4(Q[2]),
        .O(mem_reg_i_369_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_37
       (.I0(mem_reg_i_150_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_151_n_0),
        .I4(mem_reg_i_152_n_0),
        .O(mem_reg_i_37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_370
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage26),
        .O(m_axi_ca_WVALID28));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_371
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage25),
        .O(m_axi_ca_WVALID27));
  LUT6 #(
    .INIT(64'h00FC00FCFFFFAAFE)) 
    mem_reg_i_372
       (.I0(m_axi_ca_WVALID8),
        .I1(m_axi_ca_WVALID35),
        .I2(m_axi_ca_WVALID9),
        .I3(\ap_CS_fsm[1]_i_3__1_n_0 ),
        .I4(m_axi_ca_WVALID20),
        .I5(ap_block_pp0_stage11_11001),
        .O(mem_reg_i_372_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    mem_reg_i_373
       (.I0(m_axi_ca_WVALID4),
        .I1(\ap_CS_fsm[1]_i_3__1_n_0 ),
        .I2(m_axi_ca_WVALID5),
        .I3(m_axi_ca_WVALID23),
        .I4(m_axi_ca_WVALID3),
        .I5(mem_reg_i_401_n_0),
        .O(mem_reg_i_373_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_374
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(Q[3]),
        .O(m_axi_ca_AWVALID4));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_375
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage16),
        .O(m_axi_ca_WVALID18));
  LUT5 #(
    .INIT(32'h80888000)) 
    mem_reg_i_376
       (.I0(Q[2]),
        .I1(ca_BVALID),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(mem_reg_i_376_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_377
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(Q[1]),
        .O(m_axi_ca_AWVALID3));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h80888000)) 
    mem_reg_i_378
       (.I0(Q[0]),
        .I1(ca_BVALID),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(mem_reg_i_378_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_379
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage15),
        .O(m_axi_ca_WVALID17));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_38
       (.I0(mem_reg_i_153_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_154_n_0),
        .I4(mem_reg_i_155_n_0),
        .O(mem_reg_i_38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_380
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage14),
        .O(m_axi_ca_WVALID16));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_381
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage9),
        .O(m_axi_ca_WVALID11));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_382
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage7),
        .O(m_axi_ca_WVALID9));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_383
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage8),
        .O(m_axi_ca_WVALID10));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_384
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage6),
        .O(m_axi_ca_AWVALID2));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_385
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage4),
        .O(m_axi_ca_WVALID5));
  LUT6 #(
    .INIT(64'h8A8000008A808A80)) 
    mem_reg_i_386
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(grp_sa_store_fu_592_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ca_BVALID),
        .I5(ap_enable_reg_pp0_iter1),
        .O(mem_reg_i_386_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h80888000)) 
    mem_reg_i_387
       (.I0(Q[4]),
        .I1(ca_BVALID),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(mem_reg_i_387_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_388
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage21),
        .O(m_axi_ca_WVALID23));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_389
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage19),
        .O(m_axi_ca_WVALID21));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_39
       (.I0(mem_reg_i_156_n_0),
        .I1(mem_reg_i_157_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_158_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_390
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage20),
        .O(m_axi_ca_WVALID22));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_391
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage33),
        .O(m_axi_ca_WVALID34));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_392
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage32),
        .O(m_axi_ca_WVALID33));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_393
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(Q[7]),
        .O(m_axi_ca_AWVALID671_out));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_394
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(m_axi_ca_WVALID36));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_395
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage34),
        .O(m_axi_ca_WVALID35));
  LUT5 #(
    .INIT(32'h80888000)) 
    mem_reg_i_396
       (.I0(Q[8]),
        .I1(ca_BVALID),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(mem_reg_i_396_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_397
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(Q[0]),
        .O(m_axi_ca_WVALID8));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_398
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(Q[4]),
        .O(m_axi_ca_WVALID20));
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_399
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(m_axi_ca_WVALID4));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_40
       (.I0(mem_reg_i_159_n_0),
        .I1(mem_reg_i_160_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_161_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_400
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(m_axi_ca_WVALID3));
  LUT6 #(
    .INIT(64'h2222FFFF2222FFF2)) 
    mem_reg_i_401
       (.I0(m_axi_ca_WVALID6),
        .I1(ap_block_pp0_stage5_11001),
        .I2(m_axi_ca_WVALID22),
        .I3(m_axi_ca_WVALID33),
        .I4(\ap_CS_fsm[1]_i_3__1_n_0 ),
        .I5(m_axi_ca_WVALID34),
        .O(mem_reg_i_401_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_402
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_fu_592_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage5),
        .O(m_axi_ca_WVALID6));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_41
       (.I0(mem_reg_i_162_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_163_n_0),
        .I4(mem_reg_i_164_n_0),
        .O(mem_reg_i_41_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_42
       (.I0(mem_reg_i_165_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_166_n_0),
        .I4(mem_reg_i_167_n_0),
        .O(mem_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_43
       (.I0(mem_reg_i_168_n_0),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_170_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_44
       (.I0(mem_reg_i_171_n_0),
        .I1(mem_reg_i_172_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_173_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_44_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_45
       (.I0(mem_reg_i_174_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_i_176_n_0),
        .O(mem_reg_i_45_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_46
       (.I0(mem_reg_i_177_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_178_n_0),
        .I4(mem_reg_i_179_n_0),
        .O(mem_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_47
       (.I0(mem_reg_i_180_n_0),
        .I1(mem_reg_i_181_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_182_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_48
       (.I0(mem_reg_i_183_n_0),
        .I1(mem_reg_i_184_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_185_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_48_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_49
       (.I0(mem_reg_i_186_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_187_n_0),
        .I4(mem_reg_i_188_n_0),
        .O(mem_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_4__1
       (.I0(mem_reg_i_25_n_0),
        .I1(mem_reg_i_26_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_28_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_30_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[15]));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_5
       (.I0(mem_reg_i_31_n_0),
        .I1(mem_reg_i_32_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_33_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_34_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[14]));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_50
       (.I0(mem_reg_i_189_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_190_n_0),
        .I4(mem_reg_i_191_n_0),
        .O(mem_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_51
       (.I0(mem_reg_i_192_n_0),
        .I1(mem_reg_i_193_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_194_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_52
       (.I0(mem_reg_i_195_n_0),
        .I1(mem_reg_i_196_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_197_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_52_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_53
       (.I0(mem_reg_i_198_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_199_n_0),
        .I4(mem_reg_i_200_n_0),
        .O(mem_reg_i_53_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_54
       (.I0(mem_reg_i_201_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_202_n_0),
        .I4(mem_reg_i_203_n_0),
        .O(mem_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_55
       (.I0(mem_reg_i_204_n_0),
        .I1(mem_reg_i_205_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_206_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_56
       (.I0(mem_reg_i_207_n_0),
        .I1(mem_reg_i_208_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_209_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_56_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_57
       (.I0(mem_reg_i_210_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_211_n_0),
        .I4(mem_reg_i_212_n_0),
        .O(mem_reg_i_57_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_58
       (.I0(mem_reg_i_213_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_214_n_0),
        .I4(mem_reg_i_215_n_0),
        .O(mem_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_59
       (.I0(mem_reg_i_216_n_0),
        .I1(mem_reg_i_217_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_218_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_6
       (.I0(mem_reg_i_35_n_0),
        .I1(mem_reg_i_36_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_37_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_38_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[13]));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_60
       (.I0(mem_reg_i_219_n_0),
        .I1(mem_reg_i_220_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_221_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_60_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_61
       (.I0(mem_reg_i_222_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_223_n_0),
        .I4(mem_reg_i_224_n_0),
        .O(mem_reg_i_61_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_62
       (.I0(mem_reg_i_225_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_226_n_0),
        .I4(mem_reg_i_227_n_0),
        .O(mem_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_63
       (.I0(mem_reg_i_228_n_0),
        .I1(mem_reg_i_229_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_230_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_64
       (.I0(mem_reg_i_231_n_0),
        .I1(mem_reg_i_232_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_233_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_64_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_65
       (.I0(mem_reg_i_234_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_235_n_0),
        .I4(mem_reg_i_236_n_0),
        .O(mem_reg_i_65_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_66
       (.I0(mem_reg_i_237_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_238_n_0),
        .I4(mem_reg_i_239_n_0),
        .O(mem_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_67
       (.I0(mem_reg_i_240_n_0),
        .I1(mem_reg_i_241_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_242_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_68
       (.I0(mem_reg_i_243_n_0),
        .I1(mem_reg_i_244_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_245_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_68_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_69
       (.I0(mem_reg_i_246_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_247_n_0),
        .I4(mem_reg_i_248_n_0),
        .O(mem_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_7
       (.I0(mem_reg_i_39_n_0),
        .I1(mem_reg_i_40_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_41_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_42_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[12]));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_70
       (.I0(mem_reg_i_249_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_250_n_0),
        .I4(mem_reg_i_251_n_0),
        .O(mem_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_71
       (.I0(mem_reg_i_252_n_0),
        .I1(mem_reg_i_253_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_254_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_72
       (.I0(mem_reg_i_255_n_0),
        .I1(mem_reg_i_256_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_257_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_72_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_73
       (.I0(mem_reg_i_258_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_259_n_0),
        .I4(mem_reg_i_260_n_0),
        .O(mem_reg_i_73_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_74
       (.I0(mem_reg_i_261_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_262_n_0),
        .I4(mem_reg_i_263_n_0),
        .O(mem_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_75
       (.I0(mem_reg_i_264_n_0),
        .I1(mem_reg_i_265_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_266_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_76
       (.I0(mem_reg_i_267_n_0),
        .I1(mem_reg_i_268_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_269_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_76_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_77
       (.I0(mem_reg_i_270_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_271_n_0),
        .I4(mem_reg_i_272_n_0),
        .O(mem_reg_i_77_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_78
       (.I0(mem_reg_i_273_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_274_n_0),
        .I4(mem_reg_i_275_n_0),
        .O(mem_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_79
       (.I0(mem_reg_i_276_n_0),
        .I1(mem_reg_i_277_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_278_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_8
       (.I0(mem_reg_i_43_n_0),
        .I1(mem_reg_i_44_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_46_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[11]));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_80
       (.I0(mem_reg_i_279_n_0),
        .I1(mem_reg_i_280_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_281_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_80_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_81
       (.I0(mem_reg_i_282_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_283_n_0),
        .I4(mem_reg_i_284_n_0),
        .O(mem_reg_i_81_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_82
       (.I0(mem_reg_i_285_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_286_n_0),
        .I4(mem_reg_i_287_n_0),
        .O(mem_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_83
       (.I0(mem_reg_i_288_n_0),
        .I1(mem_reg_i_289_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_290_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_84
       (.I0(mem_reg_i_291_n_0),
        .I1(mem_reg_i_292_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_293_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_84_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_85
       (.I0(mem_reg_i_294_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_295_n_0),
        .I4(mem_reg_i_296_n_0),
        .O(mem_reg_i_85_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_86
       (.I0(mem_reg_i_297_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_298_n_0),
        .I4(mem_reg_i_299_n_0),
        .O(mem_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_87
       (.I0(mem_reg_i_300_n_0),
        .I1(mem_reg_i_301_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_302_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_88
       (.I0(mem_reg_i_303_n_0),
        .I1(mem_reg_i_304_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_305_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_88_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_89
       (.I0(mem_reg_i_306_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_307_n_0),
        .I4(mem_reg_i_308_n_0),
        .O(mem_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    mem_reg_i_9
       (.I0(mem_reg_i_47_n_0),
        .I1(mem_reg_i_48_n_0),
        .I2(mem_reg_i_27_n_0),
        .I3(mem_reg_i_49_n_0),
        .I4(mem_reg_i_29_n_0),
        .I5(mem_reg_i_50_n_0),
        .O(Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA[10]));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_90
       (.I0(mem_reg_i_309_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_310_n_0),
        .I4(mem_reg_i_311_n_0),
        .O(mem_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_91
       (.I0(mem_reg_i_312_n_0),
        .I1(mem_reg_i_313_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_314_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_92
       (.I0(mem_reg_i_315_n_0),
        .I1(mem_reg_i_316_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_317_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_92_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_93
       (.I0(mem_reg_i_318_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_319_n_0),
        .I4(mem_reg_i_320_n_0),
        .O(mem_reg_i_93_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_94
       (.I0(mem_reg_i_321_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_322_n_0),
        .I4(mem_reg_i_323_n_0),
        .O(mem_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_95
       (.I0(mem_reg_i_324_n_0),
        .I1(mem_reg_i_325_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_326_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    mem_reg_i_96
       (.I0(mem_reg_i_327_n_0),
        .I1(mem_reg_i_328_n_0),
        .I2(mem_reg_i_118_n_0),
        .I3(mem_reg_i_119_n_0),
        .I4(mem_reg_i_329_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_96_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_97
       (.I0(mem_reg_i_330_n_0),
        .I1(mem_reg_i_122_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_331_n_0),
        .I4(mem_reg_i_332_n_0),
        .O(mem_reg_i_97_n_0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    mem_reg_i_98
       (.I0(mem_reg_i_333_n_0),
        .I1(mem_reg_i_128_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_334_n_0),
        .I4(mem_reg_i_335_n_0),
        .O(mem_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    mem_reg_i_99
       (.I0(mem_reg_i_336_n_0),
        .I1(mem_reg_i_337_n_0),
        .I2(mem_reg_i_112_n_0),
        .I3(mem_reg_i_113_n_0),
        .I4(mem_reg_i_338_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_99_n_0));
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    \out_read_reg_1011[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ca_WREADY),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(ca_AWREADY),
        .O(\out_read_reg_1011[31]_i_1_n_0 ));
  FDRE \out_read_reg_1011_reg[10] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [9]),
        .Q(out_read_reg_1011[10]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[11] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [10]),
        .Q(out_read_reg_1011[11]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[12] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [11]),
        .Q(out_read_reg_1011[12]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[13] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [12]),
        .Q(out_read_reg_1011[13]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[14] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [13]),
        .Q(out_read_reg_1011[14]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[15] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [14]),
        .Q(out_read_reg_1011[15]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[16] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [15]),
        .Q(out_read_reg_1011[16]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[17] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [16]),
        .Q(out_read_reg_1011[17]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[18] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [17]),
        .Q(out_read_reg_1011[18]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[19] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [18]),
        .Q(out_read_reg_1011[19]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[1] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [0]),
        .Q(out_read_reg_1011[1]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[20] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [19]),
        .Q(out_read_reg_1011[20]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[21] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [20]),
        .Q(out_read_reg_1011[21]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[22] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [21]),
        .Q(out_read_reg_1011[22]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[23] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [22]),
        .Q(out_read_reg_1011[23]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[24] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [23]),
        .Q(out_read_reg_1011[24]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[25] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [24]),
        .Q(out_read_reg_1011[25]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[26] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [25]),
        .Q(out_read_reg_1011[26]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[27] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [26]),
        .Q(out_read_reg_1011[27]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[28] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [27]),
        .Q(out_read_reg_1011[28]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[29] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [28]),
        .Q(out_read_reg_1011[29]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[2] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [1]),
        .Q(out_read_reg_1011[2]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[30] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [29]),
        .Q(out_read_reg_1011[30]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[31] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [30]),
        .Q(out_read_reg_1011[31]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[3] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [2]),
        .Q(out_read_reg_1011[3]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[4] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [3]),
        .Q(out_read_reg_1011[4]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[5] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [4]),
        .Q(out_read_reg_1011[5]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[6] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [5]),
        .Q(out_read_reg_1011[6]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[7] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [6]),
        .Q(out_read_reg_1011[7]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[8] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [7]),
        .Q(out_read_reg_1011[8]),
        .R(1'b0));
  FDRE \out_read_reg_1011_reg[9] 
       (.C(ap_clk),
        .CE(\out_read_reg_1011[31]_i_1_n_0 ),
        .D(\out_read_reg_1011_reg[31]_0 [8]),
        .Q(out_read_reg_1011[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_i_reg_1058[11]_i_2 
       (.I0(p_0_in[12]),
        .I1(out_read_reg_1011[13]),
        .O(\p_cast5_i_reg_1058[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_i_reg_1058[11]_i_3 
       (.I0(p_0_in[11]),
        .I1(out_read_reg_1011[12]),
        .O(\p_cast5_i_reg_1058[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_i_reg_1058[11]_i_4 
       (.I0(p_0_in[10]),
        .I1(out_read_reg_1011[11]),
        .O(\p_cast5_i_reg_1058[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_i_reg_1058[11]_i_5 
       (.I0(p_0_in[9]),
        .I1(out_read_reg_1011[10]),
        .O(\p_cast5_i_reg_1058[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_i_reg_1058[15]_i_2 
       (.I0(p_0_in[16]),
        .I1(out_read_reg_1011[17]),
        .O(\p_cast5_i_reg_1058[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_i_reg_1058[15]_i_3 
       (.I0(p_0_in[15]),
        .I1(out_read_reg_1011[16]),
        .O(\p_cast5_i_reg_1058[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_i_reg_1058[15]_i_4 
       (.I0(p_0_in[14]),
        .I1(out_read_reg_1011[15]),
        .O(\p_cast5_i_reg_1058[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_i_reg_1058[15]_i_5 
       (.I0(p_0_in[13]),
        .I1(out_read_reg_1011[14]),
        .O(\p_cast5_i_reg_1058[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_i_reg_1058[19]_i_2 
       (.I0(p_0_in[17]),
        .I1(out_read_reg_1011[18]),
        .O(\p_cast5_i_reg_1058[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80AA808080AAAAAA)) 
    \p_cast5_i_reg_1058[29]_i_1 
       (.I0(Q[0]),
        .I1(ca_WREADY),
        .I2(ca_BVALID),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\p_cast5_i_reg_1058[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_i_reg_1058[3]_i_2 
       (.I0(p_shl2_cast_i_fu_741_p1[6]),
        .I1(out_read_reg_1011[5]),
        .O(\p_cast5_i_reg_1058[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_i_reg_1058[3]_i_3 
       (.I0(p_shl2_cast_i_fu_741_p1[5]),
        .I1(out_read_reg_1011[4]),
        .O(\p_cast5_i_reg_1058[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_i_reg_1058[3]_i_4 
       (.I0(p_shl2_cast_i_fu_741_p1[4]),
        .I1(out_read_reg_1011[3]),
        .O(\p_cast5_i_reg_1058[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_i_reg_1058[7]_i_2 
       (.I0(p_shl2_cast_i_fu_741_p1[10]),
        .I1(out_read_reg_1011[9]),
        .O(\p_cast5_i_reg_1058[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_i_reg_1058[7]_i_3 
       (.I0(p_shl2_cast_i_fu_741_p1[9]),
        .I1(out_read_reg_1011[8]),
        .O(\p_cast5_i_reg_1058[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_i_reg_1058[7]_i_4 
       (.I0(p_shl2_cast_i_fu_741_p1[8]),
        .I1(out_read_reg_1011[7]),
        .O(\p_cast5_i_reg_1058[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_i_reg_1058[7]_i_5 
       (.I0(p_shl2_cast_i_fu_741_p1[7]),
        .I1(out_read_reg_1011[6]),
        .O(\p_cast5_i_reg_1058[7]_i_5_n_0 ));
  FDRE \p_cast5_i_reg_1058_reg[0] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[2]),
        .Q(p_cast5_i_reg_1058[0]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[10] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[12]),
        .Q(p_cast5_i_reg_1058[10]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[11] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[13]),
        .Q(p_cast5_i_reg_1058[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast5_i_reg_1058_reg[11]_i_1 
       (.CI(\p_cast5_i_reg_1058_reg[7]_i_1_n_0 ),
        .CO({\p_cast5_i_reg_1058_reg[11]_i_1_n_0 ,\p_cast5_i_reg_1058_reg[11]_i_1_n_1 ,\p_cast5_i_reg_1058_reg[11]_i_1_n_2 ,\p_cast5_i_reg_1058_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[12:9]),
        .O(empty_30_fu_648_p2[13:10]),
        .S({\p_cast5_i_reg_1058[11]_i_2_n_0 ,\p_cast5_i_reg_1058[11]_i_3_n_0 ,\p_cast5_i_reg_1058[11]_i_4_n_0 ,\p_cast5_i_reg_1058[11]_i_5_n_0 }));
  FDRE \p_cast5_i_reg_1058_reg[12] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[14]),
        .Q(p_cast5_i_reg_1058[12]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[13] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[15]),
        .Q(p_cast5_i_reg_1058[13]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[14] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[16]),
        .Q(p_cast5_i_reg_1058[14]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[15] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[17]),
        .Q(p_cast5_i_reg_1058[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast5_i_reg_1058_reg[15]_i_1 
       (.CI(\p_cast5_i_reg_1058_reg[11]_i_1_n_0 ),
        .CO({\p_cast5_i_reg_1058_reg[15]_i_1_n_0 ,\p_cast5_i_reg_1058_reg[15]_i_1_n_1 ,\p_cast5_i_reg_1058_reg[15]_i_1_n_2 ,\p_cast5_i_reg_1058_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[16:13]),
        .O(empty_30_fu_648_p2[17:14]),
        .S({\p_cast5_i_reg_1058[15]_i_2_n_0 ,\p_cast5_i_reg_1058[15]_i_3_n_0 ,\p_cast5_i_reg_1058[15]_i_4_n_0 ,\p_cast5_i_reg_1058[15]_i_5_n_0 }));
  FDRE \p_cast5_i_reg_1058_reg[16] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[18]),
        .Q(p_cast5_i_reg_1058[16]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[17] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[19]),
        .Q(p_cast5_i_reg_1058[17]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[18] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[20]),
        .Q(p_cast5_i_reg_1058[18]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[19] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[21]),
        .Q(p_cast5_i_reg_1058[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast5_i_reg_1058_reg[19]_i_1 
       (.CI(\p_cast5_i_reg_1058_reg[15]_i_1_n_0 ),
        .CO({\p_cast5_i_reg_1058_reg[19]_i_1_n_0 ,\p_cast5_i_reg_1058_reg[19]_i_1_n_1 ,\p_cast5_i_reg_1058_reg[19]_i_1_n_2 ,\p_cast5_i_reg_1058_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_0_in[17]}),
        .O(empty_30_fu_648_p2[21:18]),
        .S({out_read_reg_1011[21:19],\p_cast5_i_reg_1058[19]_i_2_n_0 }));
  FDRE \p_cast5_i_reg_1058_reg[1] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[3]),
        .Q(p_cast5_i_reg_1058[1]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[20] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[22]),
        .Q(p_cast5_i_reg_1058[20]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[21] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[23]),
        .Q(p_cast5_i_reg_1058[21]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[22] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[24]),
        .Q(p_cast5_i_reg_1058[22]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[23] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[25]),
        .Q(p_cast5_i_reg_1058[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast5_i_reg_1058_reg[23]_i_1 
       (.CI(\p_cast5_i_reg_1058_reg[19]_i_1_n_0 ),
        .CO({\p_cast5_i_reg_1058_reg[23]_i_1_n_0 ,\p_cast5_i_reg_1058_reg[23]_i_1_n_1 ,\p_cast5_i_reg_1058_reg[23]_i_1_n_2 ,\p_cast5_i_reg_1058_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_30_fu_648_p2[25:22]),
        .S(out_read_reg_1011[25:22]));
  FDRE \p_cast5_i_reg_1058_reg[24] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[26]),
        .Q(p_cast5_i_reg_1058[24]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[25] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[27]),
        .Q(p_cast5_i_reg_1058[25]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[26] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[28]),
        .Q(p_cast5_i_reg_1058[26]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[27] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[29]),
        .Q(p_cast5_i_reg_1058[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast5_i_reg_1058_reg[27]_i_1 
       (.CI(\p_cast5_i_reg_1058_reg[23]_i_1_n_0 ),
        .CO({\p_cast5_i_reg_1058_reg[27]_i_1_n_0 ,\p_cast5_i_reg_1058_reg[27]_i_1_n_1 ,\p_cast5_i_reg_1058_reg[27]_i_1_n_2 ,\p_cast5_i_reg_1058_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_30_fu_648_p2[29:26]),
        .S(out_read_reg_1011[29:26]));
  FDRE \p_cast5_i_reg_1058_reg[28] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[30]),
        .Q(p_cast5_i_reg_1058[28]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[29] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[31]),
        .Q(p_cast5_i_reg_1058[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast5_i_reg_1058_reg[29]_i_2 
       (.CI(\p_cast5_i_reg_1058_reg[27]_i_1_n_0 ),
        .CO({\NLW_p_cast5_i_reg_1058_reg[29]_i_2_CO_UNCONNECTED [3:1],\p_cast5_i_reg_1058_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_cast5_i_reg_1058_reg[29]_i_2_O_UNCONNECTED [3:2],empty_30_fu_648_p2[31:30]}),
        .S({1'b0,1'b0,out_read_reg_1011[31:30]}));
  FDRE \p_cast5_i_reg_1058_reg[2] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[4]),
        .Q(p_cast5_i_reg_1058[2]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[3] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[5]),
        .Q(p_cast5_i_reg_1058[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast5_i_reg_1058_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_cast5_i_reg_1058_reg[3]_i_1_n_0 ,\p_cast5_i_reg_1058_reg[3]_i_1_n_1 ,\p_cast5_i_reg_1058_reg[3]_i_1_n_2 ,\p_cast5_i_reg_1058_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_shl2_cast_i_fu_741_p1[6:4],1'b0}),
        .O(empty_30_fu_648_p2[5:2]),
        .S({\p_cast5_i_reg_1058[3]_i_2_n_0 ,\p_cast5_i_reg_1058[3]_i_3_n_0 ,\p_cast5_i_reg_1058[3]_i_4_n_0 ,out_read_reg_1011[2]}));
  FDRE \p_cast5_i_reg_1058_reg[4] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[6]),
        .Q(p_cast5_i_reg_1058[4]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[5] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[7]),
        .Q(p_cast5_i_reg_1058[5]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[6] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[8]),
        .Q(p_cast5_i_reg_1058[6]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[7] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[9]),
        .Q(p_cast5_i_reg_1058[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast5_i_reg_1058_reg[7]_i_1 
       (.CI(\p_cast5_i_reg_1058_reg[3]_i_1_n_0 ),
        .CO({\p_cast5_i_reg_1058_reg[7]_i_1_n_0 ,\p_cast5_i_reg_1058_reg[7]_i_1_n_1 ,\p_cast5_i_reg_1058_reg[7]_i_1_n_2 ,\p_cast5_i_reg_1058_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl2_cast_i_fu_741_p1[10:7]),
        .O(empty_30_fu_648_p2[9:6]),
        .S({\p_cast5_i_reg_1058[7]_i_2_n_0 ,\p_cast5_i_reg_1058[7]_i_3_n_0 ,\p_cast5_i_reg_1058[7]_i_4_n_0 ,\p_cast5_i_reg_1058[7]_i_5_n_0 }));
  FDRE \p_cast5_i_reg_1058_reg[8] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[10]),
        .Q(p_cast5_i_reg_1058[8]),
        .R(1'b0));
  FDRE \p_cast5_i_reg_1058_reg[9] 
       (.C(ap_clk),
        .CE(\p_cast5_i_reg_1058[29]_i_1_n_0 ),
        .D(empty_30_fu_648_p2[11]),
        .Q(p_cast5_i_reg_1058[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[11]_i_10 
       (.I0(p_shl2_cast_i_fu_741_p1[7]),
        .I1(p_shl2_cast_i_fu_741_p1[9]),
        .O(\p_cast8_i_reg_1074[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[11]_i_3 
       (.I0(empty_33_fu_745_p2[13]),
        .I1(out_read_reg_1011[13]),
        .O(\p_cast8_i_reg_1074[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[11]_i_4 
       (.I0(empty_33_fu_745_p2[12]),
        .I1(out_read_reg_1011[12]),
        .O(\p_cast8_i_reg_1074[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[11]_i_5 
       (.I0(empty_33_fu_745_p2[11]),
        .I1(out_read_reg_1011[11]),
        .O(\p_cast8_i_reg_1074[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[11]_i_6 
       (.I0(empty_33_fu_745_p2[10]),
        .I1(out_read_reg_1011[10]),
        .O(\p_cast8_i_reg_1074[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[11]_i_7 
       (.I0(p_shl2_cast_i_fu_741_p1[10]),
        .I1(p_0_in[10]),
        .O(\p_cast8_i_reg_1074[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[11]_i_8 
       (.I0(p_shl2_cast_i_fu_741_p1[9]),
        .I1(p_0_in[9]),
        .O(\p_cast8_i_reg_1074[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[11]_i_9 
       (.I0(p_shl2_cast_i_fu_741_p1[8]),
        .I1(p_shl2_cast_i_fu_741_p1[10]),
        .O(\p_cast8_i_reg_1074[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[15]_i_10 
       (.I0(p_0_in[9]),
        .I1(p_0_in[11]),
        .O(\p_cast8_i_reg_1074[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[15]_i_3 
       (.I0(empty_33_fu_745_p2[17]),
        .I1(out_read_reg_1011[17]),
        .O(\p_cast8_i_reg_1074[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[15]_i_4 
       (.I0(empty_33_fu_745_p2[16]),
        .I1(out_read_reg_1011[16]),
        .O(\p_cast8_i_reg_1074[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[15]_i_5 
       (.I0(empty_33_fu_745_p2[15]),
        .I1(out_read_reg_1011[15]),
        .O(\p_cast8_i_reg_1074[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[15]_i_6 
       (.I0(empty_33_fu_745_p2[14]),
        .I1(out_read_reg_1011[14]),
        .O(\p_cast8_i_reg_1074[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[15]_i_7 
       (.I0(p_0_in[12]),
        .I1(p_0_in[14]),
        .O(\p_cast8_i_reg_1074[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[15]_i_8 
       (.I0(p_0_in[11]),
        .I1(p_0_in[13]),
        .O(\p_cast8_i_reg_1074[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[15]_i_9 
       (.I0(p_0_in[10]),
        .I1(p_0_in[12]),
        .O(\p_cast8_i_reg_1074[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[19]_i_10 
       (.I0(p_0_in[15]),
        .I1(p_0_in[17]),
        .O(\p_cast8_i_reg_1074[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[19]_i_11 
       (.I0(p_0_in[14]),
        .I1(p_0_in[16]),
        .O(\p_cast8_i_reg_1074[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[19]_i_12 
       (.I0(p_0_in[13]),
        .I1(p_0_in[15]),
        .O(\p_cast8_i_reg_1074[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[19]_i_4 
       (.I0(out_read_reg_1011[20]),
        .I1(out_read_reg_1011[21]),
        .O(\p_cast8_i_reg_1074[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[19]_i_5 
       (.I0(out_read_reg_1011[20]),
        .I1(\p_cast8_i_reg_1074_reg[19]_i_2_n_2 ),
        .O(\p_cast8_i_reg_1074[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[19]_i_6 
       (.I0(empty_33_fu_745_p2[19]),
        .I1(out_read_reg_1011[19]),
        .O(\p_cast8_i_reg_1074[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[19]_i_7 
       (.I0(empty_33_fu_745_p2[18]),
        .I1(out_read_reg_1011[18]),
        .O(\p_cast8_i_reg_1074[19]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_cast8_i_reg_1074[19]_i_8 
       (.I0(p_0_in[17]),
        .O(\p_cast8_i_reg_1074[19]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_cast8_i_reg_1074[19]_i_9 
       (.I0(p_0_in[16]),
        .O(\p_cast8_i_reg_1074[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[23]_i_2 
       (.I0(out_read_reg_1011[24]),
        .I1(out_read_reg_1011[25]),
        .O(\p_cast8_i_reg_1074[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[23]_i_3 
       (.I0(out_read_reg_1011[23]),
        .I1(out_read_reg_1011[24]),
        .O(\p_cast8_i_reg_1074[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[23]_i_4 
       (.I0(out_read_reg_1011[22]),
        .I1(out_read_reg_1011[23]),
        .O(\p_cast8_i_reg_1074[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[23]_i_5 
       (.I0(out_read_reg_1011[21]),
        .I1(out_read_reg_1011[22]),
        .O(\p_cast8_i_reg_1074[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[27]_i_2 
       (.I0(out_read_reg_1011[28]),
        .I1(out_read_reg_1011[29]),
        .O(\p_cast8_i_reg_1074[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[27]_i_3 
       (.I0(out_read_reg_1011[27]),
        .I1(out_read_reg_1011[28]),
        .O(\p_cast8_i_reg_1074[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[27]_i_4 
       (.I0(out_read_reg_1011[26]),
        .I1(out_read_reg_1011[27]),
        .O(\p_cast8_i_reg_1074[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[27]_i_5 
       (.I0(out_read_reg_1011[25]),
        .I1(out_read_reg_1011[26]),
        .O(\p_cast8_i_reg_1074[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[29]_i_2 
       (.I0(out_read_reg_1011[30]),
        .I1(out_read_reg_1011[31]),
        .O(\p_cast8_i_reg_1074[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[29]_i_3 
       (.I0(out_read_reg_1011[29]),
        .I1(out_read_reg_1011[30]),
        .O(\p_cast8_i_reg_1074[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[3]_i_2 
       (.I0(empty_33_fu_745_p2[5]),
        .I1(out_read_reg_1011[5]),
        .O(\p_cast8_i_reg_1074[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[3]_i_3 
       (.I0(empty_33_fu_745_p2[4]),
        .I1(out_read_reg_1011[4]),
        .O(\p_cast8_i_reg_1074[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[3]_i_4 
       (.I0(empty_33_fu_745_p2[3]),
        .I1(out_read_reg_1011[3]),
        .O(\p_cast8_i_reg_1074[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[3]_i_5 
       (.I0(p_shl2_cast_i_fu_741_p1[4]),
        .I1(out_read_reg_1011[2]),
        .O(\p_cast8_i_reg_1074[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[7]_i_10 
       (.I0(p_shl2_cast_i_fu_741_p1[4]),
        .I1(p_shl2_cast_i_fu_741_p1[6]),
        .O(\p_cast8_i_reg_1074[7]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_cast8_i_reg_1074[7]_i_11 
       (.I0(p_shl2_cast_i_fu_741_p1[5]),
        .O(\p_cast8_i_reg_1074[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[7]_i_3 
       (.I0(empty_33_fu_745_p2[9]),
        .I1(out_read_reg_1011[9]),
        .O(\p_cast8_i_reg_1074[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[7]_i_4 
       (.I0(empty_33_fu_745_p2[8]),
        .I1(out_read_reg_1011[8]),
        .O(\p_cast8_i_reg_1074[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[7]_i_5 
       (.I0(empty_33_fu_745_p2[7]),
        .I1(out_read_reg_1011[7]),
        .O(\p_cast8_i_reg_1074[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast8_i_reg_1074[7]_i_6 
       (.I0(empty_33_fu_745_p2[6]),
        .I1(out_read_reg_1011[6]),
        .O(\p_cast8_i_reg_1074[7]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_cast8_i_reg_1074[7]_i_7 
       (.I0(p_shl2_cast_i_fu_741_p1[4]),
        .O(\p_cast8_i_reg_1074[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[7]_i_8 
       (.I0(p_shl2_cast_i_fu_741_p1[6]),
        .I1(p_shl2_cast_i_fu_741_p1[8]),
        .O(\p_cast8_i_reg_1074[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_i_reg_1074[7]_i_9 
       (.I0(p_shl2_cast_i_fu_741_p1[5]),
        .I1(p_shl2_cast_i_fu_741_p1[7]),
        .O(\p_cast8_i_reg_1074[7]_i_9_n_0 ));
  FDRE \p_cast8_i_reg_1074_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[2]),
        .Q(p_cast8_i_reg_1074[0]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[12]),
        .Q(p_cast8_i_reg_1074[10]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[13]),
        .Q(p_cast8_i_reg_1074[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast8_i_reg_1074_reg[11]_i_1 
       (.CI(\p_cast8_i_reg_1074_reg[7]_i_1_n_0 ),
        .CO({\p_cast8_i_reg_1074_reg[11]_i_1_n_0 ,\p_cast8_i_reg_1074_reg[11]_i_1_n_1 ,\p_cast8_i_reg_1074_reg[11]_i_1_n_2 ,\p_cast8_i_reg_1074_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_33_fu_745_p2[13:10]),
        .O(empty_34_fu_755_p2[13:10]),
        .S({\p_cast8_i_reg_1074[11]_i_3_n_0 ,\p_cast8_i_reg_1074[11]_i_4_n_0 ,\p_cast8_i_reg_1074[11]_i_5_n_0 ,\p_cast8_i_reg_1074[11]_i_6_n_0 }));
  CARRY4 \p_cast8_i_reg_1074_reg[11]_i_2 
       (.CI(\p_cast8_i_reg_1074_reg[7]_i_2_n_0 ),
        .CO({\p_cast8_i_reg_1074_reg[11]_i_2_n_0 ,\p_cast8_i_reg_1074_reg[11]_i_2_n_1 ,\p_cast8_i_reg_1074_reg[11]_i_2_n_2 ,\p_cast8_i_reg_1074_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl2_cast_i_fu_741_p1[10:7]),
        .O(empty_33_fu_745_p2[10:7]),
        .S({\p_cast8_i_reg_1074[11]_i_7_n_0 ,\p_cast8_i_reg_1074[11]_i_8_n_0 ,\p_cast8_i_reg_1074[11]_i_9_n_0 ,\p_cast8_i_reg_1074[11]_i_10_n_0 }));
  FDRE \p_cast8_i_reg_1074_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[14]),
        .Q(p_cast8_i_reg_1074[12]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[15]),
        .Q(p_cast8_i_reg_1074[13]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[16]),
        .Q(p_cast8_i_reg_1074[14]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[17]),
        .Q(p_cast8_i_reg_1074[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast8_i_reg_1074_reg[15]_i_1 
       (.CI(\p_cast8_i_reg_1074_reg[11]_i_1_n_0 ),
        .CO({\p_cast8_i_reg_1074_reg[15]_i_1_n_0 ,\p_cast8_i_reg_1074_reg[15]_i_1_n_1 ,\p_cast8_i_reg_1074_reg[15]_i_1_n_2 ,\p_cast8_i_reg_1074_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_33_fu_745_p2[17:14]),
        .O(empty_34_fu_755_p2[17:14]),
        .S({\p_cast8_i_reg_1074[15]_i_3_n_0 ,\p_cast8_i_reg_1074[15]_i_4_n_0 ,\p_cast8_i_reg_1074[15]_i_5_n_0 ,\p_cast8_i_reg_1074[15]_i_6_n_0 }));
  CARRY4 \p_cast8_i_reg_1074_reg[15]_i_2 
       (.CI(\p_cast8_i_reg_1074_reg[11]_i_2_n_0 ),
        .CO({\p_cast8_i_reg_1074_reg[15]_i_2_n_0 ,\p_cast8_i_reg_1074_reg[15]_i_2_n_1 ,\p_cast8_i_reg_1074_reg[15]_i_2_n_2 ,\p_cast8_i_reg_1074_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[12:9]),
        .O(empty_33_fu_745_p2[14:11]),
        .S({\p_cast8_i_reg_1074[15]_i_7_n_0 ,\p_cast8_i_reg_1074[15]_i_8_n_0 ,\p_cast8_i_reg_1074[15]_i_9_n_0 ,\p_cast8_i_reg_1074[15]_i_10_n_0 }));
  FDRE \p_cast8_i_reg_1074_reg[16] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[18]),
        .Q(p_cast8_i_reg_1074[16]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[17] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[19]),
        .Q(p_cast8_i_reg_1074[17]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[18] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[20]),
        .Q(p_cast8_i_reg_1074[18]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[19] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[21]),
        .Q(p_cast8_i_reg_1074[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast8_i_reg_1074_reg[19]_i_1 
       (.CI(\p_cast8_i_reg_1074_reg[15]_i_1_n_0 ),
        .CO({\p_cast8_i_reg_1074_reg[19]_i_1_n_0 ,\p_cast8_i_reg_1074_reg[19]_i_1_n_1 ,\p_cast8_i_reg_1074_reg[19]_i_1_n_2 ,\p_cast8_i_reg_1074_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({out_read_reg_1011[20],\p_cast8_i_reg_1074_reg[19]_i_2_n_2 ,empty_33_fu_745_p2[19:18]}),
        .O(empty_34_fu_755_p2[21:18]),
        .S({\p_cast8_i_reg_1074[19]_i_4_n_0 ,\p_cast8_i_reg_1074[19]_i_5_n_0 ,\p_cast8_i_reg_1074[19]_i_6_n_0 ,\p_cast8_i_reg_1074[19]_i_7_n_0 }));
  CARRY4 \p_cast8_i_reg_1074_reg[19]_i_2 
       (.CI(\p_cast8_i_reg_1074_reg[19]_i_3_n_0 ),
        .CO({\NLW_p_cast8_i_reg_1074_reg[19]_i_2_CO_UNCONNECTED [3:2],\p_cast8_i_reg_1074_reg[19]_i_2_n_2 ,\NLW_p_cast8_i_reg_1074_reg[19]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_0_in[17]}),
        .O({\NLW_p_cast8_i_reg_1074_reg[19]_i_2_O_UNCONNECTED [3:1],empty_33_fu_745_p2[19]}),
        .S({1'b0,1'b0,1'b1,\p_cast8_i_reg_1074[19]_i_8_n_0 }));
  CARRY4 \p_cast8_i_reg_1074_reg[19]_i_3 
       (.CI(\p_cast8_i_reg_1074_reg[15]_i_2_n_0 ),
        .CO({\p_cast8_i_reg_1074_reg[19]_i_3_n_0 ,\p_cast8_i_reg_1074_reg[19]_i_3_n_1 ,\p_cast8_i_reg_1074_reg[19]_i_3_n_2 ,\p_cast8_i_reg_1074_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[16:13]),
        .O(empty_33_fu_745_p2[18:15]),
        .S({\p_cast8_i_reg_1074[19]_i_9_n_0 ,\p_cast8_i_reg_1074[19]_i_10_n_0 ,\p_cast8_i_reg_1074[19]_i_11_n_0 ,\p_cast8_i_reg_1074[19]_i_12_n_0 }));
  FDRE \p_cast8_i_reg_1074_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[3]),
        .Q(p_cast8_i_reg_1074[1]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[20] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[22]),
        .Q(p_cast8_i_reg_1074[20]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[21] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[23]),
        .Q(p_cast8_i_reg_1074[21]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[22] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[24]),
        .Q(p_cast8_i_reg_1074[22]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[23] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[25]),
        .Q(p_cast8_i_reg_1074[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast8_i_reg_1074_reg[23]_i_1 
       (.CI(\p_cast8_i_reg_1074_reg[19]_i_1_n_0 ),
        .CO({\p_cast8_i_reg_1074_reg[23]_i_1_n_0 ,\p_cast8_i_reg_1074_reg[23]_i_1_n_1 ,\p_cast8_i_reg_1074_reg[23]_i_1_n_2 ,\p_cast8_i_reg_1074_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_read_reg_1011[24:21]),
        .O(empty_34_fu_755_p2[25:22]),
        .S({\p_cast8_i_reg_1074[23]_i_2_n_0 ,\p_cast8_i_reg_1074[23]_i_3_n_0 ,\p_cast8_i_reg_1074[23]_i_4_n_0 ,\p_cast8_i_reg_1074[23]_i_5_n_0 }));
  FDRE \p_cast8_i_reg_1074_reg[24] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[26]),
        .Q(p_cast8_i_reg_1074[24]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[25] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[27]),
        .Q(p_cast8_i_reg_1074[25]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[26] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[28]),
        .Q(p_cast8_i_reg_1074[26]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[27] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[29]),
        .Q(p_cast8_i_reg_1074[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast8_i_reg_1074_reg[27]_i_1 
       (.CI(\p_cast8_i_reg_1074_reg[23]_i_1_n_0 ),
        .CO({\p_cast8_i_reg_1074_reg[27]_i_1_n_0 ,\p_cast8_i_reg_1074_reg[27]_i_1_n_1 ,\p_cast8_i_reg_1074_reg[27]_i_1_n_2 ,\p_cast8_i_reg_1074_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_read_reg_1011[28:25]),
        .O(empty_34_fu_755_p2[29:26]),
        .S({\p_cast8_i_reg_1074[27]_i_2_n_0 ,\p_cast8_i_reg_1074[27]_i_3_n_0 ,\p_cast8_i_reg_1074[27]_i_4_n_0 ,\p_cast8_i_reg_1074[27]_i_5_n_0 }));
  FDRE \p_cast8_i_reg_1074_reg[28] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[30]),
        .Q(p_cast8_i_reg_1074[28]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[29] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[31]),
        .Q(p_cast8_i_reg_1074[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast8_i_reg_1074_reg[29]_i_1 
       (.CI(\p_cast8_i_reg_1074_reg[27]_i_1_n_0 ),
        .CO({\NLW_p_cast8_i_reg_1074_reg[29]_i_1_CO_UNCONNECTED [3:1],\p_cast8_i_reg_1074_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,out_read_reg_1011[29]}),
        .O({\NLW_p_cast8_i_reg_1074_reg[29]_i_1_O_UNCONNECTED [3:2],empty_34_fu_755_p2[31:30]}),
        .S({1'b0,1'b0,\p_cast8_i_reg_1074[29]_i_2_n_0 ,\p_cast8_i_reg_1074[29]_i_3_n_0 }));
  FDRE \p_cast8_i_reg_1074_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[4]),
        .Q(p_cast8_i_reg_1074[2]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[5]),
        .Q(p_cast8_i_reg_1074[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast8_i_reg_1074_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_cast8_i_reg_1074_reg[3]_i_1_n_0 ,\p_cast8_i_reg_1074_reg[3]_i_1_n_1 ,\p_cast8_i_reg_1074_reg[3]_i_1_n_2 ,\p_cast8_i_reg_1074_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({empty_33_fu_745_p2[5:3],p_shl2_cast_i_fu_741_p1[4]}),
        .O(empty_34_fu_755_p2[5:2]),
        .S({\p_cast8_i_reg_1074[3]_i_2_n_0 ,\p_cast8_i_reg_1074[3]_i_3_n_0 ,\p_cast8_i_reg_1074[3]_i_4_n_0 ,\p_cast8_i_reg_1074[3]_i_5_n_0 }));
  FDRE \p_cast8_i_reg_1074_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[6]),
        .Q(p_cast8_i_reg_1074[4]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[7]),
        .Q(p_cast8_i_reg_1074[5]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[8]),
        .Q(p_cast8_i_reg_1074[6]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[9]),
        .Q(p_cast8_i_reg_1074[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast8_i_reg_1074_reg[7]_i_1 
       (.CI(\p_cast8_i_reg_1074_reg[3]_i_1_n_0 ),
        .CO({\p_cast8_i_reg_1074_reg[7]_i_1_n_0 ,\p_cast8_i_reg_1074_reg[7]_i_1_n_1 ,\p_cast8_i_reg_1074_reg[7]_i_1_n_2 ,\p_cast8_i_reg_1074_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_33_fu_745_p2[9:6]),
        .O(empty_34_fu_755_p2[9:6]),
        .S({\p_cast8_i_reg_1074[7]_i_3_n_0 ,\p_cast8_i_reg_1074[7]_i_4_n_0 ,\p_cast8_i_reg_1074[7]_i_5_n_0 ,\p_cast8_i_reg_1074[7]_i_6_n_0 }));
  CARRY4 \p_cast8_i_reg_1074_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\p_cast8_i_reg_1074_reg[7]_i_2_n_0 ,\p_cast8_i_reg_1074_reg[7]_i_2_n_1 ,\p_cast8_i_reg_1074_reg[7]_i_2_n_2 ,\p_cast8_i_reg_1074_reg[7]_i_2_n_3 }),
        .CYINIT(\p_cast8_i_reg_1074[7]_i_7_n_0 ),
        .DI({p_shl2_cast_i_fu_741_p1[6:4],1'b0}),
        .O(empty_33_fu_745_p2[6:3]),
        .S({\p_cast8_i_reg_1074[7]_i_8_n_0 ,\p_cast8_i_reg_1074[7]_i_9_n_0 ,\p_cast8_i_reg_1074[7]_i_10_n_0 ,\p_cast8_i_reg_1074[7]_i_11_n_0 }));
  FDRE \p_cast8_i_reg_1074_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[10]),
        .Q(p_cast8_i_reg_1074[8]),
        .R(1'b0));
  FDRE \p_cast8_i_reg_1074_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_34_fu_755_p2[11]),
        .Q(p_cast8_i_reg_1074[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast9_i_reg_1079[12]_i_2 
       (.I0(p_0_in[12]),
        .I1(out_read_reg_1011[14]),
        .O(\p_cast9_i_reg_1079[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast9_i_reg_1079[12]_i_3 
       (.I0(p_0_in[11]),
        .I1(out_read_reg_1011[13]),
        .O(\p_cast9_i_reg_1079[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast9_i_reg_1079[12]_i_4 
       (.I0(p_0_in[10]),
        .I1(out_read_reg_1011[12]),
        .O(\p_cast9_i_reg_1079[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast9_i_reg_1079[12]_i_5 
       (.I0(p_0_in[9]),
        .I1(out_read_reg_1011[11]),
        .O(\p_cast9_i_reg_1079[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast9_i_reg_1079[16]_i_2 
       (.I0(p_0_in[16]),
        .I1(out_read_reg_1011[18]),
        .O(\p_cast9_i_reg_1079[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast9_i_reg_1079[16]_i_3 
       (.I0(p_0_in[15]),
        .I1(out_read_reg_1011[17]),
        .O(\p_cast9_i_reg_1079[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast9_i_reg_1079[16]_i_4 
       (.I0(p_0_in[14]),
        .I1(out_read_reg_1011[16]),
        .O(\p_cast9_i_reg_1079[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast9_i_reg_1079[16]_i_5 
       (.I0(p_0_in[13]),
        .I1(out_read_reg_1011[15]),
        .O(\p_cast9_i_reg_1079[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast9_i_reg_1079[20]_i_2 
       (.I0(p_0_in[17]),
        .I1(out_read_reg_1011[19]),
        .O(\p_cast9_i_reg_1079[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast9_i_reg_1079[4]_i_2 
       (.I0(p_shl2_cast_i_fu_741_p1[6]),
        .I1(out_read_reg_1011[6]),
        .O(\p_cast9_i_reg_1079[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast9_i_reg_1079[4]_i_3 
       (.I0(p_shl2_cast_i_fu_741_p1[5]),
        .I1(out_read_reg_1011[5]),
        .O(\p_cast9_i_reg_1079[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast9_i_reg_1079[4]_i_4 
       (.I0(p_shl2_cast_i_fu_741_p1[4]),
        .I1(out_read_reg_1011[4]),
        .O(\p_cast9_i_reg_1079[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast9_i_reg_1079[8]_i_2 
       (.I0(p_shl2_cast_i_fu_741_p1[10]),
        .I1(out_read_reg_1011[10]),
        .O(\p_cast9_i_reg_1079[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast9_i_reg_1079[8]_i_3 
       (.I0(p_shl2_cast_i_fu_741_p1[9]),
        .I1(out_read_reg_1011[9]),
        .O(\p_cast9_i_reg_1079[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast9_i_reg_1079[8]_i_4 
       (.I0(p_shl2_cast_i_fu_741_p1[8]),
        .I1(out_read_reg_1011[8]),
        .O(\p_cast9_i_reg_1079[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast9_i_reg_1079[8]_i_5 
       (.I0(p_shl2_cast_i_fu_741_p1[7]),
        .I1(out_read_reg_1011[7]),
        .O(\p_cast9_i_reg_1079[8]_i_5_n_0 ));
  FDRE \p_cast9_i_reg_1079_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(out_read_reg_1011[2]),
        .Q(p_cast9_i_reg_1079[0]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[12]),
        .Q(p_cast9_i_reg_1079[10]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[13]),
        .Q(p_cast9_i_reg_1079[11]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[14]),
        .Q(p_cast9_i_reg_1079[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast9_i_reg_1079_reg[12]_i_1 
       (.CI(\p_cast9_i_reg_1079_reg[8]_i_1_n_0 ),
        .CO({\p_cast9_i_reg_1079_reg[12]_i_1_n_0 ,\p_cast9_i_reg_1079_reg[12]_i_1_n_1 ,\p_cast9_i_reg_1079_reg[12]_i_1_n_2 ,\p_cast9_i_reg_1079_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[12:9]),
        .O(empty_37_fu_770_p2[14:11]),
        .S({\p_cast9_i_reg_1079[12]_i_2_n_0 ,\p_cast9_i_reg_1079[12]_i_3_n_0 ,\p_cast9_i_reg_1079[12]_i_4_n_0 ,\p_cast9_i_reg_1079[12]_i_5_n_0 }));
  FDRE \p_cast9_i_reg_1079_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[15]),
        .Q(p_cast9_i_reg_1079[13]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[16]),
        .Q(p_cast9_i_reg_1079[14]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[17]),
        .Q(p_cast9_i_reg_1079[15]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[16] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[18]),
        .Q(p_cast9_i_reg_1079[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast9_i_reg_1079_reg[16]_i_1 
       (.CI(\p_cast9_i_reg_1079_reg[12]_i_1_n_0 ),
        .CO({\p_cast9_i_reg_1079_reg[16]_i_1_n_0 ,\p_cast9_i_reg_1079_reg[16]_i_1_n_1 ,\p_cast9_i_reg_1079_reg[16]_i_1_n_2 ,\p_cast9_i_reg_1079_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[16:13]),
        .O(empty_37_fu_770_p2[18:15]),
        .S({\p_cast9_i_reg_1079[16]_i_2_n_0 ,\p_cast9_i_reg_1079[16]_i_3_n_0 ,\p_cast9_i_reg_1079[16]_i_4_n_0 ,\p_cast9_i_reg_1079[16]_i_5_n_0 }));
  FDRE \p_cast9_i_reg_1079_reg[17] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[19]),
        .Q(p_cast9_i_reg_1079[17]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[18] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[20]),
        .Q(p_cast9_i_reg_1079[18]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[19] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[21]),
        .Q(p_cast9_i_reg_1079[19]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[3]),
        .Q(p_cast9_i_reg_1079[1]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[20] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[22]),
        .Q(p_cast9_i_reg_1079[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast9_i_reg_1079_reg[20]_i_1 
       (.CI(\p_cast9_i_reg_1079_reg[16]_i_1_n_0 ),
        .CO({\p_cast9_i_reg_1079_reg[20]_i_1_n_0 ,\p_cast9_i_reg_1079_reg[20]_i_1_n_1 ,\p_cast9_i_reg_1079_reg[20]_i_1_n_2 ,\p_cast9_i_reg_1079_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_0_in[17]}),
        .O(empty_37_fu_770_p2[22:19]),
        .S({out_read_reg_1011[22:20],\p_cast9_i_reg_1079[20]_i_2_n_0 }));
  FDRE \p_cast9_i_reg_1079_reg[21] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[23]),
        .Q(p_cast9_i_reg_1079[21]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[22] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[24]),
        .Q(p_cast9_i_reg_1079[22]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[23] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[25]),
        .Q(p_cast9_i_reg_1079[23]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[24] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[26]),
        .Q(p_cast9_i_reg_1079[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast9_i_reg_1079_reg[24]_i_1 
       (.CI(\p_cast9_i_reg_1079_reg[20]_i_1_n_0 ),
        .CO({\p_cast9_i_reg_1079_reg[24]_i_1_n_0 ,\p_cast9_i_reg_1079_reg[24]_i_1_n_1 ,\p_cast9_i_reg_1079_reg[24]_i_1_n_2 ,\p_cast9_i_reg_1079_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_37_fu_770_p2[26:23]),
        .S(out_read_reg_1011[26:23]));
  FDRE \p_cast9_i_reg_1079_reg[25] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[27]),
        .Q(p_cast9_i_reg_1079[25]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[26] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[28]),
        .Q(p_cast9_i_reg_1079[26]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[27] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[29]),
        .Q(p_cast9_i_reg_1079[27]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[28] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[30]),
        .Q(p_cast9_i_reg_1079[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast9_i_reg_1079_reg[28]_i_1 
       (.CI(\p_cast9_i_reg_1079_reg[24]_i_1_n_0 ),
        .CO({\p_cast9_i_reg_1079_reg[28]_i_1_n_0 ,\p_cast9_i_reg_1079_reg[28]_i_1_n_1 ,\p_cast9_i_reg_1079_reg[28]_i_1_n_2 ,\p_cast9_i_reg_1079_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_37_fu_770_p2[30:27]),
        .S(out_read_reg_1011[30:27]));
  FDRE \p_cast9_i_reg_1079_reg[29] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[31]),
        .Q(p_cast9_i_reg_1079[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast9_i_reg_1079_reg[29]_i_1 
       (.CI(\p_cast9_i_reg_1079_reg[28]_i_1_n_0 ),
        .CO(\NLW_p_cast9_i_reg_1079_reg[29]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_cast9_i_reg_1079_reg[29]_i_1_O_UNCONNECTED [3:1],empty_37_fu_770_p2[31]}),
        .S({1'b0,1'b0,1'b0,out_read_reg_1011[31]}));
  FDRE \p_cast9_i_reg_1079_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[4]),
        .Q(p_cast9_i_reg_1079[2]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[5]),
        .Q(p_cast9_i_reg_1079[3]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[6]),
        .Q(p_cast9_i_reg_1079[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast9_i_reg_1079_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\p_cast9_i_reg_1079_reg[4]_i_1_n_0 ,\p_cast9_i_reg_1079_reg[4]_i_1_n_1 ,\p_cast9_i_reg_1079_reg[4]_i_1_n_2 ,\p_cast9_i_reg_1079_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_shl2_cast_i_fu_741_p1[6:4],1'b0}),
        .O(empty_37_fu_770_p2[6:3]),
        .S({\p_cast9_i_reg_1079[4]_i_2_n_0 ,\p_cast9_i_reg_1079[4]_i_3_n_0 ,\p_cast9_i_reg_1079[4]_i_4_n_0 ,out_read_reg_1011[3]}));
  FDRE \p_cast9_i_reg_1079_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[7]),
        .Q(p_cast9_i_reg_1079[5]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[8]),
        .Q(p_cast9_i_reg_1079[6]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[9]),
        .Q(p_cast9_i_reg_1079[7]),
        .R(1'b0));
  FDRE \p_cast9_i_reg_1079_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[10]),
        .Q(p_cast9_i_reg_1079[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast9_i_reg_1079_reg[8]_i_1 
       (.CI(\p_cast9_i_reg_1079_reg[4]_i_1_n_0 ),
        .CO({\p_cast9_i_reg_1079_reg[8]_i_1_n_0 ,\p_cast9_i_reg_1079_reg[8]_i_1_n_1 ,\p_cast9_i_reg_1079_reg[8]_i_1_n_2 ,\p_cast9_i_reg_1079_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl2_cast_i_fu_741_p1[10:7]),
        .O(empty_37_fu_770_p2[10:7]),
        .S({\p_cast9_i_reg_1079[8]_i_2_n_0 ,\p_cast9_i_reg_1079[8]_i_3_n_0 ,\p_cast9_i_reg_1079[8]_i_4_n_0 ,\p_cast9_i_reg_1079[8]_i_5_n_0 }));
  FDRE \p_cast9_i_reg_1079_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_37_fu_770_p2[11]),
        .Q(p_cast9_i_reg_1079[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_1042[10]_i_2 
       (.I0(p_cast10_i_fu_554_p1[12]),
        .I1(out_read_reg_1011[12]),
        .O(\p_cast_i_reg_1042[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_1042[10]_i_3 
       (.I0(p_cast10_i_fu_554_p1[11]),
        .I1(out_read_reg_1011[11]),
        .O(\p_cast_i_reg_1042[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_1042[10]_i_4 
       (.I0(p_cast10_i_fu_554_p1[10]),
        .I1(out_read_reg_1011[10]),
        .O(\p_cast_i_reg_1042[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_1042[10]_i_5 
       (.I0(p_cast10_i_fu_554_p1[9]),
        .I1(out_read_reg_1011[9]),
        .O(\p_cast_i_reg_1042[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_1042[14]_i_2 
       (.I0(p_cast10_i_fu_554_p1[16]),
        .I1(out_read_reg_1011[16]),
        .O(\p_cast_i_reg_1042[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_1042[14]_i_3 
       (.I0(p_cast10_i_fu_554_p1[15]),
        .I1(out_read_reg_1011[15]),
        .O(\p_cast_i_reg_1042[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_1042[14]_i_4 
       (.I0(p_cast10_i_fu_554_p1[14]),
        .I1(out_read_reg_1011[14]),
        .O(\p_cast_i_reg_1042[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_1042[14]_i_5 
       (.I0(p_cast10_i_fu_554_p1[13]),
        .I1(out_read_reg_1011[13]),
        .O(\p_cast_i_reg_1042[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_1042[18]_i_2 
       (.I0(p_cast10_i_fu_554_p1[17]),
        .I1(out_read_reg_1011[17]),
        .O(\p_cast_i_reg_1042[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2202)) 
    \p_cast_i_reg_1042[29]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(\ap_CS_fsm[1]_i_3__1_n_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ca_BVALID),
        .O(\p_cast_i_reg_1042[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_1042[2]_i_2 
       (.I0(p_cast10_i_fu_554_p1[4]),
        .I1(out_read_reg_1011[4]),
        .O(\p_cast_i_reg_1042[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_1042[2]_i_3 
       (.I0(p_cast10_i_fu_554_p1[3]),
        .I1(out_read_reg_1011[3]),
        .O(\p_cast_i_reg_1042[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_1042[2]_i_4 
       (.I0(p_cast10_i_fu_554_p1[2]),
        .I1(out_read_reg_1011[2]),
        .O(\p_cast_i_reg_1042[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_1042[6]_i_2 
       (.I0(p_cast10_i_fu_554_p1[8]),
        .I1(out_read_reg_1011[8]),
        .O(\p_cast_i_reg_1042[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_1042[6]_i_3 
       (.I0(p_cast10_i_fu_554_p1[7]),
        .I1(out_read_reg_1011[7]),
        .O(\p_cast_i_reg_1042[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_1042[6]_i_4 
       (.I0(p_cast10_i_fu_554_p1[6]),
        .I1(out_read_reg_1011[6]),
        .O(\p_cast_i_reg_1042[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_1042[6]_i_5 
       (.I0(p_cast10_i_fu_554_p1[5]),
        .I1(out_read_reg_1011[5]),
        .O(\p_cast_i_reg_1042[6]_i_5_n_0 ));
  FDRE \p_cast_i_reg_1042_reg[0] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[2]),
        .Q(p_cast_i_reg_1042[0]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[10] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[12]),
        .Q(p_cast_i_reg_1042[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_i_reg_1042_reg[10]_i_1 
       (.CI(\p_cast_i_reg_1042_reg[6]_i_1_n_0 ),
        .CO({\p_cast_i_reg_1042_reg[10]_i_1_n_0 ,\p_cast_i_reg_1042_reg[10]_i_1_n_1 ,\p_cast_i_reg_1042_reg[10]_i_1_n_2 ,\p_cast_i_reg_1042_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_cast10_i_fu_554_p1[12:9]),
        .O(empty_27_fu_558_p2[12:9]),
        .S({\p_cast_i_reg_1042[10]_i_2_n_0 ,\p_cast_i_reg_1042[10]_i_3_n_0 ,\p_cast_i_reg_1042[10]_i_4_n_0 ,\p_cast_i_reg_1042[10]_i_5_n_0 }));
  FDRE \p_cast_i_reg_1042_reg[11] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[13]),
        .Q(p_cast_i_reg_1042[11]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[12] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[14]),
        .Q(p_cast_i_reg_1042[12]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[13] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[15]),
        .Q(p_cast_i_reg_1042[13]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[14] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[16]),
        .Q(p_cast_i_reg_1042[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_i_reg_1042_reg[14]_i_1 
       (.CI(\p_cast_i_reg_1042_reg[10]_i_1_n_0 ),
        .CO({\p_cast_i_reg_1042_reg[14]_i_1_n_0 ,\p_cast_i_reg_1042_reg[14]_i_1_n_1 ,\p_cast_i_reg_1042_reg[14]_i_1_n_2 ,\p_cast_i_reg_1042_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_cast10_i_fu_554_p1[16:13]),
        .O(empty_27_fu_558_p2[16:13]),
        .S({\p_cast_i_reg_1042[14]_i_2_n_0 ,\p_cast_i_reg_1042[14]_i_3_n_0 ,\p_cast_i_reg_1042[14]_i_4_n_0 ,\p_cast_i_reg_1042[14]_i_5_n_0 }));
  FDRE \p_cast_i_reg_1042_reg[15] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[17]),
        .Q(p_cast_i_reg_1042[15]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[16] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[18]),
        .Q(p_cast_i_reg_1042[16]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[17] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[19]),
        .Q(p_cast_i_reg_1042[17]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[18] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[20]),
        .Q(p_cast_i_reg_1042[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_i_reg_1042_reg[18]_i_1 
       (.CI(\p_cast_i_reg_1042_reg[14]_i_1_n_0 ),
        .CO({\p_cast_i_reg_1042_reg[18]_i_1_n_0 ,\p_cast_i_reg_1042_reg[18]_i_1_n_1 ,\p_cast_i_reg_1042_reg[18]_i_1_n_2 ,\p_cast_i_reg_1042_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_cast10_i_fu_554_p1[17]}),
        .O(empty_27_fu_558_p2[20:17]),
        .S({out_read_reg_1011[20:18],\p_cast_i_reg_1042[18]_i_2_n_0 }));
  FDRE \p_cast_i_reg_1042_reg[19] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[21]),
        .Q(p_cast_i_reg_1042[19]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[1] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[3]),
        .Q(p_cast_i_reg_1042[1]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[20] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[22]),
        .Q(p_cast_i_reg_1042[20]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[21] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[23]),
        .Q(p_cast_i_reg_1042[21]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[22] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[24]),
        .Q(p_cast_i_reg_1042[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_i_reg_1042_reg[22]_i_1 
       (.CI(\p_cast_i_reg_1042_reg[18]_i_1_n_0 ),
        .CO({\p_cast_i_reg_1042_reg[22]_i_1_n_0 ,\p_cast_i_reg_1042_reg[22]_i_1_n_1 ,\p_cast_i_reg_1042_reg[22]_i_1_n_2 ,\p_cast_i_reg_1042_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_27_fu_558_p2[24:21]),
        .S(out_read_reg_1011[24:21]));
  FDRE \p_cast_i_reg_1042_reg[23] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[25]),
        .Q(p_cast_i_reg_1042[23]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[24] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[26]),
        .Q(p_cast_i_reg_1042[24]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[25] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[27]),
        .Q(p_cast_i_reg_1042[25]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[26] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[28]),
        .Q(p_cast_i_reg_1042[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_i_reg_1042_reg[26]_i_1 
       (.CI(\p_cast_i_reg_1042_reg[22]_i_1_n_0 ),
        .CO({\p_cast_i_reg_1042_reg[26]_i_1_n_0 ,\p_cast_i_reg_1042_reg[26]_i_1_n_1 ,\p_cast_i_reg_1042_reg[26]_i_1_n_2 ,\p_cast_i_reg_1042_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_27_fu_558_p2[28:25]),
        .S(out_read_reg_1011[28:25]));
  FDRE \p_cast_i_reg_1042_reg[27] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[29]),
        .Q(p_cast_i_reg_1042[27]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[28] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[30]),
        .Q(p_cast_i_reg_1042[28]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[29] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[31]),
        .Q(p_cast_i_reg_1042[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_i_reg_1042_reg[29]_i_2 
       (.CI(\p_cast_i_reg_1042_reg[26]_i_1_n_0 ),
        .CO({\NLW_p_cast_i_reg_1042_reg[29]_i_2_CO_UNCONNECTED [3:2],\p_cast_i_reg_1042_reg[29]_i_2_n_2 ,\p_cast_i_reg_1042_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_cast_i_reg_1042_reg[29]_i_2_O_UNCONNECTED [3],empty_27_fu_558_p2[31:29]}),
        .S({1'b0,out_read_reg_1011[31:29]}));
  FDRE \p_cast_i_reg_1042_reg[2] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[4]),
        .Q(p_cast_i_reg_1042[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_i_reg_1042_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\p_cast_i_reg_1042_reg[2]_i_1_n_0 ,\p_cast_i_reg_1042_reg[2]_i_1_n_1 ,\p_cast_i_reg_1042_reg[2]_i_1_n_2 ,\p_cast_i_reg_1042_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_cast10_i_fu_554_p1[4:2],1'b0}),
        .O({empty_27_fu_558_p2[4:2],\NLW_p_cast_i_reg_1042_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\p_cast_i_reg_1042[2]_i_2_n_0 ,\p_cast_i_reg_1042[2]_i_3_n_0 ,\p_cast_i_reg_1042[2]_i_4_n_0 ,out_read_reg_1011[1]}));
  FDRE \p_cast_i_reg_1042_reg[3] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[5]),
        .Q(p_cast_i_reg_1042[3]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[4] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[6]),
        .Q(p_cast_i_reg_1042[4]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[5] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[7]),
        .Q(p_cast_i_reg_1042[5]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[6] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[8]),
        .Q(p_cast_i_reg_1042[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_i_reg_1042_reg[6]_i_1 
       (.CI(\p_cast_i_reg_1042_reg[2]_i_1_n_0 ),
        .CO({\p_cast_i_reg_1042_reg[6]_i_1_n_0 ,\p_cast_i_reg_1042_reg[6]_i_1_n_1 ,\p_cast_i_reg_1042_reg[6]_i_1_n_2 ,\p_cast_i_reg_1042_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_cast10_i_fu_554_p1[8:5]),
        .O(empty_27_fu_558_p2[8:5]),
        .S({\p_cast_i_reg_1042[6]_i_2_n_0 ,\p_cast_i_reg_1042[6]_i_3_n_0 ,\p_cast_i_reg_1042[6]_i_4_n_0 ,\p_cast_i_reg_1042[6]_i_5_n_0 }));
  FDRE \p_cast_i_reg_1042_reg[7] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[9]),
        .Q(p_cast_i_reg_1042[7]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[8] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[10]),
        .Q(p_cast_i_reg_1042[8]),
        .R(1'b0));
  FDRE \p_cast_i_reg_1042_reg[9] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(empty_27_fu_558_p2[11]),
        .Q(p_cast_i_reg_1042[9]),
        .R(1'b0));
  FDRE \tmp_reg_1037_reg[10] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(p_cast10_i_fu_554_p1[10]),
        .Q(p_0_in[10]),
        .R(1'b0));
  FDRE \tmp_reg_1037_reg[11] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(p_cast10_i_fu_554_p1[11]),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE \tmp_reg_1037_reg[12] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(p_cast10_i_fu_554_p1[12]),
        .Q(p_0_in[12]),
        .R(1'b0));
  FDRE \tmp_reg_1037_reg[13] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(p_cast10_i_fu_554_p1[13]),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE \tmp_reg_1037_reg[14] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(p_cast10_i_fu_554_p1[14]),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE \tmp_reg_1037_reg[15] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(p_cast10_i_fu_554_p1[15]),
        .Q(p_0_in[15]),
        .R(1'b0));
  FDRE \tmp_reg_1037_reg[16] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(p_cast10_i_fu_554_p1[16]),
        .Q(p_0_in[16]),
        .R(1'b0));
  FDRE \tmp_reg_1037_reg[17] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(p_cast10_i_fu_554_p1[17]),
        .Q(p_0_in[17]),
        .R(1'b0));
  FDRE \tmp_reg_1037_reg[9] 
       (.C(ap_clk),
        .CE(\p_cast_i_reg_1042[29]_i_1_n_0 ),
        .D(p_cast10_i_fu_554_p1[9]),
        .Q(p_0_in[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_1084[11]_i_2 
       (.I0(p_0_in[12]),
        .I1(out_read_reg_1011[12]),
        .I2(p_0_in[10]),
        .O(\trunc_ln1_reg_1084[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_1084[11]_i_3 
       (.I0(p_0_in[11]),
        .I1(out_read_reg_1011[11]),
        .I2(p_0_in[9]),
        .O(\trunc_ln1_reg_1084[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_1084[11]_i_4 
       (.I0(p_0_in[10]),
        .I1(out_read_reg_1011[10]),
        .I2(p_shl2_cast_i_fu_741_p1[10]),
        .O(\trunc_ln1_reg_1084[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_1084[11]_i_5 
       (.I0(p_0_in[9]),
        .I1(out_read_reg_1011[9]),
        .I2(p_shl2_cast_i_fu_741_p1[9]),
        .O(\trunc_ln1_reg_1084[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_1084[11]_i_6 
       (.I0(p_0_in[13]),
        .I1(out_read_reg_1011[13]),
        .I2(p_0_in[11]),
        .I3(\trunc_ln1_reg_1084[11]_i_2_n_0 ),
        .O(\trunc_ln1_reg_1084[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_1084[11]_i_7 
       (.I0(p_0_in[12]),
        .I1(out_read_reg_1011[12]),
        .I2(p_0_in[10]),
        .I3(\trunc_ln1_reg_1084[11]_i_3_n_0 ),
        .O(\trunc_ln1_reg_1084[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_1084[11]_i_8 
       (.I0(p_0_in[11]),
        .I1(out_read_reg_1011[11]),
        .I2(p_0_in[9]),
        .I3(\trunc_ln1_reg_1084[11]_i_4_n_0 ),
        .O(\trunc_ln1_reg_1084[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_1084[11]_i_9 
       (.I0(p_0_in[10]),
        .I1(out_read_reg_1011[10]),
        .I2(p_shl2_cast_i_fu_741_p1[10]),
        .I3(\trunc_ln1_reg_1084[11]_i_5_n_0 ),
        .O(\trunc_ln1_reg_1084[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_1084[15]_i_2 
       (.I0(p_0_in[16]),
        .I1(out_read_reg_1011[16]),
        .I2(p_0_in[14]),
        .O(\trunc_ln1_reg_1084[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_1084[15]_i_3 
       (.I0(p_0_in[15]),
        .I1(out_read_reg_1011[15]),
        .I2(p_0_in[13]),
        .O(\trunc_ln1_reg_1084[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_1084[15]_i_4 
       (.I0(p_0_in[14]),
        .I1(out_read_reg_1011[14]),
        .I2(p_0_in[12]),
        .O(\trunc_ln1_reg_1084[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_1084[15]_i_5 
       (.I0(p_0_in[13]),
        .I1(out_read_reg_1011[13]),
        .I2(p_0_in[11]),
        .O(\trunc_ln1_reg_1084[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_1084[15]_i_6 
       (.I0(\trunc_ln1_reg_1084[15]_i_2_n_0 ),
        .I1(out_read_reg_1011[17]),
        .I2(p_0_in[17]),
        .I3(p_0_in[15]),
        .O(\trunc_ln1_reg_1084[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_1084[15]_i_7 
       (.I0(p_0_in[16]),
        .I1(out_read_reg_1011[16]),
        .I2(p_0_in[14]),
        .I3(\trunc_ln1_reg_1084[15]_i_3_n_0 ),
        .O(\trunc_ln1_reg_1084[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_1084[15]_i_8 
       (.I0(p_0_in[15]),
        .I1(out_read_reg_1011[15]),
        .I2(p_0_in[13]),
        .I3(\trunc_ln1_reg_1084[15]_i_4_n_0 ),
        .O(\trunc_ln1_reg_1084[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_1084[15]_i_9 
       (.I0(p_0_in[14]),
        .I1(out_read_reg_1011[14]),
        .I2(p_0_in[12]),
        .I3(\trunc_ln1_reg_1084[15]_i_5_n_0 ),
        .O(\trunc_ln1_reg_1084[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln1_reg_1084[19]_i_2 
       (.I0(out_read_reg_1011[18]),
        .I1(p_0_in[16]),
        .O(\trunc_ln1_reg_1084[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_1084[19]_i_3 
       (.I0(p_0_in[17]),
        .I1(out_read_reg_1011[17]),
        .I2(p_0_in[15]),
        .O(\trunc_ln1_reg_1084[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \trunc_ln1_reg_1084[19]_i_4 
       (.I0(p_0_in[17]),
        .I1(out_read_reg_1011[19]),
        .I2(out_read_reg_1011[20]),
        .O(\trunc_ln1_reg_1084[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln1_reg_1084[19]_i_5 
       (.I0(p_0_in[16]),
        .I1(out_read_reg_1011[18]),
        .I2(out_read_reg_1011[19]),
        .I3(p_0_in[17]),
        .O(\trunc_ln1_reg_1084[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \trunc_ln1_reg_1084[19]_i_6 
       (.I0(p_0_in[15]),
        .I1(out_read_reg_1011[17]),
        .I2(p_0_in[17]),
        .I3(out_read_reg_1011[18]),
        .I4(p_0_in[16]),
        .O(\trunc_ln1_reg_1084[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h80AA808080AAAAAA)) 
    \trunc_ln1_reg_1084[29]_i_1 
       (.I0(Q[2]),
        .I1(ca_WREADY),
        .I2(ca_BVALID),
        .I3(grp_sa_store_fu_592_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\trunc_ln1_reg_1084[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln1_reg_1084[3]_i_2 
       (.I0(p_shl2_cast_i_fu_741_p1[5]),
        .I1(p_shl2_cast_i_fu_741_p1[7]),
        .I2(out_read_reg_1011[5]),
        .O(\trunc_ln1_reg_1084[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \trunc_ln1_reg_1084[3]_i_3 
       (.I0(p_shl2_cast_i_fu_741_p1[7]),
        .I1(out_read_reg_1011[5]),
        .I2(p_shl2_cast_i_fu_741_p1[5]),
        .I3(out_read_reg_1011[4]),
        .I4(p_shl2_cast_i_fu_741_p1[6]),
        .O(\trunc_ln1_reg_1084[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln1_reg_1084[3]_i_4 
       (.I0(p_shl2_cast_i_fu_741_p1[6]),
        .I1(out_read_reg_1011[4]),
        .I2(p_shl2_cast_i_fu_741_p1[4]),
        .O(\trunc_ln1_reg_1084[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1084[3]_i_5 
       (.I0(out_read_reg_1011[3]),
        .I1(p_shl2_cast_i_fu_741_p1[5]),
        .O(\trunc_ln1_reg_1084[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1084[3]_i_6 
       (.I0(out_read_reg_1011[2]),
        .I1(p_shl2_cast_i_fu_741_p1[4]),
        .O(\trunc_ln1_reg_1084[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_1084[7]_i_2 
       (.I0(p_shl2_cast_i_fu_741_p1[10]),
        .I1(out_read_reg_1011[8]),
        .I2(p_shl2_cast_i_fu_741_p1[8]),
        .O(\trunc_ln1_reg_1084[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_1084[7]_i_3 
       (.I0(p_shl2_cast_i_fu_741_p1[9]),
        .I1(out_read_reg_1011[7]),
        .I2(p_shl2_cast_i_fu_741_p1[7]),
        .O(\trunc_ln1_reg_1084[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_1084[7]_i_4 
       (.I0(p_shl2_cast_i_fu_741_p1[8]),
        .I1(out_read_reg_1011[6]),
        .I2(p_shl2_cast_i_fu_741_p1[6]),
        .O(\trunc_ln1_reg_1084[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln1_reg_1084[7]_i_5 
       (.I0(p_shl2_cast_i_fu_741_p1[7]),
        .I1(out_read_reg_1011[5]),
        .I2(p_shl2_cast_i_fu_741_p1[5]),
        .O(\trunc_ln1_reg_1084[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_1084[7]_i_6 
       (.I0(p_0_in[9]),
        .I1(out_read_reg_1011[9]),
        .I2(p_shl2_cast_i_fu_741_p1[9]),
        .I3(\trunc_ln1_reg_1084[7]_i_2_n_0 ),
        .O(\trunc_ln1_reg_1084[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_1084[7]_i_7 
       (.I0(p_shl2_cast_i_fu_741_p1[10]),
        .I1(out_read_reg_1011[8]),
        .I2(p_shl2_cast_i_fu_741_p1[8]),
        .I3(\trunc_ln1_reg_1084[7]_i_3_n_0 ),
        .O(\trunc_ln1_reg_1084[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_1084[7]_i_8 
       (.I0(p_shl2_cast_i_fu_741_p1[9]),
        .I1(out_read_reg_1011[7]),
        .I2(p_shl2_cast_i_fu_741_p1[7]),
        .I3(\trunc_ln1_reg_1084[7]_i_4_n_0 ),
        .O(\trunc_ln1_reg_1084[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1_reg_1084[7]_i_9 
       (.I0(p_shl2_cast_i_fu_741_p1[8]),
        .I1(out_read_reg_1011[6]),
        .I2(p_shl2_cast_i_fu_741_p1[6]),
        .I3(\trunc_ln1_reg_1084[7]_i_5_n_0 ),
        .O(\trunc_ln1_reg_1084[7]_i_9_n_0 ));
  FDRE \trunc_ln1_reg_1084_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[2]),
        .Q(trunc_ln1_reg_1084[0]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[12]),
        .Q(trunc_ln1_reg_1084[10]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[13]),
        .Q(trunc_ln1_reg_1084[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_1084_reg[11]_i_1 
       (.CI(\trunc_ln1_reg_1084_reg[7]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_1084_reg[11]_i_1_n_0 ,\trunc_ln1_reg_1084_reg[11]_i_1_n_1 ,\trunc_ln1_reg_1084_reg[11]_i_1_n_2 ,\trunc_ln1_reg_1084_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln1_reg_1084[11]_i_2_n_0 ,\trunc_ln1_reg_1084[11]_i_3_n_0 ,\trunc_ln1_reg_1084[11]_i_4_n_0 ,\trunc_ln1_reg_1084[11]_i_5_n_0 }),
        .O(empty_41_fu_795_p2[13:10]),
        .S({\trunc_ln1_reg_1084[11]_i_6_n_0 ,\trunc_ln1_reg_1084[11]_i_7_n_0 ,\trunc_ln1_reg_1084[11]_i_8_n_0 ,\trunc_ln1_reg_1084[11]_i_9_n_0 }));
  FDRE \trunc_ln1_reg_1084_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[14]),
        .Q(trunc_ln1_reg_1084[12]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[15]),
        .Q(trunc_ln1_reg_1084[13]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[16]),
        .Q(trunc_ln1_reg_1084[14]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[17]),
        .Q(trunc_ln1_reg_1084[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_1084_reg[15]_i_1 
       (.CI(\trunc_ln1_reg_1084_reg[11]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_1084_reg[15]_i_1_n_0 ,\trunc_ln1_reg_1084_reg[15]_i_1_n_1 ,\trunc_ln1_reg_1084_reg[15]_i_1_n_2 ,\trunc_ln1_reg_1084_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln1_reg_1084[15]_i_2_n_0 ,\trunc_ln1_reg_1084[15]_i_3_n_0 ,\trunc_ln1_reg_1084[15]_i_4_n_0 ,\trunc_ln1_reg_1084[15]_i_5_n_0 }),
        .O(empty_41_fu_795_p2[17:14]),
        .S({\trunc_ln1_reg_1084[15]_i_6_n_0 ,\trunc_ln1_reg_1084[15]_i_7_n_0 ,\trunc_ln1_reg_1084[15]_i_8_n_0 ,\trunc_ln1_reg_1084[15]_i_9_n_0 }));
  FDRE \trunc_ln1_reg_1084_reg[16] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[18]),
        .Q(trunc_ln1_reg_1084[16]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[17] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[19]),
        .Q(trunc_ln1_reg_1084[17]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[18] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[20]),
        .Q(trunc_ln1_reg_1084[18]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[19] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[21]),
        .Q(trunc_ln1_reg_1084[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_1084_reg[19]_i_1 
       (.CI(\trunc_ln1_reg_1084_reg[15]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_1084_reg[19]_i_1_n_0 ,\trunc_ln1_reg_1084_reg[19]_i_1_n_1 ,\trunc_ln1_reg_1084_reg[19]_i_1_n_2 ,\trunc_ln1_reg_1084_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out_read_reg_1011[20],\trunc_ln1_reg_1084[19]_i_2_n_0 ,\trunc_ln1_reg_1084[19]_i_3_n_0 }),
        .O(empty_41_fu_795_p2[21:18]),
        .S({out_read_reg_1011[21],\trunc_ln1_reg_1084[19]_i_4_n_0 ,\trunc_ln1_reg_1084[19]_i_5_n_0 ,\trunc_ln1_reg_1084[19]_i_6_n_0 }));
  FDRE \trunc_ln1_reg_1084_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[3]),
        .Q(trunc_ln1_reg_1084[1]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[20] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[22]),
        .Q(trunc_ln1_reg_1084[20]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[21] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[23]),
        .Q(trunc_ln1_reg_1084[21]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[22] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[24]),
        .Q(trunc_ln1_reg_1084[22]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[23] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[25]),
        .Q(trunc_ln1_reg_1084[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_1084_reg[23]_i_1 
       (.CI(\trunc_ln1_reg_1084_reg[19]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_1084_reg[23]_i_1_n_0 ,\trunc_ln1_reg_1084_reg[23]_i_1_n_1 ,\trunc_ln1_reg_1084_reg[23]_i_1_n_2 ,\trunc_ln1_reg_1084_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_41_fu_795_p2[25:22]),
        .S(out_read_reg_1011[25:22]));
  FDRE \trunc_ln1_reg_1084_reg[24] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[26]),
        .Q(trunc_ln1_reg_1084[24]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[25] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[27]),
        .Q(trunc_ln1_reg_1084[25]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[26] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[28]),
        .Q(trunc_ln1_reg_1084[26]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[27] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[29]),
        .Q(trunc_ln1_reg_1084[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_1084_reg[27]_i_1 
       (.CI(\trunc_ln1_reg_1084_reg[23]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_1084_reg[27]_i_1_n_0 ,\trunc_ln1_reg_1084_reg[27]_i_1_n_1 ,\trunc_ln1_reg_1084_reg[27]_i_1_n_2 ,\trunc_ln1_reg_1084_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_41_fu_795_p2[29:26]),
        .S(out_read_reg_1011[29:26]));
  FDRE \trunc_ln1_reg_1084_reg[28] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[30]),
        .Q(trunc_ln1_reg_1084[28]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[29] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[31]),
        .Q(trunc_ln1_reg_1084[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_1084_reg[29]_i_2 
       (.CI(\trunc_ln1_reg_1084_reg[27]_i_1_n_0 ),
        .CO({\NLW_trunc_ln1_reg_1084_reg[29]_i_2_CO_UNCONNECTED [3:1],\trunc_ln1_reg_1084_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln1_reg_1084_reg[29]_i_2_O_UNCONNECTED [3:2],empty_41_fu_795_p2[31:30]}),
        .S({1'b0,1'b0,out_read_reg_1011[31:30]}));
  FDRE \trunc_ln1_reg_1084_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[4]),
        .Q(trunc_ln1_reg_1084[2]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[5]),
        .Q(trunc_ln1_reg_1084[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_1084_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln1_reg_1084_reg[3]_i_1_n_0 ,\trunc_ln1_reg_1084_reg[3]_i_1_n_1 ,\trunc_ln1_reg_1084_reg[3]_i_1_n_2 ,\trunc_ln1_reg_1084_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln1_reg_1084[3]_i_2_n_0 ,p_shl2_cast_i_fu_741_p1[4],out_read_reg_1011[3:2]}),
        .O(empty_41_fu_795_p2[5:2]),
        .S({\trunc_ln1_reg_1084[3]_i_3_n_0 ,\trunc_ln1_reg_1084[3]_i_4_n_0 ,\trunc_ln1_reg_1084[3]_i_5_n_0 ,\trunc_ln1_reg_1084[3]_i_6_n_0 }));
  FDRE \trunc_ln1_reg_1084_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[6]),
        .Q(trunc_ln1_reg_1084[4]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[7]),
        .Q(trunc_ln1_reg_1084[5]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[8]),
        .Q(trunc_ln1_reg_1084[6]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[9]),
        .Q(trunc_ln1_reg_1084[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_1084_reg[7]_i_1 
       (.CI(\trunc_ln1_reg_1084_reg[3]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_1084_reg[7]_i_1_n_0 ,\trunc_ln1_reg_1084_reg[7]_i_1_n_1 ,\trunc_ln1_reg_1084_reg[7]_i_1_n_2 ,\trunc_ln1_reg_1084_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln1_reg_1084[7]_i_2_n_0 ,\trunc_ln1_reg_1084[7]_i_3_n_0 ,\trunc_ln1_reg_1084[7]_i_4_n_0 ,\trunc_ln1_reg_1084[7]_i_5_n_0 }),
        .O(empty_41_fu_795_p2[9:6]),
        .S({\trunc_ln1_reg_1084[7]_i_6_n_0 ,\trunc_ln1_reg_1084[7]_i_7_n_0 ,\trunc_ln1_reg_1084[7]_i_8_n_0 ,\trunc_ln1_reg_1084[7]_i_9_n_0 }));
  FDRE \trunc_ln1_reg_1084_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[10]),
        .Q(trunc_ln1_reg_1084[8]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1084_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln1_reg_1084[29]_i_1_n_0 ),
        .D(empty_41_fu_795_p2[11]),
        .Q(trunc_ln1_reg_1084[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
