config upr1;
design alfavit.upr1:sim_sch_1;
liblist alfavit, attenuator, b620, b660v2_lib, discrete_niitp, import_lib, interfeysnaya, ldo, leds_niitp, logic_niitp, max_niitp, my_connectors_niitp, my_dcdc_converter, my_format_niitp, my_fpga_niitp, my_ldo_niitp, my_leds_niitp, my_memory_niitp, my_muxdemux_niitp, my_oscillator, my_passive_niitp, my_sensor_niitp, my_supervisory_niitp, my_transceiver, optocoupler_niitp, pll, power_divider, power_my, power_niitp, rbu, rf_amplifer, rf_comp_lib, standard, supervisor_niitp, vco, vcxo;
viewlist vlog_map, hw_map, swift_map, vlog_model, hw_model, swift_model, vlog_structural, vlog_rtl, vlog_behavioral, vlog_system, mcvlog, pic_1, picopt_1, tbl_1, sim_sch_1, sch_1, entity;
stoplist vlog_model, swift_model;
endconfig
