// Seed: 519686149
`define pp_3 0
module module_0 (
    input id_0,
    output logic id_1,
    input id_2
);
  always @(negedge 1'h0) begin
    id_1 = 1;
  end
endmodule
