#Build: Synplify 8.6.2H, Build 017R, Dec  7 2006
#install: C:\Programmi\libero73\Synplify\Synplify_862H
#OS: Windows XP 5.1
#Hostname: DEVELOPER

#Fri Apr 24 17:52:13 2009

$ Start of Compile
#Fri Apr 24 17:52:13 2009

Synplicity VHDL Compiler, version 3.7, Build 090R, built Nov 17 2006
Copyright (C) 1994-2006, Synplicity Inc.  All Rights Reserved

@N: CD720 :"C:\Programmi\libero73\Synplify\Synplify_862H\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@I:: "C:\FrontEnd\Annalisa\work\vx1392\hdl\V1392pkg.vhd"
@I:: "C:\FrontEnd\Annalisa\work\vx1392\hdl\clk_interf.vhd"
@I:: "C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd"
@I:: "C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd"
@I:: "C:\FrontEnd\Annalisa\work\vx1392\hdl\dac_interf.vhd"
@I:: "C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd"
@I:: "C:\FrontEnd\Annalisa\work\vx1392\smartgen\PDLCFG\PDLCFG.vhd"
@I:: "C:\FrontEnd\Annalisa\work\vx1392\hdl\reset_mod.vhd"
@I:: "C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd"
@I:: "C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd"
@I:: "C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd"
@I:: "C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd"
@I:: "C:\FrontEnd\Annalisa\work\vx1392\hdl\monostable.vhd"
@I:: "C:\FrontEnd\Annalisa\work\vx1392\hdl\ctrl.vhd"
@I:: "C:\FrontEnd\Annalisa\work\vx1392\hdl\lbspare.vhd"
@I:: "C:\FrontEnd\Annalisa\work\vx1392\hdl\pdl_interf.vhd"
@I:: "C:\FrontEnd\Annalisa\work\vx1392\hdl\v1392ltm.vhd"
VHDL syntax check successful!
File C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd changed - recompiling
File C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd changed - recompiling
@N: CD630 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\v1392ltm.vhd":21:7:21:14|Synthesizing work.v1392ltm.struct 
@N: CD630 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\pdl_interf.vhd":27:7:27:16|Synthesizing work.pdl_interf.rtl 
@W:"C:\FrontEnd\Annalisa\work\vx1392\hdl\pdl_interf.vhd":71:2:71:10|syn_enum_encoding should be used on types. Please change syn_encoding to syn_enum_encoding
@N: CD231 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\pdl_interf.vhd":66:17:66:18|Using onehot encoding for type tstate1 (s1_cfg0="1000000000000")
@W: CD604 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\pdl_interf.vhd":278:9:278:25|OTHERS clause is not synthesized 
@W: CG296 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\pdl_interf.vhd":112:2:112:8|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\pdl_interf.vhd":127:19:127:21|Referenced variable reg is not in sensitivity list
Post processing for work.pdl_interf.rtl
@N: CD630 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\lbspare.vhd":23:7:23:13|Synthesizing work.lbspare.rtl 
Post processing for work.lbspare.rtl
@N: CD630 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\ctrl.vhd":22:7:22:10|Synthesizing work.ctrl.rtl 
@N: CD630 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\monostable.vhd":24:7:24:16|Synthesizing work.monostable.rtl 
Post processing for work.monostable.rtl
Post processing for work.ctrl.rtl
@N: CD630 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":54:7:54:13|Synthesizing work.vinterf.rtl 
@N: CD231 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":267:17:267:18|Using onehot encoding for type tstate1 (s1_idle="10000000000")
@W:"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":267:2:267:5|syn_enum_encoding should be used on types. Please change syn_encoding to syn_enum_encoding
@W: CD136 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":271:46:271:53|syn_encoding should immediately follow type declaration ... ignoring attribute.
@N: CD231 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":274:17:274:18|Using onehot encoding for type tstate2 (s2_read1="100000")
@W:"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":267:2:267:5|syn_enum_encoding should be used on types. Please change syn_encoding to syn_enum_encoding
@W: CD136 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":271:46:271:53|syn_encoding should immediately follow type declaration ... ignoring attribute.
@N: CD231 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":281:17:281:18|Using onehot encoding for type tstate5 (s5_idle="10000000")
@W:"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":267:2:267:5|syn_enum_encoding should be used on types. Please change syn_encoding to syn_enum_encoding
@W: CD136 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":271:46:271:53|syn_encoding should immediately follow type declaration ... ignoring attribute.
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <16> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <17> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <18> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <19> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <20> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <21> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <22> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <23> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <24> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <25> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <26> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <27> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <28> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <29> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <30> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <31> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <32> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <33> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <34> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <35> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <36> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <37> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <38> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <39> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <40> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <41> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <42> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <43> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <44> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <45> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <46> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <47> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <48> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <49> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <50> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <51> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <52> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <53> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <54> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <55> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <56> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <57> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <58> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <59> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <60> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <61> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <62> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <63> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <64> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <65> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <66> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <67> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <68> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <69> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <70> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <71> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <72> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <73> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <74> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <75> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <76> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <77> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <78> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <79> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <80> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <81> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <82> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <83> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <84> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <85> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <86> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <87> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <88> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <89> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <90> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <91> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <92> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <93> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <94> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <95> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <96> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <97> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <98> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <99> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <100> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <101> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <102> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <103> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <104> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <105> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <106> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <107> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <108> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <109> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <110> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <111> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <112> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <113> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <114> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <115> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <116> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <117> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <118> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <119> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <120> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <121> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <122> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <123> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <124> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <125> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <126> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <127> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <128> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <129> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <130> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <131> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <132> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <133> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <134> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <135> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <136> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <137> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <138> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <139> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <140> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <141> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <142> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <143> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <144> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <145> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <146> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <147> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <148> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <149> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <150> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <151> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <152> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <153> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <154> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <155> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <156> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <157> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <158> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <159> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <160> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <161> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <162> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <163> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <164> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <165> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <166> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <167> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <168> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <169> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <170> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <171> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <172> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <173> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <174> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <175> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <176> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <177> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <178> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <179> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <180> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <181> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <182> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <183> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <184> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <185> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <186> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <187> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <188> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <189> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <190> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <191> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <192> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <193> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <194> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <195> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <196> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <197> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <198> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <199> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <200> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <201> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <202> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <203> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <204> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <205> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <206> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <207> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <208> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <209> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <210> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <211> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <212> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <213> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <214> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <215> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <216> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <217> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <218> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <219> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <220> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <221> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <222> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <223> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <224> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <225> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <226> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <227> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <228> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <229> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <230> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <231> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <232> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <233> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <234> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <235> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <236> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <237> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <238> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <239> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <240> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <241> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <242> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <243> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <244> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <245> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <246> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <247> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <248> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <249> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <250> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <251> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <252> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <253> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <254> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <255> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <256> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <257> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <258> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <259> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <260> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <261> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <262> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <263> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <264> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <265> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <266> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <267> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <268> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <269> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <270> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <271> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <272> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <273> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <274> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <275> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <276> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <277> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <278> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <279> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <280> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <281> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <282> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <283> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <284> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <285> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <286> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <287> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <288> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <289> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <290> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <291> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <292> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <293> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <294> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <295> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <296> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <297> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <298> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <299> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <300> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <301> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <302> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <303> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <304> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <305> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <306> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <307> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <308> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <309> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <310> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <311> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <312> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <313> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <314> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <315> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <316> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <317> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <318> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <319> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <320> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <321> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <322> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <323> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <324> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <325> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <326> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <327> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <328> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <329> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <330> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <331> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <332> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <333> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <334> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <335> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <336> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <337> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <338> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <339> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <340> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <341> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <342> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <343> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <344> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <345> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <346> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <347> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <348> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <349> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <350> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <351> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <352> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <353> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <354> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <355> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <356> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <357> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <358> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <359> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <360> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <361> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <362> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <363> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <364> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <365> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <366> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <367> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <368> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <369> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <370> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <371> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <372> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <373> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <374> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <375> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <376> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <377> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <378> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <379> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <380> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <381> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <382> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <383> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <384> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <385> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <386> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <387> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <388> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <389> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <390> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <391> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <392> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <393> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <394> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <395> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <396> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <397> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <398> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <399> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <400> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <401> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <402> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <403> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <404> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <405> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <406> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <407> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <408> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <409> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <410> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <411> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <412> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <413> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <414> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <415> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <416> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <417> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <418> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <419> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <420> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <421> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <422> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <423> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <424> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <425> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <426> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <427> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <428> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <429> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <430> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <431> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <432> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <433> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <434> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <435> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <436> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <437> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <438> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <439> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <440> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <441> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <442> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <443> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <444> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <445> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <446> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <447> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <448> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <449> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <450> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <451> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <452> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <453> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <454> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <455> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <456> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <457> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <458> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <459> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <460> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <461> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <462> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <463> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <464> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <465> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <466> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <467> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <468> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <469> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <470> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <471> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <472> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <473> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <474> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <475> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <476> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <477> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <478> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <479> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <480> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <481> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <482> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <483> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <484> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <485> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <486> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <487> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <488> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <489> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <490> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <491> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <492> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <493> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <494> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <495> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <496> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <497> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <498> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <499> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <500> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <501> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <502> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <503> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <504> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <505> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <506> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <507> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <508> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <509> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <510> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <511> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <512> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":249:9:249:12|Bit <513> of signal reg1 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <16> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <17> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <18> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <19> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <20> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <21> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <22> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <23> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <24> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <25> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <26> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <27> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <28> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <29> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <30> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <31> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <32> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <33> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <34> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <35> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <36> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <37> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <38> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <39> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <40> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <41> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <42> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <43> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <44> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <45> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <46> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <47> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <48> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <49> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <50> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <51> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <52> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <53> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <54> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <55> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <56> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <57> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <58> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <59> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <60> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <61> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <62> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <63> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <64> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <65> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <66> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <67> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <68> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <69> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <70> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <71> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <72> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <73> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <74> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <75> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <76> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <77> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <78> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <79> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <80> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <81> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <82> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <83> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <84> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <85> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <86> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <87> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <88> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <89> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <90> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <91> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <92> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <93> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <94> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <95> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <96> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <97> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <98> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <99> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <100> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <101> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <102> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <103> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <104> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <105> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <106> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <107> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <108> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <109> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <110> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <111> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <112> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <113> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <114> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <115> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <116> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <117> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <118> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <119> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <120> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <121> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <122> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <123> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <124> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <125> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <126> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <127> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <128> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <129> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <130> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <131> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <132> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <133> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <134> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <135> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <136> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <137> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <138> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <139> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <140> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <141> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <142> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <143> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <144> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <145> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <146> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <147> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <148> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <149> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <150> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <151> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <152> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <153> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <154> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <155> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <156> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <157> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <158> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <159> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <160> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <161> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <162> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <163> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <164> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <165> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <166> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <167> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <168> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <169> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <170> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <171> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <172> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <173> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <174> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <175> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <176> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <177> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <178> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <179> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <180> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <181> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <182> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <183> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <184> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <185> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <186> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <187> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <188> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <189> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <190> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <191> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <192> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <193> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <194> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <195> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <196> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <197> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <198> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <199> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <200> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <201> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <202> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <203> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <204> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <205> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <206> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <207> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <208> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <209> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <210> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <211> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <212> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <213> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <214> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <215> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <216> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <217> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <218> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <219> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <220> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <221> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <222> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <223> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <224> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <225> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <226> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <227> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <228> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <229> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <230> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <231> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <232> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <233> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <234> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <235> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <236> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <237> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <238> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <239> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <240> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <241> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <242> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <243> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <244> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <245> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <246> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <247> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <248> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <249> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <250> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <251> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <252> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <253> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <254> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <255> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <256> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <257> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <258> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <259> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <260> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <261> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <262> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <263> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <264> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <265> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <266> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <267> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <268> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <269> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <270> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <271> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <272> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <273> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <274> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <275> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <276> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <277> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <278> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <279> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <280> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <281> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <282> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <283> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <284> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <285> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <286> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <287> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <288> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <289> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <290> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <291> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <292> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <293> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <294> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <295> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <296> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <297> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <298> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <299> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <300> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <301> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <302> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <303> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <304> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <305> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <306> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <307> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <308> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <309> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <310> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <311> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <312> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <313> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <314> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <315> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <316> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <317> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <318> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <319> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <320> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <321> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <322> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <323> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <324> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <325> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <326> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <327> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <328> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <329> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <330> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <331> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <332> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <333> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <334> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <335> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <336> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <337> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <338> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <339> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <340> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <341> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <342> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <343> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <344> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <345> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <346> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <347> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <348> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <349> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <350> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <351> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <352> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <353> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <354> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <355> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <356> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <357> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <358> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <359> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <360> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <361> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <362> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <363> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <364> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <365> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <366> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <367> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <368> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <369> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <370> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <371> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <372> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <373> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <374> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <375> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <376> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <377> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <378> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <379> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <380> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <381> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <382> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <383> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <384> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <385> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <386> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <387> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <388> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <389> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <390> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <391> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <392> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <393> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <394> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <395> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <396> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <397> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <398> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <399> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <400> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <401> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <402> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <403> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <404> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <405> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <406> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <407> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <408> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <409> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <410> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <411> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <412> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <413> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <414> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <415> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <416> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <417> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <418> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <419> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <420> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <421> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <422> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <423> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <424> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <425> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <426> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <427> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <428> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <429> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <430> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <431> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <432> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <433> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <434> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <435> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <436> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <437> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <438> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <439> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <440> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <441> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <442> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <443> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <444> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <445> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <446> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <447> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <448> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <449> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <450> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <451> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <452> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <453> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <454> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <455> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <456> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <457> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <458> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <459> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <460> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <461> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <462> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <463> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <464> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <465> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <466> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <467> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <468> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <469> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <470> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <471> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <472> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <473> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <474> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <475> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <476> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <477> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <478> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <479> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <480> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <481> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <482> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <483> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <484> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <485> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <486> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <487> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <488> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <489> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <490> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <491> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <492> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <493> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <494> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <495> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <496> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <497> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <498> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <499> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <500> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <501> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <502> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <503> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <504> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <505> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <506> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <507> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <508> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <509> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <510> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <511> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <512> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":250:9:250:12|Bit <513> of signal reg2 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <16> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <17> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <18> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <19> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <20> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <21> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <22> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <23> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <24> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <25> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <26> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <27> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <28> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <29> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <30> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <31> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <32> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <33> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <34> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <35> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <36> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <37> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <38> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <39> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <40> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <41> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <42> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <43> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <44> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <45> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <46> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <47> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <48> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <49> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <50> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <51> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <52> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <53> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <54> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <55> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <56> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <57> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <58> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <59> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <60> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <61> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <62> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <63> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <64> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <65> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <66> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <67> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <68> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <69> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <70> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <71> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <72> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <73> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <74> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <75> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <76> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <77> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <78> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <79> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <80> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <81> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <82> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <83> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <84> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <85> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <86> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <87> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <88> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <89> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <90> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <91> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <92> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <93> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <94> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <95> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <96> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <97> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <98> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <99> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <100> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <101> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <102> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <103> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <104> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <105> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <106> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <107> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <108> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <109> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <110> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <111> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <112> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <113> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <114> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <115> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <116> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <117> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <118> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <119> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <120> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <121> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <122> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <123> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <124> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <125> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <126> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <127> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <128> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <129> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <130> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <131> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <132> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <133> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <134> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <135> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <136> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <137> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <138> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <139> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <140> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <141> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <142> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <143> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <144> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <145> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <146> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <147> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <148> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <149> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <150> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <151> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <152> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <153> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <154> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <155> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <156> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <157> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <158> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <159> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <160> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <161> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <162> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <163> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <164> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <165> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <166> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <167> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <168> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <169> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <170> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <171> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <172> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <173> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <174> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <175> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <176> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <177> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <178> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <179> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <180> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <181> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <182> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <183> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <184> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <185> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <186> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <187> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <188> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <189> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <190> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <191> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <192> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <193> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <194> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <195> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <196> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <197> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <198> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <199> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <200> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <201> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <202> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <203> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <204> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <205> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <206> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <207> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <208> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <209> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <210> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <211> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <212> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <213> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <214> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <215> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <216> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <217> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <218> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <219> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <220> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <221> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <222> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <223> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <224> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <225> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <226> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <227> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <228> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <229> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <230> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <231> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <232> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <233> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <234> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <235> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <236> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <237> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <238> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <239> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <240> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <241> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <242> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <243> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <244> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <245> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <246> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <247> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <248> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <249> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <250> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <251> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <252> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <253> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <254> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <255> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <256> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <257> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <258> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <259> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <260> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <261> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <262> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <263> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <264> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <265> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <266> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <267> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <268> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <269> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <270> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <271> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <272> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <273> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <274> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <275> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <276> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <277> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <278> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <279> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <280> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <281> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <282> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <283> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <284> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <285> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <286> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <287> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <288> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <289> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <290> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <291> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <292> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <293> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <294> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <295> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <296> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <297> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <298> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <299> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <300> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <301> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <302> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <303> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <304> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <305> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <306> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <307> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <308> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <309> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <310> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <311> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <312> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <313> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <314> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <315> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <316> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <317> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <318> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <319> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <320> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <321> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <322> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <323> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <324> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <325> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <326> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <327> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <328> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <329> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <330> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <331> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <332> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <333> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <334> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <335> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <336> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <337> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <338> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <339> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <340> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <341> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <342> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <343> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <344> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <345> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <346> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <347> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <348> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <349> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <350> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <351> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <352> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <353> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <354> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <355> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <356> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <357> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <358> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <359> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <360> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <361> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <362> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <363> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <364> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <365> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <366> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <367> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <368> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <369> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <370> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <371> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <372> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <373> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <374> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <375> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <376> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <377> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <378> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <379> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <380> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <381> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <382> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <383> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <384> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <385> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <386> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <387> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <388> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <389> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <390> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <391> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <392> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <393> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <394> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <395> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <396> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <397> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <398> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <399> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <400> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <401> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <402> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <403> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <404> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <405> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <406> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <407> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <408> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <409> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <410> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <411> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <412> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <413> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <414> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <415> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <416> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <417> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <418> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <419> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <420> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <421> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <422> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <423> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <424> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <425> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <426> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <427> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <428> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <429> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <430> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <431> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <432> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <433> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <434> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <435> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <436> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <437> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <438> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <439> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <440> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <441> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <442> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <443> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <444> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <445> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <446> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <447> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <448> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <449> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <450> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <451> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <452> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <453> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <454> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <455> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <456> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <457> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <458> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <459> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <460> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <461> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <462> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <463> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <464> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <465> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <466> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <467> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <468> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <469> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <470> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <471> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <472> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <473> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <474> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <475> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <476> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <477> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <478> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <479> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <480> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <481> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <482> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <483> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <484> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <485> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <486> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <487> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <488> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <489> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <490> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <491> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <492> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <493> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <494> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <495> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <496> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <497> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <498> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <499> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <500> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <501> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <502> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <503> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <504> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <505> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <506> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <507> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <508> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <509> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <510> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <511> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <512> of signal reg3 is undriven 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":251:9:251:12|Bit <513> of signal reg3 is undriven 
Post processing for work.vinterf.rtl
@W: CL169 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":519:4:519:5|Pruning Register IACKINS  
@W: CL117 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":451:4:451:5|Latch generated from process for signal SELGEO, probably caused by a missing assignment in an if or case stmt
@W: CL117 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":451:4:451:5|Latch generated from process for signal SELBASE32, probably caused by a missing assignment in an if or case stmt
@N: CL177 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":451:4:451:5|Sharing sequential element SELBASE32.
@W: CL190 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":472:4:472:5|Optimizing register bit VAS(0) to a constant 0
@W: CL190 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":1142:4:1142:5|Optimizing register bit nLBWAIT to a constant 1
@W: CL190 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Optimizing register bit IACKOUTB to a constant 1
@W: CL190 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Optimizing register bit PULSE(4) to a constant 0
@W: CL190 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Optimizing register bit PULSE(5) to a constant 0
@W: CL171 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":472:4:472:5|Pruning Register bit <0> of VAS(15 downto 0)  
@W: CL171 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Pruning Register bit <5> of PULSE(10 downto 0)  
@W: CL171 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Pruning Register bit <4> of PULSE(10 downto 0)  
@W: CL169 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Pruning Register IACKOUTB  
@W: CL169 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":1142:4:1142:5|Pruning Register nLBWAIT  
@N: CD630 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":42:7:42:16|Synthesizing work.spi_interf.rtl 
@W:"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":112:2:112:10|syn_enum_encoding should be used on types. Please change syn_encoding to syn_enum_encoding
@N: CD231 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":100:17:100:18|Using onehot encoding for type tstate1 (s1_count="100000000000000000000000000")
@W: CD604 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":558:8:558:24|OTHERS clause is not synthesized 
Post processing for work.spi_interf.rtl
@N: CL177 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":589:4:589:5|Sharing sequential element CROMWDT.
@W: CL190 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":266:4:266:5|Optimizing register bit DACCfgValue(0) to a constant 0
@W: CL190 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":266:4:266:5|Optimizing register bit DACCfgValue(1) to a constant 0
@W: CL190 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":266:4:266:5|Optimizing register bit DACCfgValue(2) to a constant 0
@W: CL190 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":266:4:266:5|Optimizing register bit DACCfgValue(3) to a constant 0
@W: CL190 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":266:4:266:5|Optimizing register bit DACCfgValue(14) to a constant 0
@W: CL190 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":266:4:266:5|Optimizing register bit DACCfgValue(15) to a constant 0
@W: CL171 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":266:4:266:5|Pruning Register bit <15> of DACCfgValue(15 downto 0)  
@W: CL171 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":266:4:266:5|Pruning Register bit <14> of DACCfgValue(15 downto 0)  
@W: CL171 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":266:4:266:5|Pruning Register bit <3> of DACCfgValue(15 downto 0)  
@W: CL171 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":266:4:266:5|Pruning Register bit <2> of DACCfgValue(15 downto 0)  
@W: CL171 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":266:4:266:5|Pruning Register bit <1> of DACCfgValue(15 downto 0)  
@W: CL171 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":266:4:266:5|Pruning Register bit <0> of DACCfgValue(15 downto 0)  
@N: CD630 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":28:7:28:11|Synthesizing work.roc32.rtl 
@W:"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":326:2:326:5|syn_enum_encoding should be used on types. Please change syn_encoding to syn_enum_encoding
@N: CD231 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":326:15:326:16|Using onehot encoding for type tstate1 (s1_idle="10000000000000")
@N: CD233 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":333:15:333:16|Using sequential encoding for type tstate2
@W: CD279 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":291:6:291:7|Port po of component event_fifo not found on corresponding entity
@W: CD279 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":292:6:292:7|Port pi of component event_fifo not found on corresponding entity
@W: CD279 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":300:6:300:8|Port wpe of component event_fifo not found on corresponding entity
@W: CD279 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":301:6:301:8|Port rpe of component event_fifo not found on corresponding entity
@W: CD604 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":888:8:888:26|OTHERS clause is not synthesized 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":144:9:144:18|Signal bncres_cnt is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":145:9:145:18|Signal bnc_number is undriven 
@N: CD630 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":4:7:4:16|Synthesizing work.event_fifo.struct_event_fifo 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":95:27:95:34|Signal net00002 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":97:76:97:83|Signal net00023 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":98:6:98:13|Signal net00024 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":98:16:98:23|Signal net00025 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":98:26:98:33|Signal net00026 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":98:36:98:43|Signal net00027 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":98:46:98:53|Signal net00028 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":98:56:98:63|Signal net00029 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":98:66:98:73|Signal net00030 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":98:76:98:83|Signal net00031 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":99:6:99:13|Signal net00032 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":99:16:99:23|Signal net00033 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":99:26:99:33|Signal net00034 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":99:36:99:43|Signal net00035 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":99:46:99:53|Signal net00036 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":99:56:99:63|Signal net00037 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":99:66:99:73|Signal net00038 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":99:76:99:83|Signal net00039 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":100:6:100:13|Signal net00040 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":100:16:100:23|Signal net00041 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":100:26:100:33|Signal net00042 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":100:36:100:43|Signal net00043 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":100:46:100:53|Signal net00044 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":100:56:100:63|Signal net00045 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":100:66:100:73|Signal net00046 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":100:76:100:83|Signal net00047 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":101:6:101:13|Signal net00048 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":101:16:101:23|Signal net00049 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":101:26:101:33|Signal net00050 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":101:36:101:43|Signal net00051 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":101:46:101:53|Signal net00052 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":101:56:101:63|Signal net00053 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":101:66:101:73|Signal net00054 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\event_fifo\event_fifo.vhd":101:76:101:83|Signal net00055 is undriven 
@N: CD630 :"C:\Programmi\libero73\Synplify\Synplify_862H\lib\proasic\proasicplus.vhd":59:10:59:12|Synthesizing apa.or2.syn_black_box 
Post processing for apa.or2.syn_black_box
@N: CD630 :"C:\Programmi\libero73\Synplify\Synplify_862H\lib\proasic\proasicplus.vhd":145:10:145:12|Synthesizing apa.or3.syn_black_box 
Post processing for apa.or3.syn_black_box
@N: CD630 :"C:\Programmi\libero73\Synplify\Synplify_862H\lib\proasic\proasicplus.vhd":4467:10:4467:21|Synthesizing apa.fifo256x9sst.syn_black_box 
Post processing for apa.fifo256x9sst.syn_black_box
@N: CD630 :"C:\Programmi\libero73\Synplify\Synplify_862H\lib\proasic\proasicplus.vhd":5079:7:5079:9|Synthesizing apa.gnd.arch 
Post processing for apa.gnd.arch
@N: CD630 :"C:\Programmi\libero73\Synplify\Synplify_862H\lib\proasic\proasicplus.vhd":5092:7:5092:9|Synthesizing apa.pwr.arch 
Post processing for apa.pwr.arch
Post processing for work.event_fifo.struct_event_fifo
Post processing for work.roc32.rtl
@W: CL163 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":91:7:91:11|Bit <0> of signal DPR_P is floating
@W: CL163 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":91:7:91:11|Bit <1> of signal DPR_P is floating
@W: CL163 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":91:7:91:11|Bit <2> of signal DPR_P is floating
@W: CL163 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":91:7:91:11|Bit <3> of signal DPR_P is floating
@N: CD630 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\reset_mod.vhd":31:7:31:15|Synthesizing work.reset_mod.rtl 
Post processing for work.reset_mod.rtl
@N: CD630 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\PDLCFG\PDLCFG.vhd":4:7:4:12|Synthesizing work.pdlcfg.struct_pdlcfg 
@N: CD630 :"C:\Programmi\libero73\Synplify\Synplify_862H\lib\proasic\proasicplus.vhd":4706:10:4706:21|Synthesizing apa.ram256x9sstp.syn_black_box 
Post processing for apa.ram256x9sstp.syn_black_box
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\PDLCFG\PDLCFG.vhd":74:7:74:14|Signal net00000 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\PDLCFG\PDLCFG.vhd":74:27:74:34|Signal net00002 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\PDLCFG\PDLCFG.vhd":74:37:74:44|Signal net00003 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\PDLCFG\PDLCFG.vhd":74:47:74:54|Signal net00004 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\PDLCFG\PDLCFG.vhd":74:57:74:64|Signal net00005 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\PDLCFG\PDLCFG.vhd":74:67:74:74|Signal net00006 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\PDLCFG\PDLCFG.vhd":74:77:74:84|Signal net00007 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\PDLCFG\PDLCFG.vhd":75:6:75:13|Signal net00008 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\PDLCFG\PDLCFG.vhd":75:16:75:23|Signal net00009 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\PDLCFG\PDLCFG.vhd":75:26:75:33|Signal net00010 is undriven 
Post processing for work.pdlcfg.struct_pdlcfg
@N: CD630 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":27:7:27:16|Synthesizing work.i2c_interf.rtl 
@W:"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":66:2:66:10|syn_enum_encoding should be used on types. Please change syn_encoding to syn_enum_encoding
@W:"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":66:2:66:10|syn_enum_encoding should be used on types. Please change syn_encoding to syn_enum_encoding
@N: CD231 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":61:17:61:18|Using onehot encoding for type tstate1 (s1_idle="10000000000000")
@N: CD231 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":68:17:68:18|Using onehot encoding for type tstate2 (s2_idle="1000000000")
@W: CD604 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":436:12:436:32|OTHERS clause is not synthesized 
@W: CD639 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":97:10:97:13|Bit <0> of signal data is undriven 
Post processing for work.i2c_interf.rtl
@W: CL170 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":329:3:329:4|Pruning bit <7> of AIR_COMMAND(15 downto 0) - not in use ... 
@W: CL170 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":329:3:329:4|Pruning bit <6> of AIR_COMMAND(15 downto 0) - not in use ... 
@W: CL170 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":329:3:329:4|Pruning bit <5> of AIR_COMMAND(15 downto 0) - not in use ... 
@W: CL170 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":329:3:329:4|Pruning bit <4> of AIR_COMMAND(15 downto 0) - not in use ... 
@W: CL170 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":329:3:329:4|Pruning bit <3> of AIR_COMMAND(15 downto 0) - not in use ... 
@W: CL170 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":306:4:306:5|Pruning bit <7> of COMMAND(15 downto 0) - not in use ... 
@W: CL170 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":306:4:306:5|Pruning bit <6> of COMMAND(15 downto 0) - not in use ... 
@W: CL170 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":306:4:306:5|Pruning bit <5> of COMMAND(15 downto 0) - not in use ... 
@W: CL170 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":306:4:306:5|Pruning bit <4> of COMMAND(15 downto 0) - not in use ... 
@W: CL170 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":306:4:306:5|Pruning bit <3> of COMMAND(15 downto 0) - not in use ... 
@W: CL111 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":169:2:169:3|All reachable assignments to DATA(2) assign '0', register removed by optimization
@W: CL111 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":169:2:169:3|All reachable assignments to DATA(3) assign '0', register removed by optimization
@W: CL111 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":169:2:169:3|All reachable assignments to DATA(4) assign '0', register removed by optimization
@W: CL111 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":169:2:169:3|All reachable assignments to DATA(5) assign '0', register removed by optimization
@W: CL111 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":169:2:169:3|All reachable assignments to DATA(6) assign '0', register removed by optimization
@W: CL111 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":169:2:169:3|All reachable assignments to DATA(7) assign '0', register removed by optimization
@W: CL208 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":169:2:169:3|All reachable assignments to bit 1 of DATA(15 downto 1) assign 0, register removed by optimization
@W: CL208 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":169:2:169:3|All reachable assignments to bit 2 of DATA(15 downto 1) assign 0, register removed by optimization
@W: CL208 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":169:2:169:3|All reachable assignments to bit 3 of DATA(15 downto 1) assign 0, register removed by optimization
@W: CL208 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":169:2:169:3|All reachable assignments to bit 4 of DATA(15 downto 1) assign 0, register removed by optimization
@W: CL208 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":169:2:169:3|All reachable assignments to bit 5 of DATA(15 downto 1) assign 0, register removed by optimization
@W: CL208 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":169:2:169:3|All reachable assignments to bit 6 of DATA(15 downto 1) assign 0, register removed by optimization
@N: CD630 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\dac_interf.vhd":24:7:24:16|Synthesizing work.dac_interf.rtl 
@W:"C:\FrontEnd\Annalisa\work\vx1392\hdl\dac_interf.vhd":64:2:64:10|syn_enum_encoding should be used on types. Please change syn_encoding to syn_enum_encoding
@N: CD231 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\dac_interf.vhd":59:17:59:18|Using onehot encoding for type tstate1 (s1_idle="1000000")
@W: CD604 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\dac_interf.vhd":192:8:192:24|OTHERS clause is not synthesized 
@W: CG296 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\dac_interf.vhd":96:2:96:8|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\dac_interf.vhd":113:18:113:20|Referenced variable reg is not in sensitivity list
Post processing for work.dac_interf.rtl
@N: CD630 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":4:7:4:12|Synthesizing work.daccfg.struct_daccfg 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":74:7:74:14|Signal net00000 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":74:27:74:34|Signal net00002 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":74:37:74:44|Signal net00003 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":74:47:74:54|Signal net00004 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":74:57:74:64|Signal net00005 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":74:67:74:74|Signal net00006 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":74:77:74:84|Signal net00007 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":75:6:75:13|Signal net00008 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":75:16:75:23|Signal net00009 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":75:26:75:33|Signal net00010 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":75:36:75:43|Signal net00011 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":75:46:75:53|Signal net00012 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":75:56:75:63|Signal net00013 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":75:66:75:73|Signal net00014 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":75:76:75:83|Signal net00015 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":76:6:76:13|Signal net00016 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":76:16:76:23|Signal net00017 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\DACCFG\DACCFG.vhd":76:26:76:33|Signal net00018 is undriven 
Post processing for work.daccfg.struct_daccfg
@N: CD630 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":4:7:4:10|Synthesizing work.crom.struct_crom 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":99:7:99:14|Signal net00000 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":99:57:99:64|Signal net00005 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":99:67:99:74|Signal net00006 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":99:77:99:84|Signal net00007 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":100:6:100:13|Signal net00008 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":100:66:100:73|Signal net00014 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":100:76:100:83|Signal net00015 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":101:36:101:43|Signal net00019 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":101:46:101:53|Signal net00020 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":102:6:102:13|Signal net00024 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":102:16:102:23|Signal net00025 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":102:56:102:63|Signal net00029 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":102:66:102:73|Signal net00030 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":103:26:103:33|Signal net00034 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":103:36:103:43|Signal net00035 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":103:76:103:83|Signal net00039 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":104:6:104:13|Signal net00040 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":104:46:104:53|Signal net00044 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":104:56:104:63|Signal net00045 is undriven 
@W: CD638 :"C:\FrontEnd\Annalisa\work\vx1392\smartgen\CROM\CROM.vhd":105:16:105:23|Signal net00049 is undriven 
@N: CD630 :"C:\Programmi\libero73\Synplify\Synplify_862H\lib\proasic\proasicplus.vhd":3846:10:3846:13|Synthesizing apa.dmux.syn_black_box 
Post processing for apa.dmux.syn_black_box
@N: CD630 :"C:\Programmi\libero73\Synplify\Synplify_862H\lib\proasic\proasicplus.vhd":297:10:297:12|Synthesizing apa.inv.syn_black_box 
Post processing for apa.inv.syn_black_box
@N: CD630 :"C:\Programmi\libero73\Synplify\Synplify_862H\lib\proasic\proasicplus.vhd":493:10:493:12|Synthesizing apa.dff.syn_black_box 
Post processing for apa.dff.syn_black_box
@N: CD630 :"C:\Programmi\libero73\Synplify\Synplify_862H\lib\proasic\proasicplus.vhd":321:10:321:14|Synthesizing apa.mux2h.syn_black_box 
Post processing for apa.mux2h.syn_black_box
Post processing for work.crom.struct_crom
@N: CD630 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\clk_interf.vhd":22:7:22:16|Synthesizing work.clk_interf.rtl 
Post processing for work.clk_interf.rtl
Post processing for work.v1392ltm.struct
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\clk_interf.vhd":24:7:24:9|Input CLK is unused
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\clk_interf.vhd":25:7:25:11|Input HWRES is unused
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\clk_interf.vhd":45:7:45:11|Input PULSE is unused
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\clk_interf.vhd":46:7:46:10|Input TICK is unused
@W: CL158 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\clk_interf.vhd":48:7:48:11|Inout DEBUG is unused
@N: CL201 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\dac_interf.vhd":99:4:99:5|Trying to extract state machine for register sstate
Extracted state machine for register sstate
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\dac_interf.vhd":46:7:46:11|Input port bit <10> of pulse(10 downto 0) is unused 
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\dac_interf.vhd":46:7:46:11|Input port bit <8> of pulse(10 downto 0) is unused 
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\dac_interf.vhd":47:7:47:10|Input port bit <3> of tick(3 downto 0) is unused 
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\dac_interf.vhd":47:7:47:10|Input port bit <1> of tick(3 downto 0) is unused 
@W: CL158 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\dac_interf.vhd":49:7:49:11|Inout DEBUG is unused
@N: CL201 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":329:3:329:4|Trying to extract state machine for register sstate2
Extracted state machine for register sstate2
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@N: CL201 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":169:2:169:3|Trying to extract state machine for register sstate
Extracted state machine for register sstate
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":48:7:48:9|Input port bits <120 to 105> of reg(514 downto 0) are unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":49:7:49:11|Input port bits <10 to 8> of pulse(10 downto 0) are unused 
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":49:7:49:11|Input port bit <6> of pulse(10 downto 0) is unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":50:7:50:10|Input port bits <3 to 1> of tick(3 downto 0) are unused 
@W: CL158 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\I2C_interf.vhd":51:7:51:11|Inout DEBUG is unused
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\reset_mod.vhd":56:7:56:11|Input port bits <15 to 13> of debug(31 downto 0) are unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\reset_mod.vhd":58:7:58:11|Input port bits <10 to 2> of pulse(10 downto 0) are unused 
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\reset_mod.vhd":58:7:58:11|Input port bit <0> of pulse(10 downto 0) is unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\reset_mod.vhd":59:7:59:9|Input port bits <472 to 457> of reg(514 downto 0) are unused 
@N: CL201 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":638:4:638:5|Trying to extract state machine for register STATE1
Extracted state machine for register STATE1
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
@N: CL201 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":583:4:583:5|Trying to extract state machine for register STATE2
Extracted state machine for register STATE2
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":106:7:106:9|Input port bits <344 to 338> of reg(514 downto 0) are unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":106:7:106:9|Input port bits <336 to 333> of reg(514 downto 0) are unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":106:7:106:9|Input port bits <328 to 300> of reg(514 downto 0) are unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":106:7:106:9|Input port bits <47 to 32> of reg(514 downto 0) are unused 
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":106:7:106:9|Input port bit <20> of reg(514 downto 0) is unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":108:7:108:11|Input port bits <10 to 4> of pulse(10 downto 0) are unused 
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":108:7:108:11|Input port bit <1> of pulse(10 downto 0) is unused 
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":81:7:81:13|Input PSM_SP0 is unused
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":82:7:82:13|Input PSM_SP1 is unused
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":83:7:83:13|Input PSM_SP2 is unused
@W: CL158 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":103:7:103:11|Inout DEBUG is unused
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\roc32.vhd":107:7:107:10|Input TICK is unused
@W: CL171 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":589:4:589:5|Pruning Register bit <15> of DACCFG_WDT(15 downto 0)  
@W: CL171 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":589:4:589:5|Pruning Register bit <14> of DACCFG_WDT(15 downto 0)  
@W: CL171 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":589:4:589:5|Pruning Register bit <3> of DACCFG_WDT(15 downto 0)  
@W: CL171 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":589:4:589:5|Pruning Register bit <2> of DACCFG_WDT(15 downto 0)  
@W: CL171 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":589:4:589:5|Pruning Register bit <1> of DACCFG_WDT(15 downto 0)  
@W: CL189 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":589:4:589:5|Register bit DACCFG_WDT(0) is always 0, optimizing ...
@W: CL169 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":589:4:589:5|Pruning Register DACCFG_WDT(0)  
@N: CL201 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":266:4:266:5|Trying to extract state machine for register sstate
Extracted state machine for register sstate
State machine has 27 reachable states with original encodings of:
   000000000000000000000000001
   000000000000000000000000010
   000000000000000000000000100
   000000000000000000000001000
   000000000000000000000010000
   000000000000000000000100000
   000000000000000000001000000
   000000000000000000010000000
   000000000000000000100000000
   000000000000000001000000000
   000000000000000010000000000
   000000000000000100000000000
   000000000000001000000000000
   000000000000010000000000000
   000000000000100000000000000
   000000000001000000000000000
   000000000010000000000000000
   000000000100000000000000000
   000000001000000000000000000
   000000010000000000000000000
   000000100000000000000000000
   000001000000000000000000000
   000010000000000000000000000
   000100000000000000000000000
   001000000000000000000000000
   010000000000000000000000000
   100000000000000000000000000
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":85:7:85:9|Input port bits <480 to 473> of reg(514 downto 0) are unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":86:7:86:11|Input port bits <9 to 7> of pulse(10 downto 0) are unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":86:7:86:11|Input port bits <5 to 1> of pulse(10 downto 0) are unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":88:7:88:10|Input port bits <3 to 2> of tick(3 downto 0) are unused 
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":88:7:88:10|Input port bit <0> of tick(3 downto 0) is unused 
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":50:7:50:13|Input HWCLEAR is unused
@W: CL158 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\spi_interf.vhd":87:7:87:11|Inout DEBUG is unused
@W: CL190 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Optimizing register bit LB_ADDR(0) to a constant 0
@W: CL171 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Pruning Register bit <0> of LB_ADDR(11 downto 0)  
@N: CL201 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Trying to extract state machine for register STATE1
Extracted state machine for register STATE1
State machine has 11 reachable states with original encodings of:
   00000000001
   00000000010
   00000000100
   00000001000
   00000010000
   00000100000
   00001000000
   00010000000
   00100000000
   01000000000
   10000000000
@N: CL201 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":1142:4:1142:5|Trying to extract state machine for register STATE5
Extracted state machine for register STATE5
State machine has 7 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
@N: CL201 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":981:4:981:5|Trying to extract state machine for register STATE2
Extracted state machine for register STATE2
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":139:7:139:11|Input port bit <7> of debug(31 downto 0) is unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":144:7:144:9|Input port bits <514 to 481> of reg(514 downto 0) are unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":144:7:144:9|Input port bits <456 to 345> of reg(514 downto 0) are unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":144:7:144:9|Input port bits <296 to 233> of reg(514 downto 0) are unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":144:7:144:9|Input port bits <200 to 153> of reg(514 downto 0) are unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":144:7:144:9|Input port bits <136 to 121> of reg(514 downto 0) are unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":144:7:144:9|Input port bits <104 to 48> of reg(514 downto 0) are unused 
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":144:7:144:9|Input port bit <24> of reg(514 downto 0) is unused 
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":144:7:144:9|Input port bit <19> of reg(514 downto 0) is unused 
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":144:7:144:9|Input port bit <15> of reg(514 downto 0) is unused 
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":146:7:146:10|Input port bit <3> of tick(3 downto 0) is unused 
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":146:7:146:10|Input port bit <1> of tick(3 downto 0) is unused 
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":69:7:69:13|Input IACKINB is unused
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":73:7:73:13|Input BERRVME is unused
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":94:7:94:11|Input DPR_P is unused
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":96:7:96:9|Input PAF is unused
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":97:7:97:9|Input PAE is unused
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":99:7:99:17|Input FF is unused
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":125:7:125:13|Input nLBPCKE is unused
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\vinterf.vhd":126:7:126:13|Input nLBPCKR is unused
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\ctrl.vhd":39:6:39:9|Input port bit <3> of tick(3 downto 0) is unused 
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\ctrl.vhd":39:6:39:9|Input port bit <1> of tick(3 downto 0) is unused 
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\ctrl.vhd":37:6:37:10|Input PULSE is unused
@W: CL158 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\ctrl.vhd":38:6:38:10|Inout DEBUG is unused
@N: CL201 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\pdl_interf.vhd":115:4:115:5|Trying to extract state machine for register sstate
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\pdl_interf.vhd":56:10:56:12|Input port bits <152 to 137> of reg(514 downto 0) are unused 
@W: CL234 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\pdl_interf.vhd":57:10:57:14|Input port bits <10 to 9> of pulse(10 downto 0) are unused 
@W: CL209 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\pdl_interf.vhd":57:10:57:14|Input port bit <7> of pulse(10 downto 0) is unused 
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\pdl_interf.vhd":31:10:31:14|Input CLEAR is unused
@W: CL158 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\pdl_interf.vhd":54:10:54:14|Inout DEBUG is unused
@W: CL159 :"C:\FrontEnd\Annalisa\work\vx1392\hdl\pdl_interf.vhd":58:10:58:13|Input TICK is unused
@END
Process took 0h:00m:30s realtime, 0h:00m:27s cputime
# Fri Apr 24 17:52:44 2009

###########################################################]
Synplicity Proasic Technology Mapper, Version 9.0.0, Build 368R, Built Nov 27 2006 12:29:38
Copyright (C) 1994-2006, Synplicity Inc.  All Rights Reserved
Product Version Version 8.6.2H
Reading constraint file: C:\FrontEnd\Annalisa\work\vx1392\synthesis\v1392ltm_syn.sdc
Adding property syn_false_path1104, value "comment Path dal Full della FIFO eventi al bit del bus dati VME su cui viene riletto lo status through n:REG[17]" to view:work.v1392ltm(struct)
@N: MF249 |Running in 32-bit mode.
Adding property syn_clock, value "rise_offset=0.0,fall_offset=0.0,rs=0.0,fs=0.0,improve=0.0,route=0.0,rref=ALICLK:r,fref=ALICLK:f", to port ALICLK
Adding property syn_clock, value "rise_offset=0.0,fall_offset=0.0,rs=0.0,fs=0.0,improve=0.0,route=0.0,rref=LCLK:r,fref=LCLK:f", to port LCLK
Adding property syn_input_delay47, value "r=10.00,f=10.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ALICLK:r", to port NLBPCKE
Adding property syn_input_delay48, value "r=10.00,f=10.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ALICLK:r", to port NLBPCKR
Adding property syn_input_delay50, value "r=10.00,f=10.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ALICLK:r", to port nLBRDY
Adding property syn_output_delay43, value "r=10.00,f=10.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ALICLK:r", to port NLBCLR
Adding property syn_output_delay44, value "r=10.00,f=10.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ALICLK:r", to port NLBCS
Adding property syn_output_delay49, value "r=10.00,f=10.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ALICLK:r", to port NLBRD
Adding property syn_output_delay51, value "r=10.00,f=10.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ALICLK:r", to port NLBRES
Adding property syn_output_delay52, value "r=10.00,f=10.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ALICLK:r", to port NLBWAIT
Adding property syn_output_delay42, value "r=10.00,f=10.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ALICLK:r", to port nLBAS
Adding property syn_input_delay27, value "r=10.00,f=10.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ALICLK:r", to port LB[31:0]
Adding property syn_output_delay28, value "r=10.00,f=10.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ALICLK:r", to port LB[31:0]
Adding property syn_input_delay29, value "r=10.00,f=10.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ALICLK:r", to port LBSP[31:0]
Adding property syn_output_delay30, value "r=10.00,f=10.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ALICLK:r", to port LBSP[31:0]
Adding property syn_input_delay45, value "r=10.00,f=10.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ALICLK:r", to port NLBLAST
Adding property syn_output_delay46, value "r=10.00,f=10.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=ALICLK:r", to port NLBLAST
@W|Constraints on tristate nets are currently not supported


@W: MO111 :|tristate driver un1_I7_t[5] on net un1_I7[5] has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver un1_I7_t[4] on net un1_I7[4] has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver un1_I7_t[3] on net un1_I7[3] has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver un1_I7_t[2] on net un1_I7[2] has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver un1_I7_t[1] on net un1_I7[1] has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver un1_I7_t[0] on net un1_I7[0] has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_9_t on net N_9 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_8_t on net N_8 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_7_t on net N_7 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_6_t on net N_6 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_5_t on net N_5 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_4_t on net N_4 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_42_t on net N_42 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_41_t on net N_41 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_40_t on net N_40 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_3_t on net N_3 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_39_t on net N_39 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_38_t on net N_38 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_37_t on net N_37 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_36_t on net N_36 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_35_t on net N_35 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_34_t on net N_34 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_33_t on net N_33 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_32_t on net N_32 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_31_t on net N_31 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_30_t on net N_30 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_2_t on net N_2 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_29_t on net N_29 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_28_t on net N_28 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_27_t on net N_27 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_26_t on net N_26 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_25_t on net N_25 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_24_t on net N_24 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_23_t on net N_23 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_22_t on net N_22 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_21_t on net N_21 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_20_t on net N_20 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_1_t on net N_1 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_19_t on net N_19 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_18_t on net N_18 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_17_t on net N_17 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_16_t on net N_16 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_15_t on net N_15 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_14_t on net N_14 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_13_t on net N_13 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_12_t on net N_12 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_11_t on net N_11 has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver N_10_t on net N_10 has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_9 on net DEBUG_9 has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_8 on net DEBUG_8 has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_7 on net DEBUG_7 has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_6 on net DEBUG_6 has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_5 on net DEBUG_5 has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_4 on net DEBUG_4 has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_3 on net DEBUG_3 has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_20 on net TST[8] has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_2 on net DEBUG_2 has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_19 on net TST[9] has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_18 on net TST[10] has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_17 on net TST[11] has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_16 on net TST[12] has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_15 on net DEBUG_15 has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_14 on net DEBUG_14 has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_13 on net DEBUG_13 has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_12 on net DEBUG_12 has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_11 on net DEBUG_11 has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_10 on net DEBUG_10 has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG_1 on net DEBUG_1 has its enable tied to GND (module v1392ltm) 
@W: MO111 :"c:\frontend\annalisa\work\vx1392\hdl\v1392ltm.vhd":150:10:150:14|tristate driver DEBUG on net DEBUG has its enable tied to GND (module v1392ltm) 
@W: MO111 :|tristate driver SP_6 on net SP_6 has its enable tied to GND (module ctrl) 
@W: MO111 :|tristate driver SP_5 on net SP_5 has its enable tied to GND (module ctrl) 
@W: MO111 :|tristate driver SP_4 on net SP_4 has its enable tied to GND (module ctrl) 
@W: MO111 :|tristate driver SP_3 on net SP_3 has its enable tied to GND (module ctrl) 
@W: MO111 :|tristate driver SP_2 on net SP_2 has its enable tied to GND (module ctrl) 
@W: MO111 :|tristate driver SP_1 on net SP_1 has its enable tied to GND (module ctrl) 
@W: MO111 :|tristate driver undriven_inst on net undriven_net has its enable tied to GND (module VINTERF) 
@W: MO111 :|tristate driver undriven_inst on net undriven_net has its enable tied to GND (module RESET_MOD) 
Automatic dissolve at startup in view:work.CROM(struct_crom) of U1(GND)
Automatic dissolve at startup in view:work.DACCFG(struct_daccfg) of U1(GND)
Automatic dissolve at startup in view:work.PDLCFG(struct_pdlcfg) of U1(GND)
Automatic dissolve at startup in view:work.event_fifo(struct_event_fifo) of U1(GND)
Automatic dissolve at startup in view:work.event_fifo(struct_event_fifo) of U0(PWR)
Automatic dissolve at startup in view:work.ROC32(rtl) of event_meb(event_fifo)
Automatic dissolve at startup in view:work.ctrl(rtl) of LED5_DRV(MONOSTABLE)
Automatic dissolve at startup in view:work.ctrl(rtl) of LED4_DRV(MONOSTABLE)
Automatic dissolve at startup in view:work.ctrl(rtl) of LED3_DRV(MONOSTABLE_LED3_DRV)
Automatic dissolve at startup in view:work.ctrl(rtl) of LED2_DRV(MONOSTABLE_LED2_DRV)
Automatic dissolve at startup in view:work.ctrl(rtl) of LED1_DRV(MONOSTABLE)
Automatic dissolve at startup in view:work.ctrl(rtl) of LED0_DRV(MONOSTABLE)
Automatic dissolve at startup in view:work.v1392ltm(struct) of I16(lbspare)
Automatic dissolve at startup in view:work.v1392ltm(struct) of I7(ctrl)
Automatic dissolve at startup in view:work.v1392ltm(struct) of I11(PDLCFG)
Automatic dissolve at startup in view:work.v1392ltm(struct) of I14(DACCFG)
Automatic dissolve at startup in view:work.v1392ltm(struct) of I6(CROM)
Automatic dissolve at startup in view:work.v1392ltm(struct) of I9(CLK_INTERF)
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\monostable.vhd":57:4:57:5|Removing sequential instance I7.LED3_DRV.TMONOS of view:PrimLib.dffrse(prim) because there are no references to its outputs 
@W: BN132 :"c:\frontend\annalisa\work\vx1392\hdl\monostable.vhd":57:4:57:5|Removing sequential instance I7.LED2_DRV.MONOUT,  because it is equivalent to instance I7.LED3_DRV.MONOUT
@W: BN132 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG2[514],  because it is equivalent to instance I2.REG3[514]
@W: BN132 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG1[514],  because it is equivalent to instance I2.REG3[514]
@W: BN132 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG2[15:0],  because it is equivalent to instance I2.REG3[15:0]
@W: BN132 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG1[15:0],  because it is equivalent to instance I2.REG3[15:0]
RTL optimization done.

Finished RTL optimizations (Time elapsed 0h:00m:01s; Memory used current: 48MB peak: 51MB)
Encoding state machine work.DAC_INTERF(rtl)-sstate[0:6]
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine work.I2C_INTERF(rtl)-sstate2[0:9]
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine work.I2C_INTERF(rtl)-sstate[0:13]
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
@N: MF238 :"c:\frontend\annalisa\work\vx1392\hdl\reset_mod.vhd":111:18:111:29|Found 16 bit incrementor, 'un3_activity[15:0]'
@N: MF238 :"c:\frontend\annalisa\work\vx1392\hdl\reset_mod.vhd":177:18:177:25|Found 32 bit incrementor, 'cnt2_2[31:0]'
@N: MF238 :"c:\frontend\annalisa\work\vx1392\hdl\reset_mod.vhd":180:20:180:27|Found 4 bit incrementor, 'un1_cnt1_1[3:0]'
@N: MF238 :"c:\frontend\annalisa\work\vx1392\hdl\reset_mod.vhd":241:15:241:23|Found 6 bit incrementor, 'un1_tcnt1[5:0]'
@N: MO106 :"c:\frontend\annalisa\work\vx1392\hdl\roc32.vhd":753:42:753:48|Found ROM, 'un2_i2c_chain[6:0]', 60 words by 7 bits 
Encoding state machine work.ROC32(rtl)-STATE1[0:13]
original code -> new code
   00000000000001 -> 0000
   00000000000010 -> 0001
   00000000000100 -> 0010
   00000000001000 -> 0011
   00000000010000 -> 0100
   00000000100000 -> 0101
   00000001000000 -> 0110
   00000010000000 -> 0111
   00000100000000 -> 1000
   00001000000000 -> 1001
   00010000000000 -> 1010
   00100000000000 -> 1011
   01000000000000 -> 1100
   10000000000000 -> 1101
Encoding state machine work.ROC32(rtl)-STATE2[0:2]
original code -> new code
   00 -> 001
   01 -> 010
   10 -> 100
@N: MF238 :"c:\frontend\annalisa\work\vx1392\hdl\roc32.vhd":566:24:566:34|Found 32 bit incrementor, 'un2_bnc_cnt[31:0]'
@N: MF176 |Default generator successful 
Encoding state machine work.SPI_INTERF(rtl)-sstate[0:26]
original code -> new code
   000000000000000000000000001 -> 00000
   000000000000000000000000010 -> 00001
   000000000000000000000000100 -> 00011
   000000000000000000000001000 -> 00010
   000000000000000000000010000 -> 00110
   000000000000000000000100000 -> 00111
   000000000000000000001000000 -> 00101
   000000000000000000010000000 -> 00100
   000000000000000000100000000 -> 01100
   000000000000000001000000000 -> 01101
   000000000000000010000000000 -> 01111
   000000000000000100000000000 -> 01110
   000000000000001000000000000 -> 01010
   000000000000010000000000000 -> 01011
   000000000000100000000000000 -> 01001
   000000000001000000000000000 -> 01000
   000000000010000000000000000 -> 11000
   000000000100000000000000000 -> 11001
   000000001000000000000000000 -> 11011
   000000010000000000000000000 -> 11010
   000000100000000000000000000 -> 11110
   000001000000000000000000000 -> 11111
   000010000000000000000000000 -> 11101
   000100000000000000000000000 -> 11100
   001000000000000000000000000 -> 10100
   010000000000000000000000000 -> 10101
   100000000000000000000000000 -> 10111
Encoding state machine work.VINTERF(rtl)-STATE1[0:10]
original code -> new code
   00000000001 -> 00000000001
   00000000010 -> 00000000010
   00000000100 -> 00000000100
   00000001000 -> 00000001000
   00000010000 -> 00000010000
   00000100000 -> 00000100000
   00001000000 -> 00001000000
   00010000000 -> 00010000000
   00100000000 -> 00100000000
   01000000000 -> 01000000000
   10000000000 -> 10000000000
Encoding state machine work.VINTERF(rtl)-STATE2[0:5]
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine work.VINTERF(rtl)-STATE5[0:6]
original code -> new code
   00000001 -> 000
   00000010 -> 001
   00000100 -> 010
   00001000 -> 011
   00010000 -> 100
   00100000 -> 101
   01000000 -> 110
Automatic dissolve during optimization of view:work.RESET_MOD(rtl) of un2_cnt2_1(PM_ADDC__0_2_APA600-F)

Finished factoring (Time elapsed 0h:00m:25s; Memory used current: 61MB peak: 62MB)
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[96] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[95] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[94] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[93] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[92] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[279] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[278] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[277] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[276] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[275] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[274] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[273] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[272] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[271] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[270] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[269] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[268] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[267] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[359] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[358] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[357] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[356] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[355] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[354] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[353] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[352] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[351] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[350] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[349] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[348] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"c:\frontend\annalisa\work\vx1392\hdl\vinterf.vhd":564:4:564:5|Removing sequential instance I2.REG_1[347] of view:PrimLib.dffr(prim) because there are no references to its outputs 

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:30s; Memory used current: 63MB peak: 63MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:31s; Memory used current: 64MB peak: 65MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:43s; Memory used current: 63MB peak: 65MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:44s; Memory used current: 62MB peak: 65MB)

Finished preparing to map (Time elapsed 0h:00m:48s; Memory used current: 64MB peak: 65MB)

High Fanout Net Report
**********************

Driver Instance / Pin Name                               Fanout, notes                   
-----------------------------------------------------------------------------------------
I0.TICKi[0] / Q                                          42                              
I0.TICKi[2] / Q                                          23                              
I11.M0 / DO0                                             49                              
I0.CLEAR / Y                                             341 : 339 asynchronous set/reset
I2.REG_1[124] / Q                                        17                              
I2.REG_1[125] / Q                                        14                              
I2.REG_1[126] / Q                                        21                              
I2.REG_1[127] / Q                                        22                              
I3.sstate[6] / Q                                         30                              
I3.sstate[9] / Q                                         108                             
I3.un1_load_res / Y                                      150 : 150 asynchronous set/reset
I2.BLTCYC / Q                                            36                              
I2.SINGCYC / Q                                           39                              
I2.WRITES / Q                                            25                              
I2.REGMAP[2] / Q                                         14                              
I2.REGMAP[7] / Q                                         17                              
I2.REGMAP[16] / Q                                        19                              
I2.REGMAP[18] / Q                                        18                              
I2.REGMAP[19] / Q                                        18                              
I2.REGMAP[20] / Q                                        18                              
I2.REGMAP[24] / Q                                        18                              
I2.REGMAP[29] / Q                                        19                              
I2.STATE1[9] / Q                                         15                              
I2.STATE1[8] / Q                                         16                              
I2.STATE1[7] / Q                                         13                              
I2.STATE1[2] / Q                                         35                              
I2.un10_hwres / Y                                        437 : 437 asynchronous set/reset
I2.REGMAP[31] / Q                                        34                              
I2.REGMAP[28] / Q                                        32                              
I2.REGMAP[26] / Q                                        23                              
I2.REGMAP[13] / Q                                        34                              
I2.un5_noe16ri_0_0 / Y                                   17                              
I2.un7_noe32ri_0_0 / Y                                   17                              
I2.STATE5[0] / Q                                         51                              
I2.STATE5[2] / Q                                         17                              
I2.un1_STATE1_6_i_a2_0_o2 / Y                            24                              
I2.TCNT_0_sqmuxa_i_s / Y                                 13                              
I2.un1_REG_0_sqmuxa_i_o2 / Y                             17                              
I5.sstate[0] / Q                                         13                              
I5.sstate[1] / Q                                         15                              
I5.sstate[2] / Q                                         15                              
I5.sstate[3] / Q                                         14                              
I5.sstate[4] / Q                                         16                              
I10.CNT[0] / Q                                           19                              
I10.CNT[1] / Q                                           17                              
I10.CNT[2] / Q                                           16                              
I10.CNT[3] / Q                                           15                              
I10.CNT[4] / Q                                           14                              
I10.CNT[5] / Q                                           14                              
I10.STATE1[0] / Q                                        18                              
I10.STATE1[1] / Q                                        19                              
I10.STATE1[2] / Q                                        19                              
I10.STATE1[3] / Q                                        21                              
I0.SOFT_PON_GENERATE.P_SoftPON.stop2 / Q                 36                              
I1.sstate2[9] / Q                                        19                              
I1.sstate[13] / Q                                        18                              
I8.sstate[6] / Q                                         27                              
I8.sstate[0] / Q                                         37                              
I8.sstate[5] / Q                                         21                              
I3.MODE / Q                                              53                              
I0.HWRES / Y                                             446 : 405 asynchronous set/reset
I2.un5_noe16ri_0_0_a2_0 / Y                              36                              
I2.VSEL_0_a2 / Y                                         19                              
I2.DSS / Q                                               17                              
I2.REGMAP[8] / Q                                         27                              
I0.BNC_RESi / Q                                          36                              
I2.REG3[514] / Q                                         23 : 2 asynchronous set/reset   
VDB_pad[0] / Y                                           23                              
VDB_pad[1] / Y                                           19                              
VDB_pad[2] / Y                                           17                              
VDB_pad[3] / Y                                           16                              
VDB_pad[4] / Y                                           16                              
VDB_pad[5] / Y                                           16                              
VDB_pad[6] / Y                                           16                              
VDB_pad[7] / Y                                           16                              
VDB_pad[8] / Y                                           16                              
VDB_pad[9] / Y                                           16                              
VDB_pad[10] / Y                                          16                              
VDB_pad[11] / Y                                          16                              
VDB_pad[12] / Y                                          16                              
VDB_pad[13] / Y                                          16                              
VDB_pad[14] / Y                                          16                              
VDB_pad[15] / Y                                          18                              
I10.un1_STATE1_19_i_i / Y                                32                              
I10.CRC32_2_i_0_a2[17] / Y                               110                             
I10.FID_6_0_iv_0_a2_2_0_a2[3] / Y                        33                              
I10.STATE1_tr16_1_0_a2_0_a2_0_a2_0_a2 / Y                34                              
I10.FID_6_iv_0_0_a2_1_0_a2[28] / Y                       28                              
I10.un1_EVENT_DWORD_0_sqmuxa_0_o5_0_a2_0_a2_0_a2 / Y     14                              
I2.END_PK_1_0_i_a2_0_a2 / Y                              65                              
I2.N_7_i_0_a2 / Y                                        32                              
I2.un1_STATE2_8_0_0_0_o2 / Y                             64                              
I10.un1_evread / Y                                       25                              
I3.AE_1_sqmuxa / Y                                       48                              
I2.STATE5_0_sqmuxa_0_a3_0_a2 / Y                         33                              
I2.LB_i_6_sn_m1 / Y                                      36                              
I2.OR_RDATA_5_i_o2[0] / Y                                49                              
I5.N_400_1_i_i_i_o3 / Y                                  38                              
I5.RESCNT_6_0_a3[0] / Y                                  16                              
I10.N_105_i_0_a2_0_a2 / Y                                34                              
I10.un4_bnc_res_NE / Y                                   33                              
I2.VDBi_16_1_a2_2[1] / Y                                 16                              
I2.un1_STATE1_34_0 / Y                                   32                              
I3.un1_sstate_2 / Y                                      55                              
I3.un1_sstate_14 / Y                                     48                              
I2.PULSE_0_sqmuxa_1_0_a2_0_i2_0_a2_0_a2 / Y              22                              
I2.un1_STATE2_12_0_0 / Y                                 32                              
I2.un1_STATE2_16_0_0 / Y                                 32                              
I2.un776_regmap_14_i_0_o2 / Y                            18                              
I2.N_28_i_i / Y                                          32                              
I2.LB_DOUT_0_sqmuxa_0_a2_0_a2 / Y                        36                              
I2.VDBi_66_sn_m1 / Y                                     14                              
I2.VDBi_16_1_a2_3[1] / Y                                 14                              
I2.REG_0_sqmuxa_0_a3 / Y                                 17                              
I2.REG1_0_sqmuxa_0_a3 / Y                                16                              
I2.un1_anycyc_i_0_o2_i_a2 / Y                            34                              
I2.VDBi_9_sqmuxa / Y                                     16                              
I2.PIPEB_4_i_a2[0] / Y                                   32                              
I2.un1_STATE5_10_i / Y                                   32                              
I5.DACCfgValue_9_i_a2[4] / Y                             17                              
I10.un1_STATE1_18_0_0 / Y                                32                              
I10.un1_STATE1_2_0_i_a3_i / Y                            32                              
I1.N_279_i_i_o2_0_o3 / Y                                 16                              
I1.I2C_RDATA_9_i_o3[8] / Y                               16                              
I8.un1_sstate_16_0 / Y                                   16                              
I8.sstate_0_sqmuxa_0_a3 / Y                              17                              
I10.EVENT_DWORD_17_i_o2_1_o2[7] / Y                      30                              
I2.REG_1_277_e / Y                                       17                              
I2.REGMAP[23] / Q                                        18                              
I10.EVENT_DWORD_17_i_0_o2[3] / Y                         20                              
I2.N_2522_i_i_o2 / Y                                     32                              
I3.REG_m_46[129] / Y                                     48                              
I3.AE_0_sqmuxa / Y                                       48                              
I2.REG_1_373_e / Y                                       16                              
I2.REGMAP[33] / Q                                        18                              
I2.REG_1_309_e / Y                                       19                              
I2.REG_1_486_e / Y                                       32                              
I2.REG_1_454_e / Y                                       32                              
I2.REG_1_421_e / Y                                       16                              
I2.REG_1_405_e / Y                                       32                              
I2.REG_1_357_e / Y                                       16                              
I2.REG_1_341_e / Y                                       19                              
I2.REG_1_261_e / Y                                       16                              
I2.REG_1_240_e / Y                                       16                              
I2.REG_1_224_e / Y                                       16                              
I2.REG_1_208_e / Y                                       16                              
I10.un1_ORATETMO_1.I_17_i / Y                            13                              
LB_pad_i[31] / Y                                         32                              
I3.AE_7_r_i[47] / Y                                      48                              
I5.RESCNT_6_r_i[0] / Y                                   17                              
=========================================================================================

Promoting Net CLK_c_c on GL33  LCLK_pad
Promoting Net ALICLK_c on GL33  ALICLK_pad
Promoting Net ASB_c on GL33  ASB_pad
Replicating I5.N_528_i_0, fanout 17 segments 2
Replicating N_6864, fanout 48 segments 4
Replicating I2.LB_nOE_i_0, fanout 32 segments 3
Replicating I10.N_701_i_0, fanout 13 segments 2
Replicating I2.N_2688_i, fanout 16 segments 2
Replicating I2.N_2720_i, fanout 16 segments 2
Replicating I2.N_2752_i, fanout 16 segments 2
Replicating I2.N_2784_i, fanout 16 segments 2
Replicating I2.N_2944_i, fanout 19 segments 2
Replicating I2.N_2976_i, fanout 16 segments 2
Replicating I2.N_3072_i, fanout 32 segments 3
Replicating I2.N_3104_i, fanout 16 segments 2
Replicating I2.N_3170_i, fanout 32 segments 3
Replicating I2.N_3234_i, fanout 32 segments 3
Replicating I2.N_2880_i, fanout 19 segments 2
Replicating I2.REGMAP_i_i[33], fanout 19 segments 2
Replicating I2.N_3008_i, fanout 16 segments 2
Replicating I3.AE_0_sqmuxa_i, fanout 48 segments 4
Replicating I3.REG_m_i[129], fanout 48 segments 4
Replicating I2.N_457_i_0, fanout 32 segments 3
Replicating I10.N_190_i, fanout 20 segments 2
Replicating I2.REGMAP_i_i[23], fanout 19 segments 2
Replicating I2.N_2816_i_0, fanout 17 segments 2
Replicating I10.N_1229_i, fanout 30 segments 3
Replicating I8.sstate_0_sqmuxa, fanout 17 segments 2
Replicating I8.un1_sstate_16, fanout 16 segments 2
Replicating I1.N_594, fanout 16 segments 2
Replicating I1.N_279, fanout 16 segments 2
Replicating I10.N_1469, fanout 32 segments 3
Replicating I10.un1_STATE1_18, fanout 32 segments 3
Replicating I5.N_402, fanout 17 segments 2
Replicating I2.N_2570, fanout 32 segments 3
Replicating I2.N_616, fanout 32 segments 3
Replicating I2.VDBi_9_sqmuxa, fanout 16 segments 2
Replicating I2.N_2507, fanout 34 segments 3
Replicating I2.REG1_0_sqmuxa, fanout 16 segments 2
Replicating I2.REG_0_sqmuxa, fanout 17 segments 2
Replicating I2.N_2512, fanout 14 segments 2
Replicating I2.N_2033, fanout 14 segments 2
Replicating I2.LB_DOUT_0_sqmuxa, fanout 36 segments 3
Replicating I2.N_2613, fanout 32 segments 3
Replicating I2.N_441, fanout 18 segments 2
Replicating I2.un1_STATE2_16, fanout 32 segments 3
Replicating I2.un1_STATE2_13_4, fanout 32 segments 3
Replicating I2.PULSE_0_sqmuxa_1, fanout 40 segments 4
Replicating I3.un1_sstate_14, fanout 48 segments 4
Replicating I3.un1_sstate_2, fanout 55 segments 5
Replicating I2.un1_STATE1_34, fanout 32 segments 3
Replicating I2.N_2511, fanout 16 segments 2
Replicating I10.un4_bnc_res_i, fanout 33 segments 3
Replicating I10.N_105_i_0, fanout 34 segments 3
Replicating I5.N_313, fanout 16 segments 2
Replicating I5.N_1078, fanout 39 segments 4
Replicating I2.N_2572, fanout 49 segments 5
Replicating I2.LB_i_6_sn_N_2, fanout 36 segments 3
Replicating I2.STATE5_0_sqmuxa, fanout 33 segments 3
Replicating I3.AE_1_sqmuxa, fanout 48 segments 4
Replicating I10.un2_evread[14], fanout 25 segments 3
Replicating I2.N_1996, fanout 64 segments 6
Replicating I2.N_7_i, fanout 32 segments 3
Replicating I2.N_85, fanout 65 segments 6
Replicating I10.N_1454, fanout 15 segments 2
Replicating I10.N_1575, fanout 28 segments 3
Replicating I10.N_620_4, fanout 36 segments 3
Replicating I10.N_1574, fanout 33 segments 3
Replicating I10.N_532_3, fanout 112 segments 10
Replicating I10.N_205, fanout 32 segments 3
Buffering VDB_in[15], fanout 18 segments 2
Buffering VDB_in[14], fanout 16 segments 2
Buffering VDB_in[13], fanout 16 segments 2
Buffering VDB_in[12], fanout 16 segments 2
Buffering VDB_in[11], fanout 16 segments 2
Buffering VDB_in[10], fanout 16 segments 2
Buffering VDB_in[9], fanout 16 segments 2
Buffering VDB_in[8], fanout 16 segments 2
Buffering VDB_in[7], fanout 16 segments 2
Buffering VDB_in[6], fanout 16 segments 2
Buffering VDB_in[5], fanout 16 segments 2
Buffering VDB_in[4], fanout 16 segments 2
Buffering VDB_in[3], fanout 16 segments 2
Buffering VDB_in[2], fanout 17 segments 2
Buffering VDB_in[1], fanout 19 segments 2
Buffering VDB_in[0], fanout 23 segments 2
Replicating RUN_c, fanout 23 segments 2
Replicating LBSP_c[2], fanout 36 segments 3
Replicating TST_c[5], fanout 27 segments 3
Replicating TST_c[2], fanout 17 segments 2
Replicating TST_c[1], fanout 19 segments 2
Replicating NOEAD_c, fanout 36 segments 3
Replicating HWRES_c, fanout 447 segments 38
Replicating MD_PDL_c, fanout 59 segments 5
Replicating I8.sstate[5], fanout 22 segments 2
Replicating I8.sstate[0], fanout 37 segments 4
Replicating I8.sstate[6], fanout 28 segments 3
Replicating I1.sstate[13], fanout 18 segments 2
Replicating I1.sstate2[9], fanout 19 segments 2
Replicating I0.SOFT_PON_GENERATE.P_SoftPON.stop2, fanout 36 segments 3
Replicating I10.STATE1[3], fanout 23 segments 2
Replicating I10.STATE1[2], fanout 19 segments 2
Replicating I10.STATE1[1], fanout 21 segments 2
Replicating I10.STATE1[0], fanout 22 segments 2
Replicating I10.CNT[5], fanout 14 segments 2
Replicating I10.CNT[4], fanout 14 segments 2
Replicating I10.CNT[3], fanout 15 segments 2
Replicating I10.CNT[2], fanout 16 segments 2
Replicating I10.CNT[1], fanout 17 segments 2
Replicating I10.CNT[0], fanout 19 segments 2
Replicating I5.sstate[4], fanout 16 segments 2
Replicating I5.sstate[3], fanout 14 segments 2
Replicating I5.sstate[2], fanout 15 segments 2
Replicating I5.sstate[1], fanout 15 segments 2
Replicating I5.sstate[0], fanout 13 segments 2
Replicating I2.N_66, fanout 23 segments 2
Replicating I2.N_2523, fanout 13 segments 2
Replicating I2.N_83, fanout 24 segments 2
Replicating I2.STATE5[2], fanout 21 segments 2
Replicating I2.STATE5[0], fanout 54 segments 5
Replicating I2.un7_noe32ri, fanout 17 segments 2
Replicating I2.un5_noe16ri, fanout 17 segments 2
Replicating I2.REGMAP[13], fanout 36 segments 3
Replicating I2.REGMAP[26], fanout 23 segments 2
Replicating I2.REGMAP[28], fanout 33 segments 3
Replicating I2.REGMAP[31], fanout 36 segments 3
Replicating I2.un10_hwres, fanout 438 segments 37
Replicating I2.STATE1[2], fanout 35 segments 3
Replicating I2.STATE1[7], fanout 13 segments 2
Replicating I2.STATE1[8], fanout 19 segments 2
Replicating I2.STATE1[9], fanout 21 segments 2
Replicating I2.REGMAP[29], fanout 21 segments 2
Replicating I2.REGMAP[24], fanout 19 segments 2
Replicating I2.REGMAP[20], fanout 19 segments 2
Replicating I2.REGMAP[19], fanout 19 segments 2
Replicating I2.REGMAP[18], fanout 19 segments 2
Replicating I2.REGMAP[16], fanout 20 segments 2
Replicating I2.REGMAP[7], fanout 17 segments 2
Replicating I2.REGMAP[2], fanout 16 segments 2
Replicating I2.WRITES, fanout 29 segments 3
Replicating I2.SINGCYC, fanout 41 segments 4
Replicating I2.BLTCYC, fanout 38 segments 4
Replicating I3.un1_load_res, fanout 150 segments 13
Replicating I3.sstate[9], fanout 115 segments 10
Replicating I3.sstate[6], fanout 43 segments 4
Replicating REG[127], fanout 22 segments 2
Replicating REG[126], fanout 21 segments 2
Replicating REG[125], fanout 14 segments 2
Replicating REG[124], fanout 17 segments 2
Replicating CLEAR, fanout 351 segments 30
Buffering PDLCFG_DT[0], fanout 49 segments 5
Replicating TICK[2], fanout 23 segments 2
Replicating TICK[0], fanout 43 segments 4
Replicating I2.un10_hwres_32, fanout 17 segments 2
Replicating I2.un10_hwres_8, fanout 14 segments 2
Replicating I2.un10_hwres_7, fanout 14 segments 2
Replicating HWRES_c_36, fanout 15 segments 2
Replicating HWRES_c_32, fanout 17 segments 2
Replicating HWRES_c_23, fanout 17 segments 2
Replicating HWRES_c_22, fanout 13 segments 2
Replicating HWRES_c_21, fanout 19 segments 2
Replicating HWRES_c_13, fanout 15 segments 2
Replicating HWRES_c_10, fanout 14 segments 2
Replicating HWRES_c_0, fanout 92 segments 8
Replicating NOEAD_c_0, fanout 14 segments 2
Replicating I0.CLEAR_0_i, fanout 30 segments 3
Replicating I10.N_1585, fanout 13 segments 2
Replicating I0.N_259, fanout 52 segments 5
Replicating I10.N_176, fanout 21 segments 2
Replicating TST_c[15], fanout 53 segments 5
Replicating TST_c[0], fanout 13 segments 2
Buffering NPWON_c, fanout 52 segments 5
Replicating I2.STATE1[1], fanout 13 segments 2
Replicating I3.un1_load_res, fanout 15 segments 2
Replicating REG[105], fanout 13 segments 2
Replicating WDOGTO, fanout 41 segments 4
Replicating LOAD_RES, fanout 49 segments 5
Buffering PDLCFG_DT[0], fanout 13 segments 2
Replicating HWRES_c_27, fanout 16 segments 2
Replicating HWRES_c_7, fanout 13 segments 2
Replicating RUN_c, fanout 13 segments 2
Replicating I2.un10_hwres_6, fanout 13 segments 2
Replicating HWRES_c_0_6, fanout 13 segments 2

Finished technology mapping (Time elapsed 0h:00m:49s; Memory used current: 62MB peak: 65MB)

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:51s; Memory used current: 62MB peak: 65MB)

Added 25 Buffers
Added 385 Cells via replication

Finished restoring hierarchy (Time elapsed 0h:00m:51s; Memory used current: 63MB peak: 65MB)
Writing Analyst data base C:\FrontEnd\Annalisa\work\vx1392\synthesis\v1392ltm.srm
Writing EDIF Netlist and constraint files
Found clock ALICLK with period 25.00ns 
Found clock v1392ltm|ASB with period 20.00ns 
Found clock LCLK with period 25.00ns 
Port NLBPCKE - has input  constraint of 10.00ns w.r.t. clock ALICLK:r 
Port NLBPCKR - has input  constraint of 10.00ns w.r.t. clock ALICLK:r 
Port nLBRDY - has input  constraint of 10.00ns w.r.t. clock ALICLK:r 
Port NLBCLR - has output constraint of 10.00ns w.r.t. clock ALICLK:r 
Port NLBCS - has output constraint of 10.00ns w.r.t. clock ALICLK:r 
Port NLBRD - has output constraint of 10.00ns w.r.t. clock ALICLK:r 
Port NLBRES - has output constraint of 10.00ns w.r.t. clock ALICLK:r 
Port NLBWAIT - has output constraint of 10.00ns w.r.t. clock ALICLK:r 
Port nLBAS - has output constraint of 10.00ns w.r.t. clock ALICLK:r 
Port LB[31:0] - has output constraint of 10.00ns w.r.t. clock ALICLK:r 
Port LB[31:0] - has input  constraint of 10.00ns w.r.t. clock ALICLK:r 
Port LBSP[31:0] - has output constraint of 10.00ns w.r.t. clock ALICLK:r 
Port LBSP[31:0] - has input  constraint of 10.00ns w.r.t. clock ALICLK:r 
Port NLBLAST - has output constraint of 10.00ns w.r.t. clock ALICLK:r 
Port NLBLAST - has input  constraint of 10.00ns w.r.t. clock ALICLK:r 
@W|Net CLEAR_0 appears to be a clock source which was not identified. Assuming default frequency. 
@W|Net DS_i_a2 appears to be a clock source which was not identified. Assuming default frequency. 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Apr 24 17:53:41 2009
#


Top view:               v1392ltm
Library name:           APA
Operating conditions:   TYPICAL ( T = 25.0, V = 2.50, P = 1.00, tree_type = balanced_tree )
Requested Frequency:    40.0 MHz
Wire load mode:         top
Wire load model:        APA
Paths requested:        5
Constraint File(s):    C:\FrontEnd\Annalisa\work\vx1392\synthesis\v1392ltm_syn.sdc
                       
@N: MT195 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..


Performance Summary 
*******************


Worst slack in design: -4.262

                   Requested     Estimated     Requested     Estimated                Clock        Clock             
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group             
---------------------------------------------------------------------------------------------------------------------
ALICLK             40.0 MHz      41.1 MHz      25.000        24.330        0.670      declared     default_clkgroup_0
LCLK               40.0 MHz      34.2 MHz      25.000        29.262        -4.262     declared     default_clkgroup_1
=====================================================================================================================





Clock Relationships
*******************

Clocks                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting      Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
ALICLK        ALICLK  |  25.000      0.670   |  No paths    -      |  No paths    -      |  No paths    -    
ALICLK        LCLK    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
LCLK          ALICLK  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
LCLK          LCLK    |  25.000      -4.262  |  No paths    -      |  No paths    -      |  12.500      5.395
v1392ltm|ASB  LCLK    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port         Starting            User           Arrival     Required           
Name         Reference           Constraint     Time        Time         Slack 
             Clock                                                             
-------------------------------------------------------------------------------
LBSP[0]      ALICLK (rising)     10.000         NA          NA           NA    
LBSP[1]      ALICLK (rising)     10.000         NA          NA           NA    
LBSP[15]     ALICLK (rising)     10.000         NA          NA           NA    
LBSP[16]     ALICLK (rising)     10.000         NA          NA           NA    
LBSP[17]     ALICLK (rising)     10.000         NA          NA           NA    
LBSP[18]     ALICLK (rising)     10.000         NA          NA           NA    
LBSP[19]     ALICLK (rising)     10.000         NA          NA           NA    
LBSP[20]     ALICLK (rising)     10.000         NA          NA           NA    
LBSP[21]     ALICLK (rising)     10.000         NA          NA           NA    
LBSP[22]     ALICLK (rising)     10.000         NA          NA           NA    
LBSP[23]     ALICLK (rising)     10.000         NA          NA           NA    
LBSP[24]     ALICLK (rising)     10.000         NA          NA           NA    
LBSP[25]     ALICLK (rising)     10.000         NA          NA           NA    
LBSP[26]     ALICLK (rising)     10.000         NA          NA           NA    
LBSP[27]     ALICLK (rising)     10.000         NA          NA           NA    
LBSP[28]     ALICLK (rising)     10.000         NA          NA           NA    
LBSP[29]     ALICLK (rising)     10.000         NA          NA           NA    
LBSP[30]     ALICLK (rising)     10.000         NA          NA           NA    
LBSP[31]     ALICLK (rising)     10.000         NA          NA           NA    
LB[0]        ALICLK (rising)     10.000         10.000      20.328       10.328
LB[1]        ALICLK (rising)     10.000         10.000      20.328       10.328
LB[2]        ALICLK (rising)     10.000         10.000      20.328       10.328
LB[3]        ALICLK (rising)     10.000         10.000      20.328       10.328
LB[4]        ALICLK (rising)     10.000         10.000      20.328       10.328
LB[5]        ALICLK (rising)     10.000         10.000      20.328       10.328
LB[6]        ALICLK (rising)     10.000         10.000      20.328       10.328
LB[7]        ALICLK (rising)     10.000         10.000      20.328       10.328
LB[8]        ALICLK (rising)     10.000         10.000      20.328       10.328
LB[9]        ALICLK (rising)     10.000         10.000      20.328       10.328
LB[10]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[11]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[12]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[13]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[14]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[15]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[16]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[17]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[18]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[19]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[20]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[21]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[22]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[23]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[24]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[25]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[26]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[27]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[28]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[29]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[30]       ALICLK (rising)     10.000         10.000      21.928       11.928
LB[31]       ALICLK (rising)     10.000         10.000      21.928       11.928
NLBPCKE      ALICLK (rising)     10.000         NA          NA           NA    
NLBPCKR      ALICLK (rising)     10.000         NA          NA           NA    
nLBRDY       ALICLK (rising)     10.000         10.000      10.670       0.670 
===============================================================================


Output Ports: 

Port         Starting            User                      Arrival     Required           
Name         Reference           Constraint                Time        Time         Slack 
             Clock                                                                        
------------------------------------------------------------------------------------------
LBSP[0]      LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[1]      LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[2]      ALICLK (rising)     10.000(ALICLK rising)     6.468       15.000       8.532 
LBSP[3]      ALICLK (rising)     10.000(ALICLK rising)     3.148       15.000       11.852
LBSP[9]      LCLK (rising)       10.000(ALICLK rising)     4.748       NA           NA    
LBSP[14]     LCLK (rising)       10.000(ALICLK rising)     3.988       NA           NA    
LBSP[15]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[16]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[17]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[18]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[19]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[20]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[21]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[22]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[23]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[24]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[25]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[26]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[27]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[28]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[29]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[30]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LBSP[31]     LCLK (rising)       10.000(ALICLK rising)     4.714       NA           NA    
LB[0]        ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[1]        ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[2]        ALICLK (rising)     10.000(ALICLK rising)     8.914       15.000       6.086 
LB[3]        ALICLK (rising)     10.000(ALICLK rising)     8.914       15.000       6.086 
LB[4]        ALICLK (rising)     10.000(ALICLK rising)     8.914       15.000       6.086 
LB[5]        ALICLK (rising)     10.000(ALICLK rising)     8.914       15.000       6.086 
LB[6]        ALICLK (rising)     10.000(ALICLK rising)     8.914       15.000       6.086 
LB[7]        ALICLK (rising)     10.000(ALICLK rising)     8.914       15.000       6.086 
LB[8]        ALICLK (rising)     10.000(ALICLK rising)     8.914       15.000       6.086 
LB[9]        ALICLK (rising)     10.000(ALICLK rising)     8.914       15.000       6.086 
LB[10]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[11]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[12]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[13]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[14]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[15]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[16]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[17]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[18]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[19]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[20]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[21]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[22]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[23]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[24]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[25]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[26]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[27]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[28]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[29]       ALICLK (rising)     10.000(ALICLK rising)     9.114       15.000       5.886 
LB[30]       ALICLK (rising)     10.000(ALICLK rising)     8.914       15.000       6.086 
LB[31]       ALICLK (rising)     10.000(ALICLK rising)     8.914       15.000       6.086 
NLBCLR       LCLK (rising)       10.000(ALICLK rising)     4.418       NA           NA    
NLBLAST      ALICLK (rising)     10.000(ALICLK rising)     3.148       15.000       11.852
NLBRD        ALICLK (rising)     10.000(ALICLK rising)     3.148       15.000       11.852
NLBRES       LCLK (rising)       10.000(ALICLK rising)     14.452      NA           NA    
nLBAS        ALICLK (rising)     10.000(ALICLK rising)     3.148       15.000       11.852
==========================================================================================



====================================
Detailed Report for Clock: ALICLK
====================================



Starting Points with Worst Slack
********************************

                   Starting                                               Arrival          
Instance           Reference     Type     Pin        Net                  Time        Slack
                   Clock                                                                   
-------------------------------------------------------------------------------------------
nLBRDY             ALICLK        Port     nLBRDY     nLBRDY               10.000      0.670
I2.STATE5[1]       ALICLK        DFFC     Q          STATE5[1]            0.600       4.734
I2.STATE5_0[0]     ALICLK        DFFC     Q          STATE5_0[0]          0.600       4.842
I2.LB_nOE          ALICLK        DFFC     Q          LB_nOE               0.600       5.886
I2.LBUSTMO[1]      ALICLK        DFFS     Q          LBUSTMO_i_0_i[1]     0.600       7.684
I2.LBUSTMO[2]      ALICLK        DFFS     Q          LBUSTMO[2]           0.600       7.720
I2.LBUSTMO[0]      ALICLK        DFFS     Q          LBUSTMO_i_0_i[0]     0.600       8.296
I10.BNC_CNT[6]     ALICLK        DFFC     Q          BNC_CNT[6]           0.600       8.522
I0.BNC_RESi        ALICLK        DFFC     Q          LBSP_c[2]            0.480       8.532
I2.LBUSTMO[3]      ALICLK        DFFS     Q          LBUSTMO_i_0_i[3]     0.600       8.626
===========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                        Required          
Instance           Reference     Type     Pin     Net              Time         Slack
                   Clock                                                             
-------------------------------------------------------------------------------------
I2.STATE5[0]       ALICLK        DFFC     D       STATE5_ns[0]     24.256       0.670
I2.STATE5_0[0]     ALICLK        DFFC     D       STATE5_ns[0]     24.256       0.670
I2.STATE5_1[0]     ALICLK        DFFC     D       STATE5_ns[0]     24.256       0.670
I2.STATE5_2[0]     ALICLK        DFFC     D       STATE5_ns[0]     24.256       0.670
I2.STATE5_3[0]     ALICLK        DFFC     D       STATE5_ns[0]     24.256       0.670
I2.LB_s[0]         ALICLK        DFFC     D       LB_s_79          24.256       2.286
I2.LB_s[1]         ALICLK        DFFC     D       LB_s_80          24.256       2.286
I2.LB_s[2]         ALICLK        DFFC     D       LB_s_81          24.256       2.286
I2.LB_s[3]         ALICLK        DFFC     D       LB_s_82          24.256       2.286
I2.LB_s[4]         ALICLK        DFFC     D       LB_s_83          24.256       2.286
=====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Requested Period:                        25.000
    - Setup time:                            0.744
    = Required time:                         24.256

    - Propagation time:                      13.586
    - User constraint on starting point:     10.000
    = Slack (non-critical) :                 0.670

    Number of logic level(s):                5
    Starting point:                          nLBRDY / nLBRDY
    Ending point:                            I2.STATE5[0] / D
    The start point is clocked by            ALICLK [rising]
    The end   point is clocked by            ALICLK [rising] on pin CLK

Instance / Net                                  Pin        Pin               Arrival     No. of    
Name                               Type         Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
nLBRDY                             Port         nLBRDY     In      0.000     10.000      -         
nLBRDY                             Net          -          -       0.000     -           1         
nLBRDY_pad                         IB33         PAD        In      -         10.000      -         
nLBRDY_pad                         IB33         Y          Out     0.744     10.744      -         
nLBRDY_c                           Net          -          -       1.060     -           2         
I2.un1_STATE5_14_i_0_o2            AND2         B          In      -         11.804      -         
I2.un1_STATE5_14_i_0_o2            AND2         Y          Out     0.540     12.344      -         
N_65                               Net          -          -       1.060     -           2         
I2.un1_STATE5_15_i_a2_1            NOR2         A          In      -         13.404      -         
I2.un1_STATE5_15_i_a2_1            NOR2         Y          Out     0.420     13.824      -         
N_2606_i_i                         Net          -          -       2.330     -           5         
I2.STATE5_0_sqmuxa_0_a3_0_a2_0     NAND2FT      B          In      -         16.154      -         
I2.STATE5_0_sqmuxa_0_a3_0_a2_0     NAND2FT      Y          Out     0.552     16.706      -         
STATE5_0_sqmuxa_0                  Net          -          -       4.190     -           11        
I2.STATE5_ns_0_0[0]                NAND3FTT     B          In      -         20.896      -         
I2.STATE5_ns_0_0[0]                NAND3FTT     Y          Out     0.360     21.256      -         
STATE5_ns[0]                       Net          -          -       2.330     -           5         
I2.STATE5[0]                       DFFC         D          In      -         23.586      -         
===================================================================================================
Total path delay (propagation time + setup) of 14.330 is 3.360(23.4%) logic and 10.970(76.6%) route.




====================================
Detailed Report for Clock: LCLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                         Arrival           
Instance              Reference     Type     Pin     Net               Time        Slack 
                      Clock                                                              
-----------------------------------------------------------------------------------------
I2.EVREADi            LCLK          DFFC     Q       EVREAD            0.600       -4.262
I10.REG_1[34]         LCLK          DFFC     Q       REG[34]           0.480       -4.238
I10.REG_1[33]         LCLK          DFFC     Q       REG[33]           0.480       -4.120
I10.REG_1[32]         LCLK          DFFC     Q       REG[32]           0.480       -4.050
I10.REG_1[35]         LCLK          DFFC     Q       REG[35]           0.480       -4.028
I10.REG_1[36]         LCLK          DFFC     Q       REG[36]           0.480       -3.664
I10.STATE1_0[1]       LCLK          DFFC     Q       STATE1_0[1]       0.600       -3.624
I10.REG_1[37]         LCLK          DFFC     Q       REG[37]           0.480       -3.544
I10.FIFO_END_EVNT     LCLK          DFFC     Q       FIFO_END_EVNT     0.600       -3.342
I10.STATE1_0[2]       LCLK          DFFC     Q       STATE1_0[2]       0.600       -3.326
=========================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                Required           
Instance          Reference     Type     Pin     Net                      Time         Slack 
                  Clock                                                                      
---------------------------------------------------------------------------------------------
I10.REG_1[46]     LCLK          DFFC     D       G_0_x2                   24.256       -4.262
I10.CNT[5]        LCLK          DFFC     D       CNT_8_i[5]               24.256       -3.624
I10.CNT_0[5]      LCLK          DFFC     D       CNT_8_i[5]               24.256       -3.624
I10.REG_1[45]     LCLK          DFFC     D       ADD_16x16_slow_I13_S     24.256       -3.116
I10.CNT[4]        LCLK          DFFC     D       N_84                     24.256       -2.670
I10.CNT_0[4]      LCLK          DFFC     D       N_84                     24.256       -2.670
I10.CNT[3]        LCLK          DFFC     D       N_81                     24.256       -2.240
I10.CNT_0[3]      LCLK          DFFC     D       N_81                     24.256       -2.240
I10.REG_1[44]     LCLK          DFFC     D       ADD_16x16_slow_I12_S     24.256       -1.552
I10.CNT[2]        LCLK          DFFC     D       N_78                     24.256       -1.286
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Requested Period:                        25.000
    - Setup time:                            0.744
    = Required time:                         24.256

    - Propagation time:                      28.518
    = Slack (critical) :                     -4.262

    Number of logic level(s):                16
    Starting point:                          I2.EVREADi / Q
    Ending point:                            I10.REG_1[46] / D
    The start point is clocked by            LCLK [rising] on pin CLK
    The end   point is clocked by            LCLK [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
I2.EVREADi                    DFFC        Q        Out     0.600     0.600       -         
EVREAD                        Net         -        -       3.320     -           8         
I_16                          INV         A        In      -         3.920       -         
I_16                          INV         Y        Out     0.552     4.472       -         
I_16                          Net         -        -       2.330     -           5         
I10.un1_REG_1.G_8_0_x2        XOR2        A        In      -         6.802       -         
I10.un1_REG_1.G_8_0_x2        XOR2        Y        Out     0.360     7.162       -         
G_8_0_x2                      Net         -        -       0.630     -           1         
I10.un1_REG_1.G_8_0_a2        NOR3        B        In      -         7.792       -         
I10.un1_REG_1.G_8_0_a2        NOR3        Y        Out     0.552     8.344       -         
I6_un4_CO1                    Net         -        -       1.060     -           2         
I10.un1_REG_1.G_10_0_o2       OR3         A        In      -         9.404       -         
I10.un1_REG_1.G_10_0_o2       OR3         Y        Out     0.312     9.716       -         
I6_un1_CO1_i_0_i              Net         -        -       1.900     -           4         
I10.un1_REG_1.G_15_0_a2       AND2        A        In      -         11.616      -         
I10.un1_REG_1.G_15_0_a2       AND2        Y        Out     0.324     11.940      -         
I7_un3_CO1                    Net         -        -       1.480     -           3         
I10.un1_REG_1.G_14_0_o2       OR2         B        In      -         13.420      -         
I10.un1_REG_1.G_14_0_o2       OR2         Y        Out     0.444     13.864      -         
N220                          Net         -        -       1.060     -           2         
I10.un1_REG_1.G_13_i_a2       NAND2       A        In      -         14.924      -         
I10.un1_REG_1.G_13_i_a2       NAND2       Y        Out     0.420     15.344      -         
I8_un4_CO1                    Net         -        -       1.060     -           2         
I10.un1_REG_1.G_16_0_o2       NAND2       B        In      -         16.404      -         
I10.un1_REG_1.G_16_0_o2       NAND2       Y        Out     0.552     16.956      -         
I8_un1_CO1                    Net         -        -       1.060     -           2         
I10.un1_REG_1.G_18_0_o2       AO21TTF     A        In      -         18.016      -         
I10.un1_REG_1.G_18_0_o2       AO21TTF     Y        Out     0.504     18.520      -         
N224                          Net         -        -       1.060     -           2         
I10.un1_REG_1.G_11_0_a2_0     OAI21       C        In      -         19.580      -         
I10.un1_REG_1.G_11_0_a2_0     OAI21       Y        Out     0.168     19.748      -         
G_11_0_a2_0                   Net         -        -       0.630     -           1         
I10.un1_REG_1.G_11_0_o2       AO21TTF     C        In      -         20.378      -         
I10.un1_REG_1.G_11_0_o2       AO21TTF     Y        Out     0.204     20.582      -         
I10_un1_CO1                   Net         -        -       1.060     -           2         
I10.un1_REG_1.G_5_i_a2        NAND2       A        In      -         21.642      -         
I10.un1_REG_1.G_5_i_a2        NAND2       Y        Out     0.420     22.062      -         
I11_un3_CO1                   Net         -        -       1.060     -           2         
I10.un1_REG_1.G_7_0_o2        NAND2       B        In      -         23.122      -         
I10.un1_REG_1.G_7_0_o2        NAND2       Y        Out     0.552     23.674      -         
N228                          Net         -        -       1.060     -           2         
I10.un1_REG_1.G_6_0_o2        AO21TTF     A        In      -         24.734      -         
I10.un1_REG_1.G_6_0_o2        AO21TTF     Y        Out     0.504     25.238      -         
I12_un1_CO1                   Net         -        -       1.060     -           2         
I10.un1_REG_1.G_0_o2          AO21TTF     A        In      -         26.298      -         
I10.un1_REG_1.G_0_o2          AO21TTF     Y        Out     0.504     26.802      -         
G_0_o2                        Net         -        -       0.630     -           1         
I10.un1_REG_1.G_0_x2          XOR2        B        In      -         27.432      -         
I10.un1_REG_1.G_0_x2          XOR2        Y        Out     0.456     27.888      -         
G_0_x2                        Net         -        -       0.630     -           1         
I10.REG_1[46]                 DFFC        D        In      -         28.518      -         
===========================================================================================
Total path delay (propagation time + setup) of 29.262 is 8.172(27.9%) logic and 21.090(72.1%) route.


Path information for path number 2: 
    Requested Period:                        25.000
    - Setup time:                            0.744
    = Required time:                         24.256

    - Propagation time:                      28.494
    = Slack (non-critical) :                 -4.238

    Number of logic level(s):                17
    Starting point:                          I10.REG_1[34] / Q
    Ending point:                            I10.REG_1[46] / D
    The start point is clocked by            LCLK [rising] on pin CLK
    The end   point is clocked by            LCLK [rising] on pin CLK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
I10.REG_1[34]                 DFFC         Q        Out     0.480     0.480       -         
REG[34]                       Net          -        -       2.990     -           7         
I10.G                         OR2          A        In      -         3.470       -         
I10.G                         OR2          Y        Out     0.324     3.794       -         
un5_evread_7                  Net          -        -       2.330     -           5         
I10.un1_REG_1.G_6             NOR3         A        In      -         6.124       -         
I10.un1_REG_1.G_6             NOR3         Y        Out     0.312     6.436       -         
G_6                           Net          -        -       0.630     -           1         
I10.un1_REG_1.G_8_0_a2_2      NAND3FFT     A        In      -         7.066       -         
I10.un1_REG_1.G_8_0_a2_2      NAND3FFT     Y        Out     0.312     7.378       -         
G_8_0_a2_2                    Net          -        -       0.630     -           1         
I10.un1_REG_1.G_8_0_a2        NOR3         A        In      -         8.008       -         
I10.un1_REG_1.G_8_0_a2        NOR3         Y        Out     0.312     8.320       -         
I6_un4_CO1                    Net          -        -       1.060     -           2         
I10.un1_REG_1.G_10_0_o2       OR3          A        In      -         9.380       -         
I10.un1_REG_1.G_10_0_o2       OR3          Y        Out     0.312     9.692       -         
I6_un1_CO1_i_0_i              Net          -        -       1.900     -           4         
I10.un1_REG_1.G_15_0_a2       AND2         A        In      -         11.592      -         
I10.un1_REG_1.G_15_0_a2       AND2         Y        Out     0.324     11.916      -         
I7_un3_CO1                    Net          -        -       1.480     -           3         
I10.un1_REG_1.G_14_0_o2       OR2          B        In      -         13.396      -         
I10.un1_REG_1.G_14_0_o2       OR2          Y        Out     0.444     13.840      -         
N220                          Net          -        -       1.060     -           2         
I10.un1_REG_1.G_13_i_a2       NAND2        A        In      -         14.900      -         
I10.un1_REG_1.G_13_i_a2       NAND2        Y        Out     0.420     15.320      -         
I8_un4_CO1                    Net          -        -       1.060     -           2         
I10.un1_REG_1.G_16_0_o2       NAND2        B        In      -         16.380      -         
I10.un1_REG_1.G_16_0_o2       NAND2        Y        Out     0.552     16.932      -         
I8_un1_CO1                    Net          -        -       1.060     -           2         
I10.un1_REG_1.G_18_0_o2       AO21TTF      A        In      -         17.992      -         
I10.un1_REG_1.G_18_0_o2       AO21TTF      Y        Out     0.504     18.496      -         
N224                          Net          -        -       1.060     -           2         
I10.un1_REG_1.G_11_0_a2_0     OAI21        C        In      -         19.556      -         
I10.un1_REG_1.G_11_0_a2_0     OAI21        Y        Out     0.168     19.724      -         
G_11_0_a2_0                   Net          -        -       0.630     -           1         
I10.un1_REG_1.G_11_0_o2       AO21TTF      C        In      -         20.354      -         
I10.un1_REG_1.G_11_0_o2       AO21TTF      Y        Out     0.204     20.558      -         
I10_un1_CO1                   Net          -        -       1.060     -           2         
I10.un1_REG_1.G_5_i_a2        NAND2        A        In      -         21.618      -         
I10.un1_REG_1.G_5_i_a2        NAND2        Y        Out     0.420     22.038      -         
I11_un3_CO1                   Net          -        -       1.060     -           2         
I10.un1_REG_1.G_7_0_o2        NAND2        B        In      -         23.098      -         
I10.un1_REG_1.G_7_0_o2        NAND2        Y        Out     0.552     23.650      -         
N228                          Net          -        -       1.060     -           2         
I10.un1_REG_1.G_6_0_o2        AO21TTF      A        In      -         24.710      -         
I10.un1_REG_1.G_6_0_o2        AO21TTF      Y        Out     0.504     25.214      -         
I12_un1_CO1                   Net          -        -       1.060     -           2         
I10.un1_REG_1.G_0_o2          AO21TTF      A        In      -         26.274      -         
I10.un1_REG_1.G_0_o2          AO21TTF      Y        Out     0.504     26.778      -         
G_0_o2                        Net          -        -       0.630     -           1         
I10.un1_REG_1.G_0_x2          XOR2         B        In      -         27.408      -         
I10.un1_REG_1.G_0_x2          XOR2         Y        Out     0.456     27.864      -         
G_0_x2                        Net          -        -       0.630     -           1         
I10.REG_1[46]                 DFFC         D        In      -         28.494      -         
============================================================================================
Total path delay (propagation time + setup) of 29.238 is 7.848(26.8%) logic and 21.390(73.2%) route.


Path information for path number 3: 
    Requested Period:                        25.000
    - Setup time:                            0.744
    = Required time:                         24.256

    - Propagation time:                      28.376
    = Slack (non-critical) :                 -4.120

    Number of logic level(s):                17
    Starting point:                          I10.REG_1[33] / Q
    Ending point:                            I10.REG_1[46] / D
    The start point is clocked by            LCLK [rising] on pin CLK
    The end   point is clocked by            LCLK [rising] on pin CLK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
I10.REG_1[33]                 DFFC         Q        Out     0.480     0.480       -         
REG[33]                       Net          -        -       4.380     -           12        
I10.un1_REG_1.G_6_0           OR2          A        In      -         4.860       -         
I10.un1_REG_1.G_6_0           OR2          Y        Out     0.324     5.184       -         
G_6_0                         Net          -        -       0.630     -           1         
I10.un1_REG_1.G_6             NOR3         B        In      -         5.814       -         
I10.un1_REG_1.G_6             NOR3         Y        Out     0.504     6.318       -         
G_6                           Net          -        -       0.630     -           1         
I10.un1_REG_1.G_8_0_a2_2      NAND3FFT     A        In      -         6.948       -         
I10.un1_REG_1.G_8_0_a2_2      NAND3FFT     Y        Out     0.312     7.260       -         
G_8_0_a2_2                    Net          -        -       0.630     -           1         
I10.un1_REG_1.G_8_0_a2        NOR3         A        In      -         7.890       -         
I10.un1_REG_1.G_8_0_a2        NOR3         Y        Out     0.312     8.202       -         
I6_un4_CO1                    Net          -        -       1.060     -           2         
I10.un1_REG_1.G_10_0_o2       OR3          A        In      -         9.262       -         
I10.un1_REG_1.G_10_0_o2       OR3          Y        Out     0.312     9.574       -         
I6_un1_CO1_i_0_i              Net          -        -       1.900     -           4         
I10.un1_REG_1.G_15_0_a2       AND2         A        In      -         11.474      -         
I10.un1_REG_1.G_15_0_a2       AND2         Y        Out     0.324     11.798      -         
I7_un3_CO1                    Net          -        -       1.480     -           3         
I10.un1_REG_1.G_14_0_o2       OR2          B        In      -         13.278      -         
I10.un1_REG_1.G_14_0_o2       OR2          Y        Out     0.444     13.722      -         
N220                          Net          -        -       1.060     -           2         
I10.un1_REG_1.G_13_i_a2       NAND2        A        In      -         14.782      -         
I10.un1_REG_1.G_13_i_a2       NAND2        Y        Out     0.420     15.202      -         
I8_un4_CO1                    Net          -        -       1.060     -           2         
I10.un1_REG_1.G_16_0_o2       NAND2        B        In      -         16.262      -         
I10.un1_REG_1.G_16_0_o2       NAND2        Y        Out     0.552     16.814      -         
I8_un1_CO1                    Net          -        -       1.060     -           2         
I10.un1_REG_1.G_18_0_o2       AO21TTF      A        In      -         17.874      -         
I10.un1_REG_1.G_18_0_o2       AO21TTF      Y        Out     0.504     18.378      -         
N224                          Net          -        -       1.060     -           2         
I10.un1_REG_1.G_11_0_a2_0     OAI21        C        In      -         19.438      -         
I10.un1_REG_1.G_11_0_a2_0     OAI21        Y        Out     0.168     19.606      -         
G_11_0_a2_0                   Net          -        -       0.630     -           1         
I10.un1_REG_1.G_11_0_o2       AO21TTF      C        In      -         20.236      -         
I10.un1_REG_1.G_11_0_o2       AO21TTF      Y        Out     0.204     20.440      -         
I10_un1_CO1                   Net          -        -       1.060     -           2         
I10.un1_REG_1.G_5_i_a2        NAND2        A        In      -         21.500      -         
I10.un1_REG_1.G_5_i_a2        NAND2        Y        Out     0.420     21.920      -         
I11_un3_CO1                   Net          -        -       1.060     -           2         
I10.un1_REG_1.G_7_0_o2        NAND2        B        In      -         22.980      -         
I10.un1_REG_1.G_7_0_o2        NAND2        Y        Out     0.552     23.532      -         
N228                          Net          -        -       1.060     -           2         
I10.un1_REG_1.G_6_0_o2        AO21TTF      A        In      -         24.592      -         
I10.un1_REG_1.G_6_0_o2        AO21TTF      Y        Out     0.504     25.096      -         
I12_un1_CO1                   Net          -        -       1.060     -           2         
I10.un1_REG_1.G_0_o2          AO21TTF      A        In      -         26.156      -         
I10.un1_REG_1.G_0_o2          AO21TTF      Y        Out     0.504     26.660      -         
G_0_o2                        Net          -        -       0.630     -           1         
I10.un1_REG_1.G_0_x2          XOR2         B        In      -         27.290      -         
I10.un1_REG_1.G_0_x2          XOR2         Y        Out     0.456     27.746      -         
G_0_x2                        Net          -        -       0.630     -           1         
I10.REG_1[46]                 DFFC         D        In      -         28.376      -         
============================================================================================
Total path delay (propagation time + setup) of 29.120 is 8.040(27.6%) logic and 21.080(72.4%) route.


Path information for path number 4: 
    Requested Period:                        25.000
    - Setup time:                            0.744
    = Required time:                         24.256

    - Propagation time:                      28.306
    = Slack (non-critical) :                 -4.050

    Number of logic level(s):                17
    Starting point:                          I10.REG_1[32] / Q
    Ending point:                            I10.REG_1[46] / D
    The start point is clocked by            LCLK [rising] on pin CLK
    The end   point is clocked by            LCLK [rising] on pin CLK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
I10.REG_1[32]                 DFFC         Q        Out     0.480     0.480       -         
REG[32]                       Net          -        -       4.190     -           11        
I10.un1_REG_1.G_6_0           OR2          B        In      -         4.670       -         
I10.un1_REG_1.G_6_0           OR2          Y        Out     0.444     5.114       -         
G_6_0                         Net          -        -       0.630     -           1         
I10.un1_REG_1.G_6             NOR3         B        In      -         5.744       -         
I10.un1_REG_1.G_6             NOR3         Y        Out     0.504     6.248       -         
G_6                           Net          -        -       0.630     -           1         
I10.un1_REG_1.G_8_0_a2_2      NAND3FFT     A        In      -         6.878       -         
I10.un1_REG_1.G_8_0_a2_2      NAND3FFT     Y        Out     0.312     7.190       -         
G_8_0_a2_2                    Net          -        -       0.630     -           1         
I10.un1_REG_1.G_8_0_a2        NOR3         A        In      -         7.820       -         
I10.un1_REG_1.G_8_0_a2        NOR3         Y        Out     0.312     8.132       -         
I6_un4_CO1                    Net          -        -       1.060     -           2         
I10.un1_REG_1.G_10_0_o2       OR3          A        In      -         9.192       -         
I10.un1_REG_1.G_10_0_o2       OR3          Y        Out     0.312     9.504       -         
I6_un1_CO1_i_0_i              Net          -        -       1.900     -           4         
I10.un1_REG_1.G_15_0_a2       AND2         A        In      -         11.404      -         
I10.un1_REG_1.G_15_0_a2       AND2         Y        Out     0.324     11.728      -         
I7_un3_CO1                    Net          -        -       1.480     -           3         
I10.un1_REG_1.G_14_0_o2       OR2          B        In      -         13.208      -         
I10.un1_REG_1.G_14_0_o2       OR2          Y        Out     0.444     13.652      -         
N220                          Net          -        -       1.060     -           2         
I10.un1_REG_1.G_13_i_a2       NAND2        A        In      -         14.712      -         
I10.un1_REG_1.G_13_i_a2       NAND2        Y        Out     0.420     15.132      -         
I8_un4_CO1                    Net          -        -       1.060     -           2         
I10.un1_REG_1.G_16_0_o2       NAND2        B        In      -         16.192      -         
I10.un1_REG_1.G_16_0_o2       NAND2        Y        Out     0.552     16.744      -         
I8_un1_CO1                    Net          -        -       1.060     -           2         
I10.un1_REG_1.G_18_0_o2       AO21TTF      A        In      -         17.804      -         
I10.un1_REG_1.G_18_0_o2       AO21TTF      Y        Out     0.504     18.308      -         
N224                          Net          -        -       1.060     -           2         
I10.un1_REG_1.G_11_0_a2_0     OAI21        C        In      -         19.368      -         
I10.un1_REG_1.G_11_0_a2_0     OAI21        Y        Out     0.168     19.536      -         
G_11_0_a2_0                   Net          -        -       0.630     -           1         
I10.un1_REG_1.G_11_0_o2       AO21TTF      C        In      -         20.166      -         
I10.un1_REG_1.G_11_0_o2       AO21TTF      Y        Out     0.204     20.370      -         
I10_un1_CO1                   Net          -        -       1.060     -           2         
I10.un1_REG_1.G_5_i_a2        NAND2        A        In      -         21.430      -         
I10.un1_REG_1.G_5_i_a2        NAND2        Y        Out     0.420     21.850      -         
I11_un3_CO1                   Net          -        -       1.060     -           2         
I10.un1_REG_1.G_7_0_o2        NAND2        B        In      -         22.910      -         
I10.un1_REG_1.G_7_0_o2        NAND2        Y        Out     0.552     23.462      -         
N228                          Net          -        -       1.060     -           2         
I10.un1_REG_1.G_6_0_o2        AO21TTF      A        In      -         24.522      -         
I10.un1_REG_1.G_6_0_o2        AO21TTF      Y        Out     0.504     25.026      -         
I12_un1_CO1                   Net          -        -       1.060     -           2         
I10.un1_REG_1.G_0_o2          AO21TTF      A        In      -         26.086      -         
I10.un1_REG_1.G_0_o2          AO21TTF      Y        Out     0.504     26.590      -         
G_0_o2                        Net          -        -       0.630     -           1         
I10.un1_REG_1.G_0_x2          XOR2         B        In      -         27.220      -         
I10.un1_REG_1.G_0_x2          XOR2         Y        Out     0.456     27.676      -         
G_0_x2                        Net          -        -       0.630     -           1         
I10.REG_1[46]                 DFFC         D        In      -         28.306      -         
============================================================================================
Total path delay (propagation time + setup) of 29.050 is 8.160(28.1%) logic and 20.890(71.9%) route.


Path information for path number 5: 
    Requested Period:                        25.000
    - Setup time:                            0.744
    = Required time:                         24.256

    - Propagation time:                      28.284
    = Slack (non-critical) :                 -4.028

    Number of logic level(s):                17
    Starting point:                          I10.REG_1[35] / Q
    Ending point:                            I10.REG_1[46] / D
    The start point is clocked by            LCLK [rising] on pin CLK
    The end   point is clocked by            LCLK [rising] on pin CLK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
I10.REG_1[35]                 DFFC         Q        Out     0.480     0.480       -         
REG[35]                       Net          -        -       2.660     -           6         
I10.G                         OR2          B        In      -         3.140       -         
I10.G                         OR2          Y        Out     0.444     3.584       -         
un5_evread_7                  Net          -        -       2.330     -           5         
I10.un1_REG_1.G_6             NOR3         A        In      -         5.914       -         
I10.un1_REG_1.G_6             NOR3         Y        Out     0.312     6.226       -         
G_6                           Net          -        -       0.630     -           1         
I10.un1_REG_1.G_8_0_a2_2      NAND3FFT     A        In      -         6.856       -         
I10.un1_REG_1.G_8_0_a2_2      NAND3FFT     Y        Out     0.312     7.168       -         
G_8_0_a2_2                    Net          -        -       0.630     -           1         
I10.un1_REG_1.G_8_0_a2        NOR3         A        In      -         7.798       -         
I10.un1_REG_1.G_8_0_a2        NOR3         Y        Out     0.312     8.110       -         
I6_un4_CO1                    Net          -        -       1.060     -           2         
I10.un1_REG_1.G_10_0_o2       OR3          A        In      -         9.170       -         
I10.un1_REG_1.G_10_0_o2       OR3          Y        Out     0.312     9.482       -         
I6_un1_CO1_i_0_i              Net          -        -       1.900     -           4         
I10.un1_REG_1.G_15_0_a2       AND2         A        In      -         11.382      -         
I10.un1_REG_1.G_15_0_a2       AND2         Y        Out     0.324     11.706      -         
I7_un3_CO1                    Net          -        -       1.480     -           3         
I10.un1_REG_1.G_14_0_o2       OR2          B        In      -         13.186      -         
I10.un1_REG_1.G_14_0_o2       OR2          Y        Out     0.444     13.630      -         
N220                          Net          -        -       1.060     -           2         
I10.un1_REG_1.G_13_i_a2       NAND2        A        In      -         14.690      -         
I10.un1_REG_1.G_13_i_a2       NAND2        Y        Out     0.420     15.110      -         
I8_un4_CO1                    Net          -        -       1.060     -           2         
I10.un1_REG_1.G_16_0_o2       NAND2        B        In      -         16.170      -         
I10.un1_REG_1.G_16_0_o2       NAND2        Y        Out     0.552     16.722      -         
I8_un1_CO1                    Net          -        -       1.060     -           2         
I10.un1_REG_1.G_18_0_o2       AO21TTF      A        In      -         17.782      -         
I10.un1_REG_1.G_18_0_o2       AO21TTF      Y        Out     0.504     18.286      -         
N224                          Net          -        -       1.060     -           2         
I10.un1_REG_1.G_11_0_a2_0     OAI21        C        In      -         19.346      -         
I10.un1_REG_1.G_11_0_a2_0     OAI21        Y        Out     0.168     19.514      -         
G_11_0_a2_0                   Net          -        -       0.630     -           1         
I10.un1_REG_1.G_11_0_o2       AO21TTF      C        In      -         20.144      -         
I10.un1_REG_1.G_11_0_o2       AO21TTF      Y        Out     0.204     20.348      -         
I10_un1_CO1                   Net          -        -       1.060     -           2         
I10.un1_REG_1.G_5_i_a2        NAND2        A        In      -         21.408      -         
I10.un1_REG_1.G_5_i_a2        NAND2        Y        Out     0.420     21.828      -         
I11_un3_CO1                   Net          -        -       1.060     -           2         
I10.un1_REG_1.G_7_0_o2        NAND2        B        In      -         22.888      -         
I10.un1_REG_1.G_7_0_o2        NAND2        Y        Out     0.552     23.440      -         
N228                          Net          -        -       1.060     -           2         
I10.un1_REG_1.G_6_0_o2        AO21TTF      A        In      -         24.500      -         
I10.un1_REG_1.G_6_0_o2        AO21TTF      Y        Out     0.504     25.004      -         
I12_un1_CO1                   Net          -        -       1.060     -           2         
I10.un1_REG_1.G_0_o2          AO21TTF      A        In      -         26.064      -         
I10.un1_REG_1.G_0_o2          AO21TTF      Y        Out     0.504     26.568      -         
G_0_o2                        Net          -        -       0.630     -           1         
I10.un1_REG_1.G_0_x2          XOR2         B        In      -         27.198      -         
I10.un1_REG_1.G_0_x2          XOR2         Y        Out     0.456     27.654      -         
G_0_x2                        Net          -        -       0.630     -           1         
I10.REG_1[46]                 DFFC         D        In      -         28.284      -         
============================================================================================
Total path delay (propagation time + setup) of 29.028 is 7.968(27.4%) logic and 21.060(72.6%) route.




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                     Starting                                              Arrival           
Instance             Reference     Type             Pin       Net          Time        Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
I10.event_meb.M1     System        FIFO256x9SST     EMPTY     net00009     3.523       17.895
I10.event_meb.M0     System        FIFO256x9SST     EMPTY     net00008     3.523       17.943
I10.event_meb.M2     System        FIFO256x9SST     EMPTY     net00010     3.523       18.135
I10.event_meb.M3     System        FIFO256x9SST     EMPTY     net00011     3.523       19.197
=============================================================================================


Ending Points with Worst Slack
******************************

             Starting                               Required           
Instance     Reference     Type     Pin     Net     Time         Slack 
             Clock                                                     
-----------------------------------------------------------------------
I2.EFS       System        DFFS     D       EF      24.304       17.895
=======================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Requested Period:                        25.000
    - Setup time:                            0.696
    = Required time:                         24.304

    - Propagation time:                      6.409
    = Slack (non-critical) :                 17.895

    Number of logic level(s):                2
    Starting point:                          I10.event_meb.M1 / EMPTY
    Ending point:                            I2.EFS / D
    The start point is clocked by            System [falling] on pin RESET
    The end   point is clocked by            LCLK [rising] on pin CLK

Instance / Net                        Pin       Pin               Arrival     No. of    
Name                 Type             Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
I10.event_meb.M1     FIFO256x9SST     EMPTY     Out     3.523     3.523       -         
net00009             Net              -         -       0.630     -           1         
I10.event_meb.U5     OR3              B         In      -         4.153       -         
I10.event_meb.U5     OR3              Y         Out     0.552     4.705       -         
net00012             Net              -         -       0.630     -           1         
I10.event_meb.U6     OR2              B         In      -         5.335       -         
I10.event_meb.U6     OR2              Y         Out     0.444     5.779       -         
EF                   Net              -         -       0.630     -           1         
I2.EFS               DFFS             D         In      -         6.409       -         
========================================================================================
Total path delay (propagation time + setup) of 7.105 is 5.215(73.4%) logic and 1.890(26.6%) route.



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Report for cell v1392ltm.struct
  Core Cell usage:
              cell count     area count*area
             MUX2H  1559      1.0     1559.0
              DFFC  1281      1.0     1281.0
              AND2   520      1.0      520.0
            NOR2FT   320      1.0      320.0
              NOR2   298      1.0      298.0
              XOR2   295      1.0      295.0
             NAND2   286      1.0      286.0
             OR2FT   241      1.0      241.0
               OR2   236      1.0      236.0
              AND3   178      1.0      178.0
               DFF   138      1.0      138.0
              DFFS   123      1.0      123.0
               OR3   119      1.0      119.0
           AO21TTF   110      1.0      110.0
               INV   106      1.0      106.0
             NAND3   100      1.0      100.0
          AOI21TTF    96      1.0       96.0
           AND3FFT    93      1.0       93.0
           OA21TTF    89      1.0       89.0
          OAI21FTT    81      1.0       81.0
            XOR2FT    75      1.0       75.0
              OA21    70      1.0       70.0
              NOR3    60      1.0       60.0
          OAI21TTF    58      1.0       58.0
            OR3FTT    55      1.0       55.0
              AO21    54      1.0       54.0
             AOI21    47      1.0       47.0
          NAND3FTT    47      1.0       47.0
            AND2FT    46      1.0       46.0
            OR3FFT    42      1.0       42.0
           NOR3FFT    39      1.0       39.0
           OA21FTT    36      1.0       36.0
              DFFB    34      4.0      136.0
          OAI21FTF    31      1.0       31.0
          NAND3FFT    30      1.0       30.0
             OAI21    30      1.0       30.0
           NAND2FT    29      1.0       29.0
               BFR    25      1.0       25.0
           NOR3FTT    21      1.0       21.0
               GND    19      0.0        0.0
               PWR    19      0.0        0.0
           OA21FTF    18      1.0       18.0
              DMUX    16      0.0        0.0
           AND3FTT     8      1.0        8.0
      RAM256x9SSTP     5      0.0        0.0
      FIFO256x9SST     4      0.0        0.0
           AO21FTF     4      1.0        4.0
           AO21FTT     3      1.0        3.0
          AOI21FTT     2      1.0        2.0
          AOI21FTF     2      1.0        2.0
             MUX2L     1      1.0        1.0
                LD     1      1.0        1.0
                   -----          ----------
             TOTAL  7200              7239.0


  IO Cell usage:
              cell count
           IOB33PH   154
            OB33PH   143
              IB33    32
           OTB33PH    27
              GL33     3
                   -----
             TOTAL   359

RAM/ROM Usage Summary
Block Rams : 0 of 56 (0%)

Mapper successful!
Process took 0h:00m:56s realtime, 0h:00m:54s cputime
# Fri Apr 24 17:53:41 2009

###########################################################]
