
*** Running vivado
    with args -log systemRam.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source systemRam.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source systemRam.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 533.516 ; gain = 183.094
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: systemRam
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 96a2e97f519ddf38 to dir: C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/systemRam_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.cache/ip/2023.2/9/6/96a2e97f519ddf38/systemRam.dcp to C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/systemRam_synth_1/systemRam.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.cache/ip/2023.2/9/6/96a2e97f519ddf38/systemRam_sim_netlist.v to C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/systemRam_synth_1/systemRam_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.cache/ip/2023.2/9/6/96a2e97f519ddf38/systemRam_sim_netlist.vhdl to C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/systemRam_synth_1/systemRam_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.cache/ip/2023.2/9/6/96a2e97f519ddf38/systemRam_stub.v to C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/systemRam_synth_1/systemRam_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.cache/ip/2023.2/9/6/96a2e97f519ddf38/systemRam_stub.vhdl to C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/systemRam_synth_1/systemRam_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP systemRam, cache-ID = 96a2e97f519ddf38.
INFO: [Common 17-206] Exiting Vivado at Wed Sep 11 21:51:15 2024...
