Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win32) Build 1071353 Tue Nov 18 18:10:08 MST 2014
| Date              : Sun Jun 28 16:19:26 2015
| Host              : Ji_Dongdong running 32-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file MPC_PWM_TOP_timing_summary_routed.rpt -rpx MPC_PWM_TOP_timing_summary_routed.rpx
| Design            : MPC_PWM_TOP
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.397        0.000                      0                21285        0.029        0.000                      0                21285        2.750        0.000                       0                  8698  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.397        0.000                      0                21285        0.029        0.000                      0                21285        2.750        0.000                       0                  8698  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 4.042ns (53.189%)  route 3.557ns (46.811%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 12.675 - 8.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.660     5.112    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/clk_IBUF_BUFG
    SLICE_X28Y56                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.478     5.590 f  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/Q
                         net (fo=27, routed)          1.319     6.910    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff1_reg[3]__1__0
    SLICE_X25Y58         LUT6 (Prop_lut6_I0_O)        0.301     7.211 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[10]__0_i_43/O
                         net (fo=1, routed)           0.517     7.728    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[10]__0_i_43
    SLICE_X27Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.852 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[10]__0_i_27/O
                         net (fo=1, routed)           0.000     7.852    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[10]__0_i_27
    SLICE_X27Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.384 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[10]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.384    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2_reg[10]__0_i_11
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.718 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_21/O[1]
                         net (fo=2, routed)           0.574     9.292    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_16_buff2_reg[14]__0_i_21
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.303     9.595 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_25/O
                         net (fo=1, routed)           0.000     9.595    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_25
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.145 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.145    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2_reg[14]__0_i_11
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.384 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[18]_i_12/O[2]
                         net (fo=2, routed)           0.464    10.849    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_15_buff2_reg[18]_i_12
    SLICE_X27Y61         LUT3 (Prop_lut3_I0_O)        0.302    11.151 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[18]_i_5/O
                         net (fo=2, routed)           0.682    11.833    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[18]_i_5
    SLICE_X31Y62         LUT4 (Prop_lut4_I2_O)        0.124    11.957 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[18]_i_9/O
                         net (fo=1, routed)           0.000    11.957    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[18]_i_9
    SLICE_X31Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.489 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.489    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2_reg[18]_i_1
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.712 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.712    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_17_buff2_reg[19]_i_1
    SLICE_X31Y63         FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.481    12.675    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/clk_IBUF_BUFG
    SLICE_X31Y63                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[19]/C
                         clock pessimism              0.407    13.082    
                         clock uncertainty           -0.035    13.047    
    SLICE_X31Y63         FDRE (Setup_fdre_C_D)        0.062    13.109    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[19]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 3.944ns (52.517%)  route 3.566ns (47.483%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 12.676 - 8.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.660     5.112    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/clk_IBUF_BUFG
    SLICE_X28Y56                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.478     5.590 f  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/Q
                         net (fo=27, routed)          1.319     6.910    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff1_reg[3]__1__0
    SLICE_X25Y58         LUT6 (Prop_lut6_I0_O)        0.301     7.211 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[10]__0_i_43/O
                         net (fo=1, routed)           0.517     7.728    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[10]__0_i_43
    SLICE_X27Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.852 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[10]__0_i_27/O
                         net (fo=1, routed)           0.000     7.852    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[10]__0_i_27
    SLICE_X27Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.384 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[10]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.384    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2_reg[10]__0_i_11
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.718 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_21/O[1]
                         net (fo=2, routed)           0.574     9.292    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_16_buff2_reg[14]__0_i_21
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.303     9.595 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_25/O
                         net (fo=1, routed)           0.000     9.595    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_25
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.175 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_11/O[2]
                         net (fo=2, routed)           0.726    10.901    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_15_buff2_reg[14]__0_i_11
    SLICE_X33Y61         LUT3 (Prop_lut3_I0_O)        0.302    11.203 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_5/O
                         net (fo=2, routed)           0.429    11.632    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_5
    SLICE_X31Y61         LUT4 (Prop_lut4_I3_O)        0.124    11.756 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_9/O
                         net (fo=1, routed)           0.000    11.756    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_9
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.288 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.288    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2_reg[14]__0_i_1
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.622 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.622    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_16_buff2_reg[18]_i_1
    SLICE_X31Y62         FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.482    12.676    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/clk_IBUF_BUFG
    SLICE_X31Y62                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[16]__0/C
                         clock pessimism              0.407    13.083    
                         clock uncertainty           -0.035    13.048    
    SLICE_X31Y62         FDRE (Setup_fdre_C_D)        0.062    13.110    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[16]__0
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                         -12.622    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.487ns  (logic 3.921ns (52.371%)  route 3.566ns (47.629%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 12.676 - 8.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.660     5.112    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/clk_IBUF_BUFG
    SLICE_X28Y56                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.478     5.590 f  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/Q
                         net (fo=27, routed)          1.319     6.910    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff1_reg[3]__1__0
    SLICE_X25Y58         LUT6 (Prop_lut6_I0_O)        0.301     7.211 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[10]__0_i_43/O
                         net (fo=1, routed)           0.517     7.728    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[10]__0_i_43
    SLICE_X27Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.852 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[10]__0_i_27/O
                         net (fo=1, routed)           0.000     7.852    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[10]__0_i_27
    SLICE_X27Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.384 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[10]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.384    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2_reg[10]__0_i_11
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.718 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_21/O[1]
                         net (fo=2, routed)           0.574     9.292    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_16_buff2_reg[14]__0_i_21
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.303     9.595 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_25/O
                         net (fo=1, routed)           0.000     9.595    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_25
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.175 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_11/O[2]
                         net (fo=2, routed)           0.726    10.901    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_15_buff2_reg[14]__0_i_11
    SLICE_X33Y61         LUT3 (Prop_lut3_I0_O)        0.302    11.203 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_5/O
                         net (fo=2, routed)           0.429    11.632    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_5
    SLICE_X31Y61         LUT4 (Prop_lut4_I3_O)        0.124    11.756 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_9/O
                         net (fo=1, routed)           0.000    11.756    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_9
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.288 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.288    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2_reg[14]__0_i_1
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311    12.599 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.599    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_14_buff2_reg[18]_i_1
    SLICE_X31Y62         FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.482    12.676    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/clk_IBUF_BUFG
    SLICE_X31Y62                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[18]/C
                         clock pessimism              0.407    13.083    
                         clock uncertainty           -0.035    13.048    
    SLICE_X31Y62         FDRE (Setup_fdre_C_D)        0.062    13.110    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[18]
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                         -12.599    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 3.849ns (51.908%)  route 3.566ns (48.091%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 12.676 - 8.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.660     5.112    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/clk_IBUF_BUFG
    SLICE_X28Y56                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.478     5.590 f  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/Q
                         net (fo=27, routed)          1.319     6.910    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff1_reg[3]__1__0
    SLICE_X25Y58         LUT6 (Prop_lut6_I0_O)        0.301     7.211 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[10]__0_i_43/O
                         net (fo=1, routed)           0.517     7.728    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[10]__0_i_43
    SLICE_X27Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.852 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[10]__0_i_27/O
                         net (fo=1, routed)           0.000     7.852    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[10]__0_i_27
    SLICE_X27Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.384 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[10]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.384    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2_reg[10]__0_i_11
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.718 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_21/O[1]
                         net (fo=2, routed)           0.574     9.292    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_16_buff2_reg[14]__0_i_21
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.303     9.595 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_25/O
                         net (fo=1, routed)           0.000     9.595    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_25
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.175 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_11/O[2]
                         net (fo=2, routed)           0.726    10.901    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_15_buff2_reg[14]__0_i_11
    SLICE_X33Y61         LUT3 (Prop_lut3_I0_O)        0.302    11.203 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_5/O
                         net (fo=2, routed)           0.429    11.632    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_5
    SLICE_X31Y61         LUT4 (Prop_lut4_I3_O)        0.124    11.756 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_9/O
                         net (fo=1, routed)           0.000    11.756    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_9
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.288 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.288    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2_reg[14]__0_i_1
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.527 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.527    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_15_buff2_reg[18]_i_1
    SLICE_X31Y62         FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.482    12.676    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/clk_IBUF_BUFG
    SLICE_X31Y62                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[17]/C
                         clock pessimism              0.407    13.083    
                         clock uncertainty           -0.035    13.048    
    SLICE_X31Y62         FDRE (Setup_fdre_C_D)        0.062    13.110    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[17]
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[15]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 3.833ns (51.804%)  route 3.566ns (48.195%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 12.676 - 8.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.660     5.112    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/clk_IBUF_BUFG
    SLICE_X28Y56                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.478     5.590 f  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/Q
                         net (fo=27, routed)          1.319     6.910    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff1_reg[3]__1__0
    SLICE_X25Y58         LUT6 (Prop_lut6_I0_O)        0.301     7.211 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[10]__0_i_43/O
                         net (fo=1, routed)           0.517     7.728    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[10]__0_i_43
    SLICE_X27Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.852 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[10]__0_i_27/O
                         net (fo=1, routed)           0.000     7.852    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[10]__0_i_27
    SLICE_X27Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.384 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[10]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.384    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2_reg[10]__0_i_11
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.718 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_21/O[1]
                         net (fo=2, routed)           0.574     9.292    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_16_buff2_reg[14]__0_i_21
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.303     9.595 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_25/O
                         net (fo=1, routed)           0.000     9.595    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_25
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.175 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_11/O[2]
                         net (fo=2, routed)           0.726    10.901    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_15_buff2_reg[14]__0_i_11
    SLICE_X33Y61         LUT3 (Prop_lut3_I0_O)        0.302    11.203 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_5/O
                         net (fo=2, routed)           0.429    11.632    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_5
    SLICE_X31Y61         LUT4 (Prop_lut4_I3_O)        0.124    11.756 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_9/O
                         net (fo=1, routed)           0.000    11.756    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_9
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.288 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.288    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2_reg[14]__0_i_1
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.511 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.511    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_17_buff2_reg[18]_i_1
    SLICE_X31Y62         FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.482    12.676    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/clk_IBUF_BUFG
    SLICE_X31Y62                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[15]__0/C
                         clock pessimism              0.407    13.083    
                         clock uncertainty           -0.035    13.048    
    SLICE_X31Y62         FDRE (Setup_fdre_C_D)        0.062    13.110    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[15]__0
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[6]__1__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 3.852ns (52.701%)  route 3.457ns (47.299%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 12.663 - 8.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.651     5.103    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/clk_IBUF_BUFG
    SLICE_X32Y67                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[6]__1__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.478     5.581 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[6]__1__0/Q
                         net (fo=21, routed)          1.319     6.900    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff1_reg[6]__1__0
    SLICE_X33Y71         LUT6 (Prop_lut6_I1_O)        0.298     7.198 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_41/O
                         net (fo=2, routed)           0.509     7.707    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_41
    SLICE_X31Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.831 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_45/O
                         net (fo=1, routed)           0.000     7.831    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_45
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.381 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.381    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2_reg[14]__0_i_21
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.652 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[18]_i_38/CO[0]
                         net (fo=3, routed)           0.632     9.284    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/n_13_buff2_reg[18]_i_38
    SLICE_X30Y73         LUT4 (Prop_lut4_I1_O)        0.373     9.657 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[18]_i_26/O
                         net (fo=1, routed)           0.000     9.657    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[18]_i_26
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.235 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[18]_i_12/O[2]
                         net (fo=2, routed)           0.422    10.657    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/n_15_buff2_reg[18]_i_12
    SLICE_X31Y74         LUT3 (Prop_lut3_I0_O)        0.301    10.958 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[18]_i_5__0/O
                         net (fo=2, routed)           0.566    11.524    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[18]_i_5__0
    SLICE_X29Y74         LUT4 (Prop_lut4_I2_O)        0.124    11.648 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[18]_i_9__0/O
                         net (fo=1, routed)           0.000    11.648    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[18]_i_9__0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.180 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.189    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2_reg[18]_i_1
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.412 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.412    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/n_17_buff2_reg[19]_i_1
    SLICE_X29Y75         FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.469    12.663    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/clk_IBUF_BUFG
    SLICE_X29Y75                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[19]/C
                         clock pessimism              0.372    13.035    
                         clock uncertainty           -0.035    13.000    
    SLICE_X29Y75         FDRE (Setup_fdre_C_D)        0.062    13.062    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[19]
  -------------------------------------------------------------------
                         required time                         13.062    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/r_V_1_reg_2266_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 4.019ns (56.065%)  route 3.149ns (43.935%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 12.690 - 8.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.723     5.176    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/clk_IBUF_BUFG
    RAMB36_X0Y7                                                       r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.630 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/ram_reg/DOADO[5]
                         net (fo=11, routed)          3.149    10.779    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/D[5]
    SLICE_X30Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.903 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266[7]_i_4/O
                         net (fo=1, routed)           0.000    10.903    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266[7]_i_4
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.436 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.436    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[7]_i_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.553 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.553    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[11]_i_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.670    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[15]_i_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.787    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[19]_i_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.904    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[23]_i_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.021 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.021    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[27]_i_1
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.344 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.344    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/r_V_1_fu_1082_p2[29]
    SLICE_X30Y33         FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/r_V_1_reg_2266_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.495    12.690    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/clk_IBUF_BUFG
    SLICE_X30Y33                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/r_V_1_reg_2266_reg[29]/C
                         clock pessimism              0.272    12.962    
                         clock uncertainty           -0.035    12.926    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)        0.109    13.035    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/r_V_1_reg_2266_reg[29]
  -------------------------------------------------------------------
                         required time                         13.035    
                         arrival time                         -12.344    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 3.684ns (50.814%)  route 3.566ns (49.186%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 12.677 - 8.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.660     5.112    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/clk_IBUF_BUFG
    SLICE_X28Y56                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.478     5.590 f  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[3]__1__0/Q
                         net (fo=27, routed)          1.319     6.910    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff1_reg[3]__1__0
    SLICE_X25Y58         LUT6 (Prop_lut6_I0_O)        0.301     7.211 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[10]__0_i_43/O
                         net (fo=1, routed)           0.517     7.728    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[10]__0_i_43
    SLICE_X27Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.852 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[10]__0_i_27/O
                         net (fo=1, routed)           0.000     7.852    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[10]__0_i_27
    SLICE_X27Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.384 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[10]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.384    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2_reg[10]__0_i_11
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.718 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_21/O[1]
                         net (fo=2, routed)           0.574     9.292    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_16_buff2_reg[14]__0_i_21
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.303     9.595 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_25/O
                         net (fo=1, routed)           0.000     9.595    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_25
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.175 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_11/O[2]
                         net (fo=2, routed)           0.726    10.901    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_15_buff2_reg[14]__0_i_11
    SLICE_X33Y61         LUT3 (Prop_lut3_I0_O)        0.302    11.203 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_5/O
                         net (fo=2, routed)           0.429    11.632    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_5
    SLICE_X31Y61         LUT4 (Prop_lut4_I3_O)        0.124    11.756 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2[14]__0_i_9/O
                         net (fo=1, routed)           0.000    11.756    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_10_buff2[14]__0_i_9
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.362 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0_i_1/O[3]
                         net (fo=1, routed)           0.000    12.362    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/n_14_buff2_reg[14]__0_i_1
    SLICE_X31Y61         FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.483    12.677    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/clk_IBUF_BUFG
    SLICE_X31Y61                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0/C
                         clock pessimism              0.407    13.084    
                         clock uncertainty           -0.035    13.049    
    SLICE_X31Y61         FDRE (Setup_fdre_C_D)        0.062    13.111    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg[14]__0
  -------------------------------------------------------------------
                         required time                         13.111    
                         arrival time                         -12.362    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/r_V_1_reg_2266_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 3.914ns (55.412%)  route 3.149ns (44.588%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 12.690 - 8.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.723     5.176    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/clk_IBUF_BUFG
    RAMB36_X0Y7                                                       r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.630 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/ram_reg/DOADO[5]
                         net (fo=11, routed)          3.149    10.779    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/D[5]
    SLICE_X30Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.903 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266[7]_i_4/O
                         net (fo=1, routed)           0.000    10.903    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266[7]_i_4
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.436 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.436    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[7]_i_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.553 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.553    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[11]_i_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.670    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[15]_i_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.787    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[19]_i_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.904    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[23]_i_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.021 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.021    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[27]_i_1
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.218    12.239 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.239    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/r_V_1_fu_1082_p2[28]
    SLICE_X30Y33         FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/r_V_1_reg_2266_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.495    12.690    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/clk_IBUF_BUFG
    SLICE_X30Y33                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/r_V_1_reg_2266_reg[28]/C
                         clock pessimism              0.272    12.962    
                         clock uncertainty           -0.035    12.926    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)        0.109    13.035    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/r_V_1_reg_2266_reg[28]
  -------------------------------------------------------------------
                         required time                         13.035    
                         arrival time                         -12.239    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/r_V_1_reg_2266_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 3.902ns (55.336%)  route 3.149ns (44.664%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 12.689 - 8.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.723     5.176    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/clk_IBUF_BUFG
    RAMB36_X0Y7                                                       r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.630 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/ram_reg/DOADO[5]
                         net (fo=11, routed)          3.149    10.779    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/D[5]
    SLICE_X30Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.903 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266[7]_i_4/O
                         net (fo=1, routed)           0.000    10.903    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266[7]_i_4
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.436 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.436    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[7]_i_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.553 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.553    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[11]_i_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.670    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[15]_i_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.787    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[19]_i_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.904    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/n_10_r_V_1_reg_2266_reg[23]_i_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.227 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/r_V_1_reg_2266_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.227    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/r_V_1_fu_1082_p2[25]
    SLICE_X30Y32         FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/r_V_1_reg_2266_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        1.494    12.689    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/clk_IBUF_BUFG
    SLICE_X30Y32                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/r_V_1_reg_2266_reg[25]/C
                         clock pessimism              0.272    12.961    
                         clock uncertainty           -0.035    12.925    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.109    13.034    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/r_V_1_reg_2266_reg[25]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                         -12.227    
  -------------------------------------------------------------------
                         slack                                  0.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_32_1_reg_4567_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/xH_V_1_reg_366_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.526%)  route 0.197ns (51.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.569     1.412    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/clk_IBUF_BUFG
    SLICE_X9Y48                                                       r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_32_1_reg_4567_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_32_1_reg_4567_reg[23]/Q
                         net (fo=1, routed)           0.197     1.750    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_32_1_reg_4567[23]
    SLICE_X11Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.795 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/xH_V_1_reg_366[23]_i_1/O
                         net (fo=1, routed)           0.000     1.795    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/n_10_xH_V_1_reg_366[23]_i_1
    SLICE_X11Y50         FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/xH_V_1_reg_366_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.832     1.910    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/clk_IBUF_BUFG
    SLICE_X11Y50                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/xH_V_1_reg_366_reg[23]/C
                         clock pessimism             -0.235     1.675    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.091     1.766    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/xH_V_1_reg_366_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_7_reg_4655_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_17_reg_4691_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.256ns (63.615%)  route 0.146ns (36.385%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.552     1.395    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/clk_IBUF_BUFG
    SLICE_X23Y64                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_7_reg_4655_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_7_reg_4655_reg[49]/Q
                         net (fo=1, routed)           0.146     1.682    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_7_reg_4655[49]
    SLICE_X21Y64         LUT2 (Prop_lut2_I1_O)        0.045     1.727 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_17_reg_4691[26]_i_5/O
                         net (fo=1, routed)           0.000     1.727    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/n_10_p_Val2_17_reg_4691[26]_i_5
    SLICE_X21Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.797 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_17_reg_4691_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.797    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/n_17_p_Val2_17_reg_4691_reg[26]_i_1
    SLICE_X21Y64         FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_17_reg_4691_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.822     1.900    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/clk_IBUF_BUFG
    SLICE_X21Y64                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_17_reg_4691_reg[23]/C
                         clock pessimism             -0.240     1.660    
    SLICE_X21Y64         FDRE (Hold_fdre_C_D)         0.105     1.765    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_17_reg_4691_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/pg_1_V_fu_198_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/pg_1_V_11_fu_206_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.278%)  route 0.199ns (51.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.552     1.395    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/clk_IBUF_BUFG
    SLICE_X21Y27                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/pg_1_V_fu_198_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/pg_1_V_fu_198_reg[5]/Q
                         net (fo=1, routed)           0.199     1.735    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/I15[5]
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.780 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/pg_1_V_11_fu_206[5]_i_1/O
                         net (fo=1, routed)           0.000     1.780    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/p_1_in[5]
    SLICE_X22Y27         FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/pg_1_V_11_fu_206_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.817     1.895    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/clk_IBUF_BUFG
    SLICE_X22Y27                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/pg_1_V_11_fu_206_reg[5]/C
                         clock pessimism             -0.240     1.655    
    SLICE_X22Y27         FDRE (Hold_fdre_C_D)         0.092     1.747    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/pg_1_V_11_fu_206_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_13_1_reg_4025_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/aa_1_V_reg_4159_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.575%)  route 0.205ns (52.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.592     1.435    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/clk_IBUF_BUFG
    SLICE_X37Y46                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_13_1_reg_4025_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_13_1_reg_4025_reg[12]/Q
                         net (fo=1, routed)           0.205     1.781    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/p_Val2_13_1_reg_4025[12]
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/aa_1_V_reg_4159[12]_i_1/O
                         net (fo=1, routed)           0.000     1.826    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/n_10_aa_1_V_reg_4159[12]_i_1
    SLICE_X37Y50         FDSE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/aa_1_V_reg_4159_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.857     1.935    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/clk_IBUF_BUFG
    SLICE_X37Y50                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/aa_1_V_reg_4159_reg[12]/C
                         clock pessimism             -0.235     1.700    
    SLICE_X37Y50         FDSE (Hold_fdse_C_D)         0.091     1.791    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/aa_1_V_reg_4159_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_20_reg_4845_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_21_reg_4902_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.272ns (65.616%)  route 0.143ns (34.384%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.582     1.425    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/clk_IBUF_BUFG
    SLICE_X4Y50                                                       r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_20_reg_4845_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.589 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_20_reg_4845_reg[19]/Q
                         net (fo=1, routed)           0.143     1.731    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_20_reg_4845[19]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_21_reg_4902_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/n_14_p_Val2_21_reg_4902_reg[19]_i_1
    SLICE_X5Y49          FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_21_reg_4902_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.856     1.934    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/clk_IBUF_BUFG
    SLICE_X5Y49                                                       r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_21_reg_4902_reg[19]/C
                         clock pessimism             -0.235     1.699    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.105     1.804    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_21_reg_4902_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_13_1_reg_4115_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/aa_1_V_reg_4294_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.233%)  route 0.234ns (55.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.563     1.406    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/clk_IBUF_BUFG
    SLICE_X25Y47                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_13_1_reg_4115_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_13_1_reg_4115_reg[3]/Q
                         net (fo=1, routed)           0.234     1.781    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_13_1_reg_4115[3]
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/aa_1_V_reg_4294[3]_i_1/O
                         net (fo=1, routed)           0.000     1.826    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/n_10_aa_1_V_reg_4294[3]_i_1
    SLICE_X24Y53         FDSE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/aa_1_V_reg_4294_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.825     1.903    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/clk_IBUF_BUFG
    SLICE_X24Y53                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/aa_1_V_reg_4294_reg[3]/C
                         clock pessimism             -0.235     1.668    
    SLICE_X24Y53         FDSE (Hold_fdse_C_D)         0.121     1.789    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/aa_1_V_reg_4294_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/tmp_190_reg_3894_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_10_reg_3947_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.256ns (63.067%)  route 0.150ns (36.933%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.566     1.409    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/clk_IBUF_BUFG
    SLICE_X27Y49                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/tmp_190_reg_3894_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/tmp_190_reg_3894_reg[27]/Q
                         net (fo=1, routed)           0.150     1.700    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/tmp_190_reg_3894[27]
    SLICE_X26Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.745 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_10_reg_3947[21]_i_6/O
                         net (fo=1, routed)           0.000     1.745    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/n_10_p_Val2_10_reg_3947[21]_i_6
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.815 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_10_reg_3947_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.815    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/n_17_p_Val2_10_reg_3947_reg[21]_i_1
    SLICE_X26Y50         FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_10_reg_3947_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.829     1.907    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/clk_IBUF_BUFG
    SLICE_X26Y50                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_10_reg_3947_reg[21]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.105     1.777    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_10_reg_3947_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/aa_2_V_reg_4299_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/sel_tmp3_reg_4338_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.226ns (57.178%)  route 0.169ns (42.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.563     1.406    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/clk_IBUF_BUFG
    SLICE_X21Y48                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/aa_2_V_reg_4299_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDSE (Prop_fdse_C_Q)         0.128     1.534 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/aa_2_V_reg_4299_reg[16]/Q
                         net (fo=1, routed)           0.169     1.703    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/n_10_aa_2_V_reg_4299_reg[16]
    SLICE_X21Y51         LUT5 (Prop_lut5_I4_O)        0.098     1.801 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/sel_tmp3_reg_4338[16]_i_1/O
                         net (fo=1, routed)           0.000     1.801    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/sel_tmp3_fu_1898_p3[16]
    SLICE_X21Y51         FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/sel_tmp3_reg_4338_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.828     1.906    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/clk_IBUF_BUFG
    SLICE_X21Y51                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/sel_tmp3_reg_4338_reg[16]/C
                         clock pessimism             -0.235     1.671    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.092     1.763    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/sel_tmp3_reg_4338_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_18_reg_448_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_20_reg_4845_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.313ns (71.428%)  route 0.125ns (28.572%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.588     1.431    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/clk_IBUF_BUFG
    SLICE_X3Y48                                                       r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_18_reg_448_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.572 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_18_reg_448_reg[17]/Q
                         net (fo=4, routed)           0.125     1.696    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_18_reg_448[17]
    SLICE_X4Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.815 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_20_reg_4845_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.816    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/n_10_p_Val2_20_reg_4845_reg[18]_i_1
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.869 r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_20_reg_4845_reg[22]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/n_17_p_Val2_20_reg_4845_reg[22]_i_1
    SLICE_X4Y50          FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_20_reg_4845_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.851     1.929    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/clk_IBUF_BUFG
    SLICE_X4Y50                                                       r  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_20_reg_4845_reg[19]/C
                         clock pessimism             -0.235     1.694    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.134     1.828    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/p_Val2_20_reg_4845_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 my_controlller/this_assign_s_reg_1336_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_controlller/grp_Compult_mpc_pso_fu_161/tmp_7_cast_reg_1190_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.007%)  route 0.220ns (60.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.546     1.389    my_controlller/clk_IBUF_BUFG
    SLICE_X22Y77                                                      r  my_controlller/this_assign_s_reg_1336_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y77         FDRE (Prop_fdre_C_Q)         0.141     1.530 r  my_controlller/this_assign_s_reg_1336_reg[17]/Q
                         net (fo=1, routed)           0.220     1.750    my_controlller/grp_Compult_mpc_pso_fu_161/I4[5]
    SLICE_X16Y77         FDRE                                         r  my_controlller/grp_Compult_mpc_pso_fu_161/tmp_7_cast_reg_1190_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=8648, routed)        0.815     1.893    my_controlller/grp_Compult_mpc_pso_fu_161/clk_IBUF_BUFG
    SLICE_X16Y77                                                      r  my_controlller/grp_Compult_mpc_pso_fu_161/tmp_7_cast_reg_1190_reg[17]/C
                         clock pessimism             -0.240     1.653    
    SLICE_X16Y77         FDRE (Hold_fdre_C_D)         0.053     1.706    my_controlller/grp_Compult_mpc_pso_fu_161/tmp_7_cast_reg_1190_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 4 }
Period:             8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                           
Min Period        n/a     XADC/DCLK           n/a            4.000     8.000   4.000  XADC_X0Y0     mytest/XADC_INST/DCLK                                                                                                                                                         
Min Period        n/a     DSP48E1/CLK         n/a            3.884     8.000   4.116  DSP48_X0Y35   my_controlller/Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/buff0_reg/CLK                                                                                
Min Period        n/a     DSP48E1/CLK         n/a            3.884     8.000   4.116  DSP48_X0Y33   my_controlller/grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/buff0_reg/CLK                                                     
Min Period        n/a     DSP48E1/CLK         n/a            3.884     8.000   4.116  DSP48_X1Y13   my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/buff0_reg/CLK                              
Min Period        n/a     DSP48E1/CLK         n/a            3.884     8.000   4.116  DSP48_X1Y27   my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg/CLK  
Min Period        n/a     DSP48E1/CLK         n/a            3.884     8.000   4.116  DSP48_X1Y33   my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg/CLK   
Min Period        n/a     DSP48E1/CLK         n/a            3.884     8.000   4.116  DSP48_X1Y1    my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_randac_fu_600/Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/buff0_reg/CLK       
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     8.000   5.424  RAMB18_X0Y26  my_controlller/grp_Compult_mpc_pso_fu_161/g_V_U/Compult_mpc_pso_g_V_rom_U/q0_reg/CLKARDCLK                                                                                    
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     8.000   5.424  RAMB18_X0Y26  my_controlller/grp_Compult_mpc_pso_fu_161/g_V_U/Compult_mpc_pso_g_V_rom_U/q0_reg/CLKBWRCLK                                                                                    
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     8.000   5.424  RAMB18_X2Y12  my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/v_V_U/Compult_pso_v_V_ram_U/ram_reg/CLKARDCLK                                                                
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X12Y68  my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__23/SP/CLK                                                                       
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X12Y68  my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__25/SP/CLK                                                                       
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X12Y68  my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__27/SP/CLK                                                                       
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X12Y68  my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__29/SP/CLK                                                                       
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X8Y69   my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__3/SP/CLK                                                                        
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X8Y68   my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__30/SP/CLK                                                                       
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X8Y69   my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__31/SP/CLK                                                                       
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X8Y68   my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__32/SP/CLK                                                                       
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X8Y69   my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__33/SP/CLK                                                                       
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X8Y68   my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__34/SP/CLK                                                                       
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X8Y69   my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__3/SP/CLK                                                                        
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X8Y69   my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__31/SP/CLK                                                                       
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X8Y69   my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__33/SP/CLK                                                                       
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X8Y69   my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__35/SP/CLK                                                                       
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X10Y69  my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__38/SP/CLK                                                                       
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X10Y69  my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__4/SP/CLK                                                                        
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X10Y69  my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__40/SP/CLK                                                                       
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X10Y69  my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__42/SP/CLK                                                                       
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X12Y69  my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__45/SP/CLK                                                                       
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     4.000   2.750  SLICE_X12Y69  my_controlller/grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg_0_15_0_0__47/SP/CLK                                                                       



