`timescale 1ns / 1ps

module execute_tb;

    reg clk;
    reg [1:0] ctlwb_in;
    reg [2:0] ctlm_in;
    reg [31:0] npc;
    reg [31:0] rdata1;
    reg [31:0] rdata2;
    reg [31:0] s_extend;
    reg [4:0] instr_2016;
    reg [4:0] instr_1511;
    reg [1:0] alu_op;
    reg [5:0] funct;
    reg alusrc;
    reg regdst;

    wire [1:0] ctlwb_out;
    wire [2:0] ctlm_out;
    wire [31:0] adder_out;
    wire [31:0] alu_result_out;
    wire [31:0] rdata2_out;
    wire [4:0] muxout_out;

    execute dut(
        .clk(clk),
        .ctlwb_in(ctlwb_in),
        .ctlm_in(ctlm_in),
        .npc(npc),
        .rdata1(rdata1),
        .rdata2(rdata2),
        .s_extend(s_extend),
        .instr_2016(instr_2016),
        .instr_1511(instr_1511),
        .alu_op(alu_op),
        .funct(funct),
        .alusrc(alusrc),
        .regdst(regdst),
        .ctlwb_out(ctlwb_out),
        .ctlm_out(ctlm_out),
        .adder_out(adder_out),
        .alu_result_out(alu_result_out),
        .rdata2_out(rdata2_out),
        .muxout_out(muxout_out)
    );

    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end

    initial begin
        
        //  add $rd, $rs, $rt
        ctlwb_in = 2'b10;   
        ctlm_in  = 3'b000; 
        
        npc = 100;
        
        rdata1 = 20;  
        rdata2 = 7;  
        s_extend = 5; 
        
        instr_2016 = 5'd10; 
        instr_1511 = 5'd11; 
        
        alu_op = 2'b10;     
        funct  = 6'b100000; 
        
        alusrc = 0; 
        regdst = 1; 
        
        #10;
        
        // addi $rt, $rs, 5
        ctlwb_in = 2'b10;   
        ctlm_in  = 3'b000; 
        
        npc = 104;
        
        rdata1 = 20;  
        rdata2 = 7;   
        s_extend = 5; 
        
        instr_2016 = 5'd10; 
        instr_1511 = 5'd0;  
        
        alu_op = 2'b00;     
        funct  = 6'b000000; 
        
        alusrc = 1; 
        regdst = 0; 
        
        #10;
        
        //  sub $rd, $rs, $rt
        ctlwb_in = 2'b10;   
        ctlm_in  = 3'b000; 
        
        npc = 108;
        
        rdata1 = 20;  
        rdata2 = 7;  
        s_extend = 5; 
        
        instr_2016 = 5'd10; 
        instr_1511 = 5'd12; 
        
        alu_op = 2'b10;     
        funct  = 6'b100010; 
        
        alusrc = 0; 
        regdst = 1; 
        
        #10;
        
        // and $rd, $rs, $rt
        ctlwb_in = 2'b10;   
        ctlm_in  = 3'b000; 
        
        npc = 112;
        
        rdata1 = 20;  
        rdata2 = 7;   
        s_extend = 5; 
        
        instr_2016 = 5'd10; 
        instr_1511 = 5'd13;  
        
        alu_op = 2'b10;     
        funct  = 6'b100100; 
        
        alusrc = 0; 
        regdst = 1; 
        
        #10;

        // or $rd, $rs, $rt
        ctlwb_in = 2'b10;   
        ctlm_in  = 3'b000; 
        
        npc = 116;
        
        rdata1 = 20;  
        rdata2 = 7;   
        s_extend = 5; 
        
        instr_2016 = 5'd10; 
        instr_1511 = 5'd14;  
        
        alu_op = 2'b10;     
        funct  = 6'b100101; 
        
        alusrc = 0; 
        regdst = 1; 
        
        #10;
        
        // beq $rs, $rt, offset
        ctlwb_in = 2'b00;   
        ctlm_in  = 3'b001; 
        
        npc = 120;
        
        rdata1 = 20;  
        rdata2 = 7;  
        s_extend = 5; 
        
        instr_2016 = 5'd10; 
        instr_1511 = 5'd0;  
        
        alu_op = 2'b01;     
        funct  = 6'b000000; 
        
        alusrc = 0; 
        regdst = 0; 
        
        #10;
        
        // beq $rs, $rt, offset
        ctlwb_in = 2'b00;   
        ctlm_in  = 3'b001; 
        
        npc = 120;
        
        rdata1 = 20;  
        rdata2 = 20;  
        s_extend = 20; 
        
        instr_2016 = 5'd10; 
        instr_1511 = 5'd0;  
        
        alu_op = 2'b01;     
        funct  = 6'b000000; 
        
        alusrc = 0; 
        regdst = 0; 
        
        #10;

        $finish;
    end

endmodule