# do counter_decoder_7Seg_3bit.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:25 on Apr 27,2021
# vlog -work work counter_decoder_7Seg_3bit.vo 
# -- Compiling module counter_decoder_7Seg_3bit
# -- Compiling module hard_block
# 
# Top level modules:
# 	counter_decoder_7Seg_3bit
# End time: 17:30:26 on Apr 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:26 on Apr 27,2021
# vlog -work work counter_decoder_7Seg_3bit.vwf.vt 
# -- Compiling module counter_decoder_7Seg_3bit_vlg_vec_tst
# 
# Top level modules:
# 	counter_decoder_7Seg_3bit_vlg_vec_tst
# End time: 17:30:26 on Apr 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.counter_decoder_7Seg_3bit_vlg_vec_tst 
# Start time: 17:30:30 on Apr 27,2021
# Loading work.counter_decoder_7Seg_3bit_vlg_vec_tst
# Loading work.counter_decoder_7Seg_3bit
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) counter_decoder_7Seg_3bit.vo(536): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /counter_decoder_7Seg_3bit_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) counter_decoder_7Seg_3bit.vo(536): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-3017) counter_decoder_7Seg_3bit.vo(559): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /counter_decoder_7Seg_3bit_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) counter_decoder_7Seg_3bit.vo(559): [TFMPC] - Missing connection for port 'clk_dft'.
# after#24
# ** Note: $finish    : counter_decoder_7Seg_3bit.vwf.vt(48)
#    Time: 1 us  Iteration: 0  Instance: /counter_decoder_7Seg_3bit_vlg_vec_tst
# End time: 17:30:33 on Apr 27,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4
