// Seed: 2564092509
module module_0 (
    input  tri1  id_0,
    input  tri0  id_1,
    output uwire id_2,
    output tri0  id_3,
    input  uwire id_4
);
  wire id_6 = 1;
  wire id_7;
  assign module_1.id_7 = 0;
endmodule
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wor id_2,
    output wire id_3,
    output uwire id_4,
    input supply0 id_5,
    input tri0 id_6,
    output tri1 id_7,
    output tri1 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wor id_11,
    input supply0 id_12,
    output tri0 id_13,
    input supply0 module_1,
    input wor id_15,
    input uwire id_16,
    input tri0 id_17,
    output wire id_18,
    output wand id_19,
    input wire id_20
);
  tri0 id_22 = id_6;
  assign id_19 = (id_5) ? id_16 : id_2 ? id_16 : 1;
  module_0 modCall_1 (
      id_22,
      id_16,
      id_7,
      id_8,
      id_2
  );
  wire id_23;
  wire id_24;
  assign id_13 = id_2;
endmodule
