module div_N(input CLK,output CLK_div_N);
	parameter N=25000000;
	reg [31:0] count=0;
	reg CLK_div_N;
	always @ (posedge CLK)
	begin
	if(count==N)
	begin
		count<=0;
		CLK_div_N<=~CLK_div_N;
	end
	else
		count<=count+1;
	end
endmodule
