{"vcs1":{"timestamp_begin":1700316583.816765598, "rt":9.35, "ut":8.38, "st":0.53}}
{"vcselab":{"timestamp_begin":1700316593.245189216, "rt":1.21, "ut":0.37, "st":0.16}}
{"link":{"timestamp_begin":1700316594.549549971, "rt":0.48, "ut":0.21, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700316583.047102188}
{"VCS_COMP_START_TIME": 1700316583.047102188}
{"VCS_COMP_END_TIME": 1700316602.664676373}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370228}}
{"stitch_vcselab": {"peak_mem": 240024}}
