define i32 @CCTKi_ScheduleGHInit(i8* %GH) #1 {
  tail call void @llvm.dbg.value(metadata i8* %GH, i64 0, metadata !242, metadata !498), !dbg !974
  %1 = tail call i32 @CCTK_TimerCreate(i8* getelementptr inbounds ([16 x i8]* @.str8, i64 0, i64 0)) #8, !dbg !975
  store i32 %1, i32* @total_timer, align 4, !dbg !976, !tbaa !873
  %2 = icmp sgt i32 %1, -1, !dbg !977
  br i1 %2, label %3, label %5, !dbg !979

; <label>:3                                       ; preds = %0
  %4 = tail call i32 @CCTK_TimerStartI(i32 %1) #8, !dbg !980
  br label %.preheader1, !dbg !982

; <label>:5                                       ; preds = %0
  %6 = tail call i32 (i32, i32, i8*, i8*, i8*, ...)* @CCTK_VWarn(i32 1, i32 767, i8* getelementptr inbounds ([86 x i8]* @.str, i64 0, i64 0), i8* getelementptr inbounds ([7 x i8]* @.str1, i64 0, i64 0), i8* getelementptr inbounds ([75 x i8]* @.str9, i64 0, i64 0)) #8, !dbg !983
  br label %.preheader1

.preheader1:                                      ; preds = %5, %3
  %7 = load i32* @n_scheduled_storage_groups, align 4, !dbg !985, !tbaa !873
  %8 = icmp sgt i32 %7, 0, !dbg !988
  br i1 %8, label %.lr.ph4, label %.preheader, !dbg !989

.lr.ph4:                                          ; preds = %.preheader1
  %9 = bitcast i8* %GH to %struct.cGH*, !dbg !990
  br label %13, !dbg !989

.preheader:                                       ; preds = %13, %.preheader1
  %10 = load i32* @n_scheduled_comm_groups, align 4, !dbg !992, !tbaa !873
  %11 = icmp sgt i32 %10, 0, !dbg !995
  br i1 %11, label %.lr.ph, label %._crit_edge, !dbg !996

.lr.ph:                                           ; preds = %.preheader
  %12 = bitcast i8* %GH to %struct.cGH*, !dbg !997
  br label %21, !dbg !996

; <label>:13                                      ; preds = %.lr.ph4, %13
  %indvars.iv5 = phi i64 [ 0, %.lr.ph4 ], [ %indvars.iv.next6, %13 ]
  %14 = load i32** @scheduled_storage_groups, align 8, !dbg !999, !tbaa !593
  %15 = getelementptr inbounds i32* %14, i64 %indvars.iv5, !dbg !999
  %16 = load i32* %15, align 4, !dbg !999, !tbaa !873
  %17 = tail call i32 @CCTK_EnableGroupStorageI(%struct.cGH* %9, i32 %16) #8, !dbg !1000
  %indvars.iv.next6 = add nuw nsw i64 %indvars.iv5, 1, !dbg !989
  %18 = load i32* @n_scheduled_storage_groups, align 4, !dbg !985, !tbaa !873
  %19 = sext i32 %18 to i64, !dbg !988
  %20 = icmp slt i64 %indvars.iv.next6, %19, !dbg !988
  br i1 %20, label %13, label %.preheader, !dbg !989

; <label>:21                                      ; preds = %.lr.ph, %21
  %indvars.iv = phi i64 [ 0, %.lr.ph ], [ %indvars.iv.next, %21 ]
  %22 = load i32** @scheduled_comm_groups, align 8, !dbg !1001, !tbaa !593
  %23 = getelementptr inbounds i32* %22, i64 %indvars.iv, !dbg !1001
  %24 = load i32* %23, align 4, !dbg !1001, !tbaa !873
  %25 = tail call i32 @CCTK_EnableGroupCommI(%struct.cGH* %12, i32 %24) #8, !dbg !1002
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1, !dbg !996
  %26 = load i32* @n_scheduled_comm_groups, align 4, !dbg !992, !tbaa !873
  %27 = sext i32 %26 to i64, !dbg !995
  %28 = icmp slt i64 %indvars.iv.next, %27, !dbg !995
  br i1 %28, label %21, label %._crit_edge, !dbg !996

._crit_edge:                                      ; preds = %21, %.preheader
  ret i32 0, !dbg !1003
}
