// Seed: 1548162587
module module_0 #(
    parameter id_6 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire _id_6 = id_2;
  assign id_6 = id_6;
  logic id_7;
  if (1'b0) begin : LABEL_0
    logic [id_6 : id_6] id_8 = id_5, id_9;
    assign id_8 = id_9;
  end
  wire [-1 : -1] id_10;
  logic id_11 = id_6;
  assign id_7 = 1;
  wire id_12;
endmodule
module module_1 #(
    parameter id_3 = 32'd1,
    parameter id_7 = 32'd80,
    parameter id_8 = 32'd86
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9
);
  inout wire id_9;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_5,
      id_2,
      id_9
  );
  input wire _id_8;
  input wire _id_7;
  inout wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  inout wire _id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_4[id_7-id_3];
  union packed {logic id_10;} [id_3  -  1 'b0 : id_8] id_11 = id_11[-1];
  wire [(  -1  + "" ) : id_7] id_12;
  assign id_4[-1] = -1;
endmodule
