============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Timmy
   Run Date =   Sat Jul 27 10:49:56 2024

   Run on =     DESKTOP-A28VB3Q
============================================================
RUN-1002 : start command "open_project responder.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../responder.v
HDL-1007 : analyze verilog file ../../Sel_module.v
HDL-1007 : analyze verilog file ../../Timer_module.v
HDL-1007 : analyze verilog file ../../Buzzer_module.v
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../key_filter.v
HDL-1007 : analyze verilog file ../../../../1 run_led/run_led/led8_module.v
HDL-1007 : analyze verilog file ../../countdown_module.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/responder_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model responder
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "U4/W_DigitronCS_Out_n" drives clk pins.
SYN-4024 : Net "U4/SingleNum_b_n4" drives clk pins.
SYN-4024 : Net "U2/TimerH_n" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net U2/TimerH_n as clock net
SYN-4025 : Tag rtl::Net U4/SingleNum_b_n4 as clock net
SYN-4025 : Tag rtl::Net U4/W_DigitronCS_Out_n as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U4/W_DigitronCS_Out_n to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/SingleNum_b_n4 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/TimerH_n to drive 2 clock pins.
PHY-1001 : Populate physical database on model responder.
RUN-1001 : There are total 321 instances
RUN-0007 : 124 luts, 119 seqs, 20 mslices, 19 lslices, 33 pads, 0 brams, 0 dsps
RUN-1001 : There are total 429 nets
RUN-1001 : 244 nets have 2 pins
RUN-1001 : 160 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     25      
RUN-1001 :   No   |  No   |  Yes  |     40      
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     25      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   2   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 8
PHY-3001 : Initial placement ...
PHY-3001 : design contains 319 instances, 124 luts, 119 seqs, 39 slices, 5 macros(39 instances: 20 mslices 19 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 93798.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 319.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 60415.4, overlap = 0
PHY-3002 : Step(2): len = 43830.4, overlap = 0
PHY-3002 : Step(3): len = 33802.7, overlap = 0
PHY-3002 : Step(4): len = 26568.4, overlap = 0
PHY-3002 : Step(5): len = 22902.1, overlap = 0
PHY-3002 : Step(6): len = 21858.3, overlap = 0
PHY-3002 : Step(7): len = 19060.3, overlap = 0
PHY-3002 : Step(8): len = 16840.3, overlap = 0
PHY-3002 : Step(9): len = 15486.1, overlap = 0
PHY-3002 : Step(10): len = 14671.8, overlap = 0
PHY-3002 : Step(11): len = 14308.7, overlap = 0
PHY-3002 : Step(12): len = 14329.7, overlap = 0
PHY-3002 : Step(13): len = 12927.9, overlap = 0
PHY-3002 : Step(14): len = 12909.7, overlap = 0
PHY-3002 : Step(15): len = 12858.6, overlap = 0
PHY-3002 : Step(16): len = 12221.2, overlap = 0
PHY-3002 : Step(17): len = 12125.4, overlap = 0
PHY-3002 : Step(18): len = 11534.5, overlap = 0
PHY-3002 : Step(19): len = 11255.7, overlap = 0
PHY-3002 : Step(20): len = 10987.2, overlap = 0
PHY-3002 : Step(21): len = 9750.6, overlap = 0
PHY-3002 : Step(22): len = 9781, overlap = 0
PHY-3002 : Step(23): len = 9350.2, overlap = 0
PHY-3002 : Step(24): len = 8488.8, overlap = 0
PHY-3002 : Step(25): len = 7844.8, overlap = 0
PHY-3002 : Step(26): len = 7365.9, overlap = 0
PHY-3002 : Step(27): len = 7333.8, overlap = 0
PHY-3002 : Step(28): len = 7028.1, overlap = 0
PHY-3002 : Step(29): len = 7028.1, overlap = 0
PHY-3002 : Step(30): len = 6816.5, overlap = 0
PHY-3002 : Step(31): len = 6816.5, overlap = 0
PHY-3002 : Step(32): len = 6781.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006420s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(33): len = 6745.9, overlap = 0
PHY-3002 : Step(34): len = 6745.9, overlap = 0
PHY-3002 : Step(35): len = 6759.3, overlap = 0
PHY-3002 : Step(36): len = 6759.3, overlap = 0
PHY-3002 : Step(37): len = 6749.9, overlap = 0
PHY-3002 : Step(38): len = 6749.9, overlap = 0
PHY-3002 : Step(39): len = 6701.3, overlap = 0
PHY-3002 : Step(40): len = 6701.3, overlap = 0
PHY-3002 : Step(41): len = 6708.7, overlap = 0
PHY-3002 : Step(42): len = 6782, overlap = 0
PHY-3002 : Step(43): len = 6875.4, overlap = 0
PHY-3002 : Step(44): len = 7217.7, overlap = 0
PHY-3002 : Step(45): len = 7353, overlap = 0
PHY-3002 : Step(46): len = 6615.5, overlap = 0
PHY-3002 : Step(47): len = 6826.6, overlap = 0
PHY-3002 : Step(48): len = 6958.3, overlap = 0
PHY-3002 : Step(49): len = 6674.9, overlap = 0
PHY-3002 : Step(50): len = 6757.5, overlap = 0
PHY-3002 : Step(51): len = 6818.1, overlap = 0
PHY-3002 : Step(52): len = 6339.5, overlap = 0
PHY-3002 : Step(53): len = 6078.4, overlap = 0
PHY-3002 : Step(54): len = 6117.8, overlap = 0
PHY-3002 : Step(55): len = 6078.9, overlap = 0
PHY-3002 : Step(56): len = 6093.8, overlap = 0
PHY-3002 : Step(57): len = 6039.7, overlap = 0
PHY-3002 : Step(58): len = 6301.9, overlap = 0
PHY-3002 : Step(59): len = 5924, overlap = 0
PHY-3002 : Step(60): len = 6015.4, overlap = 0
PHY-3002 : Step(61): len = 5930.7, overlap = 0
PHY-3002 : Step(62): len = 5921.1, overlap = 0
PHY-3002 : Step(63): len = 6058.4, overlap = 0
PHY-3002 : Step(64): len = 5847.7, overlap = 0
PHY-3002 : Step(65): len = 5826, overlap = 0
PHY-3002 : Step(66): len = 5772.9, overlap = 0
PHY-3002 : Step(67): len = 5691.3, overlap = 0
PHY-3002 : Step(68): len = 5842.9, overlap = 0
PHY-3002 : Step(69): len = 5703.9, overlap = 0
PHY-3002 : Step(70): len = 5596.6, overlap = 0
PHY-3002 : Step(71): len = 5664.1, overlap = 0
PHY-3002 : Step(72): len = 5763.6, overlap = 0
PHY-3002 : Step(73): len = 5651.3, overlap = 0
PHY-3002 : Step(74): len = 5532.6, overlap = 0
PHY-3002 : Step(75): len = 5525.9, overlap = 0
PHY-3002 : Step(76): len = 5272, overlap = 0
PHY-3002 : Step(77): len = 5224.7, overlap = 0
PHY-3002 : Step(78): len = 5496.6, overlap = 0
PHY-3002 : Step(79): len = 5176.2, overlap = 0
PHY-3002 : Step(80): len = 5246.8, overlap = 0
PHY-3002 : Step(81): len = 4995.6, overlap = 0
PHY-3002 : Step(82): len = 4811.5, overlap = 0
PHY-3002 : Step(83): len = 4854.7, overlap = 0
PHY-3002 : Step(84): len = 4866.3, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00178449
PHY-3002 : Step(85): len = 4808.7, overlap = 2.53125
PHY-3002 : Step(86): len = 4672.8, overlap = 2.5625
PHY-3002 : Step(87): len = 4602, overlap = 2.5
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 14.59 peak overflow 2.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/429.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4664, over cnt = 11(0%), over = 16, worst = 3
PHY-1001 : End global iterations;  0.018739s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 9.35, top5 = 3.26, top10 = 1.62, top15 = 1.08.
PHY-1001 : End incremental global routing;  0.075859s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (41.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1436, tnet num: 427, tinst num: 319, tnode num: 1878, tedge num: 2318.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.236130s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (79.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.315854s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (69.3%)

OPT-1001 : Current memory(MB): used = 134, reserve = 105, peak = 134.
OPT-1001 : End physical optimization;  0.323080s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (67.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 124 LUT to BLE ...
SYN-4008 : Packed 124 LUT and 53 SEQ to BLE.
SYN-4003 : Packing 66 remaining SEQ's ...
SYN-4005 : Packed 49 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 17 single SEQ's are left
SYN-4011 : Packing model "responder" (AL_USER_NORMAL) with 141/219 primitive instances ...
PHY-3001 : End packing;  0.009297s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (168.1%)

PHY-1001 : Populate physical database on model responder.
RUN-1001 : There are total 160 instances
RUN-1001 : 61 mslices, 60 lslices, 33 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 208 nets have 2 pins
RUN-1001 : 151 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 158 instances, 121 slices, 5 macros(39 instances: 20 mslices 19 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 5133.2, Over = 4.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000104858
PHY-3002 : Step(88): len = 5049, overlap = 4.5
PHY-3002 : Step(89): len = 5053, overlap = 4.25
PHY-3002 : Step(90): len = 5004.1, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000209715
PHY-3002 : Step(91): len = 4931.7, overlap = 4.75
PHY-3002 : Step(92): len = 4931.7, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00041943
PHY-3002 : Step(93): len = 4937.9, overlap = 4.75
PHY-3002 : Step(94): len = 4937.9, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035200s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 8319.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(95): len = 6277.8, overlap = 1.75
PHY-3002 : Step(96): len = 5524.8, overlap = 4
PHY-3002 : Step(97): len = 5152.2, overlap = 5.5
PHY-3002 : Step(98): len = 4960.7, overlap = 5.25
PHY-3002 : Step(99): len = 4972.4, overlap = 5.25
PHY-3002 : Step(100): len = 4991.9, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.8651e-05
PHY-3002 : Step(101): len = 4960.5, overlap = 5.25
PHY-3002 : Step(102): len = 4960.5, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000157302
PHY-3002 : Step(103): len = 5003.3, overlap = 5
PHY-3002 : Step(104): len = 5018.1, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005185s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6738.4, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002872s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 6792.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 20/384.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7296, over cnt = 27(0%), over = 58, worst = 5
PHY-1002 : len = 7864, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 7960, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 7992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041222s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 17.97, top5 = 5.72, top10 = 2.85, top15 = 1.90.
PHY-1001 : End incremental global routing;  0.089230s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (35.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1259, tnet num: 382, tinst num: 158, tnode num: 1606, tedge num: 2125.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.196249s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.289486s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (75.6%)

OPT-1001 : Current memory(MB): used = 135, reserve = 107, peak = 135.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000262s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 284/384.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002156s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (1449.7%)

PHY-1001 : Congestion index: top1 = 17.97, top5 = 5.72, top10 = 2.85, top15 = 1.90.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000444s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 17.517241
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.341283s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (82.4%)

RUN-1003 : finish command "place" in  2.352100s wall, 1.390625s user + 0.296875s system = 1.687500s CPU (71.7%)

RUN-1004 : used memory is 127 MB, reserved memory is 99 MB, peak memory is 136 MB
RUN-1002 : start command "export_db responder_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route phy_sim_model on"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |     on     |       off        |   *    
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 160 instances
RUN-1001 : 61 mslices, 60 lslices, 33 pads, 0 brams, 0 dsps
RUN-1001 : There are total 384 nets
RUN-1001 : 208 nets have 2 pins
RUN-1001 : 151 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1259, tnet num: 382, tinst num: 158, tnode num: 1606, tedge num: 2125.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 61 mslices, 60 lslices, 33 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 382 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 206 clock pins, and constraint 347 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7280, over cnt = 27(0%), over = 56, worst = 5
PHY-1002 : len = 7848, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 7928, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 7960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043522s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 17.95, top5 = 5.64, top10 = 2.81, top15 = 1.88.
PHY-1001 : End global routing;  0.088089s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (35.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 154, reserve = 126, peak = 156.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/TimerH_n_syn_3 will be merged with clock U2/TimerH_n
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : Current memory(MB): used = 418, reserve = 393, peak = 418.
PHY-1001 : End build detailed router design. 3.804058s wall, 3.578125s user + 0.031250s system = 3.609375s CPU (94.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 11744, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.948710s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (97.2%)

PHY-1001 : Current memory(MB): used = 447, reserve = 424, peak = 447.
PHY-1001 : End phase 1; 0.954069s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (96.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 81% nets.
PHY-1022 : len = 27840, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 447, reserve = 424, peak = 448.
PHY-1001 : End initial routed; 0.161457s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (48.4%)

PHY-1001 : Current memory(MB): used = 447, reserve = 424, peak = 448.
PHY-1001 : End phase 2; 0.161504s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (48.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 27904, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.013254s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (117.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 27920, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.010640s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.042145s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.1%)

PHY-1001 : Current memory(MB): used = 457, reserve = 433, peak = 457.
PHY-1001 : End phase 3; 0.182489s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.2%)

PHY-1003 : Routed, final wirelength = 27920
PHY-1001 : Current memory(MB): used = 457, reserve = 433, peak = 457.
PHY-1001 : End export database. 0.005256s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (297.3%)

PHY-1001 : End detail routing;  5.317953s wall, 4.953125s user + 0.031250s system = 4.984375s CPU (93.7%)

RUN-1003 : finish command "route" in  5.696144s wall, 5.250000s user + 0.031250s system = 5.281250s CPU (92.7%)

RUN-1004 : used memory is 414 MB, reserved memory is 390 MB, peak memory is 457 MB
RUN-1002 : start command "report_area -io_info -file responder_phy.area"
RUN-1001 : standard
***Report Model: responder Device: EG4S20BG256***

IO Statistics
#IO                        33
  #input                    7
  #output                  26
  #inout                    0

Utilization Statistics
#lut                      206   out of  19600    1.05%
#reg                      140   out of  19600    0.71%
#le                       223
  #lut only                83   out of    223   37.22%
  #reg only                17   out of    223    7.62%
  #lut&reg                123   out of    223   55.16%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     4
  #oreg                    13
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                 Type               DriverType         Driver                Fanout
#1        CLK_dup_1                GCLK               io                 CLK_syn_2.di          96
#2        U4/W_DigitronCS_Out_n    GCLK               mslice             U4/reg2_syn_30.f0     7
#3        U4/SingleNum_b_n4        GCLK               lslice             U1/reg0_syn_134.f0    3
#4        U2/TimerH_n              GCLK               mslice             U2/reg2_syn_11.f1     1


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      Key_In[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      IREG    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      Set_Time           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
     Buzzer_Out         OUTPUT        H11        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     Key_Row[3]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     Key_Row[2]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Key_Row[1]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Key_Row[0]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     LED_Out[3]         OUTPUT         C2        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT         C1        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT         E4        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT         D3        LVCMOS33           8            NONE       OREG    
  LED_OverTime_Out      OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED_Run[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Run[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Run[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Run[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------+
|Instance |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------+
|top      |responder           |223    |167     |39      |157     |0       |0       |
|  U1     |Sel_module          |63     |55      |7       |34      |0       |0       |
|  U2     |Timer_module        |2      |2       |0       |2       |0       |0       |
|  U3     |Buzzer_module       |36     |18      |6       |25      |0       |0       |
|  U4     |Digitron_NumDisplay |50     |41      |9       |28      |0       |0       |
|  U5     |key_filter          |33     |22      |11      |23      |0       |0       |
|  U6     |led8_module         |39     |29      |6       |28      |0       |0       |
+-----------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       174   
    #2         2       132   
    #3         3        10   
    #4         4        8    
    #5        5-10      16   
    #6       11-50      4    
    #7       51-100     1    
  Average     2.14           

RUN-1002 : start command "write_verilog simulation/responder_phy_sim.v"
HDL-1201 : write out verilog file simulation/responder_phy_sim.v
RUN-1002 : start command "export_db responder_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1259, tnet num: 382, tinst num: 158, tnode num: 1606, tedge num: 2125.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file responder_phy.timing -sdf simulation/responder.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 382 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 206 clock pins, and constraint 347 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 4 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
		CLK_dup_1
		U2/TimerH_n_syn_3
		U4/SingleNum_b_n4_syn_10
		U4/W_DigitronCS_Out_n_syn_4
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in responder_phy.timing, timing summary in responder_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf responder.sdf simulation/responder_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/responder_phy_sim_sta.v
RUN-1002 : start command "export_bid responder_inst.bid"
RUN-1002 : start command "bitgen -bit responder.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 155 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 313
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 384, pip num: 2450
BIT-1002 : Init feedthrough completely, num: 3
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 511 valid insts, and 7728 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file responder.bit.
RUN-1003 : finish command "bitgen -bit responder.bit -unused_io_status pulldown" in  1.565724s wall, 3.125000s user + 0.078125s system = 3.203125s CPU (204.6%)

RUN-1004 : used memory is 427 MB, reserved memory is 403 MB, peak memory is 577 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240727_104956.log"
