verilog work "FullAdder1bit.v"
verilog work "FullAdder4bits.v"
