--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml GPIO_demo.twx GPIO_demo.ncd -o GPIO_demo.twr GPIO_demo.pcf
-ucf Nexys4_Master.ucf

Design file:              GPIO_demo.ncd
Physical constraint file: GPIO_demo.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2535 paths analyzed, 607 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.911ns.
--------------------------------------------------------------------------------

Paths for end point blinkCounter_0 (SLICE_X86Y52.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blinkCounter_8 (FF)
  Destination:          blinkCounter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.850ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blinkCounter_8 to blinkCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y54.AQ      Tcko                  0.341   blinkCounter<11>
                                                       blinkCounter_8
    SLICE_X87Y54.B2      net (fanout=2)        0.835   blinkCounter<8>
    SLICE_X87Y54.COUT    Topcyb                0.509   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_lut<1>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.CIN     net (fanout=1)        0.000   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.AMUX    Tcina                 0.369   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.SR      net (fanout=7)        0.482   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.CLK     Tsrck                 0.314   blinkCounter<3>
                                                       blinkCounter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.850ns (1.533ns logic, 1.317ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blinkCounter_7 (FF)
  Destination:          blinkCounter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blinkCounter_7 to blinkCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y53.DQ      Tcko                  0.341   blinkCounter<7>
                                                       blinkCounter_7
    SLICE_X87Y54.B1      net (fanout=2)        0.602   blinkCounter<7>
    SLICE_X87Y54.COUT    Topcyb                0.509   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_lut<1>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.CIN     net (fanout=1)        0.000   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.AMUX    Tcina                 0.369   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.SR      net (fanout=7)        0.482   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.CLK     Tsrck                 0.314   blinkCounter<3>
                                                       blinkCounter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (1.533ns logic, 1.084ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blinkCounter_15 (FF)
  Destination:          blinkCounter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.602ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blinkCounter_15 to blinkCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y55.DQ      Tcko                  0.341   blinkCounter<15>
                                                       blinkCounter_15
    SLICE_X87Y54.D2      net (fanout=2)        0.700   blinkCounter<15>
    SLICE_X87Y54.COUT    Topcyd                0.396   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_lut<3>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.CIN     net (fanout=1)        0.000   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.AMUX    Tcina                 0.369   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.SR      net (fanout=7)        0.482   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.CLK     Tsrck                 0.314   blinkCounter<3>
                                                       blinkCounter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (1.420ns logic, 1.182ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point blinkCounter_1 (SLICE_X86Y52.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blinkCounter_8 (FF)
  Destination:          blinkCounter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.850ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blinkCounter_8 to blinkCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y54.AQ      Tcko                  0.341   blinkCounter<11>
                                                       blinkCounter_8
    SLICE_X87Y54.B2      net (fanout=2)        0.835   blinkCounter<8>
    SLICE_X87Y54.COUT    Topcyb                0.509   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_lut<1>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.CIN     net (fanout=1)        0.000   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.AMUX    Tcina                 0.369   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.SR      net (fanout=7)        0.482   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.CLK     Tsrck                 0.314   blinkCounter<3>
                                                       blinkCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.850ns (1.533ns logic, 1.317ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blinkCounter_7 (FF)
  Destination:          blinkCounter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blinkCounter_7 to blinkCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y53.DQ      Tcko                  0.341   blinkCounter<7>
                                                       blinkCounter_7
    SLICE_X87Y54.B1      net (fanout=2)        0.602   blinkCounter<7>
    SLICE_X87Y54.COUT    Topcyb                0.509   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_lut<1>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.CIN     net (fanout=1)        0.000   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.AMUX    Tcina                 0.369   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.SR      net (fanout=7)        0.482   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.CLK     Tsrck                 0.314   blinkCounter<3>
                                                       blinkCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (1.533ns logic, 1.084ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blinkCounter_15 (FF)
  Destination:          blinkCounter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.602ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blinkCounter_15 to blinkCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y55.DQ      Tcko                  0.341   blinkCounter<15>
                                                       blinkCounter_15
    SLICE_X87Y54.D2      net (fanout=2)        0.700   blinkCounter<15>
    SLICE_X87Y54.COUT    Topcyd                0.396   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_lut<3>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.CIN     net (fanout=1)        0.000   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.AMUX    Tcina                 0.369   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.SR      net (fanout=7)        0.482   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.CLK     Tsrck                 0.314   blinkCounter<3>
                                                       blinkCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (1.420ns logic, 1.182ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point blinkCounter_2 (SLICE_X86Y52.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blinkCounter_8 (FF)
  Destination:          blinkCounter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.850ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blinkCounter_8 to blinkCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y54.AQ      Tcko                  0.341   blinkCounter<11>
                                                       blinkCounter_8
    SLICE_X87Y54.B2      net (fanout=2)        0.835   blinkCounter<8>
    SLICE_X87Y54.COUT    Topcyb                0.509   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_lut<1>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.CIN     net (fanout=1)        0.000   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.AMUX    Tcina                 0.369   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.SR      net (fanout=7)        0.482   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.CLK     Tsrck                 0.314   blinkCounter<3>
                                                       blinkCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.850ns (1.533ns logic, 1.317ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blinkCounter_7 (FF)
  Destination:          blinkCounter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blinkCounter_7 to blinkCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y53.DQ      Tcko                  0.341   blinkCounter<7>
                                                       blinkCounter_7
    SLICE_X87Y54.B1      net (fanout=2)        0.602   blinkCounter<7>
    SLICE_X87Y54.COUT    Topcyb                0.509   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_lut<1>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.CIN     net (fanout=1)        0.000   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.AMUX    Tcina                 0.369   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.SR      net (fanout=7)        0.482   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.CLK     Tsrck                 0.314   blinkCounter<3>
                                                       blinkCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (1.533ns logic, 1.084ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blinkCounter_15 (FF)
  Destination:          blinkCounter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.602ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blinkCounter_15 to blinkCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y55.DQ      Tcko                  0.341   blinkCounter<15>
                                                       blinkCounter_15
    SLICE_X87Y54.D2      net (fanout=2)        0.700   blinkCounter<15>
    SLICE_X87Y54.COUT    Topcyd                0.396   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_lut<3>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.CIN     net (fanout=1)        0.000   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<3>
    SLICE_X87Y55.AMUX    Tcina                 0.369   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
                                                       Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.SR      net (fanout=7)        0.482   Mcompar_blinkCounter[21]_PWR_5_o_LessThan_1_o_cy<4>
    SLICE_X86Y52.CLK     Tsrck                 0.314   blinkCounter<3>
                                                       blinkCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (1.420ns logic, 1.182ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_UART_TX_CTRL/txData_4 (SLICE_X0Y129.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uartData_3 (FF)
  Destination:          Inst_UART_TX_CTRL/txData_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.070 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uartData_3 to Inst_UART_TX_CTRL/txData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y129.AQ      Tcko                  0.141   uartData<2>
                                                       uartData_3
    SLICE_X0Y129.DX      net (fanout=1)        0.110   uartData<3>
    SLICE_X0Y129.CLK     Tckdi       (-Th)     0.072   Inst_UART_TX_CTRL/txData<4>
                                                       Inst_UART_TX_CTRL/txData_4
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.069ns logic, 0.110ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_UART_TX_CTRL/txData_2 (SLICE_X0Y129.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uartData_1 (FF)
  Destination:          Inst_UART_TX_CTRL/txData_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.185ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.076 - 0.061)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uartData_1 to Inst_UART_TX_CTRL/txData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y128.CQ      Tcko                  0.141   uartData<1>
                                                       uartData_1
    SLICE_X0Y129.BX      net (fanout=1)        0.110   uartData<1>
    SLICE_X0Y129.CLK     Tckdi       (-Th)     0.066   Inst_UART_TX_CTRL/txData<4>
                                                       Inst_UART_TX_CTRL/txData_2
    -------------------------------------------------  ---------------------------
    Total                                      0.185ns (0.075ns logic, 0.110ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point uartState_FSM_FFd5 (SLICE_X2Y130.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.198ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uartState_FSM_FFd1 (FF)
  Destination:          uartState_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.212ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.072 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uartState_FSM_FFd1 to uartState_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y130.CQ      Tcko                  0.141   uartState_FSM_FFd1
                                                       uartState_FSM_FFd1
    SLICE_X2Y130.C4      net (fanout=2)        0.147   uartState_FSM_FFd1
    SLICE_X2Y130.CLK     Tah         (-Th)     0.076   uartState_FSM_FFd6
                                                       uartState_FSM_FFd5-In1
                                                       uartState_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      0.212ns (0.065ns logic, 0.147ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.460ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.770ns (Tmpw)
  Physical resource: uartState_FSM_FFd6/CLK
  Logical resource: Mshreg_uartState_FSM_FFd6/CLK
  Location pin: SLICE_X2Y130.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 8.460ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.770ns (Tmpw)
  Physical resource: uartState_FSM_FFd6/CLK
  Logical resource: Mshreg_uartState_FSM_FFd6/CLK
  Location pin: SLICE_X2Y130.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.911|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2535 paths, 0 nets, and 489 connections

Design statistics:
   Minimum period:   2.911ns{1}   (Maximum frequency: 343.525MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 16 12:35:54 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 615 MB



