<profile>

<section name = "Vivado HLS Report for 'SaveToRamAndOutput'" level="0">
<item name = "Date">Mon Jul 21 16:31:26 2025
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">FinalProjectVhdl_ArminMashhadiEbrahim</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z015-clg485-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.634, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">105737, 105737, 105737, 105737, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">105735, 105735, 2, 1, 1, 105735, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 107, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 59, -, -</column>
<specialColumn name="Available">190, 160, 92400, 46200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="SaveToRamAndOutpubkb_U1">SaveToRamAndOutpubkb, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln28_fu_111_p2">+, 0, 0, 24, 17, 1</column>
<column name="i_fu_117_p2">+, 0, 0, 15, 9, 1</column>
<column name="j_fu_145_p2">+, 0, 0, 15, 9, 1</column>
<column name="icmp_ln28_fu_105_p2">icmp, 0, 0, 18, 17, 16</column>
<column name="icmp_ln29_fu_123_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="select_ln47_1_fu_137_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln47_fu_129_p3">select, 0, 0, 9, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_i_0_phi_fu_87_p4">9, 2, 9, 18</column>
<column name="i_0_reg_83">9, 2, 9, 18</column>
<column name="indvar_flatten_reg_72">9, 2, 17, 34</column>
<column name="j_0_reg_94">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_0_reg_83">9, 0, 9, 0</column>
<column name="icmp_ln28_reg_170">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_72">17, 0, 17, 0</column>
<column name="j_0_reg_94">9, 0, 9, 0</column>
<column name="select_ln47_1_reg_184">9, 0, 9, 0</column>
<column name="select_ln47_reg_179">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, SaveToRamAndOutput, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, SaveToRamAndOutput, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, SaveToRamAndOutput, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, SaveToRamAndOutput, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, SaveToRamAndOutput, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, SaveToRamAndOutput, return value</column>
<column name="input_image_dout">in, 32, ap_fifo, input_image, pointer</column>
<column name="input_image_empty_n">in, 1, ap_fifo, input_image, pointer</column>
<column name="input_image_read">out, 1, ap_fifo, input_image, pointer</column>
<column name="output_image_address0">out, 17, ap_memory, output_image, array</column>
<column name="output_image_ce0">out, 1, ap_memory, output_image, array</column>
<column name="output_image_we0">out, 1, ap_memory, output_image, array</column>
<column name="output_image_d0">out, 8, ap_memory, output_image, array</column>
</table>
</item>
</section>
</profile>
