// Seed: 1662034223
module module_0;
  wire id_1;
  supply1 id_2 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  module_0();
  genvar id_5;
endmodule
module module_2 (
    output tri1 id_0,
    input wire id_1,
    input tri0 id_2,
    input uwire id_3,
    input wand id_4,
    input supply1 id_5,
    output tri0 id_6,
    output uwire id_7
    , id_20,
    output uwire id_8,
    input uwire id_9,
    input supply0 id_10,
    output wire id_11,
    input wand id_12,
    output supply1 id_13,
    output tri1 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input wand id_17,
    input wire id_18
);
  wire id_21;
  module_0();
endmodule
