
Strobe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f38  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08008044  08008044  00018044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080b0  080080b0  0002017c  2**0
                  CONTENTS
  4 .ARM          00000000  080080b0  080080b0  0002017c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080080b0  080080b0  0002017c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080b0  080080b0  000180b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080080b4  080080b4  000180b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000017c  20000000  080080b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012a0  2000017c  08008234  0002017c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000141c  08008234  0002141c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201a5  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010d8f  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000031ea  00000000  00000000  00030f77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001030  00000000  00000000  00034168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c45  00000000  00000000  00035198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a1b8  00000000  00000000  00035ddd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001469a  00000000  00000000  0004ff95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008cacd  00000000  00000000  0006462f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004198  00000000  00000000  000f10fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  000f5294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000017c 	.word	0x2000017c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800802c 	.word	0x0800802c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000180 	.word	0x20000180
 8000148:	0800802c 	.word	0x0800802c

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000152:	4b0e      	ldr	r3, [pc, #56]	; (800018c <MX_GPIO_Init+0x40>)
 8000154:	699b      	ldr	r3, [r3, #24]
 8000156:	4a0d      	ldr	r2, [pc, #52]	; (800018c <MX_GPIO_Init+0x40>)
 8000158:	f043 0320 	orr.w	r3, r3, #32
 800015c:	6193      	str	r3, [r2, #24]
 800015e:	4b0b      	ldr	r3, [pc, #44]	; (800018c <MX_GPIO_Init+0x40>)
 8000160:	699b      	ldr	r3, [r3, #24]
 8000162:	f003 0320 	and.w	r3, r3, #32
 8000166:	607b      	str	r3, [r7, #4]
 8000168:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800016a:	4b08      	ldr	r3, [pc, #32]	; (800018c <MX_GPIO_Init+0x40>)
 800016c:	699b      	ldr	r3, [r3, #24]
 800016e:	4a07      	ldr	r2, [pc, #28]	; (800018c <MX_GPIO_Init+0x40>)
 8000170:	f043 0304 	orr.w	r3, r3, #4
 8000174:	6193      	str	r3, [r2, #24]
 8000176:	4b05      	ldr	r3, [pc, #20]	; (800018c <MX_GPIO_Init+0x40>)
 8000178:	699b      	ldr	r3, [r3, #24]
 800017a:	f003 0304 	and.w	r3, r3, #4
 800017e:	603b      	str	r3, [r7, #0]
 8000180:	683b      	ldr	r3, [r7, #0]

}
 8000182:	bf00      	nop
 8000184:	370c      	adds	r7, #12
 8000186:	46bd      	mov	sp, r7
 8000188:	bc80      	pop	{r7}
 800018a:	4770      	bx	lr
 800018c:	40021000 	.word	0x40021000

08000190 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000190:	b580      	push	{r7, lr}
 8000192:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000194:	f000 f9e6 	bl	8000564 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000198:	f000 f814 	bl	80001c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800019c:	f7ff ffd6 	bl	800014c <MX_GPIO_Init>
  MX_TIM1_Init();
 80001a0:	f000 f8e4 	bl	800036c <MX_TIM1_Init>
  MX_USB_DEVICE_Init();
 80001a4:	f007 fa70 	bl	8007688 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 80001a8:	2100      	movs	r1, #0
 80001aa:	4804      	ldr	r0, [pc, #16]	; (80001bc <main+0x2c>)
 80001ac:	f002 fed0 	bl	8002f50 <HAL_TIM_OC_Start_IT>
  my_parameters.prescaler = 4799;
 80001b0:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <main+0x30>)
 80001b2:	f241 22bf 	movw	r2, #4799	; 0x12bf
 80001b6:	831a      	strh	r2, [r3, #24]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001b8:	e7fe      	b.n	80001b8 <main+0x28>
 80001ba:	bf00      	nop
 80001bc:	200001f8 	.word	0x200001f8
 80001c0:	200001dc 	.word	0x200001dc

080001c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001c4:	b580      	push	{r7, lr}
 80001c6:	b094      	sub	sp, #80	; 0x50
 80001c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80001ce:	2228      	movs	r2, #40	; 0x28
 80001d0:	2100      	movs	r1, #0
 80001d2:	4618      	mov	r0, r3
 80001d4:	f007 fef0 	bl	8007fb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d8:	f107 0314 	add.w	r3, r7, #20
 80001dc:	2200      	movs	r2, #0
 80001de:	601a      	str	r2, [r3, #0]
 80001e0:	605a      	str	r2, [r3, #4]
 80001e2:	609a      	str	r2, [r3, #8]
 80001e4:	60da      	str	r2, [r3, #12]
 80001e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80001e8:	1d3b      	adds	r3, r7, #4
 80001ea:	2200      	movs	r2, #0
 80001ec:	601a      	str	r2, [r3, #0]
 80001ee:	605a      	str	r2, [r3, #4]
 80001f0:	609a      	str	r2, [r3, #8]
 80001f2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001f4:	2301      	movs	r3, #1
 80001f6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001fe:	2300      	movs	r3, #0
 8000200:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000202:	2301      	movs	r3, #1
 8000204:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000206:	2302      	movs	r3, #2
 8000208:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800020a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800020e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000210:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000214:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000216:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800021a:	4618      	mov	r0, r3
 800021c:	f002 fa04 	bl	8002628 <HAL_RCC_OscConfig>
 8000220:	4603      	mov	r3, r0
 8000222:	2b00      	cmp	r3, #0
 8000224:	d001      	beq.n	800022a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000226:	f000 f828 	bl	800027a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800022a:	230f      	movs	r3, #15
 800022c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800022e:	2302      	movs	r3, #2
 8000230:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000232:	2300      	movs	r3, #0
 8000234:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000236:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800023a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800023c:	2300      	movs	r3, #0
 800023e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000240:	f107 0314 	add.w	r3, r7, #20
 8000244:	2101      	movs	r1, #1
 8000246:	4618      	mov	r0, r3
 8000248:	f002 fc70 	bl	8002b2c <HAL_RCC_ClockConfig>
 800024c:	4603      	mov	r3, r0
 800024e:	2b00      	cmp	r3, #0
 8000250:	d001      	beq.n	8000256 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000252:	f000 f812 	bl	800027a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000256:	2310      	movs	r3, #16
 8000258:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800025a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800025e:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000260:	1d3b      	adds	r3, r7, #4
 8000262:	4618      	mov	r0, r3
 8000264:	f002 fdbe 	bl	8002de4 <HAL_RCCEx_PeriphCLKConfig>
 8000268:	4603      	mov	r3, r0
 800026a:	2b00      	cmp	r3, #0
 800026c:	d001      	beq.n	8000272 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800026e:	f000 f804 	bl	800027a <Error_Handler>
  }
}
 8000272:	bf00      	nop
 8000274:	3750      	adds	r7, #80	; 0x50
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}

0800027a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800027a:	b480      	push	{r7}
 800027c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800027e:	b672      	cpsid	i
}
 8000280:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000282:	e7fe      	b.n	8000282 <Error_Handler+0x8>

08000284 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000284:	b480      	push	{r7}
 8000286:	b085      	sub	sp, #20
 8000288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800028a:	4b15      	ldr	r3, [pc, #84]	; (80002e0 <HAL_MspInit+0x5c>)
 800028c:	699b      	ldr	r3, [r3, #24]
 800028e:	4a14      	ldr	r2, [pc, #80]	; (80002e0 <HAL_MspInit+0x5c>)
 8000290:	f043 0301 	orr.w	r3, r3, #1
 8000294:	6193      	str	r3, [r2, #24]
 8000296:	4b12      	ldr	r3, [pc, #72]	; (80002e0 <HAL_MspInit+0x5c>)
 8000298:	699b      	ldr	r3, [r3, #24]
 800029a:	f003 0301 	and.w	r3, r3, #1
 800029e:	60bb      	str	r3, [r7, #8]
 80002a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002a2:	4b0f      	ldr	r3, [pc, #60]	; (80002e0 <HAL_MspInit+0x5c>)
 80002a4:	69db      	ldr	r3, [r3, #28]
 80002a6:	4a0e      	ldr	r2, [pc, #56]	; (80002e0 <HAL_MspInit+0x5c>)
 80002a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002ac:	61d3      	str	r3, [r2, #28]
 80002ae:	4b0c      	ldr	r3, [pc, #48]	; (80002e0 <HAL_MspInit+0x5c>)
 80002b0:	69db      	ldr	r3, [r3, #28]
 80002b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002b6:	607b      	str	r3, [r7, #4]
 80002b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80002ba:	4b0a      	ldr	r3, [pc, #40]	; (80002e4 <HAL_MspInit+0x60>)
 80002bc:	685b      	ldr	r3, [r3, #4]
 80002be:	60fb      	str	r3, [r7, #12]
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80002c6:	60fb      	str	r3, [r7, #12]
 80002c8:	68fb      	ldr	r3, [r7, #12]
 80002ca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80002ce:	60fb      	str	r3, [r7, #12]
 80002d0:	4a04      	ldr	r2, [pc, #16]	; (80002e4 <HAL_MspInit+0x60>)
 80002d2:	68fb      	ldr	r3, [r7, #12]
 80002d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002d6:	bf00      	nop
 80002d8:	3714      	adds	r7, #20
 80002da:	46bd      	mov	sp, r7
 80002dc:	bc80      	pop	{r7}
 80002de:	4770      	bx	lr
 80002e0:	40021000 	.word	0x40021000
 80002e4:	40010000 	.word	0x40010000

080002e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002e8:	b480      	push	{r7}
 80002ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80002ec:	e7fe      	b.n	80002ec <NMI_Handler+0x4>

080002ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002ee:	b480      	push	{r7}
 80002f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002f2:	e7fe      	b.n	80002f2 <HardFault_Handler+0x4>

080002f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002f8:	e7fe      	b.n	80002f8 <MemManage_Handler+0x4>

080002fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002fa:	b480      	push	{r7}
 80002fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002fe:	e7fe      	b.n	80002fe <BusFault_Handler+0x4>

08000300 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000300:	b480      	push	{r7}
 8000302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000304:	e7fe      	b.n	8000304 <UsageFault_Handler+0x4>

08000306 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000306:	b480      	push	{r7}
 8000308:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800030a:	bf00      	nop
 800030c:	46bd      	mov	sp, r7
 800030e:	bc80      	pop	{r7}
 8000310:	4770      	bx	lr

08000312 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000312:	b480      	push	{r7}
 8000314:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000316:	bf00      	nop
 8000318:	46bd      	mov	sp, r7
 800031a:	bc80      	pop	{r7}
 800031c:	4770      	bx	lr

0800031e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800031e:	b480      	push	{r7}
 8000320:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000322:	bf00      	nop
 8000324:	46bd      	mov	sp, r7
 8000326:	bc80      	pop	{r7}
 8000328:	4770      	bx	lr

0800032a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800032a:	b580      	push	{r7, lr}
 800032c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800032e:	f000 f95f 	bl	80005f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000332:	bf00      	nop
 8000334:	bd80      	pop	{r7, pc}
	...

08000338 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800033c:	4802      	ldr	r0, [pc, #8]	; (8000348 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 800033e:	f000 fd2a 	bl	8000d96 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8000342:	bf00      	nop
 8000344:	bd80      	pop	{r7, pc}
 8000346:	bf00      	nop
 8000348:	20000f0c 	.word	0x20000f0c

0800034c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000350:	4802      	ldr	r0, [pc, #8]	; (800035c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000352:	f000 fd20 	bl	8000d96 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000356:	bf00      	nop
 8000358:	bd80      	pop	{r7, pc}
 800035a:	bf00      	nop
 800035c:	20000f0c 	.word	0x20000f0c

08000360 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000360:	b480      	push	{r7}
 8000362:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000364:	bf00      	nop
 8000366:	46bd      	mov	sp, r7
 8000368:	bc80      	pop	{r7}
 800036a:	4770      	bx	lr

0800036c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b092      	sub	sp, #72	; 0x48
 8000370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000372:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000376:	2200      	movs	r2, #0
 8000378:	601a      	str	r2, [r3, #0]
 800037a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800037c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000380:	2200      	movs	r2, #0
 8000382:	601a      	str	r2, [r3, #0]
 8000384:	605a      	str	r2, [r3, #4]
 8000386:	609a      	str	r2, [r3, #8]
 8000388:	60da      	str	r2, [r3, #12]
 800038a:	611a      	str	r2, [r3, #16]
 800038c:	615a      	str	r2, [r3, #20]
 800038e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000390:	1d3b      	adds	r3, r7, #4
 8000392:	2220      	movs	r2, #32
 8000394:	2100      	movs	r1, #0
 8000396:	4618      	mov	r0, r3
 8000398:	f007 fe0e 	bl	8007fb8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800039c:	4b33      	ldr	r3, [pc, #204]	; (800046c <MX_TIM1_Init+0x100>)
 800039e:	4a34      	ldr	r2, [pc, #208]	; (8000470 <MX_TIM1_Init+0x104>)
 80003a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 479;
 80003a2:	4b32      	ldr	r3, [pc, #200]	; (800046c <MX_TIM1_Init+0x100>)
 80003a4:	f240 12df 	movw	r2, #479	; 0x1df
 80003a8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003aa:	4b30      	ldr	r3, [pc, #192]	; (800046c <MX_TIM1_Init+0x100>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 80003b0:	4b2e      	ldr	r3, [pc, #184]	; (800046c <MX_TIM1_Init+0x100>)
 80003b2:	2263      	movs	r2, #99	; 0x63
 80003b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003b6:	4b2d      	ldr	r3, [pc, #180]	; (800046c <MX_TIM1_Init+0x100>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80003bc:	4b2b      	ldr	r3, [pc, #172]	; (800046c <MX_TIM1_Init+0x100>)
 80003be:	2200      	movs	r2, #0
 80003c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80003c2:	4b2a      	ldr	r3, [pc, #168]	; (800046c <MX_TIM1_Init+0x100>)
 80003c4:	2280      	movs	r2, #128	; 0x80
 80003c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80003c8:	4828      	ldr	r0, [pc, #160]	; (800046c <MX_TIM1_Init+0x100>)
 80003ca:	f002 feb1 	bl	8003130 <HAL_TIM_PWM_Init>
 80003ce:	4603      	mov	r3, r0
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d001      	beq.n	80003d8 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80003d4:	f7ff ff51 	bl	800027a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003d8:	2300      	movs	r3, #0
 80003da:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003dc:	2300      	movs	r3, #0
 80003de:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80003e0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80003e4:	4619      	mov	r1, r3
 80003e6:	4821      	ldr	r0, [pc, #132]	; (800046c <MX_TIM1_Init+0x100>)
 80003e8:	f003 f9c2 	bl	8003770 <HAL_TIMEx_MasterConfigSynchronization>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d001      	beq.n	80003f6 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80003f2:	f7ff ff42 	bl	800027a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80003f6:	2360      	movs	r3, #96	; 0x60
 80003f8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1;
 80003fa:	2301      	movs	r3, #1
 80003fc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80003fe:	2300      	movs	r3, #0
 8000400:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000402:	2300      	movs	r3, #0
 8000404:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000406:	2300      	movs	r3, #0
 8000408:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800040a:	2300      	movs	r3, #0
 800040c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800040e:	2300      	movs	r3, #0
 8000410:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000412:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000416:	2200      	movs	r2, #0
 8000418:	4619      	mov	r1, r3
 800041a:	4814      	ldr	r0, [pc, #80]	; (800046c <MX_TIM1_Init+0x100>)
 800041c:	f002 fed8 	bl	80031d0 <HAL_TIM_PWM_ConfigChannel>
 8000420:	4603      	mov	r3, r0
 8000422:	2b00      	cmp	r3, #0
 8000424:	d001      	beq.n	800042a <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8000426:	f7ff ff28 	bl	800027a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800042a:	2300      	movs	r3, #0
 800042c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800042e:	2300      	movs	r3, #0
 8000430:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000432:	2300      	movs	r3, #0
 8000434:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000436:	2300      	movs	r3, #0
 8000438:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800043a:	2300      	movs	r3, #0
 800043c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800043e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000442:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000444:	2300      	movs	r3, #0
 8000446:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000448:	1d3b      	adds	r3, r7, #4
 800044a:	4619      	mov	r1, r3
 800044c:	4807      	ldr	r0, [pc, #28]	; (800046c <MX_TIM1_Init+0x100>)
 800044e:	f003 f9ed 	bl	800382c <HAL_TIMEx_ConfigBreakDeadTime>
 8000452:	4603      	mov	r3, r0
 8000454:	2b00      	cmp	r3, #0
 8000456:	d001      	beq.n	800045c <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8000458:	f7ff ff0f 	bl	800027a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800045c:	4803      	ldr	r0, [pc, #12]	; (800046c <MX_TIM1_Init+0x100>)
 800045e:	f000 f827 	bl	80004b0 <HAL_TIM_MspPostInit>

}
 8000462:	bf00      	nop
 8000464:	3748      	adds	r7, #72	; 0x48
 8000466:	46bd      	mov	sp, r7
 8000468:	bd80      	pop	{r7, pc}
 800046a:	bf00      	nop
 800046c:	200001f8 	.word	0x200001f8
 8000470:	40012c00 	.word	0x40012c00

08000474 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000474:	b480      	push	{r7}
 8000476:	b085      	sub	sp, #20
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	4a09      	ldr	r2, [pc, #36]	; (80004a8 <HAL_TIM_PWM_MspInit+0x34>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d10b      	bne.n	800049e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000486:	4b09      	ldr	r3, [pc, #36]	; (80004ac <HAL_TIM_PWM_MspInit+0x38>)
 8000488:	699b      	ldr	r3, [r3, #24]
 800048a:	4a08      	ldr	r2, [pc, #32]	; (80004ac <HAL_TIM_PWM_MspInit+0x38>)
 800048c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000490:	6193      	str	r3, [r2, #24]
 8000492:	4b06      	ldr	r3, [pc, #24]	; (80004ac <HAL_TIM_PWM_MspInit+0x38>)
 8000494:	699b      	ldr	r3, [r3, #24]
 8000496:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800049a:	60fb      	str	r3, [r7, #12]
 800049c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800049e:	bf00      	nop
 80004a0:	3714      	adds	r7, #20
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bc80      	pop	{r7}
 80004a6:	4770      	bx	lr
 80004a8:	40012c00 	.word	0x40012c00
 80004ac:	40021000 	.word	0x40021000

080004b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b088      	sub	sp, #32
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b8:	f107 0310 	add.w	r3, r7, #16
 80004bc:	2200      	movs	r2, #0
 80004be:	601a      	str	r2, [r3, #0]
 80004c0:	605a      	str	r2, [r3, #4]
 80004c2:	609a      	str	r2, [r3, #8]
 80004c4:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	4a10      	ldr	r2, [pc, #64]	; (800050c <HAL_TIM_MspPostInit+0x5c>)
 80004cc:	4293      	cmp	r3, r2
 80004ce:	d118      	bne.n	8000502 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004d0:	4b0f      	ldr	r3, [pc, #60]	; (8000510 <HAL_TIM_MspPostInit+0x60>)
 80004d2:	699b      	ldr	r3, [r3, #24]
 80004d4:	4a0e      	ldr	r2, [pc, #56]	; (8000510 <HAL_TIM_MspPostInit+0x60>)
 80004d6:	f043 0304 	orr.w	r3, r3, #4
 80004da:	6193      	str	r3, [r2, #24]
 80004dc:	4b0c      	ldr	r3, [pc, #48]	; (8000510 <HAL_TIM_MspPostInit+0x60>)
 80004de:	699b      	ldr	r3, [r3, #24]
 80004e0:	f003 0304 	and.w	r3, r3, #4
 80004e4:	60fb      	str	r3, [r7, #12]
 80004e6:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80004e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80004ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004ee:	2302      	movs	r3, #2
 80004f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f2:	2302      	movs	r3, #2
 80004f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004f6:	f107 0310 	add.w	r3, r7, #16
 80004fa:	4619      	mov	r1, r3
 80004fc:	4805      	ldr	r0, [pc, #20]	; (8000514 <HAL_TIM_MspPostInit+0x64>)
 80004fe:	f000 f9a1 	bl	8000844 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000502:	bf00      	nop
 8000504:	3720      	adds	r7, #32
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	40012c00 	.word	0x40012c00
 8000510:	40021000 	.word	0x40021000
 8000514:	40010800 	.word	0x40010800

08000518 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000518:	f7ff ff22 	bl	8000360 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800051c:	480b      	ldr	r0, [pc, #44]	; (800054c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800051e:	490c      	ldr	r1, [pc, #48]	; (8000550 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000520:	4a0c      	ldr	r2, [pc, #48]	; (8000554 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000522:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000524:	e002      	b.n	800052c <LoopCopyDataInit>

08000526 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000526:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000528:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800052a:	3304      	adds	r3, #4

0800052c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800052c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800052e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000530:	d3f9      	bcc.n	8000526 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000532:	4a09      	ldr	r2, [pc, #36]	; (8000558 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000534:	4c09      	ldr	r4, [pc, #36]	; (800055c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000536:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000538:	e001      	b.n	800053e <LoopFillZerobss>

0800053a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800053a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800053c:	3204      	adds	r2, #4

0800053e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800053e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000540:	d3fb      	bcc.n	800053a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000542:	f007 fd41 	bl	8007fc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000546:	f7ff fe23 	bl	8000190 <main>
  bx lr
 800054a:	4770      	bx	lr
  ldr r0, =_sdata
 800054c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000550:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 8000554:	080080b8 	.word	0x080080b8
  ldr r2, =_sbss
 8000558:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 800055c:	2000141c 	.word	0x2000141c

08000560 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000560:	e7fe      	b.n	8000560 <ADC1_2_IRQHandler>
	...

08000564 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000568:	4b08      	ldr	r3, [pc, #32]	; (800058c <HAL_Init+0x28>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4a07      	ldr	r2, [pc, #28]	; (800058c <HAL_Init+0x28>)
 800056e:	f043 0310 	orr.w	r3, r3, #16
 8000572:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000574:	2003      	movs	r0, #3
 8000576:	f000 f923 	bl	80007c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800057a:	200f      	movs	r0, #15
 800057c:	f000 f808 	bl	8000590 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000580:	f7ff fe80 	bl	8000284 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000584:	2300      	movs	r3, #0
}
 8000586:	4618      	mov	r0, r3
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	40022000 	.word	0x40022000

08000590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000598:	4b12      	ldr	r3, [pc, #72]	; (80005e4 <HAL_InitTick+0x54>)
 800059a:	681a      	ldr	r2, [r3, #0]
 800059c:	4b12      	ldr	r3, [pc, #72]	; (80005e8 <HAL_InitTick+0x58>)
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	4619      	mov	r1, r3
 80005a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80005aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80005ae:	4618      	mov	r0, r3
 80005b0:	f000 f93b 	bl	800082a <HAL_SYSTICK_Config>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005ba:	2301      	movs	r3, #1
 80005bc:	e00e      	b.n	80005dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	2b0f      	cmp	r3, #15
 80005c2:	d80a      	bhi.n	80005da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005c4:	2200      	movs	r2, #0
 80005c6:	6879      	ldr	r1, [r7, #4]
 80005c8:	f04f 30ff 	mov.w	r0, #4294967295
 80005cc:	f000 f903 	bl	80007d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005d0:	4a06      	ldr	r2, [pc, #24]	; (80005ec <HAL_InitTick+0x5c>)
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005d6:	2300      	movs	r3, #0
 80005d8:	e000      	b.n	80005dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005da:	2301      	movs	r3, #1
}
 80005dc:	4618      	mov	r0, r3
 80005de:	3708      	adds	r7, #8
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	20000000 	.word	0x20000000
 80005e8:	20000008 	.word	0x20000008
 80005ec:	20000004 	.word	0x20000004

080005f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005f4:	4b05      	ldr	r3, [pc, #20]	; (800060c <HAL_IncTick+0x1c>)
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	461a      	mov	r2, r3
 80005fa:	4b05      	ldr	r3, [pc, #20]	; (8000610 <HAL_IncTick+0x20>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	4413      	add	r3, r2
 8000600:	4a03      	ldr	r2, [pc, #12]	; (8000610 <HAL_IncTick+0x20>)
 8000602:	6013      	str	r3, [r2, #0]
}
 8000604:	bf00      	nop
 8000606:	46bd      	mov	sp, r7
 8000608:	bc80      	pop	{r7}
 800060a:	4770      	bx	lr
 800060c:	20000008 	.word	0x20000008
 8000610:	20000240 	.word	0x20000240

08000614 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  return uwTick;
 8000618:	4b02      	ldr	r3, [pc, #8]	; (8000624 <HAL_GetTick+0x10>)
 800061a:	681b      	ldr	r3, [r3, #0]
}
 800061c:	4618      	mov	r0, r3
 800061e:	46bd      	mov	sp, r7
 8000620:	bc80      	pop	{r7}
 8000622:	4770      	bx	lr
 8000624:	20000240 	.word	0x20000240

08000628 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000628:	b480      	push	{r7}
 800062a:	b085      	sub	sp, #20
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	f003 0307 	and.w	r3, r3, #7
 8000636:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000638:	4b0c      	ldr	r3, [pc, #48]	; (800066c <__NVIC_SetPriorityGrouping+0x44>)
 800063a:	68db      	ldr	r3, [r3, #12]
 800063c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800063e:	68ba      	ldr	r2, [r7, #8]
 8000640:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000644:	4013      	ands	r3, r2
 8000646:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800064c:	68bb      	ldr	r3, [r7, #8]
 800064e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000650:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000654:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000658:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800065a:	4a04      	ldr	r2, [pc, #16]	; (800066c <__NVIC_SetPriorityGrouping+0x44>)
 800065c:	68bb      	ldr	r3, [r7, #8]
 800065e:	60d3      	str	r3, [r2, #12]
}
 8000660:	bf00      	nop
 8000662:	3714      	adds	r7, #20
 8000664:	46bd      	mov	sp, r7
 8000666:	bc80      	pop	{r7}
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	e000ed00 	.word	0xe000ed00

08000670 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000674:	4b04      	ldr	r3, [pc, #16]	; (8000688 <__NVIC_GetPriorityGrouping+0x18>)
 8000676:	68db      	ldr	r3, [r3, #12]
 8000678:	0a1b      	lsrs	r3, r3, #8
 800067a:	f003 0307 	and.w	r3, r3, #7
}
 800067e:	4618      	mov	r0, r3
 8000680:	46bd      	mov	sp, r7
 8000682:	bc80      	pop	{r7}
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	e000ed00 	.word	0xe000ed00

0800068c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800068c:	b480      	push	{r7}
 800068e:	b083      	sub	sp, #12
 8000690:	af00      	add	r7, sp, #0
 8000692:	4603      	mov	r3, r0
 8000694:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800069a:	2b00      	cmp	r3, #0
 800069c:	db0b      	blt.n	80006b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800069e:	79fb      	ldrb	r3, [r7, #7]
 80006a0:	f003 021f 	and.w	r2, r3, #31
 80006a4:	4906      	ldr	r1, [pc, #24]	; (80006c0 <__NVIC_EnableIRQ+0x34>)
 80006a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006aa:	095b      	lsrs	r3, r3, #5
 80006ac:	2001      	movs	r0, #1
 80006ae:	fa00 f202 	lsl.w	r2, r0, r2
 80006b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006b6:	bf00      	nop
 80006b8:	370c      	adds	r7, #12
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bc80      	pop	{r7}
 80006be:	4770      	bx	lr
 80006c0:	e000e100 	.word	0xe000e100

080006c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b083      	sub	sp, #12
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	4603      	mov	r3, r0
 80006cc:	6039      	str	r1, [r7, #0]
 80006ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	db0a      	blt.n	80006ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d8:	683b      	ldr	r3, [r7, #0]
 80006da:	b2da      	uxtb	r2, r3
 80006dc:	490c      	ldr	r1, [pc, #48]	; (8000710 <__NVIC_SetPriority+0x4c>)
 80006de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e2:	0112      	lsls	r2, r2, #4
 80006e4:	b2d2      	uxtb	r2, r2
 80006e6:	440b      	add	r3, r1
 80006e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006ec:	e00a      	b.n	8000704 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	b2da      	uxtb	r2, r3
 80006f2:	4908      	ldr	r1, [pc, #32]	; (8000714 <__NVIC_SetPriority+0x50>)
 80006f4:	79fb      	ldrb	r3, [r7, #7]
 80006f6:	f003 030f 	and.w	r3, r3, #15
 80006fa:	3b04      	subs	r3, #4
 80006fc:	0112      	lsls	r2, r2, #4
 80006fe:	b2d2      	uxtb	r2, r2
 8000700:	440b      	add	r3, r1
 8000702:	761a      	strb	r2, [r3, #24]
}
 8000704:	bf00      	nop
 8000706:	370c      	adds	r7, #12
 8000708:	46bd      	mov	sp, r7
 800070a:	bc80      	pop	{r7}
 800070c:	4770      	bx	lr
 800070e:	bf00      	nop
 8000710:	e000e100 	.word	0xe000e100
 8000714:	e000ed00 	.word	0xe000ed00

08000718 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000718:	b480      	push	{r7}
 800071a:	b089      	sub	sp, #36	; 0x24
 800071c:	af00      	add	r7, sp, #0
 800071e:	60f8      	str	r0, [r7, #12]
 8000720:	60b9      	str	r1, [r7, #8]
 8000722:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	f003 0307 	and.w	r3, r3, #7
 800072a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800072c:	69fb      	ldr	r3, [r7, #28]
 800072e:	f1c3 0307 	rsb	r3, r3, #7
 8000732:	2b04      	cmp	r3, #4
 8000734:	bf28      	it	cs
 8000736:	2304      	movcs	r3, #4
 8000738:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800073a:	69fb      	ldr	r3, [r7, #28]
 800073c:	3304      	adds	r3, #4
 800073e:	2b06      	cmp	r3, #6
 8000740:	d902      	bls.n	8000748 <NVIC_EncodePriority+0x30>
 8000742:	69fb      	ldr	r3, [r7, #28]
 8000744:	3b03      	subs	r3, #3
 8000746:	e000      	b.n	800074a <NVIC_EncodePriority+0x32>
 8000748:	2300      	movs	r3, #0
 800074a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800074c:	f04f 32ff 	mov.w	r2, #4294967295
 8000750:	69bb      	ldr	r3, [r7, #24]
 8000752:	fa02 f303 	lsl.w	r3, r2, r3
 8000756:	43da      	mvns	r2, r3
 8000758:	68bb      	ldr	r3, [r7, #8]
 800075a:	401a      	ands	r2, r3
 800075c:	697b      	ldr	r3, [r7, #20]
 800075e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000760:	f04f 31ff 	mov.w	r1, #4294967295
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	fa01 f303 	lsl.w	r3, r1, r3
 800076a:	43d9      	mvns	r1, r3
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000770:	4313      	orrs	r3, r2
         );
}
 8000772:	4618      	mov	r0, r3
 8000774:	3724      	adds	r7, #36	; 0x24
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr

0800077c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	3b01      	subs	r3, #1
 8000788:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800078c:	d301      	bcc.n	8000792 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800078e:	2301      	movs	r3, #1
 8000790:	e00f      	b.n	80007b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000792:	4a0a      	ldr	r2, [pc, #40]	; (80007bc <SysTick_Config+0x40>)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	3b01      	subs	r3, #1
 8000798:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800079a:	210f      	movs	r1, #15
 800079c:	f04f 30ff 	mov.w	r0, #4294967295
 80007a0:	f7ff ff90 	bl	80006c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007a4:	4b05      	ldr	r3, [pc, #20]	; (80007bc <SysTick_Config+0x40>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007aa:	4b04      	ldr	r3, [pc, #16]	; (80007bc <SysTick_Config+0x40>)
 80007ac:	2207      	movs	r2, #7
 80007ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007b0:	2300      	movs	r3, #0
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	e000e010 	.word	0xe000e010

080007c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007c8:	6878      	ldr	r0, [r7, #4]
 80007ca:	f7ff ff2d 	bl	8000628 <__NVIC_SetPriorityGrouping>
}
 80007ce:	bf00      	nop
 80007d0:	3708      	adds	r7, #8
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}

080007d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007d6:	b580      	push	{r7, lr}
 80007d8:	b086      	sub	sp, #24
 80007da:	af00      	add	r7, sp, #0
 80007dc:	4603      	mov	r3, r0
 80007de:	60b9      	str	r1, [r7, #8]
 80007e0:	607a      	str	r2, [r7, #4]
 80007e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007e4:	2300      	movs	r3, #0
 80007e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007e8:	f7ff ff42 	bl	8000670 <__NVIC_GetPriorityGrouping>
 80007ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007ee:	687a      	ldr	r2, [r7, #4]
 80007f0:	68b9      	ldr	r1, [r7, #8]
 80007f2:	6978      	ldr	r0, [r7, #20]
 80007f4:	f7ff ff90 	bl	8000718 <NVIC_EncodePriority>
 80007f8:	4602      	mov	r2, r0
 80007fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007fe:	4611      	mov	r1, r2
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff ff5f 	bl	80006c4 <__NVIC_SetPriority>
}
 8000806:	bf00      	nop
 8000808:	3718      	adds	r7, #24
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}

0800080e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800080e:	b580      	push	{r7, lr}
 8000810:	b082      	sub	sp, #8
 8000812:	af00      	add	r7, sp, #0
 8000814:	4603      	mov	r3, r0
 8000816:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800081c:	4618      	mov	r0, r3
 800081e:	f7ff ff35 	bl	800068c <__NVIC_EnableIRQ>
}
 8000822:	bf00      	nop
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}

0800082a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800082a:	b580      	push	{r7, lr}
 800082c:	b082      	sub	sp, #8
 800082e:	af00      	add	r7, sp, #0
 8000830:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000832:	6878      	ldr	r0, [r7, #4]
 8000834:	f7ff ffa2 	bl	800077c <SysTick_Config>
 8000838:	4603      	mov	r3, r0
}
 800083a:	4618      	mov	r0, r3
 800083c:	3708      	adds	r7, #8
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
	...

08000844 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000844:	b480      	push	{r7}
 8000846:	b08b      	sub	sp, #44	; 0x2c
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800084e:	2300      	movs	r3, #0
 8000850:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000852:	2300      	movs	r3, #0
 8000854:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000856:	e169      	b.n	8000b2c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000858:	2201      	movs	r2, #1
 800085a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800085c:	fa02 f303 	lsl.w	r3, r2, r3
 8000860:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	69fa      	ldr	r2, [r7, #28]
 8000868:	4013      	ands	r3, r2
 800086a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800086c:	69ba      	ldr	r2, [r7, #24]
 800086e:	69fb      	ldr	r3, [r7, #28]
 8000870:	429a      	cmp	r2, r3
 8000872:	f040 8158 	bne.w	8000b26 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	685b      	ldr	r3, [r3, #4]
 800087a:	4a9a      	ldr	r2, [pc, #616]	; (8000ae4 <HAL_GPIO_Init+0x2a0>)
 800087c:	4293      	cmp	r3, r2
 800087e:	d05e      	beq.n	800093e <HAL_GPIO_Init+0xfa>
 8000880:	4a98      	ldr	r2, [pc, #608]	; (8000ae4 <HAL_GPIO_Init+0x2a0>)
 8000882:	4293      	cmp	r3, r2
 8000884:	d875      	bhi.n	8000972 <HAL_GPIO_Init+0x12e>
 8000886:	4a98      	ldr	r2, [pc, #608]	; (8000ae8 <HAL_GPIO_Init+0x2a4>)
 8000888:	4293      	cmp	r3, r2
 800088a:	d058      	beq.n	800093e <HAL_GPIO_Init+0xfa>
 800088c:	4a96      	ldr	r2, [pc, #600]	; (8000ae8 <HAL_GPIO_Init+0x2a4>)
 800088e:	4293      	cmp	r3, r2
 8000890:	d86f      	bhi.n	8000972 <HAL_GPIO_Init+0x12e>
 8000892:	4a96      	ldr	r2, [pc, #600]	; (8000aec <HAL_GPIO_Init+0x2a8>)
 8000894:	4293      	cmp	r3, r2
 8000896:	d052      	beq.n	800093e <HAL_GPIO_Init+0xfa>
 8000898:	4a94      	ldr	r2, [pc, #592]	; (8000aec <HAL_GPIO_Init+0x2a8>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d869      	bhi.n	8000972 <HAL_GPIO_Init+0x12e>
 800089e:	4a94      	ldr	r2, [pc, #592]	; (8000af0 <HAL_GPIO_Init+0x2ac>)
 80008a0:	4293      	cmp	r3, r2
 80008a2:	d04c      	beq.n	800093e <HAL_GPIO_Init+0xfa>
 80008a4:	4a92      	ldr	r2, [pc, #584]	; (8000af0 <HAL_GPIO_Init+0x2ac>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d863      	bhi.n	8000972 <HAL_GPIO_Init+0x12e>
 80008aa:	4a92      	ldr	r2, [pc, #584]	; (8000af4 <HAL_GPIO_Init+0x2b0>)
 80008ac:	4293      	cmp	r3, r2
 80008ae:	d046      	beq.n	800093e <HAL_GPIO_Init+0xfa>
 80008b0:	4a90      	ldr	r2, [pc, #576]	; (8000af4 <HAL_GPIO_Init+0x2b0>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d85d      	bhi.n	8000972 <HAL_GPIO_Init+0x12e>
 80008b6:	2b12      	cmp	r3, #18
 80008b8:	d82a      	bhi.n	8000910 <HAL_GPIO_Init+0xcc>
 80008ba:	2b12      	cmp	r3, #18
 80008bc:	d859      	bhi.n	8000972 <HAL_GPIO_Init+0x12e>
 80008be:	a201      	add	r2, pc, #4	; (adr r2, 80008c4 <HAL_GPIO_Init+0x80>)
 80008c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008c4:	0800093f 	.word	0x0800093f
 80008c8:	08000919 	.word	0x08000919
 80008cc:	0800092b 	.word	0x0800092b
 80008d0:	0800096d 	.word	0x0800096d
 80008d4:	08000973 	.word	0x08000973
 80008d8:	08000973 	.word	0x08000973
 80008dc:	08000973 	.word	0x08000973
 80008e0:	08000973 	.word	0x08000973
 80008e4:	08000973 	.word	0x08000973
 80008e8:	08000973 	.word	0x08000973
 80008ec:	08000973 	.word	0x08000973
 80008f0:	08000973 	.word	0x08000973
 80008f4:	08000973 	.word	0x08000973
 80008f8:	08000973 	.word	0x08000973
 80008fc:	08000973 	.word	0x08000973
 8000900:	08000973 	.word	0x08000973
 8000904:	08000973 	.word	0x08000973
 8000908:	08000921 	.word	0x08000921
 800090c:	08000935 	.word	0x08000935
 8000910:	4a79      	ldr	r2, [pc, #484]	; (8000af8 <HAL_GPIO_Init+0x2b4>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d013      	beq.n	800093e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000916:	e02c      	b.n	8000972 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	68db      	ldr	r3, [r3, #12]
 800091c:	623b      	str	r3, [r7, #32]
          break;
 800091e:	e029      	b.n	8000974 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	68db      	ldr	r3, [r3, #12]
 8000924:	3304      	adds	r3, #4
 8000926:	623b      	str	r3, [r7, #32]
          break;
 8000928:	e024      	b.n	8000974 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	68db      	ldr	r3, [r3, #12]
 800092e:	3308      	adds	r3, #8
 8000930:	623b      	str	r3, [r7, #32]
          break;
 8000932:	e01f      	b.n	8000974 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	68db      	ldr	r3, [r3, #12]
 8000938:	330c      	adds	r3, #12
 800093a:	623b      	str	r3, [r7, #32]
          break;
 800093c:	e01a      	b.n	8000974 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	689b      	ldr	r3, [r3, #8]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d102      	bne.n	800094c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000946:	2304      	movs	r3, #4
 8000948:	623b      	str	r3, [r7, #32]
          break;
 800094a:	e013      	b.n	8000974 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	689b      	ldr	r3, [r3, #8]
 8000950:	2b01      	cmp	r3, #1
 8000952:	d105      	bne.n	8000960 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000954:	2308      	movs	r3, #8
 8000956:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	69fa      	ldr	r2, [r7, #28]
 800095c:	611a      	str	r2, [r3, #16]
          break;
 800095e:	e009      	b.n	8000974 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000960:	2308      	movs	r3, #8
 8000962:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	69fa      	ldr	r2, [r7, #28]
 8000968:	615a      	str	r2, [r3, #20]
          break;
 800096a:	e003      	b.n	8000974 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800096c:	2300      	movs	r3, #0
 800096e:	623b      	str	r3, [r7, #32]
          break;
 8000970:	e000      	b.n	8000974 <HAL_GPIO_Init+0x130>
          break;
 8000972:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000974:	69bb      	ldr	r3, [r7, #24]
 8000976:	2bff      	cmp	r3, #255	; 0xff
 8000978:	d801      	bhi.n	800097e <HAL_GPIO_Init+0x13a>
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	e001      	b.n	8000982 <HAL_GPIO_Init+0x13e>
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	3304      	adds	r3, #4
 8000982:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000984:	69bb      	ldr	r3, [r7, #24]
 8000986:	2bff      	cmp	r3, #255	; 0xff
 8000988:	d802      	bhi.n	8000990 <HAL_GPIO_Init+0x14c>
 800098a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	e002      	b.n	8000996 <HAL_GPIO_Init+0x152>
 8000990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000992:	3b08      	subs	r3, #8
 8000994:	009b      	lsls	r3, r3, #2
 8000996:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	681a      	ldr	r2, [r3, #0]
 800099c:	210f      	movs	r1, #15
 800099e:	693b      	ldr	r3, [r7, #16]
 80009a0:	fa01 f303 	lsl.w	r3, r1, r3
 80009a4:	43db      	mvns	r3, r3
 80009a6:	401a      	ands	r2, r3
 80009a8:	6a39      	ldr	r1, [r7, #32]
 80009aa:	693b      	ldr	r3, [r7, #16]
 80009ac:	fa01 f303 	lsl.w	r3, r1, r3
 80009b0:	431a      	orrs	r2, r3
 80009b2:	697b      	ldr	r3, [r7, #20]
 80009b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009be:	2b00      	cmp	r3, #0
 80009c0:	f000 80b1 	beq.w	8000b26 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009c4:	4b4d      	ldr	r3, [pc, #308]	; (8000afc <HAL_GPIO_Init+0x2b8>)
 80009c6:	699b      	ldr	r3, [r3, #24]
 80009c8:	4a4c      	ldr	r2, [pc, #304]	; (8000afc <HAL_GPIO_Init+0x2b8>)
 80009ca:	f043 0301 	orr.w	r3, r3, #1
 80009ce:	6193      	str	r3, [r2, #24]
 80009d0:	4b4a      	ldr	r3, [pc, #296]	; (8000afc <HAL_GPIO_Init+0x2b8>)
 80009d2:	699b      	ldr	r3, [r3, #24]
 80009d4:	f003 0301 	and.w	r3, r3, #1
 80009d8:	60bb      	str	r3, [r7, #8]
 80009da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80009dc:	4a48      	ldr	r2, [pc, #288]	; (8000b00 <HAL_GPIO_Init+0x2bc>)
 80009de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e0:	089b      	lsrs	r3, r3, #2
 80009e2:	3302      	adds	r3, #2
 80009e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80009ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009ec:	f003 0303 	and.w	r3, r3, #3
 80009f0:	009b      	lsls	r3, r3, #2
 80009f2:	220f      	movs	r2, #15
 80009f4:	fa02 f303 	lsl.w	r3, r2, r3
 80009f8:	43db      	mvns	r3, r3
 80009fa:	68fa      	ldr	r2, [r7, #12]
 80009fc:	4013      	ands	r3, r2
 80009fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	4a40      	ldr	r2, [pc, #256]	; (8000b04 <HAL_GPIO_Init+0x2c0>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d013      	beq.n	8000a30 <HAL_GPIO_Init+0x1ec>
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	4a3f      	ldr	r2, [pc, #252]	; (8000b08 <HAL_GPIO_Init+0x2c4>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d00d      	beq.n	8000a2c <HAL_GPIO_Init+0x1e8>
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	4a3e      	ldr	r2, [pc, #248]	; (8000b0c <HAL_GPIO_Init+0x2c8>)
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d007      	beq.n	8000a28 <HAL_GPIO_Init+0x1e4>
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	4a3d      	ldr	r2, [pc, #244]	; (8000b10 <HAL_GPIO_Init+0x2cc>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d101      	bne.n	8000a24 <HAL_GPIO_Init+0x1e0>
 8000a20:	2303      	movs	r3, #3
 8000a22:	e006      	b.n	8000a32 <HAL_GPIO_Init+0x1ee>
 8000a24:	2304      	movs	r3, #4
 8000a26:	e004      	b.n	8000a32 <HAL_GPIO_Init+0x1ee>
 8000a28:	2302      	movs	r3, #2
 8000a2a:	e002      	b.n	8000a32 <HAL_GPIO_Init+0x1ee>
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	e000      	b.n	8000a32 <HAL_GPIO_Init+0x1ee>
 8000a30:	2300      	movs	r3, #0
 8000a32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a34:	f002 0203 	and.w	r2, r2, #3
 8000a38:	0092      	lsls	r2, r2, #2
 8000a3a:	4093      	lsls	r3, r2
 8000a3c:	68fa      	ldr	r2, [r7, #12]
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a42:	492f      	ldr	r1, [pc, #188]	; (8000b00 <HAL_GPIO_Init+0x2bc>)
 8000a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a46:	089b      	lsrs	r3, r3, #2
 8000a48:	3302      	adds	r3, #2
 8000a4a:	68fa      	ldr	r2, [r7, #12]
 8000a4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d006      	beq.n	8000a6a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a5c:	4b2d      	ldr	r3, [pc, #180]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 8000a5e:	689a      	ldr	r2, [r3, #8]
 8000a60:	492c      	ldr	r1, [pc, #176]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 8000a62:	69bb      	ldr	r3, [r7, #24]
 8000a64:	4313      	orrs	r3, r2
 8000a66:	608b      	str	r3, [r1, #8]
 8000a68:	e006      	b.n	8000a78 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a6a:	4b2a      	ldr	r3, [pc, #168]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 8000a6c:	689a      	ldr	r2, [r3, #8]
 8000a6e:	69bb      	ldr	r3, [r7, #24]
 8000a70:	43db      	mvns	r3, r3
 8000a72:	4928      	ldr	r1, [pc, #160]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 8000a74:	4013      	ands	r3, r2
 8000a76:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d006      	beq.n	8000a92 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a84:	4b23      	ldr	r3, [pc, #140]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 8000a86:	68da      	ldr	r2, [r3, #12]
 8000a88:	4922      	ldr	r1, [pc, #136]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 8000a8a:	69bb      	ldr	r3, [r7, #24]
 8000a8c:	4313      	orrs	r3, r2
 8000a8e:	60cb      	str	r3, [r1, #12]
 8000a90:	e006      	b.n	8000aa0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a92:	4b20      	ldr	r3, [pc, #128]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 8000a94:	68da      	ldr	r2, [r3, #12]
 8000a96:	69bb      	ldr	r3, [r7, #24]
 8000a98:	43db      	mvns	r3, r3
 8000a9a:	491e      	ldr	r1, [pc, #120]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d006      	beq.n	8000aba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000aac:	4b19      	ldr	r3, [pc, #100]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 8000aae:	685a      	ldr	r2, [r3, #4]
 8000ab0:	4918      	ldr	r1, [pc, #96]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 8000ab2:	69bb      	ldr	r3, [r7, #24]
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	604b      	str	r3, [r1, #4]
 8000ab8:	e006      	b.n	8000ac8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000aba:	4b16      	ldr	r3, [pc, #88]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 8000abc:	685a      	ldr	r2, [r3, #4]
 8000abe:	69bb      	ldr	r3, [r7, #24]
 8000ac0:	43db      	mvns	r3, r3
 8000ac2:	4914      	ldr	r1, [pc, #80]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d021      	beq.n	8000b18 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ad4:	4b0f      	ldr	r3, [pc, #60]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	490e      	ldr	r1, [pc, #56]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 8000ada:	69bb      	ldr	r3, [r7, #24]
 8000adc:	4313      	orrs	r3, r2
 8000ade:	600b      	str	r3, [r1, #0]
 8000ae0:	e021      	b.n	8000b26 <HAL_GPIO_Init+0x2e2>
 8000ae2:	bf00      	nop
 8000ae4:	10320000 	.word	0x10320000
 8000ae8:	10310000 	.word	0x10310000
 8000aec:	10220000 	.word	0x10220000
 8000af0:	10210000 	.word	0x10210000
 8000af4:	10120000 	.word	0x10120000
 8000af8:	10110000 	.word	0x10110000
 8000afc:	40021000 	.word	0x40021000
 8000b00:	40010000 	.word	0x40010000
 8000b04:	40010800 	.word	0x40010800
 8000b08:	40010c00 	.word	0x40010c00
 8000b0c:	40011000 	.word	0x40011000
 8000b10:	40011400 	.word	0x40011400
 8000b14:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b18:	4b0b      	ldr	r3, [pc, #44]	; (8000b48 <HAL_GPIO_Init+0x304>)
 8000b1a:	681a      	ldr	r2, [r3, #0]
 8000b1c:	69bb      	ldr	r3, [r7, #24]
 8000b1e:	43db      	mvns	r3, r3
 8000b20:	4909      	ldr	r1, [pc, #36]	; (8000b48 <HAL_GPIO_Init+0x304>)
 8000b22:	4013      	ands	r3, r2
 8000b24:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b28:	3301      	adds	r3, #1
 8000b2a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b32:	fa22 f303 	lsr.w	r3, r2, r3
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	f47f ae8e 	bne.w	8000858 <HAL_GPIO_Init+0x14>
  }
}
 8000b3c:	bf00      	nop
 8000b3e:	bf00      	nop
 8000b40:	372c      	adds	r7, #44	; 0x2c
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bc80      	pop	{r7}
 8000b46:	4770      	bx	lr
 8000b48:	40010400 	.word	0x40010400

08000b4c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b4e:	b08b      	sub	sp, #44	; 0x2c
 8000b50:	af06      	add	r7, sp, #24
 8000b52:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d101      	bne.n	8000b5e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	e0f1      	b.n	8000d42 <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d106      	bne.n	8000b78 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000b72:	6878      	ldr	r0, [r7, #4]
 8000b74:	f006 ff6e 	bl	8007a54 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2203      	movs	r2, #3
 8000b7c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4618      	mov	r0, r3
 8000b86:	f002 fec8 	bl	800391a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	603b      	str	r3, [r7, #0]
 8000b90:	687e      	ldr	r6, [r7, #4]
 8000b92:	466d      	mov	r5, sp
 8000b94:	f106 0410 	add.w	r4, r6, #16
 8000b98:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b9a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b9c:	6823      	ldr	r3, [r4, #0]
 8000b9e:	602b      	str	r3, [r5, #0]
 8000ba0:	1d33      	adds	r3, r6, #4
 8000ba2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ba4:	6838      	ldr	r0, [r7, #0]
 8000ba6:	f002 fe92 	bl	80038ce <USB_CoreInit>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d005      	beq.n	8000bbc <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2202      	movs	r2, #2
 8000bb4:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	e0c2      	b.n	8000d42 <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f002 fec3 	bl	800394e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000bc8:	2300      	movs	r3, #0
 8000bca:	73fb      	strb	r3, [r7, #15]
 8000bcc:	e040      	b.n	8000c50 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000bce:	7bfb      	ldrb	r3, [r7, #15]
 8000bd0:	6879      	ldr	r1, [r7, #4]
 8000bd2:	1c5a      	adds	r2, r3, #1
 8000bd4:	4613      	mov	r3, r2
 8000bd6:	009b      	lsls	r3, r3, #2
 8000bd8:	4413      	add	r3, r2
 8000bda:	00db      	lsls	r3, r3, #3
 8000bdc:	440b      	add	r3, r1
 8000bde:	3301      	adds	r3, #1
 8000be0:	2201      	movs	r2, #1
 8000be2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8000be4:	7bfb      	ldrb	r3, [r7, #15]
 8000be6:	6879      	ldr	r1, [r7, #4]
 8000be8:	1c5a      	adds	r2, r3, #1
 8000bea:	4613      	mov	r3, r2
 8000bec:	009b      	lsls	r3, r3, #2
 8000bee:	4413      	add	r3, r2
 8000bf0:	00db      	lsls	r3, r3, #3
 8000bf2:	440b      	add	r3, r1
 8000bf4:	7bfa      	ldrb	r2, [r7, #15]
 8000bf6:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000bf8:	7bfb      	ldrb	r3, [r7, #15]
 8000bfa:	6879      	ldr	r1, [r7, #4]
 8000bfc:	1c5a      	adds	r2, r3, #1
 8000bfe:	4613      	mov	r3, r2
 8000c00:	009b      	lsls	r3, r3, #2
 8000c02:	4413      	add	r3, r2
 8000c04:	00db      	lsls	r3, r3, #3
 8000c06:	440b      	add	r3, r1
 8000c08:	3303      	adds	r3, #3
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8000c0e:	7bfa      	ldrb	r2, [r7, #15]
 8000c10:	6879      	ldr	r1, [r7, #4]
 8000c12:	4613      	mov	r3, r2
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	4413      	add	r3, r2
 8000c18:	00db      	lsls	r3, r3, #3
 8000c1a:	440b      	add	r3, r1
 8000c1c:	3338      	adds	r3, #56	; 0x38
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000c22:	7bfa      	ldrb	r2, [r7, #15]
 8000c24:	6879      	ldr	r1, [r7, #4]
 8000c26:	4613      	mov	r3, r2
 8000c28:	009b      	lsls	r3, r3, #2
 8000c2a:	4413      	add	r3, r2
 8000c2c:	00db      	lsls	r3, r3, #3
 8000c2e:	440b      	add	r3, r1
 8000c30:	333c      	adds	r3, #60	; 0x3c
 8000c32:	2200      	movs	r2, #0
 8000c34:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8000c36:	7bfa      	ldrb	r2, [r7, #15]
 8000c38:	6879      	ldr	r1, [r7, #4]
 8000c3a:	4613      	mov	r3, r2
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	4413      	add	r3, r2
 8000c40:	00db      	lsls	r3, r3, #3
 8000c42:	440b      	add	r3, r1
 8000c44:	3340      	adds	r3, #64	; 0x40
 8000c46:	2200      	movs	r2, #0
 8000c48:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000c4a:	7bfb      	ldrb	r3, [r7, #15]
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	73fb      	strb	r3, [r7, #15]
 8000c50:	7bfa      	ldrb	r2, [r7, #15]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	685b      	ldr	r3, [r3, #4]
 8000c56:	429a      	cmp	r2, r3
 8000c58:	d3b9      	bcc.n	8000bce <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	73fb      	strb	r3, [r7, #15]
 8000c5e:	e044      	b.n	8000cea <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000c60:	7bfa      	ldrb	r2, [r7, #15]
 8000c62:	6879      	ldr	r1, [r7, #4]
 8000c64:	4613      	mov	r3, r2
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	4413      	add	r3, r2
 8000c6a:	00db      	lsls	r3, r3, #3
 8000c6c:	440b      	add	r3, r1
 8000c6e:	f203 1369 	addw	r3, r3, #361	; 0x169
 8000c72:	2200      	movs	r2, #0
 8000c74:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8000c76:	7bfa      	ldrb	r2, [r7, #15]
 8000c78:	6879      	ldr	r1, [r7, #4]
 8000c7a:	4613      	mov	r3, r2
 8000c7c:	009b      	lsls	r3, r3, #2
 8000c7e:	4413      	add	r3, r2
 8000c80:	00db      	lsls	r3, r3, #3
 8000c82:	440b      	add	r3, r1
 8000c84:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8000c88:	7bfa      	ldrb	r2, [r7, #15]
 8000c8a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000c8c:	7bfa      	ldrb	r2, [r7, #15]
 8000c8e:	6879      	ldr	r1, [r7, #4]
 8000c90:	4613      	mov	r3, r2
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	4413      	add	r3, r2
 8000c96:	00db      	lsls	r3, r3, #3
 8000c98:	440b      	add	r3, r1
 8000c9a:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000ca2:	7bfa      	ldrb	r2, [r7, #15]
 8000ca4:	6879      	ldr	r1, [r7, #4]
 8000ca6:	4613      	mov	r3, r2
 8000ca8:	009b      	lsls	r3, r3, #2
 8000caa:	4413      	add	r3, r2
 8000cac:	00db      	lsls	r3, r3, #3
 8000cae:	440b      	add	r3, r1
 8000cb0:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000cb8:	7bfa      	ldrb	r2, [r7, #15]
 8000cba:	6879      	ldr	r1, [r7, #4]
 8000cbc:	4613      	mov	r3, r2
 8000cbe:	009b      	lsls	r3, r3, #2
 8000cc0:	4413      	add	r3, r2
 8000cc2:	00db      	lsls	r3, r3, #3
 8000cc4:	440b      	add	r3, r1
 8000cc6:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8000cca:	2200      	movs	r2, #0
 8000ccc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000cce:	7bfa      	ldrb	r2, [r7, #15]
 8000cd0:	6879      	ldr	r1, [r7, #4]
 8000cd2:	4613      	mov	r3, r2
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	4413      	add	r3, r2
 8000cd8:	00db      	lsls	r3, r3, #3
 8000cda:	440b      	add	r3, r1
 8000cdc:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000ce4:	7bfb      	ldrb	r3, [r7, #15]
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	73fb      	strb	r3, [r7, #15]
 8000cea:	7bfa      	ldrb	r2, [r7, #15]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	d3b5      	bcc.n	8000c60 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	603b      	str	r3, [r7, #0]
 8000cfa:	687e      	ldr	r6, [r7, #4]
 8000cfc:	466d      	mov	r5, sp
 8000cfe:	f106 0410 	add.w	r4, r6, #16
 8000d02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d06:	6823      	ldr	r3, [r4, #0]
 8000d08:	602b      	str	r3, [r5, #0]
 8000d0a:	1d33      	adds	r3, r6, #4
 8000d0c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d0e:	6838      	ldr	r0, [r7, #0]
 8000d10:	f002 fe29 	bl	8003966 <USB_DevInit>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d005      	beq.n	8000d26 <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2202      	movs	r2, #2
 8000d1e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8000d22:	2301      	movs	r3, #1
 8000d24:	e00d      	b.n	8000d42 <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2200      	movs	r2, #0
 8000d2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	2201      	movs	r2, #1
 8000d32:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f005 f8ab 	bl	8005e96 <USB_DevDisconnect>

  return HAL_OK;
 8000d40:	2300      	movs	r3, #0
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3714      	adds	r7, #20
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000d4a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8000d4a:	b580      	push	{r7, lr}
 8000d4c:	b082      	sub	sp, #8
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d101      	bne.n	8000d60 <HAL_PCD_Start+0x16>
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	e016      	b.n	8000d8e <HAL_PCD_Start+0x44>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	2201      	movs	r2, #1
 8000d64:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f002 fdbe 	bl	80038ee <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8000d72:	2101      	movs	r1, #1
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f007 f8e8 	bl	8007f4a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f005 f87f 	bl	8005e82 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	2200      	movs	r2, #0
 8000d88:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8000d8c:	2300      	movs	r3, #0
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	b088      	sub	sp, #32
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4618      	mov	r0, r3
 8000da4:	f005 f881 	bl	8005eaa <USB_ReadInterrupts>
 8000da8:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8000daa:	69bb      	ldr	r3, [r7, #24]
 8000dac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d003      	beq.n	8000dbc <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8000db4:	6878      	ldr	r0, [r7, #4]
 8000db6:	f000 fb1b 	bl	80013f0 <PCD_EP_ISR_Handler>

    return;
 8000dba:	e119      	b.n	8000ff0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8000dbc:	69bb      	ldr	r3, [r7, #24]
 8000dbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d013      	beq.n	8000dee <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000dce:	b29a      	uxth	r2, r3
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000dd8:	b292      	uxth	r2, r2
 8000dda:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8000dde:	6878      	ldr	r0, [r7, #4]
 8000de0:	f006 febb 	bl	8007b5a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8000de4:	2100      	movs	r1, #0
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f000 f905 	bl	8000ff6 <HAL_PCD_SetAddress>

    return;
 8000dec:	e100      	b.n	8000ff0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8000dee:	69bb      	ldr	r3, [r7, #24]
 8000df0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d00c      	beq.n	8000e12 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000e00:	b29a      	uxth	r2, r3
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000e0a:	b292      	uxth	r2, r2
 8000e0c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8000e10:	e0ee      	b.n	8000ff0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8000e12:	69bb      	ldr	r3, [r7, #24]
 8000e14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d00c      	beq.n	8000e36 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000e24:	b29a      	uxth	r2, r3
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000e2e:	b292      	uxth	r2, r2
 8000e30:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8000e34:	e0dc      	b.n	8000ff0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8000e36:	69bb      	ldr	r3, [r7, #24]
 8000e38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d027      	beq.n	8000e90 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000e48:	b29a      	uxth	r2, r3
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f022 0204 	bic.w	r2, r2, #4
 8000e52:	b292      	uxth	r2, r2
 8000e54:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000e60:	b29a      	uxth	r2, r3
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	f022 0208 	bic.w	r2, r2, #8
 8000e6a:	b292      	uxth	r2, r2
 8000e6c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8000e70:	6878      	ldr	r0, [r7, #4]
 8000e72:	f006 feab 	bl	8007bcc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000e7e:	b29a      	uxth	r2, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000e88:	b292      	uxth	r2, r2
 8000e8a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8000e8e:	e0af      	b.n	8000ff0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8000e90:	69bb      	ldr	r3, [r7, #24]
 8000e92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	f000 8083 	beq.w	8000fa2 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	77fb      	strb	r3, [r7, #31]
 8000ea0:	e010      	b.n	8000ec4 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	7ffb      	ldrb	r3, [r7, #31]
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	441a      	add	r2, r3
 8000eae:	7ffb      	ldrb	r3, [r7, #31]
 8000eb0:	8812      	ldrh	r2, [r2, #0]
 8000eb2:	b292      	uxth	r2, r2
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	3320      	adds	r3, #32
 8000eb8:	443b      	add	r3, r7
 8000eba:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8000ebe:	7ffb      	ldrb	r3, [r7, #31]
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	77fb      	strb	r3, [r7, #31]
 8000ec4:	7ffb      	ldrb	r3, [r7, #31]
 8000ec6:	2b07      	cmp	r3, #7
 8000ec8:	d9eb      	bls.n	8000ea2 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000ed2:	b29a      	uxth	r2, r3
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	f042 0201 	orr.w	r2, r2, #1
 8000edc:	b292      	uxth	r2, r2
 8000ede:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000eea:	b29a      	uxth	r2, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f022 0201 	bic.w	r2, r2, #1
 8000ef4:	b292      	uxth	r2, r2
 8000ef6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8000efa:	bf00      	nop
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000f04:	b29b      	uxth	r3, r3
 8000f06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d0f6      	beq.n	8000efc <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000f16:	b29a      	uxth	r2, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000f20:	b292      	uxth	r2, r2
 8000f22:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8000f26:	2300      	movs	r3, #0
 8000f28:	77fb      	strb	r3, [r7, #31]
 8000f2a:	e00f      	b.n	8000f4c <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8000f2c:	7ffb      	ldrb	r3, [r7, #31]
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	6812      	ldr	r2, [r2, #0]
 8000f32:	4611      	mov	r1, r2
 8000f34:	7ffa      	ldrb	r2, [r7, #31]
 8000f36:	0092      	lsls	r2, r2, #2
 8000f38:	440a      	add	r2, r1
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	3320      	adds	r3, #32
 8000f3e:	443b      	add	r3, r7
 8000f40:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8000f44:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8000f46:	7ffb      	ldrb	r3, [r7, #31]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	77fb      	strb	r3, [r7, #31]
 8000f4c:	7ffb      	ldrb	r3, [r7, #31]
 8000f4e:	2b07      	cmp	r3, #7
 8000f50:	d9ec      	bls.n	8000f2c <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000f5a:	b29a      	uxth	r2, r3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f042 0208 	orr.w	r2, r2, #8
 8000f64:	b292      	uxth	r2, r2
 8000f66:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000f72:	b29a      	uxth	r2, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000f7c:	b292      	uxth	r2, r2
 8000f7e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f042 0204 	orr.w	r2, r2, #4
 8000f94:	b292      	uxth	r2, r2
 8000f96:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f006 fdfc 	bl	8007b98 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8000fa0:	e026      	b.n	8000ff0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8000fa2:	69bb      	ldr	r3, [r7, #24]
 8000fa4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d00f      	beq.n	8000fcc <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000fb4:	b29a      	uxth	r2, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000fbe:	b292      	uxth	r2, r2
 8000fc0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f006 fdba 	bl	8007b3e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8000fca:	e011      	b.n	8000ff0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8000fcc:	69bb      	ldr	r3, [r7, #24]
 8000fce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d00c      	beq.n	8000ff0 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000fde:	b29a      	uxth	r2, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000fe8:	b292      	uxth	r2, r2
 8000fea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8000fee:	bf00      	nop
  }
}
 8000ff0:	3720      	adds	r7, #32
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b082      	sub	sp, #8
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
 8000ffe:	460b      	mov	r3, r1
 8001000:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001008:	2b01      	cmp	r3, #1
 800100a:	d101      	bne.n	8001010 <HAL_PCD_SetAddress+0x1a>
 800100c:	2302      	movs	r3, #2
 800100e:	e013      	b.n	8001038 <HAL_PCD_SetAddress+0x42>
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2201      	movs	r2, #1
 8001014:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	78fa      	ldrb	r2, [r7, #3]
 800101c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	78fa      	ldrb	r2, [r7, #3]
 8001026:	4611      	mov	r1, r2
 8001028:	4618      	mov	r0, r3
 800102a:	f004 ff17 	bl	8005e5c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2200      	movs	r2, #0
 8001032:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001036:	2300      	movs	r3, #0
}
 8001038:	4618      	mov	r0, r3
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	4608      	mov	r0, r1
 800104a:	4611      	mov	r1, r2
 800104c:	461a      	mov	r2, r3
 800104e:	4603      	mov	r3, r0
 8001050:	70fb      	strb	r3, [r7, #3]
 8001052:	460b      	mov	r3, r1
 8001054:	803b      	strh	r3, [r7, #0]
 8001056:	4613      	mov	r3, r2
 8001058:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800105a:	2300      	movs	r3, #0
 800105c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800105e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001062:	2b00      	cmp	r3, #0
 8001064:	da0e      	bge.n	8001084 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001066:	78fb      	ldrb	r3, [r7, #3]
 8001068:	f003 0307 	and.w	r3, r3, #7
 800106c:	1c5a      	adds	r2, r3, #1
 800106e:	4613      	mov	r3, r2
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	4413      	add	r3, r2
 8001074:	00db      	lsls	r3, r3, #3
 8001076:	687a      	ldr	r2, [r7, #4]
 8001078:	4413      	add	r3, r2
 800107a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	2201      	movs	r2, #1
 8001080:	705a      	strb	r2, [r3, #1]
 8001082:	e00e      	b.n	80010a2 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001084:	78fb      	ldrb	r3, [r7, #3]
 8001086:	f003 0207 	and.w	r2, r3, #7
 800108a:	4613      	mov	r3, r2
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	4413      	add	r3, r2
 8001090:	00db      	lsls	r3, r3, #3
 8001092:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001096:	687a      	ldr	r2, [r7, #4]
 8001098:	4413      	add	r3, r2
 800109a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	2200      	movs	r2, #0
 80010a0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80010a2:	78fb      	ldrb	r3, [r7, #3]
 80010a4:	f003 0307 	and.w	r3, r3, #7
 80010a8:	b2da      	uxtb	r2, r3
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80010ae:	883a      	ldrh	r2, [r7, #0]
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	78ba      	ldrb	r2, [r7, #2]
 80010b8:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80010ba:	78bb      	ldrb	r3, [r7, #2]
 80010bc:	2b02      	cmp	r3, #2
 80010be:	d102      	bne.n	80010c6 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	2200      	movs	r2, #0
 80010c4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	d101      	bne.n	80010d4 <HAL_PCD_EP_Open+0x94>
 80010d0:	2302      	movs	r3, #2
 80010d2:	e00e      	b.n	80010f2 <HAL_PCD_EP_Open+0xb2>
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2201      	movs	r2, #1
 80010d8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	68f9      	ldr	r1, [r7, #12]
 80010e2:	4618      	mov	r0, r3
 80010e4:	f002 fc60 	bl	80039a8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2200      	movs	r2, #0
 80010ec:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80010f0:	7afb      	ldrb	r3, [r7, #11]
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b084      	sub	sp, #16
 80010fe:	af00      	add	r7, sp, #0
 8001100:	6078      	str	r0, [r7, #4]
 8001102:	460b      	mov	r3, r1
 8001104:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001106:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800110a:	2b00      	cmp	r3, #0
 800110c:	da0e      	bge.n	800112c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800110e:	78fb      	ldrb	r3, [r7, #3]
 8001110:	f003 0307 	and.w	r3, r3, #7
 8001114:	1c5a      	adds	r2, r3, #1
 8001116:	4613      	mov	r3, r2
 8001118:	009b      	lsls	r3, r3, #2
 800111a:	4413      	add	r3, r2
 800111c:	00db      	lsls	r3, r3, #3
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	4413      	add	r3, r2
 8001122:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	2201      	movs	r2, #1
 8001128:	705a      	strb	r2, [r3, #1]
 800112a:	e00e      	b.n	800114a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800112c:	78fb      	ldrb	r3, [r7, #3]
 800112e:	f003 0207 	and.w	r2, r3, #7
 8001132:	4613      	mov	r3, r2
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	4413      	add	r3, r2
 8001138:	00db      	lsls	r3, r3, #3
 800113a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800113e:	687a      	ldr	r2, [r7, #4]
 8001140:	4413      	add	r3, r2
 8001142:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	2200      	movs	r2, #0
 8001148:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800114a:	78fb      	ldrb	r3, [r7, #3]
 800114c:	f003 0307 	and.w	r3, r3, #7
 8001150:	b2da      	uxtb	r2, r3
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800115c:	2b01      	cmp	r3, #1
 800115e:	d101      	bne.n	8001164 <HAL_PCD_EP_Close+0x6a>
 8001160:	2302      	movs	r3, #2
 8001162:	e00e      	b.n	8001182 <HAL_PCD_EP_Close+0x88>
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2201      	movs	r2, #1
 8001168:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	68f9      	ldr	r1, [r7, #12]
 8001172:	4618      	mov	r0, r3
 8001174:	f002 ffd8 	bl	8004128 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2200      	movs	r2, #0
 800117c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8001180:	2300      	movs	r3, #0
}
 8001182:	4618      	mov	r0, r3
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b086      	sub	sp, #24
 800118e:	af00      	add	r7, sp, #0
 8001190:	60f8      	str	r0, [r7, #12]
 8001192:	607a      	str	r2, [r7, #4]
 8001194:	603b      	str	r3, [r7, #0]
 8001196:	460b      	mov	r3, r1
 8001198:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800119a:	7afb      	ldrb	r3, [r7, #11]
 800119c:	f003 0207 	and.w	r2, r3, #7
 80011a0:	4613      	mov	r3, r2
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	4413      	add	r3, r2
 80011a6:	00db      	lsls	r3, r3, #3
 80011a8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80011ac:	68fa      	ldr	r2, [r7, #12]
 80011ae:	4413      	add	r3, r2
 80011b0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	687a      	ldr	r2, [r7, #4]
 80011b6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	683a      	ldr	r2, [r7, #0]
 80011bc:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	2200      	movs	r2, #0
 80011c2:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	2200      	movs	r2, #0
 80011c8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80011ca:	7afb      	ldrb	r3, [r7, #11]
 80011cc:	f003 0307 	and.w	r3, r3, #7
 80011d0:	b2da      	uxtb	r2, r3
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	6979      	ldr	r1, [r7, #20]
 80011dc:	4618      	mov	r0, r3
 80011de:	f003 f98f 	bl	8004500 <USB_EPStartXfer>

  return HAL_OK;
 80011e2:	2300      	movs	r3, #0
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3718      	adds	r7, #24
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	460b      	mov	r3, r1
 80011f6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80011f8:	78fb      	ldrb	r3, [r7, #3]
 80011fa:	f003 0207 	and.w	r2, r3, #7
 80011fe:	6879      	ldr	r1, [r7, #4]
 8001200:	4613      	mov	r3, r2
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	4413      	add	r3, r2
 8001206:	00db      	lsls	r3, r3, #3
 8001208:	440b      	add	r3, r1
 800120a:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800120e:	681b      	ldr	r3, [r3, #0]
}
 8001210:	4618      	mov	r0, r3
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	bc80      	pop	{r7}
 8001218:	4770      	bx	lr

0800121a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800121a:	b580      	push	{r7, lr}
 800121c:	b086      	sub	sp, #24
 800121e:	af00      	add	r7, sp, #0
 8001220:	60f8      	str	r0, [r7, #12]
 8001222:	607a      	str	r2, [r7, #4]
 8001224:	603b      	str	r3, [r7, #0]
 8001226:	460b      	mov	r3, r1
 8001228:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800122a:	7afb      	ldrb	r3, [r7, #11]
 800122c:	f003 0307 	and.w	r3, r3, #7
 8001230:	1c5a      	adds	r2, r3, #1
 8001232:	4613      	mov	r3, r2
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	4413      	add	r3, r2
 8001238:	00db      	lsls	r3, r3, #3
 800123a:	68fa      	ldr	r2, [r7, #12]
 800123c:	4413      	add	r3, r2
 800123e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	687a      	ldr	r2, [r7, #4]
 8001244:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	683a      	ldr	r2, [r7, #0]
 800124a:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	2201      	movs	r2, #1
 8001250:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	683a      	ldr	r2, [r7, #0]
 8001258:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	2200      	movs	r2, #0
 800125e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	2201      	movs	r2, #1
 8001264:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001266:	7afb      	ldrb	r3, [r7, #11]
 8001268:	f003 0307 	and.w	r3, r3, #7
 800126c:	b2da      	uxtb	r2, r3
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	6979      	ldr	r1, [r7, #20]
 8001278:	4618      	mov	r0, r3
 800127a:	f003 f941 	bl	8004500 <USB_EPStartXfer>

  return HAL_OK;
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	3718      	adds	r7, #24
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}

08001288 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	460b      	mov	r3, r1
 8001292:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001294:	78fb      	ldrb	r3, [r7, #3]
 8001296:	f003 0207 	and.w	r2, r3, #7
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d901      	bls.n	80012a6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e04c      	b.n	8001340 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80012a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	da0e      	bge.n	80012cc <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80012ae:	78fb      	ldrb	r3, [r7, #3]
 80012b0:	f003 0307 	and.w	r3, r3, #7
 80012b4:	1c5a      	adds	r2, r3, #1
 80012b6:	4613      	mov	r3, r2
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	4413      	add	r3, r2
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	4413      	add	r3, r2
 80012c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	2201      	movs	r2, #1
 80012c8:	705a      	strb	r2, [r3, #1]
 80012ca:	e00c      	b.n	80012e6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80012cc:	78fa      	ldrb	r2, [r7, #3]
 80012ce:	4613      	mov	r3, r2
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	4413      	add	r3, r2
 80012d4:	00db      	lsls	r3, r3, #3
 80012d6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	4413      	add	r3, r2
 80012de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	2200      	movs	r2, #0
 80012e4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	2201      	movs	r2, #1
 80012ea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80012ec:	78fb      	ldrb	r3, [r7, #3]
 80012ee:	f003 0307 	and.w	r3, r3, #7
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80012fe:	2b01      	cmp	r3, #1
 8001300:	d101      	bne.n	8001306 <HAL_PCD_EP_SetStall+0x7e>
 8001302:	2302      	movs	r3, #2
 8001304:	e01c      	b.n	8001340 <HAL_PCD_EP_SetStall+0xb8>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2201      	movs	r2, #1
 800130a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	68f9      	ldr	r1, [r7, #12]
 8001314:	4618      	mov	r0, r3
 8001316:	f004 fca4 	bl	8005c62 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800131a:	78fb      	ldrb	r3, [r7, #3]
 800131c:	f003 0307 	and.w	r3, r3, #7
 8001320:	2b00      	cmp	r3, #0
 8001322:	d108      	bne.n	8001336 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800132e:	4619      	mov	r1, r3
 8001330:	4610      	mov	r0, r2
 8001332:	f004 fdc9 	bl	8005ec8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2200      	movs	r2, #0
 800133a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800133e:	2300      	movs	r3, #0
}
 8001340:	4618      	mov	r0, r3
 8001342:	3710      	adds	r7, #16
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	460b      	mov	r3, r1
 8001352:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001354:	78fb      	ldrb	r3, [r7, #3]
 8001356:	f003 020f 	and.w	r2, r3, #15
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	429a      	cmp	r2, r3
 8001360:	d901      	bls.n	8001366 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	e040      	b.n	80013e8 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001366:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800136a:	2b00      	cmp	r3, #0
 800136c:	da0e      	bge.n	800138c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800136e:	78fb      	ldrb	r3, [r7, #3]
 8001370:	f003 0307 	and.w	r3, r3, #7
 8001374:	1c5a      	adds	r2, r3, #1
 8001376:	4613      	mov	r3, r2
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	4413      	add	r3, r2
 800137c:	00db      	lsls	r3, r3, #3
 800137e:	687a      	ldr	r2, [r7, #4]
 8001380:	4413      	add	r3, r2
 8001382:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	2201      	movs	r2, #1
 8001388:	705a      	strb	r2, [r3, #1]
 800138a:	e00e      	b.n	80013aa <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800138c:	78fb      	ldrb	r3, [r7, #3]
 800138e:	f003 0207 	and.w	r2, r3, #7
 8001392:	4613      	mov	r3, r2
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	4413      	add	r3, r2
 8001398:	00db      	lsls	r3, r3, #3
 800139a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	4413      	add	r3, r2
 80013a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2200      	movs	r2, #0
 80013a8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	2200      	movs	r2, #0
 80013ae:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80013b0:	78fb      	ldrb	r3, [r7, #3]
 80013b2:	f003 0307 	and.w	r3, r3, #7
 80013b6:	b2da      	uxtb	r2, r3
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d101      	bne.n	80013ca <HAL_PCD_EP_ClrStall+0x82>
 80013c6:	2302      	movs	r3, #2
 80013c8:	e00e      	b.n	80013e8 <HAL_PCD_EP_ClrStall+0xa0>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2201      	movs	r2, #1
 80013ce:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	68f9      	ldr	r1, [r7, #12]
 80013d8:	4618      	mov	r0, r3
 80013da:	f004 fc92 	bl	8005d02 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80013e6:	2300      	movs	r3, #0
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3710      	adds	r7, #16
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b096      	sub	sp, #88	; 0x58
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80013f8:	e3bf      	b.n	8001b7a <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001402:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001406:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800140a:	b2db      	uxtb	r3, r3
 800140c:	f003 030f 	and.w	r3, r3, #15
 8001410:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 8001414:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001418:	2b00      	cmp	r3, #0
 800141a:	f040 8179 	bne.w	8001710 <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800141e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001422:	f003 0310 	and.w	r3, r3, #16
 8001426:	2b00      	cmp	r3, #0
 8001428:	d152      	bne.n	80014d0 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	b29b      	uxth	r3, r3
 8001432:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001436:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800143a:	81fb      	strh	r3, [r7, #14]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	89fb      	ldrh	r3, [r7, #14]
 8001442:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001446:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800144a:	b29b      	uxth	r3, r3
 800144c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	3328      	adds	r3, #40	; 0x28
 8001452:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800145c:	b29b      	uxth	r3, r3
 800145e:	461a      	mov	r2, r3
 8001460:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	00db      	lsls	r3, r3, #3
 8001466:	4413      	add	r3, r2
 8001468:	3302      	adds	r3, #2
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	6812      	ldr	r2, [r2, #0]
 8001470:	4413      	add	r3, r2
 8001472:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001476:	881b      	ldrh	r3, [r3, #0]
 8001478:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800147c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800147e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001480:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001482:	695a      	ldr	r2, [r3, #20]
 8001484:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001486:	69db      	ldr	r3, [r3, #28]
 8001488:	441a      	add	r2, r3
 800148a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800148c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800148e:	2100      	movs	r1, #0
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f006 fb3a 	bl	8007b0a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800149c:	b2db      	uxtb	r3, r3
 800149e:	2b00      	cmp	r3, #0
 80014a0:	f000 836b 	beq.w	8001b7a <PCD_EP_ISR_Handler+0x78a>
 80014a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	f040 8366 	bne.w	8001b7a <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80014ba:	b2da      	uxtb	r2, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	b292      	uxth	r2, r2
 80014c2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2200      	movs	r2, #0
 80014ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80014ce:	e354      	b.n	8001b7a <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80014d6:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	881b      	ldrh	r3, [r3, #0]
 80014de:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80014e2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80014e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d034      	beq.n	8001558 <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	461a      	mov	r2, r3
 80014fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	00db      	lsls	r3, r3, #3
 8001500:	4413      	add	r3, r2
 8001502:	3306      	adds	r3, #6
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	6812      	ldr	r2, [r2, #0]
 800150a:	4413      	add	r3, r2
 800150c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001510:	881b      	ldrh	r3, [r3, #0]
 8001512:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001516:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001518:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6818      	ldr	r0, [r3, #0]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8001524:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001526:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001528:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800152a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800152c:	b29b      	uxth	r3, r3
 800152e:	f004 fd1b 	bl	8005f68 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	881b      	ldrh	r3, [r3, #0]
 8001538:	b29a      	uxth	r2, r3
 800153a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800153e:	4013      	ands	r3, r2
 8001540:	823b      	strh	r3, [r7, #16]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	8a3a      	ldrh	r2, [r7, #16]
 8001548:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800154c:	b292      	uxth	r2, r2
 800154e:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f006 faad 	bl	8007ab0 <HAL_PCD_SetupStageCallback>
 8001556:	e310      	b.n	8001b7a <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001558:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800155c:	2b00      	cmp	r3, #0
 800155e:	f280 830c 	bge.w	8001b7a <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	881b      	ldrh	r3, [r3, #0]
 8001568:	b29a      	uxth	r2, r3
 800156a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800156e:	4013      	ands	r3, r2
 8001570:	83fb      	strh	r3, [r7, #30]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	8bfa      	ldrh	r2, [r7, #30]
 8001578:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800157c:	b292      	uxth	r2, r2
 800157e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001588:	b29b      	uxth	r3, r3
 800158a:	461a      	mov	r2, r3
 800158c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	00db      	lsls	r3, r3, #3
 8001592:	4413      	add	r3, r2
 8001594:	3306      	adds	r3, #6
 8001596:	005b      	lsls	r3, r3, #1
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	6812      	ldr	r2, [r2, #0]
 800159c:	4413      	add	r3, r2
 800159e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80015a2:	881b      	ldrh	r3, [r3, #0]
 80015a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80015a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015aa:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80015ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015ae:	69db      	ldr	r3, [r3, #28]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d019      	beq.n	80015e8 <PCD_EP_ISR_Handler+0x1f8>
 80015b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015b6:	695b      	ldr	r3, [r3, #20]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d015      	beq.n	80015e8 <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6818      	ldr	r0, [r3, #0]
 80015c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015c2:	6959      	ldr	r1, [r3, #20]
 80015c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015c6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80015c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015ca:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80015cc:	b29b      	uxth	r3, r3
 80015ce:	f004 fccb 	bl	8005f68 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80015d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015d4:	695a      	ldr	r2, [r3, #20]
 80015d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015d8:	69db      	ldr	r3, [r3, #28]
 80015da:	441a      	add	r2, r3
 80015dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015de:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80015e0:	2100      	movs	r1, #0
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f006 fa76 	bl	8007ad4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	881b      	ldrh	r3, [r3, #0]
 80015ee:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80015f2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80015f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	f040 82bd 	bne.w	8001b7a <PCD_EP_ISR_Handler+0x78a>
 8001600:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001604:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001608:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800160c:	f000 82b5 	beq.w	8001b7a <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	61bb      	str	r3, [r7, #24]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800161e:	b29b      	uxth	r3, r3
 8001620:	461a      	mov	r2, r3
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	4413      	add	r3, r2
 8001626:	61bb      	str	r3, [r7, #24]
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800162e:	617b      	str	r3, [r7, #20]
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	881b      	ldrh	r3, [r3, #0]
 8001634:	b29b      	uxth	r3, r3
 8001636:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800163a:	b29a      	uxth	r2, r3
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	801a      	strh	r2, [r3, #0]
 8001640:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001642:	691b      	ldr	r3, [r3, #16]
 8001644:	2b3e      	cmp	r3, #62	; 0x3e
 8001646:	d91d      	bls.n	8001684 <PCD_EP_ISR_Handler+0x294>
 8001648:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800164a:	691b      	ldr	r3, [r3, #16]
 800164c:	095b      	lsrs	r3, r3, #5
 800164e:	647b      	str	r3, [r7, #68]	; 0x44
 8001650:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	f003 031f 	and.w	r3, r3, #31
 8001658:	2b00      	cmp	r3, #0
 800165a:	d102      	bne.n	8001662 <PCD_EP_ISR_Handler+0x272>
 800165c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800165e:	3b01      	subs	r3, #1
 8001660:	647b      	str	r3, [r7, #68]	; 0x44
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	881b      	ldrh	r3, [r3, #0]
 8001666:	b29a      	uxth	r2, r3
 8001668:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800166a:	b29b      	uxth	r3, r3
 800166c:	029b      	lsls	r3, r3, #10
 800166e:	b29b      	uxth	r3, r3
 8001670:	4313      	orrs	r3, r2
 8001672:	b29b      	uxth	r3, r3
 8001674:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001678:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800167c:	b29a      	uxth	r2, r3
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	801a      	strh	r2, [r3, #0]
 8001682:	e026      	b.n	80016d2 <PCD_EP_ISR_Handler+0x2e2>
 8001684:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001686:	691b      	ldr	r3, [r3, #16]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d10a      	bne.n	80016a2 <PCD_EP_ISR_Handler+0x2b2>
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	881b      	ldrh	r3, [r3, #0]
 8001690:	b29b      	uxth	r3, r3
 8001692:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001696:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800169a:	b29a      	uxth	r2, r3
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	801a      	strh	r2, [r3, #0]
 80016a0:	e017      	b.n	80016d2 <PCD_EP_ISR_Handler+0x2e2>
 80016a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80016a4:	691b      	ldr	r3, [r3, #16]
 80016a6:	085b      	lsrs	r3, r3, #1
 80016a8:	647b      	str	r3, [r7, #68]	; 0x44
 80016aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80016ac:	691b      	ldr	r3, [r3, #16]
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d002      	beq.n	80016bc <PCD_EP_ISR_Handler+0x2cc>
 80016b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80016b8:	3301      	adds	r3, #1
 80016ba:	647b      	str	r3, [r7, #68]	; 0x44
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	881b      	ldrh	r3, [r3, #0]
 80016c0:	b29a      	uxth	r2, r3
 80016c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80016c4:	b29b      	uxth	r3, r3
 80016c6:	029b      	lsls	r3, r3, #10
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	4313      	orrs	r3, r2
 80016cc:	b29a      	uxth	r2, r3
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	881b      	ldrh	r3, [r3, #0]
 80016d8:	b29b      	uxth	r3, r3
 80016da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80016de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80016e2:	827b      	strh	r3, [r7, #18]
 80016e4:	8a7b      	ldrh	r3, [r7, #18]
 80016e6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80016ea:	827b      	strh	r3, [r7, #18]
 80016ec:	8a7b      	ldrh	r3, [r7, #18]
 80016ee:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80016f2:	827b      	strh	r3, [r7, #18]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	8a7b      	ldrh	r3, [r7, #18]
 80016fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80016fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001702:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001706:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800170a:	b29b      	uxth	r3, r3
 800170c:	8013      	strh	r3, [r2, #0]
 800170e:	e234      	b.n	8001b7a <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	461a      	mov	r2, r3
 8001716:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	4413      	add	r3, r2
 800171e:	881b      	ldrh	r3, [r3, #0]
 8001720:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001724:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8001728:	2b00      	cmp	r3, #0
 800172a:	f280 80fc 	bge.w	8001926 <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	461a      	mov	r2, r3
 8001734:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	4413      	add	r3, r2
 800173c:	881b      	ldrh	r3, [r3, #0]
 800173e:	b29a      	uxth	r2, r3
 8001740:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001744:	4013      	ands	r3, r2
 8001746:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	461a      	mov	r2, r3
 8001750:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	4413      	add	r3, r2
 8001758:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 800175c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001760:	b292      	uxth	r2, r2
 8001762:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8001764:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8001768:	4613      	mov	r3, r2
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	4413      	add	r3, r2
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	4413      	add	r3, r2
 8001778:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800177a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800177c:	7b1b      	ldrb	r3, [r3, #12]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d125      	bne.n	80017ce <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800178a:	b29b      	uxth	r3, r3
 800178c:	461a      	mov	r2, r3
 800178e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	00db      	lsls	r3, r3, #3
 8001794:	4413      	add	r3, r2
 8001796:	3306      	adds	r3, #6
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	6812      	ldr	r2, [r2, #0]
 800179e:	4413      	add	r3, r2
 80017a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80017a4:	881b      	ldrh	r3, [r3, #0]
 80017a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80017aa:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 80017ae:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	f000 8092 	beq.w	80018dc <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6818      	ldr	r0, [r3, #0]
 80017bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80017be:	6959      	ldr	r1, [r3, #20]
 80017c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80017c2:	88da      	ldrh	r2, [r3, #6]
 80017c4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80017c8:	f004 fbce 	bl	8005f68 <USB_ReadPMA>
 80017cc:	e086      	b.n	80018dc <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80017ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80017d0:	78db      	ldrb	r3, [r3, #3]
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d10a      	bne.n	80017ec <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80017d6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80017da:	461a      	mov	r2, r3
 80017dc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f000 f9d9 	bl	8001b96 <HAL_PCD_EP_DB_Receive>
 80017e4:	4603      	mov	r3, r0
 80017e6:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80017ea:	e077      	b.n	80018dc <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	461a      	mov	r2, r3
 80017f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	4413      	add	r3, r2
 80017fa:	881b      	ldrh	r3, [r3, #0]
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001806:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	461a      	mov	r2, r3
 8001810:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	441a      	add	r2, r3
 8001818:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800181c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001820:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001824:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001828:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800182c:	b29b      	uxth	r3, r3
 800182e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	461a      	mov	r2, r3
 8001836:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4413      	add	r3, r2
 800183e:	881b      	ldrh	r3, [r3, #0]
 8001840:	b29b      	uxth	r3, r3
 8001842:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d024      	beq.n	8001894 <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001852:	b29b      	uxth	r3, r3
 8001854:	461a      	mov	r2, r3
 8001856:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	00db      	lsls	r3, r3, #3
 800185c:	4413      	add	r3, r2
 800185e:	3302      	adds	r3, #2
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	687a      	ldr	r2, [r7, #4]
 8001864:	6812      	ldr	r2, [r2, #0]
 8001866:	4413      	add	r3, r2
 8001868:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800186c:	881b      	ldrh	r3, [r3, #0]
 800186e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001872:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8001876:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800187a:	2b00      	cmp	r3, #0
 800187c:	d02e      	beq.n	80018dc <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6818      	ldr	r0, [r3, #0]
 8001882:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001884:	6959      	ldr	r1, [r3, #20]
 8001886:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001888:	891a      	ldrh	r2, [r3, #8]
 800188a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800188e:	f004 fb6b 	bl	8005f68 <USB_ReadPMA>
 8001892:	e023      	b.n	80018dc <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800189c:	b29b      	uxth	r3, r3
 800189e:	461a      	mov	r2, r3
 80018a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	4413      	add	r3, r2
 80018a8:	3306      	adds	r3, #6
 80018aa:	005b      	lsls	r3, r3, #1
 80018ac:	687a      	ldr	r2, [r7, #4]
 80018ae:	6812      	ldr	r2, [r2, #0]
 80018b0:	4413      	add	r3, r2
 80018b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80018b6:	881b      	ldrh	r3, [r3, #0]
 80018b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80018bc:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 80018c0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d009      	beq.n	80018dc <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6818      	ldr	r0, [r3, #0]
 80018cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018ce:	6959      	ldr	r1, [r3, #20]
 80018d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018d2:	895a      	ldrh	r2, [r3, #10]
 80018d4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80018d8:	f004 fb46 	bl	8005f68 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80018dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018de:	69da      	ldr	r2, [r3, #28]
 80018e0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80018e4:	441a      	add	r2, r3
 80018e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018e8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80018ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018ec:	695a      	ldr	r2, [r3, #20]
 80018ee:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80018f2:	441a      	add	r2, r3
 80018f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018f6:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80018f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018fa:	699b      	ldr	r3, [r3, #24]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d005      	beq.n	800190c <PCD_EP_ISR_Handler+0x51c>
 8001900:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8001904:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001906:	691b      	ldr	r3, [r3, #16]
 8001908:	429a      	cmp	r2, r3
 800190a:	d206      	bcs.n	800191a <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800190c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	4619      	mov	r1, r3
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f006 f8de 	bl	8007ad4 <HAL_PCD_DataOutStageCallback>
 8001918:	e005      	b.n	8001926 <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001920:	4618      	mov	r0, r3
 8001922:	f002 fded 	bl	8004500 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001926:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800192a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800192e:	2b00      	cmp	r3, #0
 8001930:	f000 8123 	beq.w	8001b7a <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 8001934:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001938:	1c5a      	adds	r2, r3, #1
 800193a:	4613      	mov	r3, r2
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	4413      	add	r3, r2
 8001940:	00db      	lsls	r3, r3, #3
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	4413      	add	r3, r2
 8001946:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	461a      	mov	r2, r3
 800194e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	4413      	add	r3, r2
 8001956:	881b      	ldrh	r3, [r3, #0]
 8001958:	b29b      	uxth	r3, r3
 800195a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800195e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001962:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	461a      	mov	r2, r3
 800196c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	441a      	add	r2, r3
 8001974:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8001978:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800197c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001980:	b29b      	uxth	r3, r3
 8001982:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8001984:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001986:	78db      	ldrb	r3, [r3, #3]
 8001988:	2b01      	cmp	r3, #1
 800198a:	f040 80a2 	bne.w	8001ad2 <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 800198e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001990:	2200      	movs	r2, #0
 8001992:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8001994:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001996:	7b1b      	ldrb	r3, [r3, #12]
 8001998:	2b00      	cmp	r3, #0
 800199a:	f000 8093 	beq.w	8001ac4 <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800199e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80019a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d046      	beq.n	8001a38 <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80019aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019ac:	785b      	ldrb	r3, [r3, #1]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d126      	bne.n	8001a00 <PCD_EP_ISR_Handler+0x610>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	627b      	str	r3, [r7, #36]	; 0x24
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	461a      	mov	r2, r3
 80019c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c6:	4413      	add	r3, r2
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24
 80019ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	011a      	lsls	r2, r3, #4
 80019d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d2:	4413      	add	r3, r2
 80019d4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80019d8:	623b      	str	r3, [r7, #32]
 80019da:	6a3b      	ldr	r3, [r7, #32]
 80019dc:	881b      	ldrh	r3, [r3, #0]
 80019de:	b29b      	uxth	r3, r3
 80019e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	6a3b      	ldr	r3, [r7, #32]
 80019e8:	801a      	strh	r2, [r3, #0]
 80019ea:	6a3b      	ldr	r3, [r7, #32]
 80019ec:	881b      	ldrh	r3, [r3, #0]
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80019f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80019f8:	b29a      	uxth	r2, r3
 80019fa:	6a3b      	ldr	r3, [r7, #32]
 80019fc:	801a      	strh	r2, [r3, #0]
 80019fe:	e061      	b.n	8001ac4 <PCD_EP_ISR_Handler+0x6d4>
 8001a00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a02:	785b      	ldrb	r3, [r3, #1]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d15d      	bne.n	8001ac4 <PCD_EP_ISR_Handler+0x6d4>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	461a      	mov	r2, r3
 8001a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a1c:	4413      	add	r3, r2
 8001a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	011a      	lsls	r2, r3, #4
 8001a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a28:	4413      	add	r3, r2
 8001a2a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8001a2e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a32:	2200      	movs	r2, #0
 8001a34:	801a      	strh	r2, [r3, #0]
 8001a36:	e045      	b.n	8001ac4 <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a40:	785b      	ldrb	r3, [r3, #1]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d126      	bne.n	8001a94 <PCD_EP_ISR_Handler+0x6a4>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	637b      	str	r3, [r7, #52]	; 0x34
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001a54:	b29b      	uxth	r3, r3
 8001a56:	461a      	mov	r2, r3
 8001a58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a5a:	4413      	add	r3, r2
 8001a5c:	637b      	str	r3, [r7, #52]	; 0x34
 8001a5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	011a      	lsls	r2, r3, #4
 8001a64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a66:	4413      	add	r3, r2
 8001a68:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001a6c:	633b      	str	r3, [r7, #48]	; 0x30
 8001a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a70:	881b      	ldrh	r3, [r3, #0]
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a7c:	801a      	strh	r2, [r3, #0]
 8001a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a80:	881b      	ldrh	r3, [r3, #0]
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001a88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001a8c:	b29a      	uxth	r2, r3
 8001a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a90:	801a      	strh	r2, [r3, #0]
 8001a92:	e017      	b.n	8001ac4 <PCD_EP_ISR_Handler+0x6d4>
 8001a94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a96:	785b      	ldrb	r3, [r3, #1]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d113      	bne.n	8001ac4 <PCD_EP_ISR_Handler+0x6d4>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001aaa:	4413      	add	r3, r2
 8001aac:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001aae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	011a      	lsls	r2, r3, #4
 8001ab4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ab6:	4413      	add	r3, r2
 8001ab8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001abc:	63bb      	str	r3, [r7, #56]	; 0x38
 8001abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001ac4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	4619      	mov	r1, r3
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f006 f81d 	bl	8007b0a <HAL_PCD_DataInStageCallback>
 8001ad0:	e053      	b.n	8001b7a <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8001ad2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d146      	bne.n	8001b6c <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001ae6:	b29b      	uxth	r3, r3
 8001ae8:	461a      	mov	r2, r3
 8001aea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	00db      	lsls	r3, r3, #3
 8001af0:	4413      	add	r3, r2
 8001af2:	3302      	adds	r3, #2
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	6812      	ldr	r2, [r2, #0]
 8001afa:	4413      	add	r3, r2
 8001afc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001b00:	881b      	ldrh	r3, [r3, #0]
 8001b02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001b06:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8001b0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b0c:	699a      	ldr	r2, [r3, #24]
 8001b0e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d907      	bls.n	8001b26 <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 8001b16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b18:	699a      	ldr	r2, [r3, #24]
 8001b1a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001b1e:	1ad2      	subs	r2, r2, r3
 8001b20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b22:	619a      	str	r2, [r3, #24]
 8001b24:	e002      	b.n	8001b2c <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 8001b26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b28:	2200      	movs	r2, #0
 8001b2a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8001b2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d106      	bne.n	8001b42 <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001b34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	4619      	mov	r1, r3
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f005 ffe5 	bl	8007b0a <HAL_PCD_DataInStageCallback>
 8001b40:	e01b      	b.n	8001b7a <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8001b42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b44:	695a      	ldr	r2, [r3, #20]
 8001b46:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001b4a:	441a      	add	r2, r3
 8001b4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b4e:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8001b50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b52:	69da      	ldr	r2, [r3, #28]
 8001b54:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001b58:	441a      	add	r2, r3
 8001b5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b5c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001b64:	4618      	mov	r0, r3
 8001b66:	f002 fccb 	bl	8004500 <USB_EPStartXfer>
 8001b6a:	e006      	b.n	8001b7a <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8001b6c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001b70:	461a      	mov	r2, r3
 8001b72:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f000 f91b 	bl	8001db0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	b21b      	sxth	r3, r3
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	f6ff ac37 	blt.w	80013fa <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3758      	adds	r7, #88	; 0x58
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b088      	sub	sp, #32
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	60f8      	str	r0, [r7, #12]
 8001b9e:	60b9      	str	r1, [r7, #8]
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001ba4:	88fb      	ldrh	r3, [r7, #6]
 8001ba6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d07e      	beq.n	8001cac <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001bb6:	b29b      	uxth	r3, r3
 8001bb8:	461a      	mov	r2, r3
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	00db      	lsls	r3, r3, #3
 8001bc0:	4413      	add	r3, r2
 8001bc2:	3302      	adds	r3, #2
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	68fa      	ldr	r2, [r7, #12]
 8001bc8:	6812      	ldr	r2, [r2, #0]
 8001bca:	4413      	add	r3, r2
 8001bcc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001bd0:	881b      	ldrh	r3, [r3, #0]
 8001bd2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001bd6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	699a      	ldr	r2, [r3, #24]
 8001bdc:	8b7b      	ldrh	r3, [r7, #26]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d306      	bcc.n	8001bf0 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	699a      	ldr	r2, [r3, #24]
 8001be6:	8b7b      	ldrh	r3, [r7, #26]
 8001be8:	1ad2      	subs	r2, r2, r3
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	619a      	str	r2, [r3, #24]
 8001bee:	e002      	b.n	8001bf6 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	699b      	ldr	r3, [r3, #24]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d123      	bne.n	8001c46 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	461a      	mov	r2, r3
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	4413      	add	r3, r2
 8001c0c:	881b      	ldrh	r3, [r3, #0]
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c18:	833b      	strh	r3, [r7, #24]
 8001c1a:	8b3b      	ldrh	r3, [r7, #24]
 8001c1c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8001c20:	833b      	strh	r3, [r7, #24]
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	461a      	mov	r2, r3
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	441a      	add	r2, r3
 8001c30:	8b3b      	ldrh	r3, [r7, #24]
 8001c32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001c36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001c3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c42:	b29b      	uxth	r3, r3
 8001c44:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001c46:	88fb      	ldrh	r3, [r7, #6]
 8001c48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d01f      	beq.n	8001c90 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	461a      	mov	r2, r3
 8001c56:	68bb      	ldr	r3, [r7, #8]
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	4413      	add	r3, r2
 8001c5e:	881b      	ldrh	r3, [r3, #0]
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001c66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c6a:	82fb      	strh	r3, [r7, #22]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	461a      	mov	r2, r3
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	441a      	add	r2, r3
 8001c7a:	8afb      	ldrh	r3, [r7, #22]
 8001c7c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001c80:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001c84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c88:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8001c90:	8b7b      	ldrh	r3, [r7, #26]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	f000 8087 	beq.w	8001da6 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	6818      	ldr	r0, [r3, #0]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	6959      	ldr	r1, [r3, #20]
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	891a      	ldrh	r2, [r3, #8]
 8001ca4:	8b7b      	ldrh	r3, [r7, #26]
 8001ca6:	f004 f95f 	bl	8005f68 <USB_ReadPMA>
 8001caa:	e07c      	b.n	8001da6 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	4413      	add	r3, r2
 8001cc0:	3306      	adds	r3, #6
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	68fa      	ldr	r2, [r7, #12]
 8001cc6:	6812      	ldr	r2, [r2, #0]
 8001cc8:	4413      	add	r3, r2
 8001cca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001cce:	881b      	ldrh	r3, [r3, #0]
 8001cd0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001cd4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	699a      	ldr	r2, [r3, #24]
 8001cda:	8b7b      	ldrh	r3, [r7, #26]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d306      	bcc.n	8001cee <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	699a      	ldr	r2, [r3, #24]
 8001ce4:	8b7b      	ldrh	r3, [r7, #26]
 8001ce6:	1ad2      	subs	r2, r2, r3
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	619a      	str	r2, [r3, #24]
 8001cec:	e002      	b.n	8001cf4 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d123      	bne.n	8001d44 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	461a      	mov	r2, r3
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	4413      	add	r3, r2
 8001d0a:	881b      	ldrh	r3, [r3, #0]
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d16:	83fb      	strh	r3, [r7, #30]
 8001d18:	8bfb      	ldrh	r3, [r7, #30]
 8001d1a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8001d1e:	83fb      	strh	r3, [r7, #30]
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	461a      	mov	r2, r3
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	441a      	add	r2, r3
 8001d2e:	8bfb      	ldrh	r3, [r7, #30]
 8001d30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001d34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001d38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8001d44:	88fb      	ldrh	r3, [r7, #6]
 8001d46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d11f      	bne.n	8001d8e <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	461a      	mov	r2, r3
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	4413      	add	r3, r2
 8001d5c:	881b      	ldrh	r3, [r3, #0]
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001d64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d68:	83bb      	strh	r3, [r7, #28]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	461a      	mov	r2, r3
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	441a      	add	r2, r3
 8001d78:	8bbb      	ldrh	r3, [r7, #28]
 8001d7a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001d7e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001d82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d86:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8001d8e:	8b7b      	ldrh	r3, [r7, #26]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d008      	beq.n	8001da6 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	6818      	ldr	r0, [r3, #0]
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	6959      	ldr	r1, [r3, #20]
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	895a      	ldrh	r2, [r3, #10]
 8001da0:	8b7b      	ldrh	r3, [r7, #26]
 8001da2:	f004 f8e1 	bl	8005f68 <USB_ReadPMA>
    }
  }

  return count;
 8001da6:	8b7b      	ldrh	r3, [r7, #26]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3720      	adds	r7, #32
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b0a4      	sub	sp, #144	; 0x90
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	60f8      	str	r0, [r7, #12]
 8001db8:	60b9      	str	r1, [r7, #8]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001dbe:	88fb      	ldrh	r3, [r7, #6]
 8001dc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	f000 81dd 	beq.w	8002184 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	00db      	lsls	r3, r3, #3
 8001ddc:	4413      	add	r3, r2
 8001dde:	3302      	adds	r3, #2
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	68fa      	ldr	r2, [r7, #12]
 8001de4:	6812      	ldr	r2, [r2, #0]
 8001de6:	4413      	add	r3, r2
 8001de8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001dec:	881b      	ldrh	r3, [r3, #0]
 8001dee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001df2:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	699a      	ldr	r2, [r3, #24]
 8001dfa:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	d907      	bls.n	8001e12 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	699a      	ldr	r2, [r3, #24]
 8001e06:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8001e0a:	1ad2      	subs	r2, r2, r3
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	619a      	str	r2, [r3, #24]
 8001e10:	e002      	b.n	8001e18 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	2200      	movs	r2, #0
 8001e16:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	699b      	ldr	r3, [r3, #24]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	f040 80b9 	bne.w	8001f94 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	785b      	ldrb	r3, [r3, #1]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d126      	bne.n	8001e78 <HAL_PCD_EP_DB_Transmit+0xc8>
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e3e:	4413      	add	r3, r2
 8001e40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	011a      	lsls	r2, r3, #4
 8001e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e4a:	4413      	add	r3, r2
 8001e4c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8001e50:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e54:	881b      	ldrh	r3, [r3, #0]
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e60:	801a      	strh	r2, [r3, #0]
 8001e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001e6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001e70:	b29a      	uxth	r2, r3
 8001e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e74:	801a      	strh	r2, [r3, #0]
 8001e76:	e01a      	b.n	8001eae <HAL_PCD_EP_DB_Transmit+0xfe>
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	785b      	ldrb	r3, [r3, #1]
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d116      	bne.n	8001eae <HAL_PCD_EP_DB_Transmit+0xfe>
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	637b      	str	r3, [r7, #52]	; 0x34
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	461a      	mov	r2, r3
 8001e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e94:	4413      	add	r3, r2
 8001e96:	637b      	str	r3, [r7, #52]	; 0x34
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	011a      	lsls	r2, r3, #4
 8001e9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ea0:	4413      	add	r3, r2
 8001ea2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8001ea6:	633b      	str	r3, [r7, #48]	; 0x30
 8001ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eaa:	2200      	movs	r2, #0
 8001eac:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	627b      	str	r3, [r7, #36]	; 0x24
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	785b      	ldrb	r3, [r3, #1]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d126      	bne.n	8001f0a <HAL_PCD_EP_DB_Transmit+0x15a>
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	61fb      	str	r3, [r7, #28]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	461a      	mov	r2, r3
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	61fb      	str	r3, [r7, #28]
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	011a      	lsls	r2, r3, #4
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	4413      	add	r3, r2
 8001ede:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001ee2:	61bb      	str	r3, [r7, #24]
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	881b      	ldrh	r3, [r3, #0]
 8001ee8:	b29b      	uxth	r3, r3
 8001eea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001eee:	b29a      	uxth	r2, r3
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	801a      	strh	r2, [r3, #0]
 8001ef4:	69bb      	ldr	r3, [r7, #24]
 8001ef6:	881b      	ldrh	r3, [r3, #0]
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001efe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f02:	b29a      	uxth	r2, r3
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	801a      	strh	r2, [r3, #0]
 8001f08:	e017      	b.n	8001f3a <HAL_PCD_EP_DB_Transmit+0x18a>
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	785b      	ldrb	r3, [r3, #1]
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d113      	bne.n	8001f3a <HAL_PCD_EP_DB_Transmit+0x18a>
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001f1a:	b29b      	uxth	r3, r3
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f20:	4413      	add	r3, r2
 8001f22:	627b      	str	r3, [r7, #36]	; 0x24
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	011a      	lsls	r2, r3, #4
 8001f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2c:	4413      	add	r3, r2
 8001f2e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001f32:	623b      	str	r3, [r7, #32]
 8001f34:	6a3b      	ldr	r3, [r7, #32]
 8001f36:	2200      	movs	r2, #0
 8001f38:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	4619      	mov	r1, r3
 8001f40:	68f8      	ldr	r0, [r7, #12]
 8001f42:	f005 fde2 	bl	8007b0a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001f46:	88fb      	ldrh	r3, [r7, #6]
 8001f48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	f000 82fc 	beq.w	800254a <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	461a      	mov	r2, r3
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	4413      	add	r3, r2
 8001f60:	881b      	ldrh	r3, [r3, #0]
 8001f62:	b29b      	uxth	r3, r3
 8001f64:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001f68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f6c:	82fb      	strh	r3, [r7, #22]
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	461a      	mov	r2, r3
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	441a      	add	r2, r3
 8001f7c:	8afb      	ldrh	r3, [r7, #22]
 8001f7e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001f82:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001f86:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	8013      	strh	r3, [r2, #0]
 8001f92:	e2da      	b.n	800254a <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001f94:	88fb      	ldrh	r3, [r7, #6]
 8001f96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d021      	beq.n	8001fe2 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	4413      	add	r3, r2
 8001fac:	881b      	ldrh	r3, [r3, #0]
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001fb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fb8:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	441a      	add	r2, r3
 8001fca:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8001fce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001fd2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001fd6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001fda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	f040 82ae 	bne.w	800254a <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	695a      	ldr	r2, [r3, #20]
 8001ff2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8001ff6:	441a      	add	r2, r3
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	69da      	ldr	r2, [r3, #28]
 8002000:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002004:	441a      	add	r2, r3
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	6a1a      	ldr	r2, [r3, #32]
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	691b      	ldr	r3, [r3, #16]
 8002012:	429a      	cmp	r2, r3
 8002014:	d30b      	bcc.n	800202e <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	6a1a      	ldr	r2, [r3, #32]
 8002022:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002026:	1ad2      	subs	r2, r2, r3
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	621a      	str	r2, [r3, #32]
 800202c:	e017      	b.n	800205e <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d108      	bne.n	8002048 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8002036:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800203a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	2200      	movs	r2, #0
 8002042:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002046:	e00a      	b.n	800205e <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	2200      	movs	r2, #0
 800204c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	6a1b      	ldr	r3, [r3, #32]
 8002054:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	2200      	movs	r2, #0
 800205c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	785b      	ldrb	r3, [r3, #1]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d165      	bne.n	8002132 <HAL_PCD_EP_DB_Transmit+0x382>
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002074:	b29b      	uxth	r3, r3
 8002076:	461a      	mov	r2, r3
 8002078:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800207a:	4413      	add	r3, r2
 800207c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	011a      	lsls	r2, r3, #4
 8002084:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002086:	4413      	add	r3, r2
 8002088:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800208c:	63bb      	str	r3, [r7, #56]	; 0x38
 800208e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002090:	881b      	ldrh	r3, [r3, #0]
 8002092:	b29b      	uxth	r3, r3
 8002094:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002098:	b29a      	uxth	r2, r3
 800209a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800209c:	801a      	strh	r2, [r3, #0]
 800209e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80020a2:	2b3e      	cmp	r3, #62	; 0x3e
 80020a4:	d91d      	bls.n	80020e2 <HAL_PCD_EP_DB_Transmit+0x332>
 80020a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80020aa:	095b      	lsrs	r3, r3, #5
 80020ac:	64bb      	str	r3, [r7, #72]	; 0x48
 80020ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80020b2:	f003 031f 	and.w	r3, r3, #31
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d102      	bne.n	80020c0 <HAL_PCD_EP_DB_Transmit+0x310>
 80020ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80020bc:	3b01      	subs	r3, #1
 80020be:	64bb      	str	r3, [r7, #72]	; 0x48
 80020c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020c2:	881b      	ldrh	r3, [r3, #0]
 80020c4:	b29a      	uxth	r2, r3
 80020c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	029b      	lsls	r3, r3, #10
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	4313      	orrs	r3, r2
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80020d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80020da:	b29a      	uxth	r2, r3
 80020dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020de:	801a      	strh	r2, [r3, #0]
 80020e0:	e044      	b.n	800216c <HAL_PCD_EP_DB_Transmit+0x3bc>
 80020e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d10a      	bne.n	8002100 <HAL_PCD_EP_DB_Transmit+0x350>
 80020ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020ec:	881b      	ldrh	r3, [r3, #0]
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80020f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80020f8:	b29a      	uxth	r2, r3
 80020fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020fc:	801a      	strh	r2, [r3, #0]
 80020fe:	e035      	b.n	800216c <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002100:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002104:	085b      	lsrs	r3, r3, #1
 8002106:	64bb      	str	r3, [r7, #72]	; 0x48
 8002108:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800210c:	f003 0301 	and.w	r3, r3, #1
 8002110:	2b00      	cmp	r3, #0
 8002112:	d002      	beq.n	800211a <HAL_PCD_EP_DB_Transmit+0x36a>
 8002114:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002116:	3301      	adds	r3, #1
 8002118:	64bb      	str	r3, [r7, #72]	; 0x48
 800211a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800211c:	881b      	ldrh	r3, [r3, #0]
 800211e:	b29a      	uxth	r2, r3
 8002120:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002122:	b29b      	uxth	r3, r3
 8002124:	029b      	lsls	r3, r3, #10
 8002126:	b29b      	uxth	r3, r3
 8002128:	4313      	orrs	r3, r2
 800212a:	b29a      	uxth	r2, r3
 800212c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800212e:	801a      	strh	r2, [r3, #0]
 8002130:	e01c      	b.n	800216c <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	785b      	ldrb	r3, [r3, #1]
 8002136:	2b01      	cmp	r3, #1
 8002138:	d118      	bne.n	800216c <HAL_PCD_EP_DB_Transmit+0x3bc>
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	647b      	str	r3, [r7, #68]	; 0x44
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002148:	b29b      	uxth	r3, r3
 800214a:	461a      	mov	r2, r3
 800214c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800214e:	4413      	add	r3, r2
 8002150:	647b      	str	r3, [r7, #68]	; 0x44
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	011a      	lsls	r2, r3, #4
 8002158:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800215a:	4413      	add	r3, r2
 800215c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002160:	643b      	str	r3, [r7, #64]	; 0x40
 8002162:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002166:	b29a      	uxth	r2, r3
 8002168:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800216a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	6818      	ldr	r0, [r3, #0]
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	6959      	ldr	r1, [r3, #20]
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	891a      	ldrh	r2, [r3, #8]
 8002178:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800217c:	b29b      	uxth	r3, r3
 800217e:	f003 feae 	bl	8005ede <USB_WritePMA>
 8002182:	e1e2      	b.n	800254a <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800218c:	b29b      	uxth	r3, r3
 800218e:	461a      	mov	r2, r3
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	00db      	lsls	r3, r3, #3
 8002196:	4413      	add	r3, r2
 8002198:	3306      	adds	r3, #6
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	68fa      	ldr	r2, [r7, #12]
 800219e:	6812      	ldr	r2, [r2, #0]
 80021a0:	4413      	add	r3, r2
 80021a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80021a6:	881b      	ldrh	r3, [r3, #0]
 80021a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021ac:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	699a      	ldr	r2, [r3, #24]
 80021b4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d307      	bcc.n	80021cc <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	699a      	ldr	r2, [r3, #24]
 80021c0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80021c4:	1ad2      	subs	r2, r2, r3
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	619a      	str	r2, [r3, #24]
 80021ca:	e002      	b.n	80021d2 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	2200      	movs	r2, #0
 80021d0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	699b      	ldr	r3, [r3, #24]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	f040 80c0 	bne.w	800235c <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	785b      	ldrb	r3, [r3, #1]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d126      	bne.n	8002232 <HAL_PCD_EP_DB_Transmit+0x482>
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	461a      	mov	r2, r3
 80021f6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80021f8:	4413      	add	r3, r2
 80021fa:	67fb      	str	r3, [r7, #124]	; 0x7c
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	011a      	lsls	r2, r3, #4
 8002202:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002204:	4413      	add	r3, r2
 8002206:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800220a:	67bb      	str	r3, [r7, #120]	; 0x78
 800220c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800220e:	881b      	ldrh	r3, [r3, #0]
 8002210:	b29b      	uxth	r3, r3
 8002212:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002216:	b29a      	uxth	r2, r3
 8002218:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800221a:	801a      	strh	r2, [r3, #0]
 800221c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800221e:	881b      	ldrh	r3, [r3, #0]
 8002220:	b29b      	uxth	r3, r3
 8002222:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002226:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800222a:	b29a      	uxth	r2, r3
 800222c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800222e:	801a      	strh	r2, [r3, #0]
 8002230:	e01a      	b.n	8002268 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	785b      	ldrb	r3, [r3, #1]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d116      	bne.n	8002268 <HAL_PCD_EP_DB_Transmit+0x4b8>
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	667b      	str	r3, [r7, #100]	; 0x64
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002248:	b29b      	uxth	r3, r3
 800224a:	461a      	mov	r2, r3
 800224c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800224e:	4413      	add	r3, r2
 8002250:	667b      	str	r3, [r7, #100]	; 0x64
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	011a      	lsls	r2, r3, #4
 8002258:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800225a:	4413      	add	r3, r2
 800225c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002260:	663b      	str	r3, [r7, #96]	; 0x60
 8002262:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002264:	2200      	movs	r2, #0
 8002266:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	677b      	str	r3, [r7, #116]	; 0x74
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	785b      	ldrb	r3, [r3, #1]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d12b      	bne.n	80022ce <HAL_PCD_EP_DB_Transmit+0x51e>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002284:	b29b      	uxth	r3, r3
 8002286:	461a      	mov	r2, r3
 8002288:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800228a:	4413      	add	r3, r2
 800228c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	011a      	lsls	r2, r3, #4
 8002294:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002296:	4413      	add	r3, r2
 8002298:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800229c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80022a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80022a4:	881b      	ldrh	r3, [r3, #0]
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022ac:	b29a      	uxth	r2, r3
 80022ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80022b2:	801a      	strh	r2, [r3, #0]
 80022b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80022b8:	881b      	ldrh	r3, [r3, #0]
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80022c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80022c4:	b29a      	uxth	r2, r3
 80022c6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80022ca:	801a      	strh	r2, [r3, #0]
 80022cc:	e017      	b.n	80022fe <HAL_PCD_EP_DB_Transmit+0x54e>
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	785b      	ldrb	r3, [r3, #1]
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d113      	bne.n	80022fe <HAL_PCD_EP_DB_Transmit+0x54e>
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022de:	b29b      	uxth	r3, r3
 80022e0:	461a      	mov	r2, r3
 80022e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022e4:	4413      	add	r3, r2
 80022e6:	677b      	str	r3, [r7, #116]	; 0x74
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	011a      	lsls	r2, r3, #4
 80022ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022f0:	4413      	add	r3, r2
 80022f2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80022f6:	673b      	str	r3, [r7, #112]	; 0x70
 80022f8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80022fa:	2200      	movs	r2, #0
 80022fc:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	4619      	mov	r1, r3
 8002304:	68f8      	ldr	r0, [r7, #12]
 8002306:	f005 fc00 	bl	8007b0a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800230a:	88fb      	ldrh	r3, [r7, #6]
 800230c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002310:	2b00      	cmp	r3, #0
 8002312:	f040 811a 	bne.w	800254a <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	461a      	mov	r2, r3
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	4413      	add	r3, r2
 8002324:	881b      	ldrh	r3, [r3, #0]
 8002326:	b29b      	uxth	r3, r3
 8002328:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800232c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002330:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	461a      	mov	r2, r3
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	441a      	add	r2, r3
 8002342:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8002346:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800234a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800234e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002352:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002356:	b29b      	uxth	r3, r3
 8002358:	8013      	strh	r3, [r2, #0]
 800235a:	e0f6      	b.n	800254a <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800235c:	88fb      	ldrh	r3, [r7, #6]
 800235e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d121      	bne.n	80023aa <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	461a      	mov	r2, r3
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	4413      	add	r3, r2
 8002374:	881b      	ldrh	r3, [r3, #0]
 8002376:	b29b      	uxth	r3, r3
 8002378:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800237c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002380:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	461a      	mov	r2, r3
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	441a      	add	r2, r3
 8002392:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002396:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800239a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800239e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80023a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	f040 80ca 	bne.w	800254a <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	695a      	ldr	r2, [r3, #20]
 80023ba:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80023be:	441a      	add	r2, r3
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	69da      	ldr	r2, [r3, #28]
 80023c8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80023cc:	441a      	add	r2, r3
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	6a1a      	ldr	r2, [r3, #32]
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	429a      	cmp	r2, r3
 80023dc:	d30b      	bcc.n	80023f6 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	6a1a      	ldr	r2, [r3, #32]
 80023ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80023ee:	1ad2      	subs	r2, r2, r3
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	621a      	str	r2, [r3, #32]
 80023f4:	e017      	b.n	8002426 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	6a1b      	ldr	r3, [r3, #32]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d108      	bne.n	8002410 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80023fe:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002402:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800240e:	e00a      	b.n	8002426 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	6a1b      	ldr	r3, [r3, #32]
 8002414:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	2200      	movs	r2, #0
 800241c:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	2200      	movs	r2, #0
 8002422:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	657b      	str	r3, [r7, #84]	; 0x54
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	785b      	ldrb	r3, [r3, #1]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d165      	bne.n	8002500 <HAL_PCD_EP_DB_Transmit+0x750>
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	65fb      	str	r3, [r7, #92]	; 0x5c
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002442:	b29b      	uxth	r3, r3
 8002444:	461a      	mov	r2, r3
 8002446:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002448:	4413      	add	r3, r2
 800244a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	011a      	lsls	r2, r3, #4
 8002452:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002454:	4413      	add	r3, r2
 8002456:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800245a:	65bb      	str	r3, [r7, #88]	; 0x58
 800245c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800245e:	881b      	ldrh	r3, [r3, #0]
 8002460:	b29b      	uxth	r3, r3
 8002462:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002466:	b29a      	uxth	r2, r3
 8002468:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800246a:	801a      	strh	r2, [r3, #0]
 800246c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002470:	2b3e      	cmp	r3, #62	; 0x3e
 8002472:	d91d      	bls.n	80024b0 <HAL_PCD_EP_DB_Transmit+0x700>
 8002474:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002478:	095b      	lsrs	r3, r3, #5
 800247a:	66bb      	str	r3, [r7, #104]	; 0x68
 800247c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002480:	f003 031f 	and.w	r3, r3, #31
 8002484:	2b00      	cmp	r3, #0
 8002486:	d102      	bne.n	800248e <HAL_PCD_EP_DB_Transmit+0x6de>
 8002488:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800248a:	3b01      	subs	r3, #1
 800248c:	66bb      	str	r3, [r7, #104]	; 0x68
 800248e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002490:	881b      	ldrh	r3, [r3, #0]
 8002492:	b29a      	uxth	r2, r3
 8002494:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002496:	b29b      	uxth	r3, r3
 8002498:	029b      	lsls	r3, r3, #10
 800249a:	b29b      	uxth	r3, r3
 800249c:	4313      	orrs	r3, r2
 800249e:	b29b      	uxth	r3, r3
 80024a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80024a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80024a8:	b29a      	uxth	r2, r3
 80024aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80024ac:	801a      	strh	r2, [r3, #0]
 80024ae:	e041      	b.n	8002534 <HAL_PCD_EP_DB_Transmit+0x784>
 80024b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d10a      	bne.n	80024ce <HAL_PCD_EP_DB_Transmit+0x71e>
 80024b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80024ba:	881b      	ldrh	r3, [r3, #0]
 80024bc:	b29b      	uxth	r3, r3
 80024be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80024c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80024ca:	801a      	strh	r2, [r3, #0]
 80024cc:	e032      	b.n	8002534 <HAL_PCD_EP_DB_Transmit+0x784>
 80024ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80024d2:	085b      	lsrs	r3, r3, #1
 80024d4:	66bb      	str	r3, [r7, #104]	; 0x68
 80024d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80024da:	f003 0301 	and.w	r3, r3, #1
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d002      	beq.n	80024e8 <HAL_PCD_EP_DB_Transmit+0x738>
 80024e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80024e4:	3301      	adds	r3, #1
 80024e6:	66bb      	str	r3, [r7, #104]	; 0x68
 80024e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80024ea:	881b      	ldrh	r3, [r3, #0]
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80024f0:	b29b      	uxth	r3, r3
 80024f2:	029b      	lsls	r3, r3, #10
 80024f4:	b29b      	uxth	r3, r3
 80024f6:	4313      	orrs	r3, r2
 80024f8:	b29a      	uxth	r2, r3
 80024fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80024fc:	801a      	strh	r2, [r3, #0]
 80024fe:	e019      	b.n	8002534 <HAL_PCD_EP_DB_Transmit+0x784>
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	785b      	ldrb	r3, [r3, #1]
 8002504:	2b01      	cmp	r3, #1
 8002506:	d115      	bne.n	8002534 <HAL_PCD_EP_DB_Transmit+0x784>
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002510:	b29b      	uxth	r3, r3
 8002512:	461a      	mov	r2, r3
 8002514:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002516:	4413      	add	r3, r2
 8002518:	657b      	str	r3, [r7, #84]	; 0x54
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	011a      	lsls	r2, r3, #4
 8002520:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002522:	4413      	add	r3, r2
 8002524:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002528:	653b      	str	r3, [r7, #80]	; 0x50
 800252a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800252e:	b29a      	uxth	r2, r3
 8002530:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002532:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6818      	ldr	r0, [r3, #0]
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	6959      	ldr	r1, [r3, #20]
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	895a      	ldrh	r2, [r3, #10]
 8002540:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002544:	b29b      	uxth	r3, r3
 8002546:	f003 fcca 	bl	8005ede <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	461a      	mov	r2, r3
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	4413      	add	r3, r2
 8002558:	881b      	ldrh	r3, [r3, #0]
 800255a:	b29b      	uxth	r3, r3
 800255c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002560:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002564:	82bb      	strh	r3, [r7, #20]
 8002566:	8abb      	ldrh	r3, [r7, #20]
 8002568:	f083 0310 	eor.w	r3, r3, #16
 800256c:	82bb      	strh	r3, [r7, #20]
 800256e:	8abb      	ldrh	r3, [r7, #20]
 8002570:	f083 0320 	eor.w	r3, r3, #32
 8002574:	82bb      	strh	r3, [r7, #20]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	461a      	mov	r2, r3
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	441a      	add	r2, r3
 8002584:	8abb      	ldrh	r3, [r7, #20]
 8002586:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800258a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800258e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002592:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002596:	b29b      	uxth	r3, r3
 8002598:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800259a:	2300      	movs	r3, #0
}
 800259c:	4618      	mov	r0, r3
 800259e:	3790      	adds	r7, #144	; 0x90
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b087      	sub	sp, #28
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	60f8      	str	r0, [r7, #12]
 80025ac:	607b      	str	r3, [r7, #4]
 80025ae:	460b      	mov	r3, r1
 80025b0:	817b      	strh	r3, [r7, #10]
 80025b2:	4613      	mov	r3, r2
 80025b4:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80025b6:	897b      	ldrh	r3, [r7, #10]
 80025b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025bc:	b29b      	uxth	r3, r3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d00b      	beq.n	80025da <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025c2:	897b      	ldrh	r3, [r7, #10]
 80025c4:	f003 0307 	and.w	r3, r3, #7
 80025c8:	1c5a      	adds	r2, r3, #1
 80025ca:	4613      	mov	r3, r2
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	4413      	add	r3, r2
 80025d0:	00db      	lsls	r3, r3, #3
 80025d2:	68fa      	ldr	r2, [r7, #12]
 80025d4:	4413      	add	r3, r2
 80025d6:	617b      	str	r3, [r7, #20]
 80025d8:	e009      	b.n	80025ee <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80025da:	897a      	ldrh	r2, [r7, #10]
 80025dc:	4613      	mov	r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	4413      	add	r3, r2
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80025e8:	68fa      	ldr	r2, [r7, #12]
 80025ea:	4413      	add	r3, r2
 80025ec:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80025ee:	893b      	ldrh	r3, [r7, #8]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d107      	bne.n	8002604 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	2200      	movs	r2, #0
 80025f8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	b29a      	uxth	r2, r3
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	80da      	strh	r2, [r3, #6]
 8002602:	e00b      	b.n	800261c <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	2201      	movs	r2, #1
 8002608:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	b29a      	uxth	r2, r3
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	0c1b      	lsrs	r3, r3, #16
 8002616:	b29a      	uxth	r2, r3
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800261c:	2300      	movs	r3, #0
}
 800261e:	4618      	mov	r0, r3
 8002620:	371c      	adds	r7, #28
 8002622:	46bd      	mov	sp, r7
 8002624:	bc80      	pop	{r7}
 8002626:	4770      	bx	lr

08002628 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b086      	sub	sp, #24
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d101      	bne.n	800263a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e272      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	2b00      	cmp	r3, #0
 8002644:	f000 8087 	beq.w	8002756 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002648:	4b92      	ldr	r3, [pc, #584]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f003 030c 	and.w	r3, r3, #12
 8002650:	2b04      	cmp	r3, #4
 8002652:	d00c      	beq.n	800266e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002654:	4b8f      	ldr	r3, [pc, #572]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f003 030c 	and.w	r3, r3, #12
 800265c:	2b08      	cmp	r3, #8
 800265e:	d112      	bne.n	8002686 <HAL_RCC_OscConfig+0x5e>
 8002660:	4b8c      	ldr	r3, [pc, #560]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002668:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800266c:	d10b      	bne.n	8002686 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800266e:	4b89      	ldr	r3, [pc, #548]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d06c      	beq.n	8002754 <HAL_RCC_OscConfig+0x12c>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d168      	bne.n	8002754 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e24c      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800268e:	d106      	bne.n	800269e <HAL_RCC_OscConfig+0x76>
 8002690:	4b80      	ldr	r3, [pc, #512]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a7f      	ldr	r2, [pc, #508]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 8002696:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800269a:	6013      	str	r3, [r2, #0]
 800269c:	e02e      	b.n	80026fc <HAL_RCC_OscConfig+0xd4>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d10c      	bne.n	80026c0 <HAL_RCC_OscConfig+0x98>
 80026a6:	4b7b      	ldr	r3, [pc, #492]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a7a      	ldr	r2, [pc, #488]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80026ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026b0:	6013      	str	r3, [r2, #0]
 80026b2:	4b78      	ldr	r3, [pc, #480]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a77      	ldr	r2, [pc, #476]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80026b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026bc:	6013      	str	r3, [r2, #0]
 80026be:	e01d      	b.n	80026fc <HAL_RCC_OscConfig+0xd4>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026c8:	d10c      	bne.n	80026e4 <HAL_RCC_OscConfig+0xbc>
 80026ca:	4b72      	ldr	r3, [pc, #456]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a71      	ldr	r2, [pc, #452]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80026d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026d4:	6013      	str	r3, [r2, #0]
 80026d6:	4b6f      	ldr	r3, [pc, #444]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a6e      	ldr	r2, [pc, #440]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80026dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026e0:	6013      	str	r3, [r2, #0]
 80026e2:	e00b      	b.n	80026fc <HAL_RCC_OscConfig+0xd4>
 80026e4:	4b6b      	ldr	r3, [pc, #428]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a6a      	ldr	r2, [pc, #424]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80026ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026ee:	6013      	str	r3, [r2, #0]
 80026f0:	4b68      	ldr	r3, [pc, #416]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a67      	ldr	r2, [pc, #412]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80026f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d013      	beq.n	800272c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002704:	f7fd ff86 	bl	8000614 <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800270a:	e008      	b.n	800271e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800270c:	f7fd ff82 	bl	8000614 <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	2b64      	cmp	r3, #100	; 0x64
 8002718:	d901      	bls.n	800271e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e200      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800271e:	4b5d      	ldr	r3, [pc, #372]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d0f0      	beq.n	800270c <HAL_RCC_OscConfig+0xe4>
 800272a:	e014      	b.n	8002756 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800272c:	f7fd ff72 	bl	8000614 <HAL_GetTick>
 8002730:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002732:	e008      	b.n	8002746 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002734:	f7fd ff6e 	bl	8000614 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b64      	cmp	r3, #100	; 0x64
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e1ec      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002746:	4b53      	ldr	r3, [pc, #332]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d1f0      	bne.n	8002734 <HAL_RCC_OscConfig+0x10c>
 8002752:	e000      	b.n	8002756 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002754:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d063      	beq.n	800282a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002762:	4b4c      	ldr	r3, [pc, #304]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f003 030c 	and.w	r3, r3, #12
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00b      	beq.n	8002786 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800276e:	4b49      	ldr	r3, [pc, #292]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f003 030c 	and.w	r3, r3, #12
 8002776:	2b08      	cmp	r3, #8
 8002778:	d11c      	bne.n	80027b4 <HAL_RCC_OscConfig+0x18c>
 800277a:	4b46      	ldr	r3, [pc, #280]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002782:	2b00      	cmp	r3, #0
 8002784:	d116      	bne.n	80027b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002786:	4b43      	ldr	r3, [pc, #268]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d005      	beq.n	800279e <HAL_RCC_OscConfig+0x176>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	691b      	ldr	r3, [r3, #16]
 8002796:	2b01      	cmp	r3, #1
 8002798:	d001      	beq.n	800279e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e1c0      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800279e:	4b3d      	ldr	r3, [pc, #244]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	695b      	ldr	r3, [r3, #20]
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	4939      	ldr	r1, [pc, #228]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80027ae:	4313      	orrs	r3, r2
 80027b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027b2:	e03a      	b.n	800282a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	691b      	ldr	r3, [r3, #16]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d020      	beq.n	80027fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027bc:	4b36      	ldr	r3, [pc, #216]	; (8002898 <HAL_RCC_OscConfig+0x270>)
 80027be:	2201      	movs	r2, #1
 80027c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c2:	f7fd ff27 	bl	8000614 <HAL_GetTick>
 80027c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027c8:	e008      	b.n	80027dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027ca:	f7fd ff23 	bl	8000614 <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e1a1      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027dc:	4b2d      	ldr	r3, [pc, #180]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0302 	and.w	r3, r3, #2
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d0f0      	beq.n	80027ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027e8:	4b2a      	ldr	r3, [pc, #168]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	695b      	ldr	r3, [r3, #20]
 80027f4:	00db      	lsls	r3, r3, #3
 80027f6:	4927      	ldr	r1, [pc, #156]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 80027f8:	4313      	orrs	r3, r2
 80027fa:	600b      	str	r3, [r1, #0]
 80027fc:	e015      	b.n	800282a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027fe:	4b26      	ldr	r3, [pc, #152]	; (8002898 <HAL_RCC_OscConfig+0x270>)
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002804:	f7fd ff06 	bl	8000614 <HAL_GetTick>
 8002808:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800280a:	e008      	b.n	800281e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800280c:	f7fd ff02 	bl	8000614 <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	2b02      	cmp	r3, #2
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e180      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800281e:	4b1d      	ldr	r3, [pc, #116]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1f0      	bne.n	800280c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0308 	and.w	r3, r3, #8
 8002832:	2b00      	cmp	r3, #0
 8002834:	d03a      	beq.n	80028ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d019      	beq.n	8002872 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800283e:	4b17      	ldr	r3, [pc, #92]	; (800289c <HAL_RCC_OscConfig+0x274>)
 8002840:	2201      	movs	r2, #1
 8002842:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002844:	f7fd fee6 	bl	8000614 <HAL_GetTick>
 8002848:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800284a:	e008      	b.n	800285e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800284c:	f7fd fee2 	bl	8000614 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b02      	cmp	r3, #2
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e160      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800285e:	4b0d      	ldr	r3, [pc, #52]	; (8002894 <HAL_RCC_OscConfig+0x26c>)
 8002860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b00      	cmp	r3, #0
 8002868:	d0f0      	beq.n	800284c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800286a:	2001      	movs	r0, #1
 800286c:	f000 fa9c 	bl	8002da8 <RCC_Delay>
 8002870:	e01c      	b.n	80028ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002872:	4b0a      	ldr	r3, [pc, #40]	; (800289c <HAL_RCC_OscConfig+0x274>)
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002878:	f7fd fecc 	bl	8000614 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800287e:	e00f      	b.n	80028a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002880:	f7fd fec8 	bl	8000614 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d908      	bls.n	80028a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e146      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>
 8002892:	bf00      	nop
 8002894:	40021000 	.word	0x40021000
 8002898:	42420000 	.word	0x42420000
 800289c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028a0:	4b92      	ldr	r3, [pc, #584]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 80028a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a4:	f003 0302 	and.w	r3, r3, #2
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d1e9      	bne.n	8002880 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0304 	and.w	r3, r3, #4
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	f000 80a6 	beq.w	8002a06 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028ba:	2300      	movs	r3, #0
 80028bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028be:	4b8b      	ldr	r3, [pc, #556]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 80028c0:	69db      	ldr	r3, [r3, #28]
 80028c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d10d      	bne.n	80028e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028ca:	4b88      	ldr	r3, [pc, #544]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	4a87      	ldr	r2, [pc, #540]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 80028d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028d4:	61d3      	str	r3, [r2, #28]
 80028d6:	4b85      	ldr	r3, [pc, #532]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 80028d8:	69db      	ldr	r3, [r3, #28]
 80028da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028de:	60bb      	str	r3, [r7, #8]
 80028e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028e2:	2301      	movs	r3, #1
 80028e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028e6:	4b82      	ldr	r3, [pc, #520]	; (8002af0 <HAL_RCC_OscConfig+0x4c8>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d118      	bne.n	8002924 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028f2:	4b7f      	ldr	r3, [pc, #508]	; (8002af0 <HAL_RCC_OscConfig+0x4c8>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a7e      	ldr	r2, [pc, #504]	; (8002af0 <HAL_RCC_OscConfig+0x4c8>)
 80028f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028fe:	f7fd fe89 	bl	8000614 <HAL_GetTick>
 8002902:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002904:	e008      	b.n	8002918 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002906:	f7fd fe85 	bl	8000614 <HAL_GetTick>
 800290a:	4602      	mov	r2, r0
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	2b64      	cmp	r3, #100	; 0x64
 8002912:	d901      	bls.n	8002918 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e103      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002918:	4b75      	ldr	r3, [pc, #468]	; (8002af0 <HAL_RCC_OscConfig+0x4c8>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002920:	2b00      	cmp	r3, #0
 8002922:	d0f0      	beq.n	8002906 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	2b01      	cmp	r3, #1
 800292a:	d106      	bne.n	800293a <HAL_RCC_OscConfig+0x312>
 800292c:	4b6f      	ldr	r3, [pc, #444]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 800292e:	6a1b      	ldr	r3, [r3, #32]
 8002930:	4a6e      	ldr	r2, [pc, #440]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002932:	f043 0301 	orr.w	r3, r3, #1
 8002936:	6213      	str	r3, [r2, #32]
 8002938:	e02d      	b.n	8002996 <HAL_RCC_OscConfig+0x36e>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d10c      	bne.n	800295c <HAL_RCC_OscConfig+0x334>
 8002942:	4b6a      	ldr	r3, [pc, #424]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002944:	6a1b      	ldr	r3, [r3, #32]
 8002946:	4a69      	ldr	r2, [pc, #420]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002948:	f023 0301 	bic.w	r3, r3, #1
 800294c:	6213      	str	r3, [r2, #32]
 800294e:	4b67      	ldr	r3, [pc, #412]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002950:	6a1b      	ldr	r3, [r3, #32]
 8002952:	4a66      	ldr	r2, [pc, #408]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002954:	f023 0304 	bic.w	r3, r3, #4
 8002958:	6213      	str	r3, [r2, #32]
 800295a:	e01c      	b.n	8002996 <HAL_RCC_OscConfig+0x36e>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	2b05      	cmp	r3, #5
 8002962:	d10c      	bne.n	800297e <HAL_RCC_OscConfig+0x356>
 8002964:	4b61      	ldr	r3, [pc, #388]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002966:	6a1b      	ldr	r3, [r3, #32]
 8002968:	4a60      	ldr	r2, [pc, #384]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 800296a:	f043 0304 	orr.w	r3, r3, #4
 800296e:	6213      	str	r3, [r2, #32]
 8002970:	4b5e      	ldr	r3, [pc, #376]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002972:	6a1b      	ldr	r3, [r3, #32]
 8002974:	4a5d      	ldr	r2, [pc, #372]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002976:	f043 0301 	orr.w	r3, r3, #1
 800297a:	6213      	str	r3, [r2, #32]
 800297c:	e00b      	b.n	8002996 <HAL_RCC_OscConfig+0x36e>
 800297e:	4b5b      	ldr	r3, [pc, #364]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002980:	6a1b      	ldr	r3, [r3, #32]
 8002982:	4a5a      	ldr	r2, [pc, #360]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002984:	f023 0301 	bic.w	r3, r3, #1
 8002988:	6213      	str	r3, [r2, #32]
 800298a:	4b58      	ldr	r3, [pc, #352]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	4a57      	ldr	r2, [pc, #348]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002990:	f023 0304 	bic.w	r3, r3, #4
 8002994:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d015      	beq.n	80029ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800299e:	f7fd fe39 	bl	8000614 <HAL_GetTick>
 80029a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029a4:	e00a      	b.n	80029bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029a6:	f7fd fe35 	bl	8000614 <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e0b1      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029bc:	4b4b      	ldr	r3, [pc, #300]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 80029be:	6a1b      	ldr	r3, [r3, #32]
 80029c0:	f003 0302 	and.w	r3, r3, #2
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0ee      	beq.n	80029a6 <HAL_RCC_OscConfig+0x37e>
 80029c8:	e014      	b.n	80029f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029ca:	f7fd fe23 	bl	8000614 <HAL_GetTick>
 80029ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029d0:	e00a      	b.n	80029e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029d2:	f7fd fe1f 	bl	8000614 <HAL_GetTick>
 80029d6:	4602      	mov	r2, r0
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d901      	bls.n	80029e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e09b      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029e8:	4b40      	ldr	r3, [pc, #256]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 80029ea:	6a1b      	ldr	r3, [r3, #32]
 80029ec:	f003 0302 	and.w	r3, r3, #2
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d1ee      	bne.n	80029d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80029f4:	7dfb      	ldrb	r3, [r7, #23]
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d105      	bne.n	8002a06 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029fa:	4b3c      	ldr	r3, [pc, #240]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 80029fc:	69db      	ldr	r3, [r3, #28]
 80029fe:	4a3b      	ldr	r2, [pc, #236]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002a00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a04:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	69db      	ldr	r3, [r3, #28]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	f000 8087 	beq.w	8002b1e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a10:	4b36      	ldr	r3, [pc, #216]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f003 030c 	and.w	r3, r3, #12
 8002a18:	2b08      	cmp	r3, #8
 8002a1a:	d061      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	69db      	ldr	r3, [r3, #28]
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d146      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a24:	4b33      	ldr	r3, [pc, #204]	; (8002af4 <HAL_RCC_OscConfig+0x4cc>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a2a:	f7fd fdf3 	bl	8000614 <HAL_GetTick>
 8002a2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a30:	e008      	b.n	8002a44 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a32:	f7fd fdef 	bl	8000614 <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d901      	bls.n	8002a44 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	e06d      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a44:	4b29      	ldr	r3, [pc, #164]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d1f0      	bne.n	8002a32 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6a1b      	ldr	r3, [r3, #32]
 8002a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a58:	d108      	bne.n	8002a6c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a5a:	4b24      	ldr	r3, [pc, #144]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	4921      	ldr	r1, [pc, #132]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a6c:	4b1f      	ldr	r3, [pc, #124]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a19      	ldr	r1, [r3, #32]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a7c:	430b      	orrs	r3, r1
 8002a7e:	491b      	ldr	r1, [pc, #108]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a84:	4b1b      	ldr	r3, [pc, #108]	; (8002af4 <HAL_RCC_OscConfig+0x4cc>)
 8002a86:	2201      	movs	r2, #1
 8002a88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a8a:	f7fd fdc3 	bl	8000614 <HAL_GetTick>
 8002a8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a90:	e008      	b.n	8002aa4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a92:	f7fd fdbf 	bl	8000614 <HAL_GetTick>
 8002a96:	4602      	mov	r2, r0
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d901      	bls.n	8002aa4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002aa0:	2303      	movs	r3, #3
 8002aa2:	e03d      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002aa4:	4b11      	ldr	r3, [pc, #68]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d0f0      	beq.n	8002a92 <HAL_RCC_OscConfig+0x46a>
 8002ab0:	e035      	b.n	8002b1e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ab2:	4b10      	ldr	r3, [pc, #64]	; (8002af4 <HAL_RCC_OscConfig+0x4cc>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab8:	f7fd fdac 	bl	8000614 <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002abe:	e008      	b.n	8002ad2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ac0:	f7fd fda8 	bl	8000614 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e026      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ad2:	4b06      	ldr	r3, [pc, #24]	; (8002aec <HAL_RCC_OscConfig+0x4c4>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1f0      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x498>
 8002ade:	e01e      	b.n	8002b1e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	69db      	ldr	r3, [r3, #28]
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d107      	bne.n	8002af8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e019      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>
 8002aec:	40021000 	.word	0x40021000
 8002af0:	40007000 	.word	0x40007000
 8002af4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002af8:	4b0b      	ldr	r3, [pc, #44]	; (8002b28 <HAL_RCC_OscConfig+0x500>)
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a1b      	ldr	r3, [r3, #32]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d106      	bne.n	8002b1a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d001      	beq.n	8002b1e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e000      	b.n	8002b20 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3718      	adds	r7, #24
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	40021000 	.word	0x40021000

08002b2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d101      	bne.n	8002b40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e0d0      	b.n	8002ce2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b40:	4b6a      	ldr	r3, [pc, #424]	; (8002cec <HAL_RCC_ClockConfig+0x1c0>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0307 	and.w	r3, r3, #7
 8002b48:	683a      	ldr	r2, [r7, #0]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d910      	bls.n	8002b70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b4e:	4b67      	ldr	r3, [pc, #412]	; (8002cec <HAL_RCC_ClockConfig+0x1c0>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f023 0207 	bic.w	r2, r3, #7
 8002b56:	4965      	ldr	r1, [pc, #404]	; (8002cec <HAL_RCC_ClockConfig+0x1c0>)
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b5e:	4b63      	ldr	r3, [pc, #396]	; (8002cec <HAL_RCC_ClockConfig+0x1c0>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0307 	and.w	r3, r3, #7
 8002b66:	683a      	ldr	r2, [r7, #0]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d001      	beq.n	8002b70 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e0b8      	b.n	8002ce2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d020      	beq.n	8002bbe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0304 	and.w	r3, r3, #4
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d005      	beq.n	8002b94 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b88:	4b59      	ldr	r3, [pc, #356]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	4a58      	ldr	r2, [pc, #352]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b8e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b92:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0308 	and.w	r3, r3, #8
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d005      	beq.n	8002bac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ba0:	4b53      	ldr	r3, [pc, #332]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	4a52      	ldr	r2, [pc, #328]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002baa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bac:	4b50      	ldr	r3, [pc, #320]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	494d      	ldr	r1, [pc, #308]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d040      	beq.n	8002c4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d107      	bne.n	8002be2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bd2:	4b47      	ldr	r3, [pc, #284]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d115      	bne.n	8002c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e07f      	b.n	8002ce2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d107      	bne.n	8002bfa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bea:	4b41      	ldr	r3, [pc, #260]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d109      	bne.n	8002c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e073      	b.n	8002ce2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bfa:	4b3d      	ldr	r3, [pc, #244]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e06b      	b.n	8002ce2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c0a:	4b39      	ldr	r3, [pc, #228]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f023 0203 	bic.w	r2, r3, #3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	4936      	ldr	r1, [pc, #216]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c1c:	f7fd fcfa 	bl	8000614 <HAL_GetTick>
 8002c20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c22:	e00a      	b.n	8002c3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c24:	f7fd fcf6 	bl	8000614 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e053      	b.n	8002ce2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c3a:	4b2d      	ldr	r3, [pc, #180]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f003 020c 	and.w	r2, r3, #12
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d1eb      	bne.n	8002c24 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c4c:	4b27      	ldr	r3, [pc, #156]	; (8002cec <HAL_RCC_ClockConfig+0x1c0>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0307 	and.w	r3, r3, #7
 8002c54:	683a      	ldr	r2, [r7, #0]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d210      	bcs.n	8002c7c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c5a:	4b24      	ldr	r3, [pc, #144]	; (8002cec <HAL_RCC_ClockConfig+0x1c0>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f023 0207 	bic.w	r2, r3, #7
 8002c62:	4922      	ldr	r1, [pc, #136]	; (8002cec <HAL_RCC_ClockConfig+0x1c0>)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	4313      	orrs	r3, r2
 8002c68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c6a:	4b20      	ldr	r3, [pc, #128]	; (8002cec <HAL_RCC_ClockConfig+0x1c0>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0307 	and.w	r3, r3, #7
 8002c72:	683a      	ldr	r2, [r7, #0]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d001      	beq.n	8002c7c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e032      	b.n	8002ce2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 0304 	and.w	r3, r3, #4
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d008      	beq.n	8002c9a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c88:	4b19      	ldr	r3, [pc, #100]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	4916      	ldr	r1, [pc, #88]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0308 	and.w	r3, r3, #8
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d009      	beq.n	8002cba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ca6:	4b12      	ldr	r3, [pc, #72]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	691b      	ldr	r3, [r3, #16]
 8002cb2:	00db      	lsls	r3, r3, #3
 8002cb4:	490e      	ldr	r1, [pc, #56]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cba:	f000 f821 	bl	8002d00 <HAL_RCC_GetSysClockFreq>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	4b0b      	ldr	r3, [pc, #44]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	091b      	lsrs	r3, r3, #4
 8002cc6:	f003 030f 	and.w	r3, r3, #15
 8002cca:	490a      	ldr	r1, [pc, #40]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ccc:	5ccb      	ldrb	r3, [r1, r3]
 8002cce:	fa22 f303 	lsr.w	r3, r2, r3
 8002cd2:	4a09      	ldr	r2, [pc, #36]	; (8002cf8 <HAL_RCC_ClockConfig+0x1cc>)
 8002cd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002cd6:	4b09      	ldr	r3, [pc, #36]	; (8002cfc <HAL_RCC_ClockConfig+0x1d0>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f7fd fc58 	bl	8000590 <HAL_InitTick>

  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3710      	adds	r7, #16
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	40022000 	.word	0x40022000
 8002cf0:	40021000 	.word	0x40021000
 8002cf4:	0800808c 	.word	0x0800808c
 8002cf8:	20000000 	.word	0x20000000
 8002cfc:	20000004 	.word	0x20000004

08002d00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b087      	sub	sp, #28
 8002d04:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d06:	2300      	movs	r3, #0
 8002d08:	60fb      	str	r3, [r7, #12]
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	60bb      	str	r3, [r7, #8]
 8002d0e:	2300      	movs	r3, #0
 8002d10:	617b      	str	r3, [r7, #20]
 8002d12:	2300      	movs	r3, #0
 8002d14:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d16:	2300      	movs	r3, #0
 8002d18:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d1a:	4b1e      	ldr	r3, [pc, #120]	; (8002d94 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f003 030c 	and.w	r3, r3, #12
 8002d26:	2b04      	cmp	r3, #4
 8002d28:	d002      	beq.n	8002d30 <HAL_RCC_GetSysClockFreq+0x30>
 8002d2a:	2b08      	cmp	r3, #8
 8002d2c:	d003      	beq.n	8002d36 <HAL_RCC_GetSysClockFreq+0x36>
 8002d2e:	e027      	b.n	8002d80 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d30:	4b19      	ldr	r3, [pc, #100]	; (8002d98 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d32:	613b      	str	r3, [r7, #16]
      break;
 8002d34:	e027      	b.n	8002d86 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	0c9b      	lsrs	r3, r3, #18
 8002d3a:	f003 030f 	and.w	r3, r3, #15
 8002d3e:	4a17      	ldr	r2, [pc, #92]	; (8002d9c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d40:	5cd3      	ldrb	r3, [r2, r3]
 8002d42:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d010      	beq.n	8002d70 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d4e:	4b11      	ldr	r3, [pc, #68]	; (8002d94 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	0c5b      	lsrs	r3, r3, #17
 8002d54:	f003 0301 	and.w	r3, r3, #1
 8002d58:	4a11      	ldr	r2, [pc, #68]	; (8002da0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002d5a:	5cd3      	ldrb	r3, [r2, r3]
 8002d5c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4a0d      	ldr	r2, [pc, #52]	; (8002d98 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d62:	fb03 f202 	mul.w	r2, r3, r2
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d6c:	617b      	str	r3, [r7, #20]
 8002d6e:	e004      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	4a0c      	ldr	r2, [pc, #48]	; (8002da4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002d74:	fb02 f303 	mul.w	r3, r2, r3
 8002d78:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	613b      	str	r3, [r7, #16]
      break;
 8002d7e:	e002      	b.n	8002d86 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d80:	4b05      	ldr	r3, [pc, #20]	; (8002d98 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d82:	613b      	str	r3, [r7, #16]
      break;
 8002d84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d86:	693b      	ldr	r3, [r7, #16]
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	371c      	adds	r7, #28
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bc80      	pop	{r7}
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	40021000 	.word	0x40021000
 8002d98:	007a1200 	.word	0x007a1200
 8002d9c:	0800809c 	.word	0x0800809c
 8002da0:	080080ac 	.word	0x080080ac
 8002da4:	003d0900 	.word	0x003d0900

08002da8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002db0:	4b0a      	ldr	r3, [pc, #40]	; (8002ddc <RCC_Delay+0x34>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a0a      	ldr	r2, [pc, #40]	; (8002de0 <RCC_Delay+0x38>)
 8002db6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dba:	0a5b      	lsrs	r3, r3, #9
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	fb02 f303 	mul.w	r3, r2, r3
 8002dc2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002dc4:	bf00      	nop
  }
  while (Delay --);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	1e5a      	subs	r2, r3, #1
 8002dca:	60fa      	str	r2, [r7, #12]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d1f9      	bne.n	8002dc4 <RCC_Delay+0x1c>
}
 8002dd0:	bf00      	nop
 8002dd2:	bf00      	nop
 8002dd4:	3714      	adds	r7, #20
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bc80      	pop	{r7}
 8002dda:	4770      	bx	lr
 8002ddc:	20000000 	.word	0x20000000
 8002de0:	10624dd3 	.word	0x10624dd3

08002de4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b086      	sub	sp, #24
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002dec:	2300      	movs	r3, #0
 8002dee:	613b      	str	r3, [r7, #16]
 8002df0:	2300      	movs	r3, #0
 8002df2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0301 	and.w	r3, r3, #1
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d07d      	beq.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002e00:	2300      	movs	r3, #0
 8002e02:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e04:	4b4f      	ldr	r3, [pc, #316]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e06:	69db      	ldr	r3, [r3, #28]
 8002e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d10d      	bne.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e10:	4b4c      	ldr	r3, [pc, #304]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e12:	69db      	ldr	r3, [r3, #28]
 8002e14:	4a4b      	ldr	r2, [pc, #300]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e1a:	61d3      	str	r3, [r2, #28]
 8002e1c:	4b49      	ldr	r3, [pc, #292]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e1e:	69db      	ldr	r3, [r3, #28]
 8002e20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e24:	60bb      	str	r3, [r7, #8]
 8002e26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e2c:	4b46      	ldr	r3, [pc, #280]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d118      	bne.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e38:	4b43      	ldr	r3, [pc, #268]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a42      	ldr	r2, [pc, #264]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e44:	f7fd fbe6 	bl	8000614 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e4a:	e008      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e4c:	f7fd fbe2 	bl	8000614 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b64      	cmp	r3, #100	; 0x64
 8002e58:	d901      	bls.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e06d      	b.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e5e:	4b3a      	ldr	r3, [pc, #232]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d0f0      	beq.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e6a:	4b36      	ldr	r3, [pc, #216]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e6c:	6a1b      	ldr	r3, [r3, #32]
 8002e6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e72:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d02e      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e82:	68fa      	ldr	r2, [r7, #12]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d027      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e88:	4b2e      	ldr	r3, [pc, #184]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e8a:	6a1b      	ldr	r3, [r3, #32]
 8002e8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e90:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e92:	4b2e      	ldr	r3, [pc, #184]	; (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e94:	2201      	movs	r2, #1
 8002e96:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e98:	4b2c      	ldr	r3, [pc, #176]	; (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e9e:	4a29      	ldr	r2, [pc, #164]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d014      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eae:	f7fd fbb1 	bl	8000614 <HAL_GetTick>
 8002eb2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eb4:	e00a      	b.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eb6:	f7fd fbad 	bl	8000614 <HAL_GetTick>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	1ad3      	subs	r3, r2, r3
 8002ec0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d901      	bls.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e036      	b.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ecc:	4b1d      	ldr	r3, [pc, #116]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ece:	6a1b      	ldr	r3, [r3, #32]
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d0ee      	beq.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ed8:	4b1a      	ldr	r3, [pc, #104]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eda:	6a1b      	ldr	r3, [r3, #32]
 8002edc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	4917      	ldr	r1, [pc, #92]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002eea:	7dfb      	ldrb	r3, [r7, #23]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d105      	bne.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ef0:	4b14      	ldr	r3, [pc, #80]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ef2:	69db      	ldr	r3, [r3, #28]
 8002ef4:	4a13      	ldr	r2, [pc, #76]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ef6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002efa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0302 	and.w	r3, r3, #2
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d008      	beq.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f08:	4b0e      	ldr	r3, [pc, #56]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	490b      	ldr	r1, [pc, #44]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f16:	4313      	orrs	r3, r2
 8002f18:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0310 	and.w	r3, r3, #16
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d008      	beq.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f26:	4b07      	ldr	r3, [pc, #28]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	4904      	ldr	r1, [pc, #16]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3718      	adds	r7, #24
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	40021000 	.word	0x40021000
 8002f48:	40007000 	.word	0x40007000
 8002f4c:	42420440 	.word	0x42420440

08002f50 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d109      	bne.n	8002f78 <HAL_TIM_OC_Start_IT+0x28>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	bf14      	ite	ne
 8002f70:	2301      	movne	r3, #1
 8002f72:	2300      	moveq	r3, #0
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	e022      	b.n	8002fbe <HAL_TIM_OC_Start_IT+0x6e>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	2b04      	cmp	r3, #4
 8002f7c:	d109      	bne.n	8002f92 <HAL_TIM_OC_Start_IT+0x42>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	bf14      	ite	ne
 8002f8a:	2301      	movne	r3, #1
 8002f8c:	2300      	moveq	r3, #0
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	e015      	b.n	8002fbe <HAL_TIM_OC_Start_IT+0x6e>
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	2b08      	cmp	r3, #8
 8002f96:	d109      	bne.n	8002fac <HAL_TIM_OC_Start_IT+0x5c>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	bf14      	ite	ne
 8002fa4:	2301      	movne	r3, #1
 8002fa6:	2300      	moveq	r3, #0
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	e008      	b.n	8002fbe <HAL_TIM_OC_Start_IT+0x6e>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	bf14      	ite	ne
 8002fb8:	2301      	movne	r3, #1
 8002fba:	2300      	moveq	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e0a9      	b.n	800311a <HAL_TIM_OC_Start_IT+0x1ca>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d104      	bne.n	8002fd6 <HAL_TIM_OC_Start_IT+0x86>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2202      	movs	r2, #2
 8002fd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fd4:	e013      	b.n	8002ffe <HAL_TIM_OC_Start_IT+0xae>
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	2b04      	cmp	r3, #4
 8002fda:	d104      	bne.n	8002fe6 <HAL_TIM_OC_Start_IT+0x96>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2202      	movs	r2, #2
 8002fe0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fe4:	e00b      	b.n	8002ffe <HAL_TIM_OC_Start_IT+0xae>
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	2b08      	cmp	r3, #8
 8002fea:	d104      	bne.n	8002ff6 <HAL_TIM_OC_Start_IT+0xa6>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2202      	movs	r2, #2
 8002ff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ff4:	e003      	b.n	8002ffe <HAL_TIM_OC_Start_IT+0xae>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2202      	movs	r2, #2
 8002ffa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	2b0c      	cmp	r3, #12
 8003002:	d841      	bhi.n	8003088 <HAL_TIM_OC_Start_IT+0x138>
 8003004:	a201      	add	r2, pc, #4	; (adr r2, 800300c <HAL_TIM_OC_Start_IT+0xbc>)
 8003006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800300a:	bf00      	nop
 800300c:	08003041 	.word	0x08003041
 8003010:	08003089 	.word	0x08003089
 8003014:	08003089 	.word	0x08003089
 8003018:	08003089 	.word	0x08003089
 800301c:	08003053 	.word	0x08003053
 8003020:	08003089 	.word	0x08003089
 8003024:	08003089 	.word	0x08003089
 8003028:	08003089 	.word	0x08003089
 800302c:	08003065 	.word	0x08003065
 8003030:	08003089 	.word	0x08003089
 8003034:	08003089 	.word	0x08003089
 8003038:	08003089 	.word	0x08003089
 800303c:	08003077 	.word	0x08003077
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68da      	ldr	r2, [r3, #12]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f042 0202 	orr.w	r2, r2, #2
 800304e:	60da      	str	r2, [r3, #12]
      break;
 8003050:	e01d      	b.n	800308e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	68da      	ldr	r2, [r3, #12]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f042 0204 	orr.w	r2, r2, #4
 8003060:	60da      	str	r2, [r3, #12]
      break;
 8003062:	e014      	b.n	800308e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68da      	ldr	r2, [r3, #12]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f042 0208 	orr.w	r2, r2, #8
 8003072:	60da      	str	r2, [r3, #12]
      break;
 8003074:	e00b      	b.n	800308e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	68da      	ldr	r2, [r3, #12]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f042 0210 	orr.w	r2, r2, #16
 8003084:	60da      	str	r2, [r3, #12]
      break;
 8003086:	e002      	b.n	800308e <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	73fb      	strb	r3, [r7, #15]
      break;
 800308c:	bf00      	nop
  }

  if (status == HAL_OK)
 800308e:	7bfb      	ldrb	r3, [r7, #15]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d141      	bne.n	8003118 <HAL_TIM_OC_Start_IT+0x1c8>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	2201      	movs	r2, #1
 800309a:	6839      	ldr	r1, [r7, #0]
 800309c:	4618      	mov	r0, r3
 800309e:	f000 fb43 	bl	8003728 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a1f      	ldr	r2, [pc, #124]	; (8003124 <HAL_TIM_OC_Start_IT+0x1d4>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d107      	bne.n	80030bc <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030ba:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a18      	ldr	r2, [pc, #96]	; (8003124 <HAL_TIM_OC_Start_IT+0x1d4>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d00e      	beq.n	80030e4 <HAL_TIM_OC_Start_IT+0x194>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030ce:	d009      	beq.n	80030e4 <HAL_TIM_OC_Start_IT+0x194>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a14      	ldr	r2, [pc, #80]	; (8003128 <HAL_TIM_OC_Start_IT+0x1d8>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d004      	beq.n	80030e4 <HAL_TIM_OC_Start_IT+0x194>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a13      	ldr	r2, [pc, #76]	; (800312c <HAL_TIM_OC_Start_IT+0x1dc>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d111      	bne.n	8003108 <HAL_TIM_OC_Start_IT+0x1b8>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f003 0307 	and.w	r3, r3, #7
 80030ee:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	2b06      	cmp	r3, #6
 80030f4:	d010      	beq.n	8003118 <HAL_TIM_OC_Start_IT+0x1c8>
      {
        __HAL_TIM_ENABLE(htim);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f042 0201 	orr.w	r2, r2, #1
 8003104:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003106:	e007      	b.n	8003118 <HAL_TIM_OC_Start_IT+0x1c8>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f042 0201 	orr.w	r2, r2, #1
 8003116:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003118:	7bfb      	ldrb	r3, [r7, #15]
}
 800311a:	4618      	mov	r0, r3
 800311c:	3710      	adds	r7, #16
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	40012c00 	.word	0x40012c00
 8003128:	40000400 	.word	0x40000400
 800312c:	40000800 	.word	0x40000800

08003130 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e041      	b.n	80031c6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003148:	b2db      	uxtb	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d106      	bne.n	800315c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7fd f98c 	bl	8000474 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2202      	movs	r2, #2
 8003160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	3304      	adds	r3, #4
 800316c:	4619      	mov	r1, r3
 800316e:	4610      	mov	r0, r2
 8003170:	f000 f8f0 	bl	8003354 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031c4:	2300      	movs	r3, #0
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3708      	adds	r7, #8
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
	...

080031d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b086      	sub	sp, #24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031dc:	2300      	movs	r3, #0
 80031de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d101      	bne.n	80031ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80031ea:	2302      	movs	r3, #2
 80031ec:	e0ae      	b.n	800334c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2201      	movs	r2, #1
 80031f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2b0c      	cmp	r3, #12
 80031fa:	f200 809f 	bhi.w	800333c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80031fe:	a201      	add	r2, pc, #4	; (adr r2, 8003204 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003204:	08003239 	.word	0x08003239
 8003208:	0800333d 	.word	0x0800333d
 800320c:	0800333d 	.word	0x0800333d
 8003210:	0800333d 	.word	0x0800333d
 8003214:	08003279 	.word	0x08003279
 8003218:	0800333d 	.word	0x0800333d
 800321c:	0800333d 	.word	0x0800333d
 8003220:	0800333d 	.word	0x0800333d
 8003224:	080032bb 	.word	0x080032bb
 8003228:	0800333d 	.word	0x0800333d
 800322c:	0800333d 	.word	0x0800333d
 8003230:	0800333d 	.word	0x0800333d
 8003234:	080032fb 	.word	0x080032fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	68b9      	ldr	r1, [r7, #8]
 800323e:	4618      	mov	r0, r3
 8003240:	f000 f8ea 	bl	8003418 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	699a      	ldr	r2, [r3, #24]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f042 0208 	orr.w	r2, r2, #8
 8003252:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	699a      	ldr	r2, [r3, #24]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0204 	bic.w	r2, r2, #4
 8003262:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	6999      	ldr	r1, [r3, #24]
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	691a      	ldr	r2, [r3, #16]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	430a      	orrs	r2, r1
 8003274:	619a      	str	r2, [r3, #24]
      break;
 8003276:	e064      	b.n	8003342 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68b9      	ldr	r1, [r7, #8]
 800327e:	4618      	mov	r0, r3
 8003280:	f000 f930 	bl	80034e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	699a      	ldr	r2, [r3, #24]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003292:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	699a      	ldr	r2, [r3, #24]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	6999      	ldr	r1, [r3, #24]
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	021a      	lsls	r2, r3, #8
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	430a      	orrs	r2, r1
 80032b6:	619a      	str	r2, [r3, #24]
      break;
 80032b8:	e043      	b.n	8003342 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	68b9      	ldr	r1, [r7, #8]
 80032c0:	4618      	mov	r0, r3
 80032c2:	f000 f979 	bl	80035b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	69da      	ldr	r2, [r3, #28]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f042 0208 	orr.w	r2, r2, #8
 80032d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	69da      	ldr	r2, [r3, #28]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 0204 	bic.w	r2, r2, #4
 80032e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	69d9      	ldr	r1, [r3, #28]
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	691a      	ldr	r2, [r3, #16]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	430a      	orrs	r2, r1
 80032f6:	61da      	str	r2, [r3, #28]
      break;
 80032f8:	e023      	b.n	8003342 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68b9      	ldr	r1, [r7, #8]
 8003300:	4618      	mov	r0, r3
 8003302:	f000 f9c3 	bl	800368c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	69da      	ldr	r2, [r3, #28]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003314:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	69da      	ldr	r2, [r3, #28]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003324:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	69d9      	ldr	r1, [r3, #28]
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	691b      	ldr	r3, [r3, #16]
 8003330:	021a      	lsls	r2, r3, #8
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	430a      	orrs	r2, r1
 8003338:	61da      	str	r2, [r3, #28]
      break;
 800333a:	e002      	b.n	8003342 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	75fb      	strb	r3, [r7, #23]
      break;
 8003340:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800334a:	7dfb      	ldrb	r3, [r7, #23]
}
 800334c:	4618      	mov	r0, r3
 800334e:	3718      	adds	r7, #24
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003354:	b480      	push	{r7}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	4a29      	ldr	r2, [pc, #164]	; (800340c <TIM_Base_SetConfig+0xb8>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d00b      	beq.n	8003384 <TIM_Base_SetConfig+0x30>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003372:	d007      	beq.n	8003384 <TIM_Base_SetConfig+0x30>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a26      	ldr	r2, [pc, #152]	; (8003410 <TIM_Base_SetConfig+0xbc>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d003      	beq.n	8003384 <TIM_Base_SetConfig+0x30>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	4a25      	ldr	r2, [pc, #148]	; (8003414 <TIM_Base_SetConfig+0xc0>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d108      	bne.n	8003396 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800338a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	68fa      	ldr	r2, [r7, #12]
 8003392:	4313      	orrs	r3, r2
 8003394:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a1c      	ldr	r2, [pc, #112]	; (800340c <TIM_Base_SetConfig+0xb8>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d00b      	beq.n	80033b6 <TIM_Base_SetConfig+0x62>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033a4:	d007      	beq.n	80033b6 <TIM_Base_SetConfig+0x62>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a19      	ldr	r2, [pc, #100]	; (8003410 <TIM_Base_SetConfig+0xbc>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d003      	beq.n	80033b6 <TIM_Base_SetConfig+0x62>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a18      	ldr	r2, [pc, #96]	; (8003414 <TIM_Base_SetConfig+0xc0>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d108      	bne.n	80033c8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	68fa      	ldr	r2, [r7, #12]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	695b      	ldr	r3, [r3, #20]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	68fa      	ldr	r2, [r7, #12]
 80033da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a07      	ldr	r2, [pc, #28]	; (800340c <TIM_Base_SetConfig+0xb8>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d103      	bne.n	80033fc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	691a      	ldr	r2, [r3, #16]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2201      	movs	r2, #1
 8003400:	615a      	str	r2, [r3, #20]
}
 8003402:	bf00      	nop
 8003404:	3714      	adds	r7, #20
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr
 800340c:	40012c00 	.word	0x40012c00
 8003410:	40000400 	.word	0x40000400
 8003414:	40000800 	.word	0x40000800

08003418 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003418:	b480      	push	{r7}
 800341a:	b087      	sub	sp, #28
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a1b      	ldr	r3, [r3, #32]
 8003426:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a1b      	ldr	r3, [r3, #32]
 800342c:	f023 0201 	bic.w	r2, r3, #1
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	699b      	ldr	r3, [r3, #24]
 800343e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003446:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f023 0303 	bic.w	r3, r3, #3
 800344e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68fa      	ldr	r2, [r7, #12]
 8003456:	4313      	orrs	r3, r2
 8003458:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	f023 0302 	bic.w	r3, r3, #2
 8003460:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	4313      	orrs	r3, r2
 800346a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	4a1c      	ldr	r2, [pc, #112]	; (80034e0 <TIM_OC1_SetConfig+0xc8>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d10c      	bne.n	800348e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	f023 0308 	bic.w	r3, r3, #8
 800347a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	697a      	ldr	r2, [r7, #20]
 8003482:	4313      	orrs	r3, r2
 8003484:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	f023 0304 	bic.w	r3, r3, #4
 800348c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a13      	ldr	r2, [pc, #76]	; (80034e0 <TIM_OC1_SetConfig+0xc8>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d111      	bne.n	80034ba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800349c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80034a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	693a      	ldr	r2, [r7, #16]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	699b      	ldr	r3, [r3, #24]
 80034b4:	693a      	ldr	r2, [r7, #16]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	693a      	ldr	r2, [r7, #16]
 80034be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	68fa      	ldr	r2, [r7, #12]
 80034c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	685a      	ldr	r2, [r3, #4]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	697a      	ldr	r2, [r7, #20]
 80034d2:	621a      	str	r2, [r3, #32]
}
 80034d4:	bf00      	nop
 80034d6:	371c      	adds	r7, #28
 80034d8:	46bd      	mov	sp, r7
 80034da:	bc80      	pop	{r7}
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop
 80034e0:	40012c00 	.word	0x40012c00

080034e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b087      	sub	sp, #28
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a1b      	ldr	r3, [r3, #32]
 80034f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6a1b      	ldr	r3, [r3, #32]
 80034f8:	f023 0210 	bic.w	r2, r3, #16
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003512:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800351a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	021b      	lsls	r3, r3, #8
 8003522:	68fa      	ldr	r2, [r7, #12]
 8003524:	4313      	orrs	r3, r2
 8003526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	f023 0320 	bic.w	r3, r3, #32
 800352e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	011b      	lsls	r3, r3, #4
 8003536:	697a      	ldr	r2, [r7, #20]
 8003538:	4313      	orrs	r3, r2
 800353a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a1d      	ldr	r2, [pc, #116]	; (80035b4 <TIM_OC2_SetConfig+0xd0>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d10d      	bne.n	8003560 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800354a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	011b      	lsls	r3, r3, #4
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	4313      	orrs	r3, r2
 8003556:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800355e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	4a14      	ldr	r2, [pc, #80]	; (80035b4 <TIM_OC2_SetConfig+0xd0>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d113      	bne.n	8003590 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800356e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003576:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	693a      	ldr	r2, [r7, #16]
 8003580:	4313      	orrs	r3, r2
 8003582:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	699b      	ldr	r3, [r3, #24]
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	693a      	ldr	r2, [r7, #16]
 800358c:	4313      	orrs	r3, r2
 800358e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	693a      	ldr	r2, [r7, #16]
 8003594:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	68fa      	ldr	r2, [r7, #12]
 800359a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	685a      	ldr	r2, [r3, #4]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	621a      	str	r2, [r3, #32]
}
 80035aa:	bf00      	nop
 80035ac:	371c      	adds	r7, #28
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bc80      	pop	{r7}
 80035b2:	4770      	bx	lr
 80035b4:	40012c00 	.word	0x40012c00

080035b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b087      	sub	sp, #28
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
 80035c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a1b      	ldr	r3, [r3, #32]
 80035c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a1b      	ldr	r3, [r3, #32]
 80035cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	69db      	ldr	r3, [r3, #28]
 80035de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f023 0303 	bic.w	r3, r3, #3
 80035ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68fa      	ldr	r2, [r7, #12]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003600:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	021b      	lsls	r3, r3, #8
 8003608:	697a      	ldr	r2, [r7, #20]
 800360a:	4313      	orrs	r3, r2
 800360c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a1d      	ldr	r2, [pc, #116]	; (8003688 <TIM_OC3_SetConfig+0xd0>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d10d      	bne.n	8003632 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800361c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	021b      	lsls	r3, r3, #8
 8003624:	697a      	ldr	r2, [r7, #20]
 8003626:	4313      	orrs	r3, r2
 8003628:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003630:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a14      	ldr	r2, [pc, #80]	; (8003688 <TIM_OC3_SetConfig+0xd0>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d113      	bne.n	8003662 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003640:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003648:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	695b      	ldr	r3, [r3, #20]
 800364e:	011b      	lsls	r3, r3, #4
 8003650:	693a      	ldr	r2, [r7, #16]
 8003652:	4313      	orrs	r3, r2
 8003654:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	699b      	ldr	r3, [r3, #24]
 800365a:	011b      	lsls	r3, r3, #4
 800365c:	693a      	ldr	r2, [r7, #16]
 800365e:	4313      	orrs	r3, r2
 8003660:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	693a      	ldr	r2, [r7, #16]
 8003666:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685a      	ldr	r2, [r3, #4]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	621a      	str	r2, [r3, #32]
}
 800367c:	bf00      	nop
 800367e:	371c      	adds	r7, #28
 8003680:	46bd      	mov	sp, r7
 8003682:	bc80      	pop	{r7}
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop
 8003688:	40012c00 	.word	0x40012c00

0800368c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800368c:	b480      	push	{r7}
 800368e:	b087      	sub	sp, #28
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a1b      	ldr	r3, [r3, #32]
 800369a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6a1b      	ldr	r3, [r3, #32]
 80036a0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	69db      	ldr	r3, [r3, #28]
 80036b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	021b      	lsls	r3, r3, #8
 80036ca:	68fa      	ldr	r2, [r7, #12]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80036d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	031b      	lsls	r3, r3, #12
 80036de:	693a      	ldr	r2, [r7, #16]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	4a0f      	ldr	r2, [pc, #60]	; (8003724 <TIM_OC4_SetConfig+0x98>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d109      	bne.n	8003700 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80036f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	019b      	lsls	r3, r3, #6
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	697a      	ldr	r2, [r7, #20]
 8003704:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	68fa      	ldr	r2, [r7, #12]
 800370a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	685a      	ldr	r2, [r3, #4]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	693a      	ldr	r2, [r7, #16]
 8003718:	621a      	str	r2, [r3, #32]
}
 800371a:	bf00      	nop
 800371c:	371c      	adds	r7, #28
 800371e:	46bd      	mov	sp, r7
 8003720:	bc80      	pop	{r7}
 8003722:	4770      	bx	lr
 8003724:	40012c00 	.word	0x40012c00

08003728 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003728:	b480      	push	{r7}
 800372a:	b087      	sub	sp, #28
 800372c:	af00      	add	r7, sp, #0
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	60b9      	str	r1, [r7, #8]
 8003732:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	f003 031f 	and.w	r3, r3, #31
 800373a:	2201      	movs	r2, #1
 800373c:	fa02 f303 	lsl.w	r3, r2, r3
 8003740:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6a1a      	ldr	r2, [r3, #32]
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	43db      	mvns	r3, r3
 800374a:	401a      	ands	r2, r3
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6a1a      	ldr	r2, [r3, #32]
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	f003 031f 	and.w	r3, r3, #31
 800375a:	6879      	ldr	r1, [r7, #4]
 800375c:	fa01 f303 	lsl.w	r3, r1, r3
 8003760:	431a      	orrs	r2, r3
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	621a      	str	r2, [r3, #32]
}
 8003766:	bf00      	nop
 8003768:	371c      	adds	r7, #28
 800376a:	46bd      	mov	sp, r7
 800376c:	bc80      	pop	{r7}
 800376e:	4770      	bx	lr

08003770 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003770:	b480      	push	{r7}
 8003772:	b085      	sub	sp, #20
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003780:	2b01      	cmp	r3, #1
 8003782:	d101      	bne.n	8003788 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003784:	2302      	movs	r3, #2
 8003786:	e046      	b.n	8003816 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2201      	movs	r2, #1
 800378c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2202      	movs	r2, #2
 8003794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	68fa      	ldr	r2, [r7, #12]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a16      	ldr	r2, [pc, #88]	; (8003820 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d00e      	beq.n	80037ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037d4:	d009      	beq.n	80037ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a12      	ldr	r2, [pc, #72]	; (8003824 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d004      	beq.n	80037ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a10      	ldr	r2, [pc, #64]	; (8003828 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d10c      	bne.n	8003804 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	68ba      	ldr	r2, [r7, #8]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68ba      	ldr	r2, [r7, #8]
 8003802:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	3714      	adds	r7, #20
 800381a:	46bd      	mov	sp, r7
 800381c:	bc80      	pop	{r7}
 800381e:	4770      	bx	lr
 8003820:	40012c00 	.word	0x40012c00
 8003824:	40000400 	.word	0x40000400
 8003828:	40000800 	.word	0x40000800

0800382c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800382c:	b480      	push	{r7}
 800382e:	b085      	sub	sp, #20
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003836:	2300      	movs	r3, #0
 8003838:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003840:	2b01      	cmp	r3, #1
 8003842:	d101      	bne.n	8003848 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003844:	2302      	movs	r3, #2
 8003846:	e03d      	b.n	80038c4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	4313      	orrs	r3, r2
 800385c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	4313      	orrs	r3, r2
 800386a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	4313      	orrs	r3, r2
 8003878:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4313      	orrs	r3, r2
 8003886:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	691b      	ldr	r3, [r3, #16]
 8003892:	4313      	orrs	r3, r2
 8003894:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	695b      	ldr	r3, [r3, #20]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	69db      	ldr	r3, [r3, #28]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038c2:	2300      	movs	r3, #0
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3714      	adds	r7, #20
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bc80      	pop	{r7}
 80038cc:	4770      	bx	lr

080038ce <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80038ce:	b084      	sub	sp, #16
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	f107 0014 	add.w	r0, r7, #20
 80038dc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	370c      	adds	r7, #12
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bc80      	pop	{r7}
 80038ea:	b004      	add	sp, #16
 80038ec:	4770      	bx	lr

080038ee <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80038ee:	b480      	push	{r7}
 80038f0:	b085      	sub	sp, #20
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80038fe:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003902:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	b29a      	uxth	r2, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800390e:	2300      	movs	r3, #0
}
 8003910:	4618      	mov	r0, r3
 8003912:	3714      	adds	r7, #20
 8003914:	46bd      	mov	sp, r7
 8003916:	bc80      	pop	{r7}
 8003918:	4770      	bx	lr

0800391a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800391a:	b480      	push	{r7}
 800391c:	b085      	sub	sp, #20
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003922:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003926:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800392e:	b29a      	uxth	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	b29b      	uxth	r3, r3
 8003934:	43db      	mvns	r3, r3
 8003936:	b29b      	uxth	r3, r3
 8003938:	4013      	ands	r3, r2
 800393a:	b29a      	uxth	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003942:	2300      	movs	r3, #0
}
 8003944:	4618      	mov	r0, r3
 8003946:	3714      	adds	r7, #20
 8003948:	46bd      	mov	sp, r7
 800394a:	bc80      	pop	{r7}
 800394c:	4770      	bx	lr

0800394e <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800394e:	b480      	push	{r7}
 8003950:	b083      	sub	sp, #12
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
 8003956:	460b      	mov	r3, r1
 8003958:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800395a:	2300      	movs	r3, #0
}
 800395c:	4618      	mov	r0, r3
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	bc80      	pop	{r7}
 8003964:	4770      	bx	lr

08003966 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003966:	b084      	sub	sp, #16
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	f107 0014 	add.w	r0, r7, #20
 8003974:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	bc80      	pop	{r7}
 80039a2:	b004      	add	sp, #16
 80039a4:	4770      	bx	lr
	...

080039a8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b09d      	sub	sp, #116	; 0x74
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80039b2:	2300      	movs	r3, #0
 80039b4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	4413      	add	r3, r2
 80039c2:	881b      	ldrh	r3, [r3, #0]
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80039ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039ce:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	78db      	ldrb	r3, [r3, #3]
 80039d6:	2b03      	cmp	r3, #3
 80039d8:	d81f      	bhi.n	8003a1a <USB_ActivateEndpoint+0x72>
 80039da:	a201      	add	r2, pc, #4	; (adr r2, 80039e0 <USB_ActivateEndpoint+0x38>)
 80039dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039e0:	080039f1 	.word	0x080039f1
 80039e4:	08003a0d 	.word	0x08003a0d
 80039e8:	08003a23 	.word	0x08003a23
 80039ec:	080039ff 	.word	0x080039ff
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80039f0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80039f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039f8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80039fc:	e012      	b.n	8003a24 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80039fe:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003a02:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8003a06:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8003a0a:	e00b      	b.n	8003a24 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003a0c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003a10:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a14:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8003a18:	e004      	b.n	8003a24 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 8003a20:	e000      	b.n	8003a24 <USB_ActivateEndpoint+0x7c>
      break;
 8003a22:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	441a      	add	r2, r3
 8003a2e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003a32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003a36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003a3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	4413      	add	r3, r2
 8003a50:	881b      	ldrh	r3, [r3, #0]
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a5c:	b29a      	uxth	r2, r3
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	4313      	orrs	r3, r2
 8003a66:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	441a      	add	r2, r3
 8003a74:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8003a78:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003a7c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003a80:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	7b1b      	ldrb	r3, [r3, #12]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	f040 8178 	bne.w	8003d86 <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	785b      	ldrb	r3, [r3, #1]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	f000 8084 	beq.w	8003ba8 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	61bb      	str	r3, [r7, #24]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	461a      	mov	r2, r3
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	4413      	add	r3, r2
 8003ab2:	61bb      	str	r3, [r7, #24]
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	011a      	lsls	r2, r3, #4
 8003aba:	69bb      	ldr	r3, [r7, #24]
 8003abc:	4413      	add	r3, r2
 8003abe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003ac2:	617b      	str	r3, [r7, #20]
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	88db      	ldrh	r3, [r3, #6]
 8003ac8:	085b      	lsrs	r3, r3, #1
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	005b      	lsls	r3, r3, #1
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	4413      	add	r3, r2
 8003ade:	881b      	ldrh	r3, [r3, #0]
 8003ae0:	827b      	strh	r3, [r7, #18]
 8003ae2:	8a7b      	ldrh	r3, [r7, #18]
 8003ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d01b      	beq.n	8003b24 <USB_ActivateEndpoint+0x17c>
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	4413      	add	r3, r2
 8003af6:	881b      	ldrh	r3, [r3, #0]
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003afe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b02:	823b      	strh	r3, [r7, #16]
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	441a      	add	r2, r3
 8003b0e:	8a3b      	ldrh	r3, [r7, #16]
 8003b10:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003b14:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003b18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b1c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	78db      	ldrb	r3, [r3, #3]
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d020      	beq.n	8003b6e <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	781b      	ldrb	r3, [r3, #0]
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4413      	add	r3, r2
 8003b36:	881b      	ldrh	r3, [r3, #0]
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b3e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b42:	81bb      	strh	r3, [r7, #12]
 8003b44:	89bb      	ldrh	r3, [r7, #12]
 8003b46:	f083 0320 	eor.w	r3, r3, #32
 8003b4a:	81bb      	strh	r3, [r7, #12]
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	441a      	add	r2, r3
 8003b56:	89bb      	ldrh	r3, [r7, #12]
 8003b58:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003b5c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003b60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	8013      	strh	r3, [r2, #0]
 8003b6c:	e2d5      	b.n	800411a <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	4413      	add	r3, r2
 8003b78:	881b      	ldrh	r3, [r3, #0]
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b84:	81fb      	strh	r3, [r7, #14]
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	441a      	add	r2, r3
 8003b90:	89fb      	ldrh	r3, [r7, #14]
 8003b92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003b96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003b9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	8013      	strh	r3, [r2, #0]
 8003ba6:	e2b8      	b.n	800411a <USB_ActivateEndpoint+0x772>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	633b      	str	r3, [r7, #48]	; 0x30
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bb8:	4413      	add	r3, r2
 8003bba:	633b      	str	r3, [r7, #48]	; 0x30
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	781b      	ldrb	r3, [r3, #0]
 8003bc0:	011a      	lsls	r2, r3, #4
 8003bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bc4:	4413      	add	r3, r2
 8003bc6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003bca:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	88db      	ldrh	r3, [r3, #6]
 8003bd0:	085b      	lsrs	r3, r3, #1
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	005b      	lsls	r3, r3, #1
 8003bd6:	b29a      	uxth	r2, r3
 8003bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bda:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	62bb      	str	r3, [r7, #40]	; 0x28
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	461a      	mov	r2, r3
 8003bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bec:	4413      	add	r3, r2
 8003bee:	62bb      	str	r3, [r7, #40]	; 0x28
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	011a      	lsls	r2, r3, #4
 8003bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bf8:	4413      	add	r3, r2
 8003bfa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003bfe:	627b      	str	r3, [r7, #36]	; 0x24
 8003c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c02:	881b      	ldrh	r3, [r3, #0]
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c0a:	b29a      	uxth	r2, r3
 8003c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c0e:	801a      	strh	r2, [r3, #0]
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	2b3e      	cmp	r3, #62	; 0x3e
 8003c16:	d91d      	bls.n	8003c54 <USB_ActivateEndpoint+0x2ac>
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	691b      	ldr	r3, [r3, #16]
 8003c1c:	095b      	lsrs	r3, r3, #5
 8003c1e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	691b      	ldr	r3, [r3, #16]
 8003c24:	f003 031f 	and.w	r3, r3, #31
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d102      	bne.n	8003c32 <USB_ActivateEndpoint+0x28a>
 8003c2c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	66bb      	str	r3, [r7, #104]	; 0x68
 8003c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c34:	881b      	ldrh	r3, [r3, #0]
 8003c36:	b29a      	uxth	r2, r3
 8003c38:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	029b      	lsls	r3, r3, #10
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	4313      	orrs	r3, r2
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c4c:	b29a      	uxth	r2, r3
 8003c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c50:	801a      	strh	r2, [r3, #0]
 8003c52:	e026      	b.n	8003ca2 <USB_ActivateEndpoint+0x2fa>
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	691b      	ldr	r3, [r3, #16]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d10a      	bne.n	8003c72 <USB_ActivateEndpoint+0x2ca>
 8003c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5e:	881b      	ldrh	r3, [r3, #0]
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c6a:	b29a      	uxth	r2, r3
 8003c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6e:	801a      	strh	r2, [r3, #0]
 8003c70:	e017      	b.n	8003ca2 <USB_ActivateEndpoint+0x2fa>
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	085b      	lsrs	r3, r3, #1
 8003c78:	66bb      	str	r3, [r7, #104]	; 0x68
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	691b      	ldr	r3, [r3, #16]
 8003c7e:	f003 0301 	and.w	r3, r3, #1
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d002      	beq.n	8003c8c <USB_ActivateEndpoint+0x2e4>
 8003c86:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003c88:	3301      	adds	r3, #1
 8003c8a:	66bb      	str	r3, [r7, #104]	; 0x68
 8003c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8e:	881b      	ldrh	r3, [r3, #0]
 8003c90:	b29a      	uxth	r2, r3
 8003c92:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	029b      	lsls	r3, r3, #10
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	b29a      	uxth	r2, r3
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	781b      	ldrb	r3, [r3, #0]
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	4413      	add	r3, r2
 8003cac:	881b      	ldrh	r3, [r3, #0]
 8003cae:	847b      	strh	r3, [r7, #34]	; 0x22
 8003cb0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003cb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d01b      	beq.n	8003cf2 <USB_ActivateEndpoint+0x34a>
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	4413      	add	r3, r2
 8003cc4:	881b      	ldrh	r3, [r3, #0]
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ccc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cd0:	843b      	strh	r3, [r7, #32]
 8003cd2:	687a      	ldr	r2, [r7, #4]
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	441a      	add	r2, r3
 8003cdc:	8c3b      	ldrh	r3, [r7, #32]
 8003cde:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ce2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003ce6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003cea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	781b      	ldrb	r3, [r3, #0]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d124      	bne.n	8003d44 <USB_ActivateEndpoint+0x39c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	4413      	add	r3, r2
 8003d04:	881b      	ldrh	r3, [r3, #0]
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d10:	83bb      	strh	r3, [r7, #28]
 8003d12:	8bbb      	ldrh	r3, [r7, #28]
 8003d14:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003d18:	83bb      	strh	r3, [r7, #28]
 8003d1a:	8bbb      	ldrh	r3, [r7, #28]
 8003d1c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003d20:	83bb      	strh	r3, [r7, #28]
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	441a      	add	r2, r3
 8003d2c:	8bbb      	ldrh	r3, [r7, #28]
 8003d2e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d32:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003d36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	8013      	strh	r3, [r2, #0]
 8003d42:	e1ea      	b.n	800411a <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8003d44:	687a      	ldr	r2, [r7, #4]
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	4413      	add	r3, r2
 8003d4e:	881b      	ldrh	r3, [r3, #0]
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d5a:	83fb      	strh	r3, [r7, #30]
 8003d5c:	8bfb      	ldrh	r3, [r7, #30]
 8003d5e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003d62:	83fb      	strh	r3, [r7, #30]
 8003d64:	687a      	ldr	r2, [r7, #4]
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	441a      	add	r2, r3
 8003d6e:	8bfb      	ldrh	r3, [r7, #30]
 8003d70:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d74:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003d78:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	8013      	strh	r3, [r2, #0]
 8003d84:	e1c9      	b.n	800411a <USB_ActivateEndpoint+0x772>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	78db      	ldrb	r3, [r3, #3]
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d11e      	bne.n	8003dcc <USB_ActivateEndpoint+0x424>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	4413      	add	r3, r2
 8003d98:	881b      	ldrh	r3, [r3, #0]
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003da0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003da4:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	441a      	add	r2, r3
 8003db2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8003db6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003dba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003dbe:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8003dc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	8013      	strh	r3, [r2, #0]
 8003dca:	e01d      	b.n	8003e08 <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	781b      	ldrb	r3, [r3, #0]
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	4413      	add	r3, r2
 8003dd6:	881b      	ldrh	r3, [r3, #0]
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8003dde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003de2:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	441a      	add	r2, r3
 8003df0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003df4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003df8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003dfc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	461a      	mov	r2, r3
 8003e16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e18:	4413      	add	r3, r2
 8003e1a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	781b      	ldrb	r3, [r3, #0]
 8003e20:	011a      	lsls	r2, r3, #4
 8003e22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e24:	4413      	add	r3, r2
 8003e26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003e2a:	65bb      	str	r3, [r7, #88]	; 0x58
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	891b      	ldrh	r3, [r3, #8]
 8003e30:	085b      	lsrs	r3, r3, #1
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	005b      	lsls	r3, r3, #1
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003e3a:	801a      	strh	r2, [r3, #0]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	657b      	str	r3, [r7, #84]	; 0x54
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	461a      	mov	r2, r3
 8003e4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e4c:	4413      	add	r3, r2
 8003e4e:	657b      	str	r3, [r7, #84]	; 0x54
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	011a      	lsls	r2, r3, #4
 8003e56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e58:	4413      	add	r3, r2
 8003e5a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003e5e:	653b      	str	r3, [r7, #80]	; 0x50
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	895b      	ldrh	r3, [r3, #10]
 8003e64:	085b      	lsrs	r3, r3, #1
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	005b      	lsls	r3, r3, #1
 8003e6a:	b29a      	uxth	r2, r3
 8003e6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e6e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	785b      	ldrb	r3, [r3, #1]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	f040 8093 	bne.w	8003fa0 <USB_ActivateEndpoint+0x5f8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	781b      	ldrb	r3, [r3, #0]
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	4413      	add	r3, r2
 8003e84:	881b      	ldrh	r3, [r3, #0]
 8003e86:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8003e8a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8003e8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d01b      	beq.n	8003ece <USB_ActivateEndpoint+0x526>
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	4413      	add	r3, r2
 8003ea0:	881b      	ldrh	r3, [r3, #0]
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ea8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eac:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	009b      	lsls	r3, r3, #2
 8003eb6:	441a      	add	r2, r3
 8003eb8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8003eba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ebe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003ec2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ec6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	781b      	ldrb	r3, [r3, #0]
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	4413      	add	r3, r2
 8003ed8:	881b      	ldrh	r3, [r3, #0]
 8003eda:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8003edc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003ede:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d01b      	beq.n	8003f1e <USB_ActivateEndpoint+0x576>
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	009b      	lsls	r3, r3, #2
 8003eee:	4413      	add	r3, r2
 8003ef0:	881b      	ldrh	r3, [r3, #0]
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ef8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003efc:	877b      	strh	r3, [r7, #58]	; 0x3a
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	441a      	add	r2, r3
 8003f08:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8003f0a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003f0e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003f12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f16:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	781b      	ldrb	r3, [r3, #0]
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	4413      	add	r3, r2
 8003f28:	881b      	ldrh	r3, [r3, #0]
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f34:	873b      	strh	r3, [r7, #56]	; 0x38
 8003f36:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003f38:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003f3c:	873b      	strh	r3, [r7, #56]	; 0x38
 8003f3e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003f40:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003f44:	873b      	strh	r3, [r7, #56]	; 0x38
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	781b      	ldrb	r3, [r3, #0]
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	441a      	add	r2, r3
 8003f50:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003f52:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003f56:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003f5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	4413      	add	r3, r2
 8003f70:	881b      	ldrh	r3, [r3, #0]
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f7c:	86fb      	strh	r3, [r7, #54]	; 0x36
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	441a      	add	r2, r3
 8003f88:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003f8a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003f8e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003f92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	8013      	strh	r3, [r2, #0]
 8003f9e:	e0bc      	b.n	800411a <USB_ActivateEndpoint+0x772>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	4413      	add	r3, r2
 8003faa:	881b      	ldrh	r3, [r3, #0]
 8003fac:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8003fb0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003fb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d01d      	beq.n	8003ff8 <USB_ActivateEndpoint+0x650>
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	4413      	add	r3, r2
 8003fc6:	881b      	ldrh	r3, [r3, #0]
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fd2:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	441a      	add	r2, r3
 8003fe0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8003fe4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003fe8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003fec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ff0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	781b      	ldrb	r3, [r3, #0]
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	4413      	add	r3, r2
 8004002:	881b      	ldrh	r3, [r3, #0]
 8004004:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8004008:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800400c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004010:	2b00      	cmp	r3, #0
 8004012:	d01d      	beq.n	8004050 <USB_ActivateEndpoint+0x6a8>
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	4413      	add	r3, r2
 800401e:	881b      	ldrh	r3, [r3, #0]
 8004020:	b29b      	uxth	r3, r3
 8004022:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004026:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800402a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	441a      	add	r2, r3
 8004038:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800403c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004040:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004044:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004048:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800404c:	b29b      	uxth	r3, r3
 800404e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	78db      	ldrb	r3, [r3, #3]
 8004054:	2b01      	cmp	r3, #1
 8004056:	d024      	beq.n	80040a2 <USB_ActivateEndpoint+0x6fa>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	781b      	ldrb	r3, [r3, #0]
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	4413      	add	r3, r2
 8004062:	881b      	ldrh	r3, [r3, #0]
 8004064:	b29b      	uxth	r3, r3
 8004066:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800406a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800406e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8004072:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8004076:	f083 0320 	eor.w	r3, r3, #32
 800407a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	441a      	add	r2, r3
 8004088:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800408c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004090:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004094:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800409c:	b29b      	uxth	r3, r3
 800409e:	8013      	strh	r3, [r2, #0]
 80040a0:	e01d      	b.n	80040de <USB_ActivateEndpoint+0x736>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	4413      	add	r3, r2
 80040ac:	881b      	ldrh	r3, [r3, #0]
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040b8:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	441a      	add	r2, r3
 80040c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80040ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80040ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80040d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040da:	b29b      	uxth	r3, r3
 80040dc:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	4413      	add	r3, r2
 80040e8:	881b      	ldrh	r3, [r3, #0]
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040f4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80040f8:	687a      	ldr	r2, [r7, #4]
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	781b      	ldrb	r3, [r3, #0]
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	441a      	add	r2, r3
 8004102:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8004106:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800410a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800410e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004112:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004116:	b29b      	uxth	r3, r3
 8004118:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800411a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800411e:	4618      	mov	r0, r3
 8004120:	3774      	adds	r7, #116	; 0x74
 8004122:	46bd      	mov	sp, r7
 8004124:	bc80      	pop	{r7}
 8004126:	4770      	bx	lr

08004128 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004128:	b480      	push	{r7}
 800412a:	b08d      	sub	sp, #52	; 0x34
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	7b1b      	ldrb	r3, [r3, #12]
 8004136:	2b00      	cmp	r3, #0
 8004138:	f040 808e 	bne.w	8004258 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	785b      	ldrb	r3, [r3, #1]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d044      	beq.n	80041ce <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	4413      	add	r3, r2
 800414e:	881b      	ldrh	r3, [r3, #0]
 8004150:	81bb      	strh	r3, [r7, #12]
 8004152:	89bb      	ldrh	r3, [r7, #12]
 8004154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004158:	2b00      	cmp	r3, #0
 800415a:	d01b      	beq.n	8004194 <USB_DeactivateEndpoint+0x6c>
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	781b      	ldrb	r3, [r3, #0]
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	4413      	add	r3, r2
 8004166:	881b      	ldrh	r3, [r3, #0]
 8004168:	b29b      	uxth	r3, r3
 800416a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800416e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004172:	817b      	strh	r3, [r7, #10]
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	441a      	add	r2, r3
 800417e:	897b      	ldrh	r3, [r7, #10]
 8004180:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004184:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004188:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800418c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004190:	b29b      	uxth	r3, r3
 8004192:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	781b      	ldrb	r3, [r3, #0]
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	4413      	add	r3, r2
 800419e:	881b      	ldrh	r3, [r3, #0]
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041aa:	813b      	strh	r3, [r7, #8]
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	441a      	add	r2, r3
 80041b6:	893b      	ldrh	r3, [r7, #8]
 80041b8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80041bc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80041c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	8013      	strh	r3, [r2, #0]
 80041cc:	e192      	b.n	80044f4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	4413      	add	r3, r2
 80041d8:	881b      	ldrh	r3, [r3, #0]
 80041da:	827b      	strh	r3, [r7, #18]
 80041dc:	8a7b      	ldrh	r3, [r7, #18]
 80041de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d01b      	beq.n	800421e <USB_DeactivateEndpoint+0xf6>
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	4413      	add	r3, r2
 80041f0:	881b      	ldrh	r3, [r3, #0]
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041fc:	823b      	strh	r3, [r7, #16]
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	441a      	add	r2, r3
 8004208:	8a3b      	ldrh	r3, [r7, #16]
 800420a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800420e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004212:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004216:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800421a:	b29b      	uxth	r3, r3
 800421c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	781b      	ldrb	r3, [r3, #0]
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	4413      	add	r3, r2
 8004228:	881b      	ldrh	r3, [r3, #0]
 800422a:	b29b      	uxth	r3, r3
 800422c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004230:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004234:	81fb      	strh	r3, [r7, #14]
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	441a      	add	r2, r3
 8004240:	89fb      	ldrh	r3, [r7, #14]
 8004242:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004246:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800424a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800424e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004252:	b29b      	uxth	r3, r3
 8004254:	8013      	strh	r3, [r2, #0]
 8004256:	e14d      	b.n	80044f4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	785b      	ldrb	r3, [r3, #1]
 800425c:	2b00      	cmp	r3, #0
 800425e:	f040 80a5 	bne.w	80043ac <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	4413      	add	r3, r2
 800426c:	881b      	ldrh	r3, [r3, #0]
 800426e:	843b      	strh	r3, [r7, #32]
 8004270:	8c3b      	ldrh	r3, [r7, #32]
 8004272:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d01b      	beq.n	80042b2 <USB_DeactivateEndpoint+0x18a>
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	009b      	lsls	r3, r3, #2
 8004282:	4413      	add	r3, r2
 8004284:	881b      	ldrh	r3, [r3, #0]
 8004286:	b29b      	uxth	r3, r3
 8004288:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800428c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004290:	83fb      	strh	r3, [r7, #30]
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	441a      	add	r2, r3
 800429c:	8bfb      	ldrh	r3, [r7, #30]
 800429e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80042a2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80042a6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80042aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	781b      	ldrb	r3, [r3, #0]
 80042b8:	009b      	lsls	r3, r3, #2
 80042ba:	4413      	add	r3, r2
 80042bc:	881b      	ldrh	r3, [r3, #0]
 80042be:	83bb      	strh	r3, [r7, #28]
 80042c0:	8bbb      	ldrh	r3, [r7, #28]
 80042c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d01b      	beq.n	8004302 <USB_DeactivateEndpoint+0x1da>
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	4413      	add	r3, r2
 80042d4:	881b      	ldrh	r3, [r3, #0]
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042e0:	837b      	strh	r3, [r7, #26]
 80042e2:	687a      	ldr	r2, [r7, #4]
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	441a      	add	r2, r3
 80042ec:	8b7b      	ldrh	r3, [r7, #26]
 80042ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80042f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80042f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042fa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80042fe:	b29b      	uxth	r3, r3
 8004300:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	4413      	add	r3, r2
 800430c:	881b      	ldrh	r3, [r3, #0]
 800430e:	b29b      	uxth	r3, r3
 8004310:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004314:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004318:	833b      	strh	r3, [r7, #24]
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	441a      	add	r2, r3
 8004324:	8b3b      	ldrh	r3, [r7, #24]
 8004326:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800432a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800432e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004332:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004336:	b29b      	uxth	r3, r3
 8004338:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	4413      	add	r3, r2
 8004344:	881b      	ldrh	r3, [r3, #0]
 8004346:	b29b      	uxth	r3, r3
 8004348:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800434c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004350:	82fb      	strh	r3, [r7, #22]
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	781b      	ldrb	r3, [r3, #0]
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	441a      	add	r2, r3
 800435c:	8afb      	ldrh	r3, [r7, #22]
 800435e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004362:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004366:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800436a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800436e:	b29b      	uxth	r3, r3
 8004370:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	781b      	ldrb	r3, [r3, #0]
 8004378:	009b      	lsls	r3, r3, #2
 800437a:	4413      	add	r3, r2
 800437c:	881b      	ldrh	r3, [r3, #0]
 800437e:	b29b      	uxth	r3, r3
 8004380:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004384:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004388:	82bb      	strh	r3, [r7, #20]
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	781b      	ldrb	r3, [r3, #0]
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	441a      	add	r2, r3
 8004394:	8abb      	ldrh	r3, [r7, #20]
 8004396:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800439a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800439e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	8013      	strh	r3, [r2, #0]
 80043aa:	e0a3      	b.n	80044f4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	4413      	add	r3, r2
 80043b6:	881b      	ldrh	r3, [r3, #0]
 80043b8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80043ba:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80043bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d01b      	beq.n	80043fc <USB_DeactivateEndpoint+0x2d4>
 80043c4:	687a      	ldr	r2, [r7, #4]
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	781b      	ldrb	r3, [r3, #0]
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	4413      	add	r3, r2
 80043ce:	881b      	ldrh	r3, [r3, #0]
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043da:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	441a      	add	r2, r3
 80043e6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80043e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80043ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80043f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80043f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	4413      	add	r3, r2
 8004406:	881b      	ldrh	r3, [r3, #0]
 8004408:	857b      	strh	r3, [r7, #42]	; 0x2a
 800440a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800440c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004410:	2b00      	cmp	r3, #0
 8004412:	d01b      	beq.n	800444c <USB_DeactivateEndpoint+0x324>
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	4413      	add	r3, r2
 800441e:	881b      	ldrh	r3, [r3, #0]
 8004420:	b29b      	uxth	r3, r3
 8004422:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004426:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800442a:	853b      	strh	r3, [r7, #40]	; 0x28
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	781b      	ldrb	r3, [r3, #0]
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	441a      	add	r2, r3
 8004436:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004438:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800443c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004440:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004444:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004448:	b29b      	uxth	r3, r3
 800444a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	4413      	add	r3, r2
 8004456:	881b      	ldrh	r3, [r3, #0]
 8004458:	b29b      	uxth	r3, r3
 800445a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800445e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004462:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	781b      	ldrb	r3, [r3, #0]
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	441a      	add	r2, r3
 800446e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004470:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004474:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004478:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800447c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004480:	b29b      	uxth	r3, r3
 8004482:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	781b      	ldrb	r3, [r3, #0]
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	4413      	add	r3, r2
 800448e:	881b      	ldrh	r3, [r3, #0]
 8004490:	b29b      	uxth	r3, r3
 8004492:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004496:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800449a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	441a      	add	r2, r3
 80044a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80044a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80044ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80044b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80044b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	781b      	ldrb	r3, [r3, #0]
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	4413      	add	r3, r2
 80044c6:	881b      	ldrh	r3, [r3, #0]
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044d2:	847b      	strh	r3, [r7, #34]	; 0x22
 80044d4:	687a      	ldr	r2, [r7, #4]
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	781b      	ldrb	r3, [r3, #0]
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	441a      	add	r2, r3
 80044de:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80044e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80044e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80044e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80044ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80044f4:	2300      	movs	r3, #0
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3734      	adds	r7, #52	; 0x34
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bc80      	pop	{r7}
 80044fe:	4770      	bx	lr

08004500 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b0c2      	sub	sp, #264	; 0x108
 8004504:	af00      	add	r7, sp, #0
 8004506:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800450a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800450e:	6018      	str	r0, [r3, #0]
 8004510:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004514:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004518:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800451a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800451e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	785b      	ldrb	r3, [r3, #1]
 8004526:	2b01      	cmp	r3, #1
 8004528:	f040 86b7 	bne.w	800529a <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800452c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004530:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	699a      	ldr	r2, [r3, #24]
 8004538:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800453c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	691b      	ldr	r3, [r3, #16]
 8004544:	429a      	cmp	r2, r3
 8004546:	d908      	bls.n	800455a <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8004548:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800454c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	691b      	ldr	r3, [r3, #16]
 8004554:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004558:	e007      	b.n	800456a <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800455a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800455e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800456a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800456e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	7b1b      	ldrb	r3, [r3, #12]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d13a      	bne.n	80045f0 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800457a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800457e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	6959      	ldr	r1, [r3, #20]
 8004586:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800458a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	88da      	ldrh	r2, [r3, #6]
 8004592:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004596:	b29b      	uxth	r3, r3
 8004598:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800459c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80045a0:	6800      	ldr	r0, [r0, #0]
 80045a2:	f001 fc9c 	bl	8005ede <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80045a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80045aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	613b      	str	r3, [r7, #16]
 80045b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80045b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	461a      	mov	r2, r3
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	4413      	add	r3, r2
 80045c8:	613b      	str	r3, [r7, #16]
 80045ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80045ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	011a      	lsls	r2, r3, #4
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	4413      	add	r3, r2
 80045dc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80045e0:	60fb      	str	r3, [r7, #12]
 80045e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80045e6:	b29a      	uxth	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	801a      	strh	r2, [r3, #0]
 80045ec:	f000 be1f 	b.w	800522e <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80045f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80045f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	78db      	ldrb	r3, [r3, #3]
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	f040 8462 	bne.w	8004ec6 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8004602:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004606:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	6a1a      	ldr	r2, [r3, #32]
 800460e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004612:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	691b      	ldr	r3, [r3, #16]
 800461a:	429a      	cmp	r2, r3
 800461c:	f240 83df 	bls.w	8004dde <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004620:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004624:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800462e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	4413      	add	r3, r2
 800463a:	881b      	ldrh	r3, [r3, #0]
 800463c:	b29b      	uxth	r3, r3
 800463e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004646:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800464a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800464e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004658:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	781b      	ldrb	r3, [r3, #0]
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	441a      	add	r2, r3
 8004664:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8004668:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800466c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004670:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8004674:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004678:	b29b      	uxth	r3, r3
 800467a:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800467c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004680:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	6a1a      	ldr	r2, [r3, #32]
 8004688:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800468c:	1ad2      	subs	r2, r2, r3
 800468e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004692:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800469a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800469e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80046a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	781b      	ldrb	r3, [r3, #0]
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	4413      	add	r3, r2
 80046b4:	881b      	ldrh	r3, [r3, #0]
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046bc:	2b00      	cmp	r3, #0
 80046be:	f000 81c7 	beq.w	8004a50 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80046c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80046c6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	633b      	str	r3, [r7, #48]	; 0x30
 80046ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80046d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	785b      	ldrb	r3, [r3, #1]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d177      	bne.n	80047ce <USB_EPStartXfer+0x2ce>
 80046de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80046e2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80046ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80046ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	461a      	mov	r2, r3
 80046fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046fe:	4413      	add	r3, r2
 8004700:	62bb      	str	r3, [r7, #40]	; 0x28
 8004702:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004706:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	781b      	ldrb	r3, [r3, #0]
 800470e:	011a      	lsls	r2, r3, #4
 8004710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004712:	4413      	add	r3, r2
 8004714:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004718:	627b      	str	r3, [r7, #36]	; 0x24
 800471a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800471c:	881b      	ldrh	r3, [r3, #0]
 800471e:	b29b      	uxth	r3, r3
 8004720:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004724:	b29a      	uxth	r2, r3
 8004726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004728:	801a      	strh	r2, [r3, #0]
 800472a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800472e:	2b3e      	cmp	r3, #62	; 0x3e
 8004730:	d921      	bls.n	8004776 <USB_EPStartXfer+0x276>
 8004732:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004736:	095b      	lsrs	r3, r3, #5
 8004738:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800473c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004740:	f003 031f 	and.w	r3, r3, #31
 8004744:	2b00      	cmp	r3, #0
 8004746:	d104      	bne.n	8004752 <USB_EPStartXfer+0x252>
 8004748:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800474c:	3b01      	subs	r3, #1
 800474e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8004752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004754:	881b      	ldrh	r3, [r3, #0]
 8004756:	b29a      	uxth	r2, r3
 8004758:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800475c:	b29b      	uxth	r3, r3
 800475e:	029b      	lsls	r3, r3, #10
 8004760:	b29b      	uxth	r3, r3
 8004762:	4313      	orrs	r3, r2
 8004764:	b29b      	uxth	r3, r3
 8004766:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800476a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800476e:	b29a      	uxth	r2, r3
 8004770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004772:	801a      	strh	r2, [r3, #0]
 8004774:	e050      	b.n	8004818 <USB_EPStartXfer+0x318>
 8004776:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800477a:	2b00      	cmp	r3, #0
 800477c:	d10a      	bne.n	8004794 <USB_EPStartXfer+0x294>
 800477e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004780:	881b      	ldrh	r3, [r3, #0]
 8004782:	b29b      	uxth	r3, r3
 8004784:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004788:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800478c:	b29a      	uxth	r2, r3
 800478e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004790:	801a      	strh	r2, [r3, #0]
 8004792:	e041      	b.n	8004818 <USB_EPStartXfer+0x318>
 8004794:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004798:	085b      	lsrs	r3, r3, #1
 800479a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800479e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80047a2:	f003 0301 	and.w	r3, r3, #1
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d004      	beq.n	80047b4 <USB_EPStartXfer+0x2b4>
 80047aa:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80047ae:	3301      	adds	r3, #1
 80047b0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80047b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b6:	881b      	ldrh	r3, [r3, #0]
 80047b8:	b29a      	uxth	r2, r3
 80047ba:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80047be:	b29b      	uxth	r3, r3
 80047c0:	029b      	lsls	r3, r3, #10
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	4313      	orrs	r3, r2
 80047c6:	b29a      	uxth	r2, r3
 80047c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ca:	801a      	strh	r2, [r3, #0]
 80047cc:	e024      	b.n	8004818 <USB_EPStartXfer+0x318>
 80047ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80047d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	785b      	ldrb	r3, [r3, #1]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d11c      	bne.n	8004818 <USB_EPStartXfer+0x318>
 80047de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80047e2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	461a      	mov	r2, r3
 80047f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047f2:	4413      	add	r3, r2
 80047f4:	633b      	str	r3, [r7, #48]	; 0x30
 80047f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80047fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	781b      	ldrb	r3, [r3, #0]
 8004802:	011a      	lsls	r2, r3, #4
 8004804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004806:	4413      	add	r3, r2
 8004808:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800480c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800480e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004812:	b29a      	uxth	r2, r3
 8004814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004816:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004818:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800481c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	895b      	ldrh	r3, [r3, #10]
 8004824:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004828:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800482c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	6959      	ldr	r1, [r3, #20]
 8004834:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004838:	b29b      	uxth	r3, r3
 800483a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800483e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8004842:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8004846:	6800      	ldr	r0, [r0, #0]
 8004848:	f001 fb49 	bl	8005ede <USB_WritePMA>
            ep->xfer_buff += len;
 800484c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004850:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	695a      	ldr	r2, [r3, #20]
 8004858:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800485c:	441a      	add	r2, r3
 800485e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004862:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800486a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800486e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	6a1a      	ldr	r2, [r3, #32]
 8004876:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800487a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	429a      	cmp	r2, r3
 8004884:	d90f      	bls.n	80048a6 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8004886:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800488a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	6a1a      	ldr	r2, [r3, #32]
 8004892:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004896:	1ad2      	subs	r2, r2, r3
 8004898:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800489c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	621a      	str	r2, [r3, #32]
 80048a4:	e00e      	b.n	80048c4 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80048a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80048aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	6a1b      	ldr	r3, [r3, #32]
 80048b2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 80048b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80048ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	2200      	movs	r2, #0
 80048c2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80048c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80048c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	785b      	ldrb	r3, [r3, #1]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d177      	bne.n	80049c4 <USB_EPStartXfer+0x4c4>
 80048d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80048d8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	61bb      	str	r3, [r7, #24]
 80048e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80048e4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	461a      	mov	r2, r3
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	4413      	add	r3, r2
 80048f6:	61bb      	str	r3, [r7, #24]
 80048f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80048fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	011a      	lsls	r2, r3, #4
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	4413      	add	r3, r2
 800490a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800490e:	617b      	str	r3, [r7, #20]
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	881b      	ldrh	r3, [r3, #0]
 8004914:	b29b      	uxth	r3, r3
 8004916:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800491a:	b29a      	uxth	r2, r3
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	801a      	strh	r2, [r3, #0]
 8004920:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004924:	2b3e      	cmp	r3, #62	; 0x3e
 8004926:	d921      	bls.n	800496c <USB_EPStartXfer+0x46c>
 8004928:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800492c:	095b      	lsrs	r3, r3, #5
 800492e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8004932:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004936:	f003 031f 	and.w	r3, r3, #31
 800493a:	2b00      	cmp	r3, #0
 800493c:	d104      	bne.n	8004948 <USB_EPStartXfer+0x448>
 800493e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004942:	3b01      	subs	r3, #1
 8004944:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	881b      	ldrh	r3, [r3, #0]
 800494c:	b29a      	uxth	r2, r3
 800494e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004952:	b29b      	uxth	r3, r3
 8004954:	029b      	lsls	r3, r3, #10
 8004956:	b29b      	uxth	r3, r3
 8004958:	4313      	orrs	r3, r2
 800495a:	b29b      	uxth	r3, r3
 800495c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004960:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004964:	b29a      	uxth	r2, r3
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	801a      	strh	r2, [r3, #0]
 800496a:	e056      	b.n	8004a1a <USB_EPStartXfer+0x51a>
 800496c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004970:	2b00      	cmp	r3, #0
 8004972:	d10a      	bne.n	800498a <USB_EPStartXfer+0x48a>
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	881b      	ldrh	r3, [r3, #0]
 8004978:	b29b      	uxth	r3, r3
 800497a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800497e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004982:	b29a      	uxth	r2, r3
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	801a      	strh	r2, [r3, #0]
 8004988:	e047      	b.n	8004a1a <USB_EPStartXfer+0x51a>
 800498a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800498e:	085b      	lsrs	r3, r3, #1
 8004990:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8004994:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004998:	f003 0301 	and.w	r3, r3, #1
 800499c:	2b00      	cmp	r3, #0
 800499e:	d004      	beq.n	80049aa <USB_EPStartXfer+0x4aa>
 80049a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049a4:	3301      	adds	r3, #1
 80049a6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	881b      	ldrh	r3, [r3, #0]
 80049ae:	b29a      	uxth	r2, r3
 80049b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	029b      	lsls	r3, r3, #10
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	4313      	orrs	r3, r2
 80049bc:	b29a      	uxth	r2, r3
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	801a      	strh	r2, [r3, #0]
 80049c2:	e02a      	b.n	8004a1a <USB_EPStartXfer+0x51a>
 80049c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80049c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	785b      	ldrb	r3, [r3, #1]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d122      	bne.n	8004a1a <USB_EPStartXfer+0x51a>
 80049d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80049d8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	623b      	str	r3, [r7, #32]
 80049e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80049e4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	461a      	mov	r2, r3
 80049f2:	6a3b      	ldr	r3, [r7, #32]
 80049f4:	4413      	add	r3, r2
 80049f6:	623b      	str	r3, [r7, #32]
 80049f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80049fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	781b      	ldrb	r3, [r3, #0]
 8004a04:	011a      	lsls	r2, r3, #4
 8004a06:	6a3b      	ldr	r3, [r7, #32]
 8004a08:	4413      	add	r3, r2
 8004a0a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004a0e:	61fb      	str	r3, [r7, #28]
 8004a10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004a14:	b29a      	uxth	r2, r3
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004a1a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004a1e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	891b      	ldrh	r3, [r3, #8]
 8004a26:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004a2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004a2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	6959      	ldr	r1, [r3, #20]
 8004a36:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8004a40:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8004a44:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8004a48:	6800      	ldr	r0, [r0, #0]
 8004a4a:	f001 fa48 	bl	8005ede <USB_WritePMA>
 8004a4e:	e3ee      	b.n	800522e <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004a50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004a54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	785b      	ldrb	r3, [r3, #1]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d177      	bne.n	8004b50 <USB_EPStartXfer+0x650>
 8004a60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004a64:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004a70:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a80:	4413      	add	r3, r2
 8004a82:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004a88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	781b      	ldrb	r3, [r3, #0]
 8004a90:	011a      	lsls	r2, r3, #4
 8004a92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a94:	4413      	add	r3, r2
 8004a96:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004a9a:	647b      	str	r3, [r7, #68]	; 0x44
 8004a9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a9e:	881b      	ldrh	r3, [r3, #0]
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004aa6:	b29a      	uxth	r2, r3
 8004aa8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004aaa:	801a      	strh	r2, [r3, #0]
 8004aac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004ab0:	2b3e      	cmp	r3, #62	; 0x3e
 8004ab2:	d921      	bls.n	8004af8 <USB_EPStartXfer+0x5f8>
 8004ab4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004ab8:	095b      	lsrs	r3, r3, #5
 8004aba:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004abe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004ac2:	f003 031f 	and.w	r3, r3, #31
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d104      	bne.n	8004ad4 <USB_EPStartXfer+0x5d4>
 8004aca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004ace:	3b01      	subs	r3, #1
 8004ad0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004ad4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ad6:	881b      	ldrh	r3, [r3, #0]
 8004ad8:	b29a      	uxth	r2, r3
 8004ada:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	029b      	lsls	r3, r3, #10
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004aec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004af0:	b29a      	uxth	r2, r3
 8004af2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004af4:	801a      	strh	r2, [r3, #0]
 8004af6:	e056      	b.n	8004ba6 <USB_EPStartXfer+0x6a6>
 8004af8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d10a      	bne.n	8004b16 <USB_EPStartXfer+0x616>
 8004b00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b02:	881b      	ldrh	r3, [r3, #0]
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b0e:	b29a      	uxth	r2, r3
 8004b10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b12:	801a      	strh	r2, [r3, #0]
 8004b14:	e047      	b.n	8004ba6 <USB_EPStartXfer+0x6a6>
 8004b16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004b1a:	085b      	lsrs	r3, r3, #1
 8004b1c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004b20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004b24:	f003 0301 	and.w	r3, r3, #1
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d004      	beq.n	8004b36 <USB_EPStartXfer+0x636>
 8004b2c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004b30:	3301      	adds	r3, #1
 8004b32:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004b36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b38:	881b      	ldrh	r3, [r3, #0]
 8004b3a:	b29a      	uxth	r2, r3
 8004b3c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004b40:	b29b      	uxth	r3, r3
 8004b42:	029b      	lsls	r3, r3, #10
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	4313      	orrs	r3, r2
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b4c:	801a      	strh	r2, [r3, #0]
 8004b4e:	e02a      	b.n	8004ba6 <USB_EPStartXfer+0x6a6>
 8004b50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004b54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	785b      	ldrb	r3, [r3, #1]
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d122      	bne.n	8004ba6 <USB_EPStartXfer+0x6a6>
 8004b60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004b64:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	653b      	str	r3, [r7, #80]	; 0x50
 8004b6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004b70:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b80:	4413      	add	r3, r2
 8004b82:	653b      	str	r3, [r7, #80]	; 0x50
 8004b84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004b88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	781b      	ldrb	r3, [r3, #0]
 8004b90:	011a      	lsls	r2, r3, #4
 8004b92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b94:	4413      	add	r3, r2
 8004b96:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004b9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004ba0:	b29a      	uxth	r2, r3
 8004ba2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ba4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004ba6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004baa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	891b      	ldrh	r3, [r3, #8]
 8004bb2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004bb6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004bba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	6959      	ldr	r1, [r3, #20]
 8004bc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004bc6:	b29b      	uxth	r3, r3
 8004bc8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8004bcc:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8004bd0:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8004bd4:	6800      	ldr	r0, [r0, #0]
 8004bd6:	f001 f982 	bl	8005ede <USB_WritePMA>
            ep->xfer_buff += len;
 8004bda:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004bde:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	695a      	ldr	r2, [r3, #20]
 8004be6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004bea:	441a      	add	r2, r3
 8004bec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004bf0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004bf8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004bfc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	6a1a      	ldr	r2, [r3, #32]
 8004c04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004c08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d90f      	bls.n	8004c34 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8004c14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004c18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	6a1a      	ldr	r2, [r3, #32]
 8004c20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004c24:	1ad2      	subs	r2, r2, r3
 8004c26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004c2a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	621a      	str	r2, [r3, #32]
 8004c32:	e00e      	b.n	8004c52 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8004c34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004c38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	6a1b      	ldr	r3, [r3, #32]
 8004c40:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8004c44:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004c48:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004c52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004c56:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	643b      	str	r3, [r7, #64]	; 0x40
 8004c5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004c62:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	785b      	ldrb	r3, [r3, #1]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d177      	bne.n	8004d5e <USB_EPStartXfer+0x85e>
 8004c6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004c72:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004c7e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c8e:	4413      	add	r3, r2
 8004c90:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004c96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	781b      	ldrb	r3, [r3, #0]
 8004c9e:	011a      	lsls	r2, r3, #4
 8004ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ca2:	4413      	add	r3, r2
 8004ca4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004ca8:	637b      	str	r3, [r7, #52]	; 0x34
 8004caa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cac:	881b      	ldrh	r3, [r3, #0]
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004cb4:	b29a      	uxth	r2, r3
 8004cb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cb8:	801a      	strh	r2, [r3, #0]
 8004cba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004cbe:	2b3e      	cmp	r3, #62	; 0x3e
 8004cc0:	d921      	bls.n	8004d06 <USB_EPStartXfer+0x806>
 8004cc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004cc6:	095b      	lsrs	r3, r3, #5
 8004cc8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8004ccc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004cd0:	f003 031f 	and.w	r3, r3, #31
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d104      	bne.n	8004ce2 <USB_EPStartXfer+0x7e2>
 8004cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cdc:	3b01      	subs	r3, #1
 8004cde:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8004ce2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ce4:	881b      	ldrh	r3, [r3, #0]
 8004ce6:	b29a      	uxth	r2, r3
 8004ce8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	029b      	lsls	r3, r3, #10
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004cfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004cfe:	b29a      	uxth	r2, r3
 8004d00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d02:	801a      	strh	r2, [r3, #0]
 8004d04:	e050      	b.n	8004da8 <USB_EPStartXfer+0x8a8>
 8004d06:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10a      	bne.n	8004d24 <USB_EPStartXfer+0x824>
 8004d0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d10:	881b      	ldrh	r3, [r3, #0]
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d1c:	b29a      	uxth	r2, r3
 8004d1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d20:	801a      	strh	r2, [r3, #0]
 8004d22:	e041      	b.n	8004da8 <USB_EPStartXfer+0x8a8>
 8004d24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004d28:	085b      	lsrs	r3, r3, #1
 8004d2a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8004d2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004d32:	f003 0301 	and.w	r3, r3, #1
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d004      	beq.n	8004d44 <USB_EPStartXfer+0x844>
 8004d3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d3e:	3301      	adds	r3, #1
 8004d40:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8004d44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d46:	881b      	ldrh	r3, [r3, #0]
 8004d48:	b29a      	uxth	r2, r3
 8004d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	029b      	lsls	r3, r3, #10
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	4313      	orrs	r3, r2
 8004d56:	b29a      	uxth	r2, r3
 8004d58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d5a:	801a      	strh	r2, [r3, #0]
 8004d5c:	e024      	b.n	8004da8 <USB_EPStartXfer+0x8a8>
 8004d5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004d62:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	785b      	ldrb	r3, [r3, #1]
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d11c      	bne.n	8004da8 <USB_EPStartXfer+0x8a8>
 8004d6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004d72:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d7c:	b29b      	uxth	r3, r3
 8004d7e:	461a      	mov	r2, r3
 8004d80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d82:	4413      	add	r3, r2
 8004d84:	643b      	str	r3, [r7, #64]	; 0x40
 8004d86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004d8a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	781b      	ldrb	r3, [r3, #0]
 8004d92:	011a      	lsls	r2, r3, #4
 8004d94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d96:	4413      	add	r3, r2
 8004d98:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004d9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004da2:	b29a      	uxth	r2, r3
 8004da4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004da6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004da8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004dac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	895b      	ldrh	r3, [r3, #10]
 8004db4:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004db8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004dbc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	6959      	ldr	r1, [r3, #20]
 8004dc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8004dce:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8004dd2:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8004dd6:	6800      	ldr	r0, [r0, #0]
 8004dd8:	f001 f881 	bl	8005ede <USB_WritePMA>
 8004ddc:	e227      	b.n	800522e <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8004dde:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004de2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	6a1b      	ldr	r3, [r3, #32]
 8004dea:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8004dee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004df2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004dfc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	781b      	ldrb	r3, [r3, #0]
 8004e04:	009b      	lsls	r3, r3, #2
 8004e06:	4413      	add	r3, r2
 8004e08:	881b      	ldrh	r3, [r3, #0]
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8004e10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e14:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8004e18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004e1c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004e26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	781b      	ldrb	r3, [r3, #0]
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	441a      	add	r2, r3
 8004e32:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8004e36:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e3a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004e4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004e4e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004e56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004e5a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	461a      	mov	r2, r3
 8004e68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e6a:	4413      	add	r3, r2
 8004e6c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004e6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004e72:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	011a      	lsls	r2, r3, #4
 8004e7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e7e:	4413      	add	r3, r2
 8004e80:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004e84:	65bb      	str	r3, [r7, #88]	; 0x58
 8004e86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004e8a:	b29a      	uxth	r2, r3
 8004e8c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e8e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8004e90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004e94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	891b      	ldrh	r3, [r3, #8]
 8004e9c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004ea0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004ea4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	6959      	ldr	r1, [r3, #20]
 8004eac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8004eb6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8004eba:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8004ebe:	6800      	ldr	r0, [r0, #0]
 8004ec0:	f001 f80d 	bl	8005ede <USB_WritePMA>
 8004ec4:	e1b3      	b.n	800522e <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8004ec6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004eca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	6a1a      	ldr	r2, [r3, #32]
 8004ed2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004ed6:	1ad2      	subs	r2, r2, r3
 8004ed8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004edc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004ee4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004ee8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004ef2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	4413      	add	r3, r2
 8004efe:	881b      	ldrh	r3, [r3, #0]
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	f000 80c6 	beq.w	8005098 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004f0c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004f10:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	673b      	str	r3, [r7, #112]	; 0x70
 8004f18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004f1c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	785b      	ldrb	r3, [r3, #1]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d177      	bne.n	8005018 <USB_EPStartXfer+0xb18>
 8004f28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004f2c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004f38:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	461a      	mov	r2, r3
 8004f46:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f48:	4413      	add	r3, r2
 8004f4a:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004f50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	011a      	lsls	r2, r3, #4
 8004f5a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f5c:	4413      	add	r3, r2
 8004f5e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004f62:	667b      	str	r3, [r7, #100]	; 0x64
 8004f64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f66:	881b      	ldrh	r3, [r3, #0]
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f6e:	b29a      	uxth	r2, r3
 8004f70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f72:	801a      	strh	r2, [r3, #0]
 8004f74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004f78:	2b3e      	cmp	r3, #62	; 0x3e
 8004f7a:	d921      	bls.n	8004fc0 <USB_EPStartXfer+0xac0>
 8004f7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004f80:	095b      	lsrs	r3, r3, #5
 8004f82:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004f86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004f8a:	f003 031f 	and.w	r3, r3, #31
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d104      	bne.n	8004f9c <USB_EPStartXfer+0xa9c>
 8004f92:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004f96:	3b01      	subs	r3, #1
 8004f98:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004f9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f9e:	881b      	ldrh	r3, [r3, #0]
 8004fa0:	b29a      	uxth	r2, r3
 8004fa2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	029b      	lsls	r3, r3, #10
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	4313      	orrs	r3, r2
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004fb4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fb8:	b29a      	uxth	r2, r3
 8004fba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004fbc:	801a      	strh	r2, [r3, #0]
 8004fbe:	e050      	b.n	8005062 <USB_EPStartXfer+0xb62>
 8004fc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d10a      	bne.n	8004fde <USB_EPStartXfer+0xade>
 8004fc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004fca:	881b      	ldrh	r3, [r3, #0]
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004fd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fd6:	b29a      	uxth	r2, r3
 8004fd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004fda:	801a      	strh	r2, [r3, #0]
 8004fdc:	e041      	b.n	8005062 <USB_EPStartXfer+0xb62>
 8004fde:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004fe2:	085b      	lsrs	r3, r3, #1
 8004fe4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004fe8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004fec:	f003 0301 	and.w	r3, r3, #1
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d004      	beq.n	8004ffe <USB_EPStartXfer+0xafe>
 8004ff4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004ff8:	3301      	adds	r3, #1
 8004ffa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004ffe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005000:	881b      	ldrh	r3, [r3, #0]
 8005002:	b29a      	uxth	r2, r3
 8005004:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005008:	b29b      	uxth	r3, r3
 800500a:	029b      	lsls	r3, r3, #10
 800500c:	b29b      	uxth	r3, r3
 800500e:	4313      	orrs	r3, r2
 8005010:	b29a      	uxth	r2, r3
 8005012:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005014:	801a      	strh	r2, [r3, #0]
 8005016:	e024      	b.n	8005062 <USB_EPStartXfer+0xb62>
 8005018:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800501c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	785b      	ldrb	r3, [r3, #1]
 8005024:	2b01      	cmp	r3, #1
 8005026:	d11c      	bne.n	8005062 <USB_EPStartXfer+0xb62>
 8005028:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800502c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005036:	b29b      	uxth	r3, r3
 8005038:	461a      	mov	r2, r3
 800503a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800503c:	4413      	add	r3, r2
 800503e:	673b      	str	r3, [r7, #112]	; 0x70
 8005040:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005044:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	011a      	lsls	r2, r3, #4
 800504e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005050:	4413      	add	r3, r2
 8005052:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005056:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005058:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800505c:	b29a      	uxth	r2, r3
 800505e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005060:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8005062:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005066:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	895b      	ldrh	r3, [r3, #10]
 800506e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005072:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005076:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	6959      	ldr	r1, [r3, #20]
 800507e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005082:	b29b      	uxth	r3, r3
 8005084:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8005088:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800508c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8005090:	6800      	ldr	r0, [r0, #0]
 8005092:	f000 ff24 	bl	8005ede <USB_WritePMA>
 8005096:	e0ca      	b.n	800522e <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005098:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800509c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	785b      	ldrb	r3, [r3, #1]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d177      	bne.n	8005198 <USB_EPStartXfer+0xc98>
 80050a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80050ac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80050b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80050b8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	461a      	mov	r2, r3
 80050c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050c8:	4413      	add	r3, r2
 80050ca:	67fb      	str	r3, [r7, #124]	; 0x7c
 80050cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80050d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	011a      	lsls	r2, r3, #4
 80050da:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050dc:	4413      	add	r3, r2
 80050de:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80050e2:	67bb      	str	r3, [r7, #120]	; 0x78
 80050e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050e6:	881b      	ldrh	r3, [r3, #0]
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80050ee:	b29a      	uxth	r2, r3
 80050f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050f2:	801a      	strh	r2, [r3, #0]
 80050f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80050f8:	2b3e      	cmp	r3, #62	; 0x3e
 80050fa:	d921      	bls.n	8005140 <USB_EPStartXfer+0xc40>
 80050fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005100:	095b      	lsrs	r3, r3, #5
 8005102:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8005106:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800510a:	f003 031f 	and.w	r3, r3, #31
 800510e:	2b00      	cmp	r3, #0
 8005110:	d104      	bne.n	800511c <USB_EPStartXfer+0xc1c>
 8005112:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005116:	3b01      	subs	r3, #1
 8005118:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800511c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800511e:	881b      	ldrh	r3, [r3, #0]
 8005120:	b29a      	uxth	r2, r3
 8005122:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005126:	b29b      	uxth	r3, r3
 8005128:	029b      	lsls	r3, r3, #10
 800512a:	b29b      	uxth	r3, r3
 800512c:	4313      	orrs	r3, r2
 800512e:	b29b      	uxth	r3, r3
 8005130:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005134:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005138:	b29a      	uxth	r2, r3
 800513a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800513c:	801a      	strh	r2, [r3, #0]
 800513e:	e05c      	b.n	80051fa <USB_EPStartXfer+0xcfa>
 8005140:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005144:	2b00      	cmp	r3, #0
 8005146:	d10a      	bne.n	800515e <USB_EPStartXfer+0xc5e>
 8005148:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800514a:	881b      	ldrh	r3, [r3, #0]
 800514c:	b29b      	uxth	r3, r3
 800514e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005152:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005156:	b29a      	uxth	r2, r3
 8005158:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800515a:	801a      	strh	r2, [r3, #0]
 800515c:	e04d      	b.n	80051fa <USB_EPStartXfer+0xcfa>
 800515e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005162:	085b      	lsrs	r3, r3, #1
 8005164:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8005168:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800516c:	f003 0301 	and.w	r3, r3, #1
 8005170:	2b00      	cmp	r3, #0
 8005172:	d004      	beq.n	800517e <USB_EPStartXfer+0xc7e>
 8005174:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005178:	3301      	adds	r3, #1
 800517a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800517e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005180:	881b      	ldrh	r3, [r3, #0]
 8005182:	b29a      	uxth	r2, r3
 8005184:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005188:	b29b      	uxth	r3, r3
 800518a:	029b      	lsls	r3, r3, #10
 800518c:	b29b      	uxth	r3, r3
 800518e:	4313      	orrs	r3, r2
 8005190:	b29a      	uxth	r2, r3
 8005192:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005194:	801a      	strh	r2, [r3, #0]
 8005196:	e030      	b.n	80051fa <USB_EPStartXfer+0xcfa>
 8005198:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800519c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	785b      	ldrb	r3, [r3, #1]
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d128      	bne.n	80051fa <USB_EPStartXfer+0xcfa>
 80051a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80051ac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80051b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80051ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	461a      	mov	r2, r3
 80051c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80051cc:	4413      	add	r3, r2
 80051ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80051d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80051d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	781b      	ldrb	r3, [r3, #0]
 80051de:	011a      	lsls	r2, r3, #4
 80051e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80051e4:	4413      	add	r3, r2
 80051e6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80051ea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80051ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80051f2:	b29a      	uxth	r2, r3
 80051f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80051f8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80051fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80051fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	891b      	ldrh	r3, [r3, #8]
 8005206:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800520a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800520e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	6959      	ldr	r1, [r3, #20]
 8005216:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800521a:	b29b      	uxth	r3, r3
 800521c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8005220:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8005224:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8005228:	6800      	ldr	r0, [r0, #0]
 800522a:	f000 fe58 	bl	8005ede <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800522e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005232:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800523c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	781b      	ldrb	r3, [r3, #0]
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	4413      	add	r3, r2
 8005248:	881b      	ldrh	r3, [r3, #0]
 800524a:	b29b      	uxth	r3, r3
 800524c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005250:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005254:	817b      	strh	r3, [r7, #10]
 8005256:	897b      	ldrh	r3, [r7, #10]
 8005258:	f083 0310 	eor.w	r3, r3, #16
 800525c:	817b      	strh	r3, [r7, #10]
 800525e:	897b      	ldrh	r3, [r7, #10]
 8005260:	f083 0320 	eor.w	r3, r3, #32
 8005264:	817b      	strh	r3, [r7, #10]
 8005266:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800526a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005274:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	781b      	ldrb	r3, [r3, #0]
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	441a      	add	r2, r3
 8005280:	897b      	ldrh	r3, [r7, #10]
 8005282:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005286:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800528a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800528e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005292:	b29b      	uxth	r3, r3
 8005294:	8013      	strh	r3, [r2, #0]
 8005296:	f000 bcde 	b.w	8005c56 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800529a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800529e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	7b1b      	ldrb	r3, [r3, #12]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	f040 80bb 	bne.w	8005422 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80052ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80052b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	699a      	ldr	r2, [r3, #24]
 80052b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80052bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	691b      	ldr	r3, [r3, #16]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d917      	bls.n	80052f8 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 80052c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80052cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	691b      	ldr	r3, [r3, #16]
 80052d4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 80052d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80052dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	699a      	ldr	r2, [r3, #24]
 80052e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80052e8:	1ad2      	subs	r2, r2, r3
 80052ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80052ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	619a      	str	r2, [r3, #24]
 80052f6:	e00e      	b.n	8005316 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 80052f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80052fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	699b      	ldr	r3, [r3, #24]
 8005304:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 8005308:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800530c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2200      	movs	r2, #0
 8005314:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8005316:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800531a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005324:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005328:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005332:	b29b      	uxth	r3, r3
 8005334:	461a      	mov	r2, r3
 8005336:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800533a:	4413      	add	r3, r2
 800533c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005340:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005344:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	011a      	lsls	r2, r3, #4
 800534e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005352:	4413      	add	r3, r2
 8005354:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005358:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800535c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005360:	881b      	ldrh	r3, [r3, #0]
 8005362:	b29b      	uxth	r3, r3
 8005364:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005368:	b29a      	uxth	r2, r3
 800536a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800536e:	801a      	strh	r2, [r3, #0]
 8005370:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005374:	2b3e      	cmp	r3, #62	; 0x3e
 8005376:	d924      	bls.n	80053c2 <USB_EPStartXfer+0xec2>
 8005378:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800537c:	095b      	lsrs	r3, r3, #5
 800537e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005382:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005386:	f003 031f 	and.w	r3, r3, #31
 800538a:	2b00      	cmp	r3, #0
 800538c:	d104      	bne.n	8005398 <USB_EPStartXfer+0xe98>
 800538e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005392:	3b01      	subs	r3, #1
 8005394:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005398:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800539c:	881b      	ldrh	r3, [r3, #0]
 800539e:	b29a      	uxth	r2, r3
 80053a0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80053a4:	b29b      	uxth	r3, r3
 80053a6:	029b      	lsls	r3, r3, #10
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	4313      	orrs	r3, r2
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053b6:	b29a      	uxth	r2, r3
 80053b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053bc:	801a      	strh	r2, [r3, #0]
 80053be:	f000 bc10 	b.w	8005be2 <USB_EPStartXfer+0x16e2>
 80053c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d10c      	bne.n	80053e4 <USB_EPStartXfer+0xee4>
 80053ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053ce:	881b      	ldrh	r3, [r3, #0]
 80053d0:	b29b      	uxth	r3, r3
 80053d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053da:	b29a      	uxth	r2, r3
 80053dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053e0:	801a      	strh	r2, [r3, #0]
 80053e2:	e3fe      	b.n	8005be2 <USB_EPStartXfer+0x16e2>
 80053e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80053e8:	085b      	lsrs	r3, r3, #1
 80053ea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80053ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80053f2:	f003 0301 	and.w	r3, r3, #1
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d004      	beq.n	8005404 <USB_EPStartXfer+0xf04>
 80053fa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80053fe:	3301      	adds	r3, #1
 8005400:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005404:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005408:	881b      	ldrh	r3, [r3, #0]
 800540a:	b29a      	uxth	r2, r3
 800540c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005410:	b29b      	uxth	r3, r3
 8005412:	029b      	lsls	r3, r3, #10
 8005414:	b29b      	uxth	r3, r3
 8005416:	4313      	orrs	r3, r2
 8005418:	b29a      	uxth	r2, r3
 800541a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800541e:	801a      	strh	r2, [r3, #0]
 8005420:	e3df      	b.n	8005be2 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8005422:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005426:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	78db      	ldrb	r3, [r3, #3]
 800542e:	2b02      	cmp	r3, #2
 8005430:	f040 8218 	bne.w	8005864 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8005434:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005438:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	785b      	ldrb	r3, [r3, #1]
 8005440:	2b00      	cmp	r3, #0
 8005442:	f040 809d 	bne.w	8005580 <USB_EPStartXfer+0x1080>
 8005446:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800544a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005454:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005458:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005462:	b29b      	uxth	r3, r3
 8005464:	461a      	mov	r2, r3
 8005466:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800546a:	4413      	add	r3, r2
 800546c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005470:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005474:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	781b      	ldrb	r3, [r3, #0]
 800547c:	011a      	lsls	r2, r3, #4
 800547e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005482:	4413      	add	r3, r2
 8005484:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005488:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800548c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005490:	881b      	ldrh	r3, [r3, #0]
 8005492:	b29b      	uxth	r3, r3
 8005494:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005498:	b29a      	uxth	r2, r3
 800549a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800549e:	801a      	strh	r2, [r3, #0]
 80054a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80054a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	691b      	ldr	r3, [r3, #16]
 80054ac:	2b3e      	cmp	r3, #62	; 0x3e
 80054ae:	d92b      	bls.n	8005508 <USB_EPStartXfer+0x1008>
 80054b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80054b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	691b      	ldr	r3, [r3, #16]
 80054bc:	095b      	lsrs	r3, r3, #5
 80054be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80054c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80054c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	691b      	ldr	r3, [r3, #16]
 80054ce:	f003 031f 	and.w	r3, r3, #31
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d104      	bne.n	80054e0 <USB_EPStartXfer+0xfe0>
 80054d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054da:	3b01      	subs	r3, #1
 80054dc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80054e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80054e4:	881b      	ldrh	r3, [r3, #0]
 80054e6:	b29a      	uxth	r2, r3
 80054e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054ec:	b29b      	uxth	r3, r3
 80054ee:	029b      	lsls	r3, r3, #10
 80054f0:	b29b      	uxth	r3, r3
 80054f2:	4313      	orrs	r3, r2
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80054fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80054fe:	b29a      	uxth	r2, r3
 8005500:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005504:	801a      	strh	r2, [r3, #0]
 8005506:	e070      	b.n	80055ea <USB_EPStartXfer+0x10ea>
 8005508:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800550c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	691b      	ldr	r3, [r3, #16]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d10c      	bne.n	8005532 <USB_EPStartXfer+0x1032>
 8005518:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800551c:	881b      	ldrh	r3, [r3, #0]
 800551e:	b29b      	uxth	r3, r3
 8005520:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005524:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005528:	b29a      	uxth	r2, r3
 800552a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800552e:	801a      	strh	r2, [r3, #0]
 8005530:	e05b      	b.n	80055ea <USB_EPStartXfer+0x10ea>
 8005532:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005536:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	085b      	lsrs	r3, r3, #1
 8005540:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005544:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005548:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	691b      	ldr	r3, [r3, #16]
 8005550:	f003 0301 	and.w	r3, r3, #1
 8005554:	2b00      	cmp	r3, #0
 8005556:	d004      	beq.n	8005562 <USB_EPStartXfer+0x1062>
 8005558:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800555c:	3301      	adds	r3, #1
 800555e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005562:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005566:	881b      	ldrh	r3, [r3, #0]
 8005568:	b29a      	uxth	r2, r3
 800556a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800556e:	b29b      	uxth	r3, r3
 8005570:	029b      	lsls	r3, r3, #10
 8005572:	b29b      	uxth	r3, r3
 8005574:	4313      	orrs	r3, r2
 8005576:	b29a      	uxth	r2, r3
 8005578:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800557c:	801a      	strh	r2, [r3, #0]
 800557e:	e034      	b.n	80055ea <USB_EPStartXfer+0x10ea>
 8005580:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005584:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	785b      	ldrb	r3, [r3, #1]
 800558c:	2b01      	cmp	r3, #1
 800558e:	d12c      	bne.n	80055ea <USB_EPStartXfer+0x10ea>
 8005590:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005594:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800559e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80055a2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	461a      	mov	r2, r3
 80055b0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80055b4:	4413      	add	r3, r2
 80055b6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80055ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80055be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	011a      	lsls	r2, r3, #4
 80055c8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80055cc:	4413      	add	r3, r2
 80055ce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80055d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80055d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80055da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	691b      	ldr	r3, [r3, #16]
 80055e2:	b29a      	uxth	r2, r3
 80055e4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80055e8:	801a      	strh	r2, [r3, #0]
 80055ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80055ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80055f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80055fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	785b      	ldrb	r3, [r3, #1]
 8005604:	2b00      	cmp	r3, #0
 8005606:	f040 809d 	bne.w	8005744 <USB_EPStartXfer+0x1244>
 800560a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800560e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005618:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800561c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005626:	b29b      	uxth	r3, r3
 8005628:	461a      	mov	r2, r3
 800562a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800562e:	4413      	add	r3, r2
 8005630:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005634:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005638:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	011a      	lsls	r2, r3, #4
 8005642:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005646:	4413      	add	r3, r2
 8005648:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800564c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005650:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005654:	881b      	ldrh	r3, [r3, #0]
 8005656:	b29b      	uxth	r3, r3
 8005658:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800565c:	b29a      	uxth	r2, r3
 800565e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005662:	801a      	strh	r2, [r3, #0]
 8005664:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005668:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	691b      	ldr	r3, [r3, #16]
 8005670:	2b3e      	cmp	r3, #62	; 0x3e
 8005672:	d92b      	bls.n	80056cc <USB_EPStartXfer+0x11cc>
 8005674:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005678:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	691b      	ldr	r3, [r3, #16]
 8005680:	095b      	lsrs	r3, r3, #5
 8005682:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005686:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800568a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	691b      	ldr	r3, [r3, #16]
 8005692:	f003 031f 	and.w	r3, r3, #31
 8005696:	2b00      	cmp	r3, #0
 8005698:	d104      	bne.n	80056a4 <USB_EPStartXfer+0x11a4>
 800569a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800569e:	3b01      	subs	r3, #1
 80056a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80056a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80056a8:	881b      	ldrh	r3, [r3, #0]
 80056aa:	b29a      	uxth	r2, r3
 80056ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	029b      	lsls	r3, r3, #10
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	4313      	orrs	r3, r2
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056c2:	b29a      	uxth	r2, r3
 80056c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80056c8:	801a      	strh	r2, [r3, #0]
 80056ca:	e069      	b.n	80057a0 <USB_EPStartXfer+0x12a0>
 80056cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80056d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	691b      	ldr	r3, [r3, #16]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d10c      	bne.n	80056f6 <USB_EPStartXfer+0x11f6>
 80056dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80056e0:	881b      	ldrh	r3, [r3, #0]
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056ec:	b29a      	uxth	r2, r3
 80056ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80056f2:	801a      	strh	r2, [r3, #0]
 80056f4:	e054      	b.n	80057a0 <USB_EPStartXfer+0x12a0>
 80056f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80056fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	691b      	ldr	r3, [r3, #16]
 8005702:	085b      	lsrs	r3, r3, #1
 8005704:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005708:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800570c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	691b      	ldr	r3, [r3, #16]
 8005714:	f003 0301 	and.w	r3, r3, #1
 8005718:	2b00      	cmp	r3, #0
 800571a:	d004      	beq.n	8005726 <USB_EPStartXfer+0x1226>
 800571c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005720:	3301      	adds	r3, #1
 8005722:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005726:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800572a:	881b      	ldrh	r3, [r3, #0]
 800572c:	b29a      	uxth	r2, r3
 800572e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005732:	b29b      	uxth	r3, r3
 8005734:	029b      	lsls	r3, r3, #10
 8005736:	b29b      	uxth	r3, r3
 8005738:	4313      	orrs	r3, r2
 800573a:	b29a      	uxth	r2, r3
 800573c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005740:	801a      	strh	r2, [r3, #0]
 8005742:	e02d      	b.n	80057a0 <USB_EPStartXfer+0x12a0>
 8005744:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005748:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	785b      	ldrb	r3, [r3, #1]
 8005750:	2b01      	cmp	r3, #1
 8005752:	d125      	bne.n	80057a0 <USB_EPStartXfer+0x12a0>
 8005754:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005758:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005762:	b29b      	uxth	r3, r3
 8005764:	461a      	mov	r2, r3
 8005766:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800576a:	4413      	add	r3, r2
 800576c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8005770:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005774:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	781b      	ldrb	r3, [r3, #0]
 800577c:	011a      	lsls	r2, r3, #4
 800577e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005782:	4413      	add	r3, r2
 8005784:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005788:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800578c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005790:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	691b      	ldr	r3, [r3, #16]
 8005798:	b29a      	uxth	r2, r3
 800579a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800579e:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80057a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80057a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	69db      	ldr	r3, [r3, #28]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	f000 8218 	beq.w	8005be2 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80057b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80057b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80057c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	781b      	ldrb	r3, [r3, #0]
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	4413      	add	r3, r2
 80057cc:	881b      	ldrh	r3, [r3, #0]
 80057ce:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80057d2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80057d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d005      	beq.n	80057ea <USB_EPStartXfer+0x12ea>
 80057de:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80057e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d10d      	bne.n	8005806 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80057ea:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80057ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	f040 81f5 	bne.w	8005be2 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80057f8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80057fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005800:	2b00      	cmp	r3, #0
 8005802:	f040 81ee 	bne.w	8005be2 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8005806:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800580a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005814:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	781b      	ldrb	r3, [r3, #0]
 800581c:	009b      	lsls	r3, r3, #2
 800581e:	4413      	add	r3, r2
 8005820:	881b      	ldrh	r3, [r3, #0]
 8005822:	b29b      	uxth	r3, r3
 8005824:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005828:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800582c:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8005830:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005834:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800583e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	009b      	lsls	r3, r3, #2
 8005848:	441a      	add	r2, r3
 800584a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800584e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005852:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005856:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800585a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800585e:	b29b      	uxth	r3, r3
 8005860:	8013      	strh	r3, [r2, #0]
 8005862:	e1be      	b.n	8005be2 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8005864:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005868:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	78db      	ldrb	r3, [r3, #3]
 8005870:	2b01      	cmp	r3, #1
 8005872:	f040 81b4 	bne.w	8005bde <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8005876:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800587a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	699a      	ldr	r2, [r3, #24]
 8005882:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005886:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	691b      	ldr	r3, [r3, #16]
 800588e:	429a      	cmp	r2, r3
 8005890:	d917      	bls.n	80058c2 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8005892:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005896:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 80058a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80058a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	699a      	ldr	r2, [r3, #24]
 80058ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80058b2:	1ad2      	subs	r2, r2, r3
 80058b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80058b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	619a      	str	r2, [r3, #24]
 80058c0:	e00e      	b.n	80058e0 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 80058c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80058c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	699b      	ldr	r3, [r3, #24]
 80058ce:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 80058d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80058d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	2200      	movs	r2, #0
 80058de:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80058e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80058e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	785b      	ldrb	r3, [r3, #1]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	f040 8085 	bne.w	80059fc <USB_EPStartXfer+0x14fc>
 80058f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80058f6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005900:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005904:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800590e:	b29b      	uxth	r3, r3
 8005910:	461a      	mov	r2, r3
 8005912:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005916:	4413      	add	r3, r2
 8005918:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800591c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005920:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	781b      	ldrb	r3, [r3, #0]
 8005928:	011a      	lsls	r2, r3, #4
 800592a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800592e:	4413      	add	r3, r2
 8005930:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005934:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005938:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800593c:	881b      	ldrh	r3, [r3, #0]
 800593e:	b29b      	uxth	r3, r3
 8005940:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005944:	b29a      	uxth	r2, r3
 8005946:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800594a:	801a      	strh	r2, [r3, #0]
 800594c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005950:	2b3e      	cmp	r3, #62	; 0x3e
 8005952:	d923      	bls.n	800599c <USB_EPStartXfer+0x149c>
 8005954:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005958:	095b      	lsrs	r3, r3, #5
 800595a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800595e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005962:	f003 031f 	and.w	r3, r3, #31
 8005966:	2b00      	cmp	r3, #0
 8005968:	d104      	bne.n	8005974 <USB_EPStartXfer+0x1474>
 800596a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800596e:	3b01      	subs	r3, #1
 8005970:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8005974:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005978:	881b      	ldrh	r3, [r3, #0]
 800597a:	b29a      	uxth	r2, r3
 800597c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005980:	b29b      	uxth	r3, r3
 8005982:	029b      	lsls	r3, r3, #10
 8005984:	b29b      	uxth	r3, r3
 8005986:	4313      	orrs	r3, r2
 8005988:	b29b      	uxth	r3, r3
 800598a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800598e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005992:	b29a      	uxth	r2, r3
 8005994:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005998:	801a      	strh	r2, [r3, #0]
 800599a:	e060      	b.n	8005a5e <USB_EPStartXfer+0x155e>
 800599c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d10c      	bne.n	80059be <USB_EPStartXfer+0x14be>
 80059a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80059a8:	881b      	ldrh	r3, [r3, #0]
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059b4:	b29a      	uxth	r2, r3
 80059b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80059ba:	801a      	strh	r2, [r3, #0]
 80059bc:	e04f      	b.n	8005a5e <USB_EPStartXfer+0x155e>
 80059be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80059c2:	085b      	lsrs	r3, r3, #1
 80059c4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80059c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80059cc:	f003 0301 	and.w	r3, r3, #1
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d004      	beq.n	80059de <USB_EPStartXfer+0x14de>
 80059d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80059d8:	3301      	adds	r3, #1
 80059da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80059de:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80059e2:	881b      	ldrh	r3, [r3, #0]
 80059e4:	b29a      	uxth	r2, r3
 80059e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80059ea:	b29b      	uxth	r3, r3
 80059ec:	029b      	lsls	r3, r3, #10
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	4313      	orrs	r3, r2
 80059f2:	b29a      	uxth	r2, r3
 80059f4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80059f8:	801a      	strh	r2, [r3, #0]
 80059fa:	e030      	b.n	8005a5e <USB_EPStartXfer+0x155e>
 80059fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	785b      	ldrb	r3, [r3, #1]
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d128      	bne.n	8005a5e <USB_EPStartXfer+0x155e>
 8005a0c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a10:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8005a1a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a1e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005a30:	4413      	add	r3, r2
 8005a32:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8005a36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a3a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	781b      	ldrb	r3, [r3, #0]
 8005a42:	011a      	lsls	r2, r3, #4
 8005a44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005a48:	4413      	add	r3, r2
 8005a4a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005a4e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005a52:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005a56:	b29a      	uxth	r2, r3
 8005a58:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005a5c:	801a      	strh	r2, [r3, #0]
 8005a5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a62:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005a6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a70:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	785b      	ldrb	r3, [r3, #1]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	f040 8085 	bne.w	8005b88 <USB_EPStartXfer+0x1688>
 8005a7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a82:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8005a8c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a90:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005aa2:	4413      	add	r3, r2
 8005aa4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8005aa8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005aac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	781b      	ldrb	r3, [r3, #0]
 8005ab4:	011a      	lsls	r2, r3, #4
 8005ab6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005aba:	4413      	add	r3, r2
 8005abc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005ac0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ac4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005ac8:	881b      	ldrh	r3, [r3, #0]
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005ad0:	b29a      	uxth	r2, r3
 8005ad2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005ad6:	801a      	strh	r2, [r3, #0]
 8005ad8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005adc:	2b3e      	cmp	r3, #62	; 0x3e
 8005ade:	d923      	bls.n	8005b28 <USB_EPStartXfer+0x1628>
 8005ae0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005ae4:	095b      	lsrs	r3, r3, #5
 8005ae6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005aea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005aee:	f003 031f 	and.w	r3, r3, #31
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d104      	bne.n	8005b00 <USB_EPStartXfer+0x1600>
 8005af6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005afa:	3b01      	subs	r3, #1
 8005afc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005b00:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005b04:	881b      	ldrh	r3, [r3, #0]
 8005b06:	b29a      	uxth	r2, r3
 8005b08:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	029b      	lsls	r3, r3, #10
 8005b10:	b29b      	uxth	r3, r3
 8005b12:	4313      	orrs	r3, r2
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b1e:	b29a      	uxth	r2, r3
 8005b20:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005b24:	801a      	strh	r2, [r3, #0]
 8005b26:	e05c      	b.n	8005be2 <USB_EPStartXfer+0x16e2>
 8005b28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d10c      	bne.n	8005b4a <USB_EPStartXfer+0x164a>
 8005b30:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005b34:	881b      	ldrh	r3, [r3, #0]
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b40:	b29a      	uxth	r2, r3
 8005b42:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005b46:	801a      	strh	r2, [r3, #0]
 8005b48:	e04b      	b.n	8005be2 <USB_EPStartXfer+0x16e2>
 8005b4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005b4e:	085b      	lsrs	r3, r3, #1
 8005b50:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005b54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005b58:	f003 0301 	and.w	r3, r3, #1
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d004      	beq.n	8005b6a <USB_EPStartXfer+0x166a>
 8005b60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005b64:	3301      	adds	r3, #1
 8005b66:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005b6a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005b6e:	881b      	ldrh	r3, [r3, #0]
 8005b70:	b29a      	uxth	r2, r3
 8005b72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	029b      	lsls	r3, r3, #10
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	b29a      	uxth	r2, r3
 8005b80:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005b84:	801a      	strh	r2, [r3, #0]
 8005b86:	e02c      	b.n	8005be2 <USB_EPStartXfer+0x16e2>
 8005b88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	785b      	ldrb	r3, [r3, #1]
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d124      	bne.n	8005be2 <USB_EPStartXfer+0x16e2>
 8005b98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b9c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	461a      	mov	r2, r3
 8005baa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005bae:	4413      	add	r3, r2
 8005bb0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005bb4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005bb8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	781b      	ldrb	r3, [r3, #0]
 8005bc0:	011a      	lsls	r2, r3, #4
 8005bc2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005bc6:	4413      	add	r3, r2
 8005bc8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005bcc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005bd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005bd4:	b29a      	uxth	r2, r3
 8005bd6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005bda:	801a      	strh	r2, [r3, #0]
 8005bdc:	e001      	b.n	8005be2 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e03a      	b.n	8005c58 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005be2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005be6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005bf0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	781b      	ldrb	r3, [r3, #0]
 8005bf8:	009b      	lsls	r3, r3, #2
 8005bfa:	4413      	add	r3, r2
 8005bfc:	881b      	ldrh	r3, [r3, #0]
 8005bfe:	b29b      	uxth	r3, r3
 8005c00:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c08:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8005c0c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8005c10:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005c14:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8005c18:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8005c1c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005c20:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8005c24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005c28:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005c32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	781b      	ldrb	r3, [r3, #0]
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	441a      	add	r2, r3
 8005c3e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8005c42:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c46:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005c56:	2300      	movs	r3, #0
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}

08005c62 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005c62:	b480      	push	{r7}
 8005c64:	b085      	sub	sp, #20
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	6078      	str	r0, [r7, #4]
 8005c6a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	785b      	ldrb	r3, [r3, #1]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d020      	beq.n	8005cb6 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005c74:	687a      	ldr	r2, [r7, #4]
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	781b      	ldrb	r3, [r3, #0]
 8005c7a:	009b      	lsls	r3, r3, #2
 8005c7c:	4413      	add	r3, r2
 8005c7e:	881b      	ldrh	r3, [r3, #0]
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c8a:	81bb      	strh	r3, [r7, #12]
 8005c8c:	89bb      	ldrh	r3, [r7, #12]
 8005c8e:	f083 0310 	eor.w	r3, r3, #16
 8005c92:	81bb      	strh	r3, [r7, #12]
 8005c94:	687a      	ldr	r2, [r7, #4]
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	781b      	ldrb	r3, [r3, #0]
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	441a      	add	r2, r3
 8005c9e:	89bb      	ldrh	r3, [r7, #12]
 8005ca0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ca4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ca8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	8013      	strh	r3, [r2, #0]
 8005cb4:	e01f      	b.n	8005cf6 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	781b      	ldrb	r3, [r3, #0]
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	4413      	add	r3, r2
 8005cc0:	881b      	ldrh	r3, [r3, #0]
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005cc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ccc:	81fb      	strh	r3, [r7, #14]
 8005cce:	89fb      	ldrh	r3, [r7, #14]
 8005cd0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005cd4:	81fb      	strh	r3, [r7, #14]
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	781b      	ldrb	r3, [r3, #0]
 8005cdc:	009b      	lsls	r3, r3, #2
 8005cde:	441a      	add	r2, r3
 8005ce0:	89fb      	ldrh	r3, [r7, #14]
 8005ce2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ce6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005cf6:	2300      	movs	r3, #0
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	3714      	adds	r7, #20
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bc80      	pop	{r7}
 8005d00:	4770      	bx	lr

08005d02 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005d02:	b480      	push	{r7}
 8005d04:	b087      	sub	sp, #28
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	6078      	str	r0, [r7, #4]
 8005d0a:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	7b1b      	ldrb	r3, [r3, #12]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	f040 809d 	bne.w	8005e50 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	785b      	ldrb	r3, [r3, #1]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d04c      	beq.n	8005db8 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005d1e:	687a      	ldr	r2, [r7, #4]
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	781b      	ldrb	r3, [r3, #0]
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	4413      	add	r3, r2
 8005d28:	881b      	ldrh	r3, [r3, #0]
 8005d2a:	823b      	strh	r3, [r7, #16]
 8005d2c:	8a3b      	ldrh	r3, [r7, #16]
 8005d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d01b      	beq.n	8005d6e <USB_EPClearStall+0x6c>
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	781b      	ldrb	r3, [r3, #0]
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	4413      	add	r3, r2
 8005d40:	881b      	ldrh	r3, [r3, #0]
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d4c:	81fb      	strh	r3, [r7, #14]
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	781b      	ldrb	r3, [r3, #0]
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	441a      	add	r2, r3
 8005d58:	89fb      	ldrh	r3, [r7, #14]
 8005d5a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d5e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d66:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	78db      	ldrb	r3, [r3, #3]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d06c      	beq.n	8005e50 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005d76:	687a      	ldr	r2, [r7, #4]
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	781b      	ldrb	r3, [r3, #0]
 8005d7c:	009b      	lsls	r3, r3, #2
 8005d7e:	4413      	add	r3, r2
 8005d80:	881b      	ldrh	r3, [r3, #0]
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d8c:	81bb      	strh	r3, [r7, #12]
 8005d8e:	89bb      	ldrh	r3, [r7, #12]
 8005d90:	f083 0320 	eor.w	r3, r3, #32
 8005d94:	81bb      	strh	r3, [r7, #12]
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	781b      	ldrb	r3, [r3, #0]
 8005d9c:	009b      	lsls	r3, r3, #2
 8005d9e:	441a      	add	r2, r3
 8005da0:	89bb      	ldrh	r3, [r7, #12]
 8005da2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005da6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005daa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005dae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	8013      	strh	r3, [r2, #0]
 8005db6:	e04b      	b.n	8005e50 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005db8:	687a      	ldr	r2, [r7, #4]
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	781b      	ldrb	r3, [r3, #0]
 8005dbe:	009b      	lsls	r3, r3, #2
 8005dc0:	4413      	add	r3, r2
 8005dc2:	881b      	ldrh	r3, [r3, #0]
 8005dc4:	82fb      	strh	r3, [r7, #22]
 8005dc6:	8afb      	ldrh	r3, [r7, #22]
 8005dc8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d01b      	beq.n	8005e08 <USB_EPClearStall+0x106>
 8005dd0:	687a      	ldr	r2, [r7, #4]
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	781b      	ldrb	r3, [r3, #0]
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	4413      	add	r3, r2
 8005dda:	881b      	ldrh	r3, [r3, #0]
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005de2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005de6:	82bb      	strh	r3, [r7, #20]
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	781b      	ldrb	r3, [r3, #0]
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	441a      	add	r2, r3
 8005df2:	8abb      	ldrh	r3, [r7, #20]
 8005df4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005df8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005dfc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005e00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	781b      	ldrb	r3, [r3, #0]
 8005e0e:	009b      	lsls	r3, r3, #2
 8005e10:	4413      	add	r3, r2
 8005e12:	881b      	ldrh	r3, [r3, #0]
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e1e:	827b      	strh	r3, [r7, #18]
 8005e20:	8a7b      	ldrh	r3, [r7, #18]
 8005e22:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005e26:	827b      	strh	r3, [r7, #18]
 8005e28:	8a7b      	ldrh	r3, [r7, #18]
 8005e2a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005e2e:	827b      	strh	r3, [r7, #18]
 8005e30:	687a      	ldr	r2, [r7, #4]
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	781b      	ldrb	r3, [r3, #0]
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	441a      	add	r2, r3
 8005e3a:	8a7b      	ldrh	r3, [r7, #18]
 8005e3c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e40:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8005e50:	2300      	movs	r3, #0
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	371c      	adds	r7, #28
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bc80      	pop	{r7}
 8005e5a:	4770      	bx	lr

08005e5c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	460b      	mov	r3, r1
 8005e66:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8005e68:	78fb      	ldrb	r3, [r7, #3]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d103      	bne.n	8005e76 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2280      	movs	r2, #128	; 0x80
 8005e72:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005e76:	2300      	movs	r3, #0
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bc80      	pop	{r7}
 8005e80:	4770      	bx	lr

08005e82 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8005e82:	b480      	push	{r7}
 8005e84:	b083      	sub	sp, #12
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005e8a:	2300      	movs	r3, #0
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bc80      	pop	{r7}
 8005e94:	4770      	bx	lr

08005e96 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8005e96:	b480      	push	{r7}
 8005e98:	b083      	sub	sp, #12
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005e9e:	2300      	movs	r3, #0
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bc80      	pop	{r7}
 8005ea8:	4770      	bx	lr

08005eaa <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8005eaa:	b480      	push	{r7}
 8005eac:	b085      	sub	sp, #20
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3714      	adds	r7, #20
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bc80      	pop	{r7}
 8005ec6:	4770      	bx	lr

08005ec8 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b083      	sub	sp, #12
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	370c      	adds	r7, #12
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bc80      	pop	{r7}
 8005edc:	4770      	bx	lr

08005ede <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b08b      	sub	sp, #44	; 0x2c
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	60f8      	str	r0, [r7, #12]
 8005ee6:	60b9      	str	r1, [r7, #8]
 8005ee8:	4611      	mov	r1, r2
 8005eea:	461a      	mov	r2, r3
 8005eec:	460b      	mov	r3, r1
 8005eee:	80fb      	strh	r3, [r7, #6]
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005ef4:	88bb      	ldrh	r3, [r7, #4]
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	085b      	lsrs	r3, r3, #1
 8005efa:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005f04:	88fb      	ldrh	r3, [r7, #6]
 8005f06:	005a      	lsls	r2, r3, #1
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f10:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8005f12:	69bb      	ldr	r3, [r7, #24]
 8005f14:	627b      	str	r3, [r7, #36]	; 0x24
 8005f16:	e01e      	b.n	8005f56 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8005f18:	69fb      	ldr	r3, [r7, #28]
 8005f1a:	781b      	ldrb	r3, [r3, #0]
 8005f1c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	3301      	adds	r3, #1
 8005f22:	781b      	ldrb	r3, [r3, #0]
 8005f24:	021b      	lsls	r3, r3, #8
 8005f26:	b21a      	sxth	r2, r3
 8005f28:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	b21b      	sxth	r3, r3
 8005f30:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8005f32:	6a3b      	ldr	r3, [r7, #32]
 8005f34:	8a7a      	ldrh	r2, [r7, #18]
 8005f36:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8005f38:	6a3b      	ldr	r3, [r7, #32]
 8005f3a:	3302      	adds	r3, #2
 8005f3c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8005f3e:	6a3b      	ldr	r3, [r7, #32]
 8005f40:	3302      	adds	r3, #2
 8005f42:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8005f44:	69fb      	ldr	r3, [r7, #28]
 8005f46:	3301      	adds	r3, #1
 8005f48:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8005f4a:	69fb      	ldr	r3, [r7, #28]
 8005f4c:	3301      	adds	r3, #1
 8005f4e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8005f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f52:	3b01      	subs	r3, #1
 8005f54:	627b      	str	r3, [r7, #36]	; 0x24
 8005f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d1dd      	bne.n	8005f18 <USB_WritePMA+0x3a>
  }
}
 8005f5c:	bf00      	nop
 8005f5e:	bf00      	nop
 8005f60:	372c      	adds	r7, #44	; 0x2c
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bc80      	pop	{r7}
 8005f66:	4770      	bx	lr

08005f68 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b08b      	sub	sp, #44	; 0x2c
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	60b9      	str	r1, [r7, #8]
 8005f72:	4611      	mov	r1, r2
 8005f74:	461a      	mov	r2, r3
 8005f76:	460b      	mov	r3, r1
 8005f78:	80fb      	strh	r3, [r7, #6]
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005f7e:	88bb      	ldrh	r3, [r7, #4]
 8005f80:	085b      	lsrs	r3, r3, #1
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005f8e:	88fb      	ldrh	r3, [r7, #6]
 8005f90:	005a      	lsls	r2, r3, #1
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	4413      	add	r3, r2
 8005f96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f9a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	627b      	str	r3, [r7, #36]	; 0x24
 8005fa0:	e01b      	b.n	8005fda <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8005fa2:	6a3b      	ldr	r3, [r7, #32]
 8005fa4:	881b      	ldrh	r3, [r3, #0]
 8005fa6:	b29b      	uxth	r3, r3
 8005fa8:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8005faa:	6a3b      	ldr	r3, [r7, #32]
 8005fac:	3302      	adds	r3, #2
 8005fae:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	b2da      	uxtb	r2, r3
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005fb8:	69fb      	ldr	r3, [r7, #28]
 8005fba:	3301      	adds	r3, #1
 8005fbc:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	0a1b      	lsrs	r3, r3, #8
 8005fc2:	b2da      	uxtb	r2, r3
 8005fc4:	69fb      	ldr	r3, [r7, #28]
 8005fc6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005fc8:	69fb      	ldr	r3, [r7, #28]
 8005fca:	3301      	adds	r3, #1
 8005fcc:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8005fce:	6a3b      	ldr	r3, [r7, #32]
 8005fd0:	3302      	adds	r3, #2
 8005fd2:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8005fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fd6:	3b01      	subs	r3, #1
 8005fd8:	627b      	str	r3, [r7, #36]	; 0x24
 8005fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d1e0      	bne.n	8005fa2 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8005fe0:	88bb      	ldrh	r3, [r7, #4]
 8005fe2:	f003 0301 	and.w	r3, r3, #1
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d007      	beq.n	8005ffc <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8005fec:	6a3b      	ldr	r3, [r7, #32]
 8005fee:	881b      	ldrh	r3, [r3, #0]
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	b2da      	uxtb	r2, r3
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	701a      	strb	r2, [r3, #0]
  }
}
 8005ffc:	bf00      	nop
 8005ffe:	372c      	adds	r7, #44	; 0x2c
 8006000:	46bd      	mov	sp, r7
 8006002:	bc80      	pop	{r7}
 8006004:	4770      	bx	lr

08006006 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006006:	b580      	push	{r7, lr}
 8006008:	b084      	sub	sp, #16
 800600a:	af00      	add	r7, sp, #0
 800600c:	6078      	str	r0, [r7, #4]
 800600e:	460b      	mov	r3, r1
 8006010:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006012:	2300      	movs	r3, #0
 8006014:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	7c1b      	ldrb	r3, [r3, #16]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d115      	bne.n	800604a <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800601e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006022:	2202      	movs	r2, #2
 8006024:	2181      	movs	r1, #129	; 0x81
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f001 fe53 	bl	8007cd2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006032:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006036:	2202      	movs	r2, #2
 8006038:	2101      	movs	r1, #1
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f001 fe49 	bl	8007cd2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8006048:	e012      	b.n	8006070 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800604a:	2340      	movs	r3, #64	; 0x40
 800604c:	2202      	movs	r2, #2
 800604e:	2181      	movs	r1, #129	; 0x81
 8006050:	6878      	ldr	r0, [r7, #4]
 8006052:	f001 fe3e 	bl	8007cd2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2201      	movs	r2, #1
 800605a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800605c:	2340      	movs	r3, #64	; 0x40
 800605e:	2202      	movs	r2, #2
 8006060:	2101      	movs	r1, #1
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f001 fe35 	bl	8007cd2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006070:	2308      	movs	r3, #8
 8006072:	2203      	movs	r2, #3
 8006074:	2182      	movs	r1, #130	; 0x82
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f001 fe2b 	bl	8007cd2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006082:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006086:	f001 ff4b 	bl	8007f20 <USBD_static_malloc>
 800608a:	4602      	mov	r2, r0
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006098:	2b00      	cmp	r3, #0
 800609a:	d102      	bne.n	80060a2 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800609c:	2301      	movs	r3, #1
 800609e:	73fb      	strb	r3, [r7, #15]
 80060a0:	e026      	b.n	80060f0 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80060a8:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	2200      	movs	r2, #0
 80060c0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	7c1b      	ldrb	r3, [r3, #16]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d109      	bne.n	80060e0 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80060d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80060d6:	2101      	movs	r1, #1
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f001 feeb 	bl	8007eb4 <USBD_LL_PrepareReceive>
 80060de:	e007      	b.n	80060f0 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80060e6:	2340      	movs	r3, #64	; 0x40
 80060e8:	2101      	movs	r1, #1
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f001 fee2 	bl	8007eb4 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80060f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3710      	adds	r7, #16
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}

080060fa <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80060fa:	b580      	push	{r7, lr}
 80060fc:	b084      	sub	sp, #16
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
 8006102:	460b      	mov	r3, r1
 8006104:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006106:	2300      	movs	r3, #0
 8006108:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800610a:	2181      	movs	r1, #129	; 0x81
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f001 fe06 	bl	8007d1e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2200      	movs	r2, #0
 8006116:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006118:	2101      	movs	r1, #1
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f001 fdff 	bl	8007d1e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006128:	2182      	movs	r1, #130	; 0x82
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f001 fdf7 	bl	8007d1e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800613c:	2b00      	cmp	r3, #0
 800613e:	d00e      	beq.n	800615e <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006150:	4618      	mov	r0, r3
 8006152:	f001 fef1 	bl	8007f38 <USBD_static_free>
    pdev->pClassData = NULL;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800615e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006160:	4618      	mov	r0, r3
 8006162:	3710      	adds	r7, #16
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b086      	sub	sp, #24
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
 8006170:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006178:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800617a:	2300      	movs	r3, #0
 800617c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800617e:	2300      	movs	r3, #0
 8006180:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8006182:	2300      	movs	r3, #0
 8006184:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	781b      	ldrb	r3, [r3, #0]
 800618a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800618e:	2b00      	cmp	r3, #0
 8006190:	d039      	beq.n	8006206 <USBD_CDC_Setup+0x9e>
 8006192:	2b20      	cmp	r3, #32
 8006194:	d17f      	bne.n	8006296 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	88db      	ldrh	r3, [r3, #6]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d029      	beq.n	80061f2 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	b25b      	sxtb	r3, r3
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	da11      	bge.n	80061cc <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	683a      	ldr	r2, [r7, #0]
 80061b2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80061b4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80061b6:	683a      	ldr	r2, [r7, #0]
 80061b8:	88d2      	ldrh	r2, [r2, #6]
 80061ba:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80061bc:	6939      	ldr	r1, [r7, #16]
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	88db      	ldrh	r3, [r3, #6]
 80061c2:	461a      	mov	r2, r3
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f001 f9da 	bl	800757e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80061ca:	e06b      	b.n	80062a4 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	785a      	ldrb	r2, [r3, #1]
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	88db      	ldrh	r3, [r3, #6]
 80061da:	b2da      	uxtb	r2, r3
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80061e2:	6939      	ldr	r1, [r7, #16]
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	88db      	ldrh	r3, [r3, #6]
 80061e8:	461a      	mov	r2, r3
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f001 f9f5 	bl	80075da <USBD_CtlPrepareRx>
      break;
 80061f0:	e058      	b.n	80062a4 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	683a      	ldr	r2, [r7, #0]
 80061fc:	7850      	ldrb	r0, [r2, #1]
 80061fe:	2200      	movs	r2, #0
 8006200:	6839      	ldr	r1, [r7, #0]
 8006202:	4798      	blx	r3
      break;
 8006204:	e04e      	b.n	80062a4 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	785b      	ldrb	r3, [r3, #1]
 800620a:	2b0b      	cmp	r3, #11
 800620c:	d02e      	beq.n	800626c <USBD_CDC_Setup+0x104>
 800620e:	2b0b      	cmp	r3, #11
 8006210:	dc38      	bgt.n	8006284 <USBD_CDC_Setup+0x11c>
 8006212:	2b00      	cmp	r3, #0
 8006214:	d002      	beq.n	800621c <USBD_CDC_Setup+0xb4>
 8006216:	2b0a      	cmp	r3, #10
 8006218:	d014      	beq.n	8006244 <USBD_CDC_Setup+0xdc>
 800621a:	e033      	b.n	8006284 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006222:	2b03      	cmp	r3, #3
 8006224:	d107      	bne.n	8006236 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8006226:	f107 030c 	add.w	r3, r7, #12
 800622a:	2202      	movs	r2, #2
 800622c:	4619      	mov	r1, r3
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f001 f9a5 	bl	800757e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006234:	e02e      	b.n	8006294 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006236:	6839      	ldr	r1, [r7, #0]
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f001 f936 	bl	80074aa <USBD_CtlError>
            ret = USBD_FAIL;
 800623e:	2302      	movs	r3, #2
 8006240:	75fb      	strb	r3, [r7, #23]
          break;
 8006242:	e027      	b.n	8006294 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800624a:	2b03      	cmp	r3, #3
 800624c:	d107      	bne.n	800625e <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800624e:	f107 030f 	add.w	r3, r7, #15
 8006252:	2201      	movs	r2, #1
 8006254:	4619      	mov	r1, r3
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f001 f991 	bl	800757e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800625c:	e01a      	b.n	8006294 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800625e:	6839      	ldr	r1, [r7, #0]
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f001 f922 	bl	80074aa <USBD_CtlError>
            ret = USBD_FAIL;
 8006266:	2302      	movs	r3, #2
 8006268:	75fb      	strb	r3, [r7, #23]
          break;
 800626a:	e013      	b.n	8006294 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006272:	2b03      	cmp	r3, #3
 8006274:	d00d      	beq.n	8006292 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8006276:	6839      	ldr	r1, [r7, #0]
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f001 f916 	bl	80074aa <USBD_CtlError>
            ret = USBD_FAIL;
 800627e:	2302      	movs	r3, #2
 8006280:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006282:	e006      	b.n	8006292 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8006284:	6839      	ldr	r1, [r7, #0]
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f001 f90f 	bl	80074aa <USBD_CtlError>
          ret = USBD_FAIL;
 800628c:	2302      	movs	r3, #2
 800628e:	75fb      	strb	r3, [r7, #23]
          break;
 8006290:	e000      	b.n	8006294 <USBD_CDC_Setup+0x12c>
          break;
 8006292:	bf00      	nop
      }
      break;
 8006294:	e006      	b.n	80062a4 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8006296:	6839      	ldr	r1, [r7, #0]
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f001 f906 	bl	80074aa <USBD_CtlError>
      ret = USBD_FAIL;
 800629e:	2302      	movs	r3, #2
 80062a0:	75fb      	strb	r3, [r7, #23]
      break;
 80062a2:	bf00      	nop
  }

  return ret;
 80062a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3718      	adds	r7, #24
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}

080062ae <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80062ae:	b580      	push	{r7, lr}
 80062b0:	b084      	sub	sp, #16
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	6078      	str	r0, [r7, #4]
 80062b6:	460b      	mov	r3, r1
 80062b8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80062c0:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80062c8:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d03a      	beq.n	800634a <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80062d4:	78fa      	ldrb	r2, [r7, #3]
 80062d6:	6879      	ldr	r1, [r7, #4]
 80062d8:	4613      	mov	r3, r2
 80062da:	009b      	lsls	r3, r3, #2
 80062dc:	4413      	add	r3, r2
 80062de:	009b      	lsls	r3, r3, #2
 80062e0:	440b      	add	r3, r1
 80062e2:	331c      	adds	r3, #28
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d029      	beq.n	800633e <USBD_CDC_DataIn+0x90>
 80062ea:	78fa      	ldrb	r2, [r7, #3]
 80062ec:	6879      	ldr	r1, [r7, #4]
 80062ee:	4613      	mov	r3, r2
 80062f0:	009b      	lsls	r3, r3, #2
 80062f2:	4413      	add	r3, r2
 80062f4:	009b      	lsls	r3, r3, #2
 80062f6:	440b      	add	r3, r1
 80062f8:	331c      	adds	r3, #28
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	78f9      	ldrb	r1, [r7, #3]
 80062fe:	68b8      	ldr	r0, [r7, #8]
 8006300:	460b      	mov	r3, r1
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	440b      	add	r3, r1
 8006306:	00db      	lsls	r3, r3, #3
 8006308:	4403      	add	r3, r0
 800630a:	3338      	adds	r3, #56	; 0x38
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	fbb2 f1f3 	udiv	r1, r2, r3
 8006312:	fb01 f303 	mul.w	r3, r1, r3
 8006316:	1ad3      	subs	r3, r2, r3
 8006318:	2b00      	cmp	r3, #0
 800631a:	d110      	bne.n	800633e <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800631c:	78fa      	ldrb	r2, [r7, #3]
 800631e:	6879      	ldr	r1, [r7, #4]
 8006320:	4613      	mov	r3, r2
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	4413      	add	r3, r2
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	440b      	add	r3, r1
 800632a:	331c      	adds	r3, #28
 800632c:	2200      	movs	r2, #0
 800632e:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006330:	78f9      	ldrb	r1, [r7, #3]
 8006332:	2300      	movs	r3, #0
 8006334:	2200      	movs	r2, #0
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f001 fd99 	bl	8007e6e <USBD_LL_Transmit>
 800633c:	e003      	b.n	8006346 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2200      	movs	r2, #0
 8006342:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8006346:	2300      	movs	r3, #0
 8006348:	e000      	b.n	800634c <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800634a:	2302      	movs	r3, #2
  }
}
 800634c:	4618      	mov	r0, r3
 800634e:	3710      	adds	r7, #16
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}

08006354 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b084      	sub	sp, #16
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	460b      	mov	r3, r1
 800635e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006366:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006368:	78fb      	ldrb	r3, [r7, #3]
 800636a:	4619      	mov	r1, r3
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f001 fdc4 	bl	8007efa <USBD_LL_GetRxDataSize>
 8006372:	4602      	mov	r2, r0
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006380:	2b00      	cmp	r3, #0
 8006382:	d00d      	beq.n	80063a0 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800638a:	68db      	ldr	r3, [r3, #12]
 800638c:	68fa      	ldr	r2, [r7, #12]
 800638e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006392:	68fa      	ldr	r2, [r7, #12]
 8006394:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006398:	4611      	mov	r1, r2
 800639a:	4798      	blx	r3

    return USBD_OK;
 800639c:	2300      	movs	r3, #0
 800639e:	e000      	b.n	80063a2 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80063a0:	2302      	movs	r3, #2
  }
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3710      	adds	r7, #16
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}

080063aa <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80063aa:	b580      	push	{r7, lr}
 80063ac:	b084      	sub	sp, #16
 80063ae:	af00      	add	r7, sp, #0
 80063b0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063b8:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d015      	beq.n	80063f0 <USBD_CDC_EP0_RxReady+0x46>
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80063ca:	2bff      	cmp	r3, #255	; 0xff
 80063cc:	d010      	beq.n	80063f0 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	68fa      	ldr	r2, [r7, #12]
 80063d8:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80063dc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80063de:	68fa      	ldr	r2, [r7, #12]
 80063e0:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80063e4:	b292      	uxth	r2, r2
 80063e6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	22ff      	movs	r2, #255	; 0xff
 80063ec:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80063f0:	2300      	movs	r3, #0
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
	...

080063fc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2243      	movs	r2, #67	; 0x43
 8006408:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800640a:	4b03      	ldr	r3, [pc, #12]	; (8006418 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800640c:	4618      	mov	r0, r3
 800640e:	370c      	adds	r7, #12
 8006410:	46bd      	mov	sp, r7
 8006412:	bc80      	pop	{r7}
 8006414:	4770      	bx	lr
 8006416:	bf00      	nop
 8006418:	20000094 	.word	0x20000094

0800641c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800641c:	b480      	push	{r7}
 800641e:	b083      	sub	sp, #12
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2243      	movs	r2, #67	; 0x43
 8006428:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800642a:	4b03      	ldr	r3, [pc, #12]	; (8006438 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800642c:	4618      	mov	r0, r3
 800642e:	370c      	adds	r7, #12
 8006430:	46bd      	mov	sp, r7
 8006432:	bc80      	pop	{r7}
 8006434:	4770      	bx	lr
 8006436:	bf00      	nop
 8006438:	20000050 	.word	0x20000050

0800643c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800643c:	b480      	push	{r7}
 800643e:	b083      	sub	sp, #12
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2243      	movs	r2, #67	; 0x43
 8006448:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800644a:	4b03      	ldr	r3, [pc, #12]	; (8006458 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800644c:	4618      	mov	r0, r3
 800644e:	370c      	adds	r7, #12
 8006450:	46bd      	mov	sp, r7
 8006452:	bc80      	pop	{r7}
 8006454:	4770      	bx	lr
 8006456:	bf00      	nop
 8006458:	200000d8 	.word	0x200000d8

0800645c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800645c:	b480      	push	{r7}
 800645e:	b083      	sub	sp, #12
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	220a      	movs	r2, #10
 8006468:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800646a:	4b03      	ldr	r3, [pc, #12]	; (8006478 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800646c:	4618      	mov	r0, r3
 800646e:	370c      	adds	r7, #12
 8006470:	46bd      	mov	sp, r7
 8006472:	bc80      	pop	{r7}
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	2000000c 	.word	0x2000000c

0800647c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800647c:	b480      	push	{r7}
 800647e:	b085      	sub	sp, #20
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8006486:	2302      	movs	r3, #2
 8006488:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d005      	beq.n	800649c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	683a      	ldr	r2, [r7, #0]
 8006494:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8006498:	2300      	movs	r3, #0
 800649a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800649c:	7bfb      	ldrb	r3, [r7, #15]
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3714      	adds	r7, #20
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bc80      	pop	{r7}
 80064a6:	4770      	bx	lr

080064a8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b087      	sub	sp, #28
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	4613      	mov	r3, r2
 80064b4:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80064bc:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	68ba      	ldr	r2, [r7, #8]
 80064c2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80064c6:	88fa      	ldrh	r2, [r7, #6]
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 80064ce:	2300      	movs	r3, #0
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	371c      	adds	r7, #28
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bc80      	pop	{r7}
 80064d8:	4770      	bx	lr

080064da <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80064da:	b480      	push	{r7}
 80064dc:	b085      	sub	sp, #20
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
 80064e2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80064ea:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	683a      	ldr	r2, [r7, #0]
 80064f0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80064f4:	2300      	movs	r3, #0
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3714      	adds	r7, #20
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bc80      	pop	{r7}
 80064fe:	4770      	bx	lr

08006500 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b084      	sub	sp, #16
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800650e:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006516:	2b00      	cmp	r3, #0
 8006518:	d017      	beq.n	800654a <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	7c1b      	ldrb	r3, [r3, #16]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d109      	bne.n	8006536 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006528:	f44f 7300 	mov.w	r3, #512	; 0x200
 800652c:	2101      	movs	r1, #1
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f001 fcc0 	bl	8007eb4 <USBD_LL_PrepareReceive>
 8006534:	e007      	b.n	8006546 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800653c:	2340      	movs	r3, #64	; 0x40
 800653e:	2101      	movs	r1, #1
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f001 fcb7 	bl	8007eb4 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8006546:	2300      	movs	r3, #0
 8006548:	e000      	b.n	800654c <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800654a:	2302      	movs	r3, #2
  }
}
 800654c:	4618      	mov	r0, r3
 800654e:	3710      	adds	r7, #16
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}

08006554 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
 800655a:	60f8      	str	r0, [r7, #12]
 800655c:	60b9      	str	r1, [r7, #8]
 800655e:	4613      	mov	r3, r2
 8006560:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d101      	bne.n	800656c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006568:	2302      	movs	r3, #2
 800656a:	e01a      	b.n	80065a2 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006572:	2b00      	cmp	r3, #0
 8006574:	d003      	beq.n	800657e <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2200      	movs	r2, #0
 800657a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d003      	beq.n	800658c <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	68ba      	ldr	r2, [r7, #8]
 8006588:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2201      	movs	r2, #1
 8006590:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	79fa      	ldrb	r2, [r7, #7]
 8006598:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800659a:	68f8      	ldr	r0, [r7, #12]
 800659c:	f001 fb24 	bl	8007be8 <USBD_LL_Init>

  return USBD_OK;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3710      	adds	r7, #16
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}

080065aa <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80065aa:	b480      	push	{r7}
 80065ac:	b085      	sub	sp, #20
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	6078      	str	r0, [r7, #4]
 80065b2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80065b4:	2300      	movs	r3, #0
 80065b6:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d006      	beq.n	80065cc <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	683a      	ldr	r2, [r7, #0]
 80065c2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80065c6:	2300      	movs	r3, #0
 80065c8:	73fb      	strb	r3, [r7, #15]
 80065ca:	e001      	b.n	80065d0 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80065cc:	2302      	movs	r3, #2
 80065ce:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80065d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3714      	adds	r7, #20
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bc80      	pop	{r7}
 80065da:	4770      	bx	lr

080065dc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b082      	sub	sp, #8
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	f001 fb59 	bl	8007c9c <USBD_LL_Start>

  return USBD_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3708      	adds	r7, #8
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80065fc:	2300      	movs	r3, #0
}
 80065fe:	4618      	mov	r0, r3
 8006600:	370c      	adds	r7, #12
 8006602:	46bd      	mov	sp, r7
 8006604:	bc80      	pop	{r7}
 8006606:	4770      	bx	lr

08006608 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	460b      	mov	r3, r1
 8006612:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006614:	2302      	movs	r3, #2
 8006616:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800661e:	2b00      	cmp	r3, #0
 8006620:	d00c      	beq.n	800663c <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	78fa      	ldrb	r2, [r7, #3]
 800662c:	4611      	mov	r1, r2
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	4798      	blx	r3
 8006632:	4603      	mov	r3, r0
 8006634:	2b00      	cmp	r3, #0
 8006636:	d101      	bne.n	800663c <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8006638:	2300      	movs	r3, #0
 800663a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800663c:	7bfb      	ldrb	r3, [r7, #15]
}
 800663e:	4618      	mov	r0, r3
 8006640:	3710      	adds	r7, #16
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}

08006646 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006646:	b580      	push	{r7, lr}
 8006648:	b082      	sub	sp, #8
 800664a:	af00      	add	r7, sp, #0
 800664c:	6078      	str	r0, [r7, #4]
 800664e:	460b      	mov	r3, r1
 8006650:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	78fa      	ldrb	r2, [r7, #3]
 800665c:	4611      	mov	r1, r2
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	4798      	blx	r3

  return USBD_OK;
 8006662:	2300      	movs	r3, #0
}
 8006664:	4618      	mov	r0, r3
 8006666:	3708      	adds	r7, #8
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}

0800666c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b082      	sub	sp, #8
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
 8006674:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800667c:	6839      	ldr	r1, [r7, #0]
 800667e:	4618      	mov	r0, r3
 8006680:	f000 fed7 	bl	8007432 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006692:	461a      	mov	r2, r3
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80066a0:	f003 031f 	and.w	r3, r3, #31
 80066a4:	2b02      	cmp	r3, #2
 80066a6:	d016      	beq.n	80066d6 <USBD_LL_SetupStage+0x6a>
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	d81c      	bhi.n	80066e6 <USBD_LL_SetupStage+0x7a>
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d002      	beq.n	80066b6 <USBD_LL_SetupStage+0x4a>
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d008      	beq.n	80066c6 <USBD_LL_SetupStage+0x5a>
 80066b4:	e017      	b.n	80066e6 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80066bc:	4619      	mov	r1, r3
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f000 f9ca 	bl	8006a58 <USBD_StdDevReq>
      break;
 80066c4:	e01a      	b.n	80066fc <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80066cc:	4619      	mov	r1, r3
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 fa2c 	bl	8006b2c <USBD_StdItfReq>
      break;
 80066d4:	e012      	b.n	80066fc <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80066dc:	4619      	mov	r1, r3
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f000 fa6c 	bl	8006bbc <USBD_StdEPReq>
      break;
 80066e4:	e00a      	b.n	80066fc <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80066ec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	4619      	mov	r1, r3
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f001 fb31 	bl	8007d5c <USBD_LL_StallEP>
      break;
 80066fa:	bf00      	nop
  }

  return USBD_OK;
 80066fc:	2300      	movs	r3, #0
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3708      	adds	r7, #8
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}

08006706 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006706:	b580      	push	{r7, lr}
 8006708:	b086      	sub	sp, #24
 800670a:	af00      	add	r7, sp, #0
 800670c:	60f8      	str	r0, [r7, #12]
 800670e:	460b      	mov	r3, r1
 8006710:	607a      	str	r2, [r7, #4]
 8006712:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006714:	7afb      	ldrb	r3, [r7, #11]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d14b      	bne.n	80067b2 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8006720:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006728:	2b03      	cmp	r3, #3
 800672a:	d134      	bne.n	8006796 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	68da      	ldr	r2, [r3, #12]
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	429a      	cmp	r2, r3
 8006736:	d919      	bls.n	800676c <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	68da      	ldr	r2, [r3, #12]
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	691b      	ldr	r3, [r3, #16]
 8006740:	1ad2      	subs	r2, r2, r3
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	68da      	ldr	r2, [r3, #12]
 800674a:	697b      	ldr	r3, [r7, #20]
 800674c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800674e:	429a      	cmp	r2, r3
 8006750:	d203      	bcs.n	800675a <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8006756:	b29b      	uxth	r3, r3
 8006758:	e002      	b.n	8006760 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800675e:	b29b      	uxth	r3, r3
 8006760:	461a      	mov	r2, r3
 8006762:	6879      	ldr	r1, [r7, #4]
 8006764:	68f8      	ldr	r0, [r7, #12]
 8006766:	f000 ff56 	bl	8007616 <USBD_CtlContinueRx>
 800676a:	e038      	b.n	80067de <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006772:	691b      	ldr	r3, [r3, #16]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d00a      	beq.n	800678e <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800677e:	2b03      	cmp	r3, #3
 8006780:	d105      	bne.n	800678e <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006788:	691b      	ldr	r3, [r3, #16]
 800678a:	68f8      	ldr	r0, [r7, #12]
 800678c:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800678e:	68f8      	ldr	r0, [r7, #12]
 8006790:	f000 ff53 	bl	800763a <USBD_CtlSendStatus>
 8006794:	e023      	b.n	80067de <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800679c:	2b05      	cmp	r3, #5
 800679e:	d11e      	bne.n	80067de <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2200      	movs	r2, #0
 80067a4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80067a8:	2100      	movs	r1, #0
 80067aa:	68f8      	ldr	r0, [r7, #12]
 80067ac:	f001 fad6 	bl	8007d5c <USBD_LL_StallEP>
 80067b0:	e015      	b.n	80067de <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067b8:	699b      	ldr	r3, [r3, #24]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d00d      	beq.n	80067da <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80067c4:	2b03      	cmp	r3, #3
 80067c6:	d108      	bne.n	80067da <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067ce:	699b      	ldr	r3, [r3, #24]
 80067d0:	7afa      	ldrb	r2, [r7, #11]
 80067d2:	4611      	mov	r1, r2
 80067d4:	68f8      	ldr	r0, [r7, #12]
 80067d6:	4798      	blx	r3
 80067d8:	e001      	b.n	80067de <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80067da:	2302      	movs	r3, #2
 80067dc:	e000      	b.n	80067e0 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80067de:	2300      	movs	r3, #0
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3718      	adds	r7, #24
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b086      	sub	sp, #24
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	460b      	mov	r3, r1
 80067f2:	607a      	str	r2, [r7, #4]
 80067f4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80067f6:	7afb      	ldrb	r3, [r7, #11]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d17f      	bne.n	80068fc <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	3314      	adds	r3, #20
 8006800:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006808:	2b02      	cmp	r3, #2
 800680a:	d15c      	bne.n	80068c6 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	68da      	ldr	r2, [r3, #12]
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	691b      	ldr	r3, [r3, #16]
 8006814:	429a      	cmp	r2, r3
 8006816:	d915      	bls.n	8006844 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	68da      	ldr	r2, [r3, #12]
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	691b      	ldr	r3, [r3, #16]
 8006820:	1ad2      	subs	r2, r2, r3
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	68db      	ldr	r3, [r3, #12]
 800682a:	b29b      	uxth	r3, r3
 800682c:	461a      	mov	r2, r3
 800682e:	6879      	ldr	r1, [r7, #4]
 8006830:	68f8      	ldr	r0, [r7, #12]
 8006832:	f000 fec0 	bl	80075b6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006836:	2300      	movs	r3, #0
 8006838:	2200      	movs	r2, #0
 800683a:	2100      	movs	r1, #0
 800683c:	68f8      	ldr	r0, [r7, #12]
 800683e:	f001 fb39 	bl	8007eb4 <USBD_LL_PrepareReceive>
 8006842:	e04e      	b.n	80068e2 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006844:	697b      	ldr	r3, [r7, #20]
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	6912      	ldr	r2, [r2, #16]
 800684c:	fbb3 f1f2 	udiv	r1, r3, r2
 8006850:	fb01 f202 	mul.w	r2, r1, r2
 8006854:	1a9b      	subs	r3, r3, r2
 8006856:	2b00      	cmp	r3, #0
 8006858:	d11c      	bne.n	8006894 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	689a      	ldr	r2, [r3, #8]
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006862:	429a      	cmp	r2, r3
 8006864:	d316      	bcc.n	8006894 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	689a      	ldr	r2, [r3, #8]
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006870:	429a      	cmp	r2, r3
 8006872:	d20f      	bcs.n	8006894 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006874:	2200      	movs	r2, #0
 8006876:	2100      	movs	r1, #0
 8006878:	68f8      	ldr	r0, [r7, #12]
 800687a:	f000 fe9c 	bl	80075b6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2200      	movs	r2, #0
 8006882:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006886:	2300      	movs	r3, #0
 8006888:	2200      	movs	r2, #0
 800688a:	2100      	movs	r1, #0
 800688c:	68f8      	ldr	r0, [r7, #12]
 800688e:	f001 fb11 	bl	8007eb4 <USBD_LL_PrepareReceive>
 8006892:	e026      	b.n	80068e2 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800689a:	68db      	ldr	r3, [r3, #12]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d00a      	beq.n	80068b6 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80068a6:	2b03      	cmp	r3, #3
 80068a8:	d105      	bne.n	80068b6 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80068b0:	68db      	ldr	r3, [r3, #12]
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80068b6:	2180      	movs	r1, #128	; 0x80
 80068b8:	68f8      	ldr	r0, [r7, #12]
 80068ba:	f001 fa4f 	bl	8007d5c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80068be:	68f8      	ldr	r0, [r7, #12]
 80068c0:	f000 fece 	bl	8007660 <USBD_CtlReceiveStatus>
 80068c4:	e00d      	b.n	80068e2 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80068cc:	2b04      	cmp	r3, #4
 80068ce:	d004      	beq.n	80068da <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d103      	bne.n	80068e2 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80068da:	2180      	movs	r1, #128	; 0x80
 80068dc:	68f8      	ldr	r0, [r7, #12]
 80068de:	f001 fa3d 	bl	8007d5c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d11d      	bne.n	8006928 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80068ec:	68f8      	ldr	r0, [r7, #12]
 80068ee:	f7ff fe81 	bl	80065f4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	2200      	movs	r2, #0
 80068f6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80068fa:	e015      	b.n	8006928 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006902:	695b      	ldr	r3, [r3, #20]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d00d      	beq.n	8006924 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800690e:	2b03      	cmp	r3, #3
 8006910:	d108      	bne.n	8006924 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006918:	695b      	ldr	r3, [r3, #20]
 800691a:	7afa      	ldrb	r2, [r7, #11]
 800691c:	4611      	mov	r1, r2
 800691e:	68f8      	ldr	r0, [r7, #12]
 8006920:	4798      	blx	r3
 8006922:	e001      	b.n	8006928 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006924:	2302      	movs	r3, #2
 8006926:	e000      	b.n	800692a <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8006928:	2300      	movs	r3, #0
}
 800692a:	4618      	mov	r0, r3
 800692c:	3718      	adds	r7, #24
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}

08006932 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006932:	b580      	push	{r7, lr}
 8006934:	b082      	sub	sp, #8
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800693a:	2340      	movs	r3, #64	; 0x40
 800693c:	2200      	movs	r2, #0
 800693e:	2100      	movs	r1, #0
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f001 f9c6 	bl	8007cd2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2201      	movs	r2, #1
 800694a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2240      	movs	r2, #64	; 0x40
 8006952:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006956:	2340      	movs	r3, #64	; 0x40
 8006958:	2200      	movs	r2, #0
 800695a:	2180      	movs	r1, #128	; 0x80
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f001 f9b8 	bl	8007cd2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2201      	movs	r2, #1
 8006966:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2240      	movs	r2, #64	; 0x40
 800696c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2201      	movs	r2, #1
 8006972:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2200      	movs	r2, #0
 800697a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2200      	movs	r2, #0
 8006988:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006992:	2b00      	cmp	r3, #0
 8006994:	d009      	beq.n	80069aa <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	687a      	ldr	r2, [r7, #4]
 80069a0:	6852      	ldr	r2, [r2, #4]
 80069a2:	b2d2      	uxtb	r2, r2
 80069a4:	4611      	mov	r1, r2
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	4798      	blx	r3
  }

  return USBD_OK;
 80069aa:	2300      	movs	r3, #0
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3708      	adds	r7, #8
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}

080069b4 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
 80069bc:	460b      	mov	r3, r1
 80069be:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	78fa      	ldrb	r2, [r7, #3]
 80069c4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80069c6:	2300      	movs	r3, #0
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	370c      	adds	r7, #12
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bc80      	pop	{r7}
 80069d0:	4770      	bx	lr

080069d2 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80069d2:	b480      	push	{r7}
 80069d4:	b083      	sub	sp, #12
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2204      	movs	r2, #4
 80069ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80069ee:	2300      	movs	r3, #0
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	370c      	adds	r7, #12
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bc80      	pop	{r7}
 80069f8:	4770      	bx	lr

080069fa <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80069fa:	b480      	push	{r7}
 80069fc:	b083      	sub	sp, #12
 80069fe:	af00      	add	r7, sp, #0
 8006a00:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a08:	2b04      	cmp	r3, #4
 8006a0a:	d105      	bne.n	8006a18 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8006a18:	2300      	movs	r3, #0
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	370c      	adds	r7, #12
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bc80      	pop	{r7}
 8006a22:	4770      	bx	lr

08006a24 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b082      	sub	sp, #8
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a32:	2b03      	cmp	r3, #3
 8006a34:	d10b      	bne.n	8006a4e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006a3c:	69db      	ldr	r3, [r3, #28]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d005      	beq.n	8006a4e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006a48:	69db      	ldr	r3, [r3, #28]
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006a4e:	2300      	movs	r3, #0
}
 8006a50:	4618      	mov	r0, r3
 8006a52:	3708      	adds	r7, #8
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd80      	pop	{r7, pc}

08006a58 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b084      	sub	sp, #16
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006a62:	2300      	movs	r3, #0
 8006a64:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	781b      	ldrb	r3, [r3, #0]
 8006a6a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006a6e:	2b40      	cmp	r3, #64	; 0x40
 8006a70:	d005      	beq.n	8006a7e <USBD_StdDevReq+0x26>
 8006a72:	2b40      	cmp	r3, #64	; 0x40
 8006a74:	d84f      	bhi.n	8006b16 <USBD_StdDevReq+0xbe>
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d009      	beq.n	8006a8e <USBD_StdDevReq+0x36>
 8006a7a:	2b20      	cmp	r3, #32
 8006a7c:	d14b      	bne.n	8006b16 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	6839      	ldr	r1, [r7, #0]
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	4798      	blx	r3
      break;
 8006a8c:	e048      	b.n	8006b20 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	785b      	ldrb	r3, [r3, #1]
 8006a92:	2b09      	cmp	r3, #9
 8006a94:	d839      	bhi.n	8006b0a <USBD_StdDevReq+0xb2>
 8006a96:	a201      	add	r2, pc, #4	; (adr r2, 8006a9c <USBD_StdDevReq+0x44>)
 8006a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a9c:	08006aed 	.word	0x08006aed
 8006aa0:	08006b01 	.word	0x08006b01
 8006aa4:	08006b0b 	.word	0x08006b0b
 8006aa8:	08006af7 	.word	0x08006af7
 8006aac:	08006b0b 	.word	0x08006b0b
 8006ab0:	08006acf 	.word	0x08006acf
 8006ab4:	08006ac5 	.word	0x08006ac5
 8006ab8:	08006b0b 	.word	0x08006b0b
 8006abc:	08006ae3 	.word	0x08006ae3
 8006ac0:	08006ad9 	.word	0x08006ad9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006ac4:	6839      	ldr	r1, [r7, #0]
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 f9dc 	bl	8006e84 <USBD_GetDescriptor>
          break;
 8006acc:	e022      	b.n	8006b14 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006ace:	6839      	ldr	r1, [r7, #0]
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f000 fb3f 	bl	8007154 <USBD_SetAddress>
          break;
 8006ad6:	e01d      	b.n	8006b14 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8006ad8:	6839      	ldr	r1, [r7, #0]
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f000 fb7e 	bl	80071dc <USBD_SetConfig>
          break;
 8006ae0:	e018      	b.n	8006b14 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006ae2:	6839      	ldr	r1, [r7, #0]
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f000 fc07 	bl	80072f8 <USBD_GetConfig>
          break;
 8006aea:	e013      	b.n	8006b14 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006aec:	6839      	ldr	r1, [r7, #0]
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 fc37 	bl	8007362 <USBD_GetStatus>
          break;
 8006af4:	e00e      	b.n	8006b14 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006af6:	6839      	ldr	r1, [r7, #0]
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f000 fc65 	bl	80073c8 <USBD_SetFeature>
          break;
 8006afe:	e009      	b.n	8006b14 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006b00:	6839      	ldr	r1, [r7, #0]
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 fc74 	bl	80073f0 <USBD_ClrFeature>
          break;
 8006b08:	e004      	b.n	8006b14 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8006b0a:	6839      	ldr	r1, [r7, #0]
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f000 fccc 	bl	80074aa <USBD_CtlError>
          break;
 8006b12:	bf00      	nop
      }
      break;
 8006b14:	e004      	b.n	8006b20 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8006b16:	6839      	ldr	r1, [r7, #0]
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 fcc6 	bl	80074aa <USBD_CtlError>
      break;
 8006b1e:	bf00      	nop
  }

  return ret;
 8006b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3710      	adds	r7, #16
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}
 8006b2a:	bf00      	nop

08006b2c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b084      	sub	sp, #16
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006b36:	2300      	movs	r3, #0
 8006b38:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006b42:	2b40      	cmp	r3, #64	; 0x40
 8006b44:	d005      	beq.n	8006b52 <USBD_StdItfReq+0x26>
 8006b46:	2b40      	cmp	r3, #64	; 0x40
 8006b48:	d82e      	bhi.n	8006ba8 <USBD_StdItfReq+0x7c>
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d001      	beq.n	8006b52 <USBD_StdItfReq+0x26>
 8006b4e:	2b20      	cmp	r3, #32
 8006b50:	d12a      	bne.n	8006ba8 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b58:	3b01      	subs	r3, #1
 8006b5a:	2b02      	cmp	r3, #2
 8006b5c:	d81d      	bhi.n	8006b9a <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	889b      	ldrh	r3, [r3, #4]
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d813      	bhi.n	8006b90 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	6839      	ldr	r1, [r7, #0]
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	4798      	blx	r3
 8006b76:	4603      	mov	r3, r0
 8006b78:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	88db      	ldrh	r3, [r3, #6]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d110      	bne.n	8006ba4 <USBD_StdItfReq+0x78>
 8006b82:	7bfb      	ldrb	r3, [r7, #15]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d10d      	bne.n	8006ba4 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8006b88:	6878      	ldr	r0, [r7, #4]
 8006b8a:	f000 fd56 	bl	800763a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006b8e:	e009      	b.n	8006ba4 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8006b90:	6839      	ldr	r1, [r7, #0]
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f000 fc89 	bl	80074aa <USBD_CtlError>
          break;
 8006b98:	e004      	b.n	8006ba4 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8006b9a:	6839      	ldr	r1, [r7, #0]
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f000 fc84 	bl	80074aa <USBD_CtlError>
          break;
 8006ba2:	e000      	b.n	8006ba6 <USBD_StdItfReq+0x7a>
          break;
 8006ba4:	bf00      	nop
      }
      break;
 8006ba6:	e004      	b.n	8006bb2 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8006ba8:	6839      	ldr	r1, [r7, #0]
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 fc7d 	bl	80074aa <USBD_CtlError>
      break;
 8006bb0:	bf00      	nop
  }

  return USBD_OK;
 8006bb2:	2300      	movs	r3, #0
}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	3710      	adds	r7, #16
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}

08006bbc <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
 8006bc4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	889b      	ldrh	r3, [r3, #4]
 8006bce:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	781b      	ldrb	r3, [r3, #0]
 8006bd4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006bd8:	2b40      	cmp	r3, #64	; 0x40
 8006bda:	d007      	beq.n	8006bec <USBD_StdEPReq+0x30>
 8006bdc:	2b40      	cmp	r3, #64	; 0x40
 8006bde:	f200 8146 	bhi.w	8006e6e <USBD_StdEPReq+0x2b2>
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d00a      	beq.n	8006bfc <USBD_StdEPReq+0x40>
 8006be6:	2b20      	cmp	r3, #32
 8006be8:	f040 8141 	bne.w	8006e6e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	6839      	ldr	r1, [r7, #0]
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	4798      	blx	r3
      break;
 8006bfa:	e13d      	b.n	8006e78 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006c04:	2b20      	cmp	r3, #32
 8006c06:	d10a      	bne.n	8006c1e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	6839      	ldr	r1, [r7, #0]
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	4798      	blx	r3
 8006c16:	4603      	mov	r3, r0
 8006c18:	73fb      	strb	r3, [r7, #15]

        return ret;
 8006c1a:	7bfb      	ldrb	r3, [r7, #15]
 8006c1c:	e12d      	b.n	8006e7a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	785b      	ldrb	r3, [r3, #1]
 8006c22:	2b03      	cmp	r3, #3
 8006c24:	d007      	beq.n	8006c36 <USBD_StdEPReq+0x7a>
 8006c26:	2b03      	cmp	r3, #3
 8006c28:	f300 811b 	bgt.w	8006e62 <USBD_StdEPReq+0x2a6>
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d072      	beq.n	8006d16 <USBD_StdEPReq+0x15a>
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d03a      	beq.n	8006caa <USBD_StdEPReq+0xee>
 8006c34:	e115      	b.n	8006e62 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	d002      	beq.n	8006c46 <USBD_StdEPReq+0x8a>
 8006c40:	2b03      	cmp	r3, #3
 8006c42:	d015      	beq.n	8006c70 <USBD_StdEPReq+0xb4>
 8006c44:	e02b      	b.n	8006c9e <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006c46:	7bbb      	ldrb	r3, [r7, #14]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d00c      	beq.n	8006c66 <USBD_StdEPReq+0xaa>
 8006c4c:	7bbb      	ldrb	r3, [r7, #14]
 8006c4e:	2b80      	cmp	r3, #128	; 0x80
 8006c50:	d009      	beq.n	8006c66 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8006c52:	7bbb      	ldrb	r3, [r7, #14]
 8006c54:	4619      	mov	r1, r3
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f001 f880 	bl	8007d5c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006c5c:	2180      	movs	r1, #128	; 0x80
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f001 f87c 	bl	8007d5c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006c64:	e020      	b.n	8006ca8 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8006c66:	6839      	ldr	r1, [r7, #0]
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f000 fc1e 	bl	80074aa <USBD_CtlError>
              break;
 8006c6e:	e01b      	b.n	8006ca8 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	885b      	ldrh	r3, [r3, #2]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d10e      	bne.n	8006c96 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8006c78:	7bbb      	ldrb	r3, [r7, #14]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d00b      	beq.n	8006c96 <USBD_StdEPReq+0xda>
 8006c7e:	7bbb      	ldrb	r3, [r7, #14]
 8006c80:	2b80      	cmp	r3, #128	; 0x80
 8006c82:	d008      	beq.n	8006c96 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	88db      	ldrh	r3, [r3, #6]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d104      	bne.n	8006c96 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8006c8c:	7bbb      	ldrb	r3, [r7, #14]
 8006c8e:	4619      	mov	r1, r3
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f001 f863 	bl	8007d5c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 fccf 	bl	800763a <USBD_CtlSendStatus>

              break;
 8006c9c:	e004      	b.n	8006ca8 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8006c9e:	6839      	ldr	r1, [r7, #0]
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f000 fc02 	bl	80074aa <USBD_CtlError>
              break;
 8006ca6:	bf00      	nop
          }
          break;
 8006ca8:	e0e0      	b.n	8006e6c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006cb0:	2b02      	cmp	r3, #2
 8006cb2:	d002      	beq.n	8006cba <USBD_StdEPReq+0xfe>
 8006cb4:	2b03      	cmp	r3, #3
 8006cb6:	d015      	beq.n	8006ce4 <USBD_StdEPReq+0x128>
 8006cb8:	e026      	b.n	8006d08 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006cba:	7bbb      	ldrb	r3, [r7, #14]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d00c      	beq.n	8006cda <USBD_StdEPReq+0x11e>
 8006cc0:	7bbb      	ldrb	r3, [r7, #14]
 8006cc2:	2b80      	cmp	r3, #128	; 0x80
 8006cc4:	d009      	beq.n	8006cda <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8006cc6:	7bbb      	ldrb	r3, [r7, #14]
 8006cc8:	4619      	mov	r1, r3
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f001 f846 	bl	8007d5c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006cd0:	2180      	movs	r1, #128	; 0x80
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f001 f842 	bl	8007d5c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006cd8:	e01c      	b.n	8006d14 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8006cda:	6839      	ldr	r1, [r7, #0]
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f000 fbe4 	bl	80074aa <USBD_CtlError>
              break;
 8006ce2:	e017      	b.n	8006d14 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	885b      	ldrh	r3, [r3, #2]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d112      	bne.n	8006d12 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006cec:	7bbb      	ldrb	r3, [r7, #14]
 8006cee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d004      	beq.n	8006d00 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8006cf6:	7bbb      	ldrb	r3, [r7, #14]
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f001 f84d 	bl	8007d9a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f000 fc9a 	bl	800763a <USBD_CtlSendStatus>
              }
              break;
 8006d06:	e004      	b.n	8006d12 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8006d08:	6839      	ldr	r1, [r7, #0]
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f000 fbcd 	bl	80074aa <USBD_CtlError>
              break;
 8006d10:	e000      	b.n	8006d14 <USBD_StdEPReq+0x158>
              break;
 8006d12:	bf00      	nop
          }
          break;
 8006d14:	e0aa      	b.n	8006e6c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d1c:	2b02      	cmp	r3, #2
 8006d1e:	d002      	beq.n	8006d26 <USBD_StdEPReq+0x16a>
 8006d20:	2b03      	cmp	r3, #3
 8006d22:	d032      	beq.n	8006d8a <USBD_StdEPReq+0x1ce>
 8006d24:	e097      	b.n	8006e56 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006d26:	7bbb      	ldrb	r3, [r7, #14]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d007      	beq.n	8006d3c <USBD_StdEPReq+0x180>
 8006d2c:	7bbb      	ldrb	r3, [r7, #14]
 8006d2e:	2b80      	cmp	r3, #128	; 0x80
 8006d30:	d004      	beq.n	8006d3c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8006d32:	6839      	ldr	r1, [r7, #0]
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f000 fbb8 	bl	80074aa <USBD_CtlError>
                break;
 8006d3a:	e091      	b.n	8006e60 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006d3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	da0b      	bge.n	8006d5c <USBD_StdEPReq+0x1a0>
 8006d44:	7bbb      	ldrb	r3, [r7, #14]
 8006d46:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006d4a:	4613      	mov	r3, r2
 8006d4c:	009b      	lsls	r3, r3, #2
 8006d4e:	4413      	add	r3, r2
 8006d50:	009b      	lsls	r3, r3, #2
 8006d52:	3310      	adds	r3, #16
 8006d54:	687a      	ldr	r2, [r7, #4]
 8006d56:	4413      	add	r3, r2
 8006d58:	3304      	adds	r3, #4
 8006d5a:	e00b      	b.n	8006d74 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006d5c:	7bbb      	ldrb	r3, [r7, #14]
 8006d5e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006d62:	4613      	mov	r3, r2
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	4413      	add	r3, r2
 8006d68:	009b      	lsls	r3, r3, #2
 8006d6a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006d6e:	687a      	ldr	r2, [r7, #4]
 8006d70:	4413      	add	r3, r2
 8006d72:	3304      	adds	r3, #4
 8006d74:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	2202      	movs	r2, #2
 8006d80:	4619      	mov	r1, r3
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f000 fbfb 	bl	800757e <USBD_CtlSendData>
              break;
 8006d88:	e06a      	b.n	8006e60 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006d8a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	da11      	bge.n	8006db6 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006d92:	7bbb      	ldrb	r3, [r7, #14]
 8006d94:	f003 020f 	and.w	r2, r3, #15
 8006d98:	6879      	ldr	r1, [r7, #4]
 8006d9a:	4613      	mov	r3, r2
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	4413      	add	r3, r2
 8006da0:	009b      	lsls	r3, r3, #2
 8006da2:	440b      	add	r3, r1
 8006da4:	3318      	adds	r3, #24
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d117      	bne.n	8006ddc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8006dac:	6839      	ldr	r1, [r7, #0]
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f000 fb7b 	bl	80074aa <USBD_CtlError>
                  break;
 8006db4:	e054      	b.n	8006e60 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006db6:	7bbb      	ldrb	r3, [r7, #14]
 8006db8:	f003 020f 	and.w	r2, r3, #15
 8006dbc:	6879      	ldr	r1, [r7, #4]
 8006dbe:	4613      	mov	r3, r2
 8006dc0:	009b      	lsls	r3, r3, #2
 8006dc2:	4413      	add	r3, r2
 8006dc4:	009b      	lsls	r3, r3, #2
 8006dc6:	440b      	add	r3, r1
 8006dc8:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d104      	bne.n	8006ddc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8006dd2:	6839      	ldr	r1, [r7, #0]
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f000 fb68 	bl	80074aa <USBD_CtlError>
                  break;
 8006dda:	e041      	b.n	8006e60 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006ddc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	da0b      	bge.n	8006dfc <USBD_StdEPReq+0x240>
 8006de4:	7bbb      	ldrb	r3, [r7, #14]
 8006de6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006dea:	4613      	mov	r3, r2
 8006dec:	009b      	lsls	r3, r3, #2
 8006dee:	4413      	add	r3, r2
 8006df0:	009b      	lsls	r3, r3, #2
 8006df2:	3310      	adds	r3, #16
 8006df4:	687a      	ldr	r2, [r7, #4]
 8006df6:	4413      	add	r3, r2
 8006df8:	3304      	adds	r3, #4
 8006dfa:	e00b      	b.n	8006e14 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006dfc:	7bbb      	ldrb	r3, [r7, #14]
 8006dfe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006e02:	4613      	mov	r3, r2
 8006e04:	009b      	lsls	r3, r3, #2
 8006e06:	4413      	add	r3, r2
 8006e08:	009b      	lsls	r3, r3, #2
 8006e0a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	4413      	add	r3, r2
 8006e12:	3304      	adds	r3, #4
 8006e14:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006e16:	7bbb      	ldrb	r3, [r7, #14]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d002      	beq.n	8006e22 <USBD_StdEPReq+0x266>
 8006e1c:	7bbb      	ldrb	r3, [r7, #14]
 8006e1e:	2b80      	cmp	r3, #128	; 0x80
 8006e20:	d103      	bne.n	8006e2a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	2200      	movs	r2, #0
 8006e26:	601a      	str	r2, [r3, #0]
 8006e28:	e00e      	b.n	8006e48 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8006e2a:	7bbb      	ldrb	r3, [r7, #14]
 8006e2c:	4619      	mov	r1, r3
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f000 ffd2 	bl	8007dd8 <USBD_LL_IsStallEP>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d003      	beq.n	8006e42 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	601a      	str	r2, [r3, #0]
 8006e40:	e002      	b.n	8006e48 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	2200      	movs	r2, #0
 8006e46:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	2202      	movs	r2, #2
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f000 fb95 	bl	800757e <USBD_CtlSendData>
              break;
 8006e54:	e004      	b.n	8006e60 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8006e56:	6839      	ldr	r1, [r7, #0]
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f000 fb26 	bl	80074aa <USBD_CtlError>
              break;
 8006e5e:	bf00      	nop
          }
          break;
 8006e60:	e004      	b.n	8006e6c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8006e62:	6839      	ldr	r1, [r7, #0]
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f000 fb20 	bl	80074aa <USBD_CtlError>
          break;
 8006e6a:	bf00      	nop
      }
      break;
 8006e6c:	e004      	b.n	8006e78 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8006e6e:	6839      	ldr	r1, [r7, #0]
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 fb1a 	bl	80074aa <USBD_CtlError>
      break;
 8006e76:	bf00      	nop
  }

  return ret;
 8006e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3710      	adds	r7, #16
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}
	...

08006e84 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006e92:	2300      	movs	r3, #0
 8006e94:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006e96:	2300      	movs	r3, #0
 8006e98:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	885b      	ldrh	r3, [r3, #2]
 8006e9e:	0a1b      	lsrs	r3, r3, #8
 8006ea0:	b29b      	uxth	r3, r3
 8006ea2:	3b01      	subs	r3, #1
 8006ea4:	2b06      	cmp	r3, #6
 8006ea6:	f200 8128 	bhi.w	80070fa <USBD_GetDescriptor+0x276>
 8006eaa:	a201      	add	r2, pc, #4	; (adr r2, 8006eb0 <USBD_GetDescriptor+0x2c>)
 8006eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eb0:	08006ecd 	.word	0x08006ecd
 8006eb4:	08006ee5 	.word	0x08006ee5
 8006eb8:	08006f25 	.word	0x08006f25
 8006ebc:	080070fb 	.word	0x080070fb
 8006ec0:	080070fb 	.word	0x080070fb
 8006ec4:	0800709b 	.word	0x0800709b
 8006ec8:	080070c7 	.word	0x080070c7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	687a      	ldr	r2, [r7, #4]
 8006ed6:	7c12      	ldrb	r2, [r2, #16]
 8006ed8:	f107 0108 	add.w	r1, r7, #8
 8006edc:	4610      	mov	r0, r2
 8006ede:	4798      	blx	r3
 8006ee0:	60f8      	str	r0, [r7, #12]
      break;
 8006ee2:	e112      	b.n	800710a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	7c1b      	ldrb	r3, [r3, #16]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d10d      	bne.n	8006f08 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ef4:	f107 0208 	add.w	r2, r7, #8
 8006ef8:	4610      	mov	r0, r2
 8006efa:	4798      	blx	r3
 8006efc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	3301      	adds	r3, #1
 8006f02:	2202      	movs	r2, #2
 8006f04:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006f06:	e100      	b.n	800710a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f10:	f107 0208 	add.w	r2, r7, #8
 8006f14:	4610      	mov	r0, r2
 8006f16:	4798      	blx	r3
 8006f18:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	3301      	adds	r3, #1
 8006f1e:	2202      	movs	r2, #2
 8006f20:	701a      	strb	r2, [r3, #0]
      break;
 8006f22:	e0f2      	b.n	800710a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	885b      	ldrh	r3, [r3, #2]
 8006f28:	b2db      	uxtb	r3, r3
 8006f2a:	2b05      	cmp	r3, #5
 8006f2c:	f200 80ac 	bhi.w	8007088 <USBD_GetDescriptor+0x204>
 8006f30:	a201      	add	r2, pc, #4	; (adr r2, 8006f38 <USBD_GetDescriptor+0xb4>)
 8006f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f36:	bf00      	nop
 8006f38:	08006f51 	.word	0x08006f51
 8006f3c:	08006f85 	.word	0x08006f85
 8006f40:	08006fb9 	.word	0x08006fb9
 8006f44:	08006fed 	.word	0x08006fed
 8006f48:	08007021 	.word	0x08007021
 8006f4c:	08007055 	.word	0x08007055
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d00b      	beq.n	8006f74 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	7c12      	ldrb	r2, [r2, #16]
 8006f68:	f107 0108 	add.w	r1, r7, #8
 8006f6c:	4610      	mov	r0, r2
 8006f6e:	4798      	blx	r3
 8006f70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f72:	e091      	b.n	8007098 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f74:	6839      	ldr	r1, [r7, #0]
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f000 fa97 	bl	80074aa <USBD_CtlError>
            err++;
 8006f7c:	7afb      	ldrb	r3, [r7, #11]
 8006f7e:	3301      	adds	r3, #1
 8006f80:	72fb      	strb	r3, [r7, #11]
          break;
 8006f82:	e089      	b.n	8007098 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d00b      	beq.n	8006fa8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006f96:	689b      	ldr	r3, [r3, #8]
 8006f98:	687a      	ldr	r2, [r7, #4]
 8006f9a:	7c12      	ldrb	r2, [r2, #16]
 8006f9c:	f107 0108 	add.w	r1, r7, #8
 8006fa0:	4610      	mov	r0, r2
 8006fa2:	4798      	blx	r3
 8006fa4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006fa6:	e077      	b.n	8007098 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006fa8:	6839      	ldr	r1, [r7, #0]
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f000 fa7d 	bl	80074aa <USBD_CtlError>
            err++;
 8006fb0:	7afb      	ldrb	r3, [r7, #11]
 8006fb2:	3301      	adds	r3, #1
 8006fb4:	72fb      	strb	r3, [r7, #11]
          break;
 8006fb6:	e06f      	b.n	8007098 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d00b      	beq.n	8006fdc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	687a      	ldr	r2, [r7, #4]
 8006fce:	7c12      	ldrb	r2, [r2, #16]
 8006fd0:	f107 0108 	add.w	r1, r7, #8
 8006fd4:	4610      	mov	r0, r2
 8006fd6:	4798      	blx	r3
 8006fd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006fda:	e05d      	b.n	8007098 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006fdc:	6839      	ldr	r1, [r7, #0]
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 fa63 	bl	80074aa <USBD_CtlError>
            err++;
 8006fe4:	7afb      	ldrb	r3, [r7, #11]
 8006fe6:	3301      	adds	r3, #1
 8006fe8:	72fb      	strb	r3, [r7, #11]
          break;
 8006fea:	e055      	b.n	8007098 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006ff2:	691b      	ldr	r3, [r3, #16]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d00b      	beq.n	8007010 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006ffe:	691b      	ldr	r3, [r3, #16]
 8007000:	687a      	ldr	r2, [r7, #4]
 8007002:	7c12      	ldrb	r2, [r2, #16]
 8007004:	f107 0108 	add.w	r1, r7, #8
 8007008:	4610      	mov	r0, r2
 800700a:	4798      	blx	r3
 800700c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800700e:	e043      	b.n	8007098 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007010:	6839      	ldr	r1, [r7, #0]
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 fa49 	bl	80074aa <USBD_CtlError>
            err++;
 8007018:	7afb      	ldrb	r3, [r7, #11]
 800701a:	3301      	adds	r3, #1
 800701c:	72fb      	strb	r3, [r7, #11]
          break;
 800701e:	e03b      	b.n	8007098 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007026:	695b      	ldr	r3, [r3, #20]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d00b      	beq.n	8007044 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007032:	695b      	ldr	r3, [r3, #20]
 8007034:	687a      	ldr	r2, [r7, #4]
 8007036:	7c12      	ldrb	r2, [r2, #16]
 8007038:	f107 0108 	add.w	r1, r7, #8
 800703c:	4610      	mov	r0, r2
 800703e:	4798      	blx	r3
 8007040:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007042:	e029      	b.n	8007098 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007044:	6839      	ldr	r1, [r7, #0]
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 fa2f 	bl	80074aa <USBD_CtlError>
            err++;
 800704c:	7afb      	ldrb	r3, [r7, #11]
 800704e:	3301      	adds	r3, #1
 8007050:	72fb      	strb	r3, [r7, #11]
          break;
 8007052:	e021      	b.n	8007098 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800705a:	699b      	ldr	r3, [r3, #24]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d00b      	beq.n	8007078 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007066:	699b      	ldr	r3, [r3, #24]
 8007068:	687a      	ldr	r2, [r7, #4]
 800706a:	7c12      	ldrb	r2, [r2, #16]
 800706c:	f107 0108 	add.w	r1, r7, #8
 8007070:	4610      	mov	r0, r2
 8007072:	4798      	blx	r3
 8007074:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007076:	e00f      	b.n	8007098 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007078:	6839      	ldr	r1, [r7, #0]
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f000 fa15 	bl	80074aa <USBD_CtlError>
            err++;
 8007080:	7afb      	ldrb	r3, [r7, #11]
 8007082:	3301      	adds	r3, #1
 8007084:	72fb      	strb	r3, [r7, #11]
          break;
 8007086:	e007      	b.n	8007098 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8007088:	6839      	ldr	r1, [r7, #0]
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f000 fa0d 	bl	80074aa <USBD_CtlError>
          err++;
 8007090:	7afb      	ldrb	r3, [r7, #11]
 8007092:	3301      	adds	r3, #1
 8007094:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8007096:	e038      	b.n	800710a <USBD_GetDescriptor+0x286>
 8007098:	e037      	b.n	800710a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	7c1b      	ldrb	r3, [r3, #16]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d109      	bne.n	80070b6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070aa:	f107 0208 	add.w	r2, r7, #8
 80070ae:	4610      	mov	r0, r2
 80070b0:	4798      	blx	r3
 80070b2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80070b4:	e029      	b.n	800710a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80070b6:	6839      	ldr	r1, [r7, #0]
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f000 f9f6 	bl	80074aa <USBD_CtlError>
        err++;
 80070be:	7afb      	ldrb	r3, [r7, #11]
 80070c0:	3301      	adds	r3, #1
 80070c2:	72fb      	strb	r3, [r7, #11]
      break;
 80070c4:	e021      	b.n	800710a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	7c1b      	ldrb	r3, [r3, #16]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d10d      	bne.n	80070ea <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070d6:	f107 0208 	add.w	r2, r7, #8
 80070da:	4610      	mov	r0, r2
 80070dc:	4798      	blx	r3
 80070de:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	3301      	adds	r3, #1
 80070e4:	2207      	movs	r2, #7
 80070e6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80070e8:	e00f      	b.n	800710a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80070ea:	6839      	ldr	r1, [r7, #0]
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f000 f9dc 	bl	80074aa <USBD_CtlError>
        err++;
 80070f2:	7afb      	ldrb	r3, [r7, #11]
 80070f4:	3301      	adds	r3, #1
 80070f6:	72fb      	strb	r3, [r7, #11]
      break;
 80070f8:	e007      	b.n	800710a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80070fa:	6839      	ldr	r1, [r7, #0]
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f000 f9d4 	bl	80074aa <USBD_CtlError>
      err++;
 8007102:	7afb      	ldrb	r3, [r7, #11]
 8007104:	3301      	adds	r3, #1
 8007106:	72fb      	strb	r3, [r7, #11]
      break;
 8007108:	bf00      	nop
  }

  if (err != 0U)
 800710a:	7afb      	ldrb	r3, [r7, #11]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d11c      	bne.n	800714a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8007110:	893b      	ldrh	r3, [r7, #8]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d011      	beq.n	800713a <USBD_GetDescriptor+0x2b6>
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	88db      	ldrh	r3, [r3, #6]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d00d      	beq.n	800713a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	88da      	ldrh	r2, [r3, #6]
 8007122:	893b      	ldrh	r3, [r7, #8]
 8007124:	4293      	cmp	r3, r2
 8007126:	bf28      	it	cs
 8007128:	4613      	movcs	r3, r2
 800712a:	b29b      	uxth	r3, r3
 800712c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800712e:	893b      	ldrh	r3, [r7, #8]
 8007130:	461a      	mov	r2, r3
 8007132:	68f9      	ldr	r1, [r7, #12]
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f000 fa22 	bl	800757e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	88db      	ldrh	r3, [r3, #6]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d104      	bne.n	800714c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 fa79 	bl	800763a <USBD_CtlSendStatus>
 8007148:	e000      	b.n	800714c <USBD_GetDescriptor+0x2c8>
    return;
 800714a:	bf00      	nop
    }
  }
}
 800714c:	3710      	adds	r7, #16
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}
 8007152:	bf00      	nop

08007154 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b084      	sub	sp, #16
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
 800715c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	889b      	ldrh	r3, [r3, #4]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d130      	bne.n	80071c8 <USBD_SetAddress+0x74>
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	88db      	ldrh	r3, [r3, #6]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d12c      	bne.n	80071c8 <USBD_SetAddress+0x74>
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	885b      	ldrh	r3, [r3, #2]
 8007172:	2b7f      	cmp	r3, #127	; 0x7f
 8007174:	d828      	bhi.n	80071c8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	885b      	ldrh	r3, [r3, #2]
 800717a:	b2db      	uxtb	r3, r3
 800717c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007180:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007188:	2b03      	cmp	r3, #3
 800718a:	d104      	bne.n	8007196 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800718c:	6839      	ldr	r1, [r7, #0]
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f000 f98b 	bl	80074aa <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007194:	e01d      	b.n	80071d2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	7bfa      	ldrb	r2, [r7, #15]
 800719a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800719e:	7bfb      	ldrb	r3, [r7, #15]
 80071a0:	4619      	mov	r1, r3
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 fe44 	bl	8007e30 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f000 fa46 	bl	800763a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80071ae:	7bfb      	ldrb	r3, [r7, #15]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d004      	beq.n	80071be <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2202      	movs	r2, #2
 80071b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071bc:	e009      	b.n	80071d2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2201      	movs	r2, #1
 80071c2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071c6:	e004      	b.n	80071d2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80071c8:	6839      	ldr	r1, [r7, #0]
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f000 f96d 	bl	80074aa <USBD_CtlError>
  }
}
 80071d0:	bf00      	nop
 80071d2:	bf00      	nop
 80071d4:	3710      	adds	r7, #16
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}
	...

080071dc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b082      	sub	sp, #8
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	885b      	ldrh	r3, [r3, #2]
 80071ea:	b2da      	uxtb	r2, r3
 80071ec:	4b41      	ldr	r3, [pc, #260]	; (80072f4 <USBD_SetConfig+0x118>)
 80071ee:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80071f0:	4b40      	ldr	r3, [pc, #256]	; (80072f4 <USBD_SetConfig+0x118>)
 80071f2:	781b      	ldrb	r3, [r3, #0]
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d904      	bls.n	8007202 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80071f8:	6839      	ldr	r1, [r7, #0]
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f000 f955 	bl	80074aa <USBD_CtlError>
 8007200:	e075      	b.n	80072ee <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007208:	2b02      	cmp	r3, #2
 800720a:	d002      	beq.n	8007212 <USBD_SetConfig+0x36>
 800720c:	2b03      	cmp	r3, #3
 800720e:	d023      	beq.n	8007258 <USBD_SetConfig+0x7c>
 8007210:	e062      	b.n	80072d8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8007212:	4b38      	ldr	r3, [pc, #224]	; (80072f4 <USBD_SetConfig+0x118>)
 8007214:	781b      	ldrb	r3, [r3, #0]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d01a      	beq.n	8007250 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800721a:	4b36      	ldr	r3, [pc, #216]	; (80072f4 <USBD_SetConfig+0x118>)
 800721c:	781b      	ldrb	r3, [r3, #0]
 800721e:	461a      	mov	r2, r3
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2203      	movs	r2, #3
 8007228:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800722c:	4b31      	ldr	r3, [pc, #196]	; (80072f4 <USBD_SetConfig+0x118>)
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	4619      	mov	r1, r3
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f7ff f9e8 	bl	8006608 <USBD_SetClassConfig>
 8007238:	4603      	mov	r3, r0
 800723a:	2b02      	cmp	r3, #2
 800723c:	d104      	bne.n	8007248 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800723e:	6839      	ldr	r1, [r7, #0]
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f000 f932 	bl	80074aa <USBD_CtlError>
            return;
 8007246:	e052      	b.n	80072ee <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8007248:	6878      	ldr	r0, [r7, #4]
 800724a:	f000 f9f6 	bl	800763a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800724e:	e04e      	b.n	80072ee <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 f9f2 	bl	800763a <USBD_CtlSendStatus>
        break;
 8007256:	e04a      	b.n	80072ee <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8007258:	4b26      	ldr	r3, [pc, #152]	; (80072f4 <USBD_SetConfig+0x118>)
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d112      	bne.n	8007286 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2202      	movs	r2, #2
 8007264:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8007268:	4b22      	ldr	r3, [pc, #136]	; (80072f4 <USBD_SetConfig+0x118>)
 800726a:	781b      	ldrb	r3, [r3, #0]
 800726c:	461a      	mov	r2, r3
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8007272:	4b20      	ldr	r3, [pc, #128]	; (80072f4 <USBD_SetConfig+0x118>)
 8007274:	781b      	ldrb	r3, [r3, #0]
 8007276:	4619      	mov	r1, r3
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	f7ff f9e4 	bl	8006646 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f000 f9db 	bl	800763a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007284:	e033      	b.n	80072ee <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8007286:	4b1b      	ldr	r3, [pc, #108]	; (80072f4 <USBD_SetConfig+0x118>)
 8007288:	781b      	ldrb	r3, [r3, #0]
 800728a:	461a      	mov	r2, r3
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	685b      	ldr	r3, [r3, #4]
 8007290:	429a      	cmp	r2, r3
 8007292:	d01d      	beq.n	80072d0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	b2db      	uxtb	r3, r3
 800729a:	4619      	mov	r1, r3
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f7ff f9d2 	bl	8006646 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80072a2:	4b14      	ldr	r3, [pc, #80]	; (80072f4 <USBD_SetConfig+0x118>)
 80072a4:	781b      	ldrb	r3, [r3, #0]
 80072a6:	461a      	mov	r2, r3
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80072ac:	4b11      	ldr	r3, [pc, #68]	; (80072f4 <USBD_SetConfig+0x118>)
 80072ae:	781b      	ldrb	r3, [r3, #0]
 80072b0:	4619      	mov	r1, r3
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f7ff f9a8 	bl	8006608 <USBD_SetClassConfig>
 80072b8:	4603      	mov	r3, r0
 80072ba:	2b02      	cmp	r3, #2
 80072bc:	d104      	bne.n	80072c8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80072be:	6839      	ldr	r1, [r7, #0]
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 f8f2 	bl	80074aa <USBD_CtlError>
            return;
 80072c6:	e012      	b.n	80072ee <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f000 f9b6 	bl	800763a <USBD_CtlSendStatus>
        break;
 80072ce:	e00e      	b.n	80072ee <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f000 f9b2 	bl	800763a <USBD_CtlSendStatus>
        break;
 80072d6:	e00a      	b.n	80072ee <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80072d8:	6839      	ldr	r1, [r7, #0]
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f000 f8e5 	bl	80074aa <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80072e0:	4b04      	ldr	r3, [pc, #16]	; (80072f4 <USBD_SetConfig+0x118>)
 80072e2:	781b      	ldrb	r3, [r3, #0]
 80072e4:	4619      	mov	r1, r3
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f7ff f9ad 	bl	8006646 <USBD_ClrClassConfig>
        break;
 80072ec:	bf00      	nop
    }
  }
}
 80072ee:	3708      	adds	r7, #8
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}
 80072f4:	20000244 	.word	0x20000244

080072f8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b082      	sub	sp, #8
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	88db      	ldrh	r3, [r3, #6]
 8007306:	2b01      	cmp	r3, #1
 8007308:	d004      	beq.n	8007314 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800730a:	6839      	ldr	r1, [r7, #0]
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f000 f8cc 	bl	80074aa <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007312:	e022      	b.n	800735a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800731a:	2b02      	cmp	r3, #2
 800731c:	dc02      	bgt.n	8007324 <USBD_GetConfig+0x2c>
 800731e:	2b00      	cmp	r3, #0
 8007320:	dc03      	bgt.n	800732a <USBD_GetConfig+0x32>
 8007322:	e015      	b.n	8007350 <USBD_GetConfig+0x58>
 8007324:	2b03      	cmp	r3, #3
 8007326:	d00b      	beq.n	8007340 <USBD_GetConfig+0x48>
 8007328:	e012      	b.n	8007350 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	3308      	adds	r3, #8
 8007334:	2201      	movs	r2, #1
 8007336:	4619      	mov	r1, r3
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f000 f920 	bl	800757e <USBD_CtlSendData>
        break;
 800733e:	e00c      	b.n	800735a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	3304      	adds	r3, #4
 8007344:	2201      	movs	r2, #1
 8007346:	4619      	mov	r1, r3
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f000 f918 	bl	800757e <USBD_CtlSendData>
        break;
 800734e:	e004      	b.n	800735a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8007350:	6839      	ldr	r1, [r7, #0]
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 f8a9 	bl	80074aa <USBD_CtlError>
        break;
 8007358:	bf00      	nop
}
 800735a:	bf00      	nop
 800735c:	3708      	adds	r7, #8
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}

08007362 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007362:	b580      	push	{r7, lr}
 8007364:	b082      	sub	sp, #8
 8007366:	af00      	add	r7, sp, #0
 8007368:	6078      	str	r0, [r7, #4]
 800736a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007372:	3b01      	subs	r3, #1
 8007374:	2b02      	cmp	r3, #2
 8007376:	d81e      	bhi.n	80073b6 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	88db      	ldrh	r3, [r3, #6]
 800737c:	2b02      	cmp	r3, #2
 800737e:	d004      	beq.n	800738a <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8007380:	6839      	ldr	r1, [r7, #0]
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f000 f891 	bl	80074aa <USBD_CtlError>
        break;
 8007388:	e01a      	b.n	80073c0 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2201      	movs	r2, #1
 800738e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007396:	2b00      	cmp	r3, #0
 8007398:	d005      	beq.n	80073a6 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	68db      	ldr	r3, [r3, #12]
 800739e:	f043 0202 	orr.w	r2, r3, #2
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	330c      	adds	r3, #12
 80073aa:	2202      	movs	r2, #2
 80073ac:	4619      	mov	r1, r3
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 f8e5 	bl	800757e <USBD_CtlSendData>
      break;
 80073b4:	e004      	b.n	80073c0 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80073b6:	6839      	ldr	r1, [r7, #0]
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f000 f876 	bl	80074aa <USBD_CtlError>
      break;
 80073be:	bf00      	nop
  }
}
 80073c0:	bf00      	nop
 80073c2:	3708      	adds	r7, #8
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	885b      	ldrh	r3, [r3, #2]
 80073d6:	2b01      	cmp	r3, #1
 80073d8:	d106      	bne.n	80073e8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2201      	movs	r2, #1
 80073de:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 f929 	bl	800763a <USBD_CtlSendStatus>
  }
}
 80073e8:	bf00      	nop
 80073ea:	3708      	adds	r7, #8
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b082      	sub	sp, #8
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
 80073f8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007400:	3b01      	subs	r3, #1
 8007402:	2b02      	cmp	r3, #2
 8007404:	d80b      	bhi.n	800741e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	885b      	ldrh	r3, [r3, #2]
 800740a:	2b01      	cmp	r3, #1
 800740c:	d10c      	bne.n	8007428 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2200      	movs	r2, #0
 8007412:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f000 f90f 	bl	800763a <USBD_CtlSendStatus>
      }
      break;
 800741c:	e004      	b.n	8007428 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800741e:	6839      	ldr	r1, [r7, #0]
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f000 f842 	bl	80074aa <USBD_CtlError>
      break;
 8007426:	e000      	b.n	800742a <USBD_ClrFeature+0x3a>
      break;
 8007428:	bf00      	nop
  }
}
 800742a:	bf00      	nop
 800742c:	3708      	adds	r7, #8
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}

08007432 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007432:	b480      	push	{r7}
 8007434:	b083      	sub	sp, #12
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
 800743a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	781a      	ldrb	r2, [r3, #0]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	785a      	ldrb	r2, [r3, #1]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	3302      	adds	r3, #2
 8007450:	781b      	ldrb	r3, [r3, #0]
 8007452:	b29a      	uxth	r2, r3
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	3303      	adds	r3, #3
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	b29b      	uxth	r3, r3
 800745c:	021b      	lsls	r3, r3, #8
 800745e:	b29b      	uxth	r3, r3
 8007460:	4413      	add	r3, r2
 8007462:	b29a      	uxth	r2, r3
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	3304      	adds	r3, #4
 800746c:	781b      	ldrb	r3, [r3, #0]
 800746e:	b29a      	uxth	r2, r3
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	3305      	adds	r3, #5
 8007474:	781b      	ldrb	r3, [r3, #0]
 8007476:	b29b      	uxth	r3, r3
 8007478:	021b      	lsls	r3, r3, #8
 800747a:	b29b      	uxth	r3, r3
 800747c:	4413      	add	r3, r2
 800747e:	b29a      	uxth	r2, r3
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	3306      	adds	r3, #6
 8007488:	781b      	ldrb	r3, [r3, #0]
 800748a:	b29a      	uxth	r2, r3
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	3307      	adds	r3, #7
 8007490:	781b      	ldrb	r3, [r3, #0]
 8007492:	b29b      	uxth	r3, r3
 8007494:	021b      	lsls	r3, r3, #8
 8007496:	b29b      	uxth	r3, r3
 8007498:	4413      	add	r3, r2
 800749a:	b29a      	uxth	r2, r3
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	80da      	strh	r2, [r3, #6]

}
 80074a0:	bf00      	nop
 80074a2:	370c      	adds	r7, #12
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bc80      	pop	{r7}
 80074a8:	4770      	bx	lr

080074aa <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80074aa:	b580      	push	{r7, lr}
 80074ac:	b082      	sub	sp, #8
 80074ae:	af00      	add	r7, sp, #0
 80074b0:	6078      	str	r0, [r7, #4]
 80074b2:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80074b4:	2180      	movs	r1, #128	; 0x80
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f000 fc50 	bl	8007d5c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80074bc:	2100      	movs	r1, #0
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f000 fc4c 	bl	8007d5c <USBD_LL_StallEP>
}
 80074c4:	bf00      	nop
 80074c6:	3708      	adds	r7, #8
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}

080074cc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b086      	sub	sp, #24
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	60f8      	str	r0, [r7, #12]
 80074d4:	60b9      	str	r1, [r7, #8]
 80074d6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80074d8:	2300      	movs	r3, #0
 80074da:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d032      	beq.n	8007548 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80074e2:	68f8      	ldr	r0, [r7, #12]
 80074e4:	f000 f834 	bl	8007550 <USBD_GetLen>
 80074e8:	4603      	mov	r3, r0
 80074ea:	3301      	adds	r3, #1
 80074ec:	b29b      	uxth	r3, r3
 80074ee:	005b      	lsls	r3, r3, #1
 80074f0:	b29a      	uxth	r2, r3
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80074f6:	7dfb      	ldrb	r3, [r7, #23]
 80074f8:	1c5a      	adds	r2, r3, #1
 80074fa:	75fa      	strb	r2, [r7, #23]
 80074fc:	461a      	mov	r2, r3
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	4413      	add	r3, r2
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	7812      	ldrb	r2, [r2, #0]
 8007506:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8007508:	7dfb      	ldrb	r3, [r7, #23]
 800750a:	1c5a      	adds	r2, r3, #1
 800750c:	75fa      	strb	r2, [r7, #23]
 800750e:	461a      	mov	r2, r3
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	4413      	add	r3, r2
 8007514:	2203      	movs	r2, #3
 8007516:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8007518:	e012      	b.n	8007540 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	1c5a      	adds	r2, r3, #1
 800751e:	60fa      	str	r2, [r7, #12]
 8007520:	7dfa      	ldrb	r2, [r7, #23]
 8007522:	1c51      	adds	r1, r2, #1
 8007524:	75f9      	strb	r1, [r7, #23]
 8007526:	4611      	mov	r1, r2
 8007528:	68ba      	ldr	r2, [r7, #8]
 800752a:	440a      	add	r2, r1
 800752c:	781b      	ldrb	r3, [r3, #0]
 800752e:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8007530:	7dfb      	ldrb	r3, [r7, #23]
 8007532:	1c5a      	adds	r2, r3, #1
 8007534:	75fa      	strb	r2, [r7, #23]
 8007536:	461a      	mov	r2, r3
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	4413      	add	r3, r2
 800753c:	2200      	movs	r2, #0
 800753e:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	781b      	ldrb	r3, [r3, #0]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d1e8      	bne.n	800751a <USBD_GetString+0x4e>
    }
  }
}
 8007548:	bf00      	nop
 800754a:	3718      	adds	r7, #24
 800754c:	46bd      	mov	sp, r7
 800754e:	bd80      	pop	{r7, pc}

08007550 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007550:	b480      	push	{r7}
 8007552:	b085      	sub	sp, #20
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007558:	2300      	movs	r3, #0
 800755a:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800755c:	e005      	b.n	800756a <USBD_GetLen+0x1a>
  {
    len++;
 800755e:	7bfb      	ldrb	r3, [r7, #15]
 8007560:	3301      	adds	r3, #1
 8007562:	73fb      	strb	r3, [r7, #15]
    buf++;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	3301      	adds	r3, #1
 8007568:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	781b      	ldrb	r3, [r3, #0]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d1f5      	bne.n	800755e <USBD_GetLen+0xe>
  }

  return len;
 8007572:	7bfb      	ldrb	r3, [r7, #15]
}
 8007574:	4618      	mov	r0, r3
 8007576:	3714      	adds	r7, #20
 8007578:	46bd      	mov	sp, r7
 800757a:	bc80      	pop	{r7}
 800757c:	4770      	bx	lr

0800757e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800757e:	b580      	push	{r7, lr}
 8007580:	b084      	sub	sp, #16
 8007582:	af00      	add	r7, sp, #0
 8007584:	60f8      	str	r0, [r7, #12]
 8007586:	60b9      	str	r1, [r7, #8]
 8007588:	4613      	mov	r3, r2
 800758a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2202      	movs	r2, #2
 8007590:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8007594:	88fa      	ldrh	r2, [r7, #6]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800759a:	88fa      	ldrh	r2, [r7, #6]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80075a0:	88fb      	ldrh	r3, [r7, #6]
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	2100      	movs	r1, #0
 80075a6:	68f8      	ldr	r0, [r7, #12]
 80075a8:	f000 fc61 	bl	8007e6e <USBD_LL_Transmit>

  return USBD_OK;
 80075ac:	2300      	movs	r3, #0
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3710      	adds	r7, #16
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}

080075b6 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80075b6:	b580      	push	{r7, lr}
 80075b8:	b084      	sub	sp, #16
 80075ba:	af00      	add	r7, sp, #0
 80075bc:	60f8      	str	r0, [r7, #12]
 80075be:	60b9      	str	r1, [r7, #8]
 80075c0:	4613      	mov	r3, r2
 80075c2:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80075c4:	88fb      	ldrh	r3, [r7, #6]
 80075c6:	68ba      	ldr	r2, [r7, #8]
 80075c8:	2100      	movs	r1, #0
 80075ca:	68f8      	ldr	r0, [r7, #12]
 80075cc:	f000 fc4f 	bl	8007e6e <USBD_LL_Transmit>

  return USBD_OK;
 80075d0:	2300      	movs	r3, #0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3710      	adds	r7, #16
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}

080075da <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80075da:	b580      	push	{r7, lr}
 80075dc:	b084      	sub	sp, #16
 80075de:	af00      	add	r7, sp, #0
 80075e0:	60f8      	str	r0, [r7, #12]
 80075e2:	60b9      	str	r1, [r7, #8]
 80075e4:	4613      	mov	r3, r2
 80075e6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2203      	movs	r2, #3
 80075ec:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80075f0:	88fa      	ldrh	r2, [r7, #6]
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80075f8:	88fa      	ldrh	r2, [r7, #6]
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007600:	88fb      	ldrh	r3, [r7, #6]
 8007602:	68ba      	ldr	r2, [r7, #8]
 8007604:	2100      	movs	r1, #0
 8007606:	68f8      	ldr	r0, [r7, #12]
 8007608:	f000 fc54 	bl	8007eb4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800760c:	2300      	movs	r3, #0
}
 800760e:	4618      	mov	r0, r3
 8007610:	3710      	adds	r7, #16
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}

08007616 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8007616:	b580      	push	{r7, lr}
 8007618:	b084      	sub	sp, #16
 800761a:	af00      	add	r7, sp, #0
 800761c:	60f8      	str	r0, [r7, #12]
 800761e:	60b9      	str	r1, [r7, #8]
 8007620:	4613      	mov	r3, r2
 8007622:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007624:	88fb      	ldrh	r3, [r7, #6]
 8007626:	68ba      	ldr	r2, [r7, #8]
 8007628:	2100      	movs	r1, #0
 800762a:	68f8      	ldr	r0, [r7, #12]
 800762c:	f000 fc42 	bl	8007eb4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007630:	2300      	movs	r3, #0
}
 8007632:	4618      	mov	r0, r3
 8007634:	3710      	adds	r7, #16
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}

0800763a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800763a:	b580      	push	{r7, lr}
 800763c:	b082      	sub	sp, #8
 800763e:	af00      	add	r7, sp, #0
 8007640:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2204      	movs	r2, #4
 8007646:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800764a:	2300      	movs	r3, #0
 800764c:	2200      	movs	r2, #0
 800764e:	2100      	movs	r1, #0
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 fc0c 	bl	8007e6e <USBD_LL_Transmit>

  return USBD_OK;
 8007656:	2300      	movs	r3, #0
}
 8007658:	4618      	mov	r0, r3
 800765a:	3708      	adds	r7, #8
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b082      	sub	sp, #8
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2205      	movs	r2, #5
 800766c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007670:	2300      	movs	r3, #0
 8007672:	2200      	movs	r2, #0
 8007674:	2100      	movs	r1, #0
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f000 fc1c 	bl	8007eb4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800767c:	2300      	movs	r3, #0
}
 800767e:	4618      	mov	r0, r3
 8007680:	3708      	adds	r7, #8
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}
	...

08007688 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800768c:	2200      	movs	r2, #0
 800768e:	4912      	ldr	r1, [pc, #72]	; (80076d8 <MX_USB_DEVICE_Init+0x50>)
 8007690:	4812      	ldr	r0, [pc, #72]	; (80076dc <MX_USB_DEVICE_Init+0x54>)
 8007692:	f7fe ff5f 	bl	8006554 <USBD_Init>
 8007696:	4603      	mov	r3, r0
 8007698:	2b00      	cmp	r3, #0
 800769a:	d001      	beq.n	80076a0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800769c:	f7f8 fded 	bl	800027a <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80076a0:	490f      	ldr	r1, [pc, #60]	; (80076e0 <MX_USB_DEVICE_Init+0x58>)
 80076a2:	480e      	ldr	r0, [pc, #56]	; (80076dc <MX_USB_DEVICE_Init+0x54>)
 80076a4:	f7fe ff81 	bl	80065aa <USBD_RegisterClass>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d001      	beq.n	80076b2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80076ae:	f7f8 fde4 	bl	800027a <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80076b2:	490c      	ldr	r1, [pc, #48]	; (80076e4 <MX_USB_DEVICE_Init+0x5c>)
 80076b4:	4809      	ldr	r0, [pc, #36]	; (80076dc <MX_USB_DEVICE_Init+0x54>)
 80076b6:	f7fe fee1 	bl	800647c <USBD_CDC_RegisterInterface>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d001      	beq.n	80076c4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80076c0:	f7f8 fddb 	bl	800027a <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80076c4:	4805      	ldr	r0, [pc, #20]	; (80076dc <MX_USB_DEVICE_Init+0x54>)
 80076c6:	f7fe ff89 	bl	80065dc <USBD_Start>
 80076ca:	4603      	mov	r3, r0
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d001      	beq.n	80076d4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80076d0:	f7f8 fdd3 	bl	800027a <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80076d4:	bf00      	nop
 80076d6:	bd80      	pop	{r7, pc}
 80076d8:	2000012c 	.word	0x2000012c
 80076dc:	20000248 	.word	0x20000248
 80076e0:	20000018 	.word	0x20000018
 80076e4:	2000011c 	.word	0x2000011c

080076e8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80076ec:	2200      	movs	r2, #0
 80076ee:	4905      	ldr	r1, [pc, #20]	; (8007704 <CDC_Init_FS+0x1c>)
 80076f0:	4805      	ldr	r0, [pc, #20]	; (8007708 <CDC_Init_FS+0x20>)
 80076f2:	f7fe fed9 	bl	80064a8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80076f6:	4905      	ldr	r1, [pc, #20]	; (800770c <CDC_Init_FS+0x24>)
 80076f8:	4803      	ldr	r0, [pc, #12]	; (8007708 <CDC_Init_FS+0x20>)
 80076fa:	f7fe feee 	bl	80064da <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80076fe:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007700:	4618      	mov	r0, r3
 8007702:	bd80      	pop	{r7, pc}
 8007704:	2000090c 	.word	0x2000090c
 8007708:	20000248 	.word	0x20000248
 800770c:	2000050c 	.word	0x2000050c

08007710 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007710:	b480      	push	{r7}
 8007712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007714:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007716:	4618      	mov	r0, r3
 8007718:	46bd      	mov	sp, r7
 800771a:	bc80      	pop	{r7}
 800771c:	4770      	bx	lr
	...

08007720 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007720:	b480      	push	{r7}
 8007722:	b083      	sub	sp, #12
 8007724:	af00      	add	r7, sp, #0
 8007726:	4603      	mov	r3, r0
 8007728:	6039      	str	r1, [r7, #0]
 800772a:	71fb      	strb	r3, [r7, #7]
 800772c:	4613      	mov	r3, r2
 800772e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007730:	79fb      	ldrb	r3, [r7, #7]
 8007732:	2b23      	cmp	r3, #35	; 0x23
 8007734:	d84a      	bhi.n	80077cc <CDC_Control_FS+0xac>
 8007736:	a201      	add	r2, pc, #4	; (adr r2, 800773c <CDC_Control_FS+0x1c>)
 8007738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800773c:	080077cd 	.word	0x080077cd
 8007740:	080077cd 	.word	0x080077cd
 8007744:	080077cd 	.word	0x080077cd
 8007748:	080077cd 	.word	0x080077cd
 800774c:	080077cd 	.word	0x080077cd
 8007750:	080077cd 	.word	0x080077cd
 8007754:	080077cd 	.word	0x080077cd
 8007758:	080077cd 	.word	0x080077cd
 800775c:	080077cd 	.word	0x080077cd
 8007760:	080077cd 	.word	0x080077cd
 8007764:	080077cd 	.word	0x080077cd
 8007768:	080077cd 	.word	0x080077cd
 800776c:	080077cd 	.word	0x080077cd
 8007770:	080077cd 	.word	0x080077cd
 8007774:	080077cd 	.word	0x080077cd
 8007778:	080077cd 	.word	0x080077cd
 800777c:	080077cd 	.word	0x080077cd
 8007780:	080077cd 	.word	0x080077cd
 8007784:	080077cd 	.word	0x080077cd
 8007788:	080077cd 	.word	0x080077cd
 800778c:	080077cd 	.word	0x080077cd
 8007790:	080077cd 	.word	0x080077cd
 8007794:	080077cd 	.word	0x080077cd
 8007798:	080077cd 	.word	0x080077cd
 800779c:	080077cd 	.word	0x080077cd
 80077a0:	080077cd 	.word	0x080077cd
 80077a4:	080077cd 	.word	0x080077cd
 80077a8:	080077cd 	.word	0x080077cd
 80077ac:	080077cd 	.word	0x080077cd
 80077b0:	080077cd 	.word	0x080077cd
 80077b4:	080077cd 	.word	0x080077cd
 80077b8:	080077cd 	.word	0x080077cd
 80077bc:	080077cd 	.word	0x080077cd
 80077c0:	080077cd 	.word	0x080077cd
 80077c4:	080077cd 	.word	0x080077cd
 80077c8:	080077cd 	.word	0x080077cd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80077cc:	bf00      	nop
  }

  return (USBD_OK);
 80077ce:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	370c      	adds	r7, #12
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bc80      	pop	{r7}
 80077d8:	4770      	bx	lr
 80077da:	bf00      	nop

080077dc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b084      	sub	sp, #16
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
 80077e4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80077e6:	6879      	ldr	r1, [r7, #4]
 80077e8:	4810      	ldr	r0, [pc, #64]	; (800782c <CDC_Receive_FS+0x50>)
 80077ea:	f7fe fe76 	bl	80064da <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80077ee:	480f      	ldr	r0, [pc, #60]	; (800782c <CDC_Receive_FS+0x50>)
 80077f0:	f7fe fe86 	bl	8006500 <USBD_CDC_ReceivePacket>

  memset (buffer, '\0', 64);  // clear the buffer
 80077f4:	2240      	movs	r2, #64	; 0x40
 80077f6:	2100      	movs	r1, #0
 80077f8:	480d      	ldr	r0, [pc, #52]	; (8007830 <CDC_Receive_FS+0x54>)
 80077fa:	f000 fbdd 	bl	8007fb8 <memset>
  uint8_t len = (uint8_t)*Len;
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	73fb      	strb	r3, [r7, #15]
  memcpy(buffer, Buf, len);  // copy the data to the buffer
 8007804:	7bfb      	ldrb	r3, [r7, #15]
 8007806:	461a      	mov	r2, r3
 8007808:	6879      	ldr	r1, [r7, #4]
 800780a:	4809      	ldr	r0, [pc, #36]	; (8007830 <CDC_Receive_FS+0x54>)
 800780c:	f000 fc00 	bl	8008010 <memcpy>
  memset(Buf, '\0', len);   // clear the Buf also
 8007810:	7bfb      	ldrb	r3, [r7, #15]
 8007812:	461a      	mov	r2, r3
 8007814:	2100      	movs	r1, #0
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f000 fbce 	bl	8007fb8 <memset>

  fill_buffer_flag = 1;
 800781c:	4b05      	ldr	r3, [pc, #20]	; (8007834 <CDC_Receive_FS+0x58>)
 800781e:	2201      	movs	r2, #1
 8007820:	701a      	strb	r2, [r3, #0]

  return (USBD_OK);
 8007822:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007824:	4618      	mov	r0, r3
 8007826:	3710      	adds	r7, #16
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}
 800782c:	20000248 	.word	0x20000248
 8007830:	20000198 	.word	0x20000198
 8007834:	200001d8 	.word	0x200001d8

08007838 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007838:	b480      	push	{r7}
 800783a:	b083      	sub	sp, #12
 800783c:	af00      	add	r7, sp, #0
 800783e:	4603      	mov	r3, r0
 8007840:	6039      	str	r1, [r7, #0]
 8007842:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	2212      	movs	r2, #18
 8007848:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800784a:	4b03      	ldr	r3, [pc, #12]	; (8007858 <USBD_FS_DeviceDescriptor+0x20>)
}
 800784c:	4618      	mov	r0, r3
 800784e:	370c      	adds	r7, #12
 8007850:	46bd      	mov	sp, r7
 8007852:	bc80      	pop	{r7}
 8007854:	4770      	bx	lr
 8007856:	bf00      	nop
 8007858:	20000148 	.word	0x20000148

0800785c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800785c:	b480      	push	{r7}
 800785e:	b083      	sub	sp, #12
 8007860:	af00      	add	r7, sp, #0
 8007862:	4603      	mov	r3, r0
 8007864:	6039      	str	r1, [r7, #0]
 8007866:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	2204      	movs	r2, #4
 800786c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800786e:	4b03      	ldr	r3, [pc, #12]	; (800787c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007870:	4618      	mov	r0, r3
 8007872:	370c      	adds	r7, #12
 8007874:	46bd      	mov	sp, r7
 8007876:	bc80      	pop	{r7}
 8007878:	4770      	bx	lr
 800787a:	bf00      	nop
 800787c:	2000015c 	.word	0x2000015c

08007880 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007880:	b580      	push	{r7, lr}
 8007882:	b082      	sub	sp, #8
 8007884:	af00      	add	r7, sp, #0
 8007886:	4603      	mov	r3, r0
 8007888:	6039      	str	r1, [r7, #0]
 800788a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800788c:	79fb      	ldrb	r3, [r7, #7]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d105      	bne.n	800789e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007892:	683a      	ldr	r2, [r7, #0]
 8007894:	4907      	ldr	r1, [pc, #28]	; (80078b4 <USBD_FS_ProductStrDescriptor+0x34>)
 8007896:	4808      	ldr	r0, [pc, #32]	; (80078b8 <USBD_FS_ProductStrDescriptor+0x38>)
 8007898:	f7ff fe18 	bl	80074cc <USBD_GetString>
 800789c:	e004      	b.n	80078a8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800789e:	683a      	ldr	r2, [r7, #0]
 80078a0:	4904      	ldr	r1, [pc, #16]	; (80078b4 <USBD_FS_ProductStrDescriptor+0x34>)
 80078a2:	4805      	ldr	r0, [pc, #20]	; (80078b8 <USBD_FS_ProductStrDescriptor+0x38>)
 80078a4:	f7ff fe12 	bl	80074cc <USBD_GetString>
  }
  return USBD_StrDesc;
 80078a8:	4b02      	ldr	r3, [pc, #8]	; (80078b4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3708      	adds	r7, #8
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}
 80078b2:	bf00      	nop
 80078b4:	20000d0c 	.word	0x20000d0c
 80078b8:	08008044 	.word	0x08008044

080078bc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b082      	sub	sp, #8
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	4603      	mov	r3, r0
 80078c4:	6039      	str	r1, [r7, #0]
 80078c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80078c8:	683a      	ldr	r2, [r7, #0]
 80078ca:	4904      	ldr	r1, [pc, #16]	; (80078dc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80078cc:	4804      	ldr	r0, [pc, #16]	; (80078e0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80078ce:	f7ff fdfd 	bl	80074cc <USBD_GetString>
  return USBD_StrDesc;
 80078d2:	4b02      	ldr	r3, [pc, #8]	; (80078dc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	3708      	adds	r7, #8
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}
 80078dc:	20000d0c 	.word	0x20000d0c
 80078e0:	0800805c 	.word	0x0800805c

080078e4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b082      	sub	sp, #8
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	4603      	mov	r3, r0
 80078ec:	6039      	str	r1, [r7, #0]
 80078ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	221a      	movs	r2, #26
 80078f4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80078f6:	f000 f843 	bl	8007980 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80078fa:	4b02      	ldr	r3, [pc, #8]	; (8007904 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3708      	adds	r7, #8
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}
 8007904:	20000160 	.word	0x20000160

08007908 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b082      	sub	sp, #8
 800790c:	af00      	add	r7, sp, #0
 800790e:	4603      	mov	r3, r0
 8007910:	6039      	str	r1, [r7, #0]
 8007912:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007914:	79fb      	ldrb	r3, [r7, #7]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d105      	bne.n	8007926 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800791a:	683a      	ldr	r2, [r7, #0]
 800791c:	4907      	ldr	r1, [pc, #28]	; (800793c <USBD_FS_ConfigStrDescriptor+0x34>)
 800791e:	4808      	ldr	r0, [pc, #32]	; (8007940 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007920:	f7ff fdd4 	bl	80074cc <USBD_GetString>
 8007924:	e004      	b.n	8007930 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007926:	683a      	ldr	r2, [r7, #0]
 8007928:	4904      	ldr	r1, [pc, #16]	; (800793c <USBD_FS_ConfigStrDescriptor+0x34>)
 800792a:	4805      	ldr	r0, [pc, #20]	; (8007940 <USBD_FS_ConfigStrDescriptor+0x38>)
 800792c:	f7ff fdce 	bl	80074cc <USBD_GetString>
  }
  return USBD_StrDesc;
 8007930:	4b02      	ldr	r3, [pc, #8]	; (800793c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007932:	4618      	mov	r0, r3
 8007934:	3708      	adds	r7, #8
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}
 800793a:	bf00      	nop
 800793c:	20000d0c 	.word	0x20000d0c
 8007940:	08008070 	.word	0x08008070

08007944 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b082      	sub	sp, #8
 8007948:	af00      	add	r7, sp, #0
 800794a:	4603      	mov	r3, r0
 800794c:	6039      	str	r1, [r7, #0]
 800794e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007950:	79fb      	ldrb	r3, [r7, #7]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d105      	bne.n	8007962 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007956:	683a      	ldr	r2, [r7, #0]
 8007958:	4907      	ldr	r1, [pc, #28]	; (8007978 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800795a:	4808      	ldr	r0, [pc, #32]	; (800797c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800795c:	f7ff fdb6 	bl	80074cc <USBD_GetString>
 8007960:	e004      	b.n	800796c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007962:	683a      	ldr	r2, [r7, #0]
 8007964:	4904      	ldr	r1, [pc, #16]	; (8007978 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007966:	4805      	ldr	r0, [pc, #20]	; (800797c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007968:	f7ff fdb0 	bl	80074cc <USBD_GetString>
  }
  return USBD_StrDesc;
 800796c:	4b02      	ldr	r3, [pc, #8]	; (8007978 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800796e:	4618      	mov	r0, r3
 8007970:	3708      	adds	r7, #8
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}
 8007976:	bf00      	nop
 8007978:	20000d0c 	.word	0x20000d0c
 800797c:	0800807c 	.word	0x0800807c

08007980 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b084      	sub	sp, #16
 8007984:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007986:	4b0f      	ldr	r3, [pc, #60]	; (80079c4 <Get_SerialNum+0x44>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800798c:	4b0e      	ldr	r3, [pc, #56]	; (80079c8 <Get_SerialNum+0x48>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007992:	4b0e      	ldr	r3, [pc, #56]	; (80079cc <Get_SerialNum+0x4c>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007998:	68fa      	ldr	r2, [r7, #12]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	4413      	add	r3, r2
 800799e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d009      	beq.n	80079ba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80079a6:	2208      	movs	r2, #8
 80079a8:	4909      	ldr	r1, [pc, #36]	; (80079d0 <Get_SerialNum+0x50>)
 80079aa:	68f8      	ldr	r0, [r7, #12]
 80079ac:	f000 f814 	bl	80079d8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80079b0:	2204      	movs	r2, #4
 80079b2:	4908      	ldr	r1, [pc, #32]	; (80079d4 <Get_SerialNum+0x54>)
 80079b4:	68b8      	ldr	r0, [r7, #8]
 80079b6:	f000 f80f 	bl	80079d8 <IntToUnicode>
  }
}
 80079ba:	bf00      	nop
 80079bc:	3710      	adds	r7, #16
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}
 80079c2:	bf00      	nop
 80079c4:	1ffff7e8 	.word	0x1ffff7e8
 80079c8:	1ffff7ec 	.word	0x1ffff7ec
 80079cc:	1ffff7f0 	.word	0x1ffff7f0
 80079d0:	20000162 	.word	0x20000162
 80079d4:	20000172 	.word	0x20000172

080079d8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80079d8:	b480      	push	{r7}
 80079da:	b087      	sub	sp, #28
 80079dc:	af00      	add	r7, sp, #0
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	60b9      	str	r1, [r7, #8]
 80079e2:	4613      	mov	r3, r2
 80079e4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80079e6:	2300      	movs	r3, #0
 80079e8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80079ea:	2300      	movs	r3, #0
 80079ec:	75fb      	strb	r3, [r7, #23]
 80079ee:	e027      	b.n	8007a40 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	0f1b      	lsrs	r3, r3, #28
 80079f4:	2b09      	cmp	r3, #9
 80079f6:	d80b      	bhi.n	8007a10 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	0f1b      	lsrs	r3, r3, #28
 80079fc:	b2da      	uxtb	r2, r3
 80079fe:	7dfb      	ldrb	r3, [r7, #23]
 8007a00:	005b      	lsls	r3, r3, #1
 8007a02:	4619      	mov	r1, r3
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	440b      	add	r3, r1
 8007a08:	3230      	adds	r2, #48	; 0x30
 8007a0a:	b2d2      	uxtb	r2, r2
 8007a0c:	701a      	strb	r2, [r3, #0]
 8007a0e:	e00a      	b.n	8007a26 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	0f1b      	lsrs	r3, r3, #28
 8007a14:	b2da      	uxtb	r2, r3
 8007a16:	7dfb      	ldrb	r3, [r7, #23]
 8007a18:	005b      	lsls	r3, r3, #1
 8007a1a:	4619      	mov	r1, r3
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	440b      	add	r3, r1
 8007a20:	3237      	adds	r2, #55	; 0x37
 8007a22:	b2d2      	uxtb	r2, r2
 8007a24:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	011b      	lsls	r3, r3, #4
 8007a2a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007a2c:	7dfb      	ldrb	r3, [r7, #23]
 8007a2e:	005b      	lsls	r3, r3, #1
 8007a30:	3301      	adds	r3, #1
 8007a32:	68ba      	ldr	r2, [r7, #8]
 8007a34:	4413      	add	r3, r2
 8007a36:	2200      	movs	r2, #0
 8007a38:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007a3a:	7dfb      	ldrb	r3, [r7, #23]
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	75fb      	strb	r3, [r7, #23]
 8007a40:	7dfa      	ldrb	r2, [r7, #23]
 8007a42:	79fb      	ldrb	r3, [r7, #7]
 8007a44:	429a      	cmp	r2, r3
 8007a46:	d3d3      	bcc.n	80079f0 <IntToUnicode+0x18>
  }
}
 8007a48:	bf00      	nop
 8007a4a:	bf00      	nop
 8007a4c:	371c      	adds	r7, #28
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bc80      	pop	{r7}
 8007a52:	4770      	bx	lr

08007a54 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b084      	sub	sp, #16
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a11      	ldr	r2, [pc, #68]	; (8007aa8 <HAL_PCD_MspInit+0x54>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d11b      	bne.n	8007a9e <HAL_PCD_MspInit+0x4a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8007a66:	4b11      	ldr	r3, [pc, #68]	; (8007aac <HAL_PCD_MspInit+0x58>)
 8007a68:	69db      	ldr	r3, [r3, #28]
 8007a6a:	4a10      	ldr	r2, [pc, #64]	; (8007aac <HAL_PCD_MspInit+0x58>)
 8007a6c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007a70:	61d3      	str	r3, [r2, #28]
 8007a72:	4b0e      	ldr	r3, [pc, #56]	; (8007aac <HAL_PCD_MspInit+0x58>)
 8007a74:	69db      	ldr	r3, [r3, #28]
 8007a76:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007a7a:	60fb      	str	r3, [r7, #12]
 8007a7c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8007a7e:	2200      	movs	r2, #0
 8007a80:	2100      	movs	r1, #0
 8007a82:	2013      	movs	r0, #19
 8007a84:	f7f8 fea7 	bl	80007d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8007a88:	2013      	movs	r0, #19
 8007a8a:	f7f8 fec0 	bl	800080e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8007a8e:	2200      	movs	r2, #0
 8007a90:	2100      	movs	r1, #0
 8007a92:	2014      	movs	r0, #20
 8007a94:	f7f8 fe9f 	bl	80007d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8007a98:	2014      	movs	r0, #20
 8007a9a:	f7f8 feb8 	bl	800080e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8007a9e:	bf00      	nop
 8007aa0:	3710      	adds	r7, #16
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}
 8007aa6:	bf00      	nop
 8007aa8:	40005c00 	.word	0x40005c00
 8007aac:	40021000 	.word	0x40021000

08007ab0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b082      	sub	sp, #8
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f8d3 22ec 	ldr.w	r2, [r3, #748]	; 0x2ec
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8007ac4:	4619      	mov	r1, r3
 8007ac6:	4610      	mov	r0, r2
 8007ac8:	f7fe fdd0 	bl	800666c <USBD_LL_SetupStage>
}
 8007acc:	bf00      	nop
 8007ace:	3708      	adds	r7, #8
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}

08007ad4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b082      	sub	sp, #8
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 8007adc:	460b      	mov	r3, r1
 8007ade:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 8007ae6:	78fa      	ldrb	r2, [r7, #3]
 8007ae8:	6879      	ldr	r1, [r7, #4]
 8007aea:	4613      	mov	r3, r2
 8007aec:	009b      	lsls	r3, r3, #2
 8007aee:	4413      	add	r3, r2
 8007af0:	00db      	lsls	r3, r3, #3
 8007af2:	440b      	add	r3, r1
 8007af4:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	78fb      	ldrb	r3, [r7, #3]
 8007afc:	4619      	mov	r1, r3
 8007afe:	f7fe fe02 	bl	8006706 <USBD_LL_DataOutStage>
}
 8007b02:	bf00      	nop
 8007b04:	3708      	adds	r7, #8
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}

08007b0a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b0a:	b580      	push	{r7, lr}
 8007b0c:	b082      	sub	sp, #8
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	6078      	str	r0, [r7, #4]
 8007b12:	460b      	mov	r3, r1
 8007b14:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 8007b1c:	78fa      	ldrb	r2, [r7, #3]
 8007b1e:	6879      	ldr	r1, [r7, #4]
 8007b20:	4613      	mov	r3, r2
 8007b22:	009b      	lsls	r3, r3, #2
 8007b24:	4413      	add	r3, r2
 8007b26:	00db      	lsls	r3, r3, #3
 8007b28:	440b      	add	r3, r1
 8007b2a:	333c      	adds	r3, #60	; 0x3c
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	78fb      	ldrb	r3, [r7, #3]
 8007b30:	4619      	mov	r1, r3
 8007b32:	f7fe fe59 	bl	80067e8 <USBD_LL_DataInStage>
}
 8007b36:	bf00      	nop
 8007b38:	3708      	adds	r7, #8
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}

08007b3e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b3e:	b580      	push	{r7, lr}
 8007b40:	b082      	sub	sp, #8
 8007b42:	af00      	add	r7, sp, #0
 8007b44:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	f7fe ff69 	bl	8006a24 <USBD_LL_SOF>
}
 8007b52:	bf00      	nop
 8007b54:	3708      	adds	r7, #8
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}

08007b5a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b5a:	b580      	push	{r7, lr}
 8007b5c:	b084      	sub	sp, #16
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007b62:	2301      	movs	r3, #1
 8007b64:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	2b02      	cmp	r3, #2
 8007b6c:	d001      	beq.n	8007b72 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007b6e:	f7f8 fb84 	bl	800027a <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8007b78:	7bfa      	ldrb	r2, [r7, #15]
 8007b7a:	4611      	mov	r1, r2
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	f7fe ff19 	bl	80069b4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f7fe fed2 	bl	8006932 <USBD_LL_Reset>
}
 8007b8e:	bf00      	nop
 8007b90:	3710      	adds	r7, #16
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}
	...

08007b98 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b082      	sub	sp, #8
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f7fe ff13 	bl	80069d2 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	699b      	ldr	r3, [r3, #24]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d005      	beq.n	8007bc0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007bb4:	4b04      	ldr	r3, [pc, #16]	; (8007bc8 <HAL_PCD_SuspendCallback+0x30>)
 8007bb6:	691b      	ldr	r3, [r3, #16]
 8007bb8:	4a03      	ldr	r2, [pc, #12]	; (8007bc8 <HAL_PCD_SuspendCallback+0x30>)
 8007bba:	f043 0306 	orr.w	r3, r3, #6
 8007bbe:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007bc0:	bf00      	nop
 8007bc2:	3708      	adds	r7, #8
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bd80      	pop	{r7, pc}
 8007bc8:	e000ed00 	.word	0xe000ed00

08007bcc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b082      	sub	sp, #8
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8007bda:	4618      	mov	r0, r3
 8007bdc:	f7fe ff0d 	bl	80069fa <USBD_LL_Resume>
}
 8007be0:	bf00      	nop
 8007be2:	3708      	adds	r7, #8
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b082      	sub	sp, #8
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8007bf0:	4a28      	ldr	r2, [pc, #160]	; (8007c94 <USBD_LL_Init+0xac>)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f8c2 32ec 	str.w	r3, [r2, #748]	; 0x2ec
  pdev->pData = &hpcd_USB_FS;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4a26      	ldr	r2, [pc, #152]	; (8007c94 <USBD_LL_Init+0xac>)
 8007bfc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8007c00:	4b24      	ldr	r3, [pc, #144]	; (8007c94 <USBD_LL_Init+0xac>)
 8007c02:	4a25      	ldr	r2, [pc, #148]	; (8007c98 <USBD_LL_Init+0xb0>)
 8007c04:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8007c06:	4b23      	ldr	r3, [pc, #140]	; (8007c94 <USBD_LL_Init+0xac>)
 8007c08:	2208      	movs	r2, #8
 8007c0a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8007c0c:	4b21      	ldr	r3, [pc, #132]	; (8007c94 <USBD_LL_Init+0xac>)
 8007c0e:	2202      	movs	r2, #2
 8007c10:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007c12:	4b20      	ldr	r3, [pc, #128]	; (8007c94 <USBD_LL_Init+0xac>)
 8007c14:	2200      	movs	r2, #0
 8007c16:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8007c18:	4b1e      	ldr	r3, [pc, #120]	; (8007c94 <USBD_LL_Init+0xac>)
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8007c1e:	4b1d      	ldr	r3, [pc, #116]	; (8007c94 <USBD_LL_Init+0xac>)
 8007c20:	2200      	movs	r2, #0
 8007c22:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007c24:	481b      	ldr	r0, [pc, #108]	; (8007c94 <USBD_LL_Init+0xac>)
 8007c26:	f7f8 ff91 	bl	8000b4c <HAL_PCD_Init>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d001      	beq.n	8007c34 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8007c30:	f7f8 fb23 	bl	800027a <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007c3a:	2318      	movs	r3, #24
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	2100      	movs	r1, #0
 8007c40:	f7fa fcb0 	bl	80025a4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007c4a:	2358      	movs	r3, #88	; 0x58
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	2180      	movs	r1, #128	; 0x80
 8007c50:	f7fa fca8 	bl	80025a4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007c5a:	23c0      	movs	r3, #192	; 0xc0
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	2181      	movs	r1, #129	; 0x81
 8007c60:	f7fa fca0 	bl	80025a4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007c6a:	f44f 7388 	mov.w	r3, #272	; 0x110
 8007c6e:	2200      	movs	r2, #0
 8007c70:	2101      	movs	r1, #1
 8007c72:	f7fa fc97 	bl	80025a4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007c7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007c80:	2200      	movs	r2, #0
 8007c82:	2182      	movs	r1, #130	; 0x82
 8007c84:	f7fa fc8e 	bl	80025a4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8007c88:	2300      	movs	r3, #0
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3708      	adds	r7, #8
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	20000f0c 	.word	0x20000f0c
 8007c98:	40005c00 	.word	0x40005c00

08007c9c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b084      	sub	sp, #16
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f7f9 f849 	bl	8000d4a <HAL_PCD_Start>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007cbc:	7bfb      	ldrb	r3, [r7, #15]
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	f000 f94e 	bl	8007f60 <USBD_Get_USB_Status>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007cc8:	7bbb      	ldrb	r3, [r7, #14]
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3710      	adds	r7, #16
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}

08007cd2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007cd2:	b580      	push	{r7, lr}
 8007cd4:	b084      	sub	sp, #16
 8007cd6:	af00      	add	r7, sp, #0
 8007cd8:	6078      	str	r0, [r7, #4]
 8007cda:	4608      	mov	r0, r1
 8007cdc:	4611      	mov	r1, r2
 8007cde:	461a      	mov	r2, r3
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	70fb      	strb	r3, [r7, #3]
 8007ce4:	460b      	mov	r3, r1
 8007ce6:	70bb      	strb	r3, [r7, #2]
 8007ce8:	4613      	mov	r3, r2
 8007cea:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007cec:	2300      	movs	r3, #0
 8007cee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007cfa:	78bb      	ldrb	r3, [r7, #2]
 8007cfc:	883a      	ldrh	r2, [r7, #0]
 8007cfe:	78f9      	ldrb	r1, [r7, #3]
 8007d00:	f7f9 f99e 	bl	8001040 <HAL_PCD_EP_Open>
 8007d04:	4603      	mov	r3, r0
 8007d06:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007d08:	7bfb      	ldrb	r3, [r7, #15]
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	f000 f928 	bl	8007f60 <USBD_Get_USB_Status>
 8007d10:	4603      	mov	r3, r0
 8007d12:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007d14:	7bbb      	ldrb	r3, [r7, #14]
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3710      	adds	r7, #16
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}

08007d1e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007d1e:	b580      	push	{r7, lr}
 8007d20:	b084      	sub	sp, #16
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	6078      	str	r0, [r7, #4]
 8007d26:	460b      	mov	r3, r1
 8007d28:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007d38:	78fa      	ldrb	r2, [r7, #3]
 8007d3a:	4611      	mov	r1, r2
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	f7f9 f9dc 	bl	80010fa <HAL_PCD_EP_Close>
 8007d42:	4603      	mov	r3, r0
 8007d44:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007d46:	7bfb      	ldrb	r3, [r7, #15]
 8007d48:	4618      	mov	r0, r3
 8007d4a:	f000 f909 	bl	8007f60 <USBD_Get_USB_Status>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007d52:	7bbb      	ldrb	r3, [r7, #14]
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3710      	adds	r7, #16
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}

08007d5c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b084      	sub	sp, #16
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	460b      	mov	r3, r1
 8007d66:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007d76:	78fa      	ldrb	r2, [r7, #3]
 8007d78:	4611      	mov	r1, r2
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f7f9 fa84 	bl	8001288 <HAL_PCD_EP_SetStall>
 8007d80:	4603      	mov	r3, r0
 8007d82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007d84:	7bfb      	ldrb	r3, [r7, #15]
 8007d86:	4618      	mov	r0, r3
 8007d88:	f000 f8ea 	bl	8007f60 <USBD_Get_USB_Status>
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007d90:	7bbb      	ldrb	r3, [r7, #14]
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	3710      	adds	r7, #16
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}

08007d9a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007d9a:	b580      	push	{r7, lr}
 8007d9c:	b084      	sub	sp, #16
 8007d9e:	af00      	add	r7, sp, #0
 8007da0:	6078      	str	r0, [r7, #4]
 8007da2:	460b      	mov	r3, r1
 8007da4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007da6:	2300      	movs	r3, #0
 8007da8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007daa:	2300      	movs	r3, #0
 8007dac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007db4:	78fa      	ldrb	r2, [r7, #3]
 8007db6:	4611      	mov	r1, r2
 8007db8:	4618      	mov	r0, r3
 8007dba:	f7f9 fac5 	bl	8001348 <HAL_PCD_EP_ClrStall>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007dc2:	7bfb      	ldrb	r3, [r7, #15]
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	f000 f8cb 	bl	8007f60 <USBD_Get_USB_Status>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007dce:	7bbb      	ldrb	r3, [r7, #14]
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	3710      	adds	r7, #16
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd80      	pop	{r7, pc}

08007dd8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b085      	sub	sp, #20
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
 8007de0:	460b      	mov	r3, r1
 8007de2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007dea:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007dec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	da0c      	bge.n	8007e0e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007df4:	78fb      	ldrb	r3, [r7, #3]
 8007df6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007dfa:	68f9      	ldr	r1, [r7, #12]
 8007dfc:	1c5a      	adds	r2, r3, #1
 8007dfe:	4613      	mov	r3, r2
 8007e00:	009b      	lsls	r3, r3, #2
 8007e02:	4413      	add	r3, r2
 8007e04:	00db      	lsls	r3, r3, #3
 8007e06:	440b      	add	r3, r1
 8007e08:	3302      	adds	r3, #2
 8007e0a:	781b      	ldrb	r3, [r3, #0]
 8007e0c:	e00b      	b.n	8007e26 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007e0e:	78fb      	ldrb	r3, [r7, #3]
 8007e10:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007e14:	68f9      	ldr	r1, [r7, #12]
 8007e16:	4613      	mov	r3, r2
 8007e18:	009b      	lsls	r3, r3, #2
 8007e1a:	4413      	add	r3, r2
 8007e1c:	00db      	lsls	r3, r3, #3
 8007e1e:	440b      	add	r3, r1
 8007e20:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8007e24:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007e26:	4618      	mov	r0, r3
 8007e28:	3714      	adds	r7, #20
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	bc80      	pop	{r7}
 8007e2e:	4770      	bx	lr

08007e30 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b084      	sub	sp, #16
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
 8007e38:	460b      	mov	r3, r1
 8007e3a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e40:	2300      	movs	r3, #0
 8007e42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007e4a:	78fa      	ldrb	r2, [r7, #3]
 8007e4c:	4611      	mov	r1, r2
 8007e4e:	4618      	mov	r0, r3
 8007e50:	f7f9 f8d1 	bl	8000ff6 <HAL_PCD_SetAddress>
 8007e54:	4603      	mov	r3, r0
 8007e56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e58:	7bfb      	ldrb	r3, [r7, #15]
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	f000 f880 	bl	8007f60 <USBD_Get_USB_Status>
 8007e60:	4603      	mov	r3, r0
 8007e62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007e64:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	3710      	adds	r7, #16
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}

08007e6e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007e6e:	b580      	push	{r7, lr}
 8007e70:	b086      	sub	sp, #24
 8007e72:	af00      	add	r7, sp, #0
 8007e74:	60f8      	str	r0, [r7, #12]
 8007e76:	607a      	str	r2, [r7, #4]
 8007e78:	461a      	mov	r2, r3
 8007e7a:	460b      	mov	r3, r1
 8007e7c:	72fb      	strb	r3, [r7, #11]
 8007e7e:	4613      	mov	r3, r2
 8007e80:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e82:	2300      	movs	r3, #0
 8007e84:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e86:	2300      	movs	r3, #0
 8007e88:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007e90:	893b      	ldrh	r3, [r7, #8]
 8007e92:	7af9      	ldrb	r1, [r7, #11]
 8007e94:	687a      	ldr	r2, [r7, #4]
 8007e96:	f7f9 f9c0 	bl	800121a <HAL_PCD_EP_Transmit>
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e9e:	7dfb      	ldrb	r3, [r7, #23]
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	f000 f85d 	bl	8007f60 <USBD_Get_USB_Status>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007eaa:	7dbb      	ldrb	r3, [r7, #22]
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3718      	adds	r7, #24
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b086      	sub	sp, #24
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	607a      	str	r2, [r7, #4]
 8007ebe:	461a      	mov	r2, r3
 8007ec0:	460b      	mov	r3, r1
 8007ec2:	72fb      	strb	r3, [r7, #11]
 8007ec4:	4613      	mov	r3, r2
 8007ec6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007ed6:	893b      	ldrh	r3, [r7, #8]
 8007ed8:	7af9      	ldrb	r1, [r7, #11]
 8007eda:	687a      	ldr	r2, [r7, #4]
 8007edc:	f7f9 f955 	bl	800118a <HAL_PCD_EP_Receive>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007ee4:	7dfb      	ldrb	r3, [r7, #23]
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	f000 f83a 	bl	8007f60 <USBD_Get_USB_Status>
 8007eec:	4603      	mov	r3, r0
 8007eee:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007ef0:	7dbb      	ldrb	r3, [r7, #22]
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3718      	adds	r7, #24
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}

08007efa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007efa:	b580      	push	{r7, lr}
 8007efc:	b082      	sub	sp, #8
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	6078      	str	r0, [r7, #4]
 8007f02:	460b      	mov	r3, r1
 8007f04:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007f0c:	78fa      	ldrb	r2, [r7, #3]
 8007f0e:	4611      	mov	r1, r2
 8007f10:	4618      	mov	r0, r3
 8007f12:	f7f9 f96b 	bl	80011ec <HAL_PCD_EP_GetRxCount>
 8007f16:	4603      	mov	r3, r0
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3708      	adds	r7, #8
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}

08007f20 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007f20:	b480      	push	{r7}
 8007f22:	b083      	sub	sp, #12
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007f28:	4b02      	ldr	r3, [pc, #8]	; (8007f34 <USBD_static_malloc+0x14>)
}
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	370c      	adds	r7, #12
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	bc80      	pop	{r7}
 8007f32:	4770      	bx	lr
 8007f34:	200011fc 	.word	0x200011fc

08007f38 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b083      	sub	sp, #12
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]

}
 8007f40:	bf00      	nop
 8007f42:	370c      	adds	r7, #12
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bc80      	pop	{r7}
 8007f48:	4770      	bx	lr

08007f4a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007f4a:	b480      	push	{r7}
 8007f4c:	b083      	sub	sp, #12
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	6078      	str	r0, [r7, #4]
 8007f52:	460b      	mov	r3, r1
 8007f54:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8007f56:	bf00      	nop
 8007f58:	370c      	adds	r7, #12
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bc80      	pop	{r7}
 8007f5e:	4770      	bx	lr

08007f60 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b085      	sub	sp, #20
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	4603      	mov	r3, r0
 8007f68:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007f6e:	79fb      	ldrb	r3, [r7, #7]
 8007f70:	2b03      	cmp	r3, #3
 8007f72:	d817      	bhi.n	8007fa4 <USBD_Get_USB_Status+0x44>
 8007f74:	a201      	add	r2, pc, #4	; (adr r2, 8007f7c <USBD_Get_USB_Status+0x1c>)
 8007f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f7a:	bf00      	nop
 8007f7c:	08007f8d 	.word	0x08007f8d
 8007f80:	08007f93 	.word	0x08007f93
 8007f84:	08007f99 	.word	0x08007f99
 8007f88:	08007f9f 	.word	0x08007f9f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	73fb      	strb	r3, [r7, #15]
    break;
 8007f90:	e00b      	b.n	8007faa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007f92:	2302      	movs	r3, #2
 8007f94:	73fb      	strb	r3, [r7, #15]
    break;
 8007f96:	e008      	b.n	8007faa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007f98:	2301      	movs	r3, #1
 8007f9a:	73fb      	strb	r3, [r7, #15]
    break;
 8007f9c:	e005      	b.n	8007faa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007f9e:	2302      	movs	r3, #2
 8007fa0:	73fb      	strb	r3, [r7, #15]
    break;
 8007fa2:	e002      	b.n	8007faa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007fa4:	2302      	movs	r3, #2
 8007fa6:	73fb      	strb	r3, [r7, #15]
    break;
 8007fa8:	bf00      	nop
  }
  return usb_status;
 8007faa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3714      	adds	r7, #20
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bc80      	pop	{r7}
 8007fb4:	4770      	bx	lr
 8007fb6:	bf00      	nop

08007fb8 <memset>:
 8007fb8:	4603      	mov	r3, r0
 8007fba:	4402      	add	r2, r0
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d100      	bne.n	8007fc2 <memset+0xa>
 8007fc0:	4770      	bx	lr
 8007fc2:	f803 1b01 	strb.w	r1, [r3], #1
 8007fc6:	e7f9      	b.n	8007fbc <memset+0x4>

08007fc8 <__libc_init_array>:
 8007fc8:	b570      	push	{r4, r5, r6, lr}
 8007fca:	2600      	movs	r6, #0
 8007fcc:	4d0c      	ldr	r5, [pc, #48]	; (8008000 <__libc_init_array+0x38>)
 8007fce:	4c0d      	ldr	r4, [pc, #52]	; (8008004 <__libc_init_array+0x3c>)
 8007fd0:	1b64      	subs	r4, r4, r5
 8007fd2:	10a4      	asrs	r4, r4, #2
 8007fd4:	42a6      	cmp	r6, r4
 8007fd6:	d109      	bne.n	8007fec <__libc_init_array+0x24>
 8007fd8:	f000 f828 	bl	800802c <_init>
 8007fdc:	2600      	movs	r6, #0
 8007fde:	4d0a      	ldr	r5, [pc, #40]	; (8008008 <__libc_init_array+0x40>)
 8007fe0:	4c0a      	ldr	r4, [pc, #40]	; (800800c <__libc_init_array+0x44>)
 8007fe2:	1b64      	subs	r4, r4, r5
 8007fe4:	10a4      	asrs	r4, r4, #2
 8007fe6:	42a6      	cmp	r6, r4
 8007fe8:	d105      	bne.n	8007ff6 <__libc_init_array+0x2e>
 8007fea:	bd70      	pop	{r4, r5, r6, pc}
 8007fec:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ff0:	4798      	blx	r3
 8007ff2:	3601      	adds	r6, #1
 8007ff4:	e7ee      	b.n	8007fd4 <__libc_init_array+0xc>
 8007ff6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ffa:	4798      	blx	r3
 8007ffc:	3601      	adds	r6, #1
 8007ffe:	e7f2      	b.n	8007fe6 <__libc_init_array+0x1e>
 8008000:	080080b0 	.word	0x080080b0
 8008004:	080080b0 	.word	0x080080b0
 8008008:	080080b0 	.word	0x080080b0
 800800c:	080080b4 	.word	0x080080b4

08008010 <memcpy>:
 8008010:	440a      	add	r2, r1
 8008012:	4291      	cmp	r1, r2
 8008014:	f100 33ff 	add.w	r3, r0, #4294967295
 8008018:	d100      	bne.n	800801c <memcpy+0xc>
 800801a:	4770      	bx	lr
 800801c:	b510      	push	{r4, lr}
 800801e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008022:	4291      	cmp	r1, r2
 8008024:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008028:	d1f9      	bne.n	800801e <memcpy+0xe>
 800802a:	bd10      	pop	{r4, pc}

0800802c <_init>:
 800802c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800802e:	bf00      	nop
 8008030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008032:	bc08      	pop	{r3}
 8008034:	469e      	mov	lr, r3
 8008036:	4770      	bx	lr

08008038 <_fini>:
 8008038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800803a:	bf00      	nop
 800803c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800803e:	bc08      	pop	{r3}
 8008040:	469e      	mov	lr, r3
 8008042:	4770      	bx	lr
