From aa66769361a226929a7c33469748e082013e1b5d Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Piotr=20Kr=C3=B3l?= <piotr.krol@3mdeb.com>
Date: Thu, 2 May 2024 23:09:19 +0200
Subject: [PATCH 18/80] mainboard/pcengines: add apu3 and apu5 variants
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Signed-off-by: Piotr Kr√≥l <piotr.krol@3mdeb.com>
diff --git a/configs/config.pcengines_apu3 b/configs/config.pcengines_apu3
index 0604bb39f83a..a0ad052ff6a9 100644
--- a/configs/config.pcengines_apu3
+++ b/configs/config.pcengines_apu3
@@ -1,15 +1,28 @@
-# CONFIG_COLLECT_TIMESTAMPS is not set
+# CONFIG_CONSOLE_USE_ANSI_ESCAPES is not set
+# CONFIG_CONSOLE_USE_LOGLEVEL_PREFIX is not set
 # CONFIG_IPXE_SERIAL_CONSOLE is not set
-CONFIG_APU2_PINMUX_UART_C=y
-CONFIG_APU2_PINMUX_UART_D=y
+CONFIG_AGESA_BINARY_PI_LOCATION=0xFFE00000
+CONFIG_BOTTOMIO_POSITION=0xD0000000
 CONFIG_BOARD_PCENGINES_APU3=y
 CONFIG_BUILD_IPXE=y
+CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
+CONFIG_DEFAULT_CONSOLE_LOGLEVEL_1=y
+CONFIG_HUDSON_SATA_MODE=2
+CONFIG_I2C_TRANSFER_TIMEOUT_US=500000
+CONFIG_IPXE_ADD_SCRIPT=y
+CONFIG_LOCALVERSION="v24.05.00.01"
 CONFIG_MEMTEST86PLUS_V5=y
 CONFIG_MEMTEST_SECONDARY_PAYLOAD=y
 CONFIG_NO_GFX_INIT=y
+CONFIG_POST_IO_PORT=0x80
 CONFIG_PXE=y
 CONFIG_PXE_ROM_ID="8086,1539"
-CONFIG_SEABIOS_ADD_SERCON_PORT_FILE=y
+CONFIG_SEABIOS_BOOTORDER_FILE="$(top)/src/mainboard/$(MAINBOARDDIR)/variants/$(CONFIG_VARIANT_DIR)/bootorder"
+CONFIG_SEABIOS_DEBUG_LEVEL=0
 CONFIG_SEABIOS_REVISION=y
 CONFIG_SEABIOS_REVISION_ID="rel-1.16.0.1"
+CONFIG_SEABIOS_SERCON_PORT_ADDR=0x3f8
+CONFIG_SUBSYSTEM_DEVICE_ID=0x0000
+CONFIG_SUBSYSTEM_VENDOR_ID=0x0000
+CONFIG_TPM2=y
 CONFIG_VENDOR_PCENGINES=y
diff --git a/configs/config.pcengines_apu5 b/configs/config.pcengines_apu5
index 3ad06d2cfbd5..e978edd2541e 100644
--- a/configs/config.pcengines_apu5
+++ b/configs/config.pcengines_apu5
@@ -1,15 +1,28 @@
-# CONFIG_COLLECT_TIMESTAMPS is not set
+# CONFIG_CONSOLE_USE_ANSI_ESCAPES is not set
+# CONFIG_CONSOLE_USE_LOGLEVEL_PREFIX is not set
 # CONFIG_IPXE_SERIAL_CONSOLE is not set
-CONFIG_APU2_PINMUX_UART_C=y
-CONFIG_APU2_PINMUX_UART_D=y
+CONFIG_AGESA_BINARY_PI_LOCATION=0xFFE00000
 CONFIG_BOARD_PCENGINES_APU5=y
+CONFIG_BOTTOMIO_POSITION=0xD0000000
 CONFIG_BUILD_IPXE=y
+CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
+CONFIG_DEFAULT_CONSOLE_LOGLEVEL_1=y
+CONFIG_HUDSON_SATA_MODE=2
+CONFIG_I2C_TRANSFER_TIMEOUT_US=500000
+CONFIG_IPXE_ADD_SCRIPT=y
+CONFIG_LOCALVERSION="v24.05.00.01"
 CONFIG_MEMTEST86PLUS_V5=y
 CONFIG_MEMTEST_SECONDARY_PAYLOAD=y
 CONFIG_NO_GFX_INIT=y
+CONFIG_POST_IO_PORT=0x80
 CONFIG_PXE=y
 CONFIG_PXE_ROM_ID="8086,1539"
-CONFIG_SEABIOS_ADD_SERCON_PORT_FILE=y
+CONFIG_SEABIOS_BOOTORDER_FILE="$(top)/src/mainboard/$(MAINBOARDDIR)/variants/$(CONFIG_VARIANT_DIR)/bootorder"
+CONFIG_SEABIOS_DEBUG_LEVEL=0
 CONFIG_SEABIOS_REVISION=y
 CONFIG_SEABIOS_REVISION_ID="rel-1.16.0.1"
+CONFIG_SEABIOS_SERCON_PORT_ADDR=0x3f8
+CONFIG_SUBSYSTEM_DEVICE_ID=0x0000
+CONFIG_SUBSYSTEM_VENDOR_ID=0x0000
+CONFIG_TPM2=y
 CONFIG_VENDOR_PCENGINES=y
diff --git a/payloads/external/SeaBIOS/Kconfig b/payloads/external/SeaBIOS/Kconfig
index d676934dbaae..3a343fefab92 100644
--- a/payloads/external/SeaBIOS/Kconfig
+++ b/payloads/external/SeaBIOS/Kconfig
@@ -111,12 +111,14 @@ config SEABIOS_BOOTORDER_FILE
 
 config SEABIOS_BOOTORDER_MAP_FILE
 	string "SeaBIOS bootorder_map file"
+	default "\$(top)/src/mainboard/\$(MAINBOARDDIR)/bootorder_map_apu5" if BOARD_PCENGINES_APU5
 	default "\$(top)/src/mainboard/\$(MAINBOARDDIR)/bootorder_map"
 	help
 	  TBD
 
 config SEABIOS_BOOTORDER_DEF_FILE
 	string "SeaBIOS bootorder_def file"
+	default "\$(top)/src/mainboard/\$(MAINBOARDDIR)/bootorder_def_apu5" if BOARD_PCENGINES_APU5
 	default "\$(top)/src/mainboard/\$(MAINBOARDDIR)/bootorder_def"
 	help
 	  TBD
diff --git a/src/mainboard/pcengines/apu2/bootorder_def_apu5 b/src/mainboard/pcengines/apu2/bootorder_def_apu5
new file mode 100644
index 000000000000..5f562f2468ab
--- /dev/null
+++ b/src/mainboard/pcengines/apu2/bootorder_def_apu5
@@ -0,0 +1,30 @@
+/pci@i0cf8/usb@10/usb-*@1
+/pci@i0cf8/usb@10/usb-*@2
+/pci@i0cf8/usb@10/usb-*@3
+/pci@i0cf8/usb@10/usb-*@4
+/pci@i0cf8/usb@12/usb-*@1
+/pci@i0cf8/usb@12/usb-*@2
+/pci@i0cf8/usb@12/usb-*@3
+/pci@i0cf8/usb@12/usb-*@4
+/pci@i0cf8/usb@13/usb-*@1
+/pci@i0cf8/usb@13/usb-*@2
+/pci@i0cf8/usb@13/usb-*@3
+/pci@i0cf8/usb@13/usb-*@4
+/pci@i0cf8/usb@12/hub@1/usb-*@1
+/pci@i0cf8/*@11/drive@0/disk@0
+/pci@i0cf8/*@11/drive@1/disk@0
+/pci@i0cf8/pci-bridge@2,5/*@0/drive@0/disk@0
+/pci@i0cf8/pci-bridge@2,5/*@0/drive@1/disk@0
+/rom@genroms/pxe.rom
+pxen0
+scon1
+usben1
+uartc1
+uartd1
+ehcien0
+mpcie2_clk0
+com2_en0
+boosten1
+sd3mode0
+iommu0
+watchdog0000
diff --git a/src/mainboard/pcengines/apu2/bootorder_map_apu5 b/src/mainboard/pcengines/apu2/bootorder_map_apu5
new file mode 100644
index 000000000000..f5d47e4ee46c
--- /dev/null
+++ b/src/mainboard/pcengines/apu2/bootorder_map_apu5
@@ -0,0 +1,18 @@
+a USB
+a USB
+a USB
+a USB
+a USB
+a USB
+a USB
+a USB
+a USB
+a USB
+a USB
+a USB
+b SDCARD
+c mSATA
+d SATA
+e mPCIe1 SATA1 and SATA2
+e mPCIe1 SATA1 and SATA2
+f iPXE
diff --git a/src/mainboard/pcengines/apu2/mainboard.c b/src/mainboard/pcengines/apu2/mainboard.c
index 79bbf8c3d9da..dc1ab76eeeeb 100644
--- a/src/mainboard/pcengines/apu2/mainboard.c
+++ b/src/mainboard/pcengines/apu2/mainboard.c
@@ -28,6 +28,7 @@
 
 #include "gpio_ftns.h"
 #include "bios_knobs.h"
+#include "s1_button.h"
 
 #define SPD_SIZE  128
 #define PM_RTC_CONTROL		0x56
@@ -301,6 +302,18 @@ static void mainboard_final(void *chip_info)
 	//
 	gpio_set(GPIO_58, 1);
 	gpio_set(GPIO_59, 1);
+
+	if (!check_console()) {
+	/*The console is disabled, check if S1 is pressed and enable if so */
+#if CONFIG(BOARD_PCENGINES_APU5)
+		if (!gpio_get(GPIO_22)) {
+#else
+		if (!gpio_get(GPIO_32)) {
+#endif
+			printk(BIOS_INFO, "S1 PRESSED\n");
+			enable_console();
+		}
+	}
 }
 
 /*
diff --git a/src/mainboard/pcengines/apu2/variants/apu3/bootorder b/src/mainboard/pcengines/apu2/variants/apu3/bootorder
new file mode 100644
index 0000000000000000000000000000000000000000..51b0fea1741238d986b4b47ac678fb344312d04b
GIT binary patch
literal 4096
zcmeH@OK!s;5Qek1<U7ndN(y$}wB2!&Du%H=3IPjf)!e@0tojh@1%}N(!#^*5YPDoY
z+v!EU=h1X}ljGiWZKEnyU$-9X*6_pP1;gR__gAM}q7O7$Im#EKYd+Wg_4(T4n8?j&
z`oojjZ&T{is@30Sr+76p29~VWPki8@Z8!*gShg`RBZh@{J*Q%~oYk@7V(DIY<we-P
zS%2ZCojf5R1cZPP5CTF#2nYcoAOwVf5D)_Y5-1C0n8+gpM3<pN7!d~jdV=v*FoTa_
h1_}_9!?f8L3MKTnt;<6Pc_o<qIWLgWmY8;J^94$Ai1z>h

literal 0
HcmV?d00001

diff --git a/src/mainboard/pcengines/apu2/variants/apu3/devicetree.cb b/src/mainboard/pcengines/apu2/variants/apu3/devicetree.cb
index 5c169208b9cf..eb0777b489ce 100644
--- a/src/mainboard/pcengines/apu2/variants/apu3/devicetree.cb
+++ b/src/mainboard/pcengines/apu2/variants/apu3/devicetree.cb
@@ -3,7 +3,7 @@
 chip northbridge/amd/pi/00730F01
 	device domain 0 on
 		subsystemid 0x1022 0x1410 inherit
-		device ref iommu		on end
+		device ref iommu		off end
 		device ref gpp_bridge_0		on end	# mPCIe slot 2 (on GFX lane)
 		device ref gpp_bridge_1		on end	# LAN3
 		device ref gpp_bridge_2		on end	# LAN2
diff --git a/src/mainboard/pcengines/apu2/variants/apu5/bootorder b/src/mainboard/pcengines/apu2/variants/apu5/bootorder
new file mode 100644
index 0000000000000000000000000000000000000000..29c163d69ebbf7f0ac2a8c7bf2c7edcb2293dbc0
GIT binary patch
literal 4096
zcmeH@O>V;=5Jt1M<U7ndN(y$}wB2!&Du%H=3IPjf)!e@0tokF=3k;hNc+3oXYPDoY
z+v!EU=h1X}i{svOZKEovucOC08h#)iFdUwLUv<hQ`aq+VqkJ*C#`)b}&c8j5iQJ5)
zKRl`Z)}`L9`ubb%6t8B+z>(GZi4VMK8{P!|Shg{+BbJ5tJf~u}GpFOk#nK&Ic@Xw*
z)?c`2Crb>70Wly3#DEwO17bi7hygJm2E@R>2FgMiCh`aY(PbzRMub7Xo?yHc%-~~~
hfda(jFl`t^p@janRe9(juLP4n=LIs_64S12z5rPii1+{i

literal 0
HcmV?d00001

diff --git a/src/mainboard/pcengines/apu2/variants/apu5/devicetree.cb b/src/mainboard/pcengines/apu2/variants/apu5/devicetree.cb
index 75cc446e463f..85dcf4a343a8 100644
--- a/src/mainboard/pcengines/apu2/variants/apu5/devicetree.cb
+++ b/src/mainboard/pcengines/apu2/variants/apu5/devicetree.cb
@@ -41,7 +41,7 @@ chip northbridge/amd/pi/00730F01
 					device pnp 2e.108 off end
 					device pnp 2e.f off end
 					device pnp 2e.007 off end
-					device pnp 2e.107 off end
+					device pnp 2e.107 on end
 					device pnp 2e.607 off end
 				end # SIO NCT5104D
 				chip drivers/pc80/tpm
