0.7
2020.1
May 27 2020
20:09:33
C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/sim_1/new/UART_TOP_tb.vhd,1665790460,vhdl,,,,uart_top_tb,,,,,,,,
C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/sim_1/new/UART_tx_ctrl_tb.vhd,1665668583,vhdl,,,,uart_tx_ctrl_tb,,,,,,,,
C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/sources_1/new/UART_tx_ctrl.vhd,1665599879,vhdl,,,,uart_tx_ctrl,,,,,,,,
C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/sources_1/new/UART_tx_top.vhd,1665790673,vhdl,,,,uart_tx_top,,,,,,,,
C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/sources_1/new/debounce.vhd,1665666634,vhdl,,,,debounce,,,,,,,,
