Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto a28d12c3cc264cad9a2b907e3aa7f079 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot memoria_tb_func_impl xil_defaultlib.memoria_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memoria [memoria_default]
Compiling architecture bench of entity xil_defaultlib.memoria_tb
Built simulation snapshot memoria_tb_func_impl
