// Seed: 1629104622
module module_0 (
    input id_0,
    input integer id_1,
    input id_2,
    output id_3,
    input id_4,
    output logic id_5
);
  logic id_6 = 1;
  type_0 id_7 (
      .id_0(1),
      .id_1(1),
      .id_2(1'd0),
      .id_3(id_6)
  );
  logic id_8;
  assign id_6 = 1 - 1'b0;
  logic id_9;
  logic id_10;
  assign id_8 = id_2;
  type_16 id_11 (
      .id_0(1),
      .id_1(""),
      .id_2(1),
      .id_3('b0)
  );
endmodule
`resetall
module module_1 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    output id_5,
    output id_6,
    output logic id_7,
    output id_8,
    output id_9,
    input logic id_10,
    input id_11,
    output logic id_12,
    input id_13,
    input logic id_14,
    input id_15
);
  logic id_16 = id_2;
  type_27(
      1, 1'b0
  );
  logic id_17;
  logic id_18;
endmodule
`define pp_16 0
`define pp_17 0
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  output id_7;
  inout id_6;
  input id_5;
  output id_4;
  output id_3;
  inout id_2;
  inout id_1;
  logic id_16;
  assign id_11 = "";
  assign id_3  = id_1;
endmodule
