

================================================================
== Vitis HLS Report for 'fft_8pt_Pipeline_VITIS_LOOP_20_1'
================================================================
* Date:           Sat May 31 09:38:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |       10|       10|         8|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     18|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     409|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     409|    118|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_194_p2  |         +|   0|  0|  13|           4|           2|
    |or_ln22_fu_182_p2   |        or|   0|  0|   3|           3|           1|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  18|           8|           5|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_2_fu_36                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i_2_fu_36                         |   4|   0|    4|          0|
    |p_r_M_value_10_reg_254            |  32|   0|   32|          0|
    |p_r_M_value_2_reg_272             |  32|   0|   32|          0|
    |p_r_M_value_3_reg_277             |  32|   0|   32|          0|
    |p_r_M_value_4_reg_282             |  32|   0|   32|          0|
    |p_r_M_value_5_reg_287             |  32|   0|   32|          0|
    |p_r_M_value_reg_248               |  32|   0|   32|          0|
    |this_M_value_2_load_reg_266       |  32|   0|   32|          0|
    |this_M_value_load_reg_260         |  32|   0|   32|          0|
    |zext_ln20_reg_216                 |   4|   0|   64|         60|
    |zext_ln22_reg_232                 |   2|   0|   64|         62|
    |zext_ln20_reg_216                 |  64|  32|   64|         60|
    |zext_ln22_reg_232                 |  64|  32|   64|         62|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 409|  64|  531|        244|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_162_p_din0                   |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_162_p_din1                   |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_162_p_opcode                 |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_162_p_dout0                  |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_162_p_ce                     |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_166_p_din0                   |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_166_p_din1                   |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_166_p_opcode                 |  out|    2|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_166_p_dout0                  |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_166_p_ce                     |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_170_p_din0                   |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_170_p_din1                   |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_170_p_opcode                 |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_170_p_dout0                  |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_170_p_ce                     |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_174_p_din0                   |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_174_p_din1                   |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_174_p_opcode                 |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_174_p_dout0                  |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_174_p_ce                     |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|reversed_buffer_M_value_address0    |  out|    3|   ap_memory|           reversed_buffer_M_value|         array|
|reversed_buffer_M_value_ce0         |  out|    1|   ap_memory|           reversed_buffer_M_value|         array|
|reversed_buffer_M_value_q0          |   in|   32|   ap_memory|           reversed_buffer_M_value|         array|
|reversed_buffer_M_value_address1    |  out|    3|   ap_memory|           reversed_buffer_M_value|         array|
|reversed_buffer_M_value_ce1         |  out|    1|   ap_memory|           reversed_buffer_M_value|         array|
|reversed_buffer_M_value_q1          |   in|   32|   ap_memory|           reversed_buffer_M_value|         array|
|reversed_buffer_M_value_1_address0  |  out|    3|   ap_memory|         reversed_buffer_M_value_1|         array|
|reversed_buffer_M_value_1_ce0       |  out|    1|   ap_memory|         reversed_buffer_M_value_1|         array|
|reversed_buffer_M_value_1_q0        |   in|   32|   ap_memory|         reversed_buffer_M_value_1|         array|
|reversed_buffer_M_value_1_address1  |  out|    3|   ap_memory|         reversed_buffer_M_value_1|         array|
|reversed_buffer_M_value_1_ce1       |  out|    1|   ap_memory|         reversed_buffer_M_value_1|         array|
|reversed_buffer_M_value_1_q1        |   in|   32|   ap_memory|         reversed_buffer_M_value_1|         array|
|temp1_M_value_address0              |  out|    3|   ap_memory|                     temp1_M_value|         array|
|temp1_M_value_ce0                   |  out|    1|   ap_memory|                     temp1_M_value|         array|
|temp1_M_value_we0                   |  out|    1|   ap_memory|                     temp1_M_value|         array|
|temp1_M_value_d0                    |  out|   32|   ap_memory|                     temp1_M_value|         array|
|temp1_M_value_address1              |  out|    3|   ap_memory|                     temp1_M_value|         array|
|temp1_M_value_ce1                   |  out|    1|   ap_memory|                     temp1_M_value|         array|
|temp1_M_value_we1                   |  out|    1|   ap_memory|                     temp1_M_value|         array|
|temp1_M_value_d1                    |  out|   32|   ap_memory|                     temp1_M_value|         array|
|temp1_M_value_1_address0            |  out|    3|   ap_memory|                   temp1_M_value_1|         array|
|temp1_M_value_1_ce0                 |  out|    1|   ap_memory|                   temp1_M_value_1|         array|
|temp1_M_value_1_we0                 |  out|    1|   ap_memory|                   temp1_M_value_1|         array|
|temp1_M_value_1_d0                  |  out|   32|   ap_memory|                   temp1_M_value_1|         array|
|temp1_M_value_1_address1            |  out|    3|   ap_memory|                   temp1_M_value_1|         array|
|temp1_M_value_1_ce1                 |  out|    1|   ap_memory|                   temp1_M_value_1|         array|
|temp1_M_value_1_we1                 |  out|    1|   ap_memory|                   temp1_M_value_1|         array|
|temp1_M_value_1_d1                  |  out|   32|   ap_memory|                   temp1_M_value_1|         array|
+------------------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 11 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_2"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i102"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i4 %i_2" [../../src/fft_8pt.cpp:20]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 3" [../../src/fft_8pt.cpp:20]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %tmp, void %for.inc.i102.split, void %_Z4bfs1PSt7complexIfES1_.exit.exitStub" [../../src/fft_8pt.cpp:20]   --->   Operation 17 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i4 %i" [../../src/fft_8pt.cpp:20]   --->   Operation 18 'zext' 'zext_ln20' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i4 %i" [../../src/fft_8pt.cpp:20]   --->   Operation 19 'trunc' 'trunc_ln20' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_x_M_value = getelementptr i32 %reversed_buffer_M_value, i64 0, i64 %zext_ln20" [../../src/fft_8pt.cpp:22]   --->   Operation 20 'getelementptr' 'p_x_M_value' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_x_M_value_2 = getelementptr i32 %reversed_buffer_M_value_1, i64 0, i64 %zext_ln20" [../../src/fft_8pt.cpp:22]   --->   Operation 21 'getelementptr' 'p_x_M_value_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln22 = or i3 %trunc_ln20, i3 1" [../../src/fft_8pt.cpp:22]   --->   Operation 22 'or' 'or_ln22' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i3 %or_ln22" [../../src/fft_8pt.cpp:22]   --->   Operation 23 'zext' 'zext_ln22' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_y_M_value = getelementptr i32 %reversed_buffer_M_value, i64 0, i64 %zext_ln22" [../../src/fft_8pt.cpp:22]   --->   Operation 24 'getelementptr' 'p_y_M_value' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_y_M_value_4 = getelementptr i32 %reversed_buffer_M_value_1, i64 0, i64 %zext_ln22" [../../src/fft_8pt.cpp:22]   --->   Operation 25 'getelementptr' 'p_y_M_value_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%p_r_M_value = load i3 %p_x_M_value"   --->   Operation 26 'load' 'p_r_M_value' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%p_r_M_value_10 = load i3 %p_x_M_value_2"   --->   Operation 27 'load' 'p_r_M_value_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%this_M_value_load = load i3 %p_y_M_value"   --->   Operation 28 'load' 'this_M_value_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%this_M_value_2_load = load i3 %p_y_M_value_4"   --->   Operation 29 'load' 'this_M_value_2_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln20 = add i4 %i, i4 2" [../../src/fft_8pt.cpp:20]   --->   Operation 30 'add' 'add_ln20' <Predicate = (!tmp)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln20, i4 %i_2" [../../src/fft_8pt.cpp:20]   --->   Operation 31 'store' 'store_ln20' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 32 [1/2] (2.32ns)   --->   "%p_r_M_value = load i3 %p_x_M_value"   --->   Operation 32 'load' 'p_r_M_value' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%p_r_M_value_10 = load i3 %p_x_M_value_2"   --->   Operation 33 'load' 'p_r_M_value_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/2] (2.32ns)   --->   "%this_M_value_load = load i3 %p_y_M_value"   --->   Operation 34 'load' 'this_M_value_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%this_M_value_2_load = load i3 %p_y_M_value_4"   --->   Operation 35 'load' 'this_M_value_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 36 [5/5] (7.25ns)   --->   "%p_r_M_value_2 = fadd i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 36 'fadd' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [5/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 37 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [5/5] (7.25ns)   --->   "%p_r_M_value_4 = fsub i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 38 'fsub' 'p_r_M_value_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [5/5] (7.25ns)   --->   "%p_r_M_value_5 = fsub i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 39 'fsub' 'p_r_M_value_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 40 [4/5] (7.25ns)   --->   "%p_r_M_value_2 = fadd i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 40 'fadd' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [4/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 41 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [4/5] (7.25ns)   --->   "%p_r_M_value_4 = fsub i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 42 'fsub' 'p_r_M_value_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [4/5] (7.25ns)   --->   "%p_r_M_value_5 = fsub i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 43 'fsub' 'p_r_M_value_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 44 [3/5] (7.25ns)   --->   "%p_r_M_value_2 = fadd i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 44 'fadd' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [3/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 45 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [3/5] (7.25ns)   --->   "%p_r_M_value_4 = fsub i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 46 'fsub' 'p_r_M_value_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [3/5] (7.25ns)   --->   "%p_r_M_value_5 = fsub i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 47 'fsub' 'p_r_M_value_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 48 [2/5] (7.25ns)   --->   "%p_r_M_value_2 = fadd i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 48 'fadd' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [2/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 49 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [2/5] (7.25ns)   --->   "%p_r_M_value_4 = fsub i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 50 'fsub' 'p_r_M_value_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [2/5] (7.25ns)   --->   "%p_r_M_value_5 = fsub i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 51 'fsub' 'p_r_M_value_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 52 [1/5] (7.25ns)   --->   "%p_r_M_value_2 = fadd i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 52 'fadd' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 53 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/5] (7.25ns)   --->   "%p_r_M_value_4 = fsub i32 %p_r_M_value, i32 %this_M_value_load"   --->   Operation 54 'fsub' 'p_r_M_value_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/5] (7.25ns)   --->   "%p_r_M_value_5 = fsub i32 %p_r_M_value_10, i32 %this_M_value_2_load"   --->   Operation 55 'fsub' 'p_r_M_value_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../src/fft_8pt.cpp:21]   --->   Operation 56 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../../src/fft_8pt.cpp:20]   --->   Operation 57 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%temp1_M_value_addr = getelementptr i32 %temp1_M_value, i64 0, i64 %zext_ln20" [../../src/fft_8pt.cpp:22]   --->   Operation 58 'getelementptr' 'temp1_M_value_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%temp1_M_value_1_addr = getelementptr i32 %temp1_M_value_1, i64 0, i64 %zext_ln20" [../../src/fft_8pt.cpp:22]   --->   Operation 59 'getelementptr' 'temp1_M_value_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln22 = store i32 %p_r_M_value_2, i3 %temp1_M_value_addr" [../../src/fft_8pt.cpp:22]   --->   Operation 60 'store' 'store_ln22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln22 = store i32 %p_r_M_value_3, i3 %temp1_M_value_1_addr" [../../src/fft_8pt.cpp:22]   --->   Operation 61 'store' 'store_ln22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%temp1_M_value_addr_1 = getelementptr i32 %temp1_M_value, i64 0, i64 %zext_ln22" [../../src/fft_8pt.cpp:23]   --->   Operation 62 'getelementptr' 'temp1_M_value_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%temp1_M_value_1_addr_1 = getelementptr i32 %temp1_M_value_1, i64 0, i64 %zext_ln22" [../../src/fft_8pt.cpp:23]   --->   Operation 63 'getelementptr' 'temp1_M_value_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %p_r_M_value_4, i3 %temp1_M_value_addr_1" [../../src/fft_8pt.cpp:23]   --->   Operation 64 'store' 'store_ln23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 65 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %p_r_M_value_5, i3 %temp1_M_value_1_addr_1" [../../src/fft_8pt.cpp:23]   --->   Operation 65 'store' 'store_ln23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc.i102" [../../src/fft_8pt.cpp:20]   --->   Operation 66 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reversed_buffer_M_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ reversed_buffer_M_value_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ temp1_M_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ temp1_M_value_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                    (alloca           ) [ 010000000]
store_ln0              (store            ) [ 000000000]
br_ln0                 (br               ) [ 000000000]
i                      (load             ) [ 000000000]
tmp                    (bitselect        ) [ 011111110]
empty                  (speclooptripcount) [ 000000000]
br_ln20                (br               ) [ 000000000]
zext_ln20              (zext             ) [ 011111111]
trunc_ln20             (trunc            ) [ 000000000]
p_x_M_value            (getelementptr    ) [ 011000000]
p_x_M_value_2          (getelementptr    ) [ 011000000]
or_ln22                (or               ) [ 000000000]
zext_ln22              (zext             ) [ 011111111]
p_y_M_value            (getelementptr    ) [ 011000000]
p_y_M_value_4          (getelementptr    ) [ 011000000]
add_ln20               (add              ) [ 000000000]
store_ln20             (store            ) [ 000000000]
p_r_M_value            (load             ) [ 010111110]
p_r_M_value_10         (load             ) [ 010111110]
this_M_value_load      (load             ) [ 010111110]
this_M_value_2_load    (load             ) [ 010111110]
p_r_M_value_2          (fadd             ) [ 010000001]
p_r_M_value_3          (fadd             ) [ 010000001]
p_r_M_value_4          (fsub             ) [ 010000001]
p_r_M_value_5          (fsub             ) [ 010000001]
specpipeline_ln21      (specpipeline     ) [ 000000000]
specloopname_ln20      (specloopname     ) [ 000000000]
temp1_M_value_addr     (getelementptr    ) [ 000000000]
temp1_M_value_1_addr   (getelementptr    ) [ 000000000]
store_ln22             (store            ) [ 000000000]
store_ln22             (store            ) [ 000000000]
temp1_M_value_addr_1   (getelementptr    ) [ 000000000]
temp1_M_value_1_addr_1 (getelementptr    ) [ 000000000]
store_ln23             (store            ) [ 000000000]
store_ln23             (store            ) [ 000000000]
br_ln20                (br               ) [ 000000000]
ret_ln0                (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reversed_buffer_M_value">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reversed_buffer_M_value"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reversed_buffer_M_value_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reversed_buffer_M_value_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp1_M_value">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp1_M_value"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp1_M_value_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp1_M_value_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_2_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="p_x_M_value_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="4" slack="0"/>
<pin id="44" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_x_M_value/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="p_x_M_value_2_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="4" slack="0"/>
<pin id="51" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_x_M_value_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_y_M_value_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="3" slack="0"/>
<pin id="58" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_y_M_value/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="p_y_M_value_4_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="3" slack="0"/>
<pin id="65" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_y_M_value_4/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="0"/>
<pin id="73" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="74" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="1"/>
<pin id="76" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_value/1 this_M_value_load/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="83" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="84" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="1"/>
<pin id="86" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_value_10/1 this_M_value_2_load/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="temp1_M_value_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="7"/>
<pin id="94" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_M_value_addr/8 "/>
</bind>
</comp>

<comp id="97" class="1004" name="temp1_M_value_1_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="7"/>
<pin id="101" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_M_value_1_addr/8 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="3" slack="1"/>
<pin id="110" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="112" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/8 store_ln23/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="3" slack="1"/>
<pin id="120" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="122" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/8 store_ln23/8 "/>
</bind>
</comp>

<comp id="124" class="1004" name="temp1_M_value_addr_1_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="7"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_M_value_addr_1/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="temp1_M_value_1_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="7"/>
<pin id="135" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_M_value_1_addr_1/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="p_r_M_value_2/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="p_r_M_value_3/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="p_r_M_value_4/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="p_r_M_value_5/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln20_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln20_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="or_ln22_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="3" slack="0"/>
<pin id="185" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln22_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln20_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln20_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="205" class="1005" name="i_2_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="tmp_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="6"/>
<pin id="214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="216" class="1005" name="zext_ln20_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="7"/>
<pin id="218" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="222" class="1005" name="p_x_M_value_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="1"/>
<pin id="224" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_value "/>
</bind>
</comp>

<comp id="227" class="1005" name="p_x_M_value_2_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="1"/>
<pin id="229" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_value_2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="zext_ln22_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="7"/>
<pin id="234" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="238" class="1005" name="p_y_M_value_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="1"/>
<pin id="240" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_y_M_value "/>
</bind>
</comp>

<comp id="243" class="1005" name="p_y_M_value_4_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="1"/>
<pin id="245" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_y_M_value_4 "/>
</bind>
</comp>

<comp id="248" class="1005" name="p_r_M_value_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value "/>
</bind>
</comp>

<comp id="254" class="1005" name="p_r_M_value_10_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_10 "/>
</bind>
</comp>

<comp id="260" class="1005" name="this_M_value_load_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_M_value_load "/>
</bind>
</comp>

<comp id="266" class="1005" name="this_M_value_2_load_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_M_value_2_load "/>
</bind>
</comp>

<comp id="272" class="1005" name="p_r_M_value_2_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="p_r_M_value_3_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_3 "/>
</bind>
</comp>

<comp id="282" class="1005" name="p_r_M_value_4_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_4 "/>
</bind>
</comp>

<comp id="287" class="1005" name="p_r_M_value_5_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="20" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="20" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="77"><net_src comp="40" pin="3"/><net_sink comp="68" pin=2"/></net>

<net id="87"><net_src comp="47" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="88"><net_src comp="54" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="89"><net_src comp="61" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="113"><net_src comp="90" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="123"><net_src comp="97" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="124" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="139"><net_src comp="131" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="161" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="161" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="181"><net_src comp="161" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="198"><net_src comp="161" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="36" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="215"><net_src comp="164" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="172" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="225"><net_src comp="40" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="230"><net_src comp="47" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="235"><net_src comp="188" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="241"><net_src comp="54" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="246"><net_src comp="61" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="251"><net_src comp="68" pin="7"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="257"><net_src comp="78" pin="7"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="263"><net_src comp="68" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="269"><net_src comp="78" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="275"><net_src comp="140" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="280"><net_src comp="144" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="285"><net_src comp="148" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="290"><net_src comp="152" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp1_M_value | {8 }
	Port: temp1_M_value_1 | {8 }
 - Input state : 
	Port: fft_8pt_Pipeline_VITIS_LOOP_20_1 : reversed_buffer_M_value | {1 2 }
	Port: fft_8pt_Pipeline_VITIS_LOOP_20_1 : reversed_buffer_M_value_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		tmp : 2
		br_ln20 : 3
		zext_ln20 : 2
		trunc_ln20 : 2
		p_x_M_value : 3
		p_x_M_value_2 : 3
		or_ln22 : 3
		zext_ln22 : 3
		p_y_M_value : 4
		p_y_M_value_4 : 4
		p_r_M_value : 4
		p_r_M_value_10 : 4
		this_M_value_load : 5
		this_M_value_2_load : 5
		add_ln20 : 2
		store_ln20 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		store_ln22 : 1
		store_ln22 : 1
		store_ln23 : 1
		store_ln23 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |     grp_fu_140    |    2    |   205   |   390   |
|   fadd   |     grp_fu_144    |    2    |   205   |   390   |
|          |     grp_fu_148    |    2    |   205   |   390   |
|          |     grp_fu_152    |    2    |   205   |   390   |
|----------|-------------------|---------|---------|---------|
|    add   |  add_ln20_fu_194  |    0    |    0    |    13   |
|----------|-------------------|---------|---------|---------|
| bitselect|     tmp_fu_164    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   |  zext_ln20_fu_172 |    0    |    0    |    0    |
|          |  zext_ln22_fu_188 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   trunc  | trunc_ln20_fu_178 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|    or    |   or_ln22_fu_182  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    8    |   820   |   1573  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        i_2_reg_205        |    4   |
|   p_r_M_value_10_reg_254  |   32   |
|   p_r_M_value_2_reg_272   |   32   |
|   p_r_M_value_3_reg_277   |   32   |
|   p_r_M_value_4_reg_282   |   32   |
|   p_r_M_value_5_reg_287   |   32   |
|    p_r_M_value_reg_248    |   32   |
|   p_x_M_value_2_reg_227   |    3   |
|    p_x_M_value_reg_222    |    3   |
|   p_y_M_value_4_reg_243   |    3   |
|    p_y_M_value_reg_238    |    3   |
|this_M_value_2_load_reg_266|   32   |
| this_M_value_load_reg_260 |   32   |
|        tmp_reg_212        |    1   |
|     zext_ln20_reg_216     |   64   |
|     zext_ln22_reg_232     |   64   |
+---------------------------+--------+
|           Total           |   401  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_68 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_68 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_78 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_78 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   820  |  1573  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   401  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    6   |  1221  |  1609  |
+-----------+--------+--------+--------+--------+
