#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Apr 28 10:15:21 2015
# Process ID: 6900
# Log file: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/vivado.log
# Journal file: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Xilinx\Vivado\2014.2\progetti\WP1\WP1\WP1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/delay_input'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-3549] Detected incompatibility between IP WP1_system_Interface_ADC_0_2 and its definition le.infn.it:user:ADC_interface:1.0
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'WP1_system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 941.602 ; gain = 154.855
ERROR: [Common 17-9] Error reading message records.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 238 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-9296-User-PC/dcp/WP1_system_early.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-9296-User-PC/dcp/WP1_system_early.xdc]
Parsing XDC File [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-9296-User-PC/dcp/WP1_system.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-9296-User-PC/dcp/WP1_system.xdc]
Parsing XDC File [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-9296-User-PC/dcp/WP1_system_late.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-9296-User-PC/dcp/WP1_system_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1286.258 ; gain = 1.492
Restoring placement.
Restored 2226 out of 2226 XDEF sites from archive | CPU: 5.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_bram_ctrl_0_0/WP1_system_axi_bram_ctrl_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_blk_mem_gen_0_1/WP1_system_blk_mem_gen_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_0_0/WP1_system_util_vector_logic_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_2/WP1_system_Interface_ADC_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_1_0/WP1_system_util_vector_logic_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_2_0/WP1_system_util_vector_logic_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_delay_input_0_1/WP1_system_delay_input_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_0/WP1_system_auto_ds_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_1/WP1_system_auto_ds_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_1_0/WP1_system_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_2/WP1_system_auto_ds_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_2/WP1_system_auto_pc_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_us_df_0/WP1_system_auto_us_df_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_blk_mem_gen_1_0/WP1_system_blk_mem_gen_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_bram_ctrl_1_0/WP1_system_axi_bram_ctrl_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_bram_ctrl_0_0/WP1_system_axi_bram_ctrl_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_blk_mem_gen_0_1/WP1_system_blk_mem_gen_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_0_0/WP1_system_util_vector_logic_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_2/WP1_system_Interface_ADC_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_1_0/WP1_system_util_vector_logic_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_2_0/WP1_system_util_vector_logic_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_delay_input_0_1/WP1_system_delay_input_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_0/WP1_system_auto_ds_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_1/WP1_system_auto_ds_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_1_0/WP1_system_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_2/WP1_system_auto_ds_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_2/WP1_system_auto_pc_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_us_df_0/WP1_system_auto_us_df_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_blk_mem_gen_1_0/WP1_system_blk_mem_gen_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_bram_ctrl_1_0/WP1_system_axi_bram_ctrl_1_0.xci
Generating merged BMM file for the design top 'WP1_system'...
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: WP1_system
CRITICAL WARNING: [Memdata 28-142] data2mem failed while creating the BRAM bit lanes. Check the bmm file or the bmm_info_* properties. Check the BMG core for correct bit width specification. Currently the data2mem tool does not support ECC, try turning off ECC within the BMG core. The design BRAM components initialization strings have not been updated.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 69 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1496.293 ; gain = 510.500
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.4 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:util_ds_buf:1.0 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:1.0 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:selectio_wiz:5.1 - selectio_wiz_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:1.0 - util_ds_buf_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:selectio_wiz:5.1 - selectio_wiz_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - util_vector_logic_2
Adding component instance block -- in2p3.fr:user:delay_input:1.0 - delay_input_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_1
WARNING: [BD 41-434] Could not find an IP with XCI file by name: WP1_system_blk_mem_gen_0_0 
Adding component instance block -- le.infn.it:user:ADC_interface:1.0 - Interface_ADC_0
WARNING: [BD 41-635] Illegal Net <Interface_ADC_0_mydata>. Missing internal and external connections. Ignored
ERROR: [BD 41-6] Interface_ADC_0 does not have a port called ADC0_mem
ERROR: [BD 41-6] Interface_ADC_0 does not have a port called ADC1_mem
ERROR: [BD 41-6] Interface_ADC_0 does not have a port called MEM_addr
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_df
Successfully read diagram <WP1_system> from BD file <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
WARNING: [BD 41-597] NET <Interface_ADC_0_ADC0_mem> has no source
WARNING: [BD 41-597] NET <Interface_ADC_0_ADC1_mem> has no source
WARNING: [BD 41-597] NET <Interface_ADC_0_MEM_addr> has no source
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
open_bd_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:27 . Memory (MB): peak = 2135.730 ; gain = 271.633
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 28 15:30:58 2015...
ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_TYPE = 0
startgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4} CONFIG.USE_ECC {0}] [get_bd_cells axi_bram_ctrl_1]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.PROTOCOL = AXI4
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-565] WP1_system_axi_bram_ctrl_1_0: Protocol value = AXI4
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-566] WP1_system_axi_bram_ctrl_1_0: Should have reached here
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.DATA_WIDTH = 32
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.MEM_DEPTH = 8192
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.USE_ECC = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_TYPE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_TYPE = 0
endgroup
set_property location {6.5 2800 1173} [get_bd_cells axi_bram_ctrl_1]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.DATA_WIDTH = 64
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.MEM_DEPTH = 8192
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_TYPE = 0
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64}] [get_bd_cells axi_bram_ctrl_1]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.DATA_WIDTH = 64
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.MEM_DEPTH = 8192
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_TYPE = 0
endgroup
startgroup
endgroup
validate_bd_design
ERROR: [BD 41-1179] The following IPs in this design are locked. This command cannot be run until these IPs are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue. 
/Interface_ADC_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property location {5.5 2149 519} [get_bd_cells Interface_ADC_0]
report_ip_status -name ip_status 
validate_bd_design
ERROR: [BD 41-1179] The following IPs in this design are locked. This command cannot be run until these IPs are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue. 
/Interface_ADC_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
report_ip_status -name ip_status 
upgrade_ip -vlnv le.infn.it:user:ADC_interface:1.0 [get_ips  WP1_system_Interface_ADC_0_2]
Upgrading 'C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd'
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_2 (ADC_interface 1.0) from revision 17 to revision 16
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_2/WP1_system_Interface_ADC_0_2.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1345.707 ; gain = 0.000
report_ip_status -name ip_status 
validate_bd_design
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_0_0: value of PARAM_VALUE.MEM_DEPTH = 2048
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [PS7-6] LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recomndation is to use 1.8/2.5V IO.
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_1' is ignored
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_1/S_AXI/Mem0> is not mapped into </processing_system7_0/Data>. Please use Address Editor to map it.
INFO: [xilinx.com:ip:util_vector_logic:1.0-10] /util_vector_logic_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
validate_bd_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1345.707 ; gain = 0.000
startgroup
endgroup
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.SINGLE_PORT_BRAM = 0
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {0}] [get_bd_cells axi_bram_ctrl_1]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.SINGLE_PORT_BRAM = 0
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM}] [get_bd_cells blk_mem_gen_1]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTB] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
set_property location {10 3438 1122} [get_bd_cells blk_mem_gen_1]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.PROTOCOL = AXI4LITE
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-565] WP1_system_axi_bram_ctrl_1_0: Protocol value = AXI4LITE
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.DATA_WIDTH = 32
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.MEM_DEPTH = 8192
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_TYPE = 0
startgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE}] [get_bd_cells axi_bram_ctrl_1]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.PROTOCOL = AXI4LITE
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-565] WP1_system_axi_bram_ctrl_1_0: Protocol value = AXI4LITE
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.DATA_WIDTH = 32
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.MEM_DEPTH = 8192
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_TYPE = 0
endgroup
startgroup
endgroup
validate_bd_design
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_1' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_1' is ignored
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_1/S_AXI/Mem0> is not mapped into </processing_system7_0/Data>. Please use Address Editor to map it.
INFO: [xilinx.com:ip:util_vector_logic:1.0-10] /util_vector_logic_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/M_AXI(16)
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1430.395 ; gain = 0.000
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_1' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_1' is ignored
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_1/S_AXI/Mem0> is not mapped into </processing_system7_0/Data>. Please use Address Editor to map it.
INFO: [xilinx.com:ip:util_vector_logic:1.0-10] /util_vector_logic_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/M_AXI(16)
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(15) - Only lower order bits will be connected.
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_axi_bram_ctrl_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_blk_mem_gen_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_delay_input_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_input_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_blk_mem_gen_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_axi_bram_ctrl_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_s00_data_fifo_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_s00_data_fifo_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_3'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_3' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_s00_mmu_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_s00_mmu_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_input_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/s00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_mmu .
[Tue Apr 28 10:52:36 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 1454.695 ; gain = 24.301
assign_bd_address
</axi_bram_ctrl_1/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40010000[ 8K ]>
validate_bd_design
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.MEM_DEPTH = 2048
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_1' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_1' is ignored
INFO: [xilinx.com:ip:util_vector_logic:1.0-10] /util_vector_logic_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/s00_data_fifo/M_AXI(16)
validate_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.973 ; gain = 0.000
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.PROTOCOL = AXI4
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-565] WP1_system_axi_bram_ctrl_1_0: Protocol value = AXI4
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-566] WP1_system_axi_bram_ctrl_1_0: Should have reached here
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.DATA_WIDTH = 32
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.MEM_DEPTH = 2048
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_TYPE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.DATA_WIDTH = 64
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.MEM_DEPTH = 2048
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_TYPE = 0
reset_run synth_1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.PROTOCOL = AXI4
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-565] WP1_system_axi_bram_ctrl_1_0: Protocol value = AXI4
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-566] WP1_system_axi_bram_ctrl_1_0: Should have reached here
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.DATA_WIDTH = 32
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.MEM_DEPTH = 2048
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_TYPE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.DATA_WIDTH = 64
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.MEM_DEPTH = 2048
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_TYPE = 0
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64} CONFIG.PROTOCOL {AXI4}] [get_bd_cells axi_bram_ctrl_1]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.PROTOCOL = AXI4
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-565] WP1_system_axi_bram_ctrl_1_0: Protocol value = AXI4
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-566] WP1_system_axi_bram_ctrl_1_0: Should have reached here
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.DATA_WIDTH = 32
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.MEM_DEPTH = 2048
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_TYPE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.DATA_WIDTH = 64
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.MEM_DEPTH = 2048
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_TYPE = 0
endgroup
validate_bd_design
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.MEM_DEPTH = 1024
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:util_vector_logic:1.0-10] /util_vector_logic_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
validate_bd_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 1522.750 ; gain = 13.570
startgroup
endgroup
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_0_0: value of PARAM_VALUE.DATA_WIDTH = 64
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_0_0: value of PARAM_VALUE.MEM_DEPTH = 2048
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_0_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_0_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_0_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_0_0: value of PARAM_VALUE.ECC_TYPE = 0
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64}] [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_0_0: value of PARAM_VALUE.DATA_WIDTH = 64
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_0_0: value of PARAM_VALUE.MEM_DEPTH = 2048
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_0_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_0_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_0_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_0_0: value of PARAM_VALUE.ECC_TYPE = 0
endgroup
validate_bd_design
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_0_0: value of PARAM_VALUE.MEM_DEPTH = 1024
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
INFO: [xilinx.com:ip:util_vector_logic:1.0-10] /util_vector_logic_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
validate_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1522.750 ; gain = 0.000
startgroup
endgroup
set_property location {12 3983 421} [get_bd_cells util_ds_buf_0]
set_property location {5.5 2088 519} [get_bd_cells Interface_ADC_0]
set_property location {6 2297 714} [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.DATA_WIDTH = 32
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.MEM_DEPTH = 1024
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_TYPE = 0
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {32}] [get_bd_cells axi_bram_ctrl_1]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.DATA_WIDTH = 32
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.MEM_DEPTH = 1024
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.ECC_TYPE = 0
endgroup
startgroup
endgroup
set_property location {6 2274 842} [get_bd_cells axi_bram_ctrl_1]
set_property location {6.5 2677 733} [get_bd_cells util_vector_logic_0]
set_property location {7.5 2980 668} [get_bd_cells blk_mem_gen_0]
set_property location {8 3012 952} [get_bd_cells blk_mem_gen_1]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTB]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_1]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells processing_system7_0_axi_periph]
-47
endgroup
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_net -net [get_bd_nets util_vector_logic_0_Res] [get_bd_pins blk_mem_gen_1/clka] [get_bd_pins util_vector_logic_0/Res]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net -net [get_bd_nets Interface_ADC_0_myaddr] [get_bd_pins blk_mem_gen_1/addra] [get_bd_pins Interface_ADC_0/myaddr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0_axi_periph/M04_ACLK
/processing_system7_0_axi_periph/M05_ACLK
/processing_system7_0_axi_periph/M06_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells processing_system7_0_axi_periph]
-47
endgroup
regenerate_bd_layout -routing
validate_bd_design
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] WP1_system_axi_bram_ctrl_1_0: value of PARAM_VALUE.MEM_DEPTH = 2048
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
INFO: [xilinx.com:ip:util_vector_logic:1.0-10] /util_vector_logic_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
validate_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1522.750 ; gain = 0.000
startgroup
endgroup
disconnect_bd_net /util_vector_logic_0_Res [get_bd_pins blk_mem_gen_1/clka]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA] [get_bd_cells blk_mem_gen_1]
set_property location {8 2513 665} [get_bd_cells blk_mem_gen_0]
set_property location {8 2531 411} [get_bd_cells blk_mem_gen_0]
copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]
copy_bd_objs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1522.750 ; gain = 0.000
set_property location {7 2352 773} [get_bd_cells blk_mem_gen_1]
set_property location {7.5 2449 761} [get_bd_cells blk_mem_gen_1]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
set_property location {9 2800 748} [get_bd_cells blk_mem_gen_1]
connect_bd_net -net [get_bd_nets Interface_ADC_0_myaddr] [get_bd_pins blk_mem_gen_1/addra] [get_bd_pins Interface_ADC_0/myaddr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net -net [get_bd_nets util_vector_logic_0_Res] [get_bd_pins blk_mem_gen_1/clka] [get_bd_pins util_vector_logic_0/Res]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net -net [get_bd_nets Interface_ADC_0_enable] [get_bd_pins blk_mem_gen_1/ena] [get_bd_pins Interface_ADC_0/enable]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/ena is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net -net [get_bd_nets Interface_ADC_0_wea] [get_bd_pins blk_mem_gen_1/wea] [get_bd_pins Interface_ADC_0/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
set_property location {6 2102 516} [get_bd_cells util_vector_logic_0]
ipx::edit_ip_in_project -upgrade true -name {ADC_interface_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/ADC_interface/ADC_interface_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/ADC_interface/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/adc_interface_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/delay_input'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.750 ; gain = 0.000
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/test_uub.vhd:1]
[Tue Apr 28 14:38:17 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/adc_interface_v1_0_project/ADC_interface_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/test_uub.vhd:1]
[Tue Apr 28 14:39:45 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/adc_interface_v1_0_project/ADC_interface_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/test_uub.vhd:1]
[Tue Apr 28 14:40:14 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/adc_interface_v1_0_project/ADC_interface_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/test_uub.vhd:1]
[Tue Apr 28 14:46:17 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/adc_interface_v1_0_project/ADC_interface_v1_0_project.runs/synth_1/runme.log
ipx::create_xgui_files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {C:\Xilinx\Vivado\2014.2\progetti\ip_repo\le.infn.it_user_ADC_interface_1.0.zip} [ipx::current_core]
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/delay_input'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1579.117 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_2 (ADC_interface 1.0) from revision 16 to revision 17
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'WP1_system_Interface_ADC_0_2'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_2/WP1_system_Interface_ADC_0_2.upgrade_log'.
CRITICAL WARNING: [BD 41-1167] The pin 'mydata' is not found on the upgraded version of the cell '/Interface_ADC_0'. Its connection to the net 'Interface_ADC_0_mydata' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'myaddr' is not found on the upgraded version of the cell '/Interface_ADC_0'. Its connection to the net 'Interface_ADC_0_myaddr' has been removed.
WARNING: [BD 41-597] NET <Interface_ADC_0_myaddr> has no source
WARNING: [BD 41-597] NET <Interface_ADC_0_mydata> has no source
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1579.117 ; gain = 0.000
disconnect_bd_net /Interface_ADC_0_mydata [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins Interface_ADC_0/ADC0_mem] [get_bd_pins blk_mem_gen_0/dina]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Interface_ADC_0/ADC1_mem] [get_bd_pins blk_mem_gen_1/dina]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
delete_bd_objs [get_bd_nets Interface_ADC_0_myaddr]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins Interface_ADC_0/MEM_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net -net [get_bd_nets Interface_ADC_0_MEM_addr] [get_bd_pins blk_mem_gen_1/addra] [get_bd_pins Interface_ADC_0/MEM_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_reset] [get_bd_pins blk_mem_gen_1/rsta] [get_bd_pins rst_processing_system7_0_100M/peripheral_reset]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/rsta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
save_bd_design
WARNING: [BD 41-597] NET <Interface_ADC_0_mydata> has no source
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
INFO: [xilinx.com:ip:util_vector_logic:1.0-10] /util_vector_logic_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:Interface_ADC_0_mydata is not connected to a valid source.
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
WARNING: [BD 41-597] NET <Interface_ADC_0_mydata> has no source
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_axi_bram_ctrl_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_blk_mem_gen_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_delay_input_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_input_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_axi_bram_ctrl_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_blk_mem_gen_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_us_df_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_us_df_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_input_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us_df .
[Tue Apr 28 14:52:27 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1579.117 ; gain = 0.000
set_property location {6 2111 209} [get_bd_cells axi_gpio_0]
set_property location {2 791 -68} [get_bd_cells util_ds_buf_1]
set_property location {2 815 172} [get_bd_cells util_ds_buf_3]
set_property location {8 3312 406} [get_bd_cells util_ds_buf_0]
set_property location {8 3314 423} [get_bd_cells util_ds_buf_0]
launch_sdk -workspace C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1 -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1 -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
save_bd_design
WARNING: [BD 41-597] NET <Interface_ADC_0_mydata> has no source
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
launch_runs impl_1
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_bram_ctrl_0_0/WP1_system_axi_bram_ctrl_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_blk_mem_gen_0_1/WP1_system_blk_mem_gen_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_0_0/WP1_system_util_vector_logic_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_2/WP1_system_Interface_ADC_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_1_0/WP1_system_util_vector_logic_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_2_0/WP1_system_util_vector_logic_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_delay_input_0_1/WP1_system_delay_input_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_bram_ctrl_1_0/WP1_system_axi_bram_ctrl_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_blk_mem_gen_0_0/WP1_system_blk_mem_gen_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_0/WP1_system_auto_ds_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_1/WP1_system_auto_ds_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_1_0/WP1_system_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_2/WP1_system_auto_ds_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_2/WP1_system_auto_pc_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_us_df_0/WP1_system_auto_us_df_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_bram_ctrl_0_0/WP1_system_axi_bram_ctrl_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_blk_mem_gen_0_1/WP1_system_blk_mem_gen_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_0_0/WP1_system_util_vector_logic_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_2/WP1_system_Interface_ADC_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_1_0/WP1_system_util_vector_logic_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_2_0/WP1_system_util_vector_logic_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_delay_input_0_1/WP1_system_delay_input_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_bram_ctrl_1_0/WP1_system_axi_bram_ctrl_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_blk_mem_gen_0_0/WP1_system_blk_mem_gen_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_0/WP1_system_auto_ds_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_1/WP1_system_auto_ds_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_1_0/WP1_system_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_2/WP1_system_auto_ds_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_2/WP1_system_auto_pc_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_us_df_0/WP1_system_auto_us_df_0.xci
[Tue Apr 28 15:04:36 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name {ADC_interface_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/ADC_interface/ADC_interface_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/ADC_interface/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/adc_interface_v1_0_project'
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1617.410 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/delay_input'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1624.316 ; gain = 6.906
update_compile_order -fileset sim_1
current_project WP1
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_bram_ctrl_0_0/WP1_system_axi_bram_ctrl_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_blk_mem_gen_0_1/WP1_system_blk_mem_gen_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_0_0/WP1_system_util_vector_logic_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_2/WP1_system_Interface_ADC_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_1_0/WP1_system_util_vector_logic_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_2_0/WP1_system_util_vector_logic_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_delay_input_0_1/WP1_system_delay_input_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_bram_ctrl_1_0/WP1_system_axi_bram_ctrl_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_blk_mem_gen_0_0/WP1_system_blk_mem_gen_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_0/WP1_system_auto_ds_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_1/WP1_system_auto_ds_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_1_0/WP1_system_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_2/WP1_system_auto_ds_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_2/WP1_system_auto_pc_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_us_df_0/WP1_system_auto_us_df_0.xci
[Tue Apr 28 15:09:35 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1658.445 ; gain = 0.000
current_project ADC_interface_v1_0_project
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/test_uub.vhd:1]
[Tue Apr 28 15:09:52 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/adc_interface_v1_0_project/ADC_interface_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/test_uub.vhd:1]
[Tue Apr 28 15:17:14 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/adc_interface_v1_0_project/ADC_interface_v1_0_project.runs/synth_1/runme.log
current_project WP1
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_bram_ctrl_0_0/WP1_system_axi_bram_ctrl_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_blk_mem_gen_0_1/WP1_system_blk_mem_gen_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_0_0/WP1_system_util_vector_logic_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_2/WP1_system_Interface_ADC_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_1_0/WP1_system_util_vector_logic_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_2_0/WP1_system_util_vector_logic_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_delay_input_0_1/WP1_system_delay_input_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_bram_ctrl_1_0/WP1_system_axi_bram_ctrl_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_blk_mem_gen_0_0/WP1_system_blk_mem_gen_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_0/WP1_system_auto_ds_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_1/WP1_system_auto_ds_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_1_0/WP1_system_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_2/WP1_system_auto_ds_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_2/WP1_system_auto_pc_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_us_df_0/WP1_system_auto_us_df_0.xci
[Tue Apr 28 15:22:37 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
current_project ADC_interface_v1_0_project
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/test_uub.vhd:1]
[Tue Apr 28 15:31:43 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/adc_interface_v1_0_project/ADC_interface_v1_0_project.runs/synth_1/runme.log
ipx::create_xgui_files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {C:\Xilinx\Vivado\2014.2\progetti\ip_repo\le.infn.it_user_ADC_interface_1.0.zip} [ipx::current_core]
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/delay_input'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1686.137 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_2 (ADC_interface 1.0) from revision 17 to revision 18
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'WP1_system_Interface_ADC_0_2'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_2/WP1_system_Interface_ADC_0_2.upgrade_log'.
CRITICAL WARNING: [BD 41-1167] The pin 'MEM_addr' is not found on the upgraded version of the cell '/Interface_ADC_0'. Its connection to the net 'Interface_ADC_0_MEM_addr' has been removed.
WARNING: [BD 41-597] NET <Interface_ADC_0_mydata> has no source
WARNING: [BD 41-597] NET <Interface_ADC_0_MEM_addr> has no source
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1686.137 ; gain = 0.000
connect_bd_net -net [get_bd_nets Interface_ADC_0_MEM_addr] [get_bd_pins Interface_ADC_0/ADDR_mem]
reset_run synth_1
save_bd_design
WARNING: [BD 41-597] NET <Interface_ADC_0_mydata> has no source
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
launch_runs impl_1
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
INFO: [xilinx.com:ip:util_vector_logic:1.0-10] /util_vector_logic_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:Interface_ADC_0_mydata is not connected to a valid source.
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
WARNING: [BD 41-597] NET <Interface_ADC_0_mydata> has no source
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_bram_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_blk_mem_gen_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_delay_input_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_input_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_bram_ctrl_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_blk_mem_gen_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_us_df_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_us_df_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_input_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us_df .
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_bram_ctrl_0_0/WP1_system_axi_bram_ctrl_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_blk_mem_gen_0_1/WP1_system_blk_mem_gen_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_0_0/WP1_system_util_vector_logic_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_2/WP1_system_Interface_ADC_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_1_0/WP1_system_util_vector_logic_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_2_0/WP1_system_util_vector_logic_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_delay_input_0_1/WP1_system_delay_input_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_bram_ctrl_1_0/WP1_system_axi_bram_ctrl_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_blk_mem_gen_0_0/WP1_system_blk_mem_gen_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_0/WP1_system_auto_ds_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_1/WP1_system_auto_ds_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_1_0/WP1_system_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_2/WP1_system_auto_ds_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_2/WP1_system_auto_pc_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_us_df_0/WP1_system_auto_us_df_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_bram_ctrl_0_0/WP1_system_axi_bram_ctrl_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_blk_mem_gen_0_1/WP1_system_blk_mem_gen_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_0_0/WP1_system_util_vector_logic_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_2/WP1_system_Interface_ADC_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_1_0/WP1_system_util_vector_logic_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_vector_logic_2_0/WP1_system_util_vector_logic_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_delay_input_0_1/WP1_system_delay_input_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_bram_ctrl_1_0/WP1_system_axi_bram_ctrl_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_blk_mem_gen_0_0/WP1_system_blk_mem_gen_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_0/WP1_system_auto_ds_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_1/WP1_system_auto_ds_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_1_0/WP1_system_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_ds_2/WP1_system_auto_ds_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_2/WP1_system_auto_pc_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_us_df_0/WP1_system_auto_us_df_0.xci
[Tue Apr 28 15:36:44 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
[Tue Apr 28 15:36:44 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1686.137 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name {ADC_interface_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/ADC_interface/ADC_interface_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/ADC_interface/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/adc_interface_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/delay_input'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
current_project WP1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
[Tue Apr 28 15:40:14 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
disconnect_bd_net /Interface_ADC_0_MEM_addr [get_bd_pins blk_mem_gen_0/addra]
delete_bd_objs [get_bd_nets Interface_ADC_0_MEM_addr]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins Interface_ADC_0/ADDR_mem]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net -net [get_bd_nets Interface_ADC_0_ADDR_mem] [get_bd_pins blk_mem_gen_1/addra] [get_bd_pins Interface_ADC_0/ADDR_mem]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
delete_bd_objs [get_bd_nets Interface_ADC_0_ADC0_mem]
connect_bd_net [get_bd_pins blk_mem_gen_0/dina] [get_bd_pins Interface_ADC_0/ADC0_mem]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
delete_bd_objs [get_bd_nets Interface_ADC_0_mydata]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
INFO: [xilinx.com:ip:util_vector_logic:1.0-10] /util_vector_logic_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_bram_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_blk_mem_gen_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_delay_input_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_input_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_bram_ctrl_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_blk_mem_gen_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_us_df_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_us_df_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_input_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us_df .
[Tue Apr 28 15:44:11 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1707.527 ; gain = 21.391
current_project ADC_interface_v1_0_project
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/src/test_uub.vhd:1]
[Tue Apr 28 15:45:19 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/adc_interface_v1_0_project/ADC_interface_v1_0_project.runs/synth_1/runme.log
current_project WP1
validate_bd_design
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
INFO: [xilinx.com:ip:util_vector_logic:1.0-10] /util_vector_logic_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
validate_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1707.816 ; gain = 0.000
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
INFO: [xilinx.com:ip:util_vector_logic:1.0-10] /util_vector_logic_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_bram_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_blk_mem_gen_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_delay_input_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_input_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_bram_ctrl_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_blk_mem_gen_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_us_df_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_us_df_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_input_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us_df .
[Tue Apr 28 15:55:32 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1737.387 ; gain = 29.570
current_project ADC_interface_v1_0_project
ipx::merge_project_changes ports [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {C:\Xilinx\Vivado\2014.2\progetti\ip_repo\le.infn.it_user_ADC_interface_1.0.zip} [ipx::current_core]
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/delay_input'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1737.387 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_2 (ADC_interface 1.0) from revision 18 to revision 19
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_2/WP1_system_Interface_ADC_0_2.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1753.973 ; gain = 16.586
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
INFO: [xilinx.com:ip:util_vector_logic:1.0-10] /util_vector_logic_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_bram_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_blk_mem_gen_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_delay_input_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_input_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_bram_ctrl_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_blk_mem_gen_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_us_df_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_us_df_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_input_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us_df .
[Tue Apr 28 16:02:43 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1773.520 ; gain = 19.547
disconnect_bd_net /util_vector_logic_0_Res [get_bd_pins blk_mem_gen_0/clka]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins blk_mem_gen_0/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net -net [get_bd_nets util_vector_logic_0_Res] [get_bd_pins blk_mem_gen_1/clka] [get_bd_pins util_vector_logic_0/Res]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
INFO: [xilinx.com:ip:util_vector_logic:1.0-10] /util_vector_logic_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_bram_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_blk_mem_gen_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_delay_input_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_input_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_bram_ctrl_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_blk_mem_gen_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_us_df_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_us_df_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_input_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us_df .
[Tue Apr 28 16:09:23 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1787.734 ; gain = 14.215
disconnect_bd_net /util_vector_logic_0_Res [get_bd_pins blk_mem_gen_0/clka]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
WARNING: [BD 41-1284] Ignoring parameter CLOCK_DOMAIN for port /processing_system7_0/FCLK_CLK0
INFO: [xilinx.com:ip:util_vector_logic:1.0-10] /util_vector_logic_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_us_df/M_AXI(8)
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_bram_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_blk_mem_gen_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_vector_logic_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_delay_input_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_input_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_bram_ctrl_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_blk_mem_gen_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_ds_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_ds_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_us_df_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_us_df_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_input_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us_df .
[Tue Apr 28 16:10:49 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1808.113 ; gain = 20.379
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins blk_mem_gen_0/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net -net [get_bd_nets util_vector_logic_0_Res] [get_bd_pins blk_mem_gen_1/clka] [get_bd_pins util_vector_logic_0/Res]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
ipx::edit_ip_in_project -upgrade true -name {ADC_interface_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/ADC_interface/ADC_interface_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/ADC_interface/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface/adc_interface_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/delay_input'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/adc_interface'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
current_project WP1
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
close_project
close_project: Time (s): cpu = 00:00:06 ; elapsed = 00:01:38 . Memory (MB): peak = 1820.227 ; gain = 12.113
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {C:\Xilinx\Vivado\2014.2\progetti\ip_repo\le.infn.it_user_ADC_interface_1.0.zip} [ipx::current_core]
ipx::update_ip_instances -delete_project true
ERROR: [Common 17-53] User Exception: No open project. Please create or open a project before executing this command.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 09:35:25 2015...
