###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 04:02:08 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [20] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.507
= Slack Time                    0.062
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] v             |         | 0.000 |       |   0.600 |    0.663 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A v -> Y v                     | BUFX2   | 0.067 | 0.106 |   0.706 |    0.769 | 
     | \tx_core/axi_master /U281                     | B v -> Y ^                     | NOR2X1  | 0.165 | 0.146 |   0.852 |    0.914 | 
     | \tx_core/axi_master /U457                     | A ^ -> Y v                     | NAND2X1 | 0.067 | 0.059 |   0.911 |    0.973 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A v -> Y v                     | BUFX2   | 0.046 | 0.107 |   1.018 |    1.081 | 
     | \tx_core/axi_master /U368                     | B v -> Y ^                     | OAI21X1 | 0.191 | 0.163 |   1.181 |    1.244 | 
     | \tx_core/axi_master /U246                     | B ^ -> Y v                     | NOR3X1  | 0.091 | 0.124 |   1.305 |    1.368 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A v -> Y v                     | BUFX4   | 0.089 | 0.160 |   1.465 |    1.528 | 
     | \tx_core/axi_master /U11                      | A v -> Y ^                     | INVX4   | 0.149 | 0.121 |   1.586 |    1.649 | 
     | \tx_core/axi_master /U9                       | A ^ -> Y v                     | INVX2   | 0.127 | 0.135 |   1.721 |    1.784 | 
     | \tx_core/axi_master /FE_OFCC22_n1874          | A v -> Y v                     | BUFX4   | 0.506 | 0.400 |   2.121 |    2.184 | 
     | \tx_core/axi_master /U1992                    | S v -> Y v                     | MUX2X1  | 0.240 | 0.383 |   2.504 |    2.566 | 
     |                                               | \memif_pdfifo1.f0_wdata [20] v |         | 0.240 | 0.004 |   2.507 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [19] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.498
= Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] v             |         | 0.000 |       |   0.600 |    0.672 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A v -> Y v                     | BUFX2   | 0.067 | 0.106 |   0.706 |    0.779 | 
     | \tx_core/axi_master /U281                     | B v -> Y ^                     | NOR2X1  | 0.165 | 0.146 |   0.852 |    0.924 | 
     | \tx_core/axi_master /U457                     | A ^ -> Y v                     | NAND2X1 | 0.067 | 0.059 |   0.911 |    0.983 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A v -> Y v                     | BUFX2   | 0.046 | 0.107 |   1.018 |    1.090 | 
     | \tx_core/axi_master /U368                     | B v -> Y ^                     | OAI21X1 | 0.191 | 0.163 |   1.181 |    1.254 | 
     | \tx_core/axi_master /U246                     | B ^ -> Y v                     | NOR3X1  | 0.091 | 0.124 |   1.305 |    1.378 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A v -> Y v                     | BUFX4   | 0.089 | 0.160 |   1.465 |    1.538 | 
     | \tx_core/axi_master /U11                      | A v -> Y ^                     | INVX4   | 0.149 | 0.121 |   1.586 |    1.658 | 
     | \tx_core/axi_master /U9                       | A ^ -> Y v                     | INVX2   | 0.127 | 0.135 |   1.721 |    1.794 | 
     | \tx_core/axi_master /FE_OFCC22_n1874          | A v -> Y v                     | BUFX4   | 0.506 | 0.400 |   2.121 |    2.194 | 
     | \tx_core/axi_master /U1990                    | S v -> Y v                     | MUX2X1  | 0.221 | 0.372 |   2.494 |    2.566 | 
     |                                               | \memif_pdfifo1.f0_wdata [19] v |         | 0.221 | 0.004 |   2.498 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [24] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.497
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] v             |         | 0.000 |       |   0.600 |    0.673 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A v -> Y v                     | BUFX2   | 0.067 | 0.106 |   0.706 |    0.779 | 
     | \tx_core/axi_master /U281                     | B v -> Y ^                     | NOR2X1  | 0.165 | 0.146 |   0.852 |    0.925 | 
     | \tx_core/axi_master /U457                     | A ^ -> Y v                     | NAND2X1 | 0.067 | 0.059 |   0.911 |    0.984 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A v -> Y v                     | BUFX2   | 0.046 | 0.107 |   1.018 |    1.091 | 
     | \tx_core/axi_master /U368                     | B v -> Y ^                     | OAI21X1 | 0.191 | 0.163 |   1.181 |    1.254 | 
     | \tx_core/axi_master /U246                     | B ^ -> Y v                     | NOR3X1  | 0.091 | 0.124 |   1.305 |    1.378 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A v -> Y v                     | BUFX4   | 0.089 | 0.160 |   1.465 |    1.538 | 
     | \tx_core/axi_master /U11                      | A v -> Y ^                     | INVX4   | 0.149 | 0.121 |   1.586 |    1.659 | 
     | \tx_core/axi_master /U9                       | A ^ -> Y v                     | INVX2   | 0.127 | 0.135 |   1.721 |    1.794 | 
     | \tx_core/axi_master /FE_OFCC22_n1874          | A v -> Y v                     | BUFX4   | 0.506 | 0.400 |   2.121 |    2.194 | 
     | \tx_core/axi_master /U2000                    | S v -> Y v                     | MUX2X1  | 0.225 | 0.373 |   2.494 |    2.567 | 
     |                                               | \memif_pdfifo1.f0_wdata [24] v |         | 0.225 | 0.003 |   2.497 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [17] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.495
= Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] v             |         | 0.000 |       |   0.600 |    0.675 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A v -> Y v                     | BUFX2   | 0.067 | 0.106 |   0.706 |    0.781 | 
     | \tx_core/axi_master /U281                     | B v -> Y ^                     | NOR2X1  | 0.165 | 0.146 |   0.852 |    0.926 | 
     | \tx_core/axi_master /U457                     | A ^ -> Y v                     | NAND2X1 | 0.067 | 0.059 |   0.911 |    0.985 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A v -> Y v                     | BUFX2   | 0.046 | 0.107 |   1.018 |    1.093 | 
     | \tx_core/axi_master /U368                     | B v -> Y ^                     | OAI21X1 | 0.191 | 0.163 |   1.181 |    1.256 | 
     | \tx_core/axi_master /U246                     | B ^ -> Y v                     | NOR3X1  | 0.091 | 0.124 |   1.305 |    1.380 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A v -> Y v                     | BUFX4   | 0.089 | 0.160 |   1.465 |    1.540 | 
     | \tx_core/axi_master /U11                      | A v -> Y ^                     | INVX4   | 0.149 | 0.121 |   1.586 |    1.661 | 
     | \tx_core/axi_master /U9                       | A ^ -> Y v                     | INVX2   | 0.127 | 0.135 |   1.721 |    1.796 | 
     | \tx_core/axi_master /FE_OFCC22_n1874          | A v -> Y v                     | BUFX4   | 0.506 | 0.400 |   2.121 |    2.196 | 
     | \tx_core/axi_master /U1986                    | S v -> Y v                     | MUX2X1  | 0.211 | 0.371 |   2.492 |    2.567 | 
     |                                               | \memif_pdfifo1.f0_wdata [17] v |         | 0.211 | 0.003 |   2.495 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [21] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.477
= Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] v             |         | 0.000 |       |   0.600 |    0.693 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A v -> Y v                     | BUFX2   | 0.067 | 0.106 |   0.706 |    0.799 | 
     | \tx_core/axi_master /U281                     | B v -> Y ^                     | NOR2X1  | 0.165 | 0.146 |   0.852 |    0.944 | 
     | \tx_core/axi_master /U457                     | A ^ -> Y v                     | NAND2X1 | 0.067 | 0.059 |   0.911 |    1.003 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A v -> Y v                     | BUFX2   | 0.046 | 0.107 |   1.018 |    1.111 | 
     | \tx_core/axi_master /U368                     | B v -> Y ^                     | OAI21X1 | 0.191 | 0.163 |   1.181 |    1.274 | 
     | \tx_core/axi_master /U246                     | B ^ -> Y v                     | NOR3X1  | 0.091 | 0.124 |   1.305 |    1.398 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A v -> Y v                     | BUFX4   | 0.089 | 0.160 |   1.465 |    1.558 | 
     | \tx_core/axi_master /U11                      | A v -> Y ^                     | INVX4   | 0.149 | 0.121 |   1.586 |    1.679 | 
     | \tx_core/axi_master /U9                       | A ^ -> Y v                     | INVX2   | 0.127 | 0.135 |   1.721 |    1.814 | 
     | \tx_core/axi_master /FE_OFCC22_n1874          | A v -> Y v                     | BUFX4   | 0.506 | 0.400 |   2.121 |    2.214 | 
     | \tx_core/axi_master /U1994                    | S v -> Y v                     | MUX2X1  | 0.200 | 0.353 |   2.474 |    2.567 | 
     |                                               | \memif_pdfifo1.f0_wdata [21] v |         | 0.200 | 0.003 |   2.477 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_write  (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.470
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |            Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                            |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^         |         | 0.000 |       |   0.600 |    0.700 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                 | BUFX2   | 0.031 | 0.074 |   0.674 |    0.775 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                 | BUFX2   | 0.036 | 0.078 |   0.752 |    0.853 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                 | BUFX2   | 0.058 | 0.099 |   0.852 |    0.952 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                 | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.018 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                 | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.274 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                 | NOR3X1  | 0.109 | 0.144 |   1.317 |    1.418 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                 | BUFX4   | 0.204 | 0.229 |   1.546 |    1.647 | 
     | \tx_core/axi_master /U1428                     | A v -> Y ^                 | INVX8   | 0.246 | 0.237 |   1.784 |    1.884 | 
     | \tx_core/axi_master /FE_PSC56_FE_OFCN21_n1909  | A ^ -> Y ^                 | BUFX4   | 0.304 | 0.331 |   2.115 |    2.215 | 
     | \tx_core/axi_master /U236                      | A ^ -> Y v                 | INVX8   | 0.287 | 0.246 |   2.360 |    2.461 | 
     |                                                | \memif_pdfifo0.f0_write  v |         | 0.321 | 0.109 |   2.470 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [16] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.468
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] v             |         | 0.000 |       |   0.600 |    0.702 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A v -> Y v                     | BUFX2   | 0.067 | 0.106 |   0.706 |    0.809 | 
     | \tx_core/axi_master /U281                     | B v -> Y ^                     | NOR2X1  | 0.165 | 0.146 |   0.852 |    0.954 | 
     | \tx_core/axi_master /U457                     | A ^ -> Y v                     | NAND2X1 | 0.067 | 0.059 |   0.911 |    1.013 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A v -> Y v                     | BUFX2   | 0.046 | 0.107 |   1.018 |    1.120 | 
     | \tx_core/axi_master /U368                     | B v -> Y ^                     | OAI21X1 | 0.191 | 0.163 |   1.181 |    1.283 | 
     | \tx_core/axi_master /U246                     | B ^ -> Y v                     | NOR3X1  | 0.091 | 0.124 |   1.305 |    1.407 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A v -> Y v                     | BUFX4   | 0.089 | 0.160 |   1.465 |    1.567 | 
     | \tx_core/axi_master /U11                      | A v -> Y ^                     | INVX4   | 0.149 | 0.121 |   1.586 |    1.688 | 
     | \tx_core/axi_master /U9                       | A ^ -> Y v                     | INVX2   | 0.127 | 0.135 |   1.721 |    1.824 | 
     | \tx_core/axi_master /FE_OFCC22_n1874          | A v -> Y v                     | BUFX4   | 0.506 | 0.400 |   2.121 |    2.223 | 
     | \tx_core/axi_master /U1984                    | S v -> Y v                     | MUX2X1  | 0.214 | 0.344 |   2.465 |    2.567 | 
     |                                               | \memif_pdfifo1.f0_wdata [16] v |         | 0.214 | 0.003 |   2.468 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [0] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.458
= Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |    0.712 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                    | BUFX2   | 0.031 | 0.074 |   0.674 |    0.786 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.036 | 0.078 |   0.752 |    0.864 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.058 | 0.099 |   0.852 |    0.963 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                    | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.030 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                    | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.286 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                    | NOR3X1  | 0.109 | 0.144 |   1.317 |    1.429 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                    | BUFX4   | 0.204 | 0.229 |   1.546 |    1.658 | 
     | \tx_core/axi_master /U1428                     | A v -> Y ^                    | INVX8   | 0.246 | 0.237 |   1.784 |    1.895 | 
     | \tx_core/axi_master /FE_PSC56_FE_OFCN21_n1909  | A ^ -> Y ^                    | BUFX4   | 0.304 | 0.331 |   2.115 |    2.226 | 
     | \tx_core/axi_master /U298                      | B ^ -> Y v                    | NAND2X1 | 0.086 | 0.079 |   2.194 |    2.306 | 
     | \tx_core/axi_master /U297                      | C v -> Y ^                    | OAI21X1 | 0.393 | 0.255 |   2.449 |    2.561 | 
     |                                                | \memif_pdfifo0.f0_wdata [0] ^ |         | 0.393 | 0.009 |   2.458 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [24] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.458
= Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.712 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX2   | 0.031 | 0.074 |   0.674 |    0.787 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.036 | 0.078 |   0.752 |    0.865 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.058 | 0.099 |   0.852 |    0.964 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                     | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.030 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                     | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.286 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                     | NOR3X1  | 0.109 | 0.144 |   1.317 |    1.430 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                     | BUFX4   | 0.204 | 0.229 |   1.546 |    1.659 | 
     | \tx_core/axi_master /U1428                     | A v -> Y ^                     | INVX8   | 0.246 | 0.237 |   1.784 |    1.896 | 
     | \tx_core/axi_master /FE_PSC56_FE_OFCN21_n1909  | A ^ -> Y ^                     | BUFX4   | 0.304 | 0.331 |   2.115 |    2.227 | 
     | \tx_core/axi_master /U320                      | B ^ -> Y v                     | NAND2X1 | 0.086 | 0.068 |   2.182 |    2.295 | 
     | \tx_core/axi_master /U319                      | C v -> Y ^                     | OAI21X1 | 0.394 | 0.265 |   2.447 |    2.560 | 
     |                                                | \memif_pdfifo0.f0_wdata [24] ^ |         | 0.394 | 0.010 |   2.458 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [18] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.456
= Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] v             |         | 0.000 |       |   0.600 |    0.714 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A v -> Y v                     | BUFX2   | 0.067 | 0.106 |   0.706 |    0.820 | 
     | \tx_core/axi_master /U281                     | B v -> Y ^                     | NOR2X1  | 0.165 | 0.146 |   0.852 |    0.966 | 
     | \tx_core/axi_master /U457                     | A ^ -> Y v                     | NAND2X1 | 0.067 | 0.059 |   0.911 |    1.025 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A v -> Y v                     | BUFX2   | 0.046 | 0.107 |   1.018 |    1.132 | 
     | \tx_core/axi_master /U368                     | B v -> Y ^                     | OAI21X1 | 0.191 | 0.163 |   1.181 |    1.295 | 
     | \tx_core/axi_master /U246                     | B ^ -> Y v                     | NOR3X1  | 0.091 | 0.124 |   1.305 |    1.419 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A v -> Y v                     | BUFX4   | 0.089 | 0.160 |   1.465 |    1.579 | 
     | \tx_core/axi_master /U11                      | A v -> Y ^                     | INVX4   | 0.149 | 0.121 |   1.586 |    1.700 | 
     | \tx_core/axi_master /U9                       | A ^ -> Y v                     | INVX2   | 0.127 | 0.135 |   1.721 |    1.835 | 
     | \tx_core/axi_master /FE_OFCC22_n1874          | A v -> Y v                     | BUFX4   | 0.506 | 0.400 |   2.121 |    2.235 | 
     | \tx_core/axi_master /U1988                    | S v -> Y v                     | MUX2X1  | 0.212 | 0.332 |   2.453 |    2.567 | 
     |                                               | \memif_pdfifo1.f0_wdata [18] v |         | 0.212 | 0.003 |   2.456 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [31] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.442
= Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] v             |         | 0.000 |       |   0.600 |    0.728 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A v -> Y v                     | BUFX2   | 0.067 | 0.106 |   0.706 |    0.834 | 
     | \tx_core/axi_master /U281                     | B v -> Y ^                     | NOR2X1  | 0.165 | 0.146 |   0.852 |    0.980 | 
     | \tx_core/axi_master /U457                     | A ^ -> Y v                     | NAND2X1 | 0.067 | 0.059 |   0.911 |    1.039 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A v -> Y v                     | BUFX2   | 0.046 | 0.107 |   1.018 |    1.146 | 
     | \tx_core/axi_master /U368                     | B v -> Y ^                     | OAI21X1 | 0.191 | 0.163 |   1.181 |    1.309 | 
     | \tx_core/axi_master /U246                     | B ^ -> Y v                     | NOR3X1  | 0.091 | 0.124 |   1.305 |    1.433 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A v -> Y v                     | BUFX4   | 0.089 | 0.160 |   1.465 |    1.593 | 
     | \tx_core/axi_master /U11                      | A v -> Y ^                     | INVX4   | 0.149 | 0.121 |   1.586 |    1.714 | 
     | \tx_core/axi_master /U9                       | A ^ -> Y v                     | INVX2   | 0.127 | 0.135 |   1.721 |    1.849 | 
     | \tx_core/axi_master /FE_OFCC22_n1874          | A v -> Y v                     | BUFX4   | 0.506 | 0.400 |   2.121 |    2.249 | 
     | \tx_core/axi_master /U2014                    | S v -> Y v                     | MUX2X1  | 0.196 | 0.319 |   2.440 |    2.568 | 
     |                                               | \memif_pdfifo1.f0_wdata [31] v |         | 0.196 | 0.002 |   2.442 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [27] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.440
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |    0.730 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.067 | 0.105 |   0.705 |    0.835 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                     | NOR2X1  | 0.139 | 0.130 |   0.835 |    0.966 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                     | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.067 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                     | BUFX2   | 0.052 | 0.100 |   1.037 |    1.167 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                     | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.287 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                     | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.388 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.153 |   1.410 |    1.541 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                     | INVX8   | 0.112 | 0.095 |   1.505 |    1.635 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                     | INVX2   | 0.827 | 0.577 |   2.083 |    2.213 | 
     | \tx_core/axi_master /U2006                    | S ^ -> Y v                     | MUX2X1  | 0.218 | 0.353 |   2.436 |    2.566 | 
     |                                               | \memif_pdfifo1.f0_wdata [27] v |         | 0.218 | 0.004 |   2.440 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [30] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.438
= Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |    0.732 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.067 | 0.105 |   0.705 |    0.837 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                     | NOR2X1  | 0.139 | 0.130 |   0.835 |    0.967 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                     | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.069 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                     | BUFX2   | 0.052 | 0.100 |   1.037 |    1.169 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                     | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.288 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                     | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.390 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.153 |   1.410 |    1.542 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                     | INVX8   | 0.112 | 0.095 |   1.505 |    1.637 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                     | INVX2   | 0.827 | 0.577 |   2.083 |    2.214 | 
     | \tx_core/axi_master /U2012                    | S ^ -> Y v                     | MUX2X1  | 0.228 | 0.352 |   2.435 |    2.567 | 
     |                                               | \memif_pdfifo1.f0_wdata [30] v |         | 0.228 | 0.003 |   2.438 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [26] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.428
= Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] v             |         | 0.000 |       |   0.600 |    0.742 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A v -> Y v                     | BUFX2   | 0.067 | 0.106 |   0.706 |    0.848 | 
     | \tx_core/axi_master /U281                     | B v -> Y ^                     | NOR2X1  | 0.165 | 0.146 |   0.852 |    0.993 | 
     | \tx_core/axi_master /U457                     | A ^ -> Y v                     | NAND2X1 | 0.067 | 0.059 |   0.911 |    1.052 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A v -> Y v                     | BUFX2   | 0.046 | 0.107 |   1.018 |    1.160 | 
     | \tx_core/axi_master /U368                     | B v -> Y ^                     | OAI21X1 | 0.191 | 0.163 |   1.181 |    1.323 | 
     | \tx_core/axi_master /U246                     | B ^ -> Y v                     | NOR3X1  | 0.091 | 0.124 |   1.305 |    1.447 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A v -> Y v                     | BUFX4   | 0.089 | 0.160 |   1.465 |    1.607 | 
     | \tx_core/axi_master /U11                      | A v -> Y ^                     | INVX4   | 0.149 | 0.121 |   1.586 |    1.728 | 
     | \tx_core/axi_master /U9                       | A ^ -> Y v                     | INVX2   | 0.127 | 0.135 |   1.721 |    1.863 | 
     | \tx_core/axi_master /FE_OFCC22_n1874          | A v -> Y v                     | BUFX4   | 0.506 | 0.400 |   2.121 |    2.263 | 
     | \tx_core/axi_master /U2004                    | S v -> Y v                     | MUX2X1  | 0.202 | 0.305 |   2.426 |    2.568 | 
     |                                               | \memif_pdfifo1.f0_wdata [26] v |         | 0.202 | 0.002 |   2.428 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [22] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.428
= Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] v             |         | 0.000 |       |   0.600 |    0.742 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A v -> Y v                     | BUFX2   | 0.067 | 0.106 |   0.706 |    0.848 | 
     | \tx_core/axi_master /U281                     | B v -> Y ^                     | NOR2X1  | 0.165 | 0.146 |   0.852 |    0.994 | 
     | \tx_core/axi_master /U457                     | A ^ -> Y v                     | NAND2X1 | 0.067 | 0.059 |   0.911 |    1.052 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A v -> Y v                     | BUFX2   | 0.046 | 0.107 |   1.018 |    1.160 | 
     | \tx_core/axi_master /U368                     | B v -> Y ^                     | OAI21X1 | 0.191 | 0.163 |   1.181 |    1.323 | 
     | \tx_core/axi_master /U246                     | B ^ -> Y v                     | NOR3X1  | 0.091 | 0.124 |   1.305 |    1.447 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A v -> Y v                     | BUFX4   | 0.089 | 0.160 |   1.465 |    1.607 | 
     | \tx_core/axi_master /U11                      | A v -> Y ^                     | INVX4   | 0.149 | 0.121 |   1.586 |    1.728 | 
     | \tx_core/axi_master /U9                       | A ^ -> Y v                     | INVX2   | 0.127 | 0.135 |   1.721 |    1.863 | 
     | \tx_core/axi_master /FE_OFCC22_n1874          | A v -> Y v                     | BUFX4   | 0.506 | 0.400 |   2.121 |    2.263 | 
     | \tx_core/axi_master /U1996                    | S v -> Y v                     | MUX2X1  | 0.219 | 0.305 |   2.426 |    2.568 | 
     |                                               | \memif_pdfifo1.f0_wdata [22] v |         | 0.219 | 0.002 |   2.428 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [28] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.428
= Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |    0.742 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.067 | 0.105 |   0.705 |    0.847 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                     | NOR2X1  | 0.139 | 0.130 |   0.835 |    0.978 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                     | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.079 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                     | BUFX2   | 0.052 | 0.100 |   1.037 |    1.179 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                     | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.299 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                     | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.400 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.153 |   1.410 |    1.553 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                     | INVX8   | 0.112 | 0.095 |   1.505 |    1.647 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                     | INVX2   | 0.827 | 0.577 |   2.083 |    2.225 | 
     | \tx_core/axi_master /U2008                    | S ^ -> Y v                     | MUX2X1  | 0.211 | 0.342 |   2.425 |    2.567 | 
     |                                               | \memif_pdfifo1.f0_wdata [28] v |         | 0.211 | 0.003 |   2.428 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [22] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.419
= Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.751 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX2   | 0.031 | 0.074 |   0.674 |    0.825 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.036 | 0.078 |   0.752 |    0.904 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.058 | 0.099 |   0.852 |    1.003 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                     | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.069 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                     | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.325 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                     | NOR3X1  | 0.109 | 0.144 |   1.317 |    1.469 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                     | BUFX4   | 0.204 | 0.229 |   1.546 |    1.698 | 
     | \tx_core/axi_master /U1428                     | A v -> Y ^                     | INVX8   | 0.246 | 0.237 |   1.784 |    1.935 | 
     | \tx_core/axi_master /FE_PSC56_FE_OFCN21_n1909  | A ^ -> Y ^                     | BUFX4   | 0.304 | 0.331 |   2.115 |    2.266 | 
     | \tx_core/axi_master /U316                      | B ^ -> Y v                     | NAND2X1 | 0.086 | 0.072 |   2.187 |    2.338 | 
     | \tx_core/axi_master /U315                      | C v -> Y ^                     | OAI21X1 | 0.347 | 0.226 |   2.413 |    2.565 | 
     |                                                | \memif_pdfifo0.f0_wdata [22] ^ |         | 0.347 | 0.005 |   2.419 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [23] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.415
= Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] v             |         | 0.000 |       |   0.600 |    0.755 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A v -> Y v                     | BUFX2   | 0.067 | 0.106 |   0.706 |    0.861 | 
     | \tx_core/axi_master /U281                     | B v -> Y ^                     | NOR2X1  | 0.165 | 0.146 |   0.852 |    1.007 | 
     | \tx_core/axi_master /U457                     | A ^ -> Y v                     | NAND2X1 | 0.067 | 0.059 |   0.911 |    1.066 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A v -> Y v                     | BUFX2   | 0.046 | 0.107 |   1.018 |    1.173 | 
     | \tx_core/axi_master /U368                     | B v -> Y ^                     | OAI21X1 | 0.191 | 0.163 |   1.181 |    1.336 | 
     | \tx_core/axi_master /U246                     | B ^ -> Y v                     | NOR3X1  | 0.091 | 0.124 |   1.305 |    1.460 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A v -> Y v                     | BUFX4   | 0.089 | 0.160 |   1.465 |    1.620 | 
     | \tx_core/axi_master /U11                      | A v -> Y ^                     | INVX4   | 0.149 | 0.121 |   1.586 |    1.741 | 
     | \tx_core/axi_master /U9                       | A ^ -> Y v                     | INVX2   | 0.127 | 0.135 |   1.721 |    1.876 | 
     | \tx_core/axi_master /FE_OFCC22_n1874          | A v -> Y v                     | BUFX4   | 0.506 | 0.400 |   2.121 |    2.276 | 
     | \tx_core/axi_master /U1998                    | S v -> Y v                     | MUX2X1  | 0.190 | 0.291 |   2.412 |    2.567 | 
     |                                               | \memif_pdfifo1.f0_wdata [23] v |         | 0.190 | 0.003 |   2.415 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.414
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |    0.756 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                    | BUFX2   | 0.031 | 0.074 |   0.674 |    0.830 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.036 | 0.078 |   0.752 |    0.909 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.058 | 0.099 |   0.852 |    1.008 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                    | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.074 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                    | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.330 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                    | NOR3X1  | 0.109 | 0.144 |   1.317 |    1.474 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                    | BUFX4   | 0.204 | 0.229 |   1.546 |    1.703 | 
     | \tx_core/axi_master /U356                      | A v -> Y ^                    | INVX4   | 0.174 | 0.194 |   1.740 |    1.897 | 
     | \tx_core/axi_master /U2018                     | A ^ -> Y v                    | INVX4   | 0.331 | 0.248 |   1.989 |    2.145 | 
     | \tx_core/axi_master /U2016                     | S v -> Y ^                    | MUX2X1  | 0.429 | 0.414 |   2.402 |    2.558 | 
     |                                                | \memif_pdfifo0.f0_wdata [1] ^ |         | 0.429 | 0.012 |   2.414 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [29] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.414
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |    0.756 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.067 | 0.105 |   0.705 |    0.861 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                     | NOR2X1  | 0.139 | 0.130 |   0.835 |    0.992 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                     | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.093 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                     | BUFX2   | 0.052 | 0.100 |   1.037 |    1.193 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                     | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.313 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                     | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.414 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.153 |   1.410 |    1.567 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                     | INVX8   | 0.112 | 0.095 |   1.505 |    1.662 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                     | INVX2   | 0.827 | 0.577 |   2.083 |    2.239 | 
     | \tx_core/axi_master /U2010                    | S ^ -> Y v                     | MUX2X1  | 0.199 | 0.329 |   2.411 |    2.568 | 
     |                                               | \memif_pdfifo1.f0_wdata [29] v |         | 0.199 | 0.002 |   2.414 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [13] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.401
= Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |    0.769 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.067 | 0.105 |   0.705 |    0.874 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                     | NOR2X1  | 0.139 | 0.130 |   0.835 |    1.004 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                     | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.106 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                     | BUFX2   | 0.052 | 0.100 |   1.037 |    1.206 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                     | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.325 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                     | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.427 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.153 |   1.410 |    1.579 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                     | INVX8   | 0.112 | 0.095 |   1.505 |    1.674 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                     | INVX2   | 0.827 | 0.577 |   2.083 |    2.252 | 
     | \tx_core/axi_master /U1978                    | S ^ -> Y v                     | MUX2X1  | 0.199 | 0.316 |   2.399 |    2.568 | 
     |                                               | \memif_pdfifo1.f0_wdata [13] v |         | 0.199 | 0.002 |   2.401 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [5] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.400
= Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |    0.770 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                    | BUFX2   | 0.031 | 0.074 |   0.674 |    0.845 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.036 | 0.078 |   0.752 |    0.923 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.058 | 0.099 |   0.852 |    1.022 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                    | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.088 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                    | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.344 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                    | NOR3X1  | 0.109 | 0.144 |   1.318 |    1.488 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                    | BUFX4   | 0.204 | 0.229 |   1.546 |    1.717 | 
     | \tx_core/axi_master /U356                      | A v -> Y ^                    | INVX4   | 0.174 | 0.194 |   1.740 |    1.911 | 
     | \tx_core/axi_master /U2018                     | A ^ -> Y v                    | INVX4   | 0.331 | 0.248 |   1.989 |    2.159 | 
     | \tx_core/axi_master /U2021                     | S v -> Y ^                    | MUX2X1  | 0.417 | 0.403 |   2.392 |    2.562 | 
     |                                                | \memif_pdfifo0.f0_wdata [5] ^ |         | 0.417 | 0.008 |   2.400 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [28] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.396
= Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.774 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX2   | 0.031 | 0.074 |   0.674 |    0.848 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.036 | 0.078 |   0.752 |    0.926 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.058 | 0.099 |   0.852 |    1.025 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                     | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.092 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                     | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.347 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                     | NOR3X1  | 0.109 | 0.144 |   1.317 |    1.491 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                     | BUFX4   | 0.204 | 0.229 |   1.546 |    1.720 | 
     | \tx_core/axi_master /U356                      | A v -> Y ^                     | INVX4   | 0.174 | 0.194 |   1.740 |    1.914 | 
     | \tx_core/axi_master /U2018                     | A ^ -> Y v                     | INVX4   | 0.331 | 0.248 |   1.989 |    2.162 | 
     | \tx_core/axi_master /U2045                     | S v -> Y ^                     | MUX2X1  | 0.398 | 0.396 |   2.385 |    2.559 | 
     |                                                | \memif_pdfifo0.f0_wdata [28] ^ |         | 0.398 | 0.011 |   2.396 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [15] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.394
= Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |    0.776 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.067 | 0.105 |   0.705 |    0.881 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                     | NOR2X1  | 0.139 | 0.130 |   0.835 |    1.011 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                     | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.113 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                     | BUFX2   | 0.052 | 0.100 |   1.037 |    1.213 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                     | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.332 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                     | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.434 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.153 |   1.410 |    1.586 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                     | INVX8   | 0.112 | 0.095 |   1.505 |    1.681 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                     | INVX2   | 0.827 | 0.577 |   2.083 |    2.259 | 
     | \tx_core/axi_master /U1982                    | S ^ -> Y v                     | MUX2X1  | 0.202 | 0.310 |   2.392 |    2.568 | 
     |                                               | \memif_pdfifo1.f0_wdata [15] v |         | 0.202 | 0.002 |   2.394 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [25] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.393
= Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] v             |         | 0.000 |       |   0.600 |    0.777 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A v -> Y v                     | BUFX2   | 0.067 | 0.106 |   0.706 |    0.883 | 
     | \tx_core/axi_master /U281                     | B v -> Y ^                     | NOR2X1  | 0.165 | 0.146 |   0.852 |    1.028 | 
     | \tx_core/axi_master /U457                     | A ^ -> Y v                     | NAND2X1 | 0.067 | 0.059 |   0.911 |    1.087 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A v -> Y v                     | BUFX2   | 0.046 | 0.107 |   1.018 |    1.195 | 
     | \tx_core/axi_master /U368                     | B v -> Y ^                     | OAI21X1 | 0.191 | 0.163 |   1.181 |    1.358 | 
     | \tx_core/axi_master /U246                     | B ^ -> Y v                     | NOR3X1  | 0.091 | 0.124 |   1.305 |    1.482 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A v -> Y v                     | BUFX4   | 0.089 | 0.160 |   1.465 |    1.642 | 
     | \tx_core/axi_master /U11                      | A v -> Y ^                     | INVX4   | 0.149 | 0.121 |   1.586 |    1.763 | 
     | \tx_core/axi_master /U9                       | A ^ -> Y v                     | INVX2   | 0.127 | 0.135 |   1.721 |    1.898 | 
     | \tx_core/axi_master /FE_OFCC22_n1874          | A v -> Y v                     | BUFX4   | 0.506 | 0.400 |   2.121 |    2.298 | 
     | \tx_core/axi_master /U2002                    | S v -> Y v                     | MUX2X1  | 0.202 | 0.271 |   2.392 |    2.569 | 
     |                                               | \memif_pdfifo1.f0_wdata [25] v |         | 0.202 | 0.001 |   2.393 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [7] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.392
= Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |    0.778 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                    | BUFX2   | 0.031 | 0.074 |   0.674 |    0.853 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.036 | 0.078 |   0.752 |    0.931 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.058 | 0.099 |   0.852 |    1.030 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                    | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.097 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                    | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.352 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                    | NOR3X1  | 0.109 | 0.144 |   1.318 |    1.496 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                    | BUFX4   | 0.204 | 0.229 |   1.546 |    1.725 | 
     | \tx_core/axi_master /U356                      | A v -> Y ^                    | INVX4   | 0.174 | 0.194 |   1.740 |    1.919 | 
     | \tx_core/axi_master /U2018                     | A ^ -> Y v                    | INVX4   | 0.331 | 0.248 |   1.989 |    2.167 | 
     | \tx_core/axi_master /U2025                     | S v -> Y ^                    | MUX2X1  | 0.398 | 0.392 |   2.381 |    2.559 | 
     |                                                | \memif_pdfifo0.f0_wdata [7] ^ |         | 0.398 | 0.011 |   2.392 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [2] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.391
= Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                               |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^            |         | 0.000 |       |   0.600 |    0.779 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                    | BUFX2   | 0.067 | 0.105 |   0.705 |    0.884 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                    | NOR2X1  | 0.139 | 0.130 |   0.835 |    1.015 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                    | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.116 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                    | BUFX2   | 0.052 | 0.100 |   1.037 |    1.216 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                    | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.336 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                    | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.437 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                    | BUFX4   | 0.096 | 0.153 |   1.410 |    1.590 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                    | INVX8   | 0.112 | 0.095 |   1.505 |    1.685 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                    | INVX2   | 0.827 | 0.577 |   2.083 |    2.262 | 
     | \tx_core/axi_master /U1955                    | S ^ -> Y v                    | MUX2X1  | 0.205 | 0.307 |   2.389 |    2.569 | 
     |                                               | \memif_pdfifo1.f0_wdata [2] v |         | 0.205 | 0.001 |   2.391 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [8] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.389
= Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                               |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^            |         | 0.000 |       |   0.600 |    0.781 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                    | BUFX2   | 0.067 | 0.105 |   0.705 |    0.886 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                    | NOR2X1  | 0.139 | 0.130 |   0.835 |    1.016 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                    | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.118 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                    | BUFX2   | 0.052 | 0.100 |   1.037 |    1.218 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                    | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.337 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                    | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.439 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                    | BUFX4   | 0.096 | 0.153 |   1.410 |    1.591 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                    | INVX8   | 0.112 | 0.095 |   1.505 |    1.686 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                    | INVX2   | 0.827 | 0.577 |   2.083 |    2.264 | 
     | \tx_core/axi_master /U1968                    | S ^ -> Y v                    | MUX2X1  | 0.198 | 0.305 |   2.388 |    2.569 | 
     |                                               | \memif_pdfifo1.f0_wdata [8] v |         | 0.198 | 0.001 |   2.389 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [12] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.387
= Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |    0.783 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.067 | 0.105 |   0.705 |    0.888 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                     | NOR2X1  | 0.139 | 0.130 |   0.835 |    1.019 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                     | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.120 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                     | BUFX2   | 0.052 | 0.100 |   1.037 |    1.220 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                     | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.340 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                     | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.441 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.153 |   1.410 |    1.594 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                     | INVX8   | 0.112 | 0.095 |   1.505 |    1.688 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                     | INVX2   | 0.827 | 0.577 |   2.083 |    2.266 | 
     | \tx_core/axi_master /U1976                    | S ^ -> Y v                     | MUX2X1  | 0.188 | 0.303 |   2.386 |    2.569 | 
     |                                               | \memif_pdfifo1.f0_wdata [12] v |         | 0.188 | 0.001 |   2.387 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [14] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.385
= Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |    0.785 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.067 | 0.105 |   0.705 |    0.890 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                     | NOR2X1  | 0.139 | 0.130 |   0.835 |    1.020 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                     | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.122 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                     | BUFX2   | 0.052 | 0.100 |   1.037 |    1.222 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                     | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.342 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                     | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.443 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.153 |   1.410 |    1.596 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                     | INVX8   | 0.112 | 0.095 |   1.505 |    1.690 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                     | INVX2   | 0.827 | 0.577 |   2.083 |    2.268 | 
     | \tx_core/axi_master /U1980                    | S ^ -> Y v                     | MUX2X1  | 0.189 | 0.301 |   2.384 |    2.569 | 
     |                                               | \memif_pdfifo1.f0_wdata [14] v |         | 0.189 | 0.001 |   2.385 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [11] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.385
= Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |    0.785 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.067 | 0.105 |   0.705 |    0.890 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                     | NOR2X1  | 0.139 | 0.130 |   0.835 |    1.021 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                     | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.122 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                     | BUFX2   | 0.052 | 0.100 |   1.037 |    1.222 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                     | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.342 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                     | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.443 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.153 |   1.410 |    1.596 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                     | INVX8   | 0.112 | 0.095 |   1.505 |    1.691 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                     | INVX2   | 0.827 | 0.577 |   2.083 |    2.268 | 
     | \tx_core/axi_master /U1974                    | S ^ -> Y v                     | MUX2X1  | 0.183 | 0.301 |   2.384 |    2.569 | 
     |                                               | \memif_pdfifo1.f0_wdata [11] v |         | 0.183 | 0.001 |   2.385 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [7] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.382
= Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                               |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^            |         | 0.000 |       |   0.600 |    0.788 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                    | BUFX2   | 0.067 | 0.105 |   0.705 |    0.893 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                    | NOR2X1  | 0.139 | 0.130 |   0.835 |    1.023 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                    | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.125 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                    | BUFX2   | 0.052 | 0.100 |   1.037 |    1.225 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                    | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.344 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                    | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.446 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                    | BUFX4   | 0.096 | 0.153 |   1.410 |    1.598 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                    | INVX8   | 0.112 | 0.095 |   1.505 |    1.693 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                    | INVX2   | 0.827 | 0.577 |   2.083 |    2.271 | 
     | \tx_core/axi_master /U1966                    | S ^ -> Y v                    | MUX2X1  | 0.186 | 0.298 |   2.381 |    2.569 | 
     |                                               | \memif_pdfifo1.f0_wdata [7] v |         | 0.186 | 0.001 |   2.382 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [9] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.381
= Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                               |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^            |         | 0.000 |       |   0.600 |    0.789 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                    | BUFX2   | 0.067 | 0.105 |   0.705 |    0.894 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                    | NOR2X1  | 0.139 | 0.130 |   0.835 |    1.024 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                    | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.126 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                    | BUFX2   | 0.052 | 0.100 |   1.037 |    1.226 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                    | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.345 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                    | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.447 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                    | BUFX4   | 0.096 | 0.153 |   1.410 |    1.599 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                    | INVX8   | 0.112 | 0.095 |   1.505 |    1.694 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                    | INVX2   | 0.827 | 0.577 |   2.083 |    2.272 | 
     | \tx_core/axi_master /U1970                    | S ^ -> Y v                    | MUX2X1  | 0.179 | 0.298 |   2.380 |    2.569 | 
     |                                               | \memif_pdfifo1.f0_wdata [9] v |         | 0.179 | 0.001 |   2.381 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [5] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.381
= Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                               |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^            |         | 0.000 |       |   0.600 |    0.789 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                    | BUFX2   | 0.067 | 0.105 |   0.705 |    0.894 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                    | NOR2X1  | 0.139 | 0.130 |   0.835 |    1.025 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                    | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.126 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                    | BUFX2   | 0.052 | 0.100 |   1.037 |    1.226 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                    | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.346 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                    | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.447 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                    | BUFX4   | 0.096 | 0.153 |   1.410 |    1.600 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                    | INVX8   | 0.112 | 0.095 |   1.505 |    1.695 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                    | INVX2   | 0.827 | 0.577 |   2.083 |    2.272 | 
     | \tx_core/axi_master /U1962                    | S ^ -> Y v                    | MUX2X1  | 0.186 | 0.297 |   2.380 |    2.569 | 
     |                                               | \memif_pdfifo1.f0_wdata [5] v |         | 0.186 | 0.001 |   2.381 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [31] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.381
= Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.789 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX2   | 0.031 | 0.074 |   0.674 |    0.864 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.036 | 0.078 |   0.752 |    0.942 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.058 | 0.099 |   0.852 |    1.041 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                     | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.108 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                     | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.363 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                     | NOR3X1  | 0.109 | 0.144 |   1.317 |    1.507 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                     | BUFX4   | 0.204 | 0.229 |   1.546 |    1.736 | 
     | \tx_core/axi_master /U356                      | A v -> Y ^                     | INVX4   | 0.174 | 0.194 |   1.740 |    1.930 | 
     | \tx_core/axi_master /U2018                     | A ^ -> Y v                     | INVX4   | 0.331 | 0.248 |   1.989 |    2.178 | 
     | \tx_core/axi_master /U2051                     | S v -> Y ^                     | MUX2X1  | 0.387 | 0.383 |   2.371 |    2.561 | 
     |                                                | \memif_pdfifo0.f0_wdata [31] ^ |         | 0.387 | 0.009 |   2.381 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [10] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.380
= Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |    0.790 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.067 | 0.105 |   0.705 |    0.895 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                     | NOR2X1  | 0.139 | 0.130 |   0.835 |    1.025 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                     | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.127 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                     | BUFX2   | 0.052 | 0.100 |   1.037 |    1.227 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                     | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.346 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                     | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.448 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.153 |   1.410 |    1.600 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                     | INVX8   | 0.112 | 0.095 |   1.505 |    1.695 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                     | INVX2   | 0.827 | 0.577 |   2.083 |    2.272 | 
     | \tx_core/axi_master /U1972                    | S ^ -> Y v                     | MUX2X1  | 0.192 | 0.297 |   2.379 |    2.569 | 
     |                                               | \memif_pdfifo1.f0_wdata [10] v |         | 0.192 | 0.001 |   2.380 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [6] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.379
= Slack Time                    0.191
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                               |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^            |         | 0.000 |       |   0.600 |    0.791 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                    | BUFX2   | 0.067 | 0.105 |   0.705 |    0.896 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                    | NOR2X1  | 0.139 | 0.130 |   0.835 |    1.026 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                    | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.128 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                    | BUFX2   | 0.052 | 0.100 |   1.037 |    1.228 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                    | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.347 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                    | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.449 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                    | BUFX4   | 0.096 | 0.153 |   1.410 |    1.601 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                    | INVX8   | 0.112 | 0.095 |   1.505 |    1.696 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                    | INVX2   | 0.827 | 0.577 |   2.083 |    2.274 | 
     | \tx_core/axi_master /U1964                    | S ^ -> Y v                    | MUX2X1  | 0.172 | 0.296 |   2.378 |    2.569 | 
     |                                               | \memif_pdfifo1.f0_wdata [6] v |         | 0.172 | 0.001 |   2.379 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [4] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.378
= Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                               |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                               | \m_r_dch.RID [3] ^            |         | 0.000 |       |   0.600 |    0.792 | 
     | \tx_core/axi_master /FE_PHC139_m_r_dch_RID_3_ | A ^ -> Y ^                    | BUFX2   | 0.067 | 0.105 |   0.705 |    0.897 | 
     | \tx_core/axi_master /U281                     | B ^ -> Y v                    | NOR2X1  | 0.139 | 0.130 |   0.835 |    1.028 | 
     | \tx_core/axi_master /U457                     | A v -> Y ^                    | NAND2X1 | 0.081 | 0.102 |   0.937 |    1.129 | 
     | \tx_core/axi_master /FE_PHC519_n254           | A ^ -> Y ^                    | BUFX2   | 0.052 | 0.100 |   1.037 |    1.229 | 
     | \tx_core/axi_master /U368                     | B ^ -> Y v                    | OAI21X1 | 0.135 | 0.119 |   1.156 |    1.349 | 
     | \tx_core/axi_master /U246                     | B v -> Y ^                    | NOR3X1  | 0.097 | 0.101 |   1.258 |    1.450 | 
     | \tx_core/axi_master /FE_PSC114_n548           | A ^ -> Y ^                    | BUFX4   | 0.096 | 0.153 |   1.410 |    1.603 | 
     | \tx_core/axi_master /U18                      | A ^ -> Y v                    | INVX8   | 0.112 | 0.095 |   1.505 |    1.698 | 
     | \tx_core/axi_master /U1959                    | A v -> Y ^                    | INVX2   | 0.827 | 0.577 |   2.083 |    2.275 | 
     | \tx_core/axi_master /U1960                    | S ^ -> Y v                    | MUX2X1  | 0.181 | 0.294 |   2.377 |    2.569 | 
     |                                               | \memif_pdfifo1.f0_wdata [4] v |         | 0.181 | 0.000 |   2.378 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [29] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.375
= Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.795 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX2   | 0.031 | 0.074 |   0.674 |    0.870 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.036 | 0.078 |   0.752 |    0.948 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.058 | 0.099 |   0.852 |    1.047 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                     | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.113 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                     | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.369 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                     | NOR3X1  | 0.109 | 0.144 |   1.318 |    1.513 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                     | BUFX4   | 0.204 | 0.229 |   1.546 |    1.742 | 
     | \tx_core/axi_master /U356                      | A v -> Y ^                     | INVX4   | 0.174 | 0.194 |   1.740 |    1.936 | 
     | \tx_core/axi_master /U2018                     | A ^ -> Y v                     | INVX4   | 0.331 | 0.248 |   1.989 |    2.184 | 
     | \tx_core/axi_master /U2047                     | S v -> Y ^                     | MUX2X1  | 0.376 | 0.379 |   2.368 |    2.563 | 
     |                                                | \memif_pdfifo0.f0_wdata [29] ^ |         | 0.376 | 0.007 |   2.375 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [27] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.372
= Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.798 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX2   | 0.031 | 0.074 |   0.674 |    0.872 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.036 | 0.078 |   0.752 |    0.950 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.058 | 0.099 |   0.852 |    1.050 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                     | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.116 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                     | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.372 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                     | NOR3X1  | 0.109 | 0.144 |   1.317 |    1.516 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                     | BUFX4   | 0.204 | 0.229 |   1.546 |    1.744 | 
     | \tx_core/axi_master /U356                      | A v -> Y ^                     | INVX4   | 0.174 | 0.194 |   1.740 |    1.938 | 
     | \tx_core/axi_master /U2018                     | A ^ -> Y v                     | INVX4   | 0.331 | 0.248 |   1.989 |    2.187 | 
     | \tx_core/axi_master /U2043                     | S v -> Y ^                     | MUX2X1  | 0.371 | 0.372 |   2.361 |    2.559 | 
     |                                                | \memif_pdfifo0.f0_wdata [27] ^ |         | 0.371 | 0.011 |   2.372 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [6] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.361
= Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |    0.809 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                    | BUFX2   | 0.031 | 0.074 |   0.674 |    0.883 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.036 | 0.078 |   0.752 |    0.961 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.058 | 0.099 |   0.852 |    1.060 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                    | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.127 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                    | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.383 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                    | NOR3X1  | 0.109 | 0.144 |   1.317 |    1.526 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                    | BUFX4   | 0.204 | 0.229 |   1.546 |    1.755 | 
     | \tx_core/axi_master /U356                      | A v -> Y ^                    | INVX4   | 0.174 | 0.194 |   1.740 |    1.949 | 
     | \tx_core/axi_master /U2018                     | A ^ -> Y v                    | INVX4   | 0.331 | 0.248 |   1.989 |    2.197 | 
     | \tx_core/axi_master /U2023                     | S v -> Y ^                    | MUX2X1  | 0.356 | 0.365 |   2.353 |    2.562 | 
     |                                                | \memif_pdfifo0.f0_wdata [6] ^ |         | 0.356 | 0.008 |   2.361 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [9] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.351
= Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |    0.819 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                    | BUFX2   | 0.031 | 0.074 |   0.674 |    0.893 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.036 | 0.078 |   0.752 |    0.972 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.058 | 0.099 |   0.852 |    1.071 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                    | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.137 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                    | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.393 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                    | NOR3X1  | 0.109 | 0.144 |   1.317 |    1.537 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                    | BUFX4   | 0.204 | 0.229 |   1.546 |    1.766 | 
     | \tx_core/axi_master /U356                      | A v -> Y ^                    | INVX4   | 0.174 | 0.194 |   1.740 |    1.960 | 
     | \tx_core/axi_master /U2018                     | A ^ -> Y v                    | INVX4   | 0.331 | 0.248 |   1.989 |    2.208 | 
     | \tx_core/axi_master /U2029                     | S v -> Y ^                    | MUX2X1  | 0.371 | 0.355 |   2.344 |    2.563 | 
     |                                                | \memif_pdfifo0.f0_wdata [9] ^ |         | 0.371 | 0.007 |   2.351 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [12] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.341
= Slack Time                    0.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.829 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX2   | 0.031 | 0.074 |   0.674 |    0.903 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.036 | 0.078 |   0.752 |    0.981 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.058 | 0.099 |   0.852 |    1.081 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                     | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.147 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                     | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.403 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                     | NOR3X1  | 0.109 | 0.144 |   1.318 |    1.547 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                     | BUFX4   | 0.204 | 0.229 |   1.546 |    1.775 | 
     | \tx_core/axi_master /U356                      | A v -> Y ^                     | INVX4   | 0.174 | 0.194 |   1.740 |    1.969 | 
     | \tx_core/axi_master /U2018                     | A ^ -> Y v                     | INVX4   | 0.331 | 0.248 |   1.989 |    2.218 | 
     | \tx_core/axi_master /U2035                     | S v -> Y ^                     | MUX2X1  | 0.373 | 0.345 |   2.334 |    2.563 | 
     |                                                | \memif_pdfifo0.f0_wdata [12] ^ |         | 0.373 | 0.007 |   2.341 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.335
= Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |    0.835 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                    | BUFX2   | 0.031 | 0.074 |   0.674 |    0.909 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.036 | 0.078 |   0.752 |    0.987 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.058 | 0.099 |   0.852 |    1.087 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                    | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.153 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                    | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.409 | 
     | \tx_core/axi_master /U279                      | B ^ -> Y v                    | NOR2X1  | 0.102 | 0.109 |   1.283 |    1.518 | 
     | \tx_core/axi_master /U239                      | A v -> Y ^                    | INVX2   | 0.161 | 0.148 |   1.431 |    1.666 | 
     | \tx_core/axi_master /U4                        | A ^ -> Y v                    | INVX1   | 0.068 | 0.062 |   1.493 |    1.729 | 
     | \tx_core/axi_master /U244                      | B v -> Y v                    | AND2X2  | 0.090 | 0.159 |   1.652 |    1.887 | 
     | \tx_core/axi_master /U903                      | A v -> Y ^                    | INVX4   | 0.117 | 0.117 |   1.770 |    2.005 | 
     | \tx_core/axi_master /U1846                     | C ^ -> Y v                    | NAND3X1 | 0.070 | 0.053 |   1.823 |    2.058 | 
     | \tx_core/axi_master /U349                      | C v -> Y ^                    | OAI21X1 | 0.132 | 0.103 |   1.925 |    2.161 | 
     | \tx_core/axi_master /U346                      | A ^ -> Y v                    | NOR3X1  | 0.100 | 0.128 |   2.053 |    2.288 | 
     | \tx_core/axi_master /U345                      | C v -> Y ^                    | NAND3X1 | 0.349 | 0.274 |   2.328 |    2.563 | 
     |                                                | \memif_pcfifo0.f0_wdata [1] ^ |         | 0.349 | 0.007 |   2.335 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [15] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.333
= Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.837 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX2   | 0.031 | 0.074 |   0.674 |    0.911 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.036 | 0.078 |   0.752 |    0.989 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.058 | 0.099 |   0.852 |    1.089 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                     | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.155 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                     | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.411 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                     | NOR3X1  | 0.109 | 0.144 |   1.318 |    1.554 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                     | BUFX4   | 0.204 | 0.229 |   1.546 |    1.783 | 
     | \tx_core/axi_master /U356                      | A v -> Y ^                     | INVX4   | 0.174 | 0.194 |   1.740 |    1.977 | 
     | \tx_core/axi_master /U2018                     | A ^ -> Y v                     | INVX4   | 0.331 | 0.248 |   1.989 |    2.226 | 
     | \tx_core/axi_master /U2041                     | S v -> Y ^                     | MUX2X1  | 0.359 | 0.338 |   2.326 |    2.563 | 
     |                                                | \memif_pdfifo0.f0_wdata [15] ^ |         | 0.359 | 0.007 |   2.333 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [30] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.333
= Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.837 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX2   | 0.031 | 0.074 |   0.674 |    0.911 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.036 | 0.078 |   0.752 |    0.989 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.058 | 0.099 |   0.852 |    1.089 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                     | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.155 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                     | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.411 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                     | NOR3X1  | 0.109 | 0.144 |   1.317 |    1.554 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                     | BUFX4   | 0.204 | 0.229 |   1.546 |    1.783 | 
     | \tx_core/axi_master /U356                      | A v -> Y ^                     | INVX4   | 0.174 | 0.194 |   1.740 |    1.977 | 
     | \tx_core/axi_master /U2018                     | A ^ -> Y v                     | INVX4   | 0.331 | 0.248 |   1.989 |    2.226 | 
     | \tx_core/axi_master /U2049                     | S v -> Y ^                     | MUX2X1  | 0.332 | 0.340 |   2.328 |    2.565 | 
     |                                                | \memif_pdfifo0.f0_wdata [30] ^ |         | 0.332 | 0.005 |   2.333 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [4] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.332
= Slack Time                    0.238
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |    0.838 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                    | BUFX2   | 0.031 | 0.074 |   0.674 |    0.912 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.036 | 0.078 |   0.752 |    0.990 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.058 | 0.099 |   0.852 |    1.090 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                    | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.156 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                    | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.412 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                    | NOR3X1  | 0.109 | 0.144 |   1.317 |    1.555 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                    | BUFX4   | 0.204 | 0.229 |   1.546 |    1.784 | 
     | \tx_core/axi_master /U356                      | A v -> Y ^                    | INVX4   | 0.174 | 0.194 |   1.740 |    1.978 | 
     | \tx_core/axi_master /U2018                     | A ^ -> Y v                    | INVX4   | 0.331 | 0.248 |   1.989 |    2.227 | 
     | \tx_core/axi_master /U2019                     | S v -> Y ^                    | MUX2X1  | 0.330 | 0.338 |   2.327 |    2.565 | 
     |                                                | \memif_pdfifo0.f0_wdata [4] ^ |         | 0.330 | 0.005 |   2.332 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [13] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.329
= Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.841 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                     | BUFX2   | 0.031 | 0.074 |   0.674 |    0.915 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.036 | 0.078 |   0.752 |    0.993 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                     | BUFX2   | 0.058 | 0.099 |   0.852 |    1.092 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                     | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.159 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                     | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.415 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                     | NOR3X1  | 0.109 | 0.144 |   1.318 |    1.558 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                     | BUFX4   | 0.204 | 0.229 |   1.546 |    1.787 | 
     | \tx_core/axi_master /U356                      | A v -> Y ^                     | INVX4   | 0.174 | 0.194 |   1.740 |    1.981 | 
     | \tx_core/axi_master /U2018                     | A ^ -> Y v                     | INVX4   | 0.331 | 0.248 |   1.989 |    2.229 | 
     | \tx_core/axi_master /U2037                     | S v -> Y ^                     | MUX2X1  | 0.321 | 0.337 |   2.325 |    2.566 | 
     |                                                | \memif_pdfifo0.f0_wdata [13] ^ |         | 0.321 | 0.004 |   2.329 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [8] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.318
= Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |    0.852 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^                    | BUFX2   | 0.031 | 0.074 |   0.674 |    0.926 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.036 | 0.078 |   0.752 |    1.004 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^                    | BUFX2   | 0.058 | 0.099 |   0.852 |    1.103 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v                    | NOR2X1  | 0.075 | 0.066 |   0.918 |    1.170 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^                    | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.425 | 
     | \tx_core/axi_master /U367                      | B ^ -> Y v                    | NOR3X1  | 0.109 | 0.144 |   1.318 |    1.569 | 
     | \tx_core/axi_master /FE_PSC54_n543             | A v -> Y v                    | BUFX4   | 0.204 | 0.229 |   1.546 |    1.798 | 
     | \tx_core/axi_master /U356                      | A v -> Y ^                    | INVX4   | 0.174 | 0.194 |   1.740 |    1.992 | 
     | \tx_core/axi_master /U2018                     | A ^ -> Y v                    | INVX4   | 0.331 | 0.248 |   1.989 |    2.240 | 
     | \tx_core/axi_master /U2027                     | S v -> Y ^                    | MUX2X1  | 0.359 | 0.324 |   2.313 |    2.564 | 
     |                                                | \memif_pdfifo0.f0_wdata [8] ^ |         | 0.359 | 0.006 |   2.318 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [31] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.314
= Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |         Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                        |         |       |       |  Time   |   Time   | 
     |---------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                           | \clks.rst  ^           |         | 0.000 |       |   0.000 |    0.256 | 
     | \tx_core/axi_master /U953 | C ^ -> Y v             | OAI21X1 | 0.069 | 1.046 |   1.046 |    1.302 | 
     | \tx_core/axi_master /U131 | B v -> Y v             | OR2X1   | 0.059 | 0.112 |   1.158 |    1.414 | 
     | \tx_core/axi_master /U954 | A v -> Y ^             | INVX2   | 1.042 | 0.635 |   1.793 |    2.049 | 
     | \tx_core/axi_master /U957 | B ^ -> Y v             | AOI22X1 | 0.266 | 0.343 |   2.136 |    2.392 | 
     | \tx_core/axi_master /U958 | B v -> Y ^             | NAND2X1 | 0.144 | 0.177 |   2.313 |    2.568 | 
     |                           | \m_r_ach.ARADDR [31] ^ |         | 0.144 | 0.002 |   2.314 |    2.570 | 
     +---------------------------------------------------------------------------------------------------+ 

