$date
	Sun Sep 14 20:20:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shift_register_tb $end
$var wire 8 ! parallel_out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # direction $end
$var reg 1 $ load_en $end
$var reg 192 % name [191:0] $end
$var reg 8 & parallel_in [7:0] $end
$var reg 1 ' reset $end
$var reg 1 ( serial_in $end
$var reg 1 ) shift_en $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
1'
bx &
b10010110111010101101110011101110110000101110010001000000100000101110010011100000110100101110100001000000101001101101001011011100110011101101000001000000011001000110010001100010011100000110101 %
x$
x#
0"
b0 !
$end
#5
1"
#10
0"
#15
1"
#20
0"
b10110101 &
1$
0'
#25
b10110101 !
1"
#30
0"
0$
#35
1"
#40
0"
1(
1#
1)
#45
b11011010 !
1"
#50
0"
0(
#55
b1101101 !
1"
#60
0"
1(
#65
b10110110 !
1"
#70
0"
0(
0#
#75
b1101100 !
1"
#80
0"
1(
#85
b11011001 !
1"
#90
0"
0(
#95
b10110010 !
1"
#100
0"
0)
