WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500046 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000046 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250047 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250047 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 9549887 heartbeat IPC: 2.198 cumulative IPC: 1.515 (Simulation time: 00 hr 01 min 06 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_11.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 14937911 heartbeat IPC: 1.856 cumulative IPC: 1.727 (Simulation time: 00 hr 01 min 42 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 21016096 heartbeat IPC: 1.645 cumulative IPC: 1.693 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 27237232 heartbeat IPC: 1.607 cumulative IPC: 1.668 (Simulation time: 00 hr 03 min 00 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_11.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 33110027 heartbeat IPC: 1.703 cumulative IPC: 1.675 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 39095573 heartbeat IPC: 1.671 cumulative IPC: 1.675 (Simulation time: 00 hr 04 min 17 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 45084454 heartbeat IPC: 1.67 cumulative IPC: 1.674 (Simulation time: 00 hr 04 min 55 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_11.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 51083417 heartbeat IPC: 1.667 cumulative IPC: 1.673 (Simulation time: 00 hr 05 min 34 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 57112805 heartbeat IPC: 1.659 cumulative IPC: 1.671 (Simulation time: 00 hr 06 min 12 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 63114062 heartbeat IPC: 1.666 cumulative IPC: 1.671 (Simulation time: 00 hr 06 min 51 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_11.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 59866118 cumulative IPC: 1.67 (Simulation time: 00 hr 07 min 10 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 59866118 cumulative IPC: 1.67 (Simulation time: 00 hr 07 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_fp/compute_fp_11.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.67 instructions: 100000000 cycles: 59866118
CPU 0 Branch Prediction Accuracy: 99.72% MPKI: 0.0351 Average ROB Occupancy at Mispredict: 195.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0191
BRANCH_CONDITIONAL: 0.016
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   17458255 HIT:    5601257 MISS:   11856998
L1D LOAD         ACCESS:    7567364 HIT:    3400846 MISS:    4166518
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    9881005 HIT:    2191278 MISS:    7689727
L1D TRANSLATION  ACCESS:       9886 HIT:       9133 MISS:        753
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 5.522 cycles
L1I TOTAL        ACCESS:       7415 HIT:       7323 MISS:         92
L1I LOAD         ACCESS:       7415 HIT:       7323 MISS:         92
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 201.1 cycles
L2C TOTAL        ACCESS:    1237575 HIT:     593133 MISS:     644442
L2C LOAD         ACCESS:     610460 HIT:     299224 MISS:     311236
L2C RFO          ACCESS:     311600 HIT:       3430 MISS:     308170
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     314765 HIT:     290082 MISS:      24683
L2C TRANSLATION  ACCESS:        750 HIT:        397 MISS:        353
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 241 cycles
LLC TOTAL        ACCESS:     928646 HIT:     189672 MISS:     738974
LLC LOAD         ACCESS:     311236 HIT:       1498 MISS:     309738
LLC RFO          ACCESS:     308170 HIT:      64402 MISS:     243768
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     308887 HIT:     123685 MISS:     185202
LLC TRANSLATION  ACCESS:        353 HIT:         87 MISS:        266
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 192.7 cycles
cpu0_DTLB TOTAL        ACCESS:   11948626 HIT:   11922142 MISS:      26484
cpu0_DTLB LOAD         ACCESS:   11948626 HIT:   11922142 MISS:      26484
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.718 cycles
cpu0_ITLB TOTAL        ACCESS:       7128 HIT:       6832 MISS:        296
cpu0_ITLB LOAD         ACCESS:       7128 HIT:       6832 MISS:        296
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.18 cycles
cpu0_STLB TOTAL        ACCESS:      11730 HIT:       1844 MISS:       9886
cpu0_STLB LOAD         ACCESS:      11730 HIT:       1844 MISS:       9886
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 26.92 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     260416
  ROW_BUFFER_MISS:     293354
 AVG DBUS CONGESTED CYCLE: 3.984
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4265
  FULL:     243511
