Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Sun Nov 16 14:56:43 2025

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20.000} -waveform {0.000 10.000}

Inferred clocks commands :
-------------------------------------------------------
create_generated_clock -name {sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred} -master_clock {sys_clk} -source [get_ports {sys_clk}] -edges {1 2 3} -edge_shift {0.000000 40.101010 80.202020} [get_pins {u_pll_0/u_gpll.CLKOUT1}] -add
create_generated_clock -name {sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} -master_clock {sys_clk} -source [get_ports {sys_clk}] -edges {1 2 3} -edge_shift {0.000000 -6.632997 -13.265993} [get_pins {u_pll_0/u_gpll.CLKOUT0}] -add
create_generated_clock -name {sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred} -master_clock {sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} -source [get_pins {u_pll_0/u_gpll.CLKOUT0}] -edges {1 2 3} -edge_shift {0.000000 -2.693603 -5.387205} [get_pins {u_pll_1/u_gpll.CLKOUT0}] -add


IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME           | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | CP_DIFFOUT_DYN_EN     | CP_DIFFIN_DYN_EN     | DIFFOUT_EN0     | DIFFOUT_EN1     | IN_MAG     | HYS     | DYN_TERM     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tmds_clk_n         | output            | R17     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_clk_p         | output            | R16     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_n[0]     | output            | T15     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_n[1]     | output            | K15     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_n[2]     | output            | R15     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_p[0]     | output            | T14     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_p[1]     | output            | J14     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_p[2]     | output            | P14     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| sys_clk            | input             | P3      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| CLKOUT0             | u_pll_0/u_gpll      | clkbufg_0         | ntclkbufg_0     | 334        
| CLKOUT0             | u_pll_1/u_gpll      | clkbufg_1         | ntclkbufg_1     | 16         
| CLKOUT1             | u_pll_0/u_gpll      | clkbufg_2         | ntclkbufg_2     | 14         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------------------------------------------------+
| Net_Name                           | Rst_Source_Inst                         | Fanout     
+--------------------------------------------------------------------------------------------+
| N6                                 | N6                                      | 14         
| sync_vg/N0                         | sync_vg/N0                              | 13         
| sync_vg/x_act[11:0]_or             | sync_vg/x_act[11:0]_or_inv              | 12         
| _$$_GND_$$_                        | _$$_GND_$$_                             | 10         
| sync_vg/N0_cpy_rnmt                | sync_vg/N0_cpy                          | 136        
| u_dvi_transmitter/reset            | u_dvi_transmitter/reset_syn/reset_2     | 45         
| u_dvi_transmitter/reset_syn/N0     | u_dvi_transmitter/reset_syn/N0          | 2          
+--------------------------------------------------------------------------------------------+


CE Signal:
+---------------------------------------------------------------+
| Net_Name               | CE_Source_Inst         | Fanout     
+---------------------------------------------------------------+
| sync_vg/N82            | sync_vg/N82_17         | 11         
| video_display/N658     | video_display/N658     | 16         
| _$$_VCC_$$_            | _$$_VCC_$$_            | 144        
| _$$_GND_$$_            | _$$_GND_$$_            | 48         
+---------------------------------------------------------------+


Other High Fanout Signal:
+---------------------------------------------------------------------------------------------------------+
| Net_Name                                    | Driver                                      | Fanout     
+---------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                 | clkbufg_0                                   | 334        
| sync_vg/N0_cpy_rnmt                         | sync_vg/N0_cpy                              | 137        
| video_display/rom_addr [0]                  | video_display/rom_addr[0]                   | 99         
| video_display/rom_addr [1]                  | video_display/rom_addr[1]                   | 98         
| video_display/rom_addr [9]                  | video_display/rom_addr[9]                   | 97         
| video_display/rom_addr [2]                  | video_display/rom_addr[2]                   | 97         
| video_display/rom_addr [3]                  | video_display/rom_addr[3]                   | 97         
| video_display/rom_addr [15]                 | video_display/rom_addr[15]                  | 97         
| video_display/rom_addr [14]                 | video_display/rom_addr[14]                  | 97         
| video_display/rom_addr [13]                 | video_display/rom_addr[13]                  | 97         
| video_display/rom_addr [12]                 | video_display/rom_addr[12]                  | 97         
| video_display/rom_addr [4]                  | video_display/rom_addr[4]                   | 97         
| video_display/rom_addr [10]                 | video_display/rom_addr[10]                  | 97         
| video_display/rom_addr [11]                 | video_display/rom_addr[11]                  | 97         
| video_display/rom_addr [8]                  | video_display/rom_addr[8]                   | 97         
| video_display/rom_addr [7]                  | video_display/rom_addr[7]                   | 97         
| video_display/rom_addr [6]                  | video_display/rom_addr[6]                   | 97         
| video_display/rom_addr [5]                  | video_display/rom_addr[5]                   | 97         
| act_y[2]                                    | sync_vg/y_act[2]                            | 75         
| act_y[3]                                    | sync_vg/y_act[3]                            | 73         
| act_y[4]                                    | sync_vg/y_act[4]                            | 73         
| act_y[1]                                    | sync_vg/y_act[1]                            | 71         
| act_y[0]                                    | sync_vg/y_act[0]                            | 65         
| video_display/_N2667                        | video_display/N209_18                       | 51         
| u_dvi_transmitter/encoder_b/de_reg          | u_dvi_transmitter/encoder_b/de_reg          | 46         
| act_x[0]                                    | sync_vg/x_act[0]                            | 46         
| u_dvi_transmitter/reset                     | u_dvi_transmitter/reset_syn/reset_2         | 45         
| act_x[6]                                    | sync_vg/x_act[6]                            | 42         
| _N3264_cpy                                  | N42_12_cpy                                  | 38         
| _N3265                                      | N42_13                                      | 31         
| act_x[3]                                    | sync_vg/x_act[3]                            | 27         
| video_display/N115                          | video_display/N115_1                        | 24         
| video_display/N89                           | video_display/N89_10                        | 24         
| u_dvi_transmitter/encoder_g/N202            | u_dvi_transmitter/encoder_g/N202            | 18         
| sync_vg/h_count [11]                        | sync_vg/h_count[11]                         | 18         
| u_dvi_transmitter/encoder_b/N202            | u_dvi_transmitter/encoder_b/N202            | 18         
| video_display/N658                          | video_display/N658                          | 16         
| ntclkbufg_1                                 | clkbufg_1                                   | 16         
| u_dvi_transmitter/encoder_b/decision2       | u_dvi_transmitter/encoder_b/N95             | 14         
| ntclkbufg_2                                 | clkbufg_2                                   | 14         
| sync_vg/_N2662                              | sync_vg/N45_mux2_6                          | 14         
| sync_vg/_N2622                              | sync_vg/N62_mux9                            | 14         
| N6                                          | N6                                          | 14         
| sync_vg/_N172                               | sync_vg/N70_mux5                            | 13         
| sync_vg/N0                                  | sync_vg/N0                                  | 13         
| u_dvi_transmitter/encoder_g/decision2       | u_dvi_transmitter/encoder_g/N95             | 13         
| u_dvi_transmitter/encoder_b/q_m_reg [8]     | u_dvi_transmitter/encoder_b/q_m_reg[8]      | 13         
| act_x[2]                                    | sync_vg/x_act[2]                            | 13         
| u_dvi_transmitter/encoder_r/decision2       | u_dvi_transmitter/encoder_r/N95             | 12         
| u_dvi_transmitter/encoder_g/q_m_reg [8]     | u_dvi_transmitter/encoder_g/q_m_reg[8]      | 12         
| sync_vg/_N24                                | sync_vg/N4_mux7                             | 12         
| u_dvi_transmitter/encoder_r/decision3       | u_dvi_transmitter/encoder_r/N101            | 12         
| sync_vg/x_act[11:0]_or                      | sync_vg/x_act[11:0]_or_inv                  | 12         
| u_dvi_transmitter/encoder_r/q_m_reg [8]     | u_dvi_transmitter/encoder_r/q_m_reg[8]      | 11         
| sync_vg/h_count [6]                         | sync_vg/h_count[6]                          | 11         
| sync_vg/N82                                 | sync_vg/N82_17                              | 11         
| u_dvi_transmitter/encoder_r/n0q_m [1]       | u_dvi_transmitter/encoder_r/n0q_m[1]        | 10         
| u_dvi_transmitter/encoder_g/n1q_m [1]       | u_dvi_transmitter/encoder_g/n1q_m[1]        | 10         
| u_dvi_transmitter/encoder_b/n0q_m [1]       | u_dvi_transmitter/encoder_b/n0q_m[1]        | 10         
| u_dvi_transmitter/encoder_g/n0q_m [1]       | u_dvi_transmitter/encoder_g/n0q_m[1]        | 10         
| u_dvi_transmitter/encoder_b/c0_reg          | u_dvi_transmitter/encoder_b/c0_reg          | 10         
| sync_vg/v_count [0]                         | sync_vg/v_count[0]                          | 10         
| sync_vg/h_count [7]                         | sync_vg/h_count[7]                          | 10         
| u_dvi_transmitter/encoder_b/n1q_m [1]       | u_dvi_transmitter/encoder_b/n1q_m[1]        | 10         
| u_dvi_transmitter/encoder_r/n1q_m [1]       | u_dvi_transmitter/encoder_r/n1q_m[1]        | 10         
| u_dvi_transmitter/encoder_g/n1q_m [2]       | u_dvi_transmitter/encoder_g/n1q_m[2]        | 9          
| u_dvi_transmitter/encoder_b/q_m [6]         | u_dvi_transmitter/encoder_b/N51             | 9          
| u_dvi_transmitter/encoder_r/n1q_m [2]       | u_dvi_transmitter/encoder_r/n1q_m[2]        | 9          
| u_dvi_transmitter/encoder_b/n1q_m [2]       | u_dvi_transmitter/encoder_b/n1q_m[2]        | 9          
| u_dvi_transmitter/encoder_r/q_m [6]         | u_dvi_transmitter/encoder_r/N51             | 9          
| u_dvi_transmitter/encoder_r/n1q_m [3]       | u_dvi_transmitter/encoder_r/n1q_m[3]        | 8          
| u_dvi_transmitter/encoder_b/n0q_m [3]       | u_dvi_transmitter/encoder_b/n0q_m[3]        | 8          
| u_dvi_transmitter/encoder_b/n1q_m [3]       | u_dvi_transmitter/encoder_b/n1q_m[3]        | 8          
| sync_vg/v_count [1]                         | sync_vg/v_count[1]                          | 8          
| act_x[7]                                    | sync_vg/x_act[7]                            | 8          
| _N3262_cpy                                  | N42_10_cpy                                  | 8          
| u_dvi_transmitter/encoder_b/q_m [7]         | u_dvi_transmitter/encoder_b/N56_2           | 8          
| u_dvi_transmitter/encoder_g/n0q_m [3]       | u_dvi_transmitter/encoder_g/n0q_m[3]        | 8          
| u_dvi_transmitter/encoder_g/q_m [6]         | u_dvi_transmitter/encoder_g/N51             | 8          
| u_dvi_transmitter/encoder_g/din_q [0]       | u_dvi_transmitter/encoder_g/din_q[0]        | 8          
| u_dvi_transmitter/encoder_r/q_m [7]         | u_dvi_transmitter/encoder_r/N56_2           | 8          
| u_dvi_transmitter/encoder_r/din_q [0]       | u_dvi_transmitter/encoder_r/din_q[0]        | 8          
| u_dvi_transmitter/encoder_r/n0q_m [3]       | u_dvi_transmitter/encoder_r/n0q_m[3]        | 8          
| u_dvi_transmitter/encoder_g/n1q_m [3]       | u_dvi_transmitter/encoder_g/n1q_m[3]        | 8          
| act_y[8]                                    | sync_vg/y_act[8]                            | 8          
| sync_vg/v_count [5]                         | sync_vg/v_count[5]                          | 8          
| u_dvi_transmitter/encoder_b/din_q [0]       | u_dvi_transmitter/encoder_b/din_q[0]        | 8          
| act_y[9]                                    | sync_vg/y_act[9]                            | 8          
| act_y[10]                                   | sync_vg/y_act[10]                           | 7          
| u_dvi_transmitter/encoder_r/n0q_m [2]       | u_dvi_transmitter/encoder_r/n0q_m[2]        | 7          
| _N3263                                      | N42_11                                      | 7          
| u_dvi_transmitter/encoder_r/cnt [1]         | u_dvi_transmitter/encoder_r/cnt[1]          | 7          
| u_dvi_transmitter/encoder_g/n0q_m [2]       | u_dvi_transmitter/encoder_g/n0q_m[2]        | 7          
| u_dvi_transmitter/encoder_b/n0q_m [2]       | u_dvi_transmitter/encoder_b/n0q_m[2]        | 7          
| u_dvi_transmitter/encoder_r/cnt [0]         | u_dvi_transmitter/encoder_r/cnt[0]          | 7          
| u_dvi_transmitter/encoder_b/N255 [0]        | u_dvi_transmitter/encoder_b/N51             | 7          
| u_dvi_transmitter/encoder_r/N252 [0]        | u_dvi_transmitter/encoder_r/N56_2           | 7          
| video_display/_N862                         | video_display/N132_mux9                     | 7          
| u_dvi_transmitter/encoder_b/N252 [0]        | u_dvi_transmitter/encoder_b/N56_2           | 7          
| u_dvi_transmitter/encoder_g/N252 [0]        | u_dvi_transmitter/encoder_g/N252_sum0_3     | 7          
+---------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 244      | 35600         | 1                  
| LUT                   | 487      | 17800         | 3                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 48       | 55            | 88                 
| IO                    | 9        | 150           | 6                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 3        | 32            | 10                 
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 2        | 3             | 67                 
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.31 sec.


Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                       
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/13_HDMI_picture_char_add/project/synthesize/hdmi_picture_char_add_syn.adf     
| Output     | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/13_HDMI_picture_char_add/project/device_map/hdmi_picture_char_add_map.adf     
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/13_HDMI_picture_char_add/project/device_map/hdmi_picture_char_add_dmr.prt     
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/13_HDMI_picture_char_add/project/device_map/hdmi_picture_char_add.dmr         
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/13_HDMI_picture_char_add/project/device_map/dmr.db                            
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 339 MB
Total CPU time to dev_map completion : 0h:0m:8s
Process Total CPU time to dev_map completion : 0h:0m:8s
Total real time to dev_map completion : 0h:0m:10s
