===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2855 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2501 ( 12.2%)    0.2501 ( 19.5%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2144 ( 10.4%)    0.2144 ( 16.7%)    Parse modules
    0.0321 (  1.6%)    0.0321 (  2.5%)    Verify circuit
    1.6926 ( 82.4%)    0.9249 ( 72.0%)  'firrtl.circuit' Pipeline
    0.0301 (  1.5%)    0.0301 (  2.3%)    LowerFIRRTLAnnotations
    0.1630 (  7.9%)    0.0893 (  6.9%)    'firrtl.module' Pipeline
    0.0630 (  3.1%)    0.0350 (  2.7%)      DropName
    0.1000 (  4.9%)    0.0543 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0082 (  0.4%)    0.0045 (  0.4%)    'firrtl.module' Pipeline
    0.0082 (  0.4%)    0.0045 (  0.4%)      LowerCHIRRTLPass
    0.0121 (  0.6%)    0.0121 (  0.9%)    InferWidths
    0.0305 (  1.5%)    0.0305 (  2.4%)    MemToRegOfVec
    0.0519 (  2.5%)    0.0519 (  4.0%)    InferResets
    0.0046 (  0.2%)    0.0046 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0085 (  0.4%)    0.0085 (  0.7%)    WireDFT
    0.1211 (  5.9%)    0.1211 (  9.4%)    LowerFIRRTLTypes
    0.0628 (  3.1%)    0.0347 (  2.7%)    'firrtl.module' Pipeline
    0.0610 (  3.0%)    0.0338 (  2.6%)      ExpandWhens
    0.0017 (  0.1%)    0.0010 (  0.1%)      SFCCompat
    0.0145 (  0.7%)    0.0145 (  1.1%)    CheckCombCycles
    0.0045 (  0.2%)    0.0045 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.5336 ( 26.0%)    0.2976 ( 23.1%)    'firrtl.module' Pipeline
    0.5064 ( 24.7%)    0.2826 ( 22.0%)      Canonicalizer
    0.0272 (  1.3%)    0.0149 (  1.2%)      InferReadWrite
    0.0112 (  0.5%)    0.0112 (  0.9%)    PrefixModules
    0.0036 (  0.2%)    0.0036 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0186 (  0.9%)    0.0186 (  1.4%)    Inliner
    0.0268 (  1.3%)    0.0268 (  2.1%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.0%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0093 (  0.5%)    0.0093 (  0.7%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1135 (  5.5%)    0.1135 (  8.8%)    'firrtl.module' Pipeline
    0.0075 (  0.4%)    0.0075 (  0.6%)      DropName
    0.1059 (  5.2%)    0.1059 (  8.2%)      Canonicalizer
    0.0130 (  0.6%)    0.0130 (  1.0%)    IMDeadCodeElim
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0285 (  1.4%)    0.0285 (  2.2%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0145 (  0.7%)    0.0145 (  1.1%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0352 (  1.7%)    0.0352 (  2.7%)  'hw.module' Pipeline
    0.0097 (  0.5%)    0.0097 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0169 (  0.8%)    0.0169 (  1.3%)    Canonicalizer
    0.0064 (  0.3%)    0.0064 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0021 (  0.1%)    0.0021 (  0.2%)    HWCleanup
    0.0038 (  0.2%)    0.0038 (  0.3%)  'hw.module' Pipeline
    0.0001 (  0.0%)    0.0001 (  0.0%)    HWLegalizeModules
    0.0037 (  0.2%)    0.0037 (  0.3%)    PrettifyVerilog
    0.0029 (  0.1%)    0.0029 (  0.2%)  StripDebugInfoWithPred
    0.0235 (  1.1%)    0.0235 (  1.8%)  ExportVerilog
    0.0010 (  0.0%)    0.0010 (  0.1%)  Rest
    2.0532 (100.0%)    1.2855 (100.0%)  Total

{
  totalTime: 1.295,
  maxMemory: 70205440
}
