{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556628598028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556628598036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 15:49:57 2019 " "Processing started: Tue Apr 30 15:49:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556628598036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628598036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628598036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556628598780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556628598780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle " "Found entity 1: multicycle" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT " "Found entity 1: SHIFT" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_b.v 1 1 " "Found 1 design units, including 1 entities, in source file register_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_B " "Found entity 1: register_B" {  } { { "register_B.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/register_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_a.v 1 1 " "Found 1 design units, including 1 entities, in source file register_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_A " "Found entity 1: register_A" {  } { { "register_A.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/register_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux_2.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle_tb " "Found entity 1: multicycle_tb" {  } { { "multicycle_tb.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608254 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "INST_REG.v(7) " "Verilog HDL warning at INST_REG.v(7): extended using \"x\" or \"z\"" {  } { { "INST_REG.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/INST_REG.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556628608262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 INST_REG " "Found entity 1: INST_REG" {  } { { "INST_REG.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/INST_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 INST_MEM " "Found entity 1: INST_MEM" {  } { { "INST_MEM.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/INST_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idm.v 1 1 " "Found 1 design units, including 1 entities, in source file idm.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDM " "Found entity 1: IDM" {  } { { "IDM.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/IDM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608274 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EXTEND.v(13) " "Verilog HDL warning at EXTEND.v(13): extended using \"x\" or \"z\"" {  } { { "EXTEND.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/EXTEND.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556628608282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXTEND " "Found entity 1: EXTEND" {  } { { "EXTEND.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/EXTEND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608282 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DEC.v(25) " "Verilog HDL warning at DEC.v(25): extended using \"x\" or \"z\"" {  } { { "DEC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DEC.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556628608286 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DEC.v(62) " "Verilog HDL warning at DEC.v(62): extended using \"x\" or \"z\"" {  } { { "DEC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DEC.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556628608286 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DEC.v(68) " "Verilog HDL warning at DEC.v(68): extended using \"x\" or \"z\"" {  } { { "DEC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DEC.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556628608286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec.v 1 1 " "Found 1 design units, including 1 entities, in source file dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEC " "Found entity 1: DEC" {  } { { "DEC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DEC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_embedding.v 1 1 " "Found 1 design units, including 1 entities, in source file de0nano_embedding.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0nano_embedding " "Found entity 1: de0nano_embedding" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608298 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DATA_REG.v(7) " "Verilog HDL warning at DATA_REG.v(7): extended using \"x\" or \"z\"" {  } { { "DATA_REG.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DATA_REG.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556628608302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file data_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_REG " "Found entity 1: DATA_REG" {  } { { "DATA_REG.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DATA_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEM " "Found entity 1: DATA_MEM" {  } { { "DATA_MEM.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DATA_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant.v 1 1 " "Found 1 design units, including 1 entities, in source file constant.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONSTANT " "Found entity 1: CONSTANT" {  } { { "CONSTANT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/CONSTANT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608326 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ALU.v(13) " "Verilog HDL Declaration warning at ALU.v(13): \"bit\" is SystemVerilog-2005 keyword" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1556628608330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file flag_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 FLAG_REG " "Found entity 1: FLAG_REG" {  } { { "FLAG_REG.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/FLAG_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556628608338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 REG_FILE.v(25) " "Verilog HDL Implicit Net warning at REG_FILE.v(25): created implicit net for \"R1\"" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608342 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4 REG_FILE.v(28) " "Verilog HDL Implicit Net warning at REG_FILE.v(28): created implicit net for \"R4\"" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608342 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5 REG_FILE.v(29) " "Verilog HDL Implicit Net warning at REG_FILE.v(29): created implicit net for \"R5\"" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608342 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6 REG_FILE.v(30) " "Verilog HDL Implicit Net warning at REG_FILE.v(30): created implicit net for \"R6\"" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608342 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_15 REG_FILE.v(31) " "Verilog HDL Implicit Net warning at REG_FILE.v(31): created implicit net for \"R_15\"" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0nano_embedding " "Elaborating entity \"de0nano_embedding\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556628608410 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de0nano_embedding.v(63) " "Output port \"DRAM_ADDR\" at de0nano_embedding.v(63) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556628608418 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de0nano_embedding.v(64) " "Output port \"DRAM_BA\" at de0nano_embedding.v(64) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556628608418 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM de0nano_embedding.v(70) " "Output port \"DRAM_DQM\" at de0nano_embedding.v(70) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556628608422 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de0nano_embedding.v(65) " "Output port \"DRAM_CAS_N\" at de0nano_embedding.v(65) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556628608422 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de0nano_embedding.v(66) " "Output port \"DRAM_CKE\" at de0nano_embedding.v(66) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556628608422 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de0nano_embedding.v(67) " "Output port \"DRAM_CLK\" at de0nano_embedding.v(67) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556628608422 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de0nano_embedding.v(68) " "Output port \"DRAM_CS_N\" at de0nano_embedding.v(68) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556628608422 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de0nano_embedding.v(71) " "Output port \"DRAM_RAS_N\" at de0nano_embedding.v(71) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556628608422 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de0nano_embedding.v(72) " "Output port \"DRAM_WE_N\" at de0nano_embedding.v(72) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556628608422 "|de0nano_embedding"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicycle multicycle:my_multicycle " "Elaborating entity \"multicycle\" for hierarchy \"multicycle:my_multicycle\"" {  } { { "de0nano_embedding.v" "my_multicycle" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLAG_REG multicycle:my_multicycle\|FLAG_REG:inst11111 " "Elaborating entity \"FLAG_REG\" for hierarchy \"multicycle:my_multicycle\|FLAG_REG:inst11111\"" {  } { { "multicycle.bdf" "inst11111" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { -96 2864 2992 16 "inst11111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU multicycle:my_multicycle\|ALU:inst2 " "Elaborating entity \"ALU\" for hierarchy \"multicycle:my_multicycle\|ALU:inst2\"" {  } { { "multicycle.bdf" "inst2" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 288 2768 2968 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608514 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negative_output ALU.v(10) " "Verilog HDL or VHDL warning at ALU.v(10): object \"negative_output\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit ALU.v(13) " "Verilog HDL or VHDL warning at ALU.v(13): object \"bit\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(25) " "Verilog HDL assignment warning at ALU.v(25): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ALU.v(40) " "Verilog HDL assignment warning at ALU.v(40): truncated value with size 32 to match size of target (9)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(41) " "Verilog HDL assignment warning at ALU.v(41): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(59) " "Verilog HDL assignment warning at ALU.v(59): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(72) " "Verilog HDL assignment warning at ALU.v(72): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(85) " "Verilog HDL assignment warning at ALU.v(85): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(98) " "Verilog HDL assignment warning at ALU.v(98): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(111) " "Verilog HDL assignment warning at ALU.v(111): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "co ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable \"co\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ovf ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable \"ovf\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable \"n\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n ALU.v(21) " "Inferred latch for \"n\" at ALU.v(21)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z ALU.v(21) " "Inferred latch for \"z\" at ALU.v(21)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ovf ALU.v(21) " "Inferred latch for \"ovf\" at ALU.v(21)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "co ALU.v(21) " "Inferred latch for \"co\" at ALU.v(21)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608518 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 multicycle:my_multicycle\|mux2:inst15 " "Elaborating entity \"mux2\" for hierarchy \"multicycle:my_multicycle\|mux2:inst15\"" {  } { { "multicycle.bdf" "inst15" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 256 2480 2680 368 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit multicycle:my_multicycle\|control_unit:inst12 " "Elaborating entity \"control_unit\" for hierarchy \"multicycle:my_multicycle\|control_unit:inst12\"" {  } { { "multicycle.bdf" "inst12" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { -320 1096 1296 -48 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608526 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(127) " "Verilog HDL Always Construct warning at control_unit.v(127): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608526 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(134) " "Verilog HDL Always Construct warning at control_unit.v(134): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608526 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(142) " "Verilog HDL Always Construct warning at control_unit.v(142): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608526 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(144) " "Verilog HDL Always Construct warning at control_unit.v(144): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608526 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(155) " "Verilog HDL Always Construct warning at control_unit.v(155): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608526 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(158) " "Verilog HDL Always Construct warning at control_unit.v(158): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608526 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(163) " "Verilog HDL Always Construct warning at control_unit.v(163): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608526 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608526 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(174) " "Verilog HDL Always Construct warning at control_unit.v(174): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608526 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(226) " "Verilog HDL Always Construct warning at control_unit.v(226): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(230) " "Verilog HDL Always Construct warning at control_unit.v(230): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(245) " "Verilog HDL Always Construct warning at control_unit.v(245): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(249) " "Verilog HDL Always Construct warning at control_unit.v(249): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 249 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(253) " "Verilog HDL Always Construct warning at control_unit.v(253): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(257) " "Verilog HDL Always Construct warning at control_unit.v(257): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(261) " "Verilog HDL Always Construct warning at control_unit.v(261): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(265) " "Verilog HDL Always Construct warning at control_unit.v(265): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(269) " "Verilog HDL Always Construct warning at control_unit.v(269): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(273) " "Verilog HDL Always Construct warning at control_unit.v(273): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(315) " "Verilog HDL Always Construct warning at control_unit.v(315): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(323) " "Verilog HDL Always Construct warning at control_unit.v(323): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 323 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(331) " "Verilog HDL Always Construct warning at control_unit.v(331): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 331 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(339) " "Verilog HDL Always Construct warning at control_unit.v(339): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z control_unit.v(341) " "Verilog HDL Always Construct warning at control_unit.v(341): variable \"Z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(357) " "Verilog HDL Always Construct warning at control_unit.v(357): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 357 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z control_unit.v(359) " "Verilog HDL Always Construct warning at control_unit.v(359): variable \"Z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 359 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(374) " "Verilog HDL Always Construct warning at control_unit.v(374): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 374 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C control_unit.v(376) " "Verilog HDL Always Construct warning at control_unit.v(376): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 376 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(391) " "Verilog HDL Always Construct warning at control_unit.v(391): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 391 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C control_unit.v(393) " "Verilog HDL Always Construct warning at control_unit.v(393): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 393 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(419) " "Verilog HDL Always Construct warning at control_unit.v(419): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 419 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(425) " "Verilog HDL Always Construct warning at control_unit.v(425): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 425 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(431) " "Verilog HDL Always Construct warning at control_unit.v(431): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 431 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(437) " "Verilog HDL Always Construct warning at control_unit.v(437): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 437 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(443) " "Verilog HDL Always Construct warning at control_unit.v(443): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 443 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(94) " "Verilog HDL Case Statement warning at control_unit.v(94): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state control_unit.v(72) " "Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IDMSrc control_unit.v(72) " "Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable \"IDMSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUCtrl control_unit.v(72) " "Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable \"ALUCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BSrc control_unit.v(72) " "Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable \"BSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ASrc1 control_unit.v(72) " "Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable \"ASrc1\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite control_unit.v(72) " "Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRegen control_unit.v(72) " "Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable \"IRegen\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegSrc control_unit.v(72) " "Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable \"RegSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IDMWrite control_unit.v(72) " "Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable \"IDMWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCen control_unit.v(72) " "Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable \"PCen\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Shift control_unit.v(72) " "Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable \"Shift\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ASrc0 control_unit.v(72) " "Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable \"ASrc0\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FlgWrite control_unit.v(72) " "Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable \"FlgWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608530 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FlgWrite control_unit.v(94) " "Inferred latch for \"FlgWrite\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASrc0 control_unit.v(94) " "Inferred latch for \"ASrc0\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shift\[0\] control_unit.v(94) " "Inferred latch for \"Shift\[0\]\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shift\[1\] control_unit.v(94) " "Inferred latch for \"Shift\[1\]\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shift\[2\] control_unit.v(94) " "Inferred latch for \"Shift\[2\]\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCen control_unit.v(94) " "Inferred latch for \"PCen\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IDMWrite control_unit.v(94) " "Inferred latch for \"IDMWrite\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[0\] control_unit.v(94) " "Inferred latch for \"RegSrc\[0\]\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[1\] control_unit.v(94) " "Inferred latch for \"RegSrc\[1\]\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRegen control_unit.v(94) " "Inferred latch for \"IRegen\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite control_unit.v(94) " "Inferred latch for \"RegWrite\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASrc1 control_unit.v(94) " "Inferred latch for \"ASrc1\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSrc\[0\] control_unit.v(94) " "Inferred latch for \"BSrc\[0\]\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSrc\[1\] control_unit.v(94) " "Inferred latch for \"BSrc\[1\]\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[0\] control_unit.v(94) " "Inferred latch for \"ALUCtrl\[0\]\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[1\] control_unit.v(94) " "Inferred latch for \"ALUCtrl\[1\]\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[2\] control_unit.v(94) " "Inferred latch for \"ALUCtrl\[2\]\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IDMSrc control_unit.v(94) " "Inferred latch for \"IDMSrc\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] control_unit.v(94) " "Inferred latch for \"next_state\[0\]\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] control_unit.v(94) " "Inferred latch for \"next_state\[1\]\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] control_unit.v(94) " "Inferred latch for \"next_state\[2\]\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] control_unit.v(94) " "Inferred latch for \"next_state\[3\]\" at control_unit.v(94)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608534 "|de0nano_embedding|multicycle:my_multicycle|control_unit:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST_REG multicycle:my_multicycle\|INST_REG:inst5 " "Elaborating entity \"INST_REG\" for hierarchy \"multicycle:my_multicycle\|INST_REG:inst5\"" {  } { { "multicycle.bdf" "inst5" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 176 920 1088 288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDM multicycle:my_multicycle\|IDM:inst4 " "Elaborating entity \"IDM\" for hierarchy \"multicycle:my_multicycle\|IDM:inst4\"" {  } { { "multicycle.bdf" "inst4" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 192 680 856 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC multicycle:my_multicycle\|PC:inst000 " "Elaborating entity \"PC\" for hierarchy \"multicycle:my_multicycle\|PC:inst000\"" {  } { { "multicycle.bdf" "inst000" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 192 40 280 304 "inst000" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 multicycle:my_multicycle\|mux4:inst18 " "Elaborating entity \"mux4\" for hierarchy \"multicycle:my_multicycle\|mux4:inst18\"" {  } { { "multicycle.bdf" "inst18" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 304 3288 3480 448 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_REG multicycle:my_multicycle\|DATA_REG:inst17 " "Elaborating entity \"DATA_REG\" for hierarchy \"multicycle:my_multicycle\|DATA_REG:inst17\"" {  } { { "multicycle.bdf" "inst17" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 304 3048 3208 416 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE multicycle:my_multicycle\|REG_FILE:inst11 " "Elaborating entity \"REG_FILE\" for hierarchy \"multicycle:my_multicycle\|REG_FILE:inst11\"" {  } { { "multicycle.bdf" "inst11" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 192 1312 1504 368 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608582 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1 REG_FILE.v(25) " "Verilog HDL or VHDL warning at REG_FILE.v(25): object \"R1\" assigned a value but never read" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556628608582 "|de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4 REG_FILE.v(28) " "Verilog HDL or VHDL warning at REG_FILE.v(28): object \"R4\" assigned a value but never read" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556628608582 "|de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5 REG_FILE.v(29) " "Verilog HDL or VHDL warning at REG_FILE.v(29): object \"R5\" assigned a value but never read" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556628608582 "|de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R6 REG_FILE.v(30) " "Verilog HDL or VHDL warning at REG_FILE.v(30): object \"R6\" assigned a value but never read" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556628608582 "|de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_15 REG_FILE.v(31) " "Verilog HDL or VHDL warning at REG_FILE.v(31): object \"R_15\" assigned a value but never read" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556628608582 "|de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "RF REG_FILE.v(10) " "Verilog HDL warning at REG_FILE.v(10): initial value for variable RF should be constant" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1556628608582 "|de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 REG_FILE.v(25) " "Verilog HDL assignment warning at REG_FILE.v(25): truncated value with size 8 to match size of target (1)" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556628608586 "|de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 REG_FILE.v(28) " "Verilog HDL assignment warning at REG_FILE.v(28): truncated value with size 8 to match size of target (1)" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556628608586 "|de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 REG_FILE.v(29) " "Verilog HDL assignment warning at REG_FILE.v(29): truncated value with size 8 to match size of target (1)" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556628608586 "|de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 REG_FILE.v(30) " "Verilog HDL assignment warning at REG_FILE.v(30): truncated value with size 8 to match size of target (1)" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556628608586 "|de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 REG_FILE.v(31) " "Verilog HDL assignment warning at REG_FILE.v(31): truncated value with size 8 to match size of target (1)" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556628608586 "|de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT multicycle:my_multicycle\|SHIFT:inst9 " "Elaborating entity \"SHIFT\" for hierarchy \"multicycle:my_multicycle\|SHIFT:inst9\"" {  } { { "multicycle.bdf" "inst9" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 160 1912 2088 240 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608602 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out SHIFT.v(9) " "Verilog HDL Always Construct warning at SHIFT.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556628608602 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] SHIFT.v(12) " "Inferred latch for \"out\[0\]\" at SHIFT.v(12)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608602 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] SHIFT.v(12) " "Inferred latch for \"out\[1\]\" at SHIFT.v(12)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608602 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] SHIFT.v(12) " "Inferred latch for \"out\[2\]\" at SHIFT.v(12)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608602 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] SHIFT.v(12) " "Inferred latch for \"out\[3\]\" at SHIFT.v(12)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608602 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] SHIFT.v(12) " "Inferred latch for \"out\[4\]\" at SHIFT.v(12)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608602 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] SHIFT.v(12) " "Inferred latch for \"out\[5\]\" at SHIFT.v(12)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608602 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] SHIFT.v(12) " "Inferred latch for \"out\[6\]\" at SHIFT.v(12)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608602 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] SHIFT.v(12) " "Inferred latch for \"out\[7\]\" at SHIFT.v(12)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628608602 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTANT multicycle:my_multicycle\|CONSTANT:inst8 " "Elaborating entity \"CONSTANT\" for hierarchy \"multicycle:my_multicycle\|CONSTANT:inst8\"" {  } { { "multicycle.bdf" "inst8" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 416 2264 2424 496 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628608606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONSTANT.v(5) " "Verilog HDL assignment warning at CONSTANT.v(5): truncated value with size 32 to match size of target (8)" {  } { { "CONSTANT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/CONSTANT.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556628608606 "|fullmulti|multicycle:inst|CONSTANT:inst8"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "multicycle:my_multicycle\|IDM:inst4\|data " "RAM logic \"multicycle:my_multicycle\|IDM:inst4\|data\" is uninferred due to asynchronous read logic" {  } { { "IDM.v" "data" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/IDM.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556628608974 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1556628608974 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/db/de0nano_embedding.ram0_IDM_12343.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/db/de0nano_embedding.ram0_IDM_12343.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1556628609098 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556628609602 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1556628609602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|BSrc\[0\] " "Latch multicycle:my_multicycle\|control_unit:inst12\|BSrc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[1\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|SHIFT:inst9\|out\[0\] " "Latch multicycle:my_multicycle\|SHIFT:inst9\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|ASrc0 " "Latch multicycle:my_multicycle\|control_unit:inst12\|ASrc0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|ASrc1 " "Latch multicycle:my_multicycle\|control_unit:inst12\|ASrc1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[1\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|ALUCtrl\[1\] " "Latch multicycle:my_multicycle\|control_unit:inst12\|ALUCtrl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|ALUCtrl\[2\] " "Latch multicycle:my_multicycle\|control_unit:inst12\|ALUCtrl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|ALUCtrl\[0\] " "Latch multicycle:my_multicycle\|control_unit:inst12\|ALUCtrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|RegSrc\[1\] " "Latch multicycle:my_multicycle\|control_unit:inst12\|RegSrc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|RegSrc\[0\] " "Latch multicycle:my_multicycle\|control_unit:inst12\|RegSrc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|RegWrite " "Latch multicycle:my_multicycle\|control_unit:inst12\|RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[1\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|SHIFT:inst9\|out\[1\] " "Latch multicycle:my_multicycle\|SHIFT:inst9\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|SHIFT:inst9\|out\[2\] " "Latch multicycle:my_multicycle\|SHIFT:inst9\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|SHIFT:inst9\|out\[3\] " "Latch multicycle:my_multicycle\|SHIFT:inst9\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|SHIFT:inst9\|out\[4\] " "Latch multicycle:my_multicycle\|SHIFT:inst9\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|SHIFT:inst9\|out\[5\] " "Latch multicycle:my_multicycle\|SHIFT:inst9\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|SHIFT:inst9\|out\[6\] " "Latch multicycle:my_multicycle\|SHIFT:inst9\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|SHIFT:inst9\|out\[7\] " "Latch multicycle:my_multicycle\|SHIFT:inst9\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\] " "Latch multicycle:my_multicycle\|control_unit:inst12\|Shift\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[1\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|Shift\[1\] " "Latch multicycle:my_multicycle\|control_unit:inst12\|Shift\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[1\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|Shift\[0\] " "Latch multicycle:my_multicycle\|control_unit:inst12\|Shift\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[1\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|PCen " "Latch multicycle:my_multicycle\|control_unit:inst12\|PCen has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|IDMSrc " "Latch multicycle:my_multicycle\|control_unit:inst12\|IDMSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[1\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|IRegen " "Latch multicycle:my_multicycle\|control_unit:inst12\|IRegen has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|next_state\[1\] " "Latch multicycle:my_multicycle\|control_unit:inst12\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|next_state\[2\] " "Latch multicycle:my_multicycle\|control_unit:inst12\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|next_state\[3\] " "Latch multicycle:my_multicycle\|control_unit:inst12\|next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|next_state\[0\] " "Latch multicycle:my_multicycle\|control_unit:inst12\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|IDMWrite " "Latch multicycle:my_multicycle\|control_unit:inst12\|IDMWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609610 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|ALU:inst2\|z " "Latch multicycle:my_multicycle\|ALU:inst2\|z has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|ALUCtrl\[2\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|ALUCtrl\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609614 ""}  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|control_unit:inst12\|FlgWrite " "Latch multicycle:my_multicycle\|control_unit:inst12\|FlgWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|state\[1\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609614 ""}  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle:my_multicycle\|ALU:inst2\|co " "Latch multicycle:my_multicycle\|ALU:inst2\|co has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle:my_multicycle\|control_unit:inst12\|ALUCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle\|control_unit:inst12\|ALUCtrl\[1\]" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556628609614 ""}  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556628609614 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556628610090 "|de0nano_embedding|DRAM_WE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556628610090 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556628610190 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.map.smsg " "Generated suppressed messages file C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628611318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556628611542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556628611542 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556628611766 "|de0nano_embedding|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556628611766 "|de0nano_embedding|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556628611766 "|de0nano_embedding|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556628611766 "|de0nano_embedding|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556628611766 "|de0nano_embedding|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556628611766 "|de0nano_embedding|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556628611766 "|de0nano_embedding|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556628611766 "|de0nano_embedding|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556628611766 "|de0nano_embedding|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556628611766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1754 " "Implemented 1754 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556628611770 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556628611770 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "84 " "Implemented 84 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1556628611770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1628 " "Implemented 1628 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556628611770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556628611770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 274 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 274 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556628611798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 15:50:11 2019 " "Processing ended: Tue Apr 30 15:50:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556628611798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556628611798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556628611798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556628611798 ""}
