{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1744382776707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744382776707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 11 11:46:16 2025 " "Processing started: Fri Apr 11 11:46:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744382776707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1744382776707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CALEBE_PC-V1 -c CALEBE_PC-V1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CALEBE_PC-V1 -c CALEBE_PC-V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1744382776707 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1744382777173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/registers/registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/registers/registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registradores " "Found entity 1: Registradores" {  } { { "PROCESSOR_MODULES/REGISTERS/Registradores.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/REGISTERS/Registradores.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/pc/signalextend.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/pc/signalextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend " "Found entity 1: SignalExtend" {  } { { "PROCESSOR_MODULES/PC/SignalExtend.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/PC/SignalExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/pc/shiftleft2.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/pc/shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "PROCESSOR_MODULES/PC/ShiftLeft2.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/PC/ShiftLeft2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/pc/adder32.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/pc/adder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32 " "Found entity 1: Adder32" {  } { { "PROCESSOR_MODULES/PC/Adder32.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/PC/Adder32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/pc/add4.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/pc/add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add4 " "Found entity 1: Add4" {  } { { "PROCESSOR_MODULES/PC/Add4.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/PC/Add4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/mux/regmux.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/mux/regmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 regMUX " "Found entity 1: regMUX" {  } { { "PROCESSOR_MODULES/MUX/regMUX.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MUX/regMUX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/mux/memmux.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/mux/memmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 memMUX " "Found entity 1: memMUX" {  } { { "PROCESSOR_MODULES/MUX/memMUX.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MUX/memMUX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/mux/incondjmux.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/mux/incondjmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 inconJMUX " "Found entity 1: inconJMUX" {  } { { "PROCESSOR_MODULES/MUX/incondJMUX.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MUX/incondJMUX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/mux/beqpcmux.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/mux/beqpcmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 beqPcMUX " "Found entity 1: beqPcMUX" {  } { { "PROCESSOR_MODULES/MUX/beqPcMUX.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MUX/beqPcMUX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/mux/alumux.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/mux/alumux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUMUX " "Found entity 1: ALUMUX" {  } { { "PROCESSOR_MODULES/MUX/ALUMUX.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MUX/ALUMUX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/main/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/main/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/instructionmemory/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/instructionmemory/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "PROCESSOR_MODULES/INSTRUCTIONMEMORY/InstructionMemory.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/INSTRUCTIONMEMORY/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "PROCESSOR_MODULES/DATAMEMORY/DataMemory.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/DATAMEMORY/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calebe_pc_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file calebe_pc_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CALEBE_PC_V1 " "Found entity 1: CALEBE_PC_V1" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "PROCESSOR_MODULES/CONTROL/Control.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/CONTROL/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/alu/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/alu/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "PROCESSOR_MODULES/ALU/ALUControl.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/ALU/ALUControl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "PROCESSOR_MODULES/ALU/ALU.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_module/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_module/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_CONTROLLER " "Found entity 1: LCD_CONTROLLER" {  } { { "LCD_MODULE/LCD_CONTROLLER.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/LCD_MODULE/LCD_CONTROLLER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744382777269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744382777269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CALEBE_PC_V1 " "Elaborating entity \"CALEBE_PC_V1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1744382777306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:CALEBEPC " "Elaborating entity \"Processor\" for hierarchy \"Processor:CALEBEPC\"" {  } { { "CALEBE_PC_V1.v" "CALEBEPC" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Processor:CALEBEPC\|InstructionMemory:instMem0 " "Elaborating entity \"InstructionMemory\" for hierarchy \"Processor:CALEBEPC\|InstructionMemory:instMem0\"" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "instMem0" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777313 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory\[255..36\] 0 InstructionMemory.v(8) " "Net \"memory\[255..36\]\" at InstructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "PROCESSOR_MODULES/INSTRUCTIONMEMORY/InstructionMemory.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/INSTRUCTIONMEMORY/InstructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1744382777322 "|CALEBE_PC_V1|Processor:CALEBEPC|InstructionMemory:instMem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add4 Processor:CALEBEPC\|Add4:ADD4_0 " "Elaborating entity \"Add4\" for hierarchy \"Processor:CALEBEPC\|Add4:ADD4_0\"" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "ADD4_0" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Processor:CALEBEPC\|Control:ControlUnit " "Elaborating entity \"Control\" for hierarchy \"Processor:CALEBEPC\|Control:ControlUnit\"" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "ControlUnit" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMUX Processor:CALEBEPC\|regMUX:mux0 " "Elaborating entity \"regMUX\" for hierarchy \"Processor:CALEBEPC\|regMUX:mux0\"" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "mux0" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores Processor:CALEBEPC\|Registradores:regBank " "Elaborating entity \"Registradores\" for hierarchy \"Processor:CALEBEPC\|Registradores:regBank\"" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "regBank" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl Processor:CALEBEPC\|ALUControl:ALUControlUnit " "Elaborating entity \"ALUControl\" for hierarchy \"Processor:CALEBEPC\|ALUControl:ALUControlUnit\"" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "ALUControlUnit" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777339 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUControl.v(20) " "Verilog HDL Case Statement warning at ALUControl.v(20): incomplete case statement has no default case item" {  } { { "PROCESSOR_MODULES/ALU/ALUControl.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/ALU/ALUControl.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1744382777341 "|CALEBE_PC_V1|Processor:CALEBEPC|ALUControl:ALUControlUnit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUControl.v(15) " "Verilog HDL Case Statement warning at ALUControl.v(15): incomplete case statement has no default case item" {  } { { "PROCESSOR_MODULES/ALU/ALUControl.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/ALU/ALUControl.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1744382777341 "|CALEBE_PC_V1|Processor:CALEBEPC|ALUControl:ALUControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "funcaoIntermediaria ALUControl.v(15) " "Verilog HDL Always Construct warning at ALUControl.v(15): inferring latch(es) for variable \"funcaoIntermediaria\", which holds its previous value in one or more paths through the always construct" {  } { { "PROCESSOR_MODULES/ALU/ALUControl.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/ALU/ALUControl.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1744382777341 "|CALEBE_PC_V1|Processor:CALEBEPC|ALUControl:ALUControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funcaoIntermediaria\[0\] ALUControl.v(15) " "Inferred latch for \"funcaoIntermediaria\[0\]\" at ALUControl.v(15)" {  } { { "PROCESSOR_MODULES/ALU/ALUControl.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/ALU/ALUControl.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744382777341 "|CALEBE_PC_V1|Processor:CALEBEPC|ALUControl:ALUControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funcaoIntermediaria\[1\] ALUControl.v(15) " "Inferred latch for \"funcaoIntermediaria\[1\]\" at ALUControl.v(15)" {  } { { "PROCESSOR_MODULES/ALU/ALUControl.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/ALU/ALUControl.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744382777341 "|CALEBE_PC_V1|Processor:CALEBEPC|ALUControl:ALUControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funcaoIntermediaria\[2\] ALUControl.v(15) " "Inferred latch for \"funcaoIntermediaria\[2\]\" at ALUControl.v(15)" {  } { { "PROCESSOR_MODULES/ALU/ALUControl.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/ALU/ALUControl.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744382777341 "|CALEBE_PC_V1|Processor:CALEBEPC|ALUControl:ALUControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funcaoIntermediaria\[3\] ALUControl.v(15) " "Inferred latch for \"funcaoIntermediaria\[3\]\" at ALUControl.v(15)" {  } { { "PROCESSOR_MODULES/ALU/ALUControl.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/ALU/ALUControl.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744382777341 "|CALEBE_PC_V1|Processor:CALEBEPC|ALUControl:ALUControlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalExtend Processor:CALEBEPC\|SignalExtend:sigExt0 " "Elaborating entity \"SignalExtend\" for hierarchy \"Processor:CALEBEPC\|SignalExtend:sigExt0\"" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "sigExt0" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUMUX Processor:CALEBEPC\|ALUMUX:mux1 " "Elaborating entity \"ALUMUX\" for hierarchy \"Processor:CALEBEPC\|ALUMUX:mux1\"" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "mux1" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:CALEBEPC\|ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"Processor:CALEBEPC\|ALU:ALU0\"" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "ALU0" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 Processor:CALEBEPC\|ShiftLeft2:shift0 " "Elaborating entity \"ShiftLeft2\" for hierarchy \"Processor:CALEBEPC\|ShiftLeft2:shift0\"" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "shift0" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32 Processor:CALEBEPC\|Adder32:adder32_0 " "Elaborating entity \"Adder32\" for hierarchy \"Processor:CALEBEPC\|Adder32:adder32_0\"" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "adder32_0" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beqPcMUX Processor:CALEBEPC\|beqPcMUX:mux2 " "Elaborating entity \"beqPcMUX\" for hierarchy \"Processor:CALEBEPC\|beqPcMUX:mux2\"" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "mux2" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Processor:CALEBEPC\|DataMemory:RAM " "Elaborating entity \"DataMemory\" for hierarchy \"Processor:CALEBEPC\|DataMemory:RAM\"" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "RAM" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memMUX Processor:CALEBEPC\|memMUX:mux3 " "Elaborating entity \"memMUX\" for hierarchy \"Processor:CALEBEPC\|memMUX:mux3\"" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "mux3" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inconJMUX Processor:CALEBEPC\|inconJMUX:mux4 " "Elaborating entity \"inconJMUX\" for hierarchy \"Processor:CALEBEPC\|inconJMUX:mux4\"" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "mux4" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CONTROLLER LCD_CONTROLLER:LCD " "Elaborating entity \"LCD_CONTROLLER\" for hierarchy \"LCD_CONTROLLER:LCD\"" {  } { { "CALEBE_PC_V1.v" "LCD" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777368 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E_sync LCD_CONTROLLER.v(45) " "Verilog HDL or VHDL warning at LCD_CONTROLLER.v(45): object \"E_sync\" assigned a value but never read" {  } { { "LCD_MODULE/LCD_CONTROLLER.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/LCD_MODULE/LCD_CONTROLLER.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1744382777369 "|CALEBE_PC_V1|LCD_CONTROLLER:LCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD_CONTROLLER.v(72) " "Verilog HDL assignment warning at LCD_CONTROLLER.v(72): truncated value with size 32 to match size of target (8)" {  } { { "LCD_MODULE/LCD_CONTROLLER.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/LCD_MODULE/LCD_CONTROLLER.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1744382777369 "|CALEBE_PC_V1|LCD_CONTROLLER:LCD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regLCD_ON LCD_CONTROLLER.v(69) " "Verilog HDL Always Construct warning at LCD_CONTROLLER.v(69): inferring latch(es) for variable \"regLCD_ON\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_MODULE/LCD_CONTROLLER.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/LCD_MODULE/LCD_CONTROLLER.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1744382777370 "|CALEBE_PC_V1|LCD_CONTROLLER:LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLCD_ON LCD_CONTROLLER.v(69) " "Inferred latch for \"regLCD_ON\" at LCD_CONTROLLER.v(69)" {  } { { "LCD_MODULE/LCD_CONTROLLER.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/LCD_MODULE/LCD_CONTROLLER.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744382777370 "|CALEBE_PC_V1|LCD_CONTROLLER:LCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:seg7_0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:seg7_0\"" {  } { { "CALEBE_PC_V1.v" "seg7_0" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744382777371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:CALEBEPC\|ALUControl:ALUControlUnit\|funcaoIntermediaria\[2\] " "Latch Processor:CALEBEPC\|ALUControl:ALUControlUnit\|funcaoIntermediaria\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:CALEBEPC\|PC\[9\] " "Ports D and ENA on the latch are fed by the same signal Processor:CALEBEPC\|PC\[9\]" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 221 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744382778918 ""}  } { { "PROCESSOR_MODULES/ALU/ALUControl.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/ALU/ALUControl.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744382778918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:CALEBEPC\|ALUControl:ALUControlUnit\|funcaoIntermediaria\[0\] " "Latch Processor:CALEBEPC\|ALUControl:ALUControlUnit\|funcaoIntermediaria\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:CALEBEPC\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal Processor:CALEBEPC\|PC\[8\]" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 221 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744382778918 ""}  } { { "PROCESSOR_MODULES/ALU/ALUControl.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/ALU/ALUControl.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744382778918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:CALEBEPC\|ALUControl:ALUControlUnit\|funcaoIntermediaria\[1\] " "Latch Processor:CALEBEPC\|ALUControl:ALUControlUnit\|funcaoIntermediaria\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:CALEBEPC\|PC\[9\] " "Ports D and ENA on the latch are fed by the same signal Processor:CALEBEPC\|PC\[9\]" {  } { { "PROCESSOR_MODULES/MAIN/Processor.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/MAIN/Processor.v" 221 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744382778918 ""}  } { { "PROCESSOR_MODULES/ALU/ALUControl.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/PROCESSOR_MODULES/ALU/ALUControl.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744382778918 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LCD_MODULE/LCD_CONTROLLER.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/LCD_MODULE/LCD_CONTROLLER.v" 82 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1744382778923 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1744382778923 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744382779267 "|CALEBE_PC_V1|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744382779267 "|CALEBE_PC_V1|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744382779267 "|CALEBE_PC_V1|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744382779267 "|CALEBE_PC_V1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744382779267 "|CALEBE_PC_V1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744382779267 "|CALEBE_PC_V1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744382779267 "|CALEBE_PC_V1|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744382779267 "|CALEBE_PC_V1|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744382779267 "|CALEBE_PC_V1|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744382779267 "|CALEBE_PC_V1|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744382779267 "|CALEBE_PC_V1|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744382779267 "|CALEBE_PC_V1|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744382779267 "|CALEBE_PC_V1|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1744382779267 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "179 " "179 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1744382780204 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1744382780439 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744382780439 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744382780555 "|CALEBE_PC_V1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744382780555 "|CALEBE_PC_V1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744382780555 "|CALEBE_PC_V1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744382780555 "|CALEBE_PC_V1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744382780555 "|CALEBE_PC_V1|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744382780555 "|CALEBE_PC_V1|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744382780555 "|CALEBE_PC_V1|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744382780555 "|CALEBE_PC_V1|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744382780555 "|CALEBE_PC_V1|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744382780555 "|CALEBE_PC_V1|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744382780555 "|CALEBE_PC_V1|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "CALEBE_PC_V1.v" "" { Text "C:/Users/yckso/OneDrive/Documentos/GitHub/Arquitetura/Projetos/CalebePC-v1/CALEBE_PC_V1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744382780555 "|CALEBE_PC_V1|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1744382780555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1182 " "Implemented 1182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1744382780556 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1744382780556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1095 " "Implemented 1095 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1744382780556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1744382780556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744382780592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 11 11:46:20 2025 " "Processing ended: Fri Apr 11 11:46:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744382780592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744382780592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744382780592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744382780592 ""}
