+====================+===================+==========================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                      |
+====================+===================+==========================================================+
| ap_clk             | ap_clk            | u_nn_accelerator/u_sum_signed_q0/reduce_layer39_reg[4]/D |
| ap_clk             | ap_clk            | u_nn_accelerator/u_sum_signed_q0/reduce_layer39_reg[5]/D |
| ap_clk             | ap_clk            | u_nn_accelerator/u_sum_signed_q0/reduce_layer39_reg[3]/D |
| ap_clk             | ap_clk            | u_nn_accelerator/u_sum_signed_q0/reduce_layer39_reg[2]/D |
| ap_clk             | ap_clk            | u_nn_accelerator/u_sum_signed_q0/reduce_layer39_reg[1]/D |
| ap_clk             | ap_clk            | u_nn_accelerator/u_sum_signed_q0/reduce_layer39_reg[0]/D |
+--------------------+-------------------+----------------------------------------------------------+
