Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Jan  3 01:34:38 2019
| Host         : coelhopc running 64-bit Ubuntu 18.10
| Command      : report_timing_summary -max_paths 10 -file fpga_basicIO_timing_summary_routed.rpt -pb fpga_basicIO_timing_summary_routed.pb -rpx fpga_basicIO_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_basicIO
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: inst_clkdiv/cnt_reg[16]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: inst_clkdiv/cnt_reg[23]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.308        0.000                      0                  545        0.122        0.000                      0                  545        8.750        0.000                       0                   290  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.308        0.000                      0                  545        0.122        0.000                      0                  545        8.750        0.000                       0                   290  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.372ns  (logic 14.042ns (72.485%)  route 5.330ns (27.515%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.605     5.126    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.580 r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           0.865     8.444    inst_circuit/inst_datapath/feature_comparator_1/douta[0]
    SLICE_X52Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.568 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.568    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.081 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     9.081    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.198 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.198    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.315    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.651 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3/O[0]
                         net (fo=16, routed)          0.794    10.446    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3_n_7
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[22]_P[9])
                                                      4.012    14.458 r  inst_circuit/inst_datapath/feature_comparator_1/sqr_diff/P[9]
                         net (fo=1, routed)           0.920    15.378    inst_circuit/inst_datapath/feature_comparator_1_n_22
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      2.016    17.394 r  inst_circuit/inst_datapath/plusOp/PCOUT[47]
                         net (fo=1, routed)           0.002    17.396    inst_circuit/inst_datapath/plusOp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.109 r  inst_circuit/inst_datapath/plusOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.111    inst_circuit/inst_datapath/plusOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.629 r  inst_circuit/inst_datapath/plusOp__1/P[0]
                         net (fo=15, routed)          1.180    21.809    inst_circuit/inst_datapath/inst_sorted_registers/P[0]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    21.933 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8/O
                         net (fo=1, routed)           0.000    21.933    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.465 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry/CO[3]
                         net (fo=1, routed)           0.000    22.465    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.579 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.579    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.693 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.693    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.807 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__2/CO[3]
                         net (fo=35, routed)          0.850    23.657    inst_circuit/inst_datapath/inst_sorted_registers/r3_comparator
    SLICE_X53Y38         LUT2 (Prop_lut2_I0_O)        0.124    23.781 r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference[31]_i_1/O
                         net (fo=34, routed)          0.718    24.498    inst_circuit/inst_datapath/inst_sorted_registers/r3_enable
    SLICE_X55Y33         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.445    24.786    inst_circuit/inst_datapath/inst_sorted_registers/clk_IBUF_BUFG
    SLICE_X55Y33         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[4]/C
                         clock pessimism              0.260    25.046    
                         clock uncertainty           -0.035    25.011    
    SLICE_X55Y33         FDSE (Setup_fdse_C_CE)      -0.205    24.806    inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[4]
  -------------------------------------------------------------------
                         required time                         24.806    
                         arrival time                         -24.498    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.372ns  (logic 14.042ns (72.485%)  route 5.330ns (27.515%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.605     5.126    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.580 r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           0.865     8.444    inst_circuit/inst_datapath/feature_comparator_1/douta[0]
    SLICE_X52Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.568 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.568    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.081 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     9.081    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.198 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.198    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.315    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.651 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3/O[0]
                         net (fo=16, routed)          0.794    10.446    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3_n_7
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[22]_P[9])
                                                      4.012    14.458 r  inst_circuit/inst_datapath/feature_comparator_1/sqr_diff/P[9]
                         net (fo=1, routed)           0.920    15.378    inst_circuit/inst_datapath/feature_comparator_1_n_22
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      2.016    17.394 r  inst_circuit/inst_datapath/plusOp/PCOUT[47]
                         net (fo=1, routed)           0.002    17.396    inst_circuit/inst_datapath/plusOp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.109 r  inst_circuit/inst_datapath/plusOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.111    inst_circuit/inst_datapath/plusOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.629 r  inst_circuit/inst_datapath/plusOp__1/P[0]
                         net (fo=15, routed)          1.180    21.809    inst_circuit/inst_datapath/inst_sorted_registers/P[0]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    21.933 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8/O
                         net (fo=1, routed)           0.000    21.933    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.465 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry/CO[3]
                         net (fo=1, routed)           0.000    22.465    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.579 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.579    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.693 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.693    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.807 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__2/CO[3]
                         net (fo=35, routed)          0.850    23.657    inst_circuit/inst_datapath/inst_sorted_registers/r3_comparator
    SLICE_X53Y38         LUT2 (Prop_lut2_I0_O)        0.124    23.781 r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference[31]_i_1/O
                         net (fo=34, routed)          0.718    24.498    inst_circuit/inst_datapath/inst_sorted_registers/r3_enable
    SLICE_X55Y33         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.445    24.786    inst_circuit/inst_datapath/inst_sorted_registers/clk_IBUF_BUFG
    SLICE_X55Y33         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[5]/C
                         clock pessimism              0.260    25.046    
                         clock uncertainty           -0.035    25.011    
    SLICE_X55Y33         FDSE (Setup_fdse_C_CE)      -0.205    24.806    inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[5]
  -------------------------------------------------------------------
                         required time                         24.806    
                         arrival time                         -24.498    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.372ns  (logic 14.042ns (72.485%)  route 5.330ns (27.515%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.605     5.126    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.580 r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           0.865     8.444    inst_circuit/inst_datapath/feature_comparator_1/douta[0]
    SLICE_X52Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.568 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.568    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.081 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     9.081    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.198 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.198    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.315    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.651 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3/O[0]
                         net (fo=16, routed)          0.794    10.446    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3_n_7
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[22]_P[9])
                                                      4.012    14.458 r  inst_circuit/inst_datapath/feature_comparator_1/sqr_diff/P[9]
                         net (fo=1, routed)           0.920    15.378    inst_circuit/inst_datapath/feature_comparator_1_n_22
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      2.016    17.394 r  inst_circuit/inst_datapath/plusOp/PCOUT[47]
                         net (fo=1, routed)           0.002    17.396    inst_circuit/inst_datapath/plusOp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.109 r  inst_circuit/inst_datapath/plusOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.111    inst_circuit/inst_datapath/plusOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.629 r  inst_circuit/inst_datapath/plusOp__1/P[0]
                         net (fo=15, routed)          1.180    21.809    inst_circuit/inst_datapath/inst_sorted_registers/P[0]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    21.933 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8/O
                         net (fo=1, routed)           0.000    21.933    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.465 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry/CO[3]
                         net (fo=1, routed)           0.000    22.465    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.579 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.579    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.693 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.693    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.807 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__2/CO[3]
                         net (fo=35, routed)          0.850    23.657    inst_circuit/inst_datapath/inst_sorted_registers/r3_comparator
    SLICE_X53Y38         LUT2 (Prop_lut2_I0_O)        0.124    23.781 r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference[31]_i_1/O
                         net (fo=34, routed)          0.718    24.498    inst_circuit/inst_datapath/inst_sorted_registers/r3_enable
    SLICE_X55Y33         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.445    24.786    inst_circuit/inst_datapath/inst_sorted_registers/clk_IBUF_BUFG
    SLICE_X55Y33         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[8]/C
                         clock pessimism              0.260    25.046    
                         clock uncertainty           -0.035    25.011    
    SLICE_X55Y33         FDSE (Setup_fdse_C_CE)      -0.205    24.806    inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[8]
  -------------------------------------------------------------------
                         required time                         24.806    
                         arrival time                         -24.498    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.372ns  (logic 14.042ns (72.485%)  route 5.330ns (27.515%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.605     5.126    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.580 r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           0.865     8.444    inst_circuit/inst_datapath/feature_comparator_1/douta[0]
    SLICE_X52Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.568 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.568    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.081 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     9.081    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.198 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.198    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.315    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.651 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3/O[0]
                         net (fo=16, routed)          0.794    10.446    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3_n_7
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[22]_P[9])
                                                      4.012    14.458 r  inst_circuit/inst_datapath/feature_comparator_1/sqr_diff/P[9]
                         net (fo=1, routed)           0.920    15.378    inst_circuit/inst_datapath/feature_comparator_1_n_22
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      2.016    17.394 r  inst_circuit/inst_datapath/plusOp/PCOUT[47]
                         net (fo=1, routed)           0.002    17.396    inst_circuit/inst_datapath/plusOp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.109 r  inst_circuit/inst_datapath/plusOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.111    inst_circuit/inst_datapath/plusOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.629 r  inst_circuit/inst_datapath/plusOp__1/P[0]
                         net (fo=15, routed)          1.180    21.809    inst_circuit/inst_datapath/inst_sorted_registers/P[0]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    21.933 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8/O
                         net (fo=1, routed)           0.000    21.933    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.465 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry/CO[3]
                         net (fo=1, routed)           0.000    22.465    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.579 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.579    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.693 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.693    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.807 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__2/CO[3]
                         net (fo=35, routed)          0.850    23.657    inst_circuit/inst_datapath/inst_sorted_registers/r3_comparator
    SLICE_X53Y38         LUT2 (Prop_lut2_I0_O)        0.124    23.781 r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference[31]_i_1/O
                         net (fo=34, routed)          0.718    24.498    inst_circuit/inst_datapath/inst_sorted_registers/r3_enable
    SLICE_X55Y33         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.445    24.786    inst_circuit/inst_datapath/inst_sorted_registers/clk_IBUF_BUFG
    SLICE_X55Y33         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[9]/C
                         clock pessimism              0.260    25.046    
                         clock uncertainty           -0.035    25.011    
    SLICE_X55Y33         FDSE (Setup_fdse_C_CE)      -0.205    24.806    inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[9]
  -------------------------------------------------------------------
                         required time                         24.806    
                         arrival time                         -24.498    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 14.042ns (72.658%)  route 5.284ns (27.342%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.605     5.126    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.580 r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           0.865     8.444    inst_circuit/inst_datapath/feature_comparator_1/douta[0]
    SLICE_X52Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.568 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.568    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.081 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     9.081    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.198 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.198    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.315    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.651 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3/O[0]
                         net (fo=16, routed)          0.794    10.446    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3_n_7
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[22]_P[9])
                                                      4.012    14.458 r  inst_circuit/inst_datapath/feature_comparator_1/sqr_diff/P[9]
                         net (fo=1, routed)           0.920    15.378    inst_circuit/inst_datapath/feature_comparator_1_n_22
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      2.016    17.394 r  inst_circuit/inst_datapath/plusOp/PCOUT[47]
                         net (fo=1, routed)           0.002    17.396    inst_circuit/inst_datapath/plusOp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.109 r  inst_circuit/inst_datapath/plusOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.111    inst_circuit/inst_datapath/plusOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.629 r  inst_circuit/inst_datapath/plusOp__1/P[0]
                         net (fo=15, routed)          1.180    21.809    inst_circuit/inst_datapath/inst_sorted_registers/P[0]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    21.933 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8/O
                         net (fo=1, routed)           0.000    21.933    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.465 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry/CO[3]
                         net (fo=1, routed)           0.000    22.465    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.579 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.579    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.693 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.693    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.807 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__2/CO[3]
                         net (fo=35, routed)          0.850    23.657    inst_circuit/inst_datapath/inst_sorted_registers/r3_comparator
    SLICE_X53Y38         LUT2 (Prop_lut2_I0_O)        0.124    23.781 r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference[31]_i_1/O
                         net (fo=34, routed)          0.671    24.452    inst_circuit/inst_datapath/inst_sorted_registers/r3_enable
    SLICE_X55Y36         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.447    24.788    inst_circuit/inst_datapath/inst_sorted_registers/clk_IBUF_BUFG
    SLICE_X55Y36         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[10]/C
                         clock pessimism              0.260    25.048    
                         clock uncertainty           -0.035    25.013    
    SLICE_X55Y36         FDSE (Setup_fdse_C_CE)      -0.205    24.808    inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[10]
  -------------------------------------------------------------------
                         required time                         24.808    
                         arrival time                         -24.452    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 14.042ns (72.658%)  route 5.284ns (27.342%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.605     5.126    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.580 r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           0.865     8.444    inst_circuit/inst_datapath/feature_comparator_1/douta[0]
    SLICE_X52Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.568 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.568    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.081 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     9.081    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.198 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.198    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.315    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.651 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3/O[0]
                         net (fo=16, routed)          0.794    10.446    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3_n_7
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[22]_P[9])
                                                      4.012    14.458 r  inst_circuit/inst_datapath/feature_comparator_1/sqr_diff/P[9]
                         net (fo=1, routed)           0.920    15.378    inst_circuit/inst_datapath/feature_comparator_1_n_22
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      2.016    17.394 r  inst_circuit/inst_datapath/plusOp/PCOUT[47]
                         net (fo=1, routed)           0.002    17.396    inst_circuit/inst_datapath/plusOp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.109 r  inst_circuit/inst_datapath/plusOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.111    inst_circuit/inst_datapath/plusOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.629 r  inst_circuit/inst_datapath/plusOp__1/P[0]
                         net (fo=15, routed)          1.180    21.809    inst_circuit/inst_datapath/inst_sorted_registers/P[0]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    21.933 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8/O
                         net (fo=1, routed)           0.000    21.933    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.465 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry/CO[3]
                         net (fo=1, routed)           0.000    22.465    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.579 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.579    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.693 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.693    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.807 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__2/CO[3]
                         net (fo=35, routed)          0.850    23.657    inst_circuit/inst_datapath/inst_sorted_registers/r3_comparator
    SLICE_X53Y38         LUT2 (Prop_lut2_I0_O)        0.124    23.781 r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference[31]_i_1/O
                         net (fo=34, routed)          0.671    24.452    inst_circuit/inst_datapath/inst_sorted_registers/r3_enable
    SLICE_X55Y36         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.447    24.788    inst_circuit/inst_datapath/inst_sorted_registers/clk_IBUF_BUFG
    SLICE_X55Y36         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[12]/C
                         clock pessimism              0.260    25.048    
                         clock uncertainty           -0.035    25.013    
    SLICE_X55Y36         FDSE (Setup_fdse_C_CE)      -0.205    24.808    inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[12]
  -------------------------------------------------------------------
                         required time                         24.808    
                         arrival time                         -24.452    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 14.042ns (72.658%)  route 5.284ns (27.342%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.605     5.126    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.580 r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           0.865     8.444    inst_circuit/inst_datapath/feature_comparator_1/douta[0]
    SLICE_X52Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.568 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.568    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.081 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     9.081    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.198 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.198    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.315    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.651 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3/O[0]
                         net (fo=16, routed)          0.794    10.446    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3_n_7
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[22]_P[9])
                                                      4.012    14.458 r  inst_circuit/inst_datapath/feature_comparator_1/sqr_diff/P[9]
                         net (fo=1, routed)           0.920    15.378    inst_circuit/inst_datapath/feature_comparator_1_n_22
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      2.016    17.394 r  inst_circuit/inst_datapath/plusOp/PCOUT[47]
                         net (fo=1, routed)           0.002    17.396    inst_circuit/inst_datapath/plusOp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.109 r  inst_circuit/inst_datapath/plusOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.111    inst_circuit/inst_datapath/plusOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.629 r  inst_circuit/inst_datapath/plusOp__1/P[0]
                         net (fo=15, routed)          1.180    21.809    inst_circuit/inst_datapath/inst_sorted_registers/P[0]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    21.933 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8/O
                         net (fo=1, routed)           0.000    21.933    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.465 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry/CO[3]
                         net (fo=1, routed)           0.000    22.465    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.579 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.579    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.693 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.693    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.807 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__2/CO[3]
                         net (fo=35, routed)          0.850    23.657    inst_circuit/inst_datapath/inst_sorted_registers/r3_comparator
    SLICE_X53Y38         LUT2 (Prop_lut2_I0_O)        0.124    23.781 r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference[31]_i_1/O
                         net (fo=34, routed)          0.671    24.452    inst_circuit/inst_datapath/inst_sorted_registers/r3_enable
    SLICE_X55Y36         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.447    24.788    inst_circuit/inst_datapath/inst_sorted_registers/clk_IBUF_BUFG
    SLICE_X55Y36         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[16]/C
                         clock pessimism              0.260    25.048    
                         clock uncertainty           -0.035    25.013    
    SLICE_X55Y36         FDSE (Setup_fdse_C_CE)      -0.205    24.808    inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[16]
  -------------------------------------------------------------------
                         required time                         24.808    
                         arrival time                         -24.452    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 14.042ns (72.658%)  route 5.284ns (27.342%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.605     5.126    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.580 r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           0.865     8.444    inst_circuit/inst_datapath/feature_comparator_1/douta[0]
    SLICE_X52Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.568 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.568    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.081 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     9.081    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.198 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.198    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.315    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.651 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3/O[0]
                         net (fo=16, routed)          0.794    10.446    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3_n_7
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[22]_P[9])
                                                      4.012    14.458 r  inst_circuit/inst_datapath/feature_comparator_1/sqr_diff/P[9]
                         net (fo=1, routed)           0.920    15.378    inst_circuit/inst_datapath/feature_comparator_1_n_22
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      2.016    17.394 r  inst_circuit/inst_datapath/plusOp/PCOUT[47]
                         net (fo=1, routed)           0.002    17.396    inst_circuit/inst_datapath/plusOp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.109 r  inst_circuit/inst_datapath/plusOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.111    inst_circuit/inst_datapath/plusOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.629 r  inst_circuit/inst_datapath/plusOp__1/P[0]
                         net (fo=15, routed)          1.180    21.809    inst_circuit/inst_datapath/inst_sorted_registers/P[0]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    21.933 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8/O
                         net (fo=1, routed)           0.000    21.933    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.465 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry/CO[3]
                         net (fo=1, routed)           0.000    22.465    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.579 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.579    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.693 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.693    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.807 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__2/CO[3]
                         net (fo=35, routed)          0.850    23.657    inst_circuit/inst_datapath/inst_sorted_registers/r3_comparator
    SLICE_X53Y38         LUT2 (Prop_lut2_I0_O)        0.124    23.781 r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference[31]_i_1/O
                         net (fo=34, routed)          0.671    24.452    inst_circuit/inst_datapath/inst_sorted_registers/r3_enable
    SLICE_X55Y36         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.447    24.788    inst_circuit/inst_datapath/inst_sorted_registers/clk_IBUF_BUFG
    SLICE_X55Y36         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[18]/C
                         clock pessimism              0.260    25.048    
                         clock uncertainty           -0.035    25.013    
    SLICE_X55Y36         FDSE (Setup_fdse_C_CE)      -0.205    24.808    inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[18]
  -------------------------------------------------------------------
                         required time                         24.808    
                         arrival time                         -24.452    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[20]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 14.042ns (72.658%)  route 5.284ns (27.342%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.605     5.126    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.580 r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           0.865     8.444    inst_circuit/inst_datapath/feature_comparator_1/douta[0]
    SLICE_X52Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.568 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.568    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.081 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     9.081    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.198 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.198    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.315    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.651 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3/O[0]
                         net (fo=16, routed)          0.794    10.446    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3_n_7
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[22]_P[9])
                                                      4.012    14.458 r  inst_circuit/inst_datapath/feature_comparator_1/sqr_diff/P[9]
                         net (fo=1, routed)           0.920    15.378    inst_circuit/inst_datapath/feature_comparator_1_n_22
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      2.016    17.394 r  inst_circuit/inst_datapath/plusOp/PCOUT[47]
                         net (fo=1, routed)           0.002    17.396    inst_circuit/inst_datapath/plusOp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.109 r  inst_circuit/inst_datapath/plusOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.111    inst_circuit/inst_datapath/plusOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.629 r  inst_circuit/inst_datapath/plusOp__1/P[0]
                         net (fo=15, routed)          1.180    21.809    inst_circuit/inst_datapath/inst_sorted_registers/P[0]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    21.933 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8/O
                         net (fo=1, routed)           0.000    21.933    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.465 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry/CO[3]
                         net (fo=1, routed)           0.000    22.465    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.579 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.579    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.693 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.693    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.807 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__2/CO[3]
                         net (fo=35, routed)          0.850    23.657    inst_circuit/inst_datapath/inst_sorted_registers/r3_comparator
    SLICE_X53Y38         LUT2 (Prop_lut2_I0_O)        0.124    23.781 r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference[31]_i_1/O
                         net (fo=34, routed)          0.671    24.452    inst_circuit/inst_datapath/inst_sorted_registers/r3_enable
    SLICE_X55Y36         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.447    24.788    inst_circuit/inst_datapath/inst_sorted_registers/clk_IBUF_BUFG
    SLICE_X55Y36         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[20]/C
                         clock pessimism              0.260    25.048    
                         clock uncertainty           -0.035    25.013    
    SLICE_X55Y36         FDSE (Setup_fdse_C_CE)      -0.205    24.808    inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[20]
  -------------------------------------------------------------------
                         required time                         24.808    
                         arrival time                         -24.452    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 14.042ns (72.658%)  route 5.284ns (27.342%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.605     5.126    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.580 r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           0.865     8.444    inst_circuit/inst_datapath/feature_comparator_1/douta[0]
    SLICE_X52Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.568 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.568    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_i_4__1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.081 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     9.081    inst_circuit/inst_datapath/feature_comparator_1/diff_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.198 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.198    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__0_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.315    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__1_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.651 r  inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3/O[0]
                         net (fo=16, routed)          0.794    10.446    inst_circuit/inst_datapath/feature_comparator_1/diff_carry__3_n_7
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[22]_P[9])
                                                      4.012    14.458 r  inst_circuit/inst_datapath/feature_comparator_1/sqr_diff/P[9]
                         net (fo=1, routed)           0.920    15.378    inst_circuit/inst_datapath/feature_comparator_1_n_22
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      2.016    17.394 r  inst_circuit/inst_datapath/plusOp/PCOUT[47]
                         net (fo=1, routed)           0.002    17.396    inst_circuit/inst_datapath/plusOp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.109 r  inst_circuit/inst_datapath/plusOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.111    inst_circuit/inst_datapath/plusOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.629 r  inst_circuit/inst_datapath/plusOp__1/P[0]
                         net (fo=15, routed)          1.180    21.809    inst_circuit/inst_datapath/inst_sorted_registers/P[0]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    21.933 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8/O
                         net (fo=1, routed)           0.000    21.933    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_i_8_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.465 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry/CO[3]
                         net (fo=1, routed)           0.000    22.465    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.579 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.579    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.693 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.693    inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.807 r  inst_circuit/inst_datapath/inst_sorted_registers/ltOp__31_carry__2/CO[3]
                         net (fo=35, routed)          0.850    23.657    inst_circuit/inst_datapath/inst_sorted_registers/r3_comparator
    SLICE_X53Y38         LUT2 (Prop_lut2_I0_O)        0.124    23.781 r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference[31]_i_1/O
                         net (fo=34, routed)          0.671    24.452    inst_circuit/inst_datapath/inst_sorted_registers/r3_enable
    SLICE_X55Y36         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.447    24.788    inst_circuit/inst_datapath/inst_sorted_registers/clk_IBUF_BUFG
    SLICE_X55Y36         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[23]/C
                         clock pessimism              0.260    25.048    
                         clock uncertainty           -0.035    25.013    
    SLICE_X55Y36         FDSE (Setup_fdse_C_CE)      -0.205    24.808    inst_circuit/inst_datapath/inst_sorted_registers/r3_difference_reg[23]
  -------------------------------------------------------------------
                         required time                         24.808    
                         arrival time                         -24.452    
  -------------------------------------------------------------------
                         slack                                  0.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_circuit/inst_control/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.962%)  route 0.221ns (61.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.439    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X49Y27         FDRE                                         r  inst_circuit/inst_control/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  inst_circuit/inst_control/counter_reg[5]/Q
                         net (fo=11, routed)          0.221     1.801    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y5          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.866     1.994    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.496    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.679    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 inst_circuit/inst_control/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.962%)  route 0.221ns (61.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.439    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X49Y27         FDRE                                         r  inst_circuit/inst_control/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  inst_circuit/inst_control/counter_reg[5]/Q
                         net (fo=11, routed)          0.221     1.801    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y5          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.863     1.991    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.676    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 inst_circuit/inst_control/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.495%)  route 0.256ns (64.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.439    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  inst_circuit/inst_control/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  inst_circuit/inst_control/counter_reg[3]/Q
                         net (fo=15, routed)          0.256     1.836    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X1Y5          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.863     1.991    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.676    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_circuit/inst_control/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.497%)  route 0.321ns (69.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.439    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  inst_circuit/inst_control/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  inst_circuit/inst_control/counter_reg[3]/Q
                         net (fo=15, routed)          0.321     1.901    inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/A3
    SLICE_X46Y28         RAMS32                                       r  inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.822     1.949    inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/WCLK
    SLICE_X46Y28         RAMS32                                       r  inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X46Y28         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.711    inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_circuit/inst_control/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0__0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.497%)  route 0.321ns (69.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.439    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  inst_circuit/inst_control/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  inst_circuit/inst_control/counter_reg[3]/Q
                         net (fo=15, routed)          0.321     1.901    inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0__0/A3
    SLICE_X46Y28         RAMS32                                       r  inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0__0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.822     1.949    inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0__0/WCLK
    SLICE_X46Y28         RAMS32                                       r  inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0__0/SP/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X46Y28         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.711    inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 inst_circuit/inst_datapath/inst_sorted_registers/r1_difference_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_datapath/inst_sorted_registers/r2_difference_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.205%)  route 0.093ns (30.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.562     1.445    inst_circuit/inst_datapath/inst_sorted_registers/clk_IBUF_BUFG
    SLICE_X54Y35         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r1_difference_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDSE (Prop_fdse_C_Q)         0.164     1.609 r  inst_circuit/inst_datapath/inst_sorted_registers/r1_difference_reg[10]/Q
                         net (fo=3, routed)           0.093     1.702    inst_circuit/inst_datapath/inst_sorted_registers/r1_difference[10]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.045     1.747 r  inst_circuit/inst_datapath/inst_sorted_registers/r2_difference[10]_i_1/O
                         net (fo=1, routed)           0.000     1.747    inst_circuit/inst_datapath/inst_sorted_registers/r2_diff_entry[10]
    SLICE_X55Y35         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r2_difference_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.832     1.959    inst_circuit/inst_datapath/inst_sorted_registers/clk_IBUF_BUFG
    SLICE_X55Y35         FDSE                                         r  inst_circuit/inst_datapath/inst_sorted_registers/r2_difference_reg[10]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X55Y35         FDSE (Hold_fdse_C_D)         0.091     1.549    inst_circuit/inst_datapath/inst_sorted_registers/r2_difference_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 inst_circuit/inst_control/FSM_onehot_currstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_control/FSM_onehot_currstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.519%)  route 0.144ns (50.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.557     1.440    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  inst_circuit/inst_control/FSM_onehot_currstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  inst_circuit/inst_control/FSM_onehot_currstate_reg[3]/Q
                         net (fo=20, routed)          0.144     1.725    inst_circuit/inst_control/out[3]
    SLICE_X48Y27         FDRE                                         r  inst_circuit/inst_control/FSM_onehot_currstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.823     1.950    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  inst_circuit/inst_control/FSM_onehot_currstate_reg[4]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.066     1.518    inst_circuit/inst_control/FSM_onehot_currstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 inst_circuit/inst_control/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.084%)  route 0.313ns (68.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.439    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  inst_circuit/inst_control/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  inst_circuit/inst_control/counter_reg[6]/Q
                         net (fo=8, routed)           0.313     1.893    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y6          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.871     1.999    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.684    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 inst_circuit/inst_control/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.502%)  route 0.412ns (74.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.439    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X49Y27         FDRE                                         r  inst_circuit/inst_control/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  inst_circuit/inst_control/counter_reg[0]/Q
                         net (fo=18, routed)          0.412     1.992    inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/A0
    SLICE_X46Y28         RAMS32                                       r  inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.822     1.949    inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/WCLK
    SLICE_X46Y28         RAMS32                                       r  inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X46Y28         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.781    inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 inst_circuit/inst_control/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0__0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.502%)  route 0.412ns (74.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.439    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X49Y27         FDRE                                         r  inst_circuit/inst_control/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  inst_circuit/inst_control/counter_reg[0]/Q
                         net (fo=18, routed)          0.412     1.992    inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0__0/A0
    SLICE_X46Y28         RAMS32                                       r  inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0__0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.822     1.949    inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0__0/WCLK
    SLICE_X46Y28         RAMS32                                       r  inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0__0/SP/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X46Y28         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.781    inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6    inst_circuit/inst_train_features/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y30   inst_circuit/f1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y32   inst_circuit/f1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y32   inst_circuit/f1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y33   inst_circuit/f1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y33   inst_circuit/f1_reg[13]/C
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y30   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y30   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y29   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y29   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y30   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y30   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y28   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y28   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y29   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y29   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y28   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y28   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y30   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y30   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y29   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y29   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y28   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y28   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y30   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y30   inst_circuit/inst_train_classes/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0__0/SP/CLK



