
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002469                       # Number of seconds simulated
sim_ticks                                  2469334500                       # Number of ticks simulated
final_tick                                 2469334500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 244877                       # Simulator instruction rate (inst/s)
host_op_rate                                   375559                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              116777020                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652284                       # Number of bytes of host memory used
host_seconds                                    21.15                       # Real time elapsed on the host
sim_insts                                     5178095                       # Number of instructions simulated
sim_ops                                       7941464                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2469334500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           28160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           73472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              101632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        28160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          28160                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              440                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1148                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1588                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           11403882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           29753766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               41157648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      11403882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          11403882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          11403882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          29753766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              41157648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       440.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      1148.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 3481                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1588                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1588                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  101632                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   101632                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                145                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 81                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                130                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                193                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                172                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 61                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                  7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                11                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                46                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                84                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                95                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2469251000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1588                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1348                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      192                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       39                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          405                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     246.676543                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    137.555895                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    281.977154                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           243     60.00%     60.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           35      8.64%     68.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           20      4.94%     73.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           14      3.46%     77.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            4      0.99%     78.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           69     17.04%     95.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      0.74%     95.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      0.74%     96.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           14      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           405                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        28160                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        73472                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 11403882.301081527025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 29753765.640094529837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          440                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         1148                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     16199000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     64137250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36815.91                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     55868.68                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      50561250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 80336250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     7940000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      31839.58                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 50589.58                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         41.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      41.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.32                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.32                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1173                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  73.87                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1554943.95                       # Average gap between requests
system.mem_ctrl.pageHitRate                     73.87                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1892100                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    990495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  8175300                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          144440400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              40904340                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               6376800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        496112610                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        248978400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         169179060                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1117049505                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             452.368646                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2363018750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      10602500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       61100000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     626682750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    648373250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       34573000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   1088003000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1071000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    546480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3163020                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              15240660                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2945280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        153786000                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        118095360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         437968920                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               786290400                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             318.421988                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2428025750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5494500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       22620000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    1783455750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    307544250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       12951500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    337268500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2469334500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  313725                       # Number of BP lookups
system.cpu.branchPred.condPredicted            313725                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4634                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               275743                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   37918                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                130                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          275743                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             224089                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            51654                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          639                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2469334500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1948759                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      335925                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            74                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            40                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2469334500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2469334500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      548990                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           125                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2469334500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4938670                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              32289                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5356615                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      313725                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             262007                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4876663                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    9432                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           885                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    548905                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   272                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4914697                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.670249                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.693138                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   637496     12.97%     12.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   345636      7.03%     20.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3931565     80.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4914697                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.063524                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.084627                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   241339                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                576813                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3827862                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                263967                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   4716                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8092513                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15687                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   4716                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   386023                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   26346                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1371                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3946045                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                550196                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8075863                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  8540                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    24                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  54784                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 258857                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  94903                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents            11566                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            10788277                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              18213549                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         12783017                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            696897                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10606159                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   182118                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             19                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    334371                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1965230                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              337368                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            309913                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               71                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8059789                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 108                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7995257                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             11653                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          118432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       170651                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             99                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4914697                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.626806                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.651775                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              469085      9.54%      9.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              895967     18.23%     27.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3549645     72.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4914697                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       1      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  5104      1.04%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    250      0.05%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     55      0.01%      1.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   117      0.02%      1.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.03%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 478766     97.67%     98.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5732      1.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               285      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4547580     56.88%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               399229      4.99%     61.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    45      0.00%     61.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              548649      6.86%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6093      0.08%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               12215      0.15%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           90000      1.13%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           12000      0.15%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          90000      1.13%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1682139     21.04%     92.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              230859      2.89%     95.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          270064      3.38%     98.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         105430      1.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7995257                       # Type of FU issued
system.cpu.iq.rate                           1.618909                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      490168                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.061307                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           19127273                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7017078                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6848280                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2279759                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1161276                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1132434                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7343837                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1141303                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           403365                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        31836                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2284                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2950                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   4716                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4858                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5034                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8059897                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1259                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1965230                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               337368                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 47                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3937                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             25                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3982                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          812                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 4794                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7984106                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1948755                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             11151                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2284680                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   304641                       # Number of branches executed
system.cpu.iew.exec_stores                     335925                       # Number of stores executed
system.cpu.iew.exec_rate                     1.616651                       # Inst execution rate
system.cpu.iew.wb_sent                        7981471                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7980714                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6183586                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9826340                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.615964                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.629287                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          109675                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              4691                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4906171                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.618668                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.750172                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       801768     16.34%     16.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       267342      5.45%     21.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3837061     78.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4906171                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5178095                       # Number of instructions committed
system.cpu.commit.committedOps                7941464                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2267812                       # Number of memory references committed
system.cpu.commit.loads                       1933394                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     304020                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1126946                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7201934                       # Number of committed integer instructions.
system.cpu.commit.function_calls                36123                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          106      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4523513     56.96%     56.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          399028      5.02%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               43      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         540010      6.80%     68.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     68.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6070      0.08%     68.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     68.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          12214      0.15%     69.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     69.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd        90000      1.13%     70.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        12000      0.15%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult        90000      1.13%     71.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1663338     20.94%     92.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         229002      2.88%     95.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       270056      3.40%     98.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       105416      1.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7941464                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3837061                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      9120249                       # The number of ROB reads
system.cpu.rob.rob_writes                    16110805                       # The number of ROB writes
system.cpu.timesIdled                             267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5178095                       # Number of Instructions Simulated
system.cpu.committedOps                       7941464                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.953762                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.953762                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.048480                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.048480                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 12624552                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6712711                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    696832                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1027014                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1765393                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2912204                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2919325                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2469334500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.821794                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1879435                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6808                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            276.062720                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.821794                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7525740                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7525740                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2469334500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1539257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1539257                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       333370                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         333370                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1872627                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1872627                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1872627                       # number of overall hits
system.cpu.dcache.overall_hits::total         1872627                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6058                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6058                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1048                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         7106                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7106                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7106                       # number of overall misses
system.cpu.dcache.overall_misses::total          7106                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    129030500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    129030500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    112345500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    112345500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    241376000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    241376000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    241376000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    241376000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1545315                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1545315                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       334418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       334418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1879733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1879733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1879733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1879733                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003920                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003920                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003134                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003780                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003780                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003780                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003780                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21299.191152                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21299.191152                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 107199.904580                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 107199.904580                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33967.914439                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33967.914439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33967.914439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33967.914439                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          373                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         6479                       # number of writebacks
system.cpu.dcache.writebacks::total              6479                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          296                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          296                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          298                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          298                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          298                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          298                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5762                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5762                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1046                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1046                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         6808                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6808                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6808                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6808                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     75149500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     75149500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    111154000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    111154000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    186303500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    186303500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    186303500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    186303500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003622                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003622                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003622                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003622                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13042.259632                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13042.259632                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 106265.774379                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106265.774379                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27365.378966                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27365.378966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27365.378966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27365.378966                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6552                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2469334500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           250.621560                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              548794                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               464                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1182.745690                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   250.621560                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.978990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          209                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2196084                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2196084                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2469334500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       548330                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          548330                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       548330                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           548330                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       548330                       # number of overall hits
system.cpu.icache.overall_hits::total          548330                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          575                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           575                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          575                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            575                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          575                       # number of overall misses
system.cpu.icache.overall_misses::total           575                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45543999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45543999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     45543999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45543999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45543999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45543999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       548905                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       548905                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       548905                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       548905                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       548905                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       548905                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001048                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001048                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001048                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001048                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001048                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79206.954783                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79206.954783                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79206.954783                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79206.954783                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79206.954783                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79206.954783                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          110                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          465                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          465                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          465                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          465                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          465                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          465                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38351500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38351500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38351500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38351500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38351500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38351500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000847                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000847                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000847                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000847                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000847                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000847                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82476.344086                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82476.344086                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82476.344086                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82476.344086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82476.344086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82476.344086                       # average overall mshr miss latency
system.cpu.icache.replacements                    212                       # number of replacements
system.l2bus.snoop_filter.tot_requests          14037                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         6764                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2469334500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                6226                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          6479                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               285                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1046                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1046                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           6227                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1141                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        20168                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   21309                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       850368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   880064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               7273                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000137                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.011726                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     7272     99.99%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 7273                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             19976500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1160000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            17020499                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2469334500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1312.754804                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13751                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1588                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.659320                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   393.080889                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   919.673915                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.095967                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.224530                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.320497                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1588                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1430                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.387695                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               111604                       # Number of tag accesses
system.l2cache.tags.data_accesses              111604                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2469334500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         6479                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         6479                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           10                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               10                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst           24                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         5650                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5674                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst              24                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5660                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                5684                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             24                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5660                       # number of overall hits
system.l2cache.overall_hits::total               5684                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data         1036                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1036                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          441                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          112                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          553                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           441                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          1148                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1589                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          441                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         1148                       # number of overall misses
system.l2cache.overall_misses::total             1589                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    109482500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    109482500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     37413000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9986500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     47399500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     37413000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    119469000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    156882000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     37413000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    119469000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    156882000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         6479                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         6479                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1046                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1046                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          465                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         5762                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         6227                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          465                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         6808                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            7273                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          465                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         6808                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           7273                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.990440                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.990440                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.948387                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.019438                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.088807                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.948387                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.168625                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.218479                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.948387                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.168625                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.218479                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 105678.088803                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 105678.088803                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 84836.734694                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 89165.178571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85713.381555                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 84836.734694                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 104067.073171                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 98730.018880                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 84836.734694                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 104067.073171                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 98730.018880                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1036                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1036                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          441                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          553                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          441                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         1148                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1589                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          441                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         1148                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1589                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    107410500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    107410500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     36533000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9762500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     46295500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     36533000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    117173000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    153706000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     36533000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    117173000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    153706000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.990440                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.990440                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.948387                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.019438                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.088807                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.948387                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.168625                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.218479                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.948387                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.168625                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.218479                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 103678.088803                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 103678.088803                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 82841.269841                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87165.178571                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83716.998192                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 82841.269841                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 102067.073171                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 96731.277533                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 82841.269841                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 102067.073171                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 96731.277533                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1588                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   2469334500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 552                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               1036                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              1036                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            552                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         3176                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       101632                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1588                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1588    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1588                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               794000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             3970000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   2469334500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1312.756733                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1588                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1588                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   393.081423                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   919.675310                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.011996                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.028066                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.040062                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1588                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1430                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.048462                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                26996                       # Number of tag accesses
system.l3cache.tags.data_accesses               26996                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   2469334500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data         1036                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           1036                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          440                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          112                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          552                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           440                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          1148                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1588                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          440                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         1148                       # number of overall misses
system.l3cache.overall_misses::total             1588                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     98086500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     98086500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     32573000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      8754500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     41327500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     32573000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    106841000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    139414000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     32573000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    106841000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    139414000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data         1036                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         1036                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          440                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          112                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          552                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          440                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         1148                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1588                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          440                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         1148                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1588                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 94678.088803                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 94678.088803                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74029.545455                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 78165.178571                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 74868.659420                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74029.545455                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 93067.073171                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 87792.191436                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74029.545455                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 93067.073171                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 87792.191436                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data         1036                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         1036                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          440                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          552                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          440                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         1148                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1588                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          440                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         1148                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1588                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     96014500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     96014500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     31693000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8530500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     40223500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     31693000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    104545000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    136238000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     31693000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    104545000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    136238000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 92678.088803                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 92678.088803                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72029.545455                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76165.178571                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 72868.659420                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72029.545455                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 91067.073171                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 85792.191436                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72029.545455                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 91067.073171                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 85792.191436                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1588                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2469334500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                552                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1036                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1036                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           552                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         3176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         3176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       101632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       101632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  101632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1588                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1588    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1588                       # Request fanout histogram
system.membus.reqLayer0.occupancy              794000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            4291750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
