///////////////////////////////////////////////////////////////////////////////
//
// Copyright 2021 OpenHW Group
//
// Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     https://solderpad.org/licenses/
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0
//
///////////////////////////////////////////////////////////////////////////////
//
// Simulation manifest for the CVA6 RTL model.
//   - Intended to be used by all simulations.
//   - Relevent simulation scripts/Makefiles must set the shell
//     ENV variable CVA6_DESIGN_HOME as required.
//
///////////////////////////////////////////////////////////////////////////////

    +define+WT_DCACHE
    +incdir+${CVA6_DESIGN_HOME}/src/axi_node
    +incdir+${CVA6_DESIGN_HOME}/src/common_cells/include
    +incdir+${CVA6_DESIGN_HOME}/src/util

    ${CVA6_DESIGN_HOME}/include/riscv_pkg.sv
    ${CVA6_DESIGN_HOME}/src/riscv-dbg/src/dm_pkg.sv
    ${CVA6_DESIGN_HOME}/include/ariane_pkg.sv
    ${CVA6_DESIGN_HOME}/src/axi/src/axi_pkg.sv
    ${CVA6_DESIGN_HOME}/include/axi_intf.sv
    ${CVA6_DESIGN_HOME}/tb/ariane_soc_pkg.sv
    ${CVA6_DESIGN_HOME}/include/ariane_axi_pkg.sv
    ${CVA6_DESIGN_HOME}/include/instr_tracer_pkg.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpnew_pkg.sv
    ${CVA6_DESIGN_HOME}/include/wt_cache_pkg.sv
    ${CVA6_DESIGN_HOME}/src/register_interface/src/reg_intf_pkg.sv
    ${CVA6_DESIGN_HOME}/src/register_interface/src/reg_intf.sv

    ${CVA6_DESIGN_HOME}/src/ariane.sv
    ${CVA6_DESIGN_HOME}/src/serdiv.sv
    ${CVA6_DESIGN_HOME}/src/ariane_regfile_ff.sv
    ${CVA6_DESIGN_HOME}/src/amo_buffer.sv
    ${CVA6_DESIGN_HOME}/src/id_stage.sv
    ${CVA6_DESIGN_HOME}/src/branch_unit.sv
    ${CVA6_DESIGN_HOME}/src/dromajo_ram.sv
    ${CVA6_DESIGN_HOME}/src/controller.sv
    ${CVA6_DESIGN_HOME}/src/issue_stage.sv
    ${CVA6_DESIGN_HOME}/src/re_name.sv
    ${CVA6_DESIGN_HOME}/src/csr_buffer.sv
    ${CVA6_DESIGN_HOME}/src/tlb.sv
    ${CVA6_DESIGN_HOME}/src/decoder.sv
    ${CVA6_DESIGN_HOME}/src/ex_stage.sv
    ${CVA6_DESIGN_HOME}/src/scoreboard.sv
    ${CVA6_DESIGN_HOME}/src/mmu.sv
    ${CVA6_DESIGN_HOME}/src/store_unit.sv
    ${CVA6_DESIGN_HOME}/src/fpu_wrap.sv
    ${CVA6_DESIGN_HOME}/src/csr_regfile.sv
    ${CVA6_DESIGN_HOME}/src/load_store_unit.sv
    ${CVA6_DESIGN_HOME}/src/commit_stage.sv
    ${CVA6_DESIGN_HOME}/src/multiplier.sv
    ${CVA6_DESIGN_HOME}/src/store_buffer.sv
    ${CVA6_DESIGN_HOME}/src/compressed_decoder.sv
    ${CVA6_DESIGN_HOME}/src/alu.sv
    ${CVA6_DESIGN_HOME}/src/instr_realign.sv
    ${CVA6_DESIGN_HOME}/src/perf_counters.sv
    ${CVA6_DESIGN_HOME}/src/ptw.sv
    ${CVA6_DESIGN_HOME}/src/mult.sv
    ${CVA6_DESIGN_HOME}/src/load_unit.sv
    ${CVA6_DESIGN_HOME}/src/axi_shim.sv
    ${CVA6_DESIGN_HOME}/src/issue_read_operands.sv

    ${CVA6_DESIGN_HOME}/src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpnew_fma.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpnew_opgroup_fmt_slice.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpnew_divsqrt_multi.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpnew_fma_multi.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpnew_opgroup_multifmt_slice.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpnew_classifier.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpnew_noncomp.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpnew_cast_multi.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpnew_opgroup_block.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpnew_rounding.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpnew_top.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
    ${CVA6_DESIGN_HOME}/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv

    ${CVA6_DESIGN_HOME}/src/frontend/frontend.sv
    ${CVA6_DESIGN_HOME}/src/frontend/instr_scan.sv
    ${CVA6_DESIGN_HOME}/src/frontend/instr_queue.sv
    ${CVA6_DESIGN_HOME}/src/frontend/bht.sv
    ${CVA6_DESIGN_HOME}/src/frontend/btb.sv
    ${CVA6_DESIGN_HOME}/src/frontend/ras.sv

    ${CVA6_DESIGN_HOME}/src/pmp/src/pmp_entry.sv
    ${CVA6_DESIGN_HOME}/src/pmp/src/pmp.sv

    ${CVA6_DESIGN_HOME}/src/util/ex_trace_item.svh
    ${CVA6_DESIGN_HOME}/src/util/instr_trace_item.svh
    ${CVA6_DESIGN_HOME}/src/util/instr_tracer.sv
    ${CVA6_DESIGN_HOME}/src/util/instr_tracer_if.sv
    ${CVA6_DESIGN_HOME}/src/util/sram.sv

    ${CVA6_DESIGN_HOME}/src/fpga-support/rtl/SyncSpRamBeNx64.sv

    ${CVA6_DESIGN_HOME}/src/common_cells/src/exp_backoff.sv
    ${CVA6_DESIGN_HOME}/src/common_cells/src/unread.sv
    ${CVA6_DESIGN_HOME}/src/common_cells/src/fifo_v3.sv
    ${CVA6_DESIGN_HOME}/src/common_cells/src/lzc.sv
    ${CVA6_DESIGN_HOME}/src/common_cells/src/popcount.sv
    ${CVA6_DESIGN_HOME}/src/common_cells/src/rr_arb_tree.sv
    ${CVA6_DESIGN_HOME}/src/common_cells/src/lfsr_8bit.sv
    ${CVA6_DESIGN_HOME}/src/common_cells/src/shift_reg.sv

    ${CVA6_DESIGN_HOME}/src/cache_subsystem/wt_cache_subsystem.sv
    ${CVA6_DESIGN_HOME}/src/cache_subsystem/wt_axi_adapter.sv
    ${CVA6_DESIGN_HOME}/src/cache_subsystem/cva6_icache.sv
    ${CVA6_DESIGN_HOME}/src/cache_subsystem/wt_dcache.sv
    ${CVA6_DESIGN_HOME}/src/cache_subsystem/wt_dcache_missunit.sv
    ${CVA6_DESIGN_HOME}/src/cache_subsystem/wt_dcache_wbuffer.sv
    ${CVA6_DESIGN_HOME}/src/cache_subsystem/wt_dcache_mem.sv
    ${CVA6_DESIGN_HOME}/src/cache_subsystem/wt_dcache_ctrl.sv

// END
