;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-30
	MOV -11, <-20
	DJN -1, @-20
	CMP #0, -6
	SLT #200, <30
	CMP 12, @10
	SLT #200, <30
	CMP @107, 38
	CMP @107, 38
	CMP @107, 38
	MOV 100, 10
	MOV 100, 10
	SLT <7, -20
	SLT <7, -20
	ADD <7, -20
	SUB <20, 11
	SUB -102, 101
	CMP 12, @-10
	SUB 10, 6
	CMP <20, 11
	CMP @107, 32
	SUB 12, @-10
	SUB -102, 101
	CMP @107, 32
	SPL <107, 32
	SPL <107, 32
	SLT -0, 3
	SUB @107, 32
	SPL <107, 32
	JMN @62, #0
	CMP #112, @200
	CMP <20, 11
	SUB @107, 32
	SUB 12, @-10
	SUB @107, 32
	SPL @200, @30
	CMP #112, @200
	JMP 570, 902
	SUB @107, 32
	SPL @200, @30
	CMP #112, @200
	JMP 570, 902
	SPL 0, #2
	JMN 11, <-10
	SUB @107, 32
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-30
	MOV -11, <-20
	DJN -961, @-20
