--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Framework.twx Framework.ncd -o Framework.twr Framework.pcf
-ucf k7.ucf

Design file:              Framework.ncd
Physical constraint file: Framework.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 462619 paths analyzed, 1426 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.079ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_6/GPIOf0_5 (SLICE_X63Y33.D5), 168 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.306ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.545 - 0.637)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y31.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X63Y28.C6      net (fanout=73)       0.716   SW_OK<4>
    SLICE_X63Y28.C       Tilo                  0.043   XLXI_10/ADD_32/XLXI_3/XLXN_25
                                                       XLXI_10/Mxor_Bo_22_xo<0>1
    SLICE_X63Y28.D4      net (fanout=2)        0.236   XLXI_10/Bo<22>
    SLICE_X63Y28.D       Tilo                  0.043   XLXI_10/ADD_32/XLXI_3/XLXN_25
                                                       XLXI_10/ADD_32/XLXI_3/XLXI_2/XLXI_1
    SLICE_X62Y29.A1      net (fanout=6)        0.473   XLXI_10/ADD_32/XLXI_3/XLXN_25
    SLICE_X62Y29.A       Tilo                  0.043   XLXI_10/ADD_32/XLXN_65
                                                       XLXI_10/ADD_32/XLXI_3/XLXI_5/XLXI_7
    SLICE_X62Y34.A1      net (fanout=5)        0.744   XLXI_10/ADD_32/XLXN_65
    SLICE_X62Y34.A       Tilo                  0.043   XLXI_10/ADD_32/XLXN_76
                                                       XLXI_10/ADD_32/XLXI_9/XLXI_8
    SLICE_X62Y34.B2      net (fanout=1)        0.462   XLXI_10/ADD_32/XLXI_9/XLXN_10
    SLICE_X62Y34.B       Tilo                  0.043   XLXI_10/ADD_32/XLXN_76
                                                       XLXI_10/ADD_32/XLXI_9/XLXI_14
    SLICE_X63Y33.D5      net (fanout=1)        0.232   XLXI_10/ADD_32/XLXN_76
    SLICE_X63Y33.CLK     Tas                   0.005   XLXI_6/GPIOf0<5>
                                                       XLXI_10/ADD_32/XLXI_17
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (0.443ns logic, 2.863ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.260ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.545 - 0.637)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y31.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X62Y36.A2      net (fanout=73)       1.203   SW_OK<4>
    SLICE_X62Y36.A       Tilo                  0.043   XLXI_10/ADD_32/XLXI_1/XLXN_27
                                                       XLXI_10/Mxor_Bo_29_xo<0>1
    SLICE_X62Y36.B5      net (fanout=2)        0.169   XLXI_10/Bo<29>
    SLICE_X62Y36.B       Tilo                  0.043   XLXI_10/ADD_32/XLXI_1/XLXN_27
                                                       XLXI_10/ADD_32/XLXI_1/XLXI_3/XLXI_1
    SLICE_X63Y34.A2      net (fanout=6)        0.460   XLXI_10/ADD_32/XLXI_1/XLXN_27
    SLICE_X63Y34.A       Tilo                  0.043   XLXI_10/ADD_32/XLXN_69
                                                       XLXI_10/ADD_32/XLXI_1/XLXI_5/XLXI_7
    SLICE_X62Y34.A3      net (fanout=3)        0.291   XLXI_10/ADD_32/XLXN_69
    SLICE_X62Y34.A       Tilo                  0.043   XLXI_10/ADD_32/XLXN_76
                                                       XLXI_10/ADD_32/XLXI_9/XLXI_8
    SLICE_X62Y34.B2      net (fanout=1)        0.462   XLXI_10/ADD_32/XLXI_9/XLXN_10
    SLICE_X62Y34.B       Tilo                  0.043   XLXI_10/ADD_32/XLXN_76
                                                       XLXI_10/ADD_32/XLXI_9/XLXI_14
    SLICE_X63Y33.D5      net (fanout=1)        0.232   XLXI_10/ADD_32/XLXN_76
    SLICE_X63Y33.CLK     Tas                   0.005   XLXI_6/GPIOf0<5>
                                                       XLXI_10/ADD_32/XLXI_17
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (0.443ns logic, 2.817ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.197ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.545 - 0.637)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y31.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X63Y27.A6      net (fanout=73)       0.707   SW_OK<4>
    SLICE_X63Y27.A       Tilo                  0.043   XLXI_10/ADD_32/XLXI_3/XLXN_14
                                                       XLXI_10/Mxor_Bo_20_xo<0>1
    SLICE_X63Y27.B5      net (fanout=2)        0.156   XLXI_10/Bo<20>
    SLICE_X63Y27.B       Tilo                  0.043   XLXI_10/ADD_32/XLXI_3/XLXN_14
                                                       XLXI_10/ADD_32/XLXI_3/XLXI_4/XLXI_1
    SLICE_X62Y29.A2      net (fanout=5)        0.453   XLXI_10/ADD_32/XLXI_3/XLXN_14
    SLICE_X62Y29.A       Tilo                  0.043   XLXI_10/ADD_32/XLXN_65
                                                       XLXI_10/ADD_32/XLXI_3/XLXI_5/XLXI_7
    SLICE_X62Y34.A1      net (fanout=5)        0.744   XLXI_10/ADD_32/XLXN_65
    SLICE_X62Y34.A       Tilo                  0.043   XLXI_10/ADD_32/XLXN_76
                                                       XLXI_10/ADD_32/XLXI_9/XLXI_8
    SLICE_X62Y34.B2      net (fanout=1)        0.462   XLXI_10/ADD_32/XLXI_9/XLXN_10
    SLICE_X62Y34.B       Tilo                  0.043   XLXI_10/ADD_32/XLXN_76
                                                       XLXI_10/ADD_32/XLXI_9/XLXI_14
    SLICE_X63Y33.D5      net (fanout=1)        0.232   XLXI_10/ADD_32/XLXN_76
    SLICE_X63Y33.CLK     Tas                   0.005   XLXI_6/GPIOf0<5>
                                                       XLXI_10/ADD_32/XLXI_17
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (0.443ns logic, 2.754ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/GPIOf0_5 (SLICE_X63Y33.D3), 217 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.231ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.545 - 0.637)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y31.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X79Y34.A5      net (fanout=73)       0.482   SW_OK<4>
    SLICE_X79Y34.A       Tilo                  0.043   XLXI_10/ADD_32/XLXI_6/XLXN_23
                                                       XLXI_10/Mxor_Bo_10_xo<0>1
    SLICE_X81Y34.A2      net (fanout=2)        0.449   XLXI_10/Bo<10>
    SLICE_X81Y34.A       Tilo                  0.043   XLXN_72<11>
                                                       XLXI_10/ADD_32/XLXI_6/XLXI_2/XLXI_2
    SLICE_X80Y33.D1      net (fanout=2)        0.447   XLXI_10/ADD_32/XLXI_6/XLXN_24
    SLICE_X80Y33.D       Tilo                  0.043   XLXI_10/ADD_32/XLXN_35
                                                       XLXI_10/ADD_32/XLXI_6/XLXI_5/XLXI_14
    SLICE_X77Y31.B3      net (fanout=2)        0.534   XLXI_10/ADD_32/XLXN_35
    SLICE_X77Y31.B       Tilo                  0.043   XLXI_10/ADD_32/XLXN_43
                                                       XLXI_10/ADD_32/XLXI_10/XLXI_14
    SLICE_X67Y31.D6      net (fanout=1)        0.316   XLXI_10/ADD_32/XLXN_43
    SLICE_X67Y31.D       Tilo                  0.043   XLXI_10/ADD_32/C4
                                                       XLXI_10/ADD_32/XLXI_12
    SLICE_X63Y33.D3      net (fanout=8)        0.560   XLXI_10/ADD_32/C4
    SLICE_X63Y33.CLK     Tas                   0.005   XLXI_6/GPIOf0<5>
                                                       XLXI_10/ADD_32/XLXI_17
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.231ns (0.443ns logic, 2.788ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.107ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.545 - 0.637)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y31.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X79Y34.C6      net (fanout=73)       0.367   SW_OK<4>
    SLICE_X79Y34.C       Tilo                  0.043   XLXI_10/ADD_32/XLXI_6/XLXN_23
                                                       XLXI_10/Mxor_Bo_11_xo<0>1
    SLICE_X79Y34.D4      net (fanout=2)        0.242   XLXI_10/Bo<11>
    SLICE_X79Y34.D       Tilo                  0.043   XLXI_10/ADD_32/XLXI_6/XLXN_23
                                                       XLXI_10/ADD_32/XLXI_6/XLXI_1/XLXI_1
    SLICE_X81Y33.C3      net (fanout=4)        0.381   XLXI_10/ADD_32/XLXI_6/XLXN_23
    SLICE_X81Y33.C       Tilo                  0.043   XLXI_10/ADD_32/XLXI_6/XLXN_14
                                                       XLXI_10/ADD_32/XLXI_6/XLXI_5/XLXI_7
    SLICE_X77Y31.B1      net (fanout=5)        0.798   XLXI_10/ADD_32/XLXN_34
    SLICE_X77Y31.B       Tilo                  0.043   XLXI_10/ADD_32/XLXN_43
                                                       XLXI_10/ADD_32/XLXI_10/XLXI_14
    SLICE_X67Y31.D6      net (fanout=1)        0.316   XLXI_10/ADD_32/XLXN_43
    SLICE_X67Y31.D       Tilo                  0.043   XLXI_10/ADD_32/C4
                                                       XLXI_10/ADD_32/XLXI_12
    SLICE_X63Y33.D3      net (fanout=8)        0.560   XLXI_10/ADD_32/C4
    SLICE_X63Y33.CLK     Tas                   0.005   XLXI_6/GPIOf0<5>
                                                       XLXI_10/ADD_32/XLXI_17
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (0.443ns logic, 2.664ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.105ns (Levels of Logic = 7)
  Clock Path Skew:      -0.092ns (0.545 - 0.637)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y31.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X79Y35.C6      net (fanout=73)       0.452   SW_OK<4>
    SLICE_X79Y35.C       Tilo                  0.043   XLXI_10/ADD_32/XLXI_5/XLXN_23
                                                       XLXI_10/Mxor_Bo_15_xo<0>1
    SLICE_X79Y35.D4      net (fanout=2)        0.242   XLXI_10/Bo<15>
    SLICE_X79Y35.D       Tilo                  0.043   XLXI_10/ADD_32/XLXI_5/XLXN_23
                                                       XLXI_10/ADD_32/XLXI_5/XLXI_1/XLXI_1
    SLICE_X79Y36.A5      net (fanout=4)        0.352   XLXI_10/ADD_32/XLXI_5/XLXN_23
    SLICE_X79Y36.A       Tilo                  0.043   XLXI_10/ADD_32/XLXN_37
                                                       XLXI_10/ADD_32/XLXI_5/XLXI_5/XLXI_7
    SLICE_X77Y31.A3      net (fanout=3)        0.548   XLXI_10/ADD_32/XLXN_36
    SLICE_X77Y31.A       Tilo                  0.043   XLXI_10/ADD_32/XLXN_43
                                                       XLXI_10/ADD_32/XLXI_10/XLXI_8
    SLICE_X77Y31.B5      net (fanout=1)        0.149   XLXI_10/ADD_32/XLXI_10/XLXN_10
    SLICE_X77Y31.B       Tilo                  0.043   XLXI_10/ADD_32/XLXN_43
                                                       XLXI_10/ADD_32/XLXI_10/XLXI_14
    SLICE_X67Y31.D6      net (fanout=1)        0.316   XLXI_10/ADD_32/XLXN_43
    SLICE_X67Y31.D       Tilo                  0.043   XLXI_10/ADD_32/C4
                                                       XLXI_10/ADD_32/XLXI_12
    SLICE_X63Y33.D3      net (fanout=8)        0.560   XLXI_10/ADD_32/C4
    SLICE_X63Y33.CLK     Tas                   0.005   XLXI_6/GPIOf0<5>
                                                       XLXI_10/ADD_32/XLXI_17
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (0.486ns logic, 2.619ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_1/buffer_12 (SLICE_X44Y34.C5), 18070 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_4/XLXI_1/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.886ns (Levels of Logic = 17)
  Clock Path Skew:      -0.158ns (0.991 - 1.149)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_4/XLXI_1/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y31.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X79Y34.A5      net (fanout=73)       0.482   SW_OK<4>
    SLICE_X79Y34.A       Tilo                  0.043   XLXI_10/ADD_32/XLXI_6/XLXN_23
                                                       XLXI_10/Mxor_Bo_10_xo<0>1
    SLICE_X81Y34.A2      net (fanout=2)        0.449   XLXI_10/Bo<10>
    SLICE_X81Y34.A       Tilo                  0.043   XLXN_72<11>
                                                       XLXI_10/ADD_32/XLXI_6/XLXI_2/XLXI_2
    SLICE_X80Y33.D1      net (fanout=2)        0.447   XLXI_10/ADD_32/XLXI_6/XLXN_24
    SLICE_X80Y33.D       Tilo                  0.043   XLXI_10/ADD_32/XLXN_35
                                                       XLXI_10/ADD_32/XLXI_6/XLXI_5/XLXI_14
    SLICE_X77Y31.B3      net (fanout=2)        0.534   XLXI_10/ADD_32/XLXN_35
    SLICE_X77Y31.B       Tilo                  0.043   XLXI_10/ADD_32/XLXN_43
                                                       XLXI_10/ADD_32/XLXI_10/XLXI_14
    SLICE_X67Y31.D6      net (fanout=1)        0.316   XLXI_10/ADD_32/XLXN_43
    SLICE_X67Y31.D       Tilo                  0.043   XLXI_10/ADD_32/C4
                                                       XLXI_10/ADD_32/XLXI_12
    SLICE_X59Y31.D1      net (fanout=8)        0.712   XLXI_10/ADD_32/C4
    SLICE_X59Y31.D       Tilo                  0.043   XLXI_10/ADD_32/XLXN_72
                                                       XLXI_10/ADD_32/XLXI_9/XLXI_12
    SLICE_X57Y31.B1      net (fanout=4)        0.447   XLXI_10/ADD_32/XLXN_72
    SLICE_X57Y31.B       Tilo                  0.043   XLXI_10/ADD_32/XLXI_2/XLXN_30
                                                       XLXI_10/ADD_32/XLXI_2/XLXI_5/XLXI_4
    SLICE_X57Y31.C6      net (fanout=1)        0.098   XLXI_10/ADD_32/XLXI_2/XLXI_5/XLXN_6
    SLICE_X57Y31.C       Tilo                  0.043   XLXI_10/ADD_32/XLXI_2/XLXN_30
                                                       XLXI_10/ADD_32/XLXI_2/XLXI_5/XLXI_13
    SLICE_X49Y31.C1      net (fanout=1)        0.554   XLXI_10/ADD_32/XLXI_2/XLXN_30
    SLICE_X49Y31.C       Tilo                  0.043   XLXI_10/MUX1/XLXI_4/XLXI_1/XLXN_34
                                                       XLXI_10/ADD_32/XLXI_2/XLXI_1/XLXI_3
    SLICE_X53Y29.A6      net (fanout=2)        0.296   XLXI_10/Sum<27>
    SLICE_X53Y29.A       Tilo                  0.043   XLXI_10/MUX1/XLXI_4/o1<3>
                                                       XLXI_10/MUX1/XLXI_4/XLXI_2/XLXI_26
    SLICE_X48Y32.A2      net (fanout=1)        0.556   XLXI_10/MUX1/XLXI_4/o1<3>
    SLICE_X48Y32.A       Tilo                  0.043   XLXI_10/MUX1/XLXI_4/o0<2>
                                                       XLXI_10/MUX1/XLXI_4/XLXI_26
    SLICE_X47Y31.C2      net (fanout=2)        0.576   XLXN_79<27>
    SLICE_X47Y31.C       Tilo                  0.043   XLXI_5/MUX1_DispData/XLXI_4/XLXI_1/XLXN_42
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_1/XLXI_26
    SLICE_X47Y32.A6      net (fanout=1)        0.185   XLXI_5/MUX1_DispData/XLXI_4/o0<3>
    SLICE_X47Y32.A       Tilo                  0.043   XLXI_4/XLXN_9<10>
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_26
    SLICE_X46Y33.C1      net (fanout=12)       0.495   Disp_num<27>
    SLICE_X46Y33.C       Tilo                  0.043   XLXI_4/XLXI_3/HTS1/MSEG/XLXN_29
                                                       XLXI_4/XLXI_3/HTS1/MSEG/XLXI_6
    SLICE_X47Y34.D2      net (fanout=2)        0.440   XLXI_4/XLXI_3/HTS1/MSEG/XLXN_28
    SLICE_X47Y34.D       Tilo                  0.043   XLXI_4/XLXI_3/HTS1/MSEG/XLXN_59
                                                       XLXI_4/XLXI_3/HTS1/MSEG/XLXI_26
    SLICE_X44Y34.D5      net (fanout=1)        0.247   XLXI_4/XLXI_3/HTS1/MSEG/XLXN_59
    SLICE_X44Y34.D       Tilo                  0.043   XLXI_4/XLXI_1/buffer<12>
                                                       XLXI_4/XLXI_2/XLXI_1/XLXI_2/XLXI_3/XLXI_11
    SLICE_X44Y34.C5      net (fanout=1)        0.164   XLXI_4/XLXI_2/XLXI_1/XLXI_2/o2<0>
    SLICE_X44Y34.CLK     Tas                  -0.023   XLXI_4/XLXI_1/buffer<12>
                                                       XLXI_4/XLXI_1/buffer_12_rstpot
                                                       XLXI_4/XLXI_1/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      7.886ns (0.888ns logic, 6.998ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_4/XLXI_1/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.883ns (Levels of Logic = 17)
  Clock Path Skew:      -0.158ns (0.991 - 1.149)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_4/XLXI_1/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y31.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X79Y34.A5      net (fanout=73)       0.482   SW_OK<4>
    SLICE_X79Y34.A       Tilo                  0.043   XLXI_10/ADD_32/XLXI_6/XLXN_23
                                                       XLXI_10/Mxor_Bo_10_xo<0>1
    SLICE_X81Y34.A2      net (fanout=2)        0.449   XLXI_10/Bo<10>
    SLICE_X81Y34.A       Tilo                  0.043   XLXN_72<11>
                                                       XLXI_10/ADD_32/XLXI_6/XLXI_2/XLXI_2
    SLICE_X80Y33.D1      net (fanout=2)        0.447   XLXI_10/ADD_32/XLXI_6/XLXN_24
    SLICE_X80Y33.D       Tilo                  0.043   XLXI_10/ADD_32/XLXN_35
                                                       XLXI_10/ADD_32/XLXI_6/XLXI_5/XLXI_14
    SLICE_X77Y31.B3      net (fanout=2)        0.534   XLXI_10/ADD_32/XLXN_35
    SLICE_X77Y31.B       Tilo                  0.043   XLXI_10/ADD_32/XLXN_43
                                                       XLXI_10/ADD_32/XLXI_10/XLXI_14
    SLICE_X67Y31.D6      net (fanout=1)        0.316   XLXI_10/ADD_32/XLXN_43
    SLICE_X67Y31.D       Tilo                  0.043   XLXI_10/ADD_32/C4
                                                       XLXI_10/ADD_32/XLXI_12
    SLICE_X59Y31.D1      net (fanout=8)        0.712   XLXI_10/ADD_32/C4
    SLICE_X59Y31.D       Tilo                  0.043   XLXI_10/ADD_32/XLXN_72
                                                       XLXI_10/ADD_32/XLXI_9/XLXI_12
    SLICE_X57Y31.B1      net (fanout=4)        0.447   XLXI_10/ADD_32/XLXN_72
    SLICE_X57Y31.B       Tilo                  0.043   XLXI_10/ADD_32/XLXI_2/XLXN_30
                                                       XLXI_10/ADD_32/XLXI_2/XLXI_5/XLXI_4
    SLICE_X57Y31.C6      net (fanout=1)        0.098   XLXI_10/ADD_32/XLXI_2/XLXI_5/XLXN_6
    SLICE_X57Y31.C       Tilo                  0.043   XLXI_10/ADD_32/XLXI_2/XLXN_30
                                                       XLXI_10/ADD_32/XLXI_2/XLXI_5/XLXI_13
    SLICE_X49Y31.C1      net (fanout=1)        0.554   XLXI_10/ADD_32/XLXI_2/XLXN_30
    SLICE_X49Y31.C       Tilo                  0.043   XLXI_10/MUX1/XLXI_4/XLXI_1/XLXN_34
                                                       XLXI_10/ADD_32/XLXI_2/XLXI_1/XLXI_3
    SLICE_X53Y29.A6      net (fanout=2)        0.296   XLXI_10/Sum<27>
    SLICE_X53Y29.A       Tilo                  0.043   XLXI_10/MUX1/XLXI_4/o1<3>
                                                       XLXI_10/MUX1/XLXI_4/XLXI_2/XLXI_26
    SLICE_X48Y32.A2      net (fanout=1)        0.556   XLXI_10/MUX1/XLXI_4/o1<3>
    SLICE_X48Y32.A       Tilo                  0.043   XLXI_10/MUX1/XLXI_4/o0<2>
                                                       XLXI_10/MUX1/XLXI_4/XLXI_26
    SLICE_X46Y32.A2      net (fanout=2)        0.497   XLXN_79<27>
    SLICE_X46Y32.A       Tilo                  0.043   XLXI_5/MUX1_DispData/XLXI_4/XLXI_2/XLXN_42
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_2/XLXI_26
    SLICE_X47Y32.A3      net (fanout=1)        0.261   XLXI_5/MUX1_DispData/XLXI_4/o1<3>
    SLICE_X47Y32.A       Tilo                  0.043   XLXI_4/XLXN_9<10>
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_26
    SLICE_X46Y33.C1      net (fanout=12)       0.495   Disp_num<27>
    SLICE_X46Y33.C       Tilo                  0.043   XLXI_4/XLXI_3/HTS1/MSEG/XLXN_29
                                                       XLXI_4/XLXI_3/HTS1/MSEG/XLXI_6
    SLICE_X47Y34.D2      net (fanout=2)        0.440   XLXI_4/XLXI_3/HTS1/MSEG/XLXN_28
    SLICE_X47Y34.D       Tilo                  0.043   XLXI_4/XLXI_3/HTS1/MSEG/XLXN_59
                                                       XLXI_4/XLXI_3/HTS1/MSEG/XLXI_26
    SLICE_X44Y34.D5      net (fanout=1)        0.247   XLXI_4/XLXI_3/HTS1/MSEG/XLXN_59
    SLICE_X44Y34.D       Tilo                  0.043   XLXI_4/XLXI_1/buffer<12>
                                                       XLXI_4/XLXI_2/XLXI_1/XLXI_2/XLXI_3/XLXI_11
    SLICE_X44Y34.C5      net (fanout=1)        0.164   XLXI_4/XLXI_2/XLXI_1/XLXI_2/o2<0>
    SLICE_X44Y34.CLK     Tas                  -0.023   XLXI_4/XLXI_1/buffer<12>
                                                       XLXI_4/XLXI_1/buffer_12_rstpot
                                                       XLXI_4/XLXI_1/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      7.883ns (0.888ns logic, 6.995ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_4/XLXI_1/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.874ns (Levels of Logic = 18)
  Clock Path Skew:      -0.158ns (0.991 - 1.149)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_4/XLXI_1/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y31.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X79Y34.A5      net (fanout=73)       0.482   SW_OK<4>
    SLICE_X79Y34.A       Tilo                  0.043   XLXI_10/ADD_32/XLXI_6/XLXN_23
                                                       XLXI_10/Mxor_Bo_10_xo<0>1
    SLICE_X81Y34.A2      net (fanout=2)        0.449   XLXI_10/Bo<10>
    SLICE_X81Y34.A       Tilo                  0.043   XLXN_72<11>
                                                       XLXI_10/ADD_32/XLXI_6/XLXI_2/XLXI_2
    SLICE_X80Y33.D1      net (fanout=2)        0.447   XLXI_10/ADD_32/XLXI_6/XLXN_24
    SLICE_X80Y33.D       Tilo                  0.043   XLXI_10/ADD_32/XLXN_35
                                                       XLXI_10/ADD_32/XLXI_6/XLXI_5/XLXI_14
    SLICE_X77Y31.B3      net (fanout=2)        0.534   XLXI_10/ADD_32/XLXN_35
    SLICE_X77Y31.B       Tilo                  0.043   XLXI_10/ADD_32/XLXN_43
                                                       XLXI_10/ADD_32/XLXI_10/XLXI_14
    SLICE_X67Y31.D6      net (fanout=1)        0.316   XLXI_10/ADD_32/XLXN_43
    SLICE_X67Y31.D       Tilo                  0.043   XLXI_10/ADD_32/C4
                                                       XLXI_10/ADD_32/XLXI_12
    SLICE_X59Y31.D1      net (fanout=8)        0.712   XLXI_10/ADD_32/C4
    SLICE_X59Y31.D       Tilo                  0.043   XLXI_10/ADD_32/XLXN_72
                                                       XLXI_10/ADD_32/XLXI_9/XLXI_12
    SLICE_X57Y31.B1      net (fanout=4)        0.447   XLXI_10/ADD_32/XLXN_72
    SLICE_X57Y31.B       Tilo                  0.043   XLXI_10/ADD_32/XLXI_2/XLXN_30
                                                       XLXI_10/ADD_32/XLXI_2/XLXI_5/XLXI_4
    SLICE_X57Y31.C6      net (fanout=1)        0.098   XLXI_10/ADD_32/XLXI_2/XLXI_5/XLXN_6
    SLICE_X57Y31.C       Tilo                  0.043   XLXI_10/ADD_32/XLXI_2/XLXN_30
                                                       XLXI_10/ADD_32/XLXI_2/XLXI_5/XLXI_13
    SLICE_X49Y31.C1      net (fanout=1)        0.554   XLXI_10/ADD_32/XLXI_2/XLXN_30
    SLICE_X49Y31.C       Tilo                  0.043   XLXI_10/MUX1/XLXI_4/XLXI_1/XLXN_34
                                                       XLXI_10/ADD_32/XLXI_2/XLXI_1/XLXI_3
    SLICE_X49Y31.D4      net (fanout=2)        0.242   XLXI_10/Sum<27>
    SLICE_X49Y31.D       Tilo                  0.043   XLXI_10/MUX1/XLXI_4/XLXI_1/XLXN_34
                                                       XLXI_10/MUX1/XLXI_4/XLXI_1/XLXI_22
    SLICE_X48Y32.B4      net (fanout=1)        0.316   XLXI_10/MUX1/XLXI_4/XLXI_1/XLXN_34
    SLICE_X48Y32.B       Tilo                  0.043   XLXI_10/MUX1/XLXI_4/o0<2>
                                                       XLXI_10/MUX1/XLXI_4/XLXI_1/XLXI_26
    SLICE_X48Y32.A4      net (fanout=1)        0.239   XLXI_10/MUX1/XLXI_4/o0<3>
    SLICE_X48Y32.A       Tilo                  0.043   XLXI_10/MUX1/XLXI_4/o0<2>
                                                       XLXI_10/MUX1/XLXI_4/XLXI_26
    SLICE_X47Y31.C2      net (fanout=2)        0.576   XLXN_79<27>
    SLICE_X47Y31.C       Tilo                  0.043   XLXI_5/MUX1_DispData/XLXI_4/XLXI_1/XLXN_42
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_1/XLXI_26
    SLICE_X47Y32.A6      net (fanout=1)        0.185   XLXI_5/MUX1_DispData/XLXI_4/o0<3>
    SLICE_X47Y32.A       Tilo                  0.043   XLXI_4/XLXN_9<10>
                                                       XLXI_5/MUX1_DispData/XLXI_4/XLXI_26
    SLICE_X46Y33.C1      net (fanout=12)       0.495   Disp_num<27>
    SLICE_X46Y33.C       Tilo                  0.043   XLXI_4/XLXI_3/HTS1/MSEG/XLXN_29
                                                       XLXI_4/XLXI_3/HTS1/MSEG/XLXI_6
    SLICE_X47Y34.D2      net (fanout=2)        0.440   XLXI_4/XLXI_3/HTS1/MSEG/XLXN_28
    SLICE_X47Y34.D       Tilo                  0.043   XLXI_4/XLXI_3/HTS1/MSEG/XLXN_59
                                                       XLXI_4/XLXI_3/HTS1/MSEG/XLXI_26
    SLICE_X44Y34.D5      net (fanout=1)        0.247   XLXI_4/XLXI_3/HTS1/MSEG/XLXN_59
    SLICE_X44Y34.D       Tilo                  0.043   XLXI_4/XLXI_1/buffer<12>
                                                       XLXI_4/XLXI_2/XLXI_1/XLXI_2/XLXI_3/XLXI_11
    SLICE_X44Y34.C5      net (fanout=1)        0.164   XLXI_4/XLXI_2/XLXI_1/XLXI_2/o2<0>
    SLICE_X44Y34.CLK     Tas                  -0.023   XLXI_4/XLXI_1/buffer<12>
                                                       XLXI_4/XLXI_1/buffer_12_rstpot
                                                       XLXI_4/XLXI_1/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      7.874ns (0.931ns logic, 6.943ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_1/buffer_31 (SLICE_X58Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/XLXI_1/buffer_32 (FF)
  Destination:          XLXI_4/XLXI_1/buffer_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.190ns (0.672 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_4/XLXI_1/buffer_32 to XLXI_4/XLXI_1/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y48.CQ      Tcko                  0.100   XLXI_4/XLXI_1/buffer<32>
                                                       XLXI_4/XLXI_1/buffer_32
    SLICE_X58Y43.A6      net (fanout=2)        0.174   XLXI_4/XLXI_1/buffer<32>
    SLICE_X58Y43.CLK     Tah         (-Th)     0.059   XLXI_4/XLXI_1/buffer<31>
                                                       XLXI_4/XLXI_1/buffer_31_rstpot
                                                       XLXI_4/XLXI_1/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      0.215ns (0.041ns logic, 0.174ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_1/buffer_39 (SLICE_X60Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/XLXI_1/buffer_40 (FF)
  Destination:          XLXI_4/XLXI_1/buffer_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 1)
  Clock Path Skew:      0.192ns (0.674 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_4/XLXI_1/buffer_40 to XLXI_4/XLXI_1/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y49.CQ      Tcko                  0.100   XLXI_4/XLXI_1/buffer<40>
                                                       XLXI_4/XLXI_1/buffer_40
    SLICE_X60Y49.A6      net (fanout=2)        0.164   XLXI_4/XLXI_1/buffer<40>
    SLICE_X60Y49.CLK     Tah         (-Th)     0.032   XLXI_4/XLXI_1/buffer<39>
                                                       XLXI_4/XLXI_1/buffer_39_rstpot
                                                       XLXI_4/XLXI_1/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      0.232ns (0.068ns logic, 0.164ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_1/buffer_47 (SLICE_X58Y48.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/XLXI_1/buffer_48 (FF)
  Destination:          XLXI_4/XLXI_1/buffer_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 1)
  Clock Path Skew:      0.187ns (0.673 - 0.486)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_4/XLXI_1/buffer_48 to XLXI_4/XLXI_1/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y48.CQ      Tcko                  0.100   XLXI_4/XLXI_1/buffer<48>
                                                       XLXI_4/XLXI_1/buffer_48
    SLICE_X58Y48.A5      net (fanout=2)        0.232   XLXI_4/XLXI_1/buffer<48>
    SLICE_X58Y48.CLK     Tah         (-Th)     0.059   XLXI_4/XLXI_1/buffer<47>
                                                       XLXI_4/XLXI_1/buffer_47_rstpot
                                                       XLXI_4/XLXI_1/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.041ns logic, 0.232ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_2/clkdiv<3>/SR
  Logical resource: XLXI_2/clkdiv_0/SR
  Location pin: SLICE_X42Y47.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_2/clkdiv<3>/SR
  Logical resource: XLXI_2/clkdiv_1/SR
  Location pin: SLICE_X42Y47.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    8.079|    1.490|    3.433|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 462619 paths, 0 nets, and 5157 connections

Design statistics:
   Minimum period:   8.079ns{1}   (Maximum frequency: 123.778MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 24 10:56:34 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 768 MB



