<!DOCTYPE html>
<html class="nojs html css_verticalspacer" lang="en-US">
 <head>

  <meta http-equiv="Content-type" content="text/html;charset=UTF-8"/>
  <meta name="generator" content="2017.0.1.363"/>
  
  <script type="text/javascript">
   // Update the 'nojs'/'js' class on the html node
document.documentElement.className = document.documentElement.className.replace(/\bnojs\b/g, 'js');

// Check that all required assets are uploaded and up-to-date
if(typeof Muse == "undefined") window.Muse = {}; window.Muse.assets = {"required":["museutils.js", "museconfig.js", "jquery.musemenu.js", "webpro.js", "musewpdisclosure.js", "jquery.watch.js", "require.js", "learn.css"], "outOfDate":[]};
</script>
  
  <title>Learn</title>
  <!-- CSS -->
  <link rel="stylesheet" type="text/css" href="css/site_global.css?crc=4086789311"/>
  <link rel="stylesheet" type="text/css" href="css/master_a-master.css?crc=388802026"/>
  <link rel="stylesheet" type="text/css" href="css/learn.css?crc=4266779483" id="pagesheet"/>
  <!-- JS includes -->
  <!--[if lt IE 9]>
  <script src="scripts/html5shiv.js?crc=4241844378" type="text/javascript"></script>
  <![endif]-->
   </head>
 <body>

  <div class="clearfix" id="page"><!-- column -->
   <div class="position_content" id="page_position_content">
    <div class="clearfix colelem" id="pu10875-4"><!-- group -->
     <div class="clearfix grpelem" id="u10875-4"><!-- content -->
      <p>DE10-Nano Kit</p>
     </div>
     <nav class="MenuBar clearfix grpelem" id="menuu138"><!-- horizontal box -->
      <div class="MenuItemContainer clearfix grpelem" id="u146"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u147" href="index.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u148-4"><!-- content --><p>Start</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u139"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u142" href="play.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u144-4"><!-- content --><p>Play</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u5549"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu MuseMenuActive clearfix colelem" id="u5552" href="learn.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u5553-4"><!-- content --><p>Learn</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u167"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u168" href="develop.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u171-4"><!-- content --><p>Develop</p></div></a>
      </div>
     </nav>
    </div>
    <div class="clearfix colelem" id="pu18265-4"><!-- group -->
     <div class="clearfix grpelem" id="u18265-4"><!-- content -->
      <p>Fundamentals</p>
     </div>
     <div class="body_text clearfix grpelem" id="u18242-4"><!-- content -->
      <p>Learn the basic of developing software for SoC FPGAs.</p>
     </div>
    </div>
    <div class="clearfix colelem" id="pu18268-4"><!-- group -->
     <div class="clearfix grpelem" id="u18268-4"><!-- content -->
      <p>Software Development Tools</p>
     </div>
     <div class="body_text clearfix grpelem" id="u18244-6"><!-- content -->
      <p>Explore the tools used for developing SoC code for Linux, bare-metal, and commercial OS-based applications.</p>
      <p>&nbsp;</p>
      <p>&nbsp;</p>
     </div>
    </div>
    <div class="clearfix colelem" id="pu18271-4"><!-- group -->
     <div class="clearfix grpelem" id="u18271-4"><!-- content -->
      <p>Ecosystem</p>
     </div>
     <div class="body_text clearfix grpelem" id="u18246-4"><!-- content -->
      <p>Discover the SoC FPGA embedded ecosystem including operating systems, development tools, &quot;soft&quot; IP cores, development boards, and design service partners.</p>
     </div>
    </div>
    <div class="clearfix colelem" id="pu18274-4"><!-- group -->
     <div class="clearfix grpelem" id="u18274-4"><!-- content -->
      <p>Documentation and Support</p>
     </div>
     <div class="body_text clearfix grpelem" id="u18260-4"><!-- content -->
      <p>Find technical content and support resources to assist in hardware and software development.</p>
     </div>
    </div>
    <ul class="AccordionWidget clearfix colelem" id="accordionu5721"><!-- vertical box -->
     <li class="AccordionPanel borderbox clearfix colelem" id="u5776"><!-- vertical box --><div class="AccordionPanelTab borderbox clearfix colelem" id="u5777-4"><!-- content --><div class="section_head" id="u5777-3"><p>Fundamentals</p></div></div><div class="AccordionPanelContent disn borderbox clearfix colelem" id="u5778"><!-- column --><div class="position_content" id="u5778_position_content"><div class="body_text clearfix colelem" id="u5779-21"><!-- content --><p>Intel SoC FPGAs are unique in that the FPGA portion of the device can be customized by adding hardware functions. Imagine for example a device with multiple copies of a peripheral (e.g. 20 UARTs), custom peripheral set (e.g. 3 UARTs, 50 GPIO, 3 Ethernet, 8 PWM), application specific hardware accelerators (e.g. FIR, FFT, image processing), or some combination thereof.</p><p>&nbsp;</p><p>For the embedded software developer this means the following:</p><p>&nbsp;</p><ol class="list0 nls-None" id="u5779-15"><li>Software can configure, and re-configure, the FPGA hardware at run time (e.g. change the peripheral set).</li><li>Custom hardware in the FPGA can be accessed as memory-mapped peripherals by the processor.</li><li>Software support for FPGA hardware must be provided in the board support package.</li><li>Device tree overlays can be applied or removed dynamically at run time to update software support for FPGA peripherals.</li></ol><p>&nbsp;</p><p>The sections below cover some of the fundamental topics related to SoC FPGA software development:</p><p>&nbsp;</p></div><a class="anchor_item colelem" id="top"></a><div class="TabbedPanelsWidget clearfix colelem" id="tab-panelu5780"><!-- vertical box --><div class="TabbedPanelsTabGroup clearfix colelem" id="u5804"><!-- horizontal box --><div class="TabbedPanelsTab clearfix grpelem" id="u5813"><!-- horizontal box --><div class="NoWrap tab_head clearfix grpelem" id="u5816-4"><!-- content --><p>CPU Boot</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u5805"><!-- horizontal box --><div class="NoWrap tab_head clearfix grpelem" id="u5807-4"><!-- content --><p>HW/SW Handoff</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u9135"><!-- horizontal box --><div class="NoWrap tab_head clearfix grpelem" id="u9138-4"><!-- content --><p>Configuring the FPGA</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u5817"><!-- horizontal box --><div class="NoWrap tab_head clearfix grpelem" id="u5818-4"><!-- content --><p>Accessing FPGA HW</p></div></div></div><div class="TabbedPanelsContentGroup clearfix colelem" id="u5781"><!-- stack box --><div class="TabbedPanelsContent clearfix grpelem" id="u5794"><!-- group --><div class="clearfix grpelem" id="u5797-101"><!-- content --><p class="bold" id="u5797-2">CPU Boot Flow</p><p class="body_text" id="u5797-3">&nbsp;</p><p class="body_text" id="u5797-5">A typical boot flow includes the following stages:</p><p class="body_text" id="u5797-6">&nbsp;</p><ul class="list0 nls-None" id="u5797-15"><li class="body_text" id="u5797-8">BootROM</li><li class="body_text" id="u5797-10">Preloader</li><li class="body_text" id="u5797-12">Boot Loader</li><li class="body_text" id="u5797-14">OS or RTOS</li></ul><p class="body_text" id="u5797-16">&nbsp;</p><p class="body_text" id="u5797-18">The boot process always begins with the BootROM and proceeds to the Preloader and (typically) a boot loader, OS, and application software.</p><p class="body_text" id="u5797-19">&nbsp;</p><p class="body_text" id="u5797-20">&nbsp;</p><p class="body_text" id="u5797-22">BootROM</p><p class="body_text">&nbsp;</p><p class="body_text" id="u5797-25">On power up, the processor executes the BootROM code which resides in on-chip ROM. The primary role of the BootROM is to initialize the hardware components needed to load the next stage boot software, the Preloader. The BootROM fetches the Preloader binaries from serial NOR flash, NAND flash or SD/MMC flash memory based on the boot select pins (BSEL). The BootROM uses the clock select pins (CSEL) to determine the clocks to be used.</p><p class="body_text" id="u5797-26">&nbsp;</p><p class="body_text" id="u5797-28">Instead of running the Preloader from Flash, the BootROM can optionally:</p><p class="body_text" id="u5797-29">&nbsp;</p><ul class="list0 nls-None" id="u5797-34"><li class="body_text" id="u5797-31">Run Preloader code stored in FPGA memory</li><li class="body_text" id="u5797-33">Run code from on-chip RAM - this option can be used only on Warm reset</li></ul><p class="body_text">&nbsp;</p><p class="body_text">&nbsp;</p><p class="body_text" id="u5797-38">Preloader</p><p class="body_text">&nbsp;</p><p class="body_text" id="u5797-41">The main functions of the Preloader are:</p><p class="body_text" id="u5797-42">&nbsp;</p><ul class="list0 nls-None" id="u5797-49"><li class="body_text" id="u5797-44">Initialize the SDRAM interface including SDRAMâ€™s PLL configuration and interface calibration.</li><li class="body_text" id="u5797-46">Copy the Bootloader image from NAND, SD/MMC or serial NOR flash to SDRAM.</li><li class="body_text" id="u5797-48">Pass control to the Bootloader.</li></ul><p class="body_text" id="u5797-50">&nbsp;</p><p class="body_text" id="u5797-52">In addition to the above, the Preloader also:</p><p class="body_text" id="u5797-53">&nbsp;</p><ul class="list0 nls-None" id="u5797-64"><li class="body_text" id="u5797-55">Configures the processor's I/Os through the Scan Manager.</li><li class="body_text" id="u5797-57">Configures the processor pin muxing through System Manager.</li><li class="body_text" id="u5797-59">Re-configures the PLLs based on user specified settings.</li><li class="body_text" id="u5797-61">Releases all, or specific, peripherals from reset through Reset Manager.</li><li class="body_text" id="u5797-63">Initializes the required flash controller (either NAND, SD/MMC or QSPI) based on boot options.</li></ul><p class="body_text">&nbsp;</p><p class="body_text">&nbsp;</p><p class="body_text" id="u5797-68">Bootloader</p><p class="body_text">&nbsp;</p><p class="body_text" id="u5797-71">The main functions of the boot loader are:</p><p class="body_text" id="u5797-72">&nbsp;</p><ul class="list0 nls-None" id="u5797-83"><li class="body_text" id="u5797-74">Set up the OS environment.</li><li class="body_text" id="u5797-78">Fetch the OS image from NAN<span id="u5797-76">D</span>, SD/MMC, serial NOR flash, Ethernet through TFTP, or USB mass storage.</li><li class="body_text" id="u5797-80">Copy the boot image to SDRAM and pass control to subsequent boot image.</li><li class="body_text" id="u5797-82">Provide a console for user operations such as modifying the Device Tree Blob (DTB) and boot arguments.</li></ul><p class="body_text" id="u5797-84">&nbsp;</p><p class="body_text" id="u5797-86">The Bootloader used in this example is U-Boot. U-Boot is an open source, primary boot loader used in embedded devices. U-Boot is licensed under GPL as it is an open source framework.</p><p class="body_text" id="u5797-87">&nbsp;</p><p class="body_text" id="u5797-92"><span id="u5797-88">For more details on booting see: </span><a class="nonblock" href="https://documentation.altera.com/#/link/sfo1410143707420/sfo1410067598309" target="_blank" title="Altera.com"><span id="u5797-89">Hard Processor System Technical Reference Manual</span></a><span id="u5797-91"> &gt; Booting and Configuration</span></p><p class="body_text" id="u5797-97"><span id="u5797-93">For more details on U-Boot see: </span><a class="nonblock" href="http://www.denx.de/wiki/U-Boot/Documentation" target="_blank" title="Denx Web Site"><span id="u5797-94">http://www.denx.de/wiki/U-Boot/Documentation</span></a><span id="u5797-96">.</span></p><p class="body_text" id="u5797-98">&nbsp;</p><p class="body_text" id="u5797-99">&nbsp;</p></div><div class="clip_frame grpelem" id="u6257"><!-- image --><img class="block" id="u6257_img" src="images/boot_flow.jpg?crc=3775540936" alt="" width="442" height="51"/></div><div class="bold clearfix grpelem" id="u9568-5"><!-- content --><p><a class="nonblock anim_swing" href="learn.html#top">Back to Top</a></p></div></div><div class="TabbedPanelsContent invi clearfix grpelem" id="u5798"><!-- column --><div class="clearfix colelem" id="pu5799-17"><!-- group --><div class="clearfix grpelem" id="u5799-17"><!-- content --><p class="bold" id="u5799-2">Hardware-to-Software Handoff</p><p class="body_text">&nbsp;</p><p class="body_text" id="u5799-5">Files generated by the FPGA design tools (i.e. Quartus Prime &amp; Qsys) are &quot;input&quot; files from which the the Preloader code, DS-5 debugger information, and the device tree are generated.</p><p class="body_text" id="u5799-6">&nbsp;</p><p class="body_text" id="u5799-7">&nbsp;</p><p class="body_text" id="u5799-9">Preloader Generation</p><p class="body_text" id="u5799-10">&nbsp;</p><p class="body_text" id="u5799-15">The Preloader Generator tool creates a custom <span>Preloader</span> based on the settings made by the hardware engineer (e.g. HPS peripherals used, SDRAM settings, etc.).</p></div><div class="clip_frame grpelem" id="u5800"><!-- image --><img class="block" id="u5800_img" src="images/handoff.jpg?crc=3967898808" alt="" width="551" height="276"/></div></div><div class="body_text clearfix colelem" id="u5802-28"><!-- content --><p id="u5802-5"><span id="u5802">For more details see: </span><a class="nonblock" href="https://documentation.altera.com/#/link/lro1402536290550/lro1402428237110" target="_blank" title="SoC EDS User Guide"><span id="u5802-2">SoC EDS User Guide</span></a><span id="u5802-4"> &gt; Boot Tools User Guide</span></p><p id="u5802-6">&nbsp;</p><p id="u5802-7">&nbsp;</p><p id="u5802-9">System View Description (.svd) File Generation</p><p id="u5802-10">&nbsp;</p><p id="u5802-12">A unique feature of the ARM DS-5 debugger Intel Edition is the ability to access registers of soft IP cores within the FPGA fabric using Cortex Microcontroller Software Interface Standard (CMSIS) System View Description (.svd) files. With this feature, you can easily read and modify the soft IP registers directly from the DS-5 debugger the same way you can for processor registers.</p><p id="u5802-13">&nbsp;</p><p id="u5802-14">&nbsp;</p><p id="u5802-16">Device Tree Generation</p><p id="u5802-17">&nbsp;</p><p id="u5802-19">A Device Tree is a data structure that describes the underlying hardware to an operating system - primarily Linux. By passing this data structure to the OS kernel, a single OS binary may be able to support many variations of hardware. This flexibility is particularly important when the hardware includes an FPGA. The generated Device Tree describes the HPS peripherals, selected FPGA Soft IP, and peripherals that are board dependent.</p><p id="u5802-20">&nbsp;</p><p id="u5802-25"><span id="u5802-21">For more details visit: </span>Rocketboards.org &gt; <a class="nonblock" href="https://rocketboards.org/foswiki/Documentation/DeviceTreeGenerator" target="_blank" title="RocketBoards.org">DeviceTreeGenerator</a></p><p id="u5802-26">&nbsp;</p></div><div class="pointer_cursor bold clearfix colelem" id="u9567-5"><!-- content --><a class="block anim_swing" href="learn.html#top"><!-- Block link tag --></a><p><a class="nonblock anim_swing" href="learn.html#top">Back to Top</a></p></div></div><div class="TabbedPanelsContent invi clearfix grpelem" id="u9139"><!-- column --><div class="clearfix colelem" id="u9159-51"><!-- content --><p class="body_text" id="u9159-2">The FPGA portion of the device can be considered much like an embedded RAM in that it needs to be loaded before it can be used. That process is called &quot;configuring&quot; the FPGA.</p><p class="bold" id="u9159-3">&nbsp;</p><p class="bold" id="u9159-5">Configuring the FPGA</p><p>&nbsp;</p><p class="body_text" id="u9159-8">The FPGA can be configured (or re-configured) in several ways:</p><p class="body_text" id="u9159-9">&nbsp;</p><ul class="list0 nls-None" id="u9159-16"><li class="body_text" id="u9159-11">From software (e.g. Preloader, UBoot, Linux, etc.)</li><li class="body_text" id="u9159-13">From a dedicated external configuration flash memory (serial or parallel)</li><li class="body_text" id="u9159-15">With the Quartus Programmer tool over a JTAG interface.</li></ul><p class="body_text" id="u9159-17">&nbsp;</p><p class="body_text" id="u9159-19">In the DE10-Nano reference design, the FPGA is configured by U-Boot as illustrated in the code fragment below:</p><p class="body_text" id="u9159-20">&nbsp;</p><p class="body_text" id="u9159-22">echo ---Booting DE10-Nano SOC GHRD---</p><p class="body_text" id="u9159-24">echo ---Programming FPGA---</p><p class="body_text" id="u9159-26"># Load rbf from FAT partition into memory</p><p class="body_text" id="u9159-28">fatload mmc 0:1 $fpgadata DE10-Nano_SOC_GHRD/output_files/DE10-Nano_SOC_GHRD.rbf;</p><p class="body_text" id="u9159-30"># Program FPGA</p><p class="body_text" id="u9159-32">fpga load 0 $fpgadata $filesize;</p><p class="body_text" id="u9159-33">&nbsp;</p><p class="bold" id="u9159-34">&nbsp;</p><p class="bold" id="u9159-36">Device &quot;Boot&quot;</p><p class="body_text" id="u9159-37">&nbsp;</p><p class="body_text" id="u9159-39">Since the device contains both a processor system and FPGA, a full device &quot;boot&quot; consists of booting the CPU and configuring the FPGA. Cyclone V SoC supports three boot options, all of which are supported by the DE10-Nano board hardware:</p><p class="body_text" id="u9159-40">&nbsp;</p><ul class="list0 nls-None" id="u9159-47"><li class="body_text" id="u9159-42">Independent CPU/FPGA boot</li><li class="body_text" id="u9159-44">CPU boots first</li><li class="body_text" id="u9159-46">FPGA boots first</li></ul><p class="body_text" id="u9159-48">&nbsp;</p><p class="body_text" id="u9159-49">&nbsp;</p></div><div class="clearfix colelem" id="pu9442-7"><!-- group --><div class="body_text clearfix grpelem" id="u9442-7"><!-- content --><p id="u9442-2">Processor Boots First</p><p id="u9442-3">&nbsp;</p><p id="u9442-5">The CPU boots first from QSPI, NAND, or SD/MMC Flash, and the FPGA is then configured under software control. This is the default behavior of the DE10-Nano board.</p></div><div class="clip_frame grpelem" id="u9214"><!-- image --><img class="block" id="u9214_img" src="images/boot-cpu_first.jpg?crc=4128884226" alt="" width="537" height="300"/></div></div><div class="clearfix colelem" id="pu9177-7"><!-- group --><div class="body_text clearfix grpelem" id="u9177-7"><!-- content --><p id="u9177-2">Independent Boot</p><p id="u9177-3">&nbsp;</p><p id="u9177-5">The CPU is booted, and FPGA configured independently, just as thought they were two discrete&nbsp; devices. A hardware block inside the HPS called the FPGA manager monitors the boot process and notifies the CPU once the FPGA has been configured.</p></div><div class="clip_frame grpelem" id="u9208"><!-- image --><img class="block" id="u9208_img" src="images/boot-independent.jpg?crc=508033116" alt="" width="581" height="299"/></div></div><div class="clearfix colelem" id="pu9443-13"><!-- group --><div class="body_text clearfix grpelem" id="u9443-13"><!-- content --><p id="u9443-2">FPGA Is Configured&nbsp; First</p><p id="u9443-3">&nbsp;</p><p id="u9443-5">The FPGA is configured first from external Flash or PCIe interface, and then the processor is booted.</p><p id="u9443-6">&nbsp;</p><p id="u9443-8">Option 1: Boot code for the processor can come from an external interface provided by the FPGA fabric, such as a backplane or proprietary interface implemented in programmable logic.</p><p id="u9443-9">&nbsp;</p><p id="u9443-11">Option 2: The processor can also get boot code from a pre-initialized RAM that is part of the FPGA image.</p></div><div class="clip_frame grpelem" id="u9444"><!-- image --><img class="block" id="u9444_img" src="images/boot_fpga_first.jpg?crc=222757031" alt="" width="584" height="309"/></div></div><div class="body_text clearfix colelem" id="u16546-7"><!-- content --><p id="u16546-2">Note:</p><p id="u16546-3">&nbsp;</p><p id="u16546-5">The DE10-Nano board includes a serial flash device (EPCS128) for configuring the FPGA at power-up. To enable this use case, the MSEL switches must be set as shown below. The default image stored in the EPCS flash contains a hardware design that blinks the user LEDs. It does not contain boot code for the HPS.</p></div><div class="clip_frame clearfix colelem" id="u16549"><!-- image --><img class="position_content" id="u16549_img" src="images/config%20switches.jpg?crc=3960350270" alt="" width="584" height="252"/></div><div class="bold clearfix colelem" id="u9566-5"><!-- content --><p><a class="nonblock anim_swing" href="learn.html#top">Back to Top</a></p></div></div><div class="TabbedPanelsContent invi clearfix grpelem" id="u5782"><!-- column --><div class="clearfix colelem" id="pu5793-25"><!-- group --><div class="clearfix grpelem" id="u5793-25"><!-- content --><p class="bold" id="u5793-2">HPS / FPGA Interface Bridges</p><p class="body_text">&nbsp;</p><p class="body_text" id="u5793-5">The CPU and FPGA can communicate across three unique, memory-mapped interface bridges.</p><p class="body_text" id="u5793-6">&nbsp;</p><ul class="list0 nls-None" id="u5793-10"><li class="body_text" id="u5793-9"><span id="u5793-7">HPS-to-FPGA Bridge</span>: This bridge provides a wide, high bandwidth interface for the CPU to communicate with the FPGA (i.e. CPU is the master).</li></ul><p class="body_text" id="u5793-11">&nbsp;</p><p class="body_text" id="u5793-12">&nbsp;</p><ul class="list0 nls-None" id="u5793-16"><li class="body_text" id="u5793-15"><span id="u5793-13">FPGA-to-HPS Bridge</span>: This bridge provides a wide, high bandwidth interface for the FPGA to communicate with the CPU (i.e. FPGA is the master).</li></ul><p class="body_text" id="u5793-17">&nbsp;</p><p class="body_text" id="u5793-18">&nbsp;</p><ul class="list0 nls-None" id="u5793-22"><li class="body_text" id="u5793-21"><span id="u5793-19">Lightweight HPS-to-FPGA bridge</span>: This bridge provides an alternate path for the CPU to initiate transactions with the FPGA. It is intended to carry traffic that is random in nature (i.e. not a continuous stream of data). This is the port typically used to communicate with the control and status registers of &quot;soft&quot; IP cores (peripherals) in the FPGA.</li></ul><p class="body_text" id="u5793-23">&nbsp;</p></div><div class="clip_frame grpelem" id="u5785"><!-- image --><img class="block" id="u5785_img" src="images/soc_bridges.jpg?crc=199273124" alt="" width="430" height="419"/></div></div><div class="clearfix colelem" id="u5783-25"><!-- content --><p class="body_text" id="u5783-5"><span id="u5783">For more details see: </span><a class="nonblock" href="https://documentation.altera.com/#/link/sfo1410143707420/sfo1410067598309" target="_blank" title="Cyclone V Device Handbook, Volume 3: Hard Processor System Technical Reference Manual"><span id="u5783-2">Hard Processor System Technical Reference Manual</span></a><span id="u5783-4"> &gt; System Interconnect</span></p><p class="bold" id="u5783-6">&nbsp;</p><p class="bold" id="u5783-7">&nbsp;</p><p class="bold" id="u5783-10"><span id="u5783-8">Accessing FPGA Peripherals</span><span id="u5783-9"></span></p><p class="body_text" id="u5783-11">&nbsp;</p><p class="body_text" id="u5783-13">The register interface of memory-mapped peripherals implemented in the FPGA logic can be accessed in several ways:</p><p class="body_text" id="u5783-14">&nbsp;</p><p class="body_text" id="u5783-16">Application Software Development</p><p class="body_text" id="u5783-17">&nbsp;</p><ul class="list0 nls-None" id="u5783-20"><li class="body_text" id="u5783-19">Bare-metal software using Hardware Libraries (HWLibs)</li></ul><ul class="list0 nls-None" id="u5783-23"><li class="body_text" id="u5783-22">OS drivers</li></ul></div><div class="clearfix colelem" id="pu5792-50"><!-- group --><div class="clearfix grpelem" id="u5792-50"><!-- content --><p class="body_text" id="u5792">&nbsp;</p><p class="body_text" id="u5792-2">&nbsp;</p><p class="body_text" id="u5792-4">Test &amp; Debug (R/W registers via JTAG)</p><p class="body_text" id="u5792-5">&nbsp;</p><ul class="list0 nls-None" id="u5792-8"><li class="body_text" id="u5792-7">Software debugger - During the HW/SW handoff, a .svd file is generated that tells ARM DS-5 (Intel SoC FPGA Edition debugger) about the peripherals in the FPGA and allows the debugger to access them just like it does CPU registers.</li></ul><p class="body_text" id="u5792-9">&nbsp;</p><p class="body_text" id="u5792-10">&nbsp;</p><ul class="list0 nls-None" id="u5792-13"><li class="body_text" id="u5792-12">System Console - This tool is provided for the hardware developer so that they can access IP cores in the FPGA during hardware debug and/or board bring-up.</li></ul><p class="body_text" id="u5792-14">&nbsp;</p><p class="body_text" id="u5792-19"><span id="u5792-15">Click </span><a class="nonblock" href="https://www.altera.com/products/design-software/fpga-design/quartus-prime/features/qts-systems-console.html" target="_blank"><span id="u5792-16">here</span></a><span id="u5792-18"> for details on using System Console</span></p><p class="body_text" id="u5792-20">&nbsp;</p><p class="body_text" id="u5792-21">&nbsp;</p><p class="body_text" id="u5792-22">&nbsp;</p><p class="bold" id="u5792-24">Other Interfaces</p><p class="bold" id="u5792-25">&nbsp;</p><p class="body_text" id="u5792-27">Interrupts</p><p class="body_text" id="u5792-28">&nbsp;</p><p class="body_text" id="u5792-30">You can configure the HPS component to provide 64 general-purpose FPGA-to-HPS interrupts, allowing soft IP in the FPGA fabric to trigger interrupts to the MPUâ€™s generic interrupt controller (GIC).</p><p class="body_text" id="u5792-31">&nbsp;</p><p class="body_text" id="u5792-33">GPIO Peripheral</p><p class="body_text" id="u5792-34">&nbsp;</p><p class="body_text" id="u5792-36">Signals from logic in the FPGA can be connected to the general purpose IO (GPIO) peripheral of the HPS. This is an input-only interface with 14-bit wide width.</p><p class="body_text" id="u5792-37">&nbsp;</p><p class="body_text" id="u5792-39">General Purpose Input Register</p><p class="body_text" id="u5792-40">&nbsp;</p><p class="body_text" id="u5792-42">Up to 32 signals from the FPGA can be connected to a general purpose input register and read under software control.</p><p class="body_text" id="u5792-43">&nbsp;</p><p class="body_text" id="u5792-45">General Purpose Output Register</p><p class="body_text" id="u5792-46">&nbsp;</p><p class="body_text" id="u5792-48">The general purpose output register can be used to send data to the FPGA under software control.</p></div><div class="clearfix grpelem" id="pu5790"><!-- column --><div class="clip_frame colelem" id="u5790"><!-- image --><img class="block" id="u5790_img" src="images/register_view.jpg?crc=418281144" alt="" width="408" height="380"/></div><div class="clip_frame colelem" id="u5787"><!-- image --><img class="block" id="u5787_img" src="images/other_if.jpg?crc=82722835" alt="" width="463" height="362"/></div></div></div><div class="bold clearfix colelem" id="u9569-5"><!-- content --><p><a class="nonblock anim_swing" href="learn.html#top">Back to Top</a></p></div></div></div></div></div></div></li>
     <li class="AccordionPanel borderbox clearfix colelem" id="u22212"><!-- vertical box --><div class="AccordionPanelTab borderbox clearfix colelem" id="u22222-4"><!-- content --><div class="section_head" id="u22222-3"><p id="u22222-2">Software Development Tools</p></div></div><div class="AccordionPanelContent disn borderbox clearfix colelem" id="u22213"><!-- group --><div class="body_text clearfix grpelem" id="u22238-8"><!-- content --><p>Tools used to develop and debug embedded software for Intel SoC FPGA devices vary depending on whether you are writing code to run on the Linux OS, bare-metal, or commercial OS/RTOS. Be sure to check the Altera web site (<a class="nonblock" href="https://www.altera.com/products/soc/tools_and_software.html" target="_blank">here</a>) for details on the latest development tools available for SoC FPGA devices.</p><p>&nbsp;</p></div><div class="TabbedPanelsWidget clearfix grpelem" id="tab-panelu22241"><!-- vertical box --><div class="TabbedPanelsTabGroup clearfix colelem" id="u22242"><!-- horizontal box --><div class="TabbedPanelsTab clearfix grpelem" id="u22243"><!-- horizontal box --><div class="NoWrap tab_head clearfix grpelem" id="u22245-4"><!-- content --><p>Linux</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u22251"><!-- horizontal box --><div class="NoWrap tab_head clearfix grpelem" id="u22254-4"><!-- content --><p>Bare-Metal or OS/RTOS</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u22247"><!-- horizontal box --><div class="NoWrap tab_head clearfix grpelem" id="u22248-4"><!-- content --><p>Design Utilities</p></div></div></div><div class="TabbedPanelsContentGroup clearfix colelem" id="u22255"><!-- stack box --><div class="TabbedPanelsContent clearfix grpelem" id="u22270"><!-- column --><div class="body_text clearfix colelem" id="u22285-9"><!-- content --><p>The SoC Embedded Design Suite (<span title="Altera.com">SoC EDS</span>) provides a complete development environment for Intel's SoC FPFAs. The SoC EDS installation includes the Linaro GCC toolchain, ARM DS-5 Intel SoC FPGA Edition, HW Libraries, and other useful tools. Visit the <a class="nonblock" href="https://www.altera.com/products/design-software/embedded-software-developers/soc-eds/overview.html" target="_blank" title="Altera.com">SoC EDS webpage</a> to learn more.</p></div><div class="clearfix colelem" id="ppu22277"><!-- group --><div class="clearfix grpelem" id="pu22277"><!-- group --><div class="clearfix grpelem" id="u22277"><!-- group --><div class="body_text clearfix grpelem" id="u22278-4"><!-- content --><p>USB Blaster II JTAG Cable - designed into the DE10-Nano board</p></div></div><div class="clearfix grpelem" id="u22273"><!-- group --><div class="bold clearfix grpelem" id="u22274-4"><!-- content --><p>Debug:</p></div></div></div><div class="clearfix grpelem" id="u22283"><!-- group --><div class="body_text clearfix grpelem" id="u22284-14"><!-- content --><p><a class="nonblock" href="https://www.altera.com/products/design-software/embedded-software-developers/soc-eds/ds-5-toolkit.html" target="_blank" title="Altera.com">ARM DS-5 Intel SoC FPGA Edition</a></p><p>&nbsp;</p><p><span id="u22284-5">Learn more about DS-5</span><a class="nonblock" href="http://ds.arm.com/altera/altera-eval-edition/"><span id="u22284-6"> </span></a><span id="u22284-8">from</span> <a class="nonblock" href="https://developer.arm.com/products/software-development-tools/ds-5-development-studio/editions/customized-editions/altera" target="_blank">ARM</a></p></div></div><div class="clearfix grpelem" id="u22281"><!-- group --><div class="bold clearfix grpelem" id="u22282-4"><!-- content --><p>Develop:</p></div></div></div><div class="clearfix colelem" id="pu22271"><!-- group --><div class="clearfix grpelem" id="u22271"><!-- group --><div class="body_text clearfix grpelem" id="u22272-10"><!-- content --><p>Linaro GCC toolchain (included with SoC EDS)</p><p>&nbsp;</p><p><span id="u22272-4">Learn more about DS-5 from</span> <a class="nonblock" href="https://wiki.linaro.org/Platform/DevPlatform/DS5" target="_blank">Linaro</a></p></div></div><div class="clearfix grpelem" id="u22275"><!-- group --><div class="bold clearfix grpelem" id="u22276-4"><!-- content --><p>Build:</p></div></div><div class="clearfix grpelem" id="u22286"><!-- group --><div class="bold clearfix grpelem" id="u22287-4"><!-- content --><p>Profile:</p></div></div><div class="clearfix grpelem" id="u22279"><!-- group --><div class="body_text clearfix grpelem" id="u22280-5"><!-- content --><p><a class="nonblock" href="https://www.altera.com/products/design-software/embedded-software-developers/soc-eds/ds-5-toolkit.html" target="_blank" title="Altera.com">ARM Streamline Performance Analyzer</a></p></div></div></div></div><div class="TabbedPanelsContent invi clearfix grpelem" id="u22256"><!-- column --><div class="body_text clearfix colelem" id="u22261-4"><!-- content --><p>SoC EDS and DS-5 Intel SoC FPGA Edition provides the complete SoC bare-metal development environment.&nbsp; This includes the following:</p></div><div class="clearfix colelem" id="pu22266"><!-- group --><div class="clearfix grpelem" id="u22266"><!-- group --><div class="clearfix grpelem" id="u22267-11"><!-- content --><p class="body_text"><a class="nonblock" href="https://www.altera.com/products/design-software/embedded-software-developers/soc-eds/ds-5-toolkit.html" target="_blank" title="Altera.com">ARM DS-5 Intel SoC FPGA Edition</a></p><p class="Learn-More-Link">&nbsp;</p><p class="Learn-More-Link" id="u22267-9"><span title="Altera.com" id="u22267-5">Learn more about DS-5 from</span><span title="Altera.com"> </span><a class="nonblock" href="https://developer.arm.com/products/software-development-tools/ds-5-development-studio/editions/customized-editions/altera" target="_blank" title="Altera.com">ARM</a></p></div></div><div class="clearfix grpelem" id="u22257"><!-- group --><div class="bold clearfix grpelem" id="u22258-4"><!-- content --><p>Develop:</p></div></div><div class="clearfix grpelem" id="u22264"><!-- group --><div class="body_text clearfix grpelem" id="u22265-4"><!-- content --><p>USB Blaster II JTAG Cable - designed into the DE10-Nano board</p></div></div><div class="clearfix grpelem" id="u22259"><!-- group --><div class="bold clearfix grpelem" id="u22260-4"><!-- content --><p>Debug:</p></div></div></div><div class="clearfix colelem" id="pu22268"><!-- group --><div class="clearfix grpelem" id="u22268"><!-- group --><div class="bold clearfix grpelem" id="u22269-4"><!-- content --><p>Build:</p></div></div><div class="clearfix grpelem" id="u22262"><!-- group --><div class="body_text clearfix grpelem" id="u22263-6"><!-- content --><p>ARM Compiler 5 (installed with ARM DS-5 Intel SoC FPGA Edition)</p><p>Intel EABI GCC Compiler</p></div></div></div></div><div class="TabbedPanelsContent invi clearfix grpelem" id="u22288"><!-- group --><div class="body_text clearfix grpelem" id="u22289-15"><!-- content --><p>Several design utilities are provided to simplify common development tasks including:</p><p>&nbsp;</p><ul class="list0 nls-None" id="u22289-13"><li><a class="nonblock" href="https://documentation.altera.com/#/link/lro1402536290550/lro1402546886415" target="_blank" title="Altera.com">Flash Programmer</a></li><li><a class="nonblock" href="https://documentation.altera.com/#/link/lro1402536290550/lro1404171917604" target="_blank" title="Altera.com">SD Card Boot Utility</a></li><li><a class="nonblock" href="https://documentation.altera.com/#/link/lro1402536290550/lro1404239215130" target="_blank" title="Altera.com">Device Tree Generator</a></li></ul></div></div></div></div></div></li>
     <li class="AccordionPanel borderbox clearfix colelem" id="u5772"><!-- vertical box --><div class="AccordionPanelTab borderbox clearfix colelem" id="u5775-4"><!-- content --><div class="section_head" id="u5775-3"><p>Ecosystem</p></div></div><div class="AccordionPanelContent disn borderbox clearfix colelem" id="u5773"><!-- group --><div class="clearfix grpelem" id="pu9915"><!-- group --><a class="nonblock nontext clip_frame grpelem" id="u9915" href="https://www.altera.com/products/soc/portfolio/cyclone-v-soc/ecosystem.html" target="_blank"><!-- image --><img class="block" id="u9915_img" src="images/ecosystem.jpg?crc=3847525910" alt="" title="Altera.com" width="315" height="213"/></a><div class="body_text clearfix grpelem" id="u5774-7"><!-- content --><p>Intel SoC FPGA devices inherit the rich ecosystem available for ARM software development. In addition to operating systems and development tools, a wide range of IP cores (for use in the FPGA), development boards, and design services partners are available. Visit the Cyclone V SoC &gt; Ecosystem page at Altera.com (<a class="nonblock" href="https://www.altera.com/products/soc/portfolio/cyclone-v-soc/ecosystem.html" target="_blank" title="Altera.com">here</a>) to learn more about:</p></div></div><div class="body_text clearfix grpelem" id="u8250-16"><!-- content --><ul class="list0 nls-None" id="u8250-13"><li>Operating system support</li><li>Development Tools</li><li>&quot;Soft&quot; IP cores for Intel FPGAs (e.g. peripherals, interfaces, CPUs, etc.)</li><li>Design services partners</li><li>Development boards</li><li>Systems-on-Module (SOM)</li></ul><p>&nbsp;</p></div></div></li>
     <li class="AccordionPanel borderbox clearfix colelem" id="u9658"><!-- vertical box --><div class="AccordionPanelTab borderbox clearfix colelem" id="u9659-4"><!-- content --><div class="section_head" id="u9659-3"><p>Documentation and Support</p></div></div><div class="AccordionPanelContent disn borderbox clearfix colelem" id="u9660"><!-- group --><div class="clearfix grpelem" id="u9690-52"><!-- content --><p class="bold" id="u9690-2">DE10-Nano Board:</p><ul class="list0 nls-None" id="u9690-15"><li class="body_text"><a class="nonblock" href="http://www.terasic.com.tw/cgi-bin/page/archive_download.pl?Language=English&amp;No=1046&amp;FID=1c19d1d50e0ee9b21678e881004f6d81" target="_blank" title="Download DE10-Nano_User_manual.pdf">User Manual</a></li><li class="body_text"><a class="nonblock" href="assets/de10-nano-schematic.pdf" target="_blank" title="de10-nano-schematic.pdf">Schematic</a></li><li class="body_text"><a class="nonblock" href="assets/de10-nano_silk-top.pdf" target="_blank" title="de10-nano_silk-top.pdf">Silkscreen (top)</a></li><li class="body_text"><a class="nonblock" href="assets/de10-nano_silk-bot.pdf" target="_blank" title="de10-nano_silk-bot.pdf">Silkscreen (bottom)</a></li></ul><p class="body_text">&nbsp;</p><p class="body_text">&nbsp;</p><p class="bold" id="u9690-19">Cyclone V SoC Device:</p><ul class="list0 nls-None" id="u9690-32"><li class="body_text">Complete list of technical <a class="nonblock" href="https://www.altera.com/products/soc/portfolio/cyclone-v-soc/support.html" target="_blank" title="Cyclone V SoC &gt; Support">documents</a></li><li class="body_text"><span title="Altera.com">Cyclone V SoC Device </span><a class="nonblock" href="https://www.altera.com/products/soc/portfolio/cyclone-v-soc/overview.html" target="_blank" title="Cyclone V SoC &gt; Overview">Overview</a></li><li class="body_text"><span title="Altera.com">Hard Processor System </span><a class="nonblock" href="https://documentation.altera.com/#/link/sfo1410143707420/sfo1410067598309" target="_blank" title="Cyclone V SoC Technical Reference Manual">Technical Reference Manual</a></li></ul><p class="body_text">&nbsp;</p><p class="body_text">&nbsp;</p><p class="bold" id="u9690-36">Embedded Software:</p><ul class="list0 nls-None" id="u9690-41"><li class="body_text"><span title="Altera.com">SoC Embedded Design Suite </span><a class="nonblock" href="https://documentation.altera.com/#/link/lro1402536290550/lro1402428237110" target="_blank" title="Intel SoC FPGA Embedded Design Suite User Guide">User Guide</a></li></ul><ul class="list0 nls-None" id="u9690-48"><li class="body_text" id="u9690-47"><span title="Take me to Rocketboards.org">Linux related</span><a class="nonblock" href="https://rocketboards.org/foswiki/view/Documentation/DE10NanoDevelopmentBoard" target="_blank" title="Take me to Rocketboards.org"> </a><a class="nonblock" href="https://rocketboards.org/foswiki/view/Documentation/WebHome" target="_blank" title="Rocketboards.org Documentation Portal">documentation</a></li></ul><p class="body_text">&nbsp;</p><p class="body_text" title="PDF Document">&nbsp;</p></div><div class="clearfix grpelem" id="pu9930-28"><!-- column --><div class="clearfix colelem" id="u9930-28"><!-- content --><p class="bold" id="u9930-2">On-Line Training (Altera.com)</p><p class="body_text">&nbsp;</p><ul class="list0 nls-None" id="u9930-12"><li class="body_text">New to FPGA design? <a class="nonblock" href="https://www.altera.com/support/support-resources/support-centers/spt-index-guide.html" target="_blank" title="Getting Started With Altera">Start Here</a></li><li class="body_text">Intel FPGA Training: <a class="nonblock" href="https://www.altera.com/support/training/curricula.html#softwaredevelopment" target="_blank" title="Intel FPGA Technical Training">Curriculum</a></li></ul><p class="body_text">&nbsp;</p><p class="body_text">&nbsp;</p><p class="bold" id="u9930-16">Technical Support For Linux:</p><p class="body_text">Accelerate your SoC FPGA development, get answers to questions, exchange ideas with the Linux community, and access example designs and other SOC resources at <a class="nonblock" href="http://www.rocketboards.org" target="_blank">RocketBoards.org</a>. Be sure to <a class="nonblock" href="https://rocketboards.org/foswiki/view/System/UserRegistration" target="_blank" title="Register at RocketBoards.org">register</a> today.</p><p class="body_text">&nbsp;</p><p class="body_text">&nbsp;</p></div><div class="clearfix colelem" id="ppu19676-7"><!-- group --><div class="clearfix grpelem" id="pu19676-7"><!-- column --><div class="clearfix colelem" id="u19676-7"><!-- content --><p class="bold" id="u19676-2">FPGAs for Dummies</p><p class="body_text">&nbsp;</p><p class="body_text">Learn how FPGAs work, the history, and the future of FPGAs in system design including heterogeneous computing and OpenCL.</p></div><a class="nonblock nontext Button rounded-corners clearfix colelem" id="buttonu19681" href="https://www.altera.com/products/fpga/new-to-fpgas/resource-center/overview.html" target="_blank" title="Download FPGA For Dummies"><!-- container box --><div class="clearfix grpelem" id="u19682-4"><!-- content --><p>Download</p></div></a></div><a class="nonblock nontext clip_frame grpelem" id="u19679" href="http://design.altera.com/New2FPGAeBook?utm_source=altera&amp;utm_medium=homepage_ad&amp;utm_campaign=New_to_FPGAs&amp;utm_content=_FPGAs+For+Dummies" target="_blank"><!-- image --><img class="block" id="u19679_img" src="images/fpgas-for-dummies_sm.jpg?crc=368118748" alt="" title="Altera.com" width="100" height="155"/></a><div class="grpelem" id="u19692"><!-- content --></div></div></div></div></li>
    </ul>
    <div class="verticalspacer" data-offset-top="616" data-content-above-spacer="653" data-content-below-spacer="95"></div>
    <div class="browser_width colelem" id="u279-bw">
     <div id="u279"><!-- simple frame --></div>
    </div>
   </div>
  </div>
  <!-- Other scripts -->
  <script type="text/javascript">
   window.Muse.assets.check=function(d){if(!window.Muse.assets.checked){window.Muse.assets.checked=!0;var b={},c=function(a,b){if(window.getComputedStyle){var c=window.getComputedStyle(a,null);return c&&c.getPropertyValue(b)||c&&c[b]||""}if(document.documentElement.currentStyle)return(c=a.currentStyle)&&c[b]||a.style&&a.style[b]||"";return""},a=function(a){if(a.match(/^rgb/))return a=a.replace(/\s+/g,"").match(/([\d\,]+)/gi)[0].split(","),(parseInt(a[0])<<16)+(parseInt(a[1])<<8)+parseInt(a[2]);if(a.match(/^\#/))return parseInt(a.substr(1),
16);return 0},g=function(g){for(var f=document.getElementsByTagName("link"),h=0;h<f.length;h++)if("text/css"==f[h].type){var i=(f[h].href||"").match(/\/?css\/([\w\-]+\.css)\?crc=(\d+)/);if(!i||!i[1]||!i[2])break;b[i[1]]=i[2]}f=document.createElement("div");f.className="version";f.style.cssText="display:none; width:1px; height:1px;";document.getElementsByTagName("body")[0].appendChild(f);for(h=0;h<Muse.assets.required.length;){var i=Muse.assets.required[h],l=i.match(/([\w\-\.]+)\.(\w+)$/),k=l&&l[1]?
l[1]:null,l=l&&l[2]?l[2]:null;switch(l.toLowerCase()){case "css":k=k.replace(/\W/gi,"_").replace(/^([^a-z])/gi,"_$1");f.className+=" "+k;k=a(c(f,"color"));l=a(c(f,"backgroundColor"));k!=0||l!=0?(Muse.assets.required.splice(h,1),"undefined"!=typeof b[i]&&(k!=b[i]>>>24||l!=(b[i]&16777215))&&Muse.assets.outOfDate.push(i)):h++;f.className="version";break;case "js":h++;break;default:throw Error("Unsupported file type: "+l);}}d?d().jquery!="1.8.3"&&Muse.assets.outOfDate.push("jquery-1.8.3.min.js"):Muse.assets.required.push("jquery-1.8.3.min.js");
f.parentNode.removeChild(f);if(Muse.assets.outOfDate.length||Muse.assets.required.length)f="Some files on the server may be missing or incorrect. Clear browser cache and try again. If the problem persists please contact website author.",g&&Muse.assets.outOfDate.length&&(f+="\nOut of date: "+Muse.assets.outOfDate.join(",")),g&&Muse.assets.required.length&&(f+="\nMissing: "+Muse.assets.required.join(",")),alert(f)};location&&location.search&&location.search.match&&location.search.match(/muse_debug/gi)?setTimeout(function(){g(!0)},5E3):g()}};
var muse_init=function(){require.config({baseUrl:""});require(["jquery","museutils","whatinput","jquery.musemenu","webpro","musewpdisclosure","jquery.watch"],function(d){var $ = d;$(document).ready(function(){try{
window.Muse.assets.check($);/* body */
Muse.Utils.transformMarkupToFixBrowserProblemsPreInit();/* body */
Muse.Utils.prepHyperlinks(true);/* body */
Muse.Utils.resizeHeight('.browser_width');/* resize height */
Muse.Utils.requestAnimationFrame(function() { $('body').addClass('initialized'); });/* mark body as initialized */
Muse.Utils.fullPage('#page');/* 100% height page */
Muse.Utils.initWidget('.MenuBar', ['#bp_infinity'], function(elem) { return $(elem).museMenu(); });/* unifiedNavBar */
Muse.Utils.initWidget('#tab-panelu5780', ['#bp_infinity'], function(elem) { return new WebPro.Widget.TabbedPanels(elem, {event:'click',defaultIndex:0}); });/* #tab-panelu5780 */
Muse.Utils.initWidget('#tab-panelu22241', ['#bp_infinity'], function(elem) { return new WebPro.Widget.TabbedPanels(elem, {event:'click',defaultIndex:0}); });/* #tab-panelu22241 */
Muse.Utils.initWidget('#accordionu5721', ['#bp_infinity'], function(elem) { return new WebPro.Widget.Accordion(elem, {canCloseAll:true,defaultIndex:-1}); });/* #accordionu5721 */
Muse.Utils.showWidgetsWhenReady();/* body */
Muse.Utils.transformMarkupToFixBrowserProblems();/* body */
}catch(b){if(b&&"function"==typeof b.notify?b.notify():Muse.Assert.fail("Error calling selector function: "+b),false)throw b;}})})};

</script>
  <!-- RequireJS script -->
  <script src="scripts/require.js?crc=4159430777" type="text/javascript" async data-main="scripts/museconfig.js?crc=4179431180" onload="if (requirejs) requirejs.onError = function(requireType, requireModule) { if (requireType && requireType.toString && requireType.toString().indexOf && 0 <= requireType.toString().indexOf('#scripterror')) window.Muse.assets.check(); }" onerror="window.Muse.assets.check();"></script>
   </body>
</html>
