#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001cc1c4cabc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001cc1c4caee0 .scope module, "gaussian_pyramid_tb" "gaussian_pyramid_tb" 3 10;
 .timescale -9 -12;
P_000001cc1c3ee160 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_000001cc1c3ee198 .param/l "HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_000001cc1c3ee1d0 .param/l "WIDTH" 0 3 12, +C4<00000000000000000000000001000000>;
v000001cc1c53c2b0_0 .net "O1L1_pixel_in", 7 0, v000001cc1c538720_0;  1 drivers
v000001cc1c53c210_0 .net "O1L1_write_addr", 11 0, v000001cc1c538040_0;  1 drivers
v000001cc1c53c350_0 .net "O1L1_write_valid", 0 0, v000001cc1c538360_0;  1 drivers
v000001cc1c53c3f0_0 .net "O1L2_pixel_in", 7 0, v000001cc1c538400_0;  1 drivers
v000001cc1c53c0d0_0 .net "O1L2_write_addr", 11 0, v000001cc1c538540_0;  1 drivers
v000001cc1c53c7b0_0 .net "O1L2_write_valid", 0 0, v000001cc1c5387c0_0;  1 drivers
v000001cc1c53b630_0 .net "O1L3_pixel_in", 7 0, v000001cc1c535c00_0;  1 drivers
v000001cc1c53b130_0 .net "O1L3_write_addr", 11 0, v000001cc1c536b00_0;  1 drivers
v000001cc1c53a550_0 .net "O1L3_write_valid", 0 0, v000001cc1c535ca0_0;  1 drivers
v000001cc1c539650_0 .net "O2L1_pixel_in", 7 0, v000001cc1c5350c0_0;  1 drivers
v000001cc1c5395b0_0 .net "O2L1_write_addr", 9 0, v000001cc1c5369c0_0;  1 drivers
v000001cc1c53aaf0_0 .net "O2L1_write_valid", 0 0, v000001cc1c534e40_0;  1 drivers
v000001cc1c53b1d0_0 .net "O2L2_pixel_in", 7 0, v000001cc1c537140_0;  1 drivers
v000001cc1c53a2d0_0 .net "O2L2_write_addr", 9 0, v000001cc1c5349e0_0;  1 drivers
v000001cc1c53b270_0 .net "O2L2_write_valid", 0 0, v000001cc1c5364c0_0;  1 drivers
v000001cc1c53b770_0 .net "O2L3_pixel_in", 7 0, v000001cc1c535160_0;  1 drivers
v000001cc1c53aa50_0 .net "O2L3_write_addr", 9 0, v000001cc1c535e80_0;  1 drivers
v000001cc1c53b590_0 .net "O2L3_write_valid", 0 0, v000001cc1c536ce0_0;  1 drivers
v000001cc1c53a370_0 .net "O3L1_pixel_in", 7 0, v000001cc1c5358e0_0;  1 drivers
v000001cc1c5391f0_0 .net "O3L1_write_addr", 7 0, v000001cc1c53bd10_0;  1 drivers
v000001cc1c5396f0_0 .net "O3L1_write_valid", 0 0, v000001cc1c53be50_0;  1 drivers
v000001cc1c53a690_0 .net "O3L2_pixel_in", 7 0, v000001cc1c53c490_0;  1 drivers
v000001cc1c53b450_0 .net "O3L2_write_addr", 7 0, v000001cc1c53cad0_0;  1 drivers
v000001cc1c539470_0 .net "O3L2_write_valid", 0 0, v000001cc1c53bdb0_0;  1 drivers
v000001cc1c539290_0 .net "O3L3_pixel_in", 7 0, v000001cc1c53cb70_0;  1 drivers
v000001cc1c53a730_0 .net "O3L3_write_addr", 7 0, v000001cc1c53b950_0;  1 drivers
v000001cc1c53a5f0_0 .net "O3L3_write_valid", 0 0, v000001cc1c53c530_0;  1 drivers
v000001cc1c539fb0_0 .var "clk_in", 0 0;
v000001cc1c53ad70_0 .net "pixel_in", 7 0, L_000001cc1c4a2c60;  1 drivers
v000001cc1c539b50_0 .net "pyramid_done", 0 0, v000001cc1c53c5d0_0;  1 drivers
v000001cc1c53a7d0_0 .net "read_addr", 11 0, v000001cc1c53ce90_0;  1 drivers
v000001cc1c539790_0 .net "read_addr_valid", 0 0, v000001cc1c53ccb0_0;  1 drivers
v000001cc1c5390b0_0 .var "rst_in", 0 0;
v000001cc1c539e70_0 .var "start_pyramid", 0 0;
S_000001cc1c397af0 .scope module, "image" "xilinx_single_port_ram_read_first" 3 68, 4 10 0, S_000001cc1c4caee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001cc1c2ebee0 .param/str "INIT_FILE" 0 4 14, "util/image.mem";
P_000001cc1c2ebf18 .param/l "RAM_DEPTH" 0 4 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001cc1c2ebf50 .param/str "RAM_PERFORMANCE" 0 4 13, "HIGH_PERFORMANCE";
P_000001cc1c2ebf88 .param/l "RAM_WIDTH" 0 4 11, +C4<00000000000000000000000000001000>;
v000001cc1c4a12c0 .array "BRAM", 0 4095, 7 0;
v000001cc1c49fd80_0 .net "addra", 11 0, v000001cc1c53ce90_0;  alias, 1 drivers
v000001cc1c4a0820_0 .net "clka", 0 0, v000001cc1c539fb0_0;  1 drivers
L_000001cc1c540fd8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001cc1c4a0280_0 .net "dina", 7 0, L_000001cc1c540fd8;  1 drivers
v000001cc1c49fe20_0 .net "douta", 7 0, L_000001cc1c4a2c60;  alias, 1 drivers
v000001cc1c4a1180_0 .net "ena", 0 0, v000001cc1c53ccb0_0;  alias, 1 drivers
v000001cc1c4a14a0_0 .var "ram_data", 7 0;
L_000001cc1c541068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c4a0aa0_0 .net "regcea", 0 0, L_000001cc1c541068;  1 drivers
v000001cc1c4a0500_0 .net "rsta", 0 0, v000001cc1c5390b0_0;  1 drivers
L_000001cc1c541020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cc1c4a1540_0 .net "wea", 0 0, L_000001cc1c541020;  1 drivers
S_000001cc1c397c80 .scope function.vec4.u32, "clogb2" "clogb2" 4 74, 4 74 0, S_000001cc1c397af0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001cc1c397c80
v000001cc1c4a0c80_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.image.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000001cc1c4a0c80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001cc1c4a0c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001cc1c4a0c80_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001cc1c3e19b0 .scope generate, "output_register" "output_register" 4 51, 4 51 0, S_000001cc1c397af0;
 .timescale -9 -12;
L_000001cc1c4a2c60 .functor BUFZ 8, v000001cc1c4a1860_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001cc1c4a1860_0 .var "douta_reg", 7 0;
E_000001cc1c47ea00 .event posedge, v000001cc1c4a0820_0;
S_000001cc1c3e1b40 .scope generate, "use_init_file" "use_init_file" 4 31, 4 31 0, S_000001cc1c397af0;
 .timescale -9 -12;
S_000001cc1c3a7790 .scope module, "pyramid" "gaussian_pyramid" 3 83, 5 5 0, S_000001cc1c4caee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "O1L1_write_addr";
    .port_info 6 /OUTPUT 1 "O1L1_write_valid";
    .port_info 7 /OUTPUT 8 "O1L1_pixel_out";
    .port_info 8 /OUTPUT 12 "O1L2_write_addr";
    .port_info 9 /OUTPUT 1 "O1L2_write_valid";
    .port_info 10 /OUTPUT 8 "O1L2_pixel_out";
    .port_info 11 /OUTPUT 12 "O1L3_write_addr";
    .port_info 12 /OUTPUT 1 "O1L3_write_valid";
    .port_info 13 /OUTPUT 8 "O1L3_pixel_out";
    .port_info 14 /OUTPUT 10 "O2L1_write_addr";
    .port_info 15 /OUTPUT 1 "O2L1_write_valid";
    .port_info 16 /OUTPUT 8 "O2L1_pixel_out";
    .port_info 17 /OUTPUT 10 "O2L2_write_addr";
    .port_info 18 /OUTPUT 1 "O2L2_write_valid";
    .port_info 19 /OUTPUT 8 "O2L2_pixel_out";
    .port_info 20 /OUTPUT 10 "O2L3_write_addr";
    .port_info 21 /OUTPUT 1 "O2L3_write_valid";
    .port_info 22 /OUTPUT 8 "O2L3_pixel_out";
    .port_info 23 /OUTPUT 8 "O3L1_write_addr";
    .port_info 24 /OUTPUT 1 "O3L1_write_valid";
    .port_info 25 /OUTPUT 8 "O3L1_pixel_out";
    .port_info 26 /OUTPUT 8 "O3L2_write_addr";
    .port_info 27 /OUTPUT 1 "O3L2_write_valid";
    .port_info 28 /OUTPUT 8 "O3L2_pixel_out";
    .port_info 29 /OUTPUT 8 "O3L3_write_addr";
    .port_info 30 /OUTPUT 1 "O3L3_write_valid";
    .port_info 31 /OUTPUT 8 "O3L3_pixel_out";
    .port_info 32 /INPUT 1 "start_in";
    .port_info 33 /OUTPUT 1 "pyramid_done";
P_000001cc1c3eddf0 .param/l "BIT_DEPTH" 0 5 6, +C4<00000000000000000000000000001000>;
P_000001cc1c3ede28 .param/l "TOP_HEIGHT" 0 5 8, +C4<00000000000000000000000001000000>;
P_000001cc1c3ede60 .param/l "TOP_WIDTH" 0 5 7, +C4<00000000000000000000000001000000>;
enum000001cc1c2e90a0 .enum2/s (32)
   "IDLE" 0,
   "O1L1" 1,
   "O1L2" 2,
   "O1L3" 3,
   "O2L1" 4,
   "O2L2" 5,
   "O2L3" 6,
   "O3L1" 7,
   "O3L2" 8,
   "O3L3" 9
 ;
v000001cc1c537d20_0 .net "O12_resize_done", 0 0, v000001cc1c522650_0;  1 drivers
v000001cc1c537e60_0 .var "O12_start_resizing", 0 0;
v000001cc1c5373c0_0 .var "O1Buffer1_pixel_in", 7 0;
v000001cc1c5376e0_0 .net "O1Buffer1_pixel_out", 7 0, L_000001cc1c4a26b0;  1 drivers
v000001cc1c538860_0 .var "O1Buffer1_read_addr", 11 0;
v000001cc1c537aa0_0 .var "O1Buffer1_read_addr_valid", 0 0;
v000001cc1c537be0_0 .var "O1Buffer1_write_addr", 11 0;
v000001cc1c537780_0 .var "O1Buffer1_write_valid", 0 0;
v000001cc1c537a00_0 .var "O1Buffer2_pixel_in", 7 0;
v000001cc1c5378c0_0 .net "O1Buffer2_pixel_out", 7 0, L_000001cc1c4a30c0;  1 drivers
v000001cc1c537820_0 .var "O1Buffer2_read_addr", 11 0;
v000001cc1c538220_0 .var "O1Buffer2_read_addr_valid", 0 0;
v000001cc1c5382c0_0 .var "O1Buffer2_write_addr", 11 0;
v000001cc1c537f00_0 .var "O1Buffer2_write_valid", 0 0;
v000001cc1c538720_0 .var "O1L1_pixel_out", 7 0;
v000001cc1c538040_0 .var "O1L1_write_addr", 11 0;
v000001cc1c538360_0 .var "O1L1_write_valid", 0 0;
v000001cc1c538400_0 .var "O1L2_pixel_out", 7 0;
v000001cc1c538540_0 .var "O1L2_write_addr", 11 0;
v000001cc1c5387c0_0 .var "O1L2_write_valid", 0 0;
v000001cc1c535c00_0 .var "O1L3_pixel_out", 7 0;
v000001cc1c536b00_0 .var "O1L3_write_addr", 11 0;
v000001cc1c535ca0_0 .var "O1L3_write_valid", 0 0;
v000001cc1c535fc0_0 .net "O1_blur_done", 0 0, v000001cc1c521b80_0;  1 drivers
v000001cc1c536600_0 .var "O1_blur_pixel_in", 7 0;
v000001cc1c5367e0_0 .net "O1_blur_pixel_out", 7 0, L_000001cc1c4a1f40;  1 drivers
v000001cc1c536560_0 .net "O1_blur_read_addr", 11 0, v000001cc1c521c20_0;  1 drivers
v000001cc1c536ba0_0 .net "O1_blur_read_addr_valid", 0 0, v000001cc1c520aa0_0;  1 drivers
v000001cc1c5352a0_0 .net "O1_blur_write_addr", 11 0, L_000001cc1c53b310;  1 drivers
v000001cc1c536420_0 .net "O1_blur_write_valid", 0 0, L_000001cc1c4a1ca0;  1 drivers
v000001cc1c535ac0_0 .var "O1_resize_pixel_in", 7 0;
v000001cc1c536d80_0 .net "O1_resize_read_addr", 11 0, L_000001cc1c53b3b0;  1 drivers
v000001cc1c5366a0_0 .net "O1_resize_read_addr_valid", 0 0, v000001cc1c522e70_0;  1 drivers
v000001cc1c536880_0 .var "O1_start_blurring", 0 0;
v000001cc1c535d40_0 .net "O23_resize_done", 0 0, v000001cc1c52c820_0;  1 drivers
v000001cc1c536240_0 .var "O23_start_resizing", 0 0;
v000001cc1c534bc0_0 .var "O2Buffer1_pixel_in", 7 0;
v000001cc1c535020_0 .net "O2Buffer1_pixel_out", 7 0, L_000001cc1c4a31a0;  1 drivers
v000001cc1c535de0_0 .var "O2Buffer1_read_addr", 9 0;
v000001cc1c5362e0_0 .var "O2Buffer1_read_addr_valid", 0 0;
v000001cc1c536060_0 .var "O2Buffer1_write_addr", 9 0;
v000001cc1c534da0_0 .var "O2Buffer1_write_valid", 0 0;
v000001cc1c536740_0 .var "O2Buffer2_pixel_in", 7 0;
v000001cc1c535340_0 .net "O2Buffer2_pixel_out", 7 0, L_000001cc1c4a1b50;  1 drivers
v000001cc1c535980_0 .var "O2Buffer2_read_addr", 9 0;
v000001cc1c536920_0 .var "O2Buffer2_read_addr_valid", 0 0;
v000001cc1c536380_0 .var "O2Buffer2_write_addr", 9 0;
v000001cc1c537000_0 .var "O2Buffer2_write_valid", 0 0;
v000001cc1c5350c0_0 .var "O2L1_pixel_out", 7 0;
v000001cc1c5369c0_0 .var "O2L1_write_addr", 9 0;
v000001cc1c534e40_0 .var "O2L1_write_valid", 0 0;
v000001cc1c537140_0 .var "O2L2_pixel_out", 7 0;
v000001cc1c5349e0_0 .var "O2L2_write_addr", 9 0;
v000001cc1c5364c0_0 .var "O2L2_write_valid", 0 0;
v000001cc1c535160_0 .var "O2L3_pixel_out", 7 0;
v000001cc1c535e80_0 .var "O2L3_write_addr", 9 0;
v000001cc1c536ce0_0 .var "O2L3_write_valid", 0 0;
v000001cc1c534d00_0 .net "O2_blur_done", 0 0, v000001cc1c52bb70_0;  1 drivers
v000001cc1c535200_0 .var "O2_blur_pixel_in", 7 0;
v000001cc1c535f20_0 .net "O2_blur_pixel_out", 7 0, L_000001cc1c4a29c0;  1 drivers
v000001cc1c536a60_0 .net "O2_blur_read_addr", 9 0, v000001cc1c52c430_0;  1 drivers
v000001cc1c536c40_0 .net "O2_blur_read_addr_valid", 0 0, v000001cc1c52c570_0;  1 drivers
v000001cc1c534ee0_0 .net "O2_blur_write_addr", 9 0, L_000001cc1c53a910;  1 drivers
v000001cc1c5357a0_0 .net "O2_blur_write_valid", 0 0, L_000001cc1c4a3210;  1 drivers
v000001cc1c5353e0_0 .var "O2_resize_pixel_in", 7 0;
v000001cc1c535a20_0 .net "O2_resize_pixel_out", 7 0, v000001cc1c521180_0;  1 drivers
v000001cc1c536e20_0 .net "O2_resize_read_addr", 9 0, L_000001cc1c53b090;  1 drivers
v000001cc1c536100_0 .net "O2_resize_read_addr_valid", 0 0, v000001cc1c52dae0_0;  1 drivers
v000001cc1c535480_0 .net "O2_resize_write_addr", 9 0, v000001cc1c520fa0_0;  1 drivers
v000001cc1c534a80_0 .net "O2_resize_write_addr_valid", 0 0, v000001cc1c523ff0_0;  1 drivers
v000001cc1c535840_0 .var "O2_start_blurring", 0 0;
v000001cc1c5361a0_0 .var "O3Buffer1_pixel_in", 7 0;
v000001cc1c536ec0_0 .net "O3Buffer1_pixel_out", 7 0, L_000001cc1c4a25d0;  1 drivers
v000001cc1c534c60_0 .var "O3Buffer1_read_addr", 7 0;
v000001cc1c534b20_0 .var "O3Buffer1_read_addr_valid", 0 0;
v000001cc1c534f80_0 .var "O3Buffer1_write_addr", 7 0;
v000001cc1c535b60_0 .var "O3Buffer1_write_valid", 0 0;
v000001cc1c536f60_0 .var "O3Buffer2_pixel_in", 7 0;
v000001cc1c5370a0_0 .net "O3Buffer2_pixel_out", 7 0, L_000001cc1c4a24f0;  1 drivers
v000001cc1c535520_0 .var "O3Buffer2_read_addr", 7 0;
v000001cc1c5355c0_0 .var "O3Buffer2_read_addr_valid", 0 0;
v000001cc1c535660_0 .var "O3Buffer2_write_addr", 7 0;
v000001cc1c535700_0 .var "O3Buffer2_write_valid", 0 0;
v000001cc1c5358e0_0 .var "O3L1_pixel_out", 7 0;
v000001cc1c53bd10_0 .var "O3L1_write_addr", 7 0;
v000001cc1c53be50_0 .var "O3L1_write_valid", 0 0;
v000001cc1c53c490_0 .var "O3L2_pixel_out", 7 0;
v000001cc1c53cad0_0 .var "O3L2_write_addr", 7 0;
v000001cc1c53bdb0_0 .var "O3L2_write_valid", 0 0;
v000001cc1c53cb70_0 .var "O3L3_pixel_out", 7 0;
v000001cc1c53b950_0 .var "O3L3_write_addr", 7 0;
v000001cc1c53c530_0 .var "O3L3_write_valid", 0 0;
v000001cc1c53c990_0 .net "O3_blur_done", 0 0, v000001cc1c5313b0_0;  1 drivers
v000001cc1c53c850_0 .var "O3_blur_pixel_in", 7 0;
v000001cc1c53c710_0 .net "O3_blur_pixel_out", 7 0, L_000001cc1c4a1d10;  1 drivers
v000001cc1c53b9f0_0 .net "O3_blur_read_addr", 7 0, v000001cc1c537280_0;  1 drivers
v000001cc1c53ba90_0 .net "O3_blur_read_addr_valid", 0 0, v000001cc1c537640_0;  1 drivers
v000001cc1c53c670_0 .net "O3_blur_write_addr", 7 0, L_000001cc1c5398d0;  1 drivers
v000001cc1c53c170_0 .net "O3_blur_write_valid", 0 0, L_000001cc1c4a2a30;  1 drivers
v000001cc1c53ca30_0 .net "O3_resize_pixel_out", 7 0, v000001cc1c52a8b0_0;  1 drivers
v000001cc1c53cc10_0 .net "O3_resize_write_addr", 7 0, v000001cc1c52a770_0;  1 drivers
v000001cc1c53cd50_0 .net "O3_resize_write_addr_valid", 0 0, v000001cc1c52adb0_0;  1 drivers
v000001cc1c53bb30_0 .var "O3_start_blurring", 0 0;
v000001cc1c53bef0_0 .net "clk_in", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c53c8f0_0 .net "ext_pixel_in", 7 0, L_000001cc1c4a2c60;  alias, 1 drivers
v000001cc1c53ce90_0 .var "ext_read_addr", 11 0;
v000001cc1c53ccb0_0 .var "ext_read_addr_valid", 0 0;
v000001cc1c53cdf0_0 .var "ext_read_addr_valid_pipe_0", 0 0;
v000001cc1c53b810_0 .var "ext_read_addr_valid_pipe_1", 0 0;
v000001cc1c53c5d0_0 .var "pyramid_done", 0 0;
v000001cc1c53b8b0_0 .net "rst_in", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c53bbd0_0 .net "start_in", 0 0, v000001cc1c539e70_0;  1 drivers
v000001cc1c53bc70_0 .var "start_read_original", 0 0;
v000001cc1c53bf90_0 .var/2s "state", 31 0;
v000001cc1c53c030_0 .var "state_initialized", 0 0;
E_000001cc1c47f8c0/0 .event anyedge, v000001cc1c53bf90_0, v000001cc1c49fd80_0, v000001cc1c53b810_0, v000001cc1c49fe20_0;
E_000001cc1c47f8c0/1 .event anyedge, v000001cc1c521c20_0, v000001cc1c520aa0_0, v000001cc1c4a0140_0, v000001cc1c520320_0;
E_000001cc1c47f8c0/2 .event anyedge, v000001cc1c520820_0, v000001cc1c520640_0, v000001cc1c467a10_0, v000001cc1c523c30_0;
E_000001cc1c47f8c0/3 .event anyedge, v000001cc1c522e70_0, v000001cc1c520fa0_0, v000001cc1c523ff0_0, v000001cc1c521180_0;
E_000001cc1c47f8c0/4 .event anyedge, v000001cc1c52c430_0, v000001cc1c52c570_0, v000001cc1c5235f0_0, v000001cc1c52bcb0_0;
E_000001cc1c47f8c0/5 .event anyedge, v000001cc1c52b170_0, v000001cc1c52b530_0, v000001cc1c527930_0, v000001cc1c52e260_0;
E_000001cc1c47f8c0/6 .event anyedge, v000001cc1c52dae0_0, v000001cc1c52a770_0, v000001cc1c52adb0_0, v000001cc1c52a8b0_0;
E_000001cc1c47f8c0/7 .event anyedge, v000001cc1c537280_0, v000001cc1c537640_0, v000001cc1c52c780_0, v000001cc1c537500_0;
E_000001cc1c47f8c0/8 .event anyedge, v000001cc1c537b40_0, v000001cc1c5375a0_0, v000001cc1c530a50_0;
E_000001cc1c47f8c0 .event/or E_000001cc1c47f8c0/0, E_000001cc1c47f8c0/1, E_000001cc1c47f8c0/2, E_000001cc1c47f8c0/3, E_000001cc1c47f8c0/4, E_000001cc1c47f8c0/5, E_000001cc1c47f8c0/6, E_000001cc1c47f8c0/7, E_000001cc1c47f8c0/8;
S_000001cc1c3a4a70 .scope module, "O1Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 70, 6 10 0, S_000001cc1c3a7790;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001cc1c451bf0 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001cc1c451c28 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001cc1c451c60 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001cc1c451c98 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001cc1c4a0d20 .array "BRAM", 0 4095, 7 0;
v000001cc1c4a0000_0 .net "addra", 11 0, v000001cc1c537be0_0;  1 drivers
v000001cc1c4a0e60_0 .net "addrb", 11 0, v000001cc1c538860_0;  1 drivers
v000001cc1c4a15e0_0 .net "clka", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c4a05a0_0 .net "clkb", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c4a0f00_0 .net "dina", 7 0, v000001cc1c5373c0_0;  1 drivers
o000001cc1c4cb788 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001cc1c4a1900_0 .net "dinb", 7 0, o000001cc1c4cb788;  0 drivers
v000001cc1c49fa60_0 .net "douta", 7 0, L_000001cc1c4a1ae0;  1 drivers
v000001cc1c4a0140_0 .net "doutb", 7 0, L_000001cc1c4a26b0;  alias, 1 drivers
L_000001cc1c5410f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c4a0640_0 .net "ena", 0 0, L_000001cc1c5410f8;  1 drivers
v000001cc1c49fba0_0 .net "enb", 0 0, v000001cc1c537aa0_0;  1 drivers
v000001cc1c49fce0_0 .var/i "idx", 31 0;
v000001cc1c4a01e0_0 .var "ram_data_a", 7 0;
v000001cc1c4a06e0_0 .var "ram_data_b", 7 0;
L_000001cc1c541140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c4a0780_0 .net "regcea", 0 0, L_000001cc1c541140;  1 drivers
L_000001cc1c541188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c4a0960_0 .net "regceb", 0 0, L_000001cc1c541188;  1 drivers
v000001cc1c4a0a00_0 .net "rsta", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c4a0fa0_0 .net "rstb", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c467970_0 .net "wea", 0 0, v000001cc1c537780_0;  1 drivers
L_000001cc1c5410b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cc1c468550_0 .net "web", 0 0, L_000001cc1c5410b0;  1 drivers
S_000001cc1c3a4c00 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001cc1c3a4a70;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001cc1c3a4c00
v000001cc1c4a08c0_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O1Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000001cc1c4a08c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000001cc1c4a08c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001cc1c4a08c0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000001cc1c3433c0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001cc1c3a4a70;
 .timescale -9 -12;
v000001cc1c4a1720_0 .var/i "ram_index", 31 0;
S_000001cc1c343550 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001cc1c3a4a70;
 .timescale -9 -12;
L_000001cc1c4a1ae0 .functor BUFZ 8, v000001cc1c4a10e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001cc1c4a26b0 .functor BUFZ 8, v000001cc1c4a1680_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001cc1c4a10e0_0 .var "douta_reg", 7 0;
v000001cc1c4a1680_0 .var "doutb_reg", 7 0;
S_000001cc1c3be6f0 .scope module, "O1Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 98, 6 10 0, S_000001cc1c3a7790;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001cc1c44f820 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001cc1c44f858 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001cc1c44f890 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001cc1c44f8c8 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001cc1c467e70 .array "BRAM", 0 4095, 7 0;
v000001cc1c468ff0_0 .net "addra", 11 0, v000001cc1c5382c0_0;  1 drivers
v000001cc1c4685f0_0 .net "addrb", 11 0, v000001cc1c537820_0;  1 drivers
v000001cc1c468af0_0 .net "clka", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c467dd0_0 .net "clkb", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c468b90_0 .net "dina", 7 0, v000001cc1c537a00_0;  1 drivers
o000001cc1c4cbe48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001cc1c468eb0_0 .net "dinb", 7 0, o000001cc1c4cbe48;  0 drivers
v000001cc1c469130_0 .net "douta", 7 0, L_000001cc1c4a2250;  1 drivers
v000001cc1c467a10_0 .net "doutb", 7 0, L_000001cc1c4a30c0;  alias, 1 drivers
L_000001cc1c541218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c468cd0_0 .net "ena", 0 0, L_000001cc1c541218;  1 drivers
v000001cc1c4673d0_0 .net "enb", 0 0, v000001cc1c538220_0;  1 drivers
v000001cc1c467650_0 .var/i "idx", 31 0;
v000001cc1c467790_0 .var "ram_data_a", 7 0;
v000001cc1c4548d0_0 .var "ram_data_b", 7 0;
L_000001cc1c541260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c454650_0 .net "regcea", 0 0, L_000001cc1c541260;  1 drivers
L_000001cc1c5412a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c454d30_0 .net "regceb", 0 0, L_000001cc1c5412a8;  1 drivers
v000001cc1c454a10_0 .net "rsta", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c454ab0_0 .net "rstb", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c453ed0_0 .net "wea", 0 0, v000001cc1c537f00_0;  1 drivers
L_000001cc1c5411d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cc1c4541f0_0 .net "web", 0 0, L_000001cc1c5411d0;  1 drivers
S_000001cc1c3be880 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001cc1c3be6f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001cc1c3be880
v000001cc1c468a50_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O1Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v000001cc1c468a50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000001cc1c468a50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001cc1c468a50_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_000001cc1c3c9df0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001cc1c3be6f0;
 .timescale -9 -12;
v000001cc1c4682d0_0 .var/i "ram_index", 31 0;
S_000001cc1c3c9f80 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001cc1c3be6f0;
 .timescale -9 -12;
L_000001cc1c4a2250 .functor BUFZ 8, v000001cc1c4675b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001cc1c4a30c0 .functor BUFZ 8, v000001cc1c467bf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001cc1c4675b0_0 .var "douta_reg", 7 0;
v000001cc1c467bf0_0 .var "doutb_reg", 7 0;
S_000001cc1c2e6050 .scope module, "O1_blur" "blur_img" 5 242, 7 4 0, S_000001cc1c3a7790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_000001cc1c3edea0 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_000001cc1c3eded8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000001000000>;
P_000001cc1c3edf10 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000001000000>;
L_000001cc1c4a1ca0 .functor BUFZ 1, v000001cc1c454510_0, C4<0>, C4<0>, C4<0>;
L_000001cc1c4a1f40 .functor BUFZ 8, v000001cc1c454c90_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001cc1c520dc0_0 .net *"_ivl_0", 31 0, L_000001cc1c53b4f0;  1 drivers
v000001cc1c520e60_0 .net *"_ivl_11", 31 0, L_000001cc1c53a870;  1 drivers
v000001cc1c5208c0_0 .net *"_ivl_12", 31 0, L_000001cc1c53ab90;  1 drivers
L_000001cc1c541770 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc1c520b40_0 .net *"_ivl_3", 25 0, L_000001cc1c541770;  1 drivers
v000001cc1c521ae0_0 .net *"_ivl_4", 31 0, L_000001cc1c53a9b0;  1 drivers
L_000001cc1c5417b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc1c522120_0 .net *"_ivl_7", 25 0, L_000001cc1c5417b8;  1 drivers
L_000001cc1c541800 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001cc1c521e00_0 .net/2u *"_ivl_8", 31 0, L_000001cc1c541800;  1 drivers
v000001cc1c521860_0 .var "blur_data_valid_in", 0 0;
v000001cc1c5219a0_0 .net "blur_data_valid_out", 0 0, v000001cc1c454510_0;  1 drivers
v000001cc1c521b80_0 .var "blur_done", 0 0;
v000001cc1c521900_0 .net "blur_out", 7 0, v000001cc1c454c90_0;  1 drivers
v000001cc1c520a00_0 .var "busy", 0 0;
v000001cc1c5212c0_0 .var "center_addr_x", 5 0;
v000001cc1c5221c0_0 .var "center_addr_x_prev", 5 0;
v000001cc1c5203c0_0 .var "center_addr_y", 5 0;
v000001cc1c521d60_0 .var "center_addr_y_prev", 5 0;
v000001cc1c521220_0 .net "clk_in", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c5206e0_0 .net "ext_pixel_in", 7 0, v000001cc1c536600_0;  1 drivers
v000001cc1c520640_0 .net "ext_pixel_out", 7 0, L_000001cc1c4a1f40;  alias, 1 drivers
v000001cc1c521c20_0 .var "ext_read_addr", 11 0;
v000001cc1c520aa0_0 .var "ext_read_addr_valid", 0 0;
v000001cc1c520460_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001cc1c520320_0 .net "ext_write_addr", 11 0, L_000001cc1c53b310;  alias, 1 drivers
v000001cc1c520820_0 .net "ext_write_valid", 0 0, L_000001cc1c4a1ca0;  alias, 1 drivers
v000001cc1c520500_0 .var "kernel_ind", 3 0;
v000001cc1c521540 .array "kernel_ind_pipe", 0 1, 3 0;
v000001cc1c520f00_0 .var "row1", 23 0;
v000001cc1c5205a0_0 .var "row2", 23 0;
v000001cc1c520780_0 .var "row3", 23 0;
v000001cc1c521f40_0 .net "rst_in", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c521360_0 .net "start_in", 0 0, v000001cc1c536880_0;  1 drivers
L_000001cc1c53b4f0 .concat [ 6 26 0 0], v000001cc1c5221c0_0, L_000001cc1c541770;
L_000001cc1c53a9b0 .concat [ 6 26 0 0], v000001cc1c521d60_0, L_000001cc1c5417b8;
L_000001cc1c53a870 .arith/mult 32, L_000001cc1c53a9b0, L_000001cc1c541800;
L_000001cc1c53ab90 .arith/sum 32, L_000001cc1c53b4f0, L_000001cc1c53a870;
L_000001cc1c53b310 .part L_000001cc1c53ab90, 0, 12;
S_000001cc1c51fae0 .scope module, "blur" "gaussian" 7 51, 8 6 0, S_000001cc1c2e6050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000001cc1c480b00 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v000001cc1c4543d0_0 .var "busy_out", 0 0;
v000001cc1c454b50_0 .net "clk_in", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c454c90_0 .var "data_out", 7 0;
v000001cc1c454bf0_0 .net "data_valid_in", 0 0, v000001cc1c521860_0;  1 drivers
v000001cc1c454510_0 .var "data_valid_out", 0 0;
v000001cc1c4540b0_0 .var "error_out", 0 0;
v000001cc1c521fe0_0 .var/i "i", 31 0;
v000001cc1c520d20 .array "kernel", 0 8, 7 0;
v000001cc1c521680_0 .net "r0_data_in", 23 0, v000001cc1c520f00_0;  1 drivers
v000001cc1c520be0_0 .net "r1_data_in", 23 0, v000001cc1c5205a0_0;  1 drivers
v000001cc1c521720_0 .net "r2_data_in", 23 0, v000001cc1c520780_0;  1 drivers
v000001cc1c521040_0 .net "rowdata", 71 0, L_000001cc1c53b6d0;  1 drivers
v000001cc1c522080_0 .net "rst_in", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c521cc0 .array "stage1_data", 0 8, 10 0;
v000001cc1c521ea0 .array "stage1_data_reg", 0 8, 10 0;
v000001cc1c521a40_0 .var "stage1_reg_valid", 0 0;
v000001cc1c5214a0_0 .var "stage1_valid", 0 0;
v000001cc1c5215e0_0 .var "stage2_accumulator", 11 0;
v000001cc1c520960_0 .var "stage2_data", 11 0;
v000001cc1c5217c0_0 .var "stage2_valid", 0 0;
v000001cc1c521ea0_0 .array/port v000001cc1c521ea0, 0;
v000001cc1c521ea0_1 .array/port v000001cc1c521ea0, 1;
v000001cc1c521ea0_2 .array/port v000001cc1c521ea0, 2;
v000001cc1c521ea0_3 .array/port v000001cc1c521ea0, 3;
E_000001cc1c480f40/0 .event anyedge, v000001cc1c521ea0_0, v000001cc1c521ea0_1, v000001cc1c521ea0_2, v000001cc1c521ea0_3;
v000001cc1c521ea0_4 .array/port v000001cc1c521ea0, 4;
v000001cc1c521ea0_5 .array/port v000001cc1c521ea0, 5;
v000001cc1c521ea0_6 .array/port v000001cc1c521ea0, 6;
v000001cc1c521ea0_7 .array/port v000001cc1c521ea0, 7;
E_000001cc1c480f40/1 .event anyedge, v000001cc1c521ea0_4, v000001cc1c521ea0_5, v000001cc1c521ea0_6, v000001cc1c521ea0_7;
v000001cc1c521ea0_8 .array/port v000001cc1c521ea0, 8;
E_000001cc1c480f40/2 .event anyedge, v000001cc1c521ea0_8;
E_000001cc1c480f40 .event/or E_000001cc1c480f40/0, E_000001cc1c480f40/1, E_000001cc1c480f40/2;
L_000001cc1c53b6d0 .concat [ 24 24 24 0], v000001cc1c520780_0, v000001cc1c5205a0_0, v000001cc1c520f00_0;
S_000001cc1c51f4a0 .scope module, "O1_to_O2" "image_half_full" 5 308, 9 4 0, S_000001cc1c3a7790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 10 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "resize_done";
    .port_info 10 /OUTPUT 6 "old_center_addr_x_used";
    .port_info 11 /OUTPUT 6 "old_center_addr_y_used";
P_000001cc1c3ee370 .param/l "BIT_DEPTH" 0 9 5, +C4<00000000000000000000000000001000>;
P_000001cc1c3ee3a8 .param/l "OLD_HEIGHT" 0 9 7, +C4<00000000000000000000000001000000>;
P_000001cc1c3ee3e0 .param/l "OLD_WIDTH" 0 9 6, +C4<00000000000000000000000001000000>;
v000001cc1c524090_0 .net *"_ivl_0", 31 0, L_000001cc1c53af50;  1 drivers
v000001cc1c522f10_0 .net *"_ivl_11", 31 0, L_000001cc1c53a4b0;  1 drivers
v000001cc1c522bf0_0 .net *"_ivl_12", 31 0, L_000001cc1c539510;  1 drivers
L_000001cc1c5419f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc1c522970_0 .net *"_ivl_3", 25 0, L_000001cc1c5419f8;  1 drivers
v000001cc1c5223d0_0 .net *"_ivl_4", 31 0, L_000001cc1c53aff0;  1 drivers
L_000001cc1c541a40 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc1c523370_0 .net *"_ivl_7", 25 0, L_000001cc1c541a40;  1 drivers
L_000001cc1c541a88 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001cc1c523730_0 .net/2u *"_ivl_8", 31 0, L_000001cc1c541a88;  1 drivers
v000001cc1c522510_0 .var "busy", 0 0;
v000001cc1c523870_0 .var "center_addr_x", 5 0;
v000001cc1c523410_0 .var "center_addr_y", 5 0;
v000001cc1c522c90_0 .net "clk_in", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c523a50_0 .net "ext_pixel_in", 7 0, v000001cc1c535ac0_0;  1 drivers
v000001cc1c5225b0_0 .net "ext_pixel_out", 7 0, v000001cc1c521180_0;  alias, 1 drivers
v000001cc1c523c30_0 .net "ext_read_addr", 11 0, L_000001cc1c53b3b0;  alias, 1 drivers
v000001cc1c522e70_0 .var "ext_read_addr_valid", 0 0;
v000001cc1c522dd0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001cc1c523050_0 .net "ext_write_addr", 9 0, v000001cc1c520fa0_0;  alias, 1 drivers
v000001cc1c523690_0 .net "ext_write_valid", 0 0, v000001cc1c523ff0_0;  alias, 1 drivers
v000001cc1c522830_0 .var "old_center_addr_x_used", 5 0;
v000001cc1c522a10_0 .var "old_center_addr_y_used", 5 0;
v000001cc1c522650_0 .var "resize_done", 0 0;
v000001cc1c5230f0_0 .var "resize_in", 7 0;
v000001cc1c524130_0 .var "resize_in_valid", 0 0;
v000001cc1c5237d0_0 .net "rst_in", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c5226f0_0 .net "start_in", 0 0, v000001cc1c537e60_0;  1 drivers
L_000001cc1c53af50 .concat [ 6 26 0 0], v000001cc1c523870_0, L_000001cc1c5419f8;
L_000001cc1c53aff0 .concat [ 6 26 0 0], v000001cc1c523410_0, L_000001cc1c541a40;
L_000001cc1c53a4b0 .arith/mult 32, L_000001cc1c53aff0, L_000001cc1c541a88;
L_000001cc1c539510 .arith/sum 32, L_000001cc1c53af50, L_000001cc1c53a4b0;
L_000001cc1c53b3b0 .part L_000001cc1c539510, 0, 12;
S_000001cc1c51f950 .scope module, "downsizer" "image_half" 9 92, 10 4 0, S_000001cc1c51f4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 6 "data_x_in";
    .port_info 4 /INPUT 6 "data_y_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 10 "data_addr_out";
    .port_info 8 /OUTPUT 1 "data_valid_out";
    .port_info 9 /OUTPUT 1 "done_out";
P_000001cc1c32e900 .param/l "BIT_DEPTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_000001cc1c32e938 .param/l "NEW_WIDTH" 0 10 6, +C4<00000000000000000000000000100000>;
v000001cc1c520c80_0 .net "clk_in", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c520fa0_0 .var "data_addr_out", 9 0;
v000001cc1c5210e0_0 .net "data_in", 7 0, v000001cc1c5230f0_0;  1 drivers
v000001cc1c521180_0 .var "data_out", 7 0;
v000001cc1c521400_0 .net "data_valid_in", 0 0, v000001cc1c524130_0;  1 drivers
v000001cc1c523ff0_0 .var "data_valid_out", 0 0;
v000001cc1c523230_0 .net "data_x_in", 5 0, v000001cc1c522830_0;  1 drivers
v000001cc1c522470_0 .net "data_y_in", 5 0, v000001cc1c522a10_0;  1 drivers
v000001cc1c522790_0 .var "done_out", 0 0;
v000001cc1c5232d0_0 .net "rst_in", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
S_000001cc1c51ff90 .scope module, "O2Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 127, 6 10 0, S_000001cc1c3a7790;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001cc1c3ca110 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001cc1c3ca148 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001cc1c3ca180 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001cc1c3ca1b8 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001cc1c522ab0 .array "BRAM", 0 1023, 7 0;
v000001cc1c522d30_0 .net "addra", 9 0, v000001cc1c536060_0;  1 drivers
v000001cc1c5234b0_0 .net "addrb", 9 0, v000001cc1c535de0_0;  1 drivers
v000001cc1c522fb0_0 .net "clka", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c5239b0_0 .net "clkb", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c523b90_0 .net "dina", 7 0, v000001cc1c534bc0_0;  1 drivers
o000001cc1c4cda08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001cc1c523190_0 .net "dinb", 7 0, o000001cc1c4cda08;  0 drivers
v000001cc1c523550_0 .net "douta", 7 0, L_000001cc1c4a22c0;  1 drivers
v000001cc1c5235f0_0 .net "doutb", 7 0, L_000001cc1c4a31a0;  alias, 1 drivers
L_000001cc1c541338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c523cd0_0 .net "ena", 0 0, L_000001cc1c541338;  1 drivers
v000001cc1c523910_0 .net "enb", 0 0, v000001cc1c5362e0_0;  1 drivers
v000001cc1c523d70_0 .var/i "idx", 31 0;
v000001cc1c523e10_0 .var "ram_data_a", 7 0;
v000001cc1c523eb0_0 .var "ram_data_b", 7 0;
L_000001cc1c541380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c523f50_0 .net "regcea", 0 0, L_000001cc1c541380;  1 drivers
L_000001cc1c5413c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c5267b0_0 .net "regceb", 0 0, L_000001cc1c5413c8;  1 drivers
v000001cc1c5271b0_0 .net "rsta", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c527d90_0 .net "rstb", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c526c10_0 .net "wea", 0 0, v000001cc1c534da0_0;  1 drivers
L_000001cc1c5412f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cc1c5268f0_0 .net "web", 0 0, L_000001cc1c5412f0;  1 drivers
S_000001cc1c51f630 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001cc1c51ff90;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001cc1c51f630
v000001cc1c523af0_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O2Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v000001cc1c523af0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v000001cc1c523af0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001cc1c523af0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_000001cc1c520120 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001cc1c51ff90;
 .timescale -9 -12;
v000001cc1c522b50_0 .var/i "ram_index", 31 0;
S_000001cc1c51f310 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001cc1c51ff90;
 .timescale -9 -12;
L_000001cc1c4a22c0 .functor BUFZ 8, v000001cc1c5241d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001cc1c4a31a0 .functor BUFZ 8, v000001cc1c522330_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001cc1c5241d0_0 .var "douta_reg", 7 0;
v000001cc1c522330_0 .var "doutb_reg", 7 0;
S_000001cc1c51f7c0 .scope module, "O2Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 155, 6 10 0, S_000001cc1c3a7790;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001cc1c3bea10 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001cc1c3bea48 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001cc1c3bea80 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001cc1c3beab8 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001cc1c5279d0 .array "BRAM", 0 1023, 7 0;
v000001cc1c528010_0 .net "addra", 9 0, v000001cc1c536380_0;  1 drivers
v000001cc1c527ed0_0 .net "addrb", 9 0, v000001cc1c535980_0;  1 drivers
v000001cc1c526850_0 .net "clka", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c526530_0 .net "clkb", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c5272f0_0 .net "dina", 7 0, v000001cc1c536740_0;  1 drivers
o000001cc1c4ce0c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001cc1c5276b0_0 .net "dinb", 7 0, o000001cc1c4ce0c8;  0 drivers
v000001cc1c527750_0 .net "douta", 7 0, L_000001cc1c4a1c30;  1 drivers
v000001cc1c527930_0 .net "doutb", 7 0, L_000001cc1c4a1b50;  alias, 1 drivers
L_000001cc1c541458 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c526990_0 .net "ena", 0 0, L_000001cc1c541458;  1 drivers
v000001cc1c527390_0 .net "enb", 0 0, v000001cc1c536920_0;  1 drivers
v000001cc1c527a70_0 .var/i "idx", 31 0;
v000001cc1c526cb0_0 .var "ram_data_a", 7 0;
v000001cc1c526df0_0 .var "ram_data_b", 7 0;
L_000001cc1c5414a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c527f70_0 .net "regcea", 0 0, L_000001cc1c5414a0;  1 drivers
L_000001cc1c5414e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c526e90_0 .net "regceb", 0 0, L_000001cc1c5414e8;  1 drivers
v000001cc1c527b10_0 .net "rsta", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c5274d0_0 .net "rstb", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c526f30_0 .net "wea", 0 0, v000001cc1c537000_0;  1 drivers
L_000001cc1c541410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cc1c5280b0_0 .net "web", 0 0, L_000001cc1c541410;  1 drivers
S_000001cc1c51fc70 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001cc1c51f7c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001cc1c51fc70
v000001cc1c527cf0_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O2Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v000001cc1c527cf0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v000001cc1c527cf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001cc1c527cf0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_000001cc1c51fe00 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001cc1c51f7c0;
 .timescale -9 -12;
v000001cc1c527890_0 .var/i "ram_index", 31 0;
S_000001cc1c52a1f0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001cc1c51f7c0;
 .timescale -9 -12;
L_000001cc1c4a1c30 .functor BUFZ 8, v000001cc1c5277f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001cc1c4a1b50 .functor BUFZ 8, v000001cc1c5281f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001cc1c5277f0_0 .var "douta_reg", 7 0;
v000001cc1c5281f0_0 .var "doutb_reg", 7 0;
S_000001cc1c52a060 .scope module, "O2_blur" "blur_img" 5 264, 7 4 0, S_000001cc1c3a7790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 10 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_000001cc1c3ee790 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_000001cc1c3ee7c8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000100000>;
P_000001cc1c3ee800 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000100000>;
L_000001cc1c4a3210 .functor BUFZ 1, v000001cc1c527430_0, C4<0>, C4<0>, C4<0>;
L_000001cc1c4a29c0 .functor BUFZ 8, v000001cc1c528150_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001cc1c52be90_0 .net *"_ivl_0", 31 0, L_000001cc1c539150;  1 drivers
v000001cc1c52c4d0_0 .net *"_ivl_11", 31 0, L_000001cc1c539010;  1 drivers
v000001cc1c52c1b0_0 .net *"_ivl_12", 31 0, L_000001cc1c539830;  1 drivers
L_000001cc1c541848 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc1c52bad0_0 .net *"_ivl_3", 26 0, L_000001cc1c541848;  1 drivers
v000001cc1c52ab30_0 .net *"_ivl_4", 31 0, L_000001cc1c53a410;  1 drivers
L_000001cc1c541890 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc1c52c390_0 .net *"_ivl_7", 26 0, L_000001cc1c541890;  1 drivers
L_000001cc1c5418d8 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001cc1c52a9f0_0 .net/2u *"_ivl_8", 31 0, L_000001cc1c5418d8;  1 drivers
v000001cc1c52aa90_0 .var "blur_data_valid_in", 0 0;
v000001cc1c52a950_0 .net "blur_data_valid_out", 0 0, v000001cc1c527430_0;  1 drivers
v000001cc1c52bb70_0 .var "blur_done", 0 0;
v000001cc1c52c2f0_0 .net "blur_out", 7 0, v000001cc1c528150_0;  1 drivers
v000001cc1c52ac70_0 .var "busy", 0 0;
v000001cc1c52b350_0 .var "center_addr_x", 4 0;
v000001cc1c52a810_0 .var "center_addr_x_prev", 4 0;
v000001cc1c52b3f0_0 .var "center_addr_y", 4 0;
v000001cc1c52c610_0 .var "center_addr_y_prev", 4 0;
v000001cc1c52bc10_0 .net "clk_in", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c52ad10_0 .net "ext_pixel_in", 7 0, v000001cc1c535200_0;  1 drivers
v000001cc1c52b530_0 .net "ext_pixel_out", 7 0, L_000001cc1c4a29c0;  alias, 1 drivers
v000001cc1c52c430_0 .var "ext_read_addr", 9 0;
v000001cc1c52c570_0 .var "ext_read_addr_valid", 0 0;
v000001cc1c52abd0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001cc1c52bcb0_0 .net "ext_write_addr", 9 0, L_000001cc1c53a910;  alias, 1 drivers
v000001cc1c52b170_0 .net "ext_write_valid", 0 0, L_000001cc1c4a3210;  alias, 1 drivers
v000001cc1c52bd50_0 .var "kernel_ind", 3 0;
v000001cc1c52bdf0 .array "kernel_ind_pipe", 0 1, 3 0;
v000001cc1c52b210_0 .var "row1", 23 0;
v000001cc1c52b850_0 .var "row2", 23 0;
v000001cc1c52bf30_0 .var "row3", 23 0;
v000001cc1c52b030_0 .net "rst_in", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c52bfd0_0 .net "start_in", 0 0, v000001cc1c535840_0;  1 drivers
L_000001cc1c539150 .concat [ 5 27 0 0], v000001cc1c52a810_0, L_000001cc1c541848;
L_000001cc1c53a410 .concat [ 5 27 0 0], v000001cc1c52c610_0, L_000001cc1c541890;
L_000001cc1c539010 .arith/mult 32, L_000001cc1c53a410, L_000001cc1c5418d8;
L_000001cc1c539830 .arith/sum 32, L_000001cc1c539150, L_000001cc1c539010;
L_000001cc1c53a910 .part L_000001cc1c539830, 0, 10;
S_000001cc1c528c10 .scope module, "blur" "gaussian" 7 51, 8 6 0, S_000001cc1c52a060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000001cc1c481c80 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v000001cc1c527e30_0 .var "busy_out", 0 0;
v000001cc1c5265d0_0 .net "clk_in", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c528150_0 .var "data_out", 7 0;
v000001cc1c5263f0_0 .net "data_valid_in", 0 0, v000001cc1c52aa90_0;  1 drivers
v000001cc1c527430_0 .var "data_valid_out", 0 0;
v000001cc1c527bb0_0 .var "error_out", 0 0;
v000001cc1c527570_0 .var/i "i", 31 0;
v000001cc1c527610 .array "kernel", 0 8, 7 0;
v000001cc1c527c50_0 .net "r0_data_in", 23 0, v000001cc1c52b210_0;  1 drivers
v000001cc1c526350_0 .net "r1_data_in", 23 0, v000001cc1c52b850_0;  1 drivers
v000001cc1c526a30_0 .net "r2_data_in", 23 0, v000001cc1c52bf30_0;  1 drivers
v000001cc1c526490_0 .net "rowdata", 71 0, L_000001cc1c539330;  1 drivers
v000001cc1c526ad0_0 .net "rst_in", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c526670 .array "stage1_data", 0 8, 10 0;
v000001cc1c526710 .array "stage1_data_reg", 0 8, 10 0;
v000001cc1c526b70_0 .var "stage1_reg_valid", 0 0;
v000001cc1c526fd0_0 .var "stage1_valid", 0 0;
v000001cc1c527070_0 .var "stage2_accumulator", 11 0;
v000001cc1c527110_0 .var "stage2_data", 11 0;
v000001cc1c527250_0 .var "stage2_valid", 0 0;
v000001cc1c526710_0 .array/port v000001cc1c526710, 0;
v000001cc1c526710_1 .array/port v000001cc1c526710, 1;
v000001cc1c526710_2 .array/port v000001cc1c526710, 2;
v000001cc1c526710_3 .array/port v000001cc1c526710, 3;
E_000001cc1c482480/0 .event anyedge, v000001cc1c526710_0, v000001cc1c526710_1, v000001cc1c526710_2, v000001cc1c526710_3;
v000001cc1c526710_4 .array/port v000001cc1c526710, 4;
v000001cc1c526710_5 .array/port v000001cc1c526710, 5;
v000001cc1c526710_6 .array/port v000001cc1c526710, 6;
v000001cc1c526710_7 .array/port v000001cc1c526710, 7;
E_000001cc1c482480/1 .event anyedge, v000001cc1c526710_4, v000001cc1c526710_5, v000001cc1c526710_6, v000001cc1c526710_7;
v000001cc1c526710_8 .array/port v000001cc1c526710, 8;
E_000001cc1c482480/2 .event anyedge, v000001cc1c526710_8;
E_000001cc1c482480 .event/or E_000001cc1c482480/0, E_000001cc1c482480/1, E_000001cc1c482480/2;
L_000001cc1c539330 .concat [ 24 24 24 0], v000001cc1c52bf30_0, v000001cc1c52b850_0, v000001cc1c52b210_0;
S_000001cc1c529a20 .scope module, "O2_to_O3" "image_half_full" 5 332, 9 4 0, S_000001cc1c3a7790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 8 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "resize_done";
    .port_info 10 /OUTPUT 5 "old_center_addr_x_used";
    .port_info 11 /OUTPUT 5 "old_center_addr_y_used";
P_000001cc1c3ee8f0 .param/l "BIT_DEPTH" 0 9 5, +C4<00000000000000000000000000001000>;
P_000001cc1c3ee928 .param/l "OLD_HEIGHT" 0 9 7, +C4<00000000000000000000000000100000>;
P_000001cc1c3ee960 .param/l "OLD_WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
v000001cc1c52af90_0 .net *"_ivl_0", 31 0, L_000001cc1c539d30;  1 drivers
v000001cc1c52b490_0 .net *"_ivl_11", 31 0, L_000001cc1c53a190;  1 drivers
v000001cc1c52b5d0_0 .net *"_ivl_12", 31 0, L_000001cc1c539a10;  1 drivers
L_000001cc1c541ad0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc1c52b670_0 .net *"_ivl_3", 26 0, L_000001cc1c541ad0;  1 drivers
v000001cc1c52b710_0 .net *"_ivl_4", 31 0, L_000001cc1c539970;  1 drivers
L_000001cc1c541b18 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc1c52b7b0_0 .net *"_ivl_7", 26 0, L_000001cc1c541b18;  1 drivers
L_000001cc1c541b60 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001cc1c52b8f0_0 .net/2u *"_ivl_8", 31 0, L_000001cc1c541b60;  1 drivers
v000001cc1c52b990_0 .var "busy", 0 0;
v000001cc1c52ba30_0 .var "center_addr_x", 4 0;
v000001cc1c52d220_0 .var "center_addr_y", 4 0;
v000001cc1c52df40_0 .net "clk_in", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c52e3a0_0 .net "ext_pixel_in", 7 0, v000001cc1c5353e0_0;  1 drivers
v000001cc1c52e4e0_0 .net "ext_pixel_out", 7 0, v000001cc1c52a8b0_0;  alias, 1 drivers
v000001cc1c52e260_0 .net "ext_read_addr", 9 0, L_000001cc1c53b090;  alias, 1 drivers
v000001cc1c52dae0_0 .var "ext_read_addr_valid", 0 0;
v000001cc1c52de00_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001cc1c52dfe0_0 .net "ext_write_addr", 7 0, v000001cc1c52a770_0;  alias, 1 drivers
v000001cc1c52e080_0 .net "ext_write_valid", 0 0, v000001cc1c52adb0_0;  alias, 1 drivers
v000001cc1c52d540_0 .var "old_center_addr_x_used", 4 0;
v000001cc1c52e580_0 .var "old_center_addr_y_used", 4 0;
v000001cc1c52c820_0 .var "resize_done", 0 0;
v000001cc1c52d5e0_0 .var "resize_in", 7 0;
v000001cc1c52db80_0 .var "resize_in_valid", 0 0;
v000001cc1c52d720_0 .net "rst_in", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c52cb40_0 .net "start_in", 0 0, v000001cc1c536240_0;  1 drivers
L_000001cc1c539d30 .concat [ 5 27 0 0], v000001cc1c52ba30_0, L_000001cc1c541ad0;
L_000001cc1c539970 .concat [ 5 27 0 0], v000001cc1c52d220_0, L_000001cc1c541b18;
L_000001cc1c53a190 .arith/mult 32, L_000001cc1c539970, L_000001cc1c541b60;
L_000001cc1c539a10 .arith/sum 32, L_000001cc1c539d30, L_000001cc1c53a190;
L_000001cc1c53b090 .part L_000001cc1c539a10, 0, 10;
S_000001cc1c529570 .scope module, "downsizer" "image_half" 9 92, 10 4 0, S_000001cc1c529a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 5 "data_x_in";
    .port_info 4 /INPUT 5 "data_y_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 8 "data_addr_out";
    .port_info 8 /OUTPUT 1 "data_valid_out";
    .port_info 9 /OUTPUT 1 "done_out";
P_000001cc1c32ec00 .param/l "BIT_DEPTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_000001cc1c32ec38 .param/l "NEW_WIDTH" 0 10 6, +C4<00000000000000000000000000010000>;
v000001cc1c52b2b0_0 .net "clk_in", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c52a770_0 .var "data_addr_out", 7 0;
v000001cc1c52c070_0 .net "data_in", 7 0, v000001cc1c52d5e0_0;  1 drivers
v000001cc1c52a8b0_0 .var "data_out", 7 0;
v000001cc1c52c110_0 .net "data_valid_in", 0 0, v000001cc1c52db80_0;  1 drivers
v000001cc1c52adb0_0 .var "data_valid_out", 0 0;
v000001cc1c52c250_0 .net "data_x_in", 4 0, v000001cc1c52d540_0;  1 drivers
v000001cc1c52ae50_0 .net "data_y_in", 4 0, v000001cc1c52e580_0;  1 drivers
v000001cc1c52b0d0_0 .var "done_out", 0 0;
v000001cc1c52aef0_0 .net "rst_in", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
S_000001cc1c528a80 .scope module, "O3Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 184, 6 10 0, S_000001cc1c3a7790;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001cc1c2e63f0 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001cc1c2e6428 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001cc1c2e6460 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001cc1c2e6498 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001cc1c52c8c0 .array "BRAM", 0 255, 7 0;
v000001cc1c52d680_0 .net "addra", 7 0, v000001cc1c534f80_0;  1 drivers
v000001cc1c52c960_0 .net "addrb", 7 0, v000001cc1c534c60_0;  1 drivers
v000001cc1c52cfa0_0 .net "clka", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c52d4a0_0 .net "clkb", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c52e300_0 .net "dina", 7 0, v000001cc1c5361a0_0;  1 drivers
o000001cc1c4cfc88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001cc1c52e440_0 .net "dinb", 7 0, o000001cc1c4cfc88;  0 drivers
v000001cc1c52d180_0 .net "douta", 7 0, L_000001cc1c4a1d80;  1 drivers
v000001cc1c52c780_0 .net "doutb", 7 0, L_000001cc1c4a25d0;  alias, 1 drivers
L_000001cc1c541578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c52d040_0 .net "ena", 0 0, L_000001cc1c541578;  1 drivers
v000001cc1c52dd60_0 .net "enb", 0 0, v000001cc1c534b20_0;  1 drivers
v000001cc1c52ca00_0 .var/i "idx", 31 0;
v000001cc1c52d2c0_0 .var "ram_data_a", 7 0;
v000001cc1c52dea0_0 .var "ram_data_b", 7 0;
L_000001cc1c5415c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c52cbe0_0 .net "regcea", 0 0, L_000001cc1c5415c0;  1 drivers
L_000001cc1c541608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c52dc20_0 .net "regceb", 0 0, L_000001cc1c541608;  1 drivers
v000001cc1c52caa0_0 .net "rsta", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c52cc80_0 .net "rstb", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c52e120_0 .net "wea", 0 0, v000001cc1c535b60_0;  1 drivers
L_000001cc1c541530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cc1c52d360_0 .net "web", 0 0, L_000001cc1c541530;  1 drivers
S_000001cc1c529ed0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001cc1c528a80;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001cc1c529ed0
v000001cc1c52d900_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O3Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v000001cc1c52d900_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v000001cc1c52d900_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001cc1c52d900_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_000001cc1c529bb0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001cc1c528a80;
 .timescale -9 -12;
v000001cc1c52d7c0_0 .var/i "ram_index", 31 0;
S_000001cc1c529890 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001cc1c528a80;
 .timescale -9 -12;
L_000001cc1c4a1d80 .functor BUFZ 8, v000001cc1c52d860_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001cc1c4a25d0 .functor BUFZ 8, v000001cc1c52e620_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001cc1c52d860_0 .var "douta_reg", 7 0;
v000001cc1c52e620_0 .var "doutb_reg", 7 0;
S_000001cc1c52a380 .scope module, "O3Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 212, 6 10 0, S_000001cc1c3a7790;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001cc1c3a4d90 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001cc1c3a4dc8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001cc1c3a4e00 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001cc1c3a4e38 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001cc1c52cf00 .array "BRAM", 0 255, 7 0;
v000001cc1c52e1c0_0 .net "addra", 7 0, v000001cc1c535660_0;  1 drivers
v000001cc1c52d400_0 .net "addrb", 7 0, v000001cc1c535520_0;  1 drivers
v000001cc1c52da40_0 .net "clka", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c530e10_0 .net "clkb", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c530eb0_0 .net "dina", 7 0, v000001cc1c536f60_0;  1 drivers
o000001cc1c4d0348 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001cc1c5320d0_0 .net "dinb", 7 0, o000001cc1c4d0348;  0 drivers
v000001cc1c531770_0 .net "douta", 7 0, L_000001cc1c4a1ed0;  1 drivers
v000001cc1c530a50_0 .net "doutb", 7 0, L_000001cc1c4a24f0;  alias, 1 drivers
L_000001cc1c541698 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c530cd0_0 .net "ena", 0 0, L_000001cc1c541698;  1 drivers
v000001cc1c530d70_0 .net "enb", 0 0, v000001cc1c5355c0_0;  1 drivers
v000001cc1c530f50_0 .var/i "idx", 31 0;
v000001cc1c532710_0 .var "ram_data_a", 7 0;
v000001cc1c531bd0_0 .var "ram_data_b", 7 0;
L_000001cc1c5416e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c531c70_0 .net "regcea", 0 0, L_000001cc1c5416e0;  1 drivers
L_000001cc1c541728 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc1c532350_0 .net "regceb", 0 0, L_000001cc1c541728;  1 drivers
v000001cc1c531810_0 .net "rsta", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c530ff0_0 .net "rstb", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c5314f0_0 .net "wea", 0 0, v000001cc1c535700_0;  1 drivers
L_000001cc1c541650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cc1c531590_0 .net "web", 0 0, L_000001cc1c541650;  1 drivers
S_000001cc1c52a510 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001cc1c52a380;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001cc1c52a510
v000001cc1c52cdc0_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O3Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v000001cc1c52cdc0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v000001cc1c52cdc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001cc1c52cdc0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_000001cc1c529d40 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001cc1c52a380;
 .timescale -9 -12;
v000001cc1c52ce60_0 .var/i "ram_index", 31 0;
S_000001cc1c528760 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001cc1c52a380;
 .timescale -9 -12;
L_000001cc1c4a1ed0 .functor BUFZ 8, v000001cc1c52d0e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001cc1c4a24f0 .functor BUFZ 8, v000001cc1c52dcc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001cc1c52d0e0_0 .var "douta_reg", 7 0;
v000001cc1c52dcc0_0 .var "doutb_reg", 7 0;
S_000001cc1c5288f0 .scope module, "O3_blur" "blur_img" 5 286, 7 4 0, S_000001cc1c3a7790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 8 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 8 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_000001cc1c534750 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_000001cc1c534788 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000010000>;
P_000001cc1c5347c0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
L_000001cc1c4a2a30 .functor BUFZ 1, v000001cc1c531450_0, C4<0>, C4<0>, C4<0>;
L_000001cc1c4a1d10 .functor BUFZ 8, v000001cc1c531ef0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001cc1c5318b0_0 .net *"_ivl_0", 31 0, L_000001cc1c53ac30;  1 drivers
v000001cc1c531950_0 .net *"_ivl_11", 31 0, L_000001cc1c53aeb0;  1 drivers
v000001cc1c5309b0_0 .net *"_ivl_12", 31 0, L_000001cc1c5393d0;  1 drivers
L_000001cc1c541920 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc1c5322b0_0 .net *"_ivl_3", 27 0, L_000001cc1c541920;  1 drivers
v000001cc1c531130_0 .net *"_ivl_4", 31 0, L_000001cc1c53acd0;  1 drivers
L_000001cc1c541968 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc1c5323f0_0 .net *"_ivl_7", 27 0, L_000001cc1c541968;  1 drivers
L_000001cc1c5419b0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001cc1c5325d0_0 .net/2u *"_ivl_8", 31 0, L_000001cc1c5419b0;  1 drivers
v000001cc1c531310_0 .var "blur_data_valid_in", 0 0;
v000001cc1c530c30_0 .net "blur_data_valid_out", 0 0, v000001cc1c531450_0;  1 drivers
v000001cc1c5313b0_0 .var "blur_done", 0 0;
v000001cc1c5311d0_0 .net "blur_out", 7 0, v000001cc1c531ef0_0;  1 drivers
v000001cc1c531270_0 .var "busy", 0 0;
v000001cc1c532490_0 .var "center_addr_x", 3 0;
v000001cc1c532530_0 .var "center_addr_x_prev", 3 0;
v000001cc1c537460_0 .var "center_addr_y", 3 0;
v000001cc1c538680_0 .var "center_addr_y_prev", 3 0;
v000001cc1c537c80_0 .net "clk_in", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c5371e0_0 .net "ext_pixel_in", 7 0, v000001cc1c53c850_0;  1 drivers
v000001cc1c5375a0_0 .net "ext_pixel_out", 7 0, L_000001cc1c4a1d10;  alias, 1 drivers
v000001cc1c537280_0 .var "ext_read_addr", 7 0;
v000001cc1c537640_0 .var "ext_read_addr_valid", 0 0;
v000001cc1c537960_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001cc1c537500_0 .net "ext_write_addr", 7 0, L_000001cc1c5398d0;  alias, 1 drivers
v000001cc1c537b40_0 .net "ext_write_valid", 0 0, L_000001cc1c4a2a30;  alias, 1 drivers
v000001cc1c5384a0_0 .var "kernel_ind", 3 0;
v000001cc1c537320 .array "kernel_ind_pipe", 0 1, 3 0;
v000001cc1c537fa0_0 .var "row1", 23 0;
v000001cc1c5385e0_0 .var "row2", 23 0;
v000001cc1c538180_0 .var "row3", 23 0;
v000001cc1c5380e0_0 .net "rst_in", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c537dc0_0 .net "start_in", 0 0, v000001cc1c53bb30_0;  1 drivers
L_000001cc1c53ac30 .concat [ 4 28 0 0], v000001cc1c532530_0, L_000001cc1c541920;
L_000001cc1c53acd0 .concat [ 4 28 0 0], v000001cc1c538680_0, L_000001cc1c541968;
L_000001cc1c53aeb0 .arith/mult 32, L_000001cc1c53acd0, L_000001cc1c5419b0;
L_000001cc1c5393d0 .arith/sum 32, L_000001cc1c53ac30, L_000001cc1c53aeb0;
L_000001cc1c5398d0 .part L_000001cc1c5393d0, 0, 8;
S_000001cc1c528da0 .scope module, "blur" "gaussian" 7 51, 8 6 0, S_000001cc1c5288f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000001cc1c482ac0 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v000001cc1c532670_0 .var "busy_out", 0 0;
v000001cc1c531b30_0 .net "clk_in", 0 0, v000001cc1c539fb0_0;  alias, 1 drivers
v000001cc1c531ef0_0 .var "data_out", 7 0;
v000001cc1c531d10_0 .net "data_valid_in", 0 0, v000001cc1c531310_0;  1 drivers
v000001cc1c531450_0 .var "data_valid_out", 0 0;
v000001cc1c531f90_0 .var "error_out", 0 0;
v000001cc1c5327b0_0 .var/i "i", 31 0;
v000001cc1c5319f0 .array "kernel", 0 8, 7 0;
v000001cc1c532030_0 .net "r0_data_in", 23 0, v000001cc1c537fa0_0;  1 drivers
v000001cc1c531e50_0 .net "r1_data_in", 23 0, v000001cc1c5385e0_0;  1 drivers
v000001cc1c531090_0 .net "r2_data_in", 23 0, v000001cc1c538180_0;  1 drivers
v000001cc1c530af0_0 .net "rowdata", 71 0, L_000001cc1c53ae10;  1 drivers
v000001cc1c531db0_0 .net "rst_in", 0 0, v000001cc1c5390b0_0;  alias, 1 drivers
v000001cc1c531a90 .array "stage1_data", 0 8, 10 0;
v000001cc1c531630 .array "stage1_data_reg", 0 8, 10 0;
v000001cc1c5316d0_0 .var "stage1_reg_valid", 0 0;
v000001cc1c532170_0 .var "stage1_valid", 0 0;
v000001cc1c532210_0 .var "stage2_accumulator", 11 0;
v000001cc1c530b90_0 .var "stage2_data", 11 0;
v000001cc1c532850_0 .var "stage2_valid", 0 0;
v000001cc1c531630_0 .array/port v000001cc1c531630, 0;
v000001cc1c531630_1 .array/port v000001cc1c531630, 1;
v000001cc1c531630_2 .array/port v000001cc1c531630, 2;
v000001cc1c531630_3 .array/port v000001cc1c531630, 3;
E_000001cc1c4843c0/0 .event anyedge, v000001cc1c531630_0, v000001cc1c531630_1, v000001cc1c531630_2, v000001cc1c531630_3;
v000001cc1c531630_4 .array/port v000001cc1c531630, 4;
v000001cc1c531630_5 .array/port v000001cc1c531630, 5;
v000001cc1c531630_6 .array/port v000001cc1c531630, 6;
v000001cc1c531630_7 .array/port v000001cc1c531630, 7;
E_000001cc1c4843c0/1 .event anyedge, v000001cc1c531630_4, v000001cc1c531630_5, v000001cc1c531630_6, v000001cc1c531630_7;
v000001cc1c531630_8 .array/port v000001cc1c531630, 8;
E_000001cc1c4843c0/2 .event anyedge, v000001cc1c531630_8;
E_000001cc1c4843c0 .event/or E_000001cc1c4843c0/0, E_000001cc1c4843c0/1, E_000001cc1c4843c0/2;
L_000001cc1c53ae10 .concat [ 24 24 24 0], v000001cc1c538180_0, v000001cc1c5385e0_0, v000001cc1c537fa0_0;
    .scope S_000001cc1c3e1b40;
T_7 ;
    %vpi_call/w 4 33 "$readmemh", P_000001cc1c2ebee0, v000001cc1c4a12c0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001cc1c3e19b0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c4a1860_0, 0, 8;
    %end;
    .thread T_8, $init;
    .scope S_000001cc1c3e19b0;
T_9 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c4a0500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c4a1860_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001cc1c4a0aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001cc1c4a14a0_0;
    %assign/vec4 v000001cc1c4a1860_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001cc1c397af0;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c4a14a0_0, 0, 8;
    %end;
    .thread T_10, $init;
    .scope S_000001cc1c397af0;
T_11 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c4a1180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001cc1c4a1540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001cc1c4a0280_0;
    %load/vec4 v000001cc1c49fd80_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c4a12c0, 0, 4;
T_11.2 ;
    %load/vec4 v000001cc1c49fd80_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001cc1c4a12c0, 4;
    %assign/vec4 v000001cc1c4a14a0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001cc1c3433c0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c4a1720_0, 0, 32;
T_12.0 ;
    %load/vec4 v000001cc1c4a1720_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001cc1c4a1720_0;
    %store/vec4a v000001cc1c4a0d20, 4, 0;
    %load/vec4 v000001cc1c4a1720_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c4a1720_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_000001cc1c343550;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c4a10e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c4a1680_0, 0, 8;
    %end;
    .thread T_13, $init;
    .scope S_000001cc1c343550;
T_14 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c4a0a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c4a10e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001cc1c4a0780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001cc1c4a01e0_0;
    %assign/vec4 v000001cc1c4a10e0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001cc1c343550;
T_15 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c4a0fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c4a1680_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001cc1c4a0960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001cc1c4a06e0_0;
    %assign/vec4 v000001cc1c4a1680_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001cc1c3a4a70;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c4a01e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c4a06e0_0, 0, 8;
    %end;
    .thread T_16, $init;
    .scope S_000001cc1c3a4a70;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c49fce0_0, 0, 32;
T_17.0 ;
    %load/vec4 v000001cc1c49fce0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_17.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001cc1c4a0d20, v000001cc1c49fce0_0 > {0 0 0};
    %load/vec4 v000001cc1c49fce0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c49fce0_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_000001cc1c3a4a70;
T_18 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c4a0640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001cc1c467970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001cc1c4a0f00_0;
    %load/vec4 v000001cc1c4a0000_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c4a0d20, 0, 4;
T_18.2 ;
    %load/vec4 v000001cc1c4a0000_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001cc1c4a0d20, 4;
    %assign/vec4 v000001cc1c4a01e0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001cc1c3a4a70;
T_19 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c49fba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000001cc1c468550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000001cc1c4a1900_0;
    %load/vec4 v000001cc1c4a0e60_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c4a0d20, 0, 4;
T_19.2 ;
    %load/vec4 v000001cc1c4a0e60_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001cc1c4a0d20, 4;
    %assign/vec4 v000001cc1c4a06e0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001cc1c3c9df0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c4682d0_0, 0, 32;
T_20.0 ;
    %load/vec4 v000001cc1c4682d0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001cc1c4682d0_0;
    %store/vec4a v000001cc1c467e70, 4, 0;
    %load/vec4 v000001cc1c4682d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c4682d0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_000001cc1c3c9f80;
T_21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c4675b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c467bf0_0, 0, 8;
    %end;
    .thread T_21, $init;
    .scope S_000001cc1c3c9f80;
T_22 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c454a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c4675b0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001cc1c454650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000001cc1c467790_0;
    %assign/vec4 v000001cc1c4675b0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001cc1c3c9f80;
T_23 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c454ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c467bf0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001cc1c454d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000001cc1c4548d0_0;
    %assign/vec4 v000001cc1c467bf0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001cc1c3be6f0;
T_24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c467790_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c4548d0_0, 0, 8;
    %end;
    .thread T_24, $init;
    .scope S_000001cc1c3be6f0;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c467650_0, 0, 32;
T_25.0 ;
    %load/vec4 v000001cc1c467650_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_25.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001cc1c467e70, v000001cc1c467650_0 > {0 0 0};
    %load/vec4 v000001cc1c467650_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c467650_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .thread T_25;
    .scope S_000001cc1c3be6f0;
T_26 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c468cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v000001cc1c453ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v000001cc1c468b90_0;
    %load/vec4 v000001cc1c468ff0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c467e70, 0, 4;
T_26.2 ;
    %load/vec4 v000001cc1c468ff0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001cc1c467e70, 4;
    %assign/vec4 v000001cc1c467790_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001cc1c3be6f0;
T_27 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c4673d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v000001cc1c4541f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v000001cc1c468eb0_0;
    %load/vec4 v000001cc1c4685f0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c467e70, 0, 4;
T_27.2 ;
    %load/vec4 v000001cc1c4685f0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001cc1c467e70, 4;
    %assign/vec4 v000001cc1c4548d0_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001cc1c520120;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c522b50_0, 0, 32;
T_28.0 ;
    %load/vec4 v000001cc1c522b50_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001cc1c522b50_0;
    %store/vec4a v000001cc1c522ab0, 4, 0;
    %load/vec4 v000001cc1c522b50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c522b50_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .thread T_28;
    .scope S_000001cc1c51f310;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c5241d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c522330_0, 0, 8;
    %end;
    .thread T_29, $init;
    .scope S_000001cc1c51f310;
T_30 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c5271b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c5241d0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001cc1c523f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v000001cc1c523e10_0;
    %assign/vec4 v000001cc1c5241d0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001cc1c51f310;
T_31 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c527d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c522330_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001cc1c5267b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v000001cc1c523eb0_0;
    %assign/vec4 v000001cc1c522330_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001cc1c51ff90;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c523e10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c523eb0_0, 0, 8;
    %end;
    .thread T_32, $init;
    .scope S_000001cc1c51ff90;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c523d70_0, 0, 32;
T_33.0 ;
    %load/vec4 v000001cc1c523d70_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_33.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001cc1c522ab0, v000001cc1c523d70_0 > {0 0 0};
    %load/vec4 v000001cc1c523d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c523d70_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %end;
    .thread T_33;
    .scope S_000001cc1c51ff90;
T_34 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c523cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v000001cc1c526c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000001cc1c523b90_0;
    %load/vec4 v000001cc1c522d30_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c522ab0, 0, 4;
T_34.2 ;
    %load/vec4 v000001cc1c522d30_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001cc1c522ab0, 4;
    %assign/vec4 v000001cc1c523e10_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001cc1c51ff90;
T_35 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c523910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v000001cc1c5268f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v000001cc1c523190_0;
    %load/vec4 v000001cc1c5234b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c522ab0, 0, 4;
T_35.2 ;
    %load/vec4 v000001cc1c5234b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001cc1c522ab0, 4;
    %assign/vec4 v000001cc1c523eb0_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001cc1c51fe00;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c527890_0, 0, 32;
T_36.0 ;
    %load/vec4 v000001cc1c527890_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_36.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001cc1c527890_0;
    %store/vec4a v000001cc1c5279d0, 4, 0;
    %load/vec4 v000001cc1c527890_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c527890_0, 0, 32;
    %jmp T_36.0;
T_36.1 ;
    %end;
    .thread T_36;
    .scope S_000001cc1c52a1f0;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c5277f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c5281f0_0, 0, 8;
    %end;
    .thread T_37, $init;
    .scope S_000001cc1c52a1f0;
T_38 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c527b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c5277f0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000001cc1c527f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v000001cc1c526cb0_0;
    %assign/vec4 v000001cc1c5277f0_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001cc1c52a1f0;
T_39 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c5274d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c5281f0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001cc1c526e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v000001cc1c526df0_0;
    %assign/vec4 v000001cc1c5281f0_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001cc1c51f7c0;
T_40 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c526cb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c526df0_0, 0, 8;
    %end;
    .thread T_40, $init;
    .scope S_000001cc1c51f7c0;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c527a70_0, 0, 32;
T_41.0 ;
    %load/vec4 v000001cc1c527a70_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_41.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001cc1c5279d0, v000001cc1c527a70_0 > {0 0 0};
    %load/vec4 v000001cc1c527a70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c527a70_0, 0, 32;
    %jmp T_41.0;
T_41.1 ;
    %end;
    .thread T_41;
    .scope S_000001cc1c51f7c0;
T_42 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c526990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v000001cc1c526f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v000001cc1c5272f0_0;
    %load/vec4 v000001cc1c528010_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c5279d0, 0, 4;
T_42.2 ;
    %load/vec4 v000001cc1c528010_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001cc1c5279d0, 4;
    %assign/vec4 v000001cc1c526cb0_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001cc1c51f7c0;
T_43 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c527390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v000001cc1c5280b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v000001cc1c5276b0_0;
    %load/vec4 v000001cc1c527ed0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c5279d0, 0, 4;
T_43.2 ;
    %load/vec4 v000001cc1c527ed0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001cc1c5279d0, 4;
    %assign/vec4 v000001cc1c526df0_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001cc1c529bb0;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c52d7c0_0, 0, 32;
T_44.0 ;
    %load/vec4 v000001cc1c52d7c0_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_44.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001cc1c52d7c0_0;
    %store/vec4a v000001cc1c52c8c0, 4, 0;
    %load/vec4 v000001cc1c52d7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c52d7c0_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %end;
    .thread T_44;
    .scope S_000001cc1c529890;
T_45 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c52d860_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c52e620_0, 0, 8;
    %end;
    .thread T_45, $init;
    .scope S_000001cc1c529890;
T_46 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c52caa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c52d860_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000001cc1c52cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v000001cc1c52d2c0_0;
    %assign/vec4 v000001cc1c52d860_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000001cc1c529890;
T_47 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c52cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c52e620_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000001cc1c52dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v000001cc1c52dea0_0;
    %assign/vec4 v000001cc1c52e620_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001cc1c528a80;
T_48 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c52d2c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c52dea0_0, 0, 8;
    %end;
    .thread T_48, $init;
    .scope S_000001cc1c528a80;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c52ca00_0, 0, 32;
T_49.0 ;
    %load/vec4 v000001cc1c52ca00_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_49.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001cc1c52c8c0, v000001cc1c52ca00_0 > {0 0 0};
    %load/vec4 v000001cc1c52ca00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c52ca00_0, 0, 32;
    %jmp T_49.0;
T_49.1 ;
    %end;
    .thread T_49;
    .scope S_000001cc1c528a80;
T_50 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c52d040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v000001cc1c52e120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v000001cc1c52e300_0;
    %load/vec4 v000001cc1c52d680_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c52c8c0, 0, 4;
T_50.2 ;
    %load/vec4 v000001cc1c52d680_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001cc1c52c8c0, 4;
    %assign/vec4 v000001cc1c52d2c0_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000001cc1c528a80;
T_51 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c52dd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v000001cc1c52d360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v000001cc1c52e440_0;
    %load/vec4 v000001cc1c52c960_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c52c8c0, 0, 4;
T_51.2 ;
    %load/vec4 v000001cc1c52c960_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001cc1c52c8c0, 4;
    %assign/vec4 v000001cc1c52dea0_0, 0;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000001cc1c529d40;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c52ce60_0, 0, 32;
T_52.0 ;
    %load/vec4 v000001cc1c52ce60_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_52.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001cc1c52ce60_0;
    %store/vec4a v000001cc1c52cf00, 4, 0;
    %load/vec4 v000001cc1c52ce60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c52ce60_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %end;
    .thread T_52;
    .scope S_000001cc1c528760;
T_53 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c52d0e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c52dcc0_0, 0, 8;
    %end;
    .thread T_53, $init;
    .scope S_000001cc1c528760;
T_54 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c531810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c52d0e0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000001cc1c531c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v000001cc1c532710_0;
    %assign/vec4 v000001cc1c52d0e0_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001cc1c528760;
T_55 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c530ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c52dcc0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000001cc1c532350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v000001cc1c531bd0_0;
    %assign/vec4 v000001cc1c52dcc0_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000001cc1c52a380;
T_56 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c532710_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cc1c531bd0_0, 0, 8;
    %end;
    .thread T_56, $init;
    .scope S_000001cc1c52a380;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c530f50_0, 0, 32;
T_57.0 ;
    %load/vec4 v000001cc1c530f50_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_57.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001cc1c52cf00, v000001cc1c530f50_0 > {0 0 0};
    %load/vec4 v000001cc1c530f50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c530f50_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_000001cc1c52a380;
T_58 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c530cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v000001cc1c5314f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v000001cc1c530eb0_0;
    %load/vec4 v000001cc1c52e1c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c52cf00, 0, 4;
T_58.2 ;
    %load/vec4 v000001cc1c52e1c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001cc1c52cf00, 4;
    %assign/vec4 v000001cc1c532710_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000001cc1c52a380;
T_59 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c530d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v000001cc1c531590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v000001cc1c5320d0_0;
    %load/vec4 v000001cc1c52d400_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c52cf00, 0, 4;
T_59.2 ;
    %load/vec4 v000001cc1c52d400_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001cc1c52cf00, 4;
    %assign/vec4 v000001cc1c531bd0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000001cc1c51fae0;
T_60 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c520d20, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c520d20, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c520d20, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c520d20, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c520d20, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c520d20, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c520d20, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c520d20, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c520d20, 4, 0;
    %end;
    .thread T_60;
    .scope S_000001cc1c51fae0;
T_61 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c522080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c5214a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c521fe0_0, 0, 32;
T_61.2 ;
    %load/vec4 v000001cc1c521fe0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001cc1c521fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c521cc0, 0, 4;
    %load/vec4 v000001cc1c521fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c521fe0_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v000001cc1c454bf0_0;
    %assign/vec4 v000001cc1c5214a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c521fe0_0, 0, 32;
T_61.4 ;
    %load/vec4 v000001cc1c521fe0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_61.5, 5;
    %ix/getv/s 4, v000001cc1c521fe0_0;
    %load/vec4a v000001cc1c520d20, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001cc1c521040_0;
    %load/vec4 v000001cc1c521fe0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v000001cc1c521fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c521cc0, 0, 4;
    %load/vec4 v000001cc1c521fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c521fe0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000001cc1c51fae0;
T_62 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c522080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c521a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c521fe0_0, 0, 32;
T_62.2 ;
    %load/vec4 v000001cc1c521fe0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_62.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001cc1c521fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c521ea0, 0, 4;
    %load/vec4 v000001cc1c521fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c521fe0_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v000001cc1c5214a0_0;
    %assign/vec4 v000001cc1c521a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c521fe0_0, 0, 32;
T_62.4 ;
    %load/vec4 v000001cc1c521fe0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_62.5, 5;
    %ix/getv/s 4, v000001cc1c521fe0_0;
    %load/vec4a v000001cc1c521cc0, 4;
    %ix/getv/s 3, v000001cc1c521fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c521ea0, 0, 4;
    %load/vec4 v000001cc1c521fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c521fe0_0, 0, 32;
    %jmp T_62.4;
T_62.5 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000001cc1c51fae0;
T_63 ;
Ewait_0 .event/or E_000001cc1c480f40, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001cc1c5215e0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c521fe0_0, 0, 32;
T_63.0 ;
    %load/vec4 v000001cc1c521fe0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_63.1, 5;
    %load/vec4 v000001cc1c5215e0_0;
    %ix/getv/s 4, v000001cc1c521fe0_0;
    %load/vec4a v000001cc1c521ea0, 4;
    %pad/s 12;
    %add;
    %store/vec4 v000001cc1c5215e0_0, 0, 12;
    %load/vec4 v000001cc1c521fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c521fe0_0, 0, 32;
    %jmp T_63.0;
T_63.1 ;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_000001cc1c51fae0;
T_64 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c522080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c5217c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cc1c520960_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v000001cc1c521a40_0;
    %assign/vec4 v000001cc1c5217c0_0, 0;
    %load/vec4 v000001cc1c5215e0_0;
    %assign/vec4 v000001cc1c520960_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000001cc1c51fae0;
T_65 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c522080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c454510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c454c90_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v000001cc1c5217c0_0;
    %assign/vec4 v000001cc1c454510_0, 0;
    %load/vec4 v000001cc1c520960_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v000001cc1c454c90_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_000001cc1c2e6050;
T_66 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c520aa0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c520460_0, 4, 5;
    %load/vec4 v000001cc1c520460_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c520460_0, 4, 5;
    %load/vec4 v000001cc1c520500_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c521540, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cc1c521540, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c521540, 0, 4;
    %jmp T_66;
    .thread T_66;
    .scope S_000001cc1c2e6050;
T_67 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c521f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cc1c5212c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cc1c5203c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cc1c5221c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cc1c521d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c521860_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001cc1c520f00_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001cc1c5205a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001cc1c520780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c520500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c521b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c520a00_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v000001cc1c520aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c520aa0_0, 0;
T_67.2 ;
    %load/vec4 v000001cc1c521860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c521860_0, 0;
T_67.4 ;
    %load/vec4 v000001cc1c521b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c521b80_0, 0;
T_67.6 ;
    %load/vec4 v000001cc1c520a00_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.10, 8;
    %load/vec4 v000001cc1c521360_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.10;
    %jmp/0xz  T_67.8, 8;
    %load/vec4 v000001cc1c520460_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_67.13, 8;
    %load/vec4 v000001cc1c521360_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.13;
    %jmp/0xz  T_67.11, 8;
    %load/vec4 v000001cc1c521360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cc1c521540, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_67.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_67.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_67.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_67.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_67.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_67.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_67.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_67.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_67.24, 6;
    %jmp T_67.25;
T_67.16 ;
    %load/vec4 v000001cc1c5206e0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c520f00_0, 4, 5;
    %jmp T_67.25;
T_67.17 ;
    %load/vec4 v000001cc1c5206e0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c520f00_0, 4, 5;
    %jmp T_67.25;
T_67.18 ;
    %load/vec4 v000001cc1c5206e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c520f00_0, 4, 5;
    %jmp T_67.25;
T_67.19 ;
    %load/vec4 v000001cc1c5206e0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c5205a0_0, 4, 5;
    %jmp T_67.25;
T_67.20 ;
    %load/vec4 v000001cc1c5206e0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c5205a0_0, 4, 5;
    %jmp T_67.25;
T_67.21 ;
    %load/vec4 v000001cc1c5206e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c5205a0_0, 4, 5;
    %jmp T_67.25;
T_67.22 ;
    %load/vec4 v000001cc1c5206e0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c520780_0, 4, 5;
    %jmp T_67.25;
T_67.23 ;
    %load/vec4 v000001cc1c5206e0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c520780_0, 4, 5;
    %jmp T_67.25;
T_67.24 ;
    %load/vec4 v000001cc1c5206e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c520780_0, 4, 5;
    %jmp T_67.25;
T_67.25 ;
    %pop/vec4 1;
    %jmp T_67.15;
T_67.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c520a00_0, 0;
T_67.15 ;
    %load/vec4 v000001cc1c520500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_67.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_67.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_67.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_67.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_67.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_67.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_67.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_67.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_67.34, 6;
    %jmp T_67.35;
T_67.26 ;
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_67.36, 8;
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %jmp/1 T_67.37, 8;
T_67.36 ; End of true expr.
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_67.37, 8;
 ; End of false expr.
    %blend;
T_67.37;
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_67.38, 8;
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %jmp/1 T_67.39, 8;
T_67.38 ; End of true expr.
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_67.39, 8;
 ; End of false expr.
    %blend;
T_67.39;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001cc1c521c20_0, 0;
    %jmp T_67.35;
T_67.27 ;
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_67.40, 8;
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %jmp/1 T_67.41, 8;
T_67.40 ; End of true expr.
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_67.41, 8;
 ; End of false expr.
    %blend;
T_67.41;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001cc1c521c20_0, 0;
    %jmp T_67.35;
T_67.28 ;
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_67.42, 8;
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %jmp/1 T_67.43, 8;
T_67.42 ; End of true expr.
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_67.43, 8;
 ; End of false expr.
    %blend;
T_67.43;
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_67.44, 8;
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %jmp/1 T_67.45, 8;
T_67.44 ; End of true expr.
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_67.45, 8;
 ; End of false expr.
    %blend;
T_67.45;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001cc1c521c20_0, 0;
    %jmp T_67.35;
T_67.29 ;
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_67.46, 8;
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %jmp/1 T_67.47, 8;
T_67.46 ; End of true expr.
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_67.47, 8;
 ; End of false expr.
    %blend;
T_67.47;
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001cc1c521c20_0, 0;
    %jmp T_67.35;
T_67.30 ;
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001cc1c521c20_0, 0;
    %jmp T_67.35;
T_67.31 ;
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_67.48, 8;
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %jmp/1 T_67.49, 8;
T_67.48 ; End of true expr.
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_67.49, 8;
 ; End of false expr.
    %blend;
T_67.49;
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001cc1c521c20_0, 0;
    %jmp T_67.35;
T_67.32 ;
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_67.50, 8;
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %jmp/1 T_67.51, 8;
T_67.50 ; End of true expr.
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_67.51, 8;
 ; End of false expr.
    %blend;
T_67.51;
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_67.52, 8;
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %jmp/1 T_67.53, 8;
T_67.52 ; End of true expr.
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_67.53, 8;
 ; End of false expr.
    %blend;
T_67.53;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001cc1c521c20_0, 0;
    %jmp T_67.35;
T_67.33 ;
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_67.54, 8;
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %jmp/1 T_67.55, 8;
T_67.54 ; End of true expr.
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_67.55, 8;
 ; End of false expr.
    %blend;
T_67.55;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001cc1c521c20_0, 0;
    %jmp T_67.35;
T_67.34 ;
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_67.56, 8;
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %jmp/1 T_67.57, 8;
T_67.56 ; End of true expr.
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_67.57, 8;
 ; End of false expr.
    %blend;
T_67.57;
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_67.58, 8;
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %jmp/1 T_67.59, 8;
T_67.58 ; End of true expr.
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_67.59, 8;
 ; End of false expr.
    %blend;
T_67.59;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001cc1c521c20_0, 0;
    %jmp T_67.35;
T_67.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c520aa0_0, 0;
    %load/vec4 v000001cc1c520500_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_67.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c521860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c520500_0, 0;
    %load/vec4 v000001cc1c5212c0_0;
    %assign/vec4 v000001cc1c5221c0_0, 0;
    %load/vec4 v000001cc1c5203c0_0;
    %assign/vec4 v000001cc1c521d60_0, 0;
    %load/vec4 v000001cc1c5212c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_67.62, 4;
    %load/vec4 v000001cc1c5203c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_67.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c521b80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cc1c5212c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cc1c5203c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cc1c5221c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cc1c521d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c521860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c520500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c520a00_0, 0;
    %jmp T_67.65;
T_67.64 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cc1c5212c0_0, 0;
    %load/vec4 v000001cc1c5203c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001cc1c5203c0_0, 0;
T_67.65 ;
    %jmp T_67.63;
T_67.62 ;
    %load/vec4 v000001cc1c5212c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001cc1c5212c0_0, 0;
T_67.63 ;
    %jmp T_67.61;
T_67.60 ;
    %load/vec4 v000001cc1c520500_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001cc1c520500_0, 0;
T_67.61 ;
T_67.11 ;
T_67.8 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_000001cc1c528c10;
T_68 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c527610, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c527610, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c527610, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c527610, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c527610, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c527610, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c527610, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c527610, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c527610, 4, 0;
    %end;
    .thread T_68;
    .scope S_000001cc1c528c10;
T_69 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c526ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c526fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c527570_0, 0, 32;
T_69.2 ;
    %load/vec4 v000001cc1c527570_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_69.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001cc1c527570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c526670, 0, 4;
    %load/vec4 v000001cc1c527570_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c527570_0, 0, 32;
    %jmp T_69.2;
T_69.3 ;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v000001cc1c5263f0_0;
    %assign/vec4 v000001cc1c526fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c527570_0, 0, 32;
T_69.4 ;
    %load/vec4 v000001cc1c527570_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_69.5, 5;
    %ix/getv/s 4, v000001cc1c527570_0;
    %load/vec4a v000001cc1c527610, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001cc1c526490_0;
    %load/vec4 v000001cc1c527570_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v000001cc1c527570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c526670, 0, 4;
    %load/vec4 v000001cc1c527570_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c527570_0, 0, 32;
    %jmp T_69.4;
T_69.5 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_000001cc1c528c10;
T_70 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c526ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c526b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c527570_0, 0, 32;
T_70.2 ;
    %load/vec4 v000001cc1c527570_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_70.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001cc1c527570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c526710, 0, 4;
    %load/vec4 v000001cc1c527570_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c527570_0, 0, 32;
    %jmp T_70.2;
T_70.3 ;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v000001cc1c526fd0_0;
    %assign/vec4 v000001cc1c526b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c527570_0, 0, 32;
T_70.4 ;
    %load/vec4 v000001cc1c527570_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_70.5, 5;
    %ix/getv/s 4, v000001cc1c527570_0;
    %load/vec4a v000001cc1c526670, 4;
    %ix/getv/s 3, v000001cc1c527570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c526710, 0, 4;
    %load/vec4 v000001cc1c527570_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c527570_0, 0, 32;
    %jmp T_70.4;
T_70.5 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_000001cc1c528c10;
T_71 ;
Ewait_1 .event/or E_000001cc1c482480, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001cc1c527070_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c527570_0, 0, 32;
T_71.0 ;
    %load/vec4 v000001cc1c527570_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_71.1, 5;
    %load/vec4 v000001cc1c527070_0;
    %ix/getv/s 4, v000001cc1c527570_0;
    %load/vec4a v000001cc1c526710, 4;
    %pad/s 12;
    %add;
    %store/vec4 v000001cc1c527070_0, 0, 12;
    %load/vec4 v000001cc1c527570_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c527570_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_000001cc1c528c10;
T_72 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c526ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c527250_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cc1c527110_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v000001cc1c526b70_0;
    %assign/vec4 v000001cc1c527250_0, 0;
    %load/vec4 v000001cc1c527070_0;
    %assign/vec4 v000001cc1c527110_0, 0;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_000001cc1c528c10;
T_73 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c526ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c527430_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c528150_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v000001cc1c527250_0;
    %assign/vec4 v000001cc1c527430_0, 0;
    %load/vec4 v000001cc1c527110_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v000001cc1c528150_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_000001cc1c52a060;
T_74 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c52c570_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c52abd0_0, 4, 5;
    %load/vec4 v000001cc1c52abd0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c52abd0_0, 4, 5;
    %load/vec4 v000001cc1c52bd50_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c52bdf0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cc1c52bdf0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c52bdf0, 0, 4;
    %jmp T_74;
    .thread T_74;
    .scope S_000001cc1c52a060;
T_75 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c52b030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cc1c52b350_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cc1c52b3f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cc1c52a810_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cc1c52c610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52aa90_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001cc1c52b210_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001cc1c52b850_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001cc1c52bf30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c52bd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52bb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52ac70_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v000001cc1c52c570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52c570_0, 0;
T_75.2 ;
    %load/vec4 v000001cc1c52aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52aa90_0, 0;
T_75.4 ;
    %load/vec4 v000001cc1c52bb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52bb70_0, 0;
T_75.6 ;
    %load/vec4 v000001cc1c52ac70_0;
    %flag_set/vec4 8;
    %jmp/1 T_75.10, 8;
    %load/vec4 v000001cc1c52bfd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_75.10;
    %jmp/0xz  T_75.8, 8;
    %load/vec4 v000001cc1c52abd0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_75.13, 8;
    %load/vec4 v000001cc1c52bfd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_75.13;
    %jmp/0xz  T_75.11, 8;
    %load/vec4 v000001cc1c52bfd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cc1c52bdf0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_75.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_75.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_75.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_75.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_75.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_75.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_75.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_75.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_75.24, 6;
    %jmp T_75.25;
T_75.16 ;
    %load/vec4 v000001cc1c52ad10_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c52b210_0, 4, 5;
    %jmp T_75.25;
T_75.17 ;
    %load/vec4 v000001cc1c52ad10_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c52b210_0, 4, 5;
    %jmp T_75.25;
T_75.18 ;
    %load/vec4 v000001cc1c52ad10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c52b210_0, 4, 5;
    %jmp T_75.25;
T_75.19 ;
    %load/vec4 v000001cc1c52ad10_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c52b850_0, 4, 5;
    %jmp T_75.25;
T_75.20 ;
    %load/vec4 v000001cc1c52ad10_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c52b850_0, 4, 5;
    %jmp T_75.25;
T_75.21 ;
    %load/vec4 v000001cc1c52ad10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c52b850_0, 4, 5;
    %jmp T_75.25;
T_75.22 ;
    %load/vec4 v000001cc1c52ad10_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c52bf30_0, 4, 5;
    %jmp T_75.25;
T_75.23 ;
    %load/vec4 v000001cc1c52ad10_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c52bf30_0, 4, 5;
    %jmp T_75.25;
T_75.24 ;
    %load/vec4 v000001cc1c52ad10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c52bf30_0, 4, 5;
    %jmp T_75.25;
T_75.25 ;
    %pop/vec4 1;
    %jmp T_75.15;
T_75.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c52ac70_0, 0;
T_75.15 ;
    %load/vec4 v000001cc1c52bd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_75.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_75.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_75.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_75.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_75.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_75.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_75.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_75.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_75.34, 6;
    %jmp T_75.35;
T_75.26 ;
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_75.36, 8;
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %jmp/1 T_75.37, 8;
T_75.36 ; End of true expr.
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_75.37, 8;
 ; End of false expr.
    %blend;
T_75.37;
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_75.38, 8;
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %jmp/1 T_75.39, 8;
T_75.38 ; End of true expr.
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_75.39, 8;
 ; End of false expr.
    %blend;
T_75.39;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001cc1c52c430_0, 0;
    %jmp T_75.35;
T_75.27 ;
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_75.40, 8;
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %jmp/1 T_75.41, 8;
T_75.40 ; End of true expr.
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_75.41, 8;
 ; End of false expr.
    %blend;
T_75.41;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001cc1c52c430_0, 0;
    %jmp T_75.35;
T_75.28 ;
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_75.42, 8;
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %jmp/1 T_75.43, 8;
T_75.42 ; End of true expr.
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_75.43, 8;
 ; End of false expr.
    %blend;
T_75.43;
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_75.44, 8;
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %jmp/1 T_75.45, 8;
T_75.44 ; End of true expr.
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_75.45, 8;
 ; End of false expr.
    %blend;
T_75.45;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001cc1c52c430_0, 0;
    %jmp T_75.35;
T_75.29 ;
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_75.46, 8;
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %jmp/1 T_75.47, 8;
T_75.46 ; End of true expr.
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_75.47, 8;
 ; End of false expr.
    %blend;
T_75.47;
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001cc1c52c430_0, 0;
    %jmp T_75.35;
T_75.30 ;
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001cc1c52c430_0, 0;
    %jmp T_75.35;
T_75.31 ;
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_75.48, 8;
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %jmp/1 T_75.49, 8;
T_75.48 ; End of true expr.
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_75.49, 8;
 ; End of false expr.
    %blend;
T_75.49;
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001cc1c52c430_0, 0;
    %jmp T_75.35;
T_75.32 ;
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_75.50, 8;
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %jmp/1 T_75.51, 8;
T_75.50 ; End of true expr.
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_75.51, 8;
 ; End of false expr.
    %blend;
T_75.51;
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_75.52, 8;
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %jmp/1 T_75.53, 8;
T_75.52 ; End of true expr.
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_75.53, 8;
 ; End of false expr.
    %blend;
T_75.53;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001cc1c52c430_0, 0;
    %jmp T_75.35;
T_75.33 ;
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_75.54, 8;
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %jmp/1 T_75.55, 8;
T_75.54 ; End of true expr.
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_75.55, 8;
 ; End of false expr.
    %blend;
T_75.55;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001cc1c52c430_0, 0;
    %jmp T_75.35;
T_75.34 ;
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_75.56, 8;
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %jmp/1 T_75.57, 8;
T_75.56 ; End of true expr.
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_75.57, 8;
 ; End of false expr.
    %blend;
T_75.57;
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_75.58, 8;
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %jmp/1 T_75.59, 8;
T_75.58 ; End of true expr.
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_75.59, 8;
 ; End of false expr.
    %blend;
T_75.59;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001cc1c52c430_0, 0;
    %jmp T_75.35;
T_75.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c52c570_0, 0;
    %load/vec4 v000001cc1c52bd50_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_75.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c52aa90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c52bd50_0, 0;
    %load/vec4 v000001cc1c52b350_0;
    %assign/vec4 v000001cc1c52a810_0, 0;
    %load/vec4 v000001cc1c52b3f0_0;
    %assign/vec4 v000001cc1c52c610_0, 0;
    %load/vec4 v000001cc1c52b350_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_75.62, 4;
    %load/vec4 v000001cc1c52b3f0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_75.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c52bb70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cc1c52b350_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cc1c52b3f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cc1c52a810_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cc1c52c610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52aa90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c52bd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52ac70_0, 0;
    %jmp T_75.65;
T_75.64 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cc1c52b350_0, 0;
    %load/vec4 v000001cc1c52b3f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001cc1c52b3f0_0, 0;
T_75.65 ;
    %jmp T_75.63;
T_75.62 ;
    %load/vec4 v000001cc1c52b350_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001cc1c52b350_0, 0;
T_75.63 ;
    %jmp T_75.61;
T_75.60 ;
    %load/vec4 v000001cc1c52bd50_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001cc1c52bd50_0, 0;
T_75.61 ;
T_75.11 ;
T_75.8 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_000001cc1c528da0;
T_76 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c5319f0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c5319f0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c5319f0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c5319f0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c5319f0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c5319f0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c5319f0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c5319f0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc1c5319f0, 4, 0;
    %end;
    .thread T_76;
    .scope S_000001cc1c528da0;
T_77 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c531db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c532170_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c5327b0_0, 0, 32;
T_77.2 ;
    %load/vec4 v000001cc1c5327b0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_77.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001cc1c5327b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c531a90, 0, 4;
    %load/vec4 v000001cc1c5327b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c5327b0_0, 0, 32;
    %jmp T_77.2;
T_77.3 ;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v000001cc1c531d10_0;
    %assign/vec4 v000001cc1c532170_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c5327b0_0, 0, 32;
T_77.4 ;
    %load/vec4 v000001cc1c5327b0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_77.5, 5;
    %ix/getv/s 4, v000001cc1c5327b0_0;
    %load/vec4a v000001cc1c5319f0, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001cc1c530af0_0;
    %load/vec4 v000001cc1c5327b0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v000001cc1c5327b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c531a90, 0, 4;
    %load/vec4 v000001cc1c5327b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c5327b0_0, 0, 32;
    %jmp T_77.4;
T_77.5 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_000001cc1c528da0;
T_78 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c531db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c5316d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c5327b0_0, 0, 32;
T_78.2 ;
    %load/vec4 v000001cc1c5327b0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_78.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001cc1c5327b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c531630, 0, 4;
    %load/vec4 v000001cc1c5327b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c5327b0_0, 0, 32;
    %jmp T_78.2;
T_78.3 ;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v000001cc1c532170_0;
    %assign/vec4 v000001cc1c5316d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c5327b0_0, 0, 32;
T_78.4 ;
    %load/vec4 v000001cc1c5327b0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_78.5, 5;
    %ix/getv/s 4, v000001cc1c5327b0_0;
    %load/vec4a v000001cc1c531a90, 4;
    %ix/getv/s 3, v000001cc1c5327b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c531630, 0, 4;
    %load/vec4 v000001cc1c5327b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c5327b0_0, 0, 32;
    %jmp T_78.4;
T_78.5 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_000001cc1c528da0;
T_79 ;
Ewait_2 .event/or E_000001cc1c4843c0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001cc1c532210_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc1c5327b0_0, 0, 32;
T_79.0 ;
    %load/vec4 v000001cc1c5327b0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_79.1, 5;
    %load/vec4 v000001cc1c532210_0;
    %ix/getv/s 4, v000001cc1c5327b0_0;
    %load/vec4a v000001cc1c531630, 4;
    %pad/s 12;
    %add;
    %store/vec4 v000001cc1c532210_0, 0, 12;
    %load/vec4 v000001cc1c5327b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc1c5327b0_0, 0, 32;
    %jmp T_79.0;
T_79.1 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_000001cc1c528da0;
T_80 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c531db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c532850_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cc1c530b90_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v000001cc1c5316d0_0;
    %assign/vec4 v000001cc1c532850_0, 0;
    %load/vec4 v000001cc1c532210_0;
    %assign/vec4 v000001cc1c530b90_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_000001cc1c528da0;
T_81 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c531db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c531450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c531ef0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v000001cc1c532850_0;
    %assign/vec4 v000001cc1c531450_0, 0;
    %load/vec4 v000001cc1c530b90_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v000001cc1c531ef0_0, 0;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_000001cc1c5288f0;
T_82 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c537640_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c537960_0, 4, 5;
    %load/vec4 v000001cc1c537960_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c537960_0, 4, 5;
    %load/vec4 v000001cc1c5384a0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c537320, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cc1c537320, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc1c537320, 0, 4;
    %jmp T_82;
    .thread T_82;
    .scope S_000001cc1c5288f0;
T_83 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c5380e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c532490_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c537460_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c532530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c538680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c531310_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001cc1c537fa0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001cc1c5385e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001cc1c538180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c5384a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c5313b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c531270_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v000001cc1c537640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c537640_0, 0;
T_83.2 ;
    %load/vec4 v000001cc1c531310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c531310_0, 0;
T_83.4 ;
    %load/vec4 v000001cc1c5313b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c5313b0_0, 0;
T_83.6 ;
    %load/vec4 v000001cc1c531270_0;
    %flag_set/vec4 8;
    %jmp/1 T_83.10, 8;
    %load/vec4 v000001cc1c537dc0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_83.10;
    %jmp/0xz  T_83.8, 8;
    %load/vec4 v000001cc1c537960_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_83.13, 8;
    %load/vec4 v000001cc1c537dc0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_83.13;
    %jmp/0xz  T_83.11, 8;
    %load/vec4 v000001cc1c537dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cc1c537320, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_83.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_83.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_83.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_83.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_83.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_83.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_83.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_83.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_83.24, 6;
    %jmp T_83.25;
T_83.16 ;
    %load/vec4 v000001cc1c5371e0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c537fa0_0, 4, 5;
    %jmp T_83.25;
T_83.17 ;
    %load/vec4 v000001cc1c5371e0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c537fa0_0, 4, 5;
    %jmp T_83.25;
T_83.18 ;
    %load/vec4 v000001cc1c5371e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c537fa0_0, 4, 5;
    %jmp T_83.25;
T_83.19 ;
    %load/vec4 v000001cc1c5371e0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c5385e0_0, 4, 5;
    %jmp T_83.25;
T_83.20 ;
    %load/vec4 v000001cc1c5371e0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c5385e0_0, 4, 5;
    %jmp T_83.25;
T_83.21 ;
    %load/vec4 v000001cc1c5371e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c5385e0_0, 4, 5;
    %jmp T_83.25;
T_83.22 ;
    %load/vec4 v000001cc1c5371e0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c538180_0, 4, 5;
    %jmp T_83.25;
T_83.23 ;
    %load/vec4 v000001cc1c5371e0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c538180_0, 4, 5;
    %jmp T_83.25;
T_83.24 ;
    %load/vec4 v000001cc1c5371e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c538180_0, 4, 5;
    %jmp T_83.25;
T_83.25 ;
    %pop/vec4 1;
    %jmp T_83.15;
T_83.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c531270_0, 0;
T_83.15 ;
    %load/vec4 v000001cc1c5384a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_83.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_83.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_83.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_83.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_83.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_83.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_83.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_83.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_83.34, 6;
    %jmp T_83.35;
T_83.26 ;
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_83.36, 8;
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %jmp/1 T_83.37, 8;
T_83.36 ; End of true expr.
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_83.37, 8;
 ; End of false expr.
    %blend;
T_83.37;
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_83.38, 8;
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %jmp/1 T_83.39, 8;
T_83.38 ; End of true expr.
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_83.39, 8;
 ; End of false expr.
    %blend;
T_83.39;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001cc1c537280_0, 0;
    %jmp T_83.35;
T_83.27 ;
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_83.40, 8;
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %jmp/1 T_83.41, 8;
T_83.40 ; End of true expr.
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_83.41, 8;
 ; End of false expr.
    %blend;
T_83.41;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001cc1c537280_0, 0;
    %jmp T_83.35;
T_83.28 ;
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_83.42, 8;
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %jmp/1 T_83.43, 8;
T_83.42 ; End of true expr.
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_83.43, 8;
 ; End of false expr.
    %blend;
T_83.43;
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_83.44, 8;
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %jmp/1 T_83.45, 8;
T_83.44 ; End of true expr.
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_83.45, 8;
 ; End of false expr.
    %blend;
T_83.45;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001cc1c537280_0, 0;
    %jmp T_83.35;
T_83.29 ;
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_83.46, 8;
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %jmp/1 T_83.47, 8;
T_83.46 ; End of true expr.
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_83.47, 8;
 ; End of false expr.
    %blend;
T_83.47;
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001cc1c537280_0, 0;
    %jmp T_83.35;
T_83.30 ;
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001cc1c537280_0, 0;
    %jmp T_83.35;
T_83.31 ;
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_83.48, 8;
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %jmp/1 T_83.49, 8;
T_83.48 ; End of true expr.
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_83.49, 8;
 ; End of false expr.
    %blend;
T_83.49;
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001cc1c537280_0, 0;
    %jmp T_83.35;
T_83.32 ;
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_83.50, 8;
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %jmp/1 T_83.51, 8;
T_83.50 ; End of true expr.
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_83.51, 8;
 ; End of false expr.
    %blend;
T_83.51;
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_83.52, 8;
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %jmp/1 T_83.53, 8;
T_83.52 ; End of true expr.
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_83.53, 8;
 ; End of false expr.
    %blend;
T_83.53;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001cc1c537280_0, 0;
    %jmp T_83.35;
T_83.33 ;
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_83.54, 8;
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %jmp/1 T_83.55, 8;
T_83.54 ; End of true expr.
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_83.55, 8;
 ; End of false expr.
    %blend;
T_83.55;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001cc1c537280_0, 0;
    %jmp T_83.35;
T_83.34 ;
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_83.56, 8;
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %jmp/1 T_83.57, 8;
T_83.56 ; End of true expr.
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_83.57, 8;
 ; End of false expr.
    %blend;
T_83.57;
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_83.58, 8;
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %jmp/1 T_83.59, 8;
T_83.58 ; End of true expr.
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_83.59, 8;
 ; End of false expr.
    %blend;
T_83.59;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001cc1c537280_0, 0;
    %jmp T_83.35;
T_83.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c537640_0, 0;
    %load/vec4 v000001cc1c5384a0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_83.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c531310_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c5384a0_0, 0;
    %load/vec4 v000001cc1c532490_0;
    %assign/vec4 v000001cc1c532530_0, 0;
    %load/vec4 v000001cc1c537460_0;
    %assign/vec4 v000001cc1c538680_0, 0;
    %load/vec4 v000001cc1c532490_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_83.62, 4;
    %load/vec4 v000001cc1c537460_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_83.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c5313b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c532490_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c537460_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c532530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c538680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c531310_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c5384a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c531270_0, 0;
    %jmp T_83.65;
T_83.64 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc1c532490_0, 0;
    %load/vec4 v000001cc1c537460_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001cc1c537460_0, 0;
T_83.65 ;
    %jmp T_83.63;
T_83.62 ;
    %load/vec4 v000001cc1c532490_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001cc1c532490_0, 0;
T_83.63 ;
    %jmp T_83.61;
T_83.60 ;
    %load/vec4 v000001cc1c5384a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001cc1c5384a0_0, 0;
T_83.61 ;
T_83.11 ;
T_83.8 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_000001cc1c51f950;
T_84 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c5232d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c521180_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001cc1c520fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c523ff0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v000001cc1c521400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v000001cc1c523230_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_84.6, 4;
    %load/vec4 v000001cc1c522470_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %load/vec4 v000001cc1c5210e0_0;
    %assign/vec4 v000001cc1c521180_0, 0;
    %load/vec4 v000001cc1c522470_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 32, 0, 32;
    %load/vec4 v000001cc1c523230_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 10;
    %assign/vec4 v000001cc1c520fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c523ff0_0, 0;
    %jmp T_84.5;
T_84.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c523ff0_0, 0;
T_84.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c522790_0, 0;
    %jmp T_84.3;
T_84.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c523ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c522790_0, 0;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_000001cc1c51f4a0;
T_85 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c522e70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c522dd0_0, 4, 5;
    %load/vec4 v000001cc1c522dd0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c522dd0_0, 4, 5;
    %jmp T_85;
    .thread T_85;
    .scope S_000001cc1c51f4a0;
T_86 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c5237d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cc1c523870_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cc1c523410_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cc1c522830_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cc1c522a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c522650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c522510_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v000001cc1c522e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c522e70_0, 0;
T_86.2 ;
    %load/vec4 v000001cc1c522650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c522650_0, 0;
T_86.4 ;
    %load/vec4 v000001cc1c524130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c524130_0, 0;
T_86.6 ;
    %load/vec4 v000001cc1c5226f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_86.10, 8;
    %load/vec4 v000001cc1c522510_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_86.10;
    %jmp/0xz  T_86.8, 8;
    %load/vec4 v000001cc1c5226f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_86.13, 8;
    %load/vec4 v000001cc1c522dd0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_86.13;
    %jmp/0xz  T_86.11, 8;
    %load/vec4 v000001cc1c5226f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c522510_0, 0;
    %jmp T_86.15;
T_86.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c524130_0, 0;
    %load/vec4 v000001cc1c523a50_0;
    %assign/vec4 v000001cc1c5230f0_0, 0;
    %load/vec4 v000001cc1c523870_0;
    %assign/vec4 v000001cc1c522830_0, 0;
    %load/vec4 v000001cc1c523410_0;
    %assign/vec4 v000001cc1c522a10_0, 0;
    %load/vec4 v000001cc1c523870_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_86.16, 4;
    %load/vec4 v000001cc1c523410_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_86.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c522650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c522510_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cc1c523870_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cc1c523410_0, 0;
    %jmp T_86.19;
T_86.18 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cc1c523870_0, 0;
    %load/vec4 v000001cc1c523410_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001cc1c523410_0, 0;
T_86.19 ;
    %jmp T_86.17;
T_86.16 ;
    %load/vec4 v000001cc1c523870_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001cc1c523870_0, 0;
T_86.17 ;
T_86.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c522e70_0, 0;
T_86.11 ;
T_86.8 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_000001cc1c529570;
T_87 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c52aef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c52a8b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cc1c52a770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52adb0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v000001cc1c52c110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v000001cc1c52c250_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_87.6, 4;
    %load/vec4 v000001cc1c52ae50_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.4, 8;
    %load/vec4 v000001cc1c52c070_0;
    %assign/vec4 v000001cc1c52a8b0_0, 0;
    %load/vec4 v000001cc1c52ae50_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 16, 0, 32;
    %load/vec4 v000001cc1c52c250_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 8;
    %assign/vec4 v000001cc1c52a770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c52adb0_0, 0;
    %jmp T_87.5;
T_87.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52adb0_0, 0;
T_87.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c52b0d0_0, 0;
    %jmp T_87.3;
T_87.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52adb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52b0d0_0, 0;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_000001cc1c529a20;
T_88 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c52dae0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c52de00_0, 4, 5;
    %load/vec4 v000001cc1c52de00_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cc1c52de00_0, 4, 5;
    %jmp T_88;
    .thread T_88;
    .scope S_000001cc1c529a20;
T_89 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c52d720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cc1c52ba30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cc1c52d220_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cc1c52d540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cc1c52e580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52c820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52b990_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v000001cc1c52dae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52dae0_0, 0;
T_89.2 ;
    %load/vec4 v000001cc1c52c820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52c820_0, 0;
T_89.4 ;
    %load/vec4 v000001cc1c52db80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52db80_0, 0;
T_89.6 ;
    %load/vec4 v000001cc1c52cb40_0;
    %flag_set/vec4 8;
    %jmp/1 T_89.10, 8;
    %load/vec4 v000001cc1c52b990_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_89.10;
    %jmp/0xz  T_89.8, 8;
    %load/vec4 v000001cc1c52cb40_0;
    %flag_set/vec4 8;
    %jmp/1 T_89.13, 8;
    %load/vec4 v000001cc1c52de00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_89.13;
    %jmp/0xz  T_89.11, 8;
    %load/vec4 v000001cc1c52cb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c52b990_0, 0;
    %jmp T_89.15;
T_89.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c52db80_0, 0;
    %load/vec4 v000001cc1c52e3a0_0;
    %assign/vec4 v000001cc1c52d5e0_0, 0;
    %load/vec4 v000001cc1c52ba30_0;
    %assign/vec4 v000001cc1c52d540_0, 0;
    %load/vec4 v000001cc1c52d220_0;
    %assign/vec4 v000001cc1c52e580_0, 0;
    %load/vec4 v000001cc1c52ba30_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_89.16, 4;
    %load/vec4 v000001cc1c52d220_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_89.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c52c820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c52b990_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cc1c52ba30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cc1c52d220_0, 0;
    %jmp T_89.19;
T_89.18 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cc1c52ba30_0, 0;
    %load/vec4 v000001cc1c52d220_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001cc1c52d220_0, 0;
T_89.19 ;
    %jmp T_89.17;
T_89.16 ;
    %load/vec4 v000001cc1c52ba30_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001cc1c52ba30_0, 0;
T_89.17 ;
T_89.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c52dae0_0, 0;
T_89.11 ;
T_89.8 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_000001cc1c3a7790;
T_90 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c53ccb0_0;
    %assign/vec4 v000001cc1c53cdf0_0, 0;
    %load/vec4 v000001cc1c53cdf0_0;
    %assign/vec4 v000001cc1c53b810_0, 0;
    %jmp T_90;
    .thread T_90;
    .scope S_000001cc1c3a7790;
T_91 ;
    %wait E_000001cc1c47ea00;
    %load/vec4 v000001cc1c53b8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cc1c53bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53bc70_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cc1c53ce90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53ccb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53c5d0_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v000001cc1c53c5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53c5d0_0, 0;
T_91.2 ;
    %load/vec4 v000001cc1c53ccb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53ccb0_0, 0;
T_91.4 ;
    %load/vec4 v000001cc1c53bc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53bc70_0, 0;
T_91.6 ;
    %load/vec4 v000001cc1c53bf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_91.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_91.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_91.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_91.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_91.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_91.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_91.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_91.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_91.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_91.17, 6;
    %jmp T_91.18;
T_91.8 ;
    %load/vec4 v000001cc1c53bbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.19, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001cc1c53bf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c53bc70_0, 0;
T_91.19 ;
    %jmp T_91.18;
T_91.9 ;
    %load/vec4 v000001cc1c53b810_0;
    %flag_set/vec4 8;
    %jmp/1 T_91.23, 8;
    %load/vec4 v000001cc1c53bc70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_91.23;
    %jmp/0xz  T_91.21, 8;
    %load/vec4 v000001cc1c53ce90_0;
    %pad/u 32;
    %cmpi/e 4095, 0, 32;
    %jmp/0xz  T_91.24, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001cc1c53bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
    %jmp T_91.25;
T_91.24 ;
    %load/vec4 v000001cc1c53ce90_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001cc1c53ce90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c53ccb0_0, 0;
T_91.25 ;
T_91.21 ;
    %jmp T_91.18;
T_91.10 ;
    %load/vec4 v000001cc1c53c030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c536880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
    %jmp T_91.27;
T_91.26 ;
    %load/vec4 v000001cc1c536880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c536880_0, 0;
T_91.28 ;
    %load/vec4 v000001cc1c535fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.30, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001cc1c53bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
T_91.30 ;
T_91.27 ;
    %jmp T_91.18;
T_91.11 ;
    %load/vec4 v000001cc1c53c030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c536880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
    %jmp T_91.33;
T_91.32 ;
    %load/vec4 v000001cc1c536880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c536880_0, 0;
T_91.34 ;
    %load/vec4 v000001cc1c535fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.36, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001cc1c53bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
T_91.36 ;
T_91.33 ;
    %jmp T_91.18;
T_91.12 ;
    %load/vec4 v000001cc1c53c030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.38, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c537e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
    %jmp T_91.39;
T_91.38 ;
    %load/vec4 v000001cc1c537e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c537e60_0, 0;
T_91.40 ;
    %load/vec4 v000001cc1c537d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.42, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001cc1c53bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
T_91.42 ;
T_91.39 ;
    %jmp T_91.18;
T_91.13 ;
    %load/vec4 v000001cc1c53c030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.44, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c535840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
    %jmp T_91.45;
T_91.44 ;
    %load/vec4 v000001cc1c535840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.46, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c535840_0, 0;
T_91.46 ;
    %load/vec4 v000001cc1c534d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.48, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001cc1c53bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
T_91.48 ;
T_91.45 ;
    %jmp T_91.18;
T_91.14 ;
    %load/vec4 v000001cc1c53c030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.50, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c535840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
    %jmp T_91.51;
T_91.50 ;
    %load/vec4 v000001cc1c535840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.52, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c535840_0, 0;
T_91.52 ;
    %load/vec4 v000001cc1c534d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.54, 8;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001cc1c53bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
T_91.54 ;
T_91.51 ;
    %jmp T_91.18;
T_91.15 ;
    %load/vec4 v000001cc1c53c030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.56, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c536240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
    %jmp T_91.57;
T_91.56 ;
    %load/vec4 v000001cc1c536240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c536240_0, 0;
T_91.58 ;
    %load/vec4 v000001cc1c535d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.60, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v000001cc1c53bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
T_91.60 ;
T_91.57 ;
    %jmp T_91.18;
T_91.16 ;
    %load/vec4 v000001cc1c53c030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.62, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c53bb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
    %jmp T_91.63;
T_91.62 ;
    %load/vec4 v000001cc1c53bb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.64, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53bb30_0, 0;
T_91.64 ;
    %load/vec4 v000001cc1c53c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.66, 8;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001cc1c53bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
T_91.66 ;
T_91.63 ;
    %jmp T_91.18;
T_91.17 ;
    %load/vec4 v000001cc1c53c030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.68, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c53bb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
    %jmp T_91.69;
T_91.68 ;
    %load/vec4 v000001cc1c53bb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.70, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53bb30_0, 0;
T_91.70 ;
    %load/vec4 v000001cc1c53c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.72, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cc1c53bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc1c53c030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc1c53c5d0_0, 0;
T_91.72 ;
T_91.69 ;
    %jmp T_91.18;
T_91.18 ;
    %pop/vec4 1;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_000001cc1c3a7790;
T_92 ;
Ewait_3 .event/or E_000001cc1c47f8c0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001cc1c53bf90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_92.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_92.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_92.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_92.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_92.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_92.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_92.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_92.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_92.8, 6;
    %jmp T_92.9;
T_92.0 ;
    %load/vec4 v000001cc1c53ce90_0;
    %store/vec4 v000001cc1c537be0_0, 0, 12;
    %load/vec4 v000001cc1c53b810_0;
    %store/vec4 v000001cc1c537780_0, 0, 1;
    %load/vec4 v000001cc1c53c8f0_0;
    %store/vec4 v000001cc1c5373c0_0, 0, 8;
    %load/vec4 v000001cc1c53ce90_0;
    %store/vec4 v000001cc1c538040_0, 0, 12;
    %load/vec4 v000001cc1c53b810_0;
    %store/vec4 v000001cc1c538360_0, 0, 1;
    %load/vec4 v000001cc1c53c8f0_0;
    %store/vec4 v000001cc1c538720_0, 0, 8;
    %jmp T_92.9;
T_92.1 ;
    %load/vec4 v000001cc1c536560_0;
    %store/vec4 v000001cc1c538860_0, 0, 12;
    %load/vec4 v000001cc1c536ba0_0;
    %store/vec4 v000001cc1c537aa0_0, 0, 1;
    %load/vec4 v000001cc1c5376e0_0;
    %store/vec4 v000001cc1c536600_0, 0, 8;
    %load/vec4 v000001cc1c5352a0_0;
    %store/vec4 v000001cc1c5382c0_0, 0, 12;
    %load/vec4 v000001cc1c536420_0;
    %store/vec4 v000001cc1c537f00_0, 0, 1;
    %load/vec4 v000001cc1c5367e0_0;
    %store/vec4 v000001cc1c537a00_0, 0, 8;
    %load/vec4 v000001cc1c5352a0_0;
    %store/vec4 v000001cc1c538540_0, 0, 12;
    %load/vec4 v000001cc1c536420_0;
    %store/vec4 v000001cc1c5387c0_0, 0, 1;
    %load/vec4 v000001cc1c5367e0_0;
    %store/vec4 v000001cc1c538400_0, 0, 8;
    %jmp T_92.9;
T_92.2 ;
    %load/vec4 v000001cc1c536560_0;
    %store/vec4 v000001cc1c537820_0, 0, 12;
    %load/vec4 v000001cc1c536ba0_0;
    %store/vec4 v000001cc1c538220_0, 0, 1;
    %load/vec4 v000001cc1c5378c0_0;
    %store/vec4 v000001cc1c536600_0, 0, 8;
    %load/vec4 v000001cc1c5352a0_0;
    %store/vec4 v000001cc1c537be0_0, 0, 12;
    %load/vec4 v000001cc1c536420_0;
    %store/vec4 v000001cc1c537780_0, 0, 1;
    %load/vec4 v000001cc1c5367e0_0;
    %store/vec4 v000001cc1c5373c0_0, 0, 8;
    %load/vec4 v000001cc1c5352a0_0;
    %store/vec4 v000001cc1c536b00_0, 0, 12;
    %load/vec4 v000001cc1c536420_0;
    %store/vec4 v000001cc1c535ca0_0, 0, 1;
    %load/vec4 v000001cc1c5367e0_0;
    %store/vec4 v000001cc1c535c00_0, 0, 8;
    %jmp T_92.9;
T_92.3 ;
    %load/vec4 v000001cc1c536d80_0;
    %store/vec4 v000001cc1c538860_0, 0, 12;
    %load/vec4 v000001cc1c5366a0_0;
    %store/vec4 v000001cc1c537aa0_0, 0, 1;
    %load/vec4 v000001cc1c5376e0_0;
    %store/vec4 v000001cc1c535ac0_0, 0, 8;
    %load/vec4 v000001cc1c535480_0;
    %store/vec4 v000001cc1c536060_0, 0, 10;
    %load/vec4 v000001cc1c534a80_0;
    %store/vec4 v000001cc1c534da0_0, 0, 1;
    %load/vec4 v000001cc1c535a20_0;
    %store/vec4 v000001cc1c534bc0_0, 0, 8;
    %load/vec4 v000001cc1c535480_0;
    %store/vec4 v000001cc1c5369c0_0, 0, 10;
    %load/vec4 v000001cc1c534a80_0;
    %store/vec4 v000001cc1c534e40_0, 0, 1;
    %load/vec4 v000001cc1c535a20_0;
    %store/vec4 v000001cc1c5350c0_0, 0, 8;
    %jmp T_92.9;
T_92.4 ;
    %load/vec4 v000001cc1c536a60_0;
    %store/vec4 v000001cc1c535de0_0, 0, 10;
    %load/vec4 v000001cc1c536c40_0;
    %store/vec4 v000001cc1c5362e0_0, 0, 1;
    %load/vec4 v000001cc1c535020_0;
    %store/vec4 v000001cc1c535200_0, 0, 8;
    %load/vec4 v000001cc1c534ee0_0;
    %store/vec4 v000001cc1c536380_0, 0, 10;
    %load/vec4 v000001cc1c5357a0_0;
    %store/vec4 v000001cc1c537000_0, 0, 1;
    %load/vec4 v000001cc1c535f20_0;
    %store/vec4 v000001cc1c536740_0, 0, 8;
    %load/vec4 v000001cc1c534ee0_0;
    %store/vec4 v000001cc1c5349e0_0, 0, 10;
    %load/vec4 v000001cc1c5357a0_0;
    %store/vec4 v000001cc1c5364c0_0, 0, 1;
    %load/vec4 v000001cc1c535f20_0;
    %store/vec4 v000001cc1c537140_0, 0, 8;
    %jmp T_92.9;
T_92.5 ;
    %load/vec4 v000001cc1c536a60_0;
    %store/vec4 v000001cc1c535980_0, 0, 10;
    %load/vec4 v000001cc1c536c40_0;
    %store/vec4 v000001cc1c536920_0, 0, 1;
    %load/vec4 v000001cc1c535340_0;
    %store/vec4 v000001cc1c535200_0, 0, 8;
    %load/vec4 v000001cc1c534ee0_0;
    %store/vec4 v000001cc1c536060_0, 0, 10;
    %load/vec4 v000001cc1c5357a0_0;
    %store/vec4 v000001cc1c534da0_0, 0, 1;
    %load/vec4 v000001cc1c535f20_0;
    %store/vec4 v000001cc1c534bc0_0, 0, 8;
    %load/vec4 v000001cc1c534ee0_0;
    %store/vec4 v000001cc1c535e80_0, 0, 10;
    %load/vec4 v000001cc1c5357a0_0;
    %store/vec4 v000001cc1c536ce0_0, 0, 1;
    %load/vec4 v000001cc1c535f20_0;
    %store/vec4 v000001cc1c535160_0, 0, 8;
    %jmp T_92.9;
T_92.6 ;
    %load/vec4 v000001cc1c536e20_0;
    %store/vec4 v000001cc1c535de0_0, 0, 10;
    %load/vec4 v000001cc1c536100_0;
    %store/vec4 v000001cc1c5362e0_0, 0, 1;
    %load/vec4 v000001cc1c535020_0;
    %store/vec4 v000001cc1c5353e0_0, 0, 8;
    %load/vec4 v000001cc1c53cc10_0;
    %store/vec4 v000001cc1c534f80_0, 0, 8;
    %load/vec4 v000001cc1c53cd50_0;
    %store/vec4 v000001cc1c535b60_0, 0, 1;
    %load/vec4 v000001cc1c53ca30_0;
    %store/vec4 v000001cc1c5361a0_0, 0, 8;
    %load/vec4 v000001cc1c53cc10_0;
    %store/vec4 v000001cc1c53bd10_0, 0, 8;
    %load/vec4 v000001cc1c53cd50_0;
    %store/vec4 v000001cc1c53be50_0, 0, 1;
    %load/vec4 v000001cc1c53ca30_0;
    %store/vec4 v000001cc1c5358e0_0, 0, 8;
    %jmp T_92.9;
T_92.7 ;
    %load/vec4 v000001cc1c53b9f0_0;
    %store/vec4 v000001cc1c534c60_0, 0, 8;
    %load/vec4 v000001cc1c53ba90_0;
    %store/vec4 v000001cc1c534b20_0, 0, 1;
    %load/vec4 v000001cc1c536ec0_0;
    %store/vec4 v000001cc1c53c850_0, 0, 8;
    %load/vec4 v000001cc1c53c670_0;
    %store/vec4 v000001cc1c535660_0, 0, 8;
    %load/vec4 v000001cc1c53c170_0;
    %store/vec4 v000001cc1c535700_0, 0, 1;
    %load/vec4 v000001cc1c53c710_0;
    %store/vec4 v000001cc1c536f60_0, 0, 8;
    %load/vec4 v000001cc1c53c670_0;
    %store/vec4 v000001cc1c53cad0_0, 0, 8;
    %load/vec4 v000001cc1c53c170_0;
    %store/vec4 v000001cc1c53bdb0_0, 0, 1;
    %load/vec4 v000001cc1c53c710_0;
    %store/vec4 v000001cc1c53c490_0, 0, 8;
    %jmp T_92.9;
T_92.8 ;
    %load/vec4 v000001cc1c53b9f0_0;
    %store/vec4 v000001cc1c535520_0, 0, 8;
    %load/vec4 v000001cc1c53ba90_0;
    %store/vec4 v000001cc1c5355c0_0, 0, 1;
    %load/vec4 v000001cc1c5370a0_0;
    %store/vec4 v000001cc1c53c850_0, 0, 8;
    %load/vec4 v000001cc1c53c670_0;
    %store/vec4 v000001cc1c534f80_0, 0, 8;
    %load/vec4 v000001cc1c53c170_0;
    %store/vec4 v000001cc1c535b60_0, 0, 1;
    %load/vec4 v000001cc1c53c710_0;
    %store/vec4 v000001cc1c5361a0_0, 0, 8;
    %load/vec4 v000001cc1c53c670_0;
    %store/vec4 v000001cc1c53b950_0, 0, 8;
    %load/vec4 v000001cc1c53c170_0;
    %store/vec4 v000001cc1c53c530_0, 0, 1;
    %load/vec4 v000001cc1c53c710_0;
    %store/vec4 v000001cc1c53cb70_0, 0, 8;
    %jmp T_92.9;
T_92.9 ;
    %pop/vec4 1;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_000001cc1c4caee0;
T_93 ;
    %delay 5000, 0;
    %load/vec4 v000001cc1c539fb0_0;
    %nor/r;
    %store/vec4 v000001cc1c539fb0_0, 0, 1;
    %jmp T_93;
    .thread T_93;
    .scope S_000001cc1c4caee0;
T_94 ;
    %vpi_call/w 3 124 "$dumpfile", "pyramid.vcd" {0 0 0};
    %vpi_call/w 3 125 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cc1c4caee0 {0 0 0};
    %vpi_call/w 3 126 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc1c539fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc1c5390b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc1c539e70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc1c539fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc1c5390b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc1c539fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc1c5390b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc1c539e70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc1c539e70_0, 0, 1;
    %delay 4000000000, 0;
    %vpi_call/w 3 143 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 144 "$finish" {0 0 0};
    %end;
    .thread T_94;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim/gaussian_pyramid_tb.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/gaussian_pyramid.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
    "hdl/blur_img.sv";
    "hdl/gaussian_blur.sv";
    "hdl/image_half_full.sv";
    "hdl/image_half.sv";
