// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module DCT_MAT_Multiply_Loop_Row_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        A_0_address0,
        A_0_ce0,
        A_0_q0,
        A_0_address1,
        A_0_ce1,
        A_0_q1,
        A_1_address0,
        A_1_ce0,
        A_1_q0,
        A_1_address1,
        A_1_ce1,
        A_1_q1,
        A_2_address0,
        A_2_ce0,
        A_2_q0,
        A_2_address1,
        A_2_ce1,
        A_2_q1,
        A_3_address0,
        A_3_ce0,
        A_3_q0,
        A_3_address1,
        A_3_ce1,
        A_3_q1,
        A_4_address0,
        A_4_ce0,
        A_4_q0,
        A_4_address1,
        A_4_ce1,
        A_4_q1,
        A_5_address0,
        A_5_ce0,
        A_5_q0,
        A_5_address1,
        A_5_ce1,
        A_5_q1,
        A_6_address0,
        A_6_ce0,
        A_6_q0,
        A_6_address1,
        A_6_ce1,
        A_6_q1,
        A_7_address0,
        A_7_ce0,
        A_7_q0,
        A_7_address1,
        A_7_ce1,
        A_7_q1,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        p_read32,
        p_read33,
        p_read34,
        p_read35,
        p_read36,
        p_read37,
        p_read38,
        p_read39,
        p_read40,
        p_read41,
        p_read42,
        p_read43,
        p_read44,
        p_read45,
        p_read46,
        p_read47,
        p_read48,
        p_read49,
        p_read50,
        p_read51,
        p_read52,
        p_read53,
        p_read54,
        p_read55,
        p_read56,
        p_read57,
        p_read58,
        p_read59,
        p_read60,
        p_read61,
        p_read62,
        p_read63,
        C_address0,
        C_ce0,
        C_we0,
        C_d0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 6'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 6'b10;
parameter    ap_ST_pp0_stg1_fsm_2 = 6'b100;
parameter    ap_ST_pp0_stg2_fsm_3 = 6'b1000;
parameter    ap_ST_pp0_stg3_fsm_4 = 6'b10000;
parameter    ap_ST_st49_fsm_5 = 6'b100000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv64_5 = 64'b101;
parameter    ap_const_lv64_6 = 64'b110;
parameter    ap_const_lv64_7 = 64'b111;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [2:0] A_0_address0;
output   A_0_ce0;
input  [31:0] A_0_q0;
output  [2:0] A_0_address1;
output   A_0_ce1;
input  [31:0] A_0_q1;
output  [2:0] A_1_address0;
output   A_1_ce0;
input  [31:0] A_1_q0;
output  [2:0] A_1_address1;
output   A_1_ce1;
input  [31:0] A_1_q1;
output  [2:0] A_2_address0;
output   A_2_ce0;
input  [31:0] A_2_q0;
output  [2:0] A_2_address1;
output   A_2_ce1;
input  [31:0] A_2_q1;
output  [2:0] A_3_address0;
output   A_3_ce0;
input  [31:0] A_3_q0;
output  [2:0] A_3_address1;
output   A_3_ce1;
input  [31:0] A_3_q1;
output  [2:0] A_4_address0;
output   A_4_ce0;
input  [31:0] A_4_q0;
output  [2:0] A_4_address1;
output   A_4_ce1;
input  [31:0] A_4_q1;
output  [2:0] A_5_address0;
output   A_5_ce0;
input  [31:0] A_5_q0;
output  [2:0] A_5_address1;
output   A_5_ce1;
input  [31:0] A_5_q1;
output  [2:0] A_6_address0;
output   A_6_ce0;
input  [31:0] A_6_q0;
output  [2:0] A_6_address1;
output   A_6_ce1;
input  [31:0] A_6_q1;
output  [2:0] A_7_address0;
output   A_7_ce0;
input  [31:0] A_7_q0;
output  [2:0] A_7_address1;
output   A_7_ce1;
input  [31:0] A_7_q1;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
input  [31:0] p_read7;
input  [31:0] p_read8;
input  [31:0] p_read9;
input  [31:0] p_read10;
input  [31:0] p_read11;
input  [31:0] p_read12;
input  [31:0] p_read13;
input  [31:0] p_read14;
input  [31:0] p_read15;
input  [31:0] p_read16;
input  [31:0] p_read17;
input  [31:0] p_read18;
input  [31:0] p_read19;
input  [31:0] p_read20;
input  [31:0] p_read21;
input  [31:0] p_read22;
input  [31:0] p_read23;
input  [31:0] p_read24;
input  [31:0] p_read25;
input  [31:0] p_read26;
input  [31:0] p_read27;
input  [31:0] p_read28;
input  [31:0] p_read29;
input  [31:0] p_read30;
input  [31:0] p_read31;
input  [31:0] p_read32;
input  [31:0] p_read33;
input  [31:0] p_read34;
input  [31:0] p_read35;
input  [31:0] p_read36;
input  [31:0] p_read37;
input  [31:0] p_read38;
input  [31:0] p_read39;
input  [31:0] p_read40;
input  [31:0] p_read41;
input  [31:0] p_read42;
input  [31:0] p_read43;
input  [31:0] p_read44;
input  [31:0] p_read45;
input  [31:0] p_read46;
input  [31:0] p_read47;
input  [31:0] p_read48;
input  [31:0] p_read49;
input  [31:0] p_read50;
input  [31:0] p_read51;
input  [31:0] p_read52;
input  [31:0] p_read53;
input  [31:0] p_read54;
input  [31:0] p_read55;
input  [31:0] p_read56;
input  [31:0] p_read57;
input  [31:0] p_read58;
input  [31:0] p_read59;
input  [31:0] p_read60;
input  [31:0] p_read61;
input  [31:0] p_read62;
input  [31:0] p_read63;
output  [5:0] C_address0;
output   C_ce0;
output   C_we0;
output  [31:0] C_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[2:0] A_0_address0;
reg A_0_ce0;
reg[2:0] A_0_address1;
reg A_0_ce1;
reg[2:0] A_1_address0;
reg A_1_ce0;
reg[2:0] A_1_address1;
reg A_1_ce1;
reg[2:0] A_2_address0;
reg A_2_ce0;
reg[2:0] A_2_address1;
reg A_2_ce1;
reg[2:0] A_3_address0;
reg A_3_ce0;
reg[2:0] A_3_address1;
reg A_3_ce1;
reg[2:0] A_4_address0;
reg A_4_ce0;
reg[2:0] A_4_address1;
reg A_4_ce1;
reg[2:0] A_5_address0;
reg A_5_ce0;
reg[2:0] A_5_address1;
reg A_5_ce1;
reg[2:0] A_6_address0;
reg A_6_ce0;
reg[2:0] A_6_address1;
reg A_6_ce1;
reg[2:0] A_7_address0;
reg A_7_ce0;
reg[2:0] A_7_address1;
reg A_7_ce1;
reg C_ce0;
reg C_we0;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm = 6'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_25;
reg   [6:0] indvar_flatten_reg_1170;
reg   [3:0] i_1_reg_1181;
reg   [3:0] j_1_reg_1193;
reg    ap_sig_bdd_186;
wire   [2:0] A_0_addr_gep_fu_590_p3;
reg   [2:0] A_0_addr_reg_1777;
wire   [2:0] A_1_addr_gep_fu_598_p3;
reg   [2:0] A_1_addr_reg_1782;
wire   [2:0] A_2_addr_gep_fu_606_p3;
reg   [2:0] A_2_addr_reg_1787;
wire   [2:0] A_3_addr_gep_fu_614_p3;
reg   [2:0] A_3_addr_reg_1792;
wire   [2:0] A_4_addr_gep_fu_622_p3;
reg   [2:0] A_4_addr_reg_1797;
wire   [2:0] A_5_addr_gep_fu_630_p3;
reg   [2:0] A_5_addr_reg_1802;
wire   [2:0] A_6_addr_gep_fu_638_p3;
reg   [2:0] A_6_addr_reg_1807;
wire   [2:0] A_7_addr_gep_fu_646_p3;
reg   [2:0] A_7_addr_reg_1812;
wire   [2:0] A_0_addr_1_gep_fu_654_p3;
reg   [2:0] A_0_addr_1_reg_1817;
wire   [2:0] A_1_addr_1_gep_fu_662_p3;
reg   [2:0] A_1_addr_1_reg_1822;
wire   [2:0] A_2_addr_1_gep_fu_670_p3;
reg   [2:0] A_2_addr_1_reg_1827;
wire   [2:0] A_3_addr_1_gep_fu_678_p3;
reg   [2:0] A_3_addr_1_reg_1832;
wire   [2:0] A_4_addr_1_gep_fu_686_p3;
reg   [2:0] A_4_addr_1_reg_1837;
wire   [2:0] A_5_addr_1_gep_fu_694_p3;
reg   [2:0] A_5_addr_1_reg_1842;
wire   [2:0] A_6_addr_1_gep_fu_702_p3;
reg   [2:0] A_6_addr_1_reg_1847;
wire   [2:0] A_7_addr_1_gep_fu_710_p3;
reg   [2:0] A_7_addr_1_reg_1852;
wire   [2:0] A_0_addr_2_gep_fu_718_p3;
reg   [2:0] A_0_addr_2_reg_1857;
wire   [2:0] A_1_addr_2_gep_fu_726_p3;
reg   [2:0] A_1_addr_2_reg_1862;
wire   [2:0] A_2_addr_2_gep_fu_734_p3;
reg   [2:0] A_2_addr_2_reg_1867;
wire   [2:0] A_3_addr_2_gep_fu_742_p3;
reg   [2:0] A_3_addr_2_reg_1872;
wire   [2:0] A_4_addr_2_gep_fu_750_p3;
reg   [2:0] A_4_addr_2_reg_1877;
wire   [2:0] A_5_addr_2_gep_fu_758_p3;
reg   [2:0] A_5_addr_2_reg_1882;
wire   [2:0] A_6_addr_2_gep_fu_766_p3;
reg   [2:0] A_6_addr_2_reg_1887;
wire   [2:0] A_7_addr_2_gep_fu_774_p3;
reg   [2:0] A_7_addr_2_reg_1892;
wire   [2:0] A_0_addr_3_gep_fu_782_p3;
reg   [2:0] A_0_addr_3_reg_1897;
wire   [2:0] A_1_addr_3_gep_fu_790_p3;
reg   [2:0] A_1_addr_3_reg_1902;
wire   [2:0] A_2_addr_3_gep_fu_798_p3;
reg   [2:0] A_2_addr_3_reg_1907;
wire   [2:0] A_3_addr_3_gep_fu_806_p3;
reg   [2:0] A_3_addr_3_reg_1912;
wire   [2:0] A_4_addr_3_gep_fu_814_p3;
reg   [2:0] A_4_addr_3_reg_1917;
wire   [2:0] A_5_addr_3_gep_fu_822_p3;
reg   [2:0] A_5_addr_3_reg_1922;
wire   [2:0] A_6_addr_3_gep_fu_830_p3;
reg   [2:0] A_6_addr_3_reg_1927;
wire   [2:0] A_7_addr_3_gep_fu_838_p3;
reg   [2:0] A_7_addr_3_reg_1932;
wire   [2:0] A_0_addr_4_gep_fu_846_p3;
reg   [2:0] A_0_addr_4_reg_1937;
wire   [2:0] A_1_addr_4_gep_fu_854_p3;
reg   [2:0] A_1_addr_4_reg_1942;
wire   [2:0] A_2_addr_4_gep_fu_862_p3;
reg   [2:0] A_2_addr_4_reg_1947;
wire   [2:0] A_3_addr_4_gep_fu_870_p3;
reg   [2:0] A_3_addr_4_reg_1952;
wire   [2:0] A_4_addr_4_gep_fu_878_p3;
reg   [2:0] A_4_addr_4_reg_1957;
wire   [2:0] A_5_addr_4_gep_fu_886_p3;
reg   [2:0] A_5_addr_4_reg_1962;
wire   [2:0] A_6_addr_4_gep_fu_894_p3;
reg   [2:0] A_6_addr_4_reg_1967;
wire   [2:0] A_7_addr_4_gep_fu_902_p3;
reg   [2:0] A_7_addr_4_reg_1972;
wire   [2:0] A_0_addr_5_gep_fu_910_p3;
reg   [2:0] A_0_addr_5_reg_1977;
wire   [2:0] A_1_addr_5_gep_fu_918_p3;
reg   [2:0] A_1_addr_5_reg_1982;
wire   [2:0] A_2_addr_5_gep_fu_926_p3;
reg   [2:0] A_2_addr_5_reg_1987;
wire   [2:0] A_3_addr_5_gep_fu_934_p3;
reg   [2:0] A_3_addr_5_reg_1992;
wire   [2:0] A_4_addr_5_gep_fu_942_p3;
reg   [2:0] A_4_addr_5_reg_1997;
wire   [2:0] A_5_addr_5_gep_fu_950_p3;
reg   [2:0] A_5_addr_5_reg_2002;
wire   [2:0] A_6_addr_5_gep_fu_958_p3;
reg   [2:0] A_6_addr_5_reg_2007;
wire   [2:0] A_7_addr_5_gep_fu_966_p3;
reg   [2:0] A_7_addr_5_reg_2012;
wire   [2:0] A_0_addr_6_gep_fu_974_p3;
reg   [2:0] A_0_addr_6_reg_2017;
wire   [2:0] A_1_addr_6_gep_fu_982_p3;
reg   [2:0] A_1_addr_6_reg_2022;
wire   [2:0] A_2_addr_6_gep_fu_990_p3;
reg   [2:0] A_2_addr_6_reg_2027;
wire   [2:0] A_3_addr_6_gep_fu_998_p3;
reg   [2:0] A_3_addr_6_reg_2032;
wire   [2:0] A_4_addr_6_gep_fu_1006_p3;
reg   [2:0] A_4_addr_6_reg_2037;
wire   [2:0] A_5_addr_6_gep_fu_1014_p3;
reg   [2:0] A_5_addr_6_reg_2042;
wire   [2:0] A_6_addr_6_gep_fu_1022_p3;
reg   [2:0] A_6_addr_6_reg_2047;
wire   [2:0] A_7_addr_6_gep_fu_1030_p3;
reg   [2:0] A_7_addr_6_reg_2052;
wire   [2:0] A_0_addr_7_gep_fu_1038_p3;
reg   [2:0] A_0_addr_7_reg_2057;
wire   [2:0] A_1_addr_7_gep_fu_1046_p3;
reg   [2:0] A_1_addr_7_reg_2062;
wire   [2:0] A_2_addr_7_gep_fu_1054_p3;
reg   [2:0] A_2_addr_7_reg_2067;
wire   [2:0] A_3_addr_7_gep_fu_1062_p3;
reg   [2:0] A_3_addr_7_reg_2072;
wire   [2:0] A_4_addr_7_gep_fu_1070_p3;
reg   [2:0] A_4_addr_7_reg_2077;
wire   [2:0] A_5_addr_7_gep_fu_1078_p3;
reg   [2:0] A_5_addr_7_reg_2082;
wire   [2:0] A_6_addr_7_gep_fu_1086_p3;
reg   [2:0] A_6_addr_7_reg_2087;
wire   [2:0] A_7_addr_7_gep_fu_1094_p3;
reg   [2:0] A_7_addr_7_reg_2092;
wire   [0:0] exitcond_flatten_fu_1265_p2;
reg   [0:0] exitcond_flatten_reg_2097;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_450;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it11;
wire   [6:0] indvar_flatten_next_fu_1271_p2;
reg   [6:0] indvar_flatten_next_reg_2101;
wire   [3:0] j_1_mid2_fu_1283_p3;
reg   [3:0] j_1_mid2_reg_2106;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_2;
reg    ap_sig_bdd_498;
reg   [3:0] ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it1;
reg   [3:0] ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it2;
reg   [3:0] ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it3;
reg   [3:0] ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it4;
reg   [3:0] ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it5;
reg   [3:0] ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it6;
reg   [3:0] ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it7;
reg   [3:0] ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it8;
reg   [3:0] ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it9;
reg   [3:0] ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it10;
reg   [3:0] ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it11;
wire   [3:0] i_1_mid2_fu_1297_p3;
reg   [3:0] i_1_mid2_reg_2112;
reg   [3:0] ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it1;
reg   [3:0] ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it2;
reg   [3:0] ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it3;
reg   [3:0] ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it4;
reg   [3:0] ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it5;
reg   [3:0] ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it6;
reg   [3:0] ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it7;
reg   [3:0] ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it8;
reg   [3:0] ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it9;
reg   [3:0] ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it10;
reg   [3:0] ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it11;
wire   [2:0] tmp_19_fu_1305_p1;
reg   [2:0] tmp_19_reg_2118;
wire   [31:0] grp_fu_1223_p10;
reg   [31:0] tmp_reg_2124;
wire   [2:0] tmp_20_fu_1311_p1;
reg   [2:0] tmp_20_reg_2129;
wire   [31:0] grp_fu_1244_p10;
reg   [31:0] tmp_4_reg_2141;
wire   [31:0] tmp_3_fu_1315_p10;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_3;
reg    ap_sig_bdd_546;
wire   [31:0] tmp_5_fu_1329_p10;
reg   [31:0] tmp_7_reg_2156;
reg   [31:0] tmp_s_reg_2161;
wire   [31:0] tmp_8_fu_1343_p10;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_4;
reg    ap_sig_bdd_560;
wire   [31:0] tmp_1_fu_1357_p10;
reg   [31:0] tmp_6_reg_2176;
reg   [31:0] tmp_11_reg_2181;
wire   [31:0] tmp_10_fu_1371_p10;
wire   [31:0] tmp_12_fu_1385_p10;
reg   [31:0] tmp_13_reg_2196;
reg   [31:0] tmp_15_reg_2201;
wire   [3:0] j_fu_1399_p2;
reg   [3:0] j_reg_2206;
wire   [31:0] grp_fu_1215_p2;
reg   [31:0] tmp_9_reg_2211;
wire   [31:0] grp_fu_1219_p2;
reg   [31:0] tmp_9_1_reg_2216;
reg   [31:0] ap_reg_ppstg_tmp_9_1_reg_2216_pp0_it2;
wire   [31:0] tmp_14_fu_1404_p10;
wire   [31:0] tmp_16_fu_1418_p10;
reg   [31:0] tmp_9_2_reg_2231;
reg   [31:0] ap_reg_ppstg_tmp_9_2_reg_2231_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_9_2_reg_2231_pp0_it3;
reg   [31:0] tmp_9_3_reg_2236;
reg   [31:0] ap_reg_ppstg_tmp_9_3_reg_2236_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_9_3_reg_2236_pp0_it3;
reg   [31:0] ap_reg_ppstg_tmp_9_3_reg_2236_pp0_it4;
reg   [31:0] tmp_9_4_reg_2241;
reg   [31:0] ap_reg_ppstg_tmp_9_4_reg_2241_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_9_4_reg_2241_pp0_it3;
reg   [31:0] ap_reg_ppstg_tmp_9_4_reg_2241_pp0_it4;
reg   [31:0] ap_reg_ppstg_tmp_9_4_reg_2241_pp0_it5;
reg   [31:0] tmp_9_5_reg_2246;
reg   [31:0] ap_reg_ppstg_tmp_9_5_reg_2246_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_9_5_reg_2246_pp0_it3;
reg   [31:0] ap_reg_ppstg_tmp_9_5_reg_2246_pp0_it4;
reg   [31:0] ap_reg_ppstg_tmp_9_5_reg_2246_pp0_it5;
reg   [31:0] ap_reg_ppstg_tmp_9_5_reg_2246_pp0_it6;
reg   [31:0] tmp_9_6_reg_2251;
reg   [31:0] ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it3;
reg   [31:0] ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it4;
reg   [31:0] ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it5;
reg   [31:0] ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it6;
reg   [31:0] ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it7;
reg   [31:0] ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it8;
reg   [31:0] tmp_9_7_reg_2256;
reg   [31:0] ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it3;
reg   [31:0] ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it4;
reg   [31:0] ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it5;
reg   [31:0] ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it6;
reg   [31:0] ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it7;
reg   [31:0] ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it8;
reg   [31:0] ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it9;
reg   [31:0] ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it10;
wire   [31:0] grp_fu_1206_p2;
reg   [31:0] temp_1_reg_2261;
reg   [31:0] temp_1_1_reg_2266;
reg   [31:0] temp_1_2_reg_2271;
reg   [31:0] temp_1_3_reg_2276;
wire   [31:0] grp_fu_1211_p2;
reg   [31:0] temp_1_4_reg_2281;
reg   [31:0] temp_1_5_reg_2286;
reg   [31:0] temp_1_6_reg_2291;
reg   [31:0] temp_1_7_reg_2296;
reg   [6:0] indvar_flatten_phi_fu_1174_p4;
reg   [3:0] i_1_phi_fu_1185_p4;
reg   [3:0] j_1_phi_fu_1197_p4;
wire   [63:0] tmp_18_fu_1452_p1;
reg   [31:0] grp_fu_1206_p0;
reg   [31:0] grp_fu_1206_p1;
reg   [31:0] grp_fu_1211_p0;
reg   [31:0] grp_fu_1211_p1;
reg   [31:0] grp_fu_1215_p0;
reg   [31:0] grp_fu_1215_p1;
reg   [31:0] grp_fu_1219_p0;
reg   [31:0] grp_fu_1219_p1;
wire   [31:0] grp_fu_1223_p1;
wire   [31:0] grp_fu_1223_p2;
wire   [31:0] grp_fu_1223_p3;
wire   [31:0] grp_fu_1223_p4;
wire   [31:0] grp_fu_1223_p5;
wire   [31:0] grp_fu_1223_p6;
wire   [31:0] grp_fu_1223_p7;
wire   [31:0] grp_fu_1223_p8;
reg   [2:0] grp_fu_1223_p9;
wire   [31:0] grp_fu_1244_p1;
wire   [31:0] grp_fu_1244_p2;
wire   [31:0] grp_fu_1244_p3;
wire   [31:0] grp_fu_1244_p4;
wire   [31:0] grp_fu_1244_p5;
wire   [31:0] grp_fu_1244_p6;
wire   [31:0] grp_fu_1244_p7;
wire   [31:0] grp_fu_1244_p8;
reg   [2:0] grp_fu_1244_p9;
wire   [0:0] exitcond_fu_1277_p2;
wire   [3:0] i_fu_1291_p2;
wire   [31:0] tmp_3_fu_1315_p1;
wire   [31:0] tmp_3_fu_1315_p2;
wire   [31:0] tmp_3_fu_1315_p3;
wire   [31:0] tmp_3_fu_1315_p4;
wire   [31:0] tmp_3_fu_1315_p5;
wire   [31:0] tmp_3_fu_1315_p6;
wire   [31:0] tmp_3_fu_1315_p7;
wire   [31:0] tmp_3_fu_1315_p8;
wire   [2:0] tmp_3_fu_1315_p9;
wire   [31:0] tmp_5_fu_1329_p1;
wire   [31:0] tmp_5_fu_1329_p2;
wire   [31:0] tmp_5_fu_1329_p3;
wire   [31:0] tmp_5_fu_1329_p4;
wire   [31:0] tmp_5_fu_1329_p5;
wire   [31:0] tmp_5_fu_1329_p6;
wire   [31:0] tmp_5_fu_1329_p7;
wire   [31:0] tmp_5_fu_1329_p8;
wire   [2:0] tmp_5_fu_1329_p9;
wire   [31:0] tmp_8_fu_1343_p1;
wire   [31:0] tmp_8_fu_1343_p2;
wire   [31:0] tmp_8_fu_1343_p3;
wire   [31:0] tmp_8_fu_1343_p4;
wire   [31:0] tmp_8_fu_1343_p5;
wire   [31:0] tmp_8_fu_1343_p6;
wire   [31:0] tmp_8_fu_1343_p7;
wire   [31:0] tmp_8_fu_1343_p8;
wire   [2:0] tmp_8_fu_1343_p9;
wire   [31:0] tmp_1_fu_1357_p1;
wire   [31:0] tmp_1_fu_1357_p2;
wire   [31:0] tmp_1_fu_1357_p3;
wire   [31:0] tmp_1_fu_1357_p4;
wire   [31:0] tmp_1_fu_1357_p5;
wire   [31:0] tmp_1_fu_1357_p6;
wire   [31:0] tmp_1_fu_1357_p7;
wire   [31:0] tmp_1_fu_1357_p8;
wire   [2:0] tmp_1_fu_1357_p9;
wire   [31:0] tmp_10_fu_1371_p1;
wire   [31:0] tmp_10_fu_1371_p2;
wire   [31:0] tmp_10_fu_1371_p3;
wire   [31:0] tmp_10_fu_1371_p4;
wire   [31:0] tmp_10_fu_1371_p5;
wire   [31:0] tmp_10_fu_1371_p6;
wire   [31:0] tmp_10_fu_1371_p7;
wire   [31:0] tmp_10_fu_1371_p8;
wire   [2:0] tmp_10_fu_1371_p9;
wire   [31:0] tmp_12_fu_1385_p1;
wire   [31:0] tmp_12_fu_1385_p2;
wire   [31:0] tmp_12_fu_1385_p3;
wire   [31:0] tmp_12_fu_1385_p4;
wire   [31:0] tmp_12_fu_1385_p5;
wire   [31:0] tmp_12_fu_1385_p6;
wire   [31:0] tmp_12_fu_1385_p7;
wire   [31:0] tmp_12_fu_1385_p8;
wire   [2:0] tmp_12_fu_1385_p9;
wire   [31:0] tmp_14_fu_1404_p1;
wire   [31:0] tmp_14_fu_1404_p2;
wire   [31:0] tmp_14_fu_1404_p3;
wire   [31:0] tmp_14_fu_1404_p4;
wire   [31:0] tmp_14_fu_1404_p5;
wire   [31:0] tmp_14_fu_1404_p6;
wire   [31:0] tmp_14_fu_1404_p7;
wire   [31:0] tmp_14_fu_1404_p8;
wire   [2:0] tmp_14_fu_1404_p9;
wire   [31:0] tmp_16_fu_1418_p1;
wire   [31:0] tmp_16_fu_1418_p2;
wire   [31:0] tmp_16_fu_1418_p3;
wire   [31:0] tmp_16_fu_1418_p4;
wire   [31:0] tmp_16_fu_1418_p5;
wire   [31:0] tmp_16_fu_1418_p6;
wire   [31:0] tmp_16_fu_1418_p7;
wire   [31:0] tmp_16_fu_1418_p8;
wire   [2:0] tmp_16_fu_1418_p9;
wire   [6:0] tmp_17_fu_1435_p3;
wire   [7:0] p_addr_cast_fu_1442_p1;
wire   [7:0] tmp_6_trn_cast_fu_1432_p1;
wire   [7:0] p_addr1_fu_1446_p2;
wire    grp_fu_1206_ce;
wire    grp_fu_1211_ce;
wire    grp_fu_1215_ce;
wire    grp_fu_1219_ce;
reg    ap_sig_cseq_ST_st49_fsm_5;
reg    ap_sig_bdd_900;
reg   [5:0] ap_NS_fsm;


DCT_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
DCT_fadd_32ns_32ns_32_5_full_dsp_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1206_p0 ),
    .din1( grp_fu_1206_p1 ),
    .ce( grp_fu_1206_ce ),
    .dout( grp_fu_1206_p2 )
);

DCT_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
DCT_fadd_32ns_32ns_32_5_full_dsp_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1211_p0 ),
    .din1( grp_fu_1211_p1 ),
    .ce( grp_fu_1211_ce ),
    .dout( grp_fu_1211_p2 )
);

DCT_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
DCT_fmul_32ns_32ns_32_4_max_dsp_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1215_p0 ),
    .din1( grp_fu_1215_p1 ),
    .ce( grp_fu_1215_ce ),
    .dout( grp_fu_1215_p2 )
);

DCT_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
DCT_fmul_32ns_32ns_32_4_max_dsp_U4(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1219_p0 ),
    .din1( grp_fu_1219_p1 ),
    .ce( grp_fu_1219_ce ),
    .dout( grp_fu_1219_p2 )
);

DCT_mux_8to1_sel3_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
DCT_mux_8to1_sel3_32_1_U5(
    .din1( grp_fu_1223_p1 ),
    .din2( grp_fu_1223_p2 ),
    .din3( grp_fu_1223_p3 ),
    .din4( grp_fu_1223_p4 ),
    .din5( grp_fu_1223_p5 ),
    .din6( grp_fu_1223_p6 ),
    .din7( grp_fu_1223_p7 ),
    .din8( grp_fu_1223_p8 ),
    .din9( grp_fu_1223_p9 ),
    .dout( grp_fu_1223_p10 )
);

DCT_mux_8to1_sel3_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
DCT_mux_8to1_sel3_32_1_U6(
    .din1( grp_fu_1244_p1 ),
    .din2( grp_fu_1244_p2 ),
    .din3( grp_fu_1244_p3 ),
    .din4( grp_fu_1244_p4 ),
    .din5( grp_fu_1244_p5 ),
    .din6( grp_fu_1244_p6 ),
    .din7( grp_fu_1244_p7 ),
    .din8( grp_fu_1244_p8 ),
    .din9( grp_fu_1244_p9 ),
    .dout( grp_fu_1244_p10 )
);

DCT_mux_8to1_sel3_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
DCT_mux_8to1_sel3_32_1_U7(
    .din1( tmp_3_fu_1315_p1 ),
    .din2( tmp_3_fu_1315_p2 ),
    .din3( tmp_3_fu_1315_p3 ),
    .din4( tmp_3_fu_1315_p4 ),
    .din5( tmp_3_fu_1315_p5 ),
    .din6( tmp_3_fu_1315_p6 ),
    .din7( tmp_3_fu_1315_p7 ),
    .din8( tmp_3_fu_1315_p8 ),
    .din9( tmp_3_fu_1315_p9 ),
    .dout( tmp_3_fu_1315_p10 )
);

DCT_mux_8to1_sel3_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
DCT_mux_8to1_sel3_32_1_U8(
    .din1( tmp_5_fu_1329_p1 ),
    .din2( tmp_5_fu_1329_p2 ),
    .din3( tmp_5_fu_1329_p3 ),
    .din4( tmp_5_fu_1329_p4 ),
    .din5( tmp_5_fu_1329_p5 ),
    .din6( tmp_5_fu_1329_p6 ),
    .din7( tmp_5_fu_1329_p7 ),
    .din8( tmp_5_fu_1329_p8 ),
    .din9( tmp_5_fu_1329_p9 ),
    .dout( tmp_5_fu_1329_p10 )
);

DCT_mux_8to1_sel3_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
DCT_mux_8to1_sel3_32_1_U9(
    .din1( tmp_8_fu_1343_p1 ),
    .din2( tmp_8_fu_1343_p2 ),
    .din3( tmp_8_fu_1343_p3 ),
    .din4( tmp_8_fu_1343_p4 ),
    .din5( tmp_8_fu_1343_p5 ),
    .din6( tmp_8_fu_1343_p6 ),
    .din7( tmp_8_fu_1343_p7 ),
    .din8( tmp_8_fu_1343_p8 ),
    .din9( tmp_8_fu_1343_p9 ),
    .dout( tmp_8_fu_1343_p10 )
);

DCT_mux_8to1_sel3_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
DCT_mux_8to1_sel3_32_1_U10(
    .din1( tmp_1_fu_1357_p1 ),
    .din2( tmp_1_fu_1357_p2 ),
    .din3( tmp_1_fu_1357_p3 ),
    .din4( tmp_1_fu_1357_p4 ),
    .din5( tmp_1_fu_1357_p5 ),
    .din6( tmp_1_fu_1357_p6 ),
    .din7( tmp_1_fu_1357_p7 ),
    .din8( tmp_1_fu_1357_p8 ),
    .din9( tmp_1_fu_1357_p9 ),
    .dout( tmp_1_fu_1357_p10 )
);

DCT_mux_8to1_sel3_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
DCT_mux_8to1_sel3_32_1_U11(
    .din1( tmp_10_fu_1371_p1 ),
    .din2( tmp_10_fu_1371_p2 ),
    .din3( tmp_10_fu_1371_p3 ),
    .din4( tmp_10_fu_1371_p4 ),
    .din5( tmp_10_fu_1371_p5 ),
    .din6( tmp_10_fu_1371_p6 ),
    .din7( tmp_10_fu_1371_p7 ),
    .din8( tmp_10_fu_1371_p8 ),
    .din9( tmp_10_fu_1371_p9 ),
    .dout( tmp_10_fu_1371_p10 )
);

DCT_mux_8to1_sel3_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
DCT_mux_8to1_sel3_32_1_U12(
    .din1( tmp_12_fu_1385_p1 ),
    .din2( tmp_12_fu_1385_p2 ),
    .din3( tmp_12_fu_1385_p3 ),
    .din4( tmp_12_fu_1385_p4 ),
    .din5( tmp_12_fu_1385_p5 ),
    .din6( tmp_12_fu_1385_p6 ),
    .din7( tmp_12_fu_1385_p7 ),
    .din8( tmp_12_fu_1385_p8 ),
    .din9( tmp_12_fu_1385_p9 ),
    .dout( tmp_12_fu_1385_p10 )
);

DCT_mux_8to1_sel3_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
DCT_mux_8to1_sel3_32_1_U13(
    .din1( tmp_14_fu_1404_p1 ),
    .din2( tmp_14_fu_1404_p2 ),
    .din3( tmp_14_fu_1404_p3 ),
    .din4( tmp_14_fu_1404_p4 ),
    .din5( tmp_14_fu_1404_p5 ),
    .din6( tmp_14_fu_1404_p6 ),
    .din7( tmp_14_fu_1404_p7 ),
    .din8( tmp_14_fu_1404_p8 ),
    .din9( tmp_14_fu_1404_p9 ),
    .dout( tmp_14_fu_1404_p10 )
);

DCT_mux_8to1_sel3_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
DCT_mux_8to1_sel3_32_1_U14(
    .din1( tmp_16_fu_1418_p1 ),
    .din2( tmp_16_fu_1418_p2 ),
    .din3( tmp_16_fu_1418_p3 ),
    .din4( tmp_16_fu_1418_p4 ),
    .din5( tmp_16_fu_1418_p5 ),
    .din6( tmp_16_fu_1418_p6 ),
    .din7( tmp_16_fu_1418_p7 ),
    .din8( tmp_16_fu_1418_p8 ),
    .din9( tmp_16_fu_1418_p9 ),
    .dout( tmp_16_fu_1418_p10 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_5)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(exitcond_flatten_fu_1265_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_186)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((exitcond_flatten_reg_2097 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_186) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(exitcond_flatten_reg_2097 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_186)) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it1 == ap_const_lv1_0))) begin
        i_1_reg_1181 <= i_1_mid2_reg_2112;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_186)) begin
        i_1_reg_1181 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_2097 == ap_const_lv1_0))) begin
        indvar_flatten_reg_1170 <= indvar_flatten_next_reg_2101;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_186)) begin
        indvar_flatten_reg_1170 <= ap_const_lv7_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it1 == ap_const_lv1_0))) begin
        j_1_reg_1193 <= j_reg_2206;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_186)) begin
        j_1_reg_1193 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
        ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it1 <= exitcond_flatten_reg_2097;
        ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it10 <= ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it9;
        ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it11 <= ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it10;
        ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it2 <= ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it1;
        ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it3 <= ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it2;
        ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it4 <= ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it3;
        ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it5 <= ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it4;
        ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it6 <= ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it5;
        ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it7 <= ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it6;
        ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it8 <= ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it7;
        ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it9 <= ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it8;
        ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it3 <= tmp_9_6_reg_2251;
        ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it4 <= ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it3;
        ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it5 <= ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it4;
        ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it6 <= ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it5;
        ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it7 <= ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it6;
        ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it8 <= ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it7;
        ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it10 <= ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it9;
        ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it3 <= tmp_9_7_reg_2256;
        ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it4 <= ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it3;
        ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it5 <= ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it4;
        ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it6 <= ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it5;
        ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it7 <= ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it6;
        ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it8 <= ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it7;
        ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it9 <= ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it8;
        exitcond_flatten_reg_2097 <= exitcond_flatten_fu_1265_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
        ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it1 <= i_1_mid2_reg_2112;
        ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it10 <= ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it9;
        ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it11 <= ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it10;
        ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it2 <= ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it1;
        ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it3 <= ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it2;
        ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it4 <= ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it3;
        ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it5 <= ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it4;
        ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it6 <= ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it5;
        ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it7 <= ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it6;
        ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it8 <= ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it7;
        ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it9 <= ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it8;
        ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it1 <= j_1_mid2_reg_2106;
        ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it10 <= ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it9;
        ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it11 <= ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it10;
        ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it2 <= ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it1;
        ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it3 <= ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it2;
        ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it4 <= ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it3;
        ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it5 <= ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it4;
        ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it6 <= ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it5;
        ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it7 <= ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it6;
        ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it8 <= ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it7;
        ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it9 <= ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it8;
        ap_reg_ppstg_tmp_9_1_reg_2216_pp0_it2 <= tmp_9_1_reg_2216;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
        ap_reg_ppstg_tmp_9_2_reg_2231_pp0_it2 <= tmp_9_2_reg_2231;
        ap_reg_ppstg_tmp_9_2_reg_2231_pp0_it3 <= ap_reg_ppstg_tmp_9_2_reg_2231_pp0_it2;
        ap_reg_ppstg_tmp_9_3_reg_2236_pp0_it2 <= tmp_9_3_reg_2236;
        ap_reg_ppstg_tmp_9_3_reg_2236_pp0_it3 <= ap_reg_ppstg_tmp_9_3_reg_2236_pp0_it2;
        ap_reg_ppstg_tmp_9_3_reg_2236_pp0_it4 <= ap_reg_ppstg_tmp_9_3_reg_2236_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
        ap_reg_ppstg_tmp_9_4_reg_2241_pp0_it2 <= tmp_9_4_reg_2241;
        ap_reg_ppstg_tmp_9_4_reg_2241_pp0_it3 <= ap_reg_ppstg_tmp_9_4_reg_2241_pp0_it2;
        ap_reg_ppstg_tmp_9_4_reg_2241_pp0_it4 <= ap_reg_ppstg_tmp_9_4_reg_2241_pp0_it3;
        ap_reg_ppstg_tmp_9_4_reg_2241_pp0_it5 <= ap_reg_ppstg_tmp_9_4_reg_2241_pp0_it4;
        ap_reg_ppstg_tmp_9_5_reg_2246_pp0_it2 <= tmp_9_5_reg_2246;
        ap_reg_ppstg_tmp_9_5_reg_2246_pp0_it3 <= ap_reg_ppstg_tmp_9_5_reg_2246_pp0_it2;
        ap_reg_ppstg_tmp_9_5_reg_2246_pp0_it4 <= ap_reg_ppstg_tmp_9_5_reg_2246_pp0_it3;
        ap_reg_ppstg_tmp_9_5_reg_2246_pp0_it5 <= ap_reg_ppstg_tmp_9_5_reg_2246_pp0_it4;
        ap_reg_ppstg_tmp_9_5_reg_2246_pp0_it6 <= ap_reg_ppstg_tmp_9_5_reg_2246_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond_flatten_reg_2097 == ap_const_lv1_0))) begin
        i_1_mid2_reg_2112 <= i_1_mid2_fu_1297_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        indvar_flatten_next_reg_2101 <= indvar_flatten_next_fu_1271_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond_flatten_reg_2097 == ap_const_lv1_0))) begin
        j_1_mid2_reg_2106 <= j_1_mid2_fu_1283_p3;
        tmp_19_reg_2118 <= tmp_19_fu_1305_p1;
        tmp_20_reg_2129 <= tmp_20_fu_1311_p1;
        tmp_4_reg_2141 <= grp_fu_1244_p10;
        tmp_reg_2124 <= grp_fu_1223_p10;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_2097 == ap_const_lv1_0))) begin
        j_reg_2206 <= j_fu_1399_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it3 == ap_const_lv1_0))) begin
        temp_1_1_reg_2266 <= grp_fu_1206_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it4 == ap_const_lv1_0))) begin
        temp_1_2_reg_2271 <= grp_fu_1206_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it6 == ap_const_lv1_0))) begin
        temp_1_3_reg_2276 <= grp_fu_1206_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it7 == ap_const_lv1_0))) begin
        temp_1_4_reg_2281 <= grp_fu_1211_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it8 == ap_const_lv1_0))) begin
        temp_1_5_reg_2286 <= grp_fu_1211_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it9 == ap_const_lv1_0))) begin
        temp_1_6_reg_2291 <= grp_fu_1211_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it11 == ap_const_lv1_0))) begin
        temp_1_7_reg_2296 <= grp_fu_1211_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it2 == ap_const_lv1_0))) begin
        temp_1_reg_2261 <= grp_fu_1206_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond_flatten_reg_2097 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        tmp_11_reg_2181 <= grp_fu_1244_p10;
        tmp_6_reg_2176 <= grp_fu_1223_p10;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_2097 == ap_const_lv1_0))) begin
        tmp_13_reg_2196 <= grp_fu_1223_p10;
        tmp_15_reg_2201 <= grp_fu_1244_p10;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond_flatten_reg_2097 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        tmp_7_reg_2156 <= grp_fu_1223_p10;
        tmp_s_reg_2161 <= grp_fu_1244_p10;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it1 == ap_const_lv1_0))) begin
        tmp_9_1_reg_2216 <= grp_fu_1219_p2;
        tmp_9_reg_2211 <= grp_fu_1215_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it1 == ap_const_lv1_0))) begin
        tmp_9_2_reg_2231 <= grp_fu_1215_p2;
        tmp_9_3_reg_2236 <= grp_fu_1219_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it1 == ap_const_lv1_0))) begin
        tmp_9_4_reg_2241 <= grp_fu_1215_p2;
        tmp_9_5_reg_2246 <= grp_fu_1219_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it1 == ap_const_lv1_0))) begin
        tmp_9_6_reg_2251 <= grp_fu_1215_p2;
        tmp_9_7_reg_2256 <= grp_fu_1219_p2;
    end
end

/// A_0_address0 assign process. ///
always @ (A_0_addr_reg_1777 or A_0_addr_2_reg_1857 or A_0_addr_4_reg_1937 or A_0_addr_6_reg_2017 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            A_0_address0 = A_0_addr_6_reg_2017;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            A_0_address0 = A_0_addr_4_reg_1937;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            A_0_address0 = A_0_addr_2_reg_1857;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            A_0_address0 = A_0_addr_reg_1777;
        end else begin
            A_0_address0 = 'bx;
        end
    end else begin
        A_0_address0 = 'bx;
    end
end

/// A_0_address1 assign process. ///
always @ (A_0_addr_1_reg_1817 or A_0_addr_3_reg_1897 or A_0_addr_5_reg_1977 or A_0_addr_7_reg_2057 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            A_0_address1 = A_0_addr_7_reg_2057;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            A_0_address1 = A_0_addr_5_reg_1977;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            A_0_address1 = A_0_addr_3_reg_1897;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            A_0_address1 = A_0_addr_1_reg_1817;
        end else begin
            A_0_address1 = 'bx;
        end
    end else begin
        A_0_address1 = 'bx;
    end
end

/// A_0_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        A_0_ce0 = ap_const_logic_1;
    end else begin
        A_0_ce0 = ap_const_logic_0;
    end
end

/// A_0_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        A_0_ce1 = ap_const_logic_1;
    end else begin
        A_0_ce1 = ap_const_logic_0;
    end
end

/// A_1_address0 assign process. ///
always @ (A_1_addr_reg_1782 or A_1_addr_2_reg_1862 or A_1_addr_4_reg_1942 or A_1_addr_6_reg_2022 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            A_1_address0 = A_1_addr_6_reg_2022;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            A_1_address0 = A_1_addr_4_reg_1942;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            A_1_address0 = A_1_addr_2_reg_1862;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            A_1_address0 = A_1_addr_reg_1782;
        end else begin
            A_1_address0 = 'bx;
        end
    end else begin
        A_1_address0 = 'bx;
    end
end

/// A_1_address1 assign process. ///
always @ (A_1_addr_1_reg_1822 or A_1_addr_3_reg_1902 or A_1_addr_5_reg_1982 or A_1_addr_7_reg_2062 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            A_1_address1 = A_1_addr_7_reg_2062;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            A_1_address1 = A_1_addr_5_reg_1982;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            A_1_address1 = A_1_addr_3_reg_1902;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            A_1_address1 = A_1_addr_1_reg_1822;
        end else begin
            A_1_address1 = 'bx;
        end
    end else begin
        A_1_address1 = 'bx;
    end
end

/// A_1_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        A_1_ce0 = ap_const_logic_1;
    end else begin
        A_1_ce0 = ap_const_logic_0;
    end
end

/// A_1_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        A_1_ce1 = ap_const_logic_1;
    end else begin
        A_1_ce1 = ap_const_logic_0;
    end
end

/// A_2_address0 assign process. ///
always @ (A_2_addr_reg_1787 or A_2_addr_2_reg_1867 or A_2_addr_4_reg_1947 or A_2_addr_6_reg_2027 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            A_2_address0 = A_2_addr_6_reg_2027;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            A_2_address0 = A_2_addr_4_reg_1947;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            A_2_address0 = A_2_addr_2_reg_1867;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            A_2_address0 = A_2_addr_reg_1787;
        end else begin
            A_2_address0 = 'bx;
        end
    end else begin
        A_2_address0 = 'bx;
    end
end

/// A_2_address1 assign process. ///
always @ (A_2_addr_1_reg_1827 or A_2_addr_3_reg_1907 or A_2_addr_5_reg_1987 or A_2_addr_7_reg_2067 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            A_2_address1 = A_2_addr_7_reg_2067;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            A_2_address1 = A_2_addr_5_reg_1987;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            A_2_address1 = A_2_addr_3_reg_1907;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            A_2_address1 = A_2_addr_1_reg_1827;
        end else begin
            A_2_address1 = 'bx;
        end
    end else begin
        A_2_address1 = 'bx;
    end
end

/// A_2_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        A_2_ce0 = ap_const_logic_1;
    end else begin
        A_2_ce0 = ap_const_logic_0;
    end
end

/// A_2_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        A_2_ce1 = ap_const_logic_1;
    end else begin
        A_2_ce1 = ap_const_logic_0;
    end
end

/// A_3_address0 assign process. ///
always @ (A_3_addr_reg_1792 or A_3_addr_2_reg_1872 or A_3_addr_4_reg_1952 or A_3_addr_6_reg_2032 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            A_3_address0 = A_3_addr_6_reg_2032;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            A_3_address0 = A_3_addr_4_reg_1952;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            A_3_address0 = A_3_addr_2_reg_1872;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            A_3_address0 = A_3_addr_reg_1792;
        end else begin
            A_3_address0 = 'bx;
        end
    end else begin
        A_3_address0 = 'bx;
    end
end

/// A_3_address1 assign process. ///
always @ (A_3_addr_1_reg_1832 or A_3_addr_3_reg_1912 or A_3_addr_5_reg_1992 or A_3_addr_7_reg_2072 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            A_3_address1 = A_3_addr_7_reg_2072;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            A_3_address1 = A_3_addr_5_reg_1992;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            A_3_address1 = A_3_addr_3_reg_1912;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            A_3_address1 = A_3_addr_1_reg_1832;
        end else begin
            A_3_address1 = 'bx;
        end
    end else begin
        A_3_address1 = 'bx;
    end
end

/// A_3_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        A_3_ce0 = ap_const_logic_1;
    end else begin
        A_3_ce0 = ap_const_logic_0;
    end
end

/// A_3_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        A_3_ce1 = ap_const_logic_1;
    end else begin
        A_3_ce1 = ap_const_logic_0;
    end
end

/// A_4_address0 assign process. ///
always @ (A_4_addr_reg_1797 or A_4_addr_2_reg_1877 or A_4_addr_4_reg_1957 or A_4_addr_6_reg_2037 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            A_4_address0 = A_4_addr_6_reg_2037;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            A_4_address0 = A_4_addr_4_reg_1957;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            A_4_address0 = A_4_addr_2_reg_1877;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            A_4_address0 = A_4_addr_reg_1797;
        end else begin
            A_4_address0 = 'bx;
        end
    end else begin
        A_4_address0 = 'bx;
    end
end

/// A_4_address1 assign process. ///
always @ (A_4_addr_1_reg_1837 or A_4_addr_3_reg_1917 or A_4_addr_5_reg_1997 or A_4_addr_7_reg_2077 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            A_4_address1 = A_4_addr_7_reg_2077;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            A_4_address1 = A_4_addr_5_reg_1997;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            A_4_address1 = A_4_addr_3_reg_1917;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            A_4_address1 = A_4_addr_1_reg_1837;
        end else begin
            A_4_address1 = 'bx;
        end
    end else begin
        A_4_address1 = 'bx;
    end
end

/// A_4_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        A_4_ce0 = ap_const_logic_1;
    end else begin
        A_4_ce0 = ap_const_logic_0;
    end
end

/// A_4_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        A_4_ce1 = ap_const_logic_1;
    end else begin
        A_4_ce1 = ap_const_logic_0;
    end
end

/// A_5_address0 assign process. ///
always @ (A_5_addr_reg_1802 or A_5_addr_2_reg_1882 or A_5_addr_4_reg_1962 or A_5_addr_6_reg_2042 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            A_5_address0 = A_5_addr_6_reg_2042;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            A_5_address0 = A_5_addr_4_reg_1962;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            A_5_address0 = A_5_addr_2_reg_1882;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            A_5_address0 = A_5_addr_reg_1802;
        end else begin
            A_5_address0 = 'bx;
        end
    end else begin
        A_5_address0 = 'bx;
    end
end

/// A_5_address1 assign process. ///
always @ (A_5_addr_1_reg_1842 or A_5_addr_3_reg_1922 or A_5_addr_5_reg_2002 or A_5_addr_7_reg_2082 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            A_5_address1 = A_5_addr_7_reg_2082;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            A_5_address1 = A_5_addr_5_reg_2002;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            A_5_address1 = A_5_addr_3_reg_1922;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            A_5_address1 = A_5_addr_1_reg_1842;
        end else begin
            A_5_address1 = 'bx;
        end
    end else begin
        A_5_address1 = 'bx;
    end
end

/// A_5_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        A_5_ce0 = ap_const_logic_1;
    end else begin
        A_5_ce0 = ap_const_logic_0;
    end
end

/// A_5_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        A_5_ce1 = ap_const_logic_1;
    end else begin
        A_5_ce1 = ap_const_logic_0;
    end
end

/// A_6_address0 assign process. ///
always @ (A_6_addr_reg_1807 or A_6_addr_2_reg_1887 or A_6_addr_4_reg_1967 or A_6_addr_6_reg_2047 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            A_6_address0 = A_6_addr_6_reg_2047;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            A_6_address0 = A_6_addr_4_reg_1967;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            A_6_address0 = A_6_addr_2_reg_1887;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            A_6_address0 = A_6_addr_reg_1807;
        end else begin
            A_6_address0 = 'bx;
        end
    end else begin
        A_6_address0 = 'bx;
    end
end

/// A_6_address1 assign process. ///
always @ (A_6_addr_1_reg_1847 or A_6_addr_3_reg_1927 or A_6_addr_5_reg_2007 or A_6_addr_7_reg_2087 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            A_6_address1 = A_6_addr_7_reg_2087;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            A_6_address1 = A_6_addr_5_reg_2007;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            A_6_address1 = A_6_addr_3_reg_1927;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            A_6_address1 = A_6_addr_1_reg_1847;
        end else begin
            A_6_address1 = 'bx;
        end
    end else begin
        A_6_address1 = 'bx;
    end
end

/// A_6_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        A_6_ce0 = ap_const_logic_1;
    end else begin
        A_6_ce0 = ap_const_logic_0;
    end
end

/// A_6_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        A_6_ce1 = ap_const_logic_1;
    end else begin
        A_6_ce1 = ap_const_logic_0;
    end
end

/// A_7_address0 assign process. ///
always @ (A_7_addr_reg_1812 or A_7_addr_2_reg_1892 or A_7_addr_4_reg_1972 or A_7_addr_6_reg_2052 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            A_7_address0 = A_7_addr_6_reg_2052;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            A_7_address0 = A_7_addr_4_reg_1972;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            A_7_address0 = A_7_addr_2_reg_1892;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            A_7_address0 = A_7_addr_reg_1812;
        end else begin
            A_7_address0 = 'bx;
        end
    end else begin
        A_7_address0 = 'bx;
    end
end

/// A_7_address1 assign process. ///
always @ (A_7_addr_1_reg_1852 or A_7_addr_3_reg_1932 or A_7_addr_5_reg_2012 or A_7_addr_7_reg_2092 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            A_7_address1 = A_7_addr_7_reg_2092;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            A_7_address1 = A_7_addr_5_reg_2012;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            A_7_address1 = A_7_addr_3_reg_1932;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            A_7_address1 = A_7_addr_1_reg_1852;
        end else begin
            A_7_address1 = 'bx;
        end
    end else begin
        A_7_address1 = 'bx;
    end
end

/// A_7_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        A_7_ce0 = ap_const_logic_1;
    end else begin
        A_7_ce0 = ap_const_logic_0;
    end
end

/// A_7_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        A_7_ce1 = ap_const_logic_1;
    end else begin
        A_7_ce1 = ap_const_logic_0;
    end
end

/// C_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp0_stg2_fsm_3)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        C_ce0 = ap_const_logic_1;
    end else begin
        C_ce0 = ap_const_logic_0;
    end
end

/// C_we0 assign process. ///
always @ (ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it11 or ap_sig_cseq_ST_pp0_stg2_fsm_3)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it11 == ap_const_lv1_0))) begin
        C_we0 = ap_const_logic_1;
    end else begin
        C_we0 = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st49_fsm_5)
begin
    if (((ap_const_logic_1 == ap_done_reg) | (ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_5))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st49_fsm_5)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_5)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. ///
always @ (ap_sig_bdd_450)
begin
    if (ap_sig_bdd_450) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg1_fsm_2 assign process. ///
always @ (ap_sig_bdd_498)
begin
    if (ap_sig_bdd_498) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg2_fsm_3 assign process. ///
always @ (ap_sig_bdd_546)
begin
    if (ap_sig_bdd_546) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg3_fsm_4 assign process. ///
always @ (ap_sig_bdd_560)
begin
    if (ap_sig_bdd_560) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_25)
begin
    if (ap_sig_bdd_25) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st49_fsm_5 assign process. ///
always @ (ap_sig_bdd_900)
begin
    if (ap_sig_bdd_900) begin
        ap_sig_cseq_ST_st49_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st49_fsm_5 = ap_const_logic_0;
    end
end

/// grp_fu_1206_p0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or tmp_9_reg_2211 or temp_1_reg_2261 or temp_1_1_reg_2266 or temp_1_2_reg_2271)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2))) begin
        grp_fu_1206_p0 = temp_1_2_reg_2271;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) begin
        grp_fu_1206_p0 = temp_1_1_reg_2266;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        grp_fu_1206_p0 = temp_1_reg_2261;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        grp_fu_1206_p0 = tmp_9_reg_2211;
    end else begin
        grp_fu_1206_p0 = 'bx;
    end
end

/// grp_fu_1206_p1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_reg_ppstg_tmp_9_1_reg_2216_pp0_it2 or ap_reg_ppstg_tmp_9_2_reg_2231_pp0_it3 or ap_reg_ppstg_tmp_9_3_reg_2236_pp0_it4)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2))) begin
        grp_fu_1206_p1 = ap_reg_ppstg_tmp_9_3_reg_2236_pp0_it4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) begin
        grp_fu_1206_p1 = ap_reg_ppstg_tmp_9_2_reg_2231_pp0_it3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        grp_fu_1206_p1 = ap_reg_ppstg_tmp_9_1_reg_2216_pp0_it2;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        grp_fu_1206_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_1206_p1 = 'bx;
    end
end

/// grp_fu_1211_p0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp0_it9 or ap_reg_ppiten_pp0_it10 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or temp_1_3_reg_2276 or temp_1_4_reg_2281 or temp_1_5_reg_2286 or temp_1_6_reg_2291)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2))) begin
        grp_fu_1211_p0 = temp_1_6_reg_2291;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) begin
        grp_fu_1211_p0 = temp_1_5_reg_2286;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        grp_fu_1211_p0 = temp_1_4_reg_2281;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        grp_fu_1211_p0 = temp_1_3_reg_2276;
    end else begin
        grp_fu_1211_p0 = 'bx;
    end
end

/// grp_fu_1211_p1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp0_it9 or ap_reg_ppiten_pp0_it10 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_reg_ppstg_tmp_9_4_reg_2241_pp0_it5 or ap_reg_ppstg_tmp_9_5_reg_2246_pp0_it6 or ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it8 or ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2))) begin
        grp_fu_1211_p1 = ap_reg_ppstg_tmp_9_7_reg_2256_pp0_it10;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) begin
        grp_fu_1211_p1 = ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it8;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        grp_fu_1211_p1 = ap_reg_ppstg_tmp_9_5_reg_2246_pp0_it6;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        grp_fu_1211_p1 = ap_reg_ppstg_tmp_9_4_reg_2241_pp0_it5;
    end else begin
        grp_fu_1211_p1 = 'bx;
    end
end

/// grp_fu_1215_p0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or tmp_reg_2124 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or tmp_7_reg_2156 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or tmp_6_reg_2176 or tmp_13_reg_2196)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2))) begin
        grp_fu_1215_p0 = tmp_13_reg_2196;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        grp_fu_1215_p0 = tmp_6_reg_2176;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        grp_fu_1215_p0 = tmp_7_reg_2156;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        grp_fu_1215_p0 = tmp_reg_2124;
    end else begin
        grp_fu_1215_p0 = 'bx;
    end
end

/// grp_fu_1215_p1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or tmp_3_fu_1315_p10 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or tmp_8_fu_1343_p10 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or tmp_10_fu_1371_p10 or tmp_14_fu_1404_p10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2))) begin
        grp_fu_1215_p1 = tmp_14_fu_1404_p10;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        grp_fu_1215_p1 = tmp_10_fu_1371_p10;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        grp_fu_1215_p1 = tmp_8_fu_1343_p10;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        grp_fu_1215_p1 = tmp_3_fu_1315_p10;
    end else begin
        grp_fu_1215_p1 = 'bx;
    end
end

/// grp_fu_1219_p0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or tmp_4_reg_2141 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or tmp_s_reg_2161 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or tmp_11_reg_2181 or tmp_15_reg_2201)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2))) begin
        grp_fu_1219_p0 = tmp_15_reg_2201;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        grp_fu_1219_p0 = tmp_11_reg_2181;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        grp_fu_1219_p0 = tmp_s_reg_2161;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        grp_fu_1219_p0 = tmp_4_reg_2141;
    end else begin
        grp_fu_1219_p0 = 'bx;
    end
end

/// grp_fu_1219_p1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or tmp_5_fu_1329_p10 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or tmp_1_fu_1357_p10 or tmp_12_fu_1385_p10 or tmp_16_fu_1418_p10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2))) begin
        grp_fu_1219_p1 = tmp_16_fu_1418_p10;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        grp_fu_1219_p1 = tmp_12_fu_1385_p10;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        grp_fu_1219_p1 = tmp_1_fu_1357_p10;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        grp_fu_1219_p1 = tmp_5_fu_1329_p10;
    end else begin
        grp_fu_1219_p1 = 'bx;
    end
end

/// grp_fu_1223_p9 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or tmp_19_fu_1305_p1 or tmp_19_reg_2118 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        grp_fu_1223_p9 = tmp_19_reg_2118;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2))) begin
        grp_fu_1223_p9 = tmp_19_fu_1305_p1;
    end else begin
        grp_fu_1223_p9 = 'bx;
    end
end

/// grp_fu_1244_p9 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or tmp_19_fu_1305_p1 or tmp_19_reg_2118 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)))) begin
        grp_fu_1244_p9 = tmp_19_reg_2118;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2))) begin
        grp_fu_1244_p9 = tmp_19_fu_1305_p1;
    end else begin
        grp_fu_1244_p9 = 'bx;
    end
end

/// i_1_phi_fu_1185_p4 assign process. ///
always @ (i_1_reg_1181 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or i_1_mid2_reg_2112)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it1 == ap_const_lv1_0))) begin
        i_1_phi_fu_1185_p4 = i_1_mid2_reg_2112;
    end else begin
        i_1_phi_fu_1185_p4 = i_1_reg_1181;
    end
end

/// indvar_flatten_phi_fu_1174_p4 assign process. ///
always @ (indvar_flatten_reg_1170 or exitcond_flatten_reg_2097 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or indvar_flatten_next_reg_2101)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_2097 == ap_const_lv1_0))) begin
        indvar_flatten_phi_fu_1174_p4 = indvar_flatten_next_reg_2101;
    end else begin
        indvar_flatten_phi_fu_1174_p4 = indvar_flatten_reg_1170;
    end
end

/// j_1_phi_fu_1197_p4 assign process. ///
always @ (j_1_reg_1193 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or j_reg_2206)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_reg_ppstg_exitcond_flatten_reg_2097_pp0_it1 == ap_const_lv1_0))) begin
        j_1_phi_fu_1197_p4 = j_reg_2206;
    end else begin
        j_1_phi_fu_1197_p4 = j_1_reg_1193;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_186 or exitcond_flatten_fu_1265_p2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it10 or ap_reg_ppiten_pp0_it11 or ap_sig_cseq_ST_pp0_stg2_fsm_3)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_186) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_flatten_fu_1265_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st49_fsm_5;
            end
        end
        ap_ST_pp0_stg1_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_3;
        end
        ap_ST_pp0_stg2_fsm_3 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st49_fsm_5;
            end
        end
        ap_ST_pp0_stg3_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
        end
        ap_ST_st49_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_0_addr_1_gep_fu_654_p3 = ap_const_lv64_1;
assign A_0_addr_2_gep_fu_718_p3 = ap_const_lv64_2;
assign A_0_addr_3_gep_fu_782_p3 = ap_const_lv64_3;
assign A_0_addr_4_gep_fu_846_p3 = ap_const_lv64_4;
assign A_0_addr_5_gep_fu_910_p3 = ap_const_lv64_5;
assign A_0_addr_6_gep_fu_974_p3 = ap_const_lv64_6;
assign A_0_addr_7_gep_fu_1038_p3 = ap_const_lv64_7;
assign A_0_addr_gep_fu_590_p3 = ap_const_lv64_0;
assign A_1_addr_1_gep_fu_662_p3 = ap_const_lv64_1;
assign A_1_addr_2_gep_fu_726_p3 = ap_const_lv64_2;
assign A_1_addr_3_gep_fu_790_p3 = ap_const_lv64_3;
assign A_1_addr_4_gep_fu_854_p3 = ap_const_lv64_4;
assign A_1_addr_5_gep_fu_918_p3 = ap_const_lv64_5;
assign A_1_addr_6_gep_fu_982_p3 = ap_const_lv64_6;
assign A_1_addr_7_gep_fu_1046_p3 = ap_const_lv64_7;
assign A_1_addr_gep_fu_598_p3 = ap_const_lv64_0;
assign A_2_addr_1_gep_fu_670_p3 = ap_const_lv64_1;
assign A_2_addr_2_gep_fu_734_p3 = ap_const_lv64_2;
assign A_2_addr_3_gep_fu_798_p3 = ap_const_lv64_3;
assign A_2_addr_4_gep_fu_862_p3 = ap_const_lv64_4;
assign A_2_addr_5_gep_fu_926_p3 = ap_const_lv64_5;
assign A_2_addr_6_gep_fu_990_p3 = ap_const_lv64_6;
assign A_2_addr_7_gep_fu_1054_p3 = ap_const_lv64_7;
assign A_2_addr_gep_fu_606_p3 = ap_const_lv64_0;
assign A_3_addr_1_gep_fu_678_p3 = ap_const_lv64_1;
assign A_3_addr_2_gep_fu_742_p3 = ap_const_lv64_2;
assign A_3_addr_3_gep_fu_806_p3 = ap_const_lv64_3;
assign A_3_addr_4_gep_fu_870_p3 = ap_const_lv64_4;
assign A_3_addr_5_gep_fu_934_p3 = ap_const_lv64_5;
assign A_3_addr_6_gep_fu_998_p3 = ap_const_lv64_6;
assign A_3_addr_7_gep_fu_1062_p3 = ap_const_lv64_7;
assign A_3_addr_gep_fu_614_p3 = ap_const_lv64_0;
assign A_4_addr_1_gep_fu_686_p3 = ap_const_lv64_1;
assign A_4_addr_2_gep_fu_750_p3 = ap_const_lv64_2;
assign A_4_addr_3_gep_fu_814_p3 = ap_const_lv64_3;
assign A_4_addr_4_gep_fu_878_p3 = ap_const_lv64_4;
assign A_4_addr_5_gep_fu_942_p3 = ap_const_lv64_5;
assign A_4_addr_6_gep_fu_1006_p3 = ap_const_lv64_6;
assign A_4_addr_7_gep_fu_1070_p3 = ap_const_lv64_7;
assign A_4_addr_gep_fu_622_p3 = ap_const_lv64_0;
assign A_5_addr_1_gep_fu_694_p3 = ap_const_lv64_1;
assign A_5_addr_2_gep_fu_758_p3 = ap_const_lv64_2;
assign A_5_addr_3_gep_fu_822_p3 = ap_const_lv64_3;
assign A_5_addr_4_gep_fu_886_p3 = ap_const_lv64_4;
assign A_5_addr_5_gep_fu_950_p3 = ap_const_lv64_5;
assign A_5_addr_6_gep_fu_1014_p3 = ap_const_lv64_6;
assign A_5_addr_7_gep_fu_1078_p3 = ap_const_lv64_7;
assign A_5_addr_gep_fu_630_p3 = ap_const_lv64_0;
assign A_6_addr_1_gep_fu_702_p3 = ap_const_lv64_1;
assign A_6_addr_2_gep_fu_766_p3 = ap_const_lv64_2;
assign A_6_addr_3_gep_fu_830_p3 = ap_const_lv64_3;
assign A_6_addr_4_gep_fu_894_p3 = ap_const_lv64_4;
assign A_6_addr_5_gep_fu_958_p3 = ap_const_lv64_5;
assign A_6_addr_6_gep_fu_1022_p3 = ap_const_lv64_6;
assign A_6_addr_7_gep_fu_1086_p3 = ap_const_lv64_7;
assign A_6_addr_gep_fu_638_p3 = ap_const_lv64_0;
assign A_7_addr_1_gep_fu_710_p3 = ap_const_lv64_1;
assign A_7_addr_2_gep_fu_774_p3 = ap_const_lv64_2;
assign A_7_addr_3_gep_fu_838_p3 = ap_const_lv64_3;
assign A_7_addr_4_gep_fu_902_p3 = ap_const_lv64_4;
assign A_7_addr_5_gep_fu_966_p3 = ap_const_lv64_5;
assign A_7_addr_6_gep_fu_1030_p3 = ap_const_lv64_6;
assign A_7_addr_7_gep_fu_1094_p3 = ap_const_lv64_7;
assign A_7_addr_gep_fu_646_p3 = ap_const_lv64_0;
assign C_address0 = tmp_18_fu_1452_p1;
assign C_d0 = temp_1_7_reg_2296;

/// ap_sig_bdd_186 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_186 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_25 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_25 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_450 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_450 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_498 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_498 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_546 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_546 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_560 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_560 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_900 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_900 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end
assign exitcond_flatten_fu_1265_p2 = (indvar_flatten_phi_fu_1174_p4 == ap_const_lv7_40? 1'b1: 1'b0);
assign exitcond_fu_1277_p2 = (j_1_phi_fu_1197_p4 == ap_const_lv4_8? 1'b1: 1'b0);
assign grp_fu_1206_ce = ap_const_logic_1;
assign grp_fu_1211_ce = ap_const_logic_1;
assign grp_fu_1215_ce = ap_const_logic_1;
assign grp_fu_1219_ce = ap_const_logic_1;
assign grp_fu_1223_p1 = A_0_q0;
assign grp_fu_1223_p2 = A_1_q0;
assign grp_fu_1223_p3 = A_2_q0;
assign grp_fu_1223_p4 = A_3_q0;
assign grp_fu_1223_p5 = A_4_q0;
assign grp_fu_1223_p6 = A_5_q0;
assign grp_fu_1223_p7 = A_6_q0;
assign grp_fu_1223_p8 = A_7_q0;
assign grp_fu_1244_p1 = A_0_q1;
assign grp_fu_1244_p2 = A_1_q1;
assign grp_fu_1244_p3 = A_2_q1;
assign grp_fu_1244_p4 = A_3_q1;
assign grp_fu_1244_p5 = A_4_q1;
assign grp_fu_1244_p6 = A_5_q1;
assign grp_fu_1244_p7 = A_6_q1;
assign grp_fu_1244_p8 = A_7_q1;
assign i_1_mid2_fu_1297_p3 = ((exitcond_fu_1277_p2[0:0]===1'b1)? i_fu_1291_p2: i_1_phi_fu_1185_p4);
assign i_fu_1291_p2 = (ap_const_lv4_1 + i_1_phi_fu_1185_p4);
assign indvar_flatten_next_fu_1271_p2 = (indvar_flatten_phi_fu_1174_p4 + ap_const_lv7_1);
assign j_1_mid2_fu_1283_p3 = ((exitcond_fu_1277_p2[0:0]===1'b1)? ap_const_lv4_0: j_1_phi_fu_1197_p4);
assign j_fu_1399_p2 = (ap_const_lv4_1 + j_1_mid2_reg_2106);
assign p_addr1_fu_1446_p2 = (p_addr_cast_fu_1442_p1 + tmp_6_trn_cast_fu_1432_p1);
assign p_addr_cast_fu_1442_p1 = tmp_17_fu_1435_p3;
assign tmp_10_fu_1371_p1 = p_read32;
assign tmp_10_fu_1371_p2 = p_read33;
assign tmp_10_fu_1371_p3 = p_read34;
assign tmp_10_fu_1371_p4 = p_read35;
assign tmp_10_fu_1371_p5 = p_read36;
assign tmp_10_fu_1371_p6 = p_read37;
assign tmp_10_fu_1371_p7 = p_read38;
assign tmp_10_fu_1371_p8 = p_read39;
assign tmp_10_fu_1371_p9 = tmp_20_reg_2129;
assign tmp_12_fu_1385_p1 = p_read40;
assign tmp_12_fu_1385_p2 = p_read41;
assign tmp_12_fu_1385_p3 = p_read42;
assign tmp_12_fu_1385_p4 = p_read43;
assign tmp_12_fu_1385_p5 = p_read44;
assign tmp_12_fu_1385_p6 = p_read45;
assign tmp_12_fu_1385_p7 = p_read46;
assign tmp_12_fu_1385_p8 = p_read47;
assign tmp_12_fu_1385_p9 = tmp_20_reg_2129;
assign tmp_14_fu_1404_p1 = p_read48;
assign tmp_14_fu_1404_p2 = p_read49;
assign tmp_14_fu_1404_p3 = p_read50;
assign tmp_14_fu_1404_p4 = p_read51;
assign tmp_14_fu_1404_p5 = p_read52;
assign tmp_14_fu_1404_p6 = p_read53;
assign tmp_14_fu_1404_p7 = p_read54;
assign tmp_14_fu_1404_p8 = p_read55;
assign tmp_14_fu_1404_p9 = tmp_20_reg_2129;
assign tmp_16_fu_1418_p1 = p_read56;
assign tmp_16_fu_1418_p2 = p_read57;
assign tmp_16_fu_1418_p3 = p_read58;
assign tmp_16_fu_1418_p4 = p_read59;
assign tmp_16_fu_1418_p5 = p_read60;
assign tmp_16_fu_1418_p6 = p_read61;
assign tmp_16_fu_1418_p7 = p_read62;
assign tmp_16_fu_1418_p8 = p_read63;
assign tmp_16_fu_1418_p9 = tmp_20_reg_2129;
assign tmp_17_fu_1435_p3 = {{ap_reg_ppstg_i_1_mid2_reg_2112_pp0_it11}, {ap_const_lv3_0}};
assign tmp_18_fu_1452_p1 = p_addr1_fu_1446_p2;
assign tmp_19_fu_1305_p1 = i_1_mid2_fu_1297_p3[2:0];
assign tmp_1_fu_1357_p1 = p_read24;
assign tmp_1_fu_1357_p2 = p_read25;
assign tmp_1_fu_1357_p3 = p_read26;
assign tmp_1_fu_1357_p4 = p_read27;
assign tmp_1_fu_1357_p5 = p_read28;
assign tmp_1_fu_1357_p6 = p_read29;
assign tmp_1_fu_1357_p7 = p_read30;
assign tmp_1_fu_1357_p8 = p_read31;
assign tmp_1_fu_1357_p9 = tmp_20_reg_2129;
assign tmp_20_fu_1311_p1 = j_1_mid2_fu_1283_p3[2:0];
assign tmp_3_fu_1315_p1 = p_read;
assign tmp_3_fu_1315_p2 = p_read1;
assign tmp_3_fu_1315_p3 = p_read2;
assign tmp_3_fu_1315_p4 = p_read3;
assign tmp_3_fu_1315_p5 = p_read4;
assign tmp_3_fu_1315_p6 = p_read5;
assign tmp_3_fu_1315_p7 = p_read6;
assign tmp_3_fu_1315_p8 = p_read7;
assign tmp_3_fu_1315_p9 = tmp_20_reg_2129;
assign tmp_5_fu_1329_p1 = p_read8;
assign tmp_5_fu_1329_p2 = p_read9;
assign tmp_5_fu_1329_p3 = p_read10;
assign tmp_5_fu_1329_p4 = p_read11;
assign tmp_5_fu_1329_p5 = p_read12;
assign tmp_5_fu_1329_p6 = p_read13;
assign tmp_5_fu_1329_p7 = p_read14;
assign tmp_5_fu_1329_p8 = p_read15;
assign tmp_5_fu_1329_p9 = tmp_20_reg_2129;
assign tmp_6_trn_cast_fu_1432_p1 = ap_reg_ppstg_j_1_mid2_reg_2106_pp0_it11;
assign tmp_8_fu_1343_p1 = p_read16;
assign tmp_8_fu_1343_p2 = p_read17;
assign tmp_8_fu_1343_p3 = p_read18;
assign tmp_8_fu_1343_p4 = p_read19;
assign tmp_8_fu_1343_p5 = p_read20;
assign tmp_8_fu_1343_p6 = p_read21;
assign tmp_8_fu_1343_p7 = p_read22;
assign tmp_8_fu_1343_p8 = p_read23;
assign tmp_8_fu_1343_p9 = tmp_20_reg_2129;
always @ (posedge ap_clk)
begin
    A_0_addr_reg_1777[2:0] <= 3'b000;
    A_1_addr_reg_1782[2:0] <= 3'b000;
    A_2_addr_reg_1787[2:0] <= 3'b000;
    A_3_addr_reg_1792[2:0] <= 3'b000;
    A_4_addr_reg_1797[2:0] <= 3'b000;
    A_5_addr_reg_1802[2:0] <= 3'b000;
    A_6_addr_reg_1807[2:0] <= 3'b000;
    A_7_addr_reg_1812[2:0] <= 3'b000;
    A_0_addr_1_reg_1817[2:0] <= 3'b001;
    A_1_addr_1_reg_1822[2:0] <= 3'b001;
    A_2_addr_1_reg_1827[2:0] <= 3'b001;
    A_3_addr_1_reg_1832[2:0] <= 3'b001;
    A_4_addr_1_reg_1837[2:0] <= 3'b001;
    A_5_addr_1_reg_1842[2:0] <= 3'b001;
    A_6_addr_1_reg_1847[2:0] <= 3'b001;
    A_7_addr_1_reg_1852[2:0] <= 3'b001;
    A_0_addr_2_reg_1857[2:0] <= 3'b010;
    A_1_addr_2_reg_1862[2:0] <= 3'b010;
    A_2_addr_2_reg_1867[2:0] <= 3'b010;
    A_3_addr_2_reg_1872[2:0] <= 3'b010;
    A_4_addr_2_reg_1877[2:0] <= 3'b010;
    A_5_addr_2_reg_1882[2:0] <= 3'b010;
    A_6_addr_2_reg_1887[2:0] <= 3'b010;
    A_7_addr_2_reg_1892[2:0] <= 3'b010;
    A_0_addr_3_reg_1897[2:0] <= 3'b011;
    A_1_addr_3_reg_1902[2:0] <= 3'b011;
    A_2_addr_3_reg_1907[2:0] <= 3'b011;
    A_3_addr_3_reg_1912[2:0] <= 3'b011;
    A_4_addr_3_reg_1917[2:0] <= 3'b011;
    A_5_addr_3_reg_1922[2:0] <= 3'b011;
    A_6_addr_3_reg_1927[2:0] <= 3'b011;
    A_7_addr_3_reg_1932[2:0] <= 3'b011;
    A_0_addr_4_reg_1937[2:0] <= 3'b100;
    A_1_addr_4_reg_1942[2:0] <= 3'b100;
    A_2_addr_4_reg_1947[2:0] <= 3'b100;
    A_3_addr_4_reg_1952[2:0] <= 3'b100;
    A_4_addr_4_reg_1957[2:0] <= 3'b100;
    A_5_addr_4_reg_1962[2:0] <= 3'b100;
    A_6_addr_4_reg_1967[2:0] <= 3'b100;
    A_7_addr_4_reg_1972[2:0] <= 3'b100;
    A_0_addr_5_reg_1977[2:0] <= 3'b101;
    A_1_addr_5_reg_1982[2:0] <= 3'b101;
    A_2_addr_5_reg_1987[2:0] <= 3'b101;
    A_3_addr_5_reg_1992[2:0] <= 3'b101;
    A_4_addr_5_reg_1997[2:0] <= 3'b101;
    A_5_addr_5_reg_2002[2:0] <= 3'b101;
    A_6_addr_5_reg_2007[2:0] <= 3'b101;
    A_7_addr_5_reg_2012[2:0] <= 3'b101;
    A_0_addr_6_reg_2017[2:0] <= 3'b110;
    A_1_addr_6_reg_2022[2:0] <= 3'b110;
    A_2_addr_6_reg_2027[2:0] <= 3'b110;
    A_3_addr_6_reg_2032[2:0] <= 3'b110;
    A_4_addr_6_reg_2037[2:0] <= 3'b110;
    A_5_addr_6_reg_2042[2:0] <= 3'b110;
    A_6_addr_6_reg_2047[2:0] <= 3'b110;
    A_7_addr_6_reg_2052[2:0] <= 3'b110;
    A_0_addr_7_reg_2057[2:0] <= 3'b111;
    A_1_addr_7_reg_2062[2:0] <= 3'b111;
    A_2_addr_7_reg_2067[2:0] <= 3'b111;
    A_3_addr_7_reg_2072[2:0] <= 3'b111;
    A_4_addr_7_reg_2077[2:0] <= 3'b111;
    A_5_addr_7_reg_2082[2:0] <= 3'b111;
    A_6_addr_7_reg_2087[2:0] <= 3'b111;
    A_7_addr_7_reg_2092[2:0] <= 3'b111;
end



endmodule //DCT_MAT_Multiply_Loop_Row_proc

