// Seed: 1948981613
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wand id_8;
  ;
  assign id_8 = -1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd32
) (
    input wand _id_0,
    input wire id_1,
    input tri  id_2
);
  logic [id_0 : id_0] id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
