// Seed: 951757217
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  output tri id_1;
  wire id_5;
  assign id_5 = id_5;
  assign id_1 = id_4[1] || id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd13
) (
    output wire id_0
);
  logic id_2;
  assign id_2.id_2 = -1;
  logic id_3 = (id_2), _id_4;
  id_5 :
  assert property (@(-1 or posedge -1) id_3)
  else $clog2(0);
  ;
  assign id_2 = id_2#(.id_4(1), .id_2(1), .id_4(1));
  assign id_5 = -1;
  struct packed {
    logic id_6;
    logic id_7;
  } id_8;
  xor primCall (id_0, id_5, id_2, id_6, id_7, id_8);
  assign id_3[id_4] = "";
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_3
  );
  logic id_9 = id_4;
endmodule
