ARM GAS  /tmp/ccECHnkf.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** 
   2:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f4xx_hal_msp.c **** /**
   4:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   6:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f4xx_hal_msp.c ****   *
  11:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f4xx_hal_msp.c ****   *
  14:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccECHnkf.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f4xx_hal_msp.c ****   */
  66:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 73 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 73 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 73 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
ARM GAS  /tmp/ccECHnkf.s 			page 3


  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
  46              		.loc 1 73 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 73 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 74 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 74 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 74 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 74 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 74 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 81 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE134:
  82              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_I2C_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_I2C_MspInit:
  90              	.LVL0:
  91              	.LFB135:
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccECHnkf.s 			page 4


  84:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
  85:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  87:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f4xx_hal_msp.c **** */
  89:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  90:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 90 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 32
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 90 1 is_stmt 0 view .LVU15
  97 0000 30B5     		push	{r4, r5, lr}
  98              		.cfi_def_cfa_offset 12
  99              		.cfi_offset 4, -12
 100              		.cfi_offset 5, -8
 101              		.cfi_offset 14, -4
 102 0002 89B0     		sub	sp, sp, #36
 103              		.cfi_def_cfa_offset 48
  91:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 91 3 is_stmt 1 view .LVU16
 105              		.loc 1 91 20 is_stmt 0 view .LVU17
 106 0004 0023     		movs	r3, #0
 107 0006 0393     		str	r3, [sp, #12]
 108 0008 0493     		str	r3, [sp, #16]
 109 000a 0593     		str	r3, [sp, #20]
 110 000c 0693     		str	r3, [sp, #24]
 111 000e 0793     		str	r3, [sp, #28]
  92:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 112              		.loc 1 92 3 is_stmt 1 view .LVU18
 113              		.loc 1 92 10 is_stmt 0 view .LVU19
 114 0010 0268     		ldr	r2, [r0]
 115              		.loc 1 92 5 view .LVU20
 116 0012 144B     		ldr	r3, .L9
 117 0014 9A42     		cmp	r2, r3
 118 0016 01D0     		beq	.L8
 119              	.LVL1:
 120              	.L5:
  93:Core/Src/stm32f4xx_hal_msp.c ****   {
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 100:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 101:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 102:Core/Src/stm32f4xx_hal_msp.c ****     */
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 111:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
ARM GAS  /tmp/ccECHnkf.s 			page 5


 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c ****   }
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c **** }
 121              		.loc 1 118 1 view .LVU21
 122 0018 09B0     		add	sp, sp, #36
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 12
 125              		@ sp needed
 126 001a 30BD     		pop	{r4, r5, pc}
 127              	.LVL2:
 128              	.L8:
 129              		.cfi_restore_state
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 130              		.loc 1 98 5 is_stmt 1 view .LVU22
 131              	.LBB4:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 132              		.loc 1 98 5 view .LVU23
 133 001c 0025     		movs	r5, #0
 134 001e 0195     		str	r5, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 135              		.loc 1 98 5 view .LVU24
 136 0020 114C     		ldr	r4, .L9+4
 137 0022 236B     		ldr	r3, [r4, #48]
 138 0024 43F00203 		orr	r3, r3, #2
 139 0028 2363     		str	r3, [r4, #48]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 140              		.loc 1 98 5 view .LVU25
 141 002a 236B     		ldr	r3, [r4, #48]
 142 002c 03F00203 		and	r3, r3, #2
 143 0030 0193     		str	r3, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 144              		.loc 1 98 5 view .LVU26
 145 0032 019B     		ldr	r3, [sp, #4]
 146              	.LBE4:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 147              		.loc 1 98 5 view .LVU27
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 148              		.loc 1 103 5 view .LVU28
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 149              		.loc 1 103 25 is_stmt 0 view .LVU29
 150 0034 C023     		movs	r3, #192
 151 0036 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 152              		.loc 1 104 5 is_stmt 1 view .LVU30
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 153              		.loc 1 104 26 is_stmt 0 view .LVU31
 154 0038 1223     		movs	r3, #18
 155 003a 0493     		str	r3, [sp, #16]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 156              		.loc 1 105 5 is_stmt 1 view .LVU32
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 157              		.loc 1 106 5 view .LVU33
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
ARM GAS  /tmp/ccECHnkf.s 			page 6


 158              		.loc 1 106 27 is_stmt 0 view .LVU34
 159 003c 0323     		movs	r3, #3
 160 003e 0693     		str	r3, [sp, #24]
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 161              		.loc 1 107 5 is_stmt 1 view .LVU35
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 162              		.loc 1 107 31 is_stmt 0 view .LVU36
 163 0040 0423     		movs	r3, #4
 164 0042 0793     		str	r3, [sp, #28]
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 165              		.loc 1 108 5 is_stmt 1 view .LVU37
 166 0044 03A9     		add	r1, sp, #12
 167 0046 0948     		ldr	r0, .L9+8
 168              	.LVL3:
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 169              		.loc 1 108 5 is_stmt 0 view .LVU38
 170 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 171              	.LVL4:
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 172              		.loc 1 111 5 is_stmt 1 view .LVU39
 173              	.LBB5:
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 174              		.loc 1 111 5 view .LVU40
 175 004c 0295     		str	r5, [sp, #8]
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 176              		.loc 1 111 5 view .LVU41
 177 004e 236C     		ldr	r3, [r4, #64]
 178 0050 43F40013 		orr	r3, r3, #2097152
 179 0054 2364     		str	r3, [r4, #64]
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 180              		.loc 1 111 5 view .LVU42
 181 0056 236C     		ldr	r3, [r4, #64]
 182 0058 03F40013 		and	r3, r3, #2097152
 183 005c 0293     		str	r3, [sp, #8]
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 184              		.loc 1 111 5 view .LVU43
 185 005e 029B     		ldr	r3, [sp, #8]
 186              	.LBE5:
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 187              		.loc 1 111 5 discriminator 1 view .LVU44
 188              		.loc 1 118 1 is_stmt 0 view .LVU45
 189 0060 DAE7     		b	.L5
 190              	.L10:
 191 0062 00BF     		.align	2
 192              	.L9:
 193 0064 00540040 		.word	1073763328
 194 0068 00380240 		.word	1073887232
 195 006c 00040240 		.word	1073873920
 196              		.cfi_endproc
 197              	.LFE135:
 199              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 200              		.align	1
 201              		.global	HAL_I2C_MspDeInit
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 206              	HAL_I2C_MspDeInit:
ARM GAS  /tmp/ccECHnkf.s 			page 7


 207              	.LVL5:
 208              	.LFB136:
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 120:Core/Src/stm32f4xx_hal_msp.c **** /**
 121:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 122:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 123:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 124:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 125:Core/Src/stm32f4xx_hal_msp.c **** */
 126:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 127:Core/Src/stm32f4xx_hal_msp.c **** {
 209              		.loc 1 127 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 128:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 213              		.loc 1 128 3 view .LVU47
 214              		.loc 1 128 10 is_stmt 0 view .LVU48
 215 0000 0268     		ldr	r2, [r0]
 216              		.loc 1 128 5 view .LVU49
 217 0002 0A4B     		ldr	r3, .L18
 218 0004 9A42     		cmp	r2, r3
 219 0006 00D0     		beq	.L17
 220 0008 7047     		bx	lr
 221              	.L17:
 127:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 222              		.loc 1 127 1 view .LVU50
 223 000a 10B5     		push	{r4, lr}
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 4, -8
 226              		.cfi_offset 14, -4
 129:Core/Src/stm32f4xx_hal_msp.c ****   {
 130:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 133:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 134:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 227              		.loc 1 134 5 is_stmt 1 view .LVU51
 228 000c 084A     		ldr	r2, .L18+4
 229 000e 136C     		ldr	r3, [r2, #64]
 230 0010 23F40013 		bic	r3, r3, #2097152
 231 0014 1364     		str	r3, [r2, #64]
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 137:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 138:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 139:Core/Src/stm32f4xx_hal_msp.c ****     */
 140:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 232              		.loc 1 140 5 view .LVU52
 233 0016 074C     		ldr	r4, .L18+8
 234 0018 4021     		movs	r1, #64
 235 001a 2046     		mov	r0, r4
 236              	.LVL6:
 237              		.loc 1 140 5 is_stmt 0 view .LVU53
 238 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 239              	.LVL7:
 141:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccECHnkf.s 			page 8


 142:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 240              		.loc 1 142 5 is_stmt 1 view .LVU54
 241 0020 8021     		movs	r1, #128
 242 0022 2046     		mov	r0, r4
 243 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 244              	.LVL8:
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 147:Core/Src/stm32f4xx_hal_msp.c ****   }
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c **** }
 245              		.loc 1 149 1 is_stmt 0 view .LVU55
 246 0028 10BD     		pop	{r4, pc}
 247              	.L19:
 248 002a 00BF     		.align	2
 249              	.L18:
 250 002c 00540040 		.word	1073763328
 251 0030 00380240 		.word	1073887232
 252 0034 00040240 		.word	1073873920
 253              		.cfi_endproc
 254              	.LFE136:
 256              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 257              		.align	1
 258              		.global	HAL_TIM_Base_MspInit
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 263              	HAL_TIM_Base_MspInit:
 264              	.LVL9:
 265              	.LFB137:
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c **** /**
 152:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 153:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 154:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 155:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 156:Core/Src/stm32f4xx_hal_msp.c **** */
 157:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 158:Core/Src/stm32f4xx_hal_msp.c **** {
 266              		.loc 1 158 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 8
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 159:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 270              		.loc 1 159 3 view .LVU57
 271              		.loc 1 159 15 is_stmt 0 view .LVU58
 272 0000 0268     		ldr	r2, [r0]
 273              		.loc 1 159 5 view .LVU59
 274 0002 1A4B     		ldr	r3, .L27
 275 0004 9A42     		cmp	r2, r3
 276 0006 00D0     		beq	.L26
 277 0008 7047     		bx	lr
 278              	.L26:
 158:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 279              		.loc 1 158 1 view .LVU60
ARM GAS  /tmp/ccECHnkf.s 			page 9


 280 000a 10B5     		push	{r4, lr}
 281              		.cfi_def_cfa_offset 8
 282              		.cfi_offset 4, -8
 283              		.cfi_offset 14, -4
 284 000c 82B0     		sub	sp, sp, #8
 285              		.cfi_def_cfa_offset 16
 160:Core/Src/stm32f4xx_hal_msp.c ****   {
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 164:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 165:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 286              		.loc 1 165 5 is_stmt 1 view .LVU61
 287              	.LBB6:
 288              		.loc 1 165 5 view .LVU62
 289 000e 0024     		movs	r4, #0
 290 0010 0194     		str	r4, [sp, #4]
 291              		.loc 1 165 5 view .LVU63
 292 0012 03F59C33 		add	r3, r3, #79872
 293 0016 5A6C     		ldr	r2, [r3, #68]
 294 0018 42F00102 		orr	r2, r2, #1
 295 001c 5A64     		str	r2, [r3, #68]
 296              		.loc 1 165 5 view .LVU64
 297 001e 5B6C     		ldr	r3, [r3, #68]
 298 0020 03F00103 		and	r3, r3, #1
 299 0024 0193     		str	r3, [sp, #4]
 300              		.loc 1 165 5 view .LVU65
 301 0026 019B     		ldr	r3, [sp, #4]
 302              	.LBE6:
 303              		.loc 1 165 5 view .LVU66
 166:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 167:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 304              		.loc 1 167 5 view .LVU67
 305 0028 2246     		mov	r2, r4
 306 002a 2146     		mov	r1, r4
 307 002c 1820     		movs	r0, #24
 308              	.LVL10:
 309              		.loc 1 167 5 is_stmt 0 view .LVU68
 310 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 311              	.LVL11:
 168:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 312              		.loc 1 168 5 is_stmt 1 view .LVU69
 313 0032 1820     		movs	r0, #24
 314 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 315              	.LVL12:
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 316              		.loc 1 169 5 view .LVU70
 317 0038 2246     		mov	r2, r4
 318 003a 2146     		mov	r1, r4
 319 003c 1920     		movs	r0, #25
 320 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 321              	.LVL13:
 170:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 322              		.loc 1 170 5 view .LVU71
 323 0042 1920     		movs	r0, #25
 324 0044 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 325              	.LVL14:
ARM GAS  /tmp/ccECHnkf.s 			page 10


 171:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 326              		.loc 1 171 5 view .LVU72
 327 0048 2246     		mov	r2, r4
 328 004a 2146     		mov	r1, r4
 329 004c 1A20     		movs	r0, #26
 330 004e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 331              	.LVL15:
 172:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 332              		.loc 1 172 5 view .LVU73
 333 0052 1A20     		movs	r0, #26
 334 0054 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 335              	.LVL16:
 173:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 336              		.loc 1 173 5 view .LVU74
 337 0058 2246     		mov	r2, r4
 338 005a 2146     		mov	r1, r4
 339 005c 1B20     		movs	r0, #27
 340 005e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 341              	.LVL17:
 174:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 342              		.loc 1 174 5 view .LVU75
 343 0062 1B20     		movs	r0, #27
 344 0064 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 345              	.LVL18:
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 179:Core/Src/stm32f4xx_hal_msp.c ****   }
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c **** }
 346              		.loc 1 181 1 is_stmt 0 view .LVU76
 347 0068 02B0     		add	sp, sp, #8
 348              		.cfi_def_cfa_offset 8
 349              		@ sp needed
 350 006a 10BD     		pop	{r4, pc}
 351              	.L28:
 352              		.align	2
 353              	.L27:
 354 006c 00000140 		.word	1073807360
 355              		.cfi_endproc
 356              	.LFE137:
 358              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 359              		.align	1
 360              		.global	HAL_TIM_MspPostInit
 361              		.syntax unified
 362              		.thumb
 363              		.thumb_func
 365              	HAL_TIM_MspPostInit:
 366              	.LVL19:
 367              	.LFB138:
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 184:Core/Src/stm32f4xx_hal_msp.c **** {
 368              		.loc 1 184 1 is_stmt 1 view -0
 369              		.cfi_startproc
 370              		@ args = 0, pretend = 0, frame = 24
ARM GAS  /tmp/ccECHnkf.s 			page 11


 371              		@ frame_needed = 0, uses_anonymous_args = 0
 372              		.loc 1 184 1 is_stmt 0 view .LVU78
 373 0000 00B5     		push	{lr}
 374              		.cfi_def_cfa_offset 4
 375              		.cfi_offset 14, -4
 376 0002 87B0     		sub	sp, sp, #28
 377              		.cfi_def_cfa_offset 32
 185:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 378              		.loc 1 185 3 is_stmt 1 view .LVU79
 379              		.loc 1 185 20 is_stmt 0 view .LVU80
 380 0004 0023     		movs	r3, #0
 381 0006 0193     		str	r3, [sp, #4]
 382 0008 0293     		str	r3, [sp, #8]
 383 000a 0393     		str	r3, [sp, #12]
 384 000c 0493     		str	r3, [sp, #16]
 385 000e 0593     		str	r3, [sp, #20]
 186:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM1)
 386              		.loc 1 186 3 is_stmt 1 view .LVU81
 387              		.loc 1 186 10 is_stmt 0 view .LVU82
 388 0010 0268     		ldr	r2, [r0]
 389              		.loc 1 186 5 view .LVU83
 390 0012 0F4B     		ldr	r3, .L33
 391 0014 9A42     		cmp	r2, r3
 392 0016 02D0     		beq	.L32
 393              	.LVL20:
 394              	.L29:
 187:Core/Src/stm32f4xx_hal_msp.c ****   {
 188:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 193:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 194:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 195:Core/Src/stm32f4xx_hal_msp.c ****     */
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 198:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 199:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 200:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 201:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 206:Core/Src/stm32f4xx_hal_msp.c ****   }
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 208:Core/Src/stm32f4xx_hal_msp.c **** }
 395              		.loc 1 208 1 view .LVU84
 396 0018 07B0     		add	sp, sp, #28
 397              		.cfi_remember_state
 398              		.cfi_def_cfa_offset 4
 399              		@ sp needed
 400 001a 5DF804FB 		ldr	pc, [sp], #4
 401              	.LVL21:
 402              	.L32:
 403              		.cfi_restore_state
ARM GAS  /tmp/ccECHnkf.s 			page 12


 192:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 404              		.loc 1 192 5 is_stmt 1 view .LVU85
 405              	.LBB7:
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 406              		.loc 1 192 5 view .LVU86
 407 001e 0023     		movs	r3, #0
 408 0020 0093     		str	r3, [sp]
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 409              		.loc 1 192 5 view .LVU87
 410 0022 0C4B     		ldr	r3, .L33+4
 411 0024 1A6B     		ldr	r2, [r3, #48]
 412 0026 42F00102 		orr	r2, r2, #1
 413 002a 1A63     		str	r2, [r3, #48]
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 414              		.loc 1 192 5 view .LVU88
 415 002c 1B6B     		ldr	r3, [r3, #48]
 416 002e 03F00103 		and	r3, r3, #1
 417 0032 0093     		str	r3, [sp]
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 418              		.loc 1 192 5 view .LVU89
 419 0034 009B     		ldr	r3, [sp]
 420              	.LBE7:
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 421              		.loc 1 192 5 view .LVU90
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 422              		.loc 1 196 5 view .LVU91
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 423              		.loc 1 196 25 is_stmt 0 view .LVU92
 424 0036 4FF48073 		mov	r3, #256
 425 003a 0193     		str	r3, [sp, #4]
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 426              		.loc 1 197 5 is_stmt 1 view .LVU93
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 427              		.loc 1 197 26 is_stmt 0 view .LVU94
 428 003c 0223     		movs	r3, #2
 429 003e 0293     		str	r3, [sp, #8]
 198:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 430              		.loc 1 198 5 is_stmt 1 view .LVU95
 199:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 431              		.loc 1 199 5 view .LVU96
 200:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 432              		.loc 1 200 5 view .LVU97
 200:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 433              		.loc 1 200 31 is_stmt 0 view .LVU98
 434 0040 0123     		movs	r3, #1
 435 0042 0593     		str	r3, [sp, #20]
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 436              		.loc 1 201 5 is_stmt 1 view .LVU99
 437 0044 01A9     		add	r1, sp, #4
 438 0046 0448     		ldr	r0, .L33+8
 439              	.LVL22:
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 440              		.loc 1 201 5 is_stmt 0 view .LVU100
 441 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 442              	.LVL23:
 443              		.loc 1 208 1 view .LVU101
 444 004c E4E7     		b	.L29
ARM GAS  /tmp/ccECHnkf.s 			page 13


 445              	.L34:
 446 004e 00BF     		.align	2
 447              	.L33:
 448 0050 00000140 		.word	1073807360
 449 0054 00380240 		.word	1073887232
 450 0058 00000240 		.word	1073872896
 451              		.cfi_endproc
 452              	.LFE138:
 454              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 455              		.align	1
 456              		.global	HAL_TIM_Base_MspDeInit
 457              		.syntax unified
 458              		.thumb
 459              		.thumb_func
 461              	HAL_TIM_Base_MspDeInit:
 462              	.LVL24:
 463              	.LFB139:
 209:Core/Src/stm32f4xx_hal_msp.c **** /**
 210:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 211:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 212:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 213:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 214:Core/Src/stm32f4xx_hal_msp.c **** */
 215:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 216:Core/Src/stm32f4xx_hal_msp.c **** {
 464              		.loc 1 216 1 is_stmt 1 view -0
 465              		.cfi_startproc
 466              		@ args = 0, pretend = 0, frame = 0
 467              		@ frame_needed = 0, uses_anonymous_args = 0
 468              		.loc 1 216 1 is_stmt 0 view .LVU103
 469 0000 08B5     		push	{r3, lr}
 470              		.cfi_def_cfa_offset 8
 471              		.cfi_offset 3, -8
 472              		.cfi_offset 14, -4
 217:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 473              		.loc 1 217 3 is_stmt 1 view .LVU104
 474              		.loc 1 217 15 is_stmt 0 view .LVU105
 475 0002 0268     		ldr	r2, [r0]
 476              		.loc 1 217 5 view .LVU106
 477 0004 0A4B     		ldr	r3, .L39
 478 0006 9A42     		cmp	r2, r3
 479 0008 00D0     		beq	.L38
 480              	.LVL25:
 481              	.L35:
 218:Core/Src/stm32f4xx_hal_msp.c ****   {
 219:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 222:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 223:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 224:Core/Src/stm32f4xx_hal_msp.c **** 
 225:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 226:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_BRK_TIM9_IRQn);
 227:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 228:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 229:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 230:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
ARM GAS  /tmp/ccECHnkf.s 			page 14


 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 233:Core/Src/stm32f4xx_hal_msp.c ****   }
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 235:Core/Src/stm32f4xx_hal_msp.c **** }
 482              		.loc 1 235 1 view .LVU107
 483 000a 08BD     		pop	{r3, pc}
 484              	.LVL26:
 485              	.L38:
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 486              		.loc 1 223 5 is_stmt 1 view .LVU108
 487 000c 094A     		ldr	r2, .L39+4
 488 000e 536C     		ldr	r3, [r2, #68]
 489 0010 23F00103 		bic	r3, r3, #1
 490 0014 5364     		str	r3, [r2, #68]
 226:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 491              		.loc 1 226 5 view .LVU109
 492 0016 1820     		movs	r0, #24
 493              	.LVL27:
 226:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 494              		.loc 1 226 5 is_stmt 0 view .LVU110
 495 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 496              	.LVL28:
 227:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 497              		.loc 1 227 5 is_stmt 1 view .LVU111
 498 001c 1920     		movs	r0, #25
 499 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 500              	.LVL29:
 228:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 501              		.loc 1 228 5 view .LVU112
 502 0022 1A20     		movs	r0, #26
 503 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 504              	.LVL30:
 229:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 505              		.loc 1 229 5 view .LVU113
 506 0028 1B20     		movs	r0, #27
 507 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 508              	.LVL31:
 509              		.loc 1 235 1 is_stmt 0 view .LVU114
 510 002e ECE7     		b	.L35
 511              	.L40:
 512              		.align	2
 513              	.L39:
 514 0030 00000140 		.word	1073807360
 515 0034 00380240 		.word	1073887232
 516              		.cfi_endproc
 517              	.LFE139:
 519              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 520              		.align	1
 521              		.global	HAL_UART_MspInit
 522              		.syntax unified
 523              		.thumb
 524              		.thumb_func
 526              	HAL_UART_MspInit:
 527              	.LVL32:
 528              	.LFB140:
 236:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccECHnkf.s 			page 15


 237:Core/Src/stm32f4xx_hal_msp.c **** /**
 238:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 239:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 240:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 241:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 242:Core/Src/stm32f4xx_hal_msp.c **** */
 243:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 244:Core/Src/stm32f4xx_hal_msp.c **** {
 529              		.loc 1 244 1 is_stmt 1 view -0
 530              		.cfi_startproc
 531              		@ args = 0, pretend = 0, frame = 32
 532              		@ frame_needed = 0, uses_anonymous_args = 0
 533              		.loc 1 244 1 is_stmt 0 view .LVU116
 534 0000 00B5     		push	{lr}
 535              		.cfi_def_cfa_offset 4
 536              		.cfi_offset 14, -4
 537 0002 89B0     		sub	sp, sp, #36
 538              		.cfi_def_cfa_offset 40
 245:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 539              		.loc 1 245 3 is_stmt 1 view .LVU117
 540              		.loc 1 245 20 is_stmt 0 view .LVU118
 541 0004 0023     		movs	r3, #0
 542 0006 0393     		str	r3, [sp, #12]
 543 0008 0493     		str	r3, [sp, #16]
 544 000a 0593     		str	r3, [sp, #20]
 545 000c 0693     		str	r3, [sp, #24]
 546 000e 0793     		str	r3, [sp, #28]
 246:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 547              		.loc 1 246 3 is_stmt 1 view .LVU119
 548              		.loc 1 246 11 is_stmt 0 view .LVU120
 549 0010 0268     		ldr	r2, [r0]
 550              		.loc 1 246 5 view .LVU121
 551 0012 03F18043 		add	r3, r3, #1073741824
 552 0016 03F58833 		add	r3, r3, #69632
 553 001a 9A42     		cmp	r2, r3
 554 001c 02D0     		beq	.L44
 555              	.LVL33:
 556              	.L41:
 247:Core/Src/stm32f4xx_hal_msp.c ****   {
 248:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 249:Core/Src/stm32f4xx_hal_msp.c **** 
 250:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 251:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 252:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 253:Core/Src/stm32f4xx_hal_msp.c **** 
 254:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 255:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 256:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 257:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 258:Core/Src/stm32f4xx_hal_msp.c ****     */
 259:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 260:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 261:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 264:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 265:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccECHnkf.s 			page 16


 266:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 268:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 270:Core/Src/stm32f4xx_hal_msp.c ****   }
 271:Core/Src/stm32f4xx_hal_msp.c **** 
 272:Core/Src/stm32f4xx_hal_msp.c **** }
 557              		.loc 1 272 1 view .LVU122
 558 001e 09B0     		add	sp, sp, #36
 559              		.cfi_remember_state
 560              		.cfi_def_cfa_offset 4
 561              		@ sp needed
 562 0020 5DF804FB 		ldr	pc, [sp], #4
 563              	.LVL34:
 564              	.L44:
 565              		.cfi_restore_state
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 566              		.loc 1 252 5 is_stmt 1 view .LVU123
 567              	.LBB8:
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 568              		.loc 1 252 5 view .LVU124
 569 0024 0021     		movs	r1, #0
 570 0026 0191     		str	r1, [sp, #4]
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 571              		.loc 1 252 5 view .LVU125
 572 0028 03F59433 		add	r3, r3, #75776
 573 002c 5A6C     		ldr	r2, [r3, #68]
 574 002e 42F01002 		orr	r2, r2, #16
 575 0032 5A64     		str	r2, [r3, #68]
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 576              		.loc 1 252 5 view .LVU126
 577 0034 5A6C     		ldr	r2, [r3, #68]
 578 0036 02F01002 		and	r2, r2, #16
 579 003a 0192     		str	r2, [sp, #4]
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 580              		.loc 1 252 5 view .LVU127
 581 003c 019A     		ldr	r2, [sp, #4]
 582              	.LBE8:
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 583              		.loc 1 252 5 view .LVU128
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 584              		.loc 1 254 5 view .LVU129
 585              	.LBB9:
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 586              		.loc 1 254 5 view .LVU130
 587 003e 0291     		str	r1, [sp, #8]
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 588              		.loc 1 254 5 view .LVU131
 589 0040 1A6B     		ldr	r2, [r3, #48]
 590 0042 42F00102 		orr	r2, r2, #1
 591 0046 1A63     		str	r2, [r3, #48]
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 592              		.loc 1 254 5 view .LVU132
 593 0048 1B6B     		ldr	r3, [r3, #48]
 594 004a 03F00103 		and	r3, r3, #1
 595 004e 0293     		str	r3, [sp, #8]
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
ARM GAS  /tmp/ccECHnkf.s 			page 17


 596              		.loc 1 254 5 view .LVU133
 597 0050 029B     		ldr	r3, [sp, #8]
 598              	.LBE9:
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 599              		.loc 1 254 5 view .LVU134
 259:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 600              		.loc 1 259 5 view .LVU135
 259:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 601              		.loc 1 259 25 is_stmt 0 view .LVU136
 602 0052 4FF4C063 		mov	r3, #1536
 603 0056 0393     		str	r3, [sp, #12]
 260:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 604              		.loc 1 260 5 is_stmt 1 view .LVU137
 260:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 605              		.loc 1 260 26 is_stmt 0 view .LVU138
 606 0058 0223     		movs	r3, #2
 607 005a 0493     		str	r3, [sp, #16]
 261:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 608              		.loc 1 261 5 is_stmt 1 view .LVU139
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 609              		.loc 1 262 5 view .LVU140
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 610              		.loc 1 262 27 is_stmt 0 view .LVU141
 611 005c 0323     		movs	r3, #3
 612 005e 0693     		str	r3, [sp, #24]
 263:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 613              		.loc 1 263 5 is_stmt 1 view .LVU142
 263:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 614              		.loc 1 263 31 is_stmt 0 view .LVU143
 615 0060 0723     		movs	r3, #7
 616 0062 0793     		str	r3, [sp, #28]
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 617              		.loc 1 264 5 is_stmt 1 view .LVU144
 618 0064 03A9     		add	r1, sp, #12
 619 0066 0248     		ldr	r0, .L45
 620              	.LVL35:
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 621              		.loc 1 264 5 is_stmt 0 view .LVU145
 622 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 623              	.LVL36:
 624              		.loc 1 272 1 view .LVU146
 625 006c D7E7     		b	.L41
 626              	.L46:
 627 006e 00BF     		.align	2
 628              	.L45:
 629 0070 00000240 		.word	1073872896
 630              		.cfi_endproc
 631              	.LFE140:
 633              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 634              		.align	1
 635              		.global	HAL_UART_MspDeInit
 636              		.syntax unified
 637              		.thumb
 638              		.thumb_func
 640              	HAL_UART_MspDeInit:
 641              	.LVL37:
 642              	.LFB141:
ARM GAS  /tmp/ccECHnkf.s 			page 18


 273:Core/Src/stm32f4xx_hal_msp.c **** 
 274:Core/Src/stm32f4xx_hal_msp.c **** /**
 275:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 276:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 277:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 278:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 279:Core/Src/stm32f4xx_hal_msp.c **** */
 280:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 281:Core/Src/stm32f4xx_hal_msp.c **** {
 643              		.loc 1 281 1 is_stmt 1 view -0
 644              		.cfi_startproc
 645              		@ args = 0, pretend = 0, frame = 0
 646              		@ frame_needed = 0, uses_anonymous_args = 0
 647              		.loc 1 281 1 is_stmt 0 view .LVU148
 648 0000 08B5     		push	{r3, lr}
 649              		.cfi_def_cfa_offset 8
 650              		.cfi_offset 3, -8
 651              		.cfi_offset 14, -4
 282:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 652              		.loc 1 282 3 is_stmt 1 view .LVU149
 653              		.loc 1 282 11 is_stmt 0 view .LVU150
 654 0002 0268     		ldr	r2, [r0]
 655              		.loc 1 282 5 view .LVU151
 656 0004 074B     		ldr	r3, .L51
 657 0006 9A42     		cmp	r2, r3
 658 0008 00D0     		beq	.L50
 659              	.LVL38:
 660              	.L47:
 283:Core/Src/stm32f4xx_hal_msp.c ****   {
 284:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 285:Core/Src/stm32f4xx_hal_msp.c **** 
 286:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 287:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 288:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 290:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 291:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 292:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 293:Core/Src/stm32f4xx_hal_msp.c ****     */
 294:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 295:Core/Src/stm32f4xx_hal_msp.c **** 
 296:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 298:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 299:Core/Src/stm32f4xx_hal_msp.c ****   }
 300:Core/Src/stm32f4xx_hal_msp.c **** 
 301:Core/Src/stm32f4xx_hal_msp.c **** }
 661              		.loc 1 301 1 view .LVU152
 662 000a 08BD     		pop	{r3, pc}
 663              	.LVL39:
 664              	.L50:
 288:Core/Src/stm32f4xx_hal_msp.c **** 
 665              		.loc 1 288 5 is_stmt 1 view .LVU153
 666 000c 064A     		ldr	r2, .L51+4
 667 000e 536C     		ldr	r3, [r2, #68]
 668 0010 23F01003 		bic	r3, r3, #16
 669 0014 5364     		str	r3, [r2, #68]
ARM GAS  /tmp/ccECHnkf.s 			page 19


 294:Core/Src/stm32f4xx_hal_msp.c **** 
 670              		.loc 1 294 5 view .LVU154
 671 0016 4FF4C061 		mov	r1, #1536
 672 001a 0448     		ldr	r0, .L51+8
 673              	.LVL40:
 294:Core/Src/stm32f4xx_hal_msp.c **** 
 674              		.loc 1 294 5 is_stmt 0 view .LVU155
 675 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 676              	.LVL41:
 677              		.loc 1 301 1 view .LVU156
 678 0020 F3E7     		b	.L47
 679              	.L52:
 680 0022 00BF     		.align	2
 681              	.L51:
 682 0024 00100140 		.word	1073811456
 683 0028 00380240 		.word	1073887232
 684 002c 00000240 		.word	1073872896
 685              		.cfi_endproc
 686              	.LFE141:
 688              		.text
 689              	.Letext0:
 690              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 691              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 692              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 693              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 694              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 695              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 696              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 697              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 698              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 699              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccECHnkf.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/ccECHnkf.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/ccECHnkf.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccECHnkf.s:78     .text.HAL_MspInit:00000034 $d
     /tmp/ccECHnkf.s:83     .text.HAL_I2C_MspInit:00000000 $t
     /tmp/ccECHnkf.s:89     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
     /tmp/ccECHnkf.s:193    .text.HAL_I2C_MspInit:00000064 $d
     /tmp/ccECHnkf.s:200    .text.HAL_I2C_MspDeInit:00000000 $t
     /tmp/ccECHnkf.s:206    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
     /tmp/ccECHnkf.s:250    .text.HAL_I2C_MspDeInit:0000002c $d
     /tmp/ccECHnkf.s:257    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccECHnkf.s:263    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccECHnkf.s:354    .text.HAL_TIM_Base_MspInit:0000006c $d
     /tmp/ccECHnkf.s:359    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/ccECHnkf.s:365    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/ccECHnkf.s:448    .text.HAL_TIM_MspPostInit:00000050 $d
     /tmp/ccECHnkf.s:455    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccECHnkf.s:461    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccECHnkf.s:514    .text.HAL_TIM_Base_MspDeInit:00000030 $d
     /tmp/ccECHnkf.s:520    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccECHnkf.s:526    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccECHnkf.s:629    .text.HAL_UART_MspInit:00000070 $d
     /tmp/ccECHnkf.s:634    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccECHnkf.s:640    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccECHnkf.s:682    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
