(edif loopback
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 9 29 21 26 47)
      (program "Xilinx ngc2edif" (version "P.49d"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure loopback.ngc loopback.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRSE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM16X1D
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port DPRA0
              (direction INPUT)
            )
            (port DPRA1
              (direction INPUT)
            )
            (port DPRA2
              (direction INPUT)
            )
            (port DPRA3
              (direction INPUT)
            )
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port SPO
              (direction OUTPUT)
            )
            (port DPO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM64X1S
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port A4
              (direction INPUT)
            )
            (port A5
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM32X1S
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port A4
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB16_S18
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK
              (direction INPUT)
            )
            (port EN
              (direction INPUT)
            )
            (port SSR
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port (array (rename ADDR "ADDR<9:0>") 10)
              (direction INPUT))
            (port (array (rename DI "DI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIP "DIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DO "DO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOP "DOP<1:0>") 2)
              (direction OUTPUT))
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell DCM_SP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKIN
              (direction INPUT)
            )
            (port CLKFB
              (direction INPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port DSSEN
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port CLK0
              (direction OUTPUT)
            )
            (port CLK90
              (direction OUTPUT)
            )
            (port CLK180
              (direction OUTPUT)
            )
            (port CLK270
              (direction OUTPUT)
            )
            (port CLK2X
              (direction OUTPUT)
            )
            (port CLK2X180
              (direction OUTPUT)
            )
            (port CLKDV
              (direction OUTPUT)
            )
            (port CLKFX
              (direction OUTPUT)
            )
            (port CLKFX180
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port (rename STATUS_7_ "STATUS<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename STATUS_6_ "STATUS<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename STATUS_5_ "STATUS<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename STATUS_4_ "STATUS<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename STATUS_3_ "STATUS<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename STATUS_2_ "STATUS<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename STATUS_1_ "STATUS<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename STATUS_0_ "STATUS<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
          )
      )
    )
    (cell FDRS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MULT_AND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell SRL16E
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4_L
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2_L
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3_L
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library loopback_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell (rename kcuart_rx_kcuart "kcuart_rx")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port data_strobe
              (direction OUTPUT)
            )
            (port serial_in
              (direction INPUT)
            )
            (port en_16_x_baud
              (direction INPUT)
            )
            (port (array (rename data_out "data_out<7:0>") 8)
              (direction OUTPUT))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sync_reg
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance stop_reg
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename data_loop_0__data_reg "data_loop[0].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename data_loop_1__data_reg "data_loop[1].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename data_loop_2__data_reg "data_loop[2].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename data_loop_3__data_reg "data_loop[3].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename data_loop_4__data_reg "data_loop[4].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename data_loop_5__data_reg "data_loop[5].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename data_loop_6__data_reg "data_loop[6].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename data_loop_7__data_reg "data_loop[7].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance start_reg
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance edge_reg
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance valid_reg
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance purge_reg
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename valid_loop_0__data_reg "valid_loop[0].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename valid_loop_1__data_reg "valid_loop[1].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename valid_loop_2__data_reg "valid_loop[2].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename valid_loop_3__data_reg "valid_loop[3].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename valid_loop_4__data_reg "valid_loop[4].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename valid_loop_5__data_reg "valid_loop[5].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename valid_loop_6__data_reg "valid_loop[6].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename valid_loop_7__data_reg "valid_loop[7].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename valid_loop_8__data_reg "valid_loop[8].data_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance strobe_reg
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename data_loop_0__lsbs_delay15_srl "data_loop[0].lsbs.delay15_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_loop_1__lsbs_delay15_srl "data_loop[1].lsbs.delay15_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_loop_2__lsbs_delay15_srl "data_loop[2].lsbs.delay15_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_loop_3__lsbs_delay15_srl "data_loop[3].lsbs.delay15_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_loop_4__lsbs_delay15_srl "data_loop[4].lsbs.delay15_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_loop_5__lsbs_delay15_srl "data_loop[5].lsbs.delay15_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_loop_6__lsbs_delay15_srl "data_loop[6].lsbs.delay15_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_loop_7__msb_delay15_srl "data_loop[7].msb.delay15_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance start_srl
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance edge_srl
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance valid_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0040") (owner "Xilinx"))
            )
            (instance purge_lut
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "54") (owner "Xilinx"))
            )
            (instance (rename valid_loop_0__lsb_delay15_srl "valid_loop[0].lsb.delay15_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename valid_loop_1__msbs_delay16_srl "valid_loop[1].msbs.delay16_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename valid_loop_2__msbs_delay16_srl "valid_loop[2].msbs.delay16_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename valid_loop_3__msbs_delay16_srl "valid_loop[3].msbs.delay16_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename valid_loop_4__msbs_delay16_srl "valid_loop[4].msbs.delay16_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename valid_loop_5__msbs_delay16_srl "valid_loop[5].msbs.delay16_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename valid_loop_6__msbs_delay16_srl "valid_loop[6].msbs.delay16_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename valid_loop_7__msbs_delay16_srl "valid_loop[7].msbs.delay16_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename valid_loop_8__msbs_delay16_srl "valid_loop[8].msbs.delay16_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance strobe_lut
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef A0 (instanceRef data_loop_0__lsbs_delay15_srl))
                (portRef A0 (instanceRef data_loop_1__lsbs_delay15_srl))
                (portRef A0 (instanceRef data_loop_2__lsbs_delay15_srl))
                (portRef A0 (instanceRef data_loop_3__lsbs_delay15_srl))
                (portRef A0 (instanceRef data_loop_4__lsbs_delay15_srl))
                (portRef A0 (instanceRef data_loop_5__lsbs_delay15_srl))
                (portRef A0 (instanceRef data_loop_6__lsbs_delay15_srl))
                (portRef A0 (instanceRef data_loop_7__msb_delay15_srl))
                (portRef A0 (instanceRef start_srl))
                (portRef A1 (instanceRef edge_srl))
                (portRef A3 (instanceRef edge_srl))
                (portRef A0 (instanceRef valid_loop_0__lsb_delay15_srl))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef A1 (instanceRef data_loop_0__lsbs_delay15_srl))
                (portRef A2 (instanceRef data_loop_0__lsbs_delay15_srl))
                (portRef A3 (instanceRef data_loop_0__lsbs_delay15_srl))
                (portRef A1 (instanceRef data_loop_1__lsbs_delay15_srl))
                (portRef A2 (instanceRef data_loop_1__lsbs_delay15_srl))
                (portRef A3 (instanceRef data_loop_1__lsbs_delay15_srl))
                (portRef A1 (instanceRef data_loop_2__lsbs_delay15_srl))
                (portRef A2 (instanceRef data_loop_2__lsbs_delay15_srl))
                (portRef A3 (instanceRef data_loop_2__lsbs_delay15_srl))
                (portRef A1 (instanceRef data_loop_3__lsbs_delay15_srl))
                (portRef A2 (instanceRef data_loop_3__lsbs_delay15_srl))
                (portRef A3 (instanceRef data_loop_3__lsbs_delay15_srl))
                (portRef A1 (instanceRef data_loop_4__lsbs_delay15_srl))
                (portRef A2 (instanceRef data_loop_4__lsbs_delay15_srl))
                (portRef A3 (instanceRef data_loop_4__lsbs_delay15_srl))
                (portRef A1 (instanceRef data_loop_5__lsbs_delay15_srl))
                (portRef A2 (instanceRef data_loop_5__lsbs_delay15_srl))
                (portRef A3 (instanceRef data_loop_5__lsbs_delay15_srl))
                (portRef A1 (instanceRef data_loop_6__lsbs_delay15_srl))
                (portRef A2 (instanceRef data_loop_6__lsbs_delay15_srl))
                (portRef A3 (instanceRef data_loop_6__lsbs_delay15_srl))
                (portRef A1 (instanceRef data_loop_7__msb_delay15_srl))
                (portRef A2 (instanceRef data_loop_7__msb_delay15_srl))
                (portRef A3 (instanceRef data_loop_7__msb_delay15_srl))
                (portRef A1 (instanceRef start_srl))
                (portRef A2 (instanceRef start_srl))
                (portRef A3 (instanceRef start_srl))
                (portRef A0 (instanceRef edge_srl))
                (portRef A2 (instanceRef edge_srl))
                (portRef A1 (instanceRef valid_loop_0__lsb_delay15_srl))
                (portRef A2 (instanceRef valid_loop_0__lsb_delay15_srl))
                (portRef A3 (instanceRef valid_loop_0__lsb_delay15_srl))
                (portRef A0 (instanceRef valid_loop_1__msbs_delay16_srl))
                (portRef A1 (instanceRef valid_loop_1__msbs_delay16_srl))
                (portRef A2 (instanceRef valid_loop_1__msbs_delay16_srl))
                (portRef A3 (instanceRef valid_loop_1__msbs_delay16_srl))
                (portRef A0 (instanceRef valid_loop_2__msbs_delay16_srl))
                (portRef A1 (instanceRef valid_loop_2__msbs_delay16_srl))
                (portRef A2 (instanceRef valid_loop_2__msbs_delay16_srl))
                (portRef A3 (instanceRef valid_loop_2__msbs_delay16_srl))
                (portRef A0 (instanceRef valid_loop_3__msbs_delay16_srl))
                (portRef A1 (instanceRef valid_loop_3__msbs_delay16_srl))
                (portRef A2 (instanceRef valid_loop_3__msbs_delay16_srl))
                (portRef A3 (instanceRef valid_loop_3__msbs_delay16_srl))
                (portRef A0 (instanceRef valid_loop_4__msbs_delay16_srl))
                (portRef A1 (instanceRef valid_loop_4__msbs_delay16_srl))
                (portRef A2 (instanceRef valid_loop_4__msbs_delay16_srl))
                (portRef A3 (instanceRef valid_loop_4__msbs_delay16_srl))
                (portRef A0 (instanceRef valid_loop_5__msbs_delay16_srl))
                (portRef A1 (instanceRef valid_loop_5__msbs_delay16_srl))
                (portRef A2 (instanceRef valid_loop_5__msbs_delay16_srl))
                (portRef A3 (instanceRef valid_loop_5__msbs_delay16_srl))
                (portRef A0 (instanceRef valid_loop_6__msbs_delay16_srl))
                (portRef A1 (instanceRef valid_loop_6__msbs_delay16_srl))
                (portRef A2 (instanceRef valid_loop_6__msbs_delay16_srl))
                (portRef A3 (instanceRef valid_loop_6__msbs_delay16_srl))
                (portRef A0 (instanceRef valid_loop_7__msbs_delay16_srl))
                (portRef A1 (instanceRef valid_loop_7__msbs_delay16_srl))
                (portRef A2 (instanceRef valid_loop_7__msbs_delay16_srl))
                (portRef A3 (instanceRef valid_loop_7__msbs_delay16_srl))
                (portRef A0 (instanceRef valid_loop_8__msbs_delay16_srl))
                (portRef A1 (instanceRef valid_loop_8__msbs_delay16_srl))
                (portRef A2 (instanceRef valid_loop_8__msbs_delay16_srl))
                (portRef A3 (instanceRef valid_loop_8__msbs_delay16_srl))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef C (instanceRef sync_reg))
                (portRef C (instanceRef stop_reg))
                (portRef C (instanceRef data_loop_0__data_reg))
                (portRef C (instanceRef data_loop_1__data_reg))
                (portRef C (instanceRef data_loop_2__data_reg))
                (portRef C (instanceRef data_loop_3__data_reg))
                (portRef C (instanceRef data_loop_4__data_reg))
                (portRef C (instanceRef data_loop_5__data_reg))
                (portRef C (instanceRef data_loop_6__data_reg))
                (portRef C (instanceRef data_loop_7__data_reg))
                (portRef C (instanceRef start_reg))
                (portRef C (instanceRef edge_reg))
                (portRef C (instanceRef valid_reg))
                (portRef C (instanceRef purge_reg))
                (portRef C (instanceRef valid_loop_0__data_reg))
                (portRef C (instanceRef valid_loop_1__data_reg))
                (portRef C (instanceRef valid_loop_2__data_reg))
                (portRef C (instanceRef valid_loop_3__data_reg))
                (portRef C (instanceRef valid_loop_4__data_reg))
                (portRef C (instanceRef valid_loop_5__data_reg))
                (portRef C (instanceRef valid_loop_6__data_reg))
                (portRef C (instanceRef valid_loop_7__data_reg))
                (portRef C (instanceRef valid_loop_8__data_reg))
                (portRef C (instanceRef strobe_reg))
                (portRef CLK (instanceRef data_loop_0__lsbs_delay15_srl))
                (portRef CLK (instanceRef data_loop_1__lsbs_delay15_srl))
                (portRef CLK (instanceRef data_loop_2__lsbs_delay15_srl))
                (portRef CLK (instanceRef data_loop_3__lsbs_delay15_srl))
                (portRef CLK (instanceRef data_loop_4__lsbs_delay15_srl))
                (portRef CLK (instanceRef data_loop_5__lsbs_delay15_srl))
                (portRef CLK (instanceRef data_loop_6__lsbs_delay15_srl))
                (portRef CLK (instanceRef data_loop_7__msb_delay15_srl))
                (portRef CLK (instanceRef start_srl))
                (portRef CLK (instanceRef edge_srl))
                (portRef CLK (instanceRef valid_loop_0__lsb_delay15_srl))
                (portRef CLK (instanceRef valid_loop_1__msbs_delay16_srl))
                (portRef CLK (instanceRef valid_loop_2__msbs_delay16_srl))
                (portRef CLK (instanceRef valid_loop_3__msbs_delay16_srl))
                (portRef CLK (instanceRef valid_loop_4__msbs_delay16_srl))
                (portRef CLK (instanceRef valid_loop_5__msbs_delay16_srl))
                (portRef CLK (instanceRef valid_loop_6__msbs_delay16_srl))
                (portRef CLK (instanceRef valid_loop_7__msbs_delay16_srl))
                (portRef CLK (instanceRef valid_loop_8__msbs_delay16_srl))
              )
            )
            (net (rename data_delay_0_ "data_delay<0>")
              (joined
                (portRef D (instanceRef data_loop_0__data_reg))
                (portRef Q (instanceRef data_loop_0__lsbs_delay15_srl))
              )
            )
            (net (rename data_delay_1_ "data_delay<1>")
              (joined
                (portRef D (instanceRef data_loop_1__data_reg))
                (portRef Q (instanceRef data_loop_1__lsbs_delay15_srl))
              )
            )
            (net (rename data_delay_2_ "data_delay<2>")
              (joined
                (portRef D (instanceRef data_loop_2__data_reg))
                (portRef Q (instanceRef data_loop_2__lsbs_delay15_srl))
              )
            )
            (net (rename data_delay_3_ "data_delay<3>")
              (joined
                (portRef D (instanceRef data_loop_3__data_reg))
                (portRef Q (instanceRef data_loop_3__lsbs_delay15_srl))
              )
            )
            (net (rename data_delay_4_ "data_delay<4>")
              (joined
                (portRef D (instanceRef data_loop_4__data_reg))
                (portRef Q (instanceRef data_loop_4__lsbs_delay15_srl))
              )
            )
            (net (rename data_delay_5_ "data_delay<5>")
              (joined
                (portRef D (instanceRef data_loop_5__data_reg))
                (portRef Q (instanceRef data_loop_5__lsbs_delay15_srl))
              )
            )
            (net (rename data_delay_6_ "data_delay<6>")
              (joined
                (portRef D (instanceRef data_loop_6__data_reg))
                (portRef Q (instanceRef data_loop_6__lsbs_delay15_srl))
              )
            )
            (net (rename data_delay_7_ "data_delay<7>")
              (joined
                (portRef D (instanceRef data_loop_7__data_reg))
                (portRef Q (instanceRef data_loop_7__msb_delay15_srl))
              )
            )
            (net (rename data_out_0_ "data_out<0>")
              (joined
                (portRef (member data_out 7))
                (portRef Q (instanceRef data_loop_0__data_reg))
                (portRef D (instanceRef start_srl))
              )
            )
            (net (rename data_out_1_ "data_out<1>")
              (joined
                (portRef (member data_out 6))
                (portRef Q (instanceRef data_loop_1__data_reg))
                (portRef D (instanceRef data_loop_0__lsbs_delay15_srl))
              )
            )
            (net (rename data_out_2_ "data_out<2>")
              (joined
                (portRef (member data_out 5))
                (portRef Q (instanceRef data_loop_2__data_reg))
                (portRef D (instanceRef data_loop_1__lsbs_delay15_srl))
              )
            )
            (net (rename data_out_3_ "data_out<3>")
              (joined
                (portRef (member data_out 4))
                (portRef Q (instanceRef data_loop_3__data_reg))
                (portRef D (instanceRef data_loop_2__lsbs_delay15_srl))
              )
            )
            (net (rename data_out_4_ "data_out<4>")
              (joined
                (portRef (member data_out 3))
                (portRef Q (instanceRef data_loop_4__data_reg))
                (portRef D (instanceRef data_loop_3__lsbs_delay15_srl))
              )
            )
            (net (rename data_out_5_ "data_out<5>")
              (joined
                (portRef (member data_out 2))
                (portRef Q (instanceRef data_loop_5__data_reg))
                (portRef D (instanceRef data_loop_4__lsbs_delay15_srl))
              )
            )
            (net (rename data_out_6_ "data_out<6>")
              (joined
                (portRef (member data_out 1))
                (portRef Q (instanceRef data_loop_6__data_reg))
                (portRef D (instanceRef data_loop_5__lsbs_delay15_srl))
              )
            )
            (net (rename data_out_7_ "data_out<7>")
              (joined
                (portRef (member data_out 0))
                (portRef Q (instanceRef data_loop_7__data_reg))
                (portRef D (instanceRef data_loop_6__lsbs_delay15_srl))
              )
            )
            (net data_strobe
              (joined
                (portRef data_strobe)
                (portRef Q (instanceRef strobe_reg))
              )
            )
            (net decode_data_strobe
              (joined
                (portRef D (instanceRef strobe_reg))
                (portRef O (instanceRef strobe_lut))
              )
            )
            (net decode_purge
              (joined
                (portRef D (instanceRef purge_reg))
                (portRef O (instanceRef purge_lut))
              )
            )
            (net decode_valid_char
              (joined
                (portRef D (instanceRef valid_reg))
                (portRef O (instanceRef valid_lut))
              )
            )
            (net edge_delay
              (joined
                (portRef D (instanceRef edge_reg))
                (portRef Q (instanceRef edge_srl))
                (portRef I3 (instanceRef valid_lut))
              )
            )
            (net en_16_x_baud
              (joined
                (portRef en_16_x_baud)
                (portRef CE (instanceRef data_loop_0__data_reg))
                (portRef CE (instanceRef data_loop_1__data_reg))
                (portRef CE (instanceRef data_loop_2__data_reg))
                (portRef CE (instanceRef data_loop_3__data_reg))
                (portRef CE (instanceRef data_loop_4__data_reg))
                (portRef CE (instanceRef data_loop_5__data_reg))
                (portRef CE (instanceRef data_loop_6__data_reg))
                (portRef CE (instanceRef data_loop_7__data_reg))
                (portRef CE (instanceRef start_reg))
                (portRef CE (instanceRef edge_reg))
                (portRef CE (instanceRef valid_reg))
                (portRef CE (instanceRef purge_reg))
                (portRef CE (instanceRef valid_loop_0__data_reg))
                (portRef CE (instanceRef valid_loop_1__data_reg))
                (portRef CE (instanceRef valid_loop_2__data_reg))
                (portRef CE (instanceRef valid_loop_3__data_reg))
                (portRef CE (instanceRef valid_loop_4__data_reg))
                (portRef CE (instanceRef valid_loop_5__data_reg))
                (portRef CE (instanceRef valid_loop_6__data_reg))
                (portRef CE (instanceRef valid_loop_7__data_reg))
                (portRef CE (instanceRef valid_loop_8__data_reg))
                (portRef CE (instanceRef data_loop_0__lsbs_delay15_srl))
                (portRef CE (instanceRef data_loop_1__lsbs_delay15_srl))
                (portRef CE (instanceRef data_loop_2__lsbs_delay15_srl))
                (portRef CE (instanceRef data_loop_3__lsbs_delay15_srl))
                (portRef CE (instanceRef data_loop_4__lsbs_delay15_srl))
                (portRef CE (instanceRef data_loop_5__lsbs_delay15_srl))
                (portRef CE (instanceRef data_loop_6__lsbs_delay15_srl))
                (portRef CE (instanceRef data_loop_7__msb_delay15_srl))
                (portRef CE (instanceRef start_srl))
                (portRef CE (instanceRef edge_srl))
                (portRef CE (instanceRef valid_loop_0__lsb_delay15_srl))
                (portRef CE (instanceRef valid_loop_1__msbs_delay16_srl))
                (portRef CE (instanceRef valid_loop_2__msbs_delay16_srl))
                (portRef CE (instanceRef valid_loop_3__msbs_delay16_srl))
                (portRef CE (instanceRef valid_loop_4__msbs_delay16_srl))
                (portRef CE (instanceRef valid_loop_5__msbs_delay16_srl))
                (portRef CE (instanceRef valid_loop_6__msbs_delay16_srl))
                (portRef CE (instanceRef valid_loop_7__msbs_delay16_srl))
                (portRef CE (instanceRef valid_loop_8__msbs_delay16_srl))
                (portRef I1 (instanceRef strobe_lut))
              )
            )
            (net purge
              (joined
                (portRef Q (instanceRef purge_reg))
                (portRef I0 (instanceRef valid_lut))
                (portRef I2 (instanceRef purge_lut))
              )
            )
            (net serial_in
              (joined
                (portRef serial_in)
                (portRef D (instanceRef sync_reg))
              )
            )
            (net start_bit
              (joined
                (portRef Q (instanceRef start_reg))
                (portRef D (instanceRef edge_srl))
              )
            )
            (net start_delay
              (joined
                (portRef D (instanceRef start_reg))
                (portRef Q (instanceRef start_srl))
              )
            )
            (net start_edge
              (joined
                (portRef Q (instanceRef edge_reg))
                (portRef I2 (instanceRef valid_lut))
              )
            )
            (net stop_bit
              (joined
                (portRef Q (instanceRef stop_reg))
                (portRef D (instanceRef data_loop_7__msb_delay15_srl))
                (portRef I1 (instanceRef valid_lut))
              )
            )
            (net sync_serial
              (joined
                (portRef Q (instanceRef sync_reg))
                (portRef D (instanceRef stop_reg))
              )
            )
            (net valid_char
              (joined
                (portRef Q (instanceRef valid_reg))
                (portRef I1 (instanceRef purge_lut))
                (portRef D (instanceRef valid_loop_0__lsb_delay15_srl))
                (portRef I0 (instanceRef strobe_lut))
              )
            )
            (net (rename valid_reg_delay_0_ "valid_reg_delay<0>")
              (joined
                (portRef Q (instanceRef valid_loop_0__data_reg))
                (portRef D (instanceRef valid_loop_1__msbs_delay16_srl))
              )
            )
            (net (rename valid_reg_delay_1_ "valid_reg_delay<1>")
              (joined
                (portRef Q (instanceRef valid_loop_1__data_reg))
                (portRef D (instanceRef valid_loop_2__msbs_delay16_srl))
              )
            )
            (net (rename valid_reg_delay_2_ "valid_reg_delay<2>")
              (joined
                (portRef Q (instanceRef valid_loop_2__data_reg))
                (portRef D (instanceRef valid_loop_3__msbs_delay16_srl))
              )
            )
            (net (rename valid_reg_delay_3_ "valid_reg_delay<3>")
              (joined
                (portRef Q (instanceRef valid_loop_3__data_reg))
                (portRef D (instanceRef valid_loop_4__msbs_delay16_srl))
              )
            )
            (net (rename valid_reg_delay_4_ "valid_reg_delay<4>")
              (joined
                (portRef Q (instanceRef valid_loop_4__data_reg))
                (portRef D (instanceRef valid_loop_5__msbs_delay16_srl))
              )
            )
            (net (rename valid_reg_delay_5_ "valid_reg_delay<5>")
              (joined
                (portRef Q (instanceRef valid_loop_5__data_reg))
                (portRef D (instanceRef valid_loop_6__msbs_delay16_srl))
              )
            )
            (net (rename valid_reg_delay_6_ "valid_reg_delay<6>")
              (joined
                (portRef Q (instanceRef valid_loop_6__data_reg))
                (portRef D (instanceRef valid_loop_7__msbs_delay16_srl))
              )
            )
            (net (rename valid_reg_delay_7_ "valid_reg_delay<7>")
              (joined
                (portRef Q (instanceRef valid_loop_7__data_reg))
                (portRef D (instanceRef valid_loop_8__msbs_delay16_srl))
              )
            )
            (net (rename valid_reg_delay_8_ "valid_reg_delay<8>")
              (joined
                (portRef Q (instanceRef valid_loop_8__data_reg))
                (portRef I0 (instanceRef purge_lut))
              )
            )
            (net (rename valid_srl_delay_0_ "valid_srl_delay<0>")
              (joined
                (portRef D (instanceRef valid_loop_0__data_reg))
                (portRef Q (instanceRef valid_loop_0__lsb_delay15_srl))
              )
            )
            (net (rename valid_srl_delay_1_ "valid_srl_delay<1>")
              (joined
                (portRef D (instanceRef valid_loop_1__data_reg))
                (portRef Q (instanceRef valid_loop_1__msbs_delay16_srl))
              )
            )
            (net (rename valid_srl_delay_2_ "valid_srl_delay<2>")
              (joined
                (portRef D (instanceRef valid_loop_2__data_reg))
                (portRef Q (instanceRef valid_loop_2__msbs_delay16_srl))
              )
            )
            (net (rename valid_srl_delay_3_ "valid_srl_delay<3>")
              (joined
                (portRef D (instanceRef valid_loop_3__data_reg))
                (portRef Q (instanceRef valid_loop_3__msbs_delay16_srl))
              )
            )
            (net (rename valid_srl_delay_4_ "valid_srl_delay<4>")
              (joined
                (portRef D (instanceRef valid_loop_4__data_reg))
                (portRef Q (instanceRef valid_loop_4__msbs_delay16_srl))
              )
            )
            (net (rename valid_srl_delay_5_ "valid_srl_delay<5>")
              (joined
                (portRef D (instanceRef valid_loop_5__data_reg))
                (portRef Q (instanceRef valid_loop_5__msbs_delay16_srl))
              )
            )
            (net (rename valid_srl_delay_6_ "valid_srl_delay<6>")
              (joined
                (portRef D (instanceRef valid_loop_6__data_reg))
                (portRef Q (instanceRef valid_loop_6__msbs_delay16_srl))
              )
            )
            (net (rename valid_srl_delay_7_ "valid_srl_delay<7>")
              (joined
                (portRef D (instanceRef valid_loop_7__data_reg))
                (portRef Q (instanceRef valid_loop_7__msbs_delay16_srl))
              )
            )
            (net (rename valid_srl_delay_8_ "valid_srl_delay<8>")
              (joined
                (portRef D (instanceRef valid_loop_8__data_reg))
                (portRef Q (instanceRef valid_loop_8__msbs_delay16_srl))
              )
            )
          )
      )
    )
    (cell (rename bbfifo_16x8_NO1_buf "bbfifo_16x8")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port read
              (direction INPUT)
            )
            (port reset
              (direction INPUT)
            )
            (port data_present
              (direction OUTPUT)
            )
            (port half_full
              (direction OUTPUT)
            )
            (port full
              (direction OUTPUT)
            )
            (port write
              (direction INPUT)
            )
            (port (array (rename data_out "data_out<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename data_in "data_in<7:0>") 8)
              (direction INPUT))
          )
          (contents
            (instance (rename count_width_loop_0__register_bit "count_width_loop[0].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_1__register_bit "count_width_loop[1].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_2__register_bit "count_width_loop[2].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_3__register_bit "count_width_loop[3].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance dp_flop
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename data_width_loop_0__data_srl "data_width_loop[0].data_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_width_loop_1__data_srl "data_width_loop[1].data_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_width_loop_2__data_srl "data_width_loop[2].data_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_width_loop_3__data_srl "data_width_loop[3].data_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_width_loop_4__data_srl "data_width_loop[4].data_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_width_loop_5__data_srl "data_width_loop[5].data_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_width_loop_6__data_srl "data_width_loop[6].data_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_width_loop_7__data_srl "data_width_loop[7].data_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_0__count_lut "count_width_loop[0].count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6606") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_0__lsb_count_count_muxcy "count_width_loop[0].lsb_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_0__lsb_count_count_xor "count_width_loop[0].lsb_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_1__count_lut "count_width_loop[1].count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6606") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_1__mid_count_count_muxcy "count_width_loop[1].mid_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_1__mid_count_count_xor "count_width_loop[1].mid_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_2__count_lut "count_width_loop[2].count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6606") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_2__mid_count_count_muxcy "count_width_loop[2].mid_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_2__mid_count_count_xor "count_width_loop[2].mid_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_3__count_lut "count_width_loop[3].count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6606") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_3__upper_count_count_xor "count_width_loop[3].upper_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance zero_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance full_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance dp_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BFA0") (owner "Xilinx"))
            )
            (instance valid_lut
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "C4") (owner "Xilinx"))
            )
            (net clk
              (joined
                (portRef clk)
                (portRef C (instanceRef count_width_loop_0__register_bit))
                (portRef C (instanceRef count_width_loop_1__register_bit))
                (portRef C (instanceRef count_width_loop_2__register_bit))
                (portRef C (instanceRef count_width_loop_3__register_bit))
                (portRef C (instanceRef dp_flop))
                (portRef CLK (instanceRef data_width_loop_0__data_srl))
                (portRef CLK (instanceRef data_width_loop_1__data_srl))
                (portRef CLK (instanceRef data_width_loop_2__data_srl))
                (portRef CLK (instanceRef data_width_loop_3__data_srl))
                (portRef CLK (instanceRef data_width_loop_4__data_srl))
                (portRef CLK (instanceRef data_width_loop_5__data_srl))
                (portRef CLK (instanceRef data_width_loop_6__data_srl))
                (portRef CLK (instanceRef data_width_loop_7__data_srl))
              )
            )
            (net (rename count_carry_0_ "count_carry<0>")
              (joined
                (portRef O (instanceRef count_width_loop_0__lsb_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_1__mid_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_1__mid_count_count_xor))
              )
            )
            (net (rename count_carry_1_ "count_carry<1>")
              (joined
                (portRef O (instanceRef count_width_loop_1__mid_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_2__mid_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_2__mid_count_count_xor))
              )
            )
            (net (rename count_carry_2_ "count_carry<2>")
              (joined
                (portRef O (instanceRef count_width_loop_2__mid_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_3__upper_count_count_xor))
              )
            )
            (net (rename data_in_0_ "data_in<0>")
              (joined
                (portRef (member data_in 7))
                (portRef D (instanceRef data_width_loop_0__data_srl))
              )
            )
            (net (rename data_in_1_ "data_in<1>")
              (joined
                (portRef (member data_in 6))
                (portRef D (instanceRef data_width_loop_1__data_srl))
              )
            )
            (net (rename data_in_2_ "data_in<2>")
              (joined
                (portRef (member data_in 5))
                (portRef D (instanceRef data_width_loop_2__data_srl))
              )
            )
            (net (rename data_in_3_ "data_in<3>")
              (joined
                (portRef (member data_in 4))
                (portRef D (instanceRef data_width_loop_3__data_srl))
              )
            )
            (net (rename data_in_4_ "data_in<4>")
              (joined
                (portRef (member data_in 3))
                (portRef D (instanceRef data_width_loop_4__data_srl))
              )
            )
            (net (rename data_in_5_ "data_in<5>")
              (joined
                (portRef (member data_in 2))
                (portRef D (instanceRef data_width_loop_5__data_srl))
              )
            )
            (net (rename data_in_6_ "data_in<6>")
              (joined
                (portRef (member data_in 1))
                (portRef D (instanceRef data_width_loop_6__data_srl))
              )
            )
            (net (rename data_in_7_ "data_in<7>")
              (joined
                (portRef (member data_in 0))
                (portRef D (instanceRef data_width_loop_7__data_srl))
              )
            )
            (net (rename data_out_0_ "data_out<0>")
              (joined
                (portRef (member data_out 7))
                (portRef Q (instanceRef data_width_loop_0__data_srl))
              )
            )
            (net (rename data_out_1_ "data_out<1>")
              (joined
                (portRef (member data_out 6))
                (portRef Q (instanceRef data_width_loop_1__data_srl))
              )
            )
            (net (rename data_out_2_ "data_out<2>")
              (joined
                (portRef (member data_out 5))
                (portRef Q (instanceRef data_width_loop_2__data_srl))
              )
            )
            (net (rename data_out_3_ "data_out<3>")
              (joined
                (portRef (member data_out 4))
                (portRef Q (instanceRef data_width_loop_3__data_srl))
              )
            )
            (net (rename data_out_4_ "data_out<4>")
              (joined
                (portRef (member data_out 3))
                (portRef Q (instanceRef data_width_loop_4__data_srl))
              )
            )
            (net (rename data_out_5_ "data_out<5>")
              (joined
                (portRef (member data_out 2))
                (portRef Q (instanceRef data_width_loop_5__data_srl))
              )
            )
            (net (rename data_out_6_ "data_out<6>")
              (joined
                (portRef (member data_out 1))
                (portRef Q (instanceRef data_width_loop_6__data_srl))
              )
            )
            (net (rename data_out_7_ "data_out<7>")
              (joined
                (portRef (member data_out 0))
                (portRef Q (instanceRef data_width_loop_7__data_srl))
              )
            )
            (net data_present
              (joined
                (portRef data_present)
                (portRef CE (instanceRef count_width_loop_0__register_bit))
                (portRef CE (instanceRef count_width_loop_1__register_bit))
                (portRef CE (instanceRef count_width_loop_2__register_bit))
                (portRef CE (instanceRef count_width_loop_3__register_bit))
                (portRef Q (instanceRef dp_flop))
                (portRef I3 (instanceRef dp_lut))
              )
            )
            (net decode_data_present
              (joined
                (portRef D (instanceRef dp_flop))
                (portRef O (instanceRef dp_lut))
              )
            )
            (net full
              (joined
                (portRef full)
                (portRef O (instanceRef full_lut))
                (portRef I0 (instanceRef valid_lut))
              )
            )
            (net (rename half_count_0_ "half_count<0>")
              (joined
                (portRef O (instanceRef count_width_loop_0__count_lut))
                (portRef S (instanceRef count_width_loop_0__lsb_count_count_muxcy))
                (portRef LI (instanceRef count_width_loop_0__lsb_count_count_xor))
              )
            )
            (net (rename half_count_1_ "half_count<1>")
              (joined
                (portRef O (instanceRef count_width_loop_1__count_lut))
                (portRef S (instanceRef count_width_loop_1__mid_count_count_muxcy))
                (portRef LI (instanceRef count_width_loop_1__mid_count_count_xor))
              )
            )
            (net (rename half_count_2_ "half_count<2>")
              (joined
                (portRef O (instanceRef count_width_loop_2__count_lut))
                (portRef S (instanceRef count_width_loop_2__mid_count_count_muxcy))
                (portRef LI (instanceRef count_width_loop_2__mid_count_count_xor))
              )
            )
            (net (rename half_count_3_ "half_count<3>")
              (joined
                (portRef O (instanceRef count_width_loop_3__count_lut))
                (portRef LI (instanceRef count_width_loop_3__upper_count_count_xor))
              )
            )
            (net half_full
              (joined
                (portRef half_full)
                (portRef Q (instanceRef count_width_loop_3__register_bit))
                (portRef A3 (instanceRef data_width_loop_0__data_srl))
                (portRef A3 (instanceRef data_width_loop_1__data_srl))
                (portRef A3 (instanceRef data_width_loop_2__data_srl))
                (portRef A3 (instanceRef data_width_loop_3__data_srl))
                (portRef A3 (instanceRef data_width_loop_4__data_srl))
                (portRef A3 (instanceRef data_width_loop_5__data_srl))
                (portRef A3 (instanceRef data_width_loop_6__data_srl))
                (portRef A3 (instanceRef data_width_loop_7__data_srl))
                (portRef I0 (instanceRef count_width_loop_3__count_lut))
                (portRef I3 (instanceRef zero_lut))
                (portRef I3 (instanceRef full_lut))
              )
            )
            (net (rename next_count_0_ "next_count<0>")
              (joined
                (portRef D (instanceRef count_width_loop_0__register_bit))
                (portRef O (instanceRef count_width_loop_0__lsb_count_count_xor))
              )
            )
            (net (rename next_count_1_ "next_count<1>")
              (joined
                (portRef D (instanceRef count_width_loop_1__register_bit))
                (portRef O (instanceRef count_width_loop_1__mid_count_count_xor))
              )
            )
            (net (rename next_count_2_ "next_count<2>")
              (joined
                (portRef D (instanceRef count_width_loop_2__register_bit))
                (portRef O (instanceRef count_width_loop_2__mid_count_count_xor))
              )
            )
            (net (rename next_count_3_ "next_count<3>")
              (joined
                (portRef D (instanceRef count_width_loop_3__register_bit))
                (portRef O (instanceRef count_width_loop_3__upper_count_count_xor))
              )
            )
            (net (rename pointer_0_ "pointer<0>")
              (joined
                (portRef Q (instanceRef count_width_loop_0__register_bit))
                (portRef A0 (instanceRef data_width_loop_0__data_srl))
                (portRef A0 (instanceRef data_width_loop_1__data_srl))
                (portRef A0 (instanceRef data_width_loop_2__data_srl))
                (portRef A0 (instanceRef data_width_loop_3__data_srl))
                (portRef A0 (instanceRef data_width_loop_4__data_srl))
                (portRef A0 (instanceRef data_width_loop_5__data_srl))
                (portRef A0 (instanceRef data_width_loop_6__data_srl))
                (portRef A0 (instanceRef data_width_loop_7__data_srl))
                (portRef I0 (instanceRef count_width_loop_0__count_lut))
                (portRef DI (instanceRef count_width_loop_0__lsb_count_count_muxcy))
                (portRef I0 (instanceRef zero_lut))
                (portRef I0 (instanceRef full_lut))
              )
            )
            (net (rename pointer_1_ "pointer<1>")
              (joined
                (portRef Q (instanceRef count_width_loop_1__register_bit))
                (portRef A1 (instanceRef data_width_loop_0__data_srl))
                (portRef A1 (instanceRef data_width_loop_1__data_srl))
                (portRef A1 (instanceRef data_width_loop_2__data_srl))
                (portRef A1 (instanceRef data_width_loop_3__data_srl))
                (portRef A1 (instanceRef data_width_loop_4__data_srl))
                (portRef A1 (instanceRef data_width_loop_5__data_srl))
                (portRef A1 (instanceRef data_width_loop_6__data_srl))
                (portRef A1 (instanceRef data_width_loop_7__data_srl))
                (portRef I0 (instanceRef count_width_loop_1__count_lut))
                (portRef DI (instanceRef count_width_loop_1__mid_count_count_muxcy))
                (portRef I1 (instanceRef zero_lut))
                (portRef I1 (instanceRef full_lut))
              )
            )
            (net (rename pointer_2_ "pointer<2>")
              (joined
                (portRef Q (instanceRef count_width_loop_2__register_bit))
                (portRef A2 (instanceRef data_width_loop_0__data_srl))
                (portRef A2 (instanceRef data_width_loop_1__data_srl))
                (portRef A2 (instanceRef data_width_loop_2__data_srl))
                (portRef A2 (instanceRef data_width_loop_3__data_srl))
                (portRef A2 (instanceRef data_width_loop_4__data_srl))
                (portRef A2 (instanceRef data_width_loop_5__data_srl))
                (portRef A2 (instanceRef data_width_loop_6__data_srl))
                (portRef A2 (instanceRef data_width_loop_7__data_srl))
                (portRef I0 (instanceRef count_width_loop_2__count_lut))
                (portRef DI (instanceRef count_width_loop_2__mid_count_count_muxcy))
                (portRef I2 (instanceRef zero_lut))
                (portRef I2 (instanceRef full_lut))
              )
            )
            (net pointer_zero
              (joined
                (portRef I2 (instanceRef count_width_loop_0__count_lut))
                (portRef I2 (instanceRef count_width_loop_1__count_lut))
                (portRef I2 (instanceRef count_width_loop_2__count_lut))
                (portRef I2 (instanceRef count_width_loop_3__count_lut))
                (portRef O (instanceRef zero_lut))
                (portRef I2 (instanceRef dp_lut))
              )
            )
            (net read
              (joined
                (portRef read)
                (portRef I1 (instanceRef count_width_loop_0__count_lut))
                (portRef I1 (instanceRef count_width_loop_1__count_lut))
                (portRef I1 (instanceRef count_width_loop_2__count_lut))
                (portRef I1 (instanceRef count_width_loop_3__count_lut))
                (portRef I1 (instanceRef dp_lut))
                (portRef I2 (instanceRef valid_lut))
              )
            )
            (net reset
              (joined
                (portRef reset)
                (portRef R (instanceRef count_width_loop_0__register_bit))
                (portRef R (instanceRef count_width_loop_1__register_bit))
                (portRef R (instanceRef count_width_loop_2__register_bit))
                (portRef R (instanceRef count_width_loop_3__register_bit))
                (portRef R (instanceRef dp_flop))
              )
            )
            (net valid_write
              (joined
                (portRef CE (instanceRef data_width_loop_0__data_srl))
                (portRef CE (instanceRef data_width_loop_1__data_srl))
                (portRef CE (instanceRef data_width_loop_2__data_srl))
                (portRef CE (instanceRef data_width_loop_3__data_srl))
                (portRef CE (instanceRef data_width_loop_4__data_srl))
                (portRef CE (instanceRef data_width_loop_5__data_srl))
                (portRef CE (instanceRef data_width_loop_6__data_srl))
                (portRef CE (instanceRef data_width_loop_7__data_srl))
                (portRef CI (instanceRef count_width_loop_0__lsb_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_0__lsb_count_count_xor))
                (portRef O (instanceRef valid_lut))
              )
            )
            (net write
              (joined
                (portRef write)
                (portRef I3 (instanceRef count_width_loop_0__count_lut))
                (portRef I3 (instanceRef count_width_loop_1__count_lut))
                (portRef I3 (instanceRef count_width_loop_2__count_lut))
                (portRef I3 (instanceRef count_width_loop_3__count_lut))
                (portRef I0 (instanceRef dp_lut))
                (portRef I1 (instanceRef valid_lut))
              )
            )
          )
      )
    )
    (cell (rename uart_rx_receive "uart_rx")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port buffer_data_present
              (direction OUTPUT)
            )
            (port buffer_half_full
              (direction OUTPUT)
            )
            (port read_buffer
              (direction INPUT)
            )
            (port serial_in
              (direction INPUT)
            )
            (port reset_buffer
              (direction INPUT)
            )
            (port buffer_full
              (direction OUTPUT)
            )
            (port en_16_x_baud
              (direction INPUT)
            )
            (port (array (rename data_out "data_out<7:0>") 8)
              (direction OUTPUT))
          )
          (contents
            (instance buf
              (viewRef view_1 (cellRef bbfifo_16x8_NO1_buf (libraryRef loopback_lib)))
              (property BUS_INFO (string "8:OUTPUT:data_out<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:data_in<7:0>") (owner "Xilinx"))
              (property KEEP_HIERARCHY (string "TRUE") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 1) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 8) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "bbfifo_16x8_NO1_buf") (owner "Xilinx"))
            )
            (instance kcuart
              (viewRef view_1 (cellRef kcuart_rx_kcuart (libraryRef loopback_lib)))
              (property BUS_INFO (string "8:OUTPUT:data_out<7:0>") (owner "Xilinx"))
              (property KEEP_HIERARCHY (string "TRUE") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 9) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "kcuart_rx_kcuart") (owner "Xilinx"))
            )
            (net buffer_data_present
              (joined
                (portRef buffer_data_present)
                (portRef data_present (instanceRef buf))
              )
            )
            (net buffer_full
              (joined
                (portRef buffer_full)
                (portRef full (instanceRef buf))
              )
            )
            (net buffer_half_full
              (joined
                (portRef buffer_half_full)
                (portRef half_full (instanceRef buf))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef clk (instanceRef buf))
                (portRef clk (instanceRef kcuart))
              )
            )
            (net (rename data_out_0_ "data_out<0>")
              (joined
                (portRef (member data_out 7))
                (portRef (member data_out 7) (instanceRef buf))
              )
            )
            (net (rename data_out_1_ "data_out<1>")
              (joined
                (portRef (member data_out 6))
                (portRef (member data_out 6) (instanceRef buf))
              )
            )
            (net (rename data_out_2_ "data_out<2>")
              (joined
                (portRef (member data_out 5))
                (portRef (member data_out 5) (instanceRef buf))
              )
            )
            (net (rename data_out_3_ "data_out<3>")
              (joined
                (portRef (member data_out 4))
                (portRef (member data_out 4) (instanceRef buf))
              )
            )
            (net (rename data_out_4_ "data_out<4>")
              (joined
                (portRef (member data_out 3))
                (portRef (member data_out 3) (instanceRef buf))
              )
            )
            (net (rename data_out_5_ "data_out<5>")
              (joined
                (portRef (member data_out 2))
                (portRef (member data_out 2) (instanceRef buf))
              )
            )
            (net (rename data_out_6_ "data_out<6>")
              (joined
                (portRef (member data_out 1))
                (portRef (member data_out 1) (instanceRef buf))
              )
            )
            (net (rename data_out_7_ "data_out<7>")
              (joined
                (portRef (member data_out 0))
                (portRef (member data_out 0) (instanceRef buf))
              )
            )
            (net en_16_x_baud
              (joined
                (portRef en_16_x_baud)
                (portRef en_16_x_baud (instanceRef kcuart))
              )
            )
            (net fifo_write
              (joined
                (portRef write (instanceRef buf))
                (portRef data_strobe (instanceRef kcuart))
              )
            )
            (net read_buffer
              (joined
                (portRef read_buffer)
                (portRef read (instanceRef buf))
              )
            )
            (net reset_buffer
              (joined
                (portRef reset_buffer)
                (portRef reset (instanceRef buf))
              )
            )
            (net serial_in
              (joined
                (portRef serial_in)
                (portRef serial_in (instanceRef kcuart))
              )
            )
            (net (rename uart_data_out_0_ "uart_data_out<0>")
              (joined
                (portRef (member data_in 7) (instanceRef buf))
                (portRef (member data_out 7) (instanceRef kcuart))
              )
            )
            (net (rename uart_data_out_1_ "uart_data_out<1>")
              (joined
                (portRef (member data_in 6) (instanceRef buf))
                (portRef (member data_out 6) (instanceRef kcuart))
              )
            )
            (net (rename uart_data_out_2_ "uart_data_out<2>")
              (joined
                (portRef (member data_in 5) (instanceRef buf))
                (portRef (member data_out 5) (instanceRef kcuart))
              )
            )
            (net (rename uart_data_out_3_ "uart_data_out<3>")
              (joined
                (portRef (member data_in 4) (instanceRef buf))
                (portRef (member data_out 4) (instanceRef kcuart))
              )
            )
            (net (rename uart_data_out_4_ "uart_data_out<4>")
              (joined
                (portRef (member data_in 3) (instanceRef buf))
                (portRef (member data_out 3) (instanceRef kcuart))
              )
            )
            (net (rename uart_data_out_5_ "uart_data_out<5>")
              (joined
                (portRef (member data_in 2) (instanceRef buf))
                (portRef (member data_out 2) (instanceRef kcuart))
              )
            )
            (net (rename uart_data_out_6_ "uart_data_out<6>")
              (joined
                (portRef (member data_in 1) (instanceRef buf))
                (portRef (member data_out 1) (instanceRef kcuart))
              )
            )
            (net (rename uart_data_out_7_ "uart_data_out<7>")
              (joined
                (portRef (member data_in 0) (instanceRef buf))
                (portRef (member data_out 0) (instanceRef kcuart))
              )
            )
          )
      )
    )
    (cell (rename bbfifo_16x8_buf "bbfifo_16x8")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port read
              (direction INPUT)
            )
            (port reset
              (direction INPUT)
            )
            (port data_present
              (direction OUTPUT)
            )
            (port half_full
              (direction OUTPUT)
            )
            (port full
              (direction OUTPUT)
            )
            (port write
              (direction INPUT)
            )
            (port (array (rename data_out "data_out<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename data_in "data_in<7:0>") 8)
              (direction INPUT))
          )
          (contents
            (instance (rename count_width_loop_0__register_bit "count_width_loop[0].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_1__register_bit "count_width_loop[1].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_2__register_bit "count_width_loop[2].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_3__register_bit "count_width_loop[3].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance dp_flop
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename data_width_loop_0__data_srl "data_width_loop[0].data_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_width_loop_1__data_srl "data_width_loop[1].data_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_width_loop_2__data_srl "data_width_loop[2].data_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_width_loop_3__data_srl "data_width_loop[3].data_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_width_loop_4__data_srl "data_width_loop[4].data_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_width_loop_5__data_srl "data_width_loop[5].data_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_width_loop_6__data_srl "data_width_loop[6].data_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename data_width_loop_7__data_srl "data_width_loop[7].data_srl")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_0__count_lut "count_width_loop[0].count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6606") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_0__lsb_count_count_muxcy "count_width_loop[0].lsb_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_0__lsb_count_count_xor "count_width_loop[0].lsb_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_1__count_lut "count_width_loop[1].count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6606") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_1__mid_count_count_muxcy "count_width_loop[1].mid_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_1__mid_count_count_xor "count_width_loop[1].mid_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_2__count_lut "count_width_loop[2].count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6606") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_2__mid_count_count_muxcy "count_width_loop[2].mid_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_2__mid_count_count_xor "count_width_loop[2].mid_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_3__count_lut "count_width_loop[3].count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6606") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_3__upper_count_count_xor "count_width_loop[3].upper_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance zero_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance full_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance dp_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BFA0") (owner "Xilinx"))
            )
            (instance valid_lut
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "C4") (owner "Xilinx"))
            )
            (net clk
              (joined
                (portRef clk)
                (portRef C (instanceRef count_width_loop_0__register_bit))
                (portRef C (instanceRef count_width_loop_1__register_bit))
                (portRef C (instanceRef count_width_loop_2__register_bit))
                (portRef C (instanceRef count_width_loop_3__register_bit))
                (portRef C (instanceRef dp_flop))
                (portRef CLK (instanceRef data_width_loop_0__data_srl))
                (portRef CLK (instanceRef data_width_loop_1__data_srl))
                (portRef CLK (instanceRef data_width_loop_2__data_srl))
                (portRef CLK (instanceRef data_width_loop_3__data_srl))
                (portRef CLK (instanceRef data_width_loop_4__data_srl))
                (portRef CLK (instanceRef data_width_loop_5__data_srl))
                (portRef CLK (instanceRef data_width_loop_6__data_srl))
                (portRef CLK (instanceRef data_width_loop_7__data_srl))
              )
            )
            (net (rename count_carry_0_ "count_carry<0>")
              (joined
                (portRef O (instanceRef count_width_loop_0__lsb_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_1__mid_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_1__mid_count_count_xor))
              )
            )
            (net (rename count_carry_1_ "count_carry<1>")
              (joined
                (portRef O (instanceRef count_width_loop_1__mid_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_2__mid_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_2__mid_count_count_xor))
              )
            )
            (net (rename count_carry_2_ "count_carry<2>")
              (joined
                (portRef O (instanceRef count_width_loop_2__mid_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_3__upper_count_count_xor))
              )
            )
            (net (rename data_in_0_ "data_in<0>")
              (joined
                (portRef (member data_in 7))
                (portRef D (instanceRef data_width_loop_0__data_srl))
              )
            )
            (net (rename data_in_1_ "data_in<1>")
              (joined
                (portRef (member data_in 6))
                (portRef D (instanceRef data_width_loop_1__data_srl))
              )
            )
            (net (rename data_in_2_ "data_in<2>")
              (joined
                (portRef (member data_in 5))
                (portRef D (instanceRef data_width_loop_2__data_srl))
              )
            )
            (net (rename data_in_3_ "data_in<3>")
              (joined
                (portRef (member data_in 4))
                (portRef D (instanceRef data_width_loop_3__data_srl))
              )
            )
            (net (rename data_in_4_ "data_in<4>")
              (joined
                (portRef (member data_in 3))
                (portRef D (instanceRef data_width_loop_4__data_srl))
              )
            )
            (net (rename data_in_5_ "data_in<5>")
              (joined
                (portRef (member data_in 2))
                (portRef D (instanceRef data_width_loop_5__data_srl))
              )
            )
            (net (rename data_in_6_ "data_in<6>")
              (joined
                (portRef (member data_in 1))
                (portRef D (instanceRef data_width_loop_6__data_srl))
              )
            )
            (net (rename data_in_7_ "data_in<7>")
              (joined
                (portRef (member data_in 0))
                (portRef D (instanceRef data_width_loop_7__data_srl))
              )
            )
            (net (rename data_out_0_ "data_out<0>")
              (joined
                (portRef (member data_out 7))
                (portRef Q (instanceRef data_width_loop_0__data_srl))
              )
            )
            (net (rename data_out_1_ "data_out<1>")
              (joined
                (portRef (member data_out 6))
                (portRef Q (instanceRef data_width_loop_1__data_srl))
              )
            )
            (net (rename data_out_2_ "data_out<2>")
              (joined
                (portRef (member data_out 5))
                (portRef Q (instanceRef data_width_loop_2__data_srl))
              )
            )
            (net (rename data_out_3_ "data_out<3>")
              (joined
                (portRef (member data_out 4))
                (portRef Q (instanceRef data_width_loop_3__data_srl))
              )
            )
            (net (rename data_out_4_ "data_out<4>")
              (joined
                (portRef (member data_out 3))
                (portRef Q (instanceRef data_width_loop_4__data_srl))
              )
            )
            (net (rename data_out_5_ "data_out<5>")
              (joined
                (portRef (member data_out 2))
                (portRef Q (instanceRef data_width_loop_5__data_srl))
              )
            )
            (net (rename data_out_6_ "data_out<6>")
              (joined
                (portRef (member data_out 1))
                (portRef Q (instanceRef data_width_loop_6__data_srl))
              )
            )
            (net (rename data_out_7_ "data_out<7>")
              (joined
                (portRef (member data_out 0))
                (portRef Q (instanceRef data_width_loop_7__data_srl))
              )
            )
            (net data_present
              (joined
                (portRef data_present)
                (portRef CE (instanceRef count_width_loop_0__register_bit))
                (portRef CE (instanceRef count_width_loop_1__register_bit))
                (portRef CE (instanceRef count_width_loop_2__register_bit))
                (portRef CE (instanceRef count_width_loop_3__register_bit))
                (portRef Q (instanceRef dp_flop))
                (portRef I3 (instanceRef dp_lut))
              )
            )
            (net decode_data_present
              (joined
                (portRef D (instanceRef dp_flop))
                (portRef O (instanceRef dp_lut))
              )
            )
            (net full
              (joined
                (portRef full)
                (portRef O (instanceRef full_lut))
                (portRef I0 (instanceRef valid_lut))
              )
            )
            (net (rename half_count_0_ "half_count<0>")
              (joined
                (portRef O (instanceRef count_width_loop_0__count_lut))
                (portRef S (instanceRef count_width_loop_0__lsb_count_count_muxcy))
                (portRef LI (instanceRef count_width_loop_0__lsb_count_count_xor))
              )
            )
            (net (rename half_count_1_ "half_count<1>")
              (joined
                (portRef O (instanceRef count_width_loop_1__count_lut))
                (portRef S (instanceRef count_width_loop_1__mid_count_count_muxcy))
                (portRef LI (instanceRef count_width_loop_1__mid_count_count_xor))
              )
            )
            (net (rename half_count_2_ "half_count<2>")
              (joined
                (portRef O (instanceRef count_width_loop_2__count_lut))
                (portRef S (instanceRef count_width_loop_2__mid_count_count_muxcy))
                (portRef LI (instanceRef count_width_loop_2__mid_count_count_xor))
              )
            )
            (net (rename half_count_3_ "half_count<3>")
              (joined
                (portRef O (instanceRef count_width_loop_3__count_lut))
                (portRef LI (instanceRef count_width_loop_3__upper_count_count_xor))
              )
            )
            (net half_full
              (joined
                (portRef half_full)
                (portRef Q (instanceRef count_width_loop_3__register_bit))
                (portRef A3 (instanceRef data_width_loop_0__data_srl))
                (portRef A3 (instanceRef data_width_loop_1__data_srl))
                (portRef A3 (instanceRef data_width_loop_2__data_srl))
                (portRef A3 (instanceRef data_width_loop_3__data_srl))
                (portRef A3 (instanceRef data_width_loop_4__data_srl))
                (portRef A3 (instanceRef data_width_loop_5__data_srl))
                (portRef A3 (instanceRef data_width_loop_6__data_srl))
                (portRef A3 (instanceRef data_width_loop_7__data_srl))
                (portRef I0 (instanceRef count_width_loop_3__count_lut))
                (portRef I3 (instanceRef zero_lut))
                (portRef I3 (instanceRef full_lut))
              )
            )
            (net (rename next_count_0_ "next_count<0>")
              (joined
                (portRef D (instanceRef count_width_loop_0__register_bit))
                (portRef O (instanceRef count_width_loop_0__lsb_count_count_xor))
              )
            )
            (net (rename next_count_1_ "next_count<1>")
              (joined
                (portRef D (instanceRef count_width_loop_1__register_bit))
                (portRef O (instanceRef count_width_loop_1__mid_count_count_xor))
              )
            )
            (net (rename next_count_2_ "next_count<2>")
              (joined
                (portRef D (instanceRef count_width_loop_2__register_bit))
                (portRef O (instanceRef count_width_loop_2__mid_count_count_xor))
              )
            )
            (net (rename next_count_3_ "next_count<3>")
              (joined
                (portRef D (instanceRef count_width_loop_3__register_bit))
                (portRef O (instanceRef count_width_loop_3__upper_count_count_xor))
              )
            )
            (net (rename pointer_0_ "pointer<0>")
              (joined
                (portRef Q (instanceRef count_width_loop_0__register_bit))
                (portRef A0 (instanceRef data_width_loop_0__data_srl))
                (portRef A0 (instanceRef data_width_loop_1__data_srl))
                (portRef A0 (instanceRef data_width_loop_2__data_srl))
                (portRef A0 (instanceRef data_width_loop_3__data_srl))
                (portRef A0 (instanceRef data_width_loop_4__data_srl))
                (portRef A0 (instanceRef data_width_loop_5__data_srl))
                (portRef A0 (instanceRef data_width_loop_6__data_srl))
                (portRef A0 (instanceRef data_width_loop_7__data_srl))
                (portRef I0 (instanceRef count_width_loop_0__count_lut))
                (portRef DI (instanceRef count_width_loop_0__lsb_count_count_muxcy))
                (portRef I0 (instanceRef zero_lut))
                (portRef I0 (instanceRef full_lut))
              )
            )
            (net (rename pointer_1_ "pointer<1>")
              (joined
                (portRef Q (instanceRef count_width_loop_1__register_bit))
                (portRef A1 (instanceRef data_width_loop_0__data_srl))
                (portRef A1 (instanceRef data_width_loop_1__data_srl))
                (portRef A1 (instanceRef data_width_loop_2__data_srl))
                (portRef A1 (instanceRef data_width_loop_3__data_srl))
                (portRef A1 (instanceRef data_width_loop_4__data_srl))
                (portRef A1 (instanceRef data_width_loop_5__data_srl))
                (portRef A1 (instanceRef data_width_loop_6__data_srl))
                (portRef A1 (instanceRef data_width_loop_7__data_srl))
                (portRef I0 (instanceRef count_width_loop_1__count_lut))
                (portRef DI (instanceRef count_width_loop_1__mid_count_count_muxcy))
                (portRef I1 (instanceRef zero_lut))
                (portRef I1 (instanceRef full_lut))
              )
            )
            (net (rename pointer_2_ "pointer<2>")
              (joined
                (portRef Q (instanceRef count_width_loop_2__register_bit))
                (portRef A2 (instanceRef data_width_loop_0__data_srl))
                (portRef A2 (instanceRef data_width_loop_1__data_srl))
                (portRef A2 (instanceRef data_width_loop_2__data_srl))
                (portRef A2 (instanceRef data_width_loop_3__data_srl))
                (portRef A2 (instanceRef data_width_loop_4__data_srl))
                (portRef A2 (instanceRef data_width_loop_5__data_srl))
                (portRef A2 (instanceRef data_width_loop_6__data_srl))
                (portRef A2 (instanceRef data_width_loop_7__data_srl))
                (portRef I0 (instanceRef count_width_loop_2__count_lut))
                (portRef DI (instanceRef count_width_loop_2__mid_count_count_muxcy))
                (portRef I2 (instanceRef zero_lut))
                (portRef I2 (instanceRef full_lut))
              )
            )
            (net pointer_zero
              (joined
                (portRef I2 (instanceRef count_width_loop_0__count_lut))
                (portRef I2 (instanceRef count_width_loop_1__count_lut))
                (portRef I2 (instanceRef count_width_loop_2__count_lut))
                (portRef I2 (instanceRef count_width_loop_3__count_lut))
                (portRef O (instanceRef zero_lut))
                (portRef I2 (instanceRef dp_lut))
              )
            )
            (net read
              (joined
                (portRef read)
                (portRef I1 (instanceRef count_width_loop_0__count_lut))
                (portRef I1 (instanceRef count_width_loop_1__count_lut))
                (portRef I1 (instanceRef count_width_loop_2__count_lut))
                (portRef I1 (instanceRef count_width_loop_3__count_lut))
                (portRef I1 (instanceRef dp_lut))
                (portRef I2 (instanceRef valid_lut))
              )
            )
            (net reset
              (joined
                (portRef reset)
                (portRef R (instanceRef count_width_loop_0__register_bit))
                (portRef R (instanceRef count_width_loop_1__register_bit))
                (portRef R (instanceRef count_width_loop_2__register_bit))
                (portRef R (instanceRef count_width_loop_3__register_bit))
                (portRef R (instanceRef dp_flop))
              )
            )
            (net valid_write
              (joined
                (portRef CE (instanceRef data_width_loop_0__data_srl))
                (portRef CE (instanceRef data_width_loop_1__data_srl))
                (portRef CE (instanceRef data_width_loop_2__data_srl))
                (portRef CE (instanceRef data_width_loop_3__data_srl))
                (portRef CE (instanceRef data_width_loop_4__data_srl))
                (portRef CE (instanceRef data_width_loop_5__data_srl))
                (portRef CE (instanceRef data_width_loop_6__data_srl))
                (portRef CE (instanceRef data_width_loop_7__data_srl))
                (portRef CI (instanceRef count_width_loop_0__lsb_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_0__lsb_count_count_xor))
                (portRef O (instanceRef valid_lut))
              )
            )
            (net write
              (joined
                (portRef write)
                (portRef I3 (instanceRef count_width_loop_0__count_lut))
                (portRef I3 (instanceRef count_width_loop_1__count_lut))
                (portRef I3 (instanceRef count_width_loop_2__count_lut))
                (portRef I3 (instanceRef count_width_loop_3__count_lut))
                (portRef I0 (instanceRef dp_lut))
                (portRef I1 (instanceRef valid_lut))
              )
            )
          )
      )
    )
    (cell (rename kcuart_tx_kcuart "kcuart_tx")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port serial_out
              (direction OUTPUT)
            )
            (port Tx_complete
              (direction OUTPUT)
            )
            (port send_character
              (direction INPUT)
            )
            (port en_16_x_baud
              (direction INPUT)
            )
            (port (array (rename data_in "data_in<7:0>") 8)
              (direction INPUT))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pipeline_serial
              (viewRef view_1 (cellRef FDRS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_0__register_bit "count_width_loop[0].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_1__register_bit "count_width_loop[1].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_2__register_bit "count_width_loop[2].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance Tx_start_reg
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance Tx_run_reg
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance hot_state_reg
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance Tx_bit_reg
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance Tx_stop_reg
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance Tx_complete_reg
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mux1_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4FF") (owner "Xilinx"))
            )
            (instance mux2_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4FF") (owner "Xilinx"))
            )
            (instance mux3_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4FF") (owner "Xilinx"))
            )
            (instance mux4_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4FF") (owner "Xilinx"))
            )
            (instance mux5_muxf5
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance mux6_muxf5
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance mux7_muxf6
              (viewRef view_1 (cellRef MUXF6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_0__count_lut "count_width_loop[0].count_lut")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_0__mask_and "count_width_loop[0].mask_and")
              (viewRef view_1 (cellRef MULT_AND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_0__lsb_count_count_muxcy "count_width_loop[0].lsb_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_0__lsb_count_count_xor "count_width_loop[0].lsb_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_1__count_lut "count_width_loop[1].count_lut")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_1__mask_and "count_width_loop[1].mask_and")
              (viewRef view_1 (cellRef MULT_AND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_1__upper_count_count_muxcy "count_width_loop[1].upper_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_1__upper_count_count_xor "count_width_loop[1].upper_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_2__count_lut "count_width_loop[2].count_lut")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename count_width_loop_2__mask_and "count_width_loop[2].mask_and")
              (viewRef view_1 (cellRef MULT_AND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_2__upper_count_count_muxcy "count_width_loop[2].upper_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_width_loop_2__upper_count_count_xor "count_width_loop[2].upper_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ready_lut
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance start_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0190") (owner "Xilinx"))
            )
            (instance run_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1540") (owner "Xilinx"))
            )
            (instance hot_state_lut
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "94") (owner "Xilinx"))
            )
            (instance delay14_srl
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance stop_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0180") (owner "Xilinx"))
            )
            (instance complete_lut
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef A1 (instanceRef delay14_srl))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef A0 (instanceRef delay14_srl))
                (portRef A2 (instanceRef delay14_srl))
                (portRef A3 (instanceRef delay14_srl))
              )
            )
            (net Tx_bit
              (joined
                (portRef Q (instanceRef Tx_bit_reg))
                (portRef CI (instanceRef count_width_loop_0__lsb_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_0__lsb_count_count_xor))
                (portRef I0 (instanceRef start_lut))
                (portRef I1 (instanceRef run_lut))
                (portRef I2 (instanceRef hot_state_lut))
                (portRef I0 (instanceRef stop_lut))
              )
            )
            (net Tx_complete
              (joined
                (portRef Tx_complete)
                (portRef Q (instanceRef Tx_complete_reg))
              )
            )
            (net Tx_run
              (joined
                (portRef Q (instanceRef Tx_run_reg))
                (portRef I3 (instanceRef mux1_lut))
                (portRef I3 (instanceRef mux2_lut))
                (portRef I3 (instanceRef mux3_lut))
                (portRef I3 (instanceRef mux4_lut))
                (portRef I1 (instanceRef count_width_loop_0__count_lut))
                (portRef I1 (instanceRef count_width_loop_0__mask_and))
                (portRef I1 (instanceRef count_width_loop_1__count_lut))
                (portRef I1 (instanceRef count_width_loop_1__mask_and))
                (portRef I1 (instanceRef count_width_loop_2__count_lut))
                (portRef I1 (instanceRef count_width_loop_2__mask_and))
                (portRef I0 (instanceRef ready_lut))
                (portRef I3 (instanceRef run_lut))
                (portRef I1 (instanceRef stop_lut))
              )
            )
            (net Tx_start
              (joined
                (portRef R (instanceRef pipeline_serial))
                (portRef R (instanceRef count_width_loop_0__register_bit))
                (portRef R (instanceRef count_width_loop_1__register_bit))
                (portRef R (instanceRef count_width_loop_2__register_bit))
                (portRef Q (instanceRef Tx_start_reg))
                (portRef I1 (instanceRef ready_lut))
                (portRef I3 (instanceRef start_lut))
                (portRef I2 (instanceRef run_lut))
              )
            )
            (net Tx_stop
              (joined
                (portRef S (instanceRef pipeline_serial))
                (portRef Q (instanceRef Tx_stop_reg))
                (portRef I1 (instanceRef start_lut))
                (portRef I0 (instanceRef hot_state_lut))
                (portRef I3 (instanceRef stop_lut))
              )
            )
            (net (rename bit_select_0_ "bit_select<0>")
              (joined
                (portRef Q (instanceRef count_width_loop_0__register_bit))
                (portRef I0 (instanceRef mux1_lut))
                (portRef I0 (instanceRef mux2_lut))
                (portRef I0 (instanceRef mux3_lut))
                (portRef I0 (instanceRef mux4_lut))
                (portRef I0 (instanceRef count_width_loop_0__count_lut))
                (portRef I0 (instanceRef count_width_loop_0__mask_and))
              )
            )
            (net (rename bit_select_1_ "bit_select<1>")
              (joined
                (portRef Q (instanceRef count_width_loop_1__register_bit))
                (portRef S (instanceRef mux5_muxf5))
                (portRef S (instanceRef mux6_muxf5))
                (portRef I0 (instanceRef count_width_loop_1__count_lut))
                (portRef I0 (instanceRef count_width_loop_1__mask_and))
              )
            )
            (net (rename bit_select_2_ "bit_select<2>")
              (joined
                (portRef Q (instanceRef count_width_loop_2__register_bit))
                (portRef S (instanceRef mux7_muxf6))
                (portRef I0 (instanceRef count_width_loop_2__count_lut))
                (portRef I0 (instanceRef count_width_loop_2__mask_and))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef C (instanceRef pipeline_serial))
                (portRef C (instanceRef count_width_loop_0__register_bit))
                (portRef C (instanceRef count_width_loop_1__register_bit))
                (portRef C (instanceRef count_width_loop_2__register_bit))
                (portRef C (instanceRef Tx_start_reg))
                (portRef C (instanceRef Tx_run_reg))
                (portRef C (instanceRef hot_state_reg))
                (portRef C (instanceRef Tx_bit_reg))
                (portRef C (instanceRef Tx_stop_reg))
                (portRef C (instanceRef Tx_complete_reg))
                (portRef CLK (instanceRef delay14_srl))
              )
            )
            (net (rename count_carry_0_ "count_carry<0>")
              (joined
                (portRef O (instanceRef count_width_loop_0__lsb_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_1__upper_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_1__upper_count_count_xor))
              )
            )
            (net (rename count_carry_1_ "count_carry<1>")
              (joined
                (portRef O (instanceRef count_width_loop_1__upper_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_2__upper_count_count_muxcy))
                (portRef CI (instanceRef count_width_loop_2__upper_count_count_xor))
              )
            )
            (net (rename count_carry_2_ "count_carry<2>")
              (joined
                (portRef O (instanceRef count_width_loop_2__upper_count_count_muxcy))
                (portRef I0 (instanceRef run_lut))
                (portRef I2 (instanceRef stop_lut))
                (portRef I0 (instanceRef complete_lut))
              )
            )
            (net data_01
              (joined
                (portRef O (instanceRef mux1_lut))
                (portRef I0 (instanceRef mux5_muxf5))
              )
            )
            (net data_0123
              (joined
                (portRef O (instanceRef mux5_muxf5))
                (portRef I0 (instanceRef mux7_muxf6))
              )
            )
            (net data_01234567
              (joined
                (portRef D (instanceRef pipeline_serial))
                (portRef O (instanceRef mux7_muxf6))
              )
            )
            (net data_23
              (joined
                (portRef O (instanceRef mux2_lut))
                (portRef I1 (instanceRef mux5_muxf5))
              )
            )
            (net data_45
              (joined
                (portRef O (instanceRef mux3_lut))
                (portRef I0 (instanceRef mux6_muxf5))
              )
            )
            (net data_4567
              (joined
                (portRef O (instanceRef mux6_muxf5))
                (portRef I1 (instanceRef mux7_muxf6))
              )
            )
            (net data_67
              (joined
                (portRef O (instanceRef mux4_lut))
                (portRef I1 (instanceRef mux6_muxf5))
              )
            )
            (net (rename data_in_0_ "data_in<0>")
              (joined
                (portRef (member data_in 7))
                (portRef I1 (instanceRef mux1_lut))
              )
            )
            (net (rename data_in_1_ "data_in<1>")
              (joined
                (portRef (member data_in 6))
                (portRef I2 (instanceRef mux1_lut))
              )
            )
            (net (rename data_in_2_ "data_in<2>")
              (joined
                (portRef (member data_in 5))
                (portRef I1 (instanceRef mux2_lut))
              )
            )
            (net (rename data_in_3_ "data_in<3>")
              (joined
                (portRef (member data_in 4))
                (portRef I2 (instanceRef mux2_lut))
              )
            )
            (net (rename data_in_4_ "data_in<4>")
              (joined
                (portRef (member data_in 3))
                (portRef I1 (instanceRef mux3_lut))
              )
            )
            (net (rename data_in_5_ "data_in<5>")
              (joined
                (portRef (member data_in 2))
                (portRef I2 (instanceRef mux3_lut))
              )
            )
            (net (rename data_in_6_ "data_in<6>")
              (joined
                (portRef (member data_in 1))
                (portRef I1 (instanceRef mux4_lut))
              )
            )
            (net (rename data_in_7_ "data_in<7>")
              (joined
                (portRef (member data_in 0))
                (portRef I2 (instanceRef mux4_lut))
              )
            )
            (net decode_Tx_complete
              (joined
                (portRef D (instanceRef Tx_complete_reg))
                (portRef O (instanceRef complete_lut))
              )
            )
            (net decode_Tx_run
              (joined
                (portRef D (instanceRef Tx_run_reg))
                (portRef O (instanceRef run_lut))
              )
            )
            (net decode_Tx_start
              (joined
                (portRef D (instanceRef Tx_start_reg))
                (portRef O (instanceRef start_lut))
              )
            )
            (net decode_Tx_stop
              (joined
                (portRef D (instanceRef Tx_stop_reg))
                (portRef O (instanceRef stop_lut))
              )
            )
            (net decode_hot_state
              (joined
                (portRef D (instanceRef hot_state_reg))
                (portRef O (instanceRef hot_state_lut))
              )
            )
            (net en_16_x_baud
              (joined
                (portRef en_16_x_baud)
                (portRef CE (instanceRef count_width_loop_0__register_bit))
                (portRef CE (instanceRef count_width_loop_1__register_bit))
                (portRef CE (instanceRef count_width_loop_2__register_bit))
                (portRef CE (instanceRef Tx_start_reg))
                (portRef CE (instanceRef Tx_run_reg))
                (portRef CE (instanceRef hot_state_reg))
                (portRef CE (instanceRef Tx_bit_reg))
                (portRef CE (instanceRef Tx_stop_reg))
                (portRef CE (instanceRef delay14_srl))
                (portRef I1 (instanceRef complete_lut))
              )
            )
            (net hot_delay
              (joined
                (portRef D (instanceRef Tx_bit_reg))
                (portRef Q (instanceRef delay14_srl))
              )
            )
            (net hot_state
              (joined
                (portRef Q (instanceRef hot_state_reg))
                (portRef D (instanceRef delay14_srl))
              )
            )
            (net (rename mask_count_0_ "mask_count<0>")
              (joined
                (portRef O (instanceRef count_width_loop_0__count_lut))
                (portRef S (instanceRef count_width_loop_0__lsb_count_count_muxcy))
                (portRef LI (instanceRef count_width_loop_0__lsb_count_count_xor))
              )
            )
            (net (rename mask_count_1_ "mask_count<1>")
              (joined
                (portRef O (instanceRef count_width_loop_1__count_lut))
                (portRef S (instanceRef count_width_loop_1__upper_count_count_muxcy))
                (portRef LI (instanceRef count_width_loop_1__upper_count_count_xor))
              )
            )
            (net (rename mask_count_2_ "mask_count<2>")
              (joined
                (portRef O (instanceRef count_width_loop_2__count_lut))
                (portRef S (instanceRef count_width_loop_2__upper_count_count_muxcy))
                (portRef LI (instanceRef count_width_loop_2__upper_count_count_xor))
              )
            )
            (net (rename mask_count_carry_0_ "mask_count_carry<0>")
              (joined
                (portRef LO (instanceRef count_width_loop_0__mask_and))
                (portRef DI (instanceRef count_width_loop_0__lsb_count_count_muxcy))
              )
            )
            (net (rename mask_count_carry_1_ "mask_count_carry<1>")
              (joined
                (portRef LO (instanceRef count_width_loop_1__mask_and))
                (portRef DI (instanceRef count_width_loop_1__upper_count_count_muxcy))
              )
            )
            (net (rename mask_count_carry_2_ "mask_count_carry<2>")
              (joined
                (portRef LO (instanceRef count_width_loop_2__mask_and))
                (portRef DI (instanceRef count_width_loop_2__upper_count_count_muxcy))
              )
            )
            (net (rename next_count_0_ "next_count<0>")
              (joined
                (portRef D (instanceRef count_width_loop_0__register_bit))
                (portRef O (instanceRef count_width_loop_0__lsb_count_count_xor))
              )
            )
            (net (rename next_count_1_ "next_count<1>")
              (joined
                (portRef D (instanceRef count_width_loop_1__register_bit))
                (portRef O (instanceRef count_width_loop_1__upper_count_count_xor))
              )
            )
            (net (rename next_count_2_ "next_count<2>")
              (joined
                (portRef D (instanceRef count_width_loop_2__register_bit))
                (portRef O (instanceRef count_width_loop_2__upper_count_count_xor))
              )
            )
            (net ready_to_start
              (joined
                (portRef O (instanceRef ready_lut))
                (portRef I2 (instanceRef start_lut))
                (portRef I1 (instanceRef hot_state_lut))
              )
            )
            (net send_character
              (joined
                (portRef send_character)
                (portRef I2 (instanceRef ready_lut))
              )
            )
            (net serial_out
              (joined
                (portRef serial_out)
                (portRef Q (instanceRef pipeline_serial))
              )
            )
          )
      )
    )
    (cell (rename uart_tx_transmit "uart_tx")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port buffer_half_full
              (direction OUTPUT)
            )
            (port serial_out
              (direction OUTPUT)
            )
            (port write_buffer
              (direction INPUT)
            )
            (port reset_buffer
              (direction INPUT)
            )
            (port buffer_full
              (direction OUTPUT)
            )
            (port en_16_x_baud
              (direction INPUT)
            )
            (port (array (rename data_in "data_in<7:0>") 8)
              (direction INPUT))
          )
          (contents
            (instance kcuart
              (viewRef view_1 (cellRef kcuart_tx_kcuart (libraryRef loopback_lib)))
              (property BUS_INFO (string "8:INPUT:data_in<7:0>") (owner "Xilinx"))
              (property KEEP_HIERARCHY (string "TRUE") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 5) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "kcuart_tx_kcuart") (owner "Xilinx"))
            )
            (instance buf
              (viewRef view_1 (cellRef bbfifo_16x8_buf (libraryRef loopback_lib)))
              (property BUS_INFO (string "8:OUTPUT:data_out<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:data_in<7:0>") (owner "Xilinx"))
              (property KEEP_HIERARCHY (string "TRUE") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 6) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "bbfifo_16x8_buf") (owner "Xilinx"))
            )
            (net buffer_full
              (joined
                (portRef buffer_full)
                (portRef full (instanceRef buf))
              )
            )
            (net buffer_half_full
              (joined
                (portRef buffer_half_full)
                (portRef half_full (instanceRef buf))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef clk (instanceRef kcuart))
                (portRef clk (instanceRef buf))
              )
            )
            (net (rename data_in_0_ "data_in<0>")
              (joined
                (portRef (member data_in 7))
                (portRef (member data_in 7) (instanceRef buf))
              )
            )
            (net (rename data_in_1_ "data_in<1>")
              (joined
                (portRef (member data_in 6))
                (portRef (member data_in 6) (instanceRef buf))
              )
            )
            (net (rename data_in_2_ "data_in<2>")
              (joined
                (portRef (member data_in 5))
                (portRef (member data_in 5) (instanceRef buf))
              )
            )
            (net (rename data_in_3_ "data_in<3>")
              (joined
                (portRef (member data_in 4))
                (portRef (member data_in 4) (instanceRef buf))
              )
            )
            (net (rename data_in_4_ "data_in<4>")
              (joined
                (portRef (member data_in 3))
                (portRef (member data_in 3) (instanceRef buf))
              )
            )
            (net (rename data_in_5_ "data_in<5>")
              (joined
                (portRef (member data_in 2))
                (portRef (member data_in 2) (instanceRef buf))
              )
            )
            (net (rename data_in_6_ "data_in<6>")
              (joined
                (portRef (member data_in 1))
                (portRef (member data_in 1) (instanceRef buf))
              )
            )
            (net (rename data_in_7_ "data_in<7>")
              (joined
                (portRef (member data_in 0))
                (portRef (member data_in 0) (instanceRef buf))
              )
            )
            (net en_16_x_baud
              (joined
                (portRef en_16_x_baud)
                (portRef en_16_x_baud (instanceRef kcuart))
              )
            )
            (net (rename fifo_data_out_0_ "fifo_data_out<0>")
              (joined
                (portRef (member data_in 7) (instanceRef kcuart))
                (portRef (member data_out 7) (instanceRef buf))
              )
            )
            (net (rename fifo_data_out_1_ "fifo_data_out<1>")
              (joined
                (portRef (member data_in 6) (instanceRef kcuart))
                (portRef (member data_out 6) (instanceRef buf))
              )
            )
            (net (rename fifo_data_out_2_ "fifo_data_out<2>")
              (joined
                (portRef (member data_in 5) (instanceRef kcuart))
                (portRef (member data_out 5) (instanceRef buf))
              )
            )
            (net (rename fifo_data_out_3_ "fifo_data_out<3>")
              (joined
                (portRef (member data_in 4) (instanceRef kcuart))
                (portRef (member data_out 4) (instanceRef buf))
              )
            )
            (net (rename fifo_data_out_4_ "fifo_data_out<4>")
              (joined
                (portRef (member data_in 3) (instanceRef kcuart))
                (portRef (member data_out 3) (instanceRef buf))
              )
            )
            (net (rename fifo_data_out_5_ "fifo_data_out<5>")
              (joined
                (portRef (member data_in 2) (instanceRef kcuart))
                (portRef (member data_out 2) (instanceRef buf))
              )
            )
            (net (rename fifo_data_out_6_ "fifo_data_out<6>")
              (joined
                (portRef (member data_in 1) (instanceRef kcuart))
                (portRef (member data_out 1) (instanceRef buf))
              )
            )
            (net (rename fifo_data_out_7_ "fifo_data_out<7>")
              (joined
                (portRef (member data_in 0) (instanceRef kcuart))
                (portRef (member data_out 0) (instanceRef buf))
              )
            )
            (net fifo_data_present
              (joined
                (portRef send_character (instanceRef kcuart))
                (portRef data_present (instanceRef buf))
              )
            )
            (net fifo_read
              (joined
                (portRef Tx_complete (instanceRef kcuart))
                (portRef read (instanceRef buf))
              )
            )
            (net reset_buffer
              (joined
                (portRef reset_buffer)
                (portRef reset (instanceRef buf))
              )
            )
            (net serial_out
              (joined
                (portRef serial_out)
                (portRef serial_out (instanceRef kcuart))
              )
            )
            (net write_buffer
              (joined
                (portRef write_buffer)
                (portRef write (instanceRef buf))
              )
            )
          )
      )
    )
    (cell (rename my_dcm_Inst_my_dcm "my_dcm")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKIN_IBUFG_OUT
              (direction OUTPUT)
            )
            (port CLK0_OUT
              (direction OUTPUT)
            )
            (port LOCKED_OUT
              (direction OUTPUT)
            )
            (port CLKFX_OUT
              (direction OUTPUT)
            )
            (port RST_IN
              (direction INPUT)
            )
            (port CLKIN_IN
              (direction INPUT)
            )
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance CLKFX_BUFG_INST
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance CLKIN_IBUFG_INST
              (viewRef view_1 (cellRef IBUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property IBUF_DELAY_VALUE (string "0") (owner "Xilinx"))
              (property IBUF_LOW_PWR (string "TRUE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
            )
            (instance CLK0_BUFG_INST
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DCM_SP_INST
              (viewRef view_1 (cellRef DCM_SP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:CTLSEL<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:STSADRS<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:STATUS<7:0>") (owner "Xilinx"))
              (property CLKDV_DIVIDE (number (e 2 0)) (owner "Xilinx"))
              (property CLKFX_DIVIDE (integer 10) (owner "Xilinx"))
              (property CLKFX_MULTIPLY (integer 11) (owner "Xilinx"))
              (property CLKIN_DIVIDE_BY_2 (string "FALSE") (owner "Xilinx"))
              (property CLKIN_PERIOD (string "20.0000000000000000") (owner "Xilinx"))
              (property CLKOUT_PHASE_SHIFT (string "NONE") (owner "Xilinx"))
              (property CLK_FEEDBACK (string "1X") (owner "Xilinx"))
              (property DESKEW_ADJUST (string "SYSTEM_SYNCHRONOUS") (owner "Xilinx"))
              (property DFS_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DLL_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DSS_MODE (string "NONE") (owner "Xilinx"))
              (property DUTY_CYCLE_CORRECTION (string "TRUE") (owner "Xilinx"))
              (property DRC_DCM_S3E_REMAP (string "FALSE") (owner "Xilinx"))
              (property PHASE_SHIFT (integer 0) (owner "Xilinx"))
              (property STARTUP_WAIT (string "FALSE") (owner "Xilinx"))
              (property VERY_HIGH_FREQUENCY (string "FALSE") (owner "Xilinx"))
              (property FACTORY_JF (string "C080") (owner "Xilinx"))
            )
            (net CLK0_BUF
              (joined
                (portRef I (instanceRef CLK0_BUFG_INST))
                (portRef CLK0 (instanceRef DCM_SP_INST))
              )
            )
            (net CLK0_OUT
              (joined
                (portRef CLK0_OUT)
                (portRef O (instanceRef CLK0_BUFG_INST))
                (portRef CLKFB (instanceRef DCM_SP_INST))
              )
            )
            (net CLKFX_BUF
              (joined
                (portRef I (instanceRef CLKFX_BUFG_INST))
                (portRef CLKFX (instanceRef DCM_SP_INST))
              )
            )
            (net CLKFX_OUT
              (joined
                (portRef CLKFX_OUT)
                (portRef O (instanceRef CLKFX_BUFG_INST))
              )
            )
            (net CLKIN_IBUFG_OUT
              (joined
                (portRef CLKIN_IBUFG_OUT)
                (portRef O (instanceRef CLKIN_IBUFG_INST))
                (portRef CLKIN (instanceRef DCM_SP_INST))
              )
            )
            (net CLKIN_IN
              (joined
                (portRef CLKIN_IN)
                (portRef I (instanceRef CLKIN_IBUFG_INST))
              )
            )
            (net GND_BIT
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef DSSEN (instanceRef DCM_SP_INST))
                (portRef PSCLK (instanceRef DCM_SP_INST))
                (portRef PSEN (instanceRef DCM_SP_INST))
                (portRef PSINCDEC (instanceRef DCM_SP_INST))
              )
            )
            (net LOCKED_OUT
              (joined
                (portRef LOCKED_OUT)
                (portRef LOCKED (instanceRef DCM_SP_INST))
              )
            )
            (net RST_IN
              (joined
                (portRef RST_IN)
                (portRef RST (instanceRef DCM_SP_INST))
              )
            )
          )
      )
    )
    (cell (rename program_my_program "program")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port (array (rename instruction "instruction<17:0>") 18)
              (direction OUTPUT))
            (port (array (rename address "address<9:0>") 10)
              (direction INPUT))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram_1024_x_18
              (viewRef view_1 (cellRef RAMB16_S18 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "10:INPUT:ADDR<9:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOP<1:0>") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000C88888") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "000000000000000040080000C1014100C0030061C003006CC003006FC0030048") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property WRITE_MODE (string "WRITE_FIRST") (owner "Xilinx"))
              (property SRVAL (string "00000") (owner "Xilinx"))
              (property INIT (string "00000") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef SSR (instanceRef ram_1024_x_18))
                (portRef WE (instanceRef ram_1024_x_18))
                (portRef (member DI 0) (instanceRef ram_1024_x_18))
                (portRef (member DI 1) (instanceRef ram_1024_x_18))
                (portRef (member DI 2) (instanceRef ram_1024_x_18))
                (portRef (member DI 3) (instanceRef ram_1024_x_18))
                (portRef (member DI 4) (instanceRef ram_1024_x_18))
                (portRef (member DI 5) (instanceRef ram_1024_x_18))
                (portRef (member DI 6) (instanceRef ram_1024_x_18))
                (portRef (member DI 7) (instanceRef ram_1024_x_18))
                (portRef (member DI 8) (instanceRef ram_1024_x_18))
                (portRef (member DI 9) (instanceRef ram_1024_x_18))
                (portRef (member DI 10) (instanceRef ram_1024_x_18))
                (portRef (member DI 11) (instanceRef ram_1024_x_18))
                (portRef (member DI 12) (instanceRef ram_1024_x_18))
                (portRef (member DI 13) (instanceRef ram_1024_x_18))
                (portRef (member DI 14) (instanceRef ram_1024_x_18))
                (portRef (member DI 15) (instanceRef ram_1024_x_18))
                (portRef (member DIP 0) (instanceRef ram_1024_x_18))
                (portRef (member DIP 1) (instanceRef ram_1024_x_18))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef EN (instanceRef ram_1024_x_18))
              )
            )
            (net (rename address_0_ "address<0>")
              (joined
                (portRef (member address 9))
                (portRef (member ADDR 9) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename address_1_ "address<1>")
              (joined
                (portRef (member address 8))
                (portRef (member ADDR 8) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename address_2_ "address<2>")
              (joined
                (portRef (member address 7))
                (portRef (member ADDR 7) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename address_3_ "address<3>")
              (joined
                (portRef (member address 6))
                (portRef (member ADDR 6) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename address_4_ "address<4>")
              (joined
                (portRef (member address 5))
                (portRef (member ADDR 5) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename address_5_ "address<5>")
              (joined
                (portRef (member address 4))
                (portRef (member ADDR 4) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename address_6_ "address<6>")
              (joined
                (portRef (member address 3))
                (portRef (member ADDR 3) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename address_7_ "address<7>")
              (joined
                (portRef (member address 2))
                (portRef (member ADDR 2) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename address_8_ "address<8>")
              (joined
                (portRef (member address 1))
                (portRef (member ADDR 1) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename address_9_ "address<9>")
              (joined
                (portRef (member address 0))
                (portRef (member ADDR 0) (instanceRef ram_1024_x_18))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef CLK (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_0_ "instruction<0>")
              (joined
                (portRef (member instruction 17))
                (portRef (member DO 15) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_10_ "instruction<10>")
              (joined
                (portRef (member instruction 7))
                (portRef (member DO 5) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_11_ "instruction<11>")
              (joined
                (portRef (member instruction 6))
                (portRef (member DO 4) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_12_ "instruction<12>")
              (joined
                (portRef (member instruction 5))
                (portRef (member DO 3) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_13_ "instruction<13>")
              (joined
                (portRef (member instruction 4))
                (portRef (member DO 2) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_14_ "instruction<14>")
              (joined
                (portRef (member instruction 3))
                (portRef (member DO 1) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_15_ "instruction<15>")
              (joined
                (portRef (member instruction 2))
                (portRef (member DO 0) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_16_ "instruction<16>")
              (joined
                (portRef (member instruction 1))
                (portRef (member DOP 1) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_17_ "instruction<17>")
              (joined
                (portRef (member instruction 0))
                (portRef (member DOP 0) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_1_ "instruction<1>")
              (joined
                (portRef (member instruction 16))
                (portRef (member DO 14) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_2_ "instruction<2>")
              (joined
                (portRef (member instruction 15))
                (portRef (member DO 13) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_3_ "instruction<3>")
              (joined
                (portRef (member instruction 14))
                (portRef (member DO 12) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_4_ "instruction<4>")
              (joined
                (portRef (member instruction 13))
                (portRef (member DO 11) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_5_ "instruction<5>")
              (joined
                (portRef (member instruction 12))
                (portRef (member DO 10) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_6_ "instruction<6>")
              (joined
                (portRef (member instruction 11))
                (portRef (member DO 9) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_7_ "instruction<7>")
              (joined
                (portRef (member instruction 10))
                (portRef (member DO 8) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_8_ "instruction<8>")
              (joined
                (portRef (member instruction 9))
                (portRef (member DO 7) (instanceRef ram_1024_x_18))
              )
            )
            (net (rename instruction_9_ "instruction<9>")
              (joined
                (portRef (member instruction 8))
                (portRef (member DO 6) (instanceRef ram_1024_x_18))
              )
            )
          )
      )
    )
    (cell (rename kcpsm3_my_kcpsm3 "kcpsm3")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port interrupt_ack
              (direction OUTPUT)
            )
            (port read_strobe
              (direction OUTPUT)
            )
            (port interrupt
              (direction INPUT)
            )
            (port reset
              (direction INPUT)
            )
            (port write_strobe
              (direction OUTPUT)
            )
            (port (array (rename address "address<9:0>") 10)
              (direction OUTPUT))
            (port (array (rename port_id "port_id<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename out_port "out_port<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename in_port "in_port<7:0>") 8)
              (direction INPUT))
            (port (array (rename instruction "instruction<17:0>") 18)
              (direction INPUT))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance toggle_flop
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance reset_flop1
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance reset_flop2
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance int_capture_flop
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance int_flop
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance ack_flop
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance shadow_carry_flop
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance shadow_zero_flop
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance int_enable_flop
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance flag_write_flop
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance zero_flag_flop
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance carry_flag_flop
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pc_loop_0__register_bit "pc_loop[0].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pc_loop_1__register_bit "pc_loop[1].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pc_loop_2__register_bit "pc_loop[2].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pc_loop_3__register_bit "pc_loop[3].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pc_loop_4__register_bit "pc_loop[4].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pc_loop_5__register_bit "pc_loop[5].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pc_loop_6__register_bit "pc_loop[6].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pc_loop_7__register_bit "pc_loop[7].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pc_loop_8__register_bit "pc_loop[8].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pc_loop_9__register_bit "pc_loop[9].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance register_write_flop
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance memory_write_flop
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename store_loop_0__store_flop "store_loop[0].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename store_loop_1__store_flop "store_loop[1].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename store_loop_2__store_flop "store_loop[2].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename store_loop_3__store_flop "store_loop[3].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename store_loop_4__store_flop "store_loop[4].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename store_loop_5__store_flop "store_loop[5].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename store_loop_6__store_flop "store_loop[6].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename store_loop_7__store_flop "store_loop[7].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename logical_loop_0__logical_flop "logical_loop[0].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename logical_loop_1__logical_flop "logical_loop[1].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename logical_loop_2__logical_flop "logical_loop[2].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename logical_loop_3__logical_flop "logical_loop[3].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename logical_loop_4__logical_flop "logical_loop[4].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename logical_loop_5__logical_flop "logical_loop[5].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename logical_loop_6__logical_flop "logical_loop[6].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename logical_loop_7__logical_flop "logical_loop[7].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance pipeline_bit
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename shift_loop_0__shift_flop "shift_loop[0].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename shift_loop_1__shift_flop "shift_loop[1].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename shift_loop_2__shift_flop "shift_loop[2].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename shift_loop_3__shift_flop "shift_loop[3].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename shift_loop_4__shift_flop "shift_loop[4].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename shift_loop_5__shift_flop "shift_loop[5].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename shift_loop_6__shift_flop "shift_loop[6].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename shift_loop_7__shift_flop "shift_loop[7].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename arith_loop_0__arith_flop "arith_loop[0].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename arith_loop_1__arith_flop "arith_loop[1].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename arith_loop_2__arith_flop "arith_loop[2].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename arith_loop_3__arith_flop "arith_loop[3].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename arith_loop_4__arith_flop "arith_loop[4].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename arith_loop_5__arith_flop "arith_loop[5].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename arith_loop_6__arith_flop "arith_loop[6].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename arith_loop_7__msb_arith_arith_carry_flop "arith_loop[7].msb_arith.arith_carry_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename arith_loop_7__arith_flop "arith_loop[7].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sel_group_flop
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance write_strobe_flop
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance read_strobe_flop
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_0__stack_flop "stack_ram_loop[0].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_1__stack_flop "stack_ram_loop[1].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_2__stack_flop "stack_ram_loop[2].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_3__stack_flop "stack_ram_loop[3].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_4__stack_flop "stack_ram_loop[4].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_5__stack_flop "stack_ram_loop[5].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_6__stack_flop "stack_ram_loop[6].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_7__stack_flop "stack_ram_loop[7].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_8__stack_flop "stack_ram_loop[8].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_9__stack_flop "stack_ram_loop[9].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_0__register_bit "stack_count_loop[0].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_1__register_bit "stack_count_loop[1].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_2__register_bit "stack_count_loop[2].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_3__register_bit "stack_count_loop[3].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_4__register_bit "stack_count_loop[4].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance t_state_lut
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance int_pulse_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0080") (owner "Xilinx"))
            )
            (instance int_update_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAA") (owner "Xilinx"))
            )
            (instance int_value_lut
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "04") (owner "Xilinx"))
            )
            (instance move_group_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7400") (owner "Xilinx"))
            )
            (instance condition_met_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5A3C") (owner "Xilinx"))
            )
            (instance normal_count_lut
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2F") (owner "Xilinx"))
            )
            (instance call_type_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1000") (owner "Xilinx"))
            )
            (instance push_pop_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5400") (owner "Xilinx"))
            )
            (instance valid_move_lut
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D") (owner "Xilinx"))
            )
            (instance flag_type_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "41FC") (owner "Xilinx"))
            )
            (instance flag_enable_lut
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance low_zero_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance high_zero_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance low_zero_muxcy
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance high_zero_cymux
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sel_shadow_zero_lut
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3F") (owner "Xilinx"))
            )
            (instance zero_cymux
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance zero_xor
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance low_parity_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6996") (owner "Xilinx"))
            )
            (instance high_parity_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6996") (owner "Xilinx"))
            )
            (instance parity_muxcy
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance parity_xor
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sel_parity_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F3FF") (owner "Xilinx"))
            )
            (instance sel_arith_carry_lut
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F3") (owner "Xilinx"))
            )
            (instance sel_shift_carry_lut
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "C") (owner "Xilinx"))
            )
            (instance sel_shadow_carry_lut
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3") (owner "Xilinx"))
            )
            (instance sel_shadow_muxcy
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sel_shift_muxcy
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sel_arith_muxcy
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sel_parity_muxcy
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance carry_xor
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance invert_enable
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_0__vector_select_mux "pc_loop[0].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_0__value_select_mux "pc_loop[0].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_0__pc_lsb_carry_pc_vector_muxcy "pc_loop[0].pc_lsb_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_0__pc_lsb_carry_pc_vector_xor "pc_loop[0].pc_lsb_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_0__pc_lsb_carry_pc_value_muxcy "pc_loop[0].pc_lsb_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_0__pc_lsb_carry_pc_value_xor "pc_loop[0].pc_lsb_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_1__vector_select_mux "pc_loop[1].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_1__value_select_mux "pc_loop[1].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_1__pc_mid_carry_pc_vector_muxcy "pc_loop[1].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_1__pc_mid_carry_pc_vector_xor "pc_loop[1].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_1__pc_mid_carry_pc_value_muxcy "pc_loop[1].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_1__pc_mid_carry_pc_value_xor "pc_loop[1].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_2__vector_select_mux "pc_loop[2].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_2__value_select_mux "pc_loop[2].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_2__pc_mid_carry_pc_vector_muxcy "pc_loop[2].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_2__pc_mid_carry_pc_vector_xor "pc_loop[2].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_2__pc_mid_carry_pc_value_muxcy "pc_loop[2].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_2__pc_mid_carry_pc_value_xor "pc_loop[2].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_3__vector_select_mux "pc_loop[3].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_3__value_select_mux "pc_loop[3].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_3__pc_mid_carry_pc_vector_muxcy "pc_loop[3].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_3__pc_mid_carry_pc_vector_xor "pc_loop[3].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_3__pc_mid_carry_pc_value_muxcy "pc_loop[3].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_3__pc_mid_carry_pc_value_xor "pc_loop[3].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_4__vector_select_mux "pc_loop[4].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_4__value_select_mux "pc_loop[4].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_4__pc_mid_carry_pc_vector_muxcy "pc_loop[4].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_4__pc_mid_carry_pc_vector_xor "pc_loop[4].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_4__pc_mid_carry_pc_value_muxcy "pc_loop[4].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_4__pc_mid_carry_pc_value_xor "pc_loop[4].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_5__vector_select_mux "pc_loop[5].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_5__value_select_mux "pc_loop[5].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_5__pc_mid_carry_pc_vector_muxcy "pc_loop[5].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_5__pc_mid_carry_pc_vector_xor "pc_loop[5].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_5__pc_mid_carry_pc_value_muxcy "pc_loop[5].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_5__pc_mid_carry_pc_value_xor "pc_loop[5].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_6__vector_select_mux "pc_loop[6].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_6__value_select_mux "pc_loop[6].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_6__pc_mid_carry_pc_vector_muxcy "pc_loop[6].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_6__pc_mid_carry_pc_vector_xor "pc_loop[6].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_6__pc_mid_carry_pc_value_muxcy "pc_loop[6].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_6__pc_mid_carry_pc_value_xor "pc_loop[6].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_7__vector_select_mux "pc_loop[7].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_7__value_select_mux "pc_loop[7].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_7__pc_mid_carry_pc_vector_muxcy "pc_loop[7].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_7__pc_mid_carry_pc_vector_xor "pc_loop[7].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_7__pc_mid_carry_pc_value_muxcy "pc_loop[7].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_7__pc_mid_carry_pc_value_xor "pc_loop[7].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_8__vector_select_mux "pc_loop[8].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_8__value_select_mux "pc_loop[8].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_8__pc_mid_carry_pc_vector_muxcy "pc_loop[8].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_8__pc_mid_carry_pc_vector_xor "pc_loop[8].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_8__pc_mid_carry_pc_value_muxcy "pc_loop[8].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_8__pc_mid_carry_pc_value_xor "pc_loop[8].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_9__vector_select_mux "pc_loop[9].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_9__value_select_mux "pc_loop[9].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pc_loop_9__pc_msb_carry_pc_vector_xor "pc_loop[9].pc_msb_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pc_loop_9__pc_msb_carry_pc_value_xor "pc_loop[9].pc_msb_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance register_type_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0145") (owner "Xilinx"))
            )
            (instance register_enable_lut
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename reg_loop_0__register_bit "reg_loop[0].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename reg_loop_0__operand_select_mux "reg_loop[0].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename reg_loop_1__register_bit "reg_loop[1].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename reg_loop_1__operand_select_mux "reg_loop[1].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename reg_loop_2__register_bit "reg_loop[2].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename reg_loop_2__operand_select_mux "reg_loop[2].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename reg_loop_3__register_bit "reg_loop[3].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename reg_loop_3__operand_select_mux "reg_loop[3].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename reg_loop_4__register_bit "reg_loop[4].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename reg_loop_4__operand_select_mux "reg_loop[4].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename reg_loop_5__register_bit "reg_loop[5].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename reg_loop_5__operand_select_mux "reg_loop[5].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename reg_loop_6__register_bit "reg_loop[6].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename reg_loop_6__operand_select_mux "reg_loop[6].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename reg_loop_7__register_bit "reg_loop[7].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename reg_loop_7__operand_select_mux "reg_loop[7].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance memory_type_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0400") (owner "Xilinx"))
            )
            (instance memory_enable_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename store_loop_0__memory_bit "store_loop[0].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename store_loop_1__memory_bit "store_loop[1].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename store_loop_2__memory_bit "store_loop[2].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename store_loop_3__memory_bit "store_loop[3].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename store_loop_4__memory_bit "store_loop[4].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename store_loop_5__memory_bit "store_loop[5].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename store_loop_6__memory_bit "store_loop[6].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename store_loop_7__memory_bit "store_loop[7].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance sel_logical_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFE2") (owner "Xilinx"))
            )
            (instance (rename logical_loop_0__logical_lut "logical_loop[0].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename logical_loop_1__logical_lut "logical_loop[1].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename logical_loop_2__logical_lut "logical_loop[2].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename logical_loop_3__logical_lut "logical_loop[3].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename logical_loop_4__logical_lut "logical_loop[4].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename logical_loop_5__logical_lut "logical_loop[5].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename logical_loop_6__logical_lut "logical_loop[6].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename logical_loop_7__logical_lut "logical_loop[7].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance sel_shift_inv
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance high_shift_in_lut
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance low_shift_in_lut
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance shift_in_muxf5
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance shift_carry_lut
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename shift_loop_0__lsb_shift_shift_mux_lut "shift_loop[0].lsb_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename shift_loop_1__mid_shift_shift_mux_lut "shift_loop[1].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename shift_loop_2__mid_shift_shift_mux_lut "shift_loop[2].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename shift_loop_3__mid_shift_shift_mux_lut "shift_loop[3].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename shift_loop_4__mid_shift_shift_mux_lut "shift_loop[4].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename shift_loop_5__mid_shift_shift_mux_lut "shift_loop[5].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename shift_loop_6__mid_shift_shift_mux_lut "shift_loop[6].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename shift_loop_7__msb_shift_shift_mux_lut "shift_loop[7].msb_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance sel_arith_lut
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1F") (owner "Xilinx"))
            )
            (instance (rename arith_loop_0__lsb_arith_arith_carry_in_lut "arith_loop[0].lsb_arith.arith_carry_in_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6C") (owner "Xilinx"))
            )
            (instance (rename arith_loop_0__lsb_arith_arith_carry_in_muxcy "arith_loop[0].lsb_arith.arith_carry_in_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_0__lsb_arith_arith_muxcy "arith_loop[0].lsb_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_0__lsb_arith_arith_xor "arith_loop[0].lsb_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_0__arith_lut "arith_loop[0].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename arith_loop_1__mid_arith_arith_muxcy "arith_loop[1].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_1__mid_arith_arith_xor "arith_loop[1].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_1__arith_lut "arith_loop[1].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename arith_loop_2__mid_arith_arith_muxcy "arith_loop[2].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_2__mid_arith_arith_xor "arith_loop[2].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_2__arith_lut "arith_loop[2].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename arith_loop_3__mid_arith_arith_muxcy "arith_loop[3].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_3__mid_arith_arith_xor "arith_loop[3].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_3__arith_lut "arith_loop[3].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename arith_loop_4__mid_arith_arith_muxcy "arith_loop[4].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_4__mid_arith_arith_xor "arith_loop[4].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_4__arith_lut "arith_loop[4].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename arith_loop_5__mid_arith_arith_muxcy "arith_loop[5].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_5__mid_arith_arith_xor "arith_loop[5].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_5__arith_lut "arith_loop[5].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename arith_loop_6__mid_arith_arith_muxcy "arith_loop[6].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_6__mid_arith_arith_xor "arith_loop[6].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_6__arith_lut "arith_loop[6].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename arith_loop_7__msb_arith_arith_muxcy "arith_loop[7].msb_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_7__msb_arith_arith_xor "arith_loop[7].msb_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_7__msb_arith_arith_carry_out_lut "arith_loop[7].msb_arith.arith_carry_out_lut")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename arith_loop_7__msb_arith_arith_carry_out_xor "arith_loop[7].msb_arith.arith_carry_out_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename arith_loop_7__arith_lut "arith_loop[7].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance input_fetch_type_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0002") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_0__or_lut "alu_mux_loop[0].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_0__mux_lut "alu_mux_loop[0].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_0__shift_in_muxf5 "alu_mux_loop[0].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_1__or_lut "alu_mux_loop[1].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_1__mux_lut "alu_mux_loop[1].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_1__shift_in_muxf5 "alu_mux_loop[1].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_2__or_lut "alu_mux_loop[2].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_2__mux_lut "alu_mux_loop[2].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_2__shift_in_muxf5 "alu_mux_loop[2].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_3__or_lut "alu_mux_loop[3].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_3__mux_lut "alu_mux_loop[3].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_3__shift_in_muxf5 "alu_mux_loop[3].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_4__or_lut "alu_mux_loop[4].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_4__mux_lut "alu_mux_loop[4].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_4__shift_in_muxf5 "alu_mux_loop[4].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_5__or_lut "alu_mux_loop[5].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_5__mux_lut "alu_mux_loop[5].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_5__shift_in_muxf5 "alu_mux_loop[5].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_6__or_lut "alu_mux_loop[6].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_6__mux_lut "alu_mux_loop[6].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_6__shift_in_muxf5 "alu_mux_loop[6].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_7__or_lut "alu_mux_loop[7].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_7__mux_lut "alu_mux_loop[7].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename alu_mux_loop_7__shift_in_muxf5 "alu_mux_loop[7].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance io_decode_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0010") (owner "Xilinx"))
            )
            (instance write_active_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4000") (owner "Xilinx"))
            )
            (instance read_active_lut
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance stack_ram_inv
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_0__stack_bit "stack_ram_loop[0].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_1__stack_bit "stack_ram_loop[1].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_2__stack_bit "stack_ram_loop[2].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_3__stack_bit "stack_ram_loop[3].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_4__stack_bit "stack_ram_loop[4].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_5__stack_bit "stack_ram_loop[5].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_6__stack_bit "stack_ram_loop[6].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_7__stack_bit "stack_ram_loop[7].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_8__stack_bit "stack_ram_loop[8].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename stack_ram_loop_9__stack_bit "stack_ram_loop[9].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance stack_count_inv
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_0__lsb_stack_count_count_lut "stack_count_loop[0].lsb_stack_count.count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6555") (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_0__lsb_stack_count_count_muxcy "stack_count_loop[0].lsb_stack_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_0__lsb_stack_count_count_xor "stack_count_loop[0].lsb_stack_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_1__mid_stack_count_count_lut "stack_count_loop[1].mid_stack_count.count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A999") (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_1__mid_stack_count_count_muxcy "stack_count_loop[1].mid_stack_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_1__mid_stack_count_count_xor "stack_count_loop[1].mid_stack_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_2__mid_stack_count_count_lut "stack_count_loop[2].mid_stack_count.count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A999") (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_2__mid_stack_count_count_muxcy "stack_count_loop[2].mid_stack_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_2__mid_stack_count_count_xor "stack_count_loop[2].mid_stack_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_3__mid_stack_count_count_lut "stack_count_loop[3].mid_stack_count.count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A999") (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_3__mid_stack_count_count_muxcy "stack_count_loop[3].mid_stack_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_3__mid_stack_count_count_xor "stack_count_loop[3].mid_stack_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_4__msb_stack_count_count_lut "stack_count_loop[4].msb_stack_count.count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A999") (owner "Xilinx"))
            )
            (instance (rename stack_count_loop_4__msb_stack_count_count_xor "stack_count_loop[4].msb_stack_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reg_loop_0__operand_select_mux_1_renamed_0 "reg_loop[0].operand_select_mux_1")
              (viewRef view_1 (cellRef BUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reg_loop_1__operand_select_mux_1_renamed_1 "reg_loop[1].operand_select_mux_1")
              (viewRef view_1 (cellRef BUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reg_loop_2__operand_select_mux_1_renamed_2 "reg_loop[2].operand_select_mux_1")
              (viewRef view_1 (cellRef BUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reg_loop_3__operand_select_mux_1_renamed_3 "reg_loop[3].operand_select_mux_1")
              (viewRef view_1 (cellRef BUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef D (instanceRef reset_flop1))
                (portRef DI (instanceRef low_zero_muxcy))
                (portRef DI (instanceRef high_zero_cymux))
                (portRef LI (instanceRef zero_xor))
                (portRef DI (instanceRef parity_muxcy))
                (portRef CI (instanceRef sel_shadow_muxcy))
                (portRef LI (instanceRef carry_xor))
                (portRef DI (instanceRef pc_loop_0__pc_lsb_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pc_loop_0__pc_lsb_carry_pc_value_muxcy))
                (portRef DI (instanceRef pc_loop_1__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pc_loop_1__pc_mid_carry_pc_value_muxcy))
                (portRef DI (instanceRef pc_loop_2__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pc_loop_2__pc_mid_carry_pc_value_muxcy))
                (portRef DI (instanceRef pc_loop_3__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pc_loop_3__pc_mid_carry_pc_value_muxcy))
                (portRef DI (instanceRef pc_loop_4__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pc_loop_4__pc_mid_carry_pc_value_muxcy))
                (portRef DI (instanceRef pc_loop_5__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pc_loop_5__pc_mid_carry_pc_value_muxcy))
                (portRef DI (instanceRef pc_loop_6__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pc_loop_6__pc_mid_carry_pc_value_muxcy))
                (portRef DI (instanceRef pc_loop_7__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pc_loop_7__pc_mid_carry_pc_value_muxcy))
                (portRef DI (instanceRef pc_loop_8__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pc_loop_8__pc_mid_carry_pc_value_muxcy))
                (portRef DI (instanceRef arith_loop_0__lsb_arith_arith_carry_in_muxcy))
                (portRef CI (instanceRef stack_count_loop_0__lsb_stack_count_count_muxcy))
                (portRef CI (instanceRef stack_count_loop_0__lsb_stack_count_count_xor))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CI (instanceRef low_zero_muxcy))
                (portRef CI (instanceRef parity_muxcy))
                (portRef CI (instanceRef arith_loop_0__lsb_arith_arith_carry_in_muxcy))
              )
            )
            (net active_interrupt
              (joined
                (portRef Q (instanceRef int_flop))
                (portRef D (instanceRef ack_flop))
                (portRef CE (instanceRef shadow_carry_flop))
                (portRef CE (instanceRef shadow_zero_flop))
                (portRef S (instanceRef pc_loop_0__register_bit))
                (portRef S (instanceRef pc_loop_1__register_bit))
                (portRef S (instanceRef pc_loop_2__register_bit))
                (portRef S (instanceRef pc_loop_3__register_bit))
                (portRef S (instanceRef pc_loop_4__register_bit))
                (portRef S (instanceRef pc_loop_5__register_bit))
                (portRef S (instanceRef pc_loop_6__register_bit))
                (portRef S (instanceRef pc_loop_7__register_bit))
                (portRef S (instanceRef pc_loop_8__register_bit))
                (portRef S (instanceRef pc_loop_9__register_bit))
                (portRef I3 (instanceRef int_pulse_lut))
                (portRef I0 (instanceRef int_update_lut))
                (portRef I0 (instanceRef int_value_lut))
                (portRef I0 (instanceRef register_type_lut))
                (portRef I0 (instanceRef memory_type_lut))
                (portRef I0 (instanceRef io_decode_lut))
                (portRef I (instanceRef stack_count_inv))
              )
            )
            (net (rename address_0_ "address<0>")
              (joined
                (portRef (member address 9))
                (portRef Q (instanceRef pc_loop_0__register_bit))
                (portRef I2 (instanceRef pc_loop_0__value_select_mux))
                (portRef D (instanceRef stack_ram_loop_0__stack_bit))
              )
            )
            (net (rename address_1_ "address<1>")
              (joined
                (portRef (member address 8))
                (portRef Q (instanceRef pc_loop_1__register_bit))
                (portRef I2 (instanceRef pc_loop_1__value_select_mux))
                (portRef D (instanceRef stack_ram_loop_1__stack_bit))
              )
            )
            (net (rename address_2_ "address<2>")
              (joined
                (portRef (member address 7))
                (portRef Q (instanceRef pc_loop_2__register_bit))
                (portRef I2 (instanceRef pc_loop_2__value_select_mux))
                (portRef D (instanceRef stack_ram_loop_2__stack_bit))
              )
            )
            (net (rename address_3_ "address<3>")
              (joined
                (portRef (member address 6))
                (portRef Q (instanceRef pc_loop_3__register_bit))
                (portRef I2 (instanceRef pc_loop_3__value_select_mux))
                (portRef D (instanceRef stack_ram_loop_3__stack_bit))
              )
            )
            (net (rename address_4_ "address<4>")
              (joined
                (portRef (member address 5))
                (portRef Q (instanceRef pc_loop_4__register_bit))
                (portRef I2 (instanceRef pc_loop_4__value_select_mux))
                (portRef D (instanceRef stack_ram_loop_4__stack_bit))
              )
            )
            (net (rename address_5_ "address<5>")
              (joined
                (portRef (member address 4))
                (portRef Q (instanceRef pc_loop_5__register_bit))
                (portRef I2 (instanceRef pc_loop_5__value_select_mux))
                (portRef D (instanceRef stack_ram_loop_5__stack_bit))
              )
            )
            (net (rename address_6_ "address<6>")
              (joined
                (portRef (member address 3))
                (portRef Q (instanceRef pc_loop_6__register_bit))
                (portRef I2 (instanceRef pc_loop_6__value_select_mux))
                (portRef D (instanceRef stack_ram_loop_6__stack_bit))
              )
            )
            (net (rename address_7_ "address<7>")
              (joined
                (portRef (member address 2))
                (portRef Q (instanceRef pc_loop_7__register_bit))
                (portRef I2 (instanceRef pc_loop_7__value_select_mux))
                (portRef D (instanceRef stack_ram_loop_7__stack_bit))
              )
            )
            (net (rename address_8_ "address<8>")
              (joined
                (portRef (member address 1))
                (portRef Q (instanceRef pc_loop_8__register_bit))
                (portRef I2 (instanceRef pc_loop_8__value_select_mux))
                (portRef D (instanceRef stack_ram_loop_8__stack_bit))
              )
            )
            (net (rename address_9_ "address<9>")
              (joined
                (portRef (member address 0))
                (portRef Q (instanceRef pc_loop_9__register_bit))
                (portRef I2 (instanceRef pc_loop_9__value_select_mux))
                (portRef D (instanceRef stack_ram_loop_9__stack_bit))
              )
            )
            (net (rename alu_group_0_ "alu_group<0>")
              (joined
                (portRef O (instanceRef alu_mux_loop_0__or_lut))
                (portRef I0 (instanceRef alu_mux_loop_0__shift_in_muxf5))
              )
            )
            (net (rename alu_group_1_ "alu_group<1>")
              (joined
                (portRef O (instanceRef alu_mux_loop_1__or_lut))
                (portRef I0 (instanceRef alu_mux_loop_1__shift_in_muxf5))
              )
            )
            (net (rename alu_group_2_ "alu_group<2>")
              (joined
                (portRef O (instanceRef alu_mux_loop_2__or_lut))
                (portRef I0 (instanceRef alu_mux_loop_2__shift_in_muxf5))
              )
            )
            (net (rename alu_group_3_ "alu_group<3>")
              (joined
                (portRef O (instanceRef alu_mux_loop_3__or_lut))
                (portRef I0 (instanceRef alu_mux_loop_3__shift_in_muxf5))
              )
            )
            (net (rename alu_group_4_ "alu_group<4>")
              (joined
                (portRef O (instanceRef alu_mux_loop_4__or_lut))
                (portRef I0 (instanceRef alu_mux_loop_4__shift_in_muxf5))
              )
            )
            (net (rename alu_group_5_ "alu_group<5>")
              (joined
                (portRef O (instanceRef alu_mux_loop_5__or_lut))
                (portRef I0 (instanceRef alu_mux_loop_5__shift_in_muxf5))
              )
            )
            (net (rename alu_group_6_ "alu_group<6>")
              (joined
                (portRef O (instanceRef alu_mux_loop_6__or_lut))
                (portRef I0 (instanceRef alu_mux_loop_6__shift_in_muxf5))
              )
            )
            (net (rename alu_group_7_ "alu_group<7>")
              (joined
                (portRef O (instanceRef alu_mux_loop_7__or_lut))
                (portRef I0 (instanceRef alu_mux_loop_7__shift_in_muxf5))
              )
            )
            (net (rename alu_result_0_ "alu_result<0>")
              (joined
                (portRef I0 (instanceRef low_zero_lut))
                (portRef D (instanceRef reg_loop_0__register_bit))
                (portRef O (instanceRef alu_mux_loop_0__shift_in_muxf5))
              )
            )
            (net (rename alu_result_1_ "alu_result<1>")
              (joined
                (portRef I1 (instanceRef low_zero_lut))
                (portRef D (instanceRef reg_loop_1__register_bit))
                (portRef O (instanceRef alu_mux_loop_1__shift_in_muxf5))
              )
            )
            (net (rename alu_result_2_ "alu_result<2>")
              (joined
                (portRef I2 (instanceRef low_zero_lut))
                (portRef D (instanceRef reg_loop_2__register_bit))
                (portRef O (instanceRef alu_mux_loop_2__shift_in_muxf5))
              )
            )
            (net (rename alu_result_3_ "alu_result<3>")
              (joined
                (portRef I3 (instanceRef low_zero_lut))
                (portRef D (instanceRef reg_loop_3__register_bit))
                (portRef O (instanceRef alu_mux_loop_3__shift_in_muxf5))
              )
            )
            (net (rename alu_result_4_ "alu_result<4>")
              (joined
                (portRef I0 (instanceRef high_zero_lut))
                (portRef D (instanceRef reg_loop_4__register_bit))
                (portRef O (instanceRef alu_mux_loop_4__shift_in_muxf5))
              )
            )
            (net (rename alu_result_5_ "alu_result<5>")
              (joined
                (portRef I1 (instanceRef high_zero_lut))
                (portRef D (instanceRef reg_loop_5__register_bit))
                (portRef O (instanceRef alu_mux_loop_5__shift_in_muxf5))
              )
            )
            (net (rename alu_result_6_ "alu_result<6>")
              (joined
                (portRef I2 (instanceRef high_zero_lut))
                (portRef D (instanceRef reg_loop_6__register_bit))
                (portRef O (instanceRef alu_mux_loop_6__shift_in_muxf5))
              )
            )
            (net (rename alu_result_7_ "alu_result<7>")
              (joined
                (portRef I3 (instanceRef high_zero_lut))
                (portRef D (instanceRef reg_loop_7__register_bit))
                (portRef O (instanceRef alu_mux_loop_7__shift_in_muxf5))
              )
            )
            (net arith_carry
              (joined
                (portRef Q (instanceRef arith_loop_7__msb_arith_arith_carry_flop))
                (portRef I0 (instanceRef sel_arith_carry_lut))
                (portRef DI (instanceRef sel_arith_muxcy))
              )
            )
            (net arith_carry_in
              (joined
                (portRef O (instanceRef arith_loop_0__lsb_arith_arith_carry_in_muxcy))
                (portRef CI (instanceRef arith_loop_0__lsb_arith_arith_muxcy))
                (portRef CI (instanceRef arith_loop_0__lsb_arith_arith_xor))
              )
            )
            (net arith_carry_out
              (joined
                (portRef D (instanceRef arith_loop_7__msb_arith_arith_carry_flop))
                (portRef O (instanceRef arith_loop_7__msb_arith_arith_carry_out_xor))
              )
            )
            (net (rename arith_internal_carry_0_ "arith_internal_carry<0>")
              (joined
                (portRef O (instanceRef arith_loop_0__lsb_arith_arith_muxcy))
                (portRef CI (instanceRef arith_loop_1__mid_arith_arith_muxcy))
                (portRef CI (instanceRef arith_loop_1__mid_arith_arith_xor))
              )
            )
            (net (rename arith_internal_carry_1_ "arith_internal_carry<1>")
              (joined
                (portRef O (instanceRef arith_loop_1__mid_arith_arith_muxcy))
                (portRef CI (instanceRef arith_loop_2__mid_arith_arith_muxcy))
                (portRef CI (instanceRef arith_loop_2__mid_arith_arith_xor))
              )
            )
            (net (rename arith_internal_carry_2_ "arith_internal_carry<2>")
              (joined
                (portRef O (instanceRef arith_loop_2__mid_arith_arith_muxcy))
                (portRef CI (instanceRef arith_loop_3__mid_arith_arith_muxcy))
                (portRef CI (instanceRef arith_loop_3__mid_arith_arith_xor))
              )
            )
            (net (rename arith_internal_carry_3_ "arith_internal_carry<3>")
              (joined
                (portRef O (instanceRef arith_loop_3__mid_arith_arith_muxcy))
                (portRef CI (instanceRef arith_loop_4__mid_arith_arith_muxcy))
                (portRef CI (instanceRef arith_loop_4__mid_arith_arith_xor))
              )
            )
            (net (rename arith_internal_carry_4_ "arith_internal_carry<4>")
              (joined
                (portRef O (instanceRef arith_loop_4__mid_arith_arith_muxcy))
                (portRef CI (instanceRef arith_loop_5__mid_arith_arith_muxcy))
                (portRef CI (instanceRef arith_loop_5__mid_arith_arith_xor))
              )
            )
            (net (rename arith_internal_carry_5_ "arith_internal_carry<5>")
              (joined
                (portRef O (instanceRef arith_loop_5__mid_arith_arith_muxcy))
                (portRef CI (instanceRef arith_loop_6__mid_arith_arith_muxcy))
                (portRef CI (instanceRef arith_loop_6__mid_arith_arith_xor))
              )
            )
            (net (rename arith_internal_carry_6_ "arith_internal_carry<6>")
              (joined
                (portRef O (instanceRef arith_loop_6__mid_arith_arith_muxcy))
                (portRef CI (instanceRef arith_loop_7__msb_arith_arith_muxcy))
                (portRef CI (instanceRef arith_loop_7__msb_arith_arith_xor))
              )
            )
            (net (rename arith_internal_carry_7_ "arith_internal_carry<7>")
              (joined
                (portRef O (instanceRef arith_loop_7__msb_arith_arith_muxcy))
                (portRef CI (instanceRef arith_loop_7__msb_arith_arith_carry_out_xor))
              )
            )
            (net (rename arith_result_0_ "arith_result<0>")
              (joined
                (portRef Q (instanceRef arith_loop_0__arith_flop))
                (portRef I1 (instanceRef alu_mux_loop_0__or_lut))
              )
            )
            (net (rename arith_result_1_ "arith_result<1>")
              (joined
                (portRef Q (instanceRef arith_loop_1__arith_flop))
                (portRef I1 (instanceRef alu_mux_loop_1__or_lut))
              )
            )
            (net (rename arith_result_2_ "arith_result<2>")
              (joined
                (portRef Q (instanceRef arith_loop_2__arith_flop))
                (portRef I1 (instanceRef alu_mux_loop_2__or_lut))
              )
            )
            (net (rename arith_result_3_ "arith_result<3>")
              (joined
                (portRef Q (instanceRef arith_loop_3__arith_flop))
                (portRef I1 (instanceRef alu_mux_loop_3__or_lut))
              )
            )
            (net (rename arith_result_4_ "arith_result<4>")
              (joined
                (portRef Q (instanceRef arith_loop_4__arith_flop))
                (portRef I1 (instanceRef alu_mux_loop_4__or_lut))
              )
            )
            (net (rename arith_result_5_ "arith_result<5>")
              (joined
                (portRef Q (instanceRef arith_loop_5__arith_flop))
                (portRef I1 (instanceRef alu_mux_loop_5__or_lut))
              )
            )
            (net (rename arith_result_6_ "arith_result<6>")
              (joined
                (portRef Q (instanceRef arith_loop_6__arith_flop))
                (portRef I1 (instanceRef alu_mux_loop_6__or_lut))
              )
            )
            (net (rename arith_result_7_ "arith_result<7>")
              (joined
                (portRef Q (instanceRef arith_loop_7__arith_flop))
                (portRef I1 (instanceRef alu_mux_loop_7__or_lut))
              )
            )
            (net (rename arith_value_0_ "arith_value<0>")
              (joined
                (portRef D (instanceRef arith_loop_0__arith_flop))
                (portRef O (instanceRef arith_loop_0__lsb_arith_arith_xor))
              )
            )
            (net (rename arith_value_1_ "arith_value<1>")
              (joined
                (portRef D (instanceRef arith_loop_1__arith_flop))
                (portRef O (instanceRef arith_loop_1__mid_arith_arith_xor))
              )
            )
            (net (rename arith_value_2_ "arith_value<2>")
              (joined
                (portRef D (instanceRef arith_loop_2__arith_flop))
                (portRef O (instanceRef arith_loop_2__mid_arith_arith_xor))
              )
            )
            (net (rename arith_value_3_ "arith_value<3>")
              (joined
                (portRef D (instanceRef arith_loop_3__arith_flop))
                (portRef O (instanceRef arith_loop_3__mid_arith_arith_xor))
              )
            )
            (net (rename arith_value_4_ "arith_value<4>")
              (joined
                (portRef D (instanceRef arith_loop_4__arith_flop))
                (portRef O (instanceRef arith_loop_4__mid_arith_arith_xor))
              )
            )
            (net (rename arith_value_5_ "arith_value<5>")
              (joined
                (portRef D (instanceRef arith_loop_5__arith_flop))
                (portRef O (instanceRef arith_loop_5__mid_arith_arith_xor))
              )
            )
            (net (rename arith_value_6_ "arith_value<6>")
              (joined
                (portRef D (instanceRef arith_loop_6__arith_flop))
                (portRef O (instanceRef arith_loop_6__mid_arith_arith_xor))
              )
            )
            (net (rename arith_value_7_ "arith_value<7>")
              (joined
                (portRef D (instanceRef arith_loop_7__arith_flop))
                (portRef O (instanceRef arith_loop_7__msb_arith_arith_xor))
              )
            )
            (net call_type
              (joined
                (portRef O (instanceRef call_type_lut))
                (portRef I3 (instanceRef stack_count_loop_1__mid_stack_count_count_lut))
                (portRef I3 (instanceRef stack_count_loop_2__mid_stack_count_count_lut))
                (portRef I3 (instanceRef stack_count_loop_3__mid_stack_count_count_lut))
                (portRef I3 (instanceRef stack_count_loop_4__msb_stack_count_count_lut))
              )
            )
            (net carry_fast_route
              (joined
                (portRef D (instanceRef carry_flag_flop))
                (portRef O (instanceRef carry_xor))
              )
            )
            (net carry_flag
              (joined
                (portRef D (instanceRef shadow_carry_flop))
                (portRef Q (instanceRef carry_flag_flop))
                (portRef I0 (instanceRef condition_met_lut))
                (portRef I1 (instanceRef low_shift_in_lut))
                (portRef I2 (instanceRef arith_loop_0__lsb_arith_arith_carry_in_lut))
              )
            )
            (net clean_int
              (joined
                (portRef Q (instanceRef int_capture_flop))
                (portRef I1 (instanceRef int_pulse_lut))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef C (instanceRef toggle_flop))
                (portRef C (instanceRef reset_flop1))
                (portRef C (instanceRef reset_flop2))
                (portRef C (instanceRef int_capture_flop))
                (portRef C (instanceRef int_flop))
                (portRef C (instanceRef ack_flop))
                (portRef C (instanceRef shadow_carry_flop))
                (portRef C (instanceRef shadow_zero_flop))
                (portRef C (instanceRef int_enable_flop))
                (portRef C (instanceRef flag_write_flop))
                (portRef C (instanceRef zero_flag_flop))
                (portRef C (instanceRef carry_flag_flop))
                (portRef C (instanceRef pc_loop_0__register_bit))
                (portRef C (instanceRef pc_loop_1__register_bit))
                (portRef C (instanceRef pc_loop_2__register_bit))
                (portRef C (instanceRef pc_loop_3__register_bit))
                (portRef C (instanceRef pc_loop_4__register_bit))
                (portRef C (instanceRef pc_loop_5__register_bit))
                (portRef C (instanceRef pc_loop_6__register_bit))
                (portRef C (instanceRef pc_loop_7__register_bit))
                (portRef C (instanceRef pc_loop_8__register_bit))
                (portRef C (instanceRef pc_loop_9__register_bit))
                (portRef C (instanceRef register_write_flop))
                (portRef C (instanceRef memory_write_flop))
                (portRef C (instanceRef store_loop_0__store_flop))
                (portRef C (instanceRef store_loop_1__store_flop))
                (portRef C (instanceRef store_loop_2__store_flop))
                (portRef C (instanceRef store_loop_3__store_flop))
                (portRef C (instanceRef store_loop_4__store_flop))
                (portRef C (instanceRef store_loop_5__store_flop))
                (portRef C (instanceRef store_loop_6__store_flop))
                (portRef C (instanceRef store_loop_7__store_flop))
                (portRef C (instanceRef logical_loop_0__logical_flop))
                (portRef C (instanceRef logical_loop_1__logical_flop))
                (portRef C (instanceRef logical_loop_2__logical_flop))
                (portRef C (instanceRef logical_loop_3__logical_flop))
                (portRef C (instanceRef logical_loop_4__logical_flop))
                (portRef C (instanceRef logical_loop_5__logical_flop))
                (portRef C (instanceRef logical_loop_6__logical_flop))
                (portRef C (instanceRef logical_loop_7__logical_flop))
                (portRef C (instanceRef pipeline_bit))
                (portRef C (instanceRef shift_loop_0__shift_flop))
                (portRef C (instanceRef shift_loop_1__shift_flop))
                (portRef C (instanceRef shift_loop_2__shift_flop))
                (portRef C (instanceRef shift_loop_3__shift_flop))
                (portRef C (instanceRef shift_loop_4__shift_flop))
                (portRef C (instanceRef shift_loop_5__shift_flop))
                (portRef C (instanceRef shift_loop_6__shift_flop))
                (portRef C (instanceRef shift_loop_7__shift_flop))
                (portRef C (instanceRef arith_loop_0__arith_flop))
                (portRef C (instanceRef arith_loop_1__arith_flop))
                (portRef C (instanceRef arith_loop_2__arith_flop))
                (portRef C (instanceRef arith_loop_3__arith_flop))
                (portRef C (instanceRef arith_loop_4__arith_flop))
                (portRef C (instanceRef arith_loop_5__arith_flop))
                (portRef C (instanceRef arith_loop_6__arith_flop))
                (portRef C (instanceRef arith_loop_7__msb_arith_arith_carry_flop))
                (portRef C (instanceRef arith_loop_7__arith_flop))
                (portRef C (instanceRef sel_group_flop))
                (portRef C (instanceRef write_strobe_flop))
                (portRef C (instanceRef read_strobe_flop))
                (portRef C (instanceRef stack_ram_loop_0__stack_flop))
                (portRef C (instanceRef stack_ram_loop_1__stack_flop))
                (portRef C (instanceRef stack_ram_loop_2__stack_flop))
                (portRef C (instanceRef stack_ram_loop_3__stack_flop))
                (portRef C (instanceRef stack_ram_loop_4__stack_flop))
                (portRef C (instanceRef stack_ram_loop_5__stack_flop))
                (portRef C (instanceRef stack_ram_loop_6__stack_flop))
                (portRef C (instanceRef stack_ram_loop_7__stack_flop))
                (portRef C (instanceRef stack_ram_loop_8__stack_flop))
                (portRef C (instanceRef stack_ram_loop_9__stack_flop))
                (portRef C (instanceRef stack_count_loop_0__register_bit))
                (portRef C (instanceRef stack_count_loop_1__register_bit))
                (portRef C (instanceRef stack_count_loop_2__register_bit))
                (portRef C (instanceRef stack_count_loop_3__register_bit))
                (portRef C (instanceRef stack_count_loop_4__register_bit))
                (portRef WCLK (instanceRef reg_loop_0__register_bit))
                (portRef WCLK (instanceRef reg_loop_1__register_bit))
                (portRef WCLK (instanceRef reg_loop_2__register_bit))
                (portRef WCLK (instanceRef reg_loop_3__register_bit))
                (portRef WCLK (instanceRef reg_loop_4__register_bit))
                (portRef WCLK (instanceRef reg_loop_5__register_bit))
                (portRef WCLK (instanceRef reg_loop_6__register_bit))
                (portRef WCLK (instanceRef reg_loop_7__register_bit))
                (portRef WCLK (instanceRef store_loop_0__memory_bit))
                (portRef WCLK (instanceRef store_loop_1__memory_bit))
                (portRef WCLK (instanceRef store_loop_2__memory_bit))
                (portRef WCLK (instanceRef store_loop_3__memory_bit))
                (portRef WCLK (instanceRef store_loop_4__memory_bit))
                (portRef WCLK (instanceRef store_loop_5__memory_bit))
                (portRef WCLK (instanceRef store_loop_6__memory_bit))
                (portRef WCLK (instanceRef store_loop_7__memory_bit))
                (portRef WCLK (instanceRef stack_ram_loop_0__stack_bit))
                (portRef WCLK (instanceRef stack_ram_loop_1__stack_bit))
                (portRef WCLK (instanceRef stack_ram_loop_2__stack_bit))
                (portRef WCLK (instanceRef stack_ram_loop_3__stack_bit))
                (portRef WCLK (instanceRef stack_ram_loop_4__stack_bit))
                (portRef WCLK (instanceRef stack_ram_loop_5__stack_bit))
                (portRef WCLK (instanceRef stack_ram_loop_6__stack_bit))
                (portRef WCLK (instanceRef stack_ram_loop_7__stack_bit))
                (portRef WCLK (instanceRef stack_ram_loop_8__stack_bit))
                (portRef WCLK (instanceRef stack_ram_loop_9__stack_bit))
              )
            )
            (net condition_met
              (joined
                (portRef O (instanceRef condition_met_lut))
                (portRef I1 (instanceRef normal_count_lut))
                (portRef I1 (instanceRef valid_move_lut))
              )
            )
            (net flag_enable
              (joined
                (portRef CE (instanceRef zero_flag_flop))
                (portRef CE (instanceRef carry_flag_flop))
                (portRef O (instanceRef flag_enable_lut))
              )
            )
            (net flag_type
              (joined
                (portRef D (instanceRef flag_write_flop))
                (portRef O (instanceRef flag_type_lut))
              )
            )
            (net flag_write
              (joined
                (portRef Q (instanceRef flag_write_flop))
                (portRef I1 (instanceRef flag_enable_lut))
              )
            )
            (net (rename half_arith_0_ "half_arith<0>")
              (joined
                (portRef S (instanceRef arith_loop_0__lsb_arith_arith_muxcy))
                (portRef LI (instanceRef arith_loop_0__lsb_arith_arith_xor))
                (portRef O (instanceRef arith_loop_0__arith_lut))
              )
            )
            (net (rename half_arith_1_ "half_arith<1>")
              (joined
                (portRef S (instanceRef arith_loop_1__mid_arith_arith_muxcy))
                (portRef LI (instanceRef arith_loop_1__mid_arith_arith_xor))
                (portRef O (instanceRef arith_loop_1__arith_lut))
              )
            )
            (net (rename half_arith_2_ "half_arith<2>")
              (joined
                (portRef S (instanceRef arith_loop_2__mid_arith_arith_muxcy))
                (portRef LI (instanceRef arith_loop_2__mid_arith_arith_xor))
                (portRef O (instanceRef arith_loop_2__arith_lut))
              )
            )
            (net (rename half_arith_3_ "half_arith<3>")
              (joined
                (portRef S (instanceRef arith_loop_3__mid_arith_arith_muxcy))
                (portRef LI (instanceRef arith_loop_3__mid_arith_arith_xor))
                (portRef O (instanceRef arith_loop_3__arith_lut))
              )
            )
            (net (rename half_arith_4_ "half_arith<4>")
              (joined
                (portRef S (instanceRef arith_loop_4__mid_arith_arith_muxcy))
                (portRef LI (instanceRef arith_loop_4__mid_arith_arith_xor))
                (portRef O (instanceRef arith_loop_4__arith_lut))
              )
            )
            (net (rename half_arith_5_ "half_arith<5>")
              (joined
                (portRef S (instanceRef arith_loop_5__mid_arith_arith_muxcy))
                (portRef LI (instanceRef arith_loop_5__mid_arith_arith_xor))
                (portRef O (instanceRef arith_loop_5__arith_lut))
              )
            )
            (net (rename half_arith_6_ "half_arith<6>")
              (joined
                (portRef S (instanceRef arith_loop_6__mid_arith_arith_muxcy))
                (portRef LI (instanceRef arith_loop_6__mid_arith_arith_xor))
                (portRef O (instanceRef arith_loop_6__arith_lut))
              )
            )
            (net (rename half_arith_7_ "half_arith<7>")
              (joined
                (portRef S (instanceRef arith_loop_7__msb_arith_arith_muxcy))
                (portRef LI (instanceRef arith_loop_7__msb_arith_arith_xor))
                (portRef O (instanceRef arith_loop_7__arith_lut))
              )
            )
            (net (rename half_stack_address_0_ "half_stack_address<0>")
              (joined
                (portRef O (instanceRef stack_count_loop_0__lsb_stack_count_count_lut))
                (portRef S (instanceRef stack_count_loop_0__lsb_stack_count_count_muxcy))
                (portRef LI (instanceRef stack_count_loop_0__lsb_stack_count_count_xor))
              )
            )
            (net (rename half_stack_address_1_ "half_stack_address<1>")
              (joined
                (portRef O (instanceRef stack_count_loop_1__mid_stack_count_count_lut))
                (portRef S (instanceRef stack_count_loop_1__mid_stack_count_count_muxcy))
                (portRef LI (instanceRef stack_count_loop_1__mid_stack_count_count_xor))
              )
            )
            (net (rename half_stack_address_2_ "half_stack_address<2>")
              (joined
                (portRef O (instanceRef stack_count_loop_2__mid_stack_count_count_lut))
                (portRef S (instanceRef stack_count_loop_2__mid_stack_count_count_muxcy))
                (portRef LI (instanceRef stack_count_loop_2__mid_stack_count_count_xor))
              )
            )
            (net (rename half_stack_address_3_ "half_stack_address<3>")
              (joined
                (portRef O (instanceRef stack_count_loop_3__mid_stack_count_count_lut))
                (portRef S (instanceRef stack_count_loop_3__mid_stack_count_count_muxcy))
                (portRef LI (instanceRef stack_count_loop_3__mid_stack_count_count_xor))
              )
            )
            (net (rename half_stack_address_4_ "half_stack_address<4>")
              (joined
                (portRef O (instanceRef stack_count_loop_4__msb_stack_count_count_lut))
                (portRef LI (instanceRef stack_count_loop_4__msb_stack_count_count_xor))
              )
            )
            (net high_parity
              (joined
                (portRef O (instanceRef high_parity_lut))
                (portRef LI (instanceRef parity_xor))
              )
            )
            (net high_shift_in
              (joined
                (portRef O (instanceRef high_shift_in_lut))
                (portRef I1 (instanceRef shift_in_muxf5))
              )
            )
            (net high_zero
              (joined
                (portRef O (instanceRef high_zero_lut))
                (portRef S (instanceRef high_zero_cymux))
              )
            )
            (net high_zero_carry
              (joined
                (portRef O (instanceRef high_zero_cymux))
                (portRef CI (instanceRef zero_cymux))
              )
            )
            (net (rename in_port_0_ "in_port<0>")
              (joined
                (portRef (member in_port 7))
                (portRef I1 (instanceRef alu_mux_loop_0__mux_lut))
              )
            )
            (net (rename in_port_1_ "in_port<1>")
              (joined
                (portRef (member in_port 6))
                (portRef I1 (instanceRef alu_mux_loop_1__mux_lut))
              )
            )
            (net (rename in_port_2_ "in_port<2>")
              (joined
                (portRef (member in_port 5))
                (portRef I1 (instanceRef alu_mux_loop_2__mux_lut))
              )
            )
            (net (rename in_port_3_ "in_port<3>")
              (joined
                (portRef (member in_port 4))
                (portRef I1 (instanceRef alu_mux_loop_3__mux_lut))
              )
            )
            (net (rename in_port_4_ "in_port<4>")
              (joined
                (portRef (member in_port 3))
                (portRef I1 (instanceRef alu_mux_loop_4__mux_lut))
              )
            )
            (net (rename in_port_5_ "in_port<5>")
              (joined
                (portRef (member in_port 2))
                (portRef I1 (instanceRef alu_mux_loop_5__mux_lut))
              )
            )
            (net (rename in_port_6_ "in_port<6>")
              (joined
                (portRef (member in_port 1))
                (portRef I1 (instanceRef alu_mux_loop_6__mux_lut))
              )
            )
            (net (rename in_port_7_ "in_port<7>")
              (joined
                (portRef (member in_port 0))
                (portRef I1 (instanceRef alu_mux_loop_7__mux_lut))
              )
            )
            (net (rename inc_pc_value_0_ "inc_pc_value<0>")
              (joined
                (portRef D (instanceRef pc_loop_0__register_bit))
                (portRef O (instanceRef pc_loop_0__pc_lsb_carry_pc_value_xor))
              )
            )
            (net (rename inc_pc_value_1_ "inc_pc_value<1>")
              (joined
                (portRef D (instanceRef pc_loop_1__register_bit))
                (portRef O (instanceRef pc_loop_1__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename inc_pc_value_2_ "inc_pc_value<2>")
              (joined
                (portRef D (instanceRef pc_loop_2__register_bit))
                (portRef O (instanceRef pc_loop_2__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename inc_pc_value_3_ "inc_pc_value<3>")
              (joined
                (portRef D (instanceRef pc_loop_3__register_bit))
                (portRef O (instanceRef pc_loop_3__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename inc_pc_value_4_ "inc_pc_value<4>")
              (joined
                (portRef D (instanceRef pc_loop_4__register_bit))
                (portRef O (instanceRef pc_loop_4__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename inc_pc_value_5_ "inc_pc_value<5>")
              (joined
                (portRef D (instanceRef pc_loop_5__register_bit))
                (portRef O (instanceRef pc_loop_5__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename inc_pc_value_6_ "inc_pc_value<6>")
              (joined
                (portRef D (instanceRef pc_loop_6__register_bit))
                (portRef O (instanceRef pc_loop_6__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename inc_pc_value_7_ "inc_pc_value<7>")
              (joined
                (portRef D (instanceRef pc_loop_7__register_bit))
                (portRef O (instanceRef pc_loop_7__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename inc_pc_value_8_ "inc_pc_value<8>")
              (joined
                (portRef D (instanceRef pc_loop_8__register_bit))
                (portRef O (instanceRef pc_loop_8__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename inc_pc_value_9_ "inc_pc_value<9>")
              (joined
                (portRef D (instanceRef pc_loop_9__register_bit))
                (portRef O (instanceRef pc_loop_9__pc_msb_carry_pc_value_xor))
              )
            )
            (net (rename inc_pc_vector_0_ "inc_pc_vector<0>")
              (joined
                (portRef I1 (instanceRef pc_loop_0__value_select_mux))
                (portRef O (instanceRef pc_loop_0__pc_lsb_carry_pc_vector_xor))
              )
            )
            (net (rename inc_pc_vector_1_ "inc_pc_vector<1>")
              (joined
                (portRef I1 (instanceRef pc_loop_1__value_select_mux))
                (portRef O (instanceRef pc_loop_1__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename inc_pc_vector_2_ "inc_pc_vector<2>")
              (joined
                (portRef I1 (instanceRef pc_loop_2__value_select_mux))
                (portRef O (instanceRef pc_loop_2__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename inc_pc_vector_3_ "inc_pc_vector<3>")
              (joined
                (portRef I1 (instanceRef pc_loop_3__value_select_mux))
                (portRef O (instanceRef pc_loop_3__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename inc_pc_vector_4_ "inc_pc_vector<4>")
              (joined
                (portRef I1 (instanceRef pc_loop_4__value_select_mux))
                (portRef O (instanceRef pc_loop_4__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename inc_pc_vector_5_ "inc_pc_vector<5>")
              (joined
                (portRef I1 (instanceRef pc_loop_5__value_select_mux))
                (portRef O (instanceRef pc_loop_5__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename inc_pc_vector_6_ "inc_pc_vector<6>")
              (joined
                (portRef I1 (instanceRef pc_loop_6__value_select_mux))
                (portRef O (instanceRef pc_loop_6__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename inc_pc_vector_7_ "inc_pc_vector<7>")
              (joined
                (portRef I1 (instanceRef pc_loop_7__value_select_mux))
                (portRef O (instanceRef pc_loop_7__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename inc_pc_vector_8_ "inc_pc_vector<8>")
              (joined
                (portRef I1 (instanceRef pc_loop_8__value_select_mux))
                (portRef O (instanceRef pc_loop_8__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename inc_pc_vector_9_ "inc_pc_vector<9>")
              (joined
                (portRef I1 (instanceRef pc_loop_9__value_select_mux))
                (portRef O (instanceRef pc_loop_9__pc_msb_carry_pc_vector_xor))
              )
            )
            (net input_fetch_type
              (joined
                (portRef D (instanceRef sel_group_flop))
                (portRef O (instanceRef input_fetch_type_lut))
              )
            )
            (net (rename input_group_0_ "input_group<0>")
              (joined
                (portRef O (instanceRef alu_mux_loop_0__mux_lut))
                (portRef I1 (instanceRef alu_mux_loop_0__shift_in_muxf5))
              )
            )
            (net (rename input_group_1_ "input_group<1>")
              (joined
                (portRef O (instanceRef alu_mux_loop_1__mux_lut))
                (portRef I1 (instanceRef alu_mux_loop_1__shift_in_muxf5))
              )
            )
            (net (rename input_group_2_ "input_group<2>")
              (joined
                (portRef O (instanceRef alu_mux_loop_2__mux_lut))
                (portRef I1 (instanceRef alu_mux_loop_2__shift_in_muxf5))
              )
            )
            (net (rename input_group_3_ "input_group<3>")
              (joined
                (portRef O (instanceRef alu_mux_loop_3__mux_lut))
                (portRef I1 (instanceRef alu_mux_loop_3__shift_in_muxf5))
              )
            )
            (net (rename input_group_4_ "input_group<4>")
              (joined
                (portRef O (instanceRef alu_mux_loop_4__mux_lut))
                (portRef I1 (instanceRef alu_mux_loop_4__shift_in_muxf5))
              )
            )
            (net (rename input_group_5_ "input_group<5>")
              (joined
                (portRef O (instanceRef alu_mux_loop_5__mux_lut))
                (portRef I1 (instanceRef alu_mux_loop_5__shift_in_muxf5))
              )
            )
            (net (rename input_group_6_ "input_group<6>")
              (joined
                (portRef O (instanceRef alu_mux_loop_6__mux_lut))
                (portRef I1 (instanceRef alu_mux_loop_6__shift_in_muxf5))
              )
            )
            (net (rename input_group_7_ "input_group<7>")
              (joined
                (portRef O (instanceRef alu_mux_loop_7__mux_lut))
                (portRef I1 (instanceRef alu_mux_loop_7__shift_in_muxf5))
              )
            )
            (net (rename instruction_0_ "instruction<0>")
              (joined
                (portRef (member instruction 17))
                (portRef I1 (instanceRef int_value_lut))
                (portRef I1 (instanceRef pc_loop_0__vector_select_mux))
                (portRef I1 (instanceRef reg_loop_0__operand_select_mux))
                (portRef I2 (instanceRef high_shift_in_lut))
              )
            )
            (net (rename instruction_10_ "instruction<10>")
              (joined
                (portRef (member instruction 7))
                (portRef I2 (instanceRef condition_met_lut))
                (portRef A2 (instanceRef reg_loop_0__register_bit))
                (portRef A2 (instanceRef reg_loop_1__register_bit))
                (portRef A2 (instanceRef reg_loop_2__register_bit))
                (portRef A2 (instanceRef reg_loop_3__register_bit))
                (portRef A2 (instanceRef reg_loop_4__register_bit))
                (portRef A2 (instanceRef reg_loop_5__register_bit))
                (portRef A2 (instanceRef reg_loop_6__register_bit))
                (portRef A2 (instanceRef reg_loop_7__register_bit))
              )
            )
            (net (rename instruction_11_ "instruction<11>")
              (joined
                (portRef (member instruction 6))
                (portRef I3 (instanceRef condition_met_lut))
                (portRef A3 (instanceRef reg_loop_0__register_bit))
                (portRef A3 (instanceRef reg_loop_1__register_bit))
                (portRef A3 (instanceRef reg_loop_2__register_bit))
                (portRef A3 (instanceRef reg_loop_3__register_bit))
                (portRef A3 (instanceRef reg_loop_4__register_bit))
                (portRef A3 (instanceRef reg_loop_5__register_bit))
                (portRef A3 (instanceRef reg_loop_6__register_bit))
                (portRef A3 (instanceRef reg_loop_7__register_bit))
              )
            )
            (net (rename instruction_12_ "instruction<12>")
              (joined
                (portRef (member instruction 5))
                (portRef I0 (instanceRef normal_count_lut))
                (portRef I0 (instanceRef valid_move_lut))
                (portRef I0 (instanceRef reg_loop_0__operand_select_mux))
                (portRef I0 (instanceRef reg_loop_1__operand_select_mux))
                (portRef I0 (instanceRef reg_loop_2__operand_select_mux))
                (portRef I0 (instanceRef reg_loop_3__operand_select_mux))
                (portRef I0 (instanceRef reg_loop_4__operand_select_mux))
                (portRef I0 (instanceRef reg_loop_5__operand_select_mux))
                (portRef I0 (instanceRef reg_loop_6__operand_select_mux))
                (portRef I0 (instanceRef reg_loop_7__operand_select_mux))
              )
            )
            (net (rename instruction_13_ "instruction<13>")
              (joined
                (portRef (member instruction 4))
                (portRef I1 (instanceRef sel_parity_lut))
                (portRef CI (instanceRef pc_loop_0__pc_lsb_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_0__pc_lsb_carry_pc_vector_xor))
                (portRef I1 (instanceRef memory_enable_lut))
                (portRef I2 (instanceRef logical_loop_0__logical_lut))
                (portRef I2 (instanceRef logical_loop_1__logical_lut))
                (portRef I2 (instanceRef logical_loop_2__logical_lut))
                (portRef I2 (instanceRef logical_loop_3__logical_lut))
                (portRef I2 (instanceRef logical_loop_4__logical_lut))
                (portRef I2 (instanceRef logical_loop_5__logical_lut))
                (portRef I2 (instanceRef logical_loop_6__logical_lut))
                (portRef I2 (instanceRef logical_loop_7__logical_lut))
                (portRef I0 (instanceRef arith_loop_0__lsb_arith_arith_carry_in_lut))
                (portRef I0 (instanceRef alu_mux_loop_0__mux_lut))
                (portRef I0 (instanceRef alu_mux_loop_1__mux_lut))
                (portRef I0 (instanceRef alu_mux_loop_2__mux_lut))
                (portRef I0 (instanceRef alu_mux_loop_3__mux_lut))
                (portRef I0 (instanceRef alu_mux_loop_4__mux_lut))
                (portRef I0 (instanceRef alu_mux_loop_5__mux_lut))
                (portRef I0 (instanceRef alu_mux_loop_6__mux_lut))
                (portRef I0 (instanceRef alu_mux_loop_7__mux_lut))
                (portRef I1 (instanceRef io_decode_lut))
              )
            )
            (net (rename instruction_14_ "instruction<14>")
              (joined
                (portRef (member instruction 3))
                (portRef I0 (instanceRef move_group_lut))
                (portRef I0 (instanceRef call_type_lut))
                (portRef I0 (instanceRef push_pop_lut))
                (portRef I0 (instanceRef flag_type_lut))
                (portRef I2 (instanceRef memory_enable_lut))
                (portRef I0 (instanceRef sel_logical_lut))
                (portRef I3 (instanceRef logical_loop_0__logical_lut))
                (portRef I3 (instanceRef logical_loop_1__logical_lut))
                (portRef I3 (instanceRef logical_loop_2__logical_lut))
                (portRef I3 (instanceRef logical_loop_3__logical_lut))
                (portRef I3 (instanceRef logical_loop_4__logical_lut))
                (portRef I3 (instanceRef logical_loop_5__logical_lut))
                (portRef I3 (instanceRef logical_loop_6__logical_lut))
                (portRef I3 (instanceRef logical_loop_7__logical_lut))
                (portRef I0 (instanceRef sel_arith_lut))
                (portRef I1 (instanceRef arith_loop_0__lsb_arith_arith_carry_in_lut))
                (portRef I2 (instanceRef arith_loop_0__arith_lut))
                (portRef I2 (instanceRef arith_loop_1__arith_lut))
                (portRef I2 (instanceRef arith_loop_2__arith_lut))
                (portRef I2 (instanceRef arith_loop_3__arith_lut))
                (portRef I2 (instanceRef arith_loop_4__arith_lut))
                (portRef I2 (instanceRef arith_loop_5__arith_lut))
                (portRef I2 (instanceRef arith_loop_6__arith_lut))
                (portRef I0 (instanceRef arith_loop_7__msb_arith_arith_carry_out_lut))
                (portRef I2 (instanceRef arith_loop_7__arith_lut))
                (portRef I0 (instanceRef input_fetch_type_lut))
                (portRef I2 (instanceRef io_decode_lut))
              )
            )
            (net (rename instruction_15_ "instruction<15>")
              (joined
                (portRef (member instruction 2))
                (portRef I1 (instanceRef int_update_lut))
                (portRef I1 (instanceRef move_group_lut))
                (portRef I1 (instanceRef call_type_lut))
                (portRef I1 (instanceRef push_pop_lut))
                (portRef I1 (instanceRef flag_type_lut))
                (portRef I2 (instanceRef sel_parity_lut))
                (portRef I1 (instanceRef sel_shift_carry_lut))
                (portRef I0 (instanceRef pc_loop_0__vector_select_mux))
                (portRef I0 (instanceRef pc_loop_1__vector_select_mux))
                (portRef I0 (instanceRef pc_loop_2__vector_select_mux))
                (portRef I0 (instanceRef pc_loop_3__vector_select_mux))
                (portRef I0 (instanceRef pc_loop_4__vector_select_mux))
                (portRef I0 (instanceRef pc_loop_5__vector_select_mux))
                (portRef I0 (instanceRef pc_loop_6__vector_select_mux))
                (portRef I0 (instanceRef pc_loop_7__vector_select_mux))
                (portRef I0 (instanceRef pc_loop_8__vector_select_mux))
                (portRef I0 (instanceRef pc_loop_9__vector_select_mux))
                (portRef I1 (instanceRef register_type_lut))
                (portRef I1 (instanceRef memory_type_lut))
                (portRef I1 (instanceRef sel_logical_lut))
                (portRef I1 (instanceRef sel_arith_lut))
                (portRef I1 (instanceRef input_fetch_type_lut))
                (portRef I1 (instanceRef write_active_lut))
                (portRef I1 (instanceRef read_active_lut))
              )
            )
            (net (rename instruction_16_ "instruction<16>")
              (joined
                (portRef (member instruction 1))
                (portRef I2 (instanceRef int_update_lut))
                (portRef I2 (instanceRef move_group_lut))
                (portRef I2 (instanceRef call_type_lut))
                (portRef I2 (instanceRef push_pop_lut))
                (portRef I2 (instanceRef flag_type_lut))
                (portRef I1 (instanceRef sel_shadow_zero_lut))
                (portRef I3 (instanceRef sel_parity_lut))
                (portRef I1 (instanceRef sel_arith_carry_lut))
                (portRef I2 (instanceRef register_type_lut))
                (portRef I2 (instanceRef memory_type_lut))
                (portRef I2 (instanceRef sel_logical_lut))
                (portRef I2 (instanceRef sel_arith_lut))
                (portRef I2 (instanceRef input_fetch_type_lut))
                (portRef I3 (instanceRef io_decode_lut))
              )
            )
            (net (rename instruction_17_ "instruction<17>")
              (joined
                (portRef (member instruction 0))
                (portRef I3 (instanceRef int_update_lut))
                (portRef I3 (instanceRef move_group_lut))
                (portRef I3 (instanceRef call_type_lut))
                (portRef I3 (instanceRef push_pop_lut))
                (portRef I3 (instanceRef flag_type_lut))
                (portRef I2 (instanceRef sel_shadow_zero_lut))
                (portRef I2 (instanceRef sel_arith_carry_lut))
                (portRef I1 (instanceRef sel_shadow_carry_lut))
                (portRef I3 (instanceRef register_type_lut))
                (portRef I3 (instanceRef memory_type_lut))
                (portRef I3 (instanceRef sel_logical_lut))
                (portRef I (instanceRef sel_shift_inv))
                (portRef I3 (instanceRef input_fetch_type_lut))
                (portRef I2 (instanceRef write_active_lut))
                (portRef I2 (instanceRef read_active_lut))
              )
            )
            (net (rename instruction_1_ "instruction<1>")
              (joined
                (portRef (member instruction 16))
                (portRef I1 (instanceRef pc_loop_1__vector_select_mux))
                (portRef I1 (instanceRef reg_loop_1__operand_select_mux))
                (portRef I0 (instanceRef high_shift_in_lut))
                (portRef I0 (instanceRef low_shift_in_lut))
              )
            )
            (net (rename instruction_2_ "instruction<2>")
              (joined
                (portRef (member instruction 15))
                (portRef I1 (instanceRef pc_loop_2__vector_select_mux))
                (portRef I1 (instanceRef reg_loop_2__operand_select_mux))
                (portRef S (instanceRef shift_in_muxf5))
              )
            )
            (net (rename instruction_3_ "instruction<3>")
              (joined
                (portRef (member instruction 14))
                (portRef I1 (instanceRef pc_loop_3__vector_select_mux))
                (portRef I1 (instanceRef reg_loop_3__operand_select_mux))
                (portRef I0 (instanceRef shift_carry_lut))
                (portRef I0 (instanceRef shift_loop_0__lsb_shift_shift_mux_lut))
                (portRef I0 (instanceRef shift_loop_1__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef shift_loop_2__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef shift_loop_3__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef shift_loop_4__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef shift_loop_5__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef shift_loop_6__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef shift_loop_7__msb_shift_shift_mux_lut))
              )
            )
            (net (rename instruction_4_ "instruction<4>")
              (joined
                (portRef (member instruction 13))
                (portRef I1 (instanceRef pc_loop_4__vector_select_mux))
                (portRef DPRA0 (instanceRef reg_loop_0__register_bit))
                (portRef DPRA0 (instanceRef reg_loop_1__register_bit))
                (portRef DPRA0 (instanceRef reg_loop_2__register_bit))
                (portRef DPRA0 (instanceRef reg_loop_3__register_bit))
                (portRef DPRA0 (instanceRef reg_loop_4__register_bit))
                (portRef I1 (instanceRef reg_loop_4__operand_select_mux))
                (portRef DPRA0 (instanceRef reg_loop_5__register_bit))
                (portRef DPRA0 (instanceRef reg_loop_6__register_bit))
                (portRef DPRA0 (instanceRef reg_loop_7__register_bit))
              )
            )
            (net (rename instruction_5_ "instruction<5>")
              (joined
                (portRef (member instruction 12))
                (portRef I1 (instanceRef pc_loop_5__vector_select_mux))
                (portRef DPRA1 (instanceRef reg_loop_0__register_bit))
                (portRef DPRA1 (instanceRef reg_loop_1__register_bit))
                (portRef DPRA1 (instanceRef reg_loop_2__register_bit))
                (portRef DPRA1 (instanceRef reg_loop_3__register_bit))
                (portRef DPRA1 (instanceRef reg_loop_4__register_bit))
                (portRef DPRA1 (instanceRef reg_loop_5__register_bit))
                (portRef I1 (instanceRef reg_loop_5__operand_select_mux))
                (portRef DPRA1 (instanceRef reg_loop_6__register_bit))
                (portRef DPRA1 (instanceRef reg_loop_7__register_bit))
              )
            )
            (net (rename instruction_6_ "instruction<6>")
              (joined
                (portRef (member instruction 11))
                (portRef I1 (instanceRef pc_loop_6__vector_select_mux))
                (portRef DPRA2 (instanceRef reg_loop_0__register_bit))
                (portRef DPRA2 (instanceRef reg_loop_1__register_bit))
                (portRef DPRA2 (instanceRef reg_loop_2__register_bit))
                (portRef DPRA2 (instanceRef reg_loop_3__register_bit))
                (portRef DPRA2 (instanceRef reg_loop_4__register_bit))
                (portRef DPRA2 (instanceRef reg_loop_5__register_bit))
                (portRef DPRA2 (instanceRef reg_loop_6__register_bit))
                (portRef I1 (instanceRef reg_loop_6__operand_select_mux))
                (portRef DPRA2 (instanceRef reg_loop_7__register_bit))
              )
            )
            (net (rename instruction_7_ "instruction<7>")
              (joined
                (portRef (member instruction 10))
                (portRef I1 (instanceRef pc_loop_7__vector_select_mux))
                (portRef DPRA3 (instanceRef reg_loop_0__register_bit))
                (portRef DPRA3 (instanceRef reg_loop_1__register_bit))
                (portRef DPRA3 (instanceRef reg_loop_2__register_bit))
                (portRef DPRA3 (instanceRef reg_loop_3__register_bit))
                (portRef DPRA3 (instanceRef reg_loop_4__register_bit))
                (portRef DPRA3 (instanceRef reg_loop_5__register_bit))
                (portRef DPRA3 (instanceRef reg_loop_6__register_bit))
                (portRef DPRA3 (instanceRef reg_loop_7__register_bit))
                (portRef I1 (instanceRef reg_loop_7__operand_select_mux))
              )
            )
            (net (rename instruction_8_ "instruction<8>")
              (joined
                (portRef (member instruction 9))
                (portRef I1 (instanceRef pc_loop_8__vector_select_mux))
                (portRef A0 (instanceRef reg_loop_0__register_bit))
                (portRef A0 (instanceRef reg_loop_1__register_bit))
                (portRef A0 (instanceRef reg_loop_2__register_bit))
                (portRef A0 (instanceRef reg_loop_3__register_bit))
                (portRef A0 (instanceRef reg_loop_4__register_bit))
                (portRef A0 (instanceRef reg_loop_5__register_bit))
                (portRef A0 (instanceRef reg_loop_6__register_bit))
                (portRef A0 (instanceRef reg_loop_7__register_bit))
              )
            )
            (net (rename instruction_9_ "instruction<9>")
              (joined
                (portRef (member instruction 8))
                (portRef I1 (instanceRef pc_loop_9__vector_select_mux))
                (portRef A1 (instanceRef reg_loop_0__register_bit))
                (portRef A1 (instanceRef reg_loop_1__register_bit))
                (portRef A1 (instanceRef reg_loop_2__register_bit))
                (portRef A1 (instanceRef reg_loop_3__register_bit))
                (portRef A1 (instanceRef reg_loop_4__register_bit))
                (portRef A1 (instanceRef reg_loop_5__register_bit))
                (portRef A1 (instanceRef reg_loop_6__register_bit))
                (portRef A1 (instanceRef reg_loop_7__register_bit))
              )
            )
            (net int_enable
              (joined
                (portRef Q (instanceRef int_enable_flop))
                (portRef I2 (instanceRef int_pulse_lut))
              )
            )
            (net int_enable_value
              (joined
                (portRef D (instanceRef int_enable_flop))
                (portRef O (instanceRef int_value_lut))
              )
            )
            (net int_pulse
              (joined
                (portRef D (instanceRef int_flop))
                (portRef O (instanceRef int_pulse_lut))
              )
            )
            (net int_update_enable
              (joined
                (portRef CE (instanceRef int_enable_flop))
                (portRef O (instanceRef int_update_lut))
              )
            )
            (net internal_reset
              (joined
                (portRef R (instanceRef toggle_flop))
                (portRef Q (instanceRef reset_flop2))
                (portRef R (instanceRef int_capture_flop))
                (portRef R (instanceRef int_flop))
                (portRef R (instanceRef int_enable_flop))
                (portRef R (instanceRef zero_flag_flop))
                (portRef R (instanceRef carry_flag_flop))
                (portRef R (instanceRef pc_loop_0__register_bit))
                (portRef R (instanceRef pc_loop_1__register_bit))
                (portRef R (instanceRef pc_loop_2__register_bit))
                (portRef R (instanceRef pc_loop_3__register_bit))
                (portRef R (instanceRef pc_loop_4__register_bit))
                (portRef R (instanceRef pc_loop_5__register_bit))
                (portRef R (instanceRef pc_loop_6__register_bit))
                (portRef R (instanceRef pc_loop_7__register_bit))
                (portRef R (instanceRef pc_loop_8__register_bit))
                (portRef R (instanceRef pc_loop_9__register_bit))
                (portRef R (instanceRef write_strobe_flop))
                (portRef R (instanceRef read_strobe_flop))
                (portRef R (instanceRef stack_count_loop_0__register_bit))
                (portRef R (instanceRef stack_count_loop_1__register_bit))
                (portRef R (instanceRef stack_count_loop_2__register_bit))
                (portRef R (instanceRef stack_count_loop_3__register_bit))
                (portRef R (instanceRef stack_count_loop_4__register_bit))
              )
            )
            (net interrupt
              (joined
                (portRef interrupt)
                (portRef D (instanceRef int_capture_flop))
              )
            )
            (net interrupt_ack
              (joined
                (portRef interrupt_ack)
                (portRef Q (instanceRef ack_flop))
                (portRef I2 (instanceRef int_value_lut))
              )
            )
            (net invert_arith_carry
              (joined
                (portRef O (instanceRef arith_loop_7__msb_arith_arith_carry_out_lut))
                (portRef LI (instanceRef arith_loop_7__msb_arith_arith_carry_out_xor))
              )
            )
            (net io_initial_decode
              (joined
                (portRef O (instanceRef io_decode_lut))
                (portRef I3 (instanceRef write_active_lut))
                (portRef I3 (instanceRef read_active_lut))
              )
            )
            (net (rename logical_result_0_ "logical_result<0>")
              (joined
                (portRef Q (instanceRef logical_loop_0__logical_flop))
                (portRef I0 (instanceRef low_parity_lut))
                (portRef I0 (instanceRef alu_mux_loop_0__or_lut))
              )
            )
            (net (rename logical_result_1_ "logical_result<1>")
              (joined
                (portRef Q (instanceRef logical_loop_1__logical_flop))
                (portRef I1 (instanceRef low_parity_lut))
                (portRef I0 (instanceRef alu_mux_loop_1__or_lut))
              )
            )
            (net (rename logical_result_2_ "logical_result<2>")
              (joined
                (portRef Q (instanceRef logical_loop_2__logical_flop))
                (portRef I2 (instanceRef low_parity_lut))
                (portRef I0 (instanceRef alu_mux_loop_2__or_lut))
              )
            )
            (net (rename logical_result_3_ "logical_result<3>")
              (joined
                (portRef Q (instanceRef logical_loop_3__logical_flop))
                (portRef I3 (instanceRef low_parity_lut))
                (portRef I0 (instanceRef alu_mux_loop_3__or_lut))
              )
            )
            (net (rename logical_result_4_ "logical_result<4>")
              (joined
                (portRef Q (instanceRef logical_loop_4__logical_flop))
                (portRef I0 (instanceRef high_parity_lut))
                (portRef I0 (instanceRef alu_mux_loop_4__or_lut))
              )
            )
            (net (rename logical_result_5_ "logical_result<5>")
              (joined
                (portRef Q (instanceRef logical_loop_5__logical_flop))
                (portRef I1 (instanceRef high_parity_lut))
                (portRef I0 (instanceRef alu_mux_loop_5__or_lut))
              )
            )
            (net (rename logical_result_6_ "logical_result<6>")
              (joined
                (portRef Q (instanceRef logical_loop_6__logical_flop))
                (portRef I2 (instanceRef high_parity_lut))
                (portRef I0 (instanceRef alu_mux_loop_6__or_lut))
              )
            )
            (net (rename logical_result_7_ "logical_result<7>")
              (joined
                (portRef Q (instanceRef logical_loop_7__logical_flop))
                (portRef I3 (instanceRef high_parity_lut))
                (portRef I0 (instanceRef alu_mux_loop_7__or_lut))
              )
            )
            (net (rename logical_value_0_ "logical_value<0>")
              (joined
                (portRef D (instanceRef logical_loop_0__logical_flop))
                (portRef O (instanceRef logical_loop_0__logical_lut))
              )
            )
            (net (rename logical_value_1_ "logical_value<1>")
              (joined
                (portRef D (instanceRef logical_loop_1__logical_flop))
                (portRef O (instanceRef logical_loop_1__logical_lut))
              )
            )
            (net (rename logical_value_2_ "logical_value<2>")
              (joined
                (portRef D (instanceRef logical_loop_2__logical_flop))
                (portRef O (instanceRef logical_loop_2__logical_lut))
              )
            )
            (net (rename logical_value_3_ "logical_value<3>")
              (joined
                (portRef D (instanceRef logical_loop_3__logical_flop))
                (portRef O (instanceRef logical_loop_3__logical_lut))
              )
            )
            (net (rename logical_value_4_ "logical_value<4>")
              (joined
                (portRef D (instanceRef logical_loop_4__logical_flop))
                (portRef O (instanceRef logical_loop_4__logical_lut))
              )
            )
            (net (rename logical_value_5_ "logical_value<5>")
              (joined
                (portRef D (instanceRef logical_loop_5__logical_flop))
                (portRef O (instanceRef logical_loop_5__logical_lut))
              )
            )
            (net (rename logical_value_6_ "logical_value<6>")
              (joined
                (portRef D (instanceRef logical_loop_6__logical_flop))
                (portRef O (instanceRef logical_loop_6__logical_lut))
              )
            )
            (net (rename logical_value_7_ "logical_value<7>")
              (joined
                (portRef D (instanceRef logical_loop_7__logical_flop))
                (portRef O (instanceRef logical_loop_7__logical_lut))
              )
            )
            (net low_parity
              (joined
                (portRef O (instanceRef low_parity_lut))
                (portRef S (instanceRef parity_muxcy))
              )
            )
            (net low_shift_in
              (joined
                (portRef O (instanceRef low_shift_in_lut))
                (portRef I0 (instanceRef shift_in_muxf5))
              )
            )
            (net low_zero
              (joined
                (portRef O (instanceRef low_zero_lut))
                (portRef S (instanceRef low_zero_muxcy))
              )
            )
            (net low_zero_carry
              (joined
                (portRef O (instanceRef low_zero_muxcy))
                (portRef CI (instanceRef high_zero_cymux))
              )
            )
            (net (rename memory_data_0_ "memory_data<0>")
              (joined
                (portRef D (instanceRef store_loop_0__store_flop))
                (portRef O (instanceRef store_loop_0__memory_bit))
              )
            )
            (net (rename memory_data_1_ "memory_data<1>")
              (joined
                (portRef D (instanceRef store_loop_1__store_flop))
                (portRef O (instanceRef store_loop_1__memory_bit))
              )
            )
            (net (rename memory_data_2_ "memory_data<2>")
              (joined
                (portRef D (instanceRef store_loop_2__store_flop))
                (portRef O (instanceRef store_loop_2__memory_bit))
              )
            )
            (net (rename memory_data_3_ "memory_data<3>")
              (joined
                (portRef D (instanceRef store_loop_3__store_flop))
                (portRef O (instanceRef store_loop_3__memory_bit))
              )
            )
            (net (rename memory_data_4_ "memory_data<4>")
              (joined
                (portRef D (instanceRef store_loop_4__store_flop))
                (portRef O (instanceRef store_loop_4__memory_bit))
              )
            )
            (net (rename memory_data_5_ "memory_data<5>")
              (joined
                (portRef D (instanceRef store_loop_5__store_flop))
                (portRef O (instanceRef store_loop_5__memory_bit))
              )
            )
            (net (rename memory_data_6_ "memory_data<6>")
              (joined
                (portRef D (instanceRef store_loop_6__store_flop))
                (portRef O (instanceRef store_loop_6__memory_bit))
              )
            )
            (net (rename memory_data_7_ "memory_data<7>")
              (joined
                (portRef D (instanceRef store_loop_7__store_flop))
                (portRef O (instanceRef store_loop_7__memory_bit))
              )
            )
            (net memory_enable
              (joined
                (portRef O (instanceRef memory_enable_lut))
                (portRef WE (instanceRef store_loop_0__memory_bit))
                (portRef WE (instanceRef store_loop_1__memory_bit))
                (portRef WE (instanceRef store_loop_2__memory_bit))
                (portRef WE (instanceRef store_loop_3__memory_bit))
                (portRef WE (instanceRef store_loop_4__memory_bit))
                (portRef WE (instanceRef store_loop_5__memory_bit))
                (portRef WE (instanceRef store_loop_6__memory_bit))
                (portRef WE (instanceRef store_loop_7__memory_bit))
              )
            )
            (net memory_type
              (joined
                (portRef D (instanceRef memory_write_flop))
                (portRef O (instanceRef memory_type_lut))
              )
            )
            (net memory_write
              (joined
                (portRef Q (instanceRef memory_write_flop))
                (portRef I3 (instanceRef memory_enable_lut))
              )
            )
            (net move_group
              (joined
                (portRef O (instanceRef move_group_lut))
                (portRef I2 (instanceRef normal_count_lut))
              )
            )
            (net (rename next_stack_address_0_ "next_stack_address<0>")
              (joined
                (portRef D (instanceRef stack_count_loop_0__register_bit))
                (portRef O (instanceRef stack_count_loop_0__lsb_stack_count_count_xor))
              )
            )
            (net (rename next_stack_address_1_ "next_stack_address<1>")
              (joined
                (portRef D (instanceRef stack_count_loop_1__register_bit))
                (portRef O (instanceRef stack_count_loop_1__mid_stack_count_count_xor))
              )
            )
            (net (rename next_stack_address_2_ "next_stack_address<2>")
              (joined
                (portRef D (instanceRef stack_count_loop_2__register_bit))
                (portRef O (instanceRef stack_count_loop_2__mid_stack_count_count_xor))
              )
            )
            (net (rename next_stack_address_3_ "next_stack_address<3>")
              (joined
                (portRef D (instanceRef stack_count_loop_3__register_bit))
                (portRef O (instanceRef stack_count_loop_3__mid_stack_count_count_xor))
              )
            )
            (net (rename next_stack_address_4_ "next_stack_address<4>")
              (joined
                (portRef D (instanceRef stack_count_loop_4__register_bit))
                (portRef O (instanceRef stack_count_loop_4__msb_stack_count_count_xor))
              )
            )
            (net normal_count
              (joined
                (portRef O (instanceRef normal_count_lut))
                (portRef I0 (instanceRef pc_loop_0__value_select_mux))
                (portRef CI (instanceRef pc_loop_0__pc_lsb_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_0__pc_lsb_carry_pc_value_xor))
                (portRef I0 (instanceRef pc_loop_1__value_select_mux))
                (portRef I0 (instanceRef pc_loop_2__value_select_mux))
                (portRef I0 (instanceRef pc_loop_3__value_select_mux))
                (portRef I0 (instanceRef pc_loop_4__value_select_mux))
                (portRef I0 (instanceRef pc_loop_5__value_select_mux))
                (portRef I0 (instanceRef pc_loop_6__value_select_mux))
                (portRef I0 (instanceRef pc_loop_7__value_select_mux))
                (portRef I0 (instanceRef pc_loop_8__value_select_mux))
                (portRef I0 (instanceRef pc_loop_9__value_select_mux))
              )
            )
            (net not_active_interrupt
              (joined
                (portRef CE (instanceRef stack_count_loop_0__register_bit))
                (portRef CE (instanceRef stack_count_loop_1__register_bit))
                (portRef CE (instanceRef stack_count_loop_2__register_bit))
                (portRef CE (instanceRef stack_count_loop_3__register_bit))
                (portRef CE (instanceRef stack_count_loop_4__register_bit))
                (portRef O (instanceRef stack_count_inv))
              )
            )
            (net not_t_state
              (joined
                (portRef D (instanceRef toggle_flop))
                (portRef O (instanceRef t_state_lut))
              )
            )
            (net (rename out_port_0_ "out_port<0>")
              (joined
                (portRef (member out_port 7))
                (portRef SPO (instanceRef reg_loop_0__register_bit))
                (portRef D (instanceRef store_loop_0__memory_bit))
                (portRef I1 (instanceRef logical_loop_0__logical_lut))
                (portRef I1 (instanceRef high_shift_in_lut))
                (portRef I2 (instanceRef shift_carry_lut))
                (portRef I1 (instanceRef shift_loop_1__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef arith_loop_0__lsb_arith_arith_muxcy))
                (portRef I0 (instanceRef arith_loop_0__arith_lut))
              )
            )
            (net (rename out_port_1_ "out_port<1>")
              (joined
                (portRef (member out_port 6))
                (portRef SPO (instanceRef reg_loop_1__register_bit))
                (portRef D (instanceRef store_loop_1__memory_bit))
                (portRef I1 (instanceRef logical_loop_1__logical_lut))
                (portRef I2 (instanceRef shift_loop_0__lsb_shift_shift_mux_lut))
                (portRef I1 (instanceRef shift_loop_2__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef arith_loop_1__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef arith_loop_1__arith_lut))
              )
            )
            (net (rename out_port_2_ "out_port<2>")
              (joined
                (portRef (member out_port 5))
                (portRef SPO (instanceRef reg_loop_2__register_bit))
                (portRef D (instanceRef store_loop_2__memory_bit))
                (portRef I1 (instanceRef logical_loop_2__logical_lut))
                (portRef I2 (instanceRef shift_loop_1__mid_shift_shift_mux_lut))
                (portRef I1 (instanceRef shift_loop_3__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef arith_loop_2__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef arith_loop_2__arith_lut))
              )
            )
            (net (rename out_port_3_ "out_port<3>")
              (joined
                (portRef (member out_port 4))
                (portRef SPO (instanceRef reg_loop_3__register_bit))
                (portRef D (instanceRef store_loop_3__memory_bit))
                (portRef I1 (instanceRef logical_loop_3__logical_lut))
                (portRef I2 (instanceRef shift_loop_2__mid_shift_shift_mux_lut))
                (portRef I1 (instanceRef shift_loop_4__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef arith_loop_3__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef arith_loop_3__arith_lut))
              )
            )
            (net (rename out_port_4_ "out_port<4>")
              (joined
                (portRef (member out_port 3))
                (portRef SPO (instanceRef reg_loop_4__register_bit))
                (portRef D (instanceRef store_loop_4__memory_bit))
                (portRef I1 (instanceRef logical_loop_4__logical_lut))
                (portRef I2 (instanceRef shift_loop_3__mid_shift_shift_mux_lut))
                (portRef I1 (instanceRef shift_loop_5__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef arith_loop_4__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef arith_loop_4__arith_lut))
              )
            )
            (net (rename out_port_5_ "out_port<5>")
              (joined
                (portRef (member out_port 2))
                (portRef SPO (instanceRef reg_loop_5__register_bit))
                (portRef D (instanceRef store_loop_5__memory_bit))
                (portRef I1 (instanceRef logical_loop_5__logical_lut))
                (portRef I2 (instanceRef shift_loop_4__mid_shift_shift_mux_lut))
                (portRef I1 (instanceRef shift_loop_6__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef arith_loop_5__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef arith_loop_5__arith_lut))
              )
            )
            (net (rename out_port_6_ "out_port<6>")
              (joined
                (portRef (member out_port 1))
                (portRef SPO (instanceRef reg_loop_6__register_bit))
                (portRef D (instanceRef store_loop_6__memory_bit))
                (portRef I1 (instanceRef logical_loop_6__logical_lut))
                (portRef I2 (instanceRef shift_loop_5__mid_shift_shift_mux_lut))
                (portRef I1 (instanceRef shift_loop_7__msb_shift_shift_mux_lut))
                (portRef DI (instanceRef arith_loop_6__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef arith_loop_6__arith_lut))
              )
            )
            (net (rename out_port_7_ "out_port<7>")
              (joined
                (portRef (member out_port 0))
                (portRef SPO (instanceRef reg_loop_7__register_bit))
                (portRef D (instanceRef store_loop_7__memory_bit))
                (portRef I1 (instanceRef logical_loop_7__logical_lut))
                (portRef I2 (instanceRef low_shift_in_lut))
                (portRef I1 (instanceRef shift_carry_lut))
                (portRef I2 (instanceRef shift_loop_6__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef arith_loop_7__msb_arith_arith_muxcy))
                (portRef I0 (instanceRef arith_loop_7__arith_lut))
              )
            )
            (net parity
              (joined
                (portRef O (instanceRef parity_xor))
                (portRef I0 (instanceRef sel_parity_lut))
                (portRef DI (instanceRef sel_parity_muxcy))
              )
            )
            (net parity_carry
              (joined
                (portRef O (instanceRef parity_muxcy))
                (portRef CI (instanceRef parity_xor))
              )
            )
            (net pc_enable
              (joined
                (portRef CE (instanceRef pc_loop_0__register_bit))
                (portRef CE (instanceRef pc_loop_1__register_bit))
                (portRef CE (instanceRef pc_loop_2__register_bit))
                (portRef CE (instanceRef pc_loop_3__register_bit))
                (portRef CE (instanceRef pc_loop_4__register_bit))
                (portRef CE (instanceRef pc_loop_5__register_bit))
                (portRef CE (instanceRef pc_loop_6__register_bit))
                (portRef CE (instanceRef pc_loop_7__register_bit))
                (portRef CE (instanceRef pc_loop_8__register_bit))
                (portRef CE (instanceRef pc_loop_9__register_bit))
                (portRef O (instanceRef invert_enable))
              )
            )
            (net (rename pc_value_0_ "pc_value<0>")
              (joined
                (portRef O (instanceRef pc_loop_0__value_select_mux))
                (portRef S (instanceRef pc_loop_0__pc_lsb_carry_pc_value_muxcy))
                (portRef LI (instanceRef pc_loop_0__pc_lsb_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_1_ "pc_value<1>")
              (joined
                (portRef O (instanceRef pc_loop_1__value_select_mux))
                (portRef S (instanceRef pc_loop_1__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef pc_loop_1__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_2_ "pc_value<2>")
              (joined
                (portRef O (instanceRef pc_loop_2__value_select_mux))
                (portRef S (instanceRef pc_loop_2__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef pc_loop_2__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_3_ "pc_value<3>")
              (joined
                (portRef O (instanceRef pc_loop_3__value_select_mux))
                (portRef S (instanceRef pc_loop_3__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef pc_loop_3__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_4_ "pc_value<4>")
              (joined
                (portRef O (instanceRef pc_loop_4__value_select_mux))
                (portRef S (instanceRef pc_loop_4__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef pc_loop_4__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_5_ "pc_value<5>")
              (joined
                (portRef O (instanceRef pc_loop_5__value_select_mux))
                (portRef S (instanceRef pc_loop_5__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef pc_loop_5__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_6_ "pc_value<6>")
              (joined
                (portRef O (instanceRef pc_loop_6__value_select_mux))
                (portRef S (instanceRef pc_loop_6__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef pc_loop_6__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_7_ "pc_value<7>")
              (joined
                (portRef O (instanceRef pc_loop_7__value_select_mux))
                (portRef S (instanceRef pc_loop_7__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef pc_loop_7__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_8_ "pc_value<8>")
              (joined
                (portRef O (instanceRef pc_loop_8__value_select_mux))
                (portRef S (instanceRef pc_loop_8__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef pc_loop_8__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_9_ "pc_value<9>")
              (joined
                (portRef O (instanceRef pc_loop_9__value_select_mux))
                (portRef LI (instanceRef pc_loop_9__pc_msb_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_carry_0_ "pc_value_carry<0>")
              (joined
                (portRef O (instanceRef pc_loop_0__pc_lsb_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_1__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_1__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_carry_1_ "pc_value_carry<1>")
              (joined
                (portRef O (instanceRef pc_loop_1__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_2__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_2__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_carry_2_ "pc_value_carry<2>")
              (joined
                (portRef O (instanceRef pc_loop_2__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_3__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_3__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_carry_3_ "pc_value_carry<3>")
              (joined
                (portRef O (instanceRef pc_loop_3__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_4__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_4__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_carry_4_ "pc_value_carry<4>")
              (joined
                (portRef O (instanceRef pc_loop_4__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_5__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_5__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_carry_5_ "pc_value_carry<5>")
              (joined
                (portRef O (instanceRef pc_loop_5__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_6__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_6__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_carry_6_ "pc_value_carry<6>")
              (joined
                (portRef O (instanceRef pc_loop_6__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_7__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_7__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_carry_7_ "pc_value_carry<7>")
              (joined
                (portRef O (instanceRef pc_loop_7__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_8__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_8__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pc_value_carry_8_ "pc_value_carry<8>")
              (joined
                (portRef O (instanceRef pc_loop_8__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pc_loop_9__pc_msb_carry_pc_value_xor))
              )
            )
            (net (rename pc_vector_0_ "pc_vector<0>")
              (joined
                (portRef O (instanceRef pc_loop_0__vector_select_mux))
                (portRef S (instanceRef pc_loop_0__pc_lsb_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pc_loop_0__pc_lsb_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_1_ "pc_vector<1>")
              (joined
                (portRef O (instanceRef pc_loop_1__vector_select_mux))
                (portRef S (instanceRef pc_loop_1__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pc_loop_1__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_2_ "pc_vector<2>")
              (joined
                (portRef O (instanceRef pc_loop_2__vector_select_mux))
                (portRef S (instanceRef pc_loop_2__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pc_loop_2__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_3_ "pc_vector<3>")
              (joined
                (portRef O (instanceRef pc_loop_3__vector_select_mux))
                (portRef S (instanceRef pc_loop_3__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pc_loop_3__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_4_ "pc_vector<4>")
              (joined
                (portRef O (instanceRef pc_loop_4__vector_select_mux))
                (portRef S (instanceRef pc_loop_4__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pc_loop_4__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_5_ "pc_vector<5>")
              (joined
                (portRef O (instanceRef pc_loop_5__vector_select_mux))
                (portRef S (instanceRef pc_loop_5__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pc_loop_5__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_6_ "pc_vector<6>")
              (joined
                (portRef O (instanceRef pc_loop_6__vector_select_mux))
                (portRef S (instanceRef pc_loop_6__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pc_loop_6__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_7_ "pc_vector<7>")
              (joined
                (portRef O (instanceRef pc_loop_7__vector_select_mux))
                (portRef S (instanceRef pc_loop_7__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pc_loop_7__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_8_ "pc_vector<8>")
              (joined
                (portRef O (instanceRef pc_loop_8__vector_select_mux))
                (portRef S (instanceRef pc_loop_8__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pc_loop_8__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_9_ "pc_vector<9>")
              (joined
                (portRef O (instanceRef pc_loop_9__vector_select_mux))
                (portRef LI (instanceRef pc_loop_9__pc_msb_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_carry_0_ "pc_vector_carry<0>")
              (joined
                (portRef O (instanceRef pc_loop_0__pc_lsb_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_1__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_1__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_carry_1_ "pc_vector_carry<1>")
              (joined
                (portRef O (instanceRef pc_loop_1__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_2__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_2__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_carry_2_ "pc_vector_carry<2>")
              (joined
                (portRef O (instanceRef pc_loop_2__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_3__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_3__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_carry_3_ "pc_vector_carry<3>")
              (joined
                (portRef O (instanceRef pc_loop_3__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_4__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_4__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_carry_4_ "pc_vector_carry<4>")
              (joined
                (portRef O (instanceRef pc_loop_4__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_5__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_5__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_carry_5_ "pc_vector_carry<5>")
              (joined
                (portRef O (instanceRef pc_loop_5__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_6__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_6__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_carry_6_ "pc_vector_carry<6>")
              (joined
                (portRef O (instanceRef pc_loop_6__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_7__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_7__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_carry_7_ "pc_vector_carry<7>")
              (joined
                (portRef O (instanceRef pc_loop_7__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_8__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_8__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pc_vector_carry_8_ "pc_vector_carry<8>")
              (joined
                (portRef O (instanceRef pc_loop_8__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pc_loop_9__pc_msb_carry_pc_vector_xor))
              )
            )
            (net (rename port_id_4_ "port_id<4>")
              (joined
                (portRef (member port_id 3))
                (portRef O (instanceRef reg_loop_4__operand_select_mux))
                (portRef A4 (instanceRef store_loop_0__memory_bit))
                (portRef A4 (instanceRef store_loop_1__memory_bit))
                (portRef A4 (instanceRef store_loop_2__memory_bit))
                (portRef A4 (instanceRef store_loop_3__memory_bit))
                (portRef A4 (instanceRef store_loop_4__memory_bit))
                (portRef A4 (instanceRef store_loop_5__memory_bit))
                (portRef A4 (instanceRef store_loop_6__memory_bit))
                (portRef A4 (instanceRef store_loop_7__memory_bit))
                (portRef I0 (instanceRef logical_loop_4__logical_lut))
                (portRef I1 (instanceRef arith_loop_4__arith_lut))
              )
            )
            (net (rename port_id_5_ "port_id<5>")
              (joined
                (portRef (member port_id 2))
                (portRef O (instanceRef reg_loop_5__operand_select_mux))
                (portRef A5 (instanceRef store_loop_0__memory_bit))
                (portRef A5 (instanceRef store_loop_1__memory_bit))
                (portRef A5 (instanceRef store_loop_2__memory_bit))
                (portRef A5 (instanceRef store_loop_3__memory_bit))
                (portRef A5 (instanceRef store_loop_4__memory_bit))
                (portRef A5 (instanceRef store_loop_5__memory_bit))
                (portRef A5 (instanceRef store_loop_6__memory_bit))
                (portRef A5 (instanceRef store_loop_7__memory_bit))
                (portRef I0 (instanceRef logical_loop_5__logical_lut))
                (portRef I1 (instanceRef arith_loop_5__arith_lut))
              )
            )
            (net (rename port_id_6_ "port_id<6>")
              (joined
                (portRef (member port_id 1))
                (portRef O (instanceRef reg_loop_6__operand_select_mux))
                (portRef I0 (instanceRef logical_loop_6__logical_lut))
                (portRef I1 (instanceRef arith_loop_6__arith_lut))
              )
            )
            (net (rename port_id_7_ "port_id<7>")
              (joined
                (portRef (member port_id 0))
                (portRef O (instanceRef reg_loop_7__operand_select_mux))
                (portRef I0 (instanceRef logical_loop_7__logical_lut))
                (portRef I1 (instanceRef arith_loop_7__arith_lut))
              )
            )
            (net push_or_pop_type
              (joined
                (portRef O (instanceRef push_pop_lut))
                (portRef I3 (instanceRef stack_count_loop_0__lsb_stack_count_count_lut))
              )
            )
            (net read_active
              (joined
                (portRef D (instanceRef read_strobe_flop))
                (portRef O (instanceRef read_active_lut))
              )
            )
            (net read_strobe
              (joined
                (portRef read_strobe)
                (portRef Q (instanceRef read_strobe_flop))
              )
            )
            (net (rename reg_loop_0__operand_select_mux_1 "reg_loop[0].operand_select_mux_1")
              (joined
                (portRef O (instanceRef reg_loop_0__operand_select_mux_1_renamed_0))
                (portRef (member port_id 7))
                (portRef A0 (instanceRef store_loop_0__memory_bit))
                (portRef A0 (instanceRef store_loop_1__memory_bit))
                (portRef A0 (instanceRef store_loop_3__memory_bit))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename reg_loop_1__operand_select_mux_1 "reg_loop[1].operand_select_mux_1")
              (joined
                (portRef O (instanceRef reg_loop_1__operand_select_mux_1_renamed_1))
                (portRef (member port_id 6))
                (portRef A1 (instanceRef store_loop_0__memory_bit))
                (portRef A1 (instanceRef store_loop_1__memory_bit))
                (portRef A1 (instanceRef store_loop_3__memory_bit))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename reg_loop_2__operand_select_mux_1 "reg_loop[2].operand_select_mux_1")
              (joined
                (portRef O (instanceRef reg_loop_2__operand_select_mux_1_renamed_2))
                (portRef (member port_id 5))
                (portRef A2 (instanceRef store_loop_0__memory_bit))
                (portRef A2 (instanceRef store_loop_1__memory_bit))
                (portRef A2 (instanceRef store_loop_3__memory_bit))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename reg_loop_3__operand_select_mux_1 "reg_loop[3].operand_select_mux_1")
              (joined
                (portRef O (instanceRef reg_loop_3__operand_select_mux_1_renamed_3))
                (portRef A3 (instanceRef store_loop_0__memory_bit))
                (portRef A3 (instanceRef store_loop_1__memory_bit))
                (portRef A3 (instanceRef store_loop_3__memory_bit))
                (portRef A3 (instanceRef store_loop_2__memory_bit))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net register_enable
              (joined
                (portRef O (instanceRef register_enable_lut))
                (portRef WE (instanceRef reg_loop_0__register_bit))
                (portRef WE (instanceRef reg_loop_1__register_bit))
                (portRef WE (instanceRef reg_loop_2__register_bit))
                (portRef WE (instanceRef reg_loop_3__register_bit))
                (portRef WE (instanceRef reg_loop_4__register_bit))
                (portRef WE (instanceRef reg_loop_5__register_bit))
                (portRef WE (instanceRef reg_loop_6__register_bit))
                (portRef WE (instanceRef reg_loop_7__register_bit))
              )
            )
            (net register_type
              (joined
                (portRef D (instanceRef register_write_flop))
                (portRef O (instanceRef register_type_lut))
              )
            )
            (net register_write
              (joined
                (portRef Q (instanceRef register_write_flop))
                (portRef I1 (instanceRef register_enable_lut))
              )
            )
            (net reset
              (joined
                (portRef reset)
                (portRef S (instanceRef reset_flop1))
                (portRef S (instanceRef reset_flop2))
              )
            )
            (net reset_delay
              (joined
                (portRef Q (instanceRef reset_flop1))
                (portRef D (instanceRef reset_flop2))
              )
            )
            (net (rename second_operand_0_ "second_operand<0>")
              (joined
                (portRef O (instanceRef reg_loop_0__operand_select_mux))
                (portRef A0 (instanceRef store_loop_2__memory_bit))
                (portRef A0 (instanceRef store_loop_4__memory_bit))
                (portRef A0 (instanceRef store_loop_5__memory_bit))
                (portRef A0 (instanceRef store_loop_6__memory_bit))
                (portRef A0 (instanceRef store_loop_7__memory_bit))
                (portRef I0 (instanceRef logical_loop_0__logical_lut))
                (portRef I1 (instanceRef arith_loop_0__arith_lut))
                (portRef I (instanceRef reg_loop_0__operand_select_mux_1_renamed_0))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename second_operand_1_ "second_operand<1>")
              (joined
                (portRef O (instanceRef reg_loop_1__operand_select_mux))
                (portRef A1 (instanceRef store_loop_2__memory_bit))
                (portRef A1 (instanceRef store_loop_4__memory_bit))
                (portRef A1 (instanceRef store_loop_5__memory_bit))
                (portRef A1 (instanceRef store_loop_6__memory_bit))
                (portRef A1 (instanceRef store_loop_7__memory_bit))
                (portRef I0 (instanceRef logical_loop_1__logical_lut))
                (portRef I1 (instanceRef arith_loop_1__arith_lut))
                (portRef I (instanceRef reg_loop_1__operand_select_mux_1_renamed_1))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename second_operand_2_ "second_operand<2>")
              (joined
                (portRef O (instanceRef reg_loop_2__operand_select_mux))
                (portRef A2 (instanceRef store_loop_2__memory_bit))
                (portRef A2 (instanceRef store_loop_4__memory_bit))
                (portRef A2 (instanceRef store_loop_5__memory_bit))
                (portRef A2 (instanceRef store_loop_6__memory_bit))
                (portRef A2 (instanceRef store_loop_7__memory_bit))
                (portRef I0 (instanceRef logical_loop_2__logical_lut))
                (portRef I1 (instanceRef arith_loop_2__arith_lut))
                (portRef I (instanceRef reg_loop_2__operand_select_mux_1_renamed_2))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename second_operand_3_ "second_operand<3>")
              (joined
                (portRef (member port_id 4))
                (portRef O (instanceRef reg_loop_3__operand_select_mux))
                (portRef A3 (instanceRef store_loop_4__memory_bit))
                (portRef A3 (instanceRef store_loop_5__memory_bit))
                (portRef A3 (instanceRef store_loop_6__memory_bit))
                (portRef A3 (instanceRef store_loop_7__memory_bit))
                (portRef I0 (instanceRef logical_loop_3__logical_lut))
                (portRef I1 (instanceRef arith_loop_3__arith_lut))
                (portRef I (instanceRef reg_loop_3__operand_select_mux_1_renamed_3))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net sel_arith
              (joined
                (portRef R (instanceRef arith_loop_0__arith_flop))
                (portRef R (instanceRef arith_loop_1__arith_flop))
                (portRef R (instanceRef arith_loop_2__arith_flop))
                (portRef R (instanceRef arith_loop_3__arith_flop))
                (portRef R (instanceRef arith_loop_4__arith_flop))
                (portRef R (instanceRef arith_loop_5__arith_flop))
                (portRef R (instanceRef arith_loop_6__arith_flop))
                (portRef R (instanceRef arith_loop_7__msb_arith_arith_carry_flop))
                (portRef R (instanceRef arith_loop_7__arith_flop))
                (portRef O (instanceRef sel_arith_lut))
              )
            )
            (net sel_arith_carry
              (joined
                (portRef O (instanceRef sel_arith_carry_lut))
                (portRef S (instanceRef sel_arith_muxcy))
              )
            )
            (net sel_arith_carry_in
              (joined
                (portRef O (instanceRef arith_loop_0__lsb_arith_arith_carry_in_lut))
                (portRef S (instanceRef arith_loop_0__lsb_arith_arith_carry_in_muxcy))
              )
            )
            (net (rename sel_carry_0_ "sel_carry<0>")
              (joined
                (portRef O (instanceRef sel_shadow_muxcy))
                (portRef CI (instanceRef sel_shift_muxcy))
              )
            )
            (net (rename sel_carry_1_ "sel_carry<1>")
              (joined
                (portRef O (instanceRef sel_shift_muxcy))
                (portRef CI (instanceRef sel_arith_muxcy))
              )
            )
            (net (rename sel_carry_2_ "sel_carry<2>")
              (joined
                (portRef O (instanceRef sel_arith_muxcy))
                (portRef CI (instanceRef sel_parity_muxcy))
              )
            )
            (net (rename sel_carry_3_ "sel_carry<3>")
              (joined
                (portRef O (instanceRef sel_parity_muxcy))
                (portRef CI (instanceRef carry_xor))
              )
            )
            (net sel_group
              (joined
                (portRef Q (instanceRef sel_group_flop))
                (portRef S (instanceRef alu_mux_loop_0__shift_in_muxf5))
                (portRef S (instanceRef alu_mux_loop_1__shift_in_muxf5))
                (portRef S (instanceRef alu_mux_loop_2__shift_in_muxf5))
                (portRef S (instanceRef alu_mux_loop_3__shift_in_muxf5))
                (portRef S (instanceRef alu_mux_loop_4__shift_in_muxf5))
                (portRef S (instanceRef alu_mux_loop_5__shift_in_muxf5))
                (portRef S (instanceRef alu_mux_loop_6__shift_in_muxf5))
                (portRef S (instanceRef alu_mux_loop_7__shift_in_muxf5))
              )
            )
            (net sel_logical
              (joined
                (portRef R (instanceRef logical_loop_0__logical_flop))
                (portRef R (instanceRef logical_loop_1__logical_flop))
                (portRef R (instanceRef logical_loop_2__logical_flop))
                (portRef R (instanceRef logical_loop_3__logical_flop))
                (portRef R (instanceRef logical_loop_4__logical_flop))
                (portRef R (instanceRef logical_loop_5__logical_flop))
                (portRef R (instanceRef logical_loop_6__logical_flop))
                (portRef R (instanceRef logical_loop_7__logical_flop))
                (portRef O (instanceRef sel_logical_lut))
              )
            )
            (net sel_parity
              (joined
                (portRef O (instanceRef sel_parity_lut))
                (portRef S (instanceRef sel_parity_muxcy))
              )
            )
            (net sel_shadow_carry
              (joined
                (portRef O (instanceRef sel_shadow_carry_lut))
                (portRef S (instanceRef sel_shadow_muxcy))
              )
            )
            (net sel_shadow_zero
              (joined
                (portRef O (instanceRef sel_shadow_zero_lut))
                (portRef S (instanceRef zero_cymux))
              )
            )
            (net sel_shift
              (joined
                (portRef R (instanceRef shift_loop_0__shift_flop))
                (portRef R (instanceRef shift_loop_1__shift_flop))
                (portRef R (instanceRef shift_loop_2__shift_flop))
                (portRef R (instanceRef shift_loop_3__shift_flop))
                (portRef R (instanceRef shift_loop_4__shift_flop))
                (portRef R (instanceRef shift_loop_5__shift_flop))
                (portRef R (instanceRef shift_loop_6__shift_flop))
                (portRef R (instanceRef shift_loop_7__shift_flop))
                (portRef O (instanceRef sel_shift_inv))
              )
            )
            (net sel_shift_carry
              (joined
                (portRef O (instanceRef sel_shift_carry_lut))
                (portRef S (instanceRef sel_shift_muxcy))
              )
            )
            (net shadow_carry
              (joined
                (portRef Q (instanceRef shadow_carry_flop))
                (portRef I0 (instanceRef sel_shadow_carry_lut))
                (portRef DI (instanceRef sel_shadow_muxcy))
              )
            )
            (net shadow_zero
              (joined
                (portRef Q (instanceRef shadow_zero_flop))
                (portRef I0 (instanceRef sel_shadow_zero_lut))
                (portRef DI (instanceRef zero_cymux))
              )
            )
            (net shift_carry
              (joined
                (portRef Q (instanceRef pipeline_bit))
                (portRef I0 (instanceRef sel_shift_carry_lut))
                (portRef DI (instanceRef sel_shift_muxcy))
              )
            )
            (net shift_carry_value
              (joined
                (portRef D (instanceRef pipeline_bit))
                (portRef O (instanceRef shift_carry_lut))
              )
            )
            (net shift_in
              (joined
                (portRef O (instanceRef shift_in_muxf5))
                (portRef I1 (instanceRef shift_loop_0__lsb_shift_shift_mux_lut))
                (portRef I2 (instanceRef shift_loop_7__msb_shift_shift_mux_lut))
              )
            )
            (net (rename shift_result_0_ "shift_result<0>")
              (joined
                (portRef Q (instanceRef shift_loop_0__shift_flop))
                (portRef I2 (instanceRef alu_mux_loop_0__or_lut))
              )
            )
            (net (rename shift_result_1_ "shift_result<1>")
              (joined
                (portRef Q (instanceRef shift_loop_1__shift_flop))
                (portRef I2 (instanceRef alu_mux_loop_1__or_lut))
              )
            )
            (net (rename shift_result_2_ "shift_result<2>")
              (joined
                (portRef Q (instanceRef shift_loop_2__shift_flop))
                (portRef I2 (instanceRef alu_mux_loop_2__or_lut))
              )
            )
            (net (rename shift_result_3_ "shift_result<3>")
              (joined
                (portRef Q (instanceRef shift_loop_3__shift_flop))
                (portRef I2 (instanceRef alu_mux_loop_3__or_lut))
              )
            )
            (net (rename shift_result_4_ "shift_result<4>")
              (joined
                (portRef Q (instanceRef shift_loop_4__shift_flop))
                (portRef I2 (instanceRef alu_mux_loop_4__or_lut))
              )
            )
            (net (rename shift_result_5_ "shift_result<5>")
              (joined
                (portRef Q (instanceRef shift_loop_5__shift_flop))
                (portRef I2 (instanceRef alu_mux_loop_5__or_lut))
              )
            )
            (net (rename shift_result_6_ "shift_result<6>")
              (joined
                (portRef Q (instanceRef shift_loop_6__shift_flop))
                (portRef I2 (instanceRef alu_mux_loop_6__or_lut))
              )
            )
            (net (rename shift_result_7_ "shift_result<7>")
              (joined
                (portRef Q (instanceRef shift_loop_7__shift_flop))
                (portRef I2 (instanceRef alu_mux_loop_7__or_lut))
              )
            )
            (net (rename shift_value_0_ "shift_value<0>")
              (joined
                (portRef D (instanceRef shift_loop_0__shift_flop))
                (portRef O (instanceRef shift_loop_0__lsb_shift_shift_mux_lut))
              )
            )
            (net (rename shift_value_1_ "shift_value<1>")
              (joined
                (portRef D (instanceRef shift_loop_1__shift_flop))
                (portRef O (instanceRef shift_loop_1__mid_shift_shift_mux_lut))
              )
            )
            (net (rename shift_value_2_ "shift_value<2>")
              (joined
                (portRef D (instanceRef shift_loop_2__shift_flop))
                (portRef O (instanceRef shift_loop_2__mid_shift_shift_mux_lut))
              )
            )
            (net (rename shift_value_3_ "shift_value<3>")
              (joined
                (portRef D (instanceRef shift_loop_3__shift_flop))
                (portRef O (instanceRef shift_loop_3__mid_shift_shift_mux_lut))
              )
            )
            (net (rename shift_value_4_ "shift_value<4>")
              (joined
                (portRef D (instanceRef shift_loop_4__shift_flop))
                (portRef O (instanceRef shift_loop_4__mid_shift_shift_mux_lut))
              )
            )
            (net (rename shift_value_5_ "shift_value<5>")
              (joined
                (portRef D (instanceRef shift_loop_5__shift_flop))
                (portRef O (instanceRef shift_loop_5__mid_shift_shift_mux_lut))
              )
            )
            (net (rename shift_value_6_ "shift_value<6>")
              (joined
                (portRef D (instanceRef shift_loop_6__shift_flop))
                (portRef O (instanceRef shift_loop_6__mid_shift_shift_mux_lut))
              )
            )
            (net (rename shift_value_7_ "shift_value<7>")
              (joined
                (portRef D (instanceRef shift_loop_7__shift_flop))
                (portRef O (instanceRef shift_loop_7__msb_shift_shift_mux_lut))
              )
            )
            (net (rename stack_address_0_ "stack_address<0>")
              (joined
                (portRef Q (instanceRef stack_count_loop_0__register_bit))
                (portRef A0 (instanceRef stack_ram_loop_0__stack_bit))
                (portRef A0 (instanceRef stack_ram_loop_1__stack_bit))
                (portRef A0 (instanceRef stack_ram_loop_2__stack_bit))
                (portRef A0 (instanceRef stack_ram_loop_3__stack_bit))
                (portRef A0 (instanceRef stack_ram_loop_4__stack_bit))
                (portRef A0 (instanceRef stack_ram_loop_5__stack_bit))
                (portRef A0 (instanceRef stack_ram_loop_6__stack_bit))
                (portRef A0 (instanceRef stack_ram_loop_7__stack_bit))
                (portRef A0 (instanceRef stack_ram_loop_8__stack_bit))
                (portRef A0 (instanceRef stack_ram_loop_9__stack_bit))
                (portRef I0 (instanceRef stack_count_loop_0__lsb_stack_count_count_lut))
                (portRef DI (instanceRef stack_count_loop_0__lsb_stack_count_count_muxcy))
              )
            )
            (net (rename stack_address_1_ "stack_address<1>")
              (joined
                (portRef Q (instanceRef stack_count_loop_1__register_bit))
                (portRef A1 (instanceRef stack_ram_loop_0__stack_bit))
                (portRef A1 (instanceRef stack_ram_loop_1__stack_bit))
                (portRef A1 (instanceRef stack_ram_loop_2__stack_bit))
                (portRef A1 (instanceRef stack_ram_loop_3__stack_bit))
                (portRef A1 (instanceRef stack_ram_loop_4__stack_bit))
                (portRef A1 (instanceRef stack_ram_loop_5__stack_bit))
                (portRef A1 (instanceRef stack_ram_loop_6__stack_bit))
                (portRef A1 (instanceRef stack_ram_loop_7__stack_bit))
                (portRef A1 (instanceRef stack_ram_loop_8__stack_bit))
                (portRef A1 (instanceRef stack_ram_loop_9__stack_bit))
                (portRef I0 (instanceRef stack_count_loop_1__mid_stack_count_count_lut))
                (portRef DI (instanceRef stack_count_loop_1__mid_stack_count_count_muxcy))
              )
            )
            (net (rename stack_address_2_ "stack_address<2>")
              (joined
                (portRef Q (instanceRef stack_count_loop_2__register_bit))
                (portRef A2 (instanceRef stack_ram_loop_0__stack_bit))
                (portRef A2 (instanceRef stack_ram_loop_1__stack_bit))
                (portRef A2 (instanceRef stack_ram_loop_2__stack_bit))
                (portRef A2 (instanceRef stack_ram_loop_3__stack_bit))
                (portRef A2 (instanceRef stack_ram_loop_4__stack_bit))
                (portRef A2 (instanceRef stack_ram_loop_5__stack_bit))
                (portRef A2 (instanceRef stack_ram_loop_6__stack_bit))
                (portRef A2 (instanceRef stack_ram_loop_7__stack_bit))
                (portRef A2 (instanceRef stack_ram_loop_8__stack_bit))
                (portRef A2 (instanceRef stack_ram_loop_9__stack_bit))
                (portRef I0 (instanceRef stack_count_loop_2__mid_stack_count_count_lut))
                (portRef DI (instanceRef stack_count_loop_2__mid_stack_count_count_muxcy))
              )
            )
            (net (rename stack_address_3_ "stack_address<3>")
              (joined
                (portRef Q (instanceRef stack_count_loop_3__register_bit))
                (portRef A3 (instanceRef stack_ram_loop_0__stack_bit))
                (portRef A3 (instanceRef stack_ram_loop_1__stack_bit))
                (portRef A3 (instanceRef stack_ram_loop_2__stack_bit))
                (portRef A3 (instanceRef stack_ram_loop_3__stack_bit))
                (portRef A3 (instanceRef stack_ram_loop_4__stack_bit))
                (portRef A3 (instanceRef stack_ram_loop_5__stack_bit))
                (portRef A3 (instanceRef stack_ram_loop_6__stack_bit))
                (portRef A3 (instanceRef stack_ram_loop_7__stack_bit))
                (portRef A3 (instanceRef stack_ram_loop_8__stack_bit))
                (portRef A3 (instanceRef stack_ram_loop_9__stack_bit))
                (portRef I0 (instanceRef stack_count_loop_3__mid_stack_count_count_lut))
                (portRef DI (instanceRef stack_count_loop_3__mid_stack_count_count_muxcy))
              )
            )
            (net (rename stack_address_4_ "stack_address<4>")
              (joined
                (portRef Q (instanceRef stack_count_loop_4__register_bit))
                (portRef A4 (instanceRef stack_ram_loop_0__stack_bit))
                (portRef A4 (instanceRef stack_ram_loop_1__stack_bit))
                (portRef A4 (instanceRef stack_ram_loop_2__stack_bit))
                (portRef A4 (instanceRef stack_ram_loop_3__stack_bit))
                (portRef A4 (instanceRef stack_ram_loop_4__stack_bit))
                (portRef A4 (instanceRef stack_ram_loop_5__stack_bit))
                (portRef A4 (instanceRef stack_ram_loop_6__stack_bit))
                (portRef A4 (instanceRef stack_ram_loop_7__stack_bit))
                (portRef A4 (instanceRef stack_ram_loop_8__stack_bit))
                (portRef A4 (instanceRef stack_ram_loop_9__stack_bit))
                (portRef I0 (instanceRef stack_count_loop_4__msb_stack_count_count_lut))
              )
            )
            (net (rename stack_address_carry_0_ "stack_address_carry<0>")
              (joined
                (portRef O (instanceRef stack_count_loop_0__lsb_stack_count_count_muxcy))
                (portRef CI (instanceRef stack_count_loop_1__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef stack_count_loop_1__mid_stack_count_count_xor))
              )
            )
            (net (rename stack_address_carry_1_ "stack_address_carry<1>")
              (joined
                (portRef O (instanceRef stack_count_loop_1__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef stack_count_loop_2__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef stack_count_loop_2__mid_stack_count_count_xor))
              )
            )
            (net (rename stack_address_carry_2_ "stack_address_carry<2>")
              (joined
                (portRef O (instanceRef stack_count_loop_2__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef stack_count_loop_3__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef stack_count_loop_3__mid_stack_count_count_xor))
              )
            )
            (net (rename stack_address_carry_3_ "stack_address_carry<3>")
              (joined
                (portRef O (instanceRef stack_count_loop_3__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef stack_count_loop_4__msb_stack_count_count_xor))
              )
            )
            (net (rename stack_pop_data_0_ "stack_pop_data<0>")
              (joined
                (portRef Q (instanceRef stack_ram_loop_0__stack_flop))
                (portRef I2 (instanceRef pc_loop_0__vector_select_mux))
              )
            )
            (net (rename stack_pop_data_1_ "stack_pop_data<1>")
              (joined
                (portRef Q (instanceRef stack_ram_loop_1__stack_flop))
                (portRef I2 (instanceRef pc_loop_1__vector_select_mux))
              )
            )
            (net (rename stack_pop_data_2_ "stack_pop_data<2>")
              (joined
                (portRef Q (instanceRef stack_ram_loop_2__stack_flop))
                (portRef I2 (instanceRef pc_loop_2__vector_select_mux))
              )
            )
            (net (rename stack_pop_data_3_ "stack_pop_data<3>")
              (joined
                (portRef Q (instanceRef stack_ram_loop_3__stack_flop))
                (portRef I2 (instanceRef pc_loop_3__vector_select_mux))
              )
            )
            (net (rename stack_pop_data_4_ "stack_pop_data<4>")
              (joined
                (portRef Q (instanceRef stack_ram_loop_4__stack_flop))
                (portRef I2 (instanceRef pc_loop_4__vector_select_mux))
              )
            )
            (net (rename stack_pop_data_5_ "stack_pop_data<5>")
              (joined
                (portRef Q (instanceRef stack_ram_loop_5__stack_flop))
                (portRef I2 (instanceRef pc_loop_5__vector_select_mux))
              )
            )
            (net (rename stack_pop_data_6_ "stack_pop_data<6>")
              (joined
                (portRef Q (instanceRef stack_ram_loop_6__stack_flop))
                (portRef I2 (instanceRef pc_loop_6__vector_select_mux))
              )
            )
            (net (rename stack_pop_data_7_ "stack_pop_data<7>")
              (joined
                (portRef Q (instanceRef stack_ram_loop_7__stack_flop))
                (portRef I2 (instanceRef pc_loop_7__vector_select_mux))
              )
            )
            (net (rename stack_pop_data_8_ "stack_pop_data<8>")
              (joined
                (portRef Q (instanceRef stack_ram_loop_8__stack_flop))
                (portRef I2 (instanceRef pc_loop_8__vector_select_mux))
              )
            )
            (net (rename stack_pop_data_9_ "stack_pop_data<9>")
              (joined
                (portRef Q (instanceRef stack_ram_loop_9__stack_flop))
                (portRef I2 (instanceRef pc_loop_9__vector_select_mux))
              )
            )
            (net (rename stack_ram_data_0_ "stack_ram_data<0>")
              (joined
                (portRef D (instanceRef stack_ram_loop_0__stack_flop))
                (portRef O (instanceRef stack_ram_loop_0__stack_bit))
              )
            )
            (net (rename stack_ram_data_1_ "stack_ram_data<1>")
              (joined
                (portRef D (instanceRef stack_ram_loop_1__stack_flop))
                (portRef O (instanceRef stack_ram_loop_1__stack_bit))
              )
            )
            (net (rename stack_ram_data_2_ "stack_ram_data<2>")
              (joined
                (portRef D (instanceRef stack_ram_loop_2__stack_flop))
                (portRef O (instanceRef stack_ram_loop_2__stack_bit))
              )
            )
            (net (rename stack_ram_data_3_ "stack_ram_data<3>")
              (joined
                (portRef D (instanceRef stack_ram_loop_3__stack_flop))
                (portRef O (instanceRef stack_ram_loop_3__stack_bit))
              )
            )
            (net (rename stack_ram_data_4_ "stack_ram_data<4>")
              (joined
                (portRef D (instanceRef stack_ram_loop_4__stack_flop))
                (portRef O (instanceRef stack_ram_loop_4__stack_bit))
              )
            )
            (net (rename stack_ram_data_5_ "stack_ram_data<5>")
              (joined
                (portRef D (instanceRef stack_ram_loop_5__stack_flop))
                (portRef O (instanceRef stack_ram_loop_5__stack_bit))
              )
            )
            (net (rename stack_ram_data_6_ "stack_ram_data<6>")
              (joined
                (portRef D (instanceRef stack_ram_loop_6__stack_flop))
                (portRef O (instanceRef stack_ram_loop_6__stack_bit))
              )
            )
            (net (rename stack_ram_data_7_ "stack_ram_data<7>")
              (joined
                (portRef D (instanceRef stack_ram_loop_7__stack_flop))
                (portRef O (instanceRef stack_ram_loop_7__stack_bit))
              )
            )
            (net (rename stack_ram_data_8_ "stack_ram_data<8>")
              (joined
                (portRef D (instanceRef stack_ram_loop_8__stack_flop))
                (portRef O (instanceRef stack_ram_loop_8__stack_bit))
              )
            )
            (net (rename stack_ram_data_9_ "stack_ram_data<9>")
              (joined
                (portRef D (instanceRef stack_ram_loop_9__stack_flop))
                (portRef O (instanceRef stack_ram_loop_9__stack_bit))
              )
            )
            (net stack_write_enable
              (joined
                (portRef O (instanceRef stack_ram_inv))
                (portRef WE (instanceRef stack_ram_loop_0__stack_bit))
                (portRef WE (instanceRef stack_ram_loop_1__stack_bit))
                (portRef WE (instanceRef stack_ram_loop_2__stack_bit))
                (portRef WE (instanceRef stack_ram_loop_3__stack_bit))
                (portRef WE (instanceRef stack_ram_loop_4__stack_bit))
                (portRef WE (instanceRef stack_ram_loop_5__stack_bit))
                (portRef WE (instanceRef stack_ram_loop_6__stack_bit))
                (portRef WE (instanceRef stack_ram_loop_7__stack_bit))
                (portRef WE (instanceRef stack_ram_loop_8__stack_bit))
                (portRef WE (instanceRef stack_ram_loop_9__stack_bit))
              )
            )
            (net (rename store_data_0_ "store_data<0>")
              (joined
                (portRef Q (instanceRef store_loop_0__store_flop))
                (portRef I2 (instanceRef alu_mux_loop_0__mux_lut))
              )
            )
            (net (rename store_data_1_ "store_data<1>")
              (joined
                (portRef Q (instanceRef store_loop_1__store_flop))
                (portRef I2 (instanceRef alu_mux_loop_1__mux_lut))
              )
            )
            (net (rename store_data_2_ "store_data<2>")
              (joined
                (portRef Q (instanceRef store_loop_2__store_flop))
                (portRef I2 (instanceRef alu_mux_loop_2__mux_lut))
              )
            )
            (net (rename store_data_3_ "store_data<3>")
              (joined
                (portRef Q (instanceRef store_loop_3__store_flop))
                (portRef I2 (instanceRef alu_mux_loop_3__mux_lut))
              )
            )
            (net (rename store_data_4_ "store_data<4>")
              (joined
                (portRef Q (instanceRef store_loop_4__store_flop))
                (portRef I2 (instanceRef alu_mux_loop_4__mux_lut))
              )
            )
            (net (rename store_data_5_ "store_data<5>")
              (joined
                (portRef Q (instanceRef store_loop_5__store_flop))
                (portRef I2 (instanceRef alu_mux_loop_5__mux_lut))
              )
            )
            (net (rename store_data_6_ "store_data<6>")
              (joined
                (portRef Q (instanceRef store_loop_6__store_flop))
                (portRef I2 (instanceRef alu_mux_loop_6__mux_lut))
              )
            )
            (net (rename store_data_7_ "store_data<7>")
              (joined
                (portRef Q (instanceRef store_loop_7__store_flop))
                (portRef I2 (instanceRef alu_mux_loop_7__mux_lut))
              )
            )
            (net (rename sy_0_ "sy<0>")
              (joined
                (portRef DPO (instanceRef reg_loop_0__register_bit))
                (portRef I2 (instanceRef reg_loop_0__operand_select_mux))
              )
            )
            (net (rename sy_1_ "sy<1>")
              (joined
                (portRef DPO (instanceRef reg_loop_1__register_bit))
                (portRef I2 (instanceRef reg_loop_1__operand_select_mux))
              )
            )
            (net (rename sy_2_ "sy<2>")
              (joined
                (portRef DPO (instanceRef reg_loop_2__register_bit))
                (portRef I2 (instanceRef reg_loop_2__operand_select_mux))
              )
            )
            (net (rename sy_3_ "sy<3>")
              (joined
                (portRef DPO (instanceRef reg_loop_3__register_bit))
                (portRef I2 (instanceRef reg_loop_3__operand_select_mux))
              )
            )
            (net (rename sy_4_ "sy<4>")
              (joined
                (portRef DPO (instanceRef reg_loop_4__register_bit))
                (portRef I2 (instanceRef reg_loop_4__operand_select_mux))
              )
            )
            (net (rename sy_5_ "sy<5>")
              (joined
                (portRef DPO (instanceRef reg_loop_5__register_bit))
                (portRef I2 (instanceRef reg_loop_5__operand_select_mux))
              )
            )
            (net (rename sy_6_ "sy<6>")
              (joined
                (portRef DPO (instanceRef reg_loop_6__register_bit))
                (portRef I2 (instanceRef reg_loop_6__operand_select_mux))
              )
            )
            (net (rename sy_7_ "sy<7>")
              (joined
                (portRef DPO (instanceRef reg_loop_7__register_bit))
                (portRef I2 (instanceRef reg_loop_7__operand_select_mux))
              )
            )
            (net t_state
              (joined
                (portRef Q (instanceRef toggle_flop))
                (portRef I0 (instanceRef t_state_lut))
                (portRef I0 (instanceRef int_pulse_lut))
                (portRef I0 (instanceRef flag_enable_lut))
                (portRef I (instanceRef invert_enable))
                (portRef I0 (instanceRef register_enable_lut))
                (portRef I0 (instanceRef memory_enable_lut))
                (portRef I0 (instanceRef write_active_lut))
                (portRef I0 (instanceRef read_active_lut))
                (portRef I (instanceRef stack_ram_inv))
                (portRef I1 (instanceRef stack_count_loop_0__lsb_stack_count_count_lut))
                (portRef I1 (instanceRef stack_count_loop_1__mid_stack_count_count_lut))
                (portRef I1 (instanceRef stack_count_loop_2__mid_stack_count_count_lut))
                (portRef I1 (instanceRef stack_count_loop_3__mid_stack_count_count_lut))
                (portRef I1 (instanceRef stack_count_loop_4__msb_stack_count_count_lut))
              )
            )
            (net valid_to_move
              (joined
                (portRef O (instanceRef valid_move_lut))
                (portRef I2 (instanceRef stack_count_loop_0__lsb_stack_count_count_lut))
                (portRef I2 (instanceRef stack_count_loop_1__mid_stack_count_count_lut))
                (portRef I2 (instanceRef stack_count_loop_2__mid_stack_count_count_lut))
                (portRef I2 (instanceRef stack_count_loop_3__mid_stack_count_count_lut))
                (portRef I2 (instanceRef stack_count_loop_4__msb_stack_count_count_lut))
              )
            )
            (net write_active
              (joined
                (portRef D (instanceRef write_strobe_flop))
                (portRef O (instanceRef write_active_lut))
              )
            )
            (net write_strobe
              (joined
                (portRef write_strobe)
                (portRef Q (instanceRef write_strobe_flop))
              )
            )
            (net zero_carry
              (joined
                (portRef O (instanceRef zero_cymux))
                (portRef CI (instanceRef zero_xor))
              )
            )
            (net zero_fast_route
              (joined
                (portRef D (instanceRef zero_flag_flop))
                (portRef O (instanceRef zero_xor))
              )
            )
            (net zero_flag
              (joined
                (portRef D (instanceRef shadow_zero_flop))
                (portRef Q (instanceRef zero_flag_flop))
                (portRef I1 (instanceRef condition_met_lut))
              )
            )
          )
      )
    )
    (cell loopback
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port rs232_rx
              (direction INPUT)
            )
            (port lock
              (direction OUTPUT)
            )
            (port rs232_tx
              (direction OUTPUT)
            )
            (port (array (rename leds "leds<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename switches "switches<7:0>") 8)
              (direction INPUT))
            (designator "xc3s500e-4-fg320")
            (property TYPE (string "loopback") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:leds<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:switches<7:0>") (owner "Xilinx"))
            (property KEEP_HIERARCHY (string "TRUE") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "loopback_loopback") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in_port_0
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in_port_1
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in_port_2
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in_port_3
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in_port_4
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in_port_5
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in_port_6
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in_port_7
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename en_16_x_baud_renamed_4 "en_16_x_baud")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename leds_0_renamed_5 "leds_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename leds_1_renamed_6 "leds_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename leds_2_renamed_7 "leds_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename leds_3_renamed_8 "leds_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename leds_4_renamed_9 "leds_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename leds_5_renamed_10 "leds_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename leds_6_renamed_11 "leds_6")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename leds_7_renamed_12 "leds_7")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename read_from_uart_renamed_13 "read_from_uart")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance baud_count_0
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance baud_count_1
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance baud_count_2
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance baud_count_3
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance baud_count_4
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance baud_count_5
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance baud_count_6
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance baud_count_7
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance baud_count_8
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_cy_0__ "Mcount_baud_count_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_xor_0__ "Mcount_baud_count_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_cy_1__ "Mcount_baud_count_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_xor_1__ "Mcount_baud_count_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_cy_2__ "Mcount_baud_count_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_xor_2__ "Mcount_baud_count_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_cy_3__ "Mcount_baud_count_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_xor_3__ "Mcount_baud_count_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_cy_4__ "Mcount_baud_count_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_xor_4__ "Mcount_baud_count_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_cy_5__ "Mcount_baud_count_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_xor_5__ "Mcount_baud_count_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_cy_6__ "Mcount_baud_count_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_xor_6__ "Mcount_baud_count_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_cy_7__ "Mcount_baud_count_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_xor_7__ "Mcount_baud_count_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_xor_8__ "Mcount_baud_count_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance my_kcpsm3
              (viewRef view_1 (cellRef kcpsm3_my_kcpsm3 (libraryRef loopback_lib)))
              (property BUS_INFO (string "10:OUTPUT:address<9:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:port_id<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:out_port<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:in_port<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "18:INPUT:instruction<17:0>") (owner "Xilinx"))
              (property KEEP_HIERARCHY (string "TRUE") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 1) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "kcpsm3_my_kcpsm3") (owner "Xilinx"))
            )
            (instance my_program
              (viewRef view_1 (cellRef program_my_program (libraryRef loopback_lib)))
              (property BUS_INFO (string "18:OUTPUT:instruction<17:0>") (owner "Xilinx"))
              (property BUS_INFO (string "10:INPUT:address<9:0>") (owner "Xilinx"))
              (property KEEP_HIERARCHY (string "TRUE") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 2) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "program_my_program") (owner "Xilinx"))
            )
            (instance Inst_my_dcm
              (viewRef view_1 (cellRef my_dcm_Inst_my_dcm (libraryRef loopback_lib)))
              (property KEEP_HIERARCHY (string "TRUE") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 3) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "my_dcm_Inst_my_dcm") (owner "Xilinx"))
            )
            (instance transmit
              (viewRef view_1 (cellRef uart_tx_transmit (libraryRef loopback_lib)))
              (property BUS_INFO (string "8:INPUT:data_in<7:0>") (owner "Xilinx"))
              (property KEEP_HIERARCHY (string "TRUE") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 4) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "uart_tx_transmit") (owner "Xilinx"))
            )
            (instance receive
              (viewRef view_1 (cellRef uart_rx_receive (libraryRef loopback_lib)))
              (property BUS_INFO (string "8:OUTPUT:data_out<7:0>") (owner "Xilinx"))
              (property KEEP_HIERARCHY (string "TRUE") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 7) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "uart_rx_receive") (owner "Xilinx"))
            )
            (instance (rename baud_count_cmp_eq000025_renamed_14 "baud_count_cmp_eq000025")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0400") (owner "Xilinx"))
            )
            (instance baud_count_cmp_eq000026
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance write_to_leds1
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_0__SW1 "in_port_mux0002<0>_SW1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD") (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_0__ "in_port_mux0002<0>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1B00") (owner "Xilinx"))
            )
            (instance write_to_uart1
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename in_port_and0000_renamed_15 "in_port_and0000")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename rst_IBUF_renamed_16 "rst_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rs232_rx_IBUF_renamed_17 "rs232_rx_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switches_7_IBUF_renamed_18 "switches_7_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switches_6_IBUF_renamed_19 "switches_6_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switches_5_IBUF_renamed_20 "switches_5_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switches_4_IBUF_renamed_21 "switches_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switches_3_IBUF_renamed_22 "switches_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switches_2_IBUF_renamed_23 "switches_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switches_1_IBUF_renamed_24 "switches_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switches_0_IBUF_renamed_25 "switches_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename lock_OBUF_renamed_26 "lock_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rs232_tx_OBUF_renamed_27 "rs232_tx_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_cy_1__rt_renamed_28 "Mcount_baud_count_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_cy_2__rt_renamed_29 "Mcount_baud_count_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_cy_3__rt_renamed_30 "Mcount_baud_count_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_cy_4__rt_renamed_31 "Mcount_baud_count_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_cy_5__rt_renamed_32 "Mcount_baud_count_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_cy_6__rt_renamed_33 "Mcount_baud_count_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_cy_7__rt_renamed_34 "Mcount_baud_count_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_xor_8__rt_renamed_35 "Mcount_baud_count_xor<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_7_1 "in_port_mux0002<7>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_6_1 "in_port_mux0002<6>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_5_1 "in_port_mux0002<5>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_4_1 "in_port_mux0002<4>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_3_1 "in_port_mux0002<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_2_1 "in_port_mux0002<2>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_1_1 "in_port_mux0002<1>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance Mcount_baud_count_eqn_01
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4C") (owner "Xilinx"))
            )
            (instance Mcount_baud_count_eqn_11
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4C") (owner "Xilinx"))
            )
            (instance Mcount_baud_count_eqn_21
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4C") (owner "Xilinx"))
            )
            (instance Mcount_baud_count_eqn_31
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4C") (owner "Xilinx"))
            )
            (instance Mcount_baud_count_eqn_41
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4C") (owner "Xilinx"))
            )
            (instance Mcount_baud_count_eqn_51
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4C") (owner "Xilinx"))
            )
            (instance Mcount_baud_count_eqn_61
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4C") (owner "Xilinx"))
            )
            (instance Mcount_baud_count_eqn_71
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4C") (owner "Xilinx"))
            )
            (instance Mcount_baud_count_eqn_81
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4C") (owner "Xilinx"))
            )
            (instance (rename Mcount_baud_count_lut_0__INV_0 "Mcount_baud_count_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance read_strobe_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename en_16_x_baud_1_renamed_36 "en_16_x_baud_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename baud_count_cmp_eq0000121_renamed_37 "baud_count_cmp_eq0000121")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0400") (owner "Xilinx"))
            )
            (instance baud_count_cmp_eq000012_f5
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_0__SW0 "in_port_mux0002<0>_SW0")
              (viewRef view_1 (cellRef LUT4_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F3F5") (owner "Xilinx"))
            )
            (instance in_port_and0000_SW0
              (viewRef view_1 (cellRef LUT2_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_7_1_SW0 "in_port_mux0002<7>1_SW0")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "35") (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_6_1_SW0 "in_port_mux0002<6>1_SW0")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "35") (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_5_1_SW0 "in_port_mux0002<5>1_SW0")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "35") (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_4_1_SW0 "in_port_mux0002<4>1_SW0")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "35") (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_3_1_SW0 "in_port_mux0002<3>1_SW0")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "35") (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_2_1_SW0 "in_port_mux0002<2>1_SW0")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "35") (owner "Xilinx"))
            )
            (instance (rename in_port_mux0002_1_1_SW0 "in_port_mux0002<1>1_SW0")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "35") (owner "Xilinx"))
            )
            (net (rename Mcount_baud_count_cy_0_ "Mcount_baud_count_cy<0>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_cy_0__))
                (portRef CI (instanceRef Mcount_baud_count_cy_1__))
                (portRef CI (instanceRef Mcount_baud_count_xor_1__))
              )
            )
            (net (rename Mcount_baud_count_cy_1_ "Mcount_baud_count_cy<1>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_cy_1__))
                (portRef CI (instanceRef Mcount_baud_count_cy_2__))
                (portRef CI (instanceRef Mcount_baud_count_xor_2__))
              )
            )
            (net (rename Mcount_baud_count_cy_1__rt "Mcount_baud_count_cy<1>_rt")
              (joined
                (portRef O (instanceRef Mcount_baud_count_cy_1__rt_renamed_28))
                (portRef S (instanceRef Mcount_baud_count_cy_1__))
                (portRef LI (instanceRef Mcount_baud_count_xor_1__))
              )
            )
            (net (rename Mcount_baud_count_cy_2_ "Mcount_baud_count_cy<2>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_cy_2__))
                (portRef CI (instanceRef Mcount_baud_count_cy_3__))
                (portRef CI (instanceRef Mcount_baud_count_xor_3__))
              )
            )
            (net (rename Mcount_baud_count_cy_2__rt "Mcount_baud_count_cy<2>_rt")
              (joined
                (portRef O (instanceRef Mcount_baud_count_cy_2__rt_renamed_29))
                (portRef S (instanceRef Mcount_baud_count_cy_2__))
                (portRef LI (instanceRef Mcount_baud_count_xor_2__))
              )
            )
            (net (rename Mcount_baud_count_cy_3_ "Mcount_baud_count_cy<3>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_cy_3__))
                (portRef CI (instanceRef Mcount_baud_count_cy_4__))
                (portRef CI (instanceRef Mcount_baud_count_xor_4__))
              )
            )
            (net (rename Mcount_baud_count_cy_3__rt "Mcount_baud_count_cy<3>_rt")
              (joined
                (portRef O (instanceRef Mcount_baud_count_cy_3__rt_renamed_30))
                (portRef S (instanceRef Mcount_baud_count_cy_3__))
                (portRef LI (instanceRef Mcount_baud_count_xor_3__))
              )
            )
            (net (rename Mcount_baud_count_cy_4_ "Mcount_baud_count_cy<4>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_cy_4__))
                (portRef CI (instanceRef Mcount_baud_count_cy_5__))
                (portRef CI (instanceRef Mcount_baud_count_xor_5__))
              )
            )
            (net (rename Mcount_baud_count_cy_4__rt "Mcount_baud_count_cy<4>_rt")
              (joined
                (portRef O (instanceRef Mcount_baud_count_cy_4__rt_renamed_31))
                (portRef S (instanceRef Mcount_baud_count_cy_4__))
                (portRef LI (instanceRef Mcount_baud_count_xor_4__))
              )
            )
            (net (rename Mcount_baud_count_cy_5_ "Mcount_baud_count_cy<5>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_cy_5__))
                (portRef CI (instanceRef Mcount_baud_count_cy_6__))
                (portRef CI (instanceRef Mcount_baud_count_xor_6__))
              )
            )
            (net (rename Mcount_baud_count_cy_5__rt "Mcount_baud_count_cy<5>_rt")
              (joined
                (portRef O (instanceRef Mcount_baud_count_cy_5__rt_renamed_32))
                (portRef S (instanceRef Mcount_baud_count_cy_5__))
                (portRef LI (instanceRef Mcount_baud_count_xor_5__))
              )
            )
            (net (rename Mcount_baud_count_cy_6_ "Mcount_baud_count_cy<6>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_cy_6__))
                (portRef CI (instanceRef Mcount_baud_count_cy_7__))
                (portRef CI (instanceRef Mcount_baud_count_xor_7__))
              )
            )
            (net (rename Mcount_baud_count_cy_6__rt "Mcount_baud_count_cy<6>_rt")
              (joined
                (portRef O (instanceRef Mcount_baud_count_cy_6__rt_renamed_33))
                (portRef S (instanceRef Mcount_baud_count_cy_6__))
                (portRef LI (instanceRef Mcount_baud_count_xor_6__))
              )
            )
            (net (rename Mcount_baud_count_cy_7_ "Mcount_baud_count_cy<7>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_cy_7__))
                (portRef CI (instanceRef Mcount_baud_count_xor_8__))
              )
            )
            (net (rename Mcount_baud_count_cy_7__rt "Mcount_baud_count_cy<7>_rt")
              (joined
                (portRef O (instanceRef Mcount_baud_count_cy_7__rt_renamed_34))
                (portRef S (instanceRef Mcount_baud_count_cy_7__))
                (portRef LI (instanceRef Mcount_baud_count_xor_7__))
              )
            )
            (net Mcount_baud_count_eqn_0
              (joined
                (portRef D (instanceRef baud_count_0))
                (portRef O (instanceRef Mcount_baud_count_eqn_01))
              )
            )
            (net Mcount_baud_count_eqn_1
              (joined
                (portRef D (instanceRef baud_count_1))
                (portRef O (instanceRef Mcount_baud_count_eqn_11))
              )
            )
            (net Mcount_baud_count_eqn_2
              (joined
                (portRef D (instanceRef baud_count_2))
                (portRef O (instanceRef Mcount_baud_count_eqn_21))
              )
            )
            (net Mcount_baud_count_eqn_3
              (joined
                (portRef D (instanceRef baud_count_3))
                (portRef O (instanceRef Mcount_baud_count_eqn_31))
              )
            )
            (net Mcount_baud_count_eqn_4
              (joined
                (portRef D (instanceRef baud_count_4))
                (portRef O (instanceRef Mcount_baud_count_eqn_41))
              )
            )
            (net Mcount_baud_count_eqn_5
              (joined
                (portRef D (instanceRef baud_count_5))
                (portRef O (instanceRef Mcount_baud_count_eqn_51))
              )
            )
            (net Mcount_baud_count_eqn_6
              (joined
                (portRef D (instanceRef baud_count_6))
                (portRef O (instanceRef Mcount_baud_count_eqn_61))
              )
            )
            (net Mcount_baud_count_eqn_7
              (joined
                (portRef D (instanceRef baud_count_7))
                (portRef O (instanceRef Mcount_baud_count_eqn_71))
              )
            )
            (net Mcount_baud_count_eqn_8
              (joined
                (portRef D (instanceRef baud_count_8))
                (portRef O (instanceRef Mcount_baud_count_eqn_81))
              )
            )
            (net (rename Mcount_baud_count_lut_0_ "Mcount_baud_count_lut<0>")
              (joined
                (portRef S (instanceRef Mcount_baud_count_cy_0__))
                (portRef LI (instanceRef Mcount_baud_count_xor_0__))
                (portRef O (instanceRef Mcount_baud_count_lut_0__INV_0))
              )
            )
            (net (rename Mcount_baud_count_xor_8__rt "Mcount_baud_count_xor<8>_rt")
              (joined
                (portRef O (instanceRef Mcount_baud_count_xor_8__rt_renamed_35))
                (portRef LI (instanceRef Mcount_baud_count_xor_8__))
              )
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CI (instanceRef Mcount_baud_count_cy_0__))
                (portRef CI (instanceRef Mcount_baud_count_xor_0__))
                (portRef DI (instanceRef Mcount_baud_count_cy_1__))
                (portRef DI (instanceRef Mcount_baud_count_cy_2__))
                (portRef DI (instanceRef Mcount_baud_count_cy_3__))
                (portRef DI (instanceRef Mcount_baud_count_cy_4__))
                (portRef DI (instanceRef Mcount_baud_count_cy_5__))
                (portRef DI (instanceRef Mcount_baud_count_cy_6__))
                (portRef DI (instanceRef Mcount_baud_count_cy_7__))
                (portRef interrupt (instanceRef my_kcpsm3))
                (portRef I0 (instanceRef baud_count_cmp_eq000012_f5))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef DI (instanceRef Mcount_baud_count_cy_0__))
              )
            )
            (net N111
              (joined
                (portRef I2 (instanceRef in_port_mux0002_6_1))
                (portRef LO (instanceRef in_port_mux0002_6_1_SW0))
              )
            )
            (net N13
              (joined
                (portRef I2 (instanceRef in_port_mux0002_5_1))
                (portRef LO (instanceRef in_port_mux0002_5_1_SW0))
              )
            )
            (net N15
              (joined
                (portRef I2 (instanceRef in_port_mux0002_4_1))
                (portRef LO (instanceRef in_port_mux0002_4_1_SW0))
              )
            )
            (net N17
              (joined
                (portRef I2 (instanceRef in_port_mux0002_3_1))
                (portRef LO (instanceRef in_port_mux0002_3_1_SW0))
              )
            )
            (net N19
              (joined
                (portRef I2 (instanceRef in_port_mux0002_2_1))
                (portRef LO (instanceRef in_port_mux0002_2_1_SW0))
              )
            )
            (net N21
              (joined
                (portRef I2 (instanceRef in_port_mux0002_1_1))
                (portRef LO (instanceRef in_port_mux0002_1_1_SW0))
              )
            )
            (net N4
              (joined
                (portRef I1 (instanceRef in_port_mux0002_0__))
                (portRef LO (instanceRef in_port_mux0002_0__SW0))
              )
            )
            (net N5
              (joined
                (portRef O (instanceRef in_port_mux0002_0__SW1))
                (portRef I2 (instanceRef in_port_mux0002_0__))
              )
            )
            (net N7
              (joined
                (portRef I3 (instanceRef in_port_and0000_renamed_15))
                (portRef LO (instanceRef in_port_and0000_SW0))
              )
            )
            (net N9
              (joined
                (portRef I2 (instanceRef in_port_mux0002_7_1))
                (portRef LO (instanceRef in_port_mux0002_7_1_SW0))
              )
            )
            (net (rename Result_0_ "Result<0>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_xor_0__))
                (portRef I1 (instanceRef Mcount_baud_count_eqn_01))
              )
            )
            (net (rename Result_1_ "Result<1>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_xor_1__))
                (portRef I1 (instanceRef Mcount_baud_count_eqn_11))
              )
            )
            (net (rename Result_2_ "Result<2>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_xor_2__))
                (portRef I1 (instanceRef Mcount_baud_count_eqn_21))
              )
            )
            (net (rename Result_3_ "Result<3>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_xor_3__))
                (portRef I1 (instanceRef Mcount_baud_count_eqn_31))
              )
            )
            (net (rename Result_4_ "Result<4>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_xor_4__))
                (portRef I1 (instanceRef Mcount_baud_count_eqn_41))
              )
            )
            (net (rename Result_5_ "Result<5>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_xor_5__))
                (portRef I1 (instanceRef Mcount_baud_count_eqn_51))
              )
            )
            (net (rename Result_6_ "Result<6>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_xor_6__))
                (portRef I1 (instanceRef Mcount_baud_count_eqn_61))
              )
            )
            (net (rename Result_7_ "Result<7>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_xor_7__))
                (portRef I1 (instanceRef Mcount_baud_count_eqn_71))
              )
            )
            (net (rename Result_8_ "Result<8>")
              (joined
                (portRef O (instanceRef Mcount_baud_count_xor_8__))
                (portRef I1 (instanceRef Mcount_baud_count_eqn_81))
              )
            )
            (net (rename address_0_ "address<0>")
              (joined
                (portRef (member address 9) (instanceRef my_kcpsm3))
                (portRef (member address 9) (instanceRef my_program))
              )
            )
            (net (rename address_1_ "address<1>")
              (joined
                (portRef (member address 8) (instanceRef my_kcpsm3))
                (portRef (member address 8) (instanceRef my_program))
              )
            )
            (net (rename address_2_ "address<2>")
              (joined
                (portRef (member address 7) (instanceRef my_kcpsm3))
                (portRef (member address 7) (instanceRef my_program))
              )
            )
            (net (rename address_3_ "address<3>")
              (joined
                (portRef (member address 6) (instanceRef my_kcpsm3))
                (portRef (member address 6) (instanceRef my_program))
              )
            )
            (net (rename address_4_ "address<4>")
              (joined
                (portRef (member address 5) (instanceRef my_kcpsm3))
                (portRef (member address 5) (instanceRef my_program))
              )
            )
            (net (rename address_5_ "address<5>")
              (joined
                (portRef (member address 4) (instanceRef my_kcpsm3))
                (portRef (member address 4) (instanceRef my_program))
              )
            )
            (net (rename address_6_ "address<6>")
              (joined
                (portRef (member address 3) (instanceRef my_kcpsm3))
                (portRef (member address 3) (instanceRef my_program))
              )
            )
            (net (rename address_7_ "address<7>")
              (joined
                (portRef (member address 2) (instanceRef my_kcpsm3))
                (portRef (member address 2) (instanceRef my_program))
              )
            )
            (net (rename address_8_ "address<8>")
              (joined
                (portRef (member address 1) (instanceRef my_kcpsm3))
                (portRef (member address 1) (instanceRef my_program))
              )
            )
            (net (rename address_9_ "address<9>")
              (joined
                (portRef (member address 0) (instanceRef my_kcpsm3))
                (portRef (member address 0) (instanceRef my_program))
              )
            )
            (net (rename baud_count_0_ "baud_count<0>")
              (joined
                (portRef Q (instanceRef baud_count_0))
                (portRef I (instanceRef Mcount_baud_count_lut_0__INV_0))
                (portRef I0 (instanceRef baud_count_cmp_eq0000121_renamed_37))
              )
            )
            (net (rename baud_count_1_ "baud_count<1>")
              (joined
                (portRef Q (instanceRef baud_count_1))
                (portRef I0 (instanceRef Mcount_baud_count_cy_1__rt_renamed_28))
                (portRef I1 (instanceRef baud_count_cmp_eq0000121_renamed_37))
              )
            )
            (net (rename baud_count_2_ "baud_count<2>")
              (joined
                (portRef Q (instanceRef baud_count_2))
                (portRef I1 (instanceRef baud_count_cmp_eq000025_renamed_14))
                (portRef I0 (instanceRef Mcount_baud_count_cy_2__rt_renamed_29))
              )
            )
            (net (rename baud_count_3_ "baud_count<3>")
              (joined
                (portRef Q (instanceRef baud_count_3))
                (portRef I2 (instanceRef baud_count_cmp_eq000025_renamed_14))
                (portRef I0 (instanceRef Mcount_baud_count_cy_3__rt_renamed_30))
              )
            )
            (net (rename baud_count_4_ "baud_count<4>")
              (joined
                (portRef Q (instanceRef baud_count_4))
                (portRef I0 (instanceRef baud_count_cmp_eq000025_renamed_14))
                (portRef I0 (instanceRef Mcount_baud_count_cy_4__rt_renamed_31))
              )
            )
            (net (rename baud_count_5_ "baud_count<5>")
              (joined
                (portRef Q (instanceRef baud_count_5))
                (portRef I3 (instanceRef baud_count_cmp_eq000025_renamed_14))
                (portRef I0 (instanceRef Mcount_baud_count_cy_5__rt_renamed_32))
              )
            )
            (net (rename baud_count_6_ "baud_count<6>")
              (joined
                (portRef Q (instanceRef baud_count_6))
                (portRef I0 (instanceRef Mcount_baud_count_cy_6__rt_renamed_33))
                (portRef I3 (instanceRef baud_count_cmp_eq0000121_renamed_37))
              )
            )
            (net (rename baud_count_7_ "baud_count<7>")
              (joined
                (portRef Q (instanceRef baud_count_7))
                (portRef I0 (instanceRef Mcount_baud_count_cy_7__rt_renamed_34))
                (portRef I2 (instanceRef baud_count_cmp_eq0000121_renamed_37))
              )
            )
            (net (rename baud_count_8_ "baud_count<8>")
              (joined
                (portRef Q (instanceRef baud_count_8))
                (portRef I0 (instanceRef Mcount_baud_count_xor_8__rt_renamed_35))
                (portRef S (instanceRef baud_count_cmp_eq000012_f5))
              )
            )
            (net baud_count_cmp_eq0000
              (joined
                (portRef D (instanceRef en_16_x_baud_renamed_4))
                (portRef O (instanceRef baud_count_cmp_eq000026))
                (portRef D (instanceRef en_16_x_baud_1_renamed_36))
              )
            )
            (net baud_count_cmp_eq000012
              (joined
                (portRef I0 (instanceRef baud_count_cmp_eq000026))
                (portRef I0 (instanceRef Mcount_baud_count_eqn_01))
                (portRef I0 (instanceRef Mcount_baud_count_eqn_11))
                (portRef I0 (instanceRef Mcount_baud_count_eqn_21))
                (portRef I0 (instanceRef Mcount_baud_count_eqn_31))
                (portRef I0 (instanceRef Mcount_baud_count_eqn_41))
                (portRef I0 (instanceRef Mcount_baud_count_eqn_51))
                (portRef I0 (instanceRef Mcount_baud_count_eqn_61))
                (portRef I0 (instanceRef Mcount_baud_count_eqn_71))
                (portRef I0 (instanceRef Mcount_baud_count_eqn_81))
                (portRef O (instanceRef baud_count_cmp_eq000012_f5))
              )
            )
            (net baud_count_cmp_eq0000121
              (joined
                (portRef O (instanceRef baud_count_cmp_eq0000121_renamed_37))
                (portRef I1 (instanceRef baud_count_cmp_eq000012_f5))
              )
            )
            (net baud_count_cmp_eq000025
              (joined
                (portRef O (instanceRef baud_count_cmp_eq000025_renamed_14))
                (portRef I1 (instanceRef baud_count_cmp_eq000026))
                (portRef I2 (instanceRef Mcount_baud_count_eqn_01))
                (portRef I2 (instanceRef Mcount_baud_count_eqn_11))
                (portRef I2 (instanceRef Mcount_baud_count_eqn_21))
                (portRef I2 (instanceRef Mcount_baud_count_eqn_31))
                (portRef I2 (instanceRef Mcount_baud_count_eqn_41))
                (portRef I2 (instanceRef Mcount_baud_count_eqn_51))
                (portRef I2 (instanceRef Mcount_baud_count_eqn_61))
                (portRef I2 (instanceRef Mcount_baud_count_eqn_71))
                (portRef I2 (instanceRef Mcount_baud_count_eqn_81))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef CLKIN_IN (instanceRef Inst_my_dcm))
              )
            )
            (net clk55MHz
              (joined
                (portRef C (instanceRef in_port_0))
                (portRef C (instanceRef in_port_1))
                (portRef C (instanceRef in_port_2))
                (portRef C (instanceRef in_port_3))
                (portRef C (instanceRef in_port_4))
                (portRef C (instanceRef in_port_5))
                (portRef C (instanceRef in_port_6))
                (portRef C (instanceRef in_port_7))
                (portRef C (instanceRef en_16_x_baud_renamed_4))
                (portRef C (instanceRef leds_0_renamed_5))
                (portRef C (instanceRef leds_1_renamed_6))
                (portRef C (instanceRef leds_2_renamed_7))
                (portRef C (instanceRef leds_3_renamed_8))
                (portRef C (instanceRef leds_4_renamed_9))
                (portRef C (instanceRef leds_5_renamed_10))
                (portRef C (instanceRef leds_6_renamed_11))
                (portRef C (instanceRef leds_7_renamed_12))
                (portRef C (instanceRef read_from_uart_renamed_13))
                (portRef C (instanceRef baud_count_0))
                (portRef C (instanceRef baud_count_1))
                (portRef C (instanceRef baud_count_2))
                (portRef C (instanceRef baud_count_3))
                (portRef C (instanceRef baud_count_4))
                (portRef C (instanceRef baud_count_5))
                (portRef C (instanceRef baud_count_6))
                (portRef C (instanceRef baud_count_7))
                (portRef C (instanceRef baud_count_8))
                (portRef clk (instanceRef my_kcpsm3))
                (portRef clk (instanceRef my_program))
                (portRef CLKFX_OUT (instanceRef Inst_my_dcm))
                (portRef clk (instanceRef transmit))
                (portRef clk (instanceRef receive))
                (portRef C (instanceRef en_16_x_baud_1_renamed_36))
              )
            )
            (net data_present
              (joined
                (portRef buffer_data_present (instanceRef receive))
                (portRef I0 (instanceRef in_port_mux0002_0__SW1))
              )
            )
            (net en_16_x_baud
              (joined
                (portRef Q (instanceRef en_16_x_baud_renamed_4))
                (portRef en_16_x_baud (instanceRef transmit))
              )
            )
            (net en_16_x_baud_1
              (joined
                (portRef Q (instanceRef en_16_x_baud_1_renamed_36))
                (portRef en_16_x_baud (instanceRef receive))
              )
            )
            (net (rename in_port_0_ "in_port<0>")
              (joined
                (portRef Q (instanceRef in_port_0))
                (portRef (member in_port 7) (instanceRef my_kcpsm3))
              )
            )
            (net (rename in_port_1_ "in_port<1>")
              (joined
                (portRef Q (instanceRef in_port_1))
                (portRef (member in_port 6) (instanceRef my_kcpsm3))
              )
            )
            (net (rename in_port_2_ "in_port<2>")
              (joined
                (portRef Q (instanceRef in_port_2))
                (portRef (member in_port 5) (instanceRef my_kcpsm3))
              )
            )
            (net (rename in_port_3_ "in_port<3>")
              (joined
                (portRef Q (instanceRef in_port_3))
                (portRef (member in_port 4) (instanceRef my_kcpsm3))
              )
            )
            (net (rename in_port_4_ "in_port<4>")
              (joined
                (portRef Q (instanceRef in_port_4))
                (portRef (member in_port 3) (instanceRef my_kcpsm3))
              )
            )
            (net (rename in_port_5_ "in_port<5>")
              (joined
                (portRef Q (instanceRef in_port_5))
                (portRef (member in_port 2) (instanceRef my_kcpsm3))
              )
            )
            (net (rename in_port_6_ "in_port<6>")
              (joined
                (portRef Q (instanceRef in_port_6))
                (portRef (member in_port 1) (instanceRef my_kcpsm3))
              )
            )
            (net (rename in_port_7_ "in_port<7>")
              (joined
                (portRef Q (instanceRef in_port_7))
                (portRef (member in_port 0) (instanceRef my_kcpsm3))
              )
            )
            (net in_port_and0000
              (joined
                (portRef O (instanceRef in_port_and0000_renamed_15))
                (portRef I3 (instanceRef in_port_mux0002_0__))
                (portRef I3 (instanceRef in_port_mux0002_7_1))
                (portRef I3 (instanceRef in_port_mux0002_6_1))
                (portRef I3 (instanceRef in_port_mux0002_5_1))
                (portRef I3 (instanceRef in_port_mux0002_4_1))
                (portRef I3 (instanceRef in_port_mux0002_3_1))
                (portRef I3 (instanceRef in_port_mux0002_2_1))
                (portRef I3 (instanceRef in_port_mux0002_1_1))
              )
            )
            (net (rename in_port_mux0002_0_ "in_port_mux0002<0>")
              (joined
                (portRef D (instanceRef in_port_0))
                (portRef O (instanceRef in_port_mux0002_0__))
              )
            )
            (net (rename in_port_mux0002_1_ "in_port_mux0002<1>")
              (joined
                (portRef D (instanceRef in_port_1))
                (portRef O (instanceRef in_port_mux0002_1_1))
              )
            )
            (net (rename in_port_mux0002_2_ "in_port_mux0002<2>")
              (joined
                (portRef D (instanceRef in_port_2))
                (portRef O (instanceRef in_port_mux0002_2_1))
              )
            )
            (net (rename in_port_mux0002_3_ "in_port_mux0002<3>")
              (joined
                (portRef D (instanceRef in_port_3))
                (portRef O (instanceRef in_port_mux0002_3_1))
              )
            )
            (net (rename in_port_mux0002_4_ "in_port_mux0002<4>")
              (joined
                (portRef D (instanceRef in_port_4))
                (portRef O (instanceRef in_port_mux0002_4_1))
              )
            )
            (net (rename in_port_mux0002_5_ "in_port_mux0002<5>")
              (joined
                (portRef D (instanceRef in_port_5))
                (portRef O (instanceRef in_port_mux0002_5_1))
              )
            )
            (net (rename in_port_mux0002_6_ "in_port_mux0002<6>")
              (joined
                (portRef D (instanceRef in_port_6))
                (portRef O (instanceRef in_port_mux0002_6_1))
              )
            )
            (net (rename in_port_mux0002_7_ "in_port_mux0002<7>")
              (joined
                (portRef D (instanceRef in_port_7))
                (portRef O (instanceRef in_port_mux0002_7_1))
              )
            )
            (net (rename instruction_0_ "instruction<0>")
              (joined
                (portRef (member instruction 17) (instanceRef my_kcpsm3))
                (portRef (member instruction 17) (instanceRef my_program))
              )
            )
            (net (rename instruction_10_ "instruction<10>")
              (joined
                (portRef (member instruction 7) (instanceRef my_kcpsm3))
                (portRef (member instruction 7) (instanceRef my_program))
              )
            )
            (net (rename instruction_11_ "instruction<11>")
              (joined
                (portRef (member instruction 6) (instanceRef my_kcpsm3))
                (portRef (member instruction 6) (instanceRef my_program))
              )
            )
            (net (rename instruction_12_ "instruction<12>")
              (joined
                (portRef (member instruction 5) (instanceRef my_kcpsm3))
                (portRef (member instruction 5) (instanceRef my_program))
              )
            )
            (net (rename instruction_13_ "instruction<13>")
              (joined
                (portRef (member instruction 4) (instanceRef my_kcpsm3))
                (portRef (member instruction 4) (instanceRef my_program))
              )
            )
            (net (rename instruction_14_ "instruction<14>")
              (joined
                (portRef (member instruction 3) (instanceRef my_kcpsm3))
                (portRef (member instruction 3) (instanceRef my_program))
              )
            )
            (net (rename instruction_15_ "instruction<15>")
              (joined
                (portRef (member instruction 2) (instanceRef my_kcpsm3))
                (portRef (member instruction 2) (instanceRef my_program))
              )
            )
            (net (rename instruction_16_ "instruction<16>")
              (joined
                (portRef (member instruction 1) (instanceRef my_kcpsm3))
                (portRef (member instruction 1) (instanceRef my_program))
              )
            )
            (net (rename instruction_17_ "instruction<17>")
              (joined
                (portRef (member instruction 0) (instanceRef my_kcpsm3))
                (portRef (member instruction 0) (instanceRef my_program))
              )
            )
            (net (rename instruction_1_ "instruction<1>")
              (joined
                (portRef (member instruction 16) (instanceRef my_kcpsm3))
                (portRef (member instruction 16) (instanceRef my_program))
              )
            )
            (net (rename instruction_2_ "instruction<2>")
              (joined
                (portRef (member instruction 15) (instanceRef my_kcpsm3))
                (portRef (member instruction 15) (instanceRef my_program))
              )
            )
            (net (rename instruction_3_ "instruction<3>")
              (joined
                (portRef (member instruction 14) (instanceRef my_kcpsm3))
                (portRef (member instruction 14) (instanceRef my_program))
              )
            )
            (net (rename instruction_4_ "instruction<4>")
              (joined
                (portRef (member instruction 13) (instanceRef my_kcpsm3))
                (portRef (member instruction 13) (instanceRef my_program))
              )
            )
            (net (rename instruction_5_ "instruction<5>")
              (joined
                (portRef (member instruction 12) (instanceRef my_kcpsm3))
                (portRef (member instruction 12) (instanceRef my_program))
              )
            )
            (net (rename instruction_6_ "instruction<6>")
              (joined
                (portRef (member instruction 11) (instanceRef my_kcpsm3))
                (portRef (member instruction 11) (instanceRef my_program))
              )
            )
            (net (rename instruction_7_ "instruction<7>")
              (joined
                (portRef (member instruction 10) (instanceRef my_kcpsm3))
                (portRef (member instruction 10) (instanceRef my_program))
              )
            )
            (net (rename instruction_8_ "instruction<8>")
              (joined
                (portRef (member instruction 9) (instanceRef my_kcpsm3))
                (portRef (member instruction 9) (instanceRef my_program))
              )
            )
            (net (rename instruction_9_ "instruction<9>")
              (joined
                (portRef (member instruction 8) (instanceRef my_kcpsm3))
                (portRef (member instruction 8) (instanceRef my_program))
              )
            )
            (net (rename leds_0_ "leds<0>")
              (joined
                (portRef (member leds 7))
                (portRef O (instanceRef leds_0_OBUF))
              )
            )
            (net (rename leds_1_ "leds<1>")
              (joined
                (portRef (member leds 6))
                (portRef O (instanceRef leds_1_OBUF))
              )
            )
            (net (rename leds_2_ "leds<2>")
              (joined
                (portRef (member leds 5))
                (portRef O (instanceRef leds_2_OBUF))
              )
            )
            (net (rename leds_3_ "leds<3>")
              (joined
                (portRef (member leds 4))
                (portRef O (instanceRef leds_3_OBUF))
              )
            )
            (net (rename leds_4_ "leds<4>")
              (joined
                (portRef (member leds 3))
                (portRef O (instanceRef leds_4_OBUF))
              )
            )
            (net (rename leds_5_ "leds<5>")
              (joined
                (portRef (member leds 2))
                (portRef O (instanceRef leds_5_OBUF))
              )
            )
            (net (rename leds_6_ "leds<6>")
              (joined
                (portRef (member leds 1))
                (portRef O (instanceRef leds_6_OBUF))
              )
            )
            (net (rename leds_7_ "leds<7>")
              (joined
                (portRef (member leds 0))
                (portRef O (instanceRef leds_7_OBUF))
              )
            )
            (net leds_0
              (joined
                (portRef Q (instanceRef leds_0_renamed_5))
                (portRef I (instanceRef leds_0_OBUF))
              )
            )
            (net leds_1
              (joined
                (portRef Q (instanceRef leds_1_renamed_6))
                (portRef I (instanceRef leds_1_OBUF))
              )
            )
            (net leds_2
              (joined
                (portRef Q (instanceRef leds_2_renamed_7))
                (portRef I (instanceRef leds_2_OBUF))
              )
            )
            (net leds_3
              (joined
                (portRef Q (instanceRef leds_3_renamed_8))
                (portRef I (instanceRef leds_3_OBUF))
              )
            )
            (net leds_4
              (joined
                (portRef Q (instanceRef leds_4_renamed_9))
                (portRef I (instanceRef leds_4_OBUF))
              )
            )
            (net leds_5
              (joined
                (portRef Q (instanceRef leds_5_renamed_10))
                (portRef I (instanceRef leds_5_OBUF))
              )
            )
            (net leds_6
              (joined
                (portRef Q (instanceRef leds_6_renamed_11))
                (portRef I (instanceRef leds_6_OBUF))
              )
            )
            (net leds_7
              (joined
                (portRef Q (instanceRef leds_7_renamed_12))
                (portRef I (instanceRef leds_7_OBUF))
              )
            )
            (net lock
              (joined
                (portRef lock)
                (portRef O (instanceRef lock_OBUF_renamed_26))
              )
            )
            (net lock_OBUF
              (joined
                (portRef LOCKED_OUT (instanceRef Inst_my_dcm))
                (portRef I (instanceRef lock_OBUF_renamed_26))
              )
            )
            (net (rename out_port_0_ "out_port<0>")
              (joined
                (portRef D (instanceRef leds_0_renamed_5))
                (portRef (member out_port 7) (instanceRef my_kcpsm3))
                (portRef (member data_in 7) (instanceRef transmit))
              )
            )
            (net (rename out_port_1_ "out_port<1>")
              (joined
                (portRef D (instanceRef leds_1_renamed_6))
                (portRef (member out_port 6) (instanceRef my_kcpsm3))
                (portRef (member data_in 6) (instanceRef transmit))
              )
            )
            (net (rename out_port_2_ "out_port<2>")
              (joined
                (portRef D (instanceRef leds_2_renamed_7))
                (portRef (member out_port 5) (instanceRef my_kcpsm3))
                (portRef (member data_in 5) (instanceRef transmit))
              )
            )
            (net (rename out_port_3_ "out_port<3>")
              (joined
                (portRef D (instanceRef leds_3_renamed_8))
                (portRef (member out_port 4) (instanceRef my_kcpsm3))
                (portRef (member data_in 4) (instanceRef transmit))
              )
            )
            (net (rename out_port_4_ "out_port<4>")
              (joined
                (portRef D (instanceRef leds_4_renamed_9))
                (portRef (member out_port 3) (instanceRef my_kcpsm3))
                (portRef (member data_in 3) (instanceRef transmit))
              )
            )
            (net (rename out_port_5_ "out_port<5>")
              (joined
                (portRef D (instanceRef leds_5_renamed_10))
                (portRef (member out_port 2) (instanceRef my_kcpsm3))
                (portRef (member data_in 2) (instanceRef transmit))
              )
            )
            (net (rename out_port_6_ "out_port<6>")
              (joined
                (portRef D (instanceRef leds_6_renamed_11))
                (portRef (member out_port 1) (instanceRef my_kcpsm3))
                (portRef (member data_in 1) (instanceRef transmit))
              )
            )
            (net (rename out_port_7_ "out_port<7>")
              (joined
                (portRef D (instanceRef leds_7_renamed_12))
                (portRef (member out_port 0) (instanceRef my_kcpsm3))
                (portRef (member data_in 0) (instanceRef transmit))
              )
            )
            (net (rename port_id_0_ "port_id<0>")
              (joined
                (portRef (member port_id 7) (instanceRef my_kcpsm3))
                (portRef I1 (instanceRef write_to_leds1))
                (portRef I1 (instanceRef write_to_uart1))
                (portRef I2 (instanceRef in_port_mux0002_0__SW1))
                (portRef I1 (instanceRef in_port_mux0002_7_1))
                (portRef I1 (instanceRef in_port_mux0002_6_1))
                (portRef I1 (instanceRef in_port_mux0002_5_1))
                (portRef I1 (instanceRef in_port_mux0002_4_1))
                (portRef I1 (instanceRef in_port_mux0002_3_1))
                (portRef I1 (instanceRef in_port_mux0002_2_1))
                (portRef I1 (instanceRef in_port_mux0002_1_1))
                (portRef I2 (instanceRef in_port_mux0002_0__SW0))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename port_id_1_ "port_id<1>")
              (joined
                (portRef (member port_id 6) (instanceRef my_kcpsm3))
                (portRef I2 (instanceRef write_to_uart1))
                (portRef I1 (instanceRef in_port_mux0002_0__SW1))
                (portRef I3 (instanceRef in_port_mux0002_0__SW0))
                (portRef I2 (instanceRef in_port_mux0002_7_1_SW0))
                (portRef I2 (instanceRef in_port_mux0002_6_1_SW0))
                (portRef I2 (instanceRef in_port_mux0002_5_1_SW0))
                (portRef I2 (instanceRef in_port_mux0002_4_1_SW0))
                (portRef I2 (instanceRef in_port_mux0002_3_1_SW0))
                (portRef I2 (instanceRef in_port_mux0002_2_1_SW0))
                (portRef I2 (instanceRef in_port_mux0002_1_1_SW0))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename port_id_2_ "port_id<2>")
              (joined
                (portRef D (instanceRef read_from_uart_renamed_13))
                (portRef (member port_id 5) (instanceRef my_kcpsm3))
                (portRef I0 (instanceRef in_port_mux0002_7_1))
                (portRef I0 (instanceRef in_port_mux0002_6_1))
                (portRef I0 (instanceRef in_port_mux0002_5_1))
                (portRef I0 (instanceRef in_port_mux0002_4_1))
                (portRef I0 (instanceRef in_port_mux0002_3_1))
                (portRef I0 (instanceRef in_port_mux0002_2_1))
                (portRef I0 (instanceRef in_port_mux0002_1_1))
                (portRef I0 (instanceRef in_port_mux0002_0__))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename port_id_3_ "port_id<3>")
              (joined
                (portRef (member port_id 4) (instanceRef my_kcpsm3))
                (portRef I1 (instanceRef in_port_and0000_SW0))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename port_id_4_ "port_id<4>")
              (joined
                (portRef (member port_id 3) (instanceRef my_kcpsm3))
                (portRef I0 (instanceRef in_port_and0000_SW0))
              )
            )
            (net (rename port_id_5_ "port_id<5>")
              (joined
                (portRef (member port_id 2) (instanceRef my_kcpsm3))
                (portRef I2 (instanceRef in_port_and0000_renamed_15))
              )
            )
            (net (rename port_id_6_ "port_id<6>")
              (joined
                (portRef (member port_id 1) (instanceRef my_kcpsm3))
                (portRef I1 (instanceRef in_port_and0000_renamed_15))
              )
            )
            (net (rename port_id_7_ "port_id<7>")
              (joined
                (portRef (member port_id 0) (instanceRef my_kcpsm3))
                (portRef I0 (instanceRef in_port_and0000_renamed_15))
              )
            )
            (net read_from_uart
              (joined
                (portRef Q (instanceRef read_from_uart_renamed_13))
                (portRef read_buffer (instanceRef receive))
              )
            )
            (net read_strobe
              (joined
                (portRef read_strobe (instanceRef my_kcpsm3))
                (portRef I (instanceRef read_strobe_inv1_INV_0))
              )
            )
            (net read_strobe_inv
              (joined
                (portRef R (instanceRef read_from_uart_renamed_13))
                (portRef O (instanceRef read_strobe_inv1_INV_0))
              )
            )
            (net rs232_rx
              (joined
                (portRef rs232_rx)
                (portRef I (instanceRef rs232_rx_IBUF_renamed_17))
              )
            )
            (net rs232_rx_IBUF
              (joined
                (portRef serial_in (instanceRef receive))
                (portRef O (instanceRef rs232_rx_IBUF_renamed_17))
              )
            )
            (net rs232_tx
              (joined
                (portRef rs232_tx)
                (portRef O (instanceRef rs232_tx_OBUF_renamed_27))
              )
            )
            (net rs232_tx_OBUF
              (joined
                (portRef serial_out (instanceRef transmit))
                (portRef I (instanceRef rs232_tx_OBUF_renamed_27))
              )
            )
            (net rst
              (joined
                (portRef rst)
                (portRef I (instanceRef rst_IBUF_renamed_16))
              )
            )
            (net rst_IBUF
              (joined
                (portRef R (instanceRef in_port_0))
                (portRef R (instanceRef in_port_1))
                (portRef R (instanceRef in_port_2))
                (portRef R (instanceRef in_port_3))
                (portRef R (instanceRef in_port_4))
                (portRef R (instanceRef in_port_5))
                (portRef R (instanceRef in_port_6))
                (portRef R (instanceRef in_port_7))
                (portRef CLR (instanceRef en_16_x_baud_renamed_4))
                (portRef R (instanceRef leds_0_renamed_5))
                (portRef R (instanceRef leds_1_renamed_6))
                (portRef R (instanceRef leds_2_renamed_7))
                (portRef R (instanceRef leds_3_renamed_8))
                (portRef R (instanceRef leds_4_renamed_9))
                (portRef R (instanceRef leds_5_renamed_10))
                (portRef R (instanceRef leds_6_renamed_11))
                (portRef R (instanceRef leds_7_renamed_12))
                (portRef CLR (instanceRef baud_count_0))
                (portRef CLR (instanceRef baud_count_1))
                (portRef CLR (instanceRef baud_count_2))
                (portRef CLR (instanceRef baud_count_3))
                (portRef CLR (instanceRef baud_count_4))
                (portRef CLR (instanceRef baud_count_5))
                (portRef CLR (instanceRef baud_count_6))
                (portRef CLR (instanceRef baud_count_7))
                (portRef CLR (instanceRef baud_count_8))
                (portRef reset (instanceRef my_kcpsm3))
                (portRef RST_IN (instanceRef Inst_my_dcm))
                (portRef reset_buffer (instanceRef transmit))
                (portRef reset_buffer (instanceRef receive))
                (portRef O (instanceRef rst_IBUF_renamed_16))
                (portRef CLR (instanceRef en_16_x_baud_1_renamed_36))
              )
            )
            (net (rename rx_data_0_ "rx_data<0>")
              (joined
                (portRef (member data_out 7) (instanceRef receive))
                (portRef I1 (instanceRef in_port_mux0002_0__SW0))
              )
            )
            (net (rename rx_data_1_ "rx_data<1>")
              (joined
                (portRef (member data_out 6) (instanceRef receive))
                (portRef I1 (instanceRef in_port_mux0002_1_1_SW0))
              )
            )
            (net (rename rx_data_2_ "rx_data<2>")
              (joined
                (portRef (member data_out 5) (instanceRef receive))
                (portRef I1 (instanceRef in_port_mux0002_2_1_SW0))
              )
            )
            (net (rename rx_data_3_ "rx_data<3>")
              (joined
                (portRef (member data_out 4) (instanceRef receive))
                (portRef I1 (instanceRef in_port_mux0002_3_1_SW0))
              )
            )
            (net (rename rx_data_4_ "rx_data<4>")
              (joined
                (portRef (member data_out 3) (instanceRef receive))
                (portRef I1 (instanceRef in_port_mux0002_4_1_SW0))
              )
            )
            (net (rename rx_data_5_ "rx_data<5>")
              (joined
                (portRef (member data_out 2) (instanceRef receive))
                (portRef I1 (instanceRef in_port_mux0002_5_1_SW0))
              )
            )
            (net (rename rx_data_6_ "rx_data<6>")
              (joined
                (portRef (member data_out 1) (instanceRef receive))
                (portRef I1 (instanceRef in_port_mux0002_6_1_SW0))
              )
            )
            (net (rename rx_data_7_ "rx_data<7>")
              (joined
                (portRef (member data_out 0) (instanceRef receive))
                (portRef I1 (instanceRef in_port_mux0002_7_1_SW0))
              )
            )
            (net (rename switches_0_ "switches<0>")
              (joined
                (portRef (member switches 7))
                (portRef I (instanceRef switches_0_IBUF_renamed_25))
              )
            )
            (net (rename switches_1_ "switches<1>")
              (joined
                (portRef (member switches 6))
                (portRef I (instanceRef switches_1_IBUF_renamed_24))
              )
            )
            (net (rename switches_2_ "switches<2>")
              (joined
                (portRef (member switches 5))
                (portRef I (instanceRef switches_2_IBUF_renamed_23))
              )
            )
            (net (rename switches_3_ "switches<3>")
              (joined
                (portRef (member switches 4))
                (portRef I (instanceRef switches_3_IBUF_renamed_22))
              )
            )
            (net (rename switches_4_ "switches<4>")
              (joined
                (portRef (member switches 3))
                (portRef I (instanceRef switches_4_IBUF_renamed_21))
              )
            )
            (net (rename switches_5_ "switches<5>")
              (joined
                (portRef (member switches 2))
                (portRef I (instanceRef switches_5_IBUF_renamed_20))
              )
            )
            (net (rename switches_6_ "switches<6>")
              (joined
                (portRef (member switches 1))
                (portRef I (instanceRef switches_6_IBUF_renamed_19))
              )
            )
            (net (rename switches_7_ "switches<7>")
              (joined
                (portRef (member switches 0))
                (portRef I (instanceRef switches_7_IBUF_renamed_18))
              )
            )
            (net switches_0_IBUF
              (joined
                (portRef O (instanceRef switches_0_IBUF_renamed_25))
                (portRef I0 (instanceRef in_port_mux0002_0__SW0))
              )
            )
            (net switches_1_IBUF
              (joined
                (portRef O (instanceRef switches_1_IBUF_renamed_24))
                (portRef I0 (instanceRef in_port_mux0002_1_1_SW0))
              )
            )
            (net switches_2_IBUF
              (joined
                (portRef O (instanceRef switches_2_IBUF_renamed_23))
                (portRef I0 (instanceRef in_port_mux0002_2_1_SW0))
              )
            )
            (net switches_3_IBUF
              (joined
                (portRef O (instanceRef switches_3_IBUF_renamed_22))
                (portRef I0 (instanceRef in_port_mux0002_3_1_SW0))
              )
            )
            (net switches_4_IBUF
              (joined
                (portRef O (instanceRef switches_4_IBUF_renamed_21))
                (portRef I0 (instanceRef in_port_mux0002_4_1_SW0))
              )
            )
            (net switches_5_IBUF
              (joined
                (portRef O (instanceRef switches_5_IBUF_renamed_20))
                (portRef I0 (instanceRef in_port_mux0002_5_1_SW0))
              )
            )
            (net switches_6_IBUF
              (joined
                (portRef O (instanceRef switches_6_IBUF_renamed_19))
                (portRef I0 (instanceRef in_port_mux0002_6_1_SW0))
              )
            )
            (net switches_7_IBUF
              (joined
                (portRef O (instanceRef switches_7_IBUF_renamed_18))
                (portRef I0 (instanceRef in_port_mux0002_7_1_SW0))
              )
            )
            (net write_strobe
              (joined
                (portRef write_strobe (instanceRef my_kcpsm3))
                (portRef I0 (instanceRef write_to_leds1))
                (portRef I0 (instanceRef write_to_uart1))
              )
            )
            (net write_to_leds
              (joined
                (portRef CE (instanceRef leds_0_renamed_5))
                (portRef CE (instanceRef leds_1_renamed_6))
                (portRef CE (instanceRef leds_2_renamed_7))
                (portRef CE (instanceRef leds_3_renamed_8))
                (portRef CE (instanceRef leds_4_renamed_9))
                (portRef CE (instanceRef leds_5_renamed_10))
                (portRef CE (instanceRef leds_6_renamed_11))
                (portRef CE (instanceRef leds_7_renamed_12))
                (portRef O (instanceRef write_to_leds1))
              )
            )
            (net write_to_uart
              (joined
                (portRef write_buffer (instanceRef transmit))
                (portRef O (instanceRef write_to_uart1))
              )
            )
          )
      )
    )
  )

  (design loopback
    (cellRef loopback
      (libraryRef loopback_lib)
    )
    (property PART (string "xc3s500e-4-fg320") (owner "Xilinx"))
  )
)

