<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>SBIR Phase I:  HW-Accelerated Verification with TestBench Caching and Reduced Design Compilation</AwardTitle>
<AwardEffectiveDate>01/01/2004</AwardEffectiveDate>
<AwardExpirationDate>06/30/2004</AwardExpirationDate>
<AwardTotalIntnAmount>100000.00</AwardTotalIntnAmount>
<AwardAmount>100000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>07070000</Code>
<Directorate>
<Abbreviation>ENG</Abbreviation>
<LongName>Directorate For Engineering</LongName>
</Directorate>
<Division>
<Abbreviation>IIP</Abbreviation>
<LongName>Div Of Industrial Innovation &amp; Partnersh</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Muralidharan Nair</SignBlockName>
</ProgramOfficer>
<AbstractNarration>0339399&lt;br/&gt;&lt;br/&gt;This SBIR Phase I project addresses issues related to verication and debugging of application&lt;br/&gt;specic integrated circuits (ASICs) and systems on chip (SOCs) and proposes a novel solution to&lt;br/&gt;drastically improve efficiency and performance of design verication.  The design verication&lt;br/&gt;already dominates the overall design development time and negatively impacts the designer pro-&lt;br/&gt;ductivity and product's time to market. The proposed method is based on a novel technology, called &lt;br/&gt;testbench caching, which reduces by the several orders of magnitude the HW/SW communication &lt;br/&gt;overhead. It is combined with the technique that also reduces the need for frequent and time &lt;br/&gt;intensive design compilation, and increased signal visibility, essential for fast hardware &lt;br/&gt;debugging. Over 100 times improvement is expected w.r.to traditional simulation, and 10-20 &lt;br/&gt;times w.r.to traditional simulation acceleration. This project will result in the development of &lt;br/&gt;a prototype system to validate the above claims.&lt;br/&gt;&lt;br/&gt;By accelerating the verication and providing efficient debugging facility the proposed solution&lt;br/&gt;will substantially shorten time to market for ASIC and SOC designs. Designers productivity will&lt;br/&gt;increase, lowering product development and labor costs. The proposed system methodology will&lt;br/&gt;have a signicant, positive commercial impact and will contribute to the growth of the verication&lt;br/&gt;systems market.</AbstractNarration>
<MinAmdLetterDate>11/20/2003</MinAmdLetterDate>
<MaxAmdLetterDate>11/20/2003</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0339399</AwardID>
<Investigator>
<FirstName>Maciej</FirstName>
<LastName>Ciesielski</LastName>
<EmailAddress>ciesiel@ecs.umass.edu</EmailAddress>
<StartDate>11/20/2003</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>LogicMill Technology</Name>
<CityName>AMHERST</CityName>
<ZipCode>010022207</ZipCode>
<PhoneNumber>4135492070</PhoneNumber>
<StreetAddress>400 AMITY ST</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Massachusetts</StateName>
<StateCode>MA</StateCode>
</Institution>
<FoaInformation>
<Code>0308000</Code>
<Name>Industrial Technology</Name>
</FoaInformation>
<ProgramElement>
<Code>5371</Code>
<Text>SBIR Phase I</Text>
</ProgramElement>
<ProgramReference>
<Code>1517</Code>
<Text>ELECT, PHOTONICS, &amp; DEVICE TEC</Text>
</ProgramReference>
<ProgramReference>
<Code>1639</Code>
<Text>SENSORS AND SENSING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>9139</Code>
<Text>INFORMATION INFRASTRUCTURE &amp; TECH APPL</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
