Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Mar  5 10:33:56 2020
| Host              : eee-bumblebee running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file Hybrid_LHT_timing_summary_routed.rpt -pb Hybrid_LHT_timing_summary_routed.pb -rpx Hybrid_LHT_timing_summary_routed.rpx -warn_on_violation
| Design            : Hybrid_LHT
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.489        0.000                      0                12610        0.042        0.000                      0                12610        3.625        0.000                       0                  6166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               1.489        0.000                      0                12610        0.042        0.000                      0                12610        3.625        0.000                       0                  6166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 1.216ns (18.734%)  route 5.275ns (81.266%))
  Logic Levels:           13  (CARRY8=2 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X95Y179        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/Q
                         net (fo=185, routed)         0.891     0.999    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13_n_0
    SLICE_X101Y191       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     1.140 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3212/O
                         net (fo=13, routed)          0.983     2.123    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3212_n_0
    SLICE_X97Y166        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     2.174 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_6298/O
                         net (fo=1, routed)           0.136     2.310    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_6298_n_0
    SLICE_X97Y166        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.409 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3771/O
                         net (fo=1, routed)           0.258     2.667    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971_0
    SLICE_X95Y173        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     2.718 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2159/O
                         net (fo=1, routed)           0.372     3.090    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2159_n_0
    SLICE_X86Y174        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     3.127 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971/O
                         net (fo=1, routed)           0.014     3.141    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971_n_0
    SLICE_X86Y174        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.297 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_607__0/CO[7]
                         net (fo=1, routed)           0.026     3.323    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_607__0_n_0
    SLICE_X86Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.379 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_669__0/O[0]
                         net (fo=5, routed)           0.266     3.645    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[28][1]
    SLICE_X86Y167        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.743 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_453__1/O
                         net (fo=34, routed)          0.450     4.193    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_200__31_7
    SLICE_X81Y158        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     4.316 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_261__16/O
                         net (fo=1, routed)           0.021     4.337    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_261__16_n_0
    SLICE_X81Y158        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     4.405 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_200__19/O
                         net (fo=1, routed)           0.136     4.541    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_200__19_n_0
    SLICE_X80Y158        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.664 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_135__19/O
                         net (fo=1, routed)           0.355     5.019    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_135__19_n_0
    SLICE_X77Y151        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     5.055 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_48__20/O
                         net (fo=1, routed)           0.852     5.907    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/hough_address[27][9]
    SLICE_X59Y146        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     6.005 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_2__27/O
                         net (fo=3, routed)           0.515     6.520    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[9]
    RAMB36_X1Y28         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6340, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y28         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     8.009    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.249ns (19.355%)  route 5.204ns (80.645%))
  Logic Levels:           12  (CARRY8=1 LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X95Y179        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/Q
                         net (fo=185, routed)         0.865     0.973    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13_n_0
    SLICE_X101Y193       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     1.109 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_5569/O
                         net (fo=12, routed)          0.768     1.877    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_5569_n_0
    SLICE_X94Y192        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.025 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_9856/O
                         net (fo=1, routed)           0.023     2.048    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_9856_n_0
    SLICE_X94Y192        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     2.109 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_7180/O
                         net (fo=1, routed)           0.000     2.109    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_7180_n_0
    SLICE_X94Y192        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     2.137 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_4312/O
                         net (fo=1, routed)           0.377     2.514    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1141_1
    SLICE_X92Y183        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.604 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2439/O
                         net (fo=1, routed)           0.415     3.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2439_n_0
    SLICE_X81Y182        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100     3.119 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1141/O
                         net (fo=1, routed)           0.014     3.133    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1141_n_0
    SLICE_X81Y182        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.063     3.196 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_617__0/O[4]
                         net (fo=4, routed)           0.527     3.723    u_Hybrid_LHT_Kernel/u_Hough_Kernel/Hough_Kernel_out1[10]_325[4]
    SLICE_X84Y159        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.143     3.866 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_332__2/O
                         net (fo=16, routed)          0.678     4.544    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_332__2_n_0
    SLICE_X78Y132        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     4.669 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_220__22/O
                         net (fo=1, routed)           0.097     4.766    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_220__22_n_0
    SLICE_X78Y132        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     4.888 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_146__21/O
                         net (fo=1, routed)           0.088     4.976    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_146__21_n_0
    SLICE_X77Y132        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     5.026 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_53__24/O
                         net (fo=2, routed)           0.869     5.895    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/hough_address[25][4]
    SLICE_X59Y135        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     5.999 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_7__25/O
                         net (fo=3, routed)           0.483     6.482    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[4]
    RAMB36_X1Y25         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6340, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y25         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305     8.033    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.033    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/Delay2_out1_reg/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 1.216ns (18.068%)  route 5.514ns (81.932%))
  Logic Levels:           13  (CARRY8=1 LUT3=2 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.353 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X95Y179        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/Q
                         net (fo=185, routed)         0.891     0.999    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13_n_0
    SLICE_X101Y191       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     1.140 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3212/O
                         net (fo=13, routed)          0.983     2.123    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3212_n_0
    SLICE_X97Y166        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     2.174 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_6298/O
                         net (fo=1, routed)           0.136     2.310    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_6298_n_0
    SLICE_X97Y166        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.409 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3771/O
                         net (fo=1, routed)           0.258     2.667    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971_0
    SLICE_X95Y173        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     2.718 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2159/O
                         net (fo=1, routed)           0.372     3.090    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2159_n_0
    SLICE_X86Y174        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     3.127 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971/O
                         net (fo=1, routed)           0.014     3.141    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971_n_0
    SLICE_X86Y174        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.137     3.278 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_607__0/O[7]
                         net (fo=9, routed)           0.423     3.701    u_Hybrid_LHT_Kernel/Rho[28][0]
    SLICE_X85Y162        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     3.767 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_275__1/O
                         net (fo=16, routed)          0.507     4.274    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_275__1_n_0
    SLICE_X76Y159        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.420 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_206__18/O
                         net (fo=1, routed)           0.041     4.461    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_206__18_n_0
    SLICE_X76Y159        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     4.497 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_140__17/O
                         net (fo=1, routed)           0.257     4.754    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_140__17_n_0
    SLICE_X73Y154        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     4.791 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_50__19/O
                         net (fo=1, routed)           0.132     4.923    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/hough_address[28][7]
    SLICE_X72Y154        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     5.012 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_4__28/O
                         net (fo=4, routed)           1.005     6.017    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/u_Block_RAM_n_2
    SLICE_X56Y152        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     6.142 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/Delay2_out1_i_2__27/O
                         net (fo=1, routed)           0.446     6.588    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/Delay2_out1_reg
    SLICE_X65Y152        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     6.710 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/Delay2_out1_i_1__28/O
                         net (fo=1, routed)           0.049     6.759    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/AND_out1
    SLICE_X65Y152        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/Delay2_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6340, unset)         0.020     8.353    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/clk
    SLICE_X65Y152        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/Delay2_out1_reg/C
                         clock pessimism              0.000     8.353    
                         clock uncertainty           -0.035     8.318    
    SLICE_X65Y152        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.343    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 1.408ns (22.021%)  route 4.986ns (77.979%))
  Logic Levels:           14  (CARRY8=2 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X95Y179        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/Q
                         net (fo=185, routed)         0.865     0.973    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13_n_0
    SLICE_X101Y193       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     1.109 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_5569/O
                         net (fo=12, routed)          0.768     1.877    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_5569_n_0
    SLICE_X94Y192        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.025 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_9856/O
                         net (fo=1, routed)           0.023     2.048    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_9856_n_0
    SLICE_X94Y192        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     2.109 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_7180/O
                         net (fo=1, routed)           0.000     2.109    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_7180_n_0
    SLICE_X94Y192        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     2.137 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_4312/O
                         net (fo=1, routed)           0.377     2.514    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1141_1
    SLICE_X92Y183        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.604 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2439/O
                         net (fo=1, routed)           0.415     3.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2439_n_0
    SLICE_X81Y182        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100     3.119 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1141/O
                         net (fo=1, routed)           0.014     3.133    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1141_n_0
    SLICE_X81Y182        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.289 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_617__0/CO[7]
                         net (fo=1, routed)           0.026     3.315    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_617__0_n_0
    SLICE_X81Y183        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.371 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_679__0/O[0]
                         net (fo=5, routed)           0.363     3.734    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[10][1]
    SLICE_X81Y167        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     3.787 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_463__1/O
                         net (fo=34, routed)          0.533     4.320    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_202__30_1
    SLICE_X88Y154        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     4.419 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_264__23/O
                         net (fo=1, routed)           0.025     4.444    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_264__23_n_0
    SLICE_X88Y154        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     4.513 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_202__25/O
                         net (fo=1, routed)           0.234     4.747    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_202__25_n_0
    SLICE_X88Y154        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     4.845 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_135__26/O
                         net (fo=1, routed)           0.252     5.097    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_135__26_n_0
    SLICE_X88Y144        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.187 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_48__27/O
                         net (fo=1, routed)           0.703     5.890    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/hough_address[13][9]
    SLICE_X96Y94         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     6.035 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_2__13/O
                         net (fo=3, routed)           0.388     6.423    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[9]
    RAMB36_X3Y16         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6340, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X3Y16         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X3Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     8.009    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 1.312ns (20.561%)  route 5.069ns (79.439%))
  Logic Levels:           14  (CARRY8=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X95Y179        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/Q
                         net (fo=185, routed)         0.937     1.045    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13_n_0
    SLICE_X101Y193       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     1.178 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_12842/O
                         net (fo=9, routed)           0.531     1.709    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Look_Ahead_Hough_out1[77]_484[4]
    SLICE_X99Y192        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     1.807 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_9985/O
                         net (fo=1, routed)           0.009     1.816    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_9985_n_0
    SLICE_X99Y192        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     1.873 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_7278/O
                         net (fo=1, routed)           0.000     1.873    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_7278_n_0
    SLICE_X99Y192        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     1.899 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_4365/O
                         net (fo=1, routed)           0.547     2.446    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_4365_n_0
    SLICE_X94Y173        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122     2.568 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_2462/O
                         net (fo=1, routed)           0.352     2.920    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_618__0_10
    SLICE_X84Y172        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     3.020 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1158/O
                         net (fo=1, routed)           0.014     3.034    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1158_n_0
    SLICE_X84Y172        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.190 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_618__0/CO[7]
                         net (fo=1, routed)           0.026     3.216    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_618__0_n_0
    SLICE_X84Y173        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.292 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_680__0/O[1]
                         net (fo=6, routed)           0.487     3.779    u_Hybrid_LHT_Kernel/Rho[9][2]
    SLICE_X89Y160        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.831 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_422/O
                         net (fo=16, routed)          0.429     4.260    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_422_n_0
    SLICE_X81Y161        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     4.385 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_264/O
                         net (fo=1, routed)           0.017     4.402    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_264_n_0
    SLICE_X81Y161        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     4.469 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_202__0/O
                         net (fo=1, routed)           0.168     4.637    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_202__0_n_0
    SLICE_X81Y161        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     4.727 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_135__0/O
                         net (fo=1, routed)           0.274     5.001    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_135__0_n_0
    SLICE_X77Y162        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     5.036 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_48__0/O
                         net (fo=1, routed)           0.827     5.863    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/hough_address[30][9]
    SLICE_X60Y177        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     5.959 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_2__30/O
                         net (fo=3, routed)           0.451     6.410    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[9]
    RAMB36_X1Y35         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6340, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y35         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     8.009    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 1.055ns (16.492%)  route 5.342ns (83.508%))
  Logic Levels:           12  (CARRY8=1 LUT3=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X95Y179        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/Q
                         net (fo=185, routed)         0.865     0.973    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13_n_0
    SLICE_X101Y193       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     1.109 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_5569/O
                         net (fo=12, routed)          0.768     1.877    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_5569_n_0
    SLICE_X94Y192        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.025 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_9856/O
                         net (fo=1, routed)           0.023     2.048    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_9856_n_0
    SLICE_X94Y192        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     2.109 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_7180/O
                         net (fo=1, routed)           0.000     2.109    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_7180_n_0
    SLICE_X94Y192        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     2.137 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_4312/O
                         net (fo=1, routed)           0.377     2.514    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1141_1
    SLICE_X92Y183        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.604 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2439/O
                         net (fo=1, routed)           0.415     3.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2439_n_0
    SLICE_X81Y182        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100     3.119 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1141/O
                         net (fo=1, routed)           0.014     3.133    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1141_n_0
    SLICE_X81Y182        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.063     3.196 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_617__0/O[4]
                         net (fo=4, routed)           0.527     3.723    u_Hybrid_LHT_Kernel/u_Hough_Kernel/Hough_Kernel_out1[10]_325[4]
    SLICE_X84Y159        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.143     3.866 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_332__2/O
                         net (fo=16, routed)          0.524     4.390    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_332__2_n_0
    SLICE_X78Y151        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.427 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_220__21/O
                         net (fo=1, routed)           0.042     4.469    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_220__21_n_0
    SLICE_X78Y151        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.508 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_146__20/O
                         net (fo=1, routed)           0.145     4.653    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_146__20_n_0
    SLICE_X75Y151        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     4.688 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_53__26/O
                         net (fo=2, routed)           1.132     5.820    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/hough_address[27][4]
    SLICE_X60Y148        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     5.916 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_7__27/O
                         net (fo=3, routed)           0.510     6.426    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[4]
    RAMB36_X1Y28         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6340, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y28         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305     8.033    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.033    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 0.971ns (15.191%)  route 5.421ns (84.809%))
  Logic Levels:           11  (CARRY8=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.372 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X95Y179        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/Q
                         net (fo=185, routed)         0.891     0.999    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13_n_0
    SLICE_X101Y191       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     1.140 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3212/O
                         net (fo=13, routed)          0.983     2.123    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3212_n_0
    SLICE_X97Y166        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     2.174 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_6298/O
                         net (fo=1, routed)           0.136     2.310    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_6298_n_0
    SLICE_X97Y166        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.409 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3771/O
                         net (fo=1, routed)           0.258     2.667    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971_0
    SLICE_X95Y173        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     2.718 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2159/O
                         net (fo=1, routed)           0.372     3.090    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2159_n_0
    SLICE_X86Y174        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     3.127 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971/O
                         net (fo=1, routed)           0.014     3.141    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971_n_0
    SLICE_X86Y174        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[5])
                                                      0.095     3.236 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_607__0/O[5]
                         net (fo=4, routed)           0.362     3.598    u_Hybrid_LHT_Kernel/u_Hough_Kernel/Hough_Kernel_out1[28]_320[5]
    SLICE_X86Y154        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     3.687 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_307__1/O
                         net (fo=16, routed)          0.524     4.211    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_307__1_n_0
    SLICE_X77Y149        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     4.246 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_214__4/O
                         net (fo=1, routed)           0.089     4.335    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_214__4_n_0
    SLICE_X77Y149        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.425 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_144__4/O
                         net (fo=1, routed)           0.285     4.710    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_144__4_n_0
    SLICE_X74Y153        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     4.798 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_52__25/O
                         net (fo=2, routed)           1.028     5.826    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/hough_address[26][5]
    SLICE_X60Y168        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.116     5.942 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_6__26/O
                         net (fo=3, routed)           0.479     6.421    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/D[5]
    RAMB18_X1Y68         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6340, unset)         0.039     8.372    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/clk
    RAMB18_X1Y68         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.372    
                         clock uncertainty           -0.035     8.337    
    RAMB18_X1Y68         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.285     8.052    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 1.036ns (16.182%)  route 5.366ns (83.818%))
  Logic Levels:           13  (CARRY8=2 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.372 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X95Y179        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/Q
                         net (fo=185, routed)         0.891     0.999    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13_n_0
    SLICE_X101Y191       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     1.140 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3212/O
                         net (fo=13, routed)          0.983     2.123    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3212_n_0
    SLICE_X97Y166        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     2.174 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_6298/O
                         net (fo=1, routed)           0.136     2.310    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_6298_n_0
    SLICE_X97Y166        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.409 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3771/O
                         net (fo=1, routed)           0.258     2.667    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971_0
    SLICE_X95Y173        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     2.718 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2159/O
                         net (fo=1, routed)           0.372     3.090    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2159_n_0
    SLICE_X86Y174        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     3.127 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971/O
                         net (fo=1, routed)           0.014     3.141    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971_n_0
    SLICE_X86Y174        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.297 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_607__0/CO[7]
                         net (fo=1, routed)           0.026     3.323    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_607__0_n_0
    SLICE_X86Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.379 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_669__0/O[0]
                         net (fo=5, routed)           0.402     3.781    u_Hybrid_LHT_Kernel/Rho[28][1]
    SLICE_X87Y164        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.830 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_440__0/O
                         net (fo=16, routed)          0.327     4.157    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_440__0_n_0
    SLICE_X79Y162        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     4.248 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_269__16/O
                         net (fo=1, routed)           0.012     4.260    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_269__16_n_0
    SLICE_X79Y162        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.059     4.319 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_205__17/O
                         net (fo=1, routed)           0.000     4.319    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_205__17_n_0
    SLICE_X79Y162        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     4.347 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_138__16/O
                         net (fo=1, routed)           0.382     4.729    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_34
    SLICE_X72Y161        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.818 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_49__18/O
                         net (fo=1, routed)           0.323     5.141    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/hough_address[30][8]
    SLICE_X66Y161        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.191 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_3__30/O
                         net (fo=4, routed)           1.240     6.431    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/D[8]
    RAMB18_X1Y72         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6340, unset)         0.039     8.372    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/clk
    RAMB18_X1Y72         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.372    
                         clock uncertainty           -0.035     8.337    
    RAMB18_X1Y72         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.268     8.069    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg
  -------------------------------------------------------------------
                         required time                          8.069    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 1.150ns (18.076%)  route 5.212ns (81.924%))
  Logic Levels:           11  (CARRY8=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X95Y179        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/Q
                         net (fo=185, routed)         0.891     0.999    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13_n_0
    SLICE_X101Y191       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     1.140 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3212/O
                         net (fo=13, routed)          0.983     2.123    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3212_n_0
    SLICE_X97Y166        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     2.174 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_6298/O
                         net (fo=1, routed)           0.136     2.310    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_6298_n_0
    SLICE_X97Y166        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.409 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3771/O
                         net (fo=1, routed)           0.258     2.667    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971_0
    SLICE_X95Y173        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     2.718 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2159/O
                         net (fo=1, routed)           0.372     3.090    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2159_n_0
    SLICE_X86Y174        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     3.127 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971/O
                         net (fo=1, routed)           0.014     3.141    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971_n_0
    SLICE_X86Y174        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[5])
                                                      0.095     3.236 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_607__0/O[5]
                         net (fo=4, routed)           0.362     3.598    u_Hybrid_LHT_Kernel/u_Hough_Kernel/Hough_Kernel_out1[28]_320[5]
    SLICE_X86Y154        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     3.687 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_307__1/O
                         net (fo=16, routed)          0.488     4.175    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_307__1_n_0
    SLICE_X82Y147        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.324 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_214__13/O
                         net (fo=1, routed)           0.103     4.427    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_214__13_n_0
    SLICE_X82Y147        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.573 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_144__13/O
                         net (fo=1, routed)           0.279     4.852    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_144__13_n_0
    SLICE_X85Y145        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     4.999 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_52__7/O
                         net (fo=2, routed)           0.835     5.834    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/hough_address[8][5]
    SLICE_X97Y100        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     5.900 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_6__8/O
                         net (fo=3, routed)           0.491     6.391    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[5]
    RAMB36_X3Y17         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6340, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X3Y17         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X3Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     8.029    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 1.040ns (16.350%)  route 5.321ns (83.650%))
  Logic Levels:           11  (CARRY8=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X95Y179        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13/Q
                         net (fo=185, routed)         0.891     0.999    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch_reg_reg[1]_rep__13_n_0
    SLICE_X101Y191       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     1.140 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3212/O
                         net (fo=13, routed)          0.983     2.123    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3212_n_0
    SLICE_X97Y166        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     2.174 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_6298/O
                         net (fo=1, routed)           0.136     2.310    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_6298_n_0
    SLICE_X97Y166        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.409 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/ram_reg_bram_0_i_3771/O
                         net (fo=1, routed)           0.258     2.667    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971_0
    SLICE_X95Y173        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     2.718 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2159/O
                         net (fo=1, routed)           0.372     3.090    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2159_n_0
    SLICE_X86Y174        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     3.127 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971/O
                         net (fo=1, routed)           0.014     3.141    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_971_n_0
    SLICE_X86Y174        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[6])
                                                      0.129     3.270 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_607__0/O[6]
                         net (fo=4, routed)           0.322     3.592    u_Hybrid_LHT_Kernel/u_Hough_Kernel/Hough_Kernel_out1[28]_320[6]
    SLICE_X87Y159        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     3.658 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_291__2/O
                         net (fo=16, routed)          0.634     4.292    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_291__2_n_0
    SLICE_X76Y155        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     4.327 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_210__22/O
                         net (fo=1, routed)           0.103     4.430    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_210__22_n_0
    SLICE_X76Y155        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.576 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_142__20/O
                         net (fo=1, routed)           0.192     4.768    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_142__20_n_0
    SLICE_X76Y151        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     4.864 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_51__24/O
                         net (fo=1, routed)           0.802     5.666    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/hough_address[25][6]
    SLICE_X62Y149        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     5.776 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_5__25/O
                         net (fo=4, routed)           0.614     6.390    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[6]
    RAMB36_X1Y25         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6340, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y25         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     8.035    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                  1.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.012     0.012    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X62Y145        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y145        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[12]/Q
                         net (fo=5, routed)           0.025     0.076    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[12]
    SLICE_X62Y145        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[12]_i_1/O
                         net (fo=1, routed)           0.015     0.106    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_next[12]
    SLICE_X62Y145        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.018     0.018    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X62Y145        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X62Y145        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/X_Counter_out1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/X_Counter_out1_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.500%)  route 0.036ns (37.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.012     0.012    u_Hybrid_LHT_Kernel/clk
    SLICE_X106Y166       FDCE                                         r  u_Hybrid_LHT_Kernel/X_Counter_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y166       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Kernel/X_Counter_out1_reg[7]/Q
                         net (fo=5, routed)           0.029     0.080    u_Hybrid_LHT_Kernel/X_Counter_out1_reg[7]
    SLICE_X106Y166       LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.021     0.101 r  u_Hybrid_LHT_Kernel/X_Counter_out1[9]_i_2/O
                         net (fo=1, routed)           0.007     0.108    u_Hybrid_LHT_Kernel/p_0_in__1[9]
    SLICE_X106Y166       FDPE                                         r  u_Hybrid_LHT_Kernel/X_Counter_out1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.018     0.018    u_Hybrid_LHT_Kernel/clk
    SLICE_X106Y166       FDPE                                         r  u_Hybrid_LHT_Kernel/X_Counter_out1_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X106Y166       FDPE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    u_Hybrid_LHT_Kernel/X_Counter_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance90/Unit_Delay_Enabled_Synchronous_out1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[89][0]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.012     0.012    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance90/clk
    SLICE_X98Y207        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance90/Unit_Delay_Enabled_Synchronous_out1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y207        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance90/Unit_Delay_Enabled_Synchronous_out1_reg[0]/Q
                         net (fo=1, routed)           0.058     0.109    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance90_n_9
    SLICE_X99Y207        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[89][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.018     0.018    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X99Y207        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[89][0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X99Y207        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[89][0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/HDL_Counter_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/HDL_Counter_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.012     0.012    u_Hybrid_LHT_Accumulator/clk
    SLICE_X62Y154        FDCE                                         r  u_Hybrid_LHT_Accumulator/HDL_Counter_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y154        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Accumulator/HDL_Counter_out1_reg[4]/Q
                         net (fo=4, routed)           0.027     0.078    u_Hybrid_LHT_Accumulator/HDL_Counter_out1[4]
    SLICE_X62Y154        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  u_Hybrid_LHT_Accumulator/HDL_Counter_out1[4]_i_1/O
                         net (fo=1, routed)           0.016     0.108    u_Hybrid_LHT_Accumulator/HDL_Counter_out1[4]_i_1_n_0
    SLICE_X62Y154        FDCE                                         r  u_Hybrid_LHT_Accumulator/HDL_Counter_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.018     0.018    u_Hybrid_LHT_Accumulator/clk
    SLICE_X62Y154        FDCE                                         r  u_Hybrid_LHT_Accumulator/HDL_Counter_out1_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X62Y154        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    u_Hybrid_LHT_Accumulator/HDL_Counter_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch70_reg_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch70_reg_reg[1][9]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.013     0.013    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/clk
    SLICE_X59Y144        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch70_reg_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch70_reg_reg[0][9]/Q
                         net (fo=1, routed)           0.059     0.112    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch70_reg_reg[0]_2[9]
    SLICE_X59Y144        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch70_reg_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.019     0.019    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/clk
    SLICE_X59Y144        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch70_reg_reg[1][9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X59Y144        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch70_reg_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_7_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_7_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X95Y195        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_7_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y195        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_7_reg[0][2]/Q
                         net (fo=1, routed)           0.059     0.111    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_7_reg[0]_48[2]
    SLICE_X95Y195        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_7_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X95Y195        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_7_reg[1][2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X95Y195        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_7_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance83/Unit_Delay_Enabled_Synchronous_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[82][1]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.000%)  route 0.060ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.012     0.012    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance83/clk
    SLICE_X101Y182       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance83/Unit_Delay_Enabled_Synchronous_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y182       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance83/Unit_Delay_Enabled_Synchronous_out1_reg[1]/Q
                         net (fo=1, routed)           0.060     0.112    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance83_n_8
    SLICE_X101Y181       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[82][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X101Y181       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[82][1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X101Y181       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[82][1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_4_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_4_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X96Y186        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_4_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y186        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_4_reg[0][5]/Q
                         net (fo=1, routed)           0.061     0.113    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_4_reg[0]_57[5]
    SLICE_X96Y186        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_4_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X96Y186        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_4_reg[1][5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X96Y186        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_4_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance76/Unit_Delay_Enabled_Synchronous_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[75][1]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance76/clk
    SLICE_X101Y180       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance76/Unit_Delay_Enabled_Synchronous_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y180       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance76/Unit_Delay_Enabled_Synchronous_out1_reg[1]/Q
                         net (fo=1, routed)           0.061     0.113    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance76_n_8
    SLICE_X101Y179       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[75][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X101Y179       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[75][1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X101Y179       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[75][1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance102/Unit_Delay_Enabled_Synchronous_out1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[101][6]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.012     0.012    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance102/clk
    SLICE_X103Y194       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance102/Unit_Delay_Enabled_Synchronous_out1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y194       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance102/Unit_Delay_Enabled_Synchronous_out1_reg[6]/Q
                         net (fo=1, routed)           0.061     0.112    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance102_n_3
    SLICE_X103Y194       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[101][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6340, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X103Y194       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[101][6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X103Y194       FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[101][6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X2Y30  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB18_X2Y49  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.333       6.764      RAMB18_X2Y49  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB18_X2Y63  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.333       6.764      RAMB18_X2Y63  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X3Y17  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X1Y27  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[24].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB18_X3Y36  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.333       6.764      RAMB18_X3Y36  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB18_X1Y52  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[24].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y30  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y30  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y30  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y30  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y49  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y49  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y49  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y49  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y63  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y63  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y30  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y30  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y30  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y30  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y49  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y49  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y49  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y49  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y63  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y63  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK



