Drill report for Logic_KiCad.kicad_pcb
Created on Mon Mar 22 16:34:41 2021

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'Logic_KiCad.drl' contains
    plated through holes:
    =============================================================
    T1  0.30mm  0.012"  (109 holes)
    T2  0.40mm  0.016"  (13 holes)
    T3  0.50mm  0.020"  (214 holes)  (with 2 slots)
    T4  0.60mm  0.024"  (4 holes)  (with 4 slots)
    T5  0.70mm  0.028"  (2 holes)
    T6  1.00mm  0.039"  (3 holes)
    T7  3.20mm  0.126"  (4 holes)

    Total plated holes count 349


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T8  0.65mm  0.026"  (2 holes)

    Total unplated holes count 2
