// Seed: 89594512
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output wor id_2,
    input wor id_3,
    input wire id_4,
    input uwire id_5,
    output supply0 id_6,
    output wire id_7,
    input uwire id_8,
    input supply0 id_9
);
  wire id_11;
  ;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output uwire id_2,
    output tri id_3,
    input supply1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1
  );
  assign id_2 = -1 <-> -1;
  logic [-1 : 1  ^  -1  ^  1 'h0] id_7;
  ;
  logic id_8 = -1;
  wire id_9, id_10, id_11, id_12, id_13, id_14;
endmodule
