$date
	Wed Sep 26 08:22:34 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testVerilog $end
$var wire 1 ! FS02A $end
$var wire 1 " FS02 $end
$var wire 1 # F02B $end
$var wire 1 $ F02A $end
$var reg 1 % FS01_ $end
$var reg 1 & rst $end
$scope module A1A $end
$var wire 1 $ F02A $end
$var wire 1 # F02B $end
$var wire 1 % FS01_ $end
$var wire 1 " FS02 $end
$var wire 1 ! FS02A $end
$var wire 1 ' U126Pad7 $end
$var wire 1 ( U127Pad2 $end
$var wire 1 ) U127Pad8 $end
$var wire 1 & rst $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
0(
1'
0&
0%
0$
0#
0"
0!
$end
#1
1#
0)
1%
#2
0#
1"
1!
0'
1(
0%
#3
1$
0(
1%
#4
0$
0!
1'
0"
1)
0%
#5
1#
0)
1%
#6
0#
1"
1!
0'
1(
0%
#7
1$
0(
1%
#8
0$
0!
1'
0"
1)
0%
#9
1#
0)
1%
#10
0#
1"
1!
0'
1(
0%
#11
1$
0(
1%
#12
0$
0!
1'
0"
1)
0%
#13
1#
0)
1%
#14
0#
1"
1!
0'
1(
0%
#15
1$
0(
1%
#16
0$
0!
1'
0"
1)
0%
#17
1#
0)
1%
#18
0#
1"
1!
0'
1(
0%
#19
1$
0(
1%
#20
0$
0!
1'
0"
1)
0%
#21
1#
0)
1%
#22
0#
1"
1!
0'
1(
0%
#23
1$
0(
1%
#24
0$
0!
1'
0"
1)
0%
#25
1#
0)
1%
#26
0#
1"
1!
0'
1(
0%
#27
1$
0(
1%
#28
0$
0!
1'
0"
1)
0%
#29
1#
0)
1%
#30
0#
1"
1!
0'
1(
0%
#31
1$
0(
1%
#32
0$
0!
1'
0"
1)
0%
#33
1#
0)
1%
#34
0#
1"
1!
0'
1(
0%
#35
1$
0(
1%
#36
0$
0!
1'
0"
1)
0%
#37
1#
0)
1%
#38
0#
1"
1!
0'
1(
0%
#39
1$
0(
1%
#40
0$
0!
1'
0"
1)
0%
#41
1#
0)
1%
#42
0#
1"
1!
0'
1(
0%
#43
1$
0(
1%
#44
0$
0!
1'
0"
1)
0%
#45
1#
0)
1%
#46
0#
1"
1!
0'
1(
0%
#47
1$
0(
1%
#48
0$
0!
1'
0"
1)
0%
#49
1#
0)
1%
#50
0#
1"
1!
0'
1(
0%
#51
1$
0(
1%
#52
0$
0!
1'
0"
1)
0%
#53
1#
0)
1%
#54
0#
1"
1!
0'
1(
0%
#55
1$
0(
1%
#56
0$
0!
1'
0"
1)
0%
#57
1#
0)
1%
#58
0#
1"
1!
0'
1(
0%
#59
1$
0(
1%
#60
0$
0!
1'
0"
1)
0%
#61
1#
0)
1%
#62
0#
1"
1!
0'
1(
0%
#63
1$
0(
1%
#64
0$
0!
1'
0"
1)
0%
#65
1#
0)
1%
#66
0#
1"
1!
0'
1(
0%
#67
1$
0(
1%
#68
0$
0!
1'
0"
1)
0%
#69
1#
0)
1%
#70
0#
1"
1!
0'
1(
0%
