Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/WIN/program/vivado2017.2/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto ccf05d7bc41744d9b703749fb726761f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot lab3_4_sim_func_synth xil_defaultlib.lab3_4_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.Divider
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.pipe3b
Compiling module xil_defaultlib.lab3_4_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_4_sim_func_synth
