-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R is 
    generic(
             DataWidth     : integer := 20; 
             AddressWidth     : integer := 8; 
             AddressRange    : integer := 177
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);
 
          address1        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce1             : in std_logic; 
          q1              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0);  
signal address1_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00000000000000000000", 1 => "00001111100110011110", 2 => "00011110011001111100", 3 => "00101100011010100011", 
    4 => "00111001101000100011", 5 => "01000110000100010010", 6 => "01010001101110001100", 7 => "01011100100110110101", 
    8 => "01100110101110110011", 9 => "01110000000110110101", 10 => "01111000101111101110", 11 => "10000000101010011000", 
    12 => "10000111110111101111", 13 => "10001110011000110110", 14 => "10010100001110110101", 15 => "10011001011010110111", 
    16 => "10011101111110001010", 17 => "10100001111010000010", 18 => "10100101001111110101", 19 => "10101000000000111011", 
    20 => "10101010001110110001", 21 => "10101011111010110100", 22 => "10101101000110100011", 23 => "10101101110011011111", 
    24 => "10101110000011001100", 25 => "10101101110111001100", 26 => "10101101010001000010", 27 => "10101100010010010010", 
    28 => "10101010111100011111", 29 => "10101001010001001101", 30 => "10100111010001111110", 31 => "10100101000000010010", 
    32 => "10100010011101101000", 33 => "10011111101011100000", 34 => "10011100101011010100", 35 => "10011001011110011111", 
    36 => "10010110000110010111", 37 => "10010010100100010001", 38 => "10001110111001100000", 39 => "10001011000111010011", 
    40 => "10000111001110110101", 41 => "10000011010001010000", 42 => "01111111001111101000", 43 => "01111011001011000001", 
    44 => "01110111000100011001", 45 => "01110010111100101011", 46 => "01101110110100101111", 47 => "01101010101101011001", 
    48 => "01100110100111011011", 49 => "01100010100011100000", 50 => "01011110100010010100", 51 => "01011010100100011101", 
    52 => "01010110101010011101", 53 => "01010010110100110100", 54 => "01001111000011111111", 55 => "01001011011000010111", 
    56 => "01000111110010010011", 57 => "01000100010010000111", 58 => "01000000111000000010", 59 => "00111101100100010100", 
    60 => "00111010010111000111", 61 => "00110111010000100101", 62 => "00110100010000110100", 63 => "00110001010111111011", 
    64 => "00101110100101111010", 65 => "00101011111010110100", 66 => "00101001010110100110", 67 => "00100110111001010000", 
    68 => "00100100100010101101", 69 => "00100010010010111000", 70 => "00100000001001101010", 71 => "00011110000110111011", 
    72 => "00011100001010100101", 73 => "00011010010100011100", 74 => "00011000100100010111", 75 => "00010110111010001100", 
    76 => "00010101010101101111", 77 => "00010011110110110100", 78 => "00010010011101010000", 79 => "00010001001000110101", 
    80 => "00001111111001011001", 81 => "00001110101110101110", 82 => "00001101101000100111", 83 => "00001100100110111000", 
    84 => "00001011101001010100", 85 => "00001010101111110000", 86 => "00001001111001111110", 87 => "00001001000111110010", 
    88 => "00001000011001000010", 89 => "00000111101101100000", 90 => "00000111000101000011", 91 => "00000110011111011110", 
    92 => "00000101111100101000", 93 => "00000101011100010110", 94 => "00000100111110011111", 95 => "00000100100010111000", 
    96 => "00000100001001011010", 97 => "00000011110001111010", 98 => "00000011011100010001", 99 => "00000011001000010111", 
    100 => "00000010110110000101", 101 => "00000010100101010010", 102 => "00000010010101111001", 103 => "00000010000111110011", 
    104 => "00000001111010111010", 105 => "00000001101111001000", 106 => "00000001100100010111", 107 => "00000001011010100100", 
    108 => "00000001010001101001", 109 => "00000001001001100001", 110 => "00000001000010001000", 111 => "00000000111011011100", 
    112 => "00000000110101010111", 113 => "00000000101111110111", 114 => "00000000101010111000", 115 => "00000000100110011001", 
    116 => "00000000100010010101", 117 => "00000000011110101010", 118 => "00000000011011010111", 119 => "00000000011000011001", 
    120 => "00000000010101101111", 121 => "00000000010011010101", 122 => "00000000010001001100", 123 => "00000000001111010001", 
    124 => "00000000001101100010", 125 => "00000000001100000000", 126 => "00000000001010101000", 127 => "00000000001001011001", 
    128 => "00000000001000010011", 129 => "00000000000111010101", 130 => "00000000000110011110", 131 => "00000000000101101100", 
    132 => "00000000000101000001", 133 => "00000000000100011010", 134 => "00000000000011111000", 135 => "00000000000011011001", 
    136 => "00000000000010111111", 137 => "00000000000010100111", 138 => "00000000000010010010", 139 => "00000000000010000000", 
    140 => "00000000000001101111", 141 => "00000000000001100001", 142 => "00000000000001010101", 143 => "00000000000001001010", 
    144 => "00000000000001000000", 145 => "00000000000000111000", 146 => "00000000000000110000", 147 => "00000000000000101010", 
    148 => "00000000000000100100", 149 => "00000000000000011111", 150 => "00000000000000011011", 151 => "00000000000000010111", 
    152 => "00000000000000010100", 153 => "00000000000000010001", 154 => "00000000000000001111", 155 => "00000000000000001101", 
    156 => "00000000000000001011", 157 => "00000000000000001010", 158 => "00000000000000001000", 159 => "00000000000000000111", 
    160 => "00000000000000000110", 161 => "00000000000000000101", 162 => "00000000000000000100", 163 => "00000000000000000100", 
    164 => "00000000000000000011", 165 => "00000000000000000011", 166 => "00000000000000000010", 167 => "00000000000000000010", 
    168 => "00000000000000000010", 169 => "00000000000000000001", 170 => "00000000000000000001", 171 => "00000000000000000001", 
    172 => "00000000000000000001", 173 => "00000000000000000001", 174 => "00000000000000000001", 175 => "00000000000000000001", 
    176 => "00000000000000000000");



attribute syn_rom_style : string;

attribute syn_rom_style of mem0 : signal is "block_rom"; 
attribute ROM_STYLE : string;

attribute ROM_STYLE of mem0 : signal is "block";

begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;
 
memory_access_guard_1: process (address1) 
begin
      address1_tmp <= address1;
--synthesis translate_off
      if (CONV_INTEGER(address1) > AddressRange-1) then
           address1_tmp <= (others => '0');
      else 
           address1_tmp <= address1;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;
 
        if (ce1 = '1') then  
            q1 <= mem0(CONV_INTEGER(address1_tmp)); 
        end if;

end if;
end process;

end rtl;

