

================================================================
== Vivado HLS Report for 'pixel_proc'
================================================================
* Date:           Mon Mar  1 13:01:04 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pixel_proc
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 7.00 ns | 8.763 ns |   0.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                   Pipeline                  |
    |   min   |   max   |    min    |    max    |  min |  max |                     Type                    |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |     2571|     2572| 22.530 us | 22.539 us |  2560|  2560| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2571|     2571|        14|          2|          2|  1280|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 2, D = 14, States = { 2 3 4 5 7 8 9 10 11 12 13 14 15 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 
6 --> 2 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:140]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %video_in_data, i1* %video_in_user_V, i1* %video_in_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 1280, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:144]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %video_out_data, i1* %video_out_user_V, i1* %video_out_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 1280, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:145]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %frames_V, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:147]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows_V, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:148]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pixels_V, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:149]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %sum_before_V, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:150]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %sum_after_V, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:151]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %values_V, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:152]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %read_done_V, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:153]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %write_ready_V, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:154]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %shared_memory_V, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:155]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %rewind_header"   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [pixel_proc/pixel_proc.cpp:159]   --->   Operation 29 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1280, i32 1280, i32 1280, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:160]   --->   Operation 30 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:161]   --->   Operation 31 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %video_in_data, i1* %video_in_user_V, i1* %video_in_last_V)" [pixel_proc/pixel_proc.cpp:130]   --->   Operation 32 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%video_in_data_tmp = extractvalue { i24, i1, i1 } %empty, 0" [pixel_proc/pixel_proc.cpp:130]   --->   Operation 33 'extractvalue' 'video_in_data_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sof_V = extractvalue { i24, i1, i1 } %empty, 1" [pixel_proc/pixel_proc.cpp:130]   --->   Operation 34 'extractvalue' 'sof_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%eol_V = extractvalue { i24, i1, i1 } %empty, 2" [pixel_proc/pixel_proc.cpp:130]   --->   Operation 35 'extractvalue' 'eol_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%B_V = trunc i24 %video_in_data_tmp to i8" [pixel_proc/pixel_proc.cpp:166]   --->   Operation 36 'trunc' 'B_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%G_V = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %video_in_data_tmp, i32 8, i32 15)" [pixel_proc/pixel_proc.cpp:167]   --->   Operation 37 'partselect' 'G_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%R_V = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %video_in_data_tmp, i32 16, i32 23)" [pixel_proc/pixel_proc.cpp:168]   --->   Operation 38 'partselect' 'R_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %sof_V, label %0, label %._crit_edge48.i" [pixel_proc/pixel_proc.cpp:113->pixel_proc/pixel_proc.cpp:175]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %eol_V, label %1, label %counters.exit_ifconv" [pixel_proc/pixel_proc.cpp:115->pixel_proc/pixel_proc.cpp:175]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i8 %B_V to i25" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 41 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i8 %R_V to i26" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 42 'zext' 'zext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln703_2 = mul i26 156762, %zext_ln703_3" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 43 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [3/3] (1.05ns) (grouped into DSP with root node add_ln703_2)   --->   "%mul_ln703_3 = mul i25 -42631, %zext_ln703" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 44 'mul' 'mul_ln703_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [3/3] (1.05ns) (grouped into DSP with root node add_ln703_4)   --->   "%mul_ln703_6 = mul i26 -88467, %zext_ln703_3" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 45 'mul' 'mul_ln703_6' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 46 [3/3] (1.05ns) (grouped into DSP with root node add_ln703)   --->   "%mul_ln703 = mul i25 59768, %zext_ln703" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 46 'mul' 'mul_ln703' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i8 %G_V to i27" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 47 'zext' 'zext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln703_2 = mul i26 156762, %zext_ln703_3" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 48 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [2/3] (1.05ns) (grouped into DSP with root node add_ln703_2)   --->   "%mul_ln703_3 = mul i25 -42631, %zext_ln703" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 49 'mul' 'mul_ln703_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [3/3] (1.05ns) (grouped into DSP with root node Cr_V)   --->   "%mul_ln703_4 = mul i27 -219514, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 50 'mul' 'mul_ln703_4' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [3/3] (1.05ns) (grouped into DSP with root node Cb_V)   --->   "%mul_ln703_5 = mul i27 -173678, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 51 'mul' 'mul_ln703_5' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [2/3] (1.05ns) (grouped into DSP with root node add_ln703_4)   --->   "%mul_ln703_6 = mul i26 -88467, %zext_ln703_3" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 52 'mul' 'mul_ln703_6' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 53 [2/3] (1.05ns) (grouped into DSP with root node add_ln703)   --->   "%mul_ln703 = mul i25 59768, %zext_ln703" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 53 'mul' 'mul_ln703' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [3/3] (1.05ns) (grouped into DSP with root node Y_V)   --->   "%mul_ln703_1 = mul i27 307757, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 54 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln703_2 = mul i26 156762, %zext_ln703_3" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 55 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/3] (0.00ns) (grouped into DSP with root node add_ln703_2)   --->   "%mul_ln703_3 = mul i25 -42631, %zext_ln703" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 56 'mul' 'mul_ln703_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_2)   --->   "%sext_ln703 = sext i25 %mul_ln703_3 to i27" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 57 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/3] (1.05ns) (grouped into DSP with root node Cr_V)   --->   "%mul_ln703_4 = mul i27 -219514, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 58 'mul' 'mul_ln703_4' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i8.i18(i8 %R_V, i18 0)" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i26 %shl_ln to i27" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 60 'zext' 'zext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln703_2 = add i27 %zext_ln703_6, %sext_ln703" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 61 'add' 'add_ln703_2' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln703_1 = call i26 @_ssdm_op_BitConcatenate.i26.i8.i18(i8 %B_V, i18 0)" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 62 'bitconcatenate' 'shl_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i26 %shl_ln703_1 to i27" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 63 'zext' 'zext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/3] (1.05ns) (grouped into DSP with root node Cb_V)   --->   "%mul_ln703_5 = mul i27 -173678, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 64 'mul' 'mul_ln703_5' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln703_4)   --->   "%mul_ln703_6 = mul i26 -88467, %zext_ln703_3" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 65 'mul' 'mul_ln703_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_4)   --->   "%sext_ln703_1 = sext i26 %mul_ln703_6 to i27" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 66 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln703_4 = add i27 %sext_ln703_1, %zext_ln703_7" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 67 'add' 'add_ln703_4' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %_ZmlILi29ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi8ELb0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit698.critedge ], [ false, %hls_label_0_end ], [ true, %18 ]"   --->   Operation 68 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %hls_label_0_begin"   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%t_V = load i32* @frame_counter_V, align 4" [pixel_proc/pixel_proc.cpp:114->pixel_proc/pixel_proc.cpp:175]   --->   Operation 70 'load' 't_V' <Predicate = (sof_V)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln700 = add i32 %t_V, 1" [pixel_proc/pixel_proc.cpp:114->pixel_proc/pixel_proc.cpp:175]   --->   Operation 71 'add' 'add_ln700' <Predicate = (sof_V)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %add_ln700, i32* @frame_counter_V, align 4" [pixel_proc/pixel_proc.cpp:114->pixel_proc/pixel_proc.cpp:175]   --->   Operation 72 'store' <Predicate = (sof_V)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %._crit_edge48.i" [pixel_proc/pixel_proc.cpp:114->pixel_proc/pixel_proc.cpp:175]   --->   Operation 73 'br' <Predicate = (sof_V)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%t_V_1 = load i32* @row_counter_V, align 4" [pixel_proc/pixel_proc.cpp:116->pixel_proc/pixel_proc.cpp:175]   --->   Operation 74 'load' 't_V_1' <Predicate = (eol_V)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.55ns)   --->   "%add_ln700_1 = add i32 %t_V_1, 1" [pixel_proc/pixel_proc.cpp:116->pixel_proc/pixel_proc.cpp:175]   --->   Operation 75 'add' 'add_ln700_1' <Predicate = (eol_V)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "store i32 %add_ln700_1, i32* @row_counter_V, align 4" [pixel_proc/pixel_proc.cpp:116->pixel_proc/pixel_proc.cpp:175]   --->   Operation 76 'store' <Predicate = (eol_V)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %counters.exit_ifconv" [pixel_proc/pixel_proc.cpp:116->pixel_proc/pixel_proc.cpp:175]   --->   Operation 77 'br' <Predicate = (eol_V)> <Delay = 0.00>
ST_5 : Operation 78 [1/3] (0.00ns) (grouped into DSP with root node add_ln703)   --->   "%mul_ln703 = mul i25 59768, %zext_ln703" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 78 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into DSP with root node add_ln703)   --->   "%zext_ln703_1 = zext i25 %mul_ln703 to i26" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 79 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [2/3] (1.05ns) (grouped into DSP with root node Y_V)   --->   "%mul_ln703_1 = mul i27 307757, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 80 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln703_2 = mul i26 156762, %zext_ln703_3" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 81 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln703 = add i26 %mul_ln703_2, %zext_ln703_1" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 82 'add' 'add_ln703' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node Cr_V)   --->   "%mul_ln703_4 = mul i27 -219514, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 83 'mul' 'mul_ln703_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln703_2 = add i27 %zext_ln703_6, %sext_ln703" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 84 'add' 'add_ln703_2' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [2/2] (2.10ns) (root node of the DSP)   --->   "%Cr_V = add i27 %mul_ln703_4, %add_ln703_2" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 85 'add' 'Cr_V' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node Cb_V)   --->   "%mul_ln703_5 = mul i27 -173678, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 86 'mul' 'mul_ln703_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln703_4 = add i27 %sext_ln703_1, %zext_ln703_7" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 87 'add' 'add_ln703_4' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [2/2] (2.10ns) (root node of the DSP)   --->   "%Cb_V = add i27 %mul_ln703_5, %add_ln703_4" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 88 'add' 'Cb_V' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 14> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %video_out_data), !map !163"   --->   Operation 89 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %video_in_data), !map !175"   --->   Operation 90 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_in_user_V), !map !185"   --->   Operation 91 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_in_last_V), !map !189"   --->   Operation 92 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_out_user_V), !map !193"   --->   Operation 93 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_out_last_V), !map !197"   --->   Operation 94 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %frames_V), !map !201"   --->   Operation 95 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %rows_V), !map !205"   --->   Operation 96 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pixels_V), !map !209"   --->   Operation 97 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %sum_before_V), !map !213"   --->   Operation 98 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %sum_after_V), !map !217"   --->   Operation 99 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %values_V), !map !221"   --->   Operation 100 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %read_done_V), !map !225"   --->   Operation 101 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %write_ready_V), !map !229"   --->   Operation 102 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %shared_memory_V), !map !233"   --->   Operation 103 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @pixel_proc_str) nounwind"   --->   Operation 104 'spectopmodule' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @p_str, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:139]   --->   Operation 105 'specclockdomain' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i32]* %shared_memory_V, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)" [pixel_proc/pixel_proc.cpp:155]   --->   Operation 106 'specmemcore' 'empty_11' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "br label %hls_label_0_begin"   --->   Operation 107 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 108 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %video_out_data, i1* %video_out_user_V, i1* %video_out_last_V, i24 %video_out_data_byte2_V_addr2728_part_set, i1 %sof_V, i1 %eol_V)" [pixel_proc/pixel_proc.cpp:131]   --->   Operation 108 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp)" [pixel_proc/pixel_proc.cpp:219]   --->   Operation 109 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [pixel_proc/pixel_proc.cpp:221]   --->   Operation 110 'return' <Predicate = (eol_V)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 4.21>
ST_7 : Operation 111 [1/3] (0.00ns) (grouped into DSP with root node Y_V)   --->   "%mul_ln703_1 = mul i27 307757, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 111 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 112 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln703 = add i26 %mul_ln703_2, %zext_ln703_1" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 112 'add' 'add_ln703' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i26 %add_ln703 to i27" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 113 'zext' 'zext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [2/2] (2.10ns) (root node of the DSP)   --->   "%Y_V = add i27 %mul_ln703_1, %zext_ln703_4" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 114 'add' 'Y_V' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 115 [1/2] (2.10ns) (root node of the DSP)   --->   "%Cr_V = add i27 %mul_ln703_4, %add_ln703_2" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 115 'add' 'Cr_V' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 116 [1/2] (2.10ns) (root node of the DSP)   --->   "%Cb_V = add i27 %mul_ln703_5, %add_ln703_4" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 116 'add' 'Cb_V' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i27 %Cr_V to i47" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 117 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i27 %Cb_V to i48" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 118 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [7/7] (2.11ns)   --->   "%r_V = mul i48 929038, %sext_ln1118_1" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 119 'mul' 'r_V' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [7/7] (2.11ns)   --->   "%r_V_1 = mul i47 -374413, %sext_ln728" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 120 'mul' 'r_V_1' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %eol_V, label %18, label %rewind_header" [pixel_proc/pixel_proc.cpp:159]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "br label %rewind_header" [pixel_proc/pixel_proc.cpp:221]   --->   Operation 122 'br' <Predicate = (eol_V)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 4.53>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%t_V_2 = load i32* @pixel_counter_V, align 4" [pixel_proc/pixel_proc.cpp:117->pixel_proc/pixel_proc.cpp:175]   --->   Operation 123 'load' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (2.55ns)   --->   "%add_ln700_2 = add i32 1, %t_V_2" [pixel_proc/pixel_proc.cpp:117->pixel_proc/pixel_proc.cpp:175]   --->   Operation 124 'add' 'add_ln700_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "store i32 %add_ln700_2, i32* @pixel_counter_V, align 4" [pixel_proc/pixel_proc.cpp:117->pixel_proc/pixel_proc.cpp:175]   --->   Operation 125 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%p_Val2_4 = load i32* @frame_counter_V, align 4" [pixel_proc/pixel_proc.cpp:119->pixel_proc/pixel_proc.cpp:175]   --->   Operation 126 'load' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%row_counter_V_load = load i32* @row_counter_V, align 4" [pixel_proc/pixel_proc.cpp:120->pixel_proc/pixel_proc.cpp:175]   --->   Operation 127 'load' 'row_counter_V_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %rows_V, i32 %row_counter_V_load)" [pixel_proc/pixel_proc.cpp:120->pixel_proc/pixel_proc.cpp:175]   --->   Operation 128 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 129 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pixels_V, i32 %add_ln700_2)" [pixel_proc/pixel_proc.cpp:121->pixel_proc/pixel_proc.cpp:175]   --->   Operation 129 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 130 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %frames_V, i32 %p_Val2_4)" [pixel_proc/pixel_proc.cpp:176]   --->   Operation 130 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 131 [1/2] (2.10ns) (root node of the DSP)   --->   "%Y_V = add i27 %mul_ln703_1, %zext_ln703_4" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 131 'add' 'Y_V' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%copy_select_V = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_4, i32 2)" [pixel_proc/pixel_proc.cpp:188]   --->   Operation 132 'bitselect' 'copy_select_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i32 %p_Val2_4 to i2" [pixel_proc/pixel_proc.cpp:189]   --->   Operation 133 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.95ns)   --->   "%icmp_ln879 = icmp eq i2 %trunc_ln647, 0" [pixel_proc/pixel_proc.cpp:189]   --->   Operation 134 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i27 %Y_V to i18" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 135 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (2.43ns)   --->   "%r = icmp ne i18 %trunc_ln718, 0" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 136 'icmp' 'r' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [2/2] (1.00ns)   --->   "%write_ready_V_read = call i1 @_ssdm_op_Read.s_axilite.i1P(i1* %write_ready_V)" [pixel_proc/pixel_proc.cpp:192]   --->   Operation 137 'read' 'write_ready_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %copy_select_V, label %_ZN8ap_fixedILi8ELi8EL9ap_q_mode4EL9ap_o_mode3ELi0EEC1ILi29ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438_ifconv, label %_ZN8ap_fixedILi8ELi8EL9ap_q_mode4EL9ap_o_mode3ELi0EEC1ILi29ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit407_ifconv" [pixel_proc/pixel_proc.cpp:190]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (1.86ns)   --->   "store i2 0, i2* @copy2_state, align 1" [pixel_proc/pixel_proc.cpp:42->pixel_proc/pixel_proc.cpp:194]   --->   Operation 139 'store' <Predicate = (!copy_select_V)> <Delay = 1.86>
ST_8 : Operation 140 [1/1] (1.86ns)   --->   "store i2 0, i2* @copy1_state, align 1" [pixel_proc/pixel_proc.cpp:42->pixel_proc/pixel_proc.cpp:191]   --->   Operation 140 'store' <Predicate = (copy_select_V)> <Delay = 1.86>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i27 %Cr_V to i48" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 141 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i27 %Cb_V to i46" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 142 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [6/7] (2.11ns)   --->   "%r_V = mul i48 929038, %sext_ln1118_1" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 143 'mul' 'r_V' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [6/7] (2.11ns)   --->   "%r_V_1 = mul i47 -374413, %sext_ln728" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 144 'mul' 'r_V_1' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [7/7] (2.11ns)   --->   "%r_V_2 = mul i46 -180427, %sext_ln1118" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 145 'mul' 'r_V_2' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [7/7] (2.11ns)   --->   "%r_V_3 = mul i48 735051, %sext_ln700" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 146 'mul' 'r_V_3' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 5.16>
ST_9 : Operation 147 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %rows_V, i32 %row_counter_V_load)" [pixel_proc/pixel_proc.cpp:120->pixel_proc/pixel_proc.cpp:175]   --->   Operation 147 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 148 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pixels_V, i32 %add_ln700_2)" [pixel_proc/pixel_proc.cpp:121->pixel_proc/pixel_proc.cpp:175]   --->   Operation 148 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 149 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %frames_V, i32 %p_Val2_4)" [pixel_proc/pixel_proc.cpp:176]   --->   Operation 149 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 150 [1/1] (0.97ns)   --->   "%start_V = and i1 %sof_V, %icmp_ln879" [pixel_proc/pixel_proc.cpp:169]   --->   Operation 150 'and' 'start_V' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node newY_V_4)   --->   "%p_Val2_6 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %Y_V, i32 19, i32 26)" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 151 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node newY_V_4)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %Y_V, i32 19)" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 152 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node newY_V_4)   --->   "%or_ln412 = or i1 %r, %tmp_2" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 153 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node newY_V_4)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %Y_V, i32 18)" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 154 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node newY_V_4)   --->   "%and_ln415 = and i1 %tmp_3, %or_ln412" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 155 'and' 'and_ln415' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node newY_V_4)   --->   "%zext_ln415 = zext i1 %and_ln415 to i8" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 156 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (1.91ns) (out node of the LUT)   --->   "%newY_V_4 = add i8 %zext_ln415, %p_Val2_6" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 157 'add' 'newY_V_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/2] (1.00ns)   --->   "%write_ready_V_read = call i1 @_ssdm_op_Read.s_axilite.i1P(i1* %write_ready_V)" [pixel_proc/pixel_proc.cpp:192]   --->   Operation 158 'read' 'write_ready_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i8 %newY_V_4 to i64" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194]   --->   Operation 159 'zext' 'zext_ln544_1' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%copy2_histogram_V_addr = getelementptr [256 x i22]* @copy2_histogram_V, i64 0, i64 %zext_ln544_1" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194]   --->   Operation 160 'getelementptr' 'copy2_histogram_V_addr' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_9 : Operation 161 [2/2] (3.25ns)   --->   "%t_V_4 = load i22* %copy2_histogram_V_addr, align 4" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194]   --->   Operation 161 'load' 't_V_4' <Predicate = (!copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%copy1_state_load = load i2* @copy1_state, align 1" [pixel_proc/pixel_proc.cpp:58->pixel_proc/pixel_proc.cpp:195]   --->   Operation 162 'load' 'copy1_state_load' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%t_V_8 = load i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:195]   --->   Operation 163 'load' 't_V_8' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i8 %t_V_8 to i64" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:195]   --->   Operation 164 'zext' 'zext_ln544_5' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%shared_memory_V_addr_3 = getelementptr [256 x i32]* %shared_memory_V, i64 0, i64 %zext_ln544_5" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:195]   --->   Operation 165 'getelementptr' 'shared_memory_V_addr_3' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 166 [2/2] (2.26ns)   --->   "%shared_memory_V_load_1 = load i32* %shared_memory_V_addr_3, align 4" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:195]   --->   Operation 166 'load' 'shared_memory_V_load_1' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 167 [1/1] (1.55ns)   --->   "%icmp_ln879_4 = icmp eq i8 %t_V_8, -1" [pixel_proc/pixel_proc.cpp:95->pixel_proc/pixel_proc.cpp:195]   --->   Operation 167 'icmp' 'icmp_ln879_4' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_4, label %17, label %._crit_edge164.i2844" [pixel_proc/pixel_proc.cpp:95->pixel_proc/pixel_proc.cpp:195]   --->   Operation 168 'br' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (1.86ns)   --->   "store i2 0, i2* @copy1_state, align 1" [pixel_proc/pixel_proc.cpp:96->pixel_proc/pixel_proc.cpp:195]   --->   Operation 169 'store' <Predicate = (!copy_select_V & copy1_state_load == 3 & icmp_ln879_4)> <Delay = 1.86>
ST_9 : Operation 170 [1/1] (1.91ns)   --->   "%add_ln700_14 = add i8 %t_V_8, 1" [pixel_proc/pixel_proc.cpp:99->pixel_proc/pixel_proc.cpp:195]   --->   Operation 170 'add' 'add_ln700_14' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (1.90ns)   --->   "store i8 %add_ln700_14, i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:99->pixel_proc/pixel_proc.cpp:195]   --->   Operation 171 'store' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 1.90>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "br label %update.exit2845" [pixel_proc/pixel_proc.cpp:100->pixel_proc/pixel_proc.cpp:195]   --->   Operation 172 'br' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %write_ready_V_read, label %15, label %._crit_edge163.i2842" [pixel_proc/pixel_proc.cpp:86->pixel_proc/pixel_proc.cpp:195]   --->   Operation 173 'br' <Predicate = (!copy_select_V & copy1_state_load == 2)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (1.86ns)   --->   "store i2 -1, i2* @copy1_state, align 1" [pixel_proc/pixel_proc.cpp:87->pixel_proc/pixel_proc.cpp:195]   --->   Operation 174 'store' <Predicate = (!copy_select_V & copy1_state_load == 2 & write_ready_V_read)> <Delay = 1.86>
ST_9 : Operation 175 [1/1] (1.90ns)   --->   "store i8 0, i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:88->pixel_proc/pixel_proc.cpp:195]   --->   Operation 175 'store' <Predicate = (!copy_select_V & copy1_state_load == 2 & write_ready_V_read)> <Delay = 1.90>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "br label %update.exit2845" [pixel_proc/pixel_proc.cpp:91->pixel_proc/pixel_proc.cpp:195]   --->   Operation 176 'br' <Predicate = (!copy_select_V & copy1_state_load == 2)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%t_V_7 = load i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:195]   --->   Operation 177 'load' 't_V_7' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i8 %t_V_7 to i64" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:195]   --->   Operation 178 'zext' 'zext_ln544_4' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%copy1_histogram_V_addr_1 = getelementptr [256 x i22]* @copy1_histogram_V, i64 0, i64 %zext_ln544_4" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:195]   --->   Operation 179 'getelementptr' 'copy1_histogram_V_addr_1' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 180 [2/2] (3.25ns)   --->   "%copy1_histogram_V_load = load i22* %copy1_histogram_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:195]   --->   Operation 180 'load' 'copy1_histogram_V_load' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_9 : Operation 181 [1/1] (3.25ns)   --->   "store i22 0, i22* %copy1_histogram_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:74->pixel_proc/pixel_proc.cpp:195]   --->   Operation 181 'store' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_9 : Operation 182 [1/1] (1.55ns)   --->   "%icmp_ln879_3 = icmp eq i8 %t_V_7, -1" [pixel_proc/pixel_proc.cpp:75->pixel_proc/pixel_proc.cpp:195]   --->   Operation 182 'icmp' 'icmp_ln879_3' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_3, label %13, label %._crit_edge162.i2841" [pixel_proc/pixel_proc.cpp:75->pixel_proc/pixel_proc.cpp:195]   --->   Operation 183 'br' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (1.86ns)   --->   "store i2 -2, i2* @copy1_state, align 1" [pixel_proc/pixel_proc.cpp:76->pixel_proc/pixel_proc.cpp:195]   --->   Operation 184 'store' <Predicate = (!copy_select_V & copy1_state_load == 1 & icmp_ln879_3)> <Delay = 1.86>
ST_9 : Operation 185 [1/1] (1.91ns)   --->   "%add_ln700_13 = add i8 %t_V_7, 1" [pixel_proc/pixel_proc.cpp:82->pixel_proc/pixel_proc.cpp:195]   --->   Operation 185 'add' 'add_ln700_13' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (1.90ns)   --->   "store i8 %add_ln700_13, i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:82->pixel_proc/pixel_proc.cpp:195]   --->   Operation 186 'store' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.90>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "br label %update.exit2845" [pixel_proc/pixel_proc.cpp:83->pixel_proc/pixel_proc.cpp:195]   --->   Operation 187 'br' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %start_V, label %11, label %._crit_edge161.i2838" [pixel_proc/pixel_proc.cpp:61->pixel_proc/pixel_proc.cpp:195]   --->   Operation 188 'br' <Predicate = (!copy_select_V & copy1_state_load == 0)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (1.86ns)   --->   "store i2 1, i2* @copy1_state, align 1" [pixel_proc/pixel_proc.cpp:62->pixel_proc/pixel_proc.cpp:195]   --->   Operation 189 'store' <Predicate = (!copy_select_V & copy1_state_load == 0 & start_V)> <Delay = 1.86>
ST_9 : Operation 190 [1/1] (1.90ns)   --->   "store i8 0, i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:63->pixel_proc/pixel_proc.cpp:195]   --->   Operation 190 'store' <Predicate = (!copy_select_V & copy1_state_load == 0 & start_V)> <Delay = 1.90>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "br label %update.exit2845" [pixel_proc/pixel_proc.cpp:67->pixel_proc/pixel_proc.cpp:195]   --->   Operation 191 'br' <Predicate = (!copy_select_V & copy1_state_load == 0)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i8 %newY_V_4 to i64" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:191]   --->   Operation 192 'zext' 'zext_ln544' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%copy1_histogram_V_addr = getelementptr [256 x i22]* @copy1_histogram_V, i64 0, i64 %zext_ln544" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:191]   --->   Operation 193 'getelementptr' 'copy1_histogram_V_addr' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_9 : Operation 194 [2/2] (3.25ns)   --->   "%t_V_3 = load i22* %copy1_histogram_V_addr, align 4" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:191]   --->   Operation 194 'load' 't_V_3' <Predicate = (copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%copy2_state_load = load i2* @copy2_state, align 1" [pixel_proc/pixel_proc.cpp:58->pixel_proc/pixel_proc.cpp:192]   --->   Operation 195 'load' 'copy2_state_load' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%t_V_6 = load i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:192]   --->   Operation 196 'load' 't_V_6' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i8 %t_V_6 to i64" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:192]   --->   Operation 197 'zext' 'zext_ln544_3' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%shared_memory_V_addr_1 = getelementptr [256 x i32]* %shared_memory_V, i64 0, i64 %zext_ln544_3" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:192]   --->   Operation 198 'getelementptr' 'shared_memory_V_addr_1' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 199 [2/2] (2.26ns)   --->   "%shared_memory_V_load = load i32* %shared_memory_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:192]   --->   Operation 199 'load' 'shared_memory_V_load' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 200 [1/1] (1.55ns)   --->   "%icmp_ln879_2 = icmp eq i8 %t_V_6, -1" [pixel_proc/pixel_proc.cpp:95->pixel_proc/pixel_proc.cpp:192]   --->   Operation 200 'icmp' 'icmp_ln879_2' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_2, label %9, label %._crit_edge164.i" [pixel_proc/pixel_proc.cpp:95->pixel_proc/pixel_proc.cpp:192]   --->   Operation 201 'br' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (1.86ns)   --->   "store i2 0, i2* @copy2_state, align 1" [pixel_proc/pixel_proc.cpp:96->pixel_proc/pixel_proc.cpp:192]   --->   Operation 202 'store' <Predicate = (copy_select_V & copy2_state_load == 3 & icmp_ln879_2)> <Delay = 1.86>
ST_9 : Operation 203 [1/1] (1.91ns)   --->   "%add_ln700_12 = add i8 %t_V_6, 1" [pixel_proc/pixel_proc.cpp:99->pixel_proc/pixel_proc.cpp:192]   --->   Operation 203 'add' 'add_ln700_12' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (1.90ns)   --->   "store i8 %add_ln700_12, i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:99->pixel_proc/pixel_proc.cpp:192]   --->   Operation 204 'store' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 1.90>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "br label %update.exit" [pixel_proc/pixel_proc.cpp:100->pixel_proc/pixel_proc.cpp:192]   --->   Operation 205 'br' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %write_ready_V_read, label %7, label %._crit_edge163.i" [pixel_proc/pixel_proc.cpp:86->pixel_proc/pixel_proc.cpp:192]   --->   Operation 206 'br' <Predicate = (copy_select_V & copy2_state_load == 2)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (1.86ns)   --->   "store i2 -1, i2* @copy2_state, align 1" [pixel_proc/pixel_proc.cpp:87->pixel_proc/pixel_proc.cpp:192]   --->   Operation 207 'store' <Predicate = (copy_select_V & write_ready_V_read & copy2_state_load == 2)> <Delay = 1.86>
ST_9 : Operation 208 [1/1] (1.90ns)   --->   "store i8 0, i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:88->pixel_proc/pixel_proc.cpp:192]   --->   Operation 208 'store' <Predicate = (copy_select_V & write_ready_V_read & copy2_state_load == 2)> <Delay = 1.90>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "br label %update.exit" [pixel_proc/pixel_proc.cpp:91->pixel_proc/pixel_proc.cpp:192]   --->   Operation 209 'br' <Predicate = (copy_select_V & copy2_state_load == 2)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%t_V_5 = load i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:192]   --->   Operation 210 'load' 't_V_5' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i8 %t_V_5 to i64" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:192]   --->   Operation 211 'zext' 'zext_ln544_2' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%copy2_histogram_V_addr_1 = getelementptr [256 x i22]* @copy2_histogram_V, i64 0, i64 %zext_ln544_2" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:192]   --->   Operation 212 'getelementptr' 'copy2_histogram_V_addr_1' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 213 [2/2] (3.25ns)   --->   "%copy2_histogram_V_load = load i22* %copy2_histogram_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:192]   --->   Operation 213 'load' 'copy2_histogram_V_load' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_9 : Operation 214 [1/1] (3.25ns)   --->   "store i22 0, i22* %copy2_histogram_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:74->pixel_proc/pixel_proc.cpp:192]   --->   Operation 214 'store' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_9 : Operation 215 [1/1] (1.55ns)   --->   "%icmp_ln879_1 = icmp eq i8 %t_V_5, -1" [pixel_proc/pixel_proc.cpp:75->pixel_proc/pixel_proc.cpp:192]   --->   Operation 215 'icmp' 'icmp_ln879_1' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %5, label %._crit_edge162.i" [pixel_proc/pixel_proc.cpp:75->pixel_proc/pixel_proc.cpp:192]   --->   Operation 216 'br' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (1.86ns)   --->   "store i2 -2, i2* @copy2_state, align 1" [pixel_proc/pixel_proc.cpp:76->pixel_proc/pixel_proc.cpp:192]   --->   Operation 217 'store' <Predicate = (copy_select_V & copy2_state_load == 1 & icmp_ln879_1)> <Delay = 1.86>
ST_9 : Operation 218 [1/1] (1.91ns)   --->   "%add_ln700_11 = add i8 %t_V_5, 1" [pixel_proc/pixel_proc.cpp:82->pixel_proc/pixel_proc.cpp:192]   --->   Operation 218 'add' 'add_ln700_11' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [1/1] (1.90ns)   --->   "store i8 %add_ln700_11, i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:82->pixel_proc/pixel_proc.cpp:192]   --->   Operation 219 'store' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.90>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "br label %update.exit" [pixel_proc/pixel_proc.cpp:83->pixel_proc/pixel_proc.cpp:192]   --->   Operation 220 'br' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "br i1 %start_V, label %3, label %._crit_edge161.i" [pixel_proc/pixel_proc.cpp:61->pixel_proc/pixel_proc.cpp:192]   --->   Operation 221 'br' <Predicate = (copy_select_V & copy2_state_load == 0)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (1.86ns)   --->   "store i2 1, i2* @copy2_state, align 1" [pixel_proc/pixel_proc.cpp:62->pixel_proc/pixel_proc.cpp:192]   --->   Operation 222 'store' <Predicate = (copy_select_V & start_V & copy2_state_load == 0)> <Delay = 1.86>
ST_9 : Operation 223 [1/1] (1.90ns)   --->   "store i8 0, i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:63->pixel_proc/pixel_proc.cpp:192]   --->   Operation 223 'store' <Predicate = (copy_select_V & start_V & copy2_state_load == 0)> <Delay = 1.90>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "br label %update.exit" [pixel_proc/pixel_proc.cpp:67->pixel_proc/pixel_proc.cpp:192]   --->   Operation 224 'br' <Predicate = (copy_select_V & copy2_state_load == 0)> <Delay = 0.00>
ST_9 : Operation 225 [5/7] (2.11ns)   --->   "%r_V = mul i48 929038, %sext_ln1118_1" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 225 'mul' 'r_V' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [5/7] (2.11ns)   --->   "%r_V_1 = mul i47 -374413, %sext_ln728" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 226 'mul' 'r_V_1' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [6/7] (2.11ns)   --->   "%r_V_2 = mul i46 -180427, %sext_ln1118" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 227 'mul' 'r_V_2' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [6/7] (2.11ns)   --->   "%r_V_3 = mul i48 735051, %sext_ln700" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 228 'mul' 'r_V_3' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.76>
ST_10 : Operation 229 [1/2] (3.25ns)   --->   "%t_V_4 = load i22* %copy2_histogram_V_addr, align 4" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194]   --->   Operation 229 'load' 't_V_4' <Predicate = (!copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_10 : Operation 230 [1/1] (2.25ns)   --->   "%add_ln700_6 = add i22 1, %t_V_4" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194]   --->   Operation 230 'add' 'add_ln700_6' <Predicate = (!copy_select_V)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (3.25ns)   --->   "store i22 %add_ln700_6, i22* %copy2_histogram_V_addr, align 4" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194]   --->   Operation 231 'store' <Predicate = (!copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_10 : Operation 232 [1/1] (1.30ns)   --->   "switch i2 %copy1_state_load, label %update.exit2845 [
    i2 0, label %10
    i2 1, label %12
    i2 -2, label %14
    i2 -1, label %16
  ]" [pixel_proc/pixel_proc.cpp:58->pixel_proc/pixel_proc.cpp:195]   --->   Operation 232 'switch' <Predicate = (!copy_select_V)> <Delay = 1.30>
ST_10 : Operation 233 [1/2] (2.26ns)   --->   "%shared_memory_V_load_1 = load i32* %shared_memory_V_addr_3, align 4" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:195]   --->   Operation 233 'load' 'shared_memory_V_load_1' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%copy1_empty_data_V_addr_1 = getelementptr [256 x i32]* @copy1_empty_data_V, i64 0, i64 %zext_ln544_5" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:195]   --->   Operation 234 'getelementptr' 'copy1_empty_data_V_addr_1' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (3.25ns)   --->   "store i32 %shared_memory_V_load_1, i32* %copy1_empty_data_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:195]   --->   Operation 235 'store' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_10 : Operation 236 [1/1] (1.76ns)   --->   "store i1 true, i1* @copy1_empty_data_ready_V, align 4" [pixel_proc/pixel_proc.cpp:97->pixel_proc/pixel_proc.cpp:195]   --->   Operation 236 'store' <Predicate = (!copy_select_V & copy1_state_load == 3 & icmp_ln879_4)> <Delay = 1.76>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "br label %._crit_edge164.i2844" [pixel_proc/pixel_proc.cpp:98->pixel_proc/pixel_proc.cpp:195]   --->   Operation 237 'br' <Predicate = (!copy_select_V & copy1_state_load == 3 & icmp_ln879_4)> <Delay = 0.00>
ST_10 : Operation 238 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 false)" [pixel_proc/pixel_proc.cpp:89->pixel_proc/pixel_proc.cpp:195]   --->   Operation 238 'write' <Predicate = (!copy_select_V & copy1_state_load == 2 & write_ready_V_read)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 239 [1/2] (3.25ns)   --->   "%copy1_histogram_V_load = load i22* %copy1_histogram_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:195]   --->   Operation 239 'load' 'copy1_histogram_V_load' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i22 %copy1_histogram_V_load to i32" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:195]   --->   Operation 240 'zext' 'zext_ln209_1' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%shared_memory_V_addr_2 = getelementptr [256 x i32]* %shared_memory_V, i64 0, i64 %zext_ln544_4" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:195]   --->   Operation 241 'getelementptr' 'shared_memory_V_addr_2' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (2.26ns)   --->   "store i32 %zext_ln209_1, i32* %shared_memory_V_addr_2, align 4" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:195]   --->   Operation 242 'store' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 243 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 false)" [pixel_proc/pixel_proc.cpp:64->pixel_proc/pixel_proc.cpp:195]   --->   Operation 243 'write' <Predicate = (!copy_select_V & copy1_state_load == 0 & start_V)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 244 [1/1] (1.76ns)   --->   "store i1 false, i1* @copy1_empty_data_ready_V, align 4" [pixel_proc/pixel_proc.cpp:65->pixel_proc/pixel_proc.cpp:195]   --->   Operation 244 'store' <Predicate = (!copy_select_V & copy1_state_load == 0 & start_V)> <Delay = 1.76>
ST_10 : Operation 245 [1/2] (3.25ns)   --->   "%t_V_3 = load i22* %copy1_histogram_V_addr, align 4" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:191]   --->   Operation 245 'load' 't_V_3' <Predicate = (copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_10 : Operation 246 [1/1] (2.25ns)   --->   "%add_ln700_3 = add i22 1, %t_V_3" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:191]   --->   Operation 246 'add' 'add_ln700_3' <Predicate = (copy_select_V)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/1] (3.25ns)   --->   "store i22 %add_ln700_3, i22* %copy1_histogram_V_addr, align 4" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:191]   --->   Operation 247 'store' <Predicate = (copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_10 : Operation 248 [1/1] (1.30ns)   --->   "switch i2 %copy2_state_load, label %update.exit [
    i2 0, label %2
    i2 1, label %4
    i2 -2, label %6
    i2 -1, label %8
  ]" [pixel_proc/pixel_proc.cpp:58->pixel_proc/pixel_proc.cpp:192]   --->   Operation 248 'switch' <Predicate = (copy_select_V)> <Delay = 1.30>
ST_10 : Operation 249 [1/2] (2.26ns)   --->   "%shared_memory_V_load = load i32* %shared_memory_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:192]   --->   Operation 249 'load' 'shared_memory_V_load' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%copy2_empty_data_V_addr_1 = getelementptr [256 x i32]* @copy2_empty_data_V, i64 0, i64 %zext_ln544_3" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:192]   --->   Operation 250 'getelementptr' 'copy2_empty_data_V_addr_1' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (3.25ns)   --->   "store i32 %shared_memory_V_load, i32* %copy2_empty_data_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:192]   --->   Operation 251 'store' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_10 : Operation 252 [1/1] (1.76ns)   --->   "store i1 true, i1* @copy2_empty_data_ready_V, align 4" [pixel_proc/pixel_proc.cpp:97->pixel_proc/pixel_proc.cpp:192]   --->   Operation 252 'store' <Predicate = (copy_select_V & copy2_state_load == 3 & icmp_ln879_2)> <Delay = 1.76>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "br label %._crit_edge164.i" [pixel_proc/pixel_proc.cpp:98->pixel_proc/pixel_proc.cpp:192]   --->   Operation 253 'br' <Predicate = (copy_select_V & copy2_state_load == 3 & icmp_ln879_2)> <Delay = 0.00>
ST_10 : Operation 254 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 false)" [pixel_proc/pixel_proc.cpp:89->pixel_proc/pixel_proc.cpp:192]   --->   Operation 254 'write' <Predicate = (copy_select_V & write_ready_V_read & copy2_state_load == 2)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 255 [1/2] (3.25ns)   --->   "%copy2_histogram_V_load = load i22* %copy2_histogram_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:192]   --->   Operation 255 'load' 'copy2_histogram_V_load' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i22 %copy2_histogram_V_load to i32" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:192]   --->   Operation 256 'zext' 'zext_ln209' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%shared_memory_V_addr = getelementptr [256 x i32]* %shared_memory_V, i64 0, i64 %zext_ln544_2" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:192]   --->   Operation 257 'getelementptr' 'shared_memory_V_addr' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (2.26ns)   --->   "store i32 %zext_ln209, i32* %shared_memory_V_addr, align 4" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:192]   --->   Operation 258 'store' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 259 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 false)" [pixel_proc/pixel_proc.cpp:64->pixel_proc/pixel_proc.cpp:192]   --->   Operation 259 'write' <Predicate = (copy_select_V & start_V & copy2_state_load == 0)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 260 [1/1] (1.76ns)   --->   "store i1 false, i1* @copy2_empty_data_ready_V, align 4" [pixel_proc/pixel_proc.cpp:65->pixel_proc/pixel_proc.cpp:192]   --->   Operation 260 'store' <Predicate = (copy_select_V & start_V & copy2_state_load == 0)> <Delay = 1.76>
ST_10 : Operation 261 [4/7] (2.11ns)   --->   "%r_V = mul i48 929038, %sext_ln1118_1" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 261 'mul' 'r_V' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [4/7] (2.11ns)   --->   "%r_V_1 = mul i47 -374413, %sext_ln728" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 262 'mul' 'r_V_1' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [5/7] (2.11ns)   --->   "%r_V_2 = mul i46 -180427, %sext_ln1118" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 263 'mul' 'r_V_2' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [5/7] (2.11ns)   --->   "%r_V_3 = mul i48 735051, %sext_ln700" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 264 'mul' 'r_V_3' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 3.25>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%copy2_empty_data_V_addr = getelementptr [256 x i32]* @copy2_empty_data_V, i64 0, i64 %zext_ln544_1" [pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:194]   --->   Operation 265 'getelementptr' 'copy2_empty_data_V_addr' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_11 : Operation 266 [2/2] (3.25ns)   --->   "%copy2_empty_data_V_load = load i32* %copy2_empty_data_V_addr, align 4" [pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:194]   --->   Operation 266 'load' 'copy2_empty_data_V_load' <Predicate = (!copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_11 : Operation 267 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 false)" [pixel_proc/pixel_proc.cpp:89->pixel_proc/pixel_proc.cpp:195]   --->   Operation 267 'write' <Predicate = (!copy_select_V & copy1_state_load == 2 & write_ready_V_read)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "br label %._crit_edge163.i2842" [pixel_proc/pixel_proc.cpp:90->pixel_proc/pixel_proc.cpp:195]   --->   Operation 268 'br' <Predicate = (!copy_select_V & copy1_state_load == 2 & write_ready_V_read)> <Delay = 0.00>
ST_11 : Operation 269 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 true)" [pixel_proc/pixel_proc.cpp:80->pixel_proc/pixel_proc.cpp:195]   --->   Operation 269 'write' <Predicate = (!copy_select_V & copy1_state_load == 1 & icmp_ln879_3)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 270 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 false)" [pixel_proc/pixel_proc.cpp:64->pixel_proc/pixel_proc.cpp:195]   --->   Operation 270 'write' <Predicate = (!copy_select_V & copy1_state_load == 0 & start_V)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "br label %._crit_edge161.i2838" [pixel_proc/pixel_proc.cpp:66->pixel_proc/pixel_proc.cpp:195]   --->   Operation 271 'br' <Predicate = (!copy_select_V & copy1_state_load == 0 & start_V)> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%copy1_empty_data_V_addr = getelementptr [256 x i32]* @copy1_empty_data_V, i64 0, i64 %zext_ln544" [pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:191]   --->   Operation 272 'getelementptr' 'copy1_empty_data_V_addr' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_11 : Operation 273 [2/2] (3.25ns)   --->   "%copy1_empty_data_V_load = load i32* %copy1_empty_data_V_addr, align 4" [pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:191]   --->   Operation 273 'load' 'copy1_empty_data_V_load' <Predicate = (copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_11 : Operation 274 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 false)" [pixel_proc/pixel_proc.cpp:89->pixel_proc/pixel_proc.cpp:192]   --->   Operation 274 'write' <Predicate = (copy_select_V & write_ready_V_read & copy2_state_load == 2)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "br label %._crit_edge163.i" [pixel_proc/pixel_proc.cpp:90->pixel_proc/pixel_proc.cpp:192]   --->   Operation 275 'br' <Predicate = (copy_select_V & write_ready_V_read & copy2_state_load == 2)> <Delay = 0.00>
ST_11 : Operation 276 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 true)" [pixel_proc/pixel_proc.cpp:80->pixel_proc/pixel_proc.cpp:192]   --->   Operation 276 'write' <Predicate = (copy_select_V & copy2_state_load == 1 & icmp_ln879_1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 277 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 false)" [pixel_proc/pixel_proc.cpp:64->pixel_proc/pixel_proc.cpp:192]   --->   Operation 277 'write' <Predicate = (copy_select_V & start_V & copy2_state_load == 0)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "br label %._crit_edge161.i" [pixel_proc/pixel_proc.cpp:66->pixel_proc/pixel_proc.cpp:192]   --->   Operation 278 'br' <Predicate = (copy_select_V & start_V & copy2_state_load == 0)> <Delay = 0.00>
ST_11 : Operation 279 [3/7] (2.11ns)   --->   "%r_V = mul i48 929038, %sext_ln1118_1" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 279 'mul' 'r_V' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [3/7] (2.11ns)   --->   "%r_V_1 = mul i47 -374413, %sext_ln728" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 280 'mul' 'r_V_1' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [4/7] (2.11ns)   --->   "%r_V_2 = mul i46 -180427, %sext_ln1118" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 281 'mul' 'r_V_2' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [4/7] (2.11ns)   --->   "%r_V_3 = mul i48 735051, %sext_ln700" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 282 'mul' 'r_V_3' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 4.50>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i8 %newY_V_4 to i32" [pixel_proc/pixel_proc.cpp:45->pixel_proc/pixel_proc.cpp:194]   --->   Operation 283 'zext' 'zext_ln700_1' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%copy2_sum_before_V_load = load i32* @copy2_sum_before_V, align 4" [pixel_proc/pixel_proc.cpp:45->pixel_proc/pixel_proc.cpp:194]   --->   Operation 284 'load' 'copy2_sum_before_V_load' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (2.55ns)   --->   "%add_ln700_8 = add i32 %copy2_sum_before_V_load, %zext_ln700_1" [pixel_proc/pixel_proc.cpp:45->pixel_proc/pixel_proc.cpp:194]   --->   Operation 285 'add' 'add_ln700_8' <Predicate = (!copy_select_V)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 286 [1/1] (1.76ns)   --->   "store i32 %add_ln700_8, i32* @copy2_sum_before_V, align 4" [pixel_proc/pixel_proc.cpp:45->pixel_proc/pixel_proc.cpp:194]   --->   Operation 286 'store' <Predicate = (!copy_select_V)> <Delay = 1.76>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%copy2_empty_data_ready_V_load = load i1* @copy2_empty_data_ready_V, align 4" [pixel_proc/pixel_proc.cpp:46->pixel_proc/pixel_proc.cpp:194]   --->   Operation 287 'load' 'copy2_empty_data_ready_V_load' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_12 : Operation 288 [1/2] (3.25ns)   --->   "%copy2_empty_data_V_load = load i32* %copy2_empty_data_V_addr, align 4" [pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:194]   --->   Operation 288 'load' 'copy2_empty_data_V_load' <Predicate = (!copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%newY_V_2 = trunc i32 %copy2_empty_data_V_load to i8" [pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:194]   --->   Operation 289 'trunc' 'newY_V_2' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (1.24ns)   --->   "%newY_V_3 = select i1 %copy2_empty_data_ready_V_load, i8 %newY_V_2, i8 %newY_V_4" [pixel_proc/pixel_proc.cpp:46->pixel_proc/pixel_proc.cpp:194]   --->   Operation 290 'select' 'newY_V_3' <Predicate = (!copy_select_V)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%copy1_sum_before_V_load_1 = load i32* @copy1_sum_before_V, align 4" [pixel_proc/pixel_proc.cpp:70->pixel_proc/pixel_proc.cpp:195]   --->   Operation 291 'load' 'copy1_sum_before_V_load_1' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_12 : Operation 292 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sum_before_V, i32 %copy1_sum_before_V_load_1)" [pixel_proc/pixel_proc.cpp:70->pixel_proc/pixel_proc.cpp:195]   --->   Operation 292 'write' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%copy1_sum_after_V_load_1 = load i32* @copy1_sum_after_V, align 4" [pixel_proc/pixel_proc.cpp:71->pixel_proc/pixel_proc.cpp:195]   --->   Operation 293 'load' 'copy1_sum_after_V_load_1' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_12 : Operation 294 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sum_after_V, i32 %copy1_sum_after_V_load_1)" [pixel_proc/pixel_proc.cpp:71->pixel_proc/pixel_proc.cpp:195]   --->   Operation 294 'write' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%copy1_values_V_load_1 = load i32* @copy1_values_V, align 4" [pixel_proc/pixel_proc.cpp:72->pixel_proc/pixel_proc.cpp:195]   --->   Operation 295 'load' 'copy1_values_V_load_1' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_12 : Operation 296 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %values_V, i32 %copy1_values_V_load_1)" [pixel_proc/pixel_proc.cpp:72->pixel_proc/pixel_proc.cpp:195]   --->   Operation 296 'write' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 297 [1/1] (1.76ns)   --->   "store i32 0, i32* @copy1_sum_before_V, align 4" [pixel_proc/pixel_proc.cpp:77->pixel_proc/pixel_proc.cpp:195]   --->   Operation 297 'store' <Predicate = (!copy_select_V & copy1_state_load == 1 & icmp_ln879_3)> <Delay = 1.76>
ST_12 : Operation 298 [1/1] (1.76ns)   --->   "store i32 0, i32* @copy1_sum_after_V, align 4" [pixel_proc/pixel_proc.cpp:78->pixel_proc/pixel_proc.cpp:195]   --->   Operation 298 'store' <Predicate = (!copy_select_V & copy1_state_load == 1 & icmp_ln879_3)> <Delay = 1.76>
ST_12 : Operation 299 [1/1] (1.76ns)   --->   "store i32 0, i32* @copy1_values_V, align 4" [pixel_proc/pixel_proc.cpp:79->pixel_proc/pixel_proc.cpp:195]   --->   Operation 299 'store' <Predicate = (!copy_select_V & copy1_state_load == 1 & icmp_ln879_3)> <Delay = 1.76>
ST_12 : Operation 300 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 true)" [pixel_proc/pixel_proc.cpp:80->pixel_proc/pixel_proc.cpp:195]   --->   Operation 300 'write' <Predicate = (!copy_select_V & copy1_state_load == 1 & icmp_ln879_3)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "br label %._crit_edge162.i2841" [pixel_proc/pixel_proc.cpp:81->pixel_proc/pixel_proc.cpp:195]   --->   Operation 301 'br' <Predicate = (!copy_select_V & copy1_state_load == 1 & icmp_ln879_3)> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i8 %newY_V_4 to i32" [pixel_proc/pixel_proc.cpp:45->pixel_proc/pixel_proc.cpp:191]   --->   Operation 302 'zext' 'zext_ln700' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%copy1_sum_before_V_load = load i32* @copy1_sum_before_V, align 4" [pixel_proc/pixel_proc.cpp:45->pixel_proc/pixel_proc.cpp:191]   --->   Operation 303 'load' 'copy1_sum_before_V_load' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (2.55ns)   --->   "%add_ln700_5 = add i32 %copy1_sum_before_V_load, %zext_ln700" [pixel_proc/pixel_proc.cpp:45->pixel_proc/pixel_proc.cpp:191]   --->   Operation 304 'add' 'add_ln700_5' <Predicate = (copy_select_V)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (1.76ns)   --->   "store i32 %add_ln700_5, i32* @copy1_sum_before_V, align 4" [pixel_proc/pixel_proc.cpp:45->pixel_proc/pixel_proc.cpp:191]   --->   Operation 305 'store' <Predicate = (copy_select_V)> <Delay = 1.76>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%copy1_empty_data_ready_V_load = load i1* @copy1_empty_data_ready_V, align 4" [pixel_proc/pixel_proc.cpp:46->pixel_proc/pixel_proc.cpp:191]   --->   Operation 306 'load' 'copy1_empty_data_ready_V_load' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_12 : Operation 307 [1/2] (3.25ns)   --->   "%copy1_empty_data_V_load = load i32* %copy1_empty_data_V_addr, align 4" [pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:191]   --->   Operation 307 'load' 'copy1_empty_data_V_load' <Predicate = (copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 256> <RAM>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%newY_V = trunc i32 %copy1_empty_data_V_load to i8" [pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:191]   --->   Operation 308 'trunc' 'newY_V' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (1.24ns)   --->   "%newY_V_1 = select i1 %copy1_empty_data_ready_V_load, i8 %newY_V, i8 %newY_V_4" [pixel_proc/pixel_proc.cpp:46->pixel_proc/pixel_proc.cpp:191]   --->   Operation 309 'select' 'newY_V_1' <Predicate = (copy_select_V)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%copy2_sum_before_V_load_1 = load i32* @copy2_sum_before_V, align 4" [pixel_proc/pixel_proc.cpp:70->pixel_proc/pixel_proc.cpp:192]   --->   Operation 310 'load' 'copy2_sum_before_V_load_1' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_12 : Operation 311 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sum_before_V, i32 %copy2_sum_before_V_load_1)" [pixel_proc/pixel_proc.cpp:70->pixel_proc/pixel_proc.cpp:192]   --->   Operation 311 'write' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%copy2_sum_after_V_load_1 = load i32* @copy2_sum_after_V, align 4" [pixel_proc/pixel_proc.cpp:71->pixel_proc/pixel_proc.cpp:192]   --->   Operation 312 'load' 'copy2_sum_after_V_load_1' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_12 : Operation 313 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sum_after_V, i32 %copy2_sum_after_V_load_1)" [pixel_proc/pixel_proc.cpp:71->pixel_proc/pixel_proc.cpp:192]   --->   Operation 313 'write' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%copy2_values_V_load_1 = load i32* @copy2_values_V, align 4" [pixel_proc/pixel_proc.cpp:72->pixel_proc/pixel_proc.cpp:192]   --->   Operation 314 'load' 'copy2_values_V_load_1' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_12 : Operation 315 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %values_V, i32 %copy2_values_V_load_1)" [pixel_proc/pixel_proc.cpp:72->pixel_proc/pixel_proc.cpp:192]   --->   Operation 315 'write' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 316 [1/1] (1.76ns)   --->   "store i32 0, i32* @copy2_sum_before_V, align 4" [pixel_proc/pixel_proc.cpp:77->pixel_proc/pixel_proc.cpp:192]   --->   Operation 316 'store' <Predicate = (copy_select_V & copy2_state_load == 1 & icmp_ln879_1)> <Delay = 1.76>
ST_12 : Operation 317 [1/1] (1.76ns)   --->   "store i32 0, i32* @copy2_sum_after_V, align 4" [pixel_proc/pixel_proc.cpp:78->pixel_proc/pixel_proc.cpp:192]   --->   Operation 317 'store' <Predicate = (copy_select_V & copy2_state_load == 1 & icmp_ln879_1)> <Delay = 1.76>
ST_12 : Operation 318 [1/1] (1.76ns)   --->   "store i32 0, i32* @copy2_values_V, align 4" [pixel_proc/pixel_proc.cpp:79->pixel_proc/pixel_proc.cpp:192]   --->   Operation 318 'store' <Predicate = (copy_select_V & copy2_state_load == 1 & icmp_ln879_1)> <Delay = 1.76>
ST_12 : Operation 319 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 true)" [pixel_proc/pixel_proc.cpp:80->pixel_proc/pixel_proc.cpp:192]   --->   Operation 319 'write' <Predicate = (copy_select_V & copy2_state_load == 1 & icmp_ln879_1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "br label %._crit_edge162.i" [pixel_proc/pixel_proc.cpp:81->pixel_proc/pixel_proc.cpp:192]   --->   Operation 320 'br' <Predicate = (copy_select_V & copy2_state_load == 1 & icmp_ln879_1)> <Delay = 0.00>
ST_12 : Operation 321 [2/7] (2.11ns)   --->   "%r_V = mul i48 929038, %sext_ln1118_1" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 321 'mul' 'r_V' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [2/7] (2.11ns)   --->   "%r_V_1 = mul i47 -374413, %sext_ln728" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 322 'mul' 'r_V_1' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [3/7] (2.11ns)   --->   "%r_V_2 = mul i46 -180427, %sext_ln1118" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 323 'mul' 'r_V_2' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [3/7] (2.11ns)   --->   "%r_V_3 = mul i48 735051, %sext_ln700" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 324 'mul' 'r_V_3' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 4.32>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%copy2_values_V_load = load i32* @copy2_values_V, align 4" [pixel_proc/pixel_proc.cpp:44->pixel_proc/pixel_proc.cpp:194]   --->   Operation 325 'load' 'copy2_values_V_load' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_13 : Operation 326 [1/1] (2.55ns)   --->   "%add_ln700_7 = add i32 1, %copy2_values_V_load" [pixel_proc/pixel_proc.cpp:44->pixel_proc/pixel_proc.cpp:194]   --->   Operation 326 'add' 'add_ln700_7' <Predicate = (!copy_select_V)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 327 [1/1] (1.76ns)   --->   "store i32 %add_ln700_7, i32* @copy2_values_V, align 4" [pixel_proc/pixel_proc.cpp:44->pixel_proc/pixel_proc.cpp:194]   --->   Operation 327 'store' <Predicate = (!copy_select_V)> <Delay = 1.76>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln700_3 = zext i8 %newY_V_3 to i32" [pixel_proc/pixel_proc.cpp:52->pixel_proc/pixel_proc.cpp:194]   --->   Operation 328 'zext' 'zext_ln700_3' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "%copy2_sum_after_V_load = load i32* @copy2_sum_after_V, align 4" [pixel_proc/pixel_proc.cpp:52->pixel_proc/pixel_proc.cpp:194]   --->   Operation 329 'load' 'copy2_sum_after_V_load' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_13 : Operation 330 [1/1] (2.55ns)   --->   "%add_ln700_10 = add i32 %copy2_sum_after_V_load, %zext_ln700_3" [pixel_proc/pixel_proc.cpp:52->pixel_proc/pixel_proc.cpp:194]   --->   Operation 330 'add' 'add_ln700_10' <Predicate = (!copy_select_V)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 331 [1/1] (1.76ns)   --->   "store i32 %add_ln700_10, i32* @copy2_sum_after_V, align 4" [pixel_proc/pixel_proc.cpp:52->pixel_proc/pixel_proc.cpp:194]   --->   Operation 331 'store' <Predicate = (!copy_select_V)> <Delay = 1.76>
ST_13 : Operation 332 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sum_before_V, i32 %copy1_sum_before_V_load_1)" [pixel_proc/pixel_proc.cpp:70->pixel_proc/pixel_proc.cpp:195]   --->   Operation 332 'write' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 333 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sum_after_V, i32 %copy1_sum_after_V_load_1)" [pixel_proc/pixel_proc.cpp:71->pixel_proc/pixel_proc.cpp:195]   --->   Operation 333 'write' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 334 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %values_V, i32 %copy1_values_V_load_1)" [pixel_proc/pixel_proc.cpp:72->pixel_proc/pixel_proc.cpp:195]   --->   Operation 334 'write' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 335 [1/1] (1.76ns)   --->   "br label %hls_label_0_end"   --->   Operation 335 'br' <Predicate = (!copy_select_V)> <Delay = 1.76>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "%copy1_values_V_load = load i32* @copy1_values_V, align 4" [pixel_proc/pixel_proc.cpp:44->pixel_proc/pixel_proc.cpp:191]   --->   Operation 336 'load' 'copy1_values_V_load' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_13 : Operation 337 [1/1] (2.55ns)   --->   "%add_ln700_4 = add i32 1, %copy1_values_V_load" [pixel_proc/pixel_proc.cpp:44->pixel_proc/pixel_proc.cpp:191]   --->   Operation 337 'add' 'add_ln700_4' <Predicate = (copy_select_V)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 338 [1/1] (1.76ns)   --->   "store i32 %add_ln700_4, i32* @copy1_values_V, align 4" [pixel_proc/pixel_proc.cpp:44->pixel_proc/pixel_proc.cpp:191]   --->   Operation 338 'store' <Predicate = (copy_select_V)> <Delay = 1.76>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i8 %newY_V_1 to i32" [pixel_proc/pixel_proc.cpp:52->pixel_proc/pixel_proc.cpp:191]   --->   Operation 339 'zext' 'zext_ln700_2' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%copy1_sum_after_V_load = load i32* @copy1_sum_after_V, align 4" [pixel_proc/pixel_proc.cpp:52->pixel_proc/pixel_proc.cpp:191]   --->   Operation 340 'load' 'copy1_sum_after_V_load' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (2.55ns)   --->   "%add_ln700_9 = add i32 %copy1_sum_after_V_load, %zext_ln700_2" [pixel_proc/pixel_proc.cpp:52->pixel_proc/pixel_proc.cpp:191]   --->   Operation 341 'add' 'add_ln700_9' <Predicate = (copy_select_V)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 342 [1/1] (1.76ns)   --->   "store i32 %add_ln700_9, i32* @copy1_sum_after_V, align 4" [pixel_proc/pixel_proc.cpp:52->pixel_proc/pixel_proc.cpp:191]   --->   Operation 342 'store' <Predicate = (copy_select_V)> <Delay = 1.76>
ST_13 : Operation 343 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sum_before_V, i32 %copy2_sum_before_V_load_1)" [pixel_proc/pixel_proc.cpp:70->pixel_proc/pixel_proc.cpp:192]   --->   Operation 343 'write' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 344 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sum_after_V, i32 %copy2_sum_after_V_load_1)" [pixel_proc/pixel_proc.cpp:71->pixel_proc/pixel_proc.cpp:192]   --->   Operation 344 'write' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 345 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %values_V, i32 %copy2_values_V_load_1)" [pixel_proc/pixel_proc.cpp:72->pixel_proc/pixel_proc.cpp:192]   --->   Operation 345 'write' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 346 [1/1] (1.76ns)   --->   "br label %hls_label_0_end" [pixel_proc/pixel_proc.cpp:193]   --->   Operation 346 'br' <Predicate = (copy_select_V)> <Delay = 1.76>
ST_13 : Operation 347 [1/7] (2.11ns)   --->   "%r_V = mul i48 929038, %sext_ln1118_1" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 347 'mul' 'r_V' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 348 [1/7] (2.11ns)   --->   "%r_V_1 = mul i47 -374413, %sext_ln728" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 348 'mul' 'r_V_1' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 349 [2/7] (2.11ns)   --->   "%r_V_2 = mul i46 -180427, %sext_ln1118" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 349 'mul' 'r_V_2' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 350 [2/7] (2.11ns)   --->   "%r_V_3 = mul i48 735051, %sext_ln700" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 350 'mul' 'r_V_3' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.29>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_V = phi i8 [ %newY_V_1, %update.exit ], [ %newY_V_3, %update.exit2845 ]"   --->   Operation 351 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%lhs_V = call i46 @_ssdm_op_BitConcatenate.i46.i8.i38(i8 %tmp_V, i38 0)" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 352 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i46 %lhs_V to i59" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 353 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln728_1 = zext i46 %lhs_V to i51" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 354 'zext' 'zext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i48 %r_V to i50" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 355 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i50 %sext_ln1118_3 to i51" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 356 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (3.15ns)   --->   "%ret_V = add i51 %zext_ln728_1, %zext_ln1192" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 357 'add' 'ret_V' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%B_fixed_V = call i29 @_ssdm_op_PartSelect.i29.i51.i32.i32(i51 %ret_V, i32 19, i32 47)" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 358 'partselect' 'B_fixed_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (2.46ns)   --->   "%icmp_ln1494 = icmp sgt i29 %B_fixed_V, 133693440" [pixel_proc/pixel_proc.cpp:200]   --->   Operation 359 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i47 %r_V_1 to i58" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 360 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i58 %sext_ln1118_2 to i59" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 361 'zext' 'zext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_9 = add nsw i59 %zext_ln728, %zext_ln703_5" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 362 'add' 'ret_V_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 363 [1/7] (2.11ns)   --->   "%r_V_2 = mul i46 -180427, %sext_ln1118" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 363 'mul' 'r_V_2' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i46 %r_V_2 to i48" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 364 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln1192_1 = zext i48 %sext_ln1118_4 to i59" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 365 'zext' 'zext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 366 [1/1] (5.18ns) (root node of TernaryAdder)   --->   "%ret_V_10 = add i59 %ret_V_9, %zext_ln1192_1" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 366 'add' 'ret_V_10' <Predicate = true> <Delay = 5.18> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%G_fixed_V = call i29 @_ssdm_op_PartSelect.i29.i59.i32.i32(i59 %ret_V_10, i32 19, i32 47)" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 367 'partselect' 'G_fixed_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 368 [1/7] (2.11ns)   --->   "%r_V_3 = mul i48 735051, %sext_ln700" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 368 'mul' 'r_V_3' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i48 %r_V_3 to i50" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 369 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln1192_2 = zext i50 %sext_ln1118_5 to i51" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 370 'zext' 'zext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 371 [1/1] (3.15ns)   --->   "%ret_V_11 = add i51 %zext_ln728_1, %zext_ln1192_2" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 371 'add' 'ret_V_11' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%R_fixed_V = call i29 @_ssdm_op_PartSelect.i29.i51.i32.i32(i51 %ret_V_11, i32 19, i32 47)" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 372 'partselect' 'R_fixed_V' <Predicate = true> <Delay = 0.00>

State 15 <SV = 13> <Delay = 8.42>
ST_15 : Operation 373 [1/1] (0.80ns)   --->   "%B_fixed_V_1 = select i1 %icmp_ln1494, i29 133693440, i29 %B_fixed_V" [pixel_proc/pixel_proc.cpp:200]   --->   Operation 373 'select' 'B_fixed_V_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i29 %B_fixed_V_1 to i27" [pixel_proc/pixel_proc.cpp:200]   --->   Operation 374 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %B_fixed_V_1, i32 28)" [pixel_proc/pixel_proc.cpp:201]   --->   Operation 375 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 376 [1/1] (0.80ns)   --->   "%B_fixed_V_3 = select i1 %tmp_4, i27 0, i27 %trunc_ln200" [pixel_proc/pixel_proc.cpp:201]   --->   Operation 376 'select' 'B_fixed_V_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 377 [1/1] (2.46ns)   --->   "%icmp_ln1494_1 = icmp sgt i29 %G_fixed_V, 133693440" [pixel_proc/pixel_proc.cpp:203]   --->   Operation 377 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 378 [1/1] (0.80ns)   --->   "%G_fixed_V_1 = select i1 %icmp_ln1494_1, i29 133693440, i29 %G_fixed_V" [pixel_proc/pixel_proc.cpp:203]   --->   Operation 378 'select' 'G_fixed_V_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i29 %G_fixed_V_1 to i27" [pixel_proc/pixel_proc.cpp:203]   --->   Operation 379 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %G_fixed_V_1, i32 28)" [pixel_proc/pixel_proc.cpp:204]   --->   Operation 380 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 381 [1/1] (0.80ns)   --->   "%G_fixed_V_3 = select i1 %tmp_5, i27 0, i27 %trunc_ln203" [pixel_proc/pixel_proc.cpp:204]   --->   Operation 381 'select' 'G_fixed_V_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 382 [1/1] (2.46ns)   --->   "%icmp_ln1494_2 = icmp sgt i29 %R_fixed_V, 133693440" [pixel_proc/pixel_proc.cpp:206]   --->   Operation 382 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 383 [1/1] (0.80ns)   --->   "%R_fixed_V_1 = select i1 %icmp_ln1494_2, i29 133693440, i29 %R_fixed_V" [pixel_proc/pixel_proc.cpp:206]   --->   Operation 383 'select' 'R_fixed_V_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i29 %R_fixed_V_1 to i27" [pixel_proc/pixel_proc.cpp:206]   --->   Operation 384 'trunc' 'trunc_ln206' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %R_fixed_V_1, i32 28)" [pixel_proc/pixel_proc.cpp:207]   --->   Operation 385 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 386 [1/1] (0.80ns)   --->   "%R_fixed_V_3 = select i1 %tmp_6, i27 0, i27 %trunc_ln206" [pixel_proc/pixel_proc.cpp:207]   --->   Operation 386 'select' 'R_fixed_V_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%p_Val2_20 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %B_fixed_V_3, i32 19, i32 26)" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 387 'partselect' 'p_Val2_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %B_fixed_V_3, i32 19)" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 388 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln718_1 = trunc i27 %B_fixed_V_3 to i18" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 389 'trunc' 'trunc_ln718_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (2.43ns)   --->   "%r_1 = icmp ne i18 %trunc_ln718_1, 0" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 390 'icmp' 'r_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%or_ln412_1 = or i1 %r_1, %tmp_7" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 391 'or' 'or_ln412_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %B_fixed_V_3, i32 18)" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 392 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%and_ln415_1 = and i1 %tmp_8, %or_ln412_1" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 393 'and' 'and_ln415_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%zext_ln415_1 = zext i1 %and_ln415_1 to i8" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 394 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_Val2_s = add i8 %p_Val2_20, %zext_ln415_1" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 395 'add' 'p_Val2_s' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%p_Val2_21 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %G_fixed_V_3, i32 19, i32 26)" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 396 'partselect' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %G_fixed_V_3, i32 19)" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 397 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln718_2 = trunc i27 %G_fixed_V_3 to i18" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 398 'trunc' 'trunc_ln718_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 399 [1/1] (2.43ns)   --->   "%r_2 = icmp ne i18 %trunc_ln718_2, 0" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 399 'icmp' 'r_2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%or_ln412_2 = or i1 %r_2, %tmp_9" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 400 'or' 'or_ln412_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %G_fixed_V_3, i32 18)" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 401 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%and_ln415_2 = and i1 %tmp_10, %or_ln412_2" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 402 'and' 'and_ln415_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%zext_ln415_2 = zext i1 %and_ln415_2 to i8" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 403 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 404 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_Val2_26 = add i8 %p_Val2_21, %zext_ln415_2" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 404 'add' 'p_Val2_26' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%p_Val2_24 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %R_fixed_V_3, i32 19, i32 26)" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 405 'partselect' 'p_Val2_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %R_fixed_V_3, i32 19)" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 406 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln718_3 = trunc i27 %R_fixed_V_3 to i18" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 407 'trunc' 'trunc_ln718_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 408 [1/1] (2.43ns)   --->   "%r_3 = icmp ne i18 %trunc_ln718_3, 0" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 408 'icmp' 'r_3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%or_ln412_3 = or i1 %r_3, %tmp_11" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 409 'or' 'or_ln412_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %R_fixed_V_3, i32 18)" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 410 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%and_ln415_3 = and i1 %tmp_12, %or_ln412_3" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 411 'and' 'and_ln415_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%zext_ln415_3 = zext i1 %and_ln415_3 to i8" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 412 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 413 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_Val2_27 = add i8 %p_Val2_24, %zext_ln415_3" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 413 'add' 'p_Val2_27' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 414 [1/1] (0.00ns)   --->   "%video_out_data_byte2_V_addr2728_part_set = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %p_Val2_27, i8 %p_Val2_26, i8 %p_Val2_s)" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 414 'bitconcatenate' 'video_out_data_byte2_V_addr2728_part_set' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 415 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %video_out_data, i1* %video_out_user_V, i1* %video_out_last_V, i24 %video_out_data_byte2_V_addr2728_part_set, i1 %sof_V, i1 %eol_V)" [pixel_proc/pixel_proc.cpp:131]   --->   Operation 415 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 0.875ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [55]  (1.77 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	axis read on port 'video_in_data' (pixel_proc/pixel_proc.cpp:130) [81]  (0 ns)
	'mul' operation of DSP[116] ('mul_ln703_2', pixel_proc/pixel_proc.cpp:179) [116]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[116] ('mul_ln703_2', pixel_proc/pixel_proc.cpp:179) [116]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[116] ('mul_ln703_2', pixel_proc/pixel_proc.cpp:179) [116]  (2.15 ns)

 <State 5>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[125] ('add_ln703_2', pixel_proc/pixel_proc.cpp:180) [125]  (2.1 ns)
	'add' operation of DSP[126] ('Cr.V', pixel_proc/pixel_proc.cpp:180) [126]  (2.1 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 4.21ns
The critical path consists of the following:
	'add' operation of DSP[126] ('Cr.V', pixel_proc/pixel_proc.cpp:180) [126]  (2.1 ns)
	'mul' operation ('r.V', pixel_proc/pixel_proc.cpp:202) [350]  (2.12 ns)

 <State 8>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[119] ('Y.V', pixel_proc/pixel_proc.cpp:179) [119]  (2.1 ns)
	'icmp' operation ('r', pixel_proc/pixel_proc.cpp:191) [141]  (2.43 ns)

 <State 9>: 5.17ns
The critical path consists of the following:
	'add' operation ('newY.V', pixel_proc/pixel_proc.cpp:191) [146]  (1.92 ns)
	'getelementptr' operation ('copy2_histogram_V_addr', pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194) [152]  (0 ns)
	'load' operation ('t.V', pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194) on array 'copy2_histogram_V' [153]  (3.25 ns)

 <State 10>: 8.76ns
The critical path consists of the following:
	'load' operation ('t.V', pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194) on array 'copy2_histogram_V' [153]  (3.25 ns)
	'add' operation ('add_ln700_6', pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194) [154]  (2.26 ns)
	'store' operation ('store_ln43', pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194) of variable 'add_ln700_6', pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194 on array 'copy2_histogram_V' [155]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('copy2_empty_data_V_addr', pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:194) [164]  (0 ns)
	'load' operation ('copy2_empty_data_V_load', pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:194) on array 'copy2_empty_data_V' [165]  (3.25 ns)

 <State 12>: 4.5ns
The critical path consists of the following:
	'load' operation ('copy2_empty_data_V_load', pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:194) on array 'copy2_empty_data_V' [165]  (3.25 ns)
	'select' operation ('newY.V', pixel_proc/pixel_proc.cpp:46->pixel_proc/pixel_proc.cpp:194) [167]  (1.25 ns)

 <State 13>: 4.32ns
The critical path consists of the following:
	'load' operation ('copy2_values_V_load', pixel_proc/pixel_proc.cpp:44->pixel_proc/pixel_proc.cpp:194) on static variable 'copy2_values_V' [156]  (0 ns)
	'add' operation ('add_ln700_7', pixel_proc/pixel_proc.cpp:44->pixel_proc/pixel_proc.cpp:194) [157]  (2.55 ns)
	'store' operation ('store_ln44', pixel_proc/pixel_proc.cpp:44->pixel_proc/pixel_proc.cpp:194) of variable 'add_ln700_7', pixel_proc/pixel_proc.cpp:44->pixel_proc/pixel_proc.cpp:194 on static variable 'copy2_values_V' [158]  (1.77 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'mul' operation ('r.V', pixel_proc/pixel_proc.cpp:202) [354]  (2.12 ns)
	'add' operation ('ret.V', pixel_proc/pixel_proc.cpp:202) [357]  (5.18 ns)

 <State 15>: 8.42ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494_1', pixel_proc/pixel_proc.cpp:203) [359]  (2.46 ns)
	'select' operation ('G_fixed.V', pixel_proc/pixel_proc.cpp:203) [360]  (0.804 ns)
	'select' operation ('G_fixed.V', pixel_proc/pixel_proc.cpp:204) [363]  (0.803 ns)
	'icmp' operation ('r', pixel_proc/pixel_proc.cpp:211) [386]  (2.43 ns)
	'or' operation ('r', pixel_proc/pixel_proc.cpp:211) [387]  (0 ns)
	'and' operation ('and_ln415_2', pixel_proc/pixel_proc.cpp:211) [389]  (0 ns)
	'add' operation ('__Val2__', pixel_proc/pixel_proc.cpp:211) [391]  (1.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
