// Seed: 1968165002
`define pp_1 0
`default_nettype `pp_1 `timescale 1ps / 1 ps
module module_0 (
    output id_1,
    output logic id_2,
    input id_3,
    output logic id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    output id_8,
    output logic id_9,
    output id_10,
    input id_11,
    output reg id_12
);
  type_20(
      id_2, "" - id_3, 1
  ); type_21(
      id_11 + !id_10, id_5, id_10
  );
  logic id_13;
  initial begin
    id_9 = 1;
    id_1 <= id_12;
    SystemTFIdentifier;
  end
endmodule
