
ClimbingWheelchair.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d9c4  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000520  0800db78  0800db78  0001db78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e098  0800e098  00020264  2**0
                  CONTENTS
  4 .ARM          00000008  0800e098  0800e098  0001e098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e0a0  0800e0a0  00020264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e0a0  0800e0a0  0001e0a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e0a4  0800e0a4  0001e0a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000264  20000000  0800e0a8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000057c  20000268  0800e30c  00020268  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200007e4  0800e30c  000207e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d549  00000000  00000000  00020294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004089  00000000  00000000  0003d7dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001558  00000000  00000000  00041868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001378  00000000  00000000  00042dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027aec  00000000  00000000  00044138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ec03  00000000  00000000  0006bc24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e233b  00000000  00000000  0008a827  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016cb62  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d3c  00000000  00000000  0016cbb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000268 	.word	0x20000268
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800db5c 	.word	0x0800db5c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000026c 	.word	0x2000026c
 80001ec:	0800db5c 	.word	0x0800db5c

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpun>:
 8000a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x10>
 8000aa6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aaa:	d10a      	bne.n	8000ac2 <__aeabi_dcmpun+0x26>
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x20>
 8000ab6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_dcmpun+0x26>
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0001 	mov.w	r0, #1
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2iz>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad0:	d215      	bcs.n	8000afe <__aeabi_d2iz+0x36>
 8000ad2:	d511      	bpl.n	8000af8 <__aeabi_d2iz+0x30>
 8000ad4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000adc:	d912      	bls.n	8000b04 <__aeabi_d2iz+0x3c>
 8000ade:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	fa23 f002 	lsr.w	r0, r3, r2
 8000af2:	bf18      	it	ne
 8000af4:	4240      	negne	r0, r0
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b02:	d105      	bne.n	8000b10 <__aeabi_d2iz+0x48>
 8000b04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	bf08      	it	eq
 8000b0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_d2uiz>:
 8000b18:	004a      	lsls	r2, r1, #1
 8000b1a:	d211      	bcs.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d211      	bcs.n	8000b46 <__aeabi_d2uiz+0x2e>
 8000b22:	d50d      	bpl.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d40e      	bmi.n	8000b4c <__aeabi_d2uiz+0x34>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_d2uiz+0x3a>
 8000b4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0000 	mov.w	r0, #0
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c0c:	f000 b96e 	b.w	8000eec <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468c      	mov	ip, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f040 8083 	bne.w	8000d3e <__udivmoddi4+0x116>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d947      	bls.n	8000cce <__udivmoddi4+0xa6>
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	b142      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	f1c2 0020 	rsb	r0, r2, #32
 8000c48:	fa24 f000 	lsr.w	r0, r4, r0
 8000c4c:	4091      	lsls	r1, r2
 8000c4e:	4097      	lsls	r7, r2
 8000c50:	ea40 0c01 	orr.w	ip, r0, r1
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c60:	fa1f fe87 	uxth.w	lr, r7
 8000c64:	fb08 c116 	mls	r1, r8, r6, ip
 8000c68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c7a:	f080 8119 	bcs.w	8000eb0 <__udivmoddi4+0x288>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8116 	bls.w	8000eb0 <__udivmoddi4+0x288>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3310 	mls	r3, r8, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ca6:	f080 8105 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f240 8102 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	443c      	add	r4, r7
 8000cb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb8:	eba4 040e 	sub.w	r4, r4, lr
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	b11d      	cbz	r5, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xaa>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f282 	clz	r2, r2
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d150      	bne.n	8000d7c <__udivmoddi4+0x154>
 8000cda:	1bcb      	subs	r3, r1, r7
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	fa1f f887 	uxth.w	r8, r7
 8000ce4:	2601      	movs	r6, #1
 8000ce6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cea:	0c21      	lsrs	r1, r4, #16
 8000cec:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000cfc:	1879      	adds	r1, r7, r1
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0xe2>
 8000d04:	428b      	cmp	r3, r1
 8000d06:	f200 80e9 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1ac9      	subs	r1, r1, r3
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d18:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x10c>
 8000d24:	193c      	adds	r4, r7, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x10a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80d9 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e7bf      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x12e>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <__udivmoddi4+0x282>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x1cc>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0x140>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80b8 	bhi.w	8000ed8 <__udivmoddi4+0x2b0>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	468c      	mov	ip, r1
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0a8      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d76:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d7c:	f1c2 0320 	rsb	r3, r2, #32
 8000d80:	fa20 f603 	lsr.w	r6, r0, r3
 8000d84:	4097      	lsls	r7, r2
 8000d86:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8e:	40d9      	lsrs	r1, r3
 8000d90:	4330      	orrs	r0, r6
 8000d92:	0c03      	lsrs	r3, r0, #16
 8000d94:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d98:	fa1f f887 	uxth.w	r8, r7
 8000d9c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb06 f108 	mul.w	r1, r6, r8
 8000da8:	4299      	cmp	r1, r3
 8000daa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x19c>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000db6:	f080 808d 	bcs.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 808a 	bls.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b281      	uxth	r1, r0
 8000dc8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dcc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd4:	fb00 f308 	mul.w	r3, r0, r8
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x1c4>
 8000ddc:	1879      	adds	r1, r7, r1
 8000dde:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000de2:	d273      	bcs.n	8000ecc <__udivmoddi4+0x2a4>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d971      	bls.n	8000ecc <__udivmoddi4+0x2a4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4439      	add	r1, r7
 8000dec:	1acb      	subs	r3, r1, r3
 8000dee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000df2:	e778      	b.n	8000ce6 <__udivmoddi4+0xbe>
 8000df4:	f1c6 0c20 	rsb	ip, r6, #32
 8000df8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dfc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e00:	431c      	orrs	r4, r3
 8000e02:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e0e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e12:	431f      	orrs	r7, r3
 8000e14:	0c3b      	lsrs	r3, r7, #16
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fa1f f884 	uxth.w	r8, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e26:	fb09 fa08 	mul.w	sl, r9, r8
 8000e2a:	458a      	cmp	sl, r1
 8000e2c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e30:	fa00 f306 	lsl.w	r3, r0, r6
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x220>
 8000e36:	1861      	adds	r1, r4, r1
 8000e38:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e3c:	d248      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	d946      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4421      	add	r1, r4
 8000e48:	eba1 010a 	sub.w	r1, r1, sl
 8000e4c:	b2bf      	uxth	r7, r7
 8000e4e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e52:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e56:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e5a:	fb00 f808 	mul.w	r8, r0, r8
 8000e5e:	45b8      	cmp	r8, r7
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x24a>
 8000e62:	19e7      	adds	r7, r4, r7
 8000e64:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e68:	d22e      	bcs.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6a:	45b8      	cmp	r8, r7
 8000e6c:	d92c      	bls.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4427      	add	r7, r4
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	eba7 0708 	sub.w	r7, r7, r8
 8000e7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7e:	454f      	cmp	r7, r9
 8000e80:	46c6      	mov	lr, r8
 8000e82:	4649      	mov	r1, r9
 8000e84:	d31a      	bcc.n	8000ebc <__udivmoddi4+0x294>
 8000e86:	d017      	beq.n	8000eb8 <__udivmoddi4+0x290>
 8000e88:	b15d      	cbz	r5, 8000ea2 <__udivmoddi4+0x27a>
 8000e8a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e8e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e92:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e96:	40f2      	lsrs	r2, r6
 8000e98:	ea4c 0202 	orr.w	r2, ip, r2
 8000e9c:	40f7      	lsrs	r7, r6
 8000e9e:	e9c5 2700 	strd	r2, r7, [r5]
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e70b      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6fd      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000eb8:	4543      	cmp	r3, r8
 8000eba:	d2e5      	bcs.n	8000e88 <__udivmoddi4+0x260>
 8000ebc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7df      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e7d2      	b.n	8000e72 <__udivmoddi4+0x24a>
 8000ecc:	4660      	mov	r0, ip
 8000ece:	e78d      	b.n	8000dec <__udivmoddi4+0x1c4>
 8000ed0:	4681      	mov	r9, r0
 8000ed2:	e7b9      	b.n	8000e48 <__udivmoddi4+0x220>
 8000ed4:	4666      	mov	r6, ip
 8000ed6:	e775      	b.n	8000dc4 <__udivmoddi4+0x19c>
 8000ed8:	4630      	mov	r0, r6
 8000eda:	e74a      	b.n	8000d72 <__udivmoddi4+0x14a>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	4439      	add	r1, r7
 8000ee2:	e713      	b.n	8000d0c <__udivmoddi4+0xe4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e724      	b.n	8000d34 <__udivmoddi4+0x10c>
 8000eea:	bf00      	nop

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <pid_create>:
	Author e-mail: ruben at geekfactory dot mx
 */
#include "PID.h"

PID_t pid_create(PID_t pid, float* in, float* out, float* set, float kp, float ki, float kd)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b088      	sub	sp, #32
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	61f8      	str	r0, [r7, #28]
 8000ef8:	61b9      	str	r1, [r7, #24]
 8000efa:	617a      	str	r2, [r7, #20]
 8000efc:	613b      	str	r3, [r7, #16]
 8000efe:	ed87 0a03 	vstr	s0, [r7, #12]
 8000f02:	edc7 0a02 	vstr	s1, [r7, #8]
 8000f06:	ed87 1a01 	vstr	s2, [r7, #4]
	pid->input = in;
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	69ba      	ldr	r2, [r7, #24]
 8000f0e:	601a      	str	r2, [r3, #0]
	pid->output = out;
 8000f10:	69fb      	ldr	r3, [r7, #28]
 8000f12:	697a      	ldr	r2, [r7, #20]
 8000f14:	605a      	str	r2, [r3, #4]
	pid->setpoint = set;
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	609a      	str	r2, [r3, #8]
	pid->automode = false;
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

	pid_limits(pid, 0, 255);
 8000f24:	eddf 0a11 	vldr	s1, [pc, #68]	; 8000f6c <pid_create+0x7c>
 8000f28:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8000f70 <pid_create+0x80>
 8000f2c:	69f8      	ldr	r0, [r7, #28]
 8000f2e:	f000 f8c3 	bl	80010b8 <pid_limits>

	// Set default sample time to 100 ms
	pid->sampletime = 100 * (FREQUENCY / 1000);
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	2264      	movs	r2, #100	; 0x64
 8000f36:	62da      	str	r2, [r3, #44]	; 0x2c

	pid_direction(pid, E_PID_DIRECT);
 8000f38:	2100      	movs	r1, #0
 8000f3a:	69f8      	ldr	r0, [r7, #28]
 8000f3c:	f000 f95e 	bl	80011fc <pid_direction>
	PID_tune(pid, kp, ki, kd);
 8000f40:	ed97 1a01 	vldr	s2, [r7, #4]
 8000f44:	edd7 0a02 	vldr	s1, [r7, #8]
 8000f48:	ed97 0a03 	vldr	s0, [r7, #12]
 8000f4c:	69f8      	ldr	r0, [r7, #28]
 8000f4e:	f000 f811 	bl	8000f74 <PID_tune>

	pid->lasttime = HAL_GetTick() - pid->sampletime;
 8000f52:	f002 ffc5 	bl	8003ee0 <HAL_GetTick>
 8000f56:	4602      	mov	r2, r0
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f5c:	1ad2      	subs	r2, r2, r3
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	629a      	str	r2, [r3, #40]	; 0x28

	return pid;
 8000f62:	69fb      	ldr	r3, [r7, #28]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3720      	adds	r7, #32
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	437f0000 	.word	0x437f0000
 8000f70:	00000000 	.word	0x00000000

08000f74 <PID_tune>:
	pid->lastin = in;
	pid->lasttime = HAL_GetTick();
}

void PID_tune(PID_t pid, float kp, float ki, float kd)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b087      	sub	sp, #28
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	ed87 0a02 	vstr	s0, [r7, #8]
 8000f80:	edc7 0a01 	vstr	s1, [r7, #4]
 8000f84:	ed87 1a00 	vstr	s2, [r7]
	// Check for validity
	if (kp < 0 || ki < 0 || kd < 0)
 8000f88:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f8c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f94:	d452      	bmi.n	800103c <PID_tune+0xc8>
 8000f96:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f9a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fa2:	d44b      	bmi.n	800103c <PID_tune+0xc8>
 8000fa4:	edd7 7a00 	vldr	s15, [r7]
 8000fa8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb0:	d444      	bmi.n	800103c <PID_tune+0xc8>
		return;
	
	//Compute sample time in seconds
	float ssec = ((float) pid->sampletime) / ((float) FREQUENCY);
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fb6:	ee07 3a90 	vmov	s15, r3
 8000fba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fbe:	eddf 6a22 	vldr	s13, [pc, #136]	; 8001048 <PID_tune+0xd4>
 8000fc2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fc6:	edc7 7a05 	vstr	s15, [r7, #20]

	pid->Kp = kp;
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	68ba      	ldr	r2, [r7, #8]
 8000fce:	60da      	str	r2, [r3, #12]
	pid->Ki = ki * ssec;
 8000fd0:	ed97 7a01 	vldr	s14, [r7, #4]
 8000fd4:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	edc3 7a04 	vstr	s15, [r3, #16]
	pid->Kd = kd / ssec;
 8000fe2:	edd7 6a00 	vldr	s13, [r7]
 8000fe6:	ed97 7a05 	vldr	s14, [r7, #20]
 8000fea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	edc3 7a05 	vstr	s15, [r3, #20]

	if (pid->direction == E_PID_REVERSE) {
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d11f      	bne.n	800103e <PID_tune+0xca>
		pid->Kp = 0 - pid->Kp;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	edd3 7a03 	vldr	s15, [r3, #12]
 8001004:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800104c <PID_tune+0xd8>
 8001008:	ee77 7a67 	vsub.f32	s15, s14, s15
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	edc3 7a03 	vstr	s15, [r3, #12]
		pid->Ki = 0 - pid->Ki;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	edd3 7a04 	vldr	s15, [r3, #16]
 8001018:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800104c <PID_tune+0xd8>
 800101c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd = 0 - pid->Kd;
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	edd3 7a05 	vldr	s15, [r3, #20]
 800102c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800104c <PID_tune+0xd8>
 8001030:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	edc3 7a05 	vstr	s15, [r3, #20]
 800103a:	e000      	b.n	800103e <PID_tune+0xca>
		return;
 800103c:	bf00      	nop
	}
}
 800103e:	371c      	adds	r7, #28
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr
 8001048:	447a0000 	.word	0x447a0000
 800104c:	00000000 	.word	0x00000000

08001050 <pid_sample>:

void pid_sample(PID_t pid, uint32_t time)
{
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
	if (time > 0) {
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d025      	beq.n	80010ac <pid_sample+0x5c>
		float ratio = (float) (time * (FREQUENCY / 1000)) / (float) pid->sampletime;
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	ee07 3a90 	vmov	s15, r3
 8001066:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800106e:	ee07 3a90 	vmov	s15, r3
 8001072:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001076:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800107a:	edc7 7a03 	vstr	s15, [r7, #12]
		pid->Ki *= ratio;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	ed93 7a04 	vldr	s14, [r3, #16]
 8001084:	edd7 7a03 	vldr	s15, [r7, #12]
 8001088:	ee67 7a27 	vmul.f32	s15, s14, s15
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd /= ratio;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	edd3 6a05 	vldr	s13, [r3, #20]
 8001098:	ed97 7a03 	vldr	s14, [r7, #12]
 800109c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	edc3 7a05 	vstr	s15, [r3, #20]
		pid->sampletime = time * (FREQUENCY / 1000);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	683a      	ldr	r2, [r7, #0]
 80010aa:	62da      	str	r2, [r3, #44]	; 0x2c
	}
}
 80010ac:	bf00      	nop
 80010ae:	3714      	adds	r7, #20
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <pid_limits>:

void pid_limits(PID_t pid, float min, float max)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	ed87 0a02 	vstr	s0, [r7, #8]
 80010c4:	edc7 0a01 	vstr	s1, [r7, #4]
	if (min >= max) return;
 80010c8:	ed97 7a02 	vldr	s14, [r7, #8]
 80010cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80010d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d8:	da4d      	bge.n	8001176 <pid_limits+0xbe>
	pid->omin = min;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	68ba      	ldr	r2, [r7, #8]
 80010de:	619a      	str	r2, [r3, #24]
	pid->omax = max;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	687a      	ldr	r2, [r7, #4]
 80010e4:	61da      	str	r2, [r3, #28]
	//Adjust output to new limits
	if (pid->automode) {
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d043      	beq.n	8001178 <pid_limits+0xc0>
		if (*(pid->output) > pid->omax)
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	ed93 7a00 	vldr	s14, [r3]
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	edd3 7a07 	vldr	s15, [r3, #28]
 80010fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001106:	dd05      	ble.n	8001114 <pid_limits+0x5c>
			*(pid->output) = pid->omax;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	68fa      	ldr	r2, [r7, #12]
 800110e:	69d2      	ldr	r2, [r2, #28]
 8001110:	601a      	str	r2, [r3, #0]
 8001112:	e010      	b.n	8001136 <pid_limits+0x7e>
		else if (*(pid->output) < pid->omin)
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	ed93 7a00 	vldr	s14, [r3]
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001122:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800112a:	d504      	bpl.n	8001136 <pid_limits+0x7e>
			*(pid->output) = pid->omin;
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	68fa      	ldr	r2, [r7, #12]
 8001132:	6992      	ldr	r2, [r2, #24]
 8001134:	601a      	str	r2, [r3, #0]

		if (pid->iterm > pid->omax)
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	ed93 7a08 	vldr	s14, [r3, #32]
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001142:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800114a:	dd04      	ble.n	8001156 <pid_limits+0x9e>
			pid->iterm = pid->omax;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	69da      	ldr	r2, [r3, #28]
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	621a      	str	r2, [r3, #32]
 8001154:	e010      	b.n	8001178 <pid_limits+0xc0>
		else if (pid->iterm < pid->omin)
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	ed93 7a08 	vldr	s14, [r3, #32]
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001162:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116a:	d505      	bpl.n	8001178 <pid_limits+0xc0>
			pid->iterm = pid->omin;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	699a      	ldr	r2, [r3, #24]
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	621a      	str	r2, [r3, #32]
 8001174:	e000      	b.n	8001178 <pid_limits+0xc0>
	if (min >= max) return;
 8001176:	bf00      	nop
	}
}
 8001178:	3714      	adds	r7, #20
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr

08001182 <pid_auto>:

void pid_auto(PID_t pid)
{
 8001182:	b480      	push	{r7}
 8001184:	b083      	sub	sp, #12
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
	// If going from manual to auto
	if (!pid->automode) {
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001190:	2b00      	cmp	r3, #0
 8001192:	d12c      	bne.n	80011ee <pid_auto+0x6c>
		pid->iterm = *(pid->output);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	621a      	str	r2, [r3, #32]
		pid->lastin = *(pid->input);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	625a      	str	r2, [r3, #36]	; 0x24
		if (pid->iterm > pid->omax)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	ed93 7a08 	vldr	s14, [r3, #32]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	edd3 7a07 	vldr	s15, [r3, #28]
 80011b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011bc:	dd04      	ble.n	80011c8 <pid_auto+0x46>
			pid->iterm = pid->omax;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	69da      	ldr	r2, [r3, #28]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	621a      	str	r2, [r3, #32]
 80011c6:	e00e      	b.n	80011e6 <pid_auto+0x64>
		else if (pid->iterm < pid->omin)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	ed93 7a08 	vldr	s14, [r3, #32]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	edd3 7a06 	vldr	s15, [r3, #24]
 80011d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011dc:	d503      	bpl.n	80011e6 <pid_auto+0x64>
			pid->iterm = pid->omin;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	699a      	ldr	r2, [r3, #24]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	621a      	str	r2, [r3, #32]
		pid->automode = true;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2201      	movs	r2, #1
 80011ea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	}
}
 80011ee:	bf00      	nop
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
	...

080011fc <pid_direction>:
{
	pid->automode = false;
}

void pid_direction(PID_t pid, enum pid_control_directions dir)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	460b      	mov	r3, r1
 8001206:	70fb      	strb	r3, [r7, #3]
	if (pid->automode && pid->direction != dir) {
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800120e:	2b00      	cmp	r3, #0
 8001210:	d023      	beq.n	800125a <pid_direction+0x5e>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001218:	78fa      	ldrb	r2, [r7, #3]
 800121a:	429a      	cmp	r2, r3
 800121c:	d01d      	beq.n	800125a <pid_direction+0x5e>
		pid->Kp = (0 - pid->Kp);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	edd3 7a03 	vldr	s15, [r3, #12]
 8001224:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001270 <pid_direction+0x74>
 8001228:	ee77 7a67 	vsub.f32	s15, s14, s15
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	edc3 7a03 	vstr	s15, [r3, #12]
		pid->Ki = (0 - pid->Ki);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	edd3 7a04 	vldr	s15, [r3, #16]
 8001238:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001270 <pid_direction+0x74>
 800123c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd = (0 - pid->Kd);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	edd3 7a05 	vldr	s15, [r3, #20]
 800124c:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001270 <pid_direction+0x74>
 8001250:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	edc3 7a05 	vstr	s15, [r3, #20]
	}
	pid->direction = dir;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	78fa      	ldrb	r2, [r7, #3]
 800125e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
}
 8001262:	bf00      	nop
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	00000000 	.word	0x00000000

08001274 <hubMotor_Init>:
#include "X2_6010S.h"
extern uint8_t receive_buf[15];



void hubMotor_Init(){
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(HubM_IO_SON_GPIO_Port, HubM_IO_SON_Pin, GPIO_PIN_RESET);
 8001278:	2200      	movs	r2, #0
 800127a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800127e:	4808      	ldr	r0, [pc, #32]	; (80012a0 <hubMotor_Init+0x2c>)
 8001280:	f005 f856 	bl	8006330 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HubM_IO_NOT_GPIO_Port, HubM_IO_NOT_Pin, GPIO_PIN_RESET);
 8001284:	2200      	movs	r2, #0
 8001286:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800128a:	4805      	ldr	r0, [pc, #20]	; (80012a0 <hubMotor_Init+0x2c>)
 800128c:	f005 f850 	bl	8006330 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HubM_IO_POT_GPIO_Port, HubM_IO_POT_Pin, GPIO_PIN_RESET);
 8001290:	2200      	movs	r2, #0
 8001292:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001296:	4802      	ldr	r0, [pc, #8]	; (80012a0 <hubMotor_Init+0x2c>)
 8001298:	f005 f84a 	bl	8006330 <HAL_GPIO_WritePin>
}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40020c00 	.word	0x40020c00
 80012a4:	00000000 	.word	0x00000000

080012a8 <send_HubMotor>:

void send_HubMotor(float m1_speed, float m2_speed){
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b08c      	sub	sp, #48	; 0x30
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	ed87 0a01 	vstr	s0, [r7, #4]
 80012b2:	edc7 0a00 	vstr	s1, [r7]
	int16_t motor1_speed, motor2_speed;
	//convert velocity into pulse/second
	motor1_speed = -(int16_t)(m1_speed * 4096.0 / (M_PI * HUB_DIAMETER));
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f7ff f8fe 	bl	80004b8 <__aeabi_f2d>
 80012bc:	f04f 0200 	mov.w	r2, #0
 80012c0:	4b63      	ldr	r3, [pc, #396]	; (8001450 <send_HubMotor+0x1a8>)
 80012c2:	f7ff f951 	bl	8000568 <__aeabi_dmul>
 80012c6:	4602      	mov	r2, r0
 80012c8:	460b      	mov	r3, r1
 80012ca:	4610      	mov	r0, r2
 80012cc:	4619      	mov	r1, r3
 80012ce:	a35e      	add	r3, pc, #376	; (adr r3, 8001448 <send_HubMotor+0x1a0>)
 80012d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d4:	f7ff fa72 	bl	80007bc <__aeabi_ddiv>
 80012d8:	4602      	mov	r2, r0
 80012da:	460b      	mov	r3, r1
 80012dc:	4610      	mov	r0, r2
 80012de:	4619      	mov	r1, r3
 80012e0:	f7ff fbf2 	bl	8000ac8 <__aeabi_d2iz>
 80012e4:	4603      	mov	r3, r0
 80012e6:	b21b      	sxth	r3, r3
 80012e8:	b29b      	uxth	r3, r3
 80012ea:	425b      	negs	r3, r3
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	85fb      	strh	r3, [r7, #46]	; 0x2e
	motor2_speed = (int16_t)(m2_speed * 4096.0/ (M_PI * HUB_DIAMETER));
 80012f0:	6838      	ldr	r0, [r7, #0]
 80012f2:	f7ff f8e1 	bl	80004b8 <__aeabi_f2d>
 80012f6:	f04f 0200 	mov.w	r2, #0
 80012fa:	4b55      	ldr	r3, [pc, #340]	; (8001450 <send_HubMotor+0x1a8>)
 80012fc:	f7ff f934 	bl	8000568 <__aeabi_dmul>
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	4610      	mov	r0, r2
 8001306:	4619      	mov	r1, r3
 8001308:	a34f      	add	r3, pc, #316	; (adr r3, 8001448 <send_HubMotor+0x1a0>)
 800130a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130e:	f7ff fa55 	bl	80007bc <__aeabi_ddiv>
 8001312:	4602      	mov	r2, r0
 8001314:	460b      	mov	r3, r1
 8001316:	4610      	mov	r0, r2
 8001318:	4619      	mov	r1, r3
 800131a:	f7ff fbd5 	bl	8000ac8 <__aeabi_d2iz>
 800131e:	4603      	mov	r3, r0
 8001320:	85bb      	strh	r3, [r7, #44]	; 0x2c
//	motor1_speed = -(int16_t)(m1_speed);
//	motor2_speed = (int16_t)(m2_speed);

	uint8_t send_buf[15];
	send_buf[0] = 0xAA;
 8001322:	23aa      	movs	r3, #170	; 0xaa
 8001324:	733b      	strb	r3, [r7, #12]
	send_buf[1] = 0xA4;
 8001326:	23a4      	movs	r3, #164	; 0xa4
 8001328:	737b      	strb	r3, [r7, #13]
	send_buf[2] = 0x0E;
 800132a:	230e      	movs	r3, #14
 800132c:	73bb      	strb	r3, [r7, #14]
	send_buf[3] = 0x00;
 800132e:	2300      	movs	r3, #0
 8001330:	73fb      	strb	r3, [r7, #15]
	send_buf[4] = MOTOR_ENABLE;
 8001332:	2300      	movs	r3, #0
 8001334:	743b      	strb	r3, [r7, #16]
	send_buf[5] = MOTOR_ENCODER_FEEDBACK;
 8001336:	2380      	movs	r3, #128	; 0x80
 8001338:	747b      	strb	r3, [r7, #17]

	//Set acceleration to constant by default
	//time taken from 0 to 1000rpm
	uint16_t acceleration = 200;
 800133a:	23c8      	movs	r3, #200	; 0xc8
 800133c:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint8_t msb_acce = (uint8_t)((acceleration & 0xFF00) >> 8);
 800133e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001340:	0a1b      	lsrs	r3, r3, #8
 8001342:	b29b      	uxth	r3, r3
 8001344:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t lsb_acce = (uint8_t)(acceleration & 0x00FF);
 8001348:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800134a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	send_buf[6] = lsb_acce;
 800134e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001352:	74bb      	strb	r3, [r7, #18]
	send_buf[7] = msb_acce;
 8001354:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001358:	74fb      	strb	r3, [r7, #19]

	//Set maximum torque
	//Value: 0 - 450 (300 by default)
	uint16_t max_torque = 300;
 800135a:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800135e:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint8_t msb_max_torque = (uint8_t)((max_torque & 0xFF00) >> 8);
 8001360:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001362:	0a1b      	lsrs	r3, r3, #8
 8001364:	b29b      	uxth	r3, r3
 8001366:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t lsb_max_torque = (uint8_t)(max_torque & 0x00FF);
 800136a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800136c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	send_buf[8] = lsb_max_torque;
 8001370:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001374:	753b      	strb	r3, [r7, #20]
	send_buf[9] = msb_max_torque;
 8001376:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800137a:	757b      	strb	r3, [r7, #21]

	//Set motor1 speed
	uint8_t msb_motor1_speed = (uint8_t)((motor1_speed & 0xFF00) >> 8);
 800137c:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001380:	121b      	asrs	r3, r3, #8
 8001382:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t lsb_motor1_speed = (uint8_t)(motor1_speed & 0x00FF);
 8001386:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001388:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	send_buf[10] = lsb_motor1_speed;
 800138c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001390:	75bb      	strb	r3, [r7, #22]
	send_buf[11] = msb_motor1_speed;
 8001392:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001396:	75fb      	strb	r3, [r7, #23]

	//Set motor2 speed
	uint8_t msb_motor2_speed = (uint8_t)((motor2_speed & 0xFF00) >> 8);
 8001398:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800139c:	121b      	asrs	r3, r3, #8
 800139e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	uint8_t lsb_motor2_speed = (uint8_t)(motor2_speed & 0x00FF);
 80013a2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80013a4:	f887 3020 	strb.w	r3, [r7, #32]
	send_buf[12] = lsb_motor2_speed;
 80013a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80013ac:	763b      	strb	r3, [r7, #24]
	send_buf[13] = msb_motor2_speed;
 80013ae:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80013b2:	767b      	strb	r3, [r7, #25]

	//checksum byte
	uint16_t sum = (uint16_t)send_buf[0] + (uint16_t)send_buf[1] + (uint16_t)send_buf[2] + (uint16_t)send_buf[3]
 80013b4:	7b3b      	ldrb	r3, [r7, #12]
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	7b7b      	ldrb	r3, [r7, #13]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	4413      	add	r3, r2
 80013be:	b29a      	uxth	r2, r3
 80013c0:	7bbb      	ldrb	r3, [r7, #14]
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	4413      	add	r3, r2
 80013c6:	b29a      	uxth	r2, r3
 80013c8:	7bfb      	ldrb	r3, [r7, #15]
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	4413      	add	r3, r2
 80013ce:	b29a      	uxth	r2, r3
					+ (uint16_t)send_buf[4] + (uint16_t)send_buf[5] + (uint16_t)send_buf[6]
 80013d0:	7c3b      	ldrb	r3, [r7, #16]
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	4413      	add	r3, r2
 80013d6:	b29a      	uxth	r2, r3
 80013d8:	7c7b      	ldrb	r3, [r7, #17]
 80013da:	b29b      	uxth	r3, r3
 80013dc:	4413      	add	r3, r2
 80013de:	b29a      	uxth	r2, r3
 80013e0:	7cbb      	ldrb	r3, [r7, #18]
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	4413      	add	r3, r2
 80013e6:	b29a      	uxth	r2, r3
					+ (uint16_t)send_buf[7] + (uint16_t)send_buf[8] + (uint16_t)send_buf[9]
 80013e8:	7cfb      	ldrb	r3, [r7, #19]
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	4413      	add	r3, r2
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	7d3b      	ldrb	r3, [r7, #20]
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	4413      	add	r3, r2
 80013f6:	b29a      	uxth	r2, r3
 80013f8:	7d7b      	ldrb	r3, [r7, #21]
 80013fa:	b29b      	uxth	r3, r3
 80013fc:	4413      	add	r3, r2
 80013fe:	b29a      	uxth	r2, r3
					+ (uint16_t)send_buf[10] + (uint16_t)send_buf[11] + (uint16_t)send_buf[12]
 8001400:	7dbb      	ldrb	r3, [r7, #22]
 8001402:	b29b      	uxth	r3, r3
 8001404:	4413      	add	r3, r2
 8001406:	b29a      	uxth	r2, r3
 8001408:	7dfb      	ldrb	r3, [r7, #23]
 800140a:	b29b      	uxth	r3, r3
 800140c:	4413      	add	r3, r2
 800140e:	b29a      	uxth	r2, r3
 8001410:	7e3b      	ldrb	r3, [r7, #24]
 8001412:	b29b      	uxth	r3, r3
 8001414:	4413      	add	r3, r2
 8001416:	b29a      	uxth	r2, r3
					+ (uint16_t)send_buf[13];
 8001418:	7e7b      	ldrb	r3, [r7, #25]
 800141a:	b29b      	uxth	r3, r3
	uint16_t sum = (uint16_t)send_buf[0] + (uint16_t)send_buf[1] + (uint16_t)send_buf[2] + (uint16_t)send_buf[3]
 800141c:	4413      	add	r3, r2
 800141e:	83fb      	strh	r3, [r7, #30]

	send_buf[14] = (uint8_t)(sum & 0x00FF);
 8001420:	8bfb      	ldrh	r3, [r7, #30]
 8001422:	b2db      	uxtb	r3, r3
 8001424:	76bb      	strb	r3, [r7, #26]

	HAL_UART_Transmit(&huart3, send_buf, 15, 50);
 8001426:	f107 010c 	add.w	r1, r7, #12
 800142a:	2332      	movs	r3, #50	; 0x32
 800142c:	220f      	movs	r2, #15
 800142e:	4809      	ldr	r0, [pc, #36]	; (8001454 <send_HubMotor+0x1ac>)
 8001430:	f009 fec2 	bl	800b1b8 <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(&huart3, receive_buf, 15);
 8001434:	220f      	movs	r2, #15
 8001436:	4908      	ldr	r1, [pc, #32]	; (8001458 <send_HubMotor+0x1b0>)
 8001438:	4806      	ldr	r0, [pc, #24]	; (8001454 <send_HubMotor+0x1ac>)
 800143a:	f009 ff57 	bl	800b2ec <HAL_UART_Receive_DMA>
}
 800143e:	bf00      	nop
 8001440:	3730      	adds	r7, #48	; 0x30
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	bd69ff51 	.word	0xbd69ff51
 800144c:	3fd8bb09 	.word	0x3fd8bb09
 8001450:	40b00000 	.word	0x40b00000
 8001454:	200007a0 	.word	0x200007a0
 8001458:	20000624 	.word	0x20000624

0800145c <ADC_Read>:
//		      HAL_Delay(5000);
}


void ADC_Read(int16_t *data)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
	AD7606_CS_LOW;
 8001464:	2200      	movs	r2, #0
 8001466:	2110      	movs	r1, #16
 8001468:	4808      	ldr	r0, [pc, #32]	; (800148c <ADC_Read+0x30>)
 800146a:	f004 ff61 	bl	8006330 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (uint8_t *)data, CHANNEL_NUM, 2);
 800146e:	2302      	movs	r3, #2
 8001470:	2208      	movs	r2, #8
 8001472:	6879      	ldr	r1, [r7, #4]
 8001474:	4806      	ldr	r0, [pc, #24]	; (8001490 <ADC_Read+0x34>)
 8001476:	f007 f823 	bl	80084c0 <HAL_SPI_Receive>
	AD7606_CS_HIGH;
 800147a:	2201      	movs	r2, #1
 800147c:	2110      	movs	r1, #16
 800147e:	4803      	ldr	r0, [pc, #12]	; (800148c <ADC_Read+0x30>)
 8001480:	f004 ff56 	bl	8006330 <HAL_GPIO_WritePin>
}
 8001484:	bf00      	nop
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40020000 	.word	0x40020000
 8001490:	2000031c 	.word	0x2000031c

08001494 <bd25l_Init>:
	.DIR_pin	= ClimbM_IO_FR2_Pin,
	.pole		= 4,
	.ID		= 2,
};

void bd25l_Init(Motor_TypeDef* motor){
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	enableMotor(motor, 0);
 800149c:	2100      	movs	r1, #0
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f000 f808 	bl	80014b4 <enableMotor>
	brakeMotor(motor, 0);
 80014a4:	2100      	movs	r1, #0
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f000 f828 	bl	80014fc <brakeMotor>
}
 80014ac:	bf00      	nop
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <enableMotor>:
	brakeMotor(motor, 1);
	enableMotor(motor, 0);

}

void enableMotor(Motor_TypeDef* motor, uint8_t state){
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	460b      	mov	r3, r1
 80014be:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->EN_port, motor->EN_pin, state);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014c8:	78fa      	ldrb	r2, [r7, #3]
 80014ca:	4619      	mov	r1, r3
 80014cc:	f004 ff30 	bl	8006330 <HAL_GPIO_WritePin>
}
 80014d0:	bf00      	nop
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <emBrakeMotor>:

void emBrakeMotor(uint8_t state){
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	4603      	mov	r3, r0
 80014e0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(Brake_Wheel_GPIO_Port, Brake_Wheel_Pin, state);
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	461a      	mov	r2, r3
 80014e6:	2108      	movs	r1, #8
 80014e8:	4803      	ldr	r0, [pc, #12]	; (80014f8 <emBrakeMotor+0x20>)
 80014ea:	f004 ff21 	bl	8006330 <HAL_GPIO_WritePin>
}
 80014ee:	bf00      	nop
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40020c00 	.word	0x40020c00

080014fc <brakeMotor>:

void brakeMotor(Motor_TypeDef* motor, uint8_t state){
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	460b      	mov	r3, r1
 8001506:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->BRK_port, motor->BRK_pin, state);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	69d8      	ldr	r0, [r3, #28]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	8c1b      	ldrh	r3, [r3, #32]
 8001510:	78fa      	ldrb	r2, [r7, #3]
 8001512:	4619      	mov	r1, r3
 8001514:	f004 ff0c 	bl	8006330 <HAL_GPIO_WritePin>
}
 8001518:	bf00      	nop
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}

08001520 <setMotorDir>:

void setMotorDir(Motor_TypeDef* motor, uint8_t dir){
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	460b      	mov	r3, r1
 800152a:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->DIR_port, motor->DIR_pin, dir);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8001534:	78fa      	ldrb	r2, [r7, #3]
 8001536:	4619      	mov	r1, r3
 8001538:	f004 fefa 	bl	8006330 <HAL_GPIO_WritePin>
}
 800153c:	bf00      	nop
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	0000      	movs	r0, r0
	...

08001548 <setMotorSpeed>:

void setMotorSpeed(Motor_TypeDef* motor, float speed){
 8001548:	b580      	push	{r7, lr}
 800154a:	b086      	sub	sp, #24
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	ed87 0a00 	vstr	s0, [r7]

	float frequency = 0;
 8001554:	f04f 0300 	mov.w	r3, #0
 8001558:	617b      	str	r3, [r7, #20]
	uint16_t period;
	uint32_t duty_cycle; //50%

	if (speed > 100) speed = 100.0;
 800155a:	edd7 7a00 	vldr	s15, [r7]
 800155e:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8001690 <setMotorSpeed+0x148>
 8001562:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800156a:	dd01      	ble.n	8001570 <setMotorSpeed+0x28>
 800156c:	4b49      	ldr	r3, [pc, #292]	; (8001694 <setMotorSpeed+0x14c>)
 800156e:	603b      	str	r3, [r7, #0]
	//Frequency equation derived from data sheet
	frequency = (uint16_t)((speed - 0.2597)/0.02494);
 8001570:	6838      	ldr	r0, [r7, #0]
 8001572:	f7fe ffa1 	bl	80004b8 <__aeabi_f2d>
 8001576:	a340      	add	r3, pc, #256	; (adr r3, 8001678 <setMotorSpeed+0x130>)
 8001578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157c:	f7fe fe3c 	bl	80001f8 <__aeabi_dsub>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	4610      	mov	r0, r2
 8001586:	4619      	mov	r1, r3
 8001588:	a33d      	add	r3, pc, #244	; (adr r3, 8001680 <setMotorSpeed+0x138>)
 800158a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158e:	f7ff f915 	bl	80007bc <__aeabi_ddiv>
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	4610      	mov	r0, r2
 8001598:	4619      	mov	r1, r3
 800159a:	f7ff fabd 	bl	8000b18 <__aeabi_d2uiz>
 800159e:	4603      	mov	r3, r0
 80015a0:	b29b      	uxth	r3, r3
 80015a2:	ee07 3a90 	vmov	s15, r3
 80015a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015aa:	edc7 7a05 	vstr	s15, [r7, #20]
	period = (int)(1e6/frequency)+1;
 80015ae:	6978      	ldr	r0, [r7, #20]
 80015b0:	f7fe ff82 	bl	80004b8 <__aeabi_f2d>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	a133      	add	r1, pc, #204	; (adr r1, 8001688 <setMotorSpeed+0x140>)
 80015ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 80015be:	f7ff f8fd 	bl	80007bc <__aeabi_ddiv>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4610      	mov	r0, r2
 80015c8:	4619      	mov	r1, r3
 80015ca:	f7ff fa7d 	bl	8000ac8 <__aeabi_d2iz>
 80015ce:	4603      	mov	r3, r0
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	3301      	adds	r3, #1
 80015d4:	827b      	strh	r3, [r7, #18]
	duty_cycle = period / 2;
 80015d6:	8a7b      	ldrh	r3, [r7, #18]
 80015d8:	085b      	lsrs	r3, r3, #1
 80015da:	b29b      	uxth	r3, r3
 80015dc:	60fb      	str	r3, [r7, #12]
//	      motor->outputPWM->Instance->CCR4 = duty_cycle;
//
//	    HAL_TIM_PWM_Start(motor->outputPWM, motor->PWM_channel);
//	}

	if (speed<4){
 80015de:	edd7 7a00 	vldr	s15, [r7]
 80015e2:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80015e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ee:	d503      	bpl.n	80015f8 <setMotorSpeed+0xb0>
		brakeMotor(motor, 1);
 80015f0:	2101      	movs	r1, #1
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f7ff ff82 	bl	80014fc <brakeMotor>
	}



	motor->outputPWM->Instance->ARR = period;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	695b      	ldr	r3, [r3, #20]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	8a7a      	ldrh	r2, [r7, #18]
 8001600:	62da      	str	r2, [r3, #44]	; 0x2c
	if(motor->PWM_channel == TIM_CHANNEL_1)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	8b1b      	ldrh	r3, [r3, #24]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d105      	bne.n	8001616 <setMotorSpeed+0xce>
	  motor->outputPWM->Instance->CCR1 = duty_cycle;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	695b      	ldr	r3, [r3, #20]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	68fa      	ldr	r2, [r7, #12]
 8001612:	635a      	str	r2, [r3, #52]	; 0x34
 8001614:	e01c      	b.n	8001650 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_2)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	8b1b      	ldrh	r3, [r3, #24]
 800161a:	2b04      	cmp	r3, #4
 800161c:	d105      	bne.n	800162a <setMotorSpeed+0xe2>
		  motor->outputPWM->Instance->CCR2 = duty_cycle;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	695b      	ldr	r3, [r3, #20]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	68fa      	ldr	r2, [r7, #12]
 8001626:	639a      	str	r2, [r3, #56]	; 0x38
 8001628:	e012      	b.n	8001650 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_3)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	8b1b      	ldrh	r3, [r3, #24]
 800162e:	2b08      	cmp	r3, #8
 8001630:	d105      	bne.n	800163e <setMotorSpeed+0xf6>
		  motor->outputPWM->Instance->CCR3 = duty_cycle;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	695b      	ldr	r3, [r3, #20]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	68fa      	ldr	r2, [r7, #12]
 800163a:	63da      	str	r2, [r3, #60]	; 0x3c
 800163c:	e008      	b.n	8001650 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_4)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	8b1b      	ldrh	r3, [r3, #24]
 8001642:	2b0c      	cmp	r3, #12
 8001644:	d104      	bne.n	8001650 <setMotorSpeed+0x108>
	  motor->outputPWM->Instance->CCR4 = duty_cycle;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	695b      	ldr	r3, [r3, #20]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	68fa      	ldr	r2, [r7, #12]
 800164e:	641a      	str	r2, [r3, #64]	; 0x40

	HAL_TIM_PWM_Start(motor->outputPWM, motor->PWM_channel);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	695a      	ldr	r2, [r3, #20]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	8b1b      	ldrh	r3, [r3, #24]
 8001658:	4619      	mov	r1, r3
 800165a:	4610      	mov	r0, r2
 800165c:	f007 fd26 	bl	80090ac <HAL_TIM_PWM_Start>



	motor->outputPWM->Instance->CNT = 0;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	695b      	ldr	r3, [r3, #20]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2200      	movs	r2, #0
 8001668:	625a      	str	r2, [r3, #36]	; 0x24
}
 800166a:	bf00      	nop
 800166c:	3718      	adds	r7, #24
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	f3af 8000 	nop.w
 8001678:	bfb15b57 	.word	0xbfb15b57
 800167c:	3fd09eec 	.word	0x3fd09eec
 8001680:	1172ef0b 	.word	0x1172ef0b
 8001684:	3f9989df 	.word	0x3f9989df
 8001688:	00000000 	.word	0x00000000
 800168c:	412e8480 	.word	0x412e8480
 8001690:	42c80000 	.word	0x42c80000
 8001694:	42c80000 	.word	0x42c80000

08001698 <runMotor>:
		return -1;
	}
	else return 1;
}

void runMotor(Motor_TypeDef* motor, float speed){
 8001698:	b5b0      	push	{r4, r5, r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	ed87 0a00 	vstr	s0, [r7]
  //	    - positive speed Lift DOWN
  //	    - negative speed lift UP
    if (motor->ID == 1){
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d129      	bne.n	8001702 <runMotor+0x6a>
	if (fabs(speed)/speed  >= 0)
 80016ae:	edd7 7a00 	vldr	s15, [r7]
 80016b2:	eef0 7ae7 	vabs.f32	s15, s15
 80016b6:	ee17 0a90 	vmov	r0, s15
 80016ba:	f7fe fefd 	bl	80004b8 <__aeabi_f2d>
 80016be:	4604      	mov	r4, r0
 80016c0:	460d      	mov	r5, r1
 80016c2:	6838      	ldr	r0, [r7, #0]
 80016c4:	f7fe fef8 	bl	80004b8 <__aeabi_f2d>
 80016c8:	4602      	mov	r2, r0
 80016ca:	460b      	mov	r3, r1
 80016cc:	4620      	mov	r0, r4
 80016ce:	4629      	mov	r1, r5
 80016d0:	f7ff f874 	bl	80007bc <__aeabi_ddiv>
 80016d4:	4602      	mov	r2, r0
 80016d6:	460b      	mov	r3, r1
 80016d8:	4610      	mov	r0, r2
 80016da:	4619      	mov	r1, r3
 80016dc:	f04f 0200 	mov.w	r2, #0
 80016e0:	f04f 0300 	mov.w	r3, #0
 80016e4:	f7ff f9c6 	bl	8000a74 <__aeabi_dcmpge>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d004      	beq.n	80016f8 <runMotor+0x60>
	      setMotorDir(motor, 0);
 80016ee:	2100      	movs	r1, #0
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff ff15 	bl	8001520 <setMotorDir>
 80016f6:	e032      	b.n	800175e <runMotor+0xc6>
	else
	  setMotorDir(motor, 1);
 80016f8:	2101      	movs	r1, #1
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f7ff ff10 	bl	8001520 <setMotorDir>
 8001700:	e02d      	b.n	800175e <runMotor+0xc6>
    }
    else if (motor->ID == 2){
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8001708:	2b02      	cmp	r3, #2
 800170a:	d128      	bne.n	800175e <runMotor+0xc6>
	if (fabs(speed)/speed  >= 0)
 800170c:	edd7 7a00 	vldr	s15, [r7]
 8001710:	eef0 7ae7 	vabs.f32	s15, s15
 8001714:	ee17 0a90 	vmov	r0, s15
 8001718:	f7fe fece 	bl	80004b8 <__aeabi_f2d>
 800171c:	4604      	mov	r4, r0
 800171e:	460d      	mov	r5, r1
 8001720:	6838      	ldr	r0, [r7, #0]
 8001722:	f7fe fec9 	bl	80004b8 <__aeabi_f2d>
 8001726:	4602      	mov	r2, r0
 8001728:	460b      	mov	r3, r1
 800172a:	4620      	mov	r0, r4
 800172c:	4629      	mov	r1, r5
 800172e:	f7ff f845 	bl	80007bc <__aeabi_ddiv>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	4610      	mov	r0, r2
 8001738:	4619      	mov	r1, r3
 800173a:	f04f 0200 	mov.w	r2, #0
 800173e:	f04f 0300 	mov.w	r3, #0
 8001742:	f7ff f997 	bl	8000a74 <__aeabi_dcmpge>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d004      	beq.n	8001756 <runMotor+0xbe>
	  setMotorDir(motor, 1);
 800174c:	2101      	movs	r1, #1
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f7ff fee6 	bl	8001520 <setMotorDir>
 8001754:	e003      	b.n	800175e <runMotor+0xc6>
	else
	  setMotorDir(motor, 0);
 8001756:	2100      	movs	r1, #0
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f7ff fee1 	bl	8001520 <setMotorDir>
    }

    HAL_Delay(50);
 800175e:	2032      	movs	r0, #50	; 0x32
 8001760:	f002 fbca 	bl	8003ef8 <HAL_Delay>
    brakeMotor(motor, 0);
 8001764:	2100      	movs	r1, #0
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f7ff fec8 	bl	80014fc <brakeMotor>
    setMotorSpeed(motor, fabs(speed));
 800176c:	edd7 7a00 	vldr	s15, [r7]
 8001770:	eef0 7ae7 	vabs.f32	s15, s15
 8001774:	eeb0 0a67 	vmov.f32	s0, s15
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff fee5 	bl	8001548 <setMotorSpeed>

}
 800177e:	bf00      	nop
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bdb0      	pop	{r4, r5, r7, pc}

08001786 <GPIO_Digital_Filtered_Input>:
 */

#include "button.h"

uint8_t GPIO_Digital_Filtered_Input(Button_TypeDef* hgpio, uint32_t debounce_time)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b082      	sub	sp, #8
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
 800178e:	6039      	str	r1, [r7, #0]
	// read the state of the switch into a local variable (LOW, when the button is not pressed)
	hgpio->curRead = HAL_GPIO_ReadPin(hgpio->gpioPort, hgpio->gpioPin);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	889b      	ldrh	r3, [r3, #4]
 8001798:	4619      	mov	r1, r3
 800179a:	4610      	mov	r0, r2
 800179c:	f004 fda2 	bl	80062e4 <HAL_GPIO_ReadPin>
 80017a0:	4603      	mov	r3, r0
 80017a2:	461a      	mov	r2, r3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	719a      	strb	r2, [r3, #6]
	//check if the button was pressed
	if (hgpio->curRead != hgpio->preRead)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	799a      	ldrb	r2, [r3, #6]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	79db      	ldrb	r3, [r3, #7]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d004      	beq.n	80017be <GPIO_Digital_Filtered_Input+0x38>
		// reset the debouncing timer
		hgpio->lastDebounceTime = HAL_GetTick();
 80017b4:	f002 fb94 	bl	8003ee0 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	60da      	str	r2, [r3, #12]
	// whatever the reading is at, it's been there for longer than the debounce delay, so the current value is safe
//	&& (hgpio->curRead != hgpio->state)
	if (((HAL_GetTick() - hgpio->lastDebounceTime) > debounce_time) )
 80017be:	f002 fb8f 	bl	8003ee0 <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	683a      	ldr	r2, [r7, #0]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d209      	bcs.n	80017e4 <GPIO_Digital_Filtered_Input+0x5e>
	{
		hgpio->state = hgpio->curRead;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	799a      	ldrb	r2, [r3, #6]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	721a      	strb	r2, [r3, #8]
		
		if (hgpio->state == GPIO_PIN_SET) //Effective only when Pin is RESET
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	7a1b      	ldrb	r3, [r3, #8]
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d101      	bne.n	80017e4 <GPIO_Digital_Filtered_Input+0x5e>
		{
			return GPIO_PIN_SET;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e004      	b.n	80017ee <GPIO_Digital_Filtered_Input+0x68>
		}
	}
	// Update the last button read
	hgpio->preRead = hgpio->curRead;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	799a      	ldrb	r2, [r3, #6]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	71da      	strb	r2, [r3, #7]
	return GPIO_PIN_RESET;
 80017ec:	2300      	movs	r3, #0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
	...

080017f8 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08a      	sub	sp, #40	; 0x28
 80017fc:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 80017fe:	4b30      	ldr	r3, [pc, #192]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001800:	4a30      	ldr	r2, [pc, #192]	; (80018c4 <MX_CAN1_Init+0xcc>)
 8001802:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 8001804:	4b2e      	ldr	r3, [pc, #184]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001806:	2209      	movs	r2, #9
 8001808:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800180a:	4b2d      	ldr	r3, [pc, #180]	; (80018c0 <MX_CAN1_Init+0xc8>)
 800180c:	2200      	movs	r2, #0
 800180e:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001810:	4b2b      	ldr	r3, [pc, #172]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001812:	2200      	movs	r2, #0
 8001814:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001816:	4b2a      	ldr	r3, [pc, #168]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001818:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800181c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800181e:	4b28      	ldr	r3, [pc, #160]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001820:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001824:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001826:	4b26      	ldr	r3, [pc, #152]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001828:	2200      	movs	r2, #0
 800182a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800182c:	4b24      	ldr	r3, [pc, #144]	; (80018c0 <MX_CAN1_Init+0xc8>)
 800182e:	2200      	movs	r2, #0
 8001830:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001832:	4b23      	ldr	r3, [pc, #140]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001834:	2200      	movs	r2, #0
 8001836:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001838:	4b21      	ldr	r3, [pc, #132]	; (80018c0 <MX_CAN1_Init+0xc8>)
 800183a:	2200      	movs	r2, #0
 800183c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800183e:	4b20      	ldr	r3, [pc, #128]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001840:	2200      	movs	r2, #0
 8001842:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001844:	4b1e      	ldr	r3, [pc, #120]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001846:	2200      	movs	r2, #0
 8001848:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800184a:	481d      	ldr	r0, [pc, #116]	; (80018c0 <MX_CAN1_Init+0xc8>)
 800184c:	f002 fb78 	bl	8003f40 <HAL_CAN_Init>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001856:	f001 f9e3 	bl	8002c20 <Error_Handler>
  }

  /* USER CODE BEGIN CAN1_Init 2 */
  	CAN_FilterTypeDef canfil_1;
  	canfil_1.FilterBank = 0;
 800185a:	2300      	movs	r3, #0
 800185c:	617b      	str	r3, [r7, #20]
  	canfil_1.FilterMode = CAN_FILTERMODE_IDMASK;
 800185e:	2300      	movs	r3, #0
 8001860:	61bb      	str	r3, [r7, #24]
  	canfil_1.FilterScale = CAN_FILTERSCALE_32BIT;
 8001862:	2301      	movs	r3, #1
 8001864:	61fb      	str	r3, [r7, #28]
  	canfil_1.FilterIdHigh = 0x0000;
 8001866:	2300      	movs	r3, #0
 8001868:	603b      	str	r3, [r7, #0]
  	canfil_1.FilterIdLow = 0x0000;
 800186a:	2300      	movs	r3, #0
 800186c:	607b      	str	r3, [r7, #4]
  	canfil_1.FilterMaskIdHigh = 0x0000;
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]
  	canfil_1.FilterMaskIdLow = 0x0000;
 8001872:	2300      	movs	r3, #0
 8001874:	60fb      	str	r3, [r7, #12]
  	canfil_1.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001876:	2300      	movs	r3, #0
 8001878:	613b      	str	r3, [r7, #16]
  	canfil_1.FilterActivation = CAN_FILTER_ENABLE;
 800187a:	2301      	movs	r3, #1
 800187c:	623b      	str	r3, [r7, #32]
  	canfil_1.SlaveStartFilterBank = 0;
 800187e:	2300      	movs	r3, #0
 8001880:	627b      	str	r3, [r7, #36]	; 0x24

  	if (HAL_CAN_ConfigFilter(&hcan1, &canfil_1) != HAL_OK)
 8001882:	463b      	mov	r3, r7
 8001884:	4619      	mov	r1, r3
 8001886:	480e      	ldr	r0, [pc, #56]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001888:	f002 fd76 	bl	8004378 <HAL_CAN_ConfigFilter>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <MX_CAN1_Init+0x9e>
  		Error_Handler();
 8001892:	f001 f9c5 	bl	8002c20 <Error_Handler>

  	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING))
 8001896:	2102      	movs	r1, #2
 8001898:	4809      	ldr	r0, [pc, #36]	; (80018c0 <MX_CAN1_Init+0xc8>)
 800189a:	f003 f941 	bl	8004b20 <HAL_CAN_ActivateNotification>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d002      	beq.n	80018aa <MX_CAN1_Init+0xb2>
  		return Error_Handler();
 80018a4:	f001 f9bc 	bl	8002c20 <Error_Handler>
 80018a8:	e007      	b.n	80018ba <MX_CAN1_Init+0xc2>

  	if (HAL_CAN_Start(&hcan1))
 80018aa:	4805      	ldr	r0, [pc, #20]	; (80018c0 <MX_CAN1_Init+0xc8>)
 80018ac:	f002 feb2 	bl	8004614 <HAL_CAN_Start>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_CAN1_Init+0xc2>
  		return Error_Handler();
 80018b6:	f001 f9b3 	bl	8002c20 <Error_Handler>


    /* USER CODE END CAN1_Init 2 */

}
 80018ba:	3728      	adds	r7, #40	; 0x28
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20000374 	.word	0x20000374
 80018c4:	40006400 	.word	0x40006400

080018c8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b08a      	sub	sp, #40	; 0x28
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d0:	f107 0314 	add.w	r3, r7, #20
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a1d      	ldr	r2, [pc, #116]	; (800195c <HAL_CAN_MspInit+0x94>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d133      	bne.n	8001952 <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	4b1c      	ldr	r3, [pc, #112]	; (8001960 <HAL_CAN_MspInit+0x98>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	4a1b      	ldr	r2, [pc, #108]	; (8001960 <HAL_CAN_MspInit+0x98>)
 80018f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018f8:	6413      	str	r3, [r2, #64]	; 0x40
 80018fa:	4b19      	ldr	r3, [pc, #100]	; (8001960 <HAL_CAN_MspInit+0x98>)
 80018fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001902:	613b      	str	r3, [r7, #16]
 8001904:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	4b15      	ldr	r3, [pc, #84]	; (8001960 <HAL_CAN_MspInit+0x98>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	4a14      	ldr	r2, [pc, #80]	; (8001960 <HAL_CAN_MspInit+0x98>)
 8001910:	f043 0308 	orr.w	r3, r3, #8
 8001914:	6313      	str	r3, [r2, #48]	; 0x30
 8001916:	4b12      	ldr	r3, [pc, #72]	; (8001960 <HAL_CAN_MspInit+0x98>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	f003 0308 	and.w	r3, r3, #8
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001922:	2303      	movs	r3, #3
 8001924:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001926:	2302      	movs	r3, #2
 8001928:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192a:	2300      	movs	r3, #0
 800192c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192e:	2303      	movs	r3, #3
 8001930:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001932:	2309      	movs	r3, #9
 8001934:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001936:	f107 0314 	add.w	r3, r7, #20
 800193a:	4619      	mov	r1, r3
 800193c:	4809      	ldr	r0, [pc, #36]	; (8001964 <HAL_CAN_MspInit+0x9c>)
 800193e:	f004 f9a5 	bl	8005c8c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001942:	2200      	movs	r2, #0
 8001944:	2100      	movs	r1, #0
 8001946:	2014      	movs	r0, #20
 8001948:	f003 fc3c 	bl	80051c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800194c:	2014      	movs	r0, #20
 800194e:	f003 fc65 	bl	800521c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001952:	bf00      	nop
 8001954:	3728      	adds	r7, #40	; 0x28
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40006400 	.word	0x40006400
 8001960:	40023800 	.word	0x40023800
 8001964:	40020c00 	.word	0x40020c00

08001968 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	607b      	str	r3, [r7, #4]
 8001972:	4b0c      	ldr	r3, [pc, #48]	; (80019a4 <MX_DMA_Init+0x3c>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	4a0b      	ldr	r2, [pc, #44]	; (80019a4 <MX_DMA_Init+0x3c>)
 8001978:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800197c:	6313      	str	r3, [r2, #48]	; 0x30
 800197e:	4b09      	ldr	r3, [pc, #36]	; (80019a4 <MX_DMA_Init+0x3c>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001986:	607b      	str	r3, [r7, #4]
 8001988:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800198a:	2200      	movs	r2, #0
 800198c:	2100      	movs	r1, #0
 800198e:	200c      	movs	r0, #12
 8001990:	f003 fc18 	bl	80051c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001994:	200c      	movs	r0, #12
 8001996:	f003 fc41 	bl	800521c <HAL_NVIC_EnableIRQ>

}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40023800 	.word	0x40023800

080019a8 <ENCODER_Init>:
CAN_HandleTypeDef hcan2;
//uint8_t incoming[8];
//CAN_RxHeaderTypeDef RxHeader;

void ENCODER_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  //Assign each encoder to one of the two CAN buses
	encoderBack.hcan = &hcan1;
 80019ac:	4b07      	ldr	r3, [pc, #28]	; (80019cc <ENCODER_Init+0x24>)
 80019ae:	4a08      	ldr	r2, [pc, #32]	; (80019d0 <ENCODER_Init+0x28>)
 80019b0:	601a      	str	r2, [r3, #0]
	encoderFront.hcan = &hcan1;
 80019b2:	4b08      	ldr	r3, [pc, #32]	; (80019d4 <ENCODER_Init+0x2c>)
 80019b4:	4a06      	ldr	r2, [pc, #24]	; (80019d0 <ENCODER_Init+0x28>)
 80019b6:	601a      	str	r2, [r3, #0]
	
	//Set Tx header for each encoder handle
	ENCODER_Set_TxHeader(&encoderBack, ENC_ADDR_LEFT);
 80019b8:	2101      	movs	r1, #1
 80019ba:	4804      	ldr	r0, [pc, #16]	; (80019cc <ENCODER_Init+0x24>)
 80019bc:	f000 f83f 	bl	8001a3e <ENCODER_Set_TxHeader>
	ENCODER_Set_TxHeader(&encoderFront, ENC_ADDR_RIGHT);
 80019c0:	2102      	movs	r1, #2
 80019c2:	4804      	ldr	r0, [pc, #16]	; (80019d4 <ENCODER_Init+0x2c>)
 80019c4:	f000 f83b 	bl	8001a3e <ENCODER_Set_TxHeader>

}
 80019c8:	bf00      	nop
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	20000418 	.word	0x20000418
 80019d0:	20000374 	.word	0x20000374
 80019d4:	200003c4 	.word	0x200003c4

080019d8 <ENCODER_Sort_Incoming>:

void ENCODER_Sort_Incoming(uint8_t* incoming_array, EncoderHandle* Encoder_ptr){
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
	Encoder_ptr->rawRead[0] = incoming_array[0];
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	781a      	ldrb	r2, [r3, #0]
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	Encoder_ptr->rawRead[1] = incoming_array[1];
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	785a      	ldrb	r2, [r3, #1]
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	Encoder_ptr->rawRead[2] = incoming_array[2];
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	789a      	ldrb	r2, [r3, #2]
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
	Encoder_ptr->rawRead[3] = incoming_array[3];
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	78da      	ldrb	r2, [r3, #3]
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	Encoder_ptr->rawRead[4] = incoming_array[4];
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	791a      	ldrb	r2, [r3, #4]
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	Encoder_ptr->rawRead[5] = incoming_array[5];
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	795a      	ldrb	r2, [r3, #5]
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	Encoder_ptr->rawRead[6] = incoming_array[6];
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	799a      	ldrb	r2, [r3, #6]
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	Encoder_ptr->rawRead[7] = incoming_array[7];
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	79da      	ldrb	r2, [r3, #7]
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
}
 8001a32:	bf00      	nop
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <ENCODER_Set_TxHeader>:

void ENCODER_Set_TxHeader(EncoderHandle* Encoder_ptr, uint32_t Encoder_Address){
 8001a3e:	b480      	push	{r7}
 8001a40:	b083      	sub	sp, #12
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	6039      	str	r1, [r7, #0]
	Encoder_ptr->canTxHeader.DLC = 4;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2204      	movs	r2, #4
 8001a4c:	631a      	str	r2, [r3, #48]	; 0x30
	Encoder_ptr->canTxHeader.IDE = CAN_ID_STD;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	629a      	str	r2, [r3, #40]	; 0x28
	Encoder_ptr->canTxHeader.RTR = CAN_RTR_DATA;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	62da      	str	r2, [r3, #44]	; 0x2c
	Encoder_ptr->canTxHeader.StdId = Encoder_Address;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	683a      	ldr	r2, [r7, #0]
 8001a5e:	621a      	str	r2, [r3, #32]
	Encoder_ptr->canTxHeader.TransmitGlobalTime = DISABLE;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2200      	movs	r2, #0
 8001a64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	Encoder_ptr->canTxHeader.ExtId = 0;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a6e:	bf00      	nop
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <ENCODER_Read>:

void ENCODER_Read(EncoderHandle* Encoder_ptr){
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b082      	sub	sp, #8
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
	Encoder_ptr->sendData[0] = Encoder_ptr->canTxHeader.DLC;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	b2da      	uxtb	r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	Encoder_ptr->sendData[1] = Encoder_ptr->canTxHeader.StdId;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6a1b      	ldr	r3, [r3, #32]
 8001a92:	b2da      	uxtb	r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	Encoder_ptr->sendData[2] = 0x01;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	Encoder_ptr->sendData[3] = 0x00;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	
	HAL_CAN_AddTxMessage(Encoder_ptr->hcan, &(Encoder_ptr->canTxHeader), Encoder_ptr->sendData, &(Encoder_ptr->canMailbox));
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6818      	ldr	r0, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	f103 0120 	add.w	r1, r3, #32
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	3338      	adds	r3, #56	; 0x38
 8001abe:	f002 fded 	bl	800469c <HAL_CAN_AddTxMessage>
}
 8001ac2:	bf00      	nop
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <ENCODER_Get_Angle>:
	Encoder_ptr->sendData[3] = 0x01;

	HAL_CAN_AddTxMessage(Encoder_ptr->hcan, &(Encoder_ptr->canTxHeader), Encoder_ptr->sendData, &(Encoder_ptr->canMailbox));
}

void ENCODER_Get_Angle(EncoderHandle* Encoder_ptr){
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b082      	sub	sp, #8
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
	ENCODER_Read(Encoder_ptr);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7ff ffd1 	bl	8001a7a <ENCODER_Read>
	Encoder_ptr->angle32Bit.b8[0] = Encoder_ptr->rawRead[3];
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	Encoder_ptr->angle32Bit.b8[1] = Encoder_ptr->rawRead[4];
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	Encoder_ptr->angle32Bit.b8[2] = Encoder_ptr->rawRead[5];
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	Encoder_ptr->angle32Bit.b8[3] = Encoder_ptr->rawRead[6];
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f

	//Get the outer gear encoder position
	//Gear ration from inner to outer gear is 1:2. Therefore, (2*4096=)8192 is used
//	Encoder_ptr->encoder_pos = (Encoder_ptr->rawRead[3] + (Encoder_ptr->rawRead[4] << 8) + (Encoder_ptr->rawRead[5] << 16)) ; //Get single turn encoder reading
	Encoder_ptr->encoder_pos = (Encoder_ptr->rawRead[3] + (Encoder_ptr->rawRead[4] << 8) + (Encoder_ptr->rawRead[5] << 16)); //Get single turn encoder reading
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
 8001b0e:	461a      	mov	r2, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001b16:	021b      	lsls	r3, r3, #8
 8001b18:	441a      	add	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001b20:	041b      	lsls	r3, r3, #16
 8001b22:	4413      	add	r3, r2
 8001b24:	461a      	mov	r2, r3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	645a      	str	r2, [r3, #68]	; 0x44

	//Convert from encoder position to angle in degree
//	Encoder_ptr->angleDeg = (Encoder_ptr->encoder_pos * 360 /8192) ; //Get encoder angle

}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <MX_GPIO_Init>:
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
     PB5   ------> CAN2_RX
*/
void MX_GPIO_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08c      	sub	sp, #48	; 0x30
 8001b38:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3a:	f107 031c 	add.w	r3, r7, #28
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]
 8001b42:	605a      	str	r2, [r3, #4]
 8001b44:	609a      	str	r2, [r3, #8]
 8001b46:	60da      	str	r2, [r3, #12]
 8001b48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61bb      	str	r3, [r7, #24]
 8001b4e:	4b8a      	ldr	r3, [pc, #552]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b52:	4a89      	ldr	r2, [pc, #548]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b54:	f043 0310 	orr.w	r3, r3, #16
 8001b58:	6313      	str	r3, [r2, #48]	; 0x30
 8001b5a:	4b87      	ldr	r3, [pc, #540]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5e:	f003 0310 	and.w	r3, r3, #16
 8001b62:	61bb      	str	r3, [r7, #24]
 8001b64:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b66:	2300      	movs	r3, #0
 8001b68:	617b      	str	r3, [r7, #20]
 8001b6a:	4b83      	ldr	r3, [pc, #524]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6e:	4a82      	ldr	r2, [pc, #520]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b70:	f043 0304 	orr.w	r3, r3, #4
 8001b74:	6313      	str	r3, [r2, #48]	; 0x30
 8001b76:	4b80      	ldr	r3, [pc, #512]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7a:	f003 0304 	and.w	r3, r3, #4
 8001b7e:	617b      	str	r3, [r7, #20]
 8001b80:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b82:	2300      	movs	r3, #0
 8001b84:	613b      	str	r3, [r7, #16]
 8001b86:	4b7c      	ldr	r3, [pc, #496]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8a:	4a7b      	ldr	r2, [pc, #492]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b90:	6313      	str	r3, [r2, #48]	; 0x30
 8001b92:	4b79      	ldr	r3, [pc, #484]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b9a:	613b      	str	r3, [r7, #16]
 8001b9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	60fb      	str	r3, [r7, #12]
 8001ba2:	4b75      	ldr	r3, [pc, #468]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba6:	4a74      	ldr	r2, [pc, #464]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001ba8:	f043 0301 	orr.w	r3, r3, #1
 8001bac:	6313      	str	r3, [r2, #48]	; 0x30
 8001bae:	4b72      	ldr	r3, [pc, #456]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60bb      	str	r3, [r7, #8]
 8001bbe:	4b6e      	ldr	r3, [pc, #440]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc2:	4a6d      	ldr	r2, [pc, #436]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001bc4:	f043 0302 	orr.w	r3, r3, #2
 8001bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bca:	4b6b      	ldr	r3, [pc, #428]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	60bb      	str	r3, [r7, #8]
 8001bd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	607b      	str	r3, [r7, #4]
 8001bda:	4b67      	ldr	r3, [pc, #412]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bde:	4a66      	ldr	r2, [pc, #408]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001be0:	f043 0308 	orr.w	r3, r3, #8
 8001be4:	6313      	str	r3, [r2, #48]	; 0x30
 8001be6:	4b64      	ldr	r3, [pc, #400]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bea:	f003 0308 	and.w	r3, r3, #8
 8001bee:	607b      	str	r3, [r7, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AD_RANGE_Pin|AD_OS2_Pin|AD_OS1_Pin|AD_OS0_Pin
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	213f      	movs	r1, #63	; 0x3f
 8001bf6:	4861      	ldr	r0, [pc, #388]	; (8001d7c <MX_GPIO_Init+0x248>)
 8001bf8:	f004 fb9a 	bl	8006330 <HAL_GPIO_WritePin>
                          |AD_RST_Pin|AD_CV_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AD_SPI1_CS_GPIO_Port, AD_SPI1_CS_Pin, GPIO_PIN_RESET);
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	2110      	movs	r1, #16
 8001c00:	485f      	ldr	r0, [pc, #380]	; (8001d80 <MX_GPIO_Init+0x24c>)
 8001c02:	f004 fb95 	bl	8006330 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ClimbM_IO_FR2_Pin|ClimbM_IO_EN2_Pin|LED1_Pin|LED2_Pin
 8001c06:	2200      	movs	r2, #0
 8001c08:	219b      	movs	r1, #155	; 0x9b
 8001c0a:	485e      	ldr	r0, [pc, #376]	; (8001d84 <MX_GPIO_Init+0x250>)
 8001c0c:	f004 fb90 	bl	8006330 <HAL_GPIO_WritePin>
                          |Buzzer_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ClimbM_IO_BRK2_Pin|ClimbM_IO_FR1_Pin|ClimbM_IO_EN1_Pin|ClimbM_IO_BRK1_Pin, GPIO_PIN_RESET);
 8001c10:	2200      	movs	r2, #0
 8001c12:	f44f 41e1 	mov.w	r1, #28800	; 0x7080
 8001c16:	485c      	ldr	r0, [pc, #368]	; (8001d88 <MX_GPIO_Init+0x254>)
 8001c18:	f004 fb8a 	bl	8006330 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CUI_SPI2_CS1_Pin|CUI_SPI2_CS2_Pin|HubM_IO_SON_Pin|HubM_IO_NOT_Pin
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f64e 4108 	movw	r1, #60424	; 0xec08
 8001c22:	485a      	ldr	r0, [pc, #360]	; (8001d8c <MX_GPIO_Init+0x258>)
 8001c24:	f004 fb84 	bl	8006330 <HAL_GPIO_WritePin>
                          |HubM_IO_POT_Pin|Brake_Wheel_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = Button3_Pin|Button1_Pin|Button2_Pin;
 8001c28:	2307      	movs	r3, #7
 8001c2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001c30:	2302      	movs	r3, #2
 8001c32:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c34:	f107 031c 	add.w	r3, r7, #28
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4853      	ldr	r0, [pc, #332]	; (8001d88 <MX_GPIO_Init+0x254>)
 8001c3c:	f004 f826 	bl	8005c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = LimitSW1_Pin|LimitSW2_Pin|LimitSW3_Pin|LimitSW4_Pin
 8001c40:	f248 1378 	movw	r3, #33144	; 0x8178
 8001c44:	61fb      	str	r3, [r7, #28]
                          |ClimbM_IO_ALM2_Pin|ClimbM_IO_ALM1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c46:	2300      	movs	r3, #0
 8001c48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c4e:	f107 031c 	add.w	r3, r7, #28
 8001c52:	4619      	mov	r1, r3
 8001c54:	484c      	ldr	r0, [pc, #304]	; (8001d88 <MX_GPIO_Init+0x254>)
 8001c56:	f004 f819 	bl	8005c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = AD_RANGE_Pin|AD_OS2_Pin|AD_OS1_Pin|AD_OS0_Pin
 8001c5a:	233f      	movs	r3, #63	; 0x3f
 8001c5c:	61fb      	str	r3, [r7, #28]
                          |AD_RST_Pin|AD_CV_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c62:	2301      	movs	r3, #1
 8001c64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c66:	2300      	movs	r3, #0
 8001c68:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c6a:	f107 031c 	add.w	r3, r7, #28
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4842      	ldr	r0, [pc, #264]	; (8001d7c <MX_GPIO_Init+0x248>)
 8001c72:	f004 f80b 	bl	8005c8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD_SPI1_CS_Pin;
 8001c76:	2310      	movs	r3, #16
 8001c78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c82:	2300      	movs	r3, #0
 8001c84:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AD_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001c86:	f107 031c 	add.w	r3, r7, #28
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	483c      	ldr	r0, [pc, #240]	; (8001d80 <MX_GPIO_Init+0x24c>)
 8001c8e:	f003 fffd 	bl	8005c8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD_BUSY_Pin;
 8001c92:	2380      	movs	r3, #128	; 0x80
 8001c94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c96:	4b3e      	ldr	r3, [pc, #248]	; (8001d90 <MX_GPIO_Init+0x25c>)
 8001c98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(AD_BUSY_GPIO_Port, &GPIO_InitStruct);
 8001c9e:	f107 031c 	add.w	r3, r7, #28
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4836      	ldr	r0, [pc, #216]	; (8001d80 <MX_GPIO_Init+0x24c>)
 8001ca6:	f003 fff1 	bl	8005c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = ClimbM_IO_FR2_Pin|ClimbM_IO_EN2_Pin|LED1_Pin|LED2_Pin
 8001caa:	239b      	movs	r3, #155	; 0x9b
 8001cac:	61fb      	str	r3, [r7, #28]
                          |Buzzer_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cba:	f107 031c 	add.w	r3, r7, #28
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4830      	ldr	r0, [pc, #192]	; (8001d84 <MX_GPIO_Init+0x250>)
 8001cc2:	f003 ffe3 	bl	8005c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = ClimbM_IO_BRK2_Pin|ClimbM_IO_FR1_Pin|ClimbM_IO_EN1_Pin|ClimbM_IO_BRK1_Pin;
 8001cc6:	f44f 43e1 	mov.w	r3, #28800	; 0x7080
 8001cca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cd8:	f107 031c 	add.w	r3, r7, #28
 8001cdc:	4619      	mov	r1, r3
 8001cde:	482a      	ldr	r0, [pc, #168]	; (8001d88 <MX_GPIO_Init+0x254>)
 8001ce0:	f003 ffd4 	bl	8005c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CUI_SPI2_CLK_Pin|CUI_SPI2_MISO_Pin|CUI_SPI2_MOSI_Pin;
 8001ce4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001ce8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cea:	2302      	movs	r3, #2
 8001cec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001cf6:	2305      	movs	r3, #5
 8001cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cfa:	f107 031c 	add.w	r3, r7, #28
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4820      	ldr	r0, [pc, #128]	; (8001d84 <MX_GPIO_Init+0x250>)
 8001d02:	f003 ffc3 	bl	8005c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = CUI_SPI2_CS1_Pin|CUI_SPI2_CS2_Pin|HubM_IO_SON_Pin|HubM_IO_NOT_Pin
 8001d06:	f64e 4308 	movw	r3, #60424	; 0xec08
 8001d0a:	61fb      	str	r3, [r7, #28]
                          |HubM_IO_POT_Pin|Brake_Wheel_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d10:	2301      	movs	r3, #1
 8001d12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d14:	2300      	movs	r3, #0
 8001d16:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d18:	f107 031c 	add.w	r3, r7, #28
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	481b      	ldr	r0, [pc, #108]	; (8001d8c <MX_GPIO_Init+0x258>)
 8001d20:	f003 ffb4 	bl	8005c8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HubM_IO_ALM_Pin;
 8001d24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(HubM_IO_ALM_GPIO_Port, &GPIO_InitStruct);
 8001d32:	f107 031c 	add.w	r3, r7, #28
 8001d36:	4619      	mov	r1, r3
 8001d38:	4814      	ldr	r0, [pc, #80]	; (8001d8c <MX_GPIO_Init+0x258>)
 8001d3a:	f003 ffa7 	bl	8005c8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001d3e:	2320      	movs	r3, #32
 8001d40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d42:	2302      	movs	r3, #2
 8001d44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d46:	2300      	movs	r3, #0
 8001d48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001d4e:	2309      	movs	r3, #9
 8001d50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d52:	f107 031c 	add.w	r3, r7, #28
 8001d56:	4619      	mov	r1, r3
 8001d58:	480a      	ldr	r0, [pc, #40]	; (8001d84 <MX_GPIO_Init+0x250>)
 8001d5a:	f003 ff97 	bl	8005c8c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001d5e:	2200      	movs	r2, #0
 8001d60:	2100      	movs	r1, #0
 8001d62:	2017      	movs	r0, #23
 8001d64:	f003 fa2e 	bl	80051c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001d68:	2017      	movs	r0, #23
 8001d6a:	f003 fa57 	bl	800521c <HAL_NVIC_EnableIRQ>

}
 8001d6e:	bf00      	nop
 8001d70:	3730      	adds	r7, #48	; 0x30
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	40020800 	.word	0x40020800
 8001d80:	40020000 	.word	0x40020000
 8001d84:	40020400 	.word	0x40020400
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	40020c00 	.word	0x40020c00
 8001d90:	10210000 	.word	0x10210000

08001d94 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001d98:	4b1b      	ldr	r3, [pc, #108]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001d9a:	4a1c      	ldr	r2, [pc, #112]	; (8001e0c <MX_I2C1_Init+0x78>)
 8001d9c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001d9e:	4b1a      	ldr	r3, [pc, #104]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001da0:	4a1b      	ldr	r2, [pc, #108]	; (8001e10 <MX_I2C1_Init+0x7c>)
 8001da2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001da4:	4b18      	ldr	r3, [pc, #96]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001daa:	4b17      	ldr	r3, [pc, #92]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001db0:	4b15      	ldr	r3, [pc, #84]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001db2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001db6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001db8:	4b13      	ldr	r3, [pc, #76]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001dbe:	4b12      	ldr	r3, [pc, #72]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dc4:	4b10      	ldr	r3, [pc, #64]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dca:	4b0f      	ldr	r3, [pc, #60]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001dd0:	480d      	ldr	r0, [pc, #52]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001dd2:	f004 faf7 	bl	80063c4 <HAL_I2C_Init>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ddc:	f000 ff20 	bl	8002c20 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001de0:	2100      	movs	r1, #0
 8001de2:	4809      	ldr	r0, [pc, #36]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001de4:	f005 fb4e 	bl	8007484 <HAL_I2CEx_ConfigAnalogFilter>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001dee:	f000 ff17 	bl	8002c20 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001df2:	2100      	movs	r1, #0
 8001df4:	4804      	ldr	r0, [pc, #16]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001df6:	f005 fba5 	bl	8007544 <HAL_I2CEx_ConfigDigitalFilter>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001e00:	f000 ff0e 	bl	8002c20 <Error_Handler>
  }

}
 8001e04:	bf00      	nop
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	2000046c 	.word	0x2000046c
 8001e0c:	40005400 	.word	0x40005400
 8001e10:	00061a80 	.word	0x00061a80

08001e14 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b08a      	sub	sp, #40	; 0x28
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e1c:	f107 0314 	add.w	r3, r7, #20
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	60da      	str	r2, [r3, #12]
 8001e2a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a19      	ldr	r2, [pc, #100]	; (8001e98 <HAL_I2C_MspInit+0x84>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d12c      	bne.n	8001e90 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
 8001e3a:	4b18      	ldr	r3, [pc, #96]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3e:	4a17      	ldr	r2, [pc, #92]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e40:	f043 0302 	orr.w	r3, r3, #2
 8001e44:	6313      	str	r3, [r2, #48]	; 0x30
 8001e46:	4b15      	ldr	r3, [pc, #84]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4a:	f003 0302 	and.w	r3, r3, #2
 8001e4e:	613b      	str	r3, [r7, #16]
 8001e50:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = IMU_I2C1_SCL_Pin|IMU_I2C1_SDA_Pin;
 8001e52:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e58:	2312      	movs	r3, #18
 8001e5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e60:	2303      	movs	r3, #3
 8001e62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e64:	2304      	movs	r3, #4
 8001e66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e68:	f107 0314 	add.w	r3, r7, #20
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	480c      	ldr	r0, [pc, #48]	; (8001ea0 <HAL_I2C_MspInit+0x8c>)
 8001e70:	f003 ff0c 	bl	8005c8c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	4b08      	ldr	r3, [pc, #32]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7c:	4a07      	ldr	r2, [pc, #28]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e7e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e82:	6413      	str	r3, [r2, #64]	; 0x40
 8001e84:	4b05      	ldr	r3, [pc, #20]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001e90:	bf00      	nop
 8001e92:	3728      	adds	r7, #40	; 0x28
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40005400 	.word	0x40005400
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40020400 	.word	0x40020400
 8001ea4:	00000000 	.word	0x00000000

08001ea8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001ea8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001eac:	b086      	sub	sp, #24
 8001eae:	af00      	add	r7, sp, #0
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */


	HAL_Init();
 8001eb0:	f001 ffb0 	bl	8003e14 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001eb4:	f000 fc64 	bl	8002780 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / FREQUENCY);
 8001eb8:	f006 f99a 	bl	80081f0 <HAL_RCC_GetHCLKFreq>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	4abc      	ldr	r2, [pc, #752]	; (80021b0 <main+0x308>)
 8001ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec4:	099b      	lsrs	r3, r3, #6
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f003 f9c0 	bl	800524c <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001ecc:	2004      	movs	r0, #4
 8001ece:	f003 f9c9 	bl	8005264 <HAL_SYSTICK_CLKSourceConfig>
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001eda:	f003 f973 	bl	80051c4 <HAL_NVIC_SetPriority>
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001ede:	f7ff fe29 	bl	8001b34 <MX_GPIO_Init>
	MX_DMA_Init();
 8001ee2:	f7ff fd41 	bl	8001968 <MX_DMA_Init>
	MX_I2C1_Init();
 8001ee6:	f7ff ff55 	bl	8001d94 <MX_I2C1_Init>
	MX_TIM1_Init();
 8001eea:	f001 fb4f 	bl	800358c <MX_TIM1_Init>
	MX_TIM2_Init();
 8001eee:	f001 fbed 	bl	80036cc <MX_TIM2_Init>
	MX_USART3_UART_Init();
 8001ef2:	f001 fe97 	bl	8003c24 <MX_USART3_UART_Init>
	MX_TIM3_Init();
 8001ef6:	f001 fc63 	bl	80037c0 <MX_TIM3_Init>
	MX_TIM8_Init();
 8001efa:	f001 fce3 	bl	80038c4 <MX_TIM8_Init>
	MX_CAN1_Init();
 8001efe:	f7ff fc7b 	bl	80017f8 <MX_CAN1_Init>
	MX_SPI1_Init();
 8001f02:	f001 fa3b 	bl	800337c <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	//Initialize hardware communication
//	joystick_Init();
//	ADC_Init();
//	ADC_DataRequest();
	ENCODER_Init();
 8001f06:	f7ff fd4f 	bl	80019a8 <ENCODER_Init>
//	  DWT_Init();
	while (MPU6050_Init(&hi2c1) == 1);
 8001f0a:	bf00      	nop
 8001f0c:	48a9      	ldr	r0, [pc, #676]	; (80021b4 <main+0x30c>)
 8001f0e:	f000 fe99 	bl	8002c44 <MPU6050_Init>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d0f9      	beq.n	8001f0c <main+0x64>
	HAL_Delay(1000);
 8001f18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f1c:	f001 ffec 	bl	8003ef8 <HAL_Delay>

	//Start base wheel PWM pin
	wheelSpeedControl_Init(&baseWheelSpeed, base_linSpeedLevel[base_speedLevel],
 8001f20:	4ba5      	ldr	r3, [pc, #660]	; (80021b8 <main+0x310>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4aa5      	ldr	r2, [pc, #660]	; (80021bc <main+0x314>)
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	4413      	add	r3, r2
 8001f2a:	edd3 7a00 	vldr	s15, [r3]
 8001f2e:	4ba2      	ldr	r3, [pc, #648]	; (80021b8 <main+0x310>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4aa3      	ldr	r2, [pc, #652]	; (80021c0 <main+0x318>)
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	4413      	add	r3, r2
 8001f38:	ed93 7a00 	vldr	s14, [r3]
 8001f3c:	eef0 0a47 	vmov.f32	s1, s14
 8001f40:	eeb0 0a67 	vmov.f32	s0, s15
 8001f44:	489f      	ldr	r0, [pc, #636]	; (80021c4 <main+0x31c>)
 8001f46:	f001 ff11 	bl	8003d6c <wheelSpeedControl_Init>
			base_angSpeedLevel[base_speedLevel]);
	HAL_TIM_Base_Start(&MOTOR_TIM);
 8001f4a:	489f      	ldr	r0, [pc, #636]	; (80021c8 <main+0x320>)
 8001f4c:	f006 ff4e 	bl	8008dec <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&MOTOR_TIM, TIM_CHANNEL_1);
 8001f50:	2100      	movs	r1, #0
 8001f52:	489d      	ldr	r0, [pc, #628]	; (80021c8 <main+0x320>)
 8001f54:	f007 f8aa 	bl	80090ac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&MOTOR_TIM, TIM_CHANNEL_2);
 8001f58:	2104      	movs	r1, #4
 8001f5a:	489b      	ldr	r0, [pc, #620]	; (80021c8 <main+0x320>)
 8001f5c:	f007 f8a6 	bl	80090ac <HAL_TIM_PWM_Start>
	MOTOR_TIM.Instance->RIGHT_MOTOR_CHANNEL = 1500;
 8001f60:	4b99      	ldr	r3, [pc, #612]	; (80021c8 <main+0x320>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001f68:	635a      	str	r2, [r3, #52]	; 0x34
	MOTOR_TIM.Instance->LEFT_MOTOR_CHANNEL = 1500;
 8001f6a:	4b97      	ldr	r3, [pc, #604]	; (80021c8 <main+0x320>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001f72:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_Delay(100);
 8001f74:	2064      	movs	r0, #100	; 0x64
 8001f76:	f001 ffbf 	bl	8003ef8 <HAL_Delay>

//	//Initialize rear and back motor
	bd25l_Init(&rearMotor);
 8001f7a:	4894      	ldr	r0, [pc, #592]	; (80021cc <main+0x324>)
 8001f7c:	f7ff fa8a 	bl	8001494 <bd25l_Init>
	bd25l_Init(&backMotor);
 8001f80:	4893      	ldr	r0, [pc, #588]	; (80021d0 <main+0x328>)
 8001f82:	f7ff fa87 	bl	8001494 <bd25l_Init>
	runMotor(&rearMotor, 0);
 8001f86:	ed9f 0a93 	vldr	s0, [pc, #588]	; 80021d4 <main+0x32c>
 8001f8a:	4890      	ldr	r0, [pc, #576]	; (80021cc <main+0x324>)
 8001f8c:	f7ff fb84 	bl	8001698 <runMotor>
	runMotor(&backMotor, 0);
 8001f90:	ed9f 0a90 	vldr	s0, [pc, #576]	; 80021d4 <main+0x32c>
 8001f94:	488e      	ldr	r0, [pc, #568]	; (80021d0 <main+0x328>)
 8001f96:	f7ff fb7f 	bl	8001698 <runMotor>
	emBrakeMotor(0);
 8001f9a:	2000      	movs	r0, #0
 8001f9c:	f7ff fa9c 	bl	80014d8 <emBrakeMotor>
//
	//Initialize hub motor provided joystick control
	hubMotor_Init();
 8001fa0:	f7ff f968 	bl	8001274 <hubMotor_Init>
	wheelSpeedControl_Init(&climbWheelSpeed,
 8001fa4:	4b8c      	ldr	r3, [pc, #560]	; (80021d8 <main+0x330>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a8c      	ldr	r2, [pc, #560]	; (80021dc <main+0x334>)
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	4413      	add	r3, r2
 8001fae:	edd3 7a00 	vldr	s15, [r3]
 8001fb2:	4b89      	ldr	r3, [pc, #548]	; (80021d8 <main+0x330>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a8a      	ldr	r2, [pc, #552]	; (80021e0 <main+0x338>)
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	4413      	add	r3, r2
 8001fbc:	ed93 7a00 	vldr	s14, [r3]
 8001fc0:	eef0 0a47 	vmov.f32	s1, s14
 8001fc4:	eeb0 0a67 	vmov.f32	s0, s15
 8001fc8:	4886      	ldr	r0, [pc, #536]	; (80021e4 <main+0x33c>)
 8001fca:	f001 fecf 	bl	8003d6c <wheelSpeedControl_Init>
			climb_linSpeedLevel[climb_speedLevel],
			climb_angSpeedLevel[climb_speedLevel]);

	//Initialize front and back balance controller
	frontBalance_pid = pid_create(&frontBalance_ctrl, &frontBalance_input,
 8001fce:	4b86      	ldr	r3, [pc, #536]	; (80021e8 <main+0x340>)
 8001fd0:	edd3 7a00 	vldr	s15, [r3]
 8001fd4:	4b85      	ldr	r3, [pc, #532]	; (80021ec <main+0x344>)
 8001fd6:	ed93 7a00 	vldr	s14, [r3]
 8001fda:	4b85      	ldr	r3, [pc, #532]	; (80021f0 <main+0x348>)
 8001fdc:	edd3 6a00 	vldr	s13, [r3]
 8001fe0:	eeb0 1a66 	vmov.f32	s2, s13
 8001fe4:	eef0 0a47 	vmov.f32	s1, s14
 8001fe8:	eeb0 0a67 	vmov.f32	s0, s15
 8001fec:	4b81      	ldr	r3, [pc, #516]	; (80021f4 <main+0x34c>)
 8001fee:	4a82      	ldr	r2, [pc, #520]	; (80021f8 <main+0x350>)
 8001ff0:	4982      	ldr	r1, [pc, #520]	; (80021fc <main+0x354>)
 8001ff2:	4883      	ldr	r0, [pc, #524]	; (8002200 <main+0x358>)
 8001ff4:	f7fe ff7c 	bl	8000ef0 <pid_create>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	4a82      	ldr	r2, [pc, #520]	; (8002204 <main+0x35c>)
 8001ffc:	6013      	str	r3, [r2, #0]
			&frontBalance_output, &frontBalance_setpoint, frontBalance_kp,
			frontBalance_ki, frontBalance_kd);
	pid_limits(frontBalance_pid, -50, 50);
 8001ffe:	4b81      	ldr	r3, [pc, #516]	; (8002204 <main+0x35c>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	eddf 0a81 	vldr	s1, [pc, #516]	; 8002208 <main+0x360>
 8002006:	ed9f 0a81 	vldr	s0, [pc, #516]	; 800220c <main+0x364>
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff f854 	bl	80010b8 <pid_limits>
	pid_sample(frontBalance_pid, 1);
 8002010:	4b7c      	ldr	r3, [pc, #496]	; (8002204 <main+0x35c>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2101      	movs	r1, #1
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff f81a 	bl	8001050 <pid_sample>
	pid_auto(frontBalance_pid);
 800201c:	4b79      	ldr	r3, [pc, #484]	; (8002204 <main+0x35c>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4618      	mov	r0, r3
 8002022:	f7ff f8ae 	bl	8001182 <pid_auto>

	backBalance_pid = pid_create(&backBalance_ctrl, &backBalance_input,
 8002026:	4b7a      	ldr	r3, [pc, #488]	; (8002210 <main+0x368>)
 8002028:	edd3 7a00 	vldr	s15, [r3]
 800202c:	4b79      	ldr	r3, [pc, #484]	; (8002214 <main+0x36c>)
 800202e:	ed93 7a00 	vldr	s14, [r3]
 8002032:	4b79      	ldr	r3, [pc, #484]	; (8002218 <main+0x370>)
 8002034:	edd3 6a00 	vldr	s13, [r3]
 8002038:	eeb0 1a66 	vmov.f32	s2, s13
 800203c:	eef0 0a47 	vmov.f32	s1, s14
 8002040:	eeb0 0a67 	vmov.f32	s0, s15
 8002044:	4b75      	ldr	r3, [pc, #468]	; (800221c <main+0x374>)
 8002046:	4a76      	ldr	r2, [pc, #472]	; (8002220 <main+0x378>)
 8002048:	4976      	ldr	r1, [pc, #472]	; (8002224 <main+0x37c>)
 800204a:	4877      	ldr	r0, [pc, #476]	; (8002228 <main+0x380>)
 800204c:	f7fe ff50 	bl	8000ef0 <pid_create>
 8002050:	4603      	mov	r3, r0
 8002052:	4a76      	ldr	r2, [pc, #472]	; (800222c <main+0x384>)
 8002054:	6013      	str	r3, [r2, #0]
			&backBalance_output, &backBalance_setpoint, backBalance_kp,
			backBalance_ki, backBalance_kd);
	pid_limits(backBalance_pid, -20, 20);
 8002056:	4b75      	ldr	r3, [pc, #468]	; (800222c <main+0x384>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 800205e:	eebb 0a04 	vmov.f32	s0, #180	; 0xc1a00000 -20.0
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff f828 	bl	80010b8 <pid_limits>
	pid_sample(backBalance_pid, 1);
 8002068:	4b70      	ldr	r3, [pc, #448]	; (800222c <main+0x384>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2101      	movs	r1, #1
 800206e:	4618      	mov	r0, r3
 8002070:	f7fe ffee 	bl	8001050 <pid_sample>
	pid_auto(backBalance_pid);
 8002074:	4b6d      	ldr	r3, [pc, #436]	; (800222c <main+0x384>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff f882 	bl	8001182 <pid_auto>

	//Initialize front and back climbing position controller
	frontClimb_pid = pid_create(&frontClimb_ctrl, &frontClimb_input,
 800207e:	4b6c      	ldr	r3, [pc, #432]	; (8002230 <main+0x388>)
 8002080:	edd3 7a00 	vldr	s15, [r3]
 8002084:	4b6b      	ldr	r3, [pc, #428]	; (8002234 <main+0x38c>)
 8002086:	ed93 7a00 	vldr	s14, [r3]
 800208a:	4b6b      	ldr	r3, [pc, #428]	; (8002238 <main+0x390>)
 800208c:	edd3 6a00 	vldr	s13, [r3]
 8002090:	eeb0 1a66 	vmov.f32	s2, s13
 8002094:	eef0 0a47 	vmov.f32	s1, s14
 8002098:	eeb0 0a67 	vmov.f32	s0, s15
 800209c:	4b67      	ldr	r3, [pc, #412]	; (800223c <main+0x394>)
 800209e:	4a68      	ldr	r2, [pc, #416]	; (8002240 <main+0x398>)
 80020a0:	4968      	ldr	r1, [pc, #416]	; (8002244 <main+0x39c>)
 80020a2:	4869      	ldr	r0, [pc, #420]	; (8002248 <main+0x3a0>)
 80020a4:	f7fe ff24 	bl	8000ef0 <pid_create>
 80020a8:	4603      	mov	r3, r0
 80020aa:	4a68      	ldr	r2, [pc, #416]	; (800224c <main+0x3a4>)
 80020ac:	6013      	str	r3, [r2, #0]
			&frontClimb_output, &frontClimb_setpoint, frontClimb_kp,
			frontClimb_ki, frontClimb_kd);
	pid_limits(frontClimb_pid, -50, 50);
 80020ae:	4b67      	ldr	r3, [pc, #412]	; (800224c <main+0x3a4>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	eddf 0a55 	vldr	s1, [pc, #340]	; 8002208 <main+0x360>
 80020b6:	ed9f 0a55 	vldr	s0, [pc, #340]	; 800220c <main+0x364>
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7fe fffc 	bl	80010b8 <pid_limits>
	pid_sample(frontClimb_pid, 1);
 80020c0:	4b62      	ldr	r3, [pc, #392]	; (800224c <main+0x3a4>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2101      	movs	r1, #1
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7fe ffc2 	bl	8001050 <pid_sample>
	pid_auto(frontClimb_pid);
 80020cc:	4b5f      	ldr	r3, [pc, #380]	; (800224c <main+0x3a4>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7ff f856 	bl	8001182 <pid_auto>

	backClimb_pid = pid_create(&backClimb_ctrl, &backClimb_input,
 80020d6:	4b5e      	ldr	r3, [pc, #376]	; (8002250 <main+0x3a8>)
 80020d8:	edd3 7a00 	vldr	s15, [r3]
 80020dc:	4b5d      	ldr	r3, [pc, #372]	; (8002254 <main+0x3ac>)
 80020de:	ed93 7a00 	vldr	s14, [r3]
 80020e2:	4b5d      	ldr	r3, [pc, #372]	; (8002258 <main+0x3b0>)
 80020e4:	edd3 6a00 	vldr	s13, [r3]
 80020e8:	eeb0 1a66 	vmov.f32	s2, s13
 80020ec:	eef0 0a47 	vmov.f32	s1, s14
 80020f0:	eeb0 0a67 	vmov.f32	s0, s15
 80020f4:	4b59      	ldr	r3, [pc, #356]	; (800225c <main+0x3b4>)
 80020f6:	4a5a      	ldr	r2, [pc, #360]	; (8002260 <main+0x3b8>)
 80020f8:	495a      	ldr	r1, [pc, #360]	; (8002264 <main+0x3bc>)
 80020fa:	485b      	ldr	r0, [pc, #364]	; (8002268 <main+0x3c0>)
 80020fc:	f7fe fef8 	bl	8000ef0 <pid_create>
 8002100:	4603      	mov	r3, r0
 8002102:	4a5a      	ldr	r2, [pc, #360]	; (800226c <main+0x3c4>)
 8002104:	6013      	str	r3, [r2, #0]
			&backClimb_output, &backClimb_setpoint, backClimb_kp, backClimb_ki,
			backClimb_kd);
	pid_limits(backClimb_pid, -50, 50);
 8002106:	4b59      	ldr	r3, [pc, #356]	; (800226c <main+0x3c4>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	eddf 0a3f 	vldr	s1, [pc, #252]	; 8002208 <main+0x360>
 800210e:	ed9f 0a3f 	vldr	s0, [pc, #252]	; 800220c <main+0x364>
 8002112:	4618      	mov	r0, r3
 8002114:	f7fe ffd0 	bl	80010b8 <pid_limits>
	pid_sample(backClimb_pid, 1);
 8002118:	4b54      	ldr	r3, [pc, #336]	; (800226c <main+0x3c4>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2101      	movs	r1, #1
 800211e:	4618      	mov	r0, r3
 8002120:	f7fe ff96 	bl	8001050 <pid_sample>
	pid_auto(backClimb_pid);
 8002124:	4b51      	ldr	r3, [pc, #324]	; (800226c <main+0x3c4>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4618      	mov	r0, r3
 800212a:	f7ff f82a 	bl	8001182 <pid_auto>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	uint32_t prev_time = HAL_GetTick();
 800212e:	f001 fed7 	bl	8003ee0 <HAL_GetTick>
 8002132:	6178      	str	r0, [r7, #20]
	ENCODER_Get_Angle(&encoderBack);
 8002134:	484e      	ldr	r0, [pc, #312]	; (8002270 <main+0x3c8>)
 8002136:	f7ff fcc8 	bl	8001aca <ENCODER_Get_Angle>
	ENCODER_Get_Angle(&encoderFront);
 800213a:	484e      	ldr	r0, [pc, #312]	; (8002274 <main+0x3cc>)
 800213c:	f7ff fcc5 	bl	8001aca <ENCODER_Get_Angle>
	while(state_count++ < 5000)  MPU6050_Read_All(&hi2c1, &MPU6050);
 8002140:	e003      	b.n	800214a <main+0x2a2>
 8002142:	494d      	ldr	r1, [pc, #308]	; (8002278 <main+0x3d0>)
 8002144:	481b      	ldr	r0, [pc, #108]	; (80021b4 <main+0x30c>)
 8002146:	f000 fdd7 	bl	8002cf8 <MPU6050_Read_All>
 800214a:	4b4c      	ldr	r3, [pc, #304]	; (800227c <main+0x3d4>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	1c5a      	adds	r2, r3, #1
 8002150:	494a      	ldr	r1, [pc, #296]	; (800227c <main+0x3d4>)
 8002152:	600a      	str	r2, [r1, #0]
 8002154:	f241 3287 	movw	r2, #4999	; 0x1387
 8002158:	4293      	cmp	r3, r2
 800215a:	ddf2      	ble.n	8002142 <main+0x29a>
	HAL_Delay(500); //Stabilize reading
 800215c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002160:	f001 feca 	bl	8003ef8 <HAL_Delay>
	initial_angle = MPU6050.KalmanAngleX;
 8002164:	4b44      	ldr	r3, [pc, #272]	; (8002278 <main+0x3d0>)
 8002166:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800216a:	4945      	ldr	r1, [pc, #276]	; (8002280 <main+0x3d8>)
 800216c:	e9c1 2300 	strd	r2, r3, [r1]
	state_count = 0;
 8002170:	4b42      	ldr	r3, [pc, #264]	; (800227c <main+0x3d4>)
 8002172:	2200      	movs	r2, #0
 8002174:	601a      	str	r2, [r3, #0]
	emBrakeMotor(1);
 8002176:	2001      	movs	r0, #1
 8002178:	f7ff f9ae 	bl	80014d8 <emBrakeMotor>
	//Reset encoder position
//	ENCODER_Set_ZeroPosition(&encoderBack);
//	ENCODER_Set_ZeroPosition(&encoderFront);
		//debug variable
	uint32_t debug_prev_time = HAL_GetTick();
 800217c:	f001 feb0 	bl	8003ee0 <HAL_GetTick>
 8002180:	6138      	str	r0, [r7, #16]
	uint8_t led_status = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	73fb      	strb	r3, [r7, #15]
	//  float speed = 0;
	while (1) {
		//Code to debug with blinking LED
		if (HAL_GetTick() - debug_prev_time >= 1000) {
 8002186:	f001 feab 	bl	8003ee0 <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002194:	f0c0 8085 	bcc.w	80022a2 <main+0x3fa>
			if (led_status == 0) {
 8002198:	7bfb      	ldrb	r3, [r7, #15]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d174      	bne.n	8002288 <main+0x3e0>
				//	      count++;
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800219e:	2201      	movs	r2, #1
 80021a0:	2108      	movs	r1, #8
 80021a2:	4838      	ldr	r0, [pc, #224]	; (8002284 <main+0x3dc>)
 80021a4:	f004 f8c4 	bl	8006330 <HAL_GPIO_WritePin>
				led_status = 1;
 80021a8:	2301      	movs	r3, #1
 80021aa:	73fb      	strb	r3, [r7, #15]
 80021ac:	e076      	b.n	800229c <main+0x3f4>
 80021ae:	bf00      	nop
 80021b0:	10624dd3 	.word	0x10624dd3
 80021b4:	2000046c 	.word	0x2000046c
 80021b8:	20000108 	.word	0x20000108
 80021bc:	0800ddf4 	.word	0x0800ddf4
 80021c0:	0800de00 	.word	0x0800de00
 80021c4:	200000d8 	.word	0x200000d8
 80021c8:	20000680 	.word	0x20000680
 80021cc:	20000000 	.word	0x20000000
 80021d0:	20000034 	.word	0x20000034
 80021d4:	00000000 	.word	0x00000000
 80021d8:	200002f4 	.word	0x200002f4
 80021dc:	0800de0c 	.word	0x0800de0c
 80021e0:	0800de18 	.word	0x0800de18
 80021e4:	2000012c 	.word	0x2000012c
 80021e8:	2000029c 	.word	0x2000029c
 80021ec:	200002a0 	.word	0x200002a0
 80021f0:	200002a4 	.word	0x200002a4
 80021f4:	20000298 	.word	0x20000298
 80021f8:	20000294 	.word	0x20000294
 80021fc:	20000290 	.word	0x20000290
 8002200:	200004c4 	.word	0x200004c4
 8002204:	200005e0 	.word	0x200005e0
 8002208:	42480000 	.word	0x42480000
 800220c:	c2480000 	.word	0xc2480000
 8002210:	2000010c 	.word	0x2000010c
 8002214:	200002b4 	.word	0x200002b4
 8002218:	200002b8 	.word	0x200002b8
 800221c:	200002b0 	.word	0x200002b0
 8002220:	200002ac 	.word	0x200002ac
 8002224:	200002a8 	.word	0x200002a8
 8002228:	20000500 	.word	0x20000500
 800222c:	20000598 	.word	0x20000598
 8002230:	20000110 	.word	0x20000110
 8002234:	20000114 	.word	0x20000114
 8002238:	20000118 	.word	0x20000118
 800223c:	200002d4 	.word	0x200002d4
 8002240:	200002d0 	.word	0x200002d0
 8002244:	200002cc 	.word	0x200002cc
 8002248:	200005e8 	.word	0x200005e8
 800224c:	200005e4 	.word	0x200005e4
 8002250:	2000011c 	.word	0x2000011c
 8002254:	20000120 	.word	0x20000120
 8002258:	20000124 	.word	0x20000124
 800225c:	200002e0 	.word	0x200002e0
 8002260:	200002dc 	.word	0x200002dc
 8002264:	200002d8 	.word	0x200002d8
 8002268:	2000059c 	.word	0x2000059c
 800226c:	20000638 	.word	0x20000638
 8002270:	20000418 	.word	0x20000418
 8002274:	200003c4 	.word	0x200003c4
 8002278:	20000538 	.word	0x20000538
 800227c:	200002fc 	.word	0x200002fc
 8002280:	20000288 	.word	0x20000288
 8002284:	40020400 	.word	0x40020400
			} else if (led_status == 1) {
 8002288:	7bfb      	ldrb	r3, [r7, #15]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d106      	bne.n	800229c <main+0x3f4>
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800228e:	2200      	movs	r2, #0
 8002290:	2108      	movs	r1, #8
 8002292:	4836      	ldr	r0, [pc, #216]	; (800236c <main+0x4c4>)
 8002294:	f004 f84c 	bl	8006330 <HAL_GPIO_WritePin>
				led_status = 0;
 8002298:	2300      	movs	r3, #0
 800229a:	73fb      	strb	r3, [r7, #15]
			}
			debug_prev_time = HAL_GetTick();
 800229c:	f001 fe20 	bl	8003ee0 <HAL_GetTick>
 80022a0:	6138      	str	r0, [r7, #16]

		//      runMotor(&backMotor, speed++, 1);xia
//		ENCODER_Get_Angle(&encoderBack);
//		ENCODER_Get_Angle(&encoderFront);
		//Loop should execute once every 1 tick
		if (HAL_GetTick() - prev_time >= 1) {
 80022a2:	f001 fe1d 	bl	8003ee0 <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	4293      	cmp	r3, r2
 80022ac:	f43f af6b 	beq.w	8002186 <main+0x2de>
			//	ADC_DataRequest();
			ENCODER_Read(&encoderBack);
 80022b0:	482f      	ldr	r0, [pc, #188]	; (8002370 <main+0x4c8>)
 80022b2:	f7ff fbe2 	bl	8001a7a <ENCODER_Read>
			ENCODER_Read(&encoderFront);
 80022b6:	482f      	ldr	r0, [pc, #188]	; (8002374 <main+0x4cc>)
 80022b8:	f7ff fbdf 	bl	8001a7a <ENCODER_Read>

			//Get kamlan filtered angle from MPU6050
			MPU6050_Read_All(&hi2c1, &MPU6050);
 80022bc:	492e      	ldr	r1, [pc, #184]	; (8002378 <main+0x4d0>)
 80022be:	482f      	ldr	r0, [pc, #188]	; (800237c <main+0x4d4>)
 80022c0:	f000 fd1a 	bl	8002cf8 <MPU6050_Read_All>
			GPIO_Digital_Filtered_Input(&button1, 30);
 80022c4:	211e      	movs	r1, #30
 80022c6:	482e      	ldr	r0, [pc, #184]	; (8002380 <main+0x4d8>)
 80022c8:	f7ff fa5d 	bl	8001786 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&button2, 30);
 80022cc:	211e      	movs	r1, #30
 80022ce:	482d      	ldr	r0, [pc, #180]	; (8002384 <main+0x4dc>)
 80022d0:	f7ff fa59 	bl	8001786 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&button3, 30);
 80022d4:	211e      	movs	r1, #30
 80022d6:	482c      	ldr	r0, [pc, #176]	; (8002388 <main+0x4e0>)
 80022d8:	f7ff fa55 	bl	8001786 <GPIO_Digital_Filtered_Input>

			GPIO_Digital_Filtered_Input(&rearLS1, 5);
 80022dc:	2105      	movs	r1, #5
 80022de:	482b      	ldr	r0, [pc, #172]	; (800238c <main+0x4e4>)
 80022e0:	f7ff fa51 	bl	8001786 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&rearLS2, 5);
 80022e4:	2105      	movs	r1, #5
 80022e6:	482a      	ldr	r0, [pc, #168]	; (8002390 <main+0x4e8>)
 80022e8:	f7ff fa4d 	bl	8001786 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&backLS1, 5);
 80022ec:	2105      	movs	r1, #5
 80022ee:	4829      	ldr	r0, [pc, #164]	; (8002394 <main+0x4ec>)
 80022f0:	f7ff fa49 	bl	8001786 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&backLS2, 5);
 80022f4:	2105      	movs	r1, #5
 80022f6:	4828      	ldr	r0, [pc, #160]	; (8002398 <main+0x4f0>)
 80022f8:	f7ff fa45 	bl	8001786 <GPIO_Digital_Filtered_Input>

			//---------------------------------------------------------------------------------------------------
			//3-button control climbing mechanism
//			---------------------------------------------------------------------------------------------------
			if (button1.state == GPIO_PIN_SET
 80022fc:	4b20      	ldr	r3, [pc, #128]	; (8002380 <main+0x4d8>)
 80022fe:	7a1b      	ldrb	r3, [r3, #8]
 8002300:	2b01      	cmp	r3, #1
 8002302:	d107      	bne.n	8002314 <main+0x46c>
					&& button3.state == GPIO_PIN_RESET)
 8002304:	4b20      	ldr	r3, [pc, #128]	; (8002388 <main+0x4e0>)
 8002306:	7a1b      	ldrb	r3, [r3, #8]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d103      	bne.n	8002314 <main+0x46c>
				speed[FRONT_INDEX] = 5;
 800230c:	4b23      	ldr	r3, [pc, #140]	; (800239c <main+0x4f4>)
 800230e:	4a24      	ldr	r2, [pc, #144]	; (80023a0 <main+0x4f8>)
 8002310:	601a      	str	r2, [r3, #0]
 8002312:	e013      	b.n	800233c <main+0x494>
			else if (button1.state == GPIO_PIN_SET
 8002314:	4b1a      	ldr	r3, [pc, #104]	; (8002380 <main+0x4d8>)
 8002316:	7a1b      	ldrb	r3, [r3, #8]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d107      	bne.n	800232c <main+0x484>
					&& button3.state == GPIO_PIN_SET)
 800231c:	4b1a      	ldr	r3, [pc, #104]	; (8002388 <main+0x4e0>)
 800231e:	7a1b      	ldrb	r3, [r3, #8]
 8002320:	2b01      	cmp	r3, #1
 8002322:	d103      	bne.n	800232c <main+0x484>
				speed[FRONT_INDEX] = -5;
 8002324:	4b1d      	ldr	r3, [pc, #116]	; (800239c <main+0x4f4>)
 8002326:	4a1f      	ldr	r2, [pc, #124]	; (80023a4 <main+0x4fc>)
 8002328:	601a      	str	r2, [r3, #0]
 800232a:	e007      	b.n	800233c <main+0x494>
			else if (button1.state == GPIO_PIN_RESET)
 800232c:	4b14      	ldr	r3, [pc, #80]	; (8002380 <main+0x4d8>)
 800232e:	7a1b      	ldrb	r3, [r3, #8]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d103      	bne.n	800233c <main+0x494>
				speed[FRONT_INDEX] = 0;
 8002334:	4b19      	ldr	r3, [pc, #100]	; (800239c <main+0x4f4>)
 8002336:	f04f 0200 	mov.w	r2, #0
 800233a:	601a      	str	r2, [r3, #0]

			if (button2.state == GPIO_PIN_SET
 800233c:	4b11      	ldr	r3, [pc, #68]	; (8002384 <main+0x4dc>)
 800233e:	7a1b      	ldrb	r3, [r3, #8]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d107      	bne.n	8002354 <main+0x4ac>
					&& button3.state == GPIO_PIN_RESET)
 8002344:	4b10      	ldr	r3, [pc, #64]	; (8002388 <main+0x4e0>)
 8002346:	7a1b      	ldrb	r3, [r3, #8]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d103      	bne.n	8002354 <main+0x4ac>
				speed[BACK_INDEX] = 5;
 800234c:	4b13      	ldr	r3, [pc, #76]	; (800239c <main+0x4f4>)
 800234e:	4a14      	ldr	r2, [pc, #80]	; (80023a0 <main+0x4f8>)
 8002350:	605a      	str	r2, [r3, #4]
 8002352:	e031      	b.n	80023b8 <main+0x510>
			else if (button2.state == GPIO_PIN_SET
 8002354:	4b0b      	ldr	r3, [pc, #44]	; (8002384 <main+0x4dc>)
 8002356:	7a1b      	ldrb	r3, [r3, #8]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d125      	bne.n	80023a8 <main+0x500>
					&& button3.state == GPIO_PIN_SET)
 800235c:	4b0a      	ldr	r3, [pc, #40]	; (8002388 <main+0x4e0>)
 800235e:	7a1b      	ldrb	r3, [r3, #8]
 8002360:	2b01      	cmp	r3, #1
 8002362:	d121      	bne.n	80023a8 <main+0x500>
				speed[BACK_INDEX] = -5;
 8002364:	4b0d      	ldr	r3, [pc, #52]	; (800239c <main+0x4f4>)
 8002366:	4a0f      	ldr	r2, [pc, #60]	; (80023a4 <main+0x4fc>)
 8002368:	605a      	str	r2, [r3, #4]
 800236a:	e025      	b.n	80023b8 <main+0x510>
 800236c:	40020400 	.word	0x40020400
 8002370:	20000418 	.word	0x20000418
 8002374:	200003c4 	.word	0x200003c4
 8002378:	20000538 	.word	0x20000538
 800237c:	2000046c 	.word	0x2000046c
 8002380:	200000a8 	.word	0x200000a8
 8002384:	200000b8 	.word	0x200000b8
 8002388:	200000c8 	.word	0x200000c8
 800238c:	20000068 	.word	0x20000068
 8002390:	20000078 	.word	0x20000078
 8002394:	20000088 	.word	0x20000088
 8002398:	20000098 	.word	0x20000098
 800239c:	200002bc 	.word	0x200002bc
 80023a0:	40a00000 	.word	0x40a00000
 80023a4:	c0a00000 	.word	0xc0a00000
			else if (button2.state == GPIO_PIN_RESET)
 80023a8:	4bc7      	ldr	r3, [pc, #796]	; (80026c8 <main+0x820>)
 80023aa:	7a1b      	ldrb	r3, [r3, #8]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d103      	bne.n	80023b8 <main+0x510>
				speed[BACK_INDEX] = 0;
 80023b0:	4bc6      	ldr	r3, [pc, #792]	; (80026cc <main+0x824>)
 80023b2:	f04f 0200 	mov.w	r2, #0
 80023b6:	605a      	str	r2, [r3, #4]
			curb_height = CLIMBING_LEG_LENGTH * cos(TO_RAD(encoderFront.angleDeg)) + BASE_HEIGHT - FRONT_CLIMB_WHEEL_DIAMETER / 2.0;
 80023b8:	4bc5      	ldr	r3, [pc, #788]	; (80026d0 <main+0x828>)
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7fe f87c 	bl	80004b8 <__aeabi_f2d>
 80023c0:	4604      	mov	r4, r0
 80023c2:	460d      	mov	r5, r1
 80023c4:	4bc3      	ldr	r3, [pc, #780]	; (80026d4 <main+0x82c>)
 80023c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7fe f875 	bl	80004b8 <__aeabi_f2d>
 80023ce:	a3b6      	add	r3, pc, #728	; (adr r3, 80026a8 <main+0x800>)
 80023d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023d4:	f7fe f8c8 	bl	8000568 <__aeabi_dmul>
 80023d8:	4602      	mov	r2, r0
 80023da:	460b      	mov	r3, r1
 80023dc:	4610      	mov	r0, r2
 80023de:	4619      	mov	r1, r3
 80023e0:	f04f 0200 	mov.w	r2, #0
 80023e4:	4bbc      	ldr	r3, [pc, #752]	; (80026d8 <main+0x830>)
 80023e6:	f7fe f9e9 	bl	80007bc <__aeabi_ddiv>
 80023ea:	4602      	mov	r2, r0
 80023ec:	460b      	mov	r3, r1
 80023ee:	ec43 2b17 	vmov	d7, r2, r3
 80023f2:	eeb0 0a47 	vmov.f32	s0, s14
 80023f6:	eef0 0a67 	vmov.f32	s1, s15
 80023fa:	f009 fecd 	bl	800c198 <cos>
 80023fe:	ec53 2b10 	vmov	r2, r3, d0
 8002402:	4620      	mov	r0, r4
 8002404:	4629      	mov	r1, r5
 8002406:	f7fe f8af 	bl	8000568 <__aeabi_dmul>
 800240a:	4602      	mov	r2, r0
 800240c:	460b      	mov	r3, r1
 800240e:	4614      	mov	r4, r2
 8002410:	461d      	mov	r5, r3
 8002412:	4bb2      	ldr	r3, [pc, #712]	; (80026dc <main+0x834>)
 8002414:	4618      	mov	r0, r3
 8002416:	f7fe f84f 	bl	80004b8 <__aeabi_f2d>
 800241a:	4602      	mov	r2, r0
 800241c:	460b      	mov	r3, r1
 800241e:	4620      	mov	r0, r4
 8002420:	4629      	mov	r1, r5
 8002422:	f7fd feeb 	bl	80001fc <__adddf3>
 8002426:	4602      	mov	r2, r0
 8002428:	460b      	mov	r3, r1
 800242a:	4610      	mov	r0, r2
 800242c:	4619      	mov	r1, r3
 800242e:	f04f 0200 	mov.w	r2, #0
 8002432:	4bab      	ldr	r3, [pc, #684]	; (80026e0 <main+0x838>)
 8002434:	f7fd fee0 	bl	80001f8 <__aeabi_dsub>
 8002438:	4602      	mov	r2, r0
 800243a:	460b      	mov	r3, r1
 800243c:	4610      	mov	r0, r2
 800243e:	4619      	mov	r1, r3
 8002440:	f7fe fb8a 	bl	8000b58 <__aeabi_d2f>
 8002444:	4603      	mov	r3, r0
 8002446:	4aa7      	ldr	r2, [pc, #668]	; (80026e4 <main+0x83c>)
 8002448:	6013      	str	r3, [r2, #0]
				curb_height -= 0.01;
 800244a:	4ba6      	ldr	r3, [pc, #664]	; (80026e4 <main+0x83c>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4618      	mov	r0, r3
 8002450:	f7fe f832 	bl	80004b8 <__aeabi_f2d>
 8002454:	a396      	add	r3, pc, #600	; (adr r3, 80026b0 <main+0x808>)
 8002456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800245a:	f7fd fecd 	bl	80001f8 <__aeabi_dsub>
 800245e:	4602      	mov	r2, r0
 8002460:	460b      	mov	r3, r1
 8002462:	4610      	mov	r0, r2
 8002464:	4619      	mov	r1, r3
 8002466:	f7fe fb77 	bl	8000b58 <__aeabi_d2f>
 800246a:	4603      	mov	r3, r0
 800246c:	4a9d      	ldr	r2, [pc, #628]	; (80026e4 <main+0x83c>)
 800246e:	6013      	str	r3, [r2, #0]
			back_lifting_height = BACK_BASE_HEIGHT + curb_height - HUB_DIAMETER / 2  ;
 8002470:	ed9f 7a9d 	vldr	s14, [pc, #628]	; 80026e8 <main+0x840>
 8002474:	4b9b      	ldr	r3, [pc, #620]	; (80026e4 <main+0x83c>)
 8002476:	edd3 7a00 	vldr	s15, [r3]
 800247a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800247e:	ee17 0a90 	vmov	r0, s15
 8002482:	f7fe f819 	bl	80004b8 <__aeabi_f2d>
 8002486:	a38c      	add	r3, pc, #560	; (adr r3, 80026b8 <main+0x810>)
 8002488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800248c:	f7fd feb4 	bl	80001f8 <__aeabi_dsub>
 8002490:	4602      	mov	r2, r0
 8002492:	460b      	mov	r3, r1
 8002494:	4610      	mov	r0, r2
 8002496:	4619      	mov	r1, r3
 8002498:	f7fe fb5e 	bl	8000b58 <__aeabi_d2f>
 800249c:	4603      	mov	r3, r0
 800249e:	4a93      	ldr	r2, [pc, #588]	; (80026ec <main+0x844>)
 80024a0:	6013      	str	r3, [r2, #0]
			back_lifting_angle = TO_DEG((float)acos(-back_lifting_height/0.34));
 80024a2:	4b92      	ldr	r3, [pc, #584]	; (80026ec <main+0x844>)
 80024a4:	edd3 7a00 	vldr	s15, [r3]
 80024a8:	eef1 7a67 	vneg.f32	s15, s15
 80024ac:	ee17 3a90 	vmov	r3, s15
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7fe f801 	bl	80004b8 <__aeabi_f2d>
 80024b6:	a382      	add	r3, pc, #520	; (adr r3, 80026c0 <main+0x818>)
 80024b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024bc:	f7fe f97e 	bl	80007bc <__aeabi_ddiv>
 80024c0:	4602      	mov	r2, r0
 80024c2:	460b      	mov	r3, r1
 80024c4:	ec43 2b17 	vmov	d7, r2, r3
 80024c8:	eeb0 0a47 	vmov.f32	s0, s14
 80024cc:	eef0 0a67 	vmov.f32	s1, s15
 80024d0:	f009 ff12 	bl	800c2f8 <acos>
 80024d4:	ec53 2b10 	vmov	r2, r3, d0
 80024d8:	4610      	mov	r0, r2
 80024da:	4619      	mov	r1, r3
 80024dc:	f7fe fb3c 	bl	8000b58 <__aeabi_d2f>
 80024e0:	ee07 0a10 	vmov	s14, r0
 80024e4:	eddf 7a82 	vldr	s15, [pc, #520]	; 80026f0 <main+0x848>
 80024e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ec:	ee17 0a90 	vmov	r0, s15
 80024f0:	f7fd ffe2 	bl	80004b8 <__aeabi_f2d>
 80024f4:	a36c      	add	r3, pc, #432	; (adr r3, 80026a8 <main+0x800>)
 80024f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024fa:	f7fe f95f 	bl	80007bc <__aeabi_ddiv>
 80024fe:	4602      	mov	r2, r0
 8002500:	460b      	mov	r3, r1
 8002502:	4610      	mov	r0, r2
 8002504:	4619      	mov	r1, r3
 8002506:	f7fe fb27 	bl	8000b58 <__aeabi_d2f>
 800250a:	4603      	mov	r3, r0
 800250c:	4a79      	ldr	r2, [pc, #484]	; (80026f4 <main+0x84c>)
 800250e:	6013      	str	r3, [r2, #0]
			back_encoder_input = back_lifting_angle /360 * (4096 * BACK_GEAR_RATIO);
 8002510:	4b78      	ldr	r3, [pc, #480]	; (80026f4 <main+0x84c>)
 8002512:	ed93 7a00 	vldr	s14, [r3]
 8002516:	eddf 6a78 	vldr	s13, [pc, #480]	; 80026f8 <main+0x850>
 800251a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800251e:	ed9f 7a77 	vldr	s14, [pc, #476]	; 80026fc <main+0x854>
 8002522:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002526:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800252a:	ee17 2a90 	vmov	r2, s15
 800252e:	4b74      	ldr	r3, [pc, #464]	; (8002700 <main+0x858>)
 8002530:	601a      	str	r2, [r3, #0]


			runMotor(&rearMotor, speed[FRONT_INDEX]);
 8002532:	4b66      	ldr	r3, [pc, #408]	; (80026cc <main+0x824>)
 8002534:	edd3 7a00 	vldr	s15, [r3]
 8002538:	eeb0 0a67 	vmov.f32	s0, s15
 800253c:	4871      	ldr	r0, [pc, #452]	; (8002704 <main+0x85c>)
 800253e:	f7ff f8ab 	bl	8001698 <runMotor>
			runMotor(&backMotor, speed[BACK_INDEX]);
 8002542:	4b62      	ldr	r3, [pc, #392]	; (80026cc <main+0x824>)
 8002544:	edd3 7a01 	vldr	s15, [r3, #4]
 8002548:	eeb0 0a67 	vmov.f32	s0, s15
 800254c:	486e      	ldr	r0, [pc, #440]	; (8002708 <main+0x860>)
 800254e:	f7ff f8a3 	bl	8001698 <runMotor>
			if (speed[BACK_INDEX] != 0 && GPIO_Digital_Filtered_Input(&backLS1, 5) && GPIO_Digital_Filtered_Input(&backLS2, 5) ){
 8002552:	4b5e      	ldr	r3, [pc, #376]	; (80026cc <main+0x824>)
 8002554:	edd3 7a01 	vldr	s15, [r3, #4]
 8002558:	eef5 7a40 	vcmp.f32	s15, #0.0
 800255c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002560:	f000 80e4 	beq.w	800272c <main+0x884>
 8002564:	2105      	movs	r1, #5
 8002566:	4869      	ldr	r0, [pc, #420]	; (800270c <main+0x864>)
 8002568:	f7ff f90d 	bl	8001786 <GPIO_Digital_Filtered_Input>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	f000 80dc 	beq.w	800272c <main+0x884>
 8002574:	2105      	movs	r1, #5
 8002576:	4866      	ldr	r0, [pc, #408]	; (8002710 <main+0x868>)
 8002578:	f7ff f905 	bl	8001786 <GPIO_Digital_Filtered_Input>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	f000 80d4 	beq.w	800272c <main+0x884>
				double dt = (HAL_GetTick() - prev_angle_tick) / (float) FREQUENCY;
 8002584:	f001 fcac 	bl	8003ee0 <HAL_GetTick>
 8002588:	ee07 0a90 	vmov	s15, r0
 800258c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002590:	4b60      	ldr	r3, [pc, #384]	; (8002714 <main+0x86c>)
 8002592:	edd3 7a00 	vldr	s15, [r3]
 8002596:	ee77 7a67 	vsub.f32	s15, s14, s15
 800259a:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8002718 <main+0x870>
 800259e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80025a2:	ee16 0a90 	vmov	r0, s13
 80025a6:	f7fd ff87 	bl	80004b8 <__aeabi_f2d>
 80025aa:	4602      	mov	r2, r0
 80025ac:	460b      	mov	r3, r1
 80025ae:	e9c7 2300 	strd	r2, r3, [r7]
				climbForward_speed =  CLIMBING_LEG_LENGTH * (sin(TO_RAD(prev_angle)) - sin(TO_RAD(encoderBack.angleDeg))) / dt; //unit: m/s,
 80025b2:	4b47      	ldr	r3, [pc, #284]	; (80026d0 <main+0x828>)
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7fd ff7f 	bl	80004b8 <__aeabi_f2d>
 80025ba:	4604      	mov	r4, r0
 80025bc:	460d      	mov	r5, r1
 80025be:	4b57      	ldr	r3, [pc, #348]	; (800271c <main+0x874>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fd ff78 	bl	80004b8 <__aeabi_f2d>
 80025c8:	a337      	add	r3, pc, #220	; (adr r3, 80026a8 <main+0x800>)
 80025ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ce:	f7fd ffcb 	bl	8000568 <__aeabi_dmul>
 80025d2:	4602      	mov	r2, r0
 80025d4:	460b      	mov	r3, r1
 80025d6:	4610      	mov	r0, r2
 80025d8:	4619      	mov	r1, r3
 80025da:	f04f 0200 	mov.w	r2, #0
 80025de:	4b3e      	ldr	r3, [pc, #248]	; (80026d8 <main+0x830>)
 80025e0:	f7fe f8ec 	bl	80007bc <__aeabi_ddiv>
 80025e4:	4602      	mov	r2, r0
 80025e6:	460b      	mov	r3, r1
 80025e8:	ec43 2b17 	vmov	d7, r2, r3
 80025ec:	eeb0 0a47 	vmov.f32	s0, s14
 80025f0:	eef0 0a67 	vmov.f32	s1, s15
 80025f4:	f009 fe2c 	bl	800c250 <sin>
 80025f8:	ec59 8b10 	vmov	r8, r9, d0
 80025fc:	4b48      	ldr	r3, [pc, #288]	; (8002720 <main+0x878>)
 80025fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002600:	4618      	mov	r0, r3
 8002602:	f7fd ff59 	bl	80004b8 <__aeabi_f2d>
 8002606:	a328      	add	r3, pc, #160	; (adr r3, 80026a8 <main+0x800>)
 8002608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800260c:	f7fd ffac 	bl	8000568 <__aeabi_dmul>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	4610      	mov	r0, r2
 8002616:	4619      	mov	r1, r3
 8002618:	f04f 0200 	mov.w	r2, #0
 800261c:	4b2e      	ldr	r3, [pc, #184]	; (80026d8 <main+0x830>)
 800261e:	f7fe f8cd 	bl	80007bc <__aeabi_ddiv>
 8002622:	4602      	mov	r2, r0
 8002624:	460b      	mov	r3, r1
 8002626:	ec43 2b17 	vmov	d7, r2, r3
 800262a:	eeb0 0a47 	vmov.f32	s0, s14
 800262e:	eef0 0a67 	vmov.f32	s1, s15
 8002632:	f009 fe0d 	bl	800c250 <sin>
 8002636:	ec53 2b10 	vmov	r2, r3, d0
 800263a:	4640      	mov	r0, r8
 800263c:	4649      	mov	r1, r9
 800263e:	f7fd fddb 	bl	80001f8 <__aeabi_dsub>
 8002642:	4602      	mov	r2, r0
 8002644:	460b      	mov	r3, r1
 8002646:	4620      	mov	r0, r4
 8002648:	4629      	mov	r1, r5
 800264a:	f7fd ff8d 	bl	8000568 <__aeabi_dmul>
 800264e:	4602      	mov	r2, r0
 8002650:	460b      	mov	r3, r1
 8002652:	4610      	mov	r0, r2
 8002654:	4619      	mov	r1, r3
 8002656:	e9d7 2300 	ldrd	r2, r3, [r7]
 800265a:	f7fe f8af 	bl	80007bc <__aeabi_ddiv>
 800265e:	4602      	mov	r2, r0
 8002660:	460b      	mov	r3, r1
 8002662:	4610      	mov	r0, r2
 8002664:	4619      	mov	r1, r3
 8002666:	f7fe fa77 	bl	8000b58 <__aeabi_d2f>
 800266a:	4603      	mov	r3, r0
 800266c:	4a2d      	ldr	r2, [pc, #180]	; (8002724 <main+0x87c>)
 800266e:	6013      	str	r3, [r2, #0]
//				//Convert hub speed into pulse/second
				send_HubMotor(climbForward_speed, climbForward_speed);
 8002670:	4b2c      	ldr	r3, [pc, #176]	; (8002724 <main+0x87c>)
 8002672:	edd3 7a00 	vldr	s15, [r3]
 8002676:	4b2b      	ldr	r3, [pc, #172]	; (8002724 <main+0x87c>)
 8002678:	ed93 7a00 	vldr	s14, [r3]
 800267c:	eef0 0a47 	vmov.f32	s1, s14
 8002680:	eeb0 0a67 	vmov.f32	s0, s15
 8002684:	f7fe fe10 	bl	80012a8 <send_HubMotor>
				prev_angle = encoderBack.angleDeg;
 8002688:	4b25      	ldr	r3, [pc, #148]	; (8002720 <main+0x878>)
 800268a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268c:	4a23      	ldr	r2, [pc, #140]	; (800271c <main+0x874>)
 800268e:	6013      	str	r3, [r2, #0]
				prev_angle_tick = HAL_GetTick();
 8002690:	f001 fc26 	bl	8003ee0 <HAL_GetTick>
 8002694:	ee07 0a90 	vmov	s15, r0
 8002698:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800269c:	4b1d      	ldr	r3, [pc, #116]	; (8002714 <main+0x86c>)
 800269e:	edc3 7a00 	vstr	s15, [r3]
			if (speed[BACK_INDEX] != 0 && GPIO_Digital_Filtered_Input(&backLS1, 5) && GPIO_Digital_Filtered_Input(&backLS2, 5) ){
 80026a2:	e04d      	b.n	8002740 <main+0x898>
 80026a4:	f3af 8000 	nop.w
 80026a8:	54442d18 	.word	0x54442d18
 80026ac:	400921fb 	.word	0x400921fb
 80026b0:	47ae147b 	.word	0x47ae147b
 80026b4:	3f847ae1 	.word	0x3f847ae1
 80026b8:	916872b0 	.word	0x916872b0
 80026bc:	3faf7ced 	.word	0x3faf7ced
 80026c0:	5c28f5c3 	.word	0x5c28f5c3
 80026c4:	3fd5c28f 	.word	0x3fd5c28f
 80026c8:	200000b8 	.word	0x200000b8
 80026cc:	200002bc 	.word	0x200002bc
 80026d0:	3eb2b021 	.word	0x3eb2b021
 80026d4:	200003c4 	.word	0x200003c4
 80026d8:	40668000 	.word	0x40668000
 80026dc:	3e19999a 	.word	0x3e19999a
 80026e0:	3fb00000 	.word	0x3fb00000
 80026e4:	200002e4 	.word	0x200002e4
 80026e8:	3e19999a 	.word	0x3e19999a
 80026ec:	200002e8 	.word	0x200002e8
 80026f0:	43340000 	.word	0x43340000
 80026f4:	200002ec 	.word	0x200002ec
 80026f8:	43b40000 	.word	0x43b40000
 80026fc:	46000000 	.word	0x46000000
 8002700:	200002f0 	.word	0x200002f0
 8002704:	20000000 	.word	0x20000000
 8002708:	20000034 	.word	0x20000034
 800270c:	20000088 	.word	0x20000088
 8002710:	20000098 	.word	0x20000098
 8002714:	200002c4 	.word	0x200002c4
 8002718:	447a0000 	.word	0x447a0000
 800271c:	200002c8 	.word	0x200002c8
 8002720:	20000418 	.word	0x20000418
 8002724:	200002f8 	.word	0x200002f8
 8002728:	00000000 	.word	0x00000000
			}
			else {
				send_HubMotor(0, 0);
 800272c:	ed5f 0a02 	vldr	s1, [pc, #-8]	; 8002728 <main+0x880>
 8002730:	ed1f 0a03 	vldr	s0, [pc, #-12]	; 8002728 <main+0x880>
 8002734:	f7fe fdb8 	bl	80012a8 <send_HubMotor>
				climbForward_speed = 0;
 8002738:	4b0f      	ldr	r3, [pc, #60]	; (8002778 <main+0x8d0>)
 800273a:	f04f 0200 	mov.w	r2, #0
 800273e:	601a      	str	r2, [r3, #0]
			//	}


//			if ((speed[FRONT_INDEX] <= 5 || speed[FRONT_INDEX] >= -5) && (speed[BACK_INDEX] <= 5 ||speed[BACK_INDEX] >= -5 )
//
			if (speed[FRONT_INDEX] == 0 && speed[BACK_INDEX] == 0)
 8002740:	4b0e      	ldr	r3, [pc, #56]	; (800277c <main+0x8d4>)
 8002742:	edd3 7a00 	vldr	s15, [r3]
 8002746:	eef5 7a40 	vcmp.f32	s15, #0.0
 800274a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800274e:	d10b      	bne.n	8002768 <main+0x8c0>
 8002750:	4b0a      	ldr	r3, [pc, #40]	; (800277c <main+0x8d4>)
 8002752:	edd3 7a01 	vldr	s15, [r3, #4]
 8002756:	eef5 7a40 	vcmp.f32	s15, #0.0
 800275a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800275e:	d103      	bne.n	8002768 <main+0x8c0>
				emBrakeMotor(0);
 8002760:	2000      	movs	r0, #0
 8002762:	f7fe feb9 	bl	80014d8 <emBrakeMotor>
 8002766:	e002      	b.n	800276e <main+0x8c6>
			else
				emBrakeMotor(1);
 8002768:	2001      	movs	r0, #1
 800276a:	f7fe feb5 	bl	80014d8 <emBrakeMotor>
			//	    back_touchdown = 1;
			//	}
			//
			//	//Climbing phase start

			prev_time = HAL_GetTick();
 800276e:	f001 fbb7 	bl	8003ee0 <HAL_GetTick>
 8002772:	6178      	str	r0, [r7, #20]
		if (HAL_GetTick() - debug_prev_time >= 1000) {
 8002774:	e507      	b.n	8002186 <main+0x2de>
 8002776:	bf00      	nop
 8002778:	200002f8 	.word	0x200002f8
 800277c:	200002bc 	.word	0x200002bc

08002780 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002780:	b580      	push	{r7, lr}
 8002782:	b094      	sub	sp, #80	; 0x50
 8002784:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002786:	f107 0320 	add.w	r3, r7, #32
 800278a:	2230      	movs	r2, #48	; 0x30
 800278c:	2100      	movs	r1, #0
 800278e:	4618      	mov	r0, r3
 8002790:	f009 fb5a 	bl	800be48 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002794:	f107 030c 	add.w	r3, r7, #12
 8002798:	2200      	movs	r2, #0
 800279a:	601a      	str	r2, [r3, #0]
 800279c:	605a      	str	r2, [r3, #4]
 800279e:	609a      	str	r2, [r3, #8]
 80027a0:	60da      	str	r2, [r3, #12]
 80027a2:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80027a4:	2300      	movs	r3, #0
 80027a6:	60bb      	str	r3, [r7, #8]
 80027a8:	4b2b      	ldr	r3, [pc, #172]	; (8002858 <SystemClock_Config+0xd8>)
 80027aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ac:	4a2a      	ldr	r2, [pc, #168]	; (8002858 <SystemClock_Config+0xd8>)
 80027ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027b2:	6413      	str	r3, [r2, #64]	; 0x40
 80027b4:	4b28      	ldr	r3, [pc, #160]	; (8002858 <SystemClock_Config+0xd8>)
 80027b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027bc:	60bb      	str	r3, [r7, #8]
 80027be:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80027c0:	2300      	movs	r3, #0
 80027c2:	607b      	str	r3, [r7, #4]
 80027c4:	4b25      	ldr	r3, [pc, #148]	; (800285c <SystemClock_Config+0xdc>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a24      	ldr	r2, [pc, #144]	; (800285c <SystemClock_Config+0xdc>)
 80027ca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80027ce:	6013      	str	r3, [r2, #0]
 80027d0:	4b22      	ldr	r3, [pc, #136]	; (800285c <SystemClock_Config+0xdc>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80027d8:	607b      	str	r3, [r7, #4]
 80027da:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80027dc:	2301      	movs	r3, #1
 80027de:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80027e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027e4:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027e6:	2302      	movs	r3, #2
 80027e8:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80027ea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80027ee:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80027f0:	2308      	movs	r3, #8
 80027f2:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 80027f4:	23b4      	movs	r3, #180	; 0xb4
 80027f6:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80027f8:	2302      	movs	r3, #2
 80027fa:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80027fc:	2304      	movs	r3, #4
 80027fe:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002800:	f107 0320 	add.w	r3, r7, #32
 8002804:	4618      	mov	r0, r3
 8002806:	f004 ff4d 	bl	80076a4 <HAL_RCC_OscConfig>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d001      	beq.n	8002814 <SystemClock_Config+0x94>
		Error_Handler();
 8002810:	f000 fa06 	bl	8002c20 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8002814:	f004 fef6 	bl	8007604 <HAL_PWREx_EnableOverDrive>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <SystemClock_Config+0xa2>
		Error_Handler();
 800281e:	f000 f9ff 	bl	8002c20 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002822:	230f      	movs	r3, #15
 8002824:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002826:	2302      	movs	r3, #2
 8002828:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800282a:	2300      	movs	r3, #0
 800282c:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800282e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002832:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002834:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002838:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 800283a:	f107 030c 	add.w	r3, r7, #12
 800283e:	2105      	movs	r1, #5
 8002840:	4618      	mov	r0, r3
 8002842:	f005 fa4f 	bl	8007ce4 <HAL_RCC_ClockConfig>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <SystemClock_Config+0xd0>
		Error_Handler();
 800284c:	f000 f9e8 	bl	8002c20 <Error_Handler>
	}
}
 8002850:	bf00      	nop
 8002852:	3750      	adds	r7, #80	; 0x50
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40023800 	.word	0x40023800
 800285c:	40007000 	.word	0x40007000

08002860 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	4603      	mov	r3, r0
 8002868:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin) {
 800286a:	88fb      	ldrh	r3, [r7, #6]
 800286c:	2b80      	cmp	r3, #128	; 0x80
 800286e:	d11c      	bne.n	80028aa <HAL_GPIO_EXTI_Callback+0x4a>
	case AD_BUSY_Pin: {
		if (HAL_GetTick() - prev_adc_time > 1) {
 8002870:	f001 fb36 	bl	8003ee0 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	4b10      	ldr	r3, [pc, #64]	; (80028b8 <HAL_GPIO_EXTI_Callback+0x58>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	2b01      	cmp	r3, #1
 800287e:	d916      	bls.n	80028ae <HAL_GPIO_EXTI_Callback+0x4e>
			ADC_Read(&adc_rawData[0]);
 8002880:	480e      	ldr	r0, [pc, #56]	; (80028bc <HAL_GPIO_EXTI_Callback+0x5c>)
 8002882:	f7fe fdeb 	bl	800145c <ADC_Read>
			tempJoyRawDataX = adc_rawData[0];
 8002886:	4b0d      	ldr	r3, [pc, #52]	; (80028bc <HAL_GPIO_EXTI_Callback+0x5c>)
 8002888:	f9b3 3000 	ldrsh.w	r3, [r3]
 800288c:	461a      	mov	r2, r3
 800288e:	4b0c      	ldr	r3, [pc, #48]	; (80028c0 <HAL_GPIO_EXTI_Callback+0x60>)
 8002890:	601a      	str	r2, [r3, #0]
			tempJoyRawDataY = adc_rawData[1];
 8002892:	4b0a      	ldr	r3, [pc, #40]	; (80028bc <HAL_GPIO_EXTI_Callback+0x5c>)
 8002894:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002898:	461a      	mov	r2, r3
 800289a:	4b0a      	ldr	r3, [pc, #40]	; (80028c4 <HAL_GPIO_EXTI_Callback+0x64>)
 800289c:	601a      	str	r2, [r3, #0]
			prev_adc_time = HAL_GetTick();
 800289e:	f001 fb1f 	bl	8003ee0 <HAL_GetTick>
 80028a2:	4603      	mov	r3, r0
 80028a4:	4a04      	ldr	r2, [pc, #16]	; (80028b8 <HAL_GPIO_EXTI_Callback+0x58>)
 80028a6:	6013      	str	r3, [r2, #0]
		}
	}
		break;
 80028a8:	e001      	b.n	80028ae <HAL_GPIO_EXTI_Callback+0x4e>
	default:
		break;
 80028aa:	bf00      	nop
 80028ac:	e000      	b.n	80028b0 <HAL_GPIO_EXTI_Callback+0x50>
		break;
 80028ae:	bf00      	nop
	}
}
 80028b0:	bf00      	nop
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	20000284 	.word	0x20000284
 80028bc:	200005d0 	.word	0x200005d0
 80028c0:	20000634 	.word	0x20000634
 80028c4:	200004c0 	.word	0x200004c0

080028c8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80028c8:	b480      	push	{r7}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
	//Hub Encoder callback
	if (huart->Instance == USART3) {
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a47      	ldr	r2, [pc, #284]	; (80029f4 <HAL_UART_RxCpltCallback+0x12c>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	f040 8085 	bne.w	80029e6 <HAL_UART_RxCpltCallback+0x11e>
		//Checksum, make sure that response is correct
		uint16_t sum = (uint16_t) receive_buf[0] + (uint16_t) receive_buf[1]
 80028dc:	4b46      	ldr	r3, [pc, #280]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	b29a      	uxth	r2, r3
 80028e2:	4b45      	ldr	r3, [pc, #276]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 80028e4:	785b      	ldrb	r3, [r3, #1]
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	4413      	add	r3, r2
 80028ea:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[2] + (uint16_t) receive_buf[3]
 80028ec:	4b42      	ldr	r3, [pc, #264]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 80028ee:	789b      	ldrb	r3, [r3, #2]
 80028f0:	b29b      	uxth	r3, r3
 80028f2:	4413      	add	r3, r2
 80028f4:	b29a      	uxth	r2, r3
 80028f6:	4b40      	ldr	r3, [pc, #256]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 80028f8:	78db      	ldrb	r3, [r3, #3]
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	4413      	add	r3, r2
 80028fe:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[4] + (uint16_t) receive_buf[5]
 8002900:	4b3d      	ldr	r3, [pc, #244]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 8002902:	791b      	ldrb	r3, [r3, #4]
 8002904:	b29b      	uxth	r3, r3
 8002906:	4413      	add	r3, r2
 8002908:	b29a      	uxth	r2, r3
 800290a:	4b3b      	ldr	r3, [pc, #236]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 800290c:	795b      	ldrb	r3, [r3, #5]
 800290e:	b29b      	uxth	r3, r3
 8002910:	4413      	add	r3, r2
 8002912:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[6] + (uint16_t) receive_buf[7]
 8002914:	4b38      	ldr	r3, [pc, #224]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 8002916:	799b      	ldrb	r3, [r3, #6]
 8002918:	b29b      	uxth	r3, r3
 800291a:	4413      	add	r3, r2
 800291c:	b29a      	uxth	r2, r3
 800291e:	4b36      	ldr	r3, [pc, #216]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 8002920:	79db      	ldrb	r3, [r3, #7]
 8002922:	b29b      	uxth	r3, r3
 8002924:	4413      	add	r3, r2
 8002926:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[8] + (uint16_t) receive_buf[9]
 8002928:	4b33      	ldr	r3, [pc, #204]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 800292a:	7a1b      	ldrb	r3, [r3, #8]
 800292c:	b29b      	uxth	r3, r3
 800292e:	4413      	add	r3, r2
 8002930:	b29a      	uxth	r2, r3
 8002932:	4b31      	ldr	r3, [pc, #196]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 8002934:	7a5b      	ldrb	r3, [r3, #9]
 8002936:	b29b      	uxth	r3, r3
 8002938:	4413      	add	r3, r2
 800293a:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[10] + (uint16_t) receive_buf[11]
 800293c:	4b2e      	ldr	r3, [pc, #184]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 800293e:	7a9b      	ldrb	r3, [r3, #10]
 8002940:	b29b      	uxth	r3, r3
 8002942:	4413      	add	r3, r2
 8002944:	b29a      	uxth	r2, r3
 8002946:	4b2c      	ldr	r3, [pc, #176]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 8002948:	7adb      	ldrb	r3, [r3, #11]
 800294a:	b29b      	uxth	r3, r3
 800294c:	4413      	add	r3, r2
 800294e:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[12] + (uint16_t) receive_buf[13];
 8002950:	4b29      	ldr	r3, [pc, #164]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 8002952:	7b1b      	ldrb	r3, [r3, #12]
 8002954:	b29b      	uxth	r3, r3
 8002956:	4413      	add	r3, r2
 8002958:	b29a      	uxth	r2, r3
 800295a:	4b27      	ldr	r3, [pc, #156]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 800295c:	7b5b      	ldrb	r3, [r3, #13]
 800295e:	b29b      	uxth	r3, r3
		uint16_t sum = (uint16_t) receive_buf[0] + (uint16_t) receive_buf[1]
 8002960:	4413      	add	r3, r2
 8002962:	81fb      	strh	r3, [r7, #14]
		if ((uint8_t) sum == receive_buf[14]) {
 8002964:	89fb      	ldrh	r3, [r7, #14]
 8002966:	b2da      	uxtb	r2, r3
 8002968:	4b23      	ldr	r3, [pc, #140]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 800296a:	7b9b      	ldrb	r3, [r3, #14]
 800296c:	429a      	cmp	r2, r3
 800296e:	d13a      	bne.n	80029e6 <HAL_UART_RxCpltCallback+0x11e>
			//Encoder Feedback
			if (receive_buf[0] == 0xAA && receive_buf[1] == 0xA4
 8002970:	4b21      	ldr	r3, [pc, #132]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	2baa      	cmp	r3, #170	; 0xaa
 8002976:	d136      	bne.n	80029e6 <HAL_UART_RxCpltCallback+0x11e>
 8002978:	4b1f      	ldr	r3, [pc, #124]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 800297a:	785b      	ldrb	r3, [r3, #1]
 800297c:	2ba4      	cmp	r3, #164	; 0xa4
 800297e:	d132      	bne.n	80029e6 <HAL_UART_RxCpltCallback+0x11e>
					&& receive_buf[3] == 0x00) {
 8002980:	4b1d      	ldr	r3, [pc, #116]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 8002982:	78db      	ldrb	r3, [r3, #3]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d12e      	bne.n	80029e6 <HAL_UART_RxCpltCallback+0x11e>
				hub_encoder_feedback.encoder_1 = (receive_buf[9] << 24)
 8002988:	4b1b      	ldr	r3, [pc, #108]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 800298a:	7a5b      	ldrb	r3, [r3, #9]
 800298c:	061a      	lsls	r2, r3, #24
						+ (receive_buf[8] << 16) + (receive_buf[7] << 8)
 800298e:	4b1a      	ldr	r3, [pc, #104]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 8002990:	7a1b      	ldrb	r3, [r3, #8]
 8002992:	041b      	lsls	r3, r3, #16
 8002994:	441a      	add	r2, r3
 8002996:	4b18      	ldr	r3, [pc, #96]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 8002998:	79db      	ldrb	r3, [r3, #7]
 800299a:	021b      	lsls	r3, r3, #8
 800299c:	4413      	add	r3, r2
						+ (receive_buf[6]);
 800299e:	4a16      	ldr	r2, [pc, #88]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 80029a0:	7992      	ldrb	r2, [r2, #6]
 80029a2:	4413      	add	r3, r2
				hub_encoder_feedback.encoder_1 = (receive_buf[9] << 24)
 80029a4:	4a15      	ldr	r2, [pc, #84]	; (80029fc <HAL_UART_RxCpltCallback+0x134>)
 80029a6:	6013      	str	r3, [r2, #0]
				hub_encoder_feedback.encoder_2 = (receive_buf[13] << 24)
 80029a8:	4b13      	ldr	r3, [pc, #76]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 80029aa:	7b5b      	ldrb	r3, [r3, #13]
 80029ac:	061a      	lsls	r2, r3, #24
						+ (receive_buf[12] << 16) + (receive_buf[11] << 8)
 80029ae:	4b12      	ldr	r3, [pc, #72]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 80029b0:	7b1b      	ldrb	r3, [r3, #12]
 80029b2:	041b      	lsls	r3, r3, #16
 80029b4:	441a      	add	r2, r3
 80029b6:	4b10      	ldr	r3, [pc, #64]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 80029b8:	7adb      	ldrb	r3, [r3, #11]
 80029ba:	021b      	lsls	r3, r3, #8
 80029bc:	4413      	add	r3, r2
						+ (receive_buf[10]);
 80029be:	4a0e      	ldr	r2, [pc, #56]	; (80029f8 <HAL_UART_RxCpltCallback+0x130>)
 80029c0:	7a92      	ldrb	r2, [r2, #10]
 80029c2:	4413      	add	r3, r2
				hub_encoder_feedback.encoder_2 = (receive_buf[13] << 24)
 80029c4:	4a0d      	ldr	r2, [pc, #52]	; (80029fc <HAL_UART_RxCpltCallback+0x134>)
 80029c6:	6053      	str	r3, [r2, #4]
				if (first_encoder_callback) {
 80029c8:	4b0d      	ldr	r3, [pc, #52]	; (8002a00 <HAL_UART_RxCpltCallback+0x138>)
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00a      	beq.n	80029e6 <HAL_UART_RxCpltCallback+0x11e>
					prev_hub_encoder_feedback.encoder_1 =
							hub_encoder_feedback.encoder_1;
 80029d0:	4b0a      	ldr	r3, [pc, #40]	; (80029fc <HAL_UART_RxCpltCallback+0x134>)
 80029d2:	681b      	ldr	r3, [r3, #0]
					prev_hub_encoder_feedback.encoder_1 =
 80029d4:	4a0b      	ldr	r2, [pc, #44]	; (8002a04 <HAL_UART_RxCpltCallback+0x13c>)
 80029d6:	6013      	str	r3, [r2, #0]
					prev_hub_encoder_feedback.encoder_2 =
							hub_encoder_feedback.encoder_2;
 80029d8:	4b08      	ldr	r3, [pc, #32]	; (80029fc <HAL_UART_RxCpltCallback+0x134>)
 80029da:	685b      	ldr	r3, [r3, #4]
					prev_hub_encoder_feedback.encoder_2 =
 80029dc:	4a09      	ldr	r2, [pc, #36]	; (8002a04 <HAL_UART_RxCpltCallback+0x13c>)
 80029de:	6053      	str	r3, [r2, #4]
					first_encoder_callback = false;
 80029e0:	4b07      	ldr	r3, [pc, #28]	; (8002a00 <HAL_UART_RxCpltCallback+0x138>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}

}
 80029e6:	bf00      	nop
 80029e8:	3714      	adds	r7, #20
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	40004800 	.word	0x40004800
 80029f8:	20000624 	.word	0x20000624
 80029fc:	200004f8 	.word	0x200004f8
 8002a00:	20000128 	.word	0x20000128
 8002a04:	2000061c 	.word	0x2000061c

08002a08 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
	//Left Encoder Callback
	static CAN_RxHeaderTypeDef canRxHeader;
	uint8_t incoming[8];
	if (hcan == &hcan1) {
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4a7b      	ldr	r2, [pc, #492]	; (8002c00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	f040 80e6 	bne.w	8002be6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1de>
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, incoming);
 8002a1a:	f107 0308 	add.w	r3, r7, #8
 8002a1e:	4a79      	ldr	r2, [pc, #484]	; (8002c04 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 8002a20:	2100      	movs	r1, #0
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f001 ff5e 	bl	80048e4 <HAL_CAN_GetRxMessage>
		if (incoming[1] == ENC_ADDR_LEFT) {
 8002a28:	7a7b      	ldrb	r3, [r7, #9]
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d144      	bne.n	8002ab8 <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>
			ENCODER_Sort_Incoming(incoming, &encoderBack);
 8002a2e:	f107 0308 	add.w	r3, r7, #8
 8002a32:	4975      	ldr	r1, [pc, #468]	; (8002c08 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7fe ffcf 	bl	80019d8 <ENCODER_Sort_Incoming>
			ENCODER_Get_Angle(&encoderBack);
 8002a3a:	4873      	ldr	r0, [pc, #460]	; (8002c08 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8002a3c:	f7ff f845 	bl	8001aca <ENCODER_Get_Angle>
			//Process the angle and GR
			//4096 is encoder single turn value
			//Need to check the encoder value in the correct direction
			encoderBack.encoder_pos = (uint32_t) (4096 * BACK_GEAR_RATIO)
					- encoderBack.encoder_pos
 8002a40:	4b71      	ldr	r3, [pc, #452]	; (8002c08 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8002a42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
							% (uint32_t) (4096 * BACK_GEAR_RATIO);
 8002a44:	f3c3 030c 	ubfx	r3, r3, #0, #13
					- encoderBack.encoder_pos
 8002a48:	f5c3 5300 	rsb	r3, r3, #8192	; 0x2000
			encoderBack.encoder_pos = (uint32_t) (4096 * BACK_GEAR_RATIO)
 8002a4c:	4a6e      	ldr	r2, [pc, #440]	; (8002c08 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8002a4e:	6453      	str	r3, [r2, #68]	; 0x44
			encoderBack.angleDeg = (float) encoderBack.encoder_pos
 8002a50:	4b6d      	ldr	r3, [pc, #436]	; (8002c08 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8002a52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a54:	ee07 3a90 	vmov	s15, r3
 8002a58:	eeb8 7a67 	vcvt.f32.u32	s14, s15
					/ (4096 * BACK_GEAR_RATIO) * 360 + 36.587;
 8002a5c:	eddf 6a6b 	vldr	s13, [pc, #428]	; 8002c0c <HAL_CAN_RxFifo0MsgPendingCallback+0x204>
 8002a60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a64:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8002c10 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
 8002a68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a6c:	ee17 0a90 	vmov	r0, s15
 8002a70:	f7fd fd22 	bl	80004b8 <__aeabi_f2d>
 8002a74:	a35e      	add	r3, pc, #376	; (adr r3, 8002bf0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 8002a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a7a:	f7fd fbbf 	bl	80001fc <__adddf3>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	460b      	mov	r3, r1
 8002a82:	4610      	mov	r0, r2
 8002a84:	4619      	mov	r1, r3
 8002a86:	f7fe f867 	bl	8000b58 <__aeabi_d2f>
 8002a8a:	4603      	mov	r3, r0
			encoderBack.angleDeg = (float) encoderBack.encoder_pos
 8002a8c:	4a5e      	ldr	r2, [pc, #376]	; (8002c08 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8002a8e:	6413      	str	r3, [r2, #64]	; 0x40
			if (encoderBack.angleDeg > 360)
 8002a90:	4b5d      	ldr	r3, [pc, #372]	; (8002c08 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8002a92:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8002a96:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8002c10 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
 8002a9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aa2:	dd09      	ble.n	8002ab8 <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>
				encoderBack.angleDeg -= 360;
 8002aa4:	4b58      	ldr	r3, [pc, #352]	; (8002c08 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8002aa6:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8002aaa:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8002c10 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
 8002aae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ab2:	4b55      	ldr	r3, [pc, #340]	; (8002c08 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8002ab4:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		}
		if (incoming[1] == ENC_ADDR_RIGHT) {
 8002ab8:	7a7b      	ldrb	r3, [r7, #9]
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	f040 8093 	bne.w	8002be6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1de>
			ENCODER_Sort_Incoming(incoming, &encoderFront);
 8002ac0:	f107 0308 	add.w	r3, r7, #8
 8002ac4:	4953      	ldr	r1, [pc, #332]	; (8002c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f7fe ff86 	bl	80019d8 <ENCODER_Sort_Incoming>
			ENCODER_Get_Angle(&encoderFront);
 8002acc:	4851      	ldr	r0, [pc, #324]	; (8002c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002ace:	f7fe fffc 	bl	8001aca <ENCODER_Get_Angle>
			if (4096 * 24 - encoderFront.encoder_pos < 30000) {
 8002ad2:	4b50      	ldr	r3, [pc, #320]	; (8002c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad6:	f5c3 33c0 	rsb	r3, r3, #98304	; 0x18000
 8002ada:	f247 522f 	movw	r2, #29999	; 0x752f
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d839      	bhi.n	8002b56 <HAL_CAN_RxFifo0MsgPendingCallback+0x14e>
				encoderFront.encoder_pos =
						(4096 * 24 - encoderFront.encoder_pos)
 8002ae2:	4b4c      	ldr	r3, [pc, #304]	; (8002c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae6:	f5c3 32c0 	rsb	r2, r3, #98304	; 0x18000
								% (uint32_t) (4096 * FRONT_GEAR_RATIO);
 8002aea:	4b4b      	ldr	r3, [pc, #300]	; (8002c18 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8002aec:	fba3 1302 	umull	r1, r3, r3, r2
 8002af0:	0b5b      	lsrs	r3, r3, #13
 8002af2:	f242 3133 	movw	r1, #9011	; 0x2333
 8002af6:	fb01 f303 	mul.w	r3, r1, r3
 8002afa:	1ad3      	subs	r3, r2, r3
				encoderFront.encoder_pos =
 8002afc:	4a45      	ldr	r2, [pc, #276]	; (8002c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002afe:	6453      	str	r3, [r2, #68]	; 0x44
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
 8002b00:	4b44      	ldr	r3, [pc, #272]	; (8002c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b04:	ee07 3a90 	vmov	s15, r3
 8002b08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b0c:	ee17 0a90 	vmov	r0, s15
 8002b10:	f7fd fcd2 	bl	80004b8 <__aeabi_f2d>
						/ (4096 * FRONT_GEAR_RATIO) * 360 + 36.587;
 8002b14:	a338      	add	r3, pc, #224	; (adr r3, 8002bf8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8002b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b1a:	f7fd fe4f 	bl	80007bc <__aeabi_ddiv>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	460b      	mov	r3, r1
 8002b22:	4610      	mov	r0, r2
 8002b24:	4619      	mov	r1, r3
 8002b26:	f04f 0200 	mov.w	r2, #0
 8002b2a:	4b3c      	ldr	r3, [pc, #240]	; (8002c1c <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8002b2c:	f7fd fd1c 	bl	8000568 <__aeabi_dmul>
 8002b30:	4602      	mov	r2, r0
 8002b32:	460b      	mov	r3, r1
 8002b34:	4610      	mov	r0, r2
 8002b36:	4619      	mov	r1, r3
 8002b38:	a32d      	add	r3, pc, #180	; (adr r3, 8002bf0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 8002b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b3e:	f7fd fb5d 	bl	80001fc <__adddf3>
 8002b42:	4602      	mov	r2, r0
 8002b44:	460b      	mov	r3, r1
 8002b46:	4610      	mov	r0, r2
 8002b48:	4619      	mov	r1, r3
 8002b4a:	f7fe f805 	bl	8000b58 <__aeabi_d2f>
 8002b4e:	4603      	mov	r3, r0
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
 8002b50:	4a30      	ldr	r2, [pc, #192]	; (8002c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002b52:	6413      	str	r3, [r2, #64]	; 0x40
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
						/ (4096 * FRONT_GEAR_RATIO) * 360 + 36.587 - 360;
			}
		}
	}
}
 8002b54:	e047      	b.n	8002be6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1de>
						- encoderFront.encoder_pos;
 8002b56:	4b2f      	ldr	r3, [pc, #188]	; (8002c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7fd fc8a 	bl	8000474 <__aeabi_ui2d>
 8002b60:	4602      	mov	r2, r0
 8002b62:	460b      	mov	r3, r1
 8002b64:	a124      	add	r1, pc, #144	; (adr r1, 8002bf8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8002b66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002b6a:	f7fd fb45 	bl	80001f8 <__aeabi_dsub>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	460b      	mov	r3, r1
				encoderFront.encoder_pos = (4096 * FRONT_GEAR_RATIO)
 8002b72:	4610      	mov	r0, r2
 8002b74:	4619      	mov	r1, r3
 8002b76:	f7fd ffcf 	bl	8000b18 <__aeabi_d2uiz>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	4a25      	ldr	r2, [pc, #148]	; (8002c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002b7e:	6453      	str	r3, [r2, #68]	; 0x44
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
 8002b80:	4b24      	ldr	r3, [pc, #144]	; (8002c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b84:	ee07 3a90 	vmov	s15, r3
 8002b88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b8c:	ee17 0a90 	vmov	r0, s15
 8002b90:	f7fd fc92 	bl	80004b8 <__aeabi_f2d>
						/ (4096 * FRONT_GEAR_RATIO) * 360 + 36.587 - 360;
 8002b94:	a318      	add	r3, pc, #96	; (adr r3, 8002bf8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8002b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b9a:	f7fd fe0f 	bl	80007bc <__aeabi_ddiv>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	4610      	mov	r0, r2
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	f04f 0200 	mov.w	r2, #0
 8002baa:	4b1c      	ldr	r3, [pc, #112]	; (8002c1c <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8002bac:	f7fd fcdc 	bl	8000568 <__aeabi_dmul>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	4610      	mov	r0, r2
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	a30d      	add	r3, pc, #52	; (adr r3, 8002bf0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 8002bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bbe:	f7fd fb1d 	bl	80001fc <__adddf3>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	4610      	mov	r0, r2
 8002bc8:	4619      	mov	r1, r3
 8002bca:	f04f 0200 	mov.w	r2, #0
 8002bce:	4b13      	ldr	r3, [pc, #76]	; (8002c1c <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8002bd0:	f7fd fb12 	bl	80001f8 <__aeabi_dsub>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	460b      	mov	r3, r1
 8002bd8:	4610      	mov	r0, r2
 8002bda:	4619      	mov	r1, r3
 8002bdc:	f7fd ffbc 	bl	8000b58 <__aeabi_d2f>
 8002be0:	4603      	mov	r3, r0
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
 8002be2:	4a0c      	ldr	r2, [pc, #48]	; (8002c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002be4:	6413      	str	r3, [r2, #64]	; 0x40
}
 8002be6:	bf00      	nop
 8002be8:	3710      	adds	r7, #16
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	d0e56042 	.word	0xd0e56042
 8002bf4:	40424b22 	.word	0x40424b22
 8002bf8:	9999999a 	.word	0x9999999a
 8002bfc:	40c19999 	.word	0x40c19999
 8002c00:	20000374 	.word	0x20000374
 8002c04:	20000300 	.word	0x20000300
 8002c08:	20000418 	.word	0x20000418
 8002c0c:	46000000 	.word	0x46000000
 8002c10:	43b40000 	.word	0x43b40000
 8002c14:	200003c4 	.word	0x200003c4
 8002c18:	e8bb8111 	.word	0xe8bb8111
 8002c1c:	40768000 	.word	0x40768000

08002c20 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8002c24:	bf00      	nop
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr

08002c2e <assert_failed>:
 *         where the assert_param error has occurred.
 * @param  file: pointer to the source file name
 * @param  line: assert_param error line source number
 * @retval None
 */
void assert_failed(uint8_t *file, uint32_t line) {
 8002c2e:	b480      	push	{r7}
 8002c30:	b083      	sub	sp, #12
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
 8002c36:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	/* USER CODE END 6 */
}
 8002c38:	bf00      	nop
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b088      	sub	sp, #32
 8002c48:	af04      	add	r7, sp, #16
 8002c4a:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8002c4c:	2364      	movs	r3, #100	; 0x64
 8002c4e:	9302      	str	r3, [sp, #8]
 8002c50:	2301      	movs	r3, #1
 8002c52:	9301      	str	r3, [sp, #4]
 8002c54:	f107 030f 	add.w	r3, r7, #15
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	2275      	movs	r2, #117	; 0x75
 8002c5e:	21d0      	movs	r1, #208	; 0xd0
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f003 fe81 	bl	8006968 <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8002c66:	7bfb      	ldrb	r3, [r7, #15]
 8002c68:	2b68      	cmp	r3, #104	; 0x68
 8002c6a:	d13d      	bne.n	8002ce8 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8002c70:	2364      	movs	r3, #100	; 0x64
 8002c72:	9302      	str	r3, [sp, #8]
 8002c74:	2301      	movs	r3, #1
 8002c76:	9301      	str	r3, [sp, #4]
 8002c78:	f107 030e 	add.w	r3, r7, #14
 8002c7c:	9300      	str	r3, [sp, #0]
 8002c7e:	2301      	movs	r3, #1
 8002c80:	226b      	movs	r2, #107	; 0x6b
 8002c82:	21d0      	movs	r1, #208	; 0xd0
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f003 fd69 	bl	800675c <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8002c8a:	2307      	movs	r3, #7
 8002c8c:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8002c8e:	2364      	movs	r3, #100	; 0x64
 8002c90:	9302      	str	r3, [sp, #8]
 8002c92:	2301      	movs	r3, #1
 8002c94:	9301      	str	r3, [sp, #4]
 8002c96:	f107 030e 	add.w	r3, r7, #14
 8002c9a:	9300      	str	r3, [sp, #0]
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	2219      	movs	r2, #25
 8002ca0:	21d0      	movs	r1, #208	; 0xd0
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f003 fd5a 	bl	800675c <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
        Data = 0x00;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8002cac:	2364      	movs	r3, #100	; 0x64
 8002cae:	9302      	str	r3, [sp, #8]
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	9301      	str	r3, [sp, #4]
 8002cb4:	f107 030e 	add.w	r3, r7, #14
 8002cb8:	9300      	str	r3, [sp, #0]
 8002cba:	2301      	movs	r3, #1
 8002cbc:	221c      	movs	r2, #28
 8002cbe:	21d0      	movs	r1, #208	; 0xd0
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f003 fd4b 	bl	800675c <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
        Data = 0x00;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8002cca:	2364      	movs	r3, #100	; 0x64
 8002ccc:	9302      	str	r3, [sp, #8]
 8002cce:	2301      	movs	r3, #1
 8002cd0:	9301      	str	r3, [sp, #4]
 8002cd2:	f107 030e 	add.w	r3, r7, #14
 8002cd6:	9300      	str	r3, [sp, #0]
 8002cd8:	2301      	movs	r3, #1
 8002cda:	221b      	movs	r2, #27
 8002cdc:	21d0      	movs	r1, #208	; 0xd0
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f003 fd3c 	bl	800675c <HAL_I2C_Mem_Write>
        return 0;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	e000      	b.n	8002cea <MPU6050_Init+0xa6>
    }
    return 1;
 8002ce8:	2301      	movs	r3, #1
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3710      	adds	r7, #16
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	0000      	movs	r0, r0
 8002cf4:	0000      	movs	r0, r0
	...

08002cf8 <MPU6050_Read_All>:

    temp = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 8002cf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cfc:	b094      	sub	sp, #80	; 0x50
 8002cfe:	af04      	add	r7, sp, #16
 8002d00:	6078      	str	r0, [r7, #4]
 8002d02:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8002d04:	2364      	movs	r3, #100	; 0x64
 8002d06:	9302      	str	r3, [sp, #8]
 8002d08:	230e      	movs	r3, #14
 8002d0a:	9301      	str	r3, [sp, #4]
 8002d0c:	f107 0308 	add.w	r3, r7, #8
 8002d10:	9300      	str	r3, [sp, #0]
 8002d12:	2301      	movs	r3, #1
 8002d14:	223b      	movs	r2, #59	; 0x3b
 8002d16:	21d0      	movs	r1, #208	; 0xd0
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f003 fe25 	bl	8006968 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 8002d1e:	7a3b      	ldrb	r3, [r7, #8]
 8002d20:	021b      	lsls	r3, r3, #8
 8002d22:	b21a      	sxth	r2, r3
 8002d24:	7a7b      	ldrb	r3, [r7, #9]
 8002d26:	b21b      	sxth	r3, r3
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	b21a      	sxth	r2, r3
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8002d30:	7abb      	ldrb	r3, [r7, #10]
 8002d32:	021b      	lsls	r3, r3, #8
 8002d34:	b21a      	sxth	r2, r3
 8002d36:	7afb      	ldrb	r3, [r7, #11]
 8002d38:	b21b      	sxth	r3, r3
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	b21a      	sxth	r2, r3
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 8002d42:	7b3b      	ldrb	r3, [r7, #12]
 8002d44:	021b      	lsls	r3, r3, #8
 8002d46:	b21a      	sxth	r2, r3
 8002d48:	7b7b      	ldrb	r3, [r7, #13]
 8002d4a:	b21b      	sxth	r3, r3
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	b21a      	sxth	r2, r3
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	809a      	strh	r2, [r3, #4]
    temp = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
 8002d54:	7bbb      	ldrb	r3, [r7, #14]
 8002d56:	021b      	lsls	r3, r3, #8
 8002d58:	b21a      	sxth	r2, r3
 8002d5a:	7bfb      	ldrb	r3, [r7, #15]
 8002d5c:	b21b      	sxth	r3, r3
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	86fb      	strh	r3, [r7, #54]	; 0x36
    DataStruct->Gyro_X_RAW = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 8002d62:	7c3b      	ldrb	r3, [r7, #16]
 8002d64:	021b      	lsls	r3, r3, #8
 8002d66:	b21a      	sxth	r2, r3
 8002d68:	7c7b      	ldrb	r3, [r7, #17]
 8002d6a:	b21b      	sxth	r3, r3
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	b21a      	sxth	r2, r3
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 8002d74:	7cbb      	ldrb	r3, [r7, #18]
 8002d76:	021b      	lsls	r3, r3, #8
 8002d78:	b21a      	sxth	r2, r3
 8002d7a:	7cfb      	ldrb	r3, [r7, #19]
 8002d7c:	b21b      	sxth	r3, r3
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	b21a      	sxth	r2, r3
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 8002d86:	7d3b      	ldrb	r3, [r7, #20]
 8002d88:	021b      	lsls	r3, r3, #8
 8002d8a:	b21a      	sxth	r2, r3
 8002d8c:	7d7b      	ldrb	r3, [r7, #21]
 8002d8e:	b21b      	sxth	r3, r3
 8002d90:	4313      	orrs	r3, r2
 8002d92:	b21a      	sxth	r2, r3
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7fd fb78 	bl	8000494 <__aeabi_i2d>
 8002da4:	f04f 0200 	mov.w	r2, #0
 8002da8:	4bbd      	ldr	r3, [pc, #756]	; (80030a0 <MPU6050_Read_All+0x3a8>)
 8002daa:	f7fd fd07 	bl	80007bc <__aeabi_ddiv>
 8002dae:	4602      	mov	r2, r0
 8002db0:	460b      	mov	r3, r1
 8002db2:	6839      	ldr	r1, [r7, #0]
 8002db4:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7fd fb68 	bl	8000494 <__aeabi_i2d>
 8002dc4:	f04f 0200 	mov.w	r2, #0
 8002dc8:	4bb5      	ldr	r3, [pc, #724]	; (80030a0 <MPU6050_Read_All+0x3a8>)
 8002dca:	f7fd fcf7 	bl	80007bc <__aeabi_ddiv>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	6839      	ldr	r1, [r7, #0]
 8002dd4:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7fd fb58 	bl	8000494 <__aeabi_i2d>
 8002de4:	a3a8      	add	r3, pc, #672	; (adr r3, 8003088 <MPU6050_Read_All+0x390>)
 8002de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dea:	f7fd fce7 	bl	80007bc <__aeabi_ddiv>
 8002dee:	4602      	mov	r2, r0
 8002df0:	460b      	mov	r3, r1
 8002df2:	6839      	ldr	r1, [r7, #0]
 8002df4:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
 8002df8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8002dfc:	ee07 3a90 	vmov	s15, r3
 8002e00:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e04:	eddf 6aa7 	vldr	s13, [pc, #668]	; 80030a4 <MPU6050_Read_All+0x3ac>
 8002e08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e0c:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 80030a8 <MPU6050_Read_All+0x3b0>
 8002e10:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7fd fb37 	bl	8000494 <__aeabi_i2d>
 8002e26:	a39a      	add	r3, pc, #616	; (adr r3, 8003090 <MPU6050_Read_All+0x398>)
 8002e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e2c:	f7fd fcc6 	bl	80007bc <__aeabi_ddiv>
 8002e30:	4602      	mov	r2, r0
 8002e32:	460b      	mov	r3, r1
 8002e34:	6839      	ldr	r1, [r7, #0]
 8002e36:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7fd fb27 	bl	8000494 <__aeabi_i2d>
 8002e46:	a392      	add	r3, pc, #584	; (adr r3, 8003090 <MPU6050_Read_All+0x398>)
 8002e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e4c:	f7fd fcb6 	bl	80007bc <__aeabi_ddiv>
 8002e50:	4602      	mov	r2, r0
 8002e52:	460b      	mov	r3, r1
 8002e54:	6839      	ldr	r1, [r7, #0]
 8002e56:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7fd fb17 	bl	8000494 <__aeabi_i2d>
 8002e66:	a38a      	add	r3, pc, #552	; (adr r3, 8003090 <MPU6050_Read_All+0x398>)
 8002e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e6c:	f7fd fca6 	bl	80007bc <__aeabi_ddiv>
 8002e70:	4602      	mov	r2, r0
 8002e72:	460b      	mov	r3, r1
 8002e74:	6839      	ldr	r1, [r7, #0]
 8002e76:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    // Kalman angle solve
    double dt = (double) (HAL_GetTick() - timer) / 1000;
 8002e7a:	f001 f831 	bl	8003ee0 <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	4b8a      	ldr	r3, [pc, #552]	; (80030ac <MPU6050_Read_All+0x3b4>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7fd faf4 	bl	8000474 <__aeabi_ui2d>
 8002e8c:	f04f 0200 	mov.w	r2, #0
 8002e90:	4b87      	ldr	r3, [pc, #540]	; (80030b0 <MPU6050_Read_All+0x3b8>)
 8002e92:	f7fd fc93 	bl	80007bc <__aeabi_ddiv>
 8002e96:	4602      	mov	r2, r0
 8002e98:	460b      	mov	r3, r1
 8002e9a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 8002e9e:	f001 f81f 	bl	8003ee0 <HAL_GetTick>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	4a81      	ldr	r2, [pc, #516]	; (80030ac <MPU6050_Read_All+0x3b4>)
 8002ea6:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
            DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002eae:	461a      	mov	r2, r3
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002eb6:	fb03 f202 	mul.w	r2, r3, r2
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002ec8:	fb03 f301 	mul.w	r3, r3, r1
 8002ecc:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7fd fae0 	bl	8000494 <__aeabi_i2d>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	ec43 2b10 	vmov	d0, r2, r3
 8002edc:	f009 fa48 	bl	800c370 <sqrt>
 8002ee0:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0) {
 8002ee4:	f04f 0200 	mov.w	r2, #0
 8002ee8:	f04f 0300 	mov.w	r3, #0
 8002eec:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002ef0:	f7fd fda2 	bl	8000a38 <__aeabi_dcmpeq>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d11f      	bne.n	8002f3a <MPU6050_Read_All+0x242>
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7fd fac7 	bl	8000494 <__aeabi_i2d>
 8002f06:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f0a:	f7fd fc57 	bl	80007bc <__aeabi_ddiv>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	460b      	mov	r3, r1
 8002f12:	ec43 2b17 	vmov	d7, r2, r3
 8002f16:	eeb0 0a47 	vmov.f32	s0, s14
 8002f1a:	eef0 0a67 	vmov.f32	s1, s15
 8002f1e:	f008 ff9b 	bl	800be58 <atan>
 8002f22:	ec51 0b10 	vmov	r0, r1, d0
 8002f26:	a35c      	add	r3, pc, #368	; (adr r3, 8003098 <MPU6050_Read_All+0x3a0>)
 8002f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f2c:	f7fd fb1c 	bl	8000568 <__aeabi_dmul>
 8002f30:	4602      	mov	r2, r0
 8002f32:	460b      	mov	r3, r1
 8002f34:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8002f38:	e005      	b.n	8002f46 <MPU6050_Read_All+0x24e>
    } else {
        roll = 0.0;
 8002f3a:	f04f 0200 	mov.w	r2, #0
 8002f3e:	f04f 0300 	mov.w	r3, #0
 8002f42:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f4c:	425b      	negs	r3, r3
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7fd faa0 	bl	8000494 <__aeabi_i2d>
 8002f54:	4682      	mov	sl, r0
 8002f56:	468b      	mov	fp, r1
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7fd fa98 	bl	8000494 <__aeabi_i2d>
 8002f64:	4602      	mov	r2, r0
 8002f66:	460b      	mov	r3, r1
 8002f68:	ec43 2b11 	vmov	d1, r2, r3
 8002f6c:	ec4b ab10 	vmov	d0, sl, fp
 8002f70:	f009 f9fc 	bl	800c36c <atan2>
 8002f74:	ec51 0b10 	vmov	r0, r1, d0
 8002f78:	a347      	add	r3, pc, #284	; (adr r3, 8003098 <MPU6050_Read_All+0x3a0>)
 8002f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f7e:	f7fd faf3 	bl	8000568 <__aeabi_dmul>
 8002f82:	4602      	mov	r2, r0
 8002f84:	460b      	mov	r3, r1
 8002f86:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90)) {
 8002f8a:	f04f 0200 	mov.w	r2, #0
 8002f8e:	4b49      	ldr	r3, [pc, #292]	; (80030b4 <MPU6050_Read_All+0x3bc>)
 8002f90:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002f94:	f7fd fd5a 	bl	8000a4c <__aeabi_dcmplt>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d00a      	beq.n	8002fb4 <MPU6050_Read_All+0x2bc>
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002fa4:	f04f 0200 	mov.w	r2, #0
 8002fa8:	4b43      	ldr	r3, [pc, #268]	; (80030b8 <MPU6050_Read_All+0x3c0>)
 8002faa:	f7fd fd6d 	bl	8000a88 <__aeabi_dcmpgt>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d114      	bne.n	8002fde <MPU6050_Read_All+0x2e6>
 8002fb4:	f04f 0200 	mov.w	r2, #0
 8002fb8:	4b3f      	ldr	r3, [pc, #252]	; (80030b8 <MPU6050_Read_All+0x3c0>)
 8002fba:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002fbe:	f7fd fd63 	bl	8000a88 <__aeabi_dcmpgt>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d015      	beq.n	8002ff4 <MPU6050_Read_All+0x2fc>
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002fce:	f04f 0200 	mov.w	r2, #0
 8002fd2:	4b38      	ldr	r3, [pc, #224]	; (80030b4 <MPU6050_Read_All+0x3bc>)
 8002fd4:	f7fd fd3a 	bl	8000a4c <__aeabi_dcmplt>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00a      	beq.n	8002ff4 <MPU6050_Read_All+0x2fc>
        KalmanY.angle = pitch;
 8002fde:	4937      	ldr	r1, [pc, #220]	; (80030bc <MPU6050_Read_All+0x3c4>)
 8002fe0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fe4:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8002fe8:	6839      	ldr	r1, [r7, #0]
 8002fea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fee:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8002ff2:	e014      	b.n	800301e <MPU6050_Read_All+0x326>
    } else {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8002ffa:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8002ffe:	eeb0 1a47 	vmov.f32	s2, s14
 8003002:	eef0 1a67 	vmov.f32	s3, s15
 8003006:	ed97 0b06 	vldr	d0, [r7, #24]
 800300a:	482c      	ldr	r0, [pc, #176]	; (80030bc <MPU6050_Read_All+0x3c4>)
 800300c:	f000 f85a 	bl	80030c4 <Kalman_getAngle>
 8003010:	eeb0 7a40 	vmov.f32	s14, s0
 8003014:	eef0 7a60 	vmov.f32	s15, s1
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8003024:	4690      	mov	r8, r2
 8003026:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 800302a:	f04f 0200 	mov.w	r2, #0
 800302e:	4b22      	ldr	r3, [pc, #136]	; (80030b8 <MPU6050_Read_All+0x3c0>)
 8003030:	4640      	mov	r0, r8
 8003032:	4649      	mov	r1, r9
 8003034:	f7fd fd28 	bl	8000a88 <__aeabi_dcmpgt>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d008      	beq.n	8003050 <MPU6050_Read_All+0x358>
        DataStruct->Gx = -DataStruct->Gx;
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003044:	4614      	mov	r4, r2
 8003046:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gy, dt);
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8003056:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 800305a:	eeb0 1a47 	vmov.f32	s2, s14
 800305e:	eef0 1a67 	vmov.f32	s3, s15
 8003062:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8003066:	4816      	ldr	r0, [pc, #88]	; (80030c0 <MPU6050_Read_All+0x3c8>)
 8003068:	f000 f82c 	bl	80030c4 <Kalman_getAngle>
 800306c:	eeb0 7a40 	vmov.f32	s14, s0
 8003070:	eef0 7a60 	vmov.f32	s15, s1
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48

}
 800307a:	bf00      	nop
 800307c:	3740      	adds	r7, #64	; 0x40
 800307e:	46bd      	mov	sp, r7
 8003080:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003084:	f3af 8000 	nop.w
 8003088:	00000000 	.word	0x00000000
 800308c:	40cc2900 	.word	0x40cc2900
 8003090:	00000000 	.word	0x00000000
 8003094:	40606000 	.word	0x40606000
 8003098:	1a63c1f8 	.word	0x1a63c1f8
 800309c:	404ca5dc 	.word	0x404ca5dc
 80030a0:	40d00000 	.word	0x40d00000
 80030a4:	43aa0000 	.word	0x43aa0000
 80030a8:	42121eb8 	.word	0x42121eb8
 80030ac:	2000063c 	.word	0x2000063c
 80030b0:	408f4000 	.word	0x408f4000
 80030b4:	c0568000 	.word	0xc0568000
 80030b8:	40568000 	.word	0x40568000
 80030bc:	200001a8 	.word	0x200001a8
 80030c0:	20000160 	.word	0x20000160

080030c4 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt) {
 80030c4:	b5b0      	push	{r4, r5, r7, lr}
 80030c6:	b096      	sub	sp, #88	; 0x58
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	61f8      	str	r0, [r7, #28]
 80030cc:	ed87 0b04 	vstr	d0, [r7, #16]
 80030d0:	ed87 1b02 	vstr	d1, [r7, #8]
 80030d4:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80030de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80030e2:	f7fd f889 	bl	80001f8 <__aeabi_dsub>
 80030e6:	4602      	mov	r2, r0
 80030e8:	460b      	mov	r3, r1
 80030ea:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    Kalman->angle += dt * rate;
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80030f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80030f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80030fc:	f7fd fa34 	bl	8000568 <__aeabi_dmul>
 8003100:	4602      	mov	r2, r0
 8003102:	460b      	mov	r3, r1
 8003104:	4620      	mov	r0, r4
 8003106:	4629      	mov	r1, r5
 8003108:	f7fd f878 	bl	80001fc <__adddf3>
 800310c:	4602      	mov	r2, r0
 800310e:	460b      	mov	r3, r1
 8003110:	69f9      	ldr	r1, [r7, #28]
 8003112:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8003122:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003126:	f7fd fa1f 	bl	8000568 <__aeabi_dmul>
 800312a:	4602      	mov	r2, r0
 800312c:	460b      	mov	r3, r1
 800312e:	4610      	mov	r0, r2
 8003130:	4619      	mov	r1, r3
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003138:	f7fd f85e 	bl	80001f8 <__aeabi_dsub>
 800313c:	4602      	mov	r2, r0
 800313e:	460b      	mov	r3, r1
 8003140:	4610      	mov	r0, r2
 8003142:	4619      	mov	r1, r3
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800314a:	f7fd f855 	bl	80001f8 <__aeabi_dsub>
 800314e:	4602      	mov	r2, r0
 8003150:	460b      	mov	r3, r1
 8003152:	4610      	mov	r0, r2
 8003154:	4619      	mov	r1, r3
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800315c:	f7fd f84e 	bl	80001fc <__adddf3>
 8003160:	4602      	mov	r2, r0
 8003162:	460b      	mov	r3, r1
 8003164:	4610      	mov	r0, r2
 8003166:	4619      	mov	r1, r3
 8003168:	e9d7 2300 	ldrd	r2, r3, [r7]
 800316c:	f7fd f9fc 	bl	8000568 <__aeabi_dmul>
 8003170:	4602      	mov	r2, r0
 8003172:	460b      	mov	r3, r1
 8003174:	4620      	mov	r0, r4
 8003176:	4629      	mov	r1, r5
 8003178:	f7fd f840 	bl	80001fc <__adddf3>
 800317c:	4602      	mov	r2, r0
 800317e:	460b      	mov	r3, r1
 8003180:	69f9      	ldr	r1, [r7, #28]
 8003182:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8003192:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003196:	f7fd f9e7 	bl	8000568 <__aeabi_dmul>
 800319a:	4602      	mov	r2, r0
 800319c:	460b      	mov	r3, r1
 800319e:	4620      	mov	r0, r4
 80031a0:	4629      	mov	r1, r5
 80031a2:	f7fd f829 	bl	80001f8 <__aeabi_dsub>
 80031a6:	4602      	mov	r2, r0
 80031a8:	460b      	mov	r3, r1
 80031aa:	69f9      	ldr	r1, [r7, #28]
 80031ac:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80031bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80031c0:	f7fd f9d2 	bl	8000568 <__aeabi_dmul>
 80031c4:	4602      	mov	r2, r0
 80031c6:	460b      	mov	r3, r1
 80031c8:	4620      	mov	r0, r4
 80031ca:	4629      	mov	r1, r5
 80031cc:	f7fd f814 	bl	80001f8 <__aeabi_dsub>
 80031d0:	4602      	mov	r2, r0
 80031d2:	460b      	mov	r3, r1
 80031d4:	69f9      	ldr	r1, [r7, #28]
 80031d6:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80031e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80031ea:	f7fd f9bd 	bl	8000568 <__aeabi_dmul>
 80031ee:	4602      	mov	r2, r0
 80031f0:	460b      	mov	r3, r1
 80031f2:	4620      	mov	r0, r4
 80031f4:	4629      	mov	r1, r5
 80031f6:	f7fd f801 	bl	80001fc <__adddf3>
 80031fa:	4602      	mov	r2, r0
 80031fc:	460b      	mov	r3, r1
 80031fe:	69f9      	ldr	r1, [r7, #28]
 8003200:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8003204:	69fb      	ldr	r3, [r7, #28]
 8003206:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003210:	f7fc fff4 	bl	80001fc <__adddf3>
 8003214:	4602      	mov	r2, r0
 8003216:	460b      	mov	r3, r1
 8003218:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8003222:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003226:	f7fd fac9 	bl	80007bc <__aeabi_ddiv>
 800322a:	4602      	mov	r2, r0
 800322c:	460b      	mov	r3, r1
 800322e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003238:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800323c:	f7fd fabe 	bl	80007bc <__aeabi_ddiv>
 8003240:	4602      	mov	r2, r0
 8003242:	460b      	mov	r3, r1
 8003244:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    double y = newAngle - Kalman->angle;
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800324e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003252:	f7fc ffd1 	bl	80001f8 <__aeabi_dsub>
 8003256:	4602      	mov	r2, r0
 8003258:	460b      	mov	r3, r1
 800325a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += K[0] * y;
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003264:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003268:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800326c:	f7fd f97c 	bl	8000568 <__aeabi_dmul>
 8003270:	4602      	mov	r2, r0
 8003272:	460b      	mov	r3, r1
 8003274:	4620      	mov	r0, r4
 8003276:	4629      	mov	r1, r5
 8003278:	f7fc ffc0 	bl	80001fc <__adddf3>
 800327c:	4602      	mov	r2, r0
 800327e:	460b      	mov	r3, r1
 8003280:	69f9      	ldr	r1, [r7, #28]
 8003282:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800328c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003290:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003294:	f7fd f968 	bl	8000568 <__aeabi_dmul>
 8003298:	4602      	mov	r2, r0
 800329a:	460b      	mov	r3, r1
 800329c:	4620      	mov	r0, r4
 800329e:	4629      	mov	r1, r5
 80032a0:	f7fc ffac 	bl	80001fc <__adddf3>
 80032a4:	4602      	mov	r2, r0
 80032a6:	460b      	mov	r3, r1
 80032a8:	69f9      	ldr	r1, [r7, #28]
 80032aa:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80032b4:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double P01_temp = Kalman->P[0][1];
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80032be:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80032c8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80032cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80032d0:	f7fd f94a 	bl	8000568 <__aeabi_dmul>
 80032d4:	4602      	mov	r2, r0
 80032d6:	460b      	mov	r3, r1
 80032d8:	4620      	mov	r0, r4
 80032da:	4629      	mov	r1, r5
 80032dc:	f7fc ff8c 	bl	80001f8 <__aeabi_dsub>
 80032e0:	4602      	mov	r2, r0
 80032e2:	460b      	mov	r3, r1
 80032e4:	69f9      	ldr	r1, [r7, #28]
 80032e6:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 80032f0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80032f4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80032f8:	f7fd f936 	bl	8000568 <__aeabi_dmul>
 80032fc:	4602      	mov	r2, r0
 80032fe:	460b      	mov	r3, r1
 8003300:	4620      	mov	r0, r4
 8003302:	4629      	mov	r1, r5
 8003304:	f7fc ff78 	bl	80001f8 <__aeabi_dsub>
 8003308:	4602      	mov	r2, r0
 800330a:	460b      	mov	r3, r1
 800330c:	69f9      	ldr	r1, [r7, #28]
 800330e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8003318:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800331c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003320:	f7fd f922 	bl	8000568 <__aeabi_dmul>
 8003324:	4602      	mov	r2, r0
 8003326:	460b      	mov	r3, r1
 8003328:	4620      	mov	r0, r4
 800332a:	4629      	mov	r1, r5
 800332c:	f7fc ff64 	bl	80001f8 <__aeabi_dsub>
 8003330:	4602      	mov	r2, r0
 8003332:	460b      	mov	r3, r1
 8003334:	69f9      	ldr	r1, [r7, #28]
 8003336:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8003340:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003344:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003348:	f7fd f90e 	bl	8000568 <__aeabi_dmul>
 800334c:	4602      	mov	r2, r0
 800334e:	460b      	mov	r3, r1
 8003350:	4620      	mov	r0, r4
 8003352:	4629      	mov	r1, r5
 8003354:	f7fc ff50 	bl	80001f8 <__aeabi_dsub>
 8003358:	4602      	mov	r2, r0
 800335a:	460b      	mov	r3, r1
 800335c:	69f9      	ldr	r1, [r7, #28]
 800335e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003368:	ec43 2b17 	vmov	d7, r2, r3
};
 800336c:	eeb0 0a47 	vmov.f32	s0, s14
 8003370:	eef0 0a67 	vmov.f32	s1, s15
 8003374:	3758      	adds	r7, #88	; 0x58
 8003376:	46bd      	mov	sp, r7
 8003378:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800337c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8003380:	4b18      	ldr	r3, [pc, #96]	; (80033e4 <MX_SPI1_Init+0x68>)
 8003382:	4a19      	ldr	r2, [pc, #100]	; (80033e8 <MX_SPI1_Init+0x6c>)
 8003384:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003386:	4b17      	ldr	r3, [pc, #92]	; (80033e4 <MX_SPI1_Init+0x68>)
 8003388:	f44f 7282 	mov.w	r2, #260	; 0x104
 800338c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800338e:	4b15      	ldr	r3, [pc, #84]	; (80033e4 <MX_SPI1_Init+0x68>)
 8003390:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003394:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8003396:	4b13      	ldr	r3, [pc, #76]	; (80033e4 <MX_SPI1_Init+0x68>)
 8003398:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800339c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800339e:	4b11      	ldr	r3, [pc, #68]	; (80033e4 <MX_SPI1_Init+0x68>)
 80033a0:	2202      	movs	r2, #2
 80033a2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80033a4:	4b0f      	ldr	r3, [pc, #60]	; (80033e4 <MX_SPI1_Init+0x68>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80033aa:	4b0e      	ldr	r3, [pc, #56]	; (80033e4 <MX_SPI1_Init+0x68>)
 80033ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033b0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80033b2:	4b0c      	ldr	r3, [pc, #48]	; (80033e4 <MX_SPI1_Init+0x68>)
 80033b4:	2228      	movs	r2, #40	; 0x28
 80033b6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80033b8:	4b0a      	ldr	r3, [pc, #40]	; (80033e4 <MX_SPI1_Init+0x68>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80033be:	4b09      	ldr	r3, [pc, #36]	; (80033e4 <MX_SPI1_Init+0x68>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033c4:	4b07      	ldr	r3, [pc, #28]	; (80033e4 <MX_SPI1_Init+0x68>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80033ca:	4b06      	ldr	r3, [pc, #24]	; (80033e4 <MX_SPI1_Init+0x68>)
 80033cc:	220a      	movs	r2, #10
 80033ce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80033d0:	4804      	ldr	r0, [pc, #16]	; (80033e4 <MX_SPI1_Init+0x68>)
 80033d2:	f004 ff41 	bl	8008258 <HAL_SPI_Init>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d001      	beq.n	80033e0 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 80033dc:	f7ff fc20 	bl	8002c20 <Error_Handler>
  }

}
 80033e0:	bf00      	nop
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	2000031c 	.word	0x2000031c
 80033e8:	40013000 	.word	0x40013000

080033ec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b08a      	sub	sp, #40	; 0x28
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033f4:	f107 0314 	add.w	r3, r7, #20
 80033f8:	2200      	movs	r2, #0
 80033fa:	601a      	str	r2, [r3, #0]
 80033fc:	605a      	str	r2, [r3, #4]
 80033fe:	609a      	str	r2, [r3, #8]
 8003400:	60da      	str	r2, [r3, #12]
 8003402:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a19      	ldr	r2, [pc, #100]	; (8003470 <HAL_SPI_MspInit+0x84>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d12b      	bne.n	8003466 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800340e:	2300      	movs	r3, #0
 8003410:	613b      	str	r3, [r7, #16]
 8003412:	4b18      	ldr	r3, [pc, #96]	; (8003474 <HAL_SPI_MspInit+0x88>)
 8003414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003416:	4a17      	ldr	r2, [pc, #92]	; (8003474 <HAL_SPI_MspInit+0x88>)
 8003418:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800341c:	6453      	str	r3, [r2, #68]	; 0x44
 800341e:	4b15      	ldr	r3, [pc, #84]	; (8003474 <HAL_SPI_MspInit+0x88>)
 8003420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003422:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003426:	613b      	str	r3, [r7, #16]
 8003428:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800342a:	2300      	movs	r3, #0
 800342c:	60fb      	str	r3, [r7, #12]
 800342e:	4b11      	ldr	r3, [pc, #68]	; (8003474 <HAL_SPI_MspInit+0x88>)
 8003430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003432:	4a10      	ldr	r2, [pc, #64]	; (8003474 <HAL_SPI_MspInit+0x88>)
 8003434:	f043 0301 	orr.w	r3, r3, #1
 8003438:	6313      	str	r3, [r2, #48]	; 0x30
 800343a:	4b0e      	ldr	r3, [pc, #56]	; (8003474 <HAL_SPI_MspInit+0x88>)
 800343c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	60fb      	str	r3, [r7, #12]
 8003444:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = AD_SPI1_CLK_Pin|AD_SPI1_MISO_Pin;
 8003446:	2360      	movs	r3, #96	; 0x60
 8003448:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800344a:	2302      	movs	r3, #2
 800344c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800344e:	2300      	movs	r3, #0
 8003450:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003452:	2303      	movs	r3, #3
 8003454:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003456:	2305      	movs	r3, #5
 8003458:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800345a:	f107 0314 	add.w	r3, r7, #20
 800345e:	4619      	mov	r1, r3
 8003460:	4805      	ldr	r0, [pc, #20]	; (8003478 <HAL_SPI_MspInit+0x8c>)
 8003462:	f002 fc13 	bl	8005c8c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003466:	bf00      	nop
 8003468:	3728      	adds	r7, #40	; 0x28
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	40013000 	.word	0x40013000
 8003474:	40023800 	.word	0x40023800
 8003478:	40020000 	.word	0x40020000

0800347c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003482:	2300      	movs	r3, #0
 8003484:	607b      	str	r3, [r7, #4]
 8003486:	4b10      	ldr	r3, [pc, #64]	; (80034c8 <HAL_MspInit+0x4c>)
 8003488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800348a:	4a0f      	ldr	r2, [pc, #60]	; (80034c8 <HAL_MspInit+0x4c>)
 800348c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003490:	6453      	str	r3, [r2, #68]	; 0x44
 8003492:	4b0d      	ldr	r3, [pc, #52]	; (80034c8 <HAL_MspInit+0x4c>)
 8003494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003496:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800349a:	607b      	str	r3, [r7, #4]
 800349c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800349e:	2300      	movs	r3, #0
 80034a0:	603b      	str	r3, [r7, #0]
 80034a2:	4b09      	ldr	r3, [pc, #36]	; (80034c8 <HAL_MspInit+0x4c>)
 80034a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a6:	4a08      	ldr	r2, [pc, #32]	; (80034c8 <HAL_MspInit+0x4c>)
 80034a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034ac:	6413      	str	r3, [r2, #64]	; 0x40
 80034ae:	4b06      	ldr	r3, [pc, #24]	; (80034c8 <HAL_MspInit+0x4c>)
 80034b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034b6:	603b      	str	r3, [r7, #0]
 80034b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034ba:	bf00      	nop
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	40023800 	.word	0x40023800

080034cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034cc:	b480      	push	{r7}
 80034ce:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80034d0:	bf00      	nop
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr

080034da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034da:	b480      	push	{r7}
 80034dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034de:	e7fe      	b.n	80034de <HardFault_Handler+0x4>

080034e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034e4:	e7fe      	b.n	80034e4 <MemManage_Handler+0x4>

080034e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034e6:	b480      	push	{r7}
 80034e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034ea:	e7fe      	b.n	80034ea <BusFault_Handler+0x4>

080034ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034ec:	b480      	push	{r7}
 80034ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034f0:	e7fe      	b.n	80034f0 <UsageFault_Handler+0x4>

080034f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034f2:	b480      	push	{r7}
 80034f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034f6:	bf00      	nop
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr

08003500 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003504:	bf00      	nop
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr

0800350e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800350e:	b480      	push	{r7}
 8003510:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003512:	bf00      	nop
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003520:	f000 fcca 	bl	8003eb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003524:	bf00      	nop
 8003526:	bd80      	pop	{r7, pc}

08003528 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800352c:	4802      	ldr	r0, [pc, #8]	; (8003538 <DMA1_Stream1_IRQHandler+0x10>)
 800352e:	f002 f943 	bl	80057b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003532:	bf00      	nop
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	20000740 	.word	0x20000740

0800353c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003540:	4802      	ldr	r0, [pc, #8]	; (800354c <CAN1_RX0_IRQHandler+0x10>)
 8003542:	f001 fb1f 	bl	8004b84 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003546:	bf00      	nop
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	20000374 	.word	0x20000374

08003550 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003554:	2080      	movs	r0, #128	; 0x80
 8003556:	f002 ff1d 	bl	8006394 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800355a:	bf00      	nop
 800355c:	bd80      	pop	{r7, pc}
	...

08003560 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003564:	4b08      	ldr	r3, [pc, #32]	; (8003588 <SystemInit+0x28>)
 8003566:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800356a:	4a07      	ldr	r2, [pc, #28]	; (8003588 <SystemInit+0x28>)
 800356c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003570:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003574:	4b04      	ldr	r3, [pc, #16]	; (8003588 <SystemInit+0x28>)
 8003576:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800357a:	609a      	str	r2, [r3, #8]
#endif
}
 800357c:	bf00      	nop
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	e000ed00 	.word	0xe000ed00

0800358c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b096      	sub	sp, #88	; 0x58
 8003590:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003592:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003596:	2200      	movs	r2, #0
 8003598:	601a      	str	r2, [r3, #0]
 800359a:	605a      	str	r2, [r3, #4]
 800359c:	609a      	str	r2, [r3, #8]
 800359e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035a0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80035a4:	2200      	movs	r2, #0
 80035a6:	601a      	str	r2, [r3, #0]
 80035a8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80035aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80035ae:	2200      	movs	r2, #0
 80035b0:	601a      	str	r2, [r3, #0]
 80035b2:	605a      	str	r2, [r3, #4]
 80035b4:	609a      	str	r2, [r3, #8]
 80035b6:	60da      	str	r2, [r3, #12]
 80035b8:	611a      	str	r2, [r3, #16]
 80035ba:	615a      	str	r2, [r3, #20]
 80035bc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80035be:	1d3b      	adds	r3, r7, #4
 80035c0:	2220      	movs	r2, #32
 80035c2:	2100      	movs	r1, #0
 80035c4:	4618      	mov	r0, r3
 80035c6:	f008 fc3f 	bl	800be48 <memset>

  htim1.Instance = TIM1;
 80035ca:	4b3e      	ldr	r3, [pc, #248]	; (80036c4 <MX_TIM1_Init+0x138>)
 80035cc:	4a3e      	ldr	r2, [pc, #248]	; (80036c8 <MX_TIM1_Init+0x13c>)
 80035ce:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 180-1;
 80035d0:	4b3c      	ldr	r3, [pc, #240]	; (80036c4 <MX_TIM1_Init+0x138>)
 80035d2:	22b3      	movs	r2, #179	; 0xb3
 80035d4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035d6:	4b3b      	ldr	r3, [pc, #236]	; (80036c4 <MX_TIM1_Init+0x138>)
 80035d8:	2200      	movs	r2, #0
 80035da:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 80035dc:	4b39      	ldr	r3, [pc, #228]	; (80036c4 <MX_TIM1_Init+0x138>)
 80035de:	2263      	movs	r2, #99	; 0x63
 80035e0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035e2:	4b38      	ldr	r3, [pc, #224]	; (80036c4 <MX_TIM1_Init+0x138>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80035e8:	4b36      	ldr	r3, [pc, #216]	; (80036c4 <MX_TIM1_Init+0x138>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035ee:	4b35      	ldr	r3, [pc, #212]	; (80036c4 <MX_TIM1_Init+0x138>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80035f4:	4833      	ldr	r0, [pc, #204]	; (80036c4 <MX_TIM1_Init+0x138>)
 80035f6:	f005 fb2d 	bl	8008c54 <HAL_TIM_Base_Init>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d001      	beq.n	8003604 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8003600:	f7ff fb0e 	bl	8002c20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003604:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003608:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800360a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800360e:	4619      	mov	r1, r3
 8003610:	482c      	ldr	r0, [pc, #176]	; (80036c4 <MX_TIM1_Init+0x138>)
 8003612:	f006 faab 	bl	8009b6c <HAL_TIM_ConfigClockSource>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d001      	beq.n	8003620 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 800361c:	f7ff fb00 	bl	8002c20 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003620:	4828      	ldr	r0, [pc, #160]	; (80036c4 <MX_TIM1_Init+0x138>)
 8003622:	f005 fc6d 	bl	8008f00 <HAL_TIM_PWM_Init>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d001      	beq.n	8003630 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800362c:	f7ff faf8 	bl	8002c20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003630:	2300      	movs	r3, #0
 8003632:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003634:	2300      	movs	r3, #0
 8003636:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003638:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800363c:	4619      	mov	r1, r3
 800363e:	4821      	ldr	r0, [pc, #132]	; (80036c4 <MX_TIM1_Init+0x138>)
 8003640:	f007 fb32 	bl	800aca8 <HAL_TIMEx_MasterConfigSynchronization>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800364a:	f7ff fae9 	bl	8002c20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800364e:	2360      	movs	r3, #96	; 0x60
 8003650:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003652:	2300      	movs	r3, #0
 8003654:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003656:	2300      	movs	r3, #0
 8003658:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800365a:	2300      	movs	r3, #0
 800365c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800365e:	2300      	movs	r3, #0
 8003660:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003662:	2300      	movs	r3, #0
 8003664:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003666:	2300      	movs	r3, #0
 8003668:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800366a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800366e:	2204      	movs	r2, #4
 8003670:	4619      	mov	r1, r3
 8003672:	4814      	ldr	r0, [pc, #80]	; (80036c4 <MX_TIM1_Init+0x138>)
 8003674:	f006 f89e 	bl	80097b4 <HAL_TIM_PWM_ConfigChannel>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800367e:	f7ff facf 	bl	8002c20 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003682:	2300      	movs	r3, #0
 8003684:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003686:	2300      	movs	r3, #0
 8003688:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800368a:	2300      	movs	r3, #0
 800368c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800368e:	2300      	movs	r3, #0
 8003690:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003692:	2300      	movs	r3, #0
 8003694:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003696:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800369a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800369c:	2300      	movs	r3, #0
 800369e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80036a0:	1d3b      	adds	r3, r7, #4
 80036a2:	4619      	mov	r1, r3
 80036a4:	4807      	ldr	r0, [pc, #28]	; (80036c4 <MX_TIM1_Init+0x138>)
 80036a6:	f007 fbdd 	bl	800ae64 <HAL_TIMEx_ConfigBreakDeadTime>
 80036aa:	4603      	mov	r3, r0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d001      	beq.n	80036b4 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80036b0:	f7ff fab6 	bl	8002c20 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80036b4:	4803      	ldr	r0, [pc, #12]	; (80036c4 <MX_TIM1_Init+0x138>)
 80036b6:	f000 fa2b 	bl	8003b10 <HAL_TIM_MspPostInit>

}
 80036ba:	bf00      	nop
 80036bc:	3758      	adds	r7, #88	; 0x58
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	200006c0 	.word	0x200006c0
 80036c8:	40010000 	.word	0x40010000

080036cc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b08a      	sub	sp, #40	; 0x28
 80036d0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80036d2:	f107 0318 	add.w	r3, r7, #24
 80036d6:	2200      	movs	r2, #0
 80036d8:	601a      	str	r2, [r3, #0]
 80036da:	605a      	str	r2, [r3, #4]
 80036dc:	609a      	str	r2, [r3, #8]
 80036de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036e0:	f107 0310 	add.w	r3, r7, #16
 80036e4:	2200      	movs	r2, #0
 80036e6:	601a      	str	r2, [r3, #0]
 80036e8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80036ea:	463b      	mov	r3, r7
 80036ec:	2200      	movs	r2, #0
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	605a      	str	r2, [r3, #4]
 80036f2:	609a      	str	r2, [r3, #8]
 80036f4:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 80036f6:	4b31      	ldr	r3, [pc, #196]	; (80037bc <MX_TIM2_Init+0xf0>)
 80036f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80036fc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 180-1;
 80036fe:	4b2f      	ldr	r3, [pc, #188]	; (80037bc <MX_TIM2_Init+0xf0>)
 8003700:	22b3      	movs	r2, #179	; 0xb3
 8003702:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003704:	4b2d      	ldr	r3, [pc, #180]	; (80037bc <MX_TIM2_Init+0xf0>)
 8003706:	2200      	movs	r2, #0
 8003708:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536-1;
 800370a:	4b2c      	ldr	r3, [pc, #176]	; (80037bc <MX_TIM2_Init+0xf0>)
 800370c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003710:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003712:	4b2a      	ldr	r3, [pc, #168]	; (80037bc <MX_TIM2_Init+0xf0>)
 8003714:	2200      	movs	r2, #0
 8003716:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003718:	4b28      	ldr	r3, [pc, #160]	; (80037bc <MX_TIM2_Init+0xf0>)
 800371a:	2200      	movs	r2, #0
 800371c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800371e:	4827      	ldr	r0, [pc, #156]	; (80037bc <MX_TIM2_Init+0xf0>)
 8003720:	f005 fa98 	bl	8008c54 <HAL_TIM_Base_Init>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 800372a:	f7ff fa79 	bl	8002c20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800372e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003732:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003734:	f107 0318 	add.w	r3, r7, #24
 8003738:	4619      	mov	r1, r3
 800373a:	4820      	ldr	r0, [pc, #128]	; (80037bc <MX_TIM2_Init+0xf0>)
 800373c:	f006 fa16 	bl	8009b6c <HAL_TIM_ConfigClockSource>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d001      	beq.n	800374a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8003746:	f7ff fa6b 	bl	8002c20 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800374a:	481c      	ldr	r0, [pc, #112]	; (80037bc <MX_TIM2_Init+0xf0>)
 800374c:	f005 fda8 	bl	80092a0 <HAL_TIM_IC_Init>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003756:	f7ff fa63 	bl	8002c20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800375a:	2300      	movs	r3, #0
 800375c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800375e:	2300      	movs	r3, #0
 8003760:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003762:	f107 0310 	add.w	r3, r7, #16
 8003766:	4619      	mov	r1, r3
 8003768:	4814      	ldr	r0, [pc, #80]	; (80037bc <MX_TIM2_Init+0xf0>)
 800376a:	f007 fa9d 	bl	800aca8 <HAL_TIMEx_MasterConfigSynchronization>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d001      	beq.n	8003778 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8003774:	f7ff fa54 	bl	8002c20 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003778:	2300      	movs	r3, #0
 800377a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800377c:	2301      	movs	r3, #1
 800377e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003780:	2300      	movs	r3, #0
 8003782:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003784:	2300      	movs	r3, #0
 8003786:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003788:	463b      	mov	r3, r7
 800378a:	2208      	movs	r2, #8
 800378c:	4619      	mov	r1, r3
 800378e:	480b      	ldr	r0, [pc, #44]	; (80037bc <MX_TIM2_Init+0xf0>)
 8003790:	f005 fe5c 	bl	800944c <HAL_TIM_IC_ConfigChannel>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d001      	beq.n	800379e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800379a:	f7ff fa41 	bl	8002c20 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 800379e:	463b      	mov	r3, r7
 80037a0:	220c      	movs	r2, #12
 80037a2:	4619      	mov	r1, r3
 80037a4:	4805      	ldr	r0, [pc, #20]	; (80037bc <MX_TIM2_Init+0xf0>)
 80037a6:	f005 fe51 	bl	800944c <HAL_TIM_IC_ConfigChannel>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d001      	beq.n	80037b4 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 80037b0:	f7ff fa36 	bl	8002c20 <Error_Handler>
  }

}
 80037b4:	bf00      	nop
 80037b6:	3728      	adds	r7, #40	; 0x28
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	20000700 	.word	0x20000700

080037c0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b08e      	sub	sp, #56	; 0x38
 80037c4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80037ca:	2200      	movs	r2, #0
 80037cc:	601a      	str	r2, [r3, #0]
 80037ce:	605a      	str	r2, [r3, #4]
 80037d0:	609a      	str	r2, [r3, #8]
 80037d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037d4:	f107 0320 	add.w	r3, r7, #32
 80037d8:	2200      	movs	r2, #0
 80037da:	601a      	str	r2, [r3, #0]
 80037dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80037de:	1d3b      	adds	r3, r7, #4
 80037e0:	2200      	movs	r2, #0
 80037e2:	601a      	str	r2, [r3, #0]
 80037e4:	605a      	str	r2, [r3, #4]
 80037e6:	609a      	str	r2, [r3, #8]
 80037e8:	60da      	str	r2, [r3, #12]
 80037ea:	611a      	str	r2, [r3, #16]
 80037ec:	615a      	str	r2, [r3, #20]
 80037ee:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 80037f0:	4b32      	ldr	r3, [pc, #200]	; (80038bc <MX_TIM3_Init+0xfc>)
 80037f2:	4a33      	ldr	r2, [pc, #204]	; (80038c0 <MX_TIM3_Init+0x100>)
 80037f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 80037f6:	4b31      	ldr	r3, [pc, #196]	; (80038bc <MX_TIM3_Init+0xfc>)
 80037f8:	2259      	movs	r2, #89	; 0x59
 80037fa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037fc:	4b2f      	ldr	r3, [pc, #188]	; (80038bc <MX_TIM3_Init+0xfc>)
 80037fe:	2200      	movs	r2, #0
 8003800:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 8003802:	4b2e      	ldr	r3, [pc, #184]	; (80038bc <MX_TIM3_Init+0xfc>)
 8003804:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8003808:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800380a:	4b2c      	ldr	r3, [pc, #176]	; (80038bc <MX_TIM3_Init+0xfc>)
 800380c:	2200      	movs	r2, #0
 800380e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003810:	4b2a      	ldr	r3, [pc, #168]	; (80038bc <MX_TIM3_Init+0xfc>)
 8003812:	2200      	movs	r2, #0
 8003814:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003816:	4829      	ldr	r0, [pc, #164]	; (80038bc <MX_TIM3_Init+0xfc>)
 8003818:	f005 fa1c 	bl	8008c54 <HAL_TIM_Base_Init>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8003822:	f7ff f9fd 	bl	8002c20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003826:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800382a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800382c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003830:	4619      	mov	r1, r3
 8003832:	4822      	ldr	r0, [pc, #136]	; (80038bc <MX_TIM3_Init+0xfc>)
 8003834:	f006 f99a 	bl	8009b6c <HAL_TIM_ConfigClockSource>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800383e:	f7ff f9ef 	bl	8002c20 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003842:	481e      	ldr	r0, [pc, #120]	; (80038bc <MX_TIM3_Init+0xfc>)
 8003844:	f005 fb5c 	bl	8008f00 <HAL_TIM_PWM_Init>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d001      	beq.n	8003852 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800384e:	f7ff f9e7 	bl	8002c20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003852:	2300      	movs	r3, #0
 8003854:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003856:	2300      	movs	r3, #0
 8003858:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800385a:	f107 0320 	add.w	r3, r7, #32
 800385e:	4619      	mov	r1, r3
 8003860:	4816      	ldr	r0, [pc, #88]	; (80038bc <MX_TIM3_Init+0xfc>)
 8003862:	f007 fa21 	bl	800aca8 <HAL_TIMEx_MasterConfigSynchronization>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d001      	beq.n	8003870 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800386c:	f7ff f9d8 	bl	8002c20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003870:	2360      	movs	r3, #96	; 0x60
 8003872:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8003874:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8003878:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800387a:	2300      	movs	r3, #0
 800387c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800387e:	2300      	movs	r3, #0
 8003880:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003882:	1d3b      	adds	r3, r7, #4
 8003884:	2200      	movs	r2, #0
 8003886:	4619      	mov	r1, r3
 8003888:	480c      	ldr	r0, [pc, #48]	; (80038bc <MX_TIM3_Init+0xfc>)
 800388a:	f005 ff93 	bl	80097b4 <HAL_TIM_PWM_ConfigChannel>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d001      	beq.n	8003898 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8003894:	f7ff f9c4 	bl	8002c20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003898:	1d3b      	adds	r3, r7, #4
 800389a:	2204      	movs	r2, #4
 800389c:	4619      	mov	r1, r3
 800389e:	4807      	ldr	r0, [pc, #28]	; (80038bc <MX_TIM3_Init+0xfc>)
 80038a0:	f005 ff88 	bl	80097b4 <HAL_TIM_PWM_ConfigChannel>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d001      	beq.n	80038ae <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 80038aa:	f7ff f9b9 	bl	8002c20 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 80038ae:	4803      	ldr	r0, [pc, #12]	; (80038bc <MX_TIM3_Init+0xfc>)
 80038b0:	f000 f92e 	bl	8003b10 <HAL_TIM_MspPostInit>

}
 80038b4:	bf00      	nop
 80038b6:	3738      	adds	r7, #56	; 0x38
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	20000680 	.word	0x20000680
 80038c0:	40000400 	.word	0x40000400

080038c4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b096      	sub	sp, #88	; 0x58
 80038c8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038ca:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80038ce:	2200      	movs	r2, #0
 80038d0:	601a      	str	r2, [r3, #0]
 80038d2:	605a      	str	r2, [r3, #4]
 80038d4:	609a      	str	r2, [r3, #8]
 80038d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038d8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80038dc:	2200      	movs	r2, #0
 80038de:	601a      	str	r2, [r3, #0]
 80038e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038e6:	2200      	movs	r2, #0
 80038e8:	601a      	str	r2, [r3, #0]
 80038ea:	605a      	str	r2, [r3, #4]
 80038ec:	609a      	str	r2, [r3, #8]
 80038ee:	60da      	str	r2, [r3, #12]
 80038f0:	611a      	str	r2, [r3, #16]
 80038f2:	615a      	str	r2, [r3, #20]
 80038f4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80038f6:	1d3b      	adds	r3, r7, #4
 80038f8:	2220      	movs	r2, #32
 80038fa:	2100      	movs	r1, #0
 80038fc:	4618      	mov	r0, r3
 80038fe:	f008 faa3 	bl	800be48 <memset>

  htim8.Instance = TIM8;
 8003902:	4b3d      	ldr	r3, [pc, #244]	; (80039f8 <MX_TIM8_Init+0x134>)
 8003904:	4a3d      	ldr	r2, [pc, #244]	; (80039fc <MX_TIM8_Init+0x138>)
 8003906:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 180-1;
 8003908:	4b3b      	ldr	r3, [pc, #236]	; (80039f8 <MX_TIM8_Init+0x134>)
 800390a:	22b3      	movs	r2, #179	; 0xb3
 800390c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800390e:	4b3a      	ldr	r3, [pc, #232]	; (80039f8 <MX_TIM8_Init+0x134>)
 8003910:	2200      	movs	r2, #0
 8003912:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100-1;
 8003914:	4b38      	ldr	r3, [pc, #224]	; (80039f8 <MX_TIM8_Init+0x134>)
 8003916:	2263      	movs	r2, #99	; 0x63
 8003918:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800391a:	4b37      	ldr	r3, [pc, #220]	; (80039f8 <MX_TIM8_Init+0x134>)
 800391c:	2200      	movs	r2, #0
 800391e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003920:	4b35      	ldr	r3, [pc, #212]	; (80039f8 <MX_TIM8_Init+0x134>)
 8003922:	2200      	movs	r2, #0
 8003924:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003926:	4b34      	ldr	r3, [pc, #208]	; (80039f8 <MX_TIM8_Init+0x134>)
 8003928:	2200      	movs	r2, #0
 800392a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800392c:	4832      	ldr	r0, [pc, #200]	; (80039f8 <MX_TIM8_Init+0x134>)
 800392e:	f005 f991 	bl	8008c54 <HAL_TIM_Base_Init>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d001      	beq.n	800393c <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8003938:	f7ff f972 	bl	8002c20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800393c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003940:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003942:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003946:	4619      	mov	r1, r3
 8003948:	482b      	ldr	r0, [pc, #172]	; (80039f8 <MX_TIM8_Init+0x134>)
 800394a:	f006 f90f 	bl	8009b6c <HAL_TIM_ConfigClockSource>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d001      	beq.n	8003958 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8003954:	f7ff f964 	bl	8002c20 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003958:	4827      	ldr	r0, [pc, #156]	; (80039f8 <MX_TIM8_Init+0x134>)
 800395a:	f005 fad1 	bl	8008f00 <HAL_TIM_PWM_Init>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d001      	beq.n	8003968 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8003964:	f7ff f95c 	bl	8002c20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003968:	2300      	movs	r3, #0
 800396a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800396c:	2300      	movs	r3, #0
 800396e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003970:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003974:	4619      	mov	r1, r3
 8003976:	4820      	ldr	r0, [pc, #128]	; (80039f8 <MX_TIM8_Init+0x134>)
 8003978:	f007 f996 	bl	800aca8 <HAL_TIMEx_MasterConfigSynchronization>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8003982:	f7ff f94d 	bl	8002c20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003986:	2360      	movs	r3, #96	; 0x60
 8003988:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800398a:	2300      	movs	r3, #0
 800398c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800398e:	2300      	movs	r3, #0
 8003990:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003992:	2300      	movs	r3, #0
 8003994:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003996:	2300      	movs	r3, #0
 8003998:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800399a:	2300      	movs	r3, #0
 800399c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800399e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039a2:	220c      	movs	r2, #12
 80039a4:	4619      	mov	r1, r3
 80039a6:	4814      	ldr	r0, [pc, #80]	; (80039f8 <MX_TIM8_Init+0x134>)
 80039a8:	f005 ff04 	bl	80097b4 <HAL_TIM_PWM_ConfigChannel>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 80039b2:	f7ff f935 	bl	8002c20 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80039b6:	2300      	movs	r3, #0
 80039b8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80039ba:	2300      	movs	r3, #0
 80039bc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80039be:	2300      	movs	r3, #0
 80039c0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80039c2:	2300      	movs	r3, #0
 80039c4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80039c6:	2300      	movs	r3, #0
 80039c8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80039ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80039ce:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80039d0:	2300      	movs	r3, #0
 80039d2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80039d4:	1d3b      	adds	r3, r7, #4
 80039d6:	4619      	mov	r1, r3
 80039d8:	4807      	ldr	r0, [pc, #28]	; (80039f8 <MX_TIM8_Init+0x134>)
 80039da:	f007 fa43 	bl	800ae64 <HAL_TIMEx_ConfigBreakDeadTime>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <MX_TIM8_Init+0x124>
  {
    Error_Handler();
 80039e4:	f7ff f91c 	bl	8002c20 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 80039e8:	4803      	ldr	r0, [pc, #12]	; (80039f8 <MX_TIM8_Init+0x134>)
 80039ea:	f000 f891 	bl	8003b10 <HAL_TIM_MspPostInit>

}
 80039ee:	bf00      	nop
 80039f0:	3758      	adds	r7, #88	; 0x58
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	20000640 	.word	0x20000640
 80039fc:	40010400 	.word	0x40010400

08003a00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b08c      	sub	sp, #48	; 0x30
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a08:	f107 031c 	add.w	r3, r7, #28
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	601a      	str	r2, [r3, #0]
 8003a10:	605a      	str	r2, [r3, #4]
 8003a12:	609a      	str	r2, [r3, #8]
 8003a14:	60da      	str	r2, [r3, #12]
 8003a16:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a37      	ldr	r2, [pc, #220]	; (8003afc <HAL_TIM_Base_MspInit+0xfc>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d10e      	bne.n	8003a40 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003a22:	2300      	movs	r3, #0
 8003a24:	61bb      	str	r3, [r7, #24]
 8003a26:	4b36      	ldr	r3, [pc, #216]	; (8003b00 <HAL_TIM_Base_MspInit+0x100>)
 8003a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a2a:	4a35      	ldr	r2, [pc, #212]	; (8003b00 <HAL_TIM_Base_MspInit+0x100>)
 8003a2c:	f043 0301 	orr.w	r3, r3, #1
 8003a30:	6453      	str	r3, [r2, #68]	; 0x44
 8003a32:	4b33      	ldr	r3, [pc, #204]	; (8003b00 <HAL_TIM_Base_MspInit+0x100>)
 8003a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	61bb      	str	r3, [r7, #24]
 8003a3c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8003a3e:	e059      	b.n	8003af4 <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM2)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a48:	d12d      	bne.n	8003aa6 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	617b      	str	r3, [r7, #20]
 8003a4e:	4b2c      	ldr	r3, [pc, #176]	; (8003b00 <HAL_TIM_Base_MspInit+0x100>)
 8003a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a52:	4a2b      	ldr	r2, [pc, #172]	; (8003b00 <HAL_TIM_Base_MspInit+0x100>)
 8003a54:	f043 0301 	orr.w	r3, r3, #1
 8003a58:	6413      	str	r3, [r2, #64]	; 0x40
 8003a5a:	4b29      	ldr	r3, [pc, #164]	; (8003b00 <HAL_TIM_Base_MspInit+0x100>)
 8003a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5e:	f003 0301 	and.w	r3, r3, #1
 8003a62:	617b      	str	r3, [r7, #20]
 8003a64:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a66:	2300      	movs	r3, #0
 8003a68:	613b      	str	r3, [r7, #16]
 8003a6a:	4b25      	ldr	r3, [pc, #148]	; (8003b00 <HAL_TIM_Base_MspInit+0x100>)
 8003a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a6e:	4a24      	ldr	r2, [pc, #144]	; (8003b00 <HAL_TIM_Base_MspInit+0x100>)
 8003a70:	f043 0302 	orr.w	r3, r3, #2
 8003a74:	6313      	str	r3, [r2, #48]	; 0x30
 8003a76:	4b22      	ldr	r3, [pc, #136]	; (8003b00 <HAL_TIM_Base_MspInit+0x100>)
 8003a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	613b      	str	r3, [r7, #16]
 8003a80:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ClimbSpeed_TIM2_CH3_Pin|ClimbSpeed_TIM2_CH4_Pin;
 8003a82:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003a86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a88:	2302      	movs	r3, #2
 8003a8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a90:	2300      	movs	r3, #0
 8003a92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003a94:	2301      	movs	r3, #1
 8003a96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a98:	f107 031c 	add.w	r3, r7, #28
 8003a9c:	4619      	mov	r1, r3
 8003a9e:	4819      	ldr	r0, [pc, #100]	; (8003b04 <HAL_TIM_Base_MspInit+0x104>)
 8003aa0:	f002 f8f4 	bl	8005c8c <HAL_GPIO_Init>
}
 8003aa4:	e026      	b.n	8003af4 <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM3)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a17      	ldr	r2, [pc, #92]	; (8003b08 <HAL_TIM_Base_MspInit+0x108>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d10e      	bne.n	8003ace <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	60fb      	str	r3, [r7, #12]
 8003ab4:	4b12      	ldr	r3, [pc, #72]	; (8003b00 <HAL_TIM_Base_MspInit+0x100>)
 8003ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab8:	4a11      	ldr	r2, [pc, #68]	; (8003b00 <HAL_TIM_Base_MspInit+0x100>)
 8003aba:	f043 0302 	orr.w	r3, r3, #2
 8003abe:	6413      	str	r3, [r2, #64]	; 0x40
 8003ac0:	4b0f      	ldr	r3, [pc, #60]	; (8003b00 <HAL_TIM_Base_MspInit+0x100>)
 8003ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac4:	f003 0302 	and.w	r3, r3, #2
 8003ac8:	60fb      	str	r3, [r7, #12]
 8003aca:	68fb      	ldr	r3, [r7, #12]
}
 8003acc:	e012      	b.n	8003af4 <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM8)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a0e      	ldr	r2, [pc, #56]	; (8003b0c <HAL_TIM_Base_MspInit+0x10c>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d10d      	bne.n	8003af4 <HAL_TIM_Base_MspInit+0xf4>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003ad8:	2300      	movs	r3, #0
 8003ada:	60bb      	str	r3, [r7, #8]
 8003adc:	4b08      	ldr	r3, [pc, #32]	; (8003b00 <HAL_TIM_Base_MspInit+0x100>)
 8003ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae0:	4a07      	ldr	r2, [pc, #28]	; (8003b00 <HAL_TIM_Base_MspInit+0x100>)
 8003ae2:	f043 0302 	orr.w	r3, r3, #2
 8003ae6:	6453      	str	r3, [r2, #68]	; 0x44
 8003ae8:	4b05      	ldr	r3, [pc, #20]	; (8003b00 <HAL_TIM_Base_MspInit+0x100>)
 8003aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aec:	f003 0302 	and.w	r3, r3, #2
 8003af0:	60bb      	str	r3, [r7, #8]
 8003af2:	68bb      	ldr	r3, [r7, #8]
}
 8003af4:	bf00      	nop
 8003af6:	3730      	adds	r7, #48	; 0x30
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	40010000 	.word	0x40010000
 8003b00:	40023800 	.word	0x40023800
 8003b04:	40020400 	.word	0x40020400
 8003b08:	40000400 	.word	0x40000400
 8003b0c:	40010400 	.word	0x40010400

08003b10 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b08a      	sub	sp, #40	; 0x28
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b18:	f107 0314 	add.w	r3, r7, #20
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	601a      	str	r2, [r3, #0]
 8003b20:	605a      	str	r2, [r3, #4]
 8003b22:	609a      	str	r2, [r3, #8]
 8003b24:	60da      	str	r2, [r3, #12]
 8003b26:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a37      	ldr	r2, [pc, #220]	; (8003c0c <HAL_TIM_MspPostInit+0xfc>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d11f      	bne.n	8003b72 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b32:	2300      	movs	r3, #0
 8003b34:	613b      	str	r3, [r7, #16]
 8003b36:	4b36      	ldr	r3, [pc, #216]	; (8003c10 <HAL_TIM_MspPostInit+0x100>)
 8003b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b3a:	4a35      	ldr	r2, [pc, #212]	; (8003c10 <HAL_TIM_MspPostInit+0x100>)
 8003b3c:	f043 0301 	orr.w	r3, r3, #1
 8003b40:	6313      	str	r3, [r2, #48]	; 0x30
 8003b42:	4b33      	ldr	r3, [pc, #204]	; (8003c10 <HAL_TIM_MspPostInit+0x100>)
 8003b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b46:	f003 0301 	and.w	r3, r3, #1
 8003b4a:	613b      	str	r3, [r7, #16]
 8003b4c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Climb_TIM1_CH2_Pin;
 8003b4e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b54:	2302      	movs	r3, #2
 8003b56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003b60:	2301      	movs	r3, #1
 8003b62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Climb_TIM1_CH2_GPIO_Port, &GPIO_InitStruct);
 8003b64:	f107 0314 	add.w	r3, r7, #20
 8003b68:	4619      	mov	r1, r3
 8003b6a:	482a      	ldr	r0, [pc, #168]	; (8003c14 <HAL_TIM_MspPostInit+0x104>)
 8003b6c:	f002 f88e 	bl	8005c8c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003b70:	e047      	b.n	8003c02 <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM3)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a28      	ldr	r2, [pc, #160]	; (8003c18 <HAL_TIM_MspPostInit+0x108>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d11e      	bne.n	8003bba <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	60fb      	str	r3, [r7, #12]
 8003b80:	4b23      	ldr	r3, [pc, #140]	; (8003c10 <HAL_TIM_MspPostInit+0x100>)
 8003b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b84:	4a22      	ldr	r2, [pc, #136]	; (8003c10 <HAL_TIM_MspPostInit+0x100>)
 8003b86:	f043 0304 	orr.w	r3, r3, #4
 8003b8a:	6313      	str	r3, [r2, #48]	; 0x30
 8003b8c:	4b20      	ldr	r3, [pc, #128]	; (8003c10 <HAL_TIM_MspPostInit+0x100>)
 8003b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b90:	f003 0304 	and.w	r3, r3, #4
 8003b94:	60fb      	str	r3, [r7, #12]
 8003b96:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Wheel_TIM3_CH1_Pin|Wheel_TIM3_CH2_Pin;
 8003b98:	23c0      	movs	r3, #192	; 0xc0
 8003b9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b9c:	2302      	movs	r3, #2
 8003b9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003ba8:	2302      	movs	r3, #2
 8003baa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bac:	f107 0314 	add.w	r3, r7, #20
 8003bb0:	4619      	mov	r1, r3
 8003bb2:	481a      	ldr	r0, [pc, #104]	; (8003c1c <HAL_TIM_MspPostInit+0x10c>)
 8003bb4:	f002 f86a 	bl	8005c8c <HAL_GPIO_Init>
}
 8003bb8:	e023      	b.n	8003c02 <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM8)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a18      	ldr	r2, [pc, #96]	; (8003c20 <HAL_TIM_MspPostInit+0x110>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d11e      	bne.n	8003c02 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	60bb      	str	r3, [r7, #8]
 8003bc8:	4b11      	ldr	r3, [pc, #68]	; (8003c10 <HAL_TIM_MspPostInit+0x100>)
 8003bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bcc:	4a10      	ldr	r2, [pc, #64]	; (8003c10 <HAL_TIM_MspPostInit+0x100>)
 8003bce:	f043 0304 	orr.w	r3, r3, #4
 8003bd2:	6313      	str	r3, [r2, #48]	; 0x30
 8003bd4:	4b0e      	ldr	r3, [pc, #56]	; (8003c10 <HAL_TIM_MspPostInit+0x100>)
 8003bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd8:	f003 0304 	and.w	r3, r3, #4
 8003bdc:	60bb      	str	r3, [r7, #8]
 8003bde:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Climb_TIM8_CH4_Pin;
 8003be0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003be4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003be6:	2302      	movs	r3, #2
 8003be8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bea:	2300      	movs	r3, #0
 8003bec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Climb_TIM8_CH4_GPIO_Port, &GPIO_InitStruct);
 8003bf6:	f107 0314 	add.w	r3, r7, #20
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	4807      	ldr	r0, [pc, #28]	; (8003c1c <HAL_TIM_MspPostInit+0x10c>)
 8003bfe:	f002 f845 	bl	8005c8c <HAL_GPIO_Init>
}
 8003c02:	bf00      	nop
 8003c04:	3728      	adds	r7, #40	; 0x28
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	40010000 	.word	0x40010000
 8003c10:	40023800 	.word	0x40023800
 8003c14:	40020000 	.word	0x40020000
 8003c18:	40000400 	.word	0x40000400
 8003c1c:	40020800 	.word	0x40020800
 8003c20:	40010400 	.word	0x40010400

08003c24 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8003c28:	4b11      	ldr	r3, [pc, #68]	; (8003c70 <MX_USART3_UART_Init+0x4c>)
 8003c2a:	4a12      	ldr	r2, [pc, #72]	; (8003c74 <MX_USART3_UART_Init+0x50>)
 8003c2c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003c2e:	4b10      	ldr	r3, [pc, #64]	; (8003c70 <MX_USART3_UART_Init+0x4c>)
 8003c30:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003c34:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003c36:	4b0e      	ldr	r3, [pc, #56]	; (8003c70 <MX_USART3_UART_Init+0x4c>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003c3c:	4b0c      	ldr	r3, [pc, #48]	; (8003c70 <MX_USART3_UART_Init+0x4c>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003c42:	4b0b      	ldr	r3, [pc, #44]	; (8003c70 <MX_USART3_UART_Init+0x4c>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003c48:	4b09      	ldr	r3, [pc, #36]	; (8003c70 <MX_USART3_UART_Init+0x4c>)
 8003c4a:	220c      	movs	r2, #12
 8003c4c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c4e:	4b08      	ldr	r3, [pc, #32]	; (8003c70 <MX_USART3_UART_Init+0x4c>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c54:	4b06      	ldr	r3, [pc, #24]	; (8003c70 <MX_USART3_UART_Init+0x4c>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003c5a:	4805      	ldr	r0, [pc, #20]	; (8003c70 <MX_USART3_UART_Init+0x4c>)
 8003c5c:	f007 f9ce 	bl	800affc <HAL_UART_Init>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003c66:	f7fe ffdb 	bl	8002c20 <Error_Handler>
  }

}
 8003c6a:	bf00      	nop
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	200007a0 	.word	0x200007a0
 8003c74:	40004800 	.word	0x40004800

08003c78 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b08a      	sub	sp, #40	; 0x28
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c80:	f107 0314 	add.w	r3, r7, #20
 8003c84:	2200      	movs	r2, #0
 8003c86:	601a      	str	r2, [r3, #0]
 8003c88:	605a      	str	r2, [r3, #4]
 8003c8a:	609a      	str	r2, [r3, #8]
 8003c8c:	60da      	str	r2, [r3, #12]
 8003c8e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a30      	ldr	r2, [pc, #192]	; (8003d58 <HAL_UART_MspInit+0xe0>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d15a      	bne.n	8003d50 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	613b      	str	r3, [r7, #16]
 8003c9e:	4b2f      	ldr	r3, [pc, #188]	; (8003d5c <HAL_UART_MspInit+0xe4>)
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca2:	4a2e      	ldr	r2, [pc, #184]	; (8003d5c <HAL_UART_MspInit+0xe4>)
 8003ca4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ca8:	6413      	str	r3, [r2, #64]	; 0x40
 8003caa:	4b2c      	ldr	r3, [pc, #176]	; (8003d5c <HAL_UART_MspInit+0xe4>)
 8003cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cb2:	613b      	str	r3, [r7, #16]
 8003cb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	60fb      	str	r3, [r7, #12]
 8003cba:	4b28      	ldr	r3, [pc, #160]	; (8003d5c <HAL_UART_MspInit+0xe4>)
 8003cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbe:	4a27      	ldr	r2, [pc, #156]	; (8003d5c <HAL_UART_MspInit+0xe4>)
 8003cc0:	f043 0308 	orr.w	r3, r3, #8
 8003cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8003cc6:	4b25      	ldr	r3, [pc, #148]	; (8003d5c <HAL_UART_MspInit+0xe4>)
 8003cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cca:	f003 0308 	and.w	r3, r3, #8
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = HubM_UART3_TX_Pin|HubM_UART3_RX_Pin;
 8003cd2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003cd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cd8:	2302      	movs	r3, #2
 8003cda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003ce4:	2307      	movs	r3, #7
 8003ce6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ce8:	f107 0314 	add.w	r3, r7, #20
 8003cec:	4619      	mov	r1, r3
 8003cee:	481c      	ldr	r0, [pc, #112]	; (8003d60 <HAL_UART_MspInit+0xe8>)
 8003cf0:	f001 ffcc 	bl	8005c8c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003cf4:	4b1b      	ldr	r3, [pc, #108]	; (8003d64 <HAL_UART_MspInit+0xec>)
 8003cf6:	4a1c      	ldr	r2, [pc, #112]	; (8003d68 <HAL_UART_MspInit+0xf0>)
 8003cf8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003cfa:	4b1a      	ldr	r3, [pc, #104]	; (8003d64 <HAL_UART_MspInit+0xec>)
 8003cfc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003d00:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d02:	4b18      	ldr	r3, [pc, #96]	; (8003d64 <HAL_UART_MspInit+0xec>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d08:	4b16      	ldr	r3, [pc, #88]	; (8003d64 <HAL_UART_MspInit+0xec>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003d0e:	4b15      	ldr	r3, [pc, #84]	; (8003d64 <HAL_UART_MspInit+0xec>)
 8003d10:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d14:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d16:	4b13      	ldr	r3, [pc, #76]	; (8003d64 <HAL_UART_MspInit+0xec>)
 8003d18:	2200      	movs	r2, #0
 8003d1a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d1c:	4b11      	ldr	r3, [pc, #68]	; (8003d64 <HAL_UART_MspInit+0xec>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8003d22:	4b10      	ldr	r3, [pc, #64]	; (8003d64 <HAL_UART_MspInit+0xec>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003d28:	4b0e      	ldr	r3, [pc, #56]	; (8003d64 <HAL_UART_MspInit+0xec>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d2e:	4b0d      	ldr	r3, [pc, #52]	; (8003d64 <HAL_UART_MspInit+0xec>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003d34:	480b      	ldr	r0, [pc, #44]	; (8003d64 <HAL_UART_MspInit+0xec>)
 8003d36:	f001 fabd 	bl	80052b4 <HAL_DMA_Init>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d001      	beq.n	8003d44 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8003d40:	f7fe ff6e 	bl	8002c20 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	4a07      	ldr	r2, [pc, #28]	; (8003d64 <HAL_UART_MspInit+0xec>)
 8003d48:	635a      	str	r2, [r3, #52]	; 0x34
 8003d4a:	4a06      	ldr	r2, [pc, #24]	; (8003d64 <HAL_UART_MspInit+0xec>)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003d50:	bf00      	nop
 8003d52:	3728      	adds	r7, #40	; 0x28
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	40004800 	.word	0x40004800
 8003d5c:	40023800 	.word	0x40023800
 8003d60:	40020c00 	.word	0x40020c00
 8003d64:	20000740 	.word	0x20000740
 8003d68:	40026028 	.word	0x40026028

08003d6c <wheelSpeedControl_Init>:

  joy_pos_buffer_cnt++;
}

void wheelSpeedControl_Init(WheelSpeed* wheel, float max_lin_speed, float max_ang_speed)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b085      	sub	sp, #20
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	ed87 0a02 	vstr	s0, [r7, #8]
 8003d78:	edc7 0a01 	vstr	s1, [r7, #4]
  wheel->stable_cnt = 0;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	611a      	str	r2, [r3, #16]
  wheel->cur_r = 0.0f;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f04f 0200 	mov.w	r2, #0
 8003d88:	605a      	str	r2, [r3, #4]
  wheel->cur_l = 0.0f;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f04f 0200 	mov.w	r2, #0
 8003d90:	601a      	str	r2, [r3, #0]
  wheel->pre_l= 0.0f;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	f04f 0200 	mov.w	r2, #0
 8003d98:	609a      	str	r2, [r3, #8]
  wheel->pre_r = 0.0f;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f04f 0200 	mov.w	r2, #0
 8003da0:	60da      	str	r2, [r3, #12]
  wheel->max_angular_speed = max_ang_speed;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	619a      	str	r2, [r3, #24]
  wheel->max_linear_speed = max_lin_speed;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	615a      	str	r2, [r3, #20]
  wheel->start_from_stationary = false;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2200      	movs	r2, #0
 8003db2:	771a      	strb	r2, [r3, #28]
}
 8003db4:	bf00      	nop
 8003db6:	3714      	adds	r7, #20
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003dc0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003df8 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003dc4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003dc6:	e003      	b.n	8003dd0 <LoopCopyDataInit>

08003dc8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003dc8:	4b0c      	ldr	r3, [pc, #48]	; (8003dfc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003dca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003dcc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003dce:	3104      	adds	r1, #4

08003dd0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003dd0:	480b      	ldr	r0, [pc, #44]	; (8003e00 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003dd2:	4b0c      	ldr	r3, [pc, #48]	; (8003e04 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003dd4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003dd6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003dd8:	d3f6      	bcc.n	8003dc8 <CopyDataInit>
  ldr  r2, =_sbss
 8003dda:	4a0b      	ldr	r2, [pc, #44]	; (8003e08 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003ddc:	e002      	b.n	8003de4 <LoopFillZerobss>

08003dde <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003dde:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003de0:	f842 3b04 	str.w	r3, [r2], #4

08003de4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003de4:	4b09      	ldr	r3, [pc, #36]	; (8003e0c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003de6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003de8:	d3f9      	bcc.n	8003dde <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003dea:	f7ff fbb9 	bl	8003560 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003dee:	f008 f807 	bl	800be00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003df2:	f7fe f859 	bl	8001ea8 <main>
  bx  lr    
 8003df6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003df8:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003dfc:	0800e0a8 	.word	0x0800e0a8
  ldr  r0, =_sdata
 8003e00:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003e04:	20000264 	.word	0x20000264
  ldr  r2, =_sbss
 8003e08:	20000268 	.word	0x20000268
  ldr  r3, = _ebss
 8003e0c:	200007e4 	.word	0x200007e4

08003e10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e10:	e7fe      	b.n	8003e10 <ADC_IRQHandler>
	...

08003e14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e18:	4b0e      	ldr	r3, [pc, #56]	; (8003e54 <HAL_Init+0x40>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a0d      	ldr	r2, [pc, #52]	; (8003e54 <HAL_Init+0x40>)
 8003e1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003e24:	4b0b      	ldr	r3, [pc, #44]	; (8003e54 <HAL_Init+0x40>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a0a      	ldr	r2, [pc, #40]	; (8003e54 <HAL_Init+0x40>)
 8003e2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e30:	4b08      	ldr	r3, [pc, #32]	; (8003e54 <HAL_Init+0x40>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a07      	ldr	r2, [pc, #28]	; (8003e54 <HAL_Init+0x40>)
 8003e36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e3c:	2003      	movs	r0, #3
 8003e3e:	f001 f9a1 	bl	8005184 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e42:	2000      	movs	r0, #0
 8003e44:	f000 f808 	bl	8003e58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e48:	f7ff fb18 	bl	800347c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	40023c00 	.word	0x40023c00

08003e58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e60:	4b12      	ldr	r3, [pc, #72]	; (8003eac <HAL_InitTick+0x54>)
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	4b12      	ldr	r3, [pc, #72]	; (8003eb0 <HAL_InitTick+0x58>)
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	4619      	mov	r1, r3
 8003e6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e76:	4618      	mov	r0, r3
 8003e78:	f001 f9e8 	bl	800524c <HAL_SYSTICK_Config>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d001      	beq.n	8003e86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e00e      	b.n	8003ea4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2b0f      	cmp	r3, #15
 8003e8a:	d80a      	bhi.n	8003ea2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	6879      	ldr	r1, [r7, #4]
 8003e90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e94:	f001 f996 	bl	80051c4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003e98:	4a06      	ldr	r2, [pc, #24]	; (8003eb4 <HAL_InitTick+0x5c>)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	e000      	b.n	8003ea4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3708      	adds	r7, #8
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	200001f0 	.word	0x200001f0
 8003eb0:	200001f8 	.word	0x200001f8
 8003eb4:	200001f4 	.word	0x200001f4

08003eb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ebc:	4b06      	ldr	r3, [pc, #24]	; (8003ed8 <HAL_IncTick+0x20>)
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	4b06      	ldr	r3, [pc, #24]	; (8003edc <HAL_IncTick+0x24>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4413      	add	r3, r2
 8003ec8:	4a04      	ldr	r2, [pc, #16]	; (8003edc <HAL_IncTick+0x24>)
 8003eca:	6013      	str	r3, [r2, #0]
}
 8003ecc:	bf00      	nop
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	200001f8 	.word	0x200001f8
 8003edc:	200007e0 	.word	0x200007e0

08003ee0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
  return uwTick;
 8003ee4:	4b03      	ldr	r3, [pc, #12]	; (8003ef4 <HAL_GetTick+0x14>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	200007e0 	.word	0x200007e0

08003ef8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b084      	sub	sp, #16
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f00:	f7ff ffee 	bl	8003ee0 <HAL_GetTick>
 8003f04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f10:	d005      	beq.n	8003f1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f12:	4b0a      	ldr	r3, [pc, #40]	; (8003f3c <HAL_Delay+0x44>)
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	461a      	mov	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003f1e:	bf00      	nop
 8003f20:	f7ff ffde 	bl	8003ee0 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	68fa      	ldr	r2, [r7, #12]
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d8f7      	bhi.n	8003f20 <HAL_Delay+0x28>
  {
  }
}
 8003f30:	bf00      	nop
 8003f32:	bf00      	nop
 8003f34:	3710      	adds	r7, #16
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	200001f8 	.word	0x200001f8

08003f40 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e20e      	b.n	8004370 <HAL_CAN_Init+0x430>
  }

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4aa0      	ldr	r2, [pc, #640]	; (80041d8 <HAL_CAN_Init+0x298>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d009      	beq.n	8003f70 <HAL_CAN_Init+0x30>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a9e      	ldr	r2, [pc, #632]	; (80041dc <HAL_CAN_Init+0x29c>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d004      	beq.n	8003f70 <HAL_CAN_Init+0x30>
 8003f66:	f240 111d 	movw	r1, #285	; 0x11d
 8003f6a:	489d      	ldr	r0, [pc, #628]	; (80041e0 <HAL_CAN_Init+0x2a0>)
 8003f6c:	f7fe fe5f 	bl	8002c2e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.TimeTriggeredMode));
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	7e1b      	ldrb	r3, [r3, #24]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d008      	beq.n	8003f8a <HAL_CAN_Init+0x4a>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	7e1b      	ldrb	r3, [r3, #24]
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d004      	beq.n	8003f8a <HAL_CAN_Init+0x4a>
 8003f80:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8003f84:	4896      	ldr	r0, [pc, #600]	; (80041e0 <HAL_CAN_Init+0x2a0>)
 8003f86:	f7fe fe52 	bl	8002c2e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoBusOff));
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	7e5b      	ldrb	r3, [r3, #25]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d008      	beq.n	8003fa4 <HAL_CAN_Init+0x64>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	7e5b      	ldrb	r3, [r3, #25]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d004      	beq.n	8003fa4 <HAL_CAN_Init+0x64>
 8003f9a:	f240 111f 	movw	r1, #287	; 0x11f
 8003f9e:	4890      	ldr	r0, [pc, #576]	; (80041e0 <HAL_CAN_Init+0x2a0>)
 8003fa0:	f7fe fe45 	bl	8002c2e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoWakeUp));
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	7e9b      	ldrb	r3, [r3, #26]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d008      	beq.n	8003fbe <HAL_CAN_Init+0x7e>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	7e9b      	ldrb	r3, [r3, #26]
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d004      	beq.n	8003fbe <HAL_CAN_Init+0x7e>
 8003fb4:	f44f 7190 	mov.w	r1, #288	; 0x120
 8003fb8:	4889      	ldr	r0, [pc, #548]	; (80041e0 <HAL_CAN_Init+0x2a0>)
 8003fba:	f7fe fe38 	bl	8002c2e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoRetransmission));
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	7edb      	ldrb	r3, [r3, #27]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d008      	beq.n	8003fd8 <HAL_CAN_Init+0x98>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	7edb      	ldrb	r3, [r3, #27]
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d004      	beq.n	8003fd8 <HAL_CAN_Init+0x98>
 8003fce:	f240 1121 	movw	r1, #289	; 0x121
 8003fd2:	4883      	ldr	r0, [pc, #524]	; (80041e0 <HAL_CAN_Init+0x2a0>)
 8003fd4:	f7fe fe2b 	bl	8002c2e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.ReceiveFifoLocked));
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	7f1b      	ldrb	r3, [r3, #28]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d008      	beq.n	8003ff2 <HAL_CAN_Init+0xb2>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	7f1b      	ldrb	r3, [r3, #28]
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d004      	beq.n	8003ff2 <HAL_CAN_Init+0xb2>
 8003fe8:	f44f 7191 	mov.w	r1, #290	; 0x122
 8003fec:	487c      	ldr	r0, [pc, #496]	; (80041e0 <HAL_CAN_Init+0x2a0>)
 8003fee:	f7fe fe1e 	bl	8002c2e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.TransmitFifoPriority));
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	7f5b      	ldrb	r3, [r3, #29]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d008      	beq.n	800400c <HAL_CAN_Init+0xcc>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	7f5b      	ldrb	r3, [r3, #29]
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d004      	beq.n	800400c <HAL_CAN_Init+0xcc>
 8004002:	f240 1123 	movw	r1, #291	; 0x123
 8004006:	4876      	ldr	r0, [pc, #472]	; (80041e0 <HAL_CAN_Init+0x2a0>)
 8004008:	f7fe fe11 	bl	8002c2e <assert_failed>
  assert_param(IS_CAN_MODE(hcan->Init.Mode));
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d013      	beq.n	800403c <HAL_CAN_Init+0xfc>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800401c:	d00e      	beq.n	800403c <HAL_CAN_Init+0xfc>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004026:	d009      	beq.n	800403c <HAL_CAN_Init+0xfc>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8004030:	d004      	beq.n	800403c <HAL_CAN_Init+0xfc>
 8004032:	f44f 7192 	mov.w	r1, #292	; 0x124
 8004036:	486a      	ldr	r0, [pc, #424]	; (80041e0 <HAL_CAN_Init+0x2a0>)
 8004038:	f7fe fdf9 	bl	8002c2e <assert_failed>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d013      	beq.n	800406c <HAL_CAN_Init+0x12c>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800404c:	d00e      	beq.n	800406c <HAL_CAN_Init+0x12c>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004056:	d009      	beq.n	800406c <HAL_CAN_Init+0x12c>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004060:	d004      	beq.n	800406c <HAL_CAN_Init+0x12c>
 8004062:	f240 1125 	movw	r1, #293	; 0x125
 8004066:	485e      	ldr	r0, [pc, #376]	; (80041e0 <HAL_CAN_Init+0x2a0>)
 8004068:	f7fe fde1 	bl	8002c2e <assert_failed>
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	691b      	ldr	r3, [r3, #16]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d04f      	beq.n	8004114 <HAL_CAN_Init+0x1d4>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800407c:	d04a      	beq.n	8004114 <HAL_CAN_Init+0x1d4>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	691b      	ldr	r3, [r3, #16]
 8004082:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004086:	d045      	beq.n	8004114 <HAL_CAN_Init+0x1d4>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	691b      	ldr	r3, [r3, #16]
 800408c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004090:	d040      	beq.n	8004114 <HAL_CAN_Init+0x1d4>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800409a:	d03b      	beq.n	8004114 <HAL_CAN_Init+0x1d4>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	691b      	ldr	r3, [r3, #16]
 80040a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80040a4:	d036      	beq.n	8004114 <HAL_CAN_Init+0x1d4>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	691b      	ldr	r3, [r3, #16]
 80040aa:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80040ae:	d031      	beq.n	8004114 <HAL_CAN_Init+0x1d4>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	691b      	ldr	r3, [r3, #16]
 80040b4:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 80040b8:	d02c      	beq.n	8004114 <HAL_CAN_Init+0x1d4>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	691b      	ldr	r3, [r3, #16]
 80040be:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80040c2:	d027      	beq.n	8004114 <HAL_CAN_Init+0x1d4>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	691b      	ldr	r3, [r3, #16]
 80040c8:	f5b3 2f10 	cmp.w	r3, #589824	; 0x90000
 80040cc:	d022      	beq.n	8004114 <HAL_CAN_Init+0x1d4>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 80040d6:	d01d      	beq.n	8004114 <HAL_CAN_Init+0x1d4>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	691b      	ldr	r3, [r3, #16]
 80040dc:	f5b3 2f30 	cmp.w	r3, #720896	; 0xb0000
 80040e0:	d018      	beq.n	8004114 <HAL_CAN_Init+0x1d4>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	691b      	ldr	r3, [r3, #16]
 80040e6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80040ea:	d013      	beq.n	8004114 <HAL_CAN_Init+0x1d4>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	f5b3 2f50 	cmp.w	r3, #851968	; 0xd0000
 80040f4:	d00e      	beq.n	8004114 <HAL_CAN_Init+0x1d4>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80040fe:	d009      	beq.n	8004114 <HAL_CAN_Init+0x1d4>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	691b      	ldr	r3, [r3, #16]
 8004104:	f5b3 2f70 	cmp.w	r3, #983040	; 0xf0000
 8004108:	d004      	beq.n	8004114 <HAL_CAN_Init+0x1d4>
 800410a:	f44f 7193 	mov.w	r1, #294	; 0x126
 800410e:	4834      	ldr	r0, [pc, #208]	; (80041e0 <HAL_CAN_Init+0x2a0>)
 8004110:	f7fe fd8d 	bl	8002c2e <assert_failed>
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	695b      	ldr	r3, [r3, #20]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d027      	beq.n	800416c <HAL_CAN_Init+0x22c>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	695b      	ldr	r3, [r3, #20]
 8004120:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004124:	d022      	beq.n	800416c <HAL_CAN_Init+0x22c>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	695b      	ldr	r3, [r3, #20]
 800412a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800412e:	d01d      	beq.n	800416c <HAL_CAN_Init+0x22c>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	695b      	ldr	r3, [r3, #20]
 8004134:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004138:	d018      	beq.n	800416c <HAL_CAN_Init+0x22c>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	695b      	ldr	r3, [r3, #20]
 800413e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004142:	d013      	beq.n	800416c <HAL_CAN_Init+0x22c>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	695b      	ldr	r3, [r3, #20]
 8004148:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 800414c:	d00e      	beq.n	800416c <HAL_CAN_Init+0x22c>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	695b      	ldr	r3, [r3, #20]
 8004152:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004156:	d009      	beq.n	800416c <HAL_CAN_Init+0x22c>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	695b      	ldr	r3, [r3, #20]
 800415c:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 8004160:	d004      	beq.n	800416c <HAL_CAN_Init+0x22c>
 8004162:	f240 1127 	movw	r1, #295	; 0x127
 8004166:	481e      	ldr	r0, [pc, #120]	; (80041e0 <HAL_CAN_Init+0x2a0>)
 8004168:	f7fe fd61 	bl	8002c2e <assert_failed>
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d004      	beq.n	800417e <HAL_CAN_Init+0x23e>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800417c:	d904      	bls.n	8004188 <HAL_CAN_Init+0x248>
 800417e:	f44f 7194 	mov.w	r1, #296	; 0x128
 8004182:	4817      	ldr	r0, [pc, #92]	; (80041e0 <HAL_CAN_Init+0x2a0>)
 8004184:	f7fe fd53 	bl	8002c2e <assert_failed>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800418e:	b2db      	uxtb	r3, r3
 8004190:	2b00      	cmp	r3, #0
 8004192:	d102      	bne.n	800419a <HAL_CAN_Init+0x25a>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f7fd fb97 	bl	80018c8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f022 0202 	bic.w	r2, r2, #2
 80041a8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041aa:	f7ff fe99 	bl	8003ee0 <HAL_GetTick>
 80041ae:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80041b0:	e018      	b.n	80041e4 <HAL_CAN_Init+0x2a4>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80041b2:	f7ff fe95 	bl	8003ee0 <HAL_GetTick>
 80041b6:	4602      	mov	r2, r0
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	2b0a      	cmp	r3, #10
 80041be:	d911      	bls.n	80041e4 <HAL_CAN_Init+0x2a4>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2205      	movs	r2, #5
 80041d0:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e0cb      	b.n	8004370 <HAL_CAN_Init+0x430>
 80041d8:	40006400 	.word	0x40006400
 80041dc:	40006800 	.word	0x40006800
 80041e0:	0800db78 	.word	0x0800db78
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d1df      	bne.n	80041b2 <HAL_CAN_Init+0x272>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f042 0201 	orr.w	r2, r2, #1
 8004200:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004202:	f7ff fe6d 	bl	8003ee0 <HAL_GetTick>
 8004206:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004208:	e012      	b.n	8004230 <HAL_CAN_Init+0x2f0>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800420a:	f7ff fe69 	bl	8003ee0 <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	2b0a      	cmp	r3, #10
 8004216:	d90b      	bls.n	8004230 <HAL_CAN_Init+0x2f0>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2205      	movs	r2, #5
 8004228:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e09f      	b.n	8004370 <HAL_CAN_Init+0x430>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f003 0301 	and.w	r3, r3, #1
 800423a:	2b00      	cmp	r3, #0
 800423c:	d0e5      	beq.n	800420a <HAL_CAN_Init+0x2ca>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	7e1b      	ldrb	r3, [r3, #24]
 8004242:	2b01      	cmp	r3, #1
 8004244:	d108      	bne.n	8004258 <HAL_CAN_Init+0x318>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004254:	601a      	str	r2, [r3, #0]
 8004256:	e007      	b.n	8004268 <HAL_CAN_Init+0x328>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004266:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	7e5b      	ldrb	r3, [r3, #25]
 800426c:	2b01      	cmp	r3, #1
 800426e:	d108      	bne.n	8004282 <HAL_CAN_Init+0x342>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	e007      	b.n	8004292 <HAL_CAN_Init+0x352>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004290:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	7e9b      	ldrb	r3, [r3, #26]
 8004296:	2b01      	cmp	r3, #1
 8004298:	d108      	bne.n	80042ac <HAL_CAN_Init+0x36c>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f042 0220 	orr.w	r2, r2, #32
 80042a8:	601a      	str	r2, [r3, #0]
 80042aa:	e007      	b.n	80042bc <HAL_CAN_Init+0x37c>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f022 0220 	bic.w	r2, r2, #32
 80042ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	7edb      	ldrb	r3, [r3, #27]
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d108      	bne.n	80042d6 <HAL_CAN_Init+0x396>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f022 0210 	bic.w	r2, r2, #16
 80042d2:	601a      	str	r2, [r3, #0]
 80042d4:	e007      	b.n	80042e6 <HAL_CAN_Init+0x3a6>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f042 0210 	orr.w	r2, r2, #16
 80042e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	7f1b      	ldrb	r3, [r3, #28]
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d108      	bne.n	8004300 <HAL_CAN_Init+0x3c0>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f042 0208 	orr.w	r2, r2, #8
 80042fc:	601a      	str	r2, [r3, #0]
 80042fe:	e007      	b.n	8004310 <HAL_CAN_Init+0x3d0>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f022 0208 	bic.w	r2, r2, #8
 800430e:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	7f5b      	ldrb	r3, [r3, #29]
 8004314:	2b01      	cmp	r3, #1
 8004316:	d108      	bne.n	800432a <HAL_CAN_Init+0x3ea>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f042 0204 	orr.w	r2, r2, #4
 8004326:	601a      	str	r2, [r3, #0]
 8004328:	e007      	b.n	800433a <HAL_CAN_Init+0x3fa>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0204 	bic.w	r2, r2, #4
 8004338:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	689a      	ldr	r2, [r3, #8]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	431a      	orrs	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	431a      	orrs	r2, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	ea42 0103 	orr.w	r1, r2, r3
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	1e5a      	subs	r2, r3, #1
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	430a      	orrs	r2, r1
 800435e:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2201      	movs	r2, #1
 800436a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800436e:	2300      	movs	r3, #0
}
 8004370:	4618      	mov	r0, r3
 8004372:	3710      	adds	r7, #16
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}

08004378 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b086      	sub	sp, #24
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800438e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004390:	7cfb      	ldrb	r3, [r7, #19]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d003      	beq.n	800439e <HAL_CAN_ConfigFilter+0x26>
 8004396:	7cfb      	ldrb	r3, [r7, #19]
 8004398:	2b02      	cmp	r3, #2
 800439a:	f040 812c 	bne.w	80045f6 <HAL_CAN_ConfigFilter+0x27e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterIdHigh));
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043a6:	d304      	bcc.n	80043b2 <HAL_CAN_ConfigFilter+0x3a>
 80043a8:	f44f 7154 	mov.w	r1, #848	; 0x350
 80043ac:	4897      	ldr	r0, [pc, #604]	; (800460c <HAL_CAN_ConfigFilter+0x294>)
 80043ae:	f7fe fc3e 	bl	8002c2e <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterIdLow));
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043ba:	d304      	bcc.n	80043c6 <HAL_CAN_ConfigFilter+0x4e>
 80043bc:	f240 3151 	movw	r1, #849	; 0x351
 80043c0:	4892      	ldr	r0, [pc, #584]	; (800460c <HAL_CAN_ConfigFilter+0x294>)
 80043c2:	f7fe fc34 	bl	8002c2e <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterMaskIdHigh));
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043ce:	d304      	bcc.n	80043da <HAL_CAN_ConfigFilter+0x62>
 80043d0:	f240 3152 	movw	r1, #850	; 0x352
 80043d4:	488d      	ldr	r0, [pc, #564]	; (800460c <HAL_CAN_ConfigFilter+0x294>)
 80043d6:	f7fe fc2a 	bl	8002c2e <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterMaskIdLow));
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043e2:	d304      	bcc.n	80043ee <HAL_CAN_ConfigFilter+0x76>
 80043e4:	f240 3153 	movw	r1, #851	; 0x353
 80043e8:	4888      	ldr	r0, [pc, #544]	; (800460c <HAL_CAN_ConfigFilter+0x294>)
 80043ea:	f7fe fc20 	bl	8002c2e <assert_failed>
    assert_param(IS_CAN_FILTER_MODE(sFilterConfig->FilterMode));
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d008      	beq.n	8004408 <HAL_CAN_ConfigFilter+0x90>
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	699b      	ldr	r3, [r3, #24]
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d004      	beq.n	8004408 <HAL_CAN_ConfigFilter+0x90>
 80043fe:	f44f 7155 	mov.w	r1, #852	; 0x354
 8004402:	4882      	ldr	r0, [pc, #520]	; (800460c <HAL_CAN_ConfigFilter+0x294>)
 8004404:	f7fe fc13 	bl	8002c2e <assert_failed>
    assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	69db      	ldr	r3, [r3, #28]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d008      	beq.n	8004422 <HAL_CAN_ConfigFilter+0xaa>
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	69db      	ldr	r3, [r3, #28]
 8004414:	2b01      	cmp	r3, #1
 8004416:	d004      	beq.n	8004422 <HAL_CAN_ConfigFilter+0xaa>
 8004418:	f240 3155 	movw	r1, #853	; 0x355
 800441c:	487b      	ldr	r0, [pc, #492]	; (800460c <HAL_CAN_ConfigFilter+0x294>)
 800441e:	f7fe fc06 	bl	8002c2e <assert_failed>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d008      	beq.n	800443c <HAL_CAN_ConfigFilter+0xc4>
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	2b01      	cmp	r3, #1
 8004430:	d004      	beq.n	800443c <HAL_CAN_ConfigFilter+0xc4>
 8004432:	f240 3156 	movw	r1, #854	; 0x356
 8004436:	4875      	ldr	r0, [pc, #468]	; (800460c <HAL_CAN_ConfigFilter+0x294>)
 8004438:	f7fe fbf9 	bl	8002c2e <assert_failed>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	6a1b      	ldr	r3, [r3, #32]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d008      	beq.n	8004456 <HAL_CAN_ConfigFilter+0xde>
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	6a1b      	ldr	r3, [r3, #32]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d004      	beq.n	8004456 <HAL_CAN_ConfigFilter+0xde>
 800444c:	f240 3157 	movw	r1, #855	; 0x357
 8004450:	486e      	ldr	r0, [pc, #440]	; (800460c <HAL_CAN_ConfigFilter+0x294>)
 8004452:	f7fe fbec 	bl	8002c2e <assert_failed>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004456:	4b6e      	ldr	r3, [pc, #440]	; (8004610 <HAL_CAN_ConfigFilter+0x298>)
 8004458:	617b      	str	r3, [r7, #20]

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->FilterBank));
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	695b      	ldr	r3, [r3, #20]
 800445e:	2b1b      	cmp	r3, #27
 8004460:	d904      	bls.n	800446c <HAL_CAN_ConfigFilter+0xf4>
 8004462:	f240 3172 	movw	r1, #882	; 0x372
 8004466:	4869      	ldr	r0, [pc, #420]	; (800460c <HAL_CAN_ConfigFilter+0x294>)
 8004468:	f7fe fbe1 	bl	8002c2e <assert_failed>
    assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004470:	2b1b      	cmp	r3, #27
 8004472:	d904      	bls.n	800447e <HAL_CAN_ConfigFilter+0x106>
 8004474:	f240 3173 	movw	r1, #883	; 0x373
 8004478:	4864      	ldr	r0, [pc, #400]	; (800460c <HAL_CAN_ConfigFilter+0x294>)
 800447a:	f7fe fbd8 	bl	8002c2e <assert_failed>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004484:	f043 0201 	orr.w	r2, r3, #1
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004494:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a8:	021b      	lsls	r3, r3, #8
 80044aa:	431a      	orrs	r2, r3
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	695b      	ldr	r3, [r3, #20]
 80044b6:	f003 031f 	and.w	r3, r3, #31
 80044ba:	2201      	movs	r2, #1
 80044bc:	fa02 f303 	lsl.w	r3, r2, r3
 80044c0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	43db      	mvns	r3, r3
 80044cc:	401a      	ands	r2, r3
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	69db      	ldr	r3, [r3, #28]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d123      	bne.n	8004524 <HAL_CAN_ConfigFilter+0x1ac>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	43db      	mvns	r3, r3
 80044e6:	401a      	ands	r2, r3
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80044fa:	683a      	ldr	r2, [r7, #0]
 80044fc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80044fe:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	3248      	adds	r2, #72	; 0x48
 8004504:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004518:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800451a:	6979      	ldr	r1, [r7, #20]
 800451c:	3348      	adds	r3, #72	; 0x48
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	440b      	add	r3, r1
 8004522:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	69db      	ldr	r3, [r3, #28]
 8004528:	2b01      	cmp	r3, #1
 800452a:	d122      	bne.n	8004572 <HAL_CAN_ConfigFilter+0x1fa>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	431a      	orrs	r2, r3
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004548:	683a      	ldr	r2, [r7, #0]
 800454a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800454c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	3248      	adds	r2, #72	; 0x48
 8004552:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004566:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004568:	6979      	ldr	r1, [r7, #20]
 800456a:	3348      	adds	r3, #72	; 0x48
 800456c:	00db      	lsls	r3, r3, #3
 800456e:	440b      	add	r3, r1
 8004570:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d109      	bne.n	800458e <HAL_CAN_ConfigFilter+0x216>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	43db      	mvns	r3, r3
 8004584:	401a      	ands	r2, r3
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800458c:	e007      	b.n	800459e <HAL_CAN_ConfigFilter+0x226>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	431a      	orrs	r2, r3
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d109      	bne.n	80045ba <HAL_CAN_ConfigFilter+0x242>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	43db      	mvns	r3, r3
 80045b0:	401a      	ands	r2, r3
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80045b8:	e007      	b.n	80045ca <HAL_CAN_ConfigFilter+0x252>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	431a      	orrs	r2, r3
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	2b01      	cmp	r3, #1
 80045d0:	d107      	bne.n	80045e2 <HAL_CAN_ConfigFilter+0x26a>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	431a      	orrs	r2, r3
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80045e8:	f023 0201 	bic.w	r2, r3, #1
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80045f2:	2300      	movs	r3, #0
 80045f4:	e006      	b.n	8004604 <HAL_CAN_ConfigFilter+0x28c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fa:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
  }
}
 8004604:	4618      	mov	r0, r3
 8004606:	3718      	adds	r7, #24
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}
 800460c:	0800db78 	.word	0x0800db78
 8004610:	40006400 	.word	0x40006400

08004614 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004622:	b2db      	uxtb	r3, r3
 8004624:	2b01      	cmp	r3, #1
 8004626:	d12e      	bne.n	8004686 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2202      	movs	r2, #2
 800462c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f022 0201 	bic.w	r2, r2, #1
 800463e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004640:	f7ff fc4e 	bl	8003ee0 <HAL_GetTick>
 8004644:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004646:	e012      	b.n	800466e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004648:	f7ff fc4a 	bl	8003ee0 <HAL_GetTick>
 800464c:	4602      	mov	r2, r0
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	2b0a      	cmp	r3, #10
 8004654:	d90b      	bls.n	800466e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800465a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2205      	movs	r2, #5
 8004666:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e012      	b.n	8004694 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	f003 0301 	and.w	r3, r3, #1
 8004678:	2b00      	cmp	r3, #0
 800467a:	d1e5      	bne.n	8004648 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2200      	movs	r2, #0
 8004680:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004682:	2300      	movs	r3, #0
 8004684:	e006      	b.n	8004694 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
  }
}
 8004694:	4618      	mov	r0, r3
 8004696:	3710      	adds	r7, #16
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b088      	sub	sp, #32
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	60f8      	str	r0, [r7, #12]
 80046a4:	60b9      	str	r1, [r7, #8]
 80046a6:	607a      	str	r2, [r7, #4]
 80046a8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046b0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_CAN_IDTYPE(pHeader->IDE));
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d008      	beq.n	80046d4 <HAL_CAN_AddTxMessage+0x38>
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	2b04      	cmp	r3, #4
 80046c8:	d004      	beq.n	80046d4 <HAL_CAN_AddTxMessage+0x38>
 80046ca:	f240 41e9 	movw	r1, #1257	; 0x4e9
 80046ce:	4884      	ldr	r0, [pc, #528]	; (80048e0 <HAL_CAN_AddTxMessage+0x244>)
 80046d0:	f7fe faad 	bl	8002c2e <assert_failed>
  assert_param(IS_CAN_RTR(pHeader->RTR));
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d008      	beq.n	80046ee <HAL_CAN_AddTxMessage+0x52>
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d004      	beq.n	80046ee <HAL_CAN_AddTxMessage+0x52>
 80046e4:	f240 41ea 	movw	r1, #1258	; 0x4ea
 80046e8:	487d      	ldr	r0, [pc, #500]	; (80048e0 <HAL_CAN_AddTxMessage+0x244>)
 80046ea:	f7fe faa0 	bl	8002c2e <assert_failed>
  assert_param(IS_CAN_DLC(pHeader->DLC));
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	2b08      	cmp	r3, #8
 80046f4:	d904      	bls.n	8004700 <HAL_CAN_AddTxMessage+0x64>
 80046f6:	f240 41eb 	movw	r1, #1259	; 0x4eb
 80046fa:	4879      	ldr	r0, [pc, #484]	; (80048e0 <HAL_CAN_AddTxMessage+0x244>)
 80046fc:	f7fe fa97 	bl	8002c2e <assert_failed>
  if (pHeader->IDE == CAN_ID_STD)
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d10a      	bne.n	800471e <HAL_CAN_AddTxMessage+0x82>
  {
    assert_param(IS_CAN_STDID(pHeader->StdId));
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004710:	d30f      	bcc.n	8004732 <HAL_CAN_AddTxMessage+0x96>
 8004712:	f240 41ee 	movw	r1, #1262	; 0x4ee
 8004716:	4872      	ldr	r0, [pc, #456]	; (80048e0 <HAL_CAN_AddTxMessage+0x244>)
 8004718:	f7fe fa89 	bl	8002c2e <assert_failed>
 800471c:	e009      	b.n	8004732 <HAL_CAN_AddTxMessage+0x96>
  }
  else
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004726:	d304      	bcc.n	8004732 <HAL_CAN_AddTxMessage+0x96>
 8004728:	f240 41f2 	movw	r1, #1266	; 0x4f2
 800472c:	486c      	ldr	r0, [pc, #432]	; (80048e0 <HAL_CAN_AddTxMessage+0x244>)
 800472e:	f7fe fa7e 	bl	8002c2e <assert_failed>
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	7d1b      	ldrb	r3, [r3, #20]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d008      	beq.n	800474c <HAL_CAN_AddTxMessage+0xb0>
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	7d1b      	ldrb	r3, [r3, #20]
 800473e:	2b01      	cmp	r3, #1
 8004740:	d004      	beq.n	800474c <HAL_CAN_AddTxMessage+0xb0>
 8004742:	f240 41f4 	movw	r1, #1268	; 0x4f4
 8004746:	4866      	ldr	r0, [pc, #408]	; (80048e0 <HAL_CAN_AddTxMessage+0x244>)
 8004748:	f7fe fa71 	bl	8002c2e <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 800474c:	7ffb      	ldrb	r3, [r7, #31]
 800474e:	2b01      	cmp	r3, #1
 8004750:	d003      	beq.n	800475a <HAL_CAN_AddTxMessage+0xbe>
 8004752:	7ffb      	ldrb	r3, [r7, #31]
 8004754:	2b02      	cmp	r3, #2
 8004756:	f040 80b8 	bne.w	80048ca <HAL_CAN_AddTxMessage+0x22e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d10a      	bne.n	800477a <HAL_CAN_AddTxMessage+0xde>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004764:	69bb      	ldr	r3, [r7, #24]
 8004766:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800476a:	2b00      	cmp	r3, #0
 800476c:	d105      	bne.n	800477a <HAL_CAN_AddTxMessage+0xde>
        ((tsr & CAN_TSR_TME2) != 0U))
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004774:	2b00      	cmp	r3, #0
 8004776:	f000 80a0 	beq.w	80048ba <HAL_CAN_AddTxMessage+0x21e>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	0e1b      	lsrs	r3, r3, #24
 800477e:	f003 0303 	and.w	r3, r3, #3
 8004782:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	2b02      	cmp	r3, #2
 8004788:	d907      	bls.n	800479a <HAL_CAN_AddTxMessage+0xfe>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800478e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e09e      	b.n	80048d8 <HAL_CAN_AddTxMessage+0x23c>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800479a:	2201      	movs	r2, #1
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	409a      	lsls	r2, r3
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d10d      	bne.n	80047c8 <HAL_CAN_AddTxMessage+0x12c>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80047b6:	68f9      	ldr	r1, [r7, #12]
 80047b8:	6809      	ldr	r1, [r1, #0]
 80047ba:	431a      	orrs	r2, r3
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	3318      	adds	r3, #24
 80047c0:	011b      	lsls	r3, r3, #4
 80047c2:	440b      	add	r3, r1
 80047c4:	601a      	str	r2, [r3, #0]
 80047c6:	e00f      	b.n	80047e8 <HAL_CAN_AddTxMessage+0x14c>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80047d2:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80047d8:	68f9      	ldr	r1, [r7, #12]
 80047da:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80047dc:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	3318      	adds	r3, #24
 80047e2:	011b      	lsls	r3, r3, #4
 80047e4:	440b      	add	r3, r1
 80047e6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6819      	ldr	r1, [r3, #0]
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	691a      	ldr	r2, [r3, #16]
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	3318      	adds	r3, #24
 80047f4:	011b      	lsls	r3, r3, #4
 80047f6:	440b      	add	r3, r1
 80047f8:	3304      	adds	r3, #4
 80047fa:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	7d1b      	ldrb	r3, [r3, #20]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d111      	bne.n	8004828 <HAL_CAN_AddTxMessage+0x18c>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	3318      	adds	r3, #24
 800480c:	011b      	lsls	r3, r3, #4
 800480e:	4413      	add	r3, r2
 8004810:	3304      	adds	r3, #4
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	6811      	ldr	r1, [r2, #0]
 8004818:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	3318      	adds	r3, #24
 8004820:	011b      	lsls	r3, r3, #4
 8004822:	440b      	add	r3, r1
 8004824:	3304      	adds	r3, #4
 8004826:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	3307      	adds	r3, #7
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	061a      	lsls	r2, r3, #24
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	3306      	adds	r3, #6
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	041b      	lsls	r3, r3, #16
 8004838:	431a      	orrs	r2, r3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	3305      	adds	r3, #5
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	021b      	lsls	r3, r3, #8
 8004842:	4313      	orrs	r3, r2
 8004844:	687a      	ldr	r2, [r7, #4]
 8004846:	3204      	adds	r2, #4
 8004848:	7812      	ldrb	r2, [r2, #0]
 800484a:	4610      	mov	r0, r2
 800484c:	68fa      	ldr	r2, [r7, #12]
 800484e:	6811      	ldr	r1, [r2, #0]
 8004850:	ea43 0200 	orr.w	r2, r3, r0
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	011b      	lsls	r3, r3, #4
 8004858:	440b      	add	r3, r1
 800485a:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800485e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	3303      	adds	r3, #3
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	061a      	lsls	r2, r3, #24
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	3302      	adds	r3, #2
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	041b      	lsls	r3, r3, #16
 8004870:	431a      	orrs	r2, r3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	3301      	adds	r3, #1
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	021b      	lsls	r3, r3, #8
 800487a:	4313      	orrs	r3, r2
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	7812      	ldrb	r2, [r2, #0]
 8004880:	4610      	mov	r0, r2
 8004882:	68fa      	ldr	r2, [r7, #12]
 8004884:	6811      	ldr	r1, [r2, #0]
 8004886:	ea43 0200 	orr.w	r2, r3, r0
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	011b      	lsls	r3, r3, #4
 800488e:	440b      	add	r3, r1
 8004890:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004894:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	3318      	adds	r3, #24
 800489e:	011b      	lsls	r3, r3, #4
 80048a0:	4413      	add	r3, r2
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	68fa      	ldr	r2, [r7, #12]
 80048a6:	6811      	ldr	r1, [r2, #0]
 80048a8:	f043 0201 	orr.w	r2, r3, #1
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	3318      	adds	r3, #24
 80048b0:	011b      	lsls	r3, r3, #4
 80048b2:	440b      	add	r3, r1
 80048b4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80048b6:	2300      	movs	r3, #0
 80048b8:	e00e      	b.n	80048d8 <HAL_CAN_AddTxMessage+0x23c>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048be:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e006      	b.n	80048d8 <HAL_CAN_AddTxMessage+0x23c>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ce:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
  }
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3720      	adds	r7, #32
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	0800db78 	.word	0x0800db78

080048e4 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b086      	sub	sp, #24
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	60f8      	str	r0, [r7, #12]
 80048ec:	60b9      	str	r1, [r7, #8]
 80048ee:	607a      	str	r2, [r7, #4]
 80048f0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048f8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d007      	beq.n	8004910 <HAL_CAN_GetRxMessage+0x2c>
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	2b01      	cmp	r3, #1
 8004904:	d004      	beq.n	8004910 <HAL_CAN_GetRxMessage+0x2c>
 8004906:	f44f 61be 	mov.w	r1, #1520	; 0x5f0
 800490a:	4884      	ldr	r0, [pc, #528]	; (8004b1c <HAL_CAN_GetRxMessage+0x238>)
 800490c:	f7fe f98f 	bl	8002c2e <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 8004910:	7dfb      	ldrb	r3, [r7, #23]
 8004912:	2b01      	cmp	r3, #1
 8004914:	d003      	beq.n	800491e <HAL_CAN_GetRxMessage+0x3a>
 8004916:	7dfb      	ldrb	r3, [r7, #23]
 8004918:	2b02      	cmp	r3, #2
 800491a:	f040 80f3 	bne.w	8004b04 <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d10e      	bne.n	8004942 <HAL_CAN_GetRxMessage+0x5e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	f003 0303 	and.w	r3, r3, #3
 800492e:	2b00      	cmp	r3, #0
 8004930:	d116      	bne.n	8004960 <HAL_CAN_GetRxMessage+0x7c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004936:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e0e7      	b.n	8004b12 <HAL_CAN_GetRxMessage+0x22e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	691b      	ldr	r3, [r3, #16]
 8004948:	f003 0303 	and.w	r3, r3, #3
 800494c:	2b00      	cmp	r3, #0
 800494e:	d107      	bne.n	8004960 <HAL_CAN_GetRxMessage+0x7c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004954:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e0d8      	b.n	8004b12 <HAL_CAN_GetRxMessage+0x22e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	331b      	adds	r3, #27
 8004968:	011b      	lsls	r3, r3, #4
 800496a:	4413      	add	r3, r2
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0204 	and.w	r2, r3, #4
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10c      	bne.n	8004998 <HAL_CAN_GetRxMessage+0xb4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	331b      	adds	r3, #27
 8004986:	011b      	lsls	r3, r3, #4
 8004988:	4413      	add	r3, r2
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	0d5b      	lsrs	r3, r3, #21
 800498e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	601a      	str	r2, [r3, #0]
 8004996:	e00b      	b.n	80049b0 <HAL_CAN_GetRxMessage+0xcc>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	331b      	adds	r3, #27
 80049a0:	011b      	lsls	r3, r3, #4
 80049a2:	4413      	add	r3, r2
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	08db      	lsrs	r3, r3, #3
 80049a8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	331b      	adds	r3, #27
 80049b8:	011b      	lsls	r3, r3, #4
 80049ba:	4413      	add	r3, r2
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0202 	and.w	r2, r3, #2
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	331b      	adds	r3, #27
 80049ce:	011b      	lsls	r3, r3, #4
 80049d0:	4413      	add	r3, r2
 80049d2:	3304      	adds	r3, #4
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 020f 	and.w	r2, r3, #15
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	331b      	adds	r3, #27
 80049e6:	011b      	lsls	r3, r3, #4
 80049e8:	4413      	add	r3, r2
 80049ea:	3304      	adds	r3, #4
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	0a1b      	lsrs	r3, r3, #8
 80049f0:	b2da      	uxtb	r2, r3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	331b      	adds	r3, #27
 80049fe:	011b      	lsls	r3, r3, #4
 8004a00:	4413      	add	r3, r2
 8004a02:	3304      	adds	r3, #4
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	0c1b      	lsrs	r3, r3, #16
 8004a08:	b29a      	uxth	r2, r3
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	011b      	lsls	r3, r3, #4
 8004a16:	4413      	add	r3, r2
 8004a18:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	b2da      	uxtb	r2, r3
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	011b      	lsls	r3, r3, #4
 8004a2c:	4413      	add	r3, r2
 8004a2e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	0a1a      	lsrs	r2, r3, #8
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	3301      	adds	r3, #1
 8004a3a:	b2d2      	uxtb	r2, r2
 8004a3c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	011b      	lsls	r3, r3, #4
 8004a46:	4413      	add	r3, r2
 8004a48:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	0c1a      	lsrs	r2, r3, #16
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	3302      	adds	r3, #2
 8004a54:	b2d2      	uxtb	r2, r2
 8004a56:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	011b      	lsls	r3, r3, #4
 8004a60:	4413      	add	r3, r2
 8004a62:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	0e1a      	lsrs	r2, r3, #24
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	3303      	adds	r3, #3
 8004a6e:	b2d2      	uxtb	r2, r2
 8004a70:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	011b      	lsls	r3, r3, #4
 8004a7a:	4413      	add	r3, r2
 8004a7c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	3304      	adds	r3, #4
 8004a86:	b2d2      	uxtb	r2, r2
 8004a88:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	011b      	lsls	r3, r3, #4
 8004a92:	4413      	add	r3, r2
 8004a94:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	0a1a      	lsrs	r2, r3, #8
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	3305      	adds	r3, #5
 8004aa0:	b2d2      	uxtb	r2, r2
 8004aa2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	011b      	lsls	r3, r3, #4
 8004aac:	4413      	add	r3, r2
 8004aae:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	0c1a      	lsrs	r2, r3, #16
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	3306      	adds	r3, #6
 8004aba:	b2d2      	uxtb	r2, r2
 8004abc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	011b      	lsls	r3, r3, #4
 8004ac6:	4413      	add	r3, r2
 8004ac8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	0e1a      	lsrs	r2, r3, #24
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	3307      	adds	r3, #7
 8004ad4:	b2d2      	uxtb	r2, r2
 8004ad6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d108      	bne.n	8004af0 <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68da      	ldr	r2, [r3, #12]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f042 0220 	orr.w	r2, r2, #32
 8004aec:	60da      	str	r2, [r3, #12]
 8004aee:	e007      	b.n	8004b00 <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	691a      	ldr	r2, [r3, #16]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f042 0220 	orr.w	r2, r2, #32
 8004afe:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004b00:	2300      	movs	r3, #0
 8004b02:	e006      	b.n	8004b12 <HAL_CAN_GetRxMessage+0x22e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b08:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
  }
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3718      	adds	r7, #24
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	0800db78 	.word	0x0800db78

08004b20 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b30:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	4a11      	ldr	r2, [pc, #68]	; (8004b7c <HAL_CAN_ActivateNotification+0x5c>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d904      	bls.n	8004b44 <HAL_CAN_ActivateNotification+0x24>
 8004b3a:	f44f 61d0 	mov.w	r1, #1664	; 0x680
 8004b3e:	4810      	ldr	r0, [pc, #64]	; (8004b80 <HAL_CAN_ActivateNotification+0x60>)
 8004b40:	f7fe f875 	bl	8002c2e <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 8004b44:	7bfb      	ldrb	r3, [r7, #15]
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d002      	beq.n	8004b50 <HAL_CAN_ActivateNotification+0x30>
 8004b4a:	7bfb      	ldrb	r3, [r7, #15]
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	d109      	bne.n	8004b64 <HAL_CAN_ActivateNotification+0x44>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	6959      	ldr	r1, [r3, #20]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	683a      	ldr	r2, [r7, #0]
 8004b5c:	430a      	orrs	r2, r1
 8004b5e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004b60:	2300      	movs	r3, #0
 8004b62:	e006      	b.n	8004b72 <HAL_CAN_ActivateNotification+0x52>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b68:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
  }
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	00038f7f 	.word	0x00038f7f
 8004b80:	0800db78 	.word	0x0800db78

08004b84 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b08a      	sub	sp, #40	; 0x28
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	695b      	ldr	r3, [r3, #20]
 8004b96:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	691b      	ldr	r3, [r3, #16]
 8004bb6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	699b      	ldr	r3, [r3, #24]
 8004bbe:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004bc0:	6a3b      	ldr	r3, [r7, #32]
 8004bc2:	f003 0301 	and.w	r3, r3, #1
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d07c      	beq.n	8004cc4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	f003 0301 	and.w	r3, r3, #1
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d023      	beq.n	8004c1c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004bdc:	69bb      	ldr	r3, [r7, #24]
 8004bde:	f003 0302 	and.w	r3, r3, #2
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d003      	beq.n	8004bee <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 f983 	bl	8004ef2 <HAL_CAN_TxMailbox0CompleteCallback>
 8004bec:	e016      	b.n	8004c1c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004bee:	69bb      	ldr	r3, [r7, #24]
 8004bf0:	f003 0304 	and.w	r3, r3, #4
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d004      	beq.n	8004c02 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bfa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004bfe:	627b      	str	r3, [r7, #36]	; 0x24
 8004c00:	e00c      	b.n	8004c1c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004c02:	69bb      	ldr	r3, [r7, #24]
 8004c04:	f003 0308 	and.w	r3, r3, #8
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d004      	beq.n	8004c16 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c0e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004c12:	627b      	str	r3, [r7, #36]	; 0x24
 8004c14:	e002      	b.n	8004c1c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 f989 	bl	8004f2e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d024      	beq.n	8004c70 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c2e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004c30:	69bb      	ldr	r3, [r7, #24]
 8004c32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d003      	beq.n	8004c42 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f000 f963 	bl	8004f06 <HAL_CAN_TxMailbox1CompleteCallback>
 8004c40:	e016      	b.n	8004c70 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d004      	beq.n	8004c56 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c4e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004c52:	627b      	str	r3, [r7, #36]	; 0x24
 8004c54:	e00c      	b.n	8004c70 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004c56:	69bb      	ldr	r3, [r7, #24]
 8004c58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d004      	beq.n	8004c6a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c66:	627b      	str	r3, [r7, #36]	; 0x24
 8004c68:	e002      	b.n	8004c70 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f000 f969 	bl	8004f42 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d024      	beq.n	8004cc4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004c82:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d003      	beq.n	8004c96 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 f943 	bl	8004f1a <HAL_CAN_TxMailbox2CompleteCallback>
 8004c94:	e016      	b.n	8004cc4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004c96:	69bb      	ldr	r3, [r7, #24]
 8004c98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d004      	beq.n	8004caa <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ca6:	627b      	str	r3, [r7, #36]	; 0x24
 8004ca8:	e00c      	b.n	8004cc4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d004      	beq.n	8004cbe <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cba:	627b      	str	r3, [r7, #36]	; 0x24
 8004cbc:	e002      	b.n	8004cc4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 f949 	bl	8004f56 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004cc4:	6a3b      	ldr	r3, [r7, #32]
 8004cc6:	f003 0308 	and.w	r3, r3, #8
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00c      	beq.n	8004ce8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	f003 0310 	and.w	r3, r3, #16
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d007      	beq.n	8004ce8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004cde:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	2210      	movs	r2, #16
 8004ce6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004ce8:	6a3b      	ldr	r3, [r7, #32]
 8004cea:	f003 0304 	and.w	r3, r3, #4
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00b      	beq.n	8004d0a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	f003 0308 	and.w	r3, r3, #8
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d006      	beq.n	8004d0a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2208      	movs	r2, #8
 8004d02:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f000 f930 	bl	8004f6a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004d0a:	6a3b      	ldr	r3, [r7, #32]
 8004d0c:	f003 0302 	and.w	r3, r3, #2
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d009      	beq.n	8004d28 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68db      	ldr	r3, [r3, #12]
 8004d1a:	f003 0303 	and.w	r3, r3, #3
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d002      	beq.n	8004d28 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f7fd fe70 	bl	8002a08 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004d28:	6a3b      	ldr	r3, [r7, #32]
 8004d2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00c      	beq.n	8004d4c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	f003 0310 	and.w	r3, r3, #16
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d007      	beq.n	8004d4c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004d42:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2210      	movs	r2, #16
 8004d4a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004d4c:	6a3b      	ldr	r3, [r7, #32]
 8004d4e:	f003 0320 	and.w	r3, r3, #32
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d00b      	beq.n	8004d6e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	f003 0308 	and.w	r3, r3, #8
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d006      	beq.n	8004d6e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2208      	movs	r2, #8
 8004d66:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 f912 	bl	8004f92 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004d6e:	6a3b      	ldr	r3, [r7, #32]
 8004d70:	f003 0310 	and.w	r3, r3, #16
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d009      	beq.n	8004d8c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	f003 0303 	and.w	r3, r3, #3
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d002      	beq.n	8004d8c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f000 f8f9 	bl	8004f7e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004d8c:	6a3b      	ldr	r3, [r7, #32]
 8004d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d00b      	beq.n	8004dae <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	f003 0310 	and.w	r3, r3, #16
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d006      	beq.n	8004dae <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	2210      	movs	r2, #16
 8004da6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f000 f8fc 	bl	8004fa6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004dae:	6a3b      	ldr	r3, [r7, #32]
 8004db0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d00b      	beq.n	8004dd0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	f003 0308 	and.w	r3, r3, #8
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d006      	beq.n	8004dd0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2208      	movs	r2, #8
 8004dc8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 f8f5 	bl	8004fba <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004dd0:	6a3b      	ldr	r3, [r7, #32]
 8004dd2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d07b      	beq.n	8004ed2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	f003 0304 	and.w	r3, r3, #4
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d072      	beq.n	8004eca <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004de4:	6a3b      	ldr	r3, [r7, #32]
 8004de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d008      	beq.n	8004e00 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d003      	beq.n	8004e00 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfa:	f043 0301 	orr.w	r3, r3, #1
 8004dfe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004e00:	6a3b      	ldr	r3, [r7, #32]
 8004e02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d008      	beq.n	8004e1c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d003      	beq.n	8004e1c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e16:	f043 0302 	orr.w	r3, r3, #2
 8004e1a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004e1c:	6a3b      	ldr	r3, [r7, #32]
 8004e1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d008      	beq.n	8004e38 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d003      	beq.n	8004e38 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e32:	f043 0304 	orr.w	r3, r3, #4
 8004e36:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004e38:	6a3b      	ldr	r3, [r7, #32]
 8004e3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d043      	beq.n	8004eca <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d03e      	beq.n	8004eca <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004e52:	2b60      	cmp	r3, #96	; 0x60
 8004e54:	d02b      	beq.n	8004eae <HAL_CAN_IRQHandler+0x32a>
 8004e56:	2b60      	cmp	r3, #96	; 0x60
 8004e58:	d82e      	bhi.n	8004eb8 <HAL_CAN_IRQHandler+0x334>
 8004e5a:	2b50      	cmp	r3, #80	; 0x50
 8004e5c:	d022      	beq.n	8004ea4 <HAL_CAN_IRQHandler+0x320>
 8004e5e:	2b50      	cmp	r3, #80	; 0x50
 8004e60:	d82a      	bhi.n	8004eb8 <HAL_CAN_IRQHandler+0x334>
 8004e62:	2b40      	cmp	r3, #64	; 0x40
 8004e64:	d019      	beq.n	8004e9a <HAL_CAN_IRQHandler+0x316>
 8004e66:	2b40      	cmp	r3, #64	; 0x40
 8004e68:	d826      	bhi.n	8004eb8 <HAL_CAN_IRQHandler+0x334>
 8004e6a:	2b30      	cmp	r3, #48	; 0x30
 8004e6c:	d010      	beq.n	8004e90 <HAL_CAN_IRQHandler+0x30c>
 8004e6e:	2b30      	cmp	r3, #48	; 0x30
 8004e70:	d822      	bhi.n	8004eb8 <HAL_CAN_IRQHandler+0x334>
 8004e72:	2b10      	cmp	r3, #16
 8004e74:	d002      	beq.n	8004e7c <HAL_CAN_IRQHandler+0x2f8>
 8004e76:	2b20      	cmp	r3, #32
 8004e78:	d005      	beq.n	8004e86 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004e7a:	e01d      	b.n	8004eb8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7e:	f043 0308 	orr.w	r3, r3, #8
 8004e82:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004e84:	e019      	b.n	8004eba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e88:	f043 0310 	orr.w	r3, r3, #16
 8004e8c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004e8e:	e014      	b.n	8004eba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e92:	f043 0320 	orr.w	r3, r3, #32
 8004e96:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004e98:	e00f      	b.n	8004eba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ea0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004ea2:	e00a      	b.n	8004eba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004eaa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004eac:	e005      	b.n	8004eba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004eb4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004eb6:	e000      	b.n	8004eba <HAL_CAN_IRQHandler+0x336>
            break;
 8004eb8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	699a      	ldr	r2, [r3, #24]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004ec8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2204      	movs	r2, #4
 8004ed0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d008      	beq.n	8004eea <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ede:	431a      	orrs	r2, r3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f000 f872 	bl	8004fce <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004eea:	bf00      	nop
 8004eec:	3728      	adds	r7, #40	; 0x28
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}

08004ef2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004ef2:	b480      	push	{r7}
 8004ef4:	b083      	sub	sp, #12
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004efa:	bf00      	nop
 8004efc:	370c      	adds	r7, #12
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr

08004f06 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004f06:	b480      	push	{r7}
 8004f08:	b083      	sub	sp, #12
 8004f0a:	af00      	add	r7, sp, #0
 8004f0c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004f0e:	bf00      	nop
 8004f10:	370c      	adds	r7, #12
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr

08004f1a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004f1a:	b480      	push	{r7}
 8004f1c:	b083      	sub	sp, #12
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004f22:	bf00      	nop
 8004f24:	370c      	adds	r7, #12
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr

08004f2e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004f2e:	b480      	push	{r7}
 8004f30:	b083      	sub	sp, #12
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004f36:	bf00      	nop
 8004f38:	370c      	adds	r7, #12
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr

08004f42 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004f42:	b480      	push	{r7}
 8004f44:	b083      	sub	sp, #12
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004f4a:	bf00      	nop
 8004f4c:	370c      	adds	r7, #12
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr

08004f56 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004f56:	b480      	push	{r7}
 8004f58:	b083      	sub	sp, #12
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004f5e:	bf00      	nop
 8004f60:	370c      	adds	r7, #12
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr

08004f6a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004f6a:	b480      	push	{r7}
 8004f6c:	b083      	sub	sp, #12
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004f72:	bf00      	nop
 8004f74:	370c      	adds	r7, #12
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr

08004f7e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004f7e:	b480      	push	{r7}
 8004f80:	b083      	sub	sp, #12
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004f86:	bf00      	nop
 8004f88:	370c      	adds	r7, #12
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr

08004f92 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004f92:	b480      	push	{r7}
 8004f94:	b083      	sub	sp, #12
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004f9a:	bf00      	nop
 8004f9c:	370c      	adds	r7, #12
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr

08004fa6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b083      	sub	sp, #12
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004fae:	bf00      	nop
 8004fb0:	370c      	adds	r7, #12
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr

08004fba <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b083      	sub	sp, #12
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004fc2:	bf00      	nop
 8004fc4:	370c      	adds	r7, #12
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr

08004fce <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004fce:	b480      	push	{r7}
 8004fd0:	b083      	sub	sp, #12
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004fd6:	bf00      	nop
 8004fd8:	370c      	adds	r7, #12
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
	...

08004fe4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b085      	sub	sp, #20
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	f003 0307 	and.w	r3, r3, #7
 8004ff2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ff4:	4b0c      	ldr	r3, [pc, #48]	; (8005028 <__NVIC_SetPriorityGrouping+0x44>)
 8004ff6:	68db      	ldr	r3, [r3, #12]
 8004ff8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ffa:	68ba      	ldr	r2, [r7, #8]
 8004ffc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005000:	4013      	ands	r3, r2
 8005002:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800500c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005010:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005014:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005016:	4a04      	ldr	r2, [pc, #16]	; (8005028 <__NVIC_SetPriorityGrouping+0x44>)
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	60d3      	str	r3, [r2, #12]
}
 800501c:	bf00      	nop
 800501e:	3714      	adds	r7, #20
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr
 8005028:	e000ed00 	.word	0xe000ed00

0800502c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800502c:	b480      	push	{r7}
 800502e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005030:	4b04      	ldr	r3, [pc, #16]	; (8005044 <__NVIC_GetPriorityGrouping+0x18>)
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	0a1b      	lsrs	r3, r3, #8
 8005036:	f003 0307 	and.w	r3, r3, #7
}
 800503a:	4618      	mov	r0, r3
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr
 8005044:	e000ed00 	.word	0xe000ed00

08005048 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	4603      	mov	r3, r0
 8005050:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005056:	2b00      	cmp	r3, #0
 8005058:	db0b      	blt.n	8005072 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800505a:	79fb      	ldrb	r3, [r7, #7]
 800505c:	f003 021f 	and.w	r2, r3, #31
 8005060:	4907      	ldr	r1, [pc, #28]	; (8005080 <__NVIC_EnableIRQ+0x38>)
 8005062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005066:	095b      	lsrs	r3, r3, #5
 8005068:	2001      	movs	r0, #1
 800506a:	fa00 f202 	lsl.w	r2, r0, r2
 800506e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005072:	bf00      	nop
 8005074:	370c      	adds	r7, #12
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr
 800507e:	bf00      	nop
 8005080:	e000e100 	.word	0xe000e100

08005084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	4603      	mov	r3, r0
 800508c:	6039      	str	r1, [r7, #0]
 800508e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005094:	2b00      	cmp	r3, #0
 8005096:	db0a      	blt.n	80050ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	b2da      	uxtb	r2, r3
 800509c:	490c      	ldr	r1, [pc, #48]	; (80050d0 <__NVIC_SetPriority+0x4c>)
 800509e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050a2:	0112      	lsls	r2, r2, #4
 80050a4:	b2d2      	uxtb	r2, r2
 80050a6:	440b      	add	r3, r1
 80050a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80050ac:	e00a      	b.n	80050c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	b2da      	uxtb	r2, r3
 80050b2:	4908      	ldr	r1, [pc, #32]	; (80050d4 <__NVIC_SetPriority+0x50>)
 80050b4:	79fb      	ldrb	r3, [r7, #7]
 80050b6:	f003 030f 	and.w	r3, r3, #15
 80050ba:	3b04      	subs	r3, #4
 80050bc:	0112      	lsls	r2, r2, #4
 80050be:	b2d2      	uxtb	r2, r2
 80050c0:	440b      	add	r3, r1
 80050c2:	761a      	strb	r2, [r3, #24]
}
 80050c4:	bf00      	nop
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr
 80050d0:	e000e100 	.word	0xe000e100
 80050d4:	e000ed00 	.word	0xe000ed00

080050d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050d8:	b480      	push	{r7}
 80050da:	b089      	sub	sp, #36	; 0x24
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f003 0307 	and.w	r3, r3, #7
 80050ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	f1c3 0307 	rsb	r3, r3, #7
 80050f2:	2b04      	cmp	r3, #4
 80050f4:	bf28      	it	cs
 80050f6:	2304      	movcs	r3, #4
 80050f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	3304      	adds	r3, #4
 80050fe:	2b06      	cmp	r3, #6
 8005100:	d902      	bls.n	8005108 <NVIC_EncodePriority+0x30>
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	3b03      	subs	r3, #3
 8005106:	e000      	b.n	800510a <NVIC_EncodePriority+0x32>
 8005108:	2300      	movs	r3, #0
 800510a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800510c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005110:	69bb      	ldr	r3, [r7, #24]
 8005112:	fa02 f303 	lsl.w	r3, r2, r3
 8005116:	43da      	mvns	r2, r3
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	401a      	ands	r2, r3
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005120:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	fa01 f303 	lsl.w	r3, r1, r3
 800512a:	43d9      	mvns	r1, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005130:	4313      	orrs	r3, r2
         );
}
 8005132:	4618      	mov	r0, r3
 8005134:	3724      	adds	r7, #36	; 0x24
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr
	...

08005140 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	3b01      	subs	r3, #1
 800514c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005150:	d301      	bcc.n	8005156 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005152:	2301      	movs	r3, #1
 8005154:	e00f      	b.n	8005176 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005156:	4a0a      	ldr	r2, [pc, #40]	; (8005180 <SysTick_Config+0x40>)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	3b01      	subs	r3, #1
 800515c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800515e:	210f      	movs	r1, #15
 8005160:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005164:	f7ff ff8e 	bl	8005084 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005168:	4b05      	ldr	r3, [pc, #20]	; (8005180 <SysTick_Config+0x40>)
 800516a:	2200      	movs	r2, #0
 800516c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800516e:	4b04      	ldr	r3, [pc, #16]	; (8005180 <SysTick_Config+0x40>)
 8005170:	2207      	movs	r2, #7
 8005172:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3708      	adds	r7, #8
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	e000e010 	.word	0xe000e010

08005184 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b082      	sub	sp, #8
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2b07      	cmp	r3, #7
 8005190:	d00f      	beq.n	80051b2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2b06      	cmp	r3, #6
 8005196:	d00c      	beq.n	80051b2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2b05      	cmp	r3, #5
 800519c:	d009      	beq.n	80051b2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2b04      	cmp	r3, #4
 80051a2:	d006      	beq.n	80051b2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b03      	cmp	r3, #3
 80051a8:	d003      	beq.n	80051b2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80051aa:	2192      	movs	r1, #146	; 0x92
 80051ac:	4804      	ldr	r0, [pc, #16]	; (80051c0 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80051ae:	f7fd fd3e 	bl	8002c2e <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f7ff ff16 	bl	8004fe4 <__NVIC_SetPriorityGrouping>
}
 80051b8:	bf00      	nop
 80051ba:	3708      	adds	r7, #8
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}
 80051c0:	0800dbb0 	.word	0x0800dbb0

080051c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b086      	sub	sp, #24
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	4603      	mov	r3, r0
 80051cc:	60b9      	str	r1, [r7, #8]
 80051ce:	607a      	str	r2, [r7, #4]
 80051d0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80051d2:	2300      	movs	r3, #0
 80051d4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2b0f      	cmp	r3, #15
 80051da:	d903      	bls.n	80051e4 <HAL_NVIC_SetPriority+0x20>
 80051dc:	21aa      	movs	r1, #170	; 0xaa
 80051de:	480e      	ldr	r0, [pc, #56]	; (8005218 <HAL_NVIC_SetPriority+0x54>)
 80051e0:	f7fd fd25 	bl	8002c2e <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	2b0f      	cmp	r3, #15
 80051e8:	d903      	bls.n	80051f2 <HAL_NVIC_SetPriority+0x2e>
 80051ea:	21ab      	movs	r1, #171	; 0xab
 80051ec:	480a      	ldr	r0, [pc, #40]	; (8005218 <HAL_NVIC_SetPriority+0x54>)
 80051ee:	f7fd fd1e 	bl	8002c2e <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80051f2:	f7ff ff1b 	bl	800502c <__NVIC_GetPriorityGrouping>
 80051f6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80051f8:	687a      	ldr	r2, [r7, #4]
 80051fa:	68b9      	ldr	r1, [r7, #8]
 80051fc:	6978      	ldr	r0, [r7, #20]
 80051fe:	f7ff ff6b 	bl	80050d8 <NVIC_EncodePriority>
 8005202:	4602      	mov	r2, r0
 8005204:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005208:	4611      	mov	r1, r2
 800520a:	4618      	mov	r0, r3
 800520c:	f7ff ff3a 	bl	8005084 <__NVIC_SetPriority>
}
 8005210:	bf00      	nop
 8005212:	3718      	adds	r7, #24
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}
 8005218:	0800dbb0 	.word	0x0800dbb0

0800521c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b082      	sub	sp, #8
 8005220:	af00      	add	r7, sp, #0
 8005222:	4603      	mov	r3, r0
 8005224:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8005226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800522a:	2b00      	cmp	r3, #0
 800522c:	da03      	bge.n	8005236 <HAL_NVIC_EnableIRQ+0x1a>
 800522e:	21be      	movs	r1, #190	; 0xbe
 8005230:	4805      	ldr	r0, [pc, #20]	; (8005248 <HAL_NVIC_EnableIRQ+0x2c>)
 8005232:	f7fd fcfc 	bl	8002c2e <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800523a:	4618      	mov	r0, r3
 800523c:	f7ff ff04 	bl	8005048 <__NVIC_EnableIRQ>
}
 8005240:	bf00      	nop
 8005242:	3708      	adds	r7, #8
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	0800dbb0 	.word	0x0800dbb0

0800524c <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f7ff ff73 	bl	8005140 <SysTick_Config>
 800525a:	4603      	mov	r3, r0
}
 800525c:	4618      	mov	r0, r3
 800525e:	3708      	adds	r7, #8
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}

08005264 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b082      	sub	sp, #8
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2b04      	cmp	r3, #4
 8005270:	d007      	beq.n	8005282 <HAL_SYSTICK_CLKSourceConfig+0x1e>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d004      	beq.n	8005282 <HAL_SYSTICK_CLKSourceConfig+0x1e>
 8005278:	f240 11c9 	movw	r1, #457	; 0x1c9
 800527c:	480b      	ldr	r0, [pc, #44]	; (80052ac <HAL_SYSTICK_CLKSourceConfig+0x48>)
 800527e:	f7fd fcd6 	bl	8002c2e <assert_failed>
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2b04      	cmp	r3, #4
 8005286:	d106      	bne.n	8005296 <HAL_SYSTICK_CLKSourceConfig+0x32>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8005288:	4b09      	ldr	r3, [pc, #36]	; (80052b0 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a08      	ldr	r2, [pc, #32]	; (80052b0 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 800528e:	f043 0304 	orr.w	r3, r3, #4
 8005292:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8005294:	e005      	b.n	80052a2 <HAL_SYSTICK_CLKSourceConfig+0x3e>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8005296:	4b06      	ldr	r3, [pc, #24]	; (80052b0 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a05      	ldr	r2, [pc, #20]	; (80052b0 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 800529c:	f023 0304 	bic.w	r3, r3, #4
 80052a0:	6013      	str	r3, [r2, #0]
}
 80052a2:	bf00      	nop
 80052a4:	3708      	adds	r7, #8
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	0800dbb0 	.word	0x0800dbb0
 80052b0:	e000e010 	.word	0xe000e010

080052b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b086      	sub	sp, #24
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80052bc:	2300      	movs	r3, #0
 80052be:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80052c0:	f7fe fe0e 	bl	8003ee0 <HAL_GetTick>
 80052c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d101      	bne.n	80052d0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	e204      	b.n	80056da <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a97      	ldr	r2, [pc, #604]	; (8005534 <HAL_DMA_Init+0x280>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d04e      	beq.n	8005378 <HAL_DMA_Init+0xc4>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a96      	ldr	r2, [pc, #600]	; (8005538 <HAL_DMA_Init+0x284>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d049      	beq.n	8005378 <HAL_DMA_Init+0xc4>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a94      	ldr	r2, [pc, #592]	; (800553c <HAL_DMA_Init+0x288>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d044      	beq.n	8005378 <HAL_DMA_Init+0xc4>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a93      	ldr	r2, [pc, #588]	; (8005540 <HAL_DMA_Init+0x28c>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d03f      	beq.n	8005378 <HAL_DMA_Init+0xc4>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a91      	ldr	r2, [pc, #580]	; (8005544 <HAL_DMA_Init+0x290>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d03a      	beq.n	8005378 <HAL_DMA_Init+0xc4>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a90      	ldr	r2, [pc, #576]	; (8005548 <HAL_DMA_Init+0x294>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d035      	beq.n	8005378 <HAL_DMA_Init+0xc4>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a8e      	ldr	r2, [pc, #568]	; (800554c <HAL_DMA_Init+0x298>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d030      	beq.n	8005378 <HAL_DMA_Init+0xc4>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a8d      	ldr	r2, [pc, #564]	; (8005550 <HAL_DMA_Init+0x29c>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d02b      	beq.n	8005378 <HAL_DMA_Init+0xc4>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a8b      	ldr	r2, [pc, #556]	; (8005554 <HAL_DMA_Init+0x2a0>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d026      	beq.n	8005378 <HAL_DMA_Init+0xc4>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a8a      	ldr	r2, [pc, #552]	; (8005558 <HAL_DMA_Init+0x2a4>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d021      	beq.n	8005378 <HAL_DMA_Init+0xc4>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a88      	ldr	r2, [pc, #544]	; (800555c <HAL_DMA_Init+0x2a8>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d01c      	beq.n	8005378 <HAL_DMA_Init+0xc4>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a87      	ldr	r2, [pc, #540]	; (8005560 <HAL_DMA_Init+0x2ac>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d017      	beq.n	8005378 <HAL_DMA_Init+0xc4>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a85      	ldr	r2, [pc, #532]	; (8005564 <HAL_DMA_Init+0x2b0>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d012      	beq.n	8005378 <HAL_DMA_Init+0xc4>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a84      	ldr	r2, [pc, #528]	; (8005568 <HAL_DMA_Init+0x2b4>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d00d      	beq.n	8005378 <HAL_DMA_Init+0xc4>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a82      	ldr	r2, [pc, #520]	; (800556c <HAL_DMA_Init+0x2b8>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d008      	beq.n	8005378 <HAL_DMA_Init+0xc4>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a81      	ldr	r2, [pc, #516]	; (8005570 <HAL_DMA_Init+0x2bc>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d003      	beq.n	8005378 <HAL_DMA_Init+0xc4>
 8005370:	21b8      	movs	r1, #184	; 0xb8
 8005372:	4880      	ldr	r0, [pc, #512]	; (8005574 <HAL_DMA_Init+0x2c0>)
 8005374:	f7fd fc5b 	bl	8002c2e <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d026      	beq.n	80053ce <HAL_DMA_Init+0x11a>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005388:	d021      	beq.n	80053ce <HAL_DMA_Init+0x11a>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005392:	d01c      	beq.n	80053ce <HAL_DMA_Init+0x11a>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 800539c:	d017      	beq.n	80053ce <HAL_DMA_Init+0x11a>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053a6:	d012      	beq.n	80053ce <HAL_DMA_Init+0x11a>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 80053b0:	d00d      	beq.n	80053ce <HAL_DMA_Init+0x11a>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80053ba:	d008      	beq.n	80053ce <HAL_DMA_Init+0x11a>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 80053c4:	d003      	beq.n	80053ce <HAL_DMA_Init+0x11a>
 80053c6:	21b9      	movs	r1, #185	; 0xb9
 80053c8:	486a      	ldr	r0, [pc, #424]	; (8005574 <HAL_DMA_Init+0x2c0>)
 80053ca:	f7fd fc30 	bl	8002c2e <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00b      	beq.n	80053ee <HAL_DMA_Init+0x13a>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	2b40      	cmp	r3, #64	; 0x40
 80053dc:	d007      	beq.n	80053ee <HAL_DMA_Init+0x13a>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	2b80      	cmp	r3, #128	; 0x80
 80053e4:	d003      	beq.n	80053ee <HAL_DMA_Init+0x13a>
 80053e6:	21ba      	movs	r1, #186	; 0xba
 80053e8:	4862      	ldr	r0, [pc, #392]	; (8005574 <HAL_DMA_Init+0x2c0>)
 80053ea:	f7fd fc20 	bl	8002c2e <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053f6:	d007      	beq.n	8005408 <HAL_DMA_Init+0x154>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d003      	beq.n	8005408 <HAL_DMA_Init+0x154>
 8005400:	21bb      	movs	r1, #187	; 0xbb
 8005402:	485c      	ldr	r0, [pc, #368]	; (8005574 <HAL_DMA_Init+0x2c0>)
 8005404:	f7fd fc13 	bl	8002c2e <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	691b      	ldr	r3, [r3, #16]
 800540c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005410:	d007      	beq.n	8005422 <HAL_DMA_Init+0x16e>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	691b      	ldr	r3, [r3, #16]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d003      	beq.n	8005422 <HAL_DMA_Init+0x16e>
 800541a:	21bc      	movs	r1, #188	; 0xbc
 800541c:	4855      	ldr	r0, [pc, #340]	; (8005574 <HAL_DMA_Init+0x2c0>)
 800541e:	f7fd fc06 	bl	8002c2e <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	695b      	ldr	r3, [r3, #20]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00d      	beq.n	8005446 <HAL_DMA_Init+0x192>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	695b      	ldr	r3, [r3, #20]
 800542e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005432:	d008      	beq.n	8005446 <HAL_DMA_Init+0x192>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	695b      	ldr	r3, [r3, #20]
 8005438:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800543c:	d003      	beq.n	8005446 <HAL_DMA_Init+0x192>
 800543e:	21bd      	movs	r1, #189	; 0xbd
 8005440:	484c      	ldr	r0, [pc, #304]	; (8005574 <HAL_DMA_Init+0x2c0>)
 8005442:	f7fd fbf4 	bl	8002c2e <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	699b      	ldr	r3, [r3, #24]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00d      	beq.n	800546a <HAL_DMA_Init+0x1b6>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	699b      	ldr	r3, [r3, #24]
 8005452:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005456:	d008      	beq.n	800546a <HAL_DMA_Init+0x1b6>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	699b      	ldr	r3, [r3, #24]
 800545c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005460:	d003      	beq.n	800546a <HAL_DMA_Init+0x1b6>
 8005462:	21be      	movs	r1, #190	; 0xbe
 8005464:	4843      	ldr	r0, [pc, #268]	; (8005574 <HAL_DMA_Init+0x2c0>)
 8005466:	f7fd fbe2 	bl	8002c2e <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	69db      	ldr	r3, [r3, #28]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00c      	beq.n	800548c <HAL_DMA_Init+0x1d8>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	69db      	ldr	r3, [r3, #28]
 8005476:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800547a:	d007      	beq.n	800548c <HAL_DMA_Init+0x1d8>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	69db      	ldr	r3, [r3, #28]
 8005480:	2b20      	cmp	r3, #32
 8005482:	d003      	beq.n	800548c <HAL_DMA_Init+0x1d8>
 8005484:	21bf      	movs	r1, #191	; 0xbf
 8005486:	483b      	ldr	r0, [pc, #236]	; (8005574 <HAL_DMA_Init+0x2c0>)
 8005488:	f7fd fbd1 	bl	8002c2e <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6a1b      	ldr	r3, [r3, #32]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d012      	beq.n	80054ba <HAL_DMA_Init+0x206>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800549c:	d00d      	beq.n	80054ba <HAL_DMA_Init+0x206>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a1b      	ldr	r3, [r3, #32]
 80054a2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80054a6:	d008      	beq.n	80054ba <HAL_DMA_Init+0x206>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6a1b      	ldr	r3, [r3, #32]
 80054ac:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80054b0:	d003      	beq.n	80054ba <HAL_DMA_Init+0x206>
 80054b2:	21c0      	movs	r1, #192	; 0xc0
 80054b4:	482f      	ldr	r0, [pc, #188]	; (8005574 <HAL_DMA_Init+0x2c0>)
 80054b6:	f7fd fbba 	bl	8002c2e <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d007      	beq.n	80054d2 <HAL_DMA_Init+0x21e>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c6:	2b04      	cmp	r3, #4
 80054c8:	d003      	beq.n	80054d2 <HAL_DMA_Init+0x21e>
 80054ca:	21c1      	movs	r1, #193	; 0xc1
 80054cc:	4829      	ldr	r0, [pc, #164]	; (8005574 <HAL_DMA_Init+0x2c0>)
 80054ce:	f7fd fbae 	bl	8002c2e <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d065      	beq.n	80055a6 <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d00f      	beq.n	8005502 <HAL_DMA_Init+0x24e>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d00b      	beq.n	8005502 <HAL_DMA_Init+0x24e>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ee:	2b02      	cmp	r3, #2
 80054f0:	d007      	beq.n	8005502 <HAL_DMA_Init+0x24e>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054f6:	2b03      	cmp	r3, #3
 80054f8:	d003      	beq.n	8005502 <HAL_DMA_Init+0x24e>
 80054fa:	21c6      	movs	r1, #198	; 0xc6
 80054fc:	481d      	ldr	r0, [pc, #116]	; (8005574 <HAL_DMA_Init+0x2c0>)
 80054fe:	f7fd fb96 	bl	8002c2e <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005506:	2b00      	cmp	r3, #0
 8005508:	d036      	beq.n	8005578 <HAL_DMA_Init+0x2c4>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800550e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005512:	d031      	beq.n	8005578 <HAL_DMA_Init+0x2c4>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005518:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800551c:	d02c      	beq.n	8005578 <HAL_DMA_Init+0x2c4>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005522:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005526:	d027      	beq.n	8005578 <HAL_DMA_Init+0x2c4>
 8005528:	21c7      	movs	r1, #199	; 0xc7
 800552a:	4812      	ldr	r0, [pc, #72]	; (8005574 <HAL_DMA_Init+0x2c0>)
 800552c:	f7fd fb7f 	bl	8002c2e <assert_failed>
 8005530:	e022      	b.n	8005578 <HAL_DMA_Init+0x2c4>
 8005532:	bf00      	nop
 8005534:	40026010 	.word	0x40026010
 8005538:	40026028 	.word	0x40026028
 800553c:	40026040 	.word	0x40026040
 8005540:	40026058 	.word	0x40026058
 8005544:	40026070 	.word	0x40026070
 8005548:	40026088 	.word	0x40026088
 800554c:	400260a0 	.word	0x400260a0
 8005550:	400260b8 	.word	0x400260b8
 8005554:	40026410 	.word	0x40026410
 8005558:	40026428 	.word	0x40026428
 800555c:	40026440 	.word	0x40026440
 8005560:	40026458 	.word	0x40026458
 8005564:	40026470 	.word	0x40026470
 8005568:	40026488 	.word	0x40026488
 800556c:	400264a0 	.word	0x400264a0
 8005570:	400264b8 	.word	0x400264b8
 8005574:	0800dbec 	.word	0x0800dbec
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800557c:	2b00      	cmp	r3, #0
 800557e:	d012      	beq.n	80055a6 <HAL_DMA_Init+0x2f2>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005584:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005588:	d00d      	beq.n	80055a6 <HAL_DMA_Init+0x2f2>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800558e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005592:	d008      	beq.n	80055a6 <HAL_DMA_Init+0x2f2>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005598:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800559c:	d003      	beq.n	80055a6 <HAL_DMA_Init+0x2f2>
 800559e:	21c8      	movs	r1, #200	; 0xc8
 80055a0:	4850      	ldr	r0, [pc, #320]	; (80056e4 <HAL_DMA_Init+0x430>)
 80055a2:	f7fd fb44 	bl	8002c2e <assert_failed>
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2202      	movs	r2, #2
 80055b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f022 0201 	bic.w	r2, r2, #1
 80055c4:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80055c6:	e00f      	b.n	80055e8 <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80055c8:	f7fe fc8a 	bl	8003ee0 <HAL_GetTick>
 80055cc:	4602      	mov	r2, r0
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	1ad3      	subs	r3, r2, r3
 80055d2:	2b05      	cmp	r3, #5
 80055d4:	d908      	bls.n	80055e8 <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2220      	movs	r2, #32
 80055da:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2203      	movs	r2, #3
 80055e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80055e4:	2303      	movs	r3, #3
 80055e6:	e078      	b.n	80056da <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f003 0301 	and.w	r3, r3, #1
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d1e8      	bne.n	80055c8 <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80055fe:	697a      	ldr	r2, [r7, #20]
 8005600:	4b39      	ldr	r3, [pc, #228]	; (80056e8 <HAL_DMA_Init+0x434>)
 8005602:	4013      	ands	r3, r2
 8005604:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	685a      	ldr	r2, [r3, #4]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005614:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	691b      	ldr	r3, [r3, #16]
 800561a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005620:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	699b      	ldr	r3, [r3, #24]
 8005626:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800562c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6a1b      	ldr	r3, [r3, #32]
 8005632:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005634:	697a      	ldr	r2, [r7, #20]
 8005636:	4313      	orrs	r3, r2
 8005638:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563e:	2b04      	cmp	r3, #4
 8005640:	d107      	bne.n	8005652 <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800564a:	4313      	orrs	r3, r2
 800564c:	697a      	ldr	r2, [r7, #20]
 800564e:	4313      	orrs	r3, r2
 8005650:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	697a      	ldr	r2, [r7, #20]
 8005658:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	695b      	ldr	r3, [r3, #20]
 8005660:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	f023 0307 	bic.w	r3, r3, #7
 8005668:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566e:	697a      	ldr	r2, [r7, #20]
 8005670:	4313      	orrs	r3, r2
 8005672:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005678:	2b04      	cmp	r3, #4
 800567a:	d117      	bne.n	80056ac <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005680:	697a      	ldr	r2, [r7, #20]
 8005682:	4313      	orrs	r3, r2
 8005684:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00e      	beq.n	80056ac <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 fa80 	bl	8005b94 <DMA_CheckFifoParam>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d008      	beq.n	80056ac <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2240      	movs	r2, #64	; 0x40
 800569e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80056a8:	2301      	movs	r3, #1
 80056aa:	e016      	b.n	80056da <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	697a      	ldr	r2, [r7, #20]
 80056b2:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f000 fa37 	bl	8005b28 <DMA_CalcBaseAndBitshift>
 80056ba:	4603      	mov	r3, r0
 80056bc:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056c2:	223f      	movs	r2, #63	; 0x3f
 80056c4:	409a      	lsls	r2, r3
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2200      	movs	r2, #0
 80056ce:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3718      	adds	r7, #24
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	0800dbec 	.word	0x0800dbec
 80056e8:	f010803f 	.word	0xf010803f

080056ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b086      	sub	sp, #24
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	607a      	str	r2, [r7, #4]
 80056f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80056fa:	2300      	movs	r3, #0
 80056fc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005702:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d003      	beq.n	8005712 <HAL_DMA_Start_IT+0x26>
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005710:	d304      	bcc.n	800571c <HAL_DMA_Start_IT+0x30>
 8005712:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
 8005716:	4827      	ldr	r0, [pc, #156]	; (80057b4 <HAL_DMA_Start_IT+0xc8>)
 8005718:	f7fd fa89 	bl	8002c2e <assert_failed>
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005722:	2b01      	cmp	r3, #1
 8005724:	d101      	bne.n	800572a <HAL_DMA_Start_IT+0x3e>
 8005726:	2302      	movs	r3, #2
 8005728:	e040      	b.n	80057ac <HAL_DMA_Start_IT+0xc0>
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2201      	movs	r2, #1
 800572e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005738:	b2db      	uxtb	r3, r3
 800573a:	2b01      	cmp	r3, #1
 800573c:	d12f      	bne.n	800579e <HAL_DMA_Start_IT+0xb2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2202      	movs	r2, #2
 8005742:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2200      	movs	r2, #0
 800574a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	68b9      	ldr	r1, [r7, #8]
 8005752:	68f8      	ldr	r0, [r7, #12]
 8005754:	f000 f9ba 	bl	8005acc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800575c:	223f      	movs	r2, #63	; 0x3f
 800575e:	409a      	lsls	r2, r3
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f042 0216 	orr.w	r2, r2, #22
 8005772:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005778:	2b00      	cmp	r3, #0
 800577a:	d007      	beq.n	800578c <HAL_DMA_Start_IT+0xa0>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f042 0208 	orr.w	r2, r2, #8
 800578a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f042 0201 	orr.w	r2, r2, #1
 800579a:	601a      	str	r2, [r3, #0]
 800579c:	e005      	b.n	80057aa <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80057a6:	2302      	movs	r3, #2
 80057a8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80057aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3718      	adds	r7, #24
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	0800dbec 	.word	0x0800dbec

080057b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b086      	sub	sp, #24
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80057c0:	2300      	movs	r3, #0
 80057c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80057c4:	4b92      	ldr	r3, [pc, #584]	; (8005a10 <HAL_DMA_IRQHandler+0x258>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a92      	ldr	r2, [pc, #584]	; (8005a14 <HAL_DMA_IRQHandler+0x25c>)
 80057ca:	fba2 2303 	umull	r2, r3, r2, r3
 80057ce:	0a9b      	lsrs	r3, r3, #10
 80057d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057e2:	2208      	movs	r2, #8
 80057e4:	409a      	lsls	r2, r3
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	4013      	ands	r3, r2
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d01a      	beq.n	8005824 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 0304 	and.w	r3, r3, #4
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d013      	beq.n	8005824 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f022 0204 	bic.w	r2, r2, #4
 800580a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005810:	2208      	movs	r2, #8
 8005812:	409a      	lsls	r2, r3
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800581c:	f043 0201 	orr.w	r2, r3, #1
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005828:	2201      	movs	r2, #1
 800582a:	409a      	lsls	r2, r3
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	4013      	ands	r3, r2
 8005830:	2b00      	cmp	r3, #0
 8005832:	d012      	beq.n	800585a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	695b      	ldr	r3, [r3, #20]
 800583a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00b      	beq.n	800585a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005846:	2201      	movs	r2, #1
 8005848:	409a      	lsls	r2, r3
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005852:	f043 0202 	orr.w	r2, r3, #2
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800585e:	2204      	movs	r2, #4
 8005860:	409a      	lsls	r2, r3
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	4013      	ands	r3, r2
 8005866:	2b00      	cmp	r3, #0
 8005868:	d012      	beq.n	8005890 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 0302 	and.w	r3, r3, #2
 8005874:	2b00      	cmp	r3, #0
 8005876:	d00b      	beq.n	8005890 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800587c:	2204      	movs	r2, #4
 800587e:	409a      	lsls	r2, r3
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005888:	f043 0204 	orr.w	r2, r3, #4
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005894:	2210      	movs	r2, #16
 8005896:	409a      	lsls	r2, r3
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	4013      	ands	r3, r2
 800589c:	2b00      	cmp	r3, #0
 800589e:	d043      	beq.n	8005928 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f003 0308 	and.w	r3, r3, #8
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d03c      	beq.n	8005928 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058b2:	2210      	movs	r2, #16
 80058b4:	409a      	lsls	r2, r3
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d018      	beq.n	80058fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d108      	bne.n	80058e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d024      	beq.n	8005928 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	4798      	blx	r3
 80058e6:	e01f      	b.n	8005928 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d01b      	beq.n	8005928 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	4798      	blx	r3
 80058f8:	e016      	b.n	8005928 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005904:	2b00      	cmp	r3, #0
 8005906:	d107      	bne.n	8005918 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f022 0208 	bic.w	r2, r2, #8
 8005916:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800591c:	2b00      	cmp	r3, #0
 800591e:	d003      	beq.n	8005928 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800592c:	2220      	movs	r2, #32
 800592e:	409a      	lsls	r2, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	4013      	ands	r3, r2
 8005934:	2b00      	cmp	r3, #0
 8005936:	f000 808e 	beq.w	8005a56 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 0310 	and.w	r3, r3, #16
 8005944:	2b00      	cmp	r3, #0
 8005946:	f000 8086 	beq.w	8005a56 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800594e:	2220      	movs	r2, #32
 8005950:	409a      	lsls	r2, r3
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800595c:	b2db      	uxtb	r3, r3
 800595e:	2b05      	cmp	r3, #5
 8005960:	d136      	bne.n	80059d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f022 0216 	bic.w	r2, r2, #22
 8005970:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	695a      	ldr	r2, [r3, #20]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005980:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005986:	2b00      	cmp	r3, #0
 8005988:	d103      	bne.n	8005992 <HAL_DMA_IRQHandler+0x1da>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800598e:	2b00      	cmp	r3, #0
 8005990:	d007      	beq.n	80059a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f022 0208 	bic.w	r2, r2, #8
 80059a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059a6:	223f      	movs	r2, #63	; 0x3f
 80059a8:	409a      	lsls	r2, r3
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2200      	movs	r2, #0
 80059b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2201      	movs	r2, #1
 80059ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d07d      	beq.n	8005ac2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	4798      	blx	r3
        }
        return;
 80059ce:	e078      	b.n	8005ac2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d01c      	beq.n	8005a18 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d108      	bne.n	80059fe <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d030      	beq.n	8005a56 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	4798      	blx	r3
 80059fc:	e02b      	b.n	8005a56 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d027      	beq.n	8005a56 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	4798      	blx	r3
 8005a0e:	e022      	b.n	8005a56 <HAL_DMA_IRQHandler+0x29e>
 8005a10:	200001f0 	.word	0x200001f0
 8005a14:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d10f      	bne.n	8005a46 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f022 0210 	bic.w	r2, r2, #16
 8005a34:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2201      	movs	r2, #1
 8005a42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d003      	beq.n	8005a56 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d032      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d022      	beq.n	8005ab0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2205      	movs	r2, #5
 8005a6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	681a      	ldr	r2, [r3, #0]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f022 0201 	bic.w	r2, r2, #1
 8005a80:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	3301      	adds	r3, #1
 8005a86:	60bb      	str	r3, [r7, #8]
 8005a88:	697a      	ldr	r2, [r7, #20]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d307      	bcc.n	8005a9e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f003 0301 	and.w	r3, r3, #1
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d1f2      	bne.n	8005a82 <HAL_DMA_IRQHandler+0x2ca>
 8005a9c:	e000      	b.n	8005aa0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005a9e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d005      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	4798      	blx	r3
 8005ac0:	e000      	b.n	8005ac4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005ac2:	bf00      	nop
    }
  }
}
 8005ac4:	3718      	adds	r7, #24
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}
 8005aca:	bf00      	nop

08005acc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b085      	sub	sp, #20
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	60f8      	str	r0, [r7, #12]
 8005ad4:	60b9      	str	r1, [r7, #8]
 8005ad6:	607a      	str	r2, [r7, #4]
 8005ad8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005ae8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	683a      	ldr	r2, [r7, #0]
 8005af0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	2b40      	cmp	r3, #64	; 0x40
 8005af8:	d108      	bne.n	8005b0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	68ba      	ldr	r2, [r7, #8]
 8005b08:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005b0a:	e007      	b.n	8005b1c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	68ba      	ldr	r2, [r7, #8]
 8005b12:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	687a      	ldr	r2, [r7, #4]
 8005b1a:	60da      	str	r2, [r3, #12]
}
 8005b1c:	bf00      	nop
 8005b1e:	3714      	adds	r7, #20
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	3b10      	subs	r3, #16
 8005b38:	4a14      	ldr	r2, [pc, #80]	; (8005b8c <DMA_CalcBaseAndBitshift+0x64>)
 8005b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b3e:	091b      	lsrs	r3, r3, #4
 8005b40:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005b42:	4a13      	ldr	r2, [pc, #76]	; (8005b90 <DMA_CalcBaseAndBitshift+0x68>)
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	4413      	add	r3, r2
 8005b48:	781b      	ldrb	r3, [r3, #0]
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2b03      	cmp	r3, #3
 8005b54:	d909      	bls.n	8005b6a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005b5e:	f023 0303 	bic.w	r3, r3, #3
 8005b62:	1d1a      	adds	r2, r3, #4
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	659a      	str	r2, [r3, #88]	; 0x58
 8005b68:	e007      	b.n	8005b7a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005b72:	f023 0303 	bic.w	r3, r3, #3
 8005b76:	687a      	ldr	r2, [r7, #4]
 8005b78:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3714      	adds	r7, #20
 8005b82:	46bd      	mov	sp, r7
 8005b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b88:	4770      	bx	lr
 8005b8a:	bf00      	nop
 8005b8c:	aaaaaaab 	.word	0xaaaaaaab
 8005b90:	0800de3c 	.word	0x0800de3c

08005b94 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b085      	sub	sp, #20
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ba4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	699b      	ldr	r3, [r3, #24]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d11f      	bne.n	8005bee <DMA_CheckFifoParam+0x5a>
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	2b03      	cmp	r3, #3
 8005bb2:	d856      	bhi.n	8005c62 <DMA_CheckFifoParam+0xce>
 8005bb4:	a201      	add	r2, pc, #4	; (adr r2, 8005bbc <DMA_CheckFifoParam+0x28>)
 8005bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bba:	bf00      	nop
 8005bbc:	08005bcd 	.word	0x08005bcd
 8005bc0:	08005bdf 	.word	0x08005bdf
 8005bc4:	08005bcd 	.word	0x08005bcd
 8005bc8:	08005c63 	.word	0x08005c63
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d046      	beq.n	8005c66 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bdc:	e043      	b.n	8005c66 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005be2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005be6:	d140      	bne.n	8005c6a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bec:	e03d      	b.n	8005c6a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	699b      	ldr	r3, [r3, #24]
 8005bf2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bf6:	d121      	bne.n	8005c3c <DMA_CheckFifoParam+0xa8>
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	2b03      	cmp	r3, #3
 8005bfc:	d837      	bhi.n	8005c6e <DMA_CheckFifoParam+0xda>
 8005bfe:	a201      	add	r2, pc, #4	; (adr r2, 8005c04 <DMA_CheckFifoParam+0x70>)
 8005c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c04:	08005c15 	.word	0x08005c15
 8005c08:	08005c1b 	.word	0x08005c1b
 8005c0c:	08005c15 	.word	0x08005c15
 8005c10:	08005c2d 	.word	0x08005c2d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	73fb      	strb	r3, [r7, #15]
      break;
 8005c18:	e030      	b.n	8005c7c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d025      	beq.n	8005c72 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c2a:	e022      	b.n	8005c72 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c30:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005c34:	d11f      	bne.n	8005c76 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005c3a:	e01c      	b.n	8005c76 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	2b02      	cmp	r3, #2
 8005c40:	d903      	bls.n	8005c4a <DMA_CheckFifoParam+0xb6>
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	2b03      	cmp	r3, #3
 8005c46:	d003      	beq.n	8005c50 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005c48:	e018      	b.n	8005c7c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	73fb      	strb	r3, [r7, #15]
      break;
 8005c4e:	e015      	b.n	8005c7c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d00e      	beq.n	8005c7a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	73fb      	strb	r3, [r7, #15]
      break;
 8005c60:	e00b      	b.n	8005c7a <DMA_CheckFifoParam+0xe6>
      break;
 8005c62:	bf00      	nop
 8005c64:	e00a      	b.n	8005c7c <DMA_CheckFifoParam+0xe8>
      break;
 8005c66:	bf00      	nop
 8005c68:	e008      	b.n	8005c7c <DMA_CheckFifoParam+0xe8>
      break;
 8005c6a:	bf00      	nop
 8005c6c:	e006      	b.n	8005c7c <DMA_CheckFifoParam+0xe8>
      break;
 8005c6e:	bf00      	nop
 8005c70:	e004      	b.n	8005c7c <DMA_CheckFifoParam+0xe8>
      break;
 8005c72:	bf00      	nop
 8005c74:	e002      	b.n	8005c7c <DMA_CheckFifoParam+0xe8>
      break;   
 8005c76:	bf00      	nop
 8005c78:	e000      	b.n	8005c7c <DMA_CheckFifoParam+0xe8>
      break;
 8005c7a:	bf00      	nop
    }
  } 
  
  return status; 
 8005c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3714      	adds	r7, #20
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr
 8005c8a:	bf00      	nop

08005c8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b088      	sub	sp, #32
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005c96:	2300      	movs	r3, #0
 8005c98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a45      	ldr	r2, [pc, #276]	; (8005dbc <HAL_GPIO_Init+0x130>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d02b      	beq.n	8005d02 <HAL_GPIO_Init+0x76>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a44      	ldr	r2, [pc, #272]	; (8005dc0 <HAL_GPIO_Init+0x134>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d027      	beq.n	8005d02 <HAL_GPIO_Init+0x76>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a43      	ldr	r2, [pc, #268]	; (8005dc4 <HAL_GPIO_Init+0x138>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d023      	beq.n	8005d02 <HAL_GPIO_Init+0x76>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a42      	ldr	r2, [pc, #264]	; (8005dc8 <HAL_GPIO_Init+0x13c>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d01f      	beq.n	8005d02 <HAL_GPIO_Init+0x76>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a41      	ldr	r2, [pc, #260]	; (8005dcc <HAL_GPIO_Init+0x140>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d01b      	beq.n	8005d02 <HAL_GPIO_Init+0x76>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a40      	ldr	r2, [pc, #256]	; (8005dd0 <HAL_GPIO_Init+0x144>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d017      	beq.n	8005d02 <HAL_GPIO_Init+0x76>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a3f      	ldr	r2, [pc, #252]	; (8005dd4 <HAL_GPIO_Init+0x148>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d013      	beq.n	8005d02 <HAL_GPIO_Init+0x76>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a3e      	ldr	r2, [pc, #248]	; (8005dd8 <HAL_GPIO_Init+0x14c>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d00f      	beq.n	8005d02 <HAL_GPIO_Init+0x76>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4a3d      	ldr	r2, [pc, #244]	; (8005ddc <HAL_GPIO_Init+0x150>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d00b      	beq.n	8005d02 <HAL_GPIO_Init+0x76>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a3c      	ldr	r2, [pc, #240]	; (8005de0 <HAL_GPIO_Init+0x154>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d007      	beq.n	8005d02 <HAL_GPIO_Init+0x76>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a3b      	ldr	r2, [pc, #236]	; (8005de4 <HAL_GPIO_Init+0x158>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d003      	beq.n	8005d02 <HAL_GPIO_Init+0x76>
 8005cfa:	21b3      	movs	r1, #179	; 0xb3
 8005cfc:	483a      	ldr	r0, [pc, #232]	; (8005de8 <HAL_GPIO_Init+0x15c>)
 8005cfe:	f7fc ff96 	bl	8002c2e <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d005      	beq.n	8005d18 <HAL_GPIO_Init+0x8c>
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	0c1b      	lsrs	r3, r3, #16
 8005d12:	041b      	lsls	r3, r3, #16
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d003      	beq.n	8005d20 <HAL_GPIO_Init+0x94>
 8005d18:	21b4      	movs	r1, #180	; 0xb4
 8005d1a:	4833      	ldr	r0, [pc, #204]	; (8005de8 <HAL_GPIO_Init+0x15c>)
 8005d1c:	f7fc ff87 	bl	8002c2e <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d035      	beq.n	8005d94 <HAL_GPIO_Init+0x108>
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d031      	beq.n	8005d94 <HAL_GPIO_Init+0x108>
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	2b11      	cmp	r3, #17
 8005d36:	d02d      	beq.n	8005d94 <HAL_GPIO_Init+0x108>
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	2b02      	cmp	r3, #2
 8005d3e:	d029      	beq.n	8005d94 <HAL_GPIO_Init+0x108>
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	2b12      	cmp	r3, #18
 8005d46:	d025      	beq.n	8005d94 <HAL_GPIO_Init+0x108>
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	4a27      	ldr	r2, [pc, #156]	; (8005dec <HAL_GPIO_Init+0x160>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d020      	beq.n	8005d94 <HAL_GPIO_Init+0x108>
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	4a26      	ldr	r2, [pc, #152]	; (8005df0 <HAL_GPIO_Init+0x164>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d01b      	beq.n	8005d94 <HAL_GPIO_Init+0x108>
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	4a24      	ldr	r2, [pc, #144]	; (8005df4 <HAL_GPIO_Init+0x168>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d016      	beq.n	8005d94 <HAL_GPIO_Init+0x108>
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	4a23      	ldr	r2, [pc, #140]	; (8005df8 <HAL_GPIO_Init+0x16c>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d011      	beq.n	8005d94 <HAL_GPIO_Init+0x108>
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	4a21      	ldr	r2, [pc, #132]	; (8005dfc <HAL_GPIO_Init+0x170>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d00c      	beq.n	8005d94 <HAL_GPIO_Init+0x108>
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	4a20      	ldr	r2, [pc, #128]	; (8005e00 <HAL_GPIO_Init+0x174>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d007      	beq.n	8005d94 <HAL_GPIO_Init+0x108>
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	2b03      	cmp	r3, #3
 8005d8a:	d003      	beq.n	8005d94 <HAL_GPIO_Init+0x108>
 8005d8c:	21b5      	movs	r1, #181	; 0xb5
 8005d8e:	4816      	ldr	r0, [pc, #88]	; (8005de8 <HAL_GPIO_Init+0x15c>)
 8005d90:	f7fc ff4d 	bl	8002c2e <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d00b      	beq.n	8005db4 <HAL_GPIO_Init+0x128>
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d007      	beq.n	8005db4 <HAL_GPIO_Init+0x128>
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	2b02      	cmp	r3, #2
 8005daa:	d003      	beq.n	8005db4 <HAL_GPIO_Init+0x128>
 8005dac:	21b6      	movs	r1, #182	; 0xb6
 8005dae:	480e      	ldr	r0, [pc, #56]	; (8005de8 <HAL_GPIO_Init+0x15c>)
 8005db0:	f7fc ff3d 	bl	8002c2e <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005db4:	2300      	movs	r3, #0
 8005db6:	61fb      	str	r3, [r7, #28]
 8005db8:	e270      	b.n	800629c <HAL_GPIO_Init+0x610>
 8005dba:	bf00      	nop
 8005dbc:	40020000 	.word	0x40020000
 8005dc0:	40020400 	.word	0x40020400
 8005dc4:	40020800 	.word	0x40020800
 8005dc8:	40020c00 	.word	0x40020c00
 8005dcc:	40021000 	.word	0x40021000
 8005dd0:	40021400 	.word	0x40021400
 8005dd4:	40021800 	.word	0x40021800
 8005dd8:	40021c00 	.word	0x40021c00
 8005ddc:	40022000 	.word	0x40022000
 8005de0:	40022400 	.word	0x40022400
 8005de4:	40022800 	.word	0x40022800
 8005de8:	0800dc24 	.word	0x0800dc24
 8005dec:	10110000 	.word	0x10110000
 8005df0:	10210000 	.word	0x10210000
 8005df4:	10310000 	.word	0x10310000
 8005df8:	10120000 	.word	0x10120000
 8005dfc:	10220000 	.word	0x10220000
 8005e00:	10320000 	.word	0x10320000
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005e04:	2201      	movs	r2, #1
 8005e06:	69fb      	ldr	r3, [r7, #28]
 8005e08:	fa02 f303 	lsl.w	r3, r2, r3
 8005e0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	697a      	ldr	r2, [r7, #20]
 8005e14:	4013      	ands	r3, r2
 8005e16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005e18:	693a      	ldr	r2, [r7, #16]
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	f040 823a 	bne.w	8006296 <HAL_GPIO_Init+0x60a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d00b      	beq.n	8005e42 <HAL_GPIO_Init+0x1b6>
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	d007      	beq.n	8005e42 <HAL_GPIO_Init+0x1b6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005e36:	2b11      	cmp	r3, #17
 8005e38:	d003      	beq.n	8005e42 <HAL_GPIO_Init+0x1b6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	2b12      	cmp	r3, #18
 8005e40:	d144      	bne.n	8005ecc <HAL_GPIO_Init+0x240>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d00f      	beq.n	8005e6a <HAL_GPIO_Init+0x1de>
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d00b      	beq.n	8005e6a <HAL_GPIO_Init+0x1de>
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	2b02      	cmp	r3, #2
 8005e58:	d007      	beq.n	8005e6a <HAL_GPIO_Init+0x1de>
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	68db      	ldr	r3, [r3, #12]
 8005e5e:	2b03      	cmp	r3, #3
 8005e60:	d003      	beq.n	8005e6a <HAL_GPIO_Init+0x1de>
 8005e62:	21c8      	movs	r1, #200	; 0xc8
 8005e64:	489a      	ldr	r0, [pc, #616]	; (80060d0 <HAL_GPIO_Init+0x444>)
 8005e66:	f7fc fee2 	bl	8002c2e <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005e70:	69fb      	ldr	r3, [r7, #28]
 8005e72:	005b      	lsls	r3, r3, #1
 8005e74:	2203      	movs	r2, #3
 8005e76:	fa02 f303 	lsl.w	r3, r2, r3
 8005e7a:	43db      	mvns	r3, r3
 8005e7c:	69ba      	ldr	r2, [r7, #24]
 8005e7e:	4013      	ands	r3, r2
 8005e80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	68da      	ldr	r2, [r3, #12]
 8005e86:	69fb      	ldr	r3, [r7, #28]
 8005e88:	005b      	lsls	r3, r3, #1
 8005e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e8e:	69ba      	ldr	r2, [r7, #24]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	69ba      	ldr	r2, [r7, #24]
 8005e98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	69fb      	ldr	r3, [r7, #28]
 8005ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea8:	43db      	mvns	r3, r3
 8005eaa:	69ba      	ldr	r2, [r7, #24]
 8005eac:	4013      	ands	r3, r2
 8005eae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	091b      	lsrs	r3, r3, #4
 8005eb6:	f003 0201 	and.w	r2, r3, #1
 8005eba:	69fb      	ldr	r3, [r7, #28]
 8005ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec0:	69ba      	ldr	r2, [r7, #24]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	69ba      	ldr	r2, [r7, #24]
 8005eca:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	68db      	ldr	r3, [r3, #12]
 8005ed0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	005b      	lsls	r3, r3, #1
 8005ed6:	2203      	movs	r2, #3
 8005ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8005edc:	43db      	mvns	r3, r3
 8005ede:	69ba      	ldr	r2, [r7, #24]
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	689a      	ldr	r2, [r3, #8]
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	005b      	lsls	r3, r3, #1
 8005eec:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef0:	69ba      	ldr	r2, [r7, #24]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	69ba      	ldr	r2, [r7, #24]
 8005efa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	2b02      	cmp	r3, #2
 8005f02:	d004      	beq.n	8005f0e <HAL_GPIO_Init+0x282>
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	2b12      	cmp	r3, #18
 8005f0a:	f040 80e3 	bne.w	80060d4 <HAL_GPIO_Init+0x448>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	691b      	ldr	r3, [r3, #16]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	f000 80b6 	beq.w	8006084 <HAL_GPIO_Init+0x3f8>
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	691b      	ldr	r3, [r3, #16]
 8005f1c:	2b09      	cmp	r3, #9
 8005f1e:	f000 80b1 	beq.w	8006084 <HAL_GPIO_Init+0x3f8>
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	691b      	ldr	r3, [r3, #16]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	f000 80ac 	beq.w	8006084 <HAL_GPIO_Init+0x3f8>
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	691b      	ldr	r3, [r3, #16]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	f000 80a7 	beq.w	8006084 <HAL_GPIO_Init+0x3f8>
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	f000 80a2 	beq.w	8006084 <HAL_GPIO_Init+0x3f8>
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	691b      	ldr	r3, [r3, #16]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	f000 809d 	beq.w	8006084 <HAL_GPIO_Init+0x3f8>
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	691b      	ldr	r3, [r3, #16]
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	f000 8098 	beq.w	8006084 <HAL_GPIO_Init+0x3f8>
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	691b      	ldr	r3, [r3, #16]
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	f000 8093 	beq.w	8006084 <HAL_GPIO_Init+0x3f8>
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	691b      	ldr	r3, [r3, #16]
 8005f62:	2b02      	cmp	r3, #2
 8005f64:	f000 808e 	beq.w	8006084 <HAL_GPIO_Init+0x3f8>
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	691b      	ldr	r3, [r3, #16]
 8005f6c:	2b02      	cmp	r3, #2
 8005f6e:	f000 8089 	beq.w	8006084 <HAL_GPIO_Init+0x3f8>
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	2b02      	cmp	r3, #2
 8005f78:	f000 8084 	beq.w	8006084 <HAL_GPIO_Init+0x3f8>
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	691b      	ldr	r3, [r3, #16]
 8005f80:	2b03      	cmp	r3, #3
 8005f82:	d07f      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	691b      	ldr	r3, [r3, #16]
 8005f88:	2b04      	cmp	r3, #4
 8005f8a:	d07b      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	691b      	ldr	r3, [r3, #16]
 8005f90:	2b04      	cmp	r3, #4
 8005f92:	d077      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	691b      	ldr	r3, [r3, #16]
 8005f98:	2b04      	cmp	r3, #4
 8005f9a:	d073      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	691b      	ldr	r3, [r3, #16]
 8005fa0:	2b05      	cmp	r3, #5
 8005fa2:	d06f      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	691b      	ldr	r3, [r3, #16]
 8005fa8:	2b05      	cmp	r3, #5
 8005faa:	d06b      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	691b      	ldr	r3, [r3, #16]
 8005fb0:	2b09      	cmp	r3, #9
 8005fb2:	d067      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	691b      	ldr	r3, [r3, #16]
 8005fb8:	2b06      	cmp	r3, #6
 8005fba:	d063      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	691b      	ldr	r3, [r3, #16]
 8005fc0:	2b09      	cmp	r3, #9
 8005fc2:	d05f      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	691b      	ldr	r3, [r3, #16]
 8005fc8:	2b07      	cmp	r3, #7
 8005fca:	d05b      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	691b      	ldr	r3, [r3, #16]
 8005fd0:	2b07      	cmp	r3, #7
 8005fd2:	d057      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	2b07      	cmp	r3, #7
 8005fda:	d053      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	691b      	ldr	r3, [r3, #16]
 8005fe0:	2b08      	cmp	r3, #8
 8005fe2:	d04f      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	691b      	ldr	r3, [r3, #16]
 8005fe8:	2b08      	cmp	r3, #8
 8005fea:	d04b      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	691b      	ldr	r3, [r3, #16]
 8005ff0:	2b08      	cmp	r3, #8
 8005ff2:	d047      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	691b      	ldr	r3, [r3, #16]
 8005ff8:	2b09      	cmp	r3, #9
 8005ffa:	d043      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	691b      	ldr	r3, [r3, #16]
 8006000:	2b09      	cmp	r3, #9
 8006002:	d03f      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	691b      	ldr	r3, [r3, #16]
 8006008:	2b0a      	cmp	r3, #10
 800600a:	d03b      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	691b      	ldr	r3, [r3, #16]
 8006010:	2b0a      	cmp	r3, #10
 8006012:	d037      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	691b      	ldr	r3, [r3, #16]
 8006018:	2b0b      	cmp	r3, #11
 800601a:	d033      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	691b      	ldr	r3, [r3, #16]
 8006020:	2b0c      	cmp	r3, #12
 8006022:	d02f      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	691b      	ldr	r3, [r3, #16]
 8006028:	2b0c      	cmp	r3, #12
 800602a:	d02b      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	691b      	ldr	r3, [r3, #16]
 8006030:	2b0d      	cmp	r3, #13
 8006032:	d027      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	691b      	ldr	r3, [r3, #16]
 8006038:	2b0f      	cmp	r3, #15
 800603a:	d023      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	691b      	ldr	r3, [r3, #16]
 8006040:	2b05      	cmp	r3, #5
 8006042:	d01f      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	691b      	ldr	r3, [r3, #16]
 8006048:	2b05      	cmp	r3, #5
 800604a:	d01b      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	691b      	ldr	r3, [r3, #16]
 8006050:	2b05      	cmp	r3, #5
 8006052:	d017      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	691b      	ldr	r3, [r3, #16]
 8006058:	2b08      	cmp	r3, #8
 800605a:	d013      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	691b      	ldr	r3, [r3, #16]
 8006060:	2b08      	cmp	r3, #8
 8006062:	d00f      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	691b      	ldr	r3, [r3, #16]
 8006068:	2b0c      	cmp	r3, #12
 800606a:	d00b      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	691b      	ldr	r3, [r3, #16]
 8006070:	2b06      	cmp	r3, #6
 8006072:	d007      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	691b      	ldr	r3, [r3, #16]
 8006078:	2b0e      	cmp	r3, #14
 800607a:	d003      	beq.n	8006084 <HAL_GPIO_Init+0x3f8>
 800607c:	21e0      	movs	r1, #224	; 0xe0
 800607e:	4814      	ldr	r0, [pc, #80]	; (80060d0 <HAL_GPIO_Init+0x444>)
 8006080:	f7fc fdd5 	bl	8002c2e <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006084:	69fb      	ldr	r3, [r7, #28]
 8006086:	08da      	lsrs	r2, r3, #3
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	3208      	adds	r2, #8
 800608c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006090:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	f003 0307 	and.w	r3, r3, #7
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	220f      	movs	r2, #15
 800609c:	fa02 f303 	lsl.w	r3, r2, r3
 80060a0:	43db      	mvns	r3, r3
 80060a2:	69ba      	ldr	r2, [r7, #24]
 80060a4:	4013      	ands	r3, r2
 80060a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	691a      	ldr	r2, [r3, #16]
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	f003 0307 	and.w	r3, r3, #7
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	fa02 f303 	lsl.w	r3, r2, r3
 80060b8:	69ba      	ldr	r2, [r7, #24]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	08da      	lsrs	r2, r3, #3
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	3208      	adds	r2, #8
 80060c6:	69b9      	ldr	r1, [r7, #24]
 80060c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80060cc:	e002      	b.n	80060d4 <HAL_GPIO_Init+0x448>
 80060ce:	bf00      	nop
 80060d0:	0800dc24 	.word	0x0800dc24
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80060da:	69fb      	ldr	r3, [r7, #28]
 80060dc:	005b      	lsls	r3, r3, #1
 80060de:	2203      	movs	r2, #3
 80060e0:	fa02 f303 	lsl.w	r3, r2, r3
 80060e4:	43db      	mvns	r3, r3
 80060e6:	69ba      	ldr	r2, [r7, #24]
 80060e8:	4013      	ands	r3, r2
 80060ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	f003 0203 	and.w	r2, r3, #3
 80060f4:	69fb      	ldr	r3, [r7, #28]
 80060f6:	005b      	lsls	r3, r3, #1
 80060f8:	fa02 f303 	lsl.w	r3, r2, r3
 80060fc:	69ba      	ldr	r2, [r7, #24]
 80060fe:	4313      	orrs	r3, r2
 8006100:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	69ba      	ldr	r2, [r7, #24]
 8006106:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006110:	2b00      	cmp	r3, #0
 8006112:	f000 80c0 	beq.w	8006296 <HAL_GPIO_Init+0x60a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006116:	2300      	movs	r3, #0
 8006118:	60fb      	str	r3, [r7, #12]
 800611a:	4b65      	ldr	r3, [pc, #404]	; (80062b0 <HAL_GPIO_Init+0x624>)
 800611c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800611e:	4a64      	ldr	r2, [pc, #400]	; (80062b0 <HAL_GPIO_Init+0x624>)
 8006120:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006124:	6453      	str	r3, [r2, #68]	; 0x44
 8006126:	4b62      	ldr	r3, [pc, #392]	; (80062b0 <HAL_GPIO_Init+0x624>)
 8006128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800612a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800612e:	60fb      	str	r3, [r7, #12]
 8006130:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006132:	4a60      	ldr	r2, [pc, #384]	; (80062b4 <HAL_GPIO_Init+0x628>)
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	089b      	lsrs	r3, r3, #2
 8006138:	3302      	adds	r3, #2
 800613a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800613e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006140:	69fb      	ldr	r3, [r7, #28]
 8006142:	f003 0303 	and.w	r3, r3, #3
 8006146:	009b      	lsls	r3, r3, #2
 8006148:	220f      	movs	r2, #15
 800614a:	fa02 f303 	lsl.w	r3, r2, r3
 800614e:	43db      	mvns	r3, r3
 8006150:	69ba      	ldr	r2, [r7, #24]
 8006152:	4013      	ands	r3, r2
 8006154:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a57      	ldr	r2, [pc, #348]	; (80062b8 <HAL_GPIO_Init+0x62c>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d037      	beq.n	80061ce <HAL_GPIO_Init+0x542>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a56      	ldr	r2, [pc, #344]	; (80062bc <HAL_GPIO_Init+0x630>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d031      	beq.n	80061ca <HAL_GPIO_Init+0x53e>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a55      	ldr	r2, [pc, #340]	; (80062c0 <HAL_GPIO_Init+0x634>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d02b      	beq.n	80061c6 <HAL_GPIO_Init+0x53a>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4a54      	ldr	r2, [pc, #336]	; (80062c4 <HAL_GPIO_Init+0x638>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d025      	beq.n	80061c2 <HAL_GPIO_Init+0x536>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4a53      	ldr	r2, [pc, #332]	; (80062c8 <HAL_GPIO_Init+0x63c>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d01f      	beq.n	80061be <HAL_GPIO_Init+0x532>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4a52      	ldr	r2, [pc, #328]	; (80062cc <HAL_GPIO_Init+0x640>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d019      	beq.n	80061ba <HAL_GPIO_Init+0x52e>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	4a51      	ldr	r2, [pc, #324]	; (80062d0 <HAL_GPIO_Init+0x644>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d013      	beq.n	80061b6 <HAL_GPIO_Init+0x52a>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	4a50      	ldr	r2, [pc, #320]	; (80062d4 <HAL_GPIO_Init+0x648>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d00d      	beq.n	80061b2 <HAL_GPIO_Init+0x526>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a4f      	ldr	r2, [pc, #316]	; (80062d8 <HAL_GPIO_Init+0x64c>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d007      	beq.n	80061ae <HAL_GPIO_Init+0x522>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a4e      	ldr	r2, [pc, #312]	; (80062dc <HAL_GPIO_Init+0x650>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d101      	bne.n	80061aa <HAL_GPIO_Init+0x51e>
 80061a6:	2309      	movs	r3, #9
 80061a8:	e012      	b.n	80061d0 <HAL_GPIO_Init+0x544>
 80061aa:	230a      	movs	r3, #10
 80061ac:	e010      	b.n	80061d0 <HAL_GPIO_Init+0x544>
 80061ae:	2308      	movs	r3, #8
 80061b0:	e00e      	b.n	80061d0 <HAL_GPIO_Init+0x544>
 80061b2:	2307      	movs	r3, #7
 80061b4:	e00c      	b.n	80061d0 <HAL_GPIO_Init+0x544>
 80061b6:	2306      	movs	r3, #6
 80061b8:	e00a      	b.n	80061d0 <HAL_GPIO_Init+0x544>
 80061ba:	2305      	movs	r3, #5
 80061bc:	e008      	b.n	80061d0 <HAL_GPIO_Init+0x544>
 80061be:	2304      	movs	r3, #4
 80061c0:	e006      	b.n	80061d0 <HAL_GPIO_Init+0x544>
 80061c2:	2303      	movs	r3, #3
 80061c4:	e004      	b.n	80061d0 <HAL_GPIO_Init+0x544>
 80061c6:	2302      	movs	r3, #2
 80061c8:	e002      	b.n	80061d0 <HAL_GPIO_Init+0x544>
 80061ca:	2301      	movs	r3, #1
 80061cc:	e000      	b.n	80061d0 <HAL_GPIO_Init+0x544>
 80061ce:	2300      	movs	r3, #0
 80061d0:	69fa      	ldr	r2, [r7, #28]
 80061d2:	f002 0203 	and.w	r2, r2, #3
 80061d6:	0092      	lsls	r2, r2, #2
 80061d8:	4093      	lsls	r3, r2
 80061da:	69ba      	ldr	r2, [r7, #24]
 80061dc:	4313      	orrs	r3, r2
 80061de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80061e0:	4934      	ldr	r1, [pc, #208]	; (80062b4 <HAL_GPIO_Init+0x628>)
 80061e2:	69fb      	ldr	r3, [r7, #28]
 80061e4:	089b      	lsrs	r3, r3, #2
 80061e6:	3302      	adds	r3, #2
 80061e8:	69ba      	ldr	r2, [r7, #24]
 80061ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80061ee:	4b3c      	ldr	r3, [pc, #240]	; (80062e0 <HAL_GPIO_Init+0x654>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	43db      	mvns	r3, r3
 80061f8:	69ba      	ldr	r2, [r7, #24]
 80061fa:	4013      	ands	r3, r2
 80061fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006206:	2b00      	cmp	r3, #0
 8006208:	d003      	beq.n	8006212 <HAL_GPIO_Init+0x586>
        {
          temp |= iocurrent;
 800620a:	69ba      	ldr	r2, [r7, #24]
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	4313      	orrs	r3, r2
 8006210:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006212:	4a33      	ldr	r2, [pc, #204]	; (80062e0 <HAL_GPIO_Init+0x654>)
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006218:	4b31      	ldr	r3, [pc, #196]	; (80062e0 <HAL_GPIO_Init+0x654>)
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	43db      	mvns	r3, r3
 8006222:	69ba      	ldr	r2, [r7, #24]
 8006224:	4013      	ands	r3, r2
 8006226:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006230:	2b00      	cmp	r3, #0
 8006232:	d003      	beq.n	800623c <HAL_GPIO_Init+0x5b0>
        {
          temp |= iocurrent;
 8006234:	69ba      	ldr	r2, [r7, #24]
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	4313      	orrs	r3, r2
 800623a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800623c:	4a28      	ldr	r2, [pc, #160]	; (80062e0 <HAL_GPIO_Init+0x654>)
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006242:	4b27      	ldr	r3, [pc, #156]	; (80062e0 <HAL_GPIO_Init+0x654>)
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	43db      	mvns	r3, r3
 800624c:	69ba      	ldr	r2, [r7, #24]
 800624e:	4013      	ands	r3, r2
 8006250:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800625a:	2b00      	cmp	r3, #0
 800625c:	d003      	beq.n	8006266 <HAL_GPIO_Init+0x5da>
        {
          temp |= iocurrent;
 800625e:	69ba      	ldr	r2, [r7, #24]
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	4313      	orrs	r3, r2
 8006264:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006266:	4a1e      	ldr	r2, [pc, #120]	; (80062e0 <HAL_GPIO_Init+0x654>)
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800626c:	4b1c      	ldr	r3, [pc, #112]	; (80062e0 <HAL_GPIO_Init+0x654>)
 800626e:	68db      	ldr	r3, [r3, #12]
 8006270:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	43db      	mvns	r3, r3
 8006276:	69ba      	ldr	r2, [r7, #24]
 8006278:	4013      	ands	r3, r2
 800627a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006284:	2b00      	cmp	r3, #0
 8006286:	d003      	beq.n	8006290 <HAL_GPIO_Init+0x604>
        {
          temp |= iocurrent;
 8006288:	69ba      	ldr	r2, [r7, #24]
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	4313      	orrs	r3, r2
 800628e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006290:	4a13      	ldr	r2, [pc, #76]	; (80062e0 <HAL_GPIO_Init+0x654>)
 8006292:	69bb      	ldr	r3, [r7, #24]
 8006294:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	3301      	adds	r3, #1
 800629a:	61fb      	str	r3, [r7, #28]
 800629c:	69fb      	ldr	r3, [r7, #28]
 800629e:	2b0f      	cmp	r3, #15
 80062a0:	f67f adb0 	bls.w	8005e04 <HAL_GPIO_Init+0x178>
      }
    }
  }
}
 80062a4:	bf00      	nop
 80062a6:	bf00      	nop
 80062a8:	3720      	adds	r7, #32
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	40023800 	.word	0x40023800
 80062b4:	40013800 	.word	0x40013800
 80062b8:	40020000 	.word	0x40020000
 80062bc:	40020400 	.word	0x40020400
 80062c0:	40020800 	.word	0x40020800
 80062c4:	40020c00 	.word	0x40020c00
 80062c8:	40021000 	.word	0x40021000
 80062cc:	40021400 	.word	0x40021400
 80062d0:	40021800 	.word	0x40021800
 80062d4:	40021c00 	.word	0x40021c00
 80062d8:	40022000 	.word	0x40022000
 80062dc:	40022400 	.word	0x40022400
 80062e0:	40013c00 	.word	0x40013c00

080062e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	460b      	mov	r3, r1
 80062ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80062f0:	887b      	ldrh	r3, [r7, #2]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d004      	beq.n	8006300 <HAL_GPIO_ReadPin+0x1c>
 80062f6:	887b      	ldrh	r3, [r7, #2]
 80062f8:	0c1b      	lsrs	r3, r3, #16
 80062fa:	041b      	lsls	r3, r3, #16
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d004      	beq.n	800630a <HAL_GPIO_ReadPin+0x26>
 8006300:	f44f 71bf 	mov.w	r1, #382	; 0x17e
 8006304:	4809      	ldr	r0, [pc, #36]	; (800632c <HAL_GPIO_ReadPin+0x48>)
 8006306:	f7fc fc92 	bl	8002c2e <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	691a      	ldr	r2, [r3, #16]
 800630e:	887b      	ldrh	r3, [r7, #2]
 8006310:	4013      	ands	r3, r2
 8006312:	2b00      	cmp	r3, #0
 8006314:	d002      	beq.n	800631c <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 8006316:	2301      	movs	r3, #1
 8006318:	73fb      	strb	r3, [r7, #15]
 800631a:	e001      	b.n	8006320 <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800631c:	2300      	movs	r3, #0
 800631e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006320:	7bfb      	ldrb	r3, [r7, #15]
}
 8006322:	4618      	mov	r0, r3
 8006324:	3710      	adds	r7, #16
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	0800dc24 	.word	0x0800dc24

08006330 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b082      	sub	sp, #8
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	460b      	mov	r3, r1
 800633a:	807b      	strh	r3, [r7, #2]
 800633c:	4613      	mov	r3, r2
 800633e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8006340:	887b      	ldrh	r3, [r7, #2]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d004      	beq.n	8006350 <HAL_GPIO_WritePin+0x20>
 8006346:	887b      	ldrh	r3, [r7, #2]
 8006348:	0c1b      	lsrs	r3, r3, #16
 800634a:	041b      	lsls	r3, r3, #16
 800634c:	2b00      	cmp	r3, #0
 800634e:	d004      	beq.n	800635a <HAL_GPIO_WritePin+0x2a>
 8006350:	f240 119f 	movw	r1, #415	; 0x19f
 8006354:	480e      	ldr	r0, [pc, #56]	; (8006390 <HAL_GPIO_WritePin+0x60>)
 8006356:	f7fc fc6a 	bl	8002c2e <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800635a:	787b      	ldrb	r3, [r7, #1]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d007      	beq.n	8006370 <HAL_GPIO_WritePin+0x40>
 8006360:	787b      	ldrb	r3, [r7, #1]
 8006362:	2b01      	cmp	r3, #1
 8006364:	d004      	beq.n	8006370 <HAL_GPIO_WritePin+0x40>
 8006366:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 800636a:	4809      	ldr	r0, [pc, #36]	; (8006390 <HAL_GPIO_WritePin+0x60>)
 800636c:	f7fc fc5f 	bl	8002c2e <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8006370:	787b      	ldrb	r3, [r7, #1]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d003      	beq.n	800637e <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006376:	887a      	ldrh	r2, [r7, #2]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800637c:	e003      	b.n	8006386 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800637e:	887b      	ldrh	r3, [r7, #2]
 8006380:	041a      	lsls	r2, r3, #16
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	619a      	str	r2, [r3, #24]
}
 8006386:	bf00      	nop
 8006388:	3708      	adds	r7, #8
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}
 800638e:	bf00      	nop
 8006390:	0800dc24 	.word	0x0800dc24

08006394 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b082      	sub	sp, #8
 8006398:	af00      	add	r7, sp, #0
 800639a:	4603      	mov	r3, r0
 800639c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800639e:	4b08      	ldr	r3, [pc, #32]	; (80063c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80063a0:	695a      	ldr	r2, [r3, #20]
 80063a2:	88fb      	ldrh	r3, [r7, #6]
 80063a4:	4013      	ands	r3, r2
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d006      	beq.n	80063b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80063aa:	4a05      	ldr	r2, [pc, #20]	; (80063c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80063ac:	88fb      	ldrh	r3, [r7, #6]
 80063ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80063b0:	88fb      	ldrh	r3, [r7, #6]
 80063b2:	4618      	mov	r0, r3
 80063b4:	f7fc fa54 	bl	8002860 <HAL_GPIO_EXTI_Callback>
  }
}
 80063b8:	bf00      	nop
 80063ba:	3708      	adds	r7, #8
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}
 80063c0:	40013c00 	.word	0x40013c00

080063c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b084      	sub	sp, #16
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d101      	bne.n	80063d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e1be      	b.n	8006754 <HAL_I2C_Init+0x390>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a9f      	ldr	r2, [pc, #636]	; (8006658 <HAL_I2C_Init+0x294>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d00e      	beq.n	80063fe <HAL_I2C_Init+0x3a>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a9d      	ldr	r2, [pc, #628]	; (800665c <HAL_I2C_Init+0x298>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d009      	beq.n	80063fe <HAL_I2C_Init+0x3a>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a9c      	ldr	r2, [pc, #624]	; (8006660 <HAL_I2C_Init+0x29c>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d004      	beq.n	80063fe <HAL_I2C_Init+0x3a>
 80063f4:	f240 11bf 	movw	r1, #447	; 0x1bf
 80063f8:	489a      	ldr	r0, [pc, #616]	; (8006664 <HAL_I2C_Init+0x2a0>)
 80063fa:	f7fc fc18 	bl	8002c2e <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d004      	beq.n	8006410 <HAL_I2C_Init+0x4c>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	4a97      	ldr	r2, [pc, #604]	; (8006668 <HAL_I2C_Init+0x2a4>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d904      	bls.n	800641a <HAL_I2C_Init+0x56>
 8006410:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8006414:	4893      	ldr	r0, [pc, #588]	; (8006664 <HAL_I2C_Init+0x2a0>)
 8006416:	f7fc fc0a 	bl	8002c2e <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d009      	beq.n	8006436 <HAL_I2C_Init+0x72>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800642a:	d004      	beq.n	8006436 <HAL_I2C_Init+0x72>
 800642c:	f240 11c1 	movw	r1, #449	; 0x1c1
 8006430:	488c      	ldr	r0, [pc, #560]	; (8006664 <HAL_I2C_Init+0x2a0>)
 8006432:	f7fc fbfc 	bl	8002c2e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800643e:	f023 0303 	bic.w	r3, r3, #3
 8006442:	2b00      	cmp	r3, #0
 8006444:	d004      	beq.n	8006450 <HAL_I2C_Init+0x8c>
 8006446:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 800644a:	4886      	ldr	r0, [pc, #536]	; (8006664 <HAL_I2C_Init+0x2a0>)
 800644c:	f7fc fbef 	bl	8002c2e <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	691b      	ldr	r3, [r3, #16]
 8006454:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006458:	d009      	beq.n	800646e <HAL_I2C_Init+0xaa>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006462:	d004      	beq.n	800646e <HAL_I2C_Init+0xaa>
 8006464:	f240 11c3 	movw	r1, #451	; 0x1c3
 8006468:	487e      	ldr	r0, [pc, #504]	; (8006664 <HAL_I2C_Init+0x2a0>)
 800646a:	f7fc fbe0 	bl	8002c2e <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	695b      	ldr	r3, [r3, #20]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d008      	beq.n	8006488 <HAL_I2C_Init+0xc4>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	695b      	ldr	r3, [r3, #20]
 800647a:	2b01      	cmp	r3, #1
 800647c:	d004      	beq.n	8006488 <HAL_I2C_Init+0xc4>
 800647e:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8006482:	4878      	ldr	r0, [pc, #480]	; (8006664 <HAL_I2C_Init+0x2a0>)
 8006484:	f7fc fbd3 	bl	8002c2e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	699b      	ldr	r3, [r3, #24]
 800648c:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8006490:	2b00      	cmp	r3, #0
 8006492:	d004      	beq.n	800649e <HAL_I2C_Init+0xda>
 8006494:	f240 11c5 	movw	r1, #453	; 0x1c5
 8006498:	4872      	ldr	r0, [pc, #456]	; (8006664 <HAL_I2C_Init+0x2a0>)
 800649a:	f7fc fbc8 	bl	8002c2e <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	69db      	ldr	r3, [r3, #28]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d008      	beq.n	80064b8 <HAL_I2C_Init+0xf4>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	69db      	ldr	r3, [r3, #28]
 80064aa:	2b40      	cmp	r3, #64	; 0x40
 80064ac:	d004      	beq.n	80064b8 <HAL_I2C_Init+0xf4>
 80064ae:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 80064b2:	486c      	ldr	r0, [pc, #432]	; (8006664 <HAL_I2C_Init+0x2a0>)
 80064b4:	f7fc fbbb 	bl	8002c2e <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6a1b      	ldr	r3, [r3, #32]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d008      	beq.n	80064d2 <HAL_I2C_Init+0x10e>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6a1b      	ldr	r3, [r3, #32]
 80064c4:	2b80      	cmp	r3, #128	; 0x80
 80064c6:	d004      	beq.n	80064d2 <HAL_I2C_Init+0x10e>
 80064c8:	f240 11c7 	movw	r1, #455	; 0x1c7
 80064cc:	4865      	ldr	r0, [pc, #404]	; (8006664 <HAL_I2C_Init+0x2a0>)
 80064ce:	f7fc fbae 	bl	8002c2e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d106      	bne.n	80064ec <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f7fb fc94 	bl	8001e14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2224      	movs	r2, #36	; 0x24
 80064f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681a      	ldr	r2, [r3, #0]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f022 0201 	bic.w	r2, r2, #1
 8006502:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006512:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006522:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006524:	f001 fe70 	bl	8008208 <HAL_RCC_GetPCLK1Freq>
 8006528:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	4a4f      	ldr	r2, [pc, #316]	; (800666c <HAL_I2C_Init+0x2a8>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d807      	bhi.n	8006544 <HAL_I2C_Init+0x180>
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	4a4e      	ldr	r2, [pc, #312]	; (8006670 <HAL_I2C_Init+0x2ac>)
 8006538:	4293      	cmp	r3, r2
 800653a:	bf94      	ite	ls
 800653c:	2301      	movls	r3, #1
 800653e:	2300      	movhi	r3, #0
 8006540:	b2db      	uxtb	r3, r3
 8006542:	e006      	b.n	8006552 <HAL_I2C_Init+0x18e>
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	4a4b      	ldr	r2, [pc, #300]	; (8006674 <HAL_I2C_Init+0x2b0>)
 8006548:	4293      	cmp	r3, r2
 800654a:	bf94      	ite	ls
 800654c:	2301      	movls	r3, #1
 800654e:	2300      	movhi	r3, #0
 8006550:	b2db      	uxtb	r3, r3
 8006552:	2b00      	cmp	r3, #0
 8006554:	d001      	beq.n	800655a <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	e0fc      	b.n	8006754 <HAL_I2C_Init+0x390>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	4a46      	ldr	r2, [pc, #280]	; (8006678 <HAL_I2C_Init+0x2b4>)
 800655e:	fba2 2303 	umull	r2, r3, r2, r3
 8006562:	0c9b      	lsrs	r3, r3, #18
 8006564:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	68ba      	ldr	r2, [r7, #8]
 8006576:	430a      	orrs	r2, r1
 8006578:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	6a1b      	ldr	r3, [r3, #32]
 8006580:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	4a38      	ldr	r2, [pc, #224]	; (800666c <HAL_I2C_Init+0x2a8>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d802      	bhi.n	8006594 <HAL_I2C_Init+0x1d0>
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	3301      	adds	r3, #1
 8006592:	e009      	b.n	80065a8 <HAL_I2C_Init+0x1e4>
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800659a:	fb02 f303 	mul.w	r3, r2, r3
 800659e:	4a37      	ldr	r2, [pc, #220]	; (800667c <HAL_I2C_Init+0x2b8>)
 80065a0:	fba2 2303 	umull	r2, r3, r2, r3
 80065a4:	099b      	lsrs	r3, r3, #6
 80065a6:	3301      	adds	r3, #1
 80065a8:	687a      	ldr	r2, [r7, #4]
 80065aa:	6812      	ldr	r2, [r2, #0]
 80065ac:	430b      	orrs	r3, r1
 80065ae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	69db      	ldr	r3, [r3, #28]
 80065b6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80065ba:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	492a      	ldr	r1, [pc, #168]	; (800666c <HAL_I2C_Init+0x2a8>)
 80065c4:	428b      	cmp	r3, r1
 80065c6:	d819      	bhi.n	80065fc <HAL_I2C_Init+0x238>
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	1e59      	subs	r1, r3, #1
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	005b      	lsls	r3, r3, #1
 80065d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80065d6:	1c59      	adds	r1, r3, #1
 80065d8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80065dc:	400b      	ands	r3, r1
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00a      	beq.n	80065f8 <HAL_I2C_Init+0x234>
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	1e59      	subs	r1, r3, #1
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	005b      	lsls	r3, r3, #1
 80065ec:	fbb1 f3f3 	udiv	r3, r1, r3
 80065f0:	3301      	adds	r3, #1
 80065f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065f6:	e066      	b.n	80066c6 <HAL_I2C_Init+0x302>
 80065f8:	2304      	movs	r3, #4
 80065fa:	e064      	b.n	80066c6 <HAL_I2C_Init+0x302>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d111      	bne.n	8006628 <HAL_I2C_Init+0x264>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	1e58      	subs	r0, r3, #1
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6859      	ldr	r1, [r3, #4]
 800660c:	460b      	mov	r3, r1
 800660e:	005b      	lsls	r3, r3, #1
 8006610:	440b      	add	r3, r1
 8006612:	fbb0 f3f3 	udiv	r3, r0, r3
 8006616:	3301      	adds	r3, #1
 8006618:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800661c:	2b00      	cmp	r3, #0
 800661e:	bf0c      	ite	eq
 8006620:	2301      	moveq	r3, #1
 8006622:	2300      	movne	r3, #0
 8006624:	b2db      	uxtb	r3, r3
 8006626:	e012      	b.n	800664e <HAL_I2C_Init+0x28a>
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	1e58      	subs	r0, r3, #1
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6859      	ldr	r1, [r3, #4]
 8006630:	460b      	mov	r3, r1
 8006632:	009b      	lsls	r3, r3, #2
 8006634:	440b      	add	r3, r1
 8006636:	0099      	lsls	r1, r3, #2
 8006638:	440b      	add	r3, r1
 800663a:	fbb0 f3f3 	udiv	r3, r0, r3
 800663e:	3301      	adds	r3, #1
 8006640:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006644:	2b00      	cmp	r3, #0
 8006646:	bf0c      	ite	eq
 8006648:	2301      	moveq	r3, #1
 800664a:	2300      	movne	r3, #0
 800664c:	b2db      	uxtb	r3, r3
 800664e:	2b00      	cmp	r3, #0
 8006650:	d016      	beq.n	8006680 <HAL_I2C_Init+0x2bc>
 8006652:	2301      	movs	r3, #1
 8006654:	e037      	b.n	80066c6 <HAL_I2C_Init+0x302>
 8006656:	bf00      	nop
 8006658:	40005400 	.word	0x40005400
 800665c:	40005800 	.word	0x40005800
 8006660:	40005c00 	.word	0x40005c00
 8006664:	0800dc60 	.word	0x0800dc60
 8006668:	00061a80 	.word	0x00061a80
 800666c:	000186a0 	.word	0x000186a0
 8006670:	001e847f 	.word	0x001e847f
 8006674:	003d08ff 	.word	0x003d08ff
 8006678:	431bde83 	.word	0x431bde83
 800667c:	10624dd3 	.word	0x10624dd3
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d10e      	bne.n	80066a6 <HAL_I2C_Init+0x2e2>
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	1e58      	subs	r0, r3, #1
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6859      	ldr	r1, [r3, #4]
 8006690:	460b      	mov	r3, r1
 8006692:	005b      	lsls	r3, r3, #1
 8006694:	440b      	add	r3, r1
 8006696:	fbb0 f3f3 	udiv	r3, r0, r3
 800669a:	3301      	adds	r3, #1
 800669c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066a4:	e00f      	b.n	80066c6 <HAL_I2C_Init+0x302>
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	1e58      	subs	r0, r3, #1
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6859      	ldr	r1, [r3, #4]
 80066ae:	460b      	mov	r3, r1
 80066b0:	009b      	lsls	r3, r3, #2
 80066b2:	440b      	add	r3, r1
 80066b4:	0099      	lsls	r1, r3, #2
 80066b6:	440b      	add	r3, r1
 80066b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80066bc:	3301      	adds	r3, #1
 80066be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80066c6:	6879      	ldr	r1, [r7, #4]
 80066c8:	6809      	ldr	r1, [r1, #0]
 80066ca:	4313      	orrs	r3, r2
 80066cc:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	69da      	ldr	r2, [r3, #28]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a1b      	ldr	r3, [r3, #32]
 80066e0:	431a      	orrs	r2, r3
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	430a      	orrs	r2, r1
 80066e8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80066f4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80066f8:	687a      	ldr	r2, [r7, #4]
 80066fa:	6911      	ldr	r1, [r2, #16]
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	68d2      	ldr	r2, [r2, #12]
 8006700:	4311      	orrs	r1, r2
 8006702:	687a      	ldr	r2, [r7, #4]
 8006704:	6812      	ldr	r2, [r2, #0]
 8006706:	430b      	orrs	r3, r1
 8006708:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	695a      	ldr	r2, [r3, #20]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	699b      	ldr	r3, [r3, #24]
 800671c:	431a      	orrs	r2, r3
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	430a      	orrs	r2, r1
 8006724:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f042 0201 	orr.w	r2, r2, #1
 8006734:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2200      	movs	r2, #0
 800673a:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2220      	movs	r2, #32
 8006740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2200      	movs	r2, #0
 8006748:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2200      	movs	r2, #0
 800674e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006752:	2300      	movs	r3, #0
}
 8006754:	4618      	mov	r0, r3
 8006756:	3710      	adds	r7, #16
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}

0800675c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b088      	sub	sp, #32
 8006760:	af02      	add	r7, sp, #8
 8006762:	60f8      	str	r0, [r7, #12]
 8006764:	4608      	mov	r0, r1
 8006766:	4611      	mov	r1, r2
 8006768:	461a      	mov	r2, r3
 800676a:	4603      	mov	r3, r0
 800676c:	817b      	strh	r3, [r7, #10]
 800676e:	460b      	mov	r3, r1
 8006770:	813b      	strh	r3, [r7, #8]
 8006772:	4613      	mov	r3, r2
 8006774:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006776:	f7fd fbb3 	bl	8003ee0 <HAL_GetTick>
 800677a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800677c:	88fb      	ldrh	r3, [r7, #6]
 800677e:	2b01      	cmp	r3, #1
 8006780:	d007      	beq.n	8006792 <HAL_I2C_Mem_Write+0x36>
 8006782:	88fb      	ldrh	r3, [r7, #6]
 8006784:	2b10      	cmp	r3, #16
 8006786:	d004      	beq.n	8006792 <HAL_I2C_Mem_Write+0x36>
 8006788:	f640 1175 	movw	r1, #2421	; 0x975
 800678c:	4873      	ldr	r0, [pc, #460]	; (800695c <HAL_I2C_Mem_Write+0x200>)
 800678e:	f7fc fa4e 	bl	8002c2e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006798:	b2db      	uxtb	r3, r3
 800679a:	2b20      	cmp	r3, #32
 800679c:	f040 80d9 	bne.w	8006952 <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	9300      	str	r3, [sp, #0]
 80067a4:	2319      	movs	r3, #25
 80067a6:	2201      	movs	r2, #1
 80067a8:	496d      	ldr	r1, [pc, #436]	; (8006960 <HAL_I2C_Mem_Write+0x204>)
 80067aa:	68f8      	ldr	r0, [r7, #12]
 80067ac:	f000 fc8c 	bl	80070c8 <I2C_WaitOnFlagUntilTimeout>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d001      	beq.n	80067ba <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 80067b6:	2302      	movs	r3, #2
 80067b8:	e0cc      	b.n	8006954 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d101      	bne.n	80067c8 <HAL_I2C_Mem_Write+0x6c>
 80067c4:	2302      	movs	r3, #2
 80067c6:	e0c5      	b.n	8006954 <HAL_I2C_Mem_Write+0x1f8>
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f003 0301 	and.w	r3, r3, #1
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d007      	beq.n	80067ee <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f042 0201 	orr.w	r2, r2, #1
 80067ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	681a      	ldr	r2, [r3, #0]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80067fc:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2221      	movs	r2, #33	; 0x21
 8006802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2240      	movs	r2, #64	; 0x40
 800680a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6a3a      	ldr	r2, [r7, #32]
 8006818:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800681e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006824:	b29a      	uxth	r2, r3
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	4a4d      	ldr	r2, [pc, #308]	; (8006964 <HAL_I2C_Mem_Write+0x208>)
 800682e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006830:	88f8      	ldrh	r0, [r7, #6]
 8006832:	893a      	ldrh	r2, [r7, #8]
 8006834:	8979      	ldrh	r1, [r7, #10]
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	9301      	str	r3, [sp, #4]
 800683a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800683c:	9300      	str	r3, [sp, #0]
 800683e:	4603      	mov	r3, r0
 8006840:	68f8      	ldr	r0, [r7, #12]
 8006842:	f000 fac3 	bl	8006dcc <I2C_RequestMemoryWrite>
 8006846:	4603      	mov	r3, r0
 8006848:	2b00      	cmp	r3, #0
 800684a:	d052      	beq.n	80068f2 <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 800684c:	2301      	movs	r3, #1
 800684e:	e081      	b.n	8006954 <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006850:	697a      	ldr	r2, [r7, #20]
 8006852:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006854:	68f8      	ldr	r0, [r7, #12]
 8006856:	f000 fd0d 	bl	8007274 <I2C_WaitOnTXEFlagUntilTimeout>
 800685a:	4603      	mov	r3, r0
 800685c:	2b00      	cmp	r3, #0
 800685e:	d00d      	beq.n	800687c <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006864:	2b04      	cmp	r3, #4
 8006866:	d107      	bne.n	8006878 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006876:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	e06b      	b.n	8006954 <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006880:	781a      	ldrb	r2, [r3, #0]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800688c:	1c5a      	adds	r2, r3, #1
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006896:	3b01      	subs	r3, #1
 8006898:	b29a      	uxth	r2, r3
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	3b01      	subs	r3, #1
 80068a6:	b29a      	uxth	r2, r3
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	695b      	ldr	r3, [r3, #20]
 80068b2:	f003 0304 	and.w	r3, r3, #4
 80068b6:	2b04      	cmp	r3, #4
 80068b8:	d11b      	bne.n	80068f2 <HAL_I2C_Mem_Write+0x196>
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d017      	beq.n	80068f2 <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c6:	781a      	ldrb	r2, [r3, #0]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d2:	1c5a      	adds	r2, r3, #1
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068dc:	3b01      	subs	r3, #1
 80068de:	b29a      	uxth	r2, r3
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	3b01      	subs	r3, #1
 80068ec:	b29a      	uxth	r2, r3
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d1aa      	bne.n	8006850 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068fa:	697a      	ldr	r2, [r7, #20]
 80068fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068fe:	68f8      	ldr	r0, [r7, #12]
 8006900:	f000 fcf9 	bl	80072f6 <I2C_WaitOnBTFFlagUntilTimeout>
 8006904:	4603      	mov	r3, r0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d00d      	beq.n	8006926 <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800690e:	2b04      	cmp	r3, #4
 8006910:	d107      	bne.n	8006922 <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	681a      	ldr	r2, [r3, #0]
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006920:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	e016      	b.n	8006954 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006934:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2220      	movs	r2, #32
 800693a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2200      	movs	r2, #0
 8006942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2200      	movs	r2, #0
 800694a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800694e:	2300      	movs	r3, #0
 8006950:	e000      	b.n	8006954 <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 8006952:	2302      	movs	r3, #2
  }
}
 8006954:	4618      	mov	r0, r3
 8006956:	3718      	adds	r7, #24
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}
 800695c:	0800dc60 	.word	0x0800dc60
 8006960:	00100002 	.word	0x00100002
 8006964:	ffff0000 	.word	0xffff0000

08006968 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b08c      	sub	sp, #48	; 0x30
 800696c:	af02      	add	r7, sp, #8
 800696e:	60f8      	str	r0, [r7, #12]
 8006970:	4608      	mov	r0, r1
 8006972:	4611      	mov	r1, r2
 8006974:	461a      	mov	r2, r3
 8006976:	4603      	mov	r3, r0
 8006978:	817b      	strh	r3, [r7, #10]
 800697a:	460b      	mov	r3, r1
 800697c:	813b      	strh	r3, [r7, #8]
 800697e:	4613      	mov	r3, r2
 8006980:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006982:	f7fd faad 	bl	8003ee0 <HAL_GetTick>
 8006986:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8006988:	88fb      	ldrh	r3, [r7, #6]
 800698a:	2b01      	cmp	r3, #1
 800698c:	d007      	beq.n	800699e <HAL_I2C_Mem_Read+0x36>
 800698e:	88fb      	ldrh	r3, [r7, #6]
 8006990:	2b10      	cmp	r3, #16
 8006992:	d004      	beq.n	800699e <HAL_I2C_Mem_Read+0x36>
 8006994:	f44f 611f 	mov.w	r1, #2544	; 0x9f0
 8006998:	4881      	ldr	r0, [pc, #516]	; (8006ba0 <HAL_I2C_Mem_Read+0x238>)
 800699a:	f7fc f948 	bl	8002c2e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	2b20      	cmp	r3, #32
 80069a8:	f040 8209 	bne.w	8006dbe <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80069ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ae:	9300      	str	r3, [sp, #0]
 80069b0:	2319      	movs	r3, #25
 80069b2:	2201      	movs	r2, #1
 80069b4:	497b      	ldr	r1, [pc, #492]	; (8006ba4 <HAL_I2C_Mem_Read+0x23c>)
 80069b6:	68f8      	ldr	r0, [r7, #12]
 80069b8:	f000 fb86 	bl	80070c8 <I2C_WaitOnFlagUntilTimeout>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d001      	beq.n	80069c6 <HAL_I2C_Mem_Read+0x5e>
    {
      return HAL_BUSY;
 80069c2:	2302      	movs	r3, #2
 80069c4:	e1fc      	b.n	8006dc0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d101      	bne.n	80069d4 <HAL_I2C_Mem_Read+0x6c>
 80069d0:	2302      	movs	r3, #2
 80069d2:	e1f5      	b.n	8006dc0 <HAL_I2C_Mem_Read+0x458>
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2201      	movs	r2, #1
 80069d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f003 0301 	and.w	r3, r3, #1
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d007      	beq.n	80069fa <HAL_I2C_Mem_Read+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f042 0201 	orr.w	r2, r2, #1
 80069f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	681a      	ldr	r2, [r3, #0]
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a08:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2222      	movs	r2, #34	; 0x22
 8006a0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2240      	movs	r2, #64	; 0x40
 8006a16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a24:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006a2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a30:	b29a      	uxth	r2, r3
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	4a5b      	ldr	r2, [pc, #364]	; (8006ba8 <HAL_I2C_Mem_Read+0x240>)
 8006a3a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a3c:	88f8      	ldrh	r0, [r7, #6]
 8006a3e:	893a      	ldrh	r2, [r7, #8]
 8006a40:	8979      	ldrh	r1, [r7, #10]
 8006a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a44:	9301      	str	r3, [sp, #4]
 8006a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	68f8      	ldr	r0, [r7, #12]
 8006a4e:	f000 fa53 	bl	8006ef8 <I2C_RequestMemoryRead>
 8006a52:	4603      	mov	r3, r0
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d001      	beq.n	8006a5c <HAL_I2C_Mem_Read+0xf4>
    {
      return HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	e1b1      	b.n	8006dc0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d113      	bne.n	8006a8c <HAL_I2C_Mem_Read+0x124>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a64:	2300      	movs	r3, #0
 8006a66:	623b      	str	r3, [r7, #32]
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	695b      	ldr	r3, [r3, #20]
 8006a6e:	623b      	str	r3, [r7, #32]
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	699b      	ldr	r3, [r3, #24]
 8006a76:	623b      	str	r3, [r7, #32]
 8006a78:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a88:	601a      	str	r2, [r3, #0]
 8006a8a:	e185      	b.n	8006d98 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d11b      	bne.n	8006acc <HAL_I2C_Mem_Read+0x164>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006aa2:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	61fb      	str	r3, [r7, #28]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	695b      	ldr	r3, [r3, #20]
 8006aae:	61fb      	str	r3, [r7, #28]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	699b      	ldr	r3, [r3, #24]
 8006ab6:	61fb      	str	r3, [r7, #28]
 8006ab8:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	681a      	ldr	r2, [r3, #0]
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ac8:	601a      	str	r2, [r3, #0]
 8006aca:	e165      	b.n	8006d98 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	d11b      	bne.n	8006b0c <HAL_I2C_Mem_Read+0x1a4>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	681a      	ldr	r2, [r3, #0]
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ae2:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006af2:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006af4:	2300      	movs	r3, #0
 8006af6:	61bb      	str	r3, [r7, #24]
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	695b      	ldr	r3, [r3, #20]
 8006afe:	61bb      	str	r3, [r7, #24]
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	699b      	ldr	r3, [r3, #24]
 8006b06:	61bb      	str	r3, [r7, #24]
 8006b08:	69bb      	ldr	r3, [r7, #24]
 8006b0a:	e145      	b.n	8006d98 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	617b      	str	r3, [r7, #20]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	695b      	ldr	r3, [r3, #20]
 8006b16:	617b      	str	r3, [r7, #20]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	699b      	ldr	r3, [r3, #24]
 8006b1e:	617b      	str	r3, [r7, #20]
 8006b20:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006b22:	e139      	b.n	8006d98 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b28:	2b03      	cmp	r3, #3
 8006b2a:	f200 80f2 	bhi.w	8006d12 <HAL_I2C_Mem_Read+0x3aa>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b32:	2b01      	cmp	r3, #1
 8006b34:	d123      	bne.n	8006b7e <HAL_I2C_Mem_Read+0x216>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b38:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	f000 fc1c 	bl	8007378 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006b40:	4603      	mov	r3, r0
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d001      	beq.n	8006b4a <HAL_I2C_Mem_Read+0x1e2>
          {
            return HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	e13a      	b.n	8006dc0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	691a      	ldr	r2, [r3, #16]
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b54:	b2d2      	uxtb	r2, r2
 8006b56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b5c:	1c5a      	adds	r2, r3, #1
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b66:	3b01      	subs	r3, #1
 8006b68:	b29a      	uxth	r2, r3
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	3b01      	subs	r3, #1
 8006b76:	b29a      	uxth	r2, r3
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006b7c:	e10c      	b.n	8006d98 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b82:	2b02      	cmp	r3, #2
 8006b84:	d14f      	bne.n	8006c26 <HAL_I2C_Mem_Read+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b88:	9300      	str	r3, [sp, #0]
 8006b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	4907      	ldr	r1, [pc, #28]	; (8006bac <HAL_I2C_Mem_Read+0x244>)
 8006b90:	68f8      	ldr	r0, [r7, #12]
 8006b92:	f000 fa99 	bl	80070c8 <I2C_WaitOnFlagUntilTimeout>
 8006b96:	4603      	mov	r3, r0
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d009      	beq.n	8006bb0 <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e10f      	b.n	8006dc0 <HAL_I2C_Mem_Read+0x458>
 8006ba0:	0800dc60 	.word	0x0800dc60
 8006ba4:	00100002 	.word	0x00100002
 8006ba8:	ffff0000 	.word	0xffff0000
 8006bac:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	691a      	ldr	r2, [r3, #16]
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bca:	b2d2      	uxtb	r2, r2
 8006bcc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bd2:	1c5a      	adds	r2, r3, #1
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bdc:	3b01      	subs	r3, #1
 8006bde:	b29a      	uxth	r2, r3
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	3b01      	subs	r3, #1
 8006bec:	b29a      	uxth	r2, r3
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	691a      	ldr	r2, [r3, #16]
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bfc:	b2d2      	uxtb	r2, r2
 8006bfe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c04:	1c5a      	adds	r2, r3, #1
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c0e:	3b01      	subs	r3, #1
 8006c10:	b29a      	uxth	r2, r3
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	3b01      	subs	r3, #1
 8006c1e:	b29a      	uxth	r2, r3
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006c24:	e0b8      	b.n	8006d98 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c28:	9300      	str	r3, [sp, #0]
 8006c2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	4966      	ldr	r1, [pc, #408]	; (8006dc8 <HAL_I2C_Mem_Read+0x460>)
 8006c30:	68f8      	ldr	r0, [r7, #12]
 8006c32:	f000 fa49 	bl	80070c8 <I2C_WaitOnFlagUntilTimeout>
 8006c36:	4603      	mov	r3, r0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d001      	beq.n	8006c40 <HAL_I2C_Mem_Read+0x2d8>
          {
            return HAL_ERROR;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	e0bf      	b.n	8006dc0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	681a      	ldr	r2, [r3, #0]
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	691a      	ldr	r2, [r3, #16]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5a:	b2d2      	uxtb	r2, r2
 8006c5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c62:	1c5a      	adds	r2, r3, #1
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	b29a      	uxth	r2, r3
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	3b01      	subs	r3, #1
 8006c7c:	b29a      	uxth	r2, r3
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c84:	9300      	str	r3, [sp, #0]
 8006c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c88:	2200      	movs	r2, #0
 8006c8a:	494f      	ldr	r1, [pc, #316]	; (8006dc8 <HAL_I2C_Mem_Read+0x460>)
 8006c8c:	68f8      	ldr	r0, [r7, #12]
 8006c8e:	f000 fa1b 	bl	80070c8 <I2C_WaitOnFlagUntilTimeout>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d001      	beq.n	8006c9c <HAL_I2C_Mem_Read+0x334>
          {
            return HAL_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	e091      	b.n	8006dc0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006caa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	691a      	ldr	r2, [r3, #16]
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb6:	b2d2      	uxtb	r2, r2
 8006cb8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cbe:	1c5a      	adds	r2, r3, #1
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cc8:	3b01      	subs	r3, #1
 8006cca:	b29a      	uxth	r2, r3
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	3b01      	subs	r3, #1
 8006cd8:	b29a      	uxth	r2, r3
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	691a      	ldr	r2, [r3, #16]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce8:	b2d2      	uxtb	r2, r2
 8006cea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cf0:	1c5a      	adds	r2, r3, #1
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cfa:	3b01      	subs	r3, #1
 8006cfc:	b29a      	uxth	r2, r3
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	b29a      	uxth	r2, r3
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006d10:	e042      	b.n	8006d98 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d14:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006d16:	68f8      	ldr	r0, [r7, #12]
 8006d18:	f000 fb2e 	bl	8007378 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d001      	beq.n	8006d26 <HAL_I2C_Mem_Read+0x3be>
        {
          return HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	e04c      	b.n	8006dc0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	691a      	ldr	r2, [r3, #16]
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d30:	b2d2      	uxtb	r2, r2
 8006d32:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d38:	1c5a      	adds	r2, r3, #1
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d42:	3b01      	subs	r3, #1
 8006d44:	b29a      	uxth	r2, r3
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	3b01      	subs	r3, #1
 8006d52:	b29a      	uxth	r2, r3
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	695b      	ldr	r3, [r3, #20]
 8006d5e:	f003 0304 	and.w	r3, r3, #4
 8006d62:	2b04      	cmp	r3, #4
 8006d64:	d118      	bne.n	8006d98 <HAL_I2C_Mem_Read+0x430>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	691a      	ldr	r2, [r3, #16]
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d70:	b2d2      	uxtb	r2, r2
 8006d72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d78:	1c5a      	adds	r2, r3, #1
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d82:	3b01      	subs	r3, #1
 8006d84:	b29a      	uxth	r2, r3
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	3b01      	subs	r3, #1
 8006d92:	b29a      	uxth	r2, r3
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	f47f aec1 	bne.w	8006b24 <HAL_I2C_Mem_Read+0x1bc>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2220      	movs	r2, #32
 8006da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	2200      	movs	r2, #0
 8006dae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	2200      	movs	r2, #0
 8006db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006dba:	2300      	movs	r3, #0
 8006dbc:	e000      	b.n	8006dc0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006dbe:	2302      	movs	r3, #2
  }
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3728      	adds	r7, #40	; 0x28
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}
 8006dc8:	00010004 	.word	0x00010004

08006dcc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b088      	sub	sp, #32
 8006dd0:	af02      	add	r7, sp, #8
 8006dd2:	60f8      	str	r0, [r7, #12]
 8006dd4:	4608      	mov	r0, r1
 8006dd6:	4611      	mov	r1, r2
 8006dd8:	461a      	mov	r2, r3
 8006dda:	4603      	mov	r3, r0
 8006ddc:	817b      	strh	r3, [r7, #10]
 8006dde:	460b      	mov	r3, r1
 8006de0:	813b      	strh	r3, [r7, #8]
 8006de2:	4613      	mov	r3, r2
 8006de4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006df4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df8:	9300      	str	r3, [sp, #0]
 8006dfa:	6a3b      	ldr	r3, [r7, #32]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e02:	68f8      	ldr	r0, [r7, #12]
 8006e04:	f000 f960 	bl	80070c8 <I2C_WaitOnFlagUntilTimeout>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00d      	beq.n	8006e2a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e1c:	d103      	bne.n	8006e26 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e24:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e26:	2303      	movs	r3, #3
 8006e28:	e05f      	b.n	8006eea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006e2a:	897b      	ldrh	r3, [r7, #10]
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	461a      	mov	r2, r3
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006e38:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e3c:	6a3a      	ldr	r2, [r7, #32]
 8006e3e:	492d      	ldr	r1, [pc, #180]	; (8006ef4 <I2C_RequestMemoryWrite+0x128>)
 8006e40:	68f8      	ldr	r0, [r7, #12]
 8006e42:	f000 f998 	bl	8007176 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d001      	beq.n	8006e50 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	e04c      	b.n	8006eea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e50:	2300      	movs	r3, #0
 8006e52:	617b      	str	r3, [r7, #20]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	695b      	ldr	r3, [r3, #20]
 8006e5a:	617b      	str	r3, [r7, #20]
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	699b      	ldr	r3, [r3, #24]
 8006e62:	617b      	str	r3, [r7, #20]
 8006e64:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e68:	6a39      	ldr	r1, [r7, #32]
 8006e6a:	68f8      	ldr	r0, [r7, #12]
 8006e6c:	f000 fa02 	bl	8007274 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e70:	4603      	mov	r3, r0
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d00d      	beq.n	8006e92 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e7a:	2b04      	cmp	r3, #4
 8006e7c:	d107      	bne.n	8006e8e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e8c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e02b      	b.n	8006eea <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006e92:	88fb      	ldrh	r3, [r7, #6]
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d105      	bne.n	8006ea4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006e98:	893b      	ldrh	r3, [r7, #8]
 8006e9a:	b2da      	uxtb	r2, r3
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	611a      	str	r2, [r3, #16]
 8006ea2:	e021      	b.n	8006ee8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006ea4:	893b      	ldrh	r3, [r7, #8]
 8006ea6:	0a1b      	lsrs	r3, r3, #8
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	b2da      	uxtb	r2, r3
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006eb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006eb4:	6a39      	ldr	r1, [r7, #32]
 8006eb6:	68f8      	ldr	r0, [r7, #12]
 8006eb8:	f000 f9dc 	bl	8007274 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d00d      	beq.n	8006ede <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ec6:	2b04      	cmp	r3, #4
 8006ec8:	d107      	bne.n	8006eda <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ed8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e005      	b.n	8006eea <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ede:	893b      	ldrh	r3, [r7, #8]
 8006ee0:	b2da      	uxtb	r2, r3
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006ee8:	2300      	movs	r3, #0
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3718      	adds	r7, #24
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}
 8006ef2:	bf00      	nop
 8006ef4:	00010002 	.word	0x00010002

08006ef8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b088      	sub	sp, #32
 8006efc:	af02      	add	r7, sp, #8
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	4608      	mov	r0, r1
 8006f02:	4611      	mov	r1, r2
 8006f04:	461a      	mov	r2, r3
 8006f06:	4603      	mov	r3, r0
 8006f08:	817b      	strh	r3, [r7, #10]
 8006f0a:	460b      	mov	r3, r1
 8006f0c:	813b      	strh	r3, [r7, #8]
 8006f0e:	4613      	mov	r3, r2
 8006f10:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	681a      	ldr	r2, [r3, #0]
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006f20:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f30:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f34:	9300      	str	r3, [sp, #0]
 8006f36:	6a3b      	ldr	r3, [r7, #32]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006f3e:	68f8      	ldr	r0, [r7, #12]
 8006f40:	f000 f8c2 	bl	80070c8 <I2C_WaitOnFlagUntilTimeout>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00d      	beq.n	8006f66 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f58:	d103      	bne.n	8006f62 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f60:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006f62:	2303      	movs	r3, #3
 8006f64:	e0aa      	b.n	80070bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006f66:	897b      	ldrh	r3, [r7, #10]
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006f74:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f78:	6a3a      	ldr	r2, [r7, #32]
 8006f7a:	4952      	ldr	r1, [pc, #328]	; (80070c4 <I2C_RequestMemoryRead+0x1cc>)
 8006f7c:	68f8      	ldr	r0, [r7, #12]
 8006f7e:	f000 f8fa 	bl	8007176 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f82:	4603      	mov	r3, r0
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d001      	beq.n	8006f8c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e097      	b.n	80070bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	617b      	str	r3, [r7, #20]
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	695b      	ldr	r3, [r3, #20]
 8006f96:	617b      	str	r3, [r7, #20]
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	699b      	ldr	r3, [r3, #24]
 8006f9e:	617b      	str	r3, [r7, #20]
 8006fa0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fa4:	6a39      	ldr	r1, [r7, #32]
 8006fa6:	68f8      	ldr	r0, [r7, #12]
 8006fa8:	f000 f964 	bl	8007274 <I2C_WaitOnTXEFlagUntilTimeout>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d00d      	beq.n	8006fce <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb6:	2b04      	cmp	r3, #4
 8006fb8:	d107      	bne.n	8006fca <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fc8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	e076      	b.n	80070bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006fce:	88fb      	ldrh	r3, [r7, #6]
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d105      	bne.n	8006fe0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006fd4:	893b      	ldrh	r3, [r7, #8]
 8006fd6:	b2da      	uxtb	r2, r3
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	611a      	str	r2, [r3, #16]
 8006fde:	e021      	b.n	8007024 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006fe0:	893b      	ldrh	r3, [r7, #8]
 8006fe2:	0a1b      	lsrs	r3, r3, #8
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	b2da      	uxtb	r2, r3
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ff0:	6a39      	ldr	r1, [r7, #32]
 8006ff2:	68f8      	ldr	r0, [r7, #12]
 8006ff4:	f000 f93e 	bl	8007274 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d00d      	beq.n	800701a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007002:	2b04      	cmp	r3, #4
 8007004:	d107      	bne.n	8007016 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007014:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e050      	b.n	80070bc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800701a:	893b      	ldrh	r3, [r7, #8]
 800701c:	b2da      	uxtb	r2, r3
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007024:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007026:	6a39      	ldr	r1, [r7, #32]
 8007028:	68f8      	ldr	r0, [r7, #12]
 800702a:	f000 f923 	bl	8007274 <I2C_WaitOnTXEFlagUntilTimeout>
 800702e:	4603      	mov	r3, r0
 8007030:	2b00      	cmp	r3, #0
 8007032:	d00d      	beq.n	8007050 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007038:	2b04      	cmp	r3, #4
 800703a:	d107      	bne.n	800704c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	681a      	ldr	r2, [r3, #0]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800704a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	e035      	b.n	80070bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800705e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007062:	9300      	str	r3, [sp, #0]
 8007064:	6a3b      	ldr	r3, [r7, #32]
 8007066:	2200      	movs	r2, #0
 8007068:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800706c:	68f8      	ldr	r0, [r7, #12]
 800706e:	f000 f82b 	bl	80070c8 <I2C_WaitOnFlagUntilTimeout>
 8007072:	4603      	mov	r3, r0
 8007074:	2b00      	cmp	r3, #0
 8007076:	d00d      	beq.n	8007094 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007082:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007086:	d103      	bne.n	8007090 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800708e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007090:	2303      	movs	r3, #3
 8007092:	e013      	b.n	80070bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007094:	897b      	ldrh	r3, [r7, #10]
 8007096:	b2db      	uxtb	r3, r3
 8007098:	f043 0301 	orr.w	r3, r3, #1
 800709c:	b2da      	uxtb	r2, r3
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80070a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a6:	6a3a      	ldr	r2, [r7, #32]
 80070a8:	4906      	ldr	r1, [pc, #24]	; (80070c4 <I2C_RequestMemoryRead+0x1cc>)
 80070aa:	68f8      	ldr	r0, [r7, #12]
 80070ac:	f000 f863 	bl	8007176 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80070b0:	4603      	mov	r3, r0
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d001      	beq.n	80070ba <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	e000      	b.n	80070bc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80070ba:	2300      	movs	r3, #0
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3718      	adds	r7, #24
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}
 80070c4:	00010002 	.word	0x00010002

080070c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b084      	sub	sp, #16
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	60f8      	str	r0, [r7, #12]
 80070d0:	60b9      	str	r1, [r7, #8]
 80070d2:	603b      	str	r3, [r7, #0]
 80070d4:	4613      	mov	r3, r2
 80070d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80070d8:	e025      	b.n	8007126 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80070e0:	d021      	beq.n	8007126 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070e2:	f7fc fefd 	bl	8003ee0 <HAL_GetTick>
 80070e6:	4602      	mov	r2, r0
 80070e8:	69bb      	ldr	r3, [r7, #24]
 80070ea:	1ad3      	subs	r3, r2, r3
 80070ec:	683a      	ldr	r2, [r7, #0]
 80070ee:	429a      	cmp	r2, r3
 80070f0:	d302      	bcc.n	80070f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d116      	bne.n	8007126 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2200      	movs	r2, #0
 80070fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2220      	movs	r2, #32
 8007102:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2200      	movs	r2, #0
 800710a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007112:	f043 0220 	orr.w	r2, r3, #32
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2200      	movs	r2, #0
 800711e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007122:	2301      	movs	r3, #1
 8007124:	e023      	b.n	800716e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	0c1b      	lsrs	r3, r3, #16
 800712a:	b2db      	uxtb	r3, r3
 800712c:	2b01      	cmp	r3, #1
 800712e:	d10d      	bne.n	800714c <I2C_WaitOnFlagUntilTimeout+0x84>
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	695b      	ldr	r3, [r3, #20]
 8007136:	43da      	mvns	r2, r3
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	4013      	ands	r3, r2
 800713c:	b29b      	uxth	r3, r3
 800713e:	2b00      	cmp	r3, #0
 8007140:	bf0c      	ite	eq
 8007142:	2301      	moveq	r3, #1
 8007144:	2300      	movne	r3, #0
 8007146:	b2db      	uxtb	r3, r3
 8007148:	461a      	mov	r2, r3
 800714a:	e00c      	b.n	8007166 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	699b      	ldr	r3, [r3, #24]
 8007152:	43da      	mvns	r2, r3
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	4013      	ands	r3, r2
 8007158:	b29b      	uxth	r3, r3
 800715a:	2b00      	cmp	r3, #0
 800715c:	bf0c      	ite	eq
 800715e:	2301      	moveq	r3, #1
 8007160:	2300      	movne	r3, #0
 8007162:	b2db      	uxtb	r3, r3
 8007164:	461a      	mov	r2, r3
 8007166:	79fb      	ldrb	r3, [r7, #7]
 8007168:	429a      	cmp	r2, r3
 800716a:	d0b6      	beq.n	80070da <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800716c:	2300      	movs	r3, #0
}
 800716e:	4618      	mov	r0, r3
 8007170:	3710      	adds	r7, #16
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}

08007176 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007176:	b580      	push	{r7, lr}
 8007178:	b084      	sub	sp, #16
 800717a:	af00      	add	r7, sp, #0
 800717c:	60f8      	str	r0, [r7, #12]
 800717e:	60b9      	str	r1, [r7, #8]
 8007180:	607a      	str	r2, [r7, #4]
 8007182:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007184:	e051      	b.n	800722a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	695b      	ldr	r3, [r3, #20]
 800718c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007190:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007194:	d123      	bne.n	80071de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	681a      	ldr	r2, [r3, #0]
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071a4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80071ae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	2200      	movs	r2, #0
 80071b4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2220      	movs	r2, #32
 80071ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2200      	movs	r2, #0
 80071c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ca:	f043 0204 	orr.w	r2, r3, #4
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2200      	movs	r2, #0
 80071d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	e046      	b.n	800726c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80071e4:	d021      	beq.n	800722a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071e6:	f7fc fe7b 	bl	8003ee0 <HAL_GetTick>
 80071ea:	4602      	mov	r2, r0
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	1ad3      	subs	r3, r2, r3
 80071f0:	687a      	ldr	r2, [r7, #4]
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d302      	bcc.n	80071fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d116      	bne.n	800722a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2200      	movs	r2, #0
 8007200:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2220      	movs	r2, #32
 8007206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2200      	movs	r2, #0
 800720e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007216:	f043 0220 	orr.w	r2, r3, #32
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	2200      	movs	r2, #0
 8007222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	e020      	b.n	800726c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	0c1b      	lsrs	r3, r3, #16
 800722e:	b2db      	uxtb	r3, r3
 8007230:	2b01      	cmp	r3, #1
 8007232:	d10c      	bne.n	800724e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	43da      	mvns	r2, r3
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	4013      	ands	r3, r2
 8007240:	b29b      	uxth	r3, r3
 8007242:	2b00      	cmp	r3, #0
 8007244:	bf14      	ite	ne
 8007246:	2301      	movne	r3, #1
 8007248:	2300      	moveq	r3, #0
 800724a:	b2db      	uxtb	r3, r3
 800724c:	e00b      	b.n	8007266 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	699b      	ldr	r3, [r3, #24]
 8007254:	43da      	mvns	r2, r3
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	4013      	ands	r3, r2
 800725a:	b29b      	uxth	r3, r3
 800725c:	2b00      	cmp	r3, #0
 800725e:	bf14      	ite	ne
 8007260:	2301      	movne	r3, #1
 8007262:	2300      	moveq	r3, #0
 8007264:	b2db      	uxtb	r3, r3
 8007266:	2b00      	cmp	r3, #0
 8007268:	d18d      	bne.n	8007186 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800726a:	2300      	movs	r3, #0
}
 800726c:	4618      	mov	r0, r3
 800726e:	3710      	adds	r7, #16
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}

08007274 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b084      	sub	sp, #16
 8007278:	af00      	add	r7, sp, #0
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	60b9      	str	r1, [r7, #8]
 800727e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007280:	e02d      	b.n	80072de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007282:	68f8      	ldr	r0, [r7, #12]
 8007284:	f000 f8ce 	bl	8007424 <I2C_IsAcknowledgeFailed>
 8007288:	4603      	mov	r3, r0
 800728a:	2b00      	cmp	r3, #0
 800728c:	d001      	beq.n	8007292 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e02d      	b.n	80072ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007298:	d021      	beq.n	80072de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800729a:	f7fc fe21 	bl	8003ee0 <HAL_GetTick>
 800729e:	4602      	mov	r2, r0
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	1ad3      	subs	r3, r2, r3
 80072a4:	68ba      	ldr	r2, [r7, #8]
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d302      	bcc.n	80072b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d116      	bne.n	80072de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	2200      	movs	r2, #0
 80072b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2220      	movs	r2, #32
 80072ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2200      	movs	r2, #0
 80072c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ca:	f043 0220 	orr.w	r2, r3, #32
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	e007      	b.n	80072ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	695b      	ldr	r3, [r3, #20]
 80072e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072e8:	2b80      	cmp	r3, #128	; 0x80
 80072ea:	d1ca      	bne.n	8007282 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80072ec:	2300      	movs	r3, #0
}
 80072ee:	4618      	mov	r0, r3
 80072f0:	3710      	adds	r7, #16
 80072f2:	46bd      	mov	sp, r7
 80072f4:	bd80      	pop	{r7, pc}

080072f6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80072f6:	b580      	push	{r7, lr}
 80072f8:	b084      	sub	sp, #16
 80072fa:	af00      	add	r7, sp, #0
 80072fc:	60f8      	str	r0, [r7, #12]
 80072fe:	60b9      	str	r1, [r7, #8]
 8007300:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007302:	e02d      	b.n	8007360 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007304:	68f8      	ldr	r0, [r7, #12]
 8007306:	f000 f88d 	bl	8007424 <I2C_IsAcknowledgeFailed>
 800730a:	4603      	mov	r3, r0
 800730c:	2b00      	cmp	r3, #0
 800730e:	d001      	beq.n	8007314 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007310:	2301      	movs	r3, #1
 8007312:	e02d      	b.n	8007370 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800731a:	d021      	beq.n	8007360 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800731c:	f7fc fde0 	bl	8003ee0 <HAL_GetTick>
 8007320:	4602      	mov	r2, r0
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	1ad3      	subs	r3, r2, r3
 8007326:	68ba      	ldr	r2, [r7, #8]
 8007328:	429a      	cmp	r2, r3
 800732a:	d302      	bcc.n	8007332 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d116      	bne.n	8007360 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2200      	movs	r2, #0
 8007336:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2220      	movs	r2, #32
 800733c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	2200      	movs	r2, #0
 8007344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800734c:	f043 0220 	orr.w	r2, r3, #32
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	2200      	movs	r2, #0
 8007358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	e007      	b.n	8007370 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	695b      	ldr	r3, [r3, #20]
 8007366:	f003 0304 	and.w	r3, r3, #4
 800736a:	2b04      	cmp	r3, #4
 800736c:	d1ca      	bne.n	8007304 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800736e:	2300      	movs	r3, #0
}
 8007370:	4618      	mov	r0, r3
 8007372:	3710      	adds	r7, #16
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	60f8      	str	r0, [r7, #12]
 8007380:	60b9      	str	r1, [r7, #8]
 8007382:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007384:	e042      	b.n	800740c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	695b      	ldr	r3, [r3, #20]
 800738c:	f003 0310 	and.w	r3, r3, #16
 8007390:	2b10      	cmp	r3, #16
 8007392:	d119      	bne.n	80073c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f06f 0210 	mvn.w	r2, #16
 800739c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2200      	movs	r2, #0
 80073a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2220      	movs	r2, #32
 80073a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2200      	movs	r2, #0
 80073b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2200      	movs	r2, #0
 80073c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80073c4:	2301      	movs	r3, #1
 80073c6:	e029      	b.n	800741c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073c8:	f7fc fd8a 	bl	8003ee0 <HAL_GetTick>
 80073cc:	4602      	mov	r2, r0
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	1ad3      	subs	r3, r2, r3
 80073d2:	68ba      	ldr	r2, [r7, #8]
 80073d4:	429a      	cmp	r2, r3
 80073d6:	d302      	bcc.n	80073de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d116      	bne.n	800740c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	2200      	movs	r2, #0
 80073e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2220      	movs	r2, #32
 80073e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073f8:	f043 0220 	orr.w	r2, r3, #32
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2200      	movs	r2, #0
 8007404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007408:	2301      	movs	r3, #1
 800740a:	e007      	b.n	800741c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	695b      	ldr	r3, [r3, #20]
 8007412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007416:	2b40      	cmp	r3, #64	; 0x40
 8007418:	d1b5      	bne.n	8007386 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800741a:	2300      	movs	r3, #0
}
 800741c:	4618      	mov	r0, r3
 800741e:	3710      	adds	r7, #16
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}

08007424 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007424:	b480      	push	{r7}
 8007426:	b083      	sub	sp, #12
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	695b      	ldr	r3, [r3, #20]
 8007432:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007436:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800743a:	d11b      	bne.n	8007474 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007444:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2200      	movs	r2, #0
 800744a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2220      	movs	r2, #32
 8007450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2200      	movs	r2, #0
 8007458:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007460:	f043 0204 	orr.w	r2, r3, #4
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2200      	movs	r2, #0
 800746c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007470:	2301      	movs	r3, #1
 8007472:	e000      	b.n	8007476 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007474:	2300      	movs	r3, #0
}
 8007476:	4618      	mov	r0, r3
 8007478:	370c      	adds	r7, #12
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr
	...

08007484 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b082      	sub	sp, #8
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a28      	ldr	r2, [pc, #160]	; (8007534 <HAL_I2CEx_ConfigAnalogFilter+0xb0>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d00d      	beq.n	80074b4 <HAL_I2CEx_ConfigAnalogFilter+0x30>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a26      	ldr	r2, [pc, #152]	; (8007538 <HAL_I2CEx_ConfigAnalogFilter+0xb4>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d008      	beq.n	80074b4 <HAL_I2CEx_ConfigAnalogFilter+0x30>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a25      	ldr	r2, [pc, #148]	; (800753c <HAL_I2CEx_ConfigAnalogFilter+0xb8>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d003      	beq.n	80074b4 <HAL_I2CEx_ConfigAnalogFilter+0x30>
 80074ac:	215c      	movs	r1, #92	; 0x5c
 80074ae:	4824      	ldr	r0, [pc, #144]	; (8007540 <HAL_I2CEx_ConfigAnalogFilter+0xbc>)
 80074b0:	f7fb fbbd 	bl	8002c2e <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d006      	beq.n	80074c8 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	2b10      	cmp	r3, #16
 80074be:	d003      	beq.n	80074c8 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 80074c0:	215d      	movs	r1, #93	; 0x5d
 80074c2:	481f      	ldr	r0, [pc, #124]	; (8007540 <HAL_I2CEx_ConfigAnalogFilter+0xbc>)
 80074c4:	f7fb fbb3 	bl	8002c2e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074ce:	b2db      	uxtb	r3, r3
 80074d0:	2b20      	cmp	r3, #32
 80074d2:	d129      	bne.n	8007528 <HAL_I2CEx_ConfigAnalogFilter+0xa4>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2224      	movs	r2, #36	; 0x24
 80074d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f022 0201 	bic.w	r2, r2, #1
 80074ea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f022 0210 	bic.w	r2, r2, #16
 80074fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	683a      	ldr	r2, [r7, #0]
 8007508:	430a      	orrs	r2, r1
 800750a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f042 0201 	orr.w	r2, r2, #1
 800751a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2220      	movs	r2, #32
 8007520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007524:	2300      	movs	r3, #0
 8007526:	e000      	b.n	800752a <HAL_I2CEx_ConfigAnalogFilter+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8007528:	2302      	movs	r3, #2
  }
}
 800752a:	4618      	mov	r0, r3
 800752c:	3708      	adds	r7, #8
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}
 8007532:	bf00      	nop
 8007534:	40005400 	.word	0x40005400
 8007538:	40005800 	.word	0x40005800
 800753c:	40005c00 	.word	0x40005c00
 8007540:	0800dc98 	.word	0x0800dc98

08007544 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b084      	sub	sp, #16
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800754e:	2300      	movs	r3, #0
 8007550:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4a27      	ldr	r2, [pc, #156]	; (80075f4 <HAL_I2CEx_ConfigDigitalFilter+0xb0>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d00d      	beq.n	8007578 <HAL_I2CEx_ConfigDigitalFilter+0x34>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4a25      	ldr	r2, [pc, #148]	; (80075f8 <HAL_I2CEx_ConfigDigitalFilter+0xb4>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d008      	beq.n	8007578 <HAL_I2CEx_ConfigDigitalFilter+0x34>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a24      	ldr	r2, [pc, #144]	; (80075fc <HAL_I2CEx_ConfigDigitalFilter+0xb8>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d003      	beq.n	8007578 <HAL_I2CEx_ConfigDigitalFilter+0x34>
 8007570:	2184      	movs	r1, #132	; 0x84
 8007572:	4823      	ldr	r0, [pc, #140]	; (8007600 <HAL_I2CEx_ConfigDigitalFilter+0xbc>)
 8007574:	f7fb fb5b 	bl	8002c2e <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	2b0f      	cmp	r3, #15
 800757c:	d903      	bls.n	8007586 <HAL_I2CEx_ConfigDigitalFilter+0x42>
 800757e:	2185      	movs	r1, #133	; 0x85
 8007580:	481f      	ldr	r0, [pc, #124]	; (8007600 <HAL_I2CEx_ConfigDigitalFilter+0xbc>)
 8007582:	f7fb fb54 	bl	8002c2e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800758c:	b2db      	uxtb	r3, r3
 800758e:	2b20      	cmp	r3, #32
 8007590:	d12a      	bne.n	80075e8 <HAL_I2CEx_ConfigDigitalFilter+0xa4>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2224      	movs	r2, #36	; 0x24
 8007596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f022 0201 	bic.w	r2, r2, #1
 80075a8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075b0:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80075b2:	89fb      	ldrh	r3, [r7, #14]
 80075b4:	f023 030f 	bic.w	r3, r3, #15
 80075b8:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	b29a      	uxth	r2, r3
 80075be:	89fb      	ldrh	r3, [r7, #14]
 80075c0:	4313      	orrs	r3, r2
 80075c2:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	89fa      	ldrh	r2, [r7, #14]
 80075ca:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f042 0201 	orr.w	r2, r2, #1
 80075da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2220      	movs	r2, #32
 80075e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80075e4:	2300      	movs	r3, #0
 80075e6:	e000      	b.n	80075ea <HAL_I2CEx_ConfigDigitalFilter+0xa6>
  }
  else
  {
    return HAL_BUSY;
 80075e8:	2302      	movs	r3, #2
  }
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	3710      	adds	r7, #16
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bd80      	pop	{r7, pc}
 80075f2:	bf00      	nop
 80075f4:	40005400 	.word	0x40005400
 80075f8:	40005800 	.word	0x40005800
 80075fc:	40005c00 	.word	0x40005c00
 8007600:	0800dc98 	.word	0x0800dc98

08007604 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b082      	sub	sp, #8
 8007608:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800760a:	2300      	movs	r3, #0
 800760c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800760e:	2300      	movs	r3, #0
 8007610:	603b      	str	r3, [r7, #0]
 8007612:	4b20      	ldr	r3, [pc, #128]	; (8007694 <HAL_PWREx_EnableOverDrive+0x90>)
 8007614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007616:	4a1f      	ldr	r2, [pc, #124]	; (8007694 <HAL_PWREx_EnableOverDrive+0x90>)
 8007618:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800761c:	6413      	str	r3, [r2, #64]	; 0x40
 800761e:	4b1d      	ldr	r3, [pc, #116]	; (8007694 <HAL_PWREx_EnableOverDrive+0x90>)
 8007620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007626:	603b      	str	r3, [r7, #0]
 8007628:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800762a:	4b1b      	ldr	r3, [pc, #108]	; (8007698 <HAL_PWREx_EnableOverDrive+0x94>)
 800762c:	2201      	movs	r2, #1
 800762e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007630:	f7fc fc56 	bl	8003ee0 <HAL_GetTick>
 8007634:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007636:	e009      	b.n	800764c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007638:	f7fc fc52 	bl	8003ee0 <HAL_GetTick>
 800763c:	4602      	mov	r2, r0
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	1ad3      	subs	r3, r2, r3
 8007642:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007646:	d901      	bls.n	800764c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8007648:	2303      	movs	r3, #3
 800764a:	e01f      	b.n	800768c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800764c:	4b13      	ldr	r3, [pc, #76]	; (800769c <HAL_PWREx_EnableOverDrive+0x98>)
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007654:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007658:	d1ee      	bne.n	8007638 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800765a:	4b11      	ldr	r3, [pc, #68]	; (80076a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800765c:	2201      	movs	r2, #1
 800765e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007660:	f7fc fc3e 	bl	8003ee0 <HAL_GetTick>
 8007664:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007666:	e009      	b.n	800767c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007668:	f7fc fc3a 	bl	8003ee0 <HAL_GetTick>
 800766c:	4602      	mov	r2, r0
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	1ad3      	subs	r3, r2, r3
 8007672:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007676:	d901      	bls.n	800767c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8007678:	2303      	movs	r3, #3
 800767a:	e007      	b.n	800768c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800767c:	4b07      	ldr	r3, [pc, #28]	; (800769c <HAL_PWREx_EnableOverDrive+0x98>)
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007684:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007688:	d1ee      	bne.n	8007668 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800768a:	2300      	movs	r3, #0
}
 800768c:	4618      	mov	r0, r3
 800768e:	3708      	adds	r7, #8
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}
 8007694:	40023800 	.word	0x40023800
 8007698:	420e0040 	.word	0x420e0040
 800769c:	40007000 	.word	0x40007000
 80076a0:	420e0044 	.word	0x420e0044

080076a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b086      	sub	sp, #24
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d101      	bne.n	80076b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80076b2:	2301      	movs	r3, #1
 80076b4:	e30d      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	2b0f      	cmp	r3, #15
 80076bc:	d903      	bls.n	80076c6 <HAL_RCC_OscConfig+0x22>
 80076be:	21e8      	movs	r1, #232	; 0xe8
 80076c0:	48a3      	ldr	r0, [pc, #652]	; (8007950 <HAL_RCC_OscConfig+0x2ac>)
 80076c2:	f7fb fab4 	bl	8002c2e <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f003 0301 	and.w	r3, r3, #1
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	f000 8088 	beq.w	80077e4 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d00d      	beq.n	80076f8 <HAL_RCC_OscConfig+0x54>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076e4:	d008      	beq.n	80076f8 <HAL_RCC_OscConfig+0x54>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80076ee:	d003      	beq.n	80076f8 <HAL_RCC_OscConfig+0x54>
 80076f0:	21ed      	movs	r1, #237	; 0xed
 80076f2:	4897      	ldr	r0, [pc, #604]	; (8007950 <HAL_RCC_OscConfig+0x2ac>)
 80076f4:	f7fb fa9b 	bl	8002c2e <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80076f8:	4b96      	ldr	r3, [pc, #600]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 80076fa:	689b      	ldr	r3, [r3, #8]
 80076fc:	f003 030c 	and.w	r3, r3, #12
 8007700:	2b04      	cmp	r3, #4
 8007702:	d00c      	beq.n	800771e <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007704:	4b93      	ldr	r3, [pc, #588]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800770c:	2b08      	cmp	r3, #8
 800770e:	d112      	bne.n	8007736 <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007710:	4b90      	ldr	r3, [pc, #576]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007718:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800771c:	d10b      	bne.n	8007736 <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800771e:	4b8d      	ldr	r3, [pc, #564]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007726:	2b00      	cmp	r3, #0
 8007728:	d05b      	beq.n	80077e2 <HAL_RCC_OscConfig+0x13e>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d157      	bne.n	80077e2 <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	e2cd      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800773e:	d106      	bne.n	800774e <HAL_RCC_OscConfig+0xaa>
 8007740:	4b84      	ldr	r3, [pc, #528]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a83      	ldr	r2, [pc, #524]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 8007746:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800774a:	6013      	str	r3, [r2, #0]
 800774c:	e01d      	b.n	800778a <HAL_RCC_OscConfig+0xe6>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007756:	d10c      	bne.n	8007772 <HAL_RCC_OscConfig+0xce>
 8007758:	4b7e      	ldr	r3, [pc, #504]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a7d      	ldr	r2, [pc, #500]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 800775e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007762:	6013      	str	r3, [r2, #0]
 8007764:	4b7b      	ldr	r3, [pc, #492]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a7a      	ldr	r2, [pc, #488]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 800776a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800776e:	6013      	str	r3, [r2, #0]
 8007770:	e00b      	b.n	800778a <HAL_RCC_OscConfig+0xe6>
 8007772:	4b78      	ldr	r3, [pc, #480]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a77      	ldr	r2, [pc, #476]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 8007778:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800777c:	6013      	str	r3, [r2, #0]
 800777e:	4b75      	ldr	r3, [pc, #468]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a74      	ldr	r2, [pc, #464]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 8007784:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007788:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d013      	beq.n	80077ba <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007792:	f7fc fba5 	bl	8003ee0 <HAL_GetTick>
 8007796:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007798:	e008      	b.n	80077ac <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800779a:	f7fc fba1 	bl	8003ee0 <HAL_GetTick>
 800779e:	4602      	mov	r2, r0
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	1ad3      	subs	r3, r2, r3
 80077a4:	2b64      	cmp	r3, #100	; 0x64
 80077a6:	d901      	bls.n	80077ac <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80077a8:	2303      	movs	r3, #3
 80077aa:	e292      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077ac:	4b69      	ldr	r3, [pc, #420]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d0f0      	beq.n	800779a <HAL_RCC_OscConfig+0xf6>
 80077b8:	e014      	b.n	80077e4 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077ba:	f7fc fb91 	bl	8003ee0 <HAL_GetTick>
 80077be:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80077c0:	e008      	b.n	80077d4 <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80077c2:	f7fc fb8d 	bl	8003ee0 <HAL_GetTick>
 80077c6:	4602      	mov	r2, r0
 80077c8:	693b      	ldr	r3, [r7, #16]
 80077ca:	1ad3      	subs	r3, r2, r3
 80077cc:	2b64      	cmp	r3, #100	; 0x64
 80077ce:	d901      	bls.n	80077d4 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 80077d0:	2303      	movs	r3, #3
 80077d2:	e27e      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80077d4:	4b5f      	ldr	r3, [pc, #380]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d1f0      	bne.n	80077c2 <HAL_RCC_OscConfig+0x11e>
 80077e0:	e000      	b.n	80077e4 <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077e2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f003 0302 	and.w	r3, r3, #2
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d079      	beq.n	80078e4 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	68db      	ldr	r3, [r3, #12]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d008      	beq.n	800780a <HAL_RCC_OscConfig+0x166>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	68db      	ldr	r3, [r3, #12]
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d004      	beq.n	800780a <HAL_RCC_OscConfig+0x166>
 8007800:	f240 111f 	movw	r1, #287	; 0x11f
 8007804:	4852      	ldr	r0, [pc, #328]	; (8007950 <HAL_RCC_OscConfig+0x2ac>)
 8007806:	f7fb fa12 	bl	8002c2e <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	691b      	ldr	r3, [r3, #16]
 800780e:	2b1f      	cmp	r3, #31
 8007810:	d904      	bls.n	800781c <HAL_RCC_OscConfig+0x178>
 8007812:	f44f 7190 	mov.w	r1, #288	; 0x120
 8007816:	484e      	ldr	r0, [pc, #312]	; (8007950 <HAL_RCC_OscConfig+0x2ac>)
 8007818:	f7fb fa09 	bl	8002c2e <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800781c:	4b4d      	ldr	r3, [pc, #308]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 800781e:	689b      	ldr	r3, [r3, #8]
 8007820:	f003 030c 	and.w	r3, r3, #12
 8007824:	2b00      	cmp	r3, #0
 8007826:	d00b      	beq.n	8007840 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007828:	4b4a      	ldr	r3, [pc, #296]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007830:	2b08      	cmp	r3, #8
 8007832:	d11c      	bne.n	800786e <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007834:	4b47      	ldr	r3, [pc, #284]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800783c:	2b00      	cmp	r3, #0
 800783e:	d116      	bne.n	800786e <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007840:	4b44      	ldr	r3, [pc, #272]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f003 0302 	and.w	r3, r3, #2
 8007848:	2b00      	cmp	r3, #0
 800784a:	d005      	beq.n	8007858 <HAL_RCC_OscConfig+0x1b4>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	2b01      	cmp	r3, #1
 8007852:	d001      	beq.n	8007858 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8007854:	2301      	movs	r3, #1
 8007856:	e23c      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007858:	4b3e      	ldr	r3, [pc, #248]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	691b      	ldr	r3, [r3, #16]
 8007864:	00db      	lsls	r3, r3, #3
 8007866:	493b      	ldr	r1, [pc, #236]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 8007868:	4313      	orrs	r3, r2
 800786a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800786c:	e03a      	b.n	80078e4 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	68db      	ldr	r3, [r3, #12]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d020      	beq.n	80078b8 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007876:	4b38      	ldr	r3, [pc, #224]	; (8007958 <HAL_RCC_OscConfig+0x2b4>)
 8007878:	2201      	movs	r2, #1
 800787a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800787c:	f7fc fb30 	bl	8003ee0 <HAL_GetTick>
 8007880:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007882:	e008      	b.n	8007896 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007884:	f7fc fb2c 	bl	8003ee0 <HAL_GetTick>
 8007888:	4602      	mov	r2, r0
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	1ad3      	subs	r3, r2, r3
 800788e:	2b02      	cmp	r3, #2
 8007890:	d901      	bls.n	8007896 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007892:	2303      	movs	r3, #3
 8007894:	e21d      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007896:	4b2f      	ldr	r3, [pc, #188]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f003 0302 	and.w	r3, r3, #2
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d0f0      	beq.n	8007884 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078a2:	4b2c      	ldr	r3, [pc, #176]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	691b      	ldr	r3, [r3, #16]
 80078ae:	00db      	lsls	r3, r3, #3
 80078b0:	4928      	ldr	r1, [pc, #160]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 80078b2:	4313      	orrs	r3, r2
 80078b4:	600b      	str	r3, [r1, #0]
 80078b6:	e015      	b.n	80078e4 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80078b8:	4b27      	ldr	r3, [pc, #156]	; (8007958 <HAL_RCC_OscConfig+0x2b4>)
 80078ba:	2200      	movs	r2, #0
 80078bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078be:	f7fc fb0f 	bl	8003ee0 <HAL_GetTick>
 80078c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078c4:	e008      	b.n	80078d8 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80078c6:	f7fc fb0b 	bl	8003ee0 <HAL_GetTick>
 80078ca:	4602      	mov	r2, r0
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	1ad3      	subs	r3, r2, r3
 80078d0:	2b02      	cmp	r3, #2
 80078d2:	d901      	bls.n	80078d8 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 80078d4:	2303      	movs	r3, #3
 80078d6:	e1fc      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078d8:	4b1e      	ldr	r3, [pc, #120]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f003 0302 	and.w	r3, r3, #2
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d1f0      	bne.n	80078c6 <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f003 0308 	and.w	r3, r3, #8
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d046      	beq.n	800797e <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	695b      	ldr	r3, [r3, #20]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d008      	beq.n	800790a <HAL_RCC_OscConfig+0x266>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	695b      	ldr	r3, [r3, #20]
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	d004      	beq.n	800790a <HAL_RCC_OscConfig+0x266>
 8007900:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8007904:	4812      	ldr	r0, [pc, #72]	; (8007950 <HAL_RCC_OscConfig+0x2ac>)
 8007906:	f7fb f992 	bl	8002c2e <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	695b      	ldr	r3, [r3, #20]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d016      	beq.n	8007940 <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007912:	4b12      	ldr	r3, [pc, #72]	; (800795c <HAL_RCC_OscConfig+0x2b8>)
 8007914:	2201      	movs	r2, #1
 8007916:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007918:	f7fc fae2 	bl	8003ee0 <HAL_GetTick>
 800791c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800791e:	e008      	b.n	8007932 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007920:	f7fc fade 	bl	8003ee0 <HAL_GetTick>
 8007924:	4602      	mov	r2, r0
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	1ad3      	subs	r3, r2, r3
 800792a:	2b02      	cmp	r3, #2
 800792c:	d901      	bls.n	8007932 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 800792e:	2303      	movs	r3, #3
 8007930:	e1cf      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007932:	4b08      	ldr	r3, [pc, #32]	; (8007954 <HAL_RCC_OscConfig+0x2b0>)
 8007934:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007936:	f003 0302 	and.w	r3, r3, #2
 800793a:	2b00      	cmp	r3, #0
 800793c:	d0f0      	beq.n	8007920 <HAL_RCC_OscConfig+0x27c>
 800793e:	e01e      	b.n	800797e <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007940:	4b06      	ldr	r3, [pc, #24]	; (800795c <HAL_RCC_OscConfig+0x2b8>)
 8007942:	2200      	movs	r2, #0
 8007944:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007946:	f7fc facb 	bl	8003ee0 <HAL_GetTick>
 800794a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800794c:	e011      	b.n	8007972 <HAL_RCC_OscConfig+0x2ce>
 800794e:	bf00      	nop
 8007950:	0800dcd4 	.word	0x0800dcd4
 8007954:	40023800 	.word	0x40023800
 8007958:	42470000 	.word	0x42470000
 800795c:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007960:	f7fc fabe 	bl	8003ee0 <HAL_GetTick>
 8007964:	4602      	mov	r2, r0
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	1ad3      	subs	r3, r2, r3
 800796a:	2b02      	cmp	r3, #2
 800796c:	d901      	bls.n	8007972 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800796e:	2303      	movs	r3, #3
 8007970:	e1af      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007972:	4b97      	ldr	r3, [pc, #604]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 8007974:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007976:	f003 0302 	and.w	r3, r3, #2
 800797a:	2b00      	cmp	r3, #0
 800797c:	d1f0      	bne.n	8007960 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f003 0304 	and.w	r3, r3, #4
 8007986:	2b00      	cmp	r3, #0
 8007988:	f000 80a8 	beq.w	8007adc <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 800798c:	2300      	movs	r3, #0
 800798e:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	689b      	ldr	r3, [r3, #8]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d00c      	beq.n	80079b2 <HAL_RCC_OscConfig+0x30e>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	2b01      	cmp	r3, #1
 800799e:	d008      	beq.n	80079b2 <HAL_RCC_OscConfig+0x30e>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	689b      	ldr	r3, [r3, #8]
 80079a4:	2b05      	cmp	r3, #5
 80079a6:	d004      	beq.n	80079b2 <HAL_RCC_OscConfig+0x30e>
 80079a8:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 80079ac:	4889      	ldr	r0, [pc, #548]	; (8007bd4 <HAL_RCC_OscConfig+0x530>)
 80079ae:	f7fb f93e 	bl	8002c2e <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80079b2:	4b87      	ldr	r3, [pc, #540]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 80079b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d10f      	bne.n	80079de <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80079be:	2300      	movs	r3, #0
 80079c0:	60bb      	str	r3, [r7, #8]
 80079c2:	4b83      	ldr	r3, [pc, #524]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 80079c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079c6:	4a82      	ldr	r2, [pc, #520]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 80079c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079cc:	6413      	str	r3, [r2, #64]	; 0x40
 80079ce:	4b80      	ldr	r3, [pc, #512]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 80079d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079d6:	60bb      	str	r3, [r7, #8]
 80079d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80079da:	2301      	movs	r3, #1
 80079dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079de:	4b7e      	ldr	r3, [pc, #504]	; (8007bd8 <HAL_RCC_OscConfig+0x534>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d118      	bne.n	8007a1c <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80079ea:	4b7b      	ldr	r3, [pc, #492]	; (8007bd8 <HAL_RCC_OscConfig+0x534>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4a7a      	ldr	r2, [pc, #488]	; (8007bd8 <HAL_RCC_OscConfig+0x534>)
 80079f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80079f6:	f7fc fa73 	bl	8003ee0 <HAL_GetTick>
 80079fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079fc:	e008      	b.n	8007a10 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079fe:	f7fc fa6f 	bl	8003ee0 <HAL_GetTick>
 8007a02:	4602      	mov	r2, r0
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	1ad3      	subs	r3, r2, r3
 8007a08:	2b02      	cmp	r3, #2
 8007a0a:	d901      	bls.n	8007a10 <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 8007a0c:	2303      	movs	r3, #3
 8007a0e:	e160      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a10:	4b71      	ldr	r3, [pc, #452]	; (8007bd8 <HAL_RCC_OscConfig+0x534>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d0f0      	beq.n	80079fe <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	689b      	ldr	r3, [r3, #8]
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d106      	bne.n	8007a32 <HAL_RCC_OscConfig+0x38e>
 8007a24:	4b6a      	ldr	r3, [pc, #424]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 8007a26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a28:	4a69      	ldr	r2, [pc, #420]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 8007a2a:	f043 0301 	orr.w	r3, r3, #1
 8007a2e:	6713      	str	r3, [r2, #112]	; 0x70
 8007a30:	e01c      	b.n	8007a6c <HAL_RCC_OscConfig+0x3c8>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	2b05      	cmp	r3, #5
 8007a38:	d10c      	bne.n	8007a54 <HAL_RCC_OscConfig+0x3b0>
 8007a3a:	4b65      	ldr	r3, [pc, #404]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 8007a3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a3e:	4a64      	ldr	r2, [pc, #400]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 8007a40:	f043 0304 	orr.w	r3, r3, #4
 8007a44:	6713      	str	r3, [r2, #112]	; 0x70
 8007a46:	4b62      	ldr	r3, [pc, #392]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 8007a48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a4a:	4a61      	ldr	r2, [pc, #388]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 8007a4c:	f043 0301 	orr.w	r3, r3, #1
 8007a50:	6713      	str	r3, [r2, #112]	; 0x70
 8007a52:	e00b      	b.n	8007a6c <HAL_RCC_OscConfig+0x3c8>
 8007a54:	4b5e      	ldr	r3, [pc, #376]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 8007a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a58:	4a5d      	ldr	r2, [pc, #372]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 8007a5a:	f023 0301 	bic.w	r3, r3, #1
 8007a5e:	6713      	str	r3, [r2, #112]	; 0x70
 8007a60:	4b5b      	ldr	r3, [pc, #364]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 8007a62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a64:	4a5a      	ldr	r2, [pc, #360]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 8007a66:	f023 0304 	bic.w	r3, r3, #4
 8007a6a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d015      	beq.n	8007aa0 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a74:	f7fc fa34 	bl	8003ee0 <HAL_GetTick>
 8007a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a7a:	e00a      	b.n	8007a92 <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a7c:	f7fc fa30 	bl	8003ee0 <HAL_GetTick>
 8007a80:	4602      	mov	r2, r0
 8007a82:	693b      	ldr	r3, [r7, #16]
 8007a84:	1ad3      	subs	r3, r2, r3
 8007a86:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d901      	bls.n	8007a92 <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 8007a8e:	2303      	movs	r3, #3
 8007a90:	e11f      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a92:	4b4f      	ldr	r3, [pc, #316]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 8007a94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a96:	f003 0302 	and.w	r3, r3, #2
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d0ee      	beq.n	8007a7c <HAL_RCC_OscConfig+0x3d8>
 8007a9e:	e014      	b.n	8007aca <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007aa0:	f7fc fa1e 	bl	8003ee0 <HAL_GetTick>
 8007aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007aa6:	e00a      	b.n	8007abe <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007aa8:	f7fc fa1a 	bl	8003ee0 <HAL_GetTick>
 8007aac:	4602      	mov	r2, r0
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	1ad3      	subs	r3, r2, r3
 8007ab2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d901      	bls.n	8007abe <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 8007aba:	2303      	movs	r3, #3
 8007abc:	e109      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007abe:	4b44      	ldr	r3, [pc, #272]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 8007ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ac2:	f003 0302 	and.w	r3, r3, #2
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d1ee      	bne.n	8007aa8 <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007aca:	7dfb      	ldrb	r3, [r7, #23]
 8007acc:	2b01      	cmp	r3, #1
 8007ace:	d105      	bne.n	8007adc <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ad0:	4b3f      	ldr	r3, [pc, #252]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 8007ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ad4:	4a3e      	ldr	r2, [pc, #248]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 8007ad6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ada:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	699b      	ldr	r3, [r3, #24]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d00c      	beq.n	8007afe <HAL_RCC_OscConfig+0x45a>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	699b      	ldr	r3, [r3, #24]
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d008      	beq.n	8007afe <HAL_RCC_OscConfig+0x45a>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	699b      	ldr	r3, [r3, #24]
 8007af0:	2b02      	cmp	r3, #2
 8007af2:	d004      	beq.n	8007afe <HAL_RCC_OscConfig+0x45a>
 8007af4:	f240 11cf 	movw	r1, #463	; 0x1cf
 8007af8:	4836      	ldr	r0, [pc, #216]	; (8007bd4 <HAL_RCC_OscConfig+0x530>)
 8007afa:	f7fb f898 	bl	8002c2e <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	699b      	ldr	r3, [r3, #24]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	f000 80e4 	beq.w	8007cd0 <HAL_RCC_OscConfig+0x62c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007b08:	4b31      	ldr	r3, [pc, #196]	; (8007bd0 <HAL_RCC_OscConfig+0x52c>)
 8007b0a:	689b      	ldr	r3, [r3, #8]
 8007b0c:	f003 030c 	and.w	r3, r3, #12
 8007b10:	2b08      	cmp	r3, #8
 8007b12:	f000 80ae 	beq.w	8007c72 <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	699b      	ldr	r3, [r3, #24]
 8007b1a:	2b02      	cmp	r3, #2
 8007b1c:	f040 8092 	bne.w	8007c44 <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	69db      	ldr	r3, [r3, #28]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d009      	beq.n	8007b3c <HAL_RCC_OscConfig+0x498>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	69db      	ldr	r3, [r3, #28]
 8007b2c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007b30:	d004      	beq.n	8007b3c <HAL_RCC_OscConfig+0x498>
 8007b32:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8007b36:	4827      	ldr	r0, [pc, #156]	; (8007bd4 <HAL_RCC_OscConfig+0x530>)
 8007b38:	f7fb f879 	bl	8002c2e <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6a1b      	ldr	r3, [r3, #32]
 8007b40:	2b3f      	cmp	r3, #63	; 0x3f
 8007b42:	d904      	bls.n	8007b4e <HAL_RCC_OscConfig+0x4aa>
 8007b44:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007b48:	4822      	ldr	r0, [pc, #136]	; (8007bd4 <HAL_RCC_OscConfig+0x530>)
 8007b4a:	f7fb f870 	bl	8002c2e <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b52:	2b31      	cmp	r3, #49	; 0x31
 8007b54:	d904      	bls.n	8007b60 <HAL_RCC_OscConfig+0x4bc>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b5a:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8007b5e:	d904      	bls.n	8007b6a <HAL_RCC_OscConfig+0x4c6>
 8007b60:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8007b64:	481b      	ldr	r0, [pc, #108]	; (8007bd4 <HAL_RCC_OscConfig+0x530>)
 8007b66:	f7fb f862 	bl	8002c2e <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b6e:	2b02      	cmp	r3, #2
 8007b70:	d010      	beq.n	8007b94 <HAL_RCC_OscConfig+0x4f0>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b76:	2b04      	cmp	r3, #4
 8007b78:	d00c      	beq.n	8007b94 <HAL_RCC_OscConfig+0x4f0>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b7e:	2b06      	cmp	r3, #6
 8007b80:	d008      	beq.n	8007b94 <HAL_RCC_OscConfig+0x4f0>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b86:	2b08      	cmp	r3, #8
 8007b88:	d004      	beq.n	8007b94 <HAL_RCC_OscConfig+0x4f0>
 8007b8a:	f240 11db 	movw	r1, #475	; 0x1db
 8007b8e:	4811      	ldr	r0, [pc, #68]	; (8007bd4 <HAL_RCC_OscConfig+0x530>)
 8007b90:	f7fb f84d 	bl	8002c2e <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d903      	bls.n	8007ba4 <HAL_RCC_OscConfig+0x500>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ba0:	2b0f      	cmp	r3, #15
 8007ba2:	d904      	bls.n	8007bae <HAL_RCC_OscConfig+0x50a>
 8007ba4:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8007ba8:	480a      	ldr	r0, [pc, #40]	; (8007bd4 <HAL_RCC_OscConfig+0x530>)
 8007baa:	f7fb f840 	bl	8002c2e <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bae:	4b0b      	ldr	r3, [pc, #44]	; (8007bdc <HAL_RCC_OscConfig+0x538>)
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bb4:	f7fc f994 	bl	8003ee0 <HAL_GetTick>
 8007bb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007bba:	e011      	b.n	8007be0 <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007bbc:	f7fc f990 	bl	8003ee0 <HAL_GetTick>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	2b02      	cmp	r3, #2
 8007bc8:	d90a      	bls.n	8007be0 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 8007bca:	2303      	movs	r3, #3
 8007bcc:	e081      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
 8007bce:	bf00      	nop
 8007bd0:	40023800 	.word	0x40023800
 8007bd4:	0800dcd4 	.word	0x0800dcd4
 8007bd8:	40007000 	.word	0x40007000
 8007bdc:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007be0:	4b3e      	ldr	r3, [pc, #248]	; (8007cdc <HAL_RCC_OscConfig+0x638>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d1e7      	bne.n	8007bbc <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	69da      	ldr	r2, [r3, #28]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6a1b      	ldr	r3, [r3, #32]
 8007bf4:	431a      	orrs	r2, r3
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bfa:	019b      	lsls	r3, r3, #6
 8007bfc:	431a      	orrs	r2, r3
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c02:	085b      	lsrs	r3, r3, #1
 8007c04:	3b01      	subs	r3, #1
 8007c06:	041b      	lsls	r3, r3, #16
 8007c08:	431a      	orrs	r2, r3
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c0e:	061b      	lsls	r3, r3, #24
 8007c10:	4932      	ldr	r1, [pc, #200]	; (8007cdc <HAL_RCC_OscConfig+0x638>)
 8007c12:	4313      	orrs	r3, r2
 8007c14:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007c16:	4b32      	ldr	r3, [pc, #200]	; (8007ce0 <HAL_RCC_OscConfig+0x63c>)
 8007c18:	2201      	movs	r2, #1
 8007c1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c1c:	f7fc f960 	bl	8003ee0 <HAL_GetTick>
 8007c20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c22:	e008      	b.n	8007c36 <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007c24:	f7fc f95c 	bl	8003ee0 <HAL_GetTick>
 8007c28:	4602      	mov	r2, r0
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	1ad3      	subs	r3, r2, r3
 8007c2e:	2b02      	cmp	r3, #2
 8007c30:	d901      	bls.n	8007c36 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8007c32:	2303      	movs	r3, #3
 8007c34:	e04d      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c36:	4b29      	ldr	r3, [pc, #164]	; (8007cdc <HAL_RCC_OscConfig+0x638>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d0f0      	beq.n	8007c24 <HAL_RCC_OscConfig+0x580>
 8007c42:	e045      	b.n	8007cd0 <HAL_RCC_OscConfig+0x62c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c44:	4b26      	ldr	r3, [pc, #152]	; (8007ce0 <HAL_RCC_OscConfig+0x63c>)
 8007c46:	2200      	movs	r2, #0
 8007c48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c4a:	f7fc f949 	bl	8003ee0 <HAL_GetTick>
 8007c4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c50:	e008      	b.n	8007c64 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007c52:	f7fc f945 	bl	8003ee0 <HAL_GetTick>
 8007c56:	4602      	mov	r2, r0
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	1ad3      	subs	r3, r2, r3
 8007c5c:	2b02      	cmp	r3, #2
 8007c5e:	d901      	bls.n	8007c64 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8007c60:	2303      	movs	r3, #3
 8007c62:	e036      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c64:	4b1d      	ldr	r3, [pc, #116]	; (8007cdc <HAL_RCC_OscConfig+0x638>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d1f0      	bne.n	8007c52 <HAL_RCC_OscConfig+0x5ae>
 8007c70:	e02e      	b.n	8007cd0 <HAL_RCC_OscConfig+0x62c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	699b      	ldr	r3, [r3, #24]
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	d101      	bne.n	8007c7e <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	e029      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007c7e:	4b17      	ldr	r3, [pc, #92]	; (8007cdc <HAL_RCC_OscConfig+0x638>)
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	69db      	ldr	r3, [r3, #28]
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d11c      	bne.n	8007ccc <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d115      	bne.n	8007ccc <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007ca0:	68fa      	ldr	r2, [r7, #12]
 8007ca2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007ca6:	4013      	ands	r3, r2
 8007ca8:	687a      	ldr	r2, [r7, #4]
 8007caa:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d10d      	bne.n	8007ccc <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007cba:	429a      	cmp	r2, r3
 8007cbc:	d106      	bne.n	8007ccc <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007cc8:	429a      	cmp	r2, r3
 8007cca:	d001      	beq.n	8007cd0 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e000      	b.n	8007cd2 <HAL_RCC_OscConfig+0x62e>
        }
      }
    }
  }
  return HAL_OK;
 8007cd0:	2300      	movs	r3, #0
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	3718      	adds	r7, #24
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}
 8007cda:	bf00      	nop
 8007cdc:	40023800 	.word	0x40023800
 8007ce0:	42470060 	.word	0x42470060

08007ce4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b084      	sub	sp, #16
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
 8007cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d101      	bne.n	8007cf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	e18c      	b.n	8008012 <HAL_RCC_ClockConfig+0x32e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d003      	beq.n	8007d08 <HAL_RCC_ClockConfig+0x24>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	2b0f      	cmp	r3, #15
 8007d06:	d904      	bls.n	8007d12 <HAL_RCC_ClockConfig+0x2e>
 8007d08:	f240 2151 	movw	r1, #593	; 0x251
 8007d0c:	4887      	ldr	r0, [pc, #540]	; (8007f2c <HAL_RCC_ClockConfig+0x248>)
 8007d0e:	f7fa ff8e 	bl	8002c2e <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d031      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x98>
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	2b01      	cmp	r3, #1
 8007d1c:	d02e      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x98>
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	2b02      	cmp	r3, #2
 8007d22:	d02b      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x98>
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	2b03      	cmp	r3, #3
 8007d28:	d028      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x98>
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	2b04      	cmp	r3, #4
 8007d2e:	d025      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x98>
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	2b05      	cmp	r3, #5
 8007d34:	d022      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x98>
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	2b06      	cmp	r3, #6
 8007d3a:	d01f      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x98>
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	2b07      	cmp	r3, #7
 8007d40:	d01c      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x98>
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	2b08      	cmp	r3, #8
 8007d46:	d019      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x98>
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	2b09      	cmp	r3, #9
 8007d4c:	d016      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x98>
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	2b0a      	cmp	r3, #10
 8007d52:	d013      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x98>
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	2b0b      	cmp	r3, #11
 8007d58:	d010      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x98>
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	2b0c      	cmp	r3, #12
 8007d5e:	d00d      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x98>
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	2b0d      	cmp	r3, #13
 8007d64:	d00a      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x98>
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	2b0e      	cmp	r3, #14
 8007d6a:	d007      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x98>
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	2b0f      	cmp	r3, #15
 8007d70:	d004      	beq.n	8007d7c <HAL_RCC_ClockConfig+0x98>
 8007d72:	f240 2152 	movw	r1, #594	; 0x252
 8007d76:	486d      	ldr	r0, [pc, #436]	; (8007f2c <HAL_RCC_ClockConfig+0x248>)
 8007d78:	f7fa ff59 	bl	8002c2e <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007d7c:	4b6c      	ldr	r3, [pc, #432]	; (8007f30 <HAL_RCC_ClockConfig+0x24c>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f003 030f 	and.w	r3, r3, #15
 8007d84:	683a      	ldr	r2, [r7, #0]
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d90c      	bls.n	8007da4 <HAL_RCC_ClockConfig+0xc0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d8a:	4b69      	ldr	r3, [pc, #420]	; (8007f30 <HAL_RCC_ClockConfig+0x24c>)
 8007d8c:	683a      	ldr	r2, [r7, #0]
 8007d8e:	b2d2      	uxtb	r2, r2
 8007d90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d92:	4b67      	ldr	r3, [pc, #412]	; (8007f30 <HAL_RCC_ClockConfig+0x24c>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f003 030f 	and.w	r3, r3, #15
 8007d9a:	683a      	ldr	r2, [r7, #0]
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	d001      	beq.n	8007da4 <HAL_RCC_ClockConfig+0xc0>
    {
      return HAL_ERROR;
 8007da0:	2301      	movs	r3, #1
 8007da2:	e136      	b.n	8008012 <HAL_RCC_ClockConfig+0x32e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f003 0302 	and.w	r3, r3, #2
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d049      	beq.n	8007e44 <HAL_RCC_ClockConfig+0x160>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f003 0304 	and.w	r3, r3, #4
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d005      	beq.n	8007dc8 <HAL_RCC_ClockConfig+0xe4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007dbc:	4b5d      	ldr	r3, [pc, #372]	; (8007f34 <HAL_RCC_ClockConfig+0x250>)
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	4a5c      	ldr	r2, [pc, #368]	; (8007f34 <HAL_RCC_ClockConfig+0x250>)
 8007dc2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007dc6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f003 0308 	and.w	r3, r3, #8
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d005      	beq.n	8007de0 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007dd4:	4b57      	ldr	r3, [pc, #348]	; (8007f34 <HAL_RCC_ClockConfig+0x250>)
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	4a56      	ldr	r2, [pc, #344]	; (8007f34 <HAL_RCC_ClockConfig+0x250>)
 8007dda:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007dde:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	689b      	ldr	r3, [r3, #8]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d024      	beq.n	8007e32 <HAL_RCC_ClockConfig+0x14e>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	2b80      	cmp	r3, #128	; 0x80
 8007dee:	d020      	beq.n	8007e32 <HAL_RCC_ClockConfig+0x14e>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	2b90      	cmp	r3, #144	; 0x90
 8007df6:	d01c      	beq.n	8007e32 <HAL_RCC_ClockConfig+0x14e>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	689b      	ldr	r3, [r3, #8]
 8007dfc:	2ba0      	cmp	r3, #160	; 0xa0
 8007dfe:	d018      	beq.n	8007e32 <HAL_RCC_ClockConfig+0x14e>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	689b      	ldr	r3, [r3, #8]
 8007e04:	2bb0      	cmp	r3, #176	; 0xb0
 8007e06:	d014      	beq.n	8007e32 <HAL_RCC_ClockConfig+0x14e>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	689b      	ldr	r3, [r3, #8]
 8007e0c:	2bc0      	cmp	r3, #192	; 0xc0
 8007e0e:	d010      	beq.n	8007e32 <HAL_RCC_ClockConfig+0x14e>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	2bd0      	cmp	r3, #208	; 0xd0
 8007e16:	d00c      	beq.n	8007e32 <HAL_RCC_ClockConfig+0x14e>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	2be0      	cmp	r3, #224	; 0xe0
 8007e1e:	d008      	beq.n	8007e32 <HAL_RCC_ClockConfig+0x14e>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	2bf0      	cmp	r3, #240	; 0xf0
 8007e26:	d004      	beq.n	8007e32 <HAL_RCC_ClockConfig+0x14e>
 8007e28:	f240 2175 	movw	r1, #629	; 0x275
 8007e2c:	483f      	ldr	r0, [pc, #252]	; (8007f2c <HAL_RCC_ClockConfig+0x248>)
 8007e2e:	f7fa fefe 	bl	8002c2e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007e32:	4b40      	ldr	r3, [pc, #256]	; (8007f34 <HAL_RCC_ClockConfig+0x250>)
 8007e34:	689b      	ldr	r3, [r3, #8]
 8007e36:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	493d      	ldr	r1, [pc, #244]	; (8007f34 <HAL_RCC_ClockConfig+0x250>)
 8007e40:	4313      	orrs	r3, r2
 8007e42:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f003 0301 	and.w	r3, r3, #1
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d059      	beq.n	8007f04 <HAL_RCC_ClockConfig+0x220>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d010      	beq.n	8007e7a <HAL_RCC_ClockConfig+0x196>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	685b      	ldr	r3, [r3, #4]
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d00c      	beq.n	8007e7a <HAL_RCC_ClockConfig+0x196>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	2b02      	cmp	r3, #2
 8007e66:	d008      	beq.n	8007e7a <HAL_RCC_ClockConfig+0x196>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	685b      	ldr	r3, [r3, #4]
 8007e6c:	2b03      	cmp	r3, #3
 8007e6e:	d004      	beq.n	8007e7a <HAL_RCC_ClockConfig+0x196>
 8007e70:	f44f 711f 	mov.w	r1, #636	; 0x27c
 8007e74:	482d      	ldr	r0, [pc, #180]	; (8007f2c <HAL_RCC_ClockConfig+0x248>)
 8007e76:	f7fa feda 	bl	8002c2e <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	2b01      	cmp	r3, #1
 8007e80:	d107      	bne.n	8007e92 <HAL_RCC_ClockConfig+0x1ae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e82:	4b2c      	ldr	r3, [pc, #176]	; (8007f34 <HAL_RCC_ClockConfig+0x250>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d119      	bne.n	8007ec2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	e0bf      	b.n	8008012 <HAL_RCC_ClockConfig+0x32e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	685b      	ldr	r3, [r3, #4]
 8007e96:	2b02      	cmp	r3, #2
 8007e98:	d003      	beq.n	8007ea2 <HAL_RCC_ClockConfig+0x1be>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007e9e:	2b03      	cmp	r3, #3
 8007ea0:	d107      	bne.n	8007eb2 <HAL_RCC_ClockConfig+0x1ce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ea2:	4b24      	ldr	r3, [pc, #144]	; (8007f34 <HAL_RCC_ClockConfig+0x250>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d109      	bne.n	8007ec2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	e0af      	b.n	8008012 <HAL_RCC_ClockConfig+0x32e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007eb2:	4b20      	ldr	r3, [pc, #128]	; (8007f34 <HAL_RCC_ClockConfig+0x250>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f003 0302 	and.w	r3, r3, #2
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d101      	bne.n	8007ec2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	e0a7      	b.n	8008012 <HAL_RCC_ClockConfig+0x32e>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007ec2:	4b1c      	ldr	r3, [pc, #112]	; (8007f34 <HAL_RCC_ClockConfig+0x250>)
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	f023 0203 	bic.w	r2, r3, #3
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	685b      	ldr	r3, [r3, #4]
 8007ece:	4919      	ldr	r1, [pc, #100]	; (8007f34 <HAL_RCC_ClockConfig+0x250>)
 8007ed0:	4313      	orrs	r3, r2
 8007ed2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007ed4:	f7fc f804 	bl	8003ee0 <HAL_GetTick>
 8007ed8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007eda:	e00a      	b.n	8007ef2 <HAL_RCC_ClockConfig+0x20e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007edc:	f7fc f800 	bl	8003ee0 <HAL_GetTick>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	1ad3      	subs	r3, r2, r3
 8007ee6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d901      	bls.n	8007ef2 <HAL_RCC_ClockConfig+0x20e>
      {
        return HAL_TIMEOUT;
 8007eee:	2303      	movs	r3, #3
 8007ef0:	e08f      	b.n	8008012 <HAL_RCC_ClockConfig+0x32e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ef2:	4b10      	ldr	r3, [pc, #64]	; (8007f34 <HAL_RCC_ClockConfig+0x250>)
 8007ef4:	689b      	ldr	r3, [r3, #8]
 8007ef6:	f003 020c 	and.w	r2, r3, #12
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	685b      	ldr	r3, [r3, #4]
 8007efe:	009b      	lsls	r3, r3, #2
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d1eb      	bne.n	8007edc <HAL_RCC_ClockConfig+0x1f8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007f04:	4b0a      	ldr	r3, [pc, #40]	; (8007f30 <HAL_RCC_ClockConfig+0x24c>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f003 030f 	and.w	r3, r3, #15
 8007f0c:	683a      	ldr	r2, [r7, #0]
 8007f0e:	429a      	cmp	r2, r3
 8007f10:	d212      	bcs.n	8007f38 <HAL_RCC_ClockConfig+0x254>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f12:	4b07      	ldr	r3, [pc, #28]	; (8007f30 <HAL_RCC_ClockConfig+0x24c>)
 8007f14:	683a      	ldr	r2, [r7, #0]
 8007f16:	b2d2      	uxtb	r2, r2
 8007f18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f1a:	4b05      	ldr	r3, [pc, #20]	; (8007f30 <HAL_RCC_ClockConfig+0x24c>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f003 030f 	and.w	r3, r3, #15
 8007f22:	683a      	ldr	r2, [r7, #0]
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d007      	beq.n	8007f38 <HAL_RCC_ClockConfig+0x254>
    {
      return HAL_ERROR;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	e072      	b.n	8008012 <HAL_RCC_ClockConfig+0x32e>
 8007f2c:	0800dcd4 	.word	0x0800dcd4
 8007f30:	40023c00 	.word	0x40023c00
 8007f34:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f003 0304 	and.w	r3, r3, #4
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d025      	beq.n	8007f90 <HAL_RCC_ClockConfig+0x2ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	68db      	ldr	r3, [r3, #12]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d018      	beq.n	8007f7e <HAL_RCC_ClockConfig+0x29a>
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	68db      	ldr	r3, [r3, #12]
 8007f50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f54:	d013      	beq.n	8007f7e <HAL_RCC_ClockConfig+0x29a>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	68db      	ldr	r3, [r3, #12]
 8007f5a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007f5e:	d00e      	beq.n	8007f7e <HAL_RCC_ClockConfig+0x29a>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	68db      	ldr	r3, [r3, #12]
 8007f64:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8007f68:	d009      	beq.n	8007f7e <HAL_RCC_ClockConfig+0x29a>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	68db      	ldr	r3, [r3, #12]
 8007f6e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8007f72:	d004      	beq.n	8007f7e <HAL_RCC_ClockConfig+0x29a>
 8007f74:	f240 21ba 	movw	r1, #698	; 0x2ba
 8007f78:	4828      	ldr	r0, [pc, #160]	; (800801c <HAL_RCC_ClockConfig+0x338>)
 8007f7a:	f7fa fe58 	bl	8002c2e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007f7e:	4b28      	ldr	r3, [pc, #160]	; (8008020 <HAL_RCC_ClockConfig+0x33c>)
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	68db      	ldr	r3, [r3, #12]
 8007f8a:	4925      	ldr	r1, [pc, #148]	; (8008020 <HAL_RCC_ClockConfig+0x33c>)
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f003 0308 	and.w	r3, r3, #8
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d026      	beq.n	8007fea <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	691b      	ldr	r3, [r3, #16]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d018      	beq.n	8007fd6 <HAL_RCC_ClockConfig+0x2f2>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	691b      	ldr	r3, [r3, #16]
 8007fa8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fac:	d013      	beq.n	8007fd6 <HAL_RCC_ClockConfig+0x2f2>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	691b      	ldr	r3, [r3, #16]
 8007fb2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007fb6:	d00e      	beq.n	8007fd6 <HAL_RCC_ClockConfig+0x2f2>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	691b      	ldr	r3, [r3, #16]
 8007fbc:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8007fc0:	d009      	beq.n	8007fd6 <HAL_RCC_ClockConfig+0x2f2>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8007fca:	d004      	beq.n	8007fd6 <HAL_RCC_ClockConfig+0x2f2>
 8007fcc:	f240 21c1 	movw	r1, #705	; 0x2c1
 8007fd0:	4812      	ldr	r0, [pc, #72]	; (800801c <HAL_RCC_ClockConfig+0x338>)
 8007fd2:	f7fa fe2c 	bl	8002c2e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007fd6:	4b12      	ldr	r3, [pc, #72]	; (8008020 <HAL_RCC_ClockConfig+0x33c>)
 8007fd8:	689b      	ldr	r3, [r3, #8]
 8007fda:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	691b      	ldr	r3, [r3, #16]
 8007fe2:	00db      	lsls	r3, r3, #3
 8007fe4:	490e      	ldr	r1, [pc, #56]	; (8008020 <HAL_RCC_ClockConfig+0x33c>)
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007fea:	f000 f821 	bl	8008030 <HAL_RCC_GetSysClockFreq>
 8007fee:	4602      	mov	r2, r0
 8007ff0:	4b0b      	ldr	r3, [pc, #44]	; (8008020 <HAL_RCC_ClockConfig+0x33c>)
 8007ff2:	689b      	ldr	r3, [r3, #8]
 8007ff4:	091b      	lsrs	r3, r3, #4
 8007ff6:	f003 030f 	and.w	r3, r3, #15
 8007ffa:	490a      	ldr	r1, [pc, #40]	; (8008024 <HAL_RCC_ClockConfig+0x340>)
 8007ffc:	5ccb      	ldrb	r3, [r1, r3]
 8007ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8008002:	4a09      	ldr	r2, [pc, #36]	; (8008028 <HAL_RCC_ClockConfig+0x344>)
 8008004:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008006:	4b09      	ldr	r3, [pc, #36]	; (800802c <HAL_RCC_ClockConfig+0x348>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4618      	mov	r0, r3
 800800c:	f7fb ff24 	bl	8003e58 <HAL_InitTick>

  return HAL_OK;
 8008010:	2300      	movs	r3, #0
}
 8008012:	4618      	mov	r0, r3
 8008014:	3710      	adds	r7, #16
 8008016:	46bd      	mov	sp, r7
 8008018:	bd80      	pop	{r7, pc}
 800801a:	bf00      	nop
 800801c:	0800dcd4 	.word	0x0800dcd4
 8008020:	40023800 	.word	0x40023800
 8008024:	0800de24 	.word	0x0800de24
 8008028:	200001f0 	.word	0x200001f0
 800802c:	200001f4 	.word	0x200001f4

08008030 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008030:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008034:	b084      	sub	sp, #16
 8008036:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008038:	2300      	movs	r3, #0
 800803a:	607b      	str	r3, [r7, #4]
 800803c:	2300      	movs	r3, #0
 800803e:	60fb      	str	r3, [r7, #12]
 8008040:	2300      	movs	r3, #0
 8008042:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8008044:	2300      	movs	r3, #0
 8008046:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008048:	4b67      	ldr	r3, [pc, #412]	; (80081e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800804a:	689b      	ldr	r3, [r3, #8]
 800804c:	f003 030c 	and.w	r3, r3, #12
 8008050:	2b08      	cmp	r3, #8
 8008052:	d00d      	beq.n	8008070 <HAL_RCC_GetSysClockFreq+0x40>
 8008054:	2b08      	cmp	r3, #8
 8008056:	f200 80bd 	bhi.w	80081d4 <HAL_RCC_GetSysClockFreq+0x1a4>
 800805a:	2b00      	cmp	r3, #0
 800805c:	d002      	beq.n	8008064 <HAL_RCC_GetSysClockFreq+0x34>
 800805e:	2b04      	cmp	r3, #4
 8008060:	d003      	beq.n	800806a <HAL_RCC_GetSysClockFreq+0x3a>
 8008062:	e0b7      	b.n	80081d4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008064:	4b61      	ldr	r3, [pc, #388]	; (80081ec <HAL_RCC_GetSysClockFreq+0x1bc>)
 8008066:	60bb      	str	r3, [r7, #8]
       break;
 8008068:	e0b7      	b.n	80081da <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800806a:	4b60      	ldr	r3, [pc, #384]	; (80081ec <HAL_RCC_GetSysClockFreq+0x1bc>)
 800806c:	60bb      	str	r3, [r7, #8]
      break;
 800806e:	e0b4      	b.n	80081da <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008070:	4b5d      	ldr	r3, [pc, #372]	; (80081e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008078:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800807a:	4b5b      	ldr	r3, [pc, #364]	; (80081e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008082:	2b00      	cmp	r3, #0
 8008084:	d04d      	beq.n	8008122 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008086:	4b58      	ldr	r3, [pc, #352]	; (80081e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	099b      	lsrs	r3, r3, #6
 800808c:	461a      	mov	r2, r3
 800808e:	f04f 0300 	mov.w	r3, #0
 8008092:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008096:	f04f 0100 	mov.w	r1, #0
 800809a:	ea02 0800 	and.w	r8, r2, r0
 800809e:	ea03 0901 	and.w	r9, r3, r1
 80080a2:	4640      	mov	r0, r8
 80080a4:	4649      	mov	r1, r9
 80080a6:	f04f 0200 	mov.w	r2, #0
 80080aa:	f04f 0300 	mov.w	r3, #0
 80080ae:	014b      	lsls	r3, r1, #5
 80080b0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80080b4:	0142      	lsls	r2, r0, #5
 80080b6:	4610      	mov	r0, r2
 80080b8:	4619      	mov	r1, r3
 80080ba:	ebb0 0008 	subs.w	r0, r0, r8
 80080be:	eb61 0109 	sbc.w	r1, r1, r9
 80080c2:	f04f 0200 	mov.w	r2, #0
 80080c6:	f04f 0300 	mov.w	r3, #0
 80080ca:	018b      	lsls	r3, r1, #6
 80080cc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80080d0:	0182      	lsls	r2, r0, #6
 80080d2:	1a12      	subs	r2, r2, r0
 80080d4:	eb63 0301 	sbc.w	r3, r3, r1
 80080d8:	f04f 0000 	mov.w	r0, #0
 80080dc:	f04f 0100 	mov.w	r1, #0
 80080e0:	00d9      	lsls	r1, r3, #3
 80080e2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80080e6:	00d0      	lsls	r0, r2, #3
 80080e8:	4602      	mov	r2, r0
 80080ea:	460b      	mov	r3, r1
 80080ec:	eb12 0208 	adds.w	r2, r2, r8
 80080f0:	eb43 0309 	adc.w	r3, r3, r9
 80080f4:	f04f 0000 	mov.w	r0, #0
 80080f8:	f04f 0100 	mov.w	r1, #0
 80080fc:	0299      	lsls	r1, r3, #10
 80080fe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8008102:	0290      	lsls	r0, r2, #10
 8008104:	4602      	mov	r2, r0
 8008106:	460b      	mov	r3, r1
 8008108:	4610      	mov	r0, r2
 800810a:	4619      	mov	r1, r3
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	461a      	mov	r2, r3
 8008110:	f04f 0300 	mov.w	r3, #0
 8008114:	f7f8 fd70 	bl	8000bf8 <__aeabi_uldivmod>
 8008118:	4602      	mov	r2, r0
 800811a:	460b      	mov	r3, r1
 800811c:	4613      	mov	r3, r2
 800811e:	60fb      	str	r3, [r7, #12]
 8008120:	e04a      	b.n	80081b8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008122:	4b31      	ldr	r3, [pc, #196]	; (80081e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008124:	685b      	ldr	r3, [r3, #4]
 8008126:	099b      	lsrs	r3, r3, #6
 8008128:	461a      	mov	r2, r3
 800812a:	f04f 0300 	mov.w	r3, #0
 800812e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008132:	f04f 0100 	mov.w	r1, #0
 8008136:	ea02 0400 	and.w	r4, r2, r0
 800813a:	ea03 0501 	and.w	r5, r3, r1
 800813e:	4620      	mov	r0, r4
 8008140:	4629      	mov	r1, r5
 8008142:	f04f 0200 	mov.w	r2, #0
 8008146:	f04f 0300 	mov.w	r3, #0
 800814a:	014b      	lsls	r3, r1, #5
 800814c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008150:	0142      	lsls	r2, r0, #5
 8008152:	4610      	mov	r0, r2
 8008154:	4619      	mov	r1, r3
 8008156:	1b00      	subs	r0, r0, r4
 8008158:	eb61 0105 	sbc.w	r1, r1, r5
 800815c:	f04f 0200 	mov.w	r2, #0
 8008160:	f04f 0300 	mov.w	r3, #0
 8008164:	018b      	lsls	r3, r1, #6
 8008166:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800816a:	0182      	lsls	r2, r0, #6
 800816c:	1a12      	subs	r2, r2, r0
 800816e:	eb63 0301 	sbc.w	r3, r3, r1
 8008172:	f04f 0000 	mov.w	r0, #0
 8008176:	f04f 0100 	mov.w	r1, #0
 800817a:	00d9      	lsls	r1, r3, #3
 800817c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008180:	00d0      	lsls	r0, r2, #3
 8008182:	4602      	mov	r2, r0
 8008184:	460b      	mov	r3, r1
 8008186:	1912      	adds	r2, r2, r4
 8008188:	eb45 0303 	adc.w	r3, r5, r3
 800818c:	f04f 0000 	mov.w	r0, #0
 8008190:	f04f 0100 	mov.w	r1, #0
 8008194:	0299      	lsls	r1, r3, #10
 8008196:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800819a:	0290      	lsls	r0, r2, #10
 800819c:	4602      	mov	r2, r0
 800819e:	460b      	mov	r3, r1
 80081a0:	4610      	mov	r0, r2
 80081a2:	4619      	mov	r1, r3
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	461a      	mov	r2, r3
 80081a8:	f04f 0300 	mov.w	r3, #0
 80081ac:	f7f8 fd24 	bl	8000bf8 <__aeabi_uldivmod>
 80081b0:	4602      	mov	r2, r0
 80081b2:	460b      	mov	r3, r1
 80081b4:	4613      	mov	r3, r2
 80081b6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80081b8:	4b0b      	ldr	r3, [pc, #44]	; (80081e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	0c1b      	lsrs	r3, r3, #16
 80081be:	f003 0303 	and.w	r3, r3, #3
 80081c2:	3301      	adds	r3, #1
 80081c4:	005b      	lsls	r3, r3, #1
 80081c6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80081c8:	68fa      	ldr	r2, [r7, #12]
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80081d0:	60bb      	str	r3, [r7, #8]
      break;
 80081d2:	e002      	b.n	80081da <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80081d4:	4b05      	ldr	r3, [pc, #20]	; (80081ec <HAL_RCC_GetSysClockFreq+0x1bc>)
 80081d6:	60bb      	str	r3, [r7, #8]
      break;
 80081d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80081da:	68bb      	ldr	r3, [r7, #8]
}
 80081dc:	4618      	mov	r0, r3
 80081de:	3710      	adds	r7, #16
 80081e0:	46bd      	mov	sp, r7
 80081e2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80081e6:	bf00      	nop
 80081e8:	40023800 	.word	0x40023800
 80081ec:	00f42400 	.word	0x00f42400

080081f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80081f0:	b480      	push	{r7}
 80081f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80081f4:	4b03      	ldr	r3, [pc, #12]	; (8008204 <HAL_RCC_GetHCLKFreq+0x14>)
 80081f6:	681b      	ldr	r3, [r3, #0]
}
 80081f8:	4618      	mov	r0, r3
 80081fa:	46bd      	mov	sp, r7
 80081fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008200:	4770      	bx	lr
 8008202:	bf00      	nop
 8008204:	200001f0 	.word	0x200001f0

08008208 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800820c:	f7ff fff0 	bl	80081f0 <HAL_RCC_GetHCLKFreq>
 8008210:	4602      	mov	r2, r0
 8008212:	4b05      	ldr	r3, [pc, #20]	; (8008228 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	0a9b      	lsrs	r3, r3, #10
 8008218:	f003 0307 	and.w	r3, r3, #7
 800821c:	4903      	ldr	r1, [pc, #12]	; (800822c <HAL_RCC_GetPCLK1Freq+0x24>)
 800821e:	5ccb      	ldrb	r3, [r1, r3]
 8008220:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008224:	4618      	mov	r0, r3
 8008226:	bd80      	pop	{r7, pc}
 8008228:	40023800 	.word	0x40023800
 800822c:	0800de34 	.word	0x0800de34

08008230 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008234:	f7ff ffdc 	bl	80081f0 <HAL_RCC_GetHCLKFreq>
 8008238:	4602      	mov	r2, r0
 800823a:	4b05      	ldr	r3, [pc, #20]	; (8008250 <HAL_RCC_GetPCLK2Freq+0x20>)
 800823c:	689b      	ldr	r3, [r3, #8]
 800823e:	0b5b      	lsrs	r3, r3, #13
 8008240:	f003 0307 	and.w	r3, r3, #7
 8008244:	4903      	ldr	r1, [pc, #12]	; (8008254 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008246:	5ccb      	ldrb	r3, [r1, r3]
 8008248:	fa22 f303 	lsr.w	r3, r2, r3
}
 800824c:	4618      	mov	r0, r3
 800824e:	bd80      	pop	{r7, pc}
 8008250:	40023800 	.word	0x40023800
 8008254:	0800de34 	.word	0x0800de34

08008258 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b082      	sub	sp, #8
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d101      	bne.n	800826a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008266:	2301      	movs	r3, #1
 8008268:	e118      	b.n	800849c <HAL_SPI_Init+0x244>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a8d      	ldr	r2, [pc, #564]	; (80084a4 <HAL_SPI_Init+0x24c>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d01d      	beq.n	80082b0 <HAL_SPI_Init+0x58>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a8b      	ldr	r2, [pc, #556]	; (80084a8 <HAL_SPI_Init+0x250>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d018      	beq.n	80082b0 <HAL_SPI_Init+0x58>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4a8a      	ldr	r2, [pc, #552]	; (80084ac <HAL_SPI_Init+0x254>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d013      	beq.n	80082b0 <HAL_SPI_Init+0x58>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a88      	ldr	r2, [pc, #544]	; (80084b0 <HAL_SPI_Init+0x258>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d00e      	beq.n	80082b0 <HAL_SPI_Init+0x58>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4a87      	ldr	r2, [pc, #540]	; (80084b4 <HAL_SPI_Init+0x25c>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d009      	beq.n	80082b0 <HAL_SPI_Init+0x58>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4a85      	ldr	r2, [pc, #532]	; (80084b8 <HAL_SPI_Init+0x260>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d004      	beq.n	80082b0 <HAL_SPI_Init+0x58>
 80082a6:	f44f 71a1 	mov.w	r1, #322	; 0x142
 80082aa:	4884      	ldr	r0, [pc, #528]	; (80084bc <HAL_SPI_Init+0x264>)
 80082ac:	f7fa fcbf 	bl	8002c2e <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	685b      	ldr	r3, [r3, #4]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d009      	beq.n	80082cc <HAL_SPI_Init+0x74>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	685b      	ldr	r3, [r3, #4]
 80082bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80082c0:	d004      	beq.n	80082cc <HAL_SPI_Init+0x74>
 80082c2:	f240 1143 	movw	r1, #323	; 0x143
 80082c6:	487d      	ldr	r0, [pc, #500]	; (80084bc <HAL_SPI_Init+0x264>)
 80082c8:	f7fa fcb1 	bl	8002c2e <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	689b      	ldr	r3, [r3, #8]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d00e      	beq.n	80082f2 <HAL_SPI_Init+0x9a>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082dc:	d009      	beq.n	80082f2 <HAL_SPI_Init+0x9a>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80082e6:	d004      	beq.n	80082f2 <HAL_SPI_Init+0x9a>
 80082e8:	f44f 71a2 	mov.w	r1, #324	; 0x144
 80082ec:	4873      	ldr	r0, [pc, #460]	; (80084bc <HAL_SPI_Init+0x264>)
 80082ee:	f7fa fc9e 	bl	8002c2e <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	68db      	ldr	r3, [r3, #12]
 80082f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80082fa:	d008      	beq.n	800830e <HAL_SPI_Init+0xb6>
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	68db      	ldr	r3, [r3, #12]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d004      	beq.n	800830e <HAL_SPI_Init+0xb6>
 8008304:	f240 1145 	movw	r1, #325	; 0x145
 8008308:	486c      	ldr	r0, [pc, #432]	; (80084bc <HAL_SPI_Init+0x264>)
 800830a:	f7fa fc90 	bl	8002c2e <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	699b      	ldr	r3, [r3, #24]
 8008312:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008316:	d00d      	beq.n	8008334 <HAL_SPI_Init+0xdc>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	699b      	ldr	r3, [r3, #24]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d009      	beq.n	8008334 <HAL_SPI_Init+0xdc>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	699b      	ldr	r3, [r3, #24]
 8008324:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008328:	d004      	beq.n	8008334 <HAL_SPI_Init+0xdc>
 800832a:	f44f 71a3 	mov.w	r1, #326	; 0x146
 800832e:	4863      	ldr	r0, [pc, #396]	; (80084bc <HAL_SPI_Init+0x264>)
 8008330:	f7fa fc7d 	bl	8002c2e <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	69db      	ldr	r3, [r3, #28]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d020      	beq.n	800837e <HAL_SPI_Init+0x126>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	69db      	ldr	r3, [r3, #28]
 8008340:	2b08      	cmp	r3, #8
 8008342:	d01c      	beq.n	800837e <HAL_SPI_Init+0x126>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	69db      	ldr	r3, [r3, #28]
 8008348:	2b10      	cmp	r3, #16
 800834a:	d018      	beq.n	800837e <HAL_SPI_Init+0x126>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	69db      	ldr	r3, [r3, #28]
 8008350:	2b18      	cmp	r3, #24
 8008352:	d014      	beq.n	800837e <HAL_SPI_Init+0x126>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	69db      	ldr	r3, [r3, #28]
 8008358:	2b20      	cmp	r3, #32
 800835a:	d010      	beq.n	800837e <HAL_SPI_Init+0x126>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	69db      	ldr	r3, [r3, #28]
 8008360:	2b28      	cmp	r3, #40	; 0x28
 8008362:	d00c      	beq.n	800837e <HAL_SPI_Init+0x126>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	69db      	ldr	r3, [r3, #28]
 8008368:	2b30      	cmp	r3, #48	; 0x30
 800836a:	d008      	beq.n	800837e <HAL_SPI_Init+0x126>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	69db      	ldr	r3, [r3, #28]
 8008370:	2b38      	cmp	r3, #56	; 0x38
 8008372:	d004      	beq.n	800837e <HAL_SPI_Init+0x126>
 8008374:	f240 1147 	movw	r1, #327	; 0x147
 8008378:	4850      	ldr	r0, [pc, #320]	; (80084bc <HAL_SPI_Init+0x264>)
 800837a:	f7fa fc58 	bl	8002c2e <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6a1b      	ldr	r3, [r3, #32]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d008      	beq.n	8008398 <HAL_SPI_Init+0x140>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6a1b      	ldr	r3, [r3, #32]
 800838a:	2b80      	cmp	r3, #128	; 0x80
 800838c:	d004      	beq.n	8008398 <HAL_SPI_Init+0x140>
 800838e:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8008392:	484a      	ldr	r0, [pc, #296]	; (80084bc <HAL_SPI_Init+0x264>)
 8008394:	f7fa fc4b 	bl	8002c2e <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800839c:	2b00      	cmp	r3, #0
 800839e:	d008      	beq.n	80083b2 <HAL_SPI_Init+0x15a>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083a4:	2b10      	cmp	r3, #16
 80083a6:	d004      	beq.n	80083b2 <HAL_SPI_Init+0x15a>
 80083a8:	f240 1149 	movw	r1, #329	; 0x149
 80083ac:	4843      	ldr	r0, [pc, #268]	; (80084bc <HAL_SPI_Init+0x264>)
 80083ae:	f7fa fc3e 	bl	8002c2e <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d119      	bne.n	80083ee <HAL_SPI_Init+0x196>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	691b      	ldr	r3, [r3, #16]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d008      	beq.n	80083d4 <HAL_SPI_Init+0x17c>
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	691b      	ldr	r3, [r3, #16]
 80083c6:	2b02      	cmp	r3, #2
 80083c8:	d004      	beq.n	80083d4 <HAL_SPI_Init+0x17c>
 80083ca:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 80083ce:	483b      	ldr	r0, [pc, #236]	; (80084bc <HAL_SPI_Init+0x264>)
 80083d0:	f7fa fc2d 	bl	8002c2e <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	695b      	ldr	r3, [r3, #20]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d008      	beq.n	80083ee <HAL_SPI_Init+0x196>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	695b      	ldr	r3, [r3, #20]
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	d004      	beq.n	80083ee <HAL_SPI_Init+0x196>
 80083e4:	f240 114d 	movw	r1, #333	; 0x14d
 80083e8:	4834      	ldr	r0, [pc, #208]	; (80084bc <HAL_SPI_Init+0x264>)
 80083ea:	f7fa fc20 	bl	8002c2e <assert_failed>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2200      	movs	r2, #0
 80083f2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d106      	bne.n	800840e <HAL_SPI_Init+0x1b6>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2200      	movs	r2, #0
 8008404:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f7fa ffef 	bl	80033ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2202      	movs	r2, #2
 8008412:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	681a      	ldr	r2, [r3, #0]
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008424:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	685a      	ldr	r2, [r3, #4]
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	431a      	orrs	r2, r3
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	68db      	ldr	r3, [r3, #12]
 8008434:	431a      	orrs	r2, r3
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	691b      	ldr	r3, [r3, #16]
 800843a:	431a      	orrs	r2, r3
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	695b      	ldr	r3, [r3, #20]
 8008440:	431a      	orrs	r2, r3
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	699b      	ldr	r3, [r3, #24]
 8008446:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800844a:	431a      	orrs	r2, r3
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	69db      	ldr	r3, [r3, #28]
 8008450:	431a      	orrs	r2, r3
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6a1b      	ldr	r3, [r3, #32]
 8008456:	ea42 0103 	orr.w	r1, r2, r3
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	430a      	orrs	r2, r1
 8008464:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	699b      	ldr	r3, [r3, #24]
 800846a:	0c1b      	lsrs	r3, r3, #16
 800846c:	f003 0104 	and.w	r1, r3, #4
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	430a      	orrs	r2, r1
 800847a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	69da      	ldr	r2, [r3, #28]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800848a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2200      	movs	r2, #0
 8008490:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2201      	movs	r2, #1
 8008496:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800849a:	2300      	movs	r3, #0
}
 800849c:	4618      	mov	r0, r3
 800849e:	3708      	adds	r7, #8
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}
 80084a4:	40013000 	.word	0x40013000
 80084a8:	40003800 	.word	0x40003800
 80084ac:	40003c00 	.word	0x40003c00
 80084b0:	40013400 	.word	0x40013400
 80084b4:	40015000 	.word	0x40015000
 80084b8:	40015400 	.word	0x40015400
 80084bc:	0800dd0c 	.word	0x0800dd0c

080084c0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b088      	sub	sp, #32
 80084c4:	af02      	add	r7, sp, #8
 80084c6:	60f8      	str	r0, [r7, #12]
 80084c8:	60b9      	str	r1, [r7, #8]
 80084ca:	603b      	str	r3, [r7, #0]
 80084cc:	4613      	mov	r3, r2
 80084ce:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80084d0:	2300      	movs	r3, #0
 80084d2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80084dc:	d112      	bne.n	8008504 <HAL_SPI_Receive+0x44>
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	689b      	ldr	r3, [r3, #8]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d10e      	bne.n	8008504 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2204      	movs	r2, #4
 80084ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80084ee:	88fa      	ldrh	r2, [r7, #6]
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	9300      	str	r3, [sp, #0]
 80084f4:	4613      	mov	r3, r2
 80084f6:	68ba      	ldr	r2, [r7, #8]
 80084f8:	68b9      	ldr	r1, [r7, #8]
 80084fa:	68f8      	ldr	r0, [r7, #12]
 80084fc:	f000 f8ea 	bl	80086d4 <HAL_SPI_TransmitReceive>
 8008500:	4603      	mov	r3, r0
 8008502:	e0e2      	b.n	80086ca <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800850a:	2b01      	cmp	r3, #1
 800850c:	d101      	bne.n	8008512 <HAL_SPI_Receive+0x52>
 800850e:	2302      	movs	r3, #2
 8008510:	e0db      	b.n	80086ca <HAL_SPI_Receive+0x20a>
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2201      	movs	r2, #1
 8008516:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800851a:	f7fb fce1 	bl	8003ee0 <HAL_GetTick>
 800851e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008526:	b2db      	uxtb	r3, r3
 8008528:	2b01      	cmp	r3, #1
 800852a:	d002      	beq.n	8008532 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800852c:	2302      	movs	r3, #2
 800852e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008530:	e0c2      	b.n	80086b8 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d002      	beq.n	800853e <HAL_SPI_Receive+0x7e>
 8008538:	88fb      	ldrh	r3, [r7, #6]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d102      	bne.n	8008544 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800853e:	2301      	movs	r3, #1
 8008540:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008542:	e0b9      	b.n	80086b8 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	2204      	movs	r2, #4
 8008548:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	2200      	movs	r2, #0
 8008550:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	68ba      	ldr	r2, [r7, #8]
 8008556:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	88fa      	ldrh	r2, [r7, #6]
 800855c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	88fa      	ldrh	r2, [r7, #6]
 8008562:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2200      	movs	r2, #0
 8008568:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2200      	movs	r2, #0
 800856e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2200      	movs	r2, #0
 8008574:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	2200      	movs	r2, #0
 800857a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	2200      	movs	r2, #0
 8008580:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	689b      	ldr	r3, [r3, #8]
 8008586:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800858a:	d107      	bne.n	800859c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	681a      	ldr	r2, [r3, #0]
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800859a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085a6:	2b40      	cmp	r3, #64	; 0x40
 80085a8:	d007      	beq.n	80085ba <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	681a      	ldr	r2, [r3, #0]
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80085b8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	68db      	ldr	r3, [r3, #12]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d162      	bne.n	8008688 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80085c2:	e02e      	b.n	8008622 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	689b      	ldr	r3, [r3, #8]
 80085ca:	f003 0301 	and.w	r3, r3, #1
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d115      	bne.n	80085fe <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f103 020c 	add.w	r2, r3, #12
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085de:	7812      	ldrb	r2, [r2, #0]
 80085e0:	b2d2      	uxtb	r2, r2
 80085e2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e8:	1c5a      	adds	r2, r3, #1
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085f2:	b29b      	uxth	r3, r3
 80085f4:	3b01      	subs	r3, #1
 80085f6:	b29a      	uxth	r2, r3
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80085fc:	e011      	b.n	8008622 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80085fe:	f7fb fc6f 	bl	8003ee0 <HAL_GetTick>
 8008602:	4602      	mov	r2, r0
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	1ad3      	subs	r3, r2, r3
 8008608:	683a      	ldr	r2, [r7, #0]
 800860a:	429a      	cmp	r2, r3
 800860c:	d803      	bhi.n	8008616 <HAL_SPI_Receive+0x156>
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008614:	d102      	bne.n	800861c <HAL_SPI_Receive+0x15c>
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d102      	bne.n	8008622 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800861c:	2303      	movs	r3, #3
 800861e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008620:	e04a      	b.n	80086b8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008626:	b29b      	uxth	r3, r3
 8008628:	2b00      	cmp	r3, #0
 800862a:	d1cb      	bne.n	80085c4 <HAL_SPI_Receive+0x104>
 800862c:	e031      	b.n	8008692 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	689b      	ldr	r3, [r3, #8]
 8008634:	f003 0301 	and.w	r3, r3, #1
 8008638:	2b01      	cmp	r3, #1
 800863a:	d113      	bne.n	8008664 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	68da      	ldr	r2, [r3, #12]
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008646:	b292      	uxth	r2, r2
 8008648:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800864e:	1c9a      	adds	r2, r3, #2
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008658:	b29b      	uxth	r3, r3
 800865a:	3b01      	subs	r3, #1
 800865c:	b29a      	uxth	r2, r3
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008662:	e011      	b.n	8008688 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008664:	f7fb fc3c 	bl	8003ee0 <HAL_GetTick>
 8008668:	4602      	mov	r2, r0
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	1ad3      	subs	r3, r2, r3
 800866e:	683a      	ldr	r2, [r7, #0]
 8008670:	429a      	cmp	r2, r3
 8008672:	d803      	bhi.n	800867c <HAL_SPI_Receive+0x1bc>
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800867a:	d102      	bne.n	8008682 <HAL_SPI_Receive+0x1c2>
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d102      	bne.n	8008688 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8008682:	2303      	movs	r3, #3
 8008684:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008686:	e017      	b.n	80086b8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800868c:	b29b      	uxth	r3, r3
 800868e:	2b00      	cmp	r3, #0
 8008690:	d1cd      	bne.n	800862e <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008692:	693a      	ldr	r2, [r7, #16]
 8008694:	6839      	ldr	r1, [r7, #0]
 8008696:	68f8      	ldr	r0, [r7, #12]
 8008698:	f000 fa34 	bl	8008b04 <SPI_EndRxTransaction>
 800869c:	4603      	mov	r3, r0
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d002      	beq.n	80086a8 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	2220      	movs	r2, #32
 80086a6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d002      	beq.n	80086b6 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 80086b0:	2301      	movs	r3, #1
 80086b2:	75fb      	strb	r3, [r7, #23]
 80086b4:	e000      	b.n	80086b8 <HAL_SPI_Receive+0x1f8>
  }

error :
 80086b6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2201      	movs	r2, #1
 80086bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	2200      	movs	r2, #0
 80086c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80086c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80086ca:	4618      	mov	r0, r3
 80086cc:	3718      	adds	r7, #24
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}
	...

080086d4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b08c      	sub	sp, #48	; 0x30
 80086d8:	af00      	add	r7, sp, #0
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	60b9      	str	r1, [r7, #8]
 80086de:	607a      	str	r2, [r7, #4]
 80086e0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80086e2:	2301      	movs	r3, #1
 80086e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80086e6:	2300      	movs	r3, #0
 80086e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	689b      	ldr	r3, [r3, #8]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d004      	beq.n	80086fe <HAL_SPI_TransmitReceive+0x2a>
 80086f4:	f240 415a 	movw	r1, #1114	; 0x45a
 80086f8:	4884      	ldr	r0, [pc, #528]	; (800890c <HAL_SPI_TransmitReceive+0x238>)
 80086fa:	f7fa fa98 	bl	8002c2e <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008704:	2b01      	cmp	r3, #1
 8008706:	d101      	bne.n	800870c <HAL_SPI_TransmitReceive+0x38>
 8008708:	2302      	movs	r3, #2
 800870a:	e18d      	b.n	8008a28 <HAL_SPI_TransmitReceive+0x354>
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	2201      	movs	r2, #1
 8008710:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008714:	f7fb fbe4 	bl	8003ee0 <HAL_GetTick>
 8008718:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008720:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800872a:	887b      	ldrh	r3, [r7, #2]
 800872c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800872e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008732:	2b01      	cmp	r3, #1
 8008734:	d00f      	beq.n	8008756 <HAL_SPI_TransmitReceive+0x82>
 8008736:	69fb      	ldr	r3, [r7, #28]
 8008738:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800873c:	d107      	bne.n	800874e <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	689b      	ldr	r3, [r3, #8]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d103      	bne.n	800874e <HAL_SPI_TransmitReceive+0x7a>
 8008746:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800874a:	2b04      	cmp	r3, #4
 800874c:	d003      	beq.n	8008756 <HAL_SPI_TransmitReceive+0x82>
  {
    errorcode = HAL_BUSY;
 800874e:	2302      	movs	r3, #2
 8008750:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008754:	e15e      	b.n	8008a14 <HAL_SPI_TransmitReceive+0x340>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d005      	beq.n	8008768 <HAL_SPI_TransmitReceive+0x94>
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d002      	beq.n	8008768 <HAL_SPI_TransmitReceive+0x94>
 8008762:	887b      	ldrh	r3, [r7, #2]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d103      	bne.n	8008770 <HAL_SPI_TransmitReceive+0x9c>
  {
    errorcode = HAL_ERROR;
 8008768:	2301      	movs	r3, #1
 800876a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800876e:	e151      	b.n	8008a14 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008776:	b2db      	uxtb	r3, r3
 8008778:	2b04      	cmp	r3, #4
 800877a:	d003      	beq.n	8008784 <HAL_SPI_TransmitReceive+0xb0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2205      	movs	r2, #5
 8008780:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	2200      	movs	r2, #0
 8008788:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	887a      	ldrh	r2, [r7, #2]
 8008794:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	887a      	ldrh	r2, [r7, #2]
 800879a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	68ba      	ldr	r2, [r7, #8]
 80087a0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	887a      	ldrh	r2, [r7, #2]
 80087a6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	887a      	ldrh	r2, [r7, #2]
 80087ac:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	2200      	movs	r2, #0
 80087b2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	2200      	movs	r2, #0
 80087b8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087c4:	2b40      	cmp	r3, #64	; 0x40
 80087c6:	d007      	beq.n	80087d8 <HAL_SPI_TransmitReceive+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	681a      	ldr	r2, [r3, #0]
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80087d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	68db      	ldr	r3, [r3, #12]
 80087dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80087e0:	d178      	bne.n	80088d4 <HAL_SPI_TransmitReceive+0x200>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d002      	beq.n	80087f0 <HAL_SPI_TransmitReceive+0x11c>
 80087ea:	8b7b      	ldrh	r3, [r7, #26]
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	d166      	bne.n	80088be <HAL_SPI_TransmitReceive+0x1ea>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087f4:	881a      	ldrh	r2, [r3, #0]
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008800:	1c9a      	adds	r2, r3, #2
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800880a:	b29b      	uxth	r3, r3
 800880c:	3b01      	subs	r3, #1
 800880e:	b29a      	uxth	r2, r3
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008814:	e053      	b.n	80088be <HAL_SPI_TransmitReceive+0x1ea>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	689b      	ldr	r3, [r3, #8]
 800881c:	f003 0302 	and.w	r3, r3, #2
 8008820:	2b02      	cmp	r3, #2
 8008822:	d11b      	bne.n	800885c <HAL_SPI_TransmitReceive+0x188>
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008828:	b29b      	uxth	r3, r3
 800882a:	2b00      	cmp	r3, #0
 800882c:	d016      	beq.n	800885c <HAL_SPI_TransmitReceive+0x188>
 800882e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008830:	2b01      	cmp	r3, #1
 8008832:	d113      	bne.n	800885c <HAL_SPI_TransmitReceive+0x188>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008838:	881a      	ldrh	r2, [r3, #0]
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008844:	1c9a      	adds	r2, r3, #2
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800884e:	b29b      	uxth	r3, r3
 8008850:	3b01      	subs	r3, #1
 8008852:	b29a      	uxth	r2, r3
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008858:	2300      	movs	r3, #0
 800885a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	689b      	ldr	r3, [r3, #8]
 8008862:	f003 0301 	and.w	r3, r3, #1
 8008866:	2b01      	cmp	r3, #1
 8008868:	d119      	bne.n	800889e <HAL_SPI_TransmitReceive+0x1ca>
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800886e:	b29b      	uxth	r3, r3
 8008870:	2b00      	cmp	r3, #0
 8008872:	d014      	beq.n	800889e <HAL_SPI_TransmitReceive+0x1ca>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	68da      	ldr	r2, [r3, #12]
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800887e:	b292      	uxth	r2, r2
 8008880:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008886:	1c9a      	adds	r2, r3, #2
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008890:	b29b      	uxth	r3, r3
 8008892:	3b01      	subs	r3, #1
 8008894:	b29a      	uxth	r2, r3
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800889a:	2301      	movs	r3, #1
 800889c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800889e:	f7fb fb1f 	bl	8003ee0 <HAL_GetTick>
 80088a2:	4602      	mov	r2, r0
 80088a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a6:	1ad3      	subs	r3, r2, r3
 80088a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80088aa:	429a      	cmp	r2, r3
 80088ac:	d807      	bhi.n	80088be <HAL_SPI_TransmitReceive+0x1ea>
 80088ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80088b4:	d003      	beq.n	80088be <HAL_SPI_TransmitReceive+0x1ea>
      {
        errorcode = HAL_TIMEOUT;
 80088b6:	2303      	movs	r3, #3
 80088b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80088bc:	e0aa      	b.n	8008a14 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80088c2:	b29b      	uxth	r3, r3
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d1a6      	bne.n	8008816 <HAL_SPI_TransmitReceive+0x142>
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d1a1      	bne.n	8008816 <HAL_SPI_TransmitReceive+0x142>
 80088d2:	e07f      	b.n	80089d4 <HAL_SPI_TransmitReceive+0x300>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d002      	beq.n	80088e2 <HAL_SPI_TransmitReceive+0x20e>
 80088dc:	8b7b      	ldrh	r3, [r7, #26]
 80088de:	2b01      	cmp	r3, #1
 80088e0:	d16e      	bne.n	80089c0 <HAL_SPI_TransmitReceive+0x2ec>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	330c      	adds	r3, #12
 80088ec:	7812      	ldrb	r2, [r2, #0]
 80088ee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088f4:	1c5a      	adds	r2, r3, #1
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80088fe:	b29b      	uxth	r3, r3
 8008900:	3b01      	subs	r3, #1
 8008902:	b29a      	uxth	r2, r3
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008908:	e05a      	b.n	80089c0 <HAL_SPI_TransmitReceive+0x2ec>
 800890a:	bf00      	nop
 800890c:	0800dd0c 	.word	0x0800dd0c
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	689b      	ldr	r3, [r3, #8]
 8008916:	f003 0302 	and.w	r3, r3, #2
 800891a:	2b02      	cmp	r3, #2
 800891c:	d11c      	bne.n	8008958 <HAL_SPI_TransmitReceive+0x284>
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008922:	b29b      	uxth	r3, r3
 8008924:	2b00      	cmp	r3, #0
 8008926:	d017      	beq.n	8008958 <HAL_SPI_TransmitReceive+0x284>
 8008928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800892a:	2b01      	cmp	r3, #1
 800892c:	d114      	bne.n	8008958 <HAL_SPI_TransmitReceive+0x284>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	330c      	adds	r3, #12
 8008938:	7812      	ldrb	r2, [r2, #0]
 800893a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008940:	1c5a      	adds	r2, r3, #1
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800894a:	b29b      	uxth	r3, r3
 800894c:	3b01      	subs	r3, #1
 800894e:	b29a      	uxth	r2, r3
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008954:	2300      	movs	r3, #0
 8008956:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	689b      	ldr	r3, [r3, #8]
 800895e:	f003 0301 	and.w	r3, r3, #1
 8008962:	2b01      	cmp	r3, #1
 8008964:	d119      	bne.n	800899a <HAL_SPI_TransmitReceive+0x2c6>
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800896a:	b29b      	uxth	r3, r3
 800896c:	2b00      	cmp	r3, #0
 800896e:	d014      	beq.n	800899a <HAL_SPI_TransmitReceive+0x2c6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	68da      	ldr	r2, [r3, #12]
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800897a:	b2d2      	uxtb	r2, r2
 800897c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008982:	1c5a      	adds	r2, r3, #1
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800898c:	b29b      	uxth	r3, r3
 800898e:	3b01      	subs	r3, #1
 8008990:	b29a      	uxth	r2, r3
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008996:	2301      	movs	r3, #1
 8008998:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800899a:	f7fb faa1 	bl	8003ee0 <HAL_GetTick>
 800899e:	4602      	mov	r2, r0
 80089a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089a2:	1ad3      	subs	r3, r2, r3
 80089a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80089a6:	429a      	cmp	r2, r3
 80089a8:	d803      	bhi.n	80089b2 <HAL_SPI_TransmitReceive+0x2de>
 80089aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80089b0:	d102      	bne.n	80089b8 <HAL_SPI_TransmitReceive+0x2e4>
 80089b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d103      	bne.n	80089c0 <HAL_SPI_TransmitReceive+0x2ec>
      {
        errorcode = HAL_TIMEOUT;
 80089b8:	2303      	movs	r3, #3
 80089ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80089be:	e029      	b.n	8008a14 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d1a2      	bne.n	8008910 <HAL_SPI_TransmitReceive+0x23c>
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80089ce:	b29b      	uxth	r3, r3
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d19d      	bne.n	8008910 <HAL_SPI_TransmitReceive+0x23c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80089d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089d6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80089d8:	68f8      	ldr	r0, [r7, #12]
 80089da:	f000 f8f9 	bl	8008bd0 <SPI_EndRxTxTransaction>
 80089de:	4603      	mov	r3, r0
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d006      	beq.n	80089f2 <HAL_SPI_TransmitReceive+0x31e>
  {
    errorcode = HAL_ERROR;
 80089e4:	2301      	movs	r3, #1
 80089e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2220      	movs	r2, #32
 80089ee:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80089f0:	e010      	b.n	8008a14 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	689b      	ldr	r3, [r3, #8]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d10b      	bne.n	8008a12 <HAL_SPI_TransmitReceive+0x33e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80089fa:	2300      	movs	r3, #0
 80089fc:	617b      	str	r3, [r7, #20]
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	68db      	ldr	r3, [r3, #12]
 8008a04:	617b      	str	r3, [r7, #20]
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	689b      	ldr	r3, [r3, #8]
 8008a0c:	617b      	str	r3, [r7, #20]
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	e000      	b.n	8008a14 <HAL_SPI_TransmitReceive+0x340>
  }

error :
 8008a12:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	2201      	movs	r2, #1
 8008a18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008a24:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3730      	adds	r7, #48	; 0x30
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	60f8      	str	r0, [r7, #12]
 8008a38:	60b9      	str	r1, [r7, #8]
 8008a3a:	603b      	str	r3, [r7, #0]
 8008a3c:	4613      	mov	r3, r2
 8008a3e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008a40:	e04c      	b.n	8008adc <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008a48:	d048      	beq.n	8008adc <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8008a4a:	f7fb fa49 	bl	8003ee0 <HAL_GetTick>
 8008a4e:	4602      	mov	r2, r0
 8008a50:	69bb      	ldr	r3, [r7, #24]
 8008a52:	1ad3      	subs	r3, r2, r3
 8008a54:	683a      	ldr	r2, [r7, #0]
 8008a56:	429a      	cmp	r2, r3
 8008a58:	d902      	bls.n	8008a60 <SPI_WaitFlagStateUntilTimeout+0x30>
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d13d      	bne.n	8008adc <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	685a      	ldr	r2, [r3, #4]
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008a6e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	685b      	ldr	r3, [r3, #4]
 8008a74:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008a78:	d111      	bne.n	8008a9e <SPI_WaitFlagStateUntilTimeout+0x6e>
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	689b      	ldr	r3, [r3, #8]
 8008a7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a82:	d004      	beq.n	8008a8e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	689b      	ldr	r3, [r3, #8]
 8008a88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a8c:	d107      	bne.n	8008a9e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a9c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aa2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008aa6:	d10f      	bne.n	8008ac8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	681a      	ldr	r2, [r3, #0]
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008ab6:	601a      	str	r2, [r3, #0]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	681a      	ldr	r2, [r3, #0]
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008ac6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008ad8:	2303      	movs	r3, #3
 8008ada:	e00f      	b.n	8008afc <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	689a      	ldr	r2, [r3, #8]
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	4013      	ands	r3, r2
 8008ae6:	68ba      	ldr	r2, [r7, #8]
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	bf0c      	ite	eq
 8008aec:	2301      	moveq	r3, #1
 8008aee:	2300      	movne	r3, #0
 8008af0:	b2db      	uxtb	r3, r3
 8008af2:	461a      	mov	r2, r3
 8008af4:	79fb      	ldrb	r3, [r7, #7]
 8008af6:	429a      	cmp	r2, r3
 8008af8:	d1a3      	bne.n	8008a42 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8008afa:	2300      	movs	r3, #0
}
 8008afc:	4618      	mov	r0, r3
 8008afe:	3710      	adds	r7, #16
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}

08008b04 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b086      	sub	sp, #24
 8008b08:	af02      	add	r7, sp, #8
 8008b0a:	60f8      	str	r0, [r7, #12]
 8008b0c:	60b9      	str	r1, [r7, #8]
 8008b0e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008b18:	d111      	bne.n	8008b3e <SPI_EndRxTransaction+0x3a>
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	689b      	ldr	r3, [r3, #8]
 8008b1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b22:	d004      	beq.n	8008b2e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	689b      	ldr	r3, [r3, #8]
 8008b28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b2c:	d107      	bne.n	8008b3e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	681a      	ldr	r2, [r3, #0]
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b3c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008b46:	d12a      	bne.n	8008b9e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b50:	d012      	beq.n	8008b78 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	9300      	str	r3, [sp, #0]
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	2180      	movs	r1, #128	; 0x80
 8008b5c:	68f8      	ldr	r0, [r7, #12]
 8008b5e:	f7ff ff67 	bl	8008a30 <SPI_WaitFlagStateUntilTimeout>
 8008b62:	4603      	mov	r3, r0
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d02d      	beq.n	8008bc4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b6c:	f043 0220 	orr.w	r2, r3, #32
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008b74:	2303      	movs	r3, #3
 8008b76:	e026      	b.n	8008bc6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	9300      	str	r3, [sp, #0]
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	2101      	movs	r1, #1
 8008b82:	68f8      	ldr	r0, [r7, #12]
 8008b84:	f7ff ff54 	bl	8008a30 <SPI_WaitFlagStateUntilTimeout>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d01a      	beq.n	8008bc4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b92:	f043 0220 	orr.w	r2, r3, #32
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008b9a:	2303      	movs	r3, #3
 8008b9c:	e013      	b.n	8008bc6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	9300      	str	r3, [sp, #0]
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	2101      	movs	r1, #1
 8008ba8:	68f8      	ldr	r0, [r7, #12]
 8008baa:	f7ff ff41 	bl	8008a30 <SPI_WaitFlagStateUntilTimeout>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d007      	beq.n	8008bc4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008bb8:	f043 0220 	orr.w	r2, r3, #32
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008bc0:	2303      	movs	r3, #3
 8008bc2:	e000      	b.n	8008bc6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008bc4:	2300      	movs	r3, #0
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3710      	adds	r7, #16
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
	...

08008bd0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b088      	sub	sp, #32
 8008bd4:	af02      	add	r7, sp, #8
 8008bd6:	60f8      	str	r0, [r7, #12]
 8008bd8:	60b9      	str	r1, [r7, #8]
 8008bda:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008bdc:	4b1b      	ldr	r3, [pc, #108]	; (8008c4c <SPI_EndRxTxTransaction+0x7c>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4a1b      	ldr	r2, [pc, #108]	; (8008c50 <SPI_EndRxTxTransaction+0x80>)
 8008be2:	fba2 2303 	umull	r2, r3, r2, r3
 8008be6:	0d5b      	lsrs	r3, r3, #21
 8008be8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008bec:	fb02 f303 	mul.w	r3, r2, r3
 8008bf0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008bfa:	d112      	bne.n	8008c22 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	9300      	str	r3, [sp, #0]
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	2200      	movs	r2, #0
 8008c04:	2180      	movs	r1, #128	; 0x80
 8008c06:	68f8      	ldr	r0, [r7, #12]
 8008c08:	f7ff ff12 	bl	8008a30 <SPI_WaitFlagStateUntilTimeout>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d016      	beq.n	8008c40 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c16:	f043 0220 	orr.w	r2, r3, #32
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008c1e:	2303      	movs	r3, #3
 8008c20:	e00f      	b.n	8008c42 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d00a      	beq.n	8008c3e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008c28:	697b      	ldr	r3, [r7, #20]
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	689b      	ldr	r3, [r3, #8]
 8008c34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c38:	2b80      	cmp	r3, #128	; 0x80
 8008c3a:	d0f2      	beq.n	8008c22 <SPI_EndRxTxTransaction+0x52>
 8008c3c:	e000      	b.n	8008c40 <SPI_EndRxTxTransaction+0x70>
        break;
 8008c3e:	bf00      	nop
  }

  return HAL_OK;
 8008c40:	2300      	movs	r3, #0
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3718      	adds	r7, #24
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}
 8008c4a:	bf00      	nop
 8008c4c:	200001f0 	.word	0x200001f0
 8008c50:	165e9f81 	.word	0x165e9f81

08008c54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b082      	sub	sp, #8
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d101      	bne.n	8008c66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008c62:	2301      	movs	r3, #1
 8008c64:	e0a1      	b.n	8008daa <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a52      	ldr	r2, [pc, #328]	; (8008db4 <HAL_TIM_Base_Init+0x160>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d045      	beq.n	8008cfc <HAL_TIM_Base_Init+0xa8>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c78:	d040      	beq.n	8008cfc <HAL_TIM_Base_Init+0xa8>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	4a4e      	ldr	r2, [pc, #312]	; (8008db8 <HAL_TIM_Base_Init+0x164>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d03b      	beq.n	8008cfc <HAL_TIM_Base_Init+0xa8>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a4c      	ldr	r2, [pc, #304]	; (8008dbc <HAL_TIM_Base_Init+0x168>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d036      	beq.n	8008cfc <HAL_TIM_Base_Init+0xa8>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4a4b      	ldr	r2, [pc, #300]	; (8008dc0 <HAL_TIM_Base_Init+0x16c>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d031      	beq.n	8008cfc <HAL_TIM_Base_Init+0xa8>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a49      	ldr	r2, [pc, #292]	; (8008dc4 <HAL_TIM_Base_Init+0x170>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d02c      	beq.n	8008cfc <HAL_TIM_Base_Init+0xa8>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	4a48      	ldr	r2, [pc, #288]	; (8008dc8 <HAL_TIM_Base_Init+0x174>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d027      	beq.n	8008cfc <HAL_TIM_Base_Init+0xa8>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4a46      	ldr	r2, [pc, #280]	; (8008dcc <HAL_TIM_Base_Init+0x178>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d022      	beq.n	8008cfc <HAL_TIM_Base_Init+0xa8>
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	4a45      	ldr	r2, [pc, #276]	; (8008dd0 <HAL_TIM_Base_Init+0x17c>)
 8008cbc:	4293      	cmp	r3, r2
 8008cbe:	d01d      	beq.n	8008cfc <HAL_TIM_Base_Init+0xa8>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	4a43      	ldr	r2, [pc, #268]	; (8008dd4 <HAL_TIM_Base_Init+0x180>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d018      	beq.n	8008cfc <HAL_TIM_Base_Init+0xa8>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	4a42      	ldr	r2, [pc, #264]	; (8008dd8 <HAL_TIM_Base_Init+0x184>)
 8008cd0:	4293      	cmp	r3, r2
 8008cd2:	d013      	beq.n	8008cfc <HAL_TIM_Base_Init+0xa8>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	4a40      	ldr	r2, [pc, #256]	; (8008ddc <HAL_TIM_Base_Init+0x188>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d00e      	beq.n	8008cfc <HAL_TIM_Base_Init+0xa8>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	4a3f      	ldr	r2, [pc, #252]	; (8008de0 <HAL_TIM_Base_Init+0x18c>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d009      	beq.n	8008cfc <HAL_TIM_Base_Init+0xa8>
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	4a3d      	ldr	r2, [pc, #244]	; (8008de4 <HAL_TIM_Base_Init+0x190>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d004      	beq.n	8008cfc <HAL_TIM_Base_Init+0xa8>
 8008cf2:	f44f 7189 	mov.w	r1, #274	; 0x112
 8008cf6:	483c      	ldr	r0, [pc, #240]	; (8008de8 <HAL_TIM_Base_Init+0x194>)
 8008cf8:	f7f9 ff99 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	689b      	ldr	r3, [r3, #8]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d014      	beq.n	8008d2e <HAL_TIM_Base_Init+0xda>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	2b10      	cmp	r3, #16
 8008d0a:	d010      	beq.n	8008d2e <HAL_TIM_Base_Init+0xda>
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	689b      	ldr	r3, [r3, #8]
 8008d10:	2b20      	cmp	r3, #32
 8008d12:	d00c      	beq.n	8008d2e <HAL_TIM_Base_Init+0xda>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	689b      	ldr	r3, [r3, #8]
 8008d18:	2b40      	cmp	r3, #64	; 0x40
 8008d1a:	d008      	beq.n	8008d2e <HAL_TIM_Base_Init+0xda>
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	689b      	ldr	r3, [r3, #8]
 8008d20:	2b60      	cmp	r3, #96	; 0x60
 8008d22:	d004      	beq.n	8008d2e <HAL_TIM_Base_Init+0xda>
 8008d24:	f240 1113 	movw	r1, #275	; 0x113
 8008d28:	482f      	ldr	r0, [pc, #188]	; (8008de8 <HAL_TIM_Base_Init+0x194>)
 8008d2a:	f7f9 ff80 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	691b      	ldr	r3, [r3, #16]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d00e      	beq.n	8008d54 <HAL_TIM_Base_Init+0x100>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	691b      	ldr	r3, [r3, #16]
 8008d3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d3e:	d009      	beq.n	8008d54 <HAL_TIM_Base_Init+0x100>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	691b      	ldr	r3, [r3, #16]
 8008d44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d48:	d004      	beq.n	8008d54 <HAL_TIM_Base_Init+0x100>
 8008d4a:	f44f 718a 	mov.w	r1, #276	; 0x114
 8008d4e:	4826      	ldr	r0, [pc, #152]	; (8008de8 <HAL_TIM_Base_Init+0x194>)
 8008d50:	f7f9 ff6d 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	699b      	ldr	r3, [r3, #24]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d008      	beq.n	8008d6e <HAL_TIM_Base_Init+0x11a>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	699b      	ldr	r3, [r3, #24]
 8008d60:	2b80      	cmp	r3, #128	; 0x80
 8008d62:	d004      	beq.n	8008d6e <HAL_TIM_Base_Init+0x11a>
 8008d64:	f240 1115 	movw	r1, #277	; 0x115
 8008d68:	481f      	ldr	r0, [pc, #124]	; (8008de8 <HAL_TIM_Base_Init+0x194>)
 8008d6a:	f7f9 ff60 	bl	8002c2e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d74:	b2db      	uxtb	r3, r3
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d106      	bne.n	8008d88 <HAL_TIM_Base_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f7fa fe3c 	bl	8003a00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2202      	movs	r2, #2
 8008d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681a      	ldr	r2, [r3, #0]
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	3304      	adds	r3, #4
 8008d98:	4619      	mov	r1, r3
 8008d9a:	4610      	mov	r0, r2
 8008d9c:	f001 fa62 	bl	800a264 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2201      	movs	r2, #1
 8008da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008da8:	2300      	movs	r3, #0
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	3708      	adds	r7, #8
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}
 8008db2:	bf00      	nop
 8008db4:	40010000 	.word	0x40010000
 8008db8:	40000400 	.word	0x40000400
 8008dbc:	40000800 	.word	0x40000800
 8008dc0:	40000c00 	.word	0x40000c00
 8008dc4:	40001000 	.word	0x40001000
 8008dc8:	40001400 	.word	0x40001400
 8008dcc:	40010400 	.word	0x40010400
 8008dd0:	40014000 	.word	0x40014000
 8008dd4:	40014400 	.word	0x40014400
 8008dd8:	40014800 	.word	0x40014800
 8008ddc:	40001800 	.word	0x40001800
 8008de0:	40001c00 	.word	0x40001c00
 8008de4:	40002000 	.word	0x40002000
 8008de8:	0800dd44 	.word	0x0800dd44

08008dec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b084      	sub	sp, #16
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	4a33      	ldr	r2, [pc, #204]	; (8008ec8 <HAL_TIM_Base_Start+0xdc>)
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d045      	beq.n	8008e8a <HAL_TIM_Base_Start+0x9e>
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e06:	d040      	beq.n	8008e8a <HAL_TIM_Base_Start+0x9e>
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	4a2f      	ldr	r2, [pc, #188]	; (8008ecc <HAL_TIM_Base_Start+0xe0>)
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	d03b      	beq.n	8008e8a <HAL_TIM_Base_Start+0x9e>
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	4a2e      	ldr	r2, [pc, #184]	; (8008ed0 <HAL_TIM_Base_Start+0xe4>)
 8008e18:	4293      	cmp	r3, r2
 8008e1a:	d036      	beq.n	8008e8a <HAL_TIM_Base_Start+0x9e>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4a2c      	ldr	r2, [pc, #176]	; (8008ed4 <HAL_TIM_Base_Start+0xe8>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d031      	beq.n	8008e8a <HAL_TIM_Base_Start+0x9e>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	4a2b      	ldr	r2, [pc, #172]	; (8008ed8 <HAL_TIM_Base_Start+0xec>)
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d02c      	beq.n	8008e8a <HAL_TIM_Base_Start+0x9e>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	4a29      	ldr	r2, [pc, #164]	; (8008edc <HAL_TIM_Base_Start+0xf0>)
 8008e36:	4293      	cmp	r3, r2
 8008e38:	d027      	beq.n	8008e8a <HAL_TIM_Base_Start+0x9e>
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4a28      	ldr	r2, [pc, #160]	; (8008ee0 <HAL_TIM_Base_Start+0xf4>)
 8008e40:	4293      	cmp	r3, r2
 8008e42:	d022      	beq.n	8008e8a <HAL_TIM_Base_Start+0x9e>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4a26      	ldr	r2, [pc, #152]	; (8008ee4 <HAL_TIM_Base_Start+0xf8>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d01d      	beq.n	8008e8a <HAL_TIM_Base_Start+0x9e>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	4a25      	ldr	r2, [pc, #148]	; (8008ee8 <HAL_TIM_Base_Start+0xfc>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d018      	beq.n	8008e8a <HAL_TIM_Base_Start+0x9e>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	4a23      	ldr	r2, [pc, #140]	; (8008eec <HAL_TIM_Base_Start+0x100>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d013      	beq.n	8008e8a <HAL_TIM_Base_Start+0x9e>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4a22      	ldr	r2, [pc, #136]	; (8008ef0 <HAL_TIM_Base_Start+0x104>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d00e      	beq.n	8008e8a <HAL_TIM_Base_Start+0x9e>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	4a20      	ldr	r2, [pc, #128]	; (8008ef4 <HAL_TIM_Base_Start+0x108>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d009      	beq.n	8008e8a <HAL_TIM_Base_Start+0x9e>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a1f      	ldr	r2, [pc, #124]	; (8008ef8 <HAL_TIM_Base_Start+0x10c>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d004      	beq.n	8008e8a <HAL_TIM_Base_Start+0x9e>
 8008e80:	f240 1185 	movw	r1, #389	; 0x185
 8008e84:	481d      	ldr	r0, [pc, #116]	; (8008efc <HAL_TIM_Base_Start+0x110>)
 8008e86:	f7f9 fed2 	bl	8002c2e <assert_failed>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2202      	movs	r2, #2
 8008e8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	689b      	ldr	r3, [r3, #8]
 8008e98:	f003 0307 	and.w	r3, r3, #7
 8008e9c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	2b06      	cmp	r3, #6
 8008ea2:	d007      	beq.n	8008eb4 <HAL_TIM_Base_Start+0xc8>
  {
    __HAL_TIM_ENABLE(htim);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	681a      	ldr	r2, [r3, #0]
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f042 0201 	orr.w	r2, r2, #1
 8008eb2:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008ebc:	2300      	movs	r3, #0
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3710      	adds	r7, #16
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}
 8008ec6:	bf00      	nop
 8008ec8:	40010000 	.word	0x40010000
 8008ecc:	40000400 	.word	0x40000400
 8008ed0:	40000800 	.word	0x40000800
 8008ed4:	40000c00 	.word	0x40000c00
 8008ed8:	40001000 	.word	0x40001000
 8008edc:	40001400 	.word	0x40001400
 8008ee0:	40010400 	.word	0x40010400
 8008ee4:	40014000 	.word	0x40014000
 8008ee8:	40014400 	.word	0x40014400
 8008eec:	40014800 	.word	0x40014800
 8008ef0:	40001800 	.word	0x40001800
 8008ef4:	40001c00 	.word	0x40001c00
 8008ef8:	40002000 	.word	0x40002000
 8008efc:	0800dd44 	.word	0x0800dd44

08008f00 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b082      	sub	sp, #8
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d101      	bne.n	8008f12 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008f0e:	2301      	movs	r3, #1
 8008f10:	e0a1      	b.n	8009056 <HAL_TIM_PWM_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	4a52      	ldr	r2, [pc, #328]	; (8009060 <HAL_TIM_PWM_Init+0x160>)
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d045      	beq.n	8008fa8 <HAL_TIM_PWM_Init+0xa8>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f24:	d040      	beq.n	8008fa8 <HAL_TIM_PWM_Init+0xa8>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4a4e      	ldr	r2, [pc, #312]	; (8009064 <HAL_TIM_PWM_Init+0x164>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d03b      	beq.n	8008fa8 <HAL_TIM_PWM_Init+0xa8>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	4a4c      	ldr	r2, [pc, #304]	; (8009068 <HAL_TIM_PWM_Init+0x168>)
 8008f36:	4293      	cmp	r3, r2
 8008f38:	d036      	beq.n	8008fa8 <HAL_TIM_PWM_Init+0xa8>
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	4a4b      	ldr	r2, [pc, #300]	; (800906c <HAL_TIM_PWM_Init+0x16c>)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d031      	beq.n	8008fa8 <HAL_TIM_PWM_Init+0xa8>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	4a49      	ldr	r2, [pc, #292]	; (8009070 <HAL_TIM_PWM_Init+0x170>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d02c      	beq.n	8008fa8 <HAL_TIM_PWM_Init+0xa8>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	4a48      	ldr	r2, [pc, #288]	; (8009074 <HAL_TIM_PWM_Init+0x174>)
 8008f54:	4293      	cmp	r3, r2
 8008f56:	d027      	beq.n	8008fa8 <HAL_TIM_PWM_Init+0xa8>
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	4a46      	ldr	r2, [pc, #280]	; (8009078 <HAL_TIM_PWM_Init+0x178>)
 8008f5e:	4293      	cmp	r3, r2
 8008f60:	d022      	beq.n	8008fa8 <HAL_TIM_PWM_Init+0xa8>
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4a45      	ldr	r2, [pc, #276]	; (800907c <HAL_TIM_PWM_Init+0x17c>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d01d      	beq.n	8008fa8 <HAL_TIM_PWM_Init+0xa8>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4a43      	ldr	r2, [pc, #268]	; (8009080 <HAL_TIM_PWM_Init+0x180>)
 8008f72:	4293      	cmp	r3, r2
 8008f74:	d018      	beq.n	8008fa8 <HAL_TIM_PWM_Init+0xa8>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	4a42      	ldr	r2, [pc, #264]	; (8009084 <HAL_TIM_PWM_Init+0x184>)
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d013      	beq.n	8008fa8 <HAL_TIM_PWM_Init+0xa8>
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	4a40      	ldr	r2, [pc, #256]	; (8009088 <HAL_TIM_PWM_Init+0x188>)
 8008f86:	4293      	cmp	r3, r2
 8008f88:	d00e      	beq.n	8008fa8 <HAL_TIM_PWM_Init+0xa8>
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	4a3f      	ldr	r2, [pc, #252]	; (800908c <HAL_TIM_PWM_Init+0x18c>)
 8008f90:	4293      	cmp	r3, r2
 8008f92:	d009      	beq.n	8008fa8 <HAL_TIM_PWM_Init+0xa8>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	4a3d      	ldr	r2, [pc, #244]	; (8009090 <HAL_TIM_PWM_Init+0x190>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d004      	beq.n	8008fa8 <HAL_TIM_PWM_Init+0xa8>
 8008f9e:	f240 419b 	movw	r1, #1179	; 0x49b
 8008fa2:	483c      	ldr	r0, [pc, #240]	; (8009094 <HAL_TIM_PWM_Init+0x194>)
 8008fa4:	f7f9 fe43 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	689b      	ldr	r3, [r3, #8]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d014      	beq.n	8008fda <HAL_TIM_PWM_Init+0xda>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	689b      	ldr	r3, [r3, #8]
 8008fb4:	2b10      	cmp	r3, #16
 8008fb6:	d010      	beq.n	8008fda <HAL_TIM_PWM_Init+0xda>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	689b      	ldr	r3, [r3, #8]
 8008fbc:	2b20      	cmp	r3, #32
 8008fbe:	d00c      	beq.n	8008fda <HAL_TIM_PWM_Init+0xda>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	689b      	ldr	r3, [r3, #8]
 8008fc4:	2b40      	cmp	r3, #64	; 0x40
 8008fc6:	d008      	beq.n	8008fda <HAL_TIM_PWM_Init+0xda>
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	689b      	ldr	r3, [r3, #8]
 8008fcc:	2b60      	cmp	r3, #96	; 0x60
 8008fce:	d004      	beq.n	8008fda <HAL_TIM_PWM_Init+0xda>
 8008fd0:	f240 419c 	movw	r1, #1180	; 0x49c
 8008fd4:	482f      	ldr	r0, [pc, #188]	; (8009094 <HAL_TIM_PWM_Init+0x194>)
 8008fd6:	f7f9 fe2a 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	691b      	ldr	r3, [r3, #16]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d00e      	beq.n	8009000 <HAL_TIM_PWM_Init+0x100>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	691b      	ldr	r3, [r3, #16]
 8008fe6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008fea:	d009      	beq.n	8009000 <HAL_TIM_PWM_Init+0x100>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	691b      	ldr	r3, [r3, #16]
 8008ff0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ff4:	d004      	beq.n	8009000 <HAL_TIM_PWM_Init+0x100>
 8008ff6:	f240 419d 	movw	r1, #1181	; 0x49d
 8008ffa:	4826      	ldr	r0, [pc, #152]	; (8009094 <HAL_TIM_PWM_Init+0x194>)
 8008ffc:	f7f9 fe17 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	699b      	ldr	r3, [r3, #24]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d008      	beq.n	800901a <HAL_TIM_PWM_Init+0x11a>
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	699b      	ldr	r3, [r3, #24]
 800900c:	2b80      	cmp	r3, #128	; 0x80
 800900e:	d004      	beq.n	800901a <HAL_TIM_PWM_Init+0x11a>
 8009010:	f240 419e 	movw	r1, #1182	; 0x49e
 8009014:	481f      	ldr	r0, [pc, #124]	; (8009094 <HAL_TIM_PWM_Init+0x194>)
 8009016:	f7f9 fe0a 	bl	8002c2e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009020:	b2db      	uxtb	r3, r3
 8009022:	2b00      	cmp	r3, #0
 8009024:	d106      	bne.n	8009034 <HAL_TIM_PWM_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2200      	movs	r2, #0
 800902a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f000 f832 	bl	8009098 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2202      	movs	r2, #2
 8009038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681a      	ldr	r2, [r3, #0]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	3304      	adds	r3, #4
 8009044:	4619      	mov	r1, r3
 8009046:	4610      	mov	r0, r2
 8009048:	f001 f90c 	bl	800a264 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2201      	movs	r2, #1
 8009050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009054:	2300      	movs	r3, #0
}
 8009056:	4618      	mov	r0, r3
 8009058:	3708      	adds	r7, #8
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}
 800905e:	bf00      	nop
 8009060:	40010000 	.word	0x40010000
 8009064:	40000400 	.word	0x40000400
 8009068:	40000800 	.word	0x40000800
 800906c:	40000c00 	.word	0x40000c00
 8009070:	40001000 	.word	0x40001000
 8009074:	40001400 	.word	0x40001400
 8009078:	40010400 	.word	0x40010400
 800907c:	40014000 	.word	0x40014000
 8009080:	40014400 	.word	0x40014400
 8009084:	40014800 	.word	0x40014800
 8009088:	40001800 	.word	0x40001800
 800908c:	40001c00 	.word	0x40001c00
 8009090:	40002000 	.word	0x40002000
 8009094:	0800dd44 	.word	0x0800dd44

08009098 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009098:	b480      	push	{r7}
 800909a:	b083      	sub	sp, #12
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80090a0:	bf00      	nop
 80090a2:	370c      	adds	r7, #12
 80090a4:	46bd      	mov	sp, r7
 80090a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090aa:	4770      	bx	lr

080090ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b084      	sub	sp, #16
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
 80090b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	4a6d      	ldr	r2, [pc, #436]	; (8009270 <HAL_TIM_PWM_Start+0x1c4>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	d10f      	bne.n	80090e0 <HAL_TIM_PWM_Start+0x34>
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	f000 809f 	beq.w	8009206 <HAL_TIM_PWM_Start+0x15a>
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	2b04      	cmp	r3, #4
 80090cc:	f000 809b 	beq.w	8009206 <HAL_TIM_PWM_Start+0x15a>
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	2b08      	cmp	r3, #8
 80090d4:	f000 8097 	beq.w	8009206 <HAL_TIM_PWM_Start+0x15a>
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	2b0c      	cmp	r3, #12
 80090dc:	f000 8093 	beq.w	8009206 <HAL_TIM_PWM_Start+0x15a>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090e8:	d10e      	bne.n	8009108 <HAL_TIM_PWM_Start+0x5c>
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	f000 808a 	beq.w	8009206 <HAL_TIM_PWM_Start+0x15a>
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	2b04      	cmp	r3, #4
 80090f6:	f000 8086 	beq.w	8009206 <HAL_TIM_PWM_Start+0x15a>
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	2b08      	cmp	r3, #8
 80090fe:	f000 8082 	beq.w	8009206 <HAL_TIM_PWM_Start+0x15a>
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	2b0c      	cmp	r3, #12
 8009106:	d07e      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a59      	ldr	r2, [pc, #356]	; (8009274 <HAL_TIM_PWM_Start+0x1c8>)
 800910e:	4293      	cmp	r3, r2
 8009110:	d10b      	bne.n	800912a <HAL_TIM_PWM_Start+0x7e>
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d076      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	2b04      	cmp	r3, #4
 800911c:	d073      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	2b08      	cmp	r3, #8
 8009122:	d070      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	2b0c      	cmp	r3, #12
 8009128:	d06d      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	4a52      	ldr	r2, [pc, #328]	; (8009278 <HAL_TIM_PWM_Start+0x1cc>)
 8009130:	4293      	cmp	r3, r2
 8009132:	d10b      	bne.n	800914c <HAL_TIM_PWM_Start+0xa0>
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d065      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	2b04      	cmp	r3, #4
 800913e:	d062      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	2b08      	cmp	r3, #8
 8009144:	d05f      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	2b0c      	cmp	r3, #12
 800914a:	d05c      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	4a4a      	ldr	r2, [pc, #296]	; (800927c <HAL_TIM_PWM_Start+0x1d0>)
 8009152:	4293      	cmp	r3, r2
 8009154:	d10b      	bne.n	800916e <HAL_TIM_PWM_Start+0xc2>
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d054      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	2b04      	cmp	r3, #4
 8009160:	d051      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	2b08      	cmp	r3, #8
 8009166:	d04e      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	2b0c      	cmp	r3, #12
 800916c:	d04b      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	4a43      	ldr	r2, [pc, #268]	; (8009280 <HAL_TIM_PWM_Start+0x1d4>)
 8009174:	4293      	cmp	r3, r2
 8009176:	d10b      	bne.n	8009190 <HAL_TIM_PWM_Start+0xe4>
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d043      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	2b04      	cmp	r3, #4
 8009182:	d040      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	2b08      	cmp	r3, #8
 8009188:	d03d      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	2b0c      	cmp	r3, #12
 800918e:	d03a      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	4a3b      	ldr	r2, [pc, #236]	; (8009284 <HAL_TIM_PWM_Start+0x1d8>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d105      	bne.n	80091a6 <HAL_TIM_PWM_Start+0xfa>
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d032      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	2b04      	cmp	r3, #4
 80091a4:	d02f      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	4a37      	ldr	r2, [pc, #220]	; (8009288 <HAL_TIM_PWM_Start+0x1dc>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d102      	bne.n	80091b6 <HAL_TIM_PWM_Start+0x10a>
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d027      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	4a34      	ldr	r2, [pc, #208]	; (800928c <HAL_TIM_PWM_Start+0x1e0>)
 80091bc:	4293      	cmp	r3, r2
 80091be:	d102      	bne.n	80091c6 <HAL_TIM_PWM_Start+0x11a>
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d01f      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	4a31      	ldr	r2, [pc, #196]	; (8009290 <HAL_TIM_PWM_Start+0x1e4>)
 80091cc:	4293      	cmp	r3, r2
 80091ce:	d105      	bne.n	80091dc <HAL_TIM_PWM_Start+0x130>
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d017      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	2b04      	cmp	r3, #4
 80091da:	d014      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a2c      	ldr	r2, [pc, #176]	; (8009294 <HAL_TIM_PWM_Start+0x1e8>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d102      	bne.n	80091ec <HAL_TIM_PWM_Start+0x140>
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d00c      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4a29      	ldr	r2, [pc, #164]	; (8009298 <HAL_TIM_PWM_Start+0x1ec>)
 80091f2:	4293      	cmp	r3, r2
 80091f4:	d102      	bne.n	80091fc <HAL_TIM_PWM_Start+0x150>
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d004      	beq.n	8009206 <HAL_TIM_PWM_Start+0x15a>
 80091fc:	f240 5113 	movw	r1, #1299	; 0x513
 8009200:	4826      	ldr	r0, [pc, #152]	; (800929c <HAL_TIM_PWM_Start+0x1f0>)
 8009202:	f7f9 fd14 	bl	8002c2e <assert_failed>

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	2201      	movs	r2, #1
 800920c:	6839      	ldr	r1, [r7, #0]
 800920e:	4618      	mov	r0, r3
 8009210:	f001 fcc6 	bl	800aba0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	4a15      	ldr	r2, [pc, #84]	; (8009270 <HAL_TIM_PWM_Start+0x1c4>)
 800921a:	4293      	cmp	r3, r2
 800921c:	d004      	beq.n	8009228 <HAL_TIM_PWM_Start+0x17c>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	4a17      	ldr	r2, [pc, #92]	; (8009280 <HAL_TIM_PWM_Start+0x1d4>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d101      	bne.n	800922c <HAL_TIM_PWM_Start+0x180>
 8009228:	2301      	movs	r3, #1
 800922a:	e000      	b.n	800922e <HAL_TIM_PWM_Start+0x182>
 800922c:	2300      	movs	r3, #0
 800922e:	2b00      	cmp	r3, #0
 8009230:	d007      	beq.n	8009242 <HAL_TIM_PWM_Start+0x196>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009240:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	689b      	ldr	r3, [r3, #8]
 8009248:	f003 0307 	and.w	r3, r3, #7
 800924c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2b06      	cmp	r3, #6
 8009252:	d007      	beq.n	8009264 <HAL_TIM_PWM_Start+0x1b8>
  {
    __HAL_TIM_ENABLE(htim);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	681a      	ldr	r2, [r3, #0]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f042 0201 	orr.w	r2, r2, #1
 8009262:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009264:	2300      	movs	r3, #0
}
 8009266:	4618      	mov	r0, r3
 8009268:	3710      	adds	r7, #16
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
 800926e:	bf00      	nop
 8009270:	40010000 	.word	0x40010000
 8009274:	40000400 	.word	0x40000400
 8009278:	40000800 	.word	0x40000800
 800927c:	40000c00 	.word	0x40000c00
 8009280:	40010400 	.word	0x40010400
 8009284:	40014000 	.word	0x40014000
 8009288:	40014400 	.word	0x40014400
 800928c:	40014800 	.word	0x40014800
 8009290:	40001800 	.word	0x40001800
 8009294:	40001c00 	.word	0x40001c00
 8009298:	40002000 	.word	0x40002000
 800929c:	0800dd44 	.word	0x0800dd44

080092a0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b082      	sub	sp, #8
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d101      	bne.n	80092b2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80092ae:	2301      	movs	r3, #1
 80092b0:	e0a1      	b.n	80093f6 <HAL_TIM_IC_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	4a52      	ldr	r2, [pc, #328]	; (8009400 <HAL_TIM_IC_Init+0x160>)
 80092b8:	4293      	cmp	r3, r2
 80092ba:	d045      	beq.n	8009348 <HAL_TIM_IC_Init+0xa8>
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092c4:	d040      	beq.n	8009348 <HAL_TIM_IC_Init+0xa8>
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	4a4e      	ldr	r2, [pc, #312]	; (8009404 <HAL_TIM_IC_Init+0x164>)
 80092cc:	4293      	cmp	r3, r2
 80092ce:	d03b      	beq.n	8009348 <HAL_TIM_IC_Init+0xa8>
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	4a4c      	ldr	r2, [pc, #304]	; (8009408 <HAL_TIM_IC_Init+0x168>)
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d036      	beq.n	8009348 <HAL_TIM_IC_Init+0xa8>
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	4a4b      	ldr	r2, [pc, #300]	; (800940c <HAL_TIM_IC_Init+0x16c>)
 80092e0:	4293      	cmp	r3, r2
 80092e2:	d031      	beq.n	8009348 <HAL_TIM_IC_Init+0xa8>
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	4a49      	ldr	r2, [pc, #292]	; (8009410 <HAL_TIM_IC_Init+0x170>)
 80092ea:	4293      	cmp	r3, r2
 80092ec:	d02c      	beq.n	8009348 <HAL_TIM_IC_Init+0xa8>
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	4a48      	ldr	r2, [pc, #288]	; (8009414 <HAL_TIM_IC_Init+0x174>)
 80092f4:	4293      	cmp	r3, r2
 80092f6:	d027      	beq.n	8009348 <HAL_TIM_IC_Init+0xa8>
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	4a46      	ldr	r2, [pc, #280]	; (8009418 <HAL_TIM_IC_Init+0x178>)
 80092fe:	4293      	cmp	r3, r2
 8009300:	d022      	beq.n	8009348 <HAL_TIM_IC_Init+0xa8>
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	4a45      	ldr	r2, [pc, #276]	; (800941c <HAL_TIM_IC_Init+0x17c>)
 8009308:	4293      	cmp	r3, r2
 800930a:	d01d      	beq.n	8009348 <HAL_TIM_IC_Init+0xa8>
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	4a43      	ldr	r2, [pc, #268]	; (8009420 <HAL_TIM_IC_Init+0x180>)
 8009312:	4293      	cmp	r3, r2
 8009314:	d018      	beq.n	8009348 <HAL_TIM_IC_Init+0xa8>
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	4a42      	ldr	r2, [pc, #264]	; (8009424 <HAL_TIM_IC_Init+0x184>)
 800931c:	4293      	cmp	r3, r2
 800931e:	d013      	beq.n	8009348 <HAL_TIM_IC_Init+0xa8>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4a40      	ldr	r2, [pc, #256]	; (8009428 <HAL_TIM_IC_Init+0x188>)
 8009326:	4293      	cmp	r3, r2
 8009328:	d00e      	beq.n	8009348 <HAL_TIM_IC_Init+0xa8>
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	4a3f      	ldr	r2, [pc, #252]	; (800942c <HAL_TIM_IC_Init+0x18c>)
 8009330:	4293      	cmp	r3, r2
 8009332:	d009      	beq.n	8009348 <HAL_TIM_IC_Init+0xa8>
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	4a3d      	ldr	r2, [pc, #244]	; (8009430 <HAL_TIM_IC_Init+0x190>)
 800933a:	4293      	cmp	r3, r2
 800933c:	d004      	beq.n	8009348 <HAL_TIM_IC_Init+0xa8>
 800933e:	f240 61d9 	movw	r1, #1753	; 0x6d9
 8009342:	483c      	ldr	r0, [pc, #240]	; (8009434 <HAL_TIM_IC_Init+0x194>)
 8009344:	f7f9 fc73 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	689b      	ldr	r3, [r3, #8]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d014      	beq.n	800937a <HAL_TIM_IC_Init+0xda>
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	689b      	ldr	r3, [r3, #8]
 8009354:	2b10      	cmp	r3, #16
 8009356:	d010      	beq.n	800937a <HAL_TIM_IC_Init+0xda>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	689b      	ldr	r3, [r3, #8]
 800935c:	2b20      	cmp	r3, #32
 800935e:	d00c      	beq.n	800937a <HAL_TIM_IC_Init+0xda>
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	689b      	ldr	r3, [r3, #8]
 8009364:	2b40      	cmp	r3, #64	; 0x40
 8009366:	d008      	beq.n	800937a <HAL_TIM_IC_Init+0xda>
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	689b      	ldr	r3, [r3, #8]
 800936c:	2b60      	cmp	r3, #96	; 0x60
 800936e:	d004      	beq.n	800937a <HAL_TIM_IC_Init+0xda>
 8009370:	f240 61da 	movw	r1, #1754	; 0x6da
 8009374:	482f      	ldr	r0, [pc, #188]	; (8009434 <HAL_TIM_IC_Init+0x194>)
 8009376:	f7f9 fc5a 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	691b      	ldr	r3, [r3, #16]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d00e      	beq.n	80093a0 <HAL_TIM_IC_Init+0x100>
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	691b      	ldr	r3, [r3, #16]
 8009386:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800938a:	d009      	beq.n	80093a0 <HAL_TIM_IC_Init+0x100>
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	691b      	ldr	r3, [r3, #16]
 8009390:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009394:	d004      	beq.n	80093a0 <HAL_TIM_IC_Init+0x100>
 8009396:	f240 61db 	movw	r1, #1755	; 0x6db
 800939a:	4826      	ldr	r0, [pc, #152]	; (8009434 <HAL_TIM_IC_Init+0x194>)
 800939c:	f7f9 fc47 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	699b      	ldr	r3, [r3, #24]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d008      	beq.n	80093ba <HAL_TIM_IC_Init+0x11a>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	699b      	ldr	r3, [r3, #24]
 80093ac:	2b80      	cmp	r3, #128	; 0x80
 80093ae:	d004      	beq.n	80093ba <HAL_TIM_IC_Init+0x11a>
 80093b0:	f240 61dc 	movw	r1, #1756	; 0x6dc
 80093b4:	481f      	ldr	r0, [pc, #124]	; (8009434 <HAL_TIM_IC_Init+0x194>)
 80093b6:	f7f9 fc3a 	bl	8002c2e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093c0:	b2db      	uxtb	r3, r3
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d106      	bne.n	80093d4 <HAL_TIM_IC_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2200      	movs	r2, #0
 80093ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 f832 	bl	8009438 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2202      	movs	r2, #2
 80093d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681a      	ldr	r2, [r3, #0]
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	3304      	adds	r3, #4
 80093e4:	4619      	mov	r1, r3
 80093e6:	4610      	mov	r0, r2
 80093e8:	f000 ff3c 	bl	800a264 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2201      	movs	r2, #1
 80093f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80093f4:	2300      	movs	r3, #0
}
 80093f6:	4618      	mov	r0, r3
 80093f8:	3708      	adds	r7, #8
 80093fa:	46bd      	mov	sp, r7
 80093fc:	bd80      	pop	{r7, pc}
 80093fe:	bf00      	nop
 8009400:	40010000 	.word	0x40010000
 8009404:	40000400 	.word	0x40000400
 8009408:	40000800 	.word	0x40000800
 800940c:	40000c00 	.word	0x40000c00
 8009410:	40001000 	.word	0x40001000
 8009414:	40001400 	.word	0x40001400
 8009418:	40010400 	.word	0x40010400
 800941c:	40014000 	.word	0x40014000
 8009420:	40014400 	.word	0x40014400
 8009424:	40014800 	.word	0x40014800
 8009428:	40001800 	.word	0x40001800
 800942c:	40001c00 	.word	0x40001c00
 8009430:	40002000 	.word	0x40002000
 8009434:	0800dd44 	.word	0x0800dd44

08009438 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8009438:	b480      	push	{r7}
 800943a:	b083      	sub	sp, #12
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8009440:	bf00      	nop
 8009442:	370c      	adds	r7, #12
 8009444:	46bd      	mov	sp, r7
 8009446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944a:	4770      	bx	lr

0800944c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b084      	sub	sp, #16
 8009450:	af00      	add	r7, sp, #0
 8009452:	60f8      	str	r0, [r7, #12]
 8009454:	60b9      	str	r1, [r7, #8]
 8009456:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4a7c      	ldr	r2, [pc, #496]	; (8009650 <HAL_TIM_IC_ConfigChannel+0x204>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d03b      	beq.n	80094da <HAL_TIM_IC_ConfigChannel+0x8e>
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800946a:	d036      	beq.n	80094da <HAL_TIM_IC_ConfigChannel+0x8e>
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	4a78      	ldr	r2, [pc, #480]	; (8009654 <HAL_TIM_IC_ConfigChannel+0x208>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d031      	beq.n	80094da <HAL_TIM_IC_ConfigChannel+0x8e>
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	4a77      	ldr	r2, [pc, #476]	; (8009658 <HAL_TIM_IC_ConfigChannel+0x20c>)
 800947c:	4293      	cmp	r3, r2
 800947e:	d02c      	beq.n	80094da <HAL_TIM_IC_ConfigChannel+0x8e>
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	4a75      	ldr	r2, [pc, #468]	; (800965c <HAL_TIM_IC_ConfigChannel+0x210>)
 8009486:	4293      	cmp	r3, r2
 8009488:	d027      	beq.n	80094da <HAL_TIM_IC_ConfigChannel+0x8e>
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4a74      	ldr	r2, [pc, #464]	; (8009660 <HAL_TIM_IC_ConfigChannel+0x214>)
 8009490:	4293      	cmp	r3, r2
 8009492:	d022      	beq.n	80094da <HAL_TIM_IC_ConfigChannel+0x8e>
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	4a72      	ldr	r2, [pc, #456]	; (8009664 <HAL_TIM_IC_ConfigChannel+0x218>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d01d      	beq.n	80094da <HAL_TIM_IC_ConfigChannel+0x8e>
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	4a71      	ldr	r2, [pc, #452]	; (8009668 <HAL_TIM_IC_ConfigChannel+0x21c>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d018      	beq.n	80094da <HAL_TIM_IC_ConfigChannel+0x8e>
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4a6f      	ldr	r2, [pc, #444]	; (800966c <HAL_TIM_IC_ConfigChannel+0x220>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d013      	beq.n	80094da <HAL_TIM_IC_ConfigChannel+0x8e>
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	4a6e      	ldr	r2, [pc, #440]	; (8009670 <HAL_TIM_IC_ConfigChannel+0x224>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d00e      	beq.n	80094da <HAL_TIM_IC_ConfigChannel+0x8e>
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	4a6c      	ldr	r2, [pc, #432]	; (8009674 <HAL_TIM_IC_ConfigChannel+0x228>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d009      	beq.n	80094da <HAL_TIM_IC_ConfigChannel+0x8e>
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	4a6b      	ldr	r2, [pc, #428]	; (8009678 <HAL_TIM_IC_ConfigChannel+0x22c>)
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d004      	beq.n	80094da <HAL_TIM_IC_ConfigChannel+0x8e>
 80094d0:	f640 5189 	movw	r1, #3465	; 0xd89
 80094d4:	4869      	ldr	r0, [pc, #420]	; (800967c <HAL_TIM_IC_ConfigChannel+0x230>)
 80094d6:	f7f9 fbaa 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d00c      	beq.n	80094fc <HAL_TIM_IC_ConfigChannel+0xb0>
 80094e2:	68bb      	ldr	r3, [r7, #8]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	2b02      	cmp	r3, #2
 80094e8:	d008      	beq.n	80094fc <HAL_TIM_IC_ConfigChannel+0xb0>
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	2b0a      	cmp	r3, #10
 80094f0:	d004      	beq.n	80094fc <HAL_TIM_IC_ConfigChannel+0xb0>
 80094f2:	f640 518a 	movw	r1, #3466	; 0xd8a
 80094f6:	4861      	ldr	r0, [pc, #388]	; (800967c <HAL_TIM_IC_ConfigChannel+0x230>)
 80094f8:	f7f9 fb99 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	685b      	ldr	r3, [r3, #4]
 8009500:	2b01      	cmp	r3, #1
 8009502:	d00c      	beq.n	800951e <HAL_TIM_IC_ConfigChannel+0xd2>
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	2b02      	cmp	r3, #2
 800950a:	d008      	beq.n	800951e <HAL_TIM_IC_ConfigChannel+0xd2>
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	685b      	ldr	r3, [r3, #4]
 8009510:	2b03      	cmp	r3, #3
 8009512:	d004      	beq.n	800951e <HAL_TIM_IC_ConfigChannel+0xd2>
 8009514:	f640 518b 	movw	r1, #3467	; 0xd8b
 8009518:	4858      	ldr	r0, [pc, #352]	; (800967c <HAL_TIM_IC_ConfigChannel+0x230>)
 800951a:	f7f9 fb88 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	689b      	ldr	r3, [r3, #8]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d010      	beq.n	8009548 <HAL_TIM_IC_ConfigChannel+0xfc>
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	689b      	ldr	r3, [r3, #8]
 800952a:	2b04      	cmp	r3, #4
 800952c:	d00c      	beq.n	8009548 <HAL_TIM_IC_ConfigChannel+0xfc>
 800952e:	68bb      	ldr	r3, [r7, #8]
 8009530:	689b      	ldr	r3, [r3, #8]
 8009532:	2b08      	cmp	r3, #8
 8009534:	d008      	beq.n	8009548 <HAL_TIM_IC_ConfigChannel+0xfc>
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	689b      	ldr	r3, [r3, #8]
 800953a:	2b0c      	cmp	r3, #12
 800953c:	d004      	beq.n	8009548 <HAL_TIM_IC_ConfigChannel+0xfc>
 800953e:	f640 518c 	movw	r1, #3468	; 0xd8c
 8009542:	484e      	ldr	r0, [pc, #312]	; (800967c <HAL_TIM_IC_ConfigChannel+0x230>)
 8009544:	f7f9 fb73 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	68db      	ldr	r3, [r3, #12]
 800954c:	2b0f      	cmp	r3, #15
 800954e:	d904      	bls.n	800955a <HAL_TIM_IC_ConfigChannel+0x10e>
 8009550:	f640 518d 	movw	r1, #3469	; 0xd8d
 8009554:	4849      	ldr	r0, [pc, #292]	; (800967c <HAL_TIM_IC_ConfigChannel+0x230>)
 8009556:	f7f9 fb6a 	bl	8002c2e <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009560:	2b01      	cmp	r3, #1
 8009562:	d101      	bne.n	8009568 <HAL_TIM_IC_ConfigChannel+0x11c>
 8009564:	2302      	movs	r3, #2
 8009566:	e115      	b.n	8009794 <HAL_TIM_IC_ConfigChannel+0x348>
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	2201      	movs	r2, #1
 800956c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	2202      	movs	r2, #2
 8009574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d11b      	bne.n	80095b6 <HAL_TIM_IC_ConfigChannel+0x16a>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	6818      	ldr	r0, [r3, #0]
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	6819      	ldr	r1, [r3, #0]
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	685a      	ldr	r2, [r3, #4]
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	68db      	ldr	r3, [r3, #12]
 800958e:	f001 f943 	bl	800a818 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	699a      	ldr	r2, [r3, #24]
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f022 020c 	bic.w	r2, r2, #12
 80095a0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	6999      	ldr	r1, [r3, #24]
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	689a      	ldr	r2, [r3, #8]
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	430a      	orrs	r2, r1
 80095b2:	619a      	str	r2, [r3, #24]
 80095b4:	e0e5      	b.n	8009782 <HAL_TIM_IC_ConfigChannel+0x336>
  }
  else if (Channel == TIM_CHANNEL_2)
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2b04      	cmp	r3, #4
 80095ba:	d161      	bne.n	8009680 <HAL_TIM_IC_ConfigChannel+0x234>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	4a23      	ldr	r2, [pc, #140]	; (8009650 <HAL_TIM_IC_ConfigChannel+0x204>)
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d027      	beq.n	8009616 <HAL_TIM_IC_ConfigChannel+0x1ca>
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095ce:	d022      	beq.n	8009616 <HAL_TIM_IC_ConfigChannel+0x1ca>
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	4a1f      	ldr	r2, [pc, #124]	; (8009654 <HAL_TIM_IC_ConfigChannel+0x208>)
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d01d      	beq.n	8009616 <HAL_TIM_IC_ConfigChannel+0x1ca>
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	4a1e      	ldr	r2, [pc, #120]	; (8009658 <HAL_TIM_IC_ConfigChannel+0x20c>)
 80095e0:	4293      	cmp	r3, r2
 80095e2:	d018      	beq.n	8009616 <HAL_TIM_IC_ConfigChannel+0x1ca>
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	4a1c      	ldr	r2, [pc, #112]	; (800965c <HAL_TIM_IC_ConfigChannel+0x210>)
 80095ea:	4293      	cmp	r3, r2
 80095ec:	d013      	beq.n	8009616 <HAL_TIM_IC_ConfigChannel+0x1ca>
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	4a1b      	ldr	r2, [pc, #108]	; (8009660 <HAL_TIM_IC_ConfigChannel+0x214>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d00e      	beq.n	8009616 <HAL_TIM_IC_ConfigChannel+0x1ca>
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	4a19      	ldr	r2, [pc, #100]	; (8009664 <HAL_TIM_IC_ConfigChannel+0x218>)
 80095fe:	4293      	cmp	r3, r2
 8009600:	d009      	beq.n	8009616 <HAL_TIM_IC_ConfigChannel+0x1ca>
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4a1a      	ldr	r2, [pc, #104]	; (8009670 <HAL_TIM_IC_ConfigChannel+0x224>)
 8009608:	4293      	cmp	r3, r2
 800960a:	d004      	beq.n	8009616 <HAL_TIM_IC_ConfigChannel+0x1ca>
 800960c:	f640 51a5 	movw	r1, #3493	; 0xda5
 8009610:	481a      	ldr	r0, [pc, #104]	; (800967c <HAL_TIM_IC_ConfigChannel+0x230>)
 8009612:	f7f9 fb0c 	bl	8002c2e <assert_failed>

    TIM_TI2_SetConfig(htim->Instance,
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	6818      	ldr	r0, [r3, #0]
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	6819      	ldr	r1, [r3, #0]
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	685a      	ldr	r2, [r3, #4]
 8009622:	68bb      	ldr	r3, [r7, #8]
 8009624:	68db      	ldr	r3, [r3, #12]
 8009626:	f001 f99a 	bl	800a95e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	699a      	ldr	r2, [r3, #24]
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009638:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	6999      	ldr	r1, [r3, #24]
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	021a      	lsls	r2, r3, #8
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	430a      	orrs	r2, r1
 800964c:	619a      	str	r2, [r3, #24]
 800964e:	e098      	b.n	8009782 <HAL_TIM_IC_ConfigChannel+0x336>
 8009650:	40010000 	.word	0x40010000
 8009654:	40000400 	.word	0x40000400
 8009658:	40000800 	.word	0x40000800
 800965c:	40000c00 	.word	0x40000c00
 8009660:	40010400 	.word	0x40010400
 8009664:	40014000 	.word	0x40014000
 8009668:	40014400 	.word	0x40014400
 800966c:	40014800 	.word	0x40014800
 8009670:	40001800 	.word	0x40001800
 8009674:	40001c00 	.word	0x40001c00
 8009678:	40002000 	.word	0x40002000
 800967c:	0800dd44 	.word	0x0800dd44
  }
  else if (Channel == TIM_CHANNEL_3)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2b08      	cmp	r3, #8
 8009684:	d13e      	bne.n	8009704 <HAL_TIM_IC_ConfigChannel+0x2b8>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	4a44      	ldr	r2, [pc, #272]	; (800979c <HAL_TIM_IC_ConfigChannel+0x350>)
 800968c:	4293      	cmp	r3, r2
 800968e:	d01d      	beq.n	80096cc <HAL_TIM_IC_ConfigChannel+0x280>
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009698:	d018      	beq.n	80096cc <HAL_TIM_IC_ConfigChannel+0x280>
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	4a40      	ldr	r2, [pc, #256]	; (80097a0 <HAL_TIM_IC_ConfigChannel+0x354>)
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d013      	beq.n	80096cc <HAL_TIM_IC_ConfigChannel+0x280>
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	4a3e      	ldr	r2, [pc, #248]	; (80097a4 <HAL_TIM_IC_ConfigChannel+0x358>)
 80096aa:	4293      	cmp	r3, r2
 80096ac:	d00e      	beq.n	80096cc <HAL_TIM_IC_ConfigChannel+0x280>
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	4a3d      	ldr	r2, [pc, #244]	; (80097a8 <HAL_TIM_IC_ConfigChannel+0x35c>)
 80096b4:	4293      	cmp	r3, r2
 80096b6:	d009      	beq.n	80096cc <HAL_TIM_IC_ConfigChannel+0x280>
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	4a3b      	ldr	r2, [pc, #236]	; (80097ac <HAL_TIM_IC_ConfigChannel+0x360>)
 80096be:	4293      	cmp	r3, r2
 80096c0:	d004      	beq.n	80096cc <HAL_TIM_IC_ConfigChannel+0x280>
 80096c2:	f640 51b5 	movw	r1, #3509	; 0xdb5
 80096c6:	483a      	ldr	r0, [pc, #232]	; (80097b0 <HAL_TIM_IC_ConfigChannel+0x364>)
 80096c8:	f7f9 fab1 	bl	8002c2e <assert_failed>

    TIM_TI3_SetConfig(htim->Instance,
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	6818      	ldr	r0, [r3, #0]
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	6819      	ldr	r1, [r3, #0]
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	685a      	ldr	r2, [r3, #4]
 80096d8:	68bb      	ldr	r3, [r7, #8]
 80096da:	68db      	ldr	r3, [r3, #12]
 80096dc:	f001 f9ac 	bl	800aa38 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	69da      	ldr	r2, [r3, #28]
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	f022 020c 	bic.w	r2, r2, #12
 80096ee:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	69d9      	ldr	r1, [r3, #28]
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	689a      	ldr	r2, [r3, #8]
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	430a      	orrs	r2, r1
 8009700:	61da      	str	r2, [r3, #28]
 8009702:	e03e      	b.n	8009782 <HAL_TIM_IC_ConfigChannel+0x336>
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	4a24      	ldr	r2, [pc, #144]	; (800979c <HAL_TIM_IC_ConfigChannel+0x350>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d01d      	beq.n	800974a <HAL_TIM_IC_ConfigChannel+0x2fe>
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009716:	d018      	beq.n	800974a <HAL_TIM_IC_ConfigChannel+0x2fe>
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	4a20      	ldr	r2, [pc, #128]	; (80097a0 <HAL_TIM_IC_ConfigChannel+0x354>)
 800971e:	4293      	cmp	r3, r2
 8009720:	d013      	beq.n	800974a <HAL_TIM_IC_ConfigChannel+0x2fe>
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	4a1f      	ldr	r2, [pc, #124]	; (80097a4 <HAL_TIM_IC_ConfigChannel+0x358>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d00e      	beq.n	800974a <HAL_TIM_IC_ConfigChannel+0x2fe>
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	4a1d      	ldr	r2, [pc, #116]	; (80097a8 <HAL_TIM_IC_ConfigChannel+0x35c>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d009      	beq.n	800974a <HAL_TIM_IC_ConfigChannel+0x2fe>
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	4a1c      	ldr	r2, [pc, #112]	; (80097ac <HAL_TIM_IC_ConfigChannel+0x360>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d004      	beq.n	800974a <HAL_TIM_IC_ConfigChannel+0x2fe>
 8009740:	f640 51c5 	movw	r1, #3525	; 0xdc5
 8009744:	481a      	ldr	r0, [pc, #104]	; (80097b0 <HAL_TIM_IC_ConfigChannel+0x364>)
 8009746:	f7f9 fa72 	bl	8002c2e <assert_failed>

    TIM_TI4_SetConfig(htim->Instance,
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	6818      	ldr	r0, [r3, #0]
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	6819      	ldr	r1, [r3, #0]
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	685a      	ldr	r2, [r3, #4]
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	68db      	ldr	r3, [r3, #12]
 800975a:	f001 f9a9 	bl	800aab0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	69da      	ldr	r2, [r3, #28]
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800976c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	69d9      	ldr	r1, [r3, #28]
 8009774:	68bb      	ldr	r3, [r7, #8]
 8009776:	689b      	ldr	r3, [r3, #8]
 8009778:	021a      	lsls	r2, r3, #8
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	430a      	orrs	r2, r1
 8009780:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	2201      	movs	r2, #1
 8009786:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	2200      	movs	r2, #0
 800978e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009792:	2300      	movs	r3, #0
}
 8009794:	4618      	mov	r0, r3
 8009796:	3710      	adds	r7, #16
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}
 800979c:	40010000 	.word	0x40010000
 80097a0:	40000400 	.word	0x40000400
 80097a4:	40000800 	.word	0x40000800
 80097a8:	40000c00 	.word	0x40000c00
 80097ac:	40010400 	.word	0x40010400
 80097b0:	0800dd44 	.word	0x0800dd44

080097b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b084      	sub	sp, #16
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	60f8      	str	r0, [r7, #12]
 80097bc:	60b9      	str	r1, [r7, #8]
 80097be:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d010      	beq.n	80097e8 <HAL_TIM_PWM_ConfigChannel+0x34>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2b04      	cmp	r3, #4
 80097ca:	d00d      	beq.n	80097e8 <HAL_TIM_PWM_ConfigChannel+0x34>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2b08      	cmp	r3, #8
 80097d0:	d00a      	beq.n	80097e8 <HAL_TIM_PWM_ConfigChannel+0x34>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2b0c      	cmp	r3, #12
 80097d6:	d007      	beq.n	80097e8 <HAL_TIM_PWM_ConfigChannel+0x34>
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2b3c      	cmp	r3, #60	; 0x3c
 80097dc:	d004      	beq.n	80097e8 <HAL_TIM_PWM_ConfigChannel+0x34>
 80097de:	f640 51ec 	movw	r1, #3564	; 0xdec
 80097e2:	4885      	ldr	r0, [pc, #532]	; (80099f8 <HAL_TIM_PWM_ConfigChannel+0x244>)
 80097e4:	f7f9 fa23 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	2b60      	cmp	r3, #96	; 0x60
 80097ee:	d008      	beq.n	8009802 <HAL_TIM_PWM_ConfigChannel+0x4e>
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	2b70      	cmp	r3, #112	; 0x70
 80097f6:	d004      	beq.n	8009802 <HAL_TIM_PWM_ConfigChannel+0x4e>
 80097f8:	f640 51ed 	movw	r1, #3565	; 0xded
 80097fc:	487e      	ldr	r0, [pc, #504]	; (80099f8 <HAL_TIM_PWM_ConfigChannel+0x244>)
 80097fe:	f7f9 fa16 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8009802:	68bb      	ldr	r3, [r7, #8]
 8009804:	689b      	ldr	r3, [r3, #8]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d008      	beq.n	800981c <HAL_TIM_PWM_ConfigChannel+0x68>
 800980a:	68bb      	ldr	r3, [r7, #8]
 800980c:	689b      	ldr	r3, [r3, #8]
 800980e:	2b02      	cmp	r3, #2
 8009810:	d004      	beq.n	800981c <HAL_TIM_PWM_ConfigChannel+0x68>
 8009812:	f640 51ee 	movw	r1, #3566	; 0xdee
 8009816:	4878      	ldr	r0, [pc, #480]	; (80099f8 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8009818:	f7f9 fa09 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	691b      	ldr	r3, [r3, #16]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d008      	beq.n	8009836 <HAL_TIM_PWM_ConfigChannel+0x82>
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	691b      	ldr	r3, [r3, #16]
 8009828:	2b04      	cmp	r3, #4
 800982a:	d004      	beq.n	8009836 <HAL_TIM_PWM_ConfigChannel+0x82>
 800982c:	f640 51ef 	movw	r1, #3567	; 0xdef
 8009830:	4871      	ldr	r0, [pc, #452]	; (80099f8 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8009832:	f7f9 f9fc 	bl	8002c2e <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800983c:	2b01      	cmp	r3, #1
 800983e:	d101      	bne.n	8009844 <HAL_TIM_PWM_ConfigChannel+0x90>
 8009840:	2302      	movs	r3, #2
 8009842:	e182      	b.n	8009b4a <HAL_TIM_PWM_ConfigChannel+0x396>
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	2201      	movs	r2, #1
 8009848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	2202      	movs	r2, #2
 8009850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2b0c      	cmp	r3, #12
 8009858:	f200 816d 	bhi.w	8009b36 <HAL_TIM_PWM_ConfigChannel+0x382>
 800985c:	a201      	add	r2, pc, #4	; (adr r2, 8009864 <HAL_TIM_PWM_ConfigChannel+0xb0>)
 800985e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009862:	bf00      	nop
 8009864:	08009899 	.word	0x08009899
 8009868:	08009b37 	.word	0x08009b37
 800986c:	08009b37 	.word	0x08009b37
 8009870:	08009b37 	.word	0x08009b37
 8009874:	0800995b 	.word	0x0800995b
 8009878:	08009b37 	.word	0x08009b37
 800987c:	08009b37 	.word	0x08009b37
 8009880:	08009b37 	.word	0x08009b37
 8009884:	08009a29 	.word	0x08009a29
 8009888:	08009b37 	.word	0x08009b37
 800988c:	08009b37 	.word	0x08009b37
 8009890:	08009b37 	.word	0x08009b37
 8009894:	08009aaf 	.word	0x08009aaf
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	4a57      	ldr	r2, [pc, #348]	; (80099fc <HAL_TIM_PWM_ConfigChannel+0x248>)
 800989e:	4293      	cmp	r3, r2
 80098a0:	d03b      	beq.n	800991a <HAL_TIM_PWM_ConfigChannel+0x166>
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098aa:	d036      	beq.n	800991a <HAL_TIM_PWM_ConfigChannel+0x166>
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	4a53      	ldr	r2, [pc, #332]	; (8009a00 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d031      	beq.n	800991a <HAL_TIM_PWM_ConfigChannel+0x166>
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	4a52      	ldr	r2, [pc, #328]	; (8009a04 <HAL_TIM_PWM_ConfigChannel+0x250>)
 80098bc:	4293      	cmp	r3, r2
 80098be:	d02c      	beq.n	800991a <HAL_TIM_PWM_ConfigChannel+0x166>
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	4a50      	ldr	r2, [pc, #320]	; (8009a08 <HAL_TIM_PWM_ConfigChannel+0x254>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d027      	beq.n	800991a <HAL_TIM_PWM_ConfigChannel+0x166>
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	4a4f      	ldr	r2, [pc, #316]	; (8009a0c <HAL_TIM_PWM_ConfigChannel+0x258>)
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d022      	beq.n	800991a <HAL_TIM_PWM_ConfigChannel+0x166>
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	4a4d      	ldr	r2, [pc, #308]	; (8009a10 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d01d      	beq.n	800991a <HAL_TIM_PWM_ConfigChannel+0x166>
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	4a4c      	ldr	r2, [pc, #304]	; (8009a14 <HAL_TIM_PWM_ConfigChannel+0x260>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d018      	beq.n	800991a <HAL_TIM_PWM_ConfigChannel+0x166>
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	4a4a      	ldr	r2, [pc, #296]	; (8009a18 <HAL_TIM_PWM_ConfigChannel+0x264>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d013      	beq.n	800991a <HAL_TIM_PWM_ConfigChannel+0x166>
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	4a49      	ldr	r2, [pc, #292]	; (8009a1c <HAL_TIM_PWM_ConfigChannel+0x268>)
 80098f8:	4293      	cmp	r3, r2
 80098fa:	d00e      	beq.n	800991a <HAL_TIM_PWM_ConfigChannel+0x166>
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	4a47      	ldr	r2, [pc, #284]	; (8009a20 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d009      	beq.n	800991a <HAL_TIM_PWM_ConfigChannel+0x166>
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	4a46      	ldr	r2, [pc, #280]	; (8009a24 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800990c:	4293      	cmp	r3, r2
 800990e:	d004      	beq.n	800991a <HAL_TIM_PWM_ConfigChannel+0x166>
 8009910:	f640 51fb 	movw	r1, #3579	; 0xdfb
 8009914:	4838      	ldr	r0, [pc, #224]	; (80099f8 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8009916:	f7f9 f98a 	bl	8002c2e <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	68b9      	ldr	r1, [r7, #8]
 8009920:	4618      	mov	r0, r3
 8009922:	f000 fd3f 	bl	800a3a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	699a      	ldr	r2, [r3, #24]
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	f042 0208 	orr.w	r2, r2, #8
 8009934:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	699a      	ldr	r2, [r3, #24]
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	f022 0204 	bic.w	r2, r2, #4
 8009944:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	6999      	ldr	r1, [r3, #24]
 800994c:	68bb      	ldr	r3, [r7, #8]
 800994e:	691a      	ldr	r2, [r3, #16]
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	430a      	orrs	r2, r1
 8009956:	619a      	str	r2, [r3, #24]
      break;
 8009958:	e0ee      	b.n	8009b38 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	4a27      	ldr	r2, [pc, #156]	; (80099fc <HAL_TIM_PWM_ConfigChannel+0x248>)
 8009960:	4293      	cmp	r3, r2
 8009962:	d027      	beq.n	80099b4 <HAL_TIM_PWM_ConfigChannel+0x200>
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800996c:	d022      	beq.n	80099b4 <HAL_TIM_PWM_ConfigChannel+0x200>
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	4a23      	ldr	r2, [pc, #140]	; (8009a00 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d01d      	beq.n	80099b4 <HAL_TIM_PWM_ConfigChannel+0x200>
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	4a21      	ldr	r2, [pc, #132]	; (8009a04 <HAL_TIM_PWM_ConfigChannel+0x250>)
 800997e:	4293      	cmp	r3, r2
 8009980:	d018      	beq.n	80099b4 <HAL_TIM_PWM_ConfigChannel+0x200>
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	4a20      	ldr	r2, [pc, #128]	; (8009a08 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d013      	beq.n	80099b4 <HAL_TIM_PWM_ConfigChannel+0x200>
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	4a1e      	ldr	r2, [pc, #120]	; (8009a0c <HAL_TIM_PWM_ConfigChannel+0x258>)
 8009992:	4293      	cmp	r3, r2
 8009994:	d00e      	beq.n	80099b4 <HAL_TIM_PWM_ConfigChannel+0x200>
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	4a1d      	ldr	r2, [pc, #116]	; (8009a10 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 800999c:	4293      	cmp	r3, r2
 800999e:	d009      	beq.n	80099b4 <HAL_TIM_PWM_ConfigChannel+0x200>
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4a1d      	ldr	r2, [pc, #116]	; (8009a1c <HAL_TIM_PWM_ConfigChannel+0x268>)
 80099a6:	4293      	cmp	r3, r2
 80099a8:	d004      	beq.n	80099b4 <HAL_TIM_PWM_ConfigChannel+0x200>
 80099aa:	f640 610c 	movw	r1, #3596	; 0xe0c
 80099ae:	4812      	ldr	r0, [pc, #72]	; (80099f8 <HAL_TIM_PWM_ConfigChannel+0x244>)
 80099b0:	f7f9 f93d 	bl	8002c2e <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	68b9      	ldr	r1, [r7, #8]
 80099ba:	4618      	mov	r0, r3
 80099bc:	f000 fd8c 	bl	800a4d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	699a      	ldr	r2, [r3, #24]
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80099ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	699a      	ldr	r2, [r3, #24]
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80099de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	6999      	ldr	r1, [r3, #24]
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	691b      	ldr	r3, [r3, #16]
 80099ea:	021a      	lsls	r2, r3, #8
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	430a      	orrs	r2, r1
 80099f2:	619a      	str	r2, [r3, #24]
      break;
 80099f4:	e0a0      	b.n	8009b38 <HAL_TIM_PWM_ConfigChannel+0x384>
 80099f6:	bf00      	nop
 80099f8:	0800dd44 	.word	0x0800dd44
 80099fc:	40010000 	.word	0x40010000
 8009a00:	40000400 	.word	0x40000400
 8009a04:	40000800 	.word	0x40000800
 8009a08:	40000c00 	.word	0x40000c00
 8009a0c:	40010400 	.word	0x40010400
 8009a10:	40014000 	.word	0x40014000
 8009a14:	40014400 	.word	0x40014400
 8009a18:	40014800 	.word	0x40014800
 8009a1c:	40001800 	.word	0x40001800
 8009a20:	40001c00 	.word	0x40001c00
 8009a24:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	4a49      	ldr	r2, [pc, #292]	; (8009b54 <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 8009a2e:	4293      	cmp	r3, r2
 8009a30:	d01d      	beq.n	8009a6e <HAL_TIM_PWM_ConfigChannel+0x2ba>
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a3a:	d018      	beq.n	8009a6e <HAL_TIM_PWM_ConfigChannel+0x2ba>
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	4a45      	ldr	r2, [pc, #276]	; (8009b58 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d013      	beq.n	8009a6e <HAL_TIM_PWM_ConfigChannel+0x2ba>
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	4a44      	ldr	r2, [pc, #272]	; (8009b5c <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 8009a4c:	4293      	cmp	r3, r2
 8009a4e:	d00e      	beq.n	8009a6e <HAL_TIM_PWM_ConfigChannel+0x2ba>
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	4a42      	ldr	r2, [pc, #264]	; (8009b60 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 8009a56:	4293      	cmp	r3, r2
 8009a58:	d009      	beq.n	8009a6e <HAL_TIM_PWM_ConfigChannel+0x2ba>
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	4a41      	ldr	r2, [pc, #260]	; (8009b64 <HAL_TIM_PWM_ConfigChannel+0x3b0>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d004      	beq.n	8009a6e <HAL_TIM_PWM_ConfigChannel+0x2ba>
 8009a64:	f640 611d 	movw	r1, #3613	; 0xe1d
 8009a68:	483f      	ldr	r0, [pc, #252]	; (8009b68 <HAL_TIM_PWM_ConfigChannel+0x3b4>)
 8009a6a:	f7f9 f8e0 	bl	8002c2e <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	68b9      	ldr	r1, [r7, #8]
 8009a74:	4618      	mov	r0, r3
 8009a76:	f000 fdcd 	bl	800a614 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	69da      	ldr	r2, [r3, #28]
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f042 0208 	orr.w	r2, r2, #8
 8009a88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	69da      	ldr	r2, [r3, #28]
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	f022 0204 	bic.w	r2, r2, #4
 8009a98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	69d9      	ldr	r1, [r3, #28]
 8009aa0:	68bb      	ldr	r3, [r7, #8]
 8009aa2:	691a      	ldr	r2, [r3, #16]
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	430a      	orrs	r2, r1
 8009aaa:	61da      	str	r2, [r3, #28]
      break;
 8009aac:	e044      	b.n	8009b38 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	4a28      	ldr	r2, [pc, #160]	; (8009b54 <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 8009ab4:	4293      	cmp	r3, r2
 8009ab6:	d01d      	beq.n	8009af4 <HAL_TIM_PWM_ConfigChannel+0x340>
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ac0:	d018      	beq.n	8009af4 <HAL_TIM_PWM_ConfigChannel+0x340>
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	4a24      	ldr	r2, [pc, #144]	; (8009b58 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d013      	beq.n	8009af4 <HAL_TIM_PWM_ConfigChannel+0x340>
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	4a22      	ldr	r2, [pc, #136]	; (8009b5c <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 8009ad2:	4293      	cmp	r3, r2
 8009ad4:	d00e      	beq.n	8009af4 <HAL_TIM_PWM_ConfigChannel+0x340>
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	4a21      	ldr	r2, [pc, #132]	; (8009b60 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d009      	beq.n	8009af4 <HAL_TIM_PWM_ConfigChannel+0x340>
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	4a1f      	ldr	r2, [pc, #124]	; (8009b64 <HAL_TIM_PWM_ConfigChannel+0x3b0>)
 8009ae6:	4293      	cmp	r3, r2
 8009ae8:	d004      	beq.n	8009af4 <HAL_TIM_PWM_ConfigChannel+0x340>
 8009aea:	f640 612e 	movw	r1, #3630	; 0xe2e
 8009aee:	481e      	ldr	r0, [pc, #120]	; (8009b68 <HAL_TIM_PWM_ConfigChannel+0x3b4>)
 8009af0:	f7f9 f89d 	bl	8002c2e <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	68b9      	ldr	r1, [r7, #8]
 8009afa:	4618      	mov	r0, r3
 8009afc:	f000 fe28 	bl	800a750 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	69da      	ldr	r2, [r3, #28]
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009b0e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	69da      	ldr	r2, [r3, #28]
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009b1e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	69d9      	ldr	r1, [r3, #28]
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	691b      	ldr	r3, [r3, #16]
 8009b2a:	021a      	lsls	r2, r3, #8
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	430a      	orrs	r2, r1
 8009b32:	61da      	str	r2, [r3, #28]
      break;
 8009b34:	e000      	b.n	8009b38 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    default:
      break;
 8009b36:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	2200      	movs	r2, #0
 8009b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009b48:	2300      	movs	r3, #0
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	3710      	adds	r7, #16
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}
 8009b52:	bf00      	nop
 8009b54:	40010000 	.word	0x40010000
 8009b58:	40000400 	.word	0x40000400
 8009b5c:	40000800 	.word	0x40000800
 8009b60:	40000c00 	.word	0x40000c00
 8009b64:	40010400 	.word	0x40010400
 8009b68:	0800dd44 	.word	0x0800dd44

08009b6c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b084      	sub	sp, #16
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
 8009b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009b7c:	2b01      	cmp	r3, #1
 8009b7e:	d101      	bne.n	8009b84 <HAL_TIM_ConfigClockSource+0x18>
 8009b80:	2302      	movs	r3, #2
 8009b82:	e35b      	b.n	800a23c <HAL_TIM_ConfigClockSource+0x6d0>
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2201      	movs	r2, #1
 8009b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2202      	movs	r2, #2
 8009b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b9c:	d029      	beq.n	8009bf2 <HAL_TIM_ConfigClockSource+0x86>
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009ba6:	d024      	beq.n	8009bf2 <HAL_TIM_ConfigClockSource+0x86>
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d020      	beq.n	8009bf2 <HAL_TIM_ConfigClockSource+0x86>
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	2b10      	cmp	r3, #16
 8009bb6:	d01c      	beq.n	8009bf2 <HAL_TIM_ConfigClockSource+0x86>
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	2b20      	cmp	r3, #32
 8009bbe:	d018      	beq.n	8009bf2 <HAL_TIM_ConfigClockSource+0x86>
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	2b30      	cmp	r3, #48	; 0x30
 8009bc6:	d014      	beq.n	8009bf2 <HAL_TIM_ConfigClockSource+0x86>
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	2b40      	cmp	r3, #64	; 0x40
 8009bce:	d010      	beq.n	8009bf2 <HAL_TIM_ConfigClockSource+0x86>
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	2b50      	cmp	r3, #80	; 0x50
 8009bd6:	d00c      	beq.n	8009bf2 <HAL_TIM_ConfigClockSource+0x86>
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	2b60      	cmp	r3, #96	; 0x60
 8009bde:	d008      	beq.n	8009bf2 <HAL_TIM_ConfigClockSource+0x86>
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	2b70      	cmp	r3, #112	; 0x70
 8009be6:	d004      	beq.n	8009bf2 <HAL_TIM_ConfigClockSource+0x86>
 8009be8:	f241 118b 	movw	r1, #4491	; 0x118b
 8009bec:	4893      	ldr	r0, [pc, #588]	; (8009e3c <HAL_TIM_ConfigClockSource+0x2d0>)
 8009bee:	f7f9 f81e 	bl	8002c2e <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	689b      	ldr	r3, [r3, #8]
 8009bf8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009c00:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009c08:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	68fa      	ldr	r2, [r7, #12]
 8009c10:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009c1a:	f000 812b 	beq.w	8009e74 <HAL_TIM_ConfigClockSource+0x308>
 8009c1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009c22:	f200 82ff 	bhi.w	800a224 <HAL_TIM_ConfigClockSource+0x6b8>
 8009c26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c2a:	d02e      	beq.n	8009c8a <HAL_TIM_ConfigClockSource+0x11e>
 8009c2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c30:	f200 82f8 	bhi.w	800a224 <HAL_TIM_ConfigClockSource+0x6b8>
 8009c34:	2b70      	cmp	r3, #112	; 0x70
 8009c36:	f000 8082 	beq.w	8009d3e <HAL_TIM_ConfigClockSource+0x1d2>
 8009c3a:	2b70      	cmp	r3, #112	; 0x70
 8009c3c:	f200 82f2 	bhi.w	800a224 <HAL_TIM_ConfigClockSource+0x6b8>
 8009c40:	2b60      	cmp	r3, #96	; 0x60
 8009c42:	f000 81e8 	beq.w	800a016 <HAL_TIM_ConfigClockSource+0x4aa>
 8009c46:	2b60      	cmp	r3, #96	; 0x60
 8009c48:	f200 82ec 	bhi.w	800a224 <HAL_TIM_ConfigClockSource+0x6b8>
 8009c4c:	2b50      	cmp	r3, #80	; 0x50
 8009c4e:	f000 8182 	beq.w	8009f56 <HAL_TIM_ConfigClockSource+0x3ea>
 8009c52:	2b50      	cmp	r3, #80	; 0x50
 8009c54:	f200 82e6 	bhi.w	800a224 <HAL_TIM_ConfigClockSource+0x6b8>
 8009c58:	2b40      	cmp	r3, #64	; 0x40
 8009c5a:	f000 824d 	beq.w	800a0f8 <HAL_TIM_ConfigClockSource+0x58c>
 8009c5e:	2b40      	cmp	r3, #64	; 0x40
 8009c60:	f200 82e0 	bhi.w	800a224 <HAL_TIM_ConfigClockSource+0x6b8>
 8009c64:	2b30      	cmp	r3, #48	; 0x30
 8009c66:	f000 82a7 	beq.w	800a1b8 <HAL_TIM_ConfigClockSource+0x64c>
 8009c6a:	2b30      	cmp	r3, #48	; 0x30
 8009c6c:	f200 82da 	bhi.w	800a224 <HAL_TIM_ConfigClockSource+0x6b8>
 8009c70:	2b20      	cmp	r3, #32
 8009c72:	f000 82a1 	beq.w	800a1b8 <HAL_TIM_ConfigClockSource+0x64c>
 8009c76:	2b20      	cmp	r3, #32
 8009c78:	f200 82d4 	bhi.w	800a224 <HAL_TIM_ConfigClockSource+0x6b8>
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	f000 829b 	beq.w	800a1b8 <HAL_TIM_ConfigClockSource+0x64c>
 8009c82:	2b10      	cmp	r3, #16
 8009c84:	f000 8298 	beq.w	800a1b8 <HAL_TIM_ConfigClockSource+0x64c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8009c88:	e2cc      	b.n	800a224 <HAL_TIM_ConfigClockSource+0x6b8>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	4a6c      	ldr	r2, [pc, #432]	; (8009e40 <HAL_TIM_ConfigClockSource+0x2d4>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	f000 82c9 	beq.w	800a228 <HAL_TIM_ConfigClockSource+0x6bc>
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c9e:	f000 82c3 	beq.w	800a228 <HAL_TIM_ConfigClockSource+0x6bc>
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	4a67      	ldr	r2, [pc, #412]	; (8009e44 <HAL_TIM_ConfigClockSource+0x2d8>)
 8009ca8:	4293      	cmp	r3, r2
 8009caa:	f000 82bd 	beq.w	800a228 <HAL_TIM_ConfigClockSource+0x6bc>
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	4a65      	ldr	r2, [pc, #404]	; (8009e48 <HAL_TIM_ConfigClockSource+0x2dc>)
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	f000 82b7 	beq.w	800a228 <HAL_TIM_ConfigClockSource+0x6bc>
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	4a63      	ldr	r2, [pc, #396]	; (8009e4c <HAL_TIM_ConfigClockSource+0x2e0>)
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	f000 82b1 	beq.w	800a228 <HAL_TIM_ConfigClockSource+0x6bc>
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	4a61      	ldr	r2, [pc, #388]	; (8009e50 <HAL_TIM_ConfigClockSource+0x2e4>)
 8009ccc:	4293      	cmp	r3, r2
 8009cce:	f000 82ab 	beq.w	800a228 <HAL_TIM_ConfigClockSource+0x6bc>
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4a5f      	ldr	r2, [pc, #380]	; (8009e54 <HAL_TIM_ConfigClockSource+0x2e8>)
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	f000 82a5 	beq.w	800a228 <HAL_TIM_ConfigClockSource+0x6bc>
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	4a5d      	ldr	r2, [pc, #372]	; (8009e58 <HAL_TIM_ConfigClockSource+0x2ec>)
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	f000 829f 	beq.w	800a228 <HAL_TIM_ConfigClockSource+0x6bc>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	4a5b      	ldr	r2, [pc, #364]	; (8009e5c <HAL_TIM_ConfigClockSource+0x2f0>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	f000 8299 	beq.w	800a228 <HAL_TIM_ConfigClockSource+0x6bc>
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	4a59      	ldr	r2, [pc, #356]	; (8009e60 <HAL_TIM_ConfigClockSource+0x2f4>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	f000 8293 	beq.w	800a228 <HAL_TIM_ConfigClockSource+0x6bc>
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	4a57      	ldr	r2, [pc, #348]	; (8009e64 <HAL_TIM_ConfigClockSource+0x2f8>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	f000 828d 	beq.w	800a228 <HAL_TIM_ConfigClockSource+0x6bc>
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4a55      	ldr	r2, [pc, #340]	; (8009e68 <HAL_TIM_ConfigClockSource+0x2fc>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	f000 8287 	beq.w	800a228 <HAL_TIM_ConfigClockSource+0x6bc>
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	4a53      	ldr	r2, [pc, #332]	; (8009e6c <HAL_TIM_ConfigClockSource+0x300>)
 8009d20:	4293      	cmp	r3, r2
 8009d22:	f000 8281 	beq.w	800a228 <HAL_TIM_ConfigClockSource+0x6bc>
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	4a51      	ldr	r2, [pc, #324]	; (8009e70 <HAL_TIM_ConfigClockSource+0x304>)
 8009d2c:	4293      	cmp	r3, r2
 8009d2e:	f000 827b 	beq.w	800a228 <HAL_TIM_ConfigClockSource+0x6bc>
 8009d32:	f241 1197 	movw	r1, #4503	; 0x1197
 8009d36:	4841      	ldr	r0, [pc, #260]	; (8009e3c <HAL_TIM_ConfigClockSource+0x2d0>)
 8009d38:	f7f8 ff79 	bl	8002c2e <assert_failed>
      break;
 8009d3c:	e274      	b.n	800a228 <HAL_TIM_ConfigClockSource+0x6bc>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	4a3f      	ldr	r2, [pc, #252]	; (8009e40 <HAL_TIM_ConfigClockSource+0x2d4>)
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d027      	beq.n	8009d98 <HAL_TIM_ConfigClockSource+0x22c>
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d50:	d022      	beq.n	8009d98 <HAL_TIM_ConfigClockSource+0x22c>
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	4a3b      	ldr	r2, [pc, #236]	; (8009e44 <HAL_TIM_ConfigClockSource+0x2d8>)
 8009d58:	4293      	cmp	r3, r2
 8009d5a:	d01d      	beq.n	8009d98 <HAL_TIM_ConfigClockSource+0x22c>
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	4a39      	ldr	r2, [pc, #228]	; (8009e48 <HAL_TIM_ConfigClockSource+0x2dc>)
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d018      	beq.n	8009d98 <HAL_TIM_ConfigClockSource+0x22c>
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	4a38      	ldr	r2, [pc, #224]	; (8009e4c <HAL_TIM_ConfigClockSource+0x2e0>)
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	d013      	beq.n	8009d98 <HAL_TIM_ConfigClockSource+0x22c>
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	4a38      	ldr	r2, [pc, #224]	; (8009e58 <HAL_TIM_ConfigClockSource+0x2ec>)
 8009d76:	4293      	cmp	r3, r2
 8009d78:	d00e      	beq.n	8009d98 <HAL_TIM_ConfigClockSource+0x22c>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	4a37      	ldr	r2, [pc, #220]	; (8009e5c <HAL_TIM_ConfigClockSource+0x2f0>)
 8009d80:	4293      	cmp	r3, r2
 8009d82:	d009      	beq.n	8009d98 <HAL_TIM_ConfigClockSource+0x22c>
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	4a37      	ldr	r2, [pc, #220]	; (8009e68 <HAL_TIM_ConfigClockSource+0x2fc>)
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	d004      	beq.n	8009d98 <HAL_TIM_ConfigClockSource+0x22c>
 8009d8e:	f241 119e 	movw	r1, #4510	; 0x119e
 8009d92:	482a      	ldr	r0, [pc, #168]	; (8009e3c <HAL_TIM_ConfigClockSource+0x2d0>)
 8009d94:	f7f8 ff4b 	bl	8002c2e <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	689b      	ldr	r3, [r3, #8]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d013      	beq.n	8009dc8 <HAL_TIM_ConfigClockSource+0x25c>
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	689b      	ldr	r3, [r3, #8]
 8009da4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009da8:	d00e      	beq.n	8009dc8 <HAL_TIM_ConfigClockSource+0x25c>
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	689b      	ldr	r3, [r3, #8]
 8009dae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009db2:	d009      	beq.n	8009dc8 <HAL_TIM_ConfigClockSource+0x25c>
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	689b      	ldr	r3, [r3, #8]
 8009db8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009dbc:	d004      	beq.n	8009dc8 <HAL_TIM_ConfigClockSource+0x25c>
 8009dbe:	f241 11a1 	movw	r1, #4513	; 0x11a1
 8009dc2:	481e      	ldr	r0, [pc, #120]	; (8009e3c <HAL_TIM_ConfigClockSource+0x2d0>)
 8009dc4:	f7f8 ff33 	bl	8002c2e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	685b      	ldr	r3, [r3, #4]
 8009dcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009dd0:	d014      	beq.n	8009dfc <HAL_TIM_ConfigClockSource+0x290>
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	685b      	ldr	r3, [r3, #4]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d010      	beq.n	8009dfc <HAL_TIM_ConfigClockSource+0x290>
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	685b      	ldr	r3, [r3, #4]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d00c      	beq.n	8009dfc <HAL_TIM_ConfigClockSource+0x290>
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	685b      	ldr	r3, [r3, #4]
 8009de6:	2b02      	cmp	r3, #2
 8009de8:	d008      	beq.n	8009dfc <HAL_TIM_ConfigClockSource+0x290>
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	685b      	ldr	r3, [r3, #4]
 8009dee:	2b0a      	cmp	r3, #10
 8009df0:	d004      	beq.n	8009dfc <HAL_TIM_ConfigClockSource+0x290>
 8009df2:	f241 11a2 	movw	r1, #4514	; 0x11a2
 8009df6:	4811      	ldr	r0, [pc, #68]	; (8009e3c <HAL_TIM_ConfigClockSource+0x2d0>)
 8009df8:	f7f8 ff19 	bl	8002c2e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	68db      	ldr	r3, [r3, #12]
 8009e00:	2b0f      	cmp	r3, #15
 8009e02:	d904      	bls.n	8009e0e <HAL_TIM_ConfigClockSource+0x2a2>
 8009e04:	f241 11a3 	movw	r1, #4515	; 0x11a3
 8009e08:	480c      	ldr	r0, [pc, #48]	; (8009e3c <HAL_TIM_ConfigClockSource+0x2d0>)
 8009e0a:	f7f8 ff10 	bl	8002c2e <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6818      	ldr	r0, [r3, #0]
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	6899      	ldr	r1, [r3, #8]
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	685a      	ldr	r2, [r3, #4]
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	68db      	ldr	r3, [r3, #12]
 8009e1e:	f000 fe9f 	bl	800ab60 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	689b      	ldr	r3, [r3, #8]
 8009e28:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009e30:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	68fa      	ldr	r2, [r7, #12]
 8009e38:	609a      	str	r2, [r3, #8]
      break;
 8009e3a:	e1f6      	b.n	800a22a <HAL_TIM_ConfigClockSource+0x6be>
 8009e3c:	0800dd44 	.word	0x0800dd44
 8009e40:	40010000 	.word	0x40010000
 8009e44:	40000400 	.word	0x40000400
 8009e48:	40000800 	.word	0x40000800
 8009e4c:	40000c00 	.word	0x40000c00
 8009e50:	40001000 	.word	0x40001000
 8009e54:	40001400 	.word	0x40001400
 8009e58:	40010400 	.word	0x40010400
 8009e5c:	40014000 	.word	0x40014000
 8009e60:	40014400 	.word	0x40014400
 8009e64:	40014800 	.word	0x40014800
 8009e68:	40001800 	.word	0x40001800
 8009e6c:	40001c00 	.word	0x40001c00
 8009e70:	40002000 	.word	0x40002000
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	4a97      	ldr	r2, [pc, #604]	; (800a0d8 <HAL_TIM_ConfigClockSource+0x56c>)
 8009e7a:	4293      	cmp	r3, r2
 8009e7c:	d01d      	beq.n	8009eba <HAL_TIM_ConfigClockSource+0x34e>
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e86:	d018      	beq.n	8009eba <HAL_TIM_ConfigClockSource+0x34e>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	4a93      	ldr	r2, [pc, #588]	; (800a0dc <HAL_TIM_ConfigClockSource+0x570>)
 8009e8e:	4293      	cmp	r3, r2
 8009e90:	d013      	beq.n	8009eba <HAL_TIM_ConfigClockSource+0x34e>
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	4a92      	ldr	r2, [pc, #584]	; (800a0e0 <HAL_TIM_ConfigClockSource+0x574>)
 8009e98:	4293      	cmp	r3, r2
 8009e9a:	d00e      	beq.n	8009eba <HAL_TIM_ConfigClockSource+0x34e>
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	4a90      	ldr	r2, [pc, #576]	; (800a0e4 <HAL_TIM_ConfigClockSource+0x578>)
 8009ea2:	4293      	cmp	r3, r2
 8009ea4:	d009      	beq.n	8009eba <HAL_TIM_ConfigClockSource+0x34e>
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	4a8f      	ldr	r2, [pc, #572]	; (800a0e8 <HAL_TIM_ConfigClockSource+0x57c>)
 8009eac:	4293      	cmp	r3, r2
 8009eae:	d004      	beq.n	8009eba <HAL_TIM_ConfigClockSource+0x34e>
 8009eb0:	f241 11b6 	movw	r1, #4534	; 0x11b6
 8009eb4:	488d      	ldr	r0, [pc, #564]	; (800a0ec <HAL_TIM_ConfigClockSource+0x580>)
 8009eb6:	f7f8 feba 	bl	8002c2e <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	689b      	ldr	r3, [r3, #8]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d013      	beq.n	8009eea <HAL_TIM_ConfigClockSource+0x37e>
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	689b      	ldr	r3, [r3, #8]
 8009ec6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009eca:	d00e      	beq.n	8009eea <HAL_TIM_ConfigClockSource+0x37e>
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	689b      	ldr	r3, [r3, #8]
 8009ed0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009ed4:	d009      	beq.n	8009eea <HAL_TIM_ConfigClockSource+0x37e>
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	689b      	ldr	r3, [r3, #8]
 8009eda:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009ede:	d004      	beq.n	8009eea <HAL_TIM_ConfigClockSource+0x37e>
 8009ee0:	f241 11b9 	movw	r1, #4537	; 0x11b9
 8009ee4:	4881      	ldr	r0, [pc, #516]	; (800a0ec <HAL_TIM_ConfigClockSource+0x580>)
 8009ee6:	f7f8 fea2 	bl	8002c2e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	685b      	ldr	r3, [r3, #4]
 8009eee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ef2:	d014      	beq.n	8009f1e <HAL_TIM_ConfigClockSource+0x3b2>
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	685b      	ldr	r3, [r3, #4]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d010      	beq.n	8009f1e <HAL_TIM_ConfigClockSource+0x3b2>
 8009efc:	683b      	ldr	r3, [r7, #0]
 8009efe:	685b      	ldr	r3, [r3, #4]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d00c      	beq.n	8009f1e <HAL_TIM_ConfigClockSource+0x3b2>
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	685b      	ldr	r3, [r3, #4]
 8009f08:	2b02      	cmp	r3, #2
 8009f0a:	d008      	beq.n	8009f1e <HAL_TIM_ConfigClockSource+0x3b2>
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	685b      	ldr	r3, [r3, #4]
 8009f10:	2b0a      	cmp	r3, #10
 8009f12:	d004      	beq.n	8009f1e <HAL_TIM_ConfigClockSource+0x3b2>
 8009f14:	f241 11ba 	movw	r1, #4538	; 0x11ba
 8009f18:	4874      	ldr	r0, [pc, #464]	; (800a0ec <HAL_TIM_ConfigClockSource+0x580>)
 8009f1a:	f7f8 fe88 	bl	8002c2e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009f1e:	683b      	ldr	r3, [r7, #0]
 8009f20:	68db      	ldr	r3, [r3, #12]
 8009f22:	2b0f      	cmp	r3, #15
 8009f24:	d904      	bls.n	8009f30 <HAL_TIM_ConfigClockSource+0x3c4>
 8009f26:	f241 11bb 	movw	r1, #4539	; 0x11bb
 8009f2a:	4870      	ldr	r0, [pc, #448]	; (800a0ec <HAL_TIM_ConfigClockSource+0x580>)
 8009f2c:	f7f8 fe7f 	bl	8002c2e <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	6818      	ldr	r0, [r3, #0]
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	6899      	ldr	r1, [r3, #8]
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	685a      	ldr	r2, [r3, #4]
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	68db      	ldr	r3, [r3, #12]
 8009f40:	f000 fe0e 	bl	800ab60 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	689a      	ldr	r2, [r3, #8]
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009f52:	609a      	str	r2, [r3, #8]
      break;
 8009f54:	e169      	b.n	800a22a <HAL_TIM_ConfigClockSource+0x6be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	4a5f      	ldr	r2, [pc, #380]	; (800a0d8 <HAL_TIM_ConfigClockSource+0x56c>)
 8009f5c:	4293      	cmp	r3, r2
 8009f5e:	d027      	beq.n	8009fb0 <HAL_TIM_ConfigClockSource+0x444>
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f68:	d022      	beq.n	8009fb0 <HAL_TIM_ConfigClockSource+0x444>
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	4a5b      	ldr	r2, [pc, #364]	; (800a0dc <HAL_TIM_ConfigClockSource+0x570>)
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d01d      	beq.n	8009fb0 <HAL_TIM_ConfigClockSource+0x444>
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	4a59      	ldr	r2, [pc, #356]	; (800a0e0 <HAL_TIM_ConfigClockSource+0x574>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d018      	beq.n	8009fb0 <HAL_TIM_ConfigClockSource+0x444>
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	4a58      	ldr	r2, [pc, #352]	; (800a0e4 <HAL_TIM_ConfigClockSource+0x578>)
 8009f84:	4293      	cmp	r3, r2
 8009f86:	d013      	beq.n	8009fb0 <HAL_TIM_ConfigClockSource+0x444>
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	4a56      	ldr	r2, [pc, #344]	; (800a0e8 <HAL_TIM_ConfigClockSource+0x57c>)
 8009f8e:	4293      	cmp	r3, r2
 8009f90:	d00e      	beq.n	8009fb0 <HAL_TIM_ConfigClockSource+0x444>
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	4a56      	ldr	r2, [pc, #344]	; (800a0f0 <HAL_TIM_ConfigClockSource+0x584>)
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d009      	beq.n	8009fb0 <HAL_TIM_ConfigClockSource+0x444>
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	4a54      	ldr	r2, [pc, #336]	; (800a0f4 <HAL_TIM_ConfigClockSource+0x588>)
 8009fa2:	4293      	cmp	r3, r2
 8009fa4:	d004      	beq.n	8009fb0 <HAL_TIM_ConfigClockSource+0x444>
 8009fa6:	f241 11ca 	movw	r1, #4554	; 0x11ca
 8009faa:	4850      	ldr	r0, [pc, #320]	; (800a0ec <HAL_TIM_ConfigClockSource+0x580>)
 8009fac:	f7f8 fe3f 	bl	8002c2e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	685b      	ldr	r3, [r3, #4]
 8009fb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009fb8:	d014      	beq.n	8009fe4 <HAL_TIM_ConfigClockSource+0x478>
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	685b      	ldr	r3, [r3, #4]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d010      	beq.n	8009fe4 <HAL_TIM_ConfigClockSource+0x478>
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	685b      	ldr	r3, [r3, #4]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d00c      	beq.n	8009fe4 <HAL_TIM_ConfigClockSource+0x478>
 8009fca:	683b      	ldr	r3, [r7, #0]
 8009fcc:	685b      	ldr	r3, [r3, #4]
 8009fce:	2b02      	cmp	r3, #2
 8009fd0:	d008      	beq.n	8009fe4 <HAL_TIM_ConfigClockSource+0x478>
 8009fd2:	683b      	ldr	r3, [r7, #0]
 8009fd4:	685b      	ldr	r3, [r3, #4]
 8009fd6:	2b0a      	cmp	r3, #10
 8009fd8:	d004      	beq.n	8009fe4 <HAL_TIM_ConfigClockSource+0x478>
 8009fda:	f241 11cd 	movw	r1, #4557	; 0x11cd
 8009fde:	4843      	ldr	r0, [pc, #268]	; (800a0ec <HAL_TIM_ConfigClockSource+0x580>)
 8009fe0:	f7f8 fe25 	bl	8002c2e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	68db      	ldr	r3, [r3, #12]
 8009fe8:	2b0f      	cmp	r3, #15
 8009fea:	d904      	bls.n	8009ff6 <HAL_TIM_ConfigClockSource+0x48a>
 8009fec:	f241 11ce 	movw	r1, #4558	; 0x11ce
 8009ff0:	483e      	ldr	r0, [pc, #248]	; (800a0ec <HAL_TIM_ConfigClockSource+0x580>)
 8009ff2:	f7f8 fe1c 	bl	8002c2e <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6818      	ldr	r0, [r3, #0]
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	6859      	ldr	r1, [r3, #4]
 8009ffe:	683b      	ldr	r3, [r7, #0]
 800a000:	68db      	ldr	r3, [r3, #12]
 800a002:	461a      	mov	r2, r3
 800a004:	f000 fc7c 	bl	800a900 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	2150      	movs	r1, #80	; 0x50
 800a00e:	4618      	mov	r0, r3
 800a010:	f000 fd8b 	bl	800ab2a <TIM_ITRx_SetConfig>
      break;
 800a014:	e109      	b.n	800a22a <HAL_TIM_ConfigClockSource+0x6be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	4a2f      	ldr	r2, [pc, #188]	; (800a0d8 <HAL_TIM_ConfigClockSource+0x56c>)
 800a01c:	4293      	cmp	r3, r2
 800a01e:	d027      	beq.n	800a070 <HAL_TIM_ConfigClockSource+0x504>
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a028:	d022      	beq.n	800a070 <HAL_TIM_ConfigClockSource+0x504>
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	4a2b      	ldr	r2, [pc, #172]	; (800a0dc <HAL_TIM_ConfigClockSource+0x570>)
 800a030:	4293      	cmp	r3, r2
 800a032:	d01d      	beq.n	800a070 <HAL_TIM_ConfigClockSource+0x504>
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	4a29      	ldr	r2, [pc, #164]	; (800a0e0 <HAL_TIM_ConfigClockSource+0x574>)
 800a03a:	4293      	cmp	r3, r2
 800a03c:	d018      	beq.n	800a070 <HAL_TIM_ConfigClockSource+0x504>
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	4a28      	ldr	r2, [pc, #160]	; (800a0e4 <HAL_TIM_ConfigClockSource+0x578>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d013      	beq.n	800a070 <HAL_TIM_ConfigClockSource+0x504>
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	4a26      	ldr	r2, [pc, #152]	; (800a0e8 <HAL_TIM_ConfigClockSource+0x57c>)
 800a04e:	4293      	cmp	r3, r2
 800a050:	d00e      	beq.n	800a070 <HAL_TIM_ConfigClockSource+0x504>
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	4a26      	ldr	r2, [pc, #152]	; (800a0f0 <HAL_TIM_ConfigClockSource+0x584>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d009      	beq.n	800a070 <HAL_TIM_ConfigClockSource+0x504>
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	4a24      	ldr	r2, [pc, #144]	; (800a0f4 <HAL_TIM_ConfigClockSource+0x588>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d004      	beq.n	800a070 <HAL_TIM_ConfigClockSource+0x504>
 800a066:	f241 11da 	movw	r1, #4570	; 0x11da
 800a06a:	4820      	ldr	r0, [pc, #128]	; (800a0ec <HAL_TIM_ConfigClockSource+0x580>)
 800a06c:	f7f8 fddf 	bl	8002c2e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	685b      	ldr	r3, [r3, #4]
 800a074:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a078:	d014      	beq.n	800a0a4 <HAL_TIM_ConfigClockSource+0x538>
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	685b      	ldr	r3, [r3, #4]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d010      	beq.n	800a0a4 <HAL_TIM_ConfigClockSource+0x538>
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	685b      	ldr	r3, [r3, #4]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d00c      	beq.n	800a0a4 <HAL_TIM_ConfigClockSource+0x538>
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	685b      	ldr	r3, [r3, #4]
 800a08e:	2b02      	cmp	r3, #2
 800a090:	d008      	beq.n	800a0a4 <HAL_TIM_ConfigClockSource+0x538>
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	685b      	ldr	r3, [r3, #4]
 800a096:	2b0a      	cmp	r3, #10
 800a098:	d004      	beq.n	800a0a4 <HAL_TIM_ConfigClockSource+0x538>
 800a09a:	f241 11dd 	movw	r1, #4573	; 0x11dd
 800a09e:	4813      	ldr	r0, [pc, #76]	; (800a0ec <HAL_TIM_ConfigClockSource+0x580>)
 800a0a0:	f7f8 fdc5 	bl	8002c2e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	68db      	ldr	r3, [r3, #12]
 800a0a8:	2b0f      	cmp	r3, #15
 800a0aa:	d904      	bls.n	800a0b6 <HAL_TIM_ConfigClockSource+0x54a>
 800a0ac:	f241 11de 	movw	r1, #4574	; 0x11de
 800a0b0:	480e      	ldr	r0, [pc, #56]	; (800a0ec <HAL_TIM_ConfigClockSource+0x580>)
 800a0b2:	f7f8 fdbc 	bl	8002c2e <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	6818      	ldr	r0, [r3, #0]
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	6859      	ldr	r1, [r3, #4]
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	68db      	ldr	r3, [r3, #12]
 800a0c2:	461a      	mov	r2, r3
 800a0c4:	f000 fc88 	bl	800a9d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	2160      	movs	r1, #96	; 0x60
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	f000 fd2b 	bl	800ab2a <TIM_ITRx_SetConfig>
      break;
 800a0d4:	e0a9      	b.n	800a22a <HAL_TIM_ConfigClockSource+0x6be>
 800a0d6:	bf00      	nop
 800a0d8:	40010000 	.word	0x40010000
 800a0dc:	40000400 	.word	0x40000400
 800a0e0:	40000800 	.word	0x40000800
 800a0e4:	40000c00 	.word	0x40000c00
 800a0e8:	40010400 	.word	0x40010400
 800a0ec:	0800dd44 	.word	0x0800dd44
 800a0f0:	40014000 	.word	0x40014000
 800a0f4:	40001800 	.word	0x40001800
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	4a51      	ldr	r2, [pc, #324]	; (800a244 <HAL_TIM_ConfigClockSource+0x6d8>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d027      	beq.n	800a152 <HAL_TIM_ConfigClockSource+0x5e6>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a10a:	d022      	beq.n	800a152 <HAL_TIM_ConfigClockSource+0x5e6>
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	4a4d      	ldr	r2, [pc, #308]	; (800a248 <HAL_TIM_ConfigClockSource+0x6dc>)
 800a112:	4293      	cmp	r3, r2
 800a114:	d01d      	beq.n	800a152 <HAL_TIM_ConfigClockSource+0x5e6>
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	4a4c      	ldr	r2, [pc, #304]	; (800a24c <HAL_TIM_ConfigClockSource+0x6e0>)
 800a11c:	4293      	cmp	r3, r2
 800a11e:	d018      	beq.n	800a152 <HAL_TIM_ConfigClockSource+0x5e6>
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	4a4a      	ldr	r2, [pc, #296]	; (800a250 <HAL_TIM_ConfigClockSource+0x6e4>)
 800a126:	4293      	cmp	r3, r2
 800a128:	d013      	beq.n	800a152 <HAL_TIM_ConfigClockSource+0x5e6>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	4a49      	ldr	r2, [pc, #292]	; (800a254 <HAL_TIM_ConfigClockSource+0x6e8>)
 800a130:	4293      	cmp	r3, r2
 800a132:	d00e      	beq.n	800a152 <HAL_TIM_ConfigClockSource+0x5e6>
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	4a47      	ldr	r2, [pc, #284]	; (800a258 <HAL_TIM_ConfigClockSource+0x6ec>)
 800a13a:	4293      	cmp	r3, r2
 800a13c:	d009      	beq.n	800a152 <HAL_TIM_ConfigClockSource+0x5e6>
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	4a46      	ldr	r2, [pc, #280]	; (800a25c <HAL_TIM_ConfigClockSource+0x6f0>)
 800a144:	4293      	cmp	r3, r2
 800a146:	d004      	beq.n	800a152 <HAL_TIM_ConfigClockSource+0x5e6>
 800a148:	f241 11ea 	movw	r1, #4586	; 0x11ea
 800a14c:	4844      	ldr	r0, [pc, #272]	; (800a260 <HAL_TIM_ConfigClockSource+0x6f4>)
 800a14e:	f7f8 fd6e 	bl	8002c2e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	685b      	ldr	r3, [r3, #4]
 800a156:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a15a:	d014      	beq.n	800a186 <HAL_TIM_ConfigClockSource+0x61a>
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	685b      	ldr	r3, [r3, #4]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d010      	beq.n	800a186 <HAL_TIM_ConfigClockSource+0x61a>
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	685b      	ldr	r3, [r3, #4]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d00c      	beq.n	800a186 <HAL_TIM_ConfigClockSource+0x61a>
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	685b      	ldr	r3, [r3, #4]
 800a170:	2b02      	cmp	r3, #2
 800a172:	d008      	beq.n	800a186 <HAL_TIM_ConfigClockSource+0x61a>
 800a174:	683b      	ldr	r3, [r7, #0]
 800a176:	685b      	ldr	r3, [r3, #4]
 800a178:	2b0a      	cmp	r3, #10
 800a17a:	d004      	beq.n	800a186 <HAL_TIM_ConfigClockSource+0x61a>
 800a17c:	f241 11ed 	movw	r1, #4589	; 0x11ed
 800a180:	4837      	ldr	r0, [pc, #220]	; (800a260 <HAL_TIM_ConfigClockSource+0x6f4>)
 800a182:	f7f8 fd54 	bl	8002c2e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	68db      	ldr	r3, [r3, #12]
 800a18a:	2b0f      	cmp	r3, #15
 800a18c:	d904      	bls.n	800a198 <HAL_TIM_ConfigClockSource+0x62c>
 800a18e:	f241 11ee 	movw	r1, #4590	; 0x11ee
 800a192:	4833      	ldr	r0, [pc, #204]	; (800a260 <HAL_TIM_ConfigClockSource+0x6f4>)
 800a194:	f7f8 fd4b 	bl	8002c2e <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	6818      	ldr	r0, [r3, #0]
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	6859      	ldr	r1, [r3, #4]
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	68db      	ldr	r3, [r3, #12]
 800a1a4:	461a      	mov	r2, r3
 800a1a6:	f000 fbab 	bl	800a900 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	2140      	movs	r1, #64	; 0x40
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	f000 fcba 	bl	800ab2a <TIM_ITRx_SetConfig>
      break;
 800a1b6:	e038      	b.n	800a22a <HAL_TIM_ConfigClockSource+0x6be>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	4a21      	ldr	r2, [pc, #132]	; (800a244 <HAL_TIM_ConfigClockSource+0x6d8>)
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d027      	beq.n	800a212 <HAL_TIM_ConfigClockSource+0x6a6>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1ca:	d022      	beq.n	800a212 <HAL_TIM_ConfigClockSource+0x6a6>
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4a1d      	ldr	r2, [pc, #116]	; (800a248 <HAL_TIM_ConfigClockSource+0x6dc>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d01d      	beq.n	800a212 <HAL_TIM_ConfigClockSource+0x6a6>
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	4a1c      	ldr	r2, [pc, #112]	; (800a24c <HAL_TIM_ConfigClockSource+0x6e0>)
 800a1dc:	4293      	cmp	r3, r2
 800a1de:	d018      	beq.n	800a212 <HAL_TIM_ConfigClockSource+0x6a6>
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	4a1a      	ldr	r2, [pc, #104]	; (800a250 <HAL_TIM_ConfigClockSource+0x6e4>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d013      	beq.n	800a212 <HAL_TIM_ConfigClockSource+0x6a6>
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	4a19      	ldr	r2, [pc, #100]	; (800a254 <HAL_TIM_ConfigClockSource+0x6e8>)
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d00e      	beq.n	800a212 <HAL_TIM_ConfigClockSource+0x6a6>
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	4a17      	ldr	r2, [pc, #92]	; (800a258 <HAL_TIM_ConfigClockSource+0x6ec>)
 800a1fa:	4293      	cmp	r3, r2
 800a1fc:	d009      	beq.n	800a212 <HAL_TIM_ConfigClockSource+0x6a6>
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	4a16      	ldr	r2, [pc, #88]	; (800a25c <HAL_TIM_ConfigClockSource+0x6f0>)
 800a204:	4293      	cmp	r3, r2
 800a206:	d004      	beq.n	800a212 <HAL_TIM_ConfigClockSource+0x6a6>
 800a208:	f241 11fd 	movw	r1, #4605	; 0x11fd
 800a20c:	4814      	ldr	r0, [pc, #80]	; (800a260 <HAL_TIM_ConfigClockSource+0x6f4>)
 800a20e:	f7f8 fd0e 	bl	8002c2e <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681a      	ldr	r2, [r3, #0]
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	4619      	mov	r1, r3
 800a21c:	4610      	mov	r0, r2
 800a21e:	f000 fc84 	bl	800ab2a <TIM_ITRx_SetConfig>
      break;
 800a222:	e002      	b.n	800a22a <HAL_TIM_ConfigClockSource+0x6be>
      break;
 800a224:	bf00      	nop
 800a226:	e000      	b.n	800a22a <HAL_TIM_ConfigClockSource+0x6be>
      break;
 800a228:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2201      	movs	r2, #1
 800a22e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2200      	movs	r2, #0
 800a236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a23a:	2300      	movs	r3, #0
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	3710      	adds	r7, #16
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}
 800a244:	40010000 	.word	0x40010000
 800a248:	40000400 	.word	0x40000400
 800a24c:	40000800 	.word	0x40000800
 800a250:	40000c00 	.word	0x40000c00
 800a254:	40010400 	.word	0x40010400
 800a258:	40014000 	.word	0x40014000
 800a25c:	40001800 	.word	0x40001800
 800a260:	0800dd44 	.word	0x0800dd44

0800a264 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a264:	b480      	push	{r7}
 800a266:	b085      	sub	sp, #20
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
 800a26c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	4a40      	ldr	r2, [pc, #256]	; (800a378 <TIM_Base_SetConfig+0x114>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d013      	beq.n	800a2a4 <TIM_Base_SetConfig+0x40>
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a282:	d00f      	beq.n	800a2a4 <TIM_Base_SetConfig+0x40>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	4a3d      	ldr	r2, [pc, #244]	; (800a37c <TIM_Base_SetConfig+0x118>)
 800a288:	4293      	cmp	r3, r2
 800a28a:	d00b      	beq.n	800a2a4 <TIM_Base_SetConfig+0x40>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	4a3c      	ldr	r2, [pc, #240]	; (800a380 <TIM_Base_SetConfig+0x11c>)
 800a290:	4293      	cmp	r3, r2
 800a292:	d007      	beq.n	800a2a4 <TIM_Base_SetConfig+0x40>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	4a3b      	ldr	r2, [pc, #236]	; (800a384 <TIM_Base_SetConfig+0x120>)
 800a298:	4293      	cmp	r3, r2
 800a29a:	d003      	beq.n	800a2a4 <TIM_Base_SetConfig+0x40>
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	4a3a      	ldr	r2, [pc, #232]	; (800a388 <TIM_Base_SetConfig+0x124>)
 800a2a0:	4293      	cmp	r3, r2
 800a2a2:	d108      	bne.n	800a2b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	685b      	ldr	r3, [r3, #4]
 800a2b0:	68fa      	ldr	r2, [r7, #12]
 800a2b2:	4313      	orrs	r3, r2
 800a2b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	4a2f      	ldr	r2, [pc, #188]	; (800a378 <TIM_Base_SetConfig+0x114>)
 800a2ba:	4293      	cmp	r3, r2
 800a2bc:	d02b      	beq.n	800a316 <TIM_Base_SetConfig+0xb2>
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2c4:	d027      	beq.n	800a316 <TIM_Base_SetConfig+0xb2>
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	4a2c      	ldr	r2, [pc, #176]	; (800a37c <TIM_Base_SetConfig+0x118>)
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d023      	beq.n	800a316 <TIM_Base_SetConfig+0xb2>
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	4a2b      	ldr	r2, [pc, #172]	; (800a380 <TIM_Base_SetConfig+0x11c>)
 800a2d2:	4293      	cmp	r3, r2
 800a2d4:	d01f      	beq.n	800a316 <TIM_Base_SetConfig+0xb2>
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	4a2a      	ldr	r2, [pc, #168]	; (800a384 <TIM_Base_SetConfig+0x120>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d01b      	beq.n	800a316 <TIM_Base_SetConfig+0xb2>
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	4a29      	ldr	r2, [pc, #164]	; (800a388 <TIM_Base_SetConfig+0x124>)
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	d017      	beq.n	800a316 <TIM_Base_SetConfig+0xb2>
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	4a28      	ldr	r2, [pc, #160]	; (800a38c <TIM_Base_SetConfig+0x128>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d013      	beq.n	800a316 <TIM_Base_SetConfig+0xb2>
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	4a27      	ldr	r2, [pc, #156]	; (800a390 <TIM_Base_SetConfig+0x12c>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d00f      	beq.n	800a316 <TIM_Base_SetConfig+0xb2>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	4a26      	ldr	r2, [pc, #152]	; (800a394 <TIM_Base_SetConfig+0x130>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d00b      	beq.n	800a316 <TIM_Base_SetConfig+0xb2>
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	4a25      	ldr	r2, [pc, #148]	; (800a398 <TIM_Base_SetConfig+0x134>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d007      	beq.n	800a316 <TIM_Base_SetConfig+0xb2>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	4a24      	ldr	r2, [pc, #144]	; (800a39c <TIM_Base_SetConfig+0x138>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	d003      	beq.n	800a316 <TIM_Base_SetConfig+0xb2>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	4a23      	ldr	r2, [pc, #140]	; (800a3a0 <TIM_Base_SetConfig+0x13c>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d108      	bne.n	800a328 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a31c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	68db      	ldr	r3, [r3, #12]
 800a322:	68fa      	ldr	r2, [r7, #12]
 800a324:	4313      	orrs	r3, r2
 800a326:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	695b      	ldr	r3, [r3, #20]
 800a332:	4313      	orrs	r3, r2
 800a334:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	68fa      	ldr	r2, [r7, #12]
 800a33a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	689a      	ldr	r2, [r3, #8]
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	681a      	ldr	r2, [r3, #0]
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	4a0a      	ldr	r2, [pc, #40]	; (800a378 <TIM_Base_SetConfig+0x114>)
 800a350:	4293      	cmp	r3, r2
 800a352:	d003      	beq.n	800a35c <TIM_Base_SetConfig+0xf8>
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	4a0c      	ldr	r2, [pc, #48]	; (800a388 <TIM_Base_SetConfig+0x124>)
 800a358:	4293      	cmp	r3, r2
 800a35a:	d103      	bne.n	800a364 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a35c:	683b      	ldr	r3, [r7, #0]
 800a35e:	691a      	ldr	r2, [r3, #16]
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2201      	movs	r2, #1
 800a368:	615a      	str	r2, [r3, #20]
}
 800a36a:	bf00      	nop
 800a36c:	3714      	adds	r7, #20
 800a36e:	46bd      	mov	sp, r7
 800a370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a374:	4770      	bx	lr
 800a376:	bf00      	nop
 800a378:	40010000 	.word	0x40010000
 800a37c:	40000400 	.word	0x40000400
 800a380:	40000800 	.word	0x40000800
 800a384:	40000c00 	.word	0x40000c00
 800a388:	40010400 	.word	0x40010400
 800a38c:	40014000 	.word	0x40014000
 800a390:	40014400 	.word	0x40014400
 800a394:	40014800 	.word	0x40014800
 800a398:	40001800 	.word	0x40001800
 800a39c:	40001c00 	.word	0x40001c00
 800a3a0:	40002000 	.word	0x40002000

0800a3a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b086      	sub	sp, #24
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
 800a3ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6a1b      	ldr	r3, [r3, #32]
 800a3b2:	f023 0201 	bic.w	r2, r3, #1
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6a1b      	ldr	r3, [r3, #32]
 800a3be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	685b      	ldr	r3, [r3, #4]
 800a3c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	699b      	ldr	r3, [r3, #24]
 800a3ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	f023 0303 	bic.w	r3, r3, #3
 800a3da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	68fa      	ldr	r2, [r7, #12]
 800a3e2:	4313      	orrs	r3, r2
 800a3e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a3e6:	697b      	ldr	r3, [r7, #20]
 800a3e8:	f023 0302 	bic.w	r3, r3, #2
 800a3ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	689b      	ldr	r3, [r3, #8]
 800a3f2:	697a      	ldr	r2, [r7, #20]
 800a3f4:	4313      	orrs	r3, r2
 800a3f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	4a34      	ldr	r2, [pc, #208]	; (800a4cc <TIM_OC1_SetConfig+0x128>)
 800a3fc:	4293      	cmp	r3, r2
 800a3fe:	d003      	beq.n	800a408 <TIM_OC1_SetConfig+0x64>
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	4a33      	ldr	r2, [pc, #204]	; (800a4d0 <TIM_OC1_SetConfig+0x12c>)
 800a404:	4293      	cmp	r3, r2
 800a406:	d119      	bne.n	800a43c <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	68db      	ldr	r3, [r3, #12]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d008      	beq.n	800a422 <TIM_OC1_SetConfig+0x7e>
 800a410:	683b      	ldr	r3, [r7, #0]
 800a412:	68db      	ldr	r3, [r3, #12]
 800a414:	2b08      	cmp	r3, #8
 800a416:	d004      	beq.n	800a422 <TIM_OC1_SetConfig+0x7e>
 800a418:	f241 7102 	movw	r1, #5890	; 0x1702
 800a41c:	482d      	ldr	r0, [pc, #180]	; (800a4d4 <TIM_OC1_SetConfig+0x130>)
 800a41e:	f7f8 fc06 	bl	8002c2e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	f023 0308 	bic.w	r3, r3, #8
 800a428:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	68db      	ldr	r3, [r3, #12]
 800a42e:	697a      	ldr	r2, [r7, #20]
 800a430:	4313      	orrs	r3, r2
 800a432:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a434:	697b      	ldr	r3, [r7, #20]
 800a436:	f023 0304 	bic.w	r3, r3, #4
 800a43a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	4a23      	ldr	r2, [pc, #140]	; (800a4cc <TIM_OC1_SetConfig+0x128>)
 800a440:	4293      	cmp	r3, r2
 800a442:	d003      	beq.n	800a44c <TIM_OC1_SetConfig+0xa8>
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	4a22      	ldr	r2, [pc, #136]	; (800a4d0 <TIM_OC1_SetConfig+0x12c>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d12d      	bne.n	800a4a8 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	699b      	ldr	r3, [r3, #24]
 800a450:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a454:	d008      	beq.n	800a468 <TIM_OC1_SetConfig+0xc4>
 800a456:	683b      	ldr	r3, [r7, #0]
 800a458:	699b      	ldr	r3, [r3, #24]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d004      	beq.n	800a468 <TIM_OC1_SetConfig+0xc4>
 800a45e:	f241 710f 	movw	r1, #5903	; 0x170f
 800a462:	481c      	ldr	r0, [pc, #112]	; (800a4d4 <TIM_OC1_SetConfig+0x130>)
 800a464:	f7f8 fbe3 	bl	8002c2e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	695b      	ldr	r3, [r3, #20]
 800a46c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a470:	d008      	beq.n	800a484 <TIM_OC1_SetConfig+0xe0>
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	695b      	ldr	r3, [r3, #20]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d004      	beq.n	800a484 <TIM_OC1_SetConfig+0xe0>
 800a47a:	f241 7110 	movw	r1, #5904	; 0x1710
 800a47e:	4815      	ldr	r0, [pc, #84]	; (800a4d4 <TIM_OC1_SetConfig+0x130>)
 800a480:	f7f8 fbd5 	bl	8002c2e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a484:	693b      	ldr	r3, [r7, #16]
 800a486:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a48a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a48c:	693b      	ldr	r3, [r7, #16]
 800a48e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a492:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	695b      	ldr	r3, [r3, #20]
 800a498:	693a      	ldr	r2, [r7, #16]
 800a49a:	4313      	orrs	r3, r2
 800a49c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	699b      	ldr	r3, [r3, #24]
 800a4a2:	693a      	ldr	r2, [r7, #16]
 800a4a4:	4313      	orrs	r3, r2
 800a4a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	693a      	ldr	r2, [r7, #16]
 800a4ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	68fa      	ldr	r2, [r7, #12]
 800a4b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	685a      	ldr	r2, [r3, #4]
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	697a      	ldr	r2, [r7, #20]
 800a4c0:	621a      	str	r2, [r3, #32]
}
 800a4c2:	bf00      	nop
 800a4c4:	3718      	adds	r7, #24
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	bd80      	pop	{r7, pc}
 800a4ca:	bf00      	nop
 800a4cc:	40010000 	.word	0x40010000
 800a4d0:	40010400 	.word	0x40010400
 800a4d4:	0800dd44 	.word	0x0800dd44

0800a4d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b086      	sub	sp, #24
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
 800a4e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	6a1b      	ldr	r3, [r3, #32]
 800a4e6:	f023 0210 	bic.w	r2, r3, #16
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6a1b      	ldr	r3, [r3, #32]
 800a4f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	685b      	ldr	r3, [r3, #4]
 800a4f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	699b      	ldr	r3, [r3, #24]
 800a4fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a506:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a50e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a510:	683b      	ldr	r3, [r7, #0]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	021b      	lsls	r3, r3, #8
 800a516:	68fa      	ldr	r2, [r7, #12]
 800a518:	4313      	orrs	r3, r2
 800a51a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a51c:	697b      	ldr	r3, [r7, #20]
 800a51e:	f023 0320 	bic.w	r3, r3, #32
 800a522:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	689b      	ldr	r3, [r3, #8]
 800a528:	011b      	lsls	r3, r3, #4
 800a52a:	697a      	ldr	r2, [r7, #20]
 800a52c:	4313      	orrs	r3, r2
 800a52e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	4a35      	ldr	r2, [pc, #212]	; (800a608 <TIM_OC2_SetConfig+0x130>)
 800a534:	4293      	cmp	r3, r2
 800a536:	d003      	beq.n	800a540 <TIM_OC2_SetConfig+0x68>
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	4a34      	ldr	r2, [pc, #208]	; (800a60c <TIM_OC2_SetConfig+0x134>)
 800a53c:	4293      	cmp	r3, r2
 800a53e:	d11a      	bne.n	800a576 <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	68db      	ldr	r3, [r3, #12]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d008      	beq.n	800a55a <TIM_OC2_SetConfig+0x82>
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	68db      	ldr	r3, [r3, #12]
 800a54c:	2b08      	cmp	r3, #8
 800a54e:	d004      	beq.n	800a55a <TIM_OC2_SetConfig+0x82>
 800a550:	f241 714d 	movw	r1, #5965	; 0x174d
 800a554:	482e      	ldr	r0, [pc, #184]	; (800a610 <TIM_OC2_SetConfig+0x138>)
 800a556:	f7f8 fb6a 	bl	8002c2e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a55a:	697b      	ldr	r3, [r7, #20]
 800a55c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a560:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	68db      	ldr	r3, [r3, #12]
 800a566:	011b      	lsls	r3, r3, #4
 800a568:	697a      	ldr	r2, [r7, #20]
 800a56a:	4313      	orrs	r3, r2
 800a56c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a56e:	697b      	ldr	r3, [r7, #20]
 800a570:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a574:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	4a23      	ldr	r2, [pc, #140]	; (800a608 <TIM_OC2_SetConfig+0x130>)
 800a57a:	4293      	cmp	r3, r2
 800a57c:	d003      	beq.n	800a586 <TIM_OC2_SetConfig+0xae>
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	4a22      	ldr	r2, [pc, #136]	; (800a60c <TIM_OC2_SetConfig+0x134>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d12f      	bne.n	800a5e6 <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	699b      	ldr	r3, [r3, #24]
 800a58a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a58e:	d008      	beq.n	800a5a2 <TIM_OC2_SetConfig+0xca>
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	699b      	ldr	r3, [r3, #24]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d004      	beq.n	800a5a2 <TIM_OC2_SetConfig+0xca>
 800a598:	f241 715b 	movw	r1, #5979	; 0x175b
 800a59c:	481c      	ldr	r0, [pc, #112]	; (800a610 <TIM_OC2_SetConfig+0x138>)
 800a59e:	f7f8 fb46 	bl	8002c2e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	695b      	ldr	r3, [r3, #20]
 800a5a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a5aa:	d008      	beq.n	800a5be <TIM_OC2_SetConfig+0xe6>
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	695b      	ldr	r3, [r3, #20]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d004      	beq.n	800a5be <TIM_OC2_SetConfig+0xe6>
 800a5b4:	f241 715c 	movw	r1, #5980	; 0x175c
 800a5b8:	4815      	ldr	r0, [pc, #84]	; (800a610 <TIM_OC2_SetConfig+0x138>)
 800a5ba:	f7f8 fb38 	bl	8002c2e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a5be:	693b      	ldr	r3, [r7, #16]
 800a5c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a5c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a5c6:	693b      	ldr	r3, [r7, #16]
 800a5c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a5cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	695b      	ldr	r3, [r3, #20]
 800a5d2:	009b      	lsls	r3, r3, #2
 800a5d4:	693a      	ldr	r2, [r7, #16]
 800a5d6:	4313      	orrs	r3, r2
 800a5d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	699b      	ldr	r3, [r3, #24]
 800a5de:	009b      	lsls	r3, r3, #2
 800a5e0:	693a      	ldr	r2, [r7, #16]
 800a5e2:	4313      	orrs	r3, r2
 800a5e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	693a      	ldr	r2, [r7, #16]
 800a5ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	68fa      	ldr	r2, [r7, #12]
 800a5f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a5f2:	683b      	ldr	r3, [r7, #0]
 800a5f4:	685a      	ldr	r2, [r3, #4]
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	697a      	ldr	r2, [r7, #20]
 800a5fe:	621a      	str	r2, [r3, #32]
}
 800a600:	bf00      	nop
 800a602:	3718      	adds	r7, #24
 800a604:	46bd      	mov	sp, r7
 800a606:	bd80      	pop	{r7, pc}
 800a608:	40010000 	.word	0x40010000
 800a60c:	40010400 	.word	0x40010400
 800a610:	0800dd44 	.word	0x0800dd44

0800a614 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b086      	sub	sp, #24
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
 800a61c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6a1b      	ldr	r3, [r3, #32]
 800a622:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	6a1b      	ldr	r3, [r3, #32]
 800a62e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	69db      	ldr	r3, [r3, #28]
 800a63a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a642:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	f023 0303 	bic.w	r3, r3, #3
 800a64a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	68fa      	ldr	r2, [r7, #12]
 800a652:	4313      	orrs	r3, r2
 800a654:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a656:	697b      	ldr	r3, [r7, #20]
 800a658:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a65c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	689b      	ldr	r3, [r3, #8]
 800a662:	021b      	lsls	r3, r3, #8
 800a664:	697a      	ldr	r2, [r7, #20]
 800a666:	4313      	orrs	r3, r2
 800a668:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	4a35      	ldr	r2, [pc, #212]	; (800a744 <TIM_OC3_SetConfig+0x130>)
 800a66e:	4293      	cmp	r3, r2
 800a670:	d003      	beq.n	800a67a <TIM_OC3_SetConfig+0x66>
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	4a34      	ldr	r2, [pc, #208]	; (800a748 <TIM_OC3_SetConfig+0x134>)
 800a676:	4293      	cmp	r3, r2
 800a678:	d11a      	bne.n	800a6b0 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	68db      	ldr	r3, [r3, #12]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d008      	beq.n	800a694 <TIM_OC3_SetConfig+0x80>
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	68db      	ldr	r3, [r3, #12]
 800a686:	2b08      	cmp	r3, #8
 800a688:	d004      	beq.n	800a694 <TIM_OC3_SetConfig+0x80>
 800a68a:	f241 7198 	movw	r1, #6040	; 0x1798
 800a68e:	482f      	ldr	r0, [pc, #188]	; (800a74c <TIM_OC3_SetConfig+0x138>)
 800a690:	f7f8 facd 	bl	8002c2e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a694:	697b      	ldr	r3, [r7, #20]
 800a696:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a69a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	68db      	ldr	r3, [r3, #12]
 800a6a0:	021b      	lsls	r3, r3, #8
 800a6a2:	697a      	ldr	r2, [r7, #20]
 800a6a4:	4313      	orrs	r3, r2
 800a6a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a6a8:	697b      	ldr	r3, [r7, #20]
 800a6aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a6ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	4a24      	ldr	r2, [pc, #144]	; (800a744 <TIM_OC3_SetConfig+0x130>)
 800a6b4:	4293      	cmp	r3, r2
 800a6b6:	d003      	beq.n	800a6c0 <TIM_OC3_SetConfig+0xac>
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	4a23      	ldr	r2, [pc, #140]	; (800a748 <TIM_OC3_SetConfig+0x134>)
 800a6bc:	4293      	cmp	r3, r2
 800a6be:	d12f      	bne.n	800a720 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	699b      	ldr	r3, [r3, #24]
 800a6c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a6c8:	d008      	beq.n	800a6dc <TIM_OC3_SetConfig+0xc8>
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	699b      	ldr	r3, [r3, #24]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d004      	beq.n	800a6dc <TIM_OC3_SetConfig+0xc8>
 800a6d2:	f241 71a5 	movw	r1, #6053	; 0x17a5
 800a6d6:	481d      	ldr	r0, [pc, #116]	; (800a74c <TIM_OC3_SetConfig+0x138>)
 800a6d8:	f7f8 faa9 	bl	8002c2e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800a6dc:	683b      	ldr	r3, [r7, #0]
 800a6de:	695b      	ldr	r3, [r3, #20]
 800a6e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a6e4:	d008      	beq.n	800a6f8 <TIM_OC3_SetConfig+0xe4>
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	695b      	ldr	r3, [r3, #20]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d004      	beq.n	800a6f8 <TIM_OC3_SetConfig+0xe4>
 800a6ee:	f241 71a6 	movw	r1, #6054	; 0x17a6
 800a6f2:	4816      	ldr	r0, [pc, #88]	; (800a74c <TIM_OC3_SetConfig+0x138>)
 800a6f4:	f7f8 fa9b 	bl	8002c2e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a6f8:	693b      	ldr	r3, [r7, #16]
 800a6fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a6fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a700:	693b      	ldr	r3, [r7, #16]
 800a702:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a706:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	695b      	ldr	r3, [r3, #20]
 800a70c:	011b      	lsls	r3, r3, #4
 800a70e:	693a      	ldr	r2, [r7, #16]
 800a710:	4313      	orrs	r3, r2
 800a712:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	699b      	ldr	r3, [r3, #24]
 800a718:	011b      	lsls	r3, r3, #4
 800a71a:	693a      	ldr	r2, [r7, #16]
 800a71c:	4313      	orrs	r3, r2
 800a71e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	693a      	ldr	r2, [r7, #16]
 800a724:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	68fa      	ldr	r2, [r7, #12]
 800a72a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	685a      	ldr	r2, [r3, #4]
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	697a      	ldr	r2, [r7, #20]
 800a738:	621a      	str	r2, [r3, #32]
}
 800a73a:	bf00      	nop
 800a73c:	3718      	adds	r7, #24
 800a73e:	46bd      	mov	sp, r7
 800a740:	bd80      	pop	{r7, pc}
 800a742:	bf00      	nop
 800a744:	40010000 	.word	0x40010000
 800a748:	40010400 	.word	0x40010400
 800a74c:	0800dd44 	.word	0x0800dd44

0800a750 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b086      	sub	sp, #24
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
 800a758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6a1b      	ldr	r3, [r3, #32]
 800a75e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	6a1b      	ldr	r3, [r3, #32]
 800a76a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	685b      	ldr	r3, [r3, #4]
 800a770:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	69db      	ldr	r3, [r3, #28]
 800a776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a77e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a786:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a788:	683b      	ldr	r3, [r7, #0]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	021b      	lsls	r3, r3, #8
 800a78e:	68fa      	ldr	r2, [r7, #12]
 800a790:	4313      	orrs	r3, r2
 800a792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a79a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	689b      	ldr	r3, [r3, #8]
 800a7a0:	031b      	lsls	r3, r3, #12
 800a7a2:	693a      	ldr	r2, [r7, #16]
 800a7a4:	4313      	orrs	r3, r2
 800a7a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	4a18      	ldr	r2, [pc, #96]	; (800a80c <TIM_OC4_SetConfig+0xbc>)
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	d003      	beq.n	800a7b8 <TIM_OC4_SetConfig+0x68>
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	4a17      	ldr	r2, [pc, #92]	; (800a810 <TIM_OC4_SetConfig+0xc0>)
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	d117      	bne.n	800a7e8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800a7b8:	683b      	ldr	r3, [r7, #0]
 800a7ba:	695b      	ldr	r3, [r3, #20]
 800a7bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7c0:	d008      	beq.n	800a7d4 <TIM_OC4_SetConfig+0x84>
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	695b      	ldr	r3, [r3, #20]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d004      	beq.n	800a7d4 <TIM_OC4_SetConfig+0x84>
 800a7ca:	f241 71e4 	movw	r1, #6116	; 0x17e4
 800a7ce:	4811      	ldr	r0, [pc, #68]	; (800a814 <TIM_OC4_SetConfig+0xc4>)
 800a7d0:	f7f8 fa2d 	bl	8002c2e <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a7d4:	697b      	ldr	r3, [r7, #20]
 800a7d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a7da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a7dc:	683b      	ldr	r3, [r7, #0]
 800a7de:	695b      	ldr	r3, [r3, #20]
 800a7e0:	019b      	lsls	r3, r3, #6
 800a7e2:	697a      	ldr	r2, [r7, #20]
 800a7e4:	4313      	orrs	r3, r2
 800a7e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	697a      	ldr	r2, [r7, #20]
 800a7ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	68fa      	ldr	r2, [r7, #12]
 800a7f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	685a      	ldr	r2, [r3, #4]
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	693a      	ldr	r2, [r7, #16]
 800a800:	621a      	str	r2, [r3, #32]
}
 800a802:	bf00      	nop
 800a804:	3718      	adds	r7, #24
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}
 800a80a:	bf00      	nop
 800a80c:	40010000 	.word	0x40010000
 800a810:	40010400 	.word	0x40010400
 800a814:	0800dd44 	.word	0x0800dd44

0800a818 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a818:	b480      	push	{r7}
 800a81a:	b087      	sub	sp, #28
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	60f8      	str	r0, [r7, #12]
 800a820:	60b9      	str	r1, [r7, #8]
 800a822:	607a      	str	r2, [r7, #4]
 800a824:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	6a1b      	ldr	r3, [r3, #32]
 800a82a:	f023 0201 	bic.w	r2, r3, #1
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	699b      	ldr	r3, [r3, #24]
 800a836:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	6a1b      	ldr	r3, [r3, #32]
 800a83c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	4a28      	ldr	r2, [pc, #160]	; (800a8e4 <TIM_TI1_SetConfig+0xcc>)
 800a842:	4293      	cmp	r3, r2
 800a844:	d01b      	beq.n	800a87e <TIM_TI1_SetConfig+0x66>
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a84c:	d017      	beq.n	800a87e <TIM_TI1_SetConfig+0x66>
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	4a25      	ldr	r2, [pc, #148]	; (800a8e8 <TIM_TI1_SetConfig+0xd0>)
 800a852:	4293      	cmp	r3, r2
 800a854:	d013      	beq.n	800a87e <TIM_TI1_SetConfig+0x66>
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	4a24      	ldr	r2, [pc, #144]	; (800a8ec <TIM_TI1_SetConfig+0xd4>)
 800a85a:	4293      	cmp	r3, r2
 800a85c:	d00f      	beq.n	800a87e <TIM_TI1_SetConfig+0x66>
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	4a23      	ldr	r2, [pc, #140]	; (800a8f0 <TIM_TI1_SetConfig+0xd8>)
 800a862:	4293      	cmp	r3, r2
 800a864:	d00b      	beq.n	800a87e <TIM_TI1_SetConfig+0x66>
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	4a22      	ldr	r2, [pc, #136]	; (800a8f4 <TIM_TI1_SetConfig+0xdc>)
 800a86a:	4293      	cmp	r3, r2
 800a86c:	d007      	beq.n	800a87e <TIM_TI1_SetConfig+0x66>
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	4a21      	ldr	r2, [pc, #132]	; (800a8f8 <TIM_TI1_SetConfig+0xe0>)
 800a872:	4293      	cmp	r3, r2
 800a874:	d003      	beq.n	800a87e <TIM_TI1_SetConfig+0x66>
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	4a20      	ldr	r2, [pc, #128]	; (800a8fc <TIM_TI1_SetConfig+0xe4>)
 800a87a:	4293      	cmp	r3, r2
 800a87c:	d101      	bne.n	800a882 <TIM_TI1_SetConfig+0x6a>
 800a87e:	2301      	movs	r3, #1
 800a880:	e000      	b.n	800a884 <TIM_TI1_SetConfig+0x6c>
 800a882:	2300      	movs	r3, #0
 800a884:	2b00      	cmp	r3, #0
 800a886:	d008      	beq.n	800a89a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a888:	697b      	ldr	r3, [r7, #20]
 800a88a:	f023 0303 	bic.w	r3, r3, #3
 800a88e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a890:	697a      	ldr	r2, [r7, #20]
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	4313      	orrs	r3, r2
 800a896:	617b      	str	r3, [r7, #20]
 800a898:	e003      	b.n	800a8a2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a89a:	697b      	ldr	r3, [r7, #20]
 800a89c:	f043 0301 	orr.w	r3, r3, #1
 800a8a0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a8a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	011b      	lsls	r3, r3, #4
 800a8ae:	b2db      	uxtb	r3, r3
 800a8b0:	697a      	ldr	r2, [r7, #20]
 800a8b2:	4313      	orrs	r3, r2
 800a8b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	f023 030a 	bic.w	r3, r3, #10
 800a8bc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a8be:	68bb      	ldr	r3, [r7, #8]
 800a8c0:	f003 030a 	and.w	r3, r3, #10
 800a8c4:	693a      	ldr	r2, [r7, #16]
 800a8c6:	4313      	orrs	r3, r2
 800a8c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	697a      	ldr	r2, [r7, #20]
 800a8ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	693a      	ldr	r2, [r7, #16]
 800a8d4:	621a      	str	r2, [r3, #32]
}
 800a8d6:	bf00      	nop
 800a8d8:	371c      	adds	r7, #28
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e0:	4770      	bx	lr
 800a8e2:	bf00      	nop
 800a8e4:	40010000 	.word	0x40010000
 800a8e8:	40000400 	.word	0x40000400
 800a8ec:	40000800 	.word	0x40000800
 800a8f0:	40000c00 	.word	0x40000c00
 800a8f4:	40010400 	.word	0x40010400
 800a8f8:	40014000 	.word	0x40014000
 800a8fc:	40001800 	.word	0x40001800

0800a900 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a900:	b480      	push	{r7}
 800a902:	b087      	sub	sp, #28
 800a904:	af00      	add	r7, sp, #0
 800a906:	60f8      	str	r0, [r7, #12]
 800a908:	60b9      	str	r1, [r7, #8]
 800a90a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	6a1b      	ldr	r3, [r3, #32]
 800a910:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	6a1b      	ldr	r3, [r3, #32]
 800a916:	f023 0201 	bic.w	r2, r3, #1
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	699b      	ldr	r3, [r3, #24]
 800a922:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a92a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	011b      	lsls	r3, r3, #4
 800a930:	693a      	ldr	r2, [r7, #16]
 800a932:	4313      	orrs	r3, r2
 800a934:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a936:	697b      	ldr	r3, [r7, #20]
 800a938:	f023 030a 	bic.w	r3, r3, #10
 800a93c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a93e:	697a      	ldr	r2, [r7, #20]
 800a940:	68bb      	ldr	r3, [r7, #8]
 800a942:	4313      	orrs	r3, r2
 800a944:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	693a      	ldr	r2, [r7, #16]
 800a94a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	697a      	ldr	r2, [r7, #20]
 800a950:	621a      	str	r2, [r3, #32]
}
 800a952:	bf00      	nop
 800a954:	371c      	adds	r7, #28
 800a956:	46bd      	mov	sp, r7
 800a958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95c:	4770      	bx	lr

0800a95e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a95e:	b480      	push	{r7}
 800a960:	b087      	sub	sp, #28
 800a962:	af00      	add	r7, sp, #0
 800a964:	60f8      	str	r0, [r7, #12]
 800a966:	60b9      	str	r1, [r7, #8]
 800a968:	607a      	str	r2, [r7, #4]
 800a96a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	6a1b      	ldr	r3, [r3, #32]
 800a970:	f023 0210 	bic.w	r2, r3, #16
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	699b      	ldr	r3, [r3, #24]
 800a97c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	6a1b      	ldr	r3, [r3, #32]
 800a982:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a984:	697b      	ldr	r3, [r7, #20]
 800a986:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a98a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	021b      	lsls	r3, r3, #8
 800a990:	697a      	ldr	r2, [r7, #20]
 800a992:	4313      	orrs	r3, r2
 800a994:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a996:	697b      	ldr	r3, [r7, #20]
 800a998:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a99c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	031b      	lsls	r3, r3, #12
 800a9a2:	b29b      	uxth	r3, r3
 800a9a4:	697a      	ldr	r2, [r7, #20]
 800a9a6:	4313      	orrs	r3, r2
 800a9a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a9aa:	693b      	ldr	r3, [r7, #16]
 800a9ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a9b0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	011b      	lsls	r3, r3, #4
 800a9b6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800a9ba:	693a      	ldr	r2, [r7, #16]
 800a9bc:	4313      	orrs	r3, r2
 800a9be:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	697a      	ldr	r2, [r7, #20]
 800a9c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	693a      	ldr	r2, [r7, #16]
 800a9ca:	621a      	str	r2, [r3, #32]
}
 800a9cc:	bf00      	nop
 800a9ce:	371c      	adds	r7, #28
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d6:	4770      	bx	lr

0800a9d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a9d8:	b480      	push	{r7}
 800a9da:	b087      	sub	sp, #28
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	60f8      	str	r0, [r7, #12]
 800a9e0:	60b9      	str	r1, [r7, #8]
 800a9e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	6a1b      	ldr	r3, [r3, #32]
 800a9e8:	f023 0210 	bic.w	r2, r3, #16
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	699b      	ldr	r3, [r3, #24]
 800a9f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	6a1b      	ldr	r3, [r3, #32]
 800a9fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a9fc:	697b      	ldr	r3, [r7, #20]
 800a9fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800aa02:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	031b      	lsls	r3, r3, #12
 800aa08:	697a      	ldr	r2, [r7, #20]
 800aa0a:	4313      	orrs	r3, r2
 800aa0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800aa0e:	693b      	ldr	r3, [r7, #16]
 800aa10:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800aa14:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	011b      	lsls	r3, r3, #4
 800aa1a:	693a      	ldr	r2, [r7, #16]
 800aa1c:	4313      	orrs	r3, r2
 800aa1e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	697a      	ldr	r2, [r7, #20]
 800aa24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	693a      	ldr	r2, [r7, #16]
 800aa2a:	621a      	str	r2, [r3, #32]
}
 800aa2c:	bf00      	nop
 800aa2e:	371c      	adds	r7, #28
 800aa30:	46bd      	mov	sp, r7
 800aa32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa36:	4770      	bx	lr

0800aa38 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800aa38:	b480      	push	{r7}
 800aa3a:	b087      	sub	sp, #28
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	60f8      	str	r0, [r7, #12]
 800aa40:	60b9      	str	r1, [r7, #8]
 800aa42:	607a      	str	r2, [r7, #4]
 800aa44:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	6a1b      	ldr	r3, [r3, #32]
 800aa4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	69db      	ldr	r3, [r3, #28]
 800aa56:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	6a1b      	ldr	r3, [r3, #32]
 800aa5c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800aa5e:	697b      	ldr	r3, [r7, #20]
 800aa60:	f023 0303 	bic.w	r3, r3, #3
 800aa64:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800aa66:	697a      	ldr	r2, [r7, #20]
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	4313      	orrs	r3, r2
 800aa6c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800aa74:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	011b      	lsls	r3, r3, #4
 800aa7a:	b2db      	uxtb	r3, r3
 800aa7c:	697a      	ldr	r2, [r7, #20]
 800aa7e:	4313      	orrs	r3, r2
 800aa80:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800aa82:	693b      	ldr	r3, [r7, #16]
 800aa84:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800aa88:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	021b      	lsls	r3, r3, #8
 800aa8e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800aa92:	693a      	ldr	r2, [r7, #16]
 800aa94:	4313      	orrs	r3, r2
 800aa96:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	697a      	ldr	r2, [r7, #20]
 800aa9c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	693a      	ldr	r2, [r7, #16]
 800aaa2:	621a      	str	r2, [r3, #32]
}
 800aaa4:	bf00      	nop
 800aaa6:	371c      	adds	r7, #28
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaae:	4770      	bx	lr

0800aab0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800aab0:	b480      	push	{r7}
 800aab2:	b087      	sub	sp, #28
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	60f8      	str	r0, [r7, #12]
 800aab8:	60b9      	str	r1, [r7, #8]
 800aaba:	607a      	str	r2, [r7, #4]
 800aabc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	6a1b      	ldr	r3, [r3, #32]
 800aac2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	69db      	ldr	r3, [r3, #28]
 800aace:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	6a1b      	ldr	r3, [r3, #32]
 800aad4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800aad6:	697b      	ldr	r3, [r7, #20]
 800aad8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aadc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	021b      	lsls	r3, r3, #8
 800aae2:	697a      	ldr	r2, [r7, #20]
 800aae4:	4313      	orrs	r3, r2
 800aae6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800aae8:	697b      	ldr	r3, [r7, #20]
 800aaea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800aaee:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	031b      	lsls	r3, r3, #12
 800aaf4:	b29b      	uxth	r3, r3
 800aaf6:	697a      	ldr	r2, [r7, #20]
 800aaf8:	4313      	orrs	r3, r2
 800aafa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800aafc:	693b      	ldr	r3, [r7, #16]
 800aafe:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800ab02:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	031b      	lsls	r3, r3, #12
 800ab08:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800ab0c:	693a      	ldr	r2, [r7, #16]
 800ab0e:	4313      	orrs	r3, r2
 800ab10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	697a      	ldr	r2, [r7, #20]
 800ab16:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	693a      	ldr	r2, [r7, #16]
 800ab1c:	621a      	str	r2, [r3, #32]
}
 800ab1e:	bf00      	nop
 800ab20:	371c      	adds	r7, #28
 800ab22:	46bd      	mov	sp, r7
 800ab24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab28:	4770      	bx	lr

0800ab2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ab2a:	b480      	push	{r7}
 800ab2c:	b085      	sub	sp, #20
 800ab2e:	af00      	add	r7, sp, #0
 800ab30:	6078      	str	r0, [r7, #4]
 800ab32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	689b      	ldr	r3, [r3, #8]
 800ab38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ab42:	683a      	ldr	r2, [r7, #0]
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	4313      	orrs	r3, r2
 800ab48:	f043 0307 	orr.w	r3, r3, #7
 800ab4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	68fa      	ldr	r2, [r7, #12]
 800ab52:	609a      	str	r2, [r3, #8]
}
 800ab54:	bf00      	nop
 800ab56:	3714      	adds	r7, #20
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5e:	4770      	bx	lr

0800ab60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ab60:	b480      	push	{r7}
 800ab62:	b087      	sub	sp, #28
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	60f8      	str	r0, [r7, #12]
 800ab68:	60b9      	str	r1, [r7, #8]
 800ab6a:	607a      	str	r2, [r7, #4]
 800ab6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	689b      	ldr	r3, [r3, #8]
 800ab72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ab7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	021a      	lsls	r2, r3, #8
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	431a      	orrs	r2, r3
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	4313      	orrs	r3, r2
 800ab88:	697a      	ldr	r2, [r7, #20]
 800ab8a:	4313      	orrs	r3, r2
 800ab8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	697a      	ldr	r2, [r7, #20]
 800ab92:	609a      	str	r2, [r3, #8]
}
 800ab94:	bf00      	nop
 800ab96:	371c      	adds	r7, #28
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9e:	4770      	bx	lr

0800aba0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800aba0:	b580      	push	{r7, lr}
 800aba2:	b086      	sub	sp, #24
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	60f8      	str	r0, [r7, #12]
 800aba8:	60b9      	str	r1, [r7, #8]
 800abaa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	4a32      	ldr	r2, [pc, #200]	; (800ac78 <TIM_CCxChannelCmd+0xd8>)
 800abb0:	4293      	cmp	r3, r2
 800abb2:	d030      	beq.n	800ac16 <TIM_CCxChannelCmd+0x76>
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800abba:	d02c      	beq.n	800ac16 <TIM_CCxChannelCmd+0x76>
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	4a2f      	ldr	r2, [pc, #188]	; (800ac7c <TIM_CCxChannelCmd+0xdc>)
 800abc0:	4293      	cmp	r3, r2
 800abc2:	d028      	beq.n	800ac16 <TIM_CCxChannelCmd+0x76>
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	4a2e      	ldr	r2, [pc, #184]	; (800ac80 <TIM_CCxChannelCmd+0xe0>)
 800abc8:	4293      	cmp	r3, r2
 800abca:	d024      	beq.n	800ac16 <TIM_CCxChannelCmd+0x76>
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	4a2d      	ldr	r2, [pc, #180]	; (800ac84 <TIM_CCxChannelCmd+0xe4>)
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d020      	beq.n	800ac16 <TIM_CCxChannelCmd+0x76>
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	4a2c      	ldr	r2, [pc, #176]	; (800ac88 <TIM_CCxChannelCmd+0xe8>)
 800abd8:	4293      	cmp	r3, r2
 800abda:	d01c      	beq.n	800ac16 <TIM_CCxChannelCmd+0x76>
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	4a2b      	ldr	r2, [pc, #172]	; (800ac8c <TIM_CCxChannelCmd+0xec>)
 800abe0:	4293      	cmp	r3, r2
 800abe2:	d018      	beq.n	800ac16 <TIM_CCxChannelCmd+0x76>
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	4a2a      	ldr	r2, [pc, #168]	; (800ac90 <TIM_CCxChannelCmd+0xf0>)
 800abe8:	4293      	cmp	r3, r2
 800abea:	d014      	beq.n	800ac16 <TIM_CCxChannelCmd+0x76>
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	4a29      	ldr	r2, [pc, #164]	; (800ac94 <TIM_CCxChannelCmd+0xf4>)
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d010      	beq.n	800ac16 <TIM_CCxChannelCmd+0x76>
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	4a28      	ldr	r2, [pc, #160]	; (800ac98 <TIM_CCxChannelCmd+0xf8>)
 800abf8:	4293      	cmp	r3, r2
 800abfa:	d00c      	beq.n	800ac16 <TIM_CCxChannelCmd+0x76>
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	4a27      	ldr	r2, [pc, #156]	; (800ac9c <TIM_CCxChannelCmd+0xfc>)
 800ac00:	4293      	cmp	r3, r2
 800ac02:	d008      	beq.n	800ac16 <TIM_CCxChannelCmd+0x76>
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	4a26      	ldr	r2, [pc, #152]	; (800aca0 <TIM_CCxChannelCmd+0x100>)
 800ac08:	4293      	cmp	r3, r2
 800ac0a:	d004      	beq.n	800ac16 <TIM_CCxChannelCmd+0x76>
 800ac0c:	f641 11cc 	movw	r1, #6604	; 0x19cc
 800ac10:	4824      	ldr	r0, [pc, #144]	; (800aca4 <TIM_CCxChannelCmd+0x104>)
 800ac12:	f7f8 f80c 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d010      	beq.n	800ac3e <TIM_CCxChannelCmd+0x9e>
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	2b04      	cmp	r3, #4
 800ac20:	d00d      	beq.n	800ac3e <TIM_CCxChannelCmd+0x9e>
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	2b08      	cmp	r3, #8
 800ac26:	d00a      	beq.n	800ac3e <TIM_CCxChannelCmd+0x9e>
 800ac28:	68bb      	ldr	r3, [r7, #8]
 800ac2a:	2b0c      	cmp	r3, #12
 800ac2c:	d007      	beq.n	800ac3e <TIM_CCxChannelCmd+0x9e>
 800ac2e:	68bb      	ldr	r3, [r7, #8]
 800ac30:	2b3c      	cmp	r3, #60	; 0x3c
 800ac32:	d004      	beq.n	800ac3e <TIM_CCxChannelCmd+0x9e>
 800ac34:	f641 11cd 	movw	r1, #6605	; 0x19cd
 800ac38:	481a      	ldr	r0, [pc, #104]	; (800aca4 <TIM_CCxChannelCmd+0x104>)
 800ac3a:	f7f7 fff8 	bl	8002c2e <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ac3e:	68bb      	ldr	r3, [r7, #8]
 800ac40:	f003 031f 	and.w	r3, r3, #31
 800ac44:	2201      	movs	r2, #1
 800ac46:	fa02 f303 	lsl.w	r3, r2, r3
 800ac4a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	6a1a      	ldr	r2, [r3, #32]
 800ac50:	697b      	ldr	r3, [r7, #20]
 800ac52:	43db      	mvns	r3, r3
 800ac54:	401a      	ands	r2, r3
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	6a1a      	ldr	r2, [r3, #32]
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	f003 031f 	and.w	r3, r3, #31
 800ac64:	6879      	ldr	r1, [r7, #4]
 800ac66:	fa01 f303 	lsl.w	r3, r1, r3
 800ac6a:	431a      	orrs	r2, r3
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	621a      	str	r2, [r3, #32]
}
 800ac70:	bf00      	nop
 800ac72:	3718      	adds	r7, #24
 800ac74:	46bd      	mov	sp, r7
 800ac76:	bd80      	pop	{r7, pc}
 800ac78:	40010000 	.word	0x40010000
 800ac7c:	40000400 	.word	0x40000400
 800ac80:	40000800 	.word	0x40000800
 800ac84:	40000c00 	.word	0x40000c00
 800ac88:	40010400 	.word	0x40010400
 800ac8c:	40014000 	.word	0x40014000
 800ac90:	40014400 	.word	0x40014400
 800ac94:	40014800 	.word	0x40014800
 800ac98:	40001800 	.word	0x40001800
 800ac9c:	40001c00 	.word	0x40001c00
 800aca0:	40002000 	.word	0x40002000
 800aca4:	0800dd44 	.word	0x0800dd44

0800aca8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b084      	sub	sp, #16
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
 800acb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	4a61      	ldr	r2, [pc, #388]	; (800ae3c <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800acb8:	4293      	cmp	r3, r2
 800acba:	d027      	beq.n	800ad0c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800acc4:	d022      	beq.n	800ad0c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	4a5d      	ldr	r2, [pc, #372]	; (800ae40 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800accc:	4293      	cmp	r3, r2
 800acce:	d01d      	beq.n	800ad0c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	4a5b      	ldr	r2, [pc, #364]	; (800ae44 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800acd6:	4293      	cmp	r3, r2
 800acd8:	d018      	beq.n	800ad0c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	4a5a      	ldr	r2, [pc, #360]	; (800ae48 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 800ace0:	4293      	cmp	r3, r2
 800ace2:	d013      	beq.n	800ad0c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	4a58      	ldr	r2, [pc, #352]	; (800ae4c <HAL_TIMEx_MasterConfigSynchronization+0x1a4>)
 800acea:	4293      	cmp	r3, r2
 800acec:	d00e      	beq.n	800ad0c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	4a57      	ldr	r2, [pc, #348]	; (800ae50 <HAL_TIMEx_MasterConfigSynchronization+0x1a8>)
 800acf4:	4293      	cmp	r3, r2
 800acf6:	d009      	beq.n	800ad0c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	4a55      	ldr	r2, [pc, #340]	; (800ae54 <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 800acfe:	4293      	cmp	r3, r2
 800ad00:	d004      	beq.n	800ad0c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800ad02:	f240 6164 	movw	r1, #1636	; 0x664
 800ad06:	4854      	ldr	r0, [pc, #336]	; (800ae58 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 800ad08:	f7f7 ff91 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800ad0c:	683b      	ldr	r3, [r7, #0]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d020      	beq.n	800ad56 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	2b10      	cmp	r3, #16
 800ad1a:	d01c      	beq.n	800ad56 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	2b20      	cmp	r3, #32
 800ad22:	d018      	beq.n	800ad56 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800ad24:	683b      	ldr	r3, [r7, #0]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	2b30      	cmp	r3, #48	; 0x30
 800ad2a:	d014      	beq.n	800ad56 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	2b40      	cmp	r3, #64	; 0x40
 800ad32:	d010      	beq.n	800ad56 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	2b50      	cmp	r3, #80	; 0x50
 800ad3a:	d00c      	beq.n	800ad56 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	2b60      	cmp	r3, #96	; 0x60
 800ad42:	d008      	beq.n	800ad56 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	2b70      	cmp	r3, #112	; 0x70
 800ad4a:	d004      	beq.n	800ad56 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800ad4c:	f240 6165 	movw	r1, #1637	; 0x665
 800ad50:	4841      	ldr	r0, [pc, #260]	; (800ae58 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 800ad52:	f7f7 ff6c 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	685b      	ldr	r3, [r3, #4]
 800ad5a:	2b80      	cmp	r3, #128	; 0x80
 800ad5c:	d008      	beq.n	800ad70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ad5e:	683b      	ldr	r3, [r7, #0]
 800ad60:	685b      	ldr	r3, [r3, #4]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d004      	beq.n	800ad70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ad66:	f240 6166 	movw	r1, #1638	; 0x666
 800ad6a:	483b      	ldr	r0, [pc, #236]	; (800ae58 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 800ad6c:	f7f7 ff5f 	bl	8002c2e <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ad76:	2b01      	cmp	r3, #1
 800ad78:	d101      	bne.n	800ad7e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ad7a:	2302      	movs	r3, #2
 800ad7c:	e05a      	b.n	800ae34 <HAL_TIMEx_MasterConfigSynchronization+0x18c>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	2201      	movs	r2, #1
 800ad82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	2202      	movs	r2, #2
 800ad8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	685b      	ldr	r3, [r3, #4]
 800ad94:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	689b      	ldr	r3, [r3, #8]
 800ad9c:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ada4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	68fa      	ldr	r2, [r7, #12]
 800adac:	4313      	orrs	r3, r2
 800adae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	68fa      	ldr	r2, [r7, #12]
 800adb6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	4a1f      	ldr	r2, [pc, #124]	; (800ae3c <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800adbe:	4293      	cmp	r3, r2
 800adc0:	d022      	beq.n	800ae08 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800adca:	d01d      	beq.n	800ae08 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	4a1b      	ldr	r2, [pc, #108]	; (800ae40 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800add2:	4293      	cmp	r3, r2
 800add4:	d018      	beq.n	800ae08 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	4a1a      	ldr	r2, [pc, #104]	; (800ae44 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800addc:	4293      	cmp	r3, r2
 800adde:	d013      	beq.n	800ae08 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	4a18      	ldr	r2, [pc, #96]	; (800ae48 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 800ade6:	4293      	cmp	r3, r2
 800ade8:	d00e      	beq.n	800ae08 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	4a19      	ldr	r2, [pc, #100]	; (800ae54 <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 800adf0:	4293      	cmp	r3, r2
 800adf2:	d009      	beq.n	800ae08 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	4a18      	ldr	r2, [pc, #96]	; (800ae5c <HAL_TIMEx_MasterConfigSynchronization+0x1b4>)
 800adfa:	4293      	cmp	r3, r2
 800adfc:	d004      	beq.n	800ae08 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	4a17      	ldr	r2, [pc, #92]	; (800ae60 <HAL_TIMEx_MasterConfigSynchronization+0x1b8>)
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d10c      	bne.n	800ae22 <HAL_TIMEx_MasterConfigSynchronization+0x17a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ae0e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	68ba      	ldr	r2, [r7, #8]
 800ae16:	4313      	orrs	r3, r2
 800ae18:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	68ba      	ldr	r2, [r7, #8]
 800ae20:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	2201      	movs	r2, #1
 800ae26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ae32:	2300      	movs	r3, #0
}
 800ae34:	4618      	mov	r0, r3
 800ae36:	3710      	adds	r7, #16
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	bd80      	pop	{r7, pc}
 800ae3c:	40010000 	.word	0x40010000
 800ae40:	40000400 	.word	0x40000400
 800ae44:	40000800 	.word	0x40000800
 800ae48:	40000c00 	.word	0x40000c00
 800ae4c:	40001000 	.word	0x40001000
 800ae50:	40001400 	.word	0x40001400
 800ae54:	40010400 	.word	0x40010400
 800ae58:	0800dd7c 	.word	0x0800dd7c
 800ae5c:	40014000 	.word	0x40014000
 800ae60:	40001800 	.word	0x40001800

0800ae64 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b084      	sub	sp, #16
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
 800ae6c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	4a5e      	ldr	r2, [pc, #376]	; (800aff0 <HAL_TIMEx_ConfigBreakDeadTime+0x18c>)
 800ae78:	4293      	cmp	r3, r2
 800ae7a:	d009      	beq.n	800ae90 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	4a5c      	ldr	r2, [pc, #368]	; (800aff4 <HAL_TIMEx_ConfigBreakDeadTime+0x190>)
 800ae82:	4293      	cmp	r3, r2
 800ae84:	d004      	beq.n	800ae90 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 800ae86:	f240 61a1 	movw	r1, #1697	; 0x6a1
 800ae8a:	485b      	ldr	r0, [pc, #364]	; (800aff8 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800ae8c:	f7f7 fecf 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ae98:	d008      	beq.n	800aeac <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d004      	beq.n	800aeac <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 800aea2:	f240 61a2 	movw	r1, #1698	; 0x6a2
 800aea6:	4854      	ldr	r0, [pc, #336]	; (800aff8 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800aea8:	f7f7 fec1 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	685b      	ldr	r3, [r3, #4]
 800aeb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aeb4:	d008      	beq.n	800aec8 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	685b      	ldr	r3, [r3, #4]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d004      	beq.n	800aec8 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 800aebe:	f240 61a3 	movw	r1, #1699	; 0x6a3
 800aec2:	484d      	ldr	r0, [pc, #308]	; (800aff8 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800aec4:	f7f7 feb3 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	689b      	ldr	r3, [r3, #8]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d013      	beq.n	800aef8 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	689b      	ldr	r3, [r3, #8]
 800aed4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aed8:	d00e      	beq.n	800aef8 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	689b      	ldr	r3, [r3, #8]
 800aede:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aee2:	d009      	beq.n	800aef8 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	689b      	ldr	r3, [r3, #8]
 800aee8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800aeec:	d004      	beq.n	800aef8 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800aeee:	f240 61a4 	movw	r1, #1700	; 0x6a4
 800aef2:	4841      	ldr	r0, [pc, #260]	; (800aff8 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800aef4:	f7f7 fe9b 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	68db      	ldr	r3, [r3, #12]
 800aefc:	2bff      	cmp	r3, #255	; 0xff
 800aefe:	d904      	bls.n	800af0a <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 800af00:	f240 61a5 	movw	r1, #1701	; 0x6a5
 800af04:	483c      	ldr	r0, [pc, #240]	; (800aff8 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800af06:	f7f7 fe92 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	691b      	ldr	r3, [r3, #16]
 800af0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af12:	d008      	beq.n	800af26 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	691b      	ldr	r3, [r3, #16]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d004      	beq.n	800af26 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800af1c:	f240 61a6 	movw	r1, #1702	; 0x6a6
 800af20:	4835      	ldr	r0, [pc, #212]	; (800aff8 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800af22:	f7f7 fe84 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	695b      	ldr	r3, [r3, #20]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d009      	beq.n	800af42 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	695b      	ldr	r3, [r3, #20]
 800af32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800af36:	d004      	beq.n	800af42 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800af38:	f240 61a7 	movw	r1, #1703	; 0x6a7
 800af3c:	482e      	ldr	r0, [pc, #184]	; (800aff8 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800af3e:	f7f7 fe76 	bl	8002c2e <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800af42:	683b      	ldr	r3, [r7, #0]
 800af44:	69db      	ldr	r3, [r3, #28]
 800af46:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800af4a:	d008      	beq.n	800af5e <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	69db      	ldr	r3, [r3, #28]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d004      	beq.n	800af5e <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800af54:	f44f 61d5 	mov.w	r1, #1704	; 0x6a8
 800af58:	4827      	ldr	r0, [pc, #156]	; (800aff8 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800af5a:	f7f7 fe68 	bl	8002c2e <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800af64:	2b01      	cmp	r3, #1
 800af66:	d101      	bne.n	800af6c <HAL_TIMEx_ConfigBreakDeadTime+0x108>
 800af68:	2302      	movs	r3, #2
 800af6a:	e03d      	b.n	800afe8 <HAL_TIMEx_ConfigBreakDeadTime+0x184>
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	2201      	movs	r2, #1
 800af70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800af7a:	683b      	ldr	r3, [r7, #0]
 800af7c:	68db      	ldr	r3, [r3, #12]
 800af7e:	4313      	orrs	r3, r2
 800af80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800af88:	683b      	ldr	r3, [r7, #0]
 800af8a:	689b      	ldr	r3, [r3, #8]
 800af8c:	4313      	orrs	r3, r2
 800af8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	685b      	ldr	r3, [r3, #4]
 800af9a:	4313      	orrs	r3, r2
 800af9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	4313      	orrs	r3, r2
 800afaa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	691b      	ldr	r3, [r3, #16]
 800afb6:	4313      	orrs	r3, r2
 800afb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	695b      	ldr	r3, [r3, #20]
 800afc4:	4313      	orrs	r3, r2
 800afc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	69db      	ldr	r3, [r3, #28]
 800afd2:	4313      	orrs	r3, r2
 800afd4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	68fa      	ldr	r2, [r7, #12]
 800afdc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	2200      	movs	r2, #0
 800afe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800afe6:	2300      	movs	r3, #0
}
 800afe8:	4618      	mov	r0, r3
 800afea:	3710      	adds	r7, #16
 800afec:	46bd      	mov	sp, r7
 800afee:	bd80      	pop	{r7, pc}
 800aff0:	40010000 	.word	0x40010000
 800aff4:	40010400 	.word	0x40010400
 800aff8:	0800dd7c 	.word	0x0800dd7c

0800affc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800affc:	b580      	push	{r7, lr}
 800affe:	b082      	sub	sp, #8
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d101      	bne.n	800b00e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b00a:	2301      	movs	r3, #1
 800b00c:	e0be      	b.n	800b18c <HAL_UART_Init+0x190>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	699b      	ldr	r3, [r3, #24]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d031      	beq.n	800b07a <HAL_UART_Init+0x7e>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	4a5e      	ldr	r2, [pc, #376]	; (800b194 <HAL_UART_Init+0x198>)
 800b01c:	4293      	cmp	r3, r2
 800b01e:	d013      	beq.n	800b048 <HAL_UART_Init+0x4c>
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	4a5c      	ldr	r2, [pc, #368]	; (800b198 <HAL_UART_Init+0x19c>)
 800b026:	4293      	cmp	r3, r2
 800b028:	d00e      	beq.n	800b048 <HAL_UART_Init+0x4c>
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	4a5b      	ldr	r2, [pc, #364]	; (800b19c <HAL_UART_Init+0x1a0>)
 800b030:	4293      	cmp	r3, r2
 800b032:	d009      	beq.n	800b048 <HAL_UART_Init+0x4c>
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	4a59      	ldr	r2, [pc, #356]	; (800b1a0 <HAL_UART_Init+0x1a4>)
 800b03a:	4293      	cmp	r3, r2
 800b03c:	d004      	beq.n	800b048 <HAL_UART_Init+0x4c>
 800b03e:	f240 114b 	movw	r1, #331	; 0x14b
 800b042:	4858      	ldr	r0, [pc, #352]	; (800b1a4 <HAL_UART_Init+0x1a8>)
 800b044:	f7f7 fdf3 	bl	8002c2e <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	699b      	ldr	r3, [r3, #24]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d041      	beq.n	800b0d4 <HAL_UART_Init+0xd8>
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	699b      	ldr	r3, [r3, #24]
 800b054:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b058:	d03c      	beq.n	800b0d4 <HAL_UART_Init+0xd8>
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	699b      	ldr	r3, [r3, #24]
 800b05e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b062:	d037      	beq.n	800b0d4 <HAL_UART_Init+0xd8>
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	699b      	ldr	r3, [r3, #24]
 800b068:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b06c:	d032      	beq.n	800b0d4 <HAL_UART_Init+0xd8>
 800b06e:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800b072:	484c      	ldr	r0, [pc, #304]	; (800b1a4 <HAL_UART_Init+0x1a8>)
 800b074:	f7f7 fddb 	bl	8002c2e <assert_failed>
 800b078:	e02c      	b.n	800b0d4 <HAL_UART_Init+0xd8>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	4a45      	ldr	r2, [pc, #276]	; (800b194 <HAL_UART_Init+0x198>)
 800b080:	4293      	cmp	r3, r2
 800b082:	d027      	beq.n	800b0d4 <HAL_UART_Init+0xd8>
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	4a43      	ldr	r2, [pc, #268]	; (800b198 <HAL_UART_Init+0x19c>)
 800b08a:	4293      	cmp	r3, r2
 800b08c:	d022      	beq.n	800b0d4 <HAL_UART_Init+0xd8>
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	4a42      	ldr	r2, [pc, #264]	; (800b19c <HAL_UART_Init+0x1a0>)
 800b094:	4293      	cmp	r3, r2
 800b096:	d01d      	beq.n	800b0d4 <HAL_UART_Init+0xd8>
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	4a42      	ldr	r2, [pc, #264]	; (800b1a8 <HAL_UART_Init+0x1ac>)
 800b09e:	4293      	cmp	r3, r2
 800b0a0:	d018      	beq.n	800b0d4 <HAL_UART_Init+0xd8>
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	4a41      	ldr	r2, [pc, #260]	; (800b1ac <HAL_UART_Init+0x1b0>)
 800b0a8:	4293      	cmp	r3, r2
 800b0aa:	d013      	beq.n	800b0d4 <HAL_UART_Init+0xd8>
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	4a3b      	ldr	r2, [pc, #236]	; (800b1a0 <HAL_UART_Init+0x1a4>)
 800b0b2:	4293      	cmp	r3, r2
 800b0b4:	d00e      	beq.n	800b0d4 <HAL_UART_Init+0xd8>
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	4a3d      	ldr	r2, [pc, #244]	; (800b1b0 <HAL_UART_Init+0x1b4>)
 800b0bc:	4293      	cmp	r3, r2
 800b0be:	d009      	beq.n	800b0d4 <HAL_UART_Init+0xd8>
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	4a3b      	ldr	r2, [pc, #236]	; (800b1b4 <HAL_UART_Init+0x1b8>)
 800b0c6:	4293      	cmp	r3, r2
 800b0c8:	d004      	beq.n	800b0d4 <HAL_UART_Init+0xd8>
 800b0ca:	f44f 71a8 	mov.w	r1, #336	; 0x150
 800b0ce:	4835      	ldr	r0, [pc, #212]	; (800b1a4 <HAL_UART_Init+0x1a8>)
 800b0d0:	f7f7 fdad 	bl	8002c2e <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	689b      	ldr	r3, [r3, #8]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d009      	beq.n	800b0f0 <HAL_UART_Init+0xf4>
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	689b      	ldr	r3, [r3, #8]
 800b0e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b0e4:	d004      	beq.n	800b0f0 <HAL_UART_Init+0xf4>
 800b0e6:	f44f 71a9 	mov.w	r1, #338	; 0x152
 800b0ea:	482e      	ldr	r0, [pc, #184]	; (800b1a4 <HAL_UART_Init+0x1a8>)
 800b0ec:	f7f7 fd9f 	bl	8002c2e <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	69db      	ldr	r3, [r3, #28]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d009      	beq.n	800b10c <HAL_UART_Init+0x110>
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	69db      	ldr	r3, [r3, #28]
 800b0fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b100:	d004      	beq.n	800b10c <HAL_UART_Init+0x110>
 800b102:	f240 1153 	movw	r1, #339	; 0x153
 800b106:	4827      	ldr	r0, [pc, #156]	; (800b1a4 <HAL_UART_Init+0x1a8>)
 800b108:	f7f7 fd91 	bl	8002c2e <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b112:	b2db      	uxtb	r3, r3
 800b114:	2b00      	cmp	r3, #0
 800b116:	d106      	bne.n	800b126 <HAL_UART_Init+0x12a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	2200      	movs	r2, #0
 800b11c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b120:	6878      	ldr	r0, [r7, #4]
 800b122:	f7f8 fda9 	bl	8003c78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2224      	movs	r2, #36	; 0x24
 800b12a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	68da      	ldr	r2, [r3, #12]
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b13c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b13e:	6878      	ldr	r0, [r7, #4]
 800b140:	f000 fa72 	bl	800b628 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	691a      	ldr	r2, [r3, #16]
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b152:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	695a      	ldr	r2, [r3, #20]
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b162:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	68da      	ldr	r2, [r3, #12]
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b172:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2200      	movs	r2, #0
 800b178:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	2220      	movs	r2, #32
 800b17e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	2220      	movs	r2, #32
 800b186:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800b18a:	2300      	movs	r3, #0
}
 800b18c:	4618      	mov	r0, r3
 800b18e:	3708      	adds	r7, #8
 800b190:	46bd      	mov	sp, r7
 800b192:	bd80      	pop	{r7, pc}
 800b194:	40011000 	.word	0x40011000
 800b198:	40004400 	.word	0x40004400
 800b19c:	40004800 	.word	0x40004800
 800b1a0:	40011400 	.word	0x40011400
 800b1a4:	0800ddb8 	.word	0x0800ddb8
 800b1a8:	40004c00 	.word	0x40004c00
 800b1ac:	40005000 	.word	0x40005000
 800b1b0:	40007800 	.word	0x40007800
 800b1b4:	40007c00 	.word	0x40007c00

0800b1b8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b088      	sub	sp, #32
 800b1bc:	af02      	add	r7, sp, #8
 800b1be:	60f8      	str	r0, [r7, #12]
 800b1c0:	60b9      	str	r1, [r7, #8]
 800b1c2:	603b      	str	r3, [r7, #0]
 800b1c4:	4613      	mov	r3, r2
 800b1c6:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b1d2:	b2db      	uxtb	r3, r3
 800b1d4:	2b20      	cmp	r3, #32
 800b1d6:	f040 8083 	bne.w	800b2e0 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d002      	beq.n	800b1e6 <HAL_UART_Transmit+0x2e>
 800b1e0:	88fb      	ldrh	r3, [r7, #6]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d101      	bne.n	800b1ea <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800b1e6:	2301      	movs	r3, #1
 800b1e8:	e07b      	b.n	800b2e2 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b1f0:	2b01      	cmp	r3, #1
 800b1f2:	d101      	bne.n	800b1f8 <HAL_UART_Transmit+0x40>
 800b1f4:	2302      	movs	r3, #2
 800b1f6:	e074      	b.n	800b2e2 <HAL_UART_Transmit+0x12a>
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	2201      	movs	r2, #1
 800b1fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	2200      	movs	r2, #0
 800b204:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	2221      	movs	r2, #33	; 0x21
 800b20a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800b20e:	f7f8 fe67 	bl	8003ee0 <HAL_GetTick>
 800b212:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	88fa      	ldrh	r2, [r7, #6]
 800b218:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	88fa      	ldrh	r2, [r7, #6]
 800b21e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	2200      	movs	r2, #0
 800b224:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800b228:	e042      	b.n	800b2b0 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b22e:	b29b      	uxth	r3, r3
 800b230:	3b01      	subs	r3, #1
 800b232:	b29a      	uxth	r2, r3
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	689b      	ldr	r3, [r3, #8]
 800b23c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b240:	d122      	bne.n	800b288 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	9300      	str	r3, [sp, #0]
 800b246:	697b      	ldr	r3, [r7, #20]
 800b248:	2200      	movs	r2, #0
 800b24a:	2180      	movs	r1, #128	; 0x80
 800b24c:	68f8      	ldr	r0, [r7, #12]
 800b24e:	f000 f96d 	bl	800b52c <UART_WaitOnFlagUntilTimeout>
 800b252:	4603      	mov	r3, r0
 800b254:	2b00      	cmp	r3, #0
 800b256:	d001      	beq.n	800b25c <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800b258:	2303      	movs	r3, #3
 800b25a:	e042      	b.n	800b2e2 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800b25c:	68bb      	ldr	r3, [r7, #8]
 800b25e:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800b260:	693b      	ldr	r3, [r7, #16]
 800b262:	881b      	ldrh	r3, [r3, #0]
 800b264:	461a      	mov	r2, r3
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b26e:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	691b      	ldr	r3, [r3, #16]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d103      	bne.n	800b280 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	3302      	adds	r3, #2
 800b27c:	60bb      	str	r3, [r7, #8]
 800b27e:	e017      	b.n	800b2b0 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800b280:	68bb      	ldr	r3, [r7, #8]
 800b282:	3301      	adds	r3, #1
 800b284:	60bb      	str	r3, [r7, #8]
 800b286:	e013      	b.n	800b2b0 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b288:	683b      	ldr	r3, [r7, #0]
 800b28a:	9300      	str	r3, [sp, #0]
 800b28c:	697b      	ldr	r3, [r7, #20]
 800b28e:	2200      	movs	r2, #0
 800b290:	2180      	movs	r1, #128	; 0x80
 800b292:	68f8      	ldr	r0, [r7, #12]
 800b294:	f000 f94a 	bl	800b52c <UART_WaitOnFlagUntilTimeout>
 800b298:	4603      	mov	r3, r0
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d001      	beq.n	800b2a2 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800b29e:	2303      	movs	r3, #3
 800b2a0:	e01f      	b.n	800b2e2 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	1c5a      	adds	r2, r3, #1
 800b2a6:	60ba      	str	r2, [r7, #8]
 800b2a8:	781a      	ldrb	r2, [r3, #0]
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b2b4:	b29b      	uxth	r3, r3
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d1b7      	bne.n	800b22a <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	9300      	str	r3, [sp, #0]
 800b2be:	697b      	ldr	r3, [r7, #20]
 800b2c0:	2200      	movs	r2, #0
 800b2c2:	2140      	movs	r1, #64	; 0x40
 800b2c4:	68f8      	ldr	r0, [r7, #12]
 800b2c6:	f000 f931 	bl	800b52c <UART_WaitOnFlagUntilTimeout>
 800b2ca:	4603      	mov	r3, r0
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d001      	beq.n	800b2d4 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800b2d0:	2303      	movs	r3, #3
 800b2d2:	e006      	b.n	800b2e2 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	2220      	movs	r2, #32
 800b2d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800b2dc:	2300      	movs	r3, #0
 800b2de:	e000      	b.n	800b2e2 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800b2e0:	2302      	movs	r3, #2
  }
}
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	3718      	adds	r7, #24
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	bd80      	pop	{r7, pc}
	...

0800b2ec <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b086      	sub	sp, #24
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	60f8      	str	r0, [r7, #12]
 800b2f4:	60b9      	str	r1, [r7, #8]
 800b2f6:	4613      	mov	r3, r2
 800b2f8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b300:	b2db      	uxtb	r3, r3
 800b302:	2b20      	cmp	r3, #32
 800b304:	d166      	bne.n	800b3d4 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d002      	beq.n	800b312 <HAL_UART_Receive_DMA+0x26>
 800b30c:	88fb      	ldrh	r3, [r7, #6]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d101      	bne.n	800b316 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800b312:	2301      	movs	r3, #1
 800b314:	e05f      	b.n	800b3d6 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b31c:	2b01      	cmp	r3, #1
 800b31e:	d101      	bne.n	800b324 <HAL_UART_Receive_DMA+0x38>
 800b320:	2302      	movs	r3, #2
 800b322:	e058      	b.n	800b3d6 <HAL_UART_Receive_DMA+0xea>
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	2201      	movs	r2, #1
 800b328:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800b32c:	68ba      	ldr	r2, [r7, #8]
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	88fa      	ldrh	r2, [r7, #6]
 800b336:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	2200      	movs	r2, #0
 800b33c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	2222      	movs	r2, #34	; 0x22
 800b342:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b34a:	4a25      	ldr	r2, [pc, #148]	; (800b3e0 <HAL_UART_Receive_DMA+0xf4>)
 800b34c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b352:	4a24      	ldr	r2, [pc, #144]	; (800b3e4 <HAL_UART_Receive_DMA+0xf8>)
 800b354:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b35a:	4a23      	ldr	r2, [pc, #140]	; (800b3e8 <HAL_UART_Receive_DMA+0xfc>)
 800b35c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b362:	2200      	movs	r2, #0
 800b364:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800b366:	f107 0308 	add.w	r3, r7, #8
 800b36a:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	3304      	adds	r3, #4
 800b376:	4619      	mov	r1, r3
 800b378:	697b      	ldr	r3, [r7, #20]
 800b37a:	681a      	ldr	r2, [r3, #0]
 800b37c:	88fb      	ldrh	r3, [r7, #6]
 800b37e:	f7fa f9b5 	bl	80056ec <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800b382:	2300      	movs	r3, #0
 800b384:	613b      	str	r3, [r7, #16]
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	613b      	str	r3, [r7, #16]
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	685b      	ldr	r3, [r3, #4]
 800b394:	613b      	str	r3, [r7, #16]
 800b396:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	2200      	movs	r2, #0
 800b39c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	68da      	ldr	r2, [r3, #12]
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b3ae:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	695a      	ldr	r2, [r3, #20]
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f042 0201 	orr.w	r2, r2, #1
 800b3be:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	695a      	ldr	r2, [r3, #20]
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b3ce:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800b3d0:	2300      	movs	r3, #0
 800b3d2:	e000      	b.n	800b3d6 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800b3d4:	2302      	movs	r3, #2
  }
}
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	3718      	adds	r7, #24
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	bd80      	pop	{r7, pc}
 800b3de:	bf00      	nop
 800b3e0:	0800b415 	.word	0x0800b415
 800b3e4:	0800b47d 	.word	0x0800b47d
 800b3e8:	0800b499 	.word	0x0800b499

0800b3ec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b3ec:	b480      	push	{r7}
 800b3ee:	b083      	sub	sp, #12
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800b3f4:	bf00      	nop
 800b3f6:	370c      	adds	r7, #12
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fe:	4770      	bx	lr

0800b400 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b400:	b480      	push	{r7}
 800b402:	b083      	sub	sp, #12
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b408:	bf00      	nop
 800b40a:	370c      	adds	r7, #12
 800b40c:	46bd      	mov	sp, r7
 800b40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b412:	4770      	bx	lr

0800b414 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b084      	sub	sp, #16
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b420:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d11e      	bne.n	800b46e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	2200      	movs	r2, #0
 800b434:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	68da      	ldr	r2, [r3, #12]
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b444:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	695a      	ldr	r2, [r3, #20]
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f022 0201 	bic.w	r2, r2, #1
 800b454:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	695a      	ldr	r2, [r3, #20]
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b464:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	2220      	movs	r2, #32
 800b46a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800b46e:	68f8      	ldr	r0, [r7, #12]
 800b470:	f7f7 fa2a 	bl	80028c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b474:	bf00      	nop
 800b476:	3710      	adds	r7, #16
 800b478:	46bd      	mov	sp, r7
 800b47a:	bd80      	pop	{r7, pc}

0800b47c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b084      	sub	sp, #16
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b488:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800b48a:	68f8      	ldr	r0, [r7, #12]
 800b48c:	f7ff ffae 	bl	800b3ec <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b490:	bf00      	nop
 800b492:	3710      	adds	r7, #16
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}

0800b498 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b084      	sub	sp, #16
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4a8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	695b      	ldr	r3, [r3, #20]
 800b4b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b4b4:	2b80      	cmp	r3, #128	; 0x80
 800b4b6:	bf0c      	ite	eq
 800b4b8:	2301      	moveq	r3, #1
 800b4ba:	2300      	movne	r3, #0
 800b4bc:	b2db      	uxtb	r3, r3
 800b4be:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b4c0:	68bb      	ldr	r3, [r7, #8]
 800b4c2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b4c6:	b2db      	uxtb	r3, r3
 800b4c8:	2b21      	cmp	r3, #33	; 0x21
 800b4ca:	d108      	bne.n	800b4de <UART_DMAError+0x46>
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d005      	beq.n	800b4de <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b4d2:	68bb      	ldr	r3, [r7, #8]
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b4d8:	68b8      	ldr	r0, [r7, #8]
 800b4da:	f000 f871 	bl	800b5c0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b4de:	68bb      	ldr	r3, [r7, #8]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	695b      	ldr	r3, [r3, #20]
 800b4e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4e8:	2b40      	cmp	r3, #64	; 0x40
 800b4ea:	bf0c      	ite	eq
 800b4ec:	2301      	moveq	r3, #1
 800b4ee:	2300      	movne	r3, #0
 800b4f0:	b2db      	uxtb	r3, r3
 800b4f2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b4fa:	b2db      	uxtb	r3, r3
 800b4fc:	2b22      	cmp	r3, #34	; 0x22
 800b4fe:	d108      	bne.n	800b512 <UART_DMAError+0x7a>
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d005      	beq.n	800b512 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	2200      	movs	r2, #0
 800b50a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b50c:	68b8      	ldr	r0, [r7, #8]
 800b50e:	f000 f86d 	bl	800b5ec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b512:	68bb      	ldr	r3, [r7, #8]
 800b514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b516:	f043 0210 	orr.w	r2, r3, #16
 800b51a:	68bb      	ldr	r3, [r7, #8]
 800b51c:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b51e:	68b8      	ldr	r0, [r7, #8]
 800b520:	f7ff ff6e 	bl	800b400 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b524:	bf00      	nop
 800b526:	3710      	adds	r7, #16
 800b528:	46bd      	mov	sp, r7
 800b52a:	bd80      	pop	{r7, pc}

0800b52c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b084      	sub	sp, #16
 800b530:	af00      	add	r7, sp, #0
 800b532:	60f8      	str	r0, [r7, #12]
 800b534:	60b9      	str	r1, [r7, #8]
 800b536:	603b      	str	r3, [r7, #0]
 800b538:	4613      	mov	r3, r2
 800b53a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b53c:	e02c      	b.n	800b598 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b53e:	69bb      	ldr	r3, [r7, #24]
 800b540:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b544:	d028      	beq.n	800b598 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b546:	69bb      	ldr	r3, [r7, #24]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d007      	beq.n	800b55c <UART_WaitOnFlagUntilTimeout+0x30>
 800b54c:	f7f8 fcc8 	bl	8003ee0 <HAL_GetTick>
 800b550:	4602      	mov	r2, r0
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	1ad3      	subs	r3, r2, r3
 800b556:	69ba      	ldr	r2, [r7, #24]
 800b558:	429a      	cmp	r2, r3
 800b55a:	d21d      	bcs.n	800b598 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	68da      	ldr	r2, [r3, #12]
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b56a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	695a      	ldr	r2, [r3, #20]
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	f022 0201 	bic.w	r2, r2, #1
 800b57a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	2220      	movs	r2, #32
 800b580:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	2220      	movs	r2, #32
 800b588:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	2200      	movs	r2, #0
 800b590:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800b594:	2303      	movs	r3, #3
 800b596:	e00f      	b.n	800b5b8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	681a      	ldr	r2, [r3, #0]
 800b59e:	68bb      	ldr	r3, [r7, #8]
 800b5a0:	4013      	ands	r3, r2
 800b5a2:	68ba      	ldr	r2, [r7, #8]
 800b5a4:	429a      	cmp	r2, r3
 800b5a6:	bf0c      	ite	eq
 800b5a8:	2301      	moveq	r3, #1
 800b5aa:	2300      	movne	r3, #0
 800b5ac:	b2db      	uxtb	r3, r3
 800b5ae:	461a      	mov	r2, r3
 800b5b0:	79fb      	ldrb	r3, [r7, #7]
 800b5b2:	429a      	cmp	r2, r3
 800b5b4:	d0c3      	beq.n	800b53e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b5b6:	2300      	movs	r3, #0
}
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	3710      	adds	r7, #16
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	bd80      	pop	{r7, pc}

0800b5c0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b5c0:	b480      	push	{r7}
 800b5c2:	b083      	sub	sp, #12
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	68da      	ldr	r2, [r3, #12]
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800b5d6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	2220      	movs	r2, #32
 800b5dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800b5e0:	bf00      	nop
 800b5e2:	370c      	adds	r7, #12
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ea:	4770      	bx	lr

0800b5ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b5ec:	b480      	push	{r7}
 800b5ee:	b083      	sub	sp, #12
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	68da      	ldr	r2, [r3, #12]
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b602:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	695a      	ldr	r2, [r3, #20]
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	f022 0201 	bic.w	r2, r2, #1
 800b612:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	2220      	movs	r2, #32
 800b618:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800b61c:	bf00      	nop
 800b61e:	370c      	adds	r7, #12
 800b620:	46bd      	mov	sp, r7
 800b622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b626:	4770      	bx	lr

0800b628 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b62c:	b0bd      	sub	sp, #244	; 0xf4
 800b62e:	af00      	add	r7, sp, #0
 800b630:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800b634:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b638:	685a      	ldr	r2, [r3, #4]
 800b63a:	4bae      	ldr	r3, [pc, #696]	; (800b8f4 <UART_SetConfig+0x2cc>)
 800b63c:	429a      	cmp	r2, r3
 800b63e:	d904      	bls.n	800b64a <UART_SetConfig+0x22>
 800b640:	f640 31fb 	movw	r1, #3067	; 0xbfb
 800b644:	48ac      	ldr	r0, [pc, #688]	; (800b8f8 <UART_SetConfig+0x2d0>)
 800b646:	f7f7 faf2 	bl	8002c2e <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800b64a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b64e:	68db      	ldr	r3, [r3, #12]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d00a      	beq.n	800b66a <UART_SetConfig+0x42>
 800b654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b658:	68db      	ldr	r3, [r3, #12]
 800b65a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b65e:	d004      	beq.n	800b66a <UART_SetConfig+0x42>
 800b660:	f640 31fc 	movw	r1, #3068	; 0xbfc
 800b664:	48a4      	ldr	r0, [pc, #656]	; (800b8f8 <UART_SetConfig+0x2d0>)
 800b666:	f7f7 fae2 	bl	8002c2e <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800b66a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b66e:	691b      	ldr	r3, [r3, #16]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d010      	beq.n	800b696 <UART_SetConfig+0x6e>
 800b674:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b678:	691b      	ldr	r3, [r3, #16]
 800b67a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b67e:	d00a      	beq.n	800b696 <UART_SetConfig+0x6e>
 800b680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b684:	691b      	ldr	r3, [r3, #16]
 800b686:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800b68a:	d004      	beq.n	800b696 <UART_SetConfig+0x6e>
 800b68c:	f640 31fd 	movw	r1, #3069	; 0xbfd
 800b690:	4899      	ldr	r0, [pc, #612]	; (800b8f8 <UART_SetConfig+0x2d0>)
 800b692:	f7f7 facc 	bl	8002c2e <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800b696:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b69a:	695a      	ldr	r2, [r3, #20]
 800b69c:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800b6a0:	4013      	ands	r3, r2
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d104      	bne.n	800b6b0 <UART_SetConfig+0x88>
 800b6a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b6aa:	695b      	ldr	r3, [r3, #20]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d104      	bne.n	800b6ba <UART_SetConfig+0x92>
 800b6b0:	f640 31fe 	movw	r1, #3070	; 0xbfe
 800b6b4:	4890      	ldr	r0, [pc, #576]	; (800b8f8 <UART_SetConfig+0x2d0>)
 800b6b6:	f7f7 faba 	bl	8002c2e <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b6ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	691b      	ldr	r3, [r3, #16]
 800b6c2:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b6c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b6ca:	68d9      	ldr	r1, [r3, #12]
 800b6cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b6d0:	681a      	ldr	r2, [r3, #0]
 800b6d2:	ea40 0301 	orr.w	r3, r0, r1
 800b6d6:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b6d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b6dc:	689a      	ldr	r2, [r3, #8]
 800b6de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b6e2:	691b      	ldr	r3, [r3, #16]
 800b6e4:	431a      	orrs	r2, r3
 800b6e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b6ea:	695b      	ldr	r3, [r3, #20]
 800b6ec:	431a      	orrs	r2, r3
 800b6ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b6f2:	69db      	ldr	r3, [r3, #28]
 800b6f4:	4313      	orrs	r3, r2
 800b6f6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800b6fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	68db      	ldr	r3, [r3, #12]
 800b702:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b706:	f021 010c 	bic.w	r1, r1, #12
 800b70a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b70e:	681a      	ldr	r2, [r3, #0]
 800b710:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800b714:	430b      	orrs	r3, r1
 800b716:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b718:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	695b      	ldr	r3, [r3, #20]
 800b720:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b724:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b728:	6999      	ldr	r1, [r3, #24]
 800b72a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b72e:	681a      	ldr	r2, [r3, #0]
 800b730:	ea40 0301 	orr.w	r3, r0, r1
 800b734:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b73a:	69db      	ldr	r3, [r3, #28]
 800b73c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b740:	f040 81a9 	bne.w	800ba96 <UART_SetConfig+0x46e>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b744:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b748:	681a      	ldr	r2, [r3, #0]
 800b74a:	4b6c      	ldr	r3, [pc, #432]	; (800b8fc <UART_SetConfig+0x2d4>)
 800b74c:	429a      	cmp	r2, r3
 800b74e:	d006      	beq.n	800b75e <UART_SetConfig+0x136>
 800b750:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b754:	681a      	ldr	r2, [r3, #0]
 800b756:	4b6a      	ldr	r3, [pc, #424]	; (800b900 <UART_SetConfig+0x2d8>)
 800b758:	429a      	cmp	r2, r3
 800b75a:	f040 80d5 	bne.w	800b908 <UART_SetConfig+0x2e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b75e:	f7fc fd67 	bl	8008230 <HAL_RCC_GetPCLK2Freq>
 800b762:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b766:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b76a:	461c      	mov	r4, r3
 800b76c:	f04f 0500 	mov.w	r5, #0
 800b770:	4622      	mov	r2, r4
 800b772:	462b      	mov	r3, r5
 800b774:	1891      	adds	r1, r2, r2
 800b776:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800b77a:	415b      	adcs	r3, r3
 800b77c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b780:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800b784:	1912      	adds	r2, r2, r4
 800b786:	eb45 0303 	adc.w	r3, r5, r3
 800b78a:	f04f 0000 	mov.w	r0, #0
 800b78e:	f04f 0100 	mov.w	r1, #0
 800b792:	00d9      	lsls	r1, r3, #3
 800b794:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b798:	00d0      	lsls	r0, r2, #3
 800b79a:	4602      	mov	r2, r0
 800b79c:	460b      	mov	r3, r1
 800b79e:	1911      	adds	r1, r2, r4
 800b7a0:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800b7a4:	416b      	adcs	r3, r5
 800b7a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b7aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b7ae:	685b      	ldr	r3, [r3, #4]
 800b7b0:	461a      	mov	r2, r3
 800b7b2:	f04f 0300 	mov.w	r3, #0
 800b7b6:	1891      	adds	r1, r2, r2
 800b7b8:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800b7bc:	415b      	adcs	r3, r3
 800b7be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b7c2:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800b7c6:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800b7ca:	f7f5 fa15 	bl	8000bf8 <__aeabi_uldivmod>
 800b7ce:	4602      	mov	r2, r0
 800b7d0:	460b      	mov	r3, r1
 800b7d2:	4b4c      	ldr	r3, [pc, #304]	; (800b904 <UART_SetConfig+0x2dc>)
 800b7d4:	fba3 2302 	umull	r2, r3, r3, r2
 800b7d8:	095b      	lsrs	r3, r3, #5
 800b7da:	011e      	lsls	r6, r3, #4
 800b7dc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b7e0:	461c      	mov	r4, r3
 800b7e2:	f04f 0500 	mov.w	r5, #0
 800b7e6:	4622      	mov	r2, r4
 800b7e8:	462b      	mov	r3, r5
 800b7ea:	1891      	adds	r1, r2, r2
 800b7ec:	67b9      	str	r1, [r7, #120]	; 0x78
 800b7ee:	415b      	adcs	r3, r3
 800b7f0:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b7f2:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800b7f6:	1912      	adds	r2, r2, r4
 800b7f8:	eb45 0303 	adc.w	r3, r5, r3
 800b7fc:	f04f 0000 	mov.w	r0, #0
 800b800:	f04f 0100 	mov.w	r1, #0
 800b804:	00d9      	lsls	r1, r3, #3
 800b806:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b80a:	00d0      	lsls	r0, r2, #3
 800b80c:	4602      	mov	r2, r0
 800b80e:	460b      	mov	r3, r1
 800b810:	1911      	adds	r1, r2, r4
 800b812:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800b816:	416b      	adcs	r3, r5
 800b818:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b81c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b820:	685b      	ldr	r3, [r3, #4]
 800b822:	461a      	mov	r2, r3
 800b824:	f04f 0300 	mov.w	r3, #0
 800b828:	1891      	adds	r1, r2, r2
 800b82a:	6739      	str	r1, [r7, #112]	; 0x70
 800b82c:	415b      	adcs	r3, r3
 800b82e:	677b      	str	r3, [r7, #116]	; 0x74
 800b830:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800b834:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800b838:	f7f5 f9de 	bl	8000bf8 <__aeabi_uldivmod>
 800b83c:	4602      	mov	r2, r0
 800b83e:	460b      	mov	r3, r1
 800b840:	4b30      	ldr	r3, [pc, #192]	; (800b904 <UART_SetConfig+0x2dc>)
 800b842:	fba3 1302 	umull	r1, r3, r3, r2
 800b846:	095b      	lsrs	r3, r3, #5
 800b848:	2164      	movs	r1, #100	; 0x64
 800b84a:	fb01 f303 	mul.w	r3, r1, r3
 800b84e:	1ad3      	subs	r3, r2, r3
 800b850:	00db      	lsls	r3, r3, #3
 800b852:	3332      	adds	r3, #50	; 0x32
 800b854:	4a2b      	ldr	r2, [pc, #172]	; (800b904 <UART_SetConfig+0x2dc>)
 800b856:	fba2 2303 	umull	r2, r3, r2, r3
 800b85a:	095b      	lsrs	r3, r3, #5
 800b85c:	005b      	lsls	r3, r3, #1
 800b85e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b862:	441e      	add	r6, r3
 800b864:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b868:	4618      	mov	r0, r3
 800b86a:	f04f 0100 	mov.w	r1, #0
 800b86e:	4602      	mov	r2, r0
 800b870:	460b      	mov	r3, r1
 800b872:	1894      	adds	r4, r2, r2
 800b874:	66bc      	str	r4, [r7, #104]	; 0x68
 800b876:	415b      	adcs	r3, r3
 800b878:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b87a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800b87e:	1812      	adds	r2, r2, r0
 800b880:	eb41 0303 	adc.w	r3, r1, r3
 800b884:	f04f 0400 	mov.w	r4, #0
 800b888:	f04f 0500 	mov.w	r5, #0
 800b88c:	00dd      	lsls	r5, r3, #3
 800b88e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b892:	00d4      	lsls	r4, r2, #3
 800b894:	4622      	mov	r2, r4
 800b896:	462b      	mov	r3, r5
 800b898:	1814      	adds	r4, r2, r0
 800b89a:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800b89e:	414b      	adcs	r3, r1
 800b8a0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b8a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8a8:	685b      	ldr	r3, [r3, #4]
 800b8aa:	461a      	mov	r2, r3
 800b8ac:	f04f 0300 	mov.w	r3, #0
 800b8b0:	1891      	adds	r1, r2, r2
 800b8b2:	6639      	str	r1, [r7, #96]	; 0x60
 800b8b4:	415b      	adcs	r3, r3
 800b8b6:	667b      	str	r3, [r7, #100]	; 0x64
 800b8b8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800b8bc:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b8c0:	f7f5 f99a 	bl	8000bf8 <__aeabi_uldivmod>
 800b8c4:	4602      	mov	r2, r0
 800b8c6:	460b      	mov	r3, r1
 800b8c8:	4b0e      	ldr	r3, [pc, #56]	; (800b904 <UART_SetConfig+0x2dc>)
 800b8ca:	fba3 1302 	umull	r1, r3, r3, r2
 800b8ce:	095b      	lsrs	r3, r3, #5
 800b8d0:	2164      	movs	r1, #100	; 0x64
 800b8d2:	fb01 f303 	mul.w	r3, r1, r3
 800b8d6:	1ad3      	subs	r3, r2, r3
 800b8d8:	00db      	lsls	r3, r3, #3
 800b8da:	3332      	adds	r3, #50	; 0x32
 800b8dc:	4a09      	ldr	r2, [pc, #36]	; (800b904 <UART_SetConfig+0x2dc>)
 800b8de:	fba2 2303 	umull	r2, r3, r2, r3
 800b8e2:	095b      	lsrs	r3, r3, #5
 800b8e4:	f003 0207 	and.w	r2, r3, #7
 800b8e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	4432      	add	r2, r6
 800b8f0:	609a      	str	r2, [r3, #8]
 800b8f2:	e277      	b.n	800bde4 <UART_SetConfig+0x7bc>
 800b8f4:	00a037a0 	.word	0x00a037a0
 800b8f8:	0800ddb8 	.word	0x0800ddb8
 800b8fc:	40011000 	.word	0x40011000
 800b900:	40011400 	.word	0x40011400
 800b904:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b908:	f7fc fc7e 	bl	8008208 <HAL_RCC_GetPCLK1Freq>
 800b90c:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b910:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b914:	461c      	mov	r4, r3
 800b916:	f04f 0500 	mov.w	r5, #0
 800b91a:	4622      	mov	r2, r4
 800b91c:	462b      	mov	r3, r5
 800b91e:	1891      	adds	r1, r2, r2
 800b920:	65b9      	str	r1, [r7, #88]	; 0x58
 800b922:	415b      	adcs	r3, r3
 800b924:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b926:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b92a:	1912      	adds	r2, r2, r4
 800b92c:	eb45 0303 	adc.w	r3, r5, r3
 800b930:	f04f 0000 	mov.w	r0, #0
 800b934:	f04f 0100 	mov.w	r1, #0
 800b938:	00d9      	lsls	r1, r3, #3
 800b93a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b93e:	00d0      	lsls	r0, r2, #3
 800b940:	4602      	mov	r2, r0
 800b942:	460b      	mov	r3, r1
 800b944:	1911      	adds	r1, r2, r4
 800b946:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800b94a:	416b      	adcs	r3, r5
 800b94c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b950:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b954:	685b      	ldr	r3, [r3, #4]
 800b956:	461a      	mov	r2, r3
 800b958:	f04f 0300 	mov.w	r3, #0
 800b95c:	1891      	adds	r1, r2, r2
 800b95e:	6539      	str	r1, [r7, #80]	; 0x50
 800b960:	415b      	adcs	r3, r3
 800b962:	657b      	str	r3, [r7, #84]	; 0x54
 800b964:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b968:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800b96c:	f7f5 f944 	bl	8000bf8 <__aeabi_uldivmod>
 800b970:	4602      	mov	r2, r0
 800b972:	460b      	mov	r3, r1
 800b974:	4bb3      	ldr	r3, [pc, #716]	; (800bc44 <UART_SetConfig+0x61c>)
 800b976:	fba3 2302 	umull	r2, r3, r3, r2
 800b97a:	095b      	lsrs	r3, r3, #5
 800b97c:	011e      	lsls	r6, r3, #4
 800b97e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b982:	461c      	mov	r4, r3
 800b984:	f04f 0500 	mov.w	r5, #0
 800b988:	4622      	mov	r2, r4
 800b98a:	462b      	mov	r3, r5
 800b98c:	1891      	adds	r1, r2, r2
 800b98e:	64b9      	str	r1, [r7, #72]	; 0x48
 800b990:	415b      	adcs	r3, r3
 800b992:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b994:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b998:	1912      	adds	r2, r2, r4
 800b99a:	eb45 0303 	adc.w	r3, r5, r3
 800b99e:	f04f 0000 	mov.w	r0, #0
 800b9a2:	f04f 0100 	mov.w	r1, #0
 800b9a6:	00d9      	lsls	r1, r3, #3
 800b9a8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b9ac:	00d0      	lsls	r0, r2, #3
 800b9ae:	4602      	mov	r2, r0
 800b9b0:	460b      	mov	r3, r1
 800b9b2:	1911      	adds	r1, r2, r4
 800b9b4:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800b9b8:	416b      	adcs	r3, r5
 800b9ba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b9be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b9c2:	685b      	ldr	r3, [r3, #4]
 800b9c4:	461a      	mov	r2, r3
 800b9c6:	f04f 0300 	mov.w	r3, #0
 800b9ca:	1891      	adds	r1, r2, r2
 800b9cc:	6439      	str	r1, [r7, #64]	; 0x40
 800b9ce:	415b      	adcs	r3, r3
 800b9d0:	647b      	str	r3, [r7, #68]	; 0x44
 800b9d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b9d6:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800b9da:	f7f5 f90d 	bl	8000bf8 <__aeabi_uldivmod>
 800b9de:	4602      	mov	r2, r0
 800b9e0:	460b      	mov	r3, r1
 800b9e2:	4b98      	ldr	r3, [pc, #608]	; (800bc44 <UART_SetConfig+0x61c>)
 800b9e4:	fba3 1302 	umull	r1, r3, r3, r2
 800b9e8:	095b      	lsrs	r3, r3, #5
 800b9ea:	2164      	movs	r1, #100	; 0x64
 800b9ec:	fb01 f303 	mul.w	r3, r1, r3
 800b9f0:	1ad3      	subs	r3, r2, r3
 800b9f2:	00db      	lsls	r3, r3, #3
 800b9f4:	3332      	adds	r3, #50	; 0x32
 800b9f6:	4a93      	ldr	r2, [pc, #588]	; (800bc44 <UART_SetConfig+0x61c>)
 800b9f8:	fba2 2303 	umull	r2, r3, r2, r3
 800b9fc:	095b      	lsrs	r3, r3, #5
 800b9fe:	005b      	lsls	r3, r3, #1
 800ba00:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ba04:	441e      	add	r6, r3
 800ba06:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	f04f 0100 	mov.w	r1, #0
 800ba10:	4602      	mov	r2, r0
 800ba12:	460b      	mov	r3, r1
 800ba14:	1894      	adds	r4, r2, r2
 800ba16:	63bc      	str	r4, [r7, #56]	; 0x38
 800ba18:	415b      	adcs	r3, r3
 800ba1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ba1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ba20:	1812      	adds	r2, r2, r0
 800ba22:	eb41 0303 	adc.w	r3, r1, r3
 800ba26:	f04f 0400 	mov.w	r4, #0
 800ba2a:	f04f 0500 	mov.w	r5, #0
 800ba2e:	00dd      	lsls	r5, r3, #3
 800ba30:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ba34:	00d4      	lsls	r4, r2, #3
 800ba36:	4622      	mov	r2, r4
 800ba38:	462b      	mov	r3, r5
 800ba3a:	1814      	adds	r4, r2, r0
 800ba3c:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800ba40:	414b      	adcs	r3, r1
 800ba42:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ba46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba4a:	685b      	ldr	r3, [r3, #4]
 800ba4c:	461a      	mov	r2, r3
 800ba4e:	f04f 0300 	mov.w	r3, #0
 800ba52:	1891      	adds	r1, r2, r2
 800ba54:	6339      	str	r1, [r7, #48]	; 0x30
 800ba56:	415b      	adcs	r3, r3
 800ba58:	637b      	str	r3, [r7, #52]	; 0x34
 800ba5a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ba5e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800ba62:	f7f5 f8c9 	bl	8000bf8 <__aeabi_uldivmod>
 800ba66:	4602      	mov	r2, r0
 800ba68:	460b      	mov	r3, r1
 800ba6a:	4b76      	ldr	r3, [pc, #472]	; (800bc44 <UART_SetConfig+0x61c>)
 800ba6c:	fba3 1302 	umull	r1, r3, r3, r2
 800ba70:	095b      	lsrs	r3, r3, #5
 800ba72:	2164      	movs	r1, #100	; 0x64
 800ba74:	fb01 f303 	mul.w	r3, r1, r3
 800ba78:	1ad3      	subs	r3, r2, r3
 800ba7a:	00db      	lsls	r3, r3, #3
 800ba7c:	3332      	adds	r3, #50	; 0x32
 800ba7e:	4a71      	ldr	r2, [pc, #452]	; (800bc44 <UART_SetConfig+0x61c>)
 800ba80:	fba2 2303 	umull	r2, r3, r2, r3
 800ba84:	095b      	lsrs	r3, r3, #5
 800ba86:	f003 0207 	and.w	r2, r3, #7
 800ba8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	4432      	add	r2, r6
 800ba92:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800ba94:	e1a6      	b.n	800bde4 <UART_SetConfig+0x7bc>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ba96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba9a:	681a      	ldr	r2, [r3, #0]
 800ba9c:	4b6a      	ldr	r3, [pc, #424]	; (800bc48 <UART_SetConfig+0x620>)
 800ba9e:	429a      	cmp	r2, r3
 800baa0:	d006      	beq.n	800bab0 <UART_SetConfig+0x488>
 800baa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800baa6:	681a      	ldr	r2, [r3, #0]
 800baa8:	4b68      	ldr	r3, [pc, #416]	; (800bc4c <UART_SetConfig+0x624>)
 800baaa:	429a      	cmp	r2, r3
 800baac:	f040 80d0 	bne.w	800bc50 <UART_SetConfig+0x628>
      pclk = HAL_RCC_GetPCLK2Freq();
 800bab0:	f7fc fbbe 	bl	8008230 <HAL_RCC_GetPCLK2Freq>
 800bab4:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bab8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800babc:	461c      	mov	r4, r3
 800babe:	f04f 0500 	mov.w	r5, #0
 800bac2:	4622      	mov	r2, r4
 800bac4:	462b      	mov	r3, r5
 800bac6:	1891      	adds	r1, r2, r2
 800bac8:	62b9      	str	r1, [r7, #40]	; 0x28
 800baca:	415b      	adcs	r3, r3
 800bacc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bace:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800bad2:	1912      	adds	r2, r2, r4
 800bad4:	eb45 0303 	adc.w	r3, r5, r3
 800bad8:	f04f 0000 	mov.w	r0, #0
 800badc:	f04f 0100 	mov.w	r1, #0
 800bae0:	00d9      	lsls	r1, r3, #3
 800bae2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800bae6:	00d0      	lsls	r0, r2, #3
 800bae8:	4602      	mov	r2, r0
 800baea:	460b      	mov	r3, r1
 800baec:	eb12 0a04 	adds.w	sl, r2, r4
 800baf0:	eb43 0b05 	adc.w	fp, r3, r5
 800baf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800baf8:	685b      	ldr	r3, [r3, #4]
 800bafa:	4618      	mov	r0, r3
 800bafc:	f04f 0100 	mov.w	r1, #0
 800bb00:	f04f 0200 	mov.w	r2, #0
 800bb04:	f04f 0300 	mov.w	r3, #0
 800bb08:	008b      	lsls	r3, r1, #2
 800bb0a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bb0e:	0082      	lsls	r2, r0, #2
 800bb10:	4650      	mov	r0, sl
 800bb12:	4659      	mov	r1, fp
 800bb14:	f7f5 f870 	bl	8000bf8 <__aeabi_uldivmod>
 800bb18:	4602      	mov	r2, r0
 800bb1a:	460b      	mov	r3, r1
 800bb1c:	4b49      	ldr	r3, [pc, #292]	; (800bc44 <UART_SetConfig+0x61c>)
 800bb1e:	fba3 2302 	umull	r2, r3, r3, r2
 800bb22:	095b      	lsrs	r3, r3, #5
 800bb24:	011e      	lsls	r6, r3, #4
 800bb26:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	f04f 0100 	mov.w	r1, #0
 800bb30:	4602      	mov	r2, r0
 800bb32:	460b      	mov	r3, r1
 800bb34:	1894      	adds	r4, r2, r2
 800bb36:	623c      	str	r4, [r7, #32]
 800bb38:	415b      	adcs	r3, r3
 800bb3a:	627b      	str	r3, [r7, #36]	; 0x24
 800bb3c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bb40:	1812      	adds	r2, r2, r0
 800bb42:	eb41 0303 	adc.w	r3, r1, r3
 800bb46:	f04f 0400 	mov.w	r4, #0
 800bb4a:	f04f 0500 	mov.w	r5, #0
 800bb4e:	00dd      	lsls	r5, r3, #3
 800bb50:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800bb54:	00d4      	lsls	r4, r2, #3
 800bb56:	4622      	mov	r2, r4
 800bb58:	462b      	mov	r3, r5
 800bb5a:	1814      	adds	r4, r2, r0
 800bb5c:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800bb60:	414b      	adcs	r3, r1
 800bb62:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800bb66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb6a:	685b      	ldr	r3, [r3, #4]
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	f04f 0100 	mov.w	r1, #0
 800bb72:	f04f 0200 	mov.w	r2, #0
 800bb76:	f04f 0300 	mov.w	r3, #0
 800bb7a:	008b      	lsls	r3, r1, #2
 800bb7c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bb80:	0082      	lsls	r2, r0, #2
 800bb82:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800bb86:	f7f5 f837 	bl	8000bf8 <__aeabi_uldivmod>
 800bb8a:	4602      	mov	r2, r0
 800bb8c:	460b      	mov	r3, r1
 800bb8e:	4b2d      	ldr	r3, [pc, #180]	; (800bc44 <UART_SetConfig+0x61c>)
 800bb90:	fba3 1302 	umull	r1, r3, r3, r2
 800bb94:	095b      	lsrs	r3, r3, #5
 800bb96:	2164      	movs	r1, #100	; 0x64
 800bb98:	fb01 f303 	mul.w	r3, r1, r3
 800bb9c:	1ad3      	subs	r3, r2, r3
 800bb9e:	011b      	lsls	r3, r3, #4
 800bba0:	3332      	adds	r3, #50	; 0x32
 800bba2:	4a28      	ldr	r2, [pc, #160]	; (800bc44 <UART_SetConfig+0x61c>)
 800bba4:	fba2 2303 	umull	r2, r3, r2, r3
 800bba8:	095b      	lsrs	r3, r3, #5
 800bbaa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bbae:	441e      	add	r6, r3
 800bbb0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	f04f 0100 	mov.w	r1, #0
 800bbba:	4602      	mov	r2, r0
 800bbbc:	460b      	mov	r3, r1
 800bbbe:	1894      	adds	r4, r2, r2
 800bbc0:	61bc      	str	r4, [r7, #24]
 800bbc2:	415b      	adcs	r3, r3
 800bbc4:	61fb      	str	r3, [r7, #28]
 800bbc6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bbca:	1812      	adds	r2, r2, r0
 800bbcc:	eb41 0303 	adc.w	r3, r1, r3
 800bbd0:	f04f 0400 	mov.w	r4, #0
 800bbd4:	f04f 0500 	mov.w	r5, #0
 800bbd8:	00dd      	lsls	r5, r3, #3
 800bbda:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800bbde:	00d4      	lsls	r4, r2, #3
 800bbe0:	4622      	mov	r2, r4
 800bbe2:	462b      	mov	r3, r5
 800bbe4:	1814      	adds	r4, r2, r0
 800bbe6:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 800bbea:	414b      	adcs	r3, r1
 800bbec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800bbf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bbf4:	685b      	ldr	r3, [r3, #4]
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	f04f 0100 	mov.w	r1, #0
 800bbfc:	f04f 0200 	mov.w	r2, #0
 800bc00:	f04f 0300 	mov.w	r3, #0
 800bc04:	008b      	lsls	r3, r1, #2
 800bc06:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bc0a:	0082      	lsls	r2, r0, #2
 800bc0c:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800bc10:	f7f4 fff2 	bl	8000bf8 <__aeabi_uldivmod>
 800bc14:	4602      	mov	r2, r0
 800bc16:	460b      	mov	r3, r1
 800bc18:	4b0a      	ldr	r3, [pc, #40]	; (800bc44 <UART_SetConfig+0x61c>)
 800bc1a:	fba3 1302 	umull	r1, r3, r3, r2
 800bc1e:	095b      	lsrs	r3, r3, #5
 800bc20:	2164      	movs	r1, #100	; 0x64
 800bc22:	fb01 f303 	mul.w	r3, r1, r3
 800bc26:	1ad3      	subs	r3, r2, r3
 800bc28:	011b      	lsls	r3, r3, #4
 800bc2a:	3332      	adds	r3, #50	; 0x32
 800bc2c:	4a05      	ldr	r2, [pc, #20]	; (800bc44 <UART_SetConfig+0x61c>)
 800bc2e:	fba2 2303 	umull	r2, r3, r2, r3
 800bc32:	095b      	lsrs	r3, r3, #5
 800bc34:	f003 020f 	and.w	r2, r3, #15
 800bc38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	4432      	add	r2, r6
 800bc40:	609a      	str	r2, [r3, #8]
 800bc42:	e0cf      	b.n	800bde4 <UART_SetConfig+0x7bc>
 800bc44:	51eb851f 	.word	0x51eb851f
 800bc48:	40011000 	.word	0x40011000
 800bc4c:	40011400 	.word	0x40011400
      pclk = HAL_RCC_GetPCLK1Freq();
 800bc50:	f7fc fada 	bl	8008208 <HAL_RCC_GetPCLK1Freq>
 800bc54:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bc58:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bc5c:	461c      	mov	r4, r3
 800bc5e:	f04f 0500 	mov.w	r5, #0
 800bc62:	4622      	mov	r2, r4
 800bc64:	462b      	mov	r3, r5
 800bc66:	1891      	adds	r1, r2, r2
 800bc68:	6139      	str	r1, [r7, #16]
 800bc6a:	415b      	adcs	r3, r3
 800bc6c:	617b      	str	r3, [r7, #20]
 800bc6e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bc72:	1912      	adds	r2, r2, r4
 800bc74:	eb45 0303 	adc.w	r3, r5, r3
 800bc78:	f04f 0000 	mov.w	r0, #0
 800bc7c:	f04f 0100 	mov.w	r1, #0
 800bc80:	00d9      	lsls	r1, r3, #3
 800bc82:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800bc86:	00d0      	lsls	r0, r2, #3
 800bc88:	4602      	mov	r2, r0
 800bc8a:	460b      	mov	r3, r1
 800bc8c:	eb12 0804 	adds.w	r8, r2, r4
 800bc90:	eb43 0905 	adc.w	r9, r3, r5
 800bc94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bc98:	685b      	ldr	r3, [r3, #4]
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	f04f 0100 	mov.w	r1, #0
 800bca0:	f04f 0200 	mov.w	r2, #0
 800bca4:	f04f 0300 	mov.w	r3, #0
 800bca8:	008b      	lsls	r3, r1, #2
 800bcaa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bcae:	0082      	lsls	r2, r0, #2
 800bcb0:	4640      	mov	r0, r8
 800bcb2:	4649      	mov	r1, r9
 800bcb4:	f7f4 ffa0 	bl	8000bf8 <__aeabi_uldivmod>
 800bcb8:	4602      	mov	r2, r0
 800bcba:	460b      	mov	r3, r1
 800bcbc:	4b4c      	ldr	r3, [pc, #304]	; (800bdf0 <UART_SetConfig+0x7c8>)
 800bcbe:	fba3 2302 	umull	r2, r3, r3, r2
 800bcc2:	095b      	lsrs	r3, r3, #5
 800bcc4:	011e      	lsls	r6, r3, #4
 800bcc6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bcca:	4618      	mov	r0, r3
 800bccc:	f04f 0100 	mov.w	r1, #0
 800bcd0:	4602      	mov	r2, r0
 800bcd2:	460b      	mov	r3, r1
 800bcd4:	1894      	adds	r4, r2, r2
 800bcd6:	60bc      	str	r4, [r7, #8]
 800bcd8:	415b      	adcs	r3, r3
 800bcda:	60fb      	str	r3, [r7, #12]
 800bcdc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bce0:	1812      	adds	r2, r2, r0
 800bce2:	eb41 0303 	adc.w	r3, r1, r3
 800bce6:	f04f 0400 	mov.w	r4, #0
 800bcea:	f04f 0500 	mov.w	r5, #0
 800bcee:	00dd      	lsls	r5, r3, #3
 800bcf0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800bcf4:	00d4      	lsls	r4, r2, #3
 800bcf6:	4622      	mov	r2, r4
 800bcf8:	462b      	mov	r3, r5
 800bcfa:	1814      	adds	r4, r2, r0
 800bcfc:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800bd00:	414b      	adcs	r3, r1
 800bd02:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800bd06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bd0a:	685b      	ldr	r3, [r3, #4]
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	f04f 0100 	mov.w	r1, #0
 800bd12:	f04f 0200 	mov.w	r2, #0
 800bd16:	f04f 0300 	mov.w	r3, #0
 800bd1a:	008b      	lsls	r3, r1, #2
 800bd1c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bd20:	0082      	lsls	r2, r0, #2
 800bd22:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800bd26:	f7f4 ff67 	bl	8000bf8 <__aeabi_uldivmod>
 800bd2a:	4602      	mov	r2, r0
 800bd2c:	460b      	mov	r3, r1
 800bd2e:	4b30      	ldr	r3, [pc, #192]	; (800bdf0 <UART_SetConfig+0x7c8>)
 800bd30:	fba3 1302 	umull	r1, r3, r3, r2
 800bd34:	095b      	lsrs	r3, r3, #5
 800bd36:	2164      	movs	r1, #100	; 0x64
 800bd38:	fb01 f303 	mul.w	r3, r1, r3
 800bd3c:	1ad3      	subs	r3, r2, r3
 800bd3e:	011b      	lsls	r3, r3, #4
 800bd40:	3332      	adds	r3, #50	; 0x32
 800bd42:	4a2b      	ldr	r2, [pc, #172]	; (800bdf0 <UART_SetConfig+0x7c8>)
 800bd44:	fba2 2303 	umull	r2, r3, r2, r3
 800bd48:	095b      	lsrs	r3, r3, #5
 800bd4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bd4e:	441e      	add	r6, r3
 800bd50:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bd54:	4618      	mov	r0, r3
 800bd56:	f04f 0100 	mov.w	r1, #0
 800bd5a:	4602      	mov	r2, r0
 800bd5c:	460b      	mov	r3, r1
 800bd5e:	1894      	adds	r4, r2, r2
 800bd60:	603c      	str	r4, [r7, #0]
 800bd62:	415b      	adcs	r3, r3
 800bd64:	607b      	str	r3, [r7, #4]
 800bd66:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd6a:	1812      	adds	r2, r2, r0
 800bd6c:	eb41 0303 	adc.w	r3, r1, r3
 800bd70:	f04f 0400 	mov.w	r4, #0
 800bd74:	f04f 0500 	mov.w	r5, #0
 800bd78:	00dd      	lsls	r5, r3, #3
 800bd7a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800bd7e:	00d4      	lsls	r4, r2, #3
 800bd80:	4622      	mov	r2, r4
 800bd82:	462b      	mov	r3, r5
 800bd84:	1814      	adds	r4, r2, r0
 800bd86:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800bd8a:	414b      	adcs	r3, r1
 800bd8c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800bd90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bd94:	685b      	ldr	r3, [r3, #4]
 800bd96:	4618      	mov	r0, r3
 800bd98:	f04f 0100 	mov.w	r1, #0
 800bd9c:	f04f 0200 	mov.w	r2, #0
 800bda0:	f04f 0300 	mov.w	r3, #0
 800bda4:	008b      	lsls	r3, r1, #2
 800bda6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bdaa:	0082      	lsls	r2, r0, #2
 800bdac:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800bdb0:	f7f4 ff22 	bl	8000bf8 <__aeabi_uldivmod>
 800bdb4:	4602      	mov	r2, r0
 800bdb6:	460b      	mov	r3, r1
 800bdb8:	4b0d      	ldr	r3, [pc, #52]	; (800bdf0 <UART_SetConfig+0x7c8>)
 800bdba:	fba3 1302 	umull	r1, r3, r3, r2
 800bdbe:	095b      	lsrs	r3, r3, #5
 800bdc0:	2164      	movs	r1, #100	; 0x64
 800bdc2:	fb01 f303 	mul.w	r3, r1, r3
 800bdc6:	1ad3      	subs	r3, r2, r3
 800bdc8:	011b      	lsls	r3, r3, #4
 800bdca:	3332      	adds	r3, #50	; 0x32
 800bdcc:	4a08      	ldr	r2, [pc, #32]	; (800bdf0 <UART_SetConfig+0x7c8>)
 800bdce:	fba2 2303 	umull	r2, r3, r2, r3
 800bdd2:	095b      	lsrs	r3, r3, #5
 800bdd4:	f003 020f 	and.w	r2, r3, #15
 800bdd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	4432      	add	r2, r6
 800bde0:	609a      	str	r2, [r3, #8]
}
 800bde2:	e7ff      	b.n	800bde4 <UART_SetConfig+0x7bc>
 800bde4:	bf00      	nop
 800bde6:	37f4      	adds	r7, #244	; 0xf4
 800bde8:	46bd      	mov	sp, r7
 800bdea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdee:	bf00      	nop
 800bdf0:	51eb851f 	.word	0x51eb851f

0800bdf4 <__errno>:
 800bdf4:	4b01      	ldr	r3, [pc, #4]	; (800bdfc <__errno+0x8>)
 800bdf6:	6818      	ldr	r0, [r3, #0]
 800bdf8:	4770      	bx	lr
 800bdfa:	bf00      	nop
 800bdfc:	200001fc 	.word	0x200001fc

0800be00 <__libc_init_array>:
 800be00:	b570      	push	{r4, r5, r6, lr}
 800be02:	4d0d      	ldr	r5, [pc, #52]	; (800be38 <__libc_init_array+0x38>)
 800be04:	4c0d      	ldr	r4, [pc, #52]	; (800be3c <__libc_init_array+0x3c>)
 800be06:	1b64      	subs	r4, r4, r5
 800be08:	10a4      	asrs	r4, r4, #2
 800be0a:	2600      	movs	r6, #0
 800be0c:	42a6      	cmp	r6, r4
 800be0e:	d109      	bne.n	800be24 <__libc_init_array+0x24>
 800be10:	4d0b      	ldr	r5, [pc, #44]	; (800be40 <__libc_init_array+0x40>)
 800be12:	4c0c      	ldr	r4, [pc, #48]	; (800be44 <__libc_init_array+0x44>)
 800be14:	f001 fea2 	bl	800db5c <_init>
 800be18:	1b64      	subs	r4, r4, r5
 800be1a:	10a4      	asrs	r4, r4, #2
 800be1c:	2600      	movs	r6, #0
 800be1e:	42a6      	cmp	r6, r4
 800be20:	d105      	bne.n	800be2e <__libc_init_array+0x2e>
 800be22:	bd70      	pop	{r4, r5, r6, pc}
 800be24:	f855 3b04 	ldr.w	r3, [r5], #4
 800be28:	4798      	blx	r3
 800be2a:	3601      	adds	r6, #1
 800be2c:	e7ee      	b.n	800be0c <__libc_init_array+0xc>
 800be2e:	f855 3b04 	ldr.w	r3, [r5], #4
 800be32:	4798      	blx	r3
 800be34:	3601      	adds	r6, #1
 800be36:	e7f2      	b.n	800be1e <__libc_init_array+0x1e>
 800be38:	0800e0a0 	.word	0x0800e0a0
 800be3c:	0800e0a0 	.word	0x0800e0a0
 800be40:	0800e0a0 	.word	0x0800e0a0
 800be44:	0800e0a4 	.word	0x0800e0a4

0800be48 <memset>:
 800be48:	4402      	add	r2, r0
 800be4a:	4603      	mov	r3, r0
 800be4c:	4293      	cmp	r3, r2
 800be4e:	d100      	bne.n	800be52 <memset+0xa>
 800be50:	4770      	bx	lr
 800be52:	f803 1b01 	strb.w	r1, [r3], #1
 800be56:	e7f9      	b.n	800be4c <memset+0x4>

0800be58 <atan>:
 800be58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be5c:	ec55 4b10 	vmov	r4, r5, d0
 800be60:	4bc3      	ldr	r3, [pc, #780]	; (800c170 <atan+0x318>)
 800be62:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800be66:	429e      	cmp	r6, r3
 800be68:	46ab      	mov	fp, r5
 800be6a:	dd18      	ble.n	800be9e <atan+0x46>
 800be6c:	4bc1      	ldr	r3, [pc, #772]	; (800c174 <atan+0x31c>)
 800be6e:	429e      	cmp	r6, r3
 800be70:	dc01      	bgt.n	800be76 <atan+0x1e>
 800be72:	d109      	bne.n	800be88 <atan+0x30>
 800be74:	b144      	cbz	r4, 800be88 <atan+0x30>
 800be76:	4622      	mov	r2, r4
 800be78:	462b      	mov	r3, r5
 800be7a:	4620      	mov	r0, r4
 800be7c:	4629      	mov	r1, r5
 800be7e:	f7f4 f9bd 	bl	80001fc <__adddf3>
 800be82:	4604      	mov	r4, r0
 800be84:	460d      	mov	r5, r1
 800be86:	e006      	b.n	800be96 <atan+0x3e>
 800be88:	f1bb 0f00 	cmp.w	fp, #0
 800be8c:	f300 8131 	bgt.w	800c0f2 <atan+0x29a>
 800be90:	a59b      	add	r5, pc, #620	; (adr r5, 800c100 <atan+0x2a8>)
 800be92:	e9d5 4500 	ldrd	r4, r5, [r5]
 800be96:	ec45 4b10 	vmov	d0, r4, r5
 800be9a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be9e:	4bb6      	ldr	r3, [pc, #728]	; (800c178 <atan+0x320>)
 800bea0:	429e      	cmp	r6, r3
 800bea2:	dc14      	bgt.n	800bece <atan+0x76>
 800bea4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800bea8:	429e      	cmp	r6, r3
 800beaa:	dc0d      	bgt.n	800bec8 <atan+0x70>
 800beac:	a396      	add	r3, pc, #600	; (adr r3, 800c108 <atan+0x2b0>)
 800beae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb2:	ee10 0a10 	vmov	r0, s0
 800beb6:	4629      	mov	r1, r5
 800beb8:	f7f4 f9a0 	bl	80001fc <__adddf3>
 800bebc:	4baf      	ldr	r3, [pc, #700]	; (800c17c <atan+0x324>)
 800bebe:	2200      	movs	r2, #0
 800bec0:	f7f4 fde2 	bl	8000a88 <__aeabi_dcmpgt>
 800bec4:	2800      	cmp	r0, #0
 800bec6:	d1e6      	bne.n	800be96 <atan+0x3e>
 800bec8:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800becc:	e02b      	b.n	800bf26 <atan+0xce>
 800bece:	f000 f9b3 	bl	800c238 <fabs>
 800bed2:	4bab      	ldr	r3, [pc, #684]	; (800c180 <atan+0x328>)
 800bed4:	429e      	cmp	r6, r3
 800bed6:	ec55 4b10 	vmov	r4, r5, d0
 800beda:	f300 80bf 	bgt.w	800c05c <atan+0x204>
 800bede:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800bee2:	429e      	cmp	r6, r3
 800bee4:	f300 80a0 	bgt.w	800c028 <atan+0x1d0>
 800bee8:	ee10 2a10 	vmov	r2, s0
 800beec:	ee10 0a10 	vmov	r0, s0
 800bef0:	462b      	mov	r3, r5
 800bef2:	4629      	mov	r1, r5
 800bef4:	f7f4 f982 	bl	80001fc <__adddf3>
 800bef8:	4ba0      	ldr	r3, [pc, #640]	; (800c17c <atan+0x324>)
 800befa:	2200      	movs	r2, #0
 800befc:	f7f4 f97c 	bl	80001f8 <__aeabi_dsub>
 800bf00:	2200      	movs	r2, #0
 800bf02:	4606      	mov	r6, r0
 800bf04:	460f      	mov	r7, r1
 800bf06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bf0a:	4620      	mov	r0, r4
 800bf0c:	4629      	mov	r1, r5
 800bf0e:	f7f4 f975 	bl	80001fc <__adddf3>
 800bf12:	4602      	mov	r2, r0
 800bf14:	460b      	mov	r3, r1
 800bf16:	4630      	mov	r0, r6
 800bf18:	4639      	mov	r1, r7
 800bf1a:	f7f4 fc4f 	bl	80007bc <__aeabi_ddiv>
 800bf1e:	f04f 0a00 	mov.w	sl, #0
 800bf22:	4604      	mov	r4, r0
 800bf24:	460d      	mov	r5, r1
 800bf26:	4622      	mov	r2, r4
 800bf28:	462b      	mov	r3, r5
 800bf2a:	4620      	mov	r0, r4
 800bf2c:	4629      	mov	r1, r5
 800bf2e:	f7f4 fb1b 	bl	8000568 <__aeabi_dmul>
 800bf32:	4602      	mov	r2, r0
 800bf34:	460b      	mov	r3, r1
 800bf36:	4680      	mov	r8, r0
 800bf38:	4689      	mov	r9, r1
 800bf3a:	f7f4 fb15 	bl	8000568 <__aeabi_dmul>
 800bf3e:	a374      	add	r3, pc, #464	; (adr r3, 800c110 <atan+0x2b8>)
 800bf40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf44:	4606      	mov	r6, r0
 800bf46:	460f      	mov	r7, r1
 800bf48:	f7f4 fb0e 	bl	8000568 <__aeabi_dmul>
 800bf4c:	a372      	add	r3, pc, #456	; (adr r3, 800c118 <atan+0x2c0>)
 800bf4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf52:	f7f4 f953 	bl	80001fc <__adddf3>
 800bf56:	4632      	mov	r2, r6
 800bf58:	463b      	mov	r3, r7
 800bf5a:	f7f4 fb05 	bl	8000568 <__aeabi_dmul>
 800bf5e:	a370      	add	r3, pc, #448	; (adr r3, 800c120 <atan+0x2c8>)
 800bf60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf64:	f7f4 f94a 	bl	80001fc <__adddf3>
 800bf68:	4632      	mov	r2, r6
 800bf6a:	463b      	mov	r3, r7
 800bf6c:	f7f4 fafc 	bl	8000568 <__aeabi_dmul>
 800bf70:	a36d      	add	r3, pc, #436	; (adr r3, 800c128 <atan+0x2d0>)
 800bf72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf76:	f7f4 f941 	bl	80001fc <__adddf3>
 800bf7a:	4632      	mov	r2, r6
 800bf7c:	463b      	mov	r3, r7
 800bf7e:	f7f4 faf3 	bl	8000568 <__aeabi_dmul>
 800bf82:	a36b      	add	r3, pc, #428	; (adr r3, 800c130 <atan+0x2d8>)
 800bf84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf88:	f7f4 f938 	bl	80001fc <__adddf3>
 800bf8c:	4632      	mov	r2, r6
 800bf8e:	463b      	mov	r3, r7
 800bf90:	f7f4 faea 	bl	8000568 <__aeabi_dmul>
 800bf94:	a368      	add	r3, pc, #416	; (adr r3, 800c138 <atan+0x2e0>)
 800bf96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf9a:	f7f4 f92f 	bl	80001fc <__adddf3>
 800bf9e:	4642      	mov	r2, r8
 800bfa0:	464b      	mov	r3, r9
 800bfa2:	f7f4 fae1 	bl	8000568 <__aeabi_dmul>
 800bfa6:	a366      	add	r3, pc, #408	; (adr r3, 800c140 <atan+0x2e8>)
 800bfa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfac:	4680      	mov	r8, r0
 800bfae:	4689      	mov	r9, r1
 800bfb0:	4630      	mov	r0, r6
 800bfb2:	4639      	mov	r1, r7
 800bfb4:	f7f4 fad8 	bl	8000568 <__aeabi_dmul>
 800bfb8:	a363      	add	r3, pc, #396	; (adr r3, 800c148 <atan+0x2f0>)
 800bfba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfbe:	f7f4 f91b 	bl	80001f8 <__aeabi_dsub>
 800bfc2:	4632      	mov	r2, r6
 800bfc4:	463b      	mov	r3, r7
 800bfc6:	f7f4 facf 	bl	8000568 <__aeabi_dmul>
 800bfca:	a361      	add	r3, pc, #388	; (adr r3, 800c150 <atan+0x2f8>)
 800bfcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfd0:	f7f4 f912 	bl	80001f8 <__aeabi_dsub>
 800bfd4:	4632      	mov	r2, r6
 800bfd6:	463b      	mov	r3, r7
 800bfd8:	f7f4 fac6 	bl	8000568 <__aeabi_dmul>
 800bfdc:	a35e      	add	r3, pc, #376	; (adr r3, 800c158 <atan+0x300>)
 800bfde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfe2:	f7f4 f909 	bl	80001f8 <__aeabi_dsub>
 800bfe6:	4632      	mov	r2, r6
 800bfe8:	463b      	mov	r3, r7
 800bfea:	f7f4 fabd 	bl	8000568 <__aeabi_dmul>
 800bfee:	a35c      	add	r3, pc, #368	; (adr r3, 800c160 <atan+0x308>)
 800bff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bff4:	f7f4 f900 	bl	80001f8 <__aeabi_dsub>
 800bff8:	4632      	mov	r2, r6
 800bffa:	463b      	mov	r3, r7
 800bffc:	f7f4 fab4 	bl	8000568 <__aeabi_dmul>
 800c000:	4602      	mov	r2, r0
 800c002:	460b      	mov	r3, r1
 800c004:	4640      	mov	r0, r8
 800c006:	4649      	mov	r1, r9
 800c008:	f7f4 f8f8 	bl	80001fc <__adddf3>
 800c00c:	4622      	mov	r2, r4
 800c00e:	462b      	mov	r3, r5
 800c010:	f7f4 faaa 	bl	8000568 <__aeabi_dmul>
 800c014:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800c018:	4602      	mov	r2, r0
 800c01a:	460b      	mov	r3, r1
 800c01c:	d14b      	bne.n	800c0b6 <atan+0x25e>
 800c01e:	4620      	mov	r0, r4
 800c020:	4629      	mov	r1, r5
 800c022:	f7f4 f8e9 	bl	80001f8 <__aeabi_dsub>
 800c026:	e72c      	b.n	800be82 <atan+0x2a>
 800c028:	ee10 0a10 	vmov	r0, s0
 800c02c:	4b53      	ldr	r3, [pc, #332]	; (800c17c <atan+0x324>)
 800c02e:	2200      	movs	r2, #0
 800c030:	4629      	mov	r1, r5
 800c032:	f7f4 f8e1 	bl	80001f8 <__aeabi_dsub>
 800c036:	4b51      	ldr	r3, [pc, #324]	; (800c17c <atan+0x324>)
 800c038:	4606      	mov	r6, r0
 800c03a:	460f      	mov	r7, r1
 800c03c:	2200      	movs	r2, #0
 800c03e:	4620      	mov	r0, r4
 800c040:	4629      	mov	r1, r5
 800c042:	f7f4 f8db 	bl	80001fc <__adddf3>
 800c046:	4602      	mov	r2, r0
 800c048:	460b      	mov	r3, r1
 800c04a:	4630      	mov	r0, r6
 800c04c:	4639      	mov	r1, r7
 800c04e:	f7f4 fbb5 	bl	80007bc <__aeabi_ddiv>
 800c052:	f04f 0a01 	mov.w	sl, #1
 800c056:	4604      	mov	r4, r0
 800c058:	460d      	mov	r5, r1
 800c05a:	e764      	b.n	800bf26 <atan+0xce>
 800c05c:	4b49      	ldr	r3, [pc, #292]	; (800c184 <atan+0x32c>)
 800c05e:	429e      	cmp	r6, r3
 800c060:	da1d      	bge.n	800c09e <atan+0x246>
 800c062:	ee10 0a10 	vmov	r0, s0
 800c066:	4b48      	ldr	r3, [pc, #288]	; (800c188 <atan+0x330>)
 800c068:	2200      	movs	r2, #0
 800c06a:	4629      	mov	r1, r5
 800c06c:	f7f4 f8c4 	bl	80001f8 <__aeabi_dsub>
 800c070:	4b45      	ldr	r3, [pc, #276]	; (800c188 <atan+0x330>)
 800c072:	4606      	mov	r6, r0
 800c074:	460f      	mov	r7, r1
 800c076:	2200      	movs	r2, #0
 800c078:	4620      	mov	r0, r4
 800c07a:	4629      	mov	r1, r5
 800c07c:	f7f4 fa74 	bl	8000568 <__aeabi_dmul>
 800c080:	4b3e      	ldr	r3, [pc, #248]	; (800c17c <atan+0x324>)
 800c082:	2200      	movs	r2, #0
 800c084:	f7f4 f8ba 	bl	80001fc <__adddf3>
 800c088:	4602      	mov	r2, r0
 800c08a:	460b      	mov	r3, r1
 800c08c:	4630      	mov	r0, r6
 800c08e:	4639      	mov	r1, r7
 800c090:	f7f4 fb94 	bl	80007bc <__aeabi_ddiv>
 800c094:	f04f 0a02 	mov.w	sl, #2
 800c098:	4604      	mov	r4, r0
 800c09a:	460d      	mov	r5, r1
 800c09c:	e743      	b.n	800bf26 <atan+0xce>
 800c09e:	462b      	mov	r3, r5
 800c0a0:	ee10 2a10 	vmov	r2, s0
 800c0a4:	4939      	ldr	r1, [pc, #228]	; (800c18c <atan+0x334>)
 800c0a6:	2000      	movs	r0, #0
 800c0a8:	f7f4 fb88 	bl	80007bc <__aeabi_ddiv>
 800c0ac:	f04f 0a03 	mov.w	sl, #3
 800c0b0:	4604      	mov	r4, r0
 800c0b2:	460d      	mov	r5, r1
 800c0b4:	e737      	b.n	800bf26 <atan+0xce>
 800c0b6:	4b36      	ldr	r3, [pc, #216]	; (800c190 <atan+0x338>)
 800c0b8:	4e36      	ldr	r6, [pc, #216]	; (800c194 <atan+0x33c>)
 800c0ba:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c0be:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800c0c2:	e9da 2300 	ldrd	r2, r3, [sl]
 800c0c6:	f7f4 f897 	bl	80001f8 <__aeabi_dsub>
 800c0ca:	4622      	mov	r2, r4
 800c0cc:	462b      	mov	r3, r5
 800c0ce:	f7f4 f893 	bl	80001f8 <__aeabi_dsub>
 800c0d2:	4602      	mov	r2, r0
 800c0d4:	460b      	mov	r3, r1
 800c0d6:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c0da:	f7f4 f88d 	bl	80001f8 <__aeabi_dsub>
 800c0de:	f1bb 0f00 	cmp.w	fp, #0
 800c0e2:	4604      	mov	r4, r0
 800c0e4:	460d      	mov	r5, r1
 800c0e6:	f6bf aed6 	bge.w	800be96 <atan+0x3e>
 800c0ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c0ee:	461d      	mov	r5, r3
 800c0f0:	e6d1      	b.n	800be96 <atan+0x3e>
 800c0f2:	a51d      	add	r5, pc, #116	; (adr r5, 800c168 <atan+0x310>)
 800c0f4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c0f8:	e6cd      	b.n	800be96 <atan+0x3e>
 800c0fa:	bf00      	nop
 800c0fc:	f3af 8000 	nop.w
 800c100:	54442d18 	.word	0x54442d18
 800c104:	bff921fb 	.word	0xbff921fb
 800c108:	8800759c 	.word	0x8800759c
 800c10c:	7e37e43c 	.word	0x7e37e43c
 800c110:	e322da11 	.word	0xe322da11
 800c114:	3f90ad3a 	.word	0x3f90ad3a
 800c118:	24760deb 	.word	0x24760deb
 800c11c:	3fa97b4b 	.word	0x3fa97b4b
 800c120:	a0d03d51 	.word	0xa0d03d51
 800c124:	3fb10d66 	.word	0x3fb10d66
 800c128:	c54c206e 	.word	0xc54c206e
 800c12c:	3fb745cd 	.word	0x3fb745cd
 800c130:	920083ff 	.word	0x920083ff
 800c134:	3fc24924 	.word	0x3fc24924
 800c138:	5555550d 	.word	0x5555550d
 800c13c:	3fd55555 	.word	0x3fd55555
 800c140:	2c6a6c2f 	.word	0x2c6a6c2f
 800c144:	bfa2b444 	.word	0xbfa2b444
 800c148:	52defd9a 	.word	0x52defd9a
 800c14c:	3fadde2d 	.word	0x3fadde2d
 800c150:	af749a6d 	.word	0xaf749a6d
 800c154:	3fb3b0f2 	.word	0x3fb3b0f2
 800c158:	fe231671 	.word	0xfe231671
 800c15c:	3fbc71c6 	.word	0x3fbc71c6
 800c160:	9998ebc4 	.word	0x9998ebc4
 800c164:	3fc99999 	.word	0x3fc99999
 800c168:	54442d18 	.word	0x54442d18
 800c16c:	3ff921fb 	.word	0x3ff921fb
 800c170:	440fffff 	.word	0x440fffff
 800c174:	7ff00000 	.word	0x7ff00000
 800c178:	3fdbffff 	.word	0x3fdbffff
 800c17c:	3ff00000 	.word	0x3ff00000
 800c180:	3ff2ffff 	.word	0x3ff2ffff
 800c184:	40038000 	.word	0x40038000
 800c188:	3ff80000 	.word	0x3ff80000
 800c18c:	bff00000 	.word	0xbff00000
 800c190:	0800de68 	.word	0x0800de68
 800c194:	0800de48 	.word	0x0800de48

0800c198 <cos>:
 800c198:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c19a:	ec53 2b10 	vmov	r2, r3, d0
 800c19e:	4824      	ldr	r0, [pc, #144]	; (800c230 <cos+0x98>)
 800c1a0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c1a4:	4281      	cmp	r1, r0
 800c1a6:	dc06      	bgt.n	800c1b6 <cos+0x1e>
 800c1a8:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 800c228 <cos+0x90>
 800c1ac:	f000 ff00 	bl	800cfb0 <__kernel_cos>
 800c1b0:	ec51 0b10 	vmov	r0, r1, d0
 800c1b4:	e007      	b.n	800c1c6 <cos+0x2e>
 800c1b6:	481f      	ldr	r0, [pc, #124]	; (800c234 <cos+0x9c>)
 800c1b8:	4281      	cmp	r1, r0
 800c1ba:	dd09      	ble.n	800c1d0 <cos+0x38>
 800c1bc:	ee10 0a10 	vmov	r0, s0
 800c1c0:	4619      	mov	r1, r3
 800c1c2:	f7f4 f819 	bl	80001f8 <__aeabi_dsub>
 800c1c6:	ec41 0b10 	vmov	d0, r0, r1
 800c1ca:	b005      	add	sp, #20
 800c1cc:	f85d fb04 	ldr.w	pc, [sp], #4
 800c1d0:	4668      	mov	r0, sp
 800c1d2:	f000 fc2d 	bl	800ca30 <__ieee754_rem_pio2>
 800c1d6:	f000 0003 	and.w	r0, r0, #3
 800c1da:	2801      	cmp	r0, #1
 800c1dc:	d007      	beq.n	800c1ee <cos+0x56>
 800c1de:	2802      	cmp	r0, #2
 800c1e0:	d012      	beq.n	800c208 <cos+0x70>
 800c1e2:	b9c0      	cbnz	r0, 800c216 <cos+0x7e>
 800c1e4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c1e8:	ed9d 0b00 	vldr	d0, [sp]
 800c1ec:	e7de      	b.n	800c1ac <cos+0x14>
 800c1ee:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c1f2:	ed9d 0b00 	vldr	d0, [sp]
 800c1f6:	f001 fae3 	bl	800d7c0 <__kernel_sin>
 800c1fa:	ec53 2b10 	vmov	r2, r3, d0
 800c1fe:	ee10 0a10 	vmov	r0, s0
 800c202:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c206:	e7de      	b.n	800c1c6 <cos+0x2e>
 800c208:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c20c:	ed9d 0b00 	vldr	d0, [sp]
 800c210:	f000 fece 	bl	800cfb0 <__kernel_cos>
 800c214:	e7f1      	b.n	800c1fa <cos+0x62>
 800c216:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c21a:	ed9d 0b00 	vldr	d0, [sp]
 800c21e:	2001      	movs	r0, #1
 800c220:	f001 face 	bl	800d7c0 <__kernel_sin>
 800c224:	e7c4      	b.n	800c1b0 <cos+0x18>
 800c226:	bf00      	nop
	...
 800c230:	3fe921fb 	.word	0x3fe921fb
 800c234:	7fefffff 	.word	0x7fefffff

0800c238 <fabs>:
 800c238:	ec51 0b10 	vmov	r0, r1, d0
 800c23c:	ee10 2a10 	vmov	r2, s0
 800c240:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c244:	ec43 2b10 	vmov	d0, r2, r3
 800c248:	4770      	bx	lr
 800c24a:	0000      	movs	r0, r0
 800c24c:	0000      	movs	r0, r0
	...

0800c250 <sin>:
 800c250:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c252:	ec53 2b10 	vmov	r2, r3, d0
 800c256:	4826      	ldr	r0, [pc, #152]	; (800c2f0 <sin+0xa0>)
 800c258:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c25c:	4281      	cmp	r1, r0
 800c25e:	dc07      	bgt.n	800c270 <sin+0x20>
 800c260:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800c2e8 <sin+0x98>
 800c264:	2000      	movs	r0, #0
 800c266:	f001 faab 	bl	800d7c0 <__kernel_sin>
 800c26a:	ec51 0b10 	vmov	r0, r1, d0
 800c26e:	e007      	b.n	800c280 <sin+0x30>
 800c270:	4820      	ldr	r0, [pc, #128]	; (800c2f4 <sin+0xa4>)
 800c272:	4281      	cmp	r1, r0
 800c274:	dd09      	ble.n	800c28a <sin+0x3a>
 800c276:	ee10 0a10 	vmov	r0, s0
 800c27a:	4619      	mov	r1, r3
 800c27c:	f7f3 ffbc 	bl	80001f8 <__aeabi_dsub>
 800c280:	ec41 0b10 	vmov	d0, r0, r1
 800c284:	b005      	add	sp, #20
 800c286:	f85d fb04 	ldr.w	pc, [sp], #4
 800c28a:	4668      	mov	r0, sp
 800c28c:	f000 fbd0 	bl	800ca30 <__ieee754_rem_pio2>
 800c290:	f000 0003 	and.w	r0, r0, #3
 800c294:	2801      	cmp	r0, #1
 800c296:	d008      	beq.n	800c2aa <sin+0x5a>
 800c298:	2802      	cmp	r0, #2
 800c29a:	d00d      	beq.n	800c2b8 <sin+0x68>
 800c29c:	b9d0      	cbnz	r0, 800c2d4 <sin+0x84>
 800c29e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c2a2:	ed9d 0b00 	vldr	d0, [sp]
 800c2a6:	2001      	movs	r0, #1
 800c2a8:	e7dd      	b.n	800c266 <sin+0x16>
 800c2aa:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c2ae:	ed9d 0b00 	vldr	d0, [sp]
 800c2b2:	f000 fe7d 	bl	800cfb0 <__kernel_cos>
 800c2b6:	e7d8      	b.n	800c26a <sin+0x1a>
 800c2b8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c2bc:	ed9d 0b00 	vldr	d0, [sp]
 800c2c0:	2001      	movs	r0, #1
 800c2c2:	f001 fa7d 	bl	800d7c0 <__kernel_sin>
 800c2c6:	ec53 2b10 	vmov	r2, r3, d0
 800c2ca:	ee10 0a10 	vmov	r0, s0
 800c2ce:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c2d2:	e7d5      	b.n	800c280 <sin+0x30>
 800c2d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c2d8:	ed9d 0b00 	vldr	d0, [sp]
 800c2dc:	f000 fe68 	bl	800cfb0 <__kernel_cos>
 800c2e0:	e7f1      	b.n	800c2c6 <sin+0x76>
 800c2e2:	bf00      	nop
 800c2e4:	f3af 8000 	nop.w
	...
 800c2f0:	3fe921fb 	.word	0x3fe921fb
 800c2f4:	7fefffff 	.word	0x7fefffff

0800c2f8 <acos>:
 800c2f8:	b538      	push	{r3, r4, r5, lr}
 800c2fa:	ed2d 8b02 	vpush	{d8}
 800c2fe:	ec55 4b10 	vmov	r4, r5, d0
 800c302:	f000 f869 	bl	800c3d8 <__ieee754_acos>
 800c306:	4b16      	ldr	r3, [pc, #88]	; (800c360 <acos+0x68>)
 800c308:	eeb0 8a40 	vmov.f32	s16, s0
 800c30c:	eef0 8a60 	vmov.f32	s17, s1
 800c310:	f993 3000 	ldrsb.w	r3, [r3]
 800c314:	3301      	adds	r3, #1
 800c316:	d01c      	beq.n	800c352 <acos+0x5a>
 800c318:	4622      	mov	r2, r4
 800c31a:	462b      	mov	r3, r5
 800c31c:	4620      	mov	r0, r4
 800c31e:	4629      	mov	r1, r5
 800c320:	f7f4 fbbc 	bl	8000a9c <__aeabi_dcmpun>
 800c324:	b9a8      	cbnz	r0, 800c352 <acos+0x5a>
 800c326:	ec45 4b10 	vmov	d0, r4, r5
 800c32a:	f7ff ff85 	bl	800c238 <fabs>
 800c32e:	4b0d      	ldr	r3, [pc, #52]	; (800c364 <acos+0x6c>)
 800c330:	ec51 0b10 	vmov	r0, r1, d0
 800c334:	2200      	movs	r2, #0
 800c336:	f7f4 fba7 	bl	8000a88 <__aeabi_dcmpgt>
 800c33a:	b150      	cbz	r0, 800c352 <acos+0x5a>
 800c33c:	f7ff fd5a 	bl	800bdf4 <__errno>
 800c340:	ecbd 8b02 	vpop	{d8}
 800c344:	2321      	movs	r3, #33	; 0x21
 800c346:	6003      	str	r3, [r0, #0]
 800c348:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c34c:	4806      	ldr	r0, [pc, #24]	; (800c368 <acos+0x70>)
 800c34e:	f001 bb77 	b.w	800da40 <nan>
 800c352:	eeb0 0a48 	vmov.f32	s0, s16
 800c356:	eef0 0a68 	vmov.f32	s1, s17
 800c35a:	ecbd 8b02 	vpop	{d8}
 800c35e:	bd38      	pop	{r3, r4, r5, pc}
 800c360:	20000260 	.word	0x20000260
 800c364:	3ff00000 	.word	0x3ff00000
 800c368:	0800de88 	.word	0x0800de88

0800c36c <atan2>:
 800c36c:	f000 ba94 	b.w	800c898 <__ieee754_atan2>

0800c370 <sqrt>:
 800c370:	b538      	push	{r3, r4, r5, lr}
 800c372:	ed2d 8b02 	vpush	{d8}
 800c376:	ec55 4b10 	vmov	r4, r5, d0
 800c37a:	f000 fd63 	bl	800ce44 <__ieee754_sqrt>
 800c37e:	4b15      	ldr	r3, [pc, #84]	; (800c3d4 <sqrt+0x64>)
 800c380:	eeb0 8a40 	vmov.f32	s16, s0
 800c384:	eef0 8a60 	vmov.f32	s17, s1
 800c388:	f993 3000 	ldrsb.w	r3, [r3]
 800c38c:	3301      	adds	r3, #1
 800c38e:	d019      	beq.n	800c3c4 <sqrt+0x54>
 800c390:	4622      	mov	r2, r4
 800c392:	462b      	mov	r3, r5
 800c394:	4620      	mov	r0, r4
 800c396:	4629      	mov	r1, r5
 800c398:	f7f4 fb80 	bl	8000a9c <__aeabi_dcmpun>
 800c39c:	b990      	cbnz	r0, 800c3c4 <sqrt+0x54>
 800c39e:	2200      	movs	r2, #0
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	4620      	mov	r0, r4
 800c3a4:	4629      	mov	r1, r5
 800c3a6:	f7f4 fb51 	bl	8000a4c <__aeabi_dcmplt>
 800c3aa:	b158      	cbz	r0, 800c3c4 <sqrt+0x54>
 800c3ac:	f7ff fd22 	bl	800bdf4 <__errno>
 800c3b0:	2321      	movs	r3, #33	; 0x21
 800c3b2:	6003      	str	r3, [r0, #0]
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	4610      	mov	r0, r2
 800c3ba:	4619      	mov	r1, r3
 800c3bc:	f7f4 f9fe 	bl	80007bc <__aeabi_ddiv>
 800c3c0:	ec41 0b18 	vmov	d8, r0, r1
 800c3c4:	eeb0 0a48 	vmov.f32	s0, s16
 800c3c8:	eef0 0a68 	vmov.f32	s1, s17
 800c3cc:	ecbd 8b02 	vpop	{d8}
 800c3d0:	bd38      	pop	{r3, r4, r5, pc}
 800c3d2:	bf00      	nop
 800c3d4:	20000260 	.word	0x20000260

0800c3d8 <__ieee754_acos>:
 800c3d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3dc:	ec55 4b10 	vmov	r4, r5, d0
 800c3e0:	49b7      	ldr	r1, [pc, #732]	; (800c6c0 <__ieee754_acos+0x2e8>)
 800c3e2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c3e6:	428b      	cmp	r3, r1
 800c3e8:	dd1b      	ble.n	800c422 <__ieee754_acos+0x4a>
 800c3ea:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800c3ee:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c3f2:	4323      	orrs	r3, r4
 800c3f4:	d106      	bne.n	800c404 <__ieee754_acos+0x2c>
 800c3f6:	2d00      	cmp	r5, #0
 800c3f8:	f300 8211 	bgt.w	800c81e <__ieee754_acos+0x446>
 800c3fc:	ed9f 0b96 	vldr	d0, [pc, #600]	; 800c658 <__ieee754_acos+0x280>
 800c400:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c404:	ee10 2a10 	vmov	r2, s0
 800c408:	462b      	mov	r3, r5
 800c40a:	ee10 0a10 	vmov	r0, s0
 800c40e:	4629      	mov	r1, r5
 800c410:	f7f3 fef2 	bl	80001f8 <__aeabi_dsub>
 800c414:	4602      	mov	r2, r0
 800c416:	460b      	mov	r3, r1
 800c418:	f7f4 f9d0 	bl	80007bc <__aeabi_ddiv>
 800c41c:	ec41 0b10 	vmov	d0, r0, r1
 800c420:	e7ee      	b.n	800c400 <__ieee754_acos+0x28>
 800c422:	49a8      	ldr	r1, [pc, #672]	; (800c6c4 <__ieee754_acos+0x2ec>)
 800c424:	428b      	cmp	r3, r1
 800c426:	f300 8087 	bgt.w	800c538 <__ieee754_acos+0x160>
 800c42a:	4aa7      	ldr	r2, [pc, #668]	; (800c6c8 <__ieee754_acos+0x2f0>)
 800c42c:	4293      	cmp	r3, r2
 800c42e:	f340 81f9 	ble.w	800c824 <__ieee754_acos+0x44c>
 800c432:	ee10 2a10 	vmov	r2, s0
 800c436:	ee10 0a10 	vmov	r0, s0
 800c43a:	462b      	mov	r3, r5
 800c43c:	4629      	mov	r1, r5
 800c43e:	f7f4 f893 	bl	8000568 <__aeabi_dmul>
 800c442:	a387      	add	r3, pc, #540	; (adr r3, 800c660 <__ieee754_acos+0x288>)
 800c444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c448:	4606      	mov	r6, r0
 800c44a:	460f      	mov	r7, r1
 800c44c:	f7f4 f88c 	bl	8000568 <__aeabi_dmul>
 800c450:	a385      	add	r3, pc, #532	; (adr r3, 800c668 <__ieee754_acos+0x290>)
 800c452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c456:	f7f3 fed1 	bl	80001fc <__adddf3>
 800c45a:	4632      	mov	r2, r6
 800c45c:	463b      	mov	r3, r7
 800c45e:	f7f4 f883 	bl	8000568 <__aeabi_dmul>
 800c462:	a383      	add	r3, pc, #524	; (adr r3, 800c670 <__ieee754_acos+0x298>)
 800c464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c468:	f7f3 fec6 	bl	80001f8 <__aeabi_dsub>
 800c46c:	4632      	mov	r2, r6
 800c46e:	463b      	mov	r3, r7
 800c470:	f7f4 f87a 	bl	8000568 <__aeabi_dmul>
 800c474:	a380      	add	r3, pc, #512	; (adr r3, 800c678 <__ieee754_acos+0x2a0>)
 800c476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c47a:	f7f3 febf 	bl	80001fc <__adddf3>
 800c47e:	4632      	mov	r2, r6
 800c480:	463b      	mov	r3, r7
 800c482:	f7f4 f871 	bl	8000568 <__aeabi_dmul>
 800c486:	a37e      	add	r3, pc, #504	; (adr r3, 800c680 <__ieee754_acos+0x2a8>)
 800c488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c48c:	f7f3 feb4 	bl	80001f8 <__aeabi_dsub>
 800c490:	4632      	mov	r2, r6
 800c492:	463b      	mov	r3, r7
 800c494:	f7f4 f868 	bl	8000568 <__aeabi_dmul>
 800c498:	a37b      	add	r3, pc, #492	; (adr r3, 800c688 <__ieee754_acos+0x2b0>)
 800c49a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c49e:	f7f3 fead 	bl	80001fc <__adddf3>
 800c4a2:	4632      	mov	r2, r6
 800c4a4:	463b      	mov	r3, r7
 800c4a6:	f7f4 f85f 	bl	8000568 <__aeabi_dmul>
 800c4aa:	a379      	add	r3, pc, #484	; (adr r3, 800c690 <__ieee754_acos+0x2b8>)
 800c4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4b0:	4680      	mov	r8, r0
 800c4b2:	4689      	mov	r9, r1
 800c4b4:	4630      	mov	r0, r6
 800c4b6:	4639      	mov	r1, r7
 800c4b8:	f7f4 f856 	bl	8000568 <__aeabi_dmul>
 800c4bc:	a376      	add	r3, pc, #472	; (adr r3, 800c698 <__ieee754_acos+0x2c0>)
 800c4be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4c2:	f7f3 fe99 	bl	80001f8 <__aeabi_dsub>
 800c4c6:	4632      	mov	r2, r6
 800c4c8:	463b      	mov	r3, r7
 800c4ca:	f7f4 f84d 	bl	8000568 <__aeabi_dmul>
 800c4ce:	a374      	add	r3, pc, #464	; (adr r3, 800c6a0 <__ieee754_acos+0x2c8>)
 800c4d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d4:	f7f3 fe92 	bl	80001fc <__adddf3>
 800c4d8:	4632      	mov	r2, r6
 800c4da:	463b      	mov	r3, r7
 800c4dc:	f7f4 f844 	bl	8000568 <__aeabi_dmul>
 800c4e0:	a371      	add	r3, pc, #452	; (adr r3, 800c6a8 <__ieee754_acos+0x2d0>)
 800c4e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4e6:	f7f3 fe87 	bl	80001f8 <__aeabi_dsub>
 800c4ea:	4632      	mov	r2, r6
 800c4ec:	463b      	mov	r3, r7
 800c4ee:	f7f4 f83b 	bl	8000568 <__aeabi_dmul>
 800c4f2:	4b76      	ldr	r3, [pc, #472]	; (800c6cc <__ieee754_acos+0x2f4>)
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	f7f3 fe81 	bl	80001fc <__adddf3>
 800c4fa:	4602      	mov	r2, r0
 800c4fc:	460b      	mov	r3, r1
 800c4fe:	4640      	mov	r0, r8
 800c500:	4649      	mov	r1, r9
 800c502:	f7f4 f95b 	bl	80007bc <__aeabi_ddiv>
 800c506:	4622      	mov	r2, r4
 800c508:	462b      	mov	r3, r5
 800c50a:	f7f4 f82d 	bl	8000568 <__aeabi_dmul>
 800c50e:	4602      	mov	r2, r0
 800c510:	460b      	mov	r3, r1
 800c512:	a167      	add	r1, pc, #412	; (adr r1, 800c6b0 <__ieee754_acos+0x2d8>)
 800c514:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c518:	f7f3 fe6e 	bl	80001f8 <__aeabi_dsub>
 800c51c:	4602      	mov	r2, r0
 800c51e:	460b      	mov	r3, r1
 800c520:	4620      	mov	r0, r4
 800c522:	4629      	mov	r1, r5
 800c524:	f7f3 fe68 	bl	80001f8 <__aeabi_dsub>
 800c528:	4602      	mov	r2, r0
 800c52a:	460b      	mov	r3, r1
 800c52c:	a162      	add	r1, pc, #392	; (adr r1, 800c6b8 <__ieee754_acos+0x2e0>)
 800c52e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c532:	f7f3 fe61 	bl	80001f8 <__aeabi_dsub>
 800c536:	e771      	b.n	800c41c <__ieee754_acos+0x44>
 800c538:	2d00      	cmp	r5, #0
 800c53a:	f280 80cb 	bge.w	800c6d4 <__ieee754_acos+0x2fc>
 800c53e:	ee10 0a10 	vmov	r0, s0
 800c542:	4b62      	ldr	r3, [pc, #392]	; (800c6cc <__ieee754_acos+0x2f4>)
 800c544:	2200      	movs	r2, #0
 800c546:	4629      	mov	r1, r5
 800c548:	f7f3 fe58 	bl	80001fc <__adddf3>
 800c54c:	4b60      	ldr	r3, [pc, #384]	; (800c6d0 <__ieee754_acos+0x2f8>)
 800c54e:	2200      	movs	r2, #0
 800c550:	f7f4 f80a 	bl	8000568 <__aeabi_dmul>
 800c554:	a342      	add	r3, pc, #264	; (adr r3, 800c660 <__ieee754_acos+0x288>)
 800c556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c55a:	4604      	mov	r4, r0
 800c55c:	460d      	mov	r5, r1
 800c55e:	f7f4 f803 	bl	8000568 <__aeabi_dmul>
 800c562:	a341      	add	r3, pc, #260	; (adr r3, 800c668 <__ieee754_acos+0x290>)
 800c564:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c568:	f7f3 fe48 	bl	80001fc <__adddf3>
 800c56c:	4622      	mov	r2, r4
 800c56e:	462b      	mov	r3, r5
 800c570:	f7f3 fffa 	bl	8000568 <__aeabi_dmul>
 800c574:	a33e      	add	r3, pc, #248	; (adr r3, 800c670 <__ieee754_acos+0x298>)
 800c576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c57a:	f7f3 fe3d 	bl	80001f8 <__aeabi_dsub>
 800c57e:	4622      	mov	r2, r4
 800c580:	462b      	mov	r3, r5
 800c582:	f7f3 fff1 	bl	8000568 <__aeabi_dmul>
 800c586:	a33c      	add	r3, pc, #240	; (adr r3, 800c678 <__ieee754_acos+0x2a0>)
 800c588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c58c:	f7f3 fe36 	bl	80001fc <__adddf3>
 800c590:	4622      	mov	r2, r4
 800c592:	462b      	mov	r3, r5
 800c594:	f7f3 ffe8 	bl	8000568 <__aeabi_dmul>
 800c598:	a339      	add	r3, pc, #228	; (adr r3, 800c680 <__ieee754_acos+0x2a8>)
 800c59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c59e:	f7f3 fe2b 	bl	80001f8 <__aeabi_dsub>
 800c5a2:	4622      	mov	r2, r4
 800c5a4:	462b      	mov	r3, r5
 800c5a6:	f7f3 ffdf 	bl	8000568 <__aeabi_dmul>
 800c5aa:	a337      	add	r3, pc, #220	; (adr r3, 800c688 <__ieee754_acos+0x2b0>)
 800c5ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5b0:	f7f3 fe24 	bl	80001fc <__adddf3>
 800c5b4:	4622      	mov	r2, r4
 800c5b6:	462b      	mov	r3, r5
 800c5b8:	f7f3 ffd6 	bl	8000568 <__aeabi_dmul>
 800c5bc:	ec45 4b10 	vmov	d0, r4, r5
 800c5c0:	4680      	mov	r8, r0
 800c5c2:	4689      	mov	r9, r1
 800c5c4:	f000 fc3e 	bl	800ce44 <__ieee754_sqrt>
 800c5c8:	a331      	add	r3, pc, #196	; (adr r3, 800c690 <__ieee754_acos+0x2b8>)
 800c5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ce:	4620      	mov	r0, r4
 800c5d0:	4629      	mov	r1, r5
 800c5d2:	ec57 6b10 	vmov	r6, r7, d0
 800c5d6:	f7f3 ffc7 	bl	8000568 <__aeabi_dmul>
 800c5da:	a32f      	add	r3, pc, #188	; (adr r3, 800c698 <__ieee754_acos+0x2c0>)
 800c5dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5e0:	f7f3 fe0a 	bl	80001f8 <__aeabi_dsub>
 800c5e4:	4622      	mov	r2, r4
 800c5e6:	462b      	mov	r3, r5
 800c5e8:	f7f3 ffbe 	bl	8000568 <__aeabi_dmul>
 800c5ec:	a32c      	add	r3, pc, #176	; (adr r3, 800c6a0 <__ieee754_acos+0x2c8>)
 800c5ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5f2:	f7f3 fe03 	bl	80001fc <__adddf3>
 800c5f6:	4622      	mov	r2, r4
 800c5f8:	462b      	mov	r3, r5
 800c5fa:	f7f3 ffb5 	bl	8000568 <__aeabi_dmul>
 800c5fe:	a32a      	add	r3, pc, #168	; (adr r3, 800c6a8 <__ieee754_acos+0x2d0>)
 800c600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c604:	f7f3 fdf8 	bl	80001f8 <__aeabi_dsub>
 800c608:	4622      	mov	r2, r4
 800c60a:	462b      	mov	r3, r5
 800c60c:	f7f3 ffac 	bl	8000568 <__aeabi_dmul>
 800c610:	4b2e      	ldr	r3, [pc, #184]	; (800c6cc <__ieee754_acos+0x2f4>)
 800c612:	2200      	movs	r2, #0
 800c614:	f7f3 fdf2 	bl	80001fc <__adddf3>
 800c618:	4602      	mov	r2, r0
 800c61a:	460b      	mov	r3, r1
 800c61c:	4640      	mov	r0, r8
 800c61e:	4649      	mov	r1, r9
 800c620:	f7f4 f8cc 	bl	80007bc <__aeabi_ddiv>
 800c624:	4632      	mov	r2, r6
 800c626:	463b      	mov	r3, r7
 800c628:	f7f3 ff9e 	bl	8000568 <__aeabi_dmul>
 800c62c:	a320      	add	r3, pc, #128	; (adr r3, 800c6b0 <__ieee754_acos+0x2d8>)
 800c62e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c632:	f7f3 fde1 	bl	80001f8 <__aeabi_dsub>
 800c636:	4632      	mov	r2, r6
 800c638:	463b      	mov	r3, r7
 800c63a:	f7f3 fddf 	bl	80001fc <__adddf3>
 800c63e:	4602      	mov	r2, r0
 800c640:	460b      	mov	r3, r1
 800c642:	f7f3 fddb 	bl	80001fc <__adddf3>
 800c646:	4602      	mov	r2, r0
 800c648:	460b      	mov	r3, r1
 800c64a:	a103      	add	r1, pc, #12	; (adr r1, 800c658 <__ieee754_acos+0x280>)
 800c64c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c650:	e76f      	b.n	800c532 <__ieee754_acos+0x15a>
 800c652:	bf00      	nop
 800c654:	f3af 8000 	nop.w
 800c658:	54442d18 	.word	0x54442d18
 800c65c:	400921fb 	.word	0x400921fb
 800c660:	0dfdf709 	.word	0x0dfdf709
 800c664:	3f023de1 	.word	0x3f023de1
 800c668:	7501b288 	.word	0x7501b288
 800c66c:	3f49efe0 	.word	0x3f49efe0
 800c670:	b5688f3b 	.word	0xb5688f3b
 800c674:	3fa48228 	.word	0x3fa48228
 800c678:	0e884455 	.word	0x0e884455
 800c67c:	3fc9c155 	.word	0x3fc9c155
 800c680:	03eb6f7d 	.word	0x03eb6f7d
 800c684:	3fd4d612 	.word	0x3fd4d612
 800c688:	55555555 	.word	0x55555555
 800c68c:	3fc55555 	.word	0x3fc55555
 800c690:	b12e9282 	.word	0xb12e9282
 800c694:	3fb3b8c5 	.word	0x3fb3b8c5
 800c698:	1b8d0159 	.word	0x1b8d0159
 800c69c:	3fe6066c 	.word	0x3fe6066c
 800c6a0:	9c598ac8 	.word	0x9c598ac8
 800c6a4:	40002ae5 	.word	0x40002ae5
 800c6a8:	1c8a2d4b 	.word	0x1c8a2d4b
 800c6ac:	40033a27 	.word	0x40033a27
 800c6b0:	33145c07 	.word	0x33145c07
 800c6b4:	3c91a626 	.word	0x3c91a626
 800c6b8:	54442d18 	.word	0x54442d18
 800c6bc:	3ff921fb 	.word	0x3ff921fb
 800c6c0:	3fefffff 	.word	0x3fefffff
 800c6c4:	3fdfffff 	.word	0x3fdfffff
 800c6c8:	3c600000 	.word	0x3c600000
 800c6cc:	3ff00000 	.word	0x3ff00000
 800c6d0:	3fe00000 	.word	0x3fe00000
 800c6d4:	ee10 2a10 	vmov	r2, s0
 800c6d8:	462b      	mov	r3, r5
 800c6da:	496d      	ldr	r1, [pc, #436]	; (800c890 <__ieee754_acos+0x4b8>)
 800c6dc:	2000      	movs	r0, #0
 800c6de:	f7f3 fd8b 	bl	80001f8 <__aeabi_dsub>
 800c6e2:	4b6c      	ldr	r3, [pc, #432]	; (800c894 <__ieee754_acos+0x4bc>)
 800c6e4:	2200      	movs	r2, #0
 800c6e6:	f7f3 ff3f 	bl	8000568 <__aeabi_dmul>
 800c6ea:	4604      	mov	r4, r0
 800c6ec:	460d      	mov	r5, r1
 800c6ee:	ec45 4b10 	vmov	d0, r4, r5
 800c6f2:	f000 fba7 	bl	800ce44 <__ieee754_sqrt>
 800c6f6:	a34e      	add	r3, pc, #312	; (adr r3, 800c830 <__ieee754_acos+0x458>)
 800c6f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6fc:	4620      	mov	r0, r4
 800c6fe:	4629      	mov	r1, r5
 800c700:	ec59 8b10 	vmov	r8, r9, d0
 800c704:	f7f3 ff30 	bl	8000568 <__aeabi_dmul>
 800c708:	a34b      	add	r3, pc, #300	; (adr r3, 800c838 <__ieee754_acos+0x460>)
 800c70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c70e:	f7f3 fd75 	bl	80001fc <__adddf3>
 800c712:	4622      	mov	r2, r4
 800c714:	462b      	mov	r3, r5
 800c716:	f7f3 ff27 	bl	8000568 <__aeabi_dmul>
 800c71a:	a349      	add	r3, pc, #292	; (adr r3, 800c840 <__ieee754_acos+0x468>)
 800c71c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c720:	f7f3 fd6a 	bl	80001f8 <__aeabi_dsub>
 800c724:	4622      	mov	r2, r4
 800c726:	462b      	mov	r3, r5
 800c728:	f7f3 ff1e 	bl	8000568 <__aeabi_dmul>
 800c72c:	a346      	add	r3, pc, #280	; (adr r3, 800c848 <__ieee754_acos+0x470>)
 800c72e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c732:	f7f3 fd63 	bl	80001fc <__adddf3>
 800c736:	4622      	mov	r2, r4
 800c738:	462b      	mov	r3, r5
 800c73a:	f7f3 ff15 	bl	8000568 <__aeabi_dmul>
 800c73e:	a344      	add	r3, pc, #272	; (adr r3, 800c850 <__ieee754_acos+0x478>)
 800c740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c744:	f7f3 fd58 	bl	80001f8 <__aeabi_dsub>
 800c748:	4622      	mov	r2, r4
 800c74a:	462b      	mov	r3, r5
 800c74c:	f7f3 ff0c 	bl	8000568 <__aeabi_dmul>
 800c750:	a341      	add	r3, pc, #260	; (adr r3, 800c858 <__ieee754_acos+0x480>)
 800c752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c756:	f7f3 fd51 	bl	80001fc <__adddf3>
 800c75a:	4622      	mov	r2, r4
 800c75c:	462b      	mov	r3, r5
 800c75e:	f7f3 ff03 	bl	8000568 <__aeabi_dmul>
 800c762:	a33f      	add	r3, pc, #252	; (adr r3, 800c860 <__ieee754_acos+0x488>)
 800c764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c768:	4682      	mov	sl, r0
 800c76a:	468b      	mov	fp, r1
 800c76c:	4620      	mov	r0, r4
 800c76e:	4629      	mov	r1, r5
 800c770:	f7f3 fefa 	bl	8000568 <__aeabi_dmul>
 800c774:	a33c      	add	r3, pc, #240	; (adr r3, 800c868 <__ieee754_acos+0x490>)
 800c776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c77a:	f7f3 fd3d 	bl	80001f8 <__aeabi_dsub>
 800c77e:	4622      	mov	r2, r4
 800c780:	462b      	mov	r3, r5
 800c782:	f7f3 fef1 	bl	8000568 <__aeabi_dmul>
 800c786:	a33a      	add	r3, pc, #232	; (adr r3, 800c870 <__ieee754_acos+0x498>)
 800c788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c78c:	f7f3 fd36 	bl	80001fc <__adddf3>
 800c790:	4622      	mov	r2, r4
 800c792:	462b      	mov	r3, r5
 800c794:	f7f3 fee8 	bl	8000568 <__aeabi_dmul>
 800c798:	a337      	add	r3, pc, #220	; (adr r3, 800c878 <__ieee754_acos+0x4a0>)
 800c79a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c79e:	f7f3 fd2b 	bl	80001f8 <__aeabi_dsub>
 800c7a2:	4622      	mov	r2, r4
 800c7a4:	462b      	mov	r3, r5
 800c7a6:	f7f3 fedf 	bl	8000568 <__aeabi_dmul>
 800c7aa:	4b39      	ldr	r3, [pc, #228]	; (800c890 <__ieee754_acos+0x4b8>)
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	f7f3 fd25 	bl	80001fc <__adddf3>
 800c7b2:	4602      	mov	r2, r0
 800c7b4:	460b      	mov	r3, r1
 800c7b6:	4650      	mov	r0, sl
 800c7b8:	4659      	mov	r1, fp
 800c7ba:	f7f3 ffff 	bl	80007bc <__aeabi_ddiv>
 800c7be:	4642      	mov	r2, r8
 800c7c0:	464b      	mov	r3, r9
 800c7c2:	f7f3 fed1 	bl	8000568 <__aeabi_dmul>
 800c7c6:	2600      	movs	r6, #0
 800c7c8:	4682      	mov	sl, r0
 800c7ca:	468b      	mov	fp, r1
 800c7cc:	4632      	mov	r2, r6
 800c7ce:	464b      	mov	r3, r9
 800c7d0:	4630      	mov	r0, r6
 800c7d2:	4649      	mov	r1, r9
 800c7d4:	f7f3 fec8 	bl	8000568 <__aeabi_dmul>
 800c7d8:	4602      	mov	r2, r0
 800c7da:	460b      	mov	r3, r1
 800c7dc:	4620      	mov	r0, r4
 800c7de:	4629      	mov	r1, r5
 800c7e0:	f7f3 fd0a 	bl	80001f8 <__aeabi_dsub>
 800c7e4:	4632      	mov	r2, r6
 800c7e6:	4604      	mov	r4, r0
 800c7e8:	460d      	mov	r5, r1
 800c7ea:	464b      	mov	r3, r9
 800c7ec:	4640      	mov	r0, r8
 800c7ee:	4649      	mov	r1, r9
 800c7f0:	f7f3 fd04 	bl	80001fc <__adddf3>
 800c7f4:	4602      	mov	r2, r0
 800c7f6:	460b      	mov	r3, r1
 800c7f8:	4620      	mov	r0, r4
 800c7fa:	4629      	mov	r1, r5
 800c7fc:	f7f3 ffde 	bl	80007bc <__aeabi_ddiv>
 800c800:	4602      	mov	r2, r0
 800c802:	460b      	mov	r3, r1
 800c804:	4650      	mov	r0, sl
 800c806:	4659      	mov	r1, fp
 800c808:	f7f3 fcf8 	bl	80001fc <__adddf3>
 800c80c:	4632      	mov	r2, r6
 800c80e:	464b      	mov	r3, r9
 800c810:	f7f3 fcf4 	bl	80001fc <__adddf3>
 800c814:	4602      	mov	r2, r0
 800c816:	460b      	mov	r3, r1
 800c818:	f7f3 fcf0 	bl	80001fc <__adddf3>
 800c81c:	e5fe      	b.n	800c41c <__ieee754_acos+0x44>
 800c81e:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800c880 <__ieee754_acos+0x4a8>
 800c822:	e5ed      	b.n	800c400 <__ieee754_acos+0x28>
 800c824:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800c888 <__ieee754_acos+0x4b0>
 800c828:	e5ea      	b.n	800c400 <__ieee754_acos+0x28>
 800c82a:	bf00      	nop
 800c82c:	f3af 8000 	nop.w
 800c830:	0dfdf709 	.word	0x0dfdf709
 800c834:	3f023de1 	.word	0x3f023de1
 800c838:	7501b288 	.word	0x7501b288
 800c83c:	3f49efe0 	.word	0x3f49efe0
 800c840:	b5688f3b 	.word	0xb5688f3b
 800c844:	3fa48228 	.word	0x3fa48228
 800c848:	0e884455 	.word	0x0e884455
 800c84c:	3fc9c155 	.word	0x3fc9c155
 800c850:	03eb6f7d 	.word	0x03eb6f7d
 800c854:	3fd4d612 	.word	0x3fd4d612
 800c858:	55555555 	.word	0x55555555
 800c85c:	3fc55555 	.word	0x3fc55555
 800c860:	b12e9282 	.word	0xb12e9282
 800c864:	3fb3b8c5 	.word	0x3fb3b8c5
 800c868:	1b8d0159 	.word	0x1b8d0159
 800c86c:	3fe6066c 	.word	0x3fe6066c
 800c870:	9c598ac8 	.word	0x9c598ac8
 800c874:	40002ae5 	.word	0x40002ae5
 800c878:	1c8a2d4b 	.word	0x1c8a2d4b
 800c87c:	40033a27 	.word	0x40033a27
	...
 800c888:	54442d18 	.word	0x54442d18
 800c88c:	3ff921fb 	.word	0x3ff921fb
 800c890:	3ff00000 	.word	0x3ff00000
 800c894:	3fe00000 	.word	0x3fe00000

0800c898 <__ieee754_atan2>:
 800c898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c89c:	ec57 6b11 	vmov	r6, r7, d1
 800c8a0:	4273      	negs	r3, r6
 800c8a2:	f8df e184 	ldr.w	lr, [pc, #388]	; 800ca28 <__ieee754_atan2+0x190>
 800c8a6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800c8aa:	4333      	orrs	r3, r6
 800c8ac:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800c8b0:	4573      	cmp	r3, lr
 800c8b2:	ec51 0b10 	vmov	r0, r1, d0
 800c8b6:	ee11 8a10 	vmov	r8, s2
 800c8ba:	d80a      	bhi.n	800c8d2 <__ieee754_atan2+0x3a>
 800c8bc:	4244      	negs	r4, r0
 800c8be:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c8c2:	4304      	orrs	r4, r0
 800c8c4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800c8c8:	4574      	cmp	r4, lr
 800c8ca:	ee10 9a10 	vmov	r9, s0
 800c8ce:	468c      	mov	ip, r1
 800c8d0:	d907      	bls.n	800c8e2 <__ieee754_atan2+0x4a>
 800c8d2:	4632      	mov	r2, r6
 800c8d4:	463b      	mov	r3, r7
 800c8d6:	f7f3 fc91 	bl	80001fc <__adddf3>
 800c8da:	ec41 0b10 	vmov	d0, r0, r1
 800c8de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8e2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800c8e6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c8ea:	4334      	orrs	r4, r6
 800c8ec:	d103      	bne.n	800c8f6 <__ieee754_atan2+0x5e>
 800c8ee:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c8f2:	f7ff bab1 	b.w	800be58 <atan>
 800c8f6:	17bc      	asrs	r4, r7, #30
 800c8f8:	f004 0402 	and.w	r4, r4, #2
 800c8fc:	ea53 0909 	orrs.w	r9, r3, r9
 800c900:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800c904:	d107      	bne.n	800c916 <__ieee754_atan2+0x7e>
 800c906:	2c02      	cmp	r4, #2
 800c908:	d060      	beq.n	800c9cc <__ieee754_atan2+0x134>
 800c90a:	2c03      	cmp	r4, #3
 800c90c:	d1e5      	bne.n	800c8da <__ieee754_atan2+0x42>
 800c90e:	a142      	add	r1, pc, #264	; (adr r1, 800ca18 <__ieee754_atan2+0x180>)
 800c910:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c914:	e7e1      	b.n	800c8da <__ieee754_atan2+0x42>
 800c916:	ea52 0808 	orrs.w	r8, r2, r8
 800c91a:	d106      	bne.n	800c92a <__ieee754_atan2+0x92>
 800c91c:	f1bc 0f00 	cmp.w	ip, #0
 800c920:	da5f      	bge.n	800c9e2 <__ieee754_atan2+0x14a>
 800c922:	a13f      	add	r1, pc, #252	; (adr r1, 800ca20 <__ieee754_atan2+0x188>)
 800c924:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c928:	e7d7      	b.n	800c8da <__ieee754_atan2+0x42>
 800c92a:	4572      	cmp	r2, lr
 800c92c:	d10f      	bne.n	800c94e <__ieee754_atan2+0xb6>
 800c92e:	4293      	cmp	r3, r2
 800c930:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800c934:	d107      	bne.n	800c946 <__ieee754_atan2+0xae>
 800c936:	2c02      	cmp	r4, #2
 800c938:	d84c      	bhi.n	800c9d4 <__ieee754_atan2+0x13c>
 800c93a:	4b35      	ldr	r3, [pc, #212]	; (800ca10 <__ieee754_atan2+0x178>)
 800c93c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800c940:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c944:	e7c9      	b.n	800c8da <__ieee754_atan2+0x42>
 800c946:	2c02      	cmp	r4, #2
 800c948:	d848      	bhi.n	800c9dc <__ieee754_atan2+0x144>
 800c94a:	4b32      	ldr	r3, [pc, #200]	; (800ca14 <__ieee754_atan2+0x17c>)
 800c94c:	e7f6      	b.n	800c93c <__ieee754_atan2+0xa4>
 800c94e:	4573      	cmp	r3, lr
 800c950:	d0e4      	beq.n	800c91c <__ieee754_atan2+0x84>
 800c952:	1a9b      	subs	r3, r3, r2
 800c954:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800c958:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c95c:	da1e      	bge.n	800c99c <__ieee754_atan2+0x104>
 800c95e:	2f00      	cmp	r7, #0
 800c960:	da01      	bge.n	800c966 <__ieee754_atan2+0xce>
 800c962:	323c      	adds	r2, #60	; 0x3c
 800c964:	db1e      	blt.n	800c9a4 <__ieee754_atan2+0x10c>
 800c966:	4632      	mov	r2, r6
 800c968:	463b      	mov	r3, r7
 800c96a:	f7f3 ff27 	bl	80007bc <__aeabi_ddiv>
 800c96e:	ec41 0b10 	vmov	d0, r0, r1
 800c972:	f7ff fc61 	bl	800c238 <fabs>
 800c976:	f7ff fa6f 	bl	800be58 <atan>
 800c97a:	ec51 0b10 	vmov	r0, r1, d0
 800c97e:	2c01      	cmp	r4, #1
 800c980:	d013      	beq.n	800c9aa <__ieee754_atan2+0x112>
 800c982:	2c02      	cmp	r4, #2
 800c984:	d015      	beq.n	800c9b2 <__ieee754_atan2+0x11a>
 800c986:	2c00      	cmp	r4, #0
 800c988:	d0a7      	beq.n	800c8da <__ieee754_atan2+0x42>
 800c98a:	a319      	add	r3, pc, #100	; (adr r3, 800c9f0 <__ieee754_atan2+0x158>)
 800c98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c990:	f7f3 fc32 	bl	80001f8 <__aeabi_dsub>
 800c994:	a318      	add	r3, pc, #96	; (adr r3, 800c9f8 <__ieee754_atan2+0x160>)
 800c996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c99a:	e014      	b.n	800c9c6 <__ieee754_atan2+0x12e>
 800c99c:	a118      	add	r1, pc, #96	; (adr r1, 800ca00 <__ieee754_atan2+0x168>)
 800c99e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9a2:	e7ec      	b.n	800c97e <__ieee754_atan2+0xe6>
 800c9a4:	2000      	movs	r0, #0
 800c9a6:	2100      	movs	r1, #0
 800c9a8:	e7e9      	b.n	800c97e <__ieee754_atan2+0xe6>
 800c9aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c9ae:	4619      	mov	r1, r3
 800c9b0:	e793      	b.n	800c8da <__ieee754_atan2+0x42>
 800c9b2:	a30f      	add	r3, pc, #60	; (adr r3, 800c9f0 <__ieee754_atan2+0x158>)
 800c9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b8:	f7f3 fc1e 	bl	80001f8 <__aeabi_dsub>
 800c9bc:	4602      	mov	r2, r0
 800c9be:	460b      	mov	r3, r1
 800c9c0:	a10d      	add	r1, pc, #52	; (adr r1, 800c9f8 <__ieee754_atan2+0x160>)
 800c9c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9c6:	f7f3 fc17 	bl	80001f8 <__aeabi_dsub>
 800c9ca:	e786      	b.n	800c8da <__ieee754_atan2+0x42>
 800c9cc:	a10a      	add	r1, pc, #40	; (adr r1, 800c9f8 <__ieee754_atan2+0x160>)
 800c9ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9d2:	e782      	b.n	800c8da <__ieee754_atan2+0x42>
 800c9d4:	a10c      	add	r1, pc, #48	; (adr r1, 800ca08 <__ieee754_atan2+0x170>)
 800c9d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9da:	e77e      	b.n	800c8da <__ieee754_atan2+0x42>
 800c9dc:	2000      	movs	r0, #0
 800c9de:	2100      	movs	r1, #0
 800c9e0:	e77b      	b.n	800c8da <__ieee754_atan2+0x42>
 800c9e2:	a107      	add	r1, pc, #28	; (adr r1, 800ca00 <__ieee754_atan2+0x168>)
 800c9e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9e8:	e777      	b.n	800c8da <__ieee754_atan2+0x42>
 800c9ea:	bf00      	nop
 800c9ec:	f3af 8000 	nop.w
 800c9f0:	33145c07 	.word	0x33145c07
 800c9f4:	3ca1a626 	.word	0x3ca1a626
 800c9f8:	54442d18 	.word	0x54442d18
 800c9fc:	400921fb 	.word	0x400921fb
 800ca00:	54442d18 	.word	0x54442d18
 800ca04:	3ff921fb 	.word	0x3ff921fb
 800ca08:	54442d18 	.word	0x54442d18
 800ca0c:	3fe921fb 	.word	0x3fe921fb
 800ca10:	0800de90 	.word	0x0800de90
 800ca14:	0800dea8 	.word	0x0800dea8
 800ca18:	54442d18 	.word	0x54442d18
 800ca1c:	c00921fb 	.word	0xc00921fb
 800ca20:	54442d18 	.word	0x54442d18
 800ca24:	bff921fb 	.word	0xbff921fb
 800ca28:	7ff00000 	.word	0x7ff00000
 800ca2c:	00000000 	.word	0x00000000

0800ca30 <__ieee754_rem_pio2>:
 800ca30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca34:	ed2d 8b02 	vpush	{d8}
 800ca38:	ec55 4b10 	vmov	r4, r5, d0
 800ca3c:	4bca      	ldr	r3, [pc, #808]	; (800cd68 <__ieee754_rem_pio2+0x338>)
 800ca3e:	b08b      	sub	sp, #44	; 0x2c
 800ca40:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800ca44:	4598      	cmp	r8, r3
 800ca46:	4682      	mov	sl, r0
 800ca48:	9502      	str	r5, [sp, #8]
 800ca4a:	dc08      	bgt.n	800ca5e <__ieee754_rem_pio2+0x2e>
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	2300      	movs	r3, #0
 800ca50:	ed80 0b00 	vstr	d0, [r0]
 800ca54:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ca58:	f04f 0b00 	mov.w	fp, #0
 800ca5c:	e028      	b.n	800cab0 <__ieee754_rem_pio2+0x80>
 800ca5e:	4bc3      	ldr	r3, [pc, #780]	; (800cd6c <__ieee754_rem_pio2+0x33c>)
 800ca60:	4598      	cmp	r8, r3
 800ca62:	dc78      	bgt.n	800cb56 <__ieee754_rem_pio2+0x126>
 800ca64:	9b02      	ldr	r3, [sp, #8]
 800ca66:	4ec2      	ldr	r6, [pc, #776]	; (800cd70 <__ieee754_rem_pio2+0x340>)
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	ee10 0a10 	vmov	r0, s0
 800ca6e:	a3b0      	add	r3, pc, #704	; (adr r3, 800cd30 <__ieee754_rem_pio2+0x300>)
 800ca70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca74:	4629      	mov	r1, r5
 800ca76:	dd39      	ble.n	800caec <__ieee754_rem_pio2+0xbc>
 800ca78:	f7f3 fbbe 	bl	80001f8 <__aeabi_dsub>
 800ca7c:	45b0      	cmp	r8, r6
 800ca7e:	4604      	mov	r4, r0
 800ca80:	460d      	mov	r5, r1
 800ca82:	d01b      	beq.n	800cabc <__ieee754_rem_pio2+0x8c>
 800ca84:	a3ac      	add	r3, pc, #688	; (adr r3, 800cd38 <__ieee754_rem_pio2+0x308>)
 800ca86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca8a:	f7f3 fbb5 	bl	80001f8 <__aeabi_dsub>
 800ca8e:	4602      	mov	r2, r0
 800ca90:	460b      	mov	r3, r1
 800ca92:	e9ca 2300 	strd	r2, r3, [sl]
 800ca96:	4620      	mov	r0, r4
 800ca98:	4629      	mov	r1, r5
 800ca9a:	f7f3 fbad 	bl	80001f8 <__aeabi_dsub>
 800ca9e:	a3a6      	add	r3, pc, #664	; (adr r3, 800cd38 <__ieee754_rem_pio2+0x308>)
 800caa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caa4:	f7f3 fba8 	bl	80001f8 <__aeabi_dsub>
 800caa8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800caac:	f04f 0b01 	mov.w	fp, #1
 800cab0:	4658      	mov	r0, fp
 800cab2:	b00b      	add	sp, #44	; 0x2c
 800cab4:	ecbd 8b02 	vpop	{d8}
 800cab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cabc:	a3a0      	add	r3, pc, #640	; (adr r3, 800cd40 <__ieee754_rem_pio2+0x310>)
 800cabe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cac2:	f7f3 fb99 	bl	80001f8 <__aeabi_dsub>
 800cac6:	a3a0      	add	r3, pc, #640	; (adr r3, 800cd48 <__ieee754_rem_pio2+0x318>)
 800cac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cacc:	4604      	mov	r4, r0
 800cace:	460d      	mov	r5, r1
 800cad0:	f7f3 fb92 	bl	80001f8 <__aeabi_dsub>
 800cad4:	4602      	mov	r2, r0
 800cad6:	460b      	mov	r3, r1
 800cad8:	e9ca 2300 	strd	r2, r3, [sl]
 800cadc:	4620      	mov	r0, r4
 800cade:	4629      	mov	r1, r5
 800cae0:	f7f3 fb8a 	bl	80001f8 <__aeabi_dsub>
 800cae4:	a398      	add	r3, pc, #608	; (adr r3, 800cd48 <__ieee754_rem_pio2+0x318>)
 800cae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caea:	e7db      	b.n	800caa4 <__ieee754_rem_pio2+0x74>
 800caec:	f7f3 fb86 	bl	80001fc <__adddf3>
 800caf0:	45b0      	cmp	r8, r6
 800caf2:	4604      	mov	r4, r0
 800caf4:	460d      	mov	r5, r1
 800caf6:	d016      	beq.n	800cb26 <__ieee754_rem_pio2+0xf6>
 800caf8:	a38f      	add	r3, pc, #572	; (adr r3, 800cd38 <__ieee754_rem_pio2+0x308>)
 800cafa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cafe:	f7f3 fb7d 	bl	80001fc <__adddf3>
 800cb02:	4602      	mov	r2, r0
 800cb04:	460b      	mov	r3, r1
 800cb06:	e9ca 2300 	strd	r2, r3, [sl]
 800cb0a:	4620      	mov	r0, r4
 800cb0c:	4629      	mov	r1, r5
 800cb0e:	f7f3 fb73 	bl	80001f8 <__aeabi_dsub>
 800cb12:	a389      	add	r3, pc, #548	; (adr r3, 800cd38 <__ieee754_rem_pio2+0x308>)
 800cb14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb18:	f7f3 fb70 	bl	80001fc <__adddf3>
 800cb1c:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 800cb20:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cb24:	e7c4      	b.n	800cab0 <__ieee754_rem_pio2+0x80>
 800cb26:	a386      	add	r3, pc, #536	; (adr r3, 800cd40 <__ieee754_rem_pio2+0x310>)
 800cb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb2c:	f7f3 fb66 	bl	80001fc <__adddf3>
 800cb30:	a385      	add	r3, pc, #532	; (adr r3, 800cd48 <__ieee754_rem_pio2+0x318>)
 800cb32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb36:	4604      	mov	r4, r0
 800cb38:	460d      	mov	r5, r1
 800cb3a:	f7f3 fb5f 	bl	80001fc <__adddf3>
 800cb3e:	4602      	mov	r2, r0
 800cb40:	460b      	mov	r3, r1
 800cb42:	e9ca 2300 	strd	r2, r3, [sl]
 800cb46:	4620      	mov	r0, r4
 800cb48:	4629      	mov	r1, r5
 800cb4a:	f7f3 fb55 	bl	80001f8 <__aeabi_dsub>
 800cb4e:	a37e      	add	r3, pc, #504	; (adr r3, 800cd48 <__ieee754_rem_pio2+0x318>)
 800cb50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb54:	e7e0      	b.n	800cb18 <__ieee754_rem_pio2+0xe8>
 800cb56:	4b87      	ldr	r3, [pc, #540]	; (800cd74 <__ieee754_rem_pio2+0x344>)
 800cb58:	4598      	cmp	r8, r3
 800cb5a:	f300 80d9 	bgt.w	800cd10 <__ieee754_rem_pio2+0x2e0>
 800cb5e:	f7ff fb6b 	bl	800c238 <fabs>
 800cb62:	ec55 4b10 	vmov	r4, r5, d0
 800cb66:	ee10 0a10 	vmov	r0, s0
 800cb6a:	a379      	add	r3, pc, #484	; (adr r3, 800cd50 <__ieee754_rem_pio2+0x320>)
 800cb6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb70:	4629      	mov	r1, r5
 800cb72:	f7f3 fcf9 	bl	8000568 <__aeabi_dmul>
 800cb76:	4b80      	ldr	r3, [pc, #512]	; (800cd78 <__ieee754_rem_pio2+0x348>)
 800cb78:	2200      	movs	r2, #0
 800cb7a:	f7f3 fb3f 	bl	80001fc <__adddf3>
 800cb7e:	f7f3 ffa3 	bl	8000ac8 <__aeabi_d2iz>
 800cb82:	4683      	mov	fp, r0
 800cb84:	f7f3 fc86 	bl	8000494 <__aeabi_i2d>
 800cb88:	4602      	mov	r2, r0
 800cb8a:	460b      	mov	r3, r1
 800cb8c:	ec43 2b18 	vmov	d8, r2, r3
 800cb90:	a367      	add	r3, pc, #412	; (adr r3, 800cd30 <__ieee754_rem_pio2+0x300>)
 800cb92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb96:	f7f3 fce7 	bl	8000568 <__aeabi_dmul>
 800cb9a:	4602      	mov	r2, r0
 800cb9c:	460b      	mov	r3, r1
 800cb9e:	4620      	mov	r0, r4
 800cba0:	4629      	mov	r1, r5
 800cba2:	f7f3 fb29 	bl	80001f8 <__aeabi_dsub>
 800cba6:	a364      	add	r3, pc, #400	; (adr r3, 800cd38 <__ieee754_rem_pio2+0x308>)
 800cba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbac:	4606      	mov	r6, r0
 800cbae:	460f      	mov	r7, r1
 800cbb0:	ec51 0b18 	vmov	r0, r1, d8
 800cbb4:	f7f3 fcd8 	bl	8000568 <__aeabi_dmul>
 800cbb8:	f1bb 0f1f 	cmp.w	fp, #31
 800cbbc:	4604      	mov	r4, r0
 800cbbe:	460d      	mov	r5, r1
 800cbc0:	dc0d      	bgt.n	800cbde <__ieee754_rem_pio2+0x1ae>
 800cbc2:	4b6e      	ldr	r3, [pc, #440]	; (800cd7c <__ieee754_rem_pio2+0x34c>)
 800cbc4:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 800cbc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbcc:	4543      	cmp	r3, r8
 800cbce:	d006      	beq.n	800cbde <__ieee754_rem_pio2+0x1ae>
 800cbd0:	4622      	mov	r2, r4
 800cbd2:	462b      	mov	r3, r5
 800cbd4:	4630      	mov	r0, r6
 800cbd6:	4639      	mov	r1, r7
 800cbd8:	f7f3 fb0e 	bl	80001f8 <__aeabi_dsub>
 800cbdc:	e00f      	b.n	800cbfe <__ieee754_rem_pio2+0x1ce>
 800cbde:	462b      	mov	r3, r5
 800cbe0:	4622      	mov	r2, r4
 800cbe2:	4630      	mov	r0, r6
 800cbe4:	4639      	mov	r1, r7
 800cbe6:	f7f3 fb07 	bl	80001f8 <__aeabi_dsub>
 800cbea:	ea4f 5328 	mov.w	r3, r8, asr #20
 800cbee:	9303      	str	r3, [sp, #12]
 800cbf0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cbf4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800cbf8:	f1b8 0f10 	cmp.w	r8, #16
 800cbfc:	dc02      	bgt.n	800cc04 <__ieee754_rem_pio2+0x1d4>
 800cbfe:	e9ca 0100 	strd	r0, r1, [sl]
 800cc02:	e039      	b.n	800cc78 <__ieee754_rem_pio2+0x248>
 800cc04:	a34e      	add	r3, pc, #312	; (adr r3, 800cd40 <__ieee754_rem_pio2+0x310>)
 800cc06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc0a:	ec51 0b18 	vmov	r0, r1, d8
 800cc0e:	f7f3 fcab 	bl	8000568 <__aeabi_dmul>
 800cc12:	4604      	mov	r4, r0
 800cc14:	460d      	mov	r5, r1
 800cc16:	4602      	mov	r2, r0
 800cc18:	460b      	mov	r3, r1
 800cc1a:	4630      	mov	r0, r6
 800cc1c:	4639      	mov	r1, r7
 800cc1e:	f7f3 faeb 	bl	80001f8 <__aeabi_dsub>
 800cc22:	4602      	mov	r2, r0
 800cc24:	460b      	mov	r3, r1
 800cc26:	4680      	mov	r8, r0
 800cc28:	4689      	mov	r9, r1
 800cc2a:	4630      	mov	r0, r6
 800cc2c:	4639      	mov	r1, r7
 800cc2e:	f7f3 fae3 	bl	80001f8 <__aeabi_dsub>
 800cc32:	4622      	mov	r2, r4
 800cc34:	462b      	mov	r3, r5
 800cc36:	f7f3 fadf 	bl	80001f8 <__aeabi_dsub>
 800cc3a:	a343      	add	r3, pc, #268	; (adr r3, 800cd48 <__ieee754_rem_pio2+0x318>)
 800cc3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc40:	4604      	mov	r4, r0
 800cc42:	460d      	mov	r5, r1
 800cc44:	ec51 0b18 	vmov	r0, r1, d8
 800cc48:	f7f3 fc8e 	bl	8000568 <__aeabi_dmul>
 800cc4c:	4622      	mov	r2, r4
 800cc4e:	462b      	mov	r3, r5
 800cc50:	f7f3 fad2 	bl	80001f8 <__aeabi_dsub>
 800cc54:	4602      	mov	r2, r0
 800cc56:	460b      	mov	r3, r1
 800cc58:	4604      	mov	r4, r0
 800cc5a:	460d      	mov	r5, r1
 800cc5c:	4640      	mov	r0, r8
 800cc5e:	4649      	mov	r1, r9
 800cc60:	f7f3 faca 	bl	80001f8 <__aeabi_dsub>
 800cc64:	9a03      	ldr	r2, [sp, #12]
 800cc66:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cc6a:	1ad3      	subs	r3, r2, r3
 800cc6c:	2b31      	cmp	r3, #49	; 0x31
 800cc6e:	dc24      	bgt.n	800ccba <__ieee754_rem_pio2+0x28a>
 800cc70:	e9ca 0100 	strd	r0, r1, [sl]
 800cc74:	4646      	mov	r6, r8
 800cc76:	464f      	mov	r7, r9
 800cc78:	e9da 8900 	ldrd	r8, r9, [sl]
 800cc7c:	4630      	mov	r0, r6
 800cc7e:	4642      	mov	r2, r8
 800cc80:	464b      	mov	r3, r9
 800cc82:	4639      	mov	r1, r7
 800cc84:	f7f3 fab8 	bl	80001f8 <__aeabi_dsub>
 800cc88:	462b      	mov	r3, r5
 800cc8a:	4622      	mov	r2, r4
 800cc8c:	f7f3 fab4 	bl	80001f8 <__aeabi_dsub>
 800cc90:	9b02      	ldr	r3, [sp, #8]
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cc98:	f6bf af0a 	bge.w	800cab0 <__ieee754_rem_pio2+0x80>
 800cc9c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800cca0:	f8ca 3004 	str.w	r3, [sl, #4]
 800cca4:	f8ca 8000 	str.w	r8, [sl]
 800cca8:	f8ca 0008 	str.w	r0, [sl, #8]
 800ccac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ccb0:	f8ca 300c 	str.w	r3, [sl, #12]
 800ccb4:	f1cb 0b00 	rsb	fp, fp, #0
 800ccb8:	e6fa      	b.n	800cab0 <__ieee754_rem_pio2+0x80>
 800ccba:	a327      	add	r3, pc, #156	; (adr r3, 800cd58 <__ieee754_rem_pio2+0x328>)
 800ccbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccc0:	ec51 0b18 	vmov	r0, r1, d8
 800ccc4:	f7f3 fc50 	bl	8000568 <__aeabi_dmul>
 800ccc8:	4604      	mov	r4, r0
 800ccca:	460d      	mov	r5, r1
 800cccc:	4602      	mov	r2, r0
 800ccce:	460b      	mov	r3, r1
 800ccd0:	4640      	mov	r0, r8
 800ccd2:	4649      	mov	r1, r9
 800ccd4:	f7f3 fa90 	bl	80001f8 <__aeabi_dsub>
 800ccd8:	4602      	mov	r2, r0
 800ccda:	460b      	mov	r3, r1
 800ccdc:	4606      	mov	r6, r0
 800ccde:	460f      	mov	r7, r1
 800cce0:	4640      	mov	r0, r8
 800cce2:	4649      	mov	r1, r9
 800cce4:	f7f3 fa88 	bl	80001f8 <__aeabi_dsub>
 800cce8:	4622      	mov	r2, r4
 800ccea:	462b      	mov	r3, r5
 800ccec:	f7f3 fa84 	bl	80001f8 <__aeabi_dsub>
 800ccf0:	a31b      	add	r3, pc, #108	; (adr r3, 800cd60 <__ieee754_rem_pio2+0x330>)
 800ccf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccf6:	4604      	mov	r4, r0
 800ccf8:	460d      	mov	r5, r1
 800ccfa:	ec51 0b18 	vmov	r0, r1, d8
 800ccfe:	f7f3 fc33 	bl	8000568 <__aeabi_dmul>
 800cd02:	4622      	mov	r2, r4
 800cd04:	462b      	mov	r3, r5
 800cd06:	f7f3 fa77 	bl	80001f8 <__aeabi_dsub>
 800cd0a:	4604      	mov	r4, r0
 800cd0c:	460d      	mov	r5, r1
 800cd0e:	e75f      	b.n	800cbd0 <__ieee754_rem_pio2+0x1a0>
 800cd10:	4b1b      	ldr	r3, [pc, #108]	; (800cd80 <__ieee754_rem_pio2+0x350>)
 800cd12:	4598      	cmp	r8, r3
 800cd14:	dd36      	ble.n	800cd84 <__ieee754_rem_pio2+0x354>
 800cd16:	ee10 2a10 	vmov	r2, s0
 800cd1a:	462b      	mov	r3, r5
 800cd1c:	4620      	mov	r0, r4
 800cd1e:	4629      	mov	r1, r5
 800cd20:	f7f3 fa6a 	bl	80001f8 <__aeabi_dsub>
 800cd24:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cd28:	e9ca 0100 	strd	r0, r1, [sl]
 800cd2c:	e694      	b.n	800ca58 <__ieee754_rem_pio2+0x28>
 800cd2e:	bf00      	nop
 800cd30:	54400000 	.word	0x54400000
 800cd34:	3ff921fb 	.word	0x3ff921fb
 800cd38:	1a626331 	.word	0x1a626331
 800cd3c:	3dd0b461 	.word	0x3dd0b461
 800cd40:	1a600000 	.word	0x1a600000
 800cd44:	3dd0b461 	.word	0x3dd0b461
 800cd48:	2e037073 	.word	0x2e037073
 800cd4c:	3ba3198a 	.word	0x3ba3198a
 800cd50:	6dc9c883 	.word	0x6dc9c883
 800cd54:	3fe45f30 	.word	0x3fe45f30
 800cd58:	2e000000 	.word	0x2e000000
 800cd5c:	3ba3198a 	.word	0x3ba3198a
 800cd60:	252049c1 	.word	0x252049c1
 800cd64:	397b839a 	.word	0x397b839a
 800cd68:	3fe921fb 	.word	0x3fe921fb
 800cd6c:	4002d97b 	.word	0x4002d97b
 800cd70:	3ff921fb 	.word	0x3ff921fb
 800cd74:	413921fb 	.word	0x413921fb
 800cd78:	3fe00000 	.word	0x3fe00000
 800cd7c:	0800dec0 	.word	0x0800dec0
 800cd80:	7fefffff 	.word	0x7fefffff
 800cd84:	ea4f 5428 	mov.w	r4, r8, asr #20
 800cd88:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800cd8c:	ee10 0a10 	vmov	r0, s0
 800cd90:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800cd94:	ee10 6a10 	vmov	r6, s0
 800cd98:	460f      	mov	r7, r1
 800cd9a:	f7f3 fe95 	bl	8000ac8 <__aeabi_d2iz>
 800cd9e:	f7f3 fb79 	bl	8000494 <__aeabi_i2d>
 800cda2:	4602      	mov	r2, r0
 800cda4:	460b      	mov	r3, r1
 800cda6:	4630      	mov	r0, r6
 800cda8:	4639      	mov	r1, r7
 800cdaa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cdae:	f7f3 fa23 	bl	80001f8 <__aeabi_dsub>
 800cdb2:	4b22      	ldr	r3, [pc, #136]	; (800ce3c <__ieee754_rem_pio2+0x40c>)
 800cdb4:	2200      	movs	r2, #0
 800cdb6:	f7f3 fbd7 	bl	8000568 <__aeabi_dmul>
 800cdba:	460f      	mov	r7, r1
 800cdbc:	4606      	mov	r6, r0
 800cdbe:	f7f3 fe83 	bl	8000ac8 <__aeabi_d2iz>
 800cdc2:	f7f3 fb67 	bl	8000494 <__aeabi_i2d>
 800cdc6:	4602      	mov	r2, r0
 800cdc8:	460b      	mov	r3, r1
 800cdca:	4630      	mov	r0, r6
 800cdcc:	4639      	mov	r1, r7
 800cdce:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cdd2:	f7f3 fa11 	bl	80001f8 <__aeabi_dsub>
 800cdd6:	4b19      	ldr	r3, [pc, #100]	; (800ce3c <__ieee754_rem_pio2+0x40c>)
 800cdd8:	2200      	movs	r2, #0
 800cdda:	f7f3 fbc5 	bl	8000568 <__aeabi_dmul>
 800cdde:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cde2:	ad04      	add	r5, sp, #16
 800cde4:	f04f 0803 	mov.w	r8, #3
 800cde8:	46a9      	mov	r9, r5
 800cdea:	2600      	movs	r6, #0
 800cdec:	2700      	movs	r7, #0
 800cdee:	4632      	mov	r2, r6
 800cdf0:	463b      	mov	r3, r7
 800cdf2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800cdf6:	46c3      	mov	fp, r8
 800cdf8:	3d08      	subs	r5, #8
 800cdfa:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800cdfe:	f7f3 fe1b 	bl	8000a38 <__aeabi_dcmpeq>
 800ce02:	2800      	cmp	r0, #0
 800ce04:	d1f3      	bne.n	800cdee <__ieee754_rem_pio2+0x3be>
 800ce06:	4b0e      	ldr	r3, [pc, #56]	; (800ce40 <__ieee754_rem_pio2+0x410>)
 800ce08:	9301      	str	r3, [sp, #4]
 800ce0a:	2302      	movs	r3, #2
 800ce0c:	9300      	str	r3, [sp, #0]
 800ce0e:	4622      	mov	r2, r4
 800ce10:	465b      	mov	r3, fp
 800ce12:	4651      	mov	r1, sl
 800ce14:	4648      	mov	r0, r9
 800ce16:	f000 f993 	bl	800d140 <__kernel_rem_pio2>
 800ce1a:	9b02      	ldr	r3, [sp, #8]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	4683      	mov	fp, r0
 800ce20:	f6bf ae46 	bge.w	800cab0 <__ieee754_rem_pio2+0x80>
 800ce24:	f8da 3004 	ldr.w	r3, [sl, #4]
 800ce28:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ce2c:	f8ca 3004 	str.w	r3, [sl, #4]
 800ce30:	f8da 300c 	ldr.w	r3, [sl, #12]
 800ce34:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ce38:	e73a      	b.n	800ccb0 <__ieee754_rem_pio2+0x280>
 800ce3a:	bf00      	nop
 800ce3c:	41700000 	.word	0x41700000
 800ce40:	0800df40 	.word	0x0800df40

0800ce44 <__ieee754_sqrt>:
 800ce44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce48:	ec55 4b10 	vmov	r4, r5, d0
 800ce4c:	4e56      	ldr	r6, [pc, #344]	; (800cfa8 <__ieee754_sqrt+0x164>)
 800ce4e:	43ae      	bics	r6, r5
 800ce50:	ee10 0a10 	vmov	r0, s0
 800ce54:	ee10 3a10 	vmov	r3, s0
 800ce58:	4629      	mov	r1, r5
 800ce5a:	462a      	mov	r2, r5
 800ce5c:	d110      	bne.n	800ce80 <__ieee754_sqrt+0x3c>
 800ce5e:	ee10 2a10 	vmov	r2, s0
 800ce62:	462b      	mov	r3, r5
 800ce64:	f7f3 fb80 	bl	8000568 <__aeabi_dmul>
 800ce68:	4602      	mov	r2, r0
 800ce6a:	460b      	mov	r3, r1
 800ce6c:	4620      	mov	r0, r4
 800ce6e:	4629      	mov	r1, r5
 800ce70:	f7f3 f9c4 	bl	80001fc <__adddf3>
 800ce74:	4604      	mov	r4, r0
 800ce76:	460d      	mov	r5, r1
 800ce78:	ec45 4b10 	vmov	d0, r4, r5
 800ce7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce80:	2d00      	cmp	r5, #0
 800ce82:	dc10      	bgt.n	800cea6 <__ieee754_sqrt+0x62>
 800ce84:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ce88:	4330      	orrs	r0, r6
 800ce8a:	d0f5      	beq.n	800ce78 <__ieee754_sqrt+0x34>
 800ce8c:	b15d      	cbz	r5, 800cea6 <__ieee754_sqrt+0x62>
 800ce8e:	ee10 2a10 	vmov	r2, s0
 800ce92:	462b      	mov	r3, r5
 800ce94:	ee10 0a10 	vmov	r0, s0
 800ce98:	f7f3 f9ae 	bl	80001f8 <__aeabi_dsub>
 800ce9c:	4602      	mov	r2, r0
 800ce9e:	460b      	mov	r3, r1
 800cea0:	f7f3 fc8c 	bl	80007bc <__aeabi_ddiv>
 800cea4:	e7e6      	b.n	800ce74 <__ieee754_sqrt+0x30>
 800cea6:	1509      	asrs	r1, r1, #20
 800cea8:	d076      	beq.n	800cf98 <__ieee754_sqrt+0x154>
 800ceaa:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800ceae:	07ce      	lsls	r6, r1, #31
 800ceb0:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800ceb4:	bf5e      	ittt	pl
 800ceb6:	0fda      	lsrpl	r2, r3, #31
 800ceb8:	005b      	lslpl	r3, r3, #1
 800ceba:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800cebe:	0fda      	lsrs	r2, r3, #31
 800cec0:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800cec4:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800cec8:	2000      	movs	r0, #0
 800ceca:	106d      	asrs	r5, r5, #1
 800cecc:	005b      	lsls	r3, r3, #1
 800cece:	f04f 0e16 	mov.w	lr, #22
 800ced2:	4684      	mov	ip, r0
 800ced4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ced8:	eb0c 0401 	add.w	r4, ip, r1
 800cedc:	4294      	cmp	r4, r2
 800cede:	bfde      	ittt	le
 800cee0:	1b12      	suble	r2, r2, r4
 800cee2:	eb04 0c01 	addle.w	ip, r4, r1
 800cee6:	1840      	addle	r0, r0, r1
 800cee8:	0052      	lsls	r2, r2, #1
 800ceea:	f1be 0e01 	subs.w	lr, lr, #1
 800ceee:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800cef2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800cef6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cefa:	d1ed      	bne.n	800ced8 <__ieee754_sqrt+0x94>
 800cefc:	4671      	mov	r1, lr
 800cefe:	2720      	movs	r7, #32
 800cf00:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800cf04:	4562      	cmp	r2, ip
 800cf06:	eb04 060e 	add.w	r6, r4, lr
 800cf0a:	dc02      	bgt.n	800cf12 <__ieee754_sqrt+0xce>
 800cf0c:	d113      	bne.n	800cf36 <__ieee754_sqrt+0xf2>
 800cf0e:	429e      	cmp	r6, r3
 800cf10:	d811      	bhi.n	800cf36 <__ieee754_sqrt+0xf2>
 800cf12:	2e00      	cmp	r6, #0
 800cf14:	eb06 0e04 	add.w	lr, r6, r4
 800cf18:	da43      	bge.n	800cfa2 <__ieee754_sqrt+0x15e>
 800cf1a:	f1be 0f00 	cmp.w	lr, #0
 800cf1e:	db40      	blt.n	800cfa2 <__ieee754_sqrt+0x15e>
 800cf20:	f10c 0801 	add.w	r8, ip, #1
 800cf24:	eba2 020c 	sub.w	r2, r2, ip
 800cf28:	429e      	cmp	r6, r3
 800cf2a:	bf88      	it	hi
 800cf2c:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800cf30:	1b9b      	subs	r3, r3, r6
 800cf32:	4421      	add	r1, r4
 800cf34:	46c4      	mov	ip, r8
 800cf36:	0052      	lsls	r2, r2, #1
 800cf38:	3f01      	subs	r7, #1
 800cf3a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800cf3e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800cf42:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cf46:	d1dd      	bne.n	800cf04 <__ieee754_sqrt+0xc0>
 800cf48:	4313      	orrs	r3, r2
 800cf4a:	d006      	beq.n	800cf5a <__ieee754_sqrt+0x116>
 800cf4c:	1c4c      	adds	r4, r1, #1
 800cf4e:	bf13      	iteet	ne
 800cf50:	3101      	addne	r1, #1
 800cf52:	3001      	addeq	r0, #1
 800cf54:	4639      	moveq	r1, r7
 800cf56:	f021 0101 	bicne.w	r1, r1, #1
 800cf5a:	1043      	asrs	r3, r0, #1
 800cf5c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800cf60:	0849      	lsrs	r1, r1, #1
 800cf62:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800cf66:	07c2      	lsls	r2, r0, #31
 800cf68:	bf48      	it	mi
 800cf6a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800cf6e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800cf72:	460c      	mov	r4, r1
 800cf74:	463d      	mov	r5, r7
 800cf76:	e77f      	b.n	800ce78 <__ieee754_sqrt+0x34>
 800cf78:	0ada      	lsrs	r2, r3, #11
 800cf7a:	3815      	subs	r0, #21
 800cf7c:	055b      	lsls	r3, r3, #21
 800cf7e:	2a00      	cmp	r2, #0
 800cf80:	d0fa      	beq.n	800cf78 <__ieee754_sqrt+0x134>
 800cf82:	02d7      	lsls	r7, r2, #11
 800cf84:	d50a      	bpl.n	800cf9c <__ieee754_sqrt+0x158>
 800cf86:	f1c1 0420 	rsb	r4, r1, #32
 800cf8a:	fa23 f404 	lsr.w	r4, r3, r4
 800cf8e:	1e4d      	subs	r5, r1, #1
 800cf90:	408b      	lsls	r3, r1
 800cf92:	4322      	orrs	r2, r4
 800cf94:	1b41      	subs	r1, r0, r5
 800cf96:	e788      	b.n	800ceaa <__ieee754_sqrt+0x66>
 800cf98:	4608      	mov	r0, r1
 800cf9a:	e7f0      	b.n	800cf7e <__ieee754_sqrt+0x13a>
 800cf9c:	0052      	lsls	r2, r2, #1
 800cf9e:	3101      	adds	r1, #1
 800cfa0:	e7ef      	b.n	800cf82 <__ieee754_sqrt+0x13e>
 800cfa2:	46e0      	mov	r8, ip
 800cfa4:	e7be      	b.n	800cf24 <__ieee754_sqrt+0xe0>
 800cfa6:	bf00      	nop
 800cfa8:	7ff00000 	.word	0x7ff00000
 800cfac:	00000000 	.word	0x00000000

0800cfb0 <__kernel_cos>:
 800cfb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfb4:	ec57 6b10 	vmov	r6, r7, d0
 800cfb8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800cfbc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800cfc0:	ed8d 1b00 	vstr	d1, [sp]
 800cfc4:	da07      	bge.n	800cfd6 <__kernel_cos+0x26>
 800cfc6:	ee10 0a10 	vmov	r0, s0
 800cfca:	4639      	mov	r1, r7
 800cfcc:	f7f3 fd7c 	bl	8000ac8 <__aeabi_d2iz>
 800cfd0:	2800      	cmp	r0, #0
 800cfd2:	f000 8088 	beq.w	800d0e6 <__kernel_cos+0x136>
 800cfd6:	4632      	mov	r2, r6
 800cfd8:	463b      	mov	r3, r7
 800cfda:	4630      	mov	r0, r6
 800cfdc:	4639      	mov	r1, r7
 800cfde:	f7f3 fac3 	bl	8000568 <__aeabi_dmul>
 800cfe2:	4b51      	ldr	r3, [pc, #324]	; (800d128 <__kernel_cos+0x178>)
 800cfe4:	2200      	movs	r2, #0
 800cfe6:	4604      	mov	r4, r0
 800cfe8:	460d      	mov	r5, r1
 800cfea:	f7f3 fabd 	bl	8000568 <__aeabi_dmul>
 800cfee:	a340      	add	r3, pc, #256	; (adr r3, 800d0f0 <__kernel_cos+0x140>)
 800cff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cff4:	4682      	mov	sl, r0
 800cff6:	468b      	mov	fp, r1
 800cff8:	4620      	mov	r0, r4
 800cffa:	4629      	mov	r1, r5
 800cffc:	f7f3 fab4 	bl	8000568 <__aeabi_dmul>
 800d000:	a33d      	add	r3, pc, #244	; (adr r3, 800d0f8 <__kernel_cos+0x148>)
 800d002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d006:	f7f3 f8f9 	bl	80001fc <__adddf3>
 800d00a:	4622      	mov	r2, r4
 800d00c:	462b      	mov	r3, r5
 800d00e:	f7f3 faab 	bl	8000568 <__aeabi_dmul>
 800d012:	a33b      	add	r3, pc, #236	; (adr r3, 800d100 <__kernel_cos+0x150>)
 800d014:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d018:	f7f3 f8ee 	bl	80001f8 <__aeabi_dsub>
 800d01c:	4622      	mov	r2, r4
 800d01e:	462b      	mov	r3, r5
 800d020:	f7f3 faa2 	bl	8000568 <__aeabi_dmul>
 800d024:	a338      	add	r3, pc, #224	; (adr r3, 800d108 <__kernel_cos+0x158>)
 800d026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d02a:	f7f3 f8e7 	bl	80001fc <__adddf3>
 800d02e:	4622      	mov	r2, r4
 800d030:	462b      	mov	r3, r5
 800d032:	f7f3 fa99 	bl	8000568 <__aeabi_dmul>
 800d036:	a336      	add	r3, pc, #216	; (adr r3, 800d110 <__kernel_cos+0x160>)
 800d038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d03c:	f7f3 f8dc 	bl	80001f8 <__aeabi_dsub>
 800d040:	4622      	mov	r2, r4
 800d042:	462b      	mov	r3, r5
 800d044:	f7f3 fa90 	bl	8000568 <__aeabi_dmul>
 800d048:	a333      	add	r3, pc, #204	; (adr r3, 800d118 <__kernel_cos+0x168>)
 800d04a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d04e:	f7f3 f8d5 	bl	80001fc <__adddf3>
 800d052:	4622      	mov	r2, r4
 800d054:	462b      	mov	r3, r5
 800d056:	f7f3 fa87 	bl	8000568 <__aeabi_dmul>
 800d05a:	4622      	mov	r2, r4
 800d05c:	462b      	mov	r3, r5
 800d05e:	f7f3 fa83 	bl	8000568 <__aeabi_dmul>
 800d062:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d066:	4604      	mov	r4, r0
 800d068:	460d      	mov	r5, r1
 800d06a:	4630      	mov	r0, r6
 800d06c:	4639      	mov	r1, r7
 800d06e:	f7f3 fa7b 	bl	8000568 <__aeabi_dmul>
 800d072:	460b      	mov	r3, r1
 800d074:	4602      	mov	r2, r0
 800d076:	4629      	mov	r1, r5
 800d078:	4620      	mov	r0, r4
 800d07a:	f7f3 f8bd 	bl	80001f8 <__aeabi_dsub>
 800d07e:	4b2b      	ldr	r3, [pc, #172]	; (800d12c <__kernel_cos+0x17c>)
 800d080:	4598      	cmp	r8, r3
 800d082:	4606      	mov	r6, r0
 800d084:	460f      	mov	r7, r1
 800d086:	dc10      	bgt.n	800d0aa <__kernel_cos+0xfa>
 800d088:	4602      	mov	r2, r0
 800d08a:	460b      	mov	r3, r1
 800d08c:	4650      	mov	r0, sl
 800d08e:	4659      	mov	r1, fp
 800d090:	f7f3 f8b2 	bl	80001f8 <__aeabi_dsub>
 800d094:	460b      	mov	r3, r1
 800d096:	4926      	ldr	r1, [pc, #152]	; (800d130 <__kernel_cos+0x180>)
 800d098:	4602      	mov	r2, r0
 800d09a:	2000      	movs	r0, #0
 800d09c:	f7f3 f8ac 	bl	80001f8 <__aeabi_dsub>
 800d0a0:	ec41 0b10 	vmov	d0, r0, r1
 800d0a4:	b003      	add	sp, #12
 800d0a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0aa:	4b22      	ldr	r3, [pc, #136]	; (800d134 <__kernel_cos+0x184>)
 800d0ac:	4920      	ldr	r1, [pc, #128]	; (800d130 <__kernel_cos+0x180>)
 800d0ae:	4598      	cmp	r8, r3
 800d0b0:	bfcc      	ite	gt
 800d0b2:	4d21      	ldrgt	r5, [pc, #132]	; (800d138 <__kernel_cos+0x188>)
 800d0b4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800d0b8:	2400      	movs	r4, #0
 800d0ba:	4622      	mov	r2, r4
 800d0bc:	462b      	mov	r3, r5
 800d0be:	2000      	movs	r0, #0
 800d0c0:	f7f3 f89a 	bl	80001f8 <__aeabi_dsub>
 800d0c4:	4622      	mov	r2, r4
 800d0c6:	4680      	mov	r8, r0
 800d0c8:	4689      	mov	r9, r1
 800d0ca:	462b      	mov	r3, r5
 800d0cc:	4650      	mov	r0, sl
 800d0ce:	4659      	mov	r1, fp
 800d0d0:	f7f3 f892 	bl	80001f8 <__aeabi_dsub>
 800d0d4:	4632      	mov	r2, r6
 800d0d6:	463b      	mov	r3, r7
 800d0d8:	f7f3 f88e 	bl	80001f8 <__aeabi_dsub>
 800d0dc:	4602      	mov	r2, r0
 800d0de:	460b      	mov	r3, r1
 800d0e0:	4640      	mov	r0, r8
 800d0e2:	4649      	mov	r1, r9
 800d0e4:	e7da      	b.n	800d09c <__kernel_cos+0xec>
 800d0e6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800d120 <__kernel_cos+0x170>
 800d0ea:	e7db      	b.n	800d0a4 <__kernel_cos+0xf4>
 800d0ec:	f3af 8000 	nop.w
 800d0f0:	be8838d4 	.word	0xbe8838d4
 800d0f4:	bda8fae9 	.word	0xbda8fae9
 800d0f8:	bdb4b1c4 	.word	0xbdb4b1c4
 800d0fc:	3e21ee9e 	.word	0x3e21ee9e
 800d100:	809c52ad 	.word	0x809c52ad
 800d104:	3e927e4f 	.word	0x3e927e4f
 800d108:	19cb1590 	.word	0x19cb1590
 800d10c:	3efa01a0 	.word	0x3efa01a0
 800d110:	16c15177 	.word	0x16c15177
 800d114:	3f56c16c 	.word	0x3f56c16c
 800d118:	5555554c 	.word	0x5555554c
 800d11c:	3fa55555 	.word	0x3fa55555
 800d120:	00000000 	.word	0x00000000
 800d124:	3ff00000 	.word	0x3ff00000
 800d128:	3fe00000 	.word	0x3fe00000
 800d12c:	3fd33332 	.word	0x3fd33332
 800d130:	3ff00000 	.word	0x3ff00000
 800d134:	3fe90000 	.word	0x3fe90000
 800d138:	3fd20000 	.word	0x3fd20000
 800d13c:	00000000 	.word	0x00000000

0800d140 <__kernel_rem_pio2>:
 800d140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d144:	ed2d 8b02 	vpush	{d8}
 800d148:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800d14c:	f112 0f14 	cmn.w	r2, #20
 800d150:	9308      	str	r3, [sp, #32]
 800d152:	9101      	str	r1, [sp, #4]
 800d154:	4bc6      	ldr	r3, [pc, #792]	; (800d470 <__kernel_rem_pio2+0x330>)
 800d156:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800d158:	9009      	str	r0, [sp, #36]	; 0x24
 800d15a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d15e:	9304      	str	r3, [sp, #16]
 800d160:	9b08      	ldr	r3, [sp, #32]
 800d162:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800d166:	bfa8      	it	ge
 800d168:	1ed4      	subge	r4, r2, #3
 800d16a:	9306      	str	r3, [sp, #24]
 800d16c:	bfb2      	itee	lt
 800d16e:	2400      	movlt	r4, #0
 800d170:	2318      	movge	r3, #24
 800d172:	fb94 f4f3 	sdivge	r4, r4, r3
 800d176:	f06f 0317 	mvn.w	r3, #23
 800d17a:	fb04 3303 	mla	r3, r4, r3, r3
 800d17e:	eb03 0a02 	add.w	sl, r3, r2
 800d182:	9b04      	ldr	r3, [sp, #16]
 800d184:	9a06      	ldr	r2, [sp, #24]
 800d186:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800d460 <__kernel_rem_pio2+0x320>
 800d18a:	eb03 0802 	add.w	r8, r3, r2
 800d18e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d190:	1aa7      	subs	r7, r4, r2
 800d192:	ae20      	add	r6, sp, #128	; 0x80
 800d194:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d198:	2500      	movs	r5, #0
 800d19a:	4545      	cmp	r5, r8
 800d19c:	dd18      	ble.n	800d1d0 <__kernel_rem_pio2+0x90>
 800d19e:	9b08      	ldr	r3, [sp, #32]
 800d1a0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800d1a4:	aa20      	add	r2, sp, #128	; 0x80
 800d1a6:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800d460 <__kernel_rem_pio2+0x320>
 800d1aa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d1ae:	f1c3 0301 	rsb	r3, r3, #1
 800d1b2:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800d1b6:	9307      	str	r3, [sp, #28]
 800d1b8:	9b07      	ldr	r3, [sp, #28]
 800d1ba:	9a04      	ldr	r2, [sp, #16]
 800d1bc:	4443      	add	r3, r8
 800d1be:	429a      	cmp	r2, r3
 800d1c0:	db2f      	blt.n	800d222 <__kernel_rem_pio2+0xe2>
 800d1c2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800d1c6:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800d1ca:	462f      	mov	r7, r5
 800d1cc:	2600      	movs	r6, #0
 800d1ce:	e01b      	b.n	800d208 <__kernel_rem_pio2+0xc8>
 800d1d0:	42ef      	cmn	r7, r5
 800d1d2:	d407      	bmi.n	800d1e4 <__kernel_rem_pio2+0xa4>
 800d1d4:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d1d8:	f7f3 f95c 	bl	8000494 <__aeabi_i2d>
 800d1dc:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d1e0:	3501      	adds	r5, #1
 800d1e2:	e7da      	b.n	800d19a <__kernel_rem_pio2+0x5a>
 800d1e4:	ec51 0b18 	vmov	r0, r1, d8
 800d1e8:	e7f8      	b.n	800d1dc <__kernel_rem_pio2+0x9c>
 800d1ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d1ee:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d1f2:	f7f3 f9b9 	bl	8000568 <__aeabi_dmul>
 800d1f6:	4602      	mov	r2, r0
 800d1f8:	460b      	mov	r3, r1
 800d1fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d1fe:	f7f2 fffd 	bl	80001fc <__adddf3>
 800d202:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d206:	3601      	adds	r6, #1
 800d208:	9b06      	ldr	r3, [sp, #24]
 800d20a:	429e      	cmp	r6, r3
 800d20c:	f1a7 0708 	sub.w	r7, r7, #8
 800d210:	ddeb      	ble.n	800d1ea <__kernel_rem_pio2+0xaa>
 800d212:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d216:	3508      	adds	r5, #8
 800d218:	ecab 7b02 	vstmia	fp!, {d7}
 800d21c:	f108 0801 	add.w	r8, r8, #1
 800d220:	e7ca      	b.n	800d1b8 <__kernel_rem_pio2+0x78>
 800d222:	9b04      	ldr	r3, [sp, #16]
 800d224:	aa0c      	add	r2, sp, #48	; 0x30
 800d226:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d22a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d22c:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d22e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d232:	9c04      	ldr	r4, [sp, #16]
 800d234:	930a      	str	r3, [sp, #40]	; 0x28
 800d236:	ab98      	add	r3, sp, #608	; 0x260
 800d238:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d23c:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800d240:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800d244:	f8cd b008 	str.w	fp, [sp, #8]
 800d248:	4625      	mov	r5, r4
 800d24a:	2d00      	cmp	r5, #0
 800d24c:	dc78      	bgt.n	800d340 <__kernel_rem_pio2+0x200>
 800d24e:	ec47 6b10 	vmov	d0, r6, r7
 800d252:	4650      	mov	r0, sl
 800d254:	f000 fbfc 	bl	800da50 <scalbn>
 800d258:	ec57 6b10 	vmov	r6, r7, d0
 800d25c:	2200      	movs	r2, #0
 800d25e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d262:	ee10 0a10 	vmov	r0, s0
 800d266:	4639      	mov	r1, r7
 800d268:	f7f3 f97e 	bl	8000568 <__aeabi_dmul>
 800d26c:	ec41 0b10 	vmov	d0, r0, r1
 800d270:	f000 fb66 	bl	800d940 <floor>
 800d274:	4b7f      	ldr	r3, [pc, #508]	; (800d474 <__kernel_rem_pio2+0x334>)
 800d276:	ec51 0b10 	vmov	r0, r1, d0
 800d27a:	2200      	movs	r2, #0
 800d27c:	f7f3 f974 	bl	8000568 <__aeabi_dmul>
 800d280:	4602      	mov	r2, r0
 800d282:	460b      	mov	r3, r1
 800d284:	4630      	mov	r0, r6
 800d286:	4639      	mov	r1, r7
 800d288:	f7f2 ffb6 	bl	80001f8 <__aeabi_dsub>
 800d28c:	460f      	mov	r7, r1
 800d28e:	4606      	mov	r6, r0
 800d290:	f7f3 fc1a 	bl	8000ac8 <__aeabi_d2iz>
 800d294:	9007      	str	r0, [sp, #28]
 800d296:	f7f3 f8fd 	bl	8000494 <__aeabi_i2d>
 800d29a:	4602      	mov	r2, r0
 800d29c:	460b      	mov	r3, r1
 800d29e:	4630      	mov	r0, r6
 800d2a0:	4639      	mov	r1, r7
 800d2a2:	f7f2 ffa9 	bl	80001f8 <__aeabi_dsub>
 800d2a6:	f1ba 0f00 	cmp.w	sl, #0
 800d2aa:	4606      	mov	r6, r0
 800d2ac:	460f      	mov	r7, r1
 800d2ae:	dd70      	ble.n	800d392 <__kernel_rem_pio2+0x252>
 800d2b0:	1e62      	subs	r2, r4, #1
 800d2b2:	ab0c      	add	r3, sp, #48	; 0x30
 800d2b4:	9d07      	ldr	r5, [sp, #28]
 800d2b6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d2ba:	f1ca 0118 	rsb	r1, sl, #24
 800d2be:	fa40 f301 	asr.w	r3, r0, r1
 800d2c2:	441d      	add	r5, r3
 800d2c4:	408b      	lsls	r3, r1
 800d2c6:	1ac0      	subs	r0, r0, r3
 800d2c8:	ab0c      	add	r3, sp, #48	; 0x30
 800d2ca:	9507      	str	r5, [sp, #28]
 800d2cc:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800d2d0:	f1ca 0317 	rsb	r3, sl, #23
 800d2d4:	fa40 f303 	asr.w	r3, r0, r3
 800d2d8:	9302      	str	r3, [sp, #8]
 800d2da:	9b02      	ldr	r3, [sp, #8]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	dd66      	ble.n	800d3ae <__kernel_rem_pio2+0x26e>
 800d2e0:	9b07      	ldr	r3, [sp, #28]
 800d2e2:	2200      	movs	r2, #0
 800d2e4:	3301      	adds	r3, #1
 800d2e6:	9307      	str	r3, [sp, #28]
 800d2e8:	4615      	mov	r5, r2
 800d2ea:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d2ee:	4294      	cmp	r4, r2
 800d2f0:	f300 8099 	bgt.w	800d426 <__kernel_rem_pio2+0x2e6>
 800d2f4:	f1ba 0f00 	cmp.w	sl, #0
 800d2f8:	dd07      	ble.n	800d30a <__kernel_rem_pio2+0x1ca>
 800d2fa:	f1ba 0f01 	cmp.w	sl, #1
 800d2fe:	f000 80a5 	beq.w	800d44c <__kernel_rem_pio2+0x30c>
 800d302:	f1ba 0f02 	cmp.w	sl, #2
 800d306:	f000 80c1 	beq.w	800d48c <__kernel_rem_pio2+0x34c>
 800d30a:	9b02      	ldr	r3, [sp, #8]
 800d30c:	2b02      	cmp	r3, #2
 800d30e:	d14e      	bne.n	800d3ae <__kernel_rem_pio2+0x26e>
 800d310:	4632      	mov	r2, r6
 800d312:	463b      	mov	r3, r7
 800d314:	4958      	ldr	r1, [pc, #352]	; (800d478 <__kernel_rem_pio2+0x338>)
 800d316:	2000      	movs	r0, #0
 800d318:	f7f2 ff6e 	bl	80001f8 <__aeabi_dsub>
 800d31c:	4606      	mov	r6, r0
 800d31e:	460f      	mov	r7, r1
 800d320:	2d00      	cmp	r5, #0
 800d322:	d044      	beq.n	800d3ae <__kernel_rem_pio2+0x26e>
 800d324:	4650      	mov	r0, sl
 800d326:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800d468 <__kernel_rem_pio2+0x328>
 800d32a:	f000 fb91 	bl	800da50 <scalbn>
 800d32e:	4630      	mov	r0, r6
 800d330:	4639      	mov	r1, r7
 800d332:	ec53 2b10 	vmov	r2, r3, d0
 800d336:	f7f2 ff5f 	bl	80001f8 <__aeabi_dsub>
 800d33a:	4606      	mov	r6, r0
 800d33c:	460f      	mov	r7, r1
 800d33e:	e036      	b.n	800d3ae <__kernel_rem_pio2+0x26e>
 800d340:	4b4e      	ldr	r3, [pc, #312]	; (800d47c <__kernel_rem_pio2+0x33c>)
 800d342:	2200      	movs	r2, #0
 800d344:	4630      	mov	r0, r6
 800d346:	4639      	mov	r1, r7
 800d348:	f7f3 f90e 	bl	8000568 <__aeabi_dmul>
 800d34c:	f7f3 fbbc 	bl	8000ac8 <__aeabi_d2iz>
 800d350:	f7f3 f8a0 	bl	8000494 <__aeabi_i2d>
 800d354:	4b4a      	ldr	r3, [pc, #296]	; (800d480 <__kernel_rem_pio2+0x340>)
 800d356:	2200      	movs	r2, #0
 800d358:	4680      	mov	r8, r0
 800d35a:	4689      	mov	r9, r1
 800d35c:	f7f3 f904 	bl	8000568 <__aeabi_dmul>
 800d360:	4602      	mov	r2, r0
 800d362:	460b      	mov	r3, r1
 800d364:	4630      	mov	r0, r6
 800d366:	4639      	mov	r1, r7
 800d368:	f7f2 ff46 	bl	80001f8 <__aeabi_dsub>
 800d36c:	f7f3 fbac 	bl	8000ac8 <__aeabi_d2iz>
 800d370:	9b02      	ldr	r3, [sp, #8]
 800d372:	f843 0b04 	str.w	r0, [r3], #4
 800d376:	3d01      	subs	r5, #1
 800d378:	9302      	str	r3, [sp, #8]
 800d37a:	ab70      	add	r3, sp, #448	; 0x1c0
 800d37c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d380:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d384:	4640      	mov	r0, r8
 800d386:	4649      	mov	r1, r9
 800d388:	f7f2 ff38 	bl	80001fc <__adddf3>
 800d38c:	4606      	mov	r6, r0
 800d38e:	460f      	mov	r7, r1
 800d390:	e75b      	b.n	800d24a <__kernel_rem_pio2+0x10a>
 800d392:	d105      	bne.n	800d3a0 <__kernel_rem_pio2+0x260>
 800d394:	1e63      	subs	r3, r4, #1
 800d396:	aa0c      	add	r2, sp, #48	; 0x30
 800d398:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800d39c:	15c3      	asrs	r3, r0, #23
 800d39e:	e79b      	b.n	800d2d8 <__kernel_rem_pio2+0x198>
 800d3a0:	4b38      	ldr	r3, [pc, #224]	; (800d484 <__kernel_rem_pio2+0x344>)
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	f7f3 fb66 	bl	8000a74 <__aeabi_dcmpge>
 800d3a8:	2800      	cmp	r0, #0
 800d3aa:	d139      	bne.n	800d420 <__kernel_rem_pio2+0x2e0>
 800d3ac:	9002      	str	r0, [sp, #8]
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	4630      	mov	r0, r6
 800d3b4:	4639      	mov	r1, r7
 800d3b6:	f7f3 fb3f 	bl	8000a38 <__aeabi_dcmpeq>
 800d3ba:	2800      	cmp	r0, #0
 800d3bc:	f000 80b4 	beq.w	800d528 <__kernel_rem_pio2+0x3e8>
 800d3c0:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 800d3c4:	465b      	mov	r3, fp
 800d3c6:	2200      	movs	r2, #0
 800d3c8:	9904      	ldr	r1, [sp, #16]
 800d3ca:	428b      	cmp	r3, r1
 800d3cc:	da65      	bge.n	800d49a <__kernel_rem_pio2+0x35a>
 800d3ce:	2a00      	cmp	r2, #0
 800d3d0:	d07b      	beq.n	800d4ca <__kernel_rem_pio2+0x38a>
 800d3d2:	ab0c      	add	r3, sp, #48	; 0x30
 800d3d4:	f1aa 0a18 	sub.w	sl, sl, #24
 800d3d8:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	f000 80a0 	beq.w	800d522 <__kernel_rem_pio2+0x3e2>
 800d3e2:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800d468 <__kernel_rem_pio2+0x328>
 800d3e6:	4650      	mov	r0, sl
 800d3e8:	f000 fb32 	bl	800da50 <scalbn>
 800d3ec:	4f23      	ldr	r7, [pc, #140]	; (800d47c <__kernel_rem_pio2+0x33c>)
 800d3ee:	ec55 4b10 	vmov	r4, r5, d0
 800d3f2:	46d8      	mov	r8, fp
 800d3f4:	2600      	movs	r6, #0
 800d3f6:	f1b8 0f00 	cmp.w	r8, #0
 800d3fa:	f280 80cf 	bge.w	800d59c <__kernel_rem_pio2+0x45c>
 800d3fe:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800d460 <__kernel_rem_pio2+0x320>
 800d402:	465f      	mov	r7, fp
 800d404:	f04f 0800 	mov.w	r8, #0
 800d408:	2f00      	cmp	r7, #0
 800d40a:	f2c0 80fd 	blt.w	800d608 <__kernel_rem_pio2+0x4c8>
 800d40e:	ab70      	add	r3, sp, #448	; 0x1c0
 800d410:	f8df a074 	ldr.w	sl, [pc, #116]	; 800d488 <__kernel_rem_pio2+0x348>
 800d414:	ec55 4b18 	vmov	r4, r5, d8
 800d418:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800d41c:	2600      	movs	r6, #0
 800d41e:	e0e5      	b.n	800d5ec <__kernel_rem_pio2+0x4ac>
 800d420:	2302      	movs	r3, #2
 800d422:	9302      	str	r3, [sp, #8]
 800d424:	e75c      	b.n	800d2e0 <__kernel_rem_pio2+0x1a0>
 800d426:	f8db 3000 	ldr.w	r3, [fp]
 800d42a:	b955      	cbnz	r5, 800d442 <__kernel_rem_pio2+0x302>
 800d42c:	b123      	cbz	r3, 800d438 <__kernel_rem_pio2+0x2f8>
 800d42e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d432:	f8cb 3000 	str.w	r3, [fp]
 800d436:	2301      	movs	r3, #1
 800d438:	3201      	adds	r2, #1
 800d43a:	f10b 0b04 	add.w	fp, fp, #4
 800d43e:	461d      	mov	r5, r3
 800d440:	e755      	b.n	800d2ee <__kernel_rem_pio2+0x1ae>
 800d442:	1acb      	subs	r3, r1, r3
 800d444:	f8cb 3000 	str.w	r3, [fp]
 800d448:	462b      	mov	r3, r5
 800d44a:	e7f5      	b.n	800d438 <__kernel_rem_pio2+0x2f8>
 800d44c:	1e62      	subs	r2, r4, #1
 800d44e:	ab0c      	add	r3, sp, #48	; 0x30
 800d450:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d454:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d458:	a90c      	add	r1, sp, #48	; 0x30
 800d45a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d45e:	e754      	b.n	800d30a <__kernel_rem_pio2+0x1ca>
	...
 800d46c:	3ff00000 	.word	0x3ff00000
 800d470:	0800e088 	.word	0x0800e088
 800d474:	40200000 	.word	0x40200000
 800d478:	3ff00000 	.word	0x3ff00000
 800d47c:	3e700000 	.word	0x3e700000
 800d480:	41700000 	.word	0x41700000
 800d484:	3fe00000 	.word	0x3fe00000
 800d488:	0800e048 	.word	0x0800e048
 800d48c:	1e62      	subs	r2, r4, #1
 800d48e:	ab0c      	add	r3, sp, #48	; 0x30
 800d490:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d494:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d498:	e7de      	b.n	800d458 <__kernel_rem_pio2+0x318>
 800d49a:	a90c      	add	r1, sp, #48	; 0x30
 800d49c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d4a0:	3b01      	subs	r3, #1
 800d4a2:	430a      	orrs	r2, r1
 800d4a4:	e790      	b.n	800d3c8 <__kernel_rem_pio2+0x288>
 800d4a6:	3301      	adds	r3, #1
 800d4a8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d4ac:	2900      	cmp	r1, #0
 800d4ae:	d0fa      	beq.n	800d4a6 <__kernel_rem_pio2+0x366>
 800d4b0:	9a08      	ldr	r2, [sp, #32]
 800d4b2:	18e3      	adds	r3, r4, r3
 800d4b4:	18a6      	adds	r6, r4, r2
 800d4b6:	aa20      	add	r2, sp, #128	; 0x80
 800d4b8:	1c65      	adds	r5, r4, #1
 800d4ba:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800d4be:	9302      	str	r3, [sp, #8]
 800d4c0:	9b02      	ldr	r3, [sp, #8]
 800d4c2:	42ab      	cmp	r3, r5
 800d4c4:	da04      	bge.n	800d4d0 <__kernel_rem_pio2+0x390>
 800d4c6:	461c      	mov	r4, r3
 800d4c8:	e6b5      	b.n	800d236 <__kernel_rem_pio2+0xf6>
 800d4ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d4cc:	2301      	movs	r3, #1
 800d4ce:	e7eb      	b.n	800d4a8 <__kernel_rem_pio2+0x368>
 800d4d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d4d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d4d6:	f7f2 ffdd 	bl	8000494 <__aeabi_i2d>
 800d4da:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d4de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4e0:	46b3      	mov	fp, r6
 800d4e2:	461c      	mov	r4, r3
 800d4e4:	2700      	movs	r7, #0
 800d4e6:	f04f 0800 	mov.w	r8, #0
 800d4ea:	f04f 0900 	mov.w	r9, #0
 800d4ee:	9b06      	ldr	r3, [sp, #24]
 800d4f0:	429f      	cmp	r7, r3
 800d4f2:	dd06      	ble.n	800d502 <__kernel_rem_pio2+0x3c2>
 800d4f4:	ab70      	add	r3, sp, #448	; 0x1c0
 800d4f6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d4fa:	e9c3 8900 	strd	r8, r9, [r3]
 800d4fe:	3501      	adds	r5, #1
 800d500:	e7de      	b.n	800d4c0 <__kernel_rem_pio2+0x380>
 800d502:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d506:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800d50a:	f7f3 f82d 	bl	8000568 <__aeabi_dmul>
 800d50e:	4602      	mov	r2, r0
 800d510:	460b      	mov	r3, r1
 800d512:	4640      	mov	r0, r8
 800d514:	4649      	mov	r1, r9
 800d516:	f7f2 fe71 	bl	80001fc <__adddf3>
 800d51a:	3701      	adds	r7, #1
 800d51c:	4680      	mov	r8, r0
 800d51e:	4689      	mov	r9, r1
 800d520:	e7e5      	b.n	800d4ee <__kernel_rem_pio2+0x3ae>
 800d522:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800d526:	e754      	b.n	800d3d2 <__kernel_rem_pio2+0x292>
 800d528:	ec47 6b10 	vmov	d0, r6, r7
 800d52c:	f1ca 0000 	rsb	r0, sl, #0
 800d530:	f000 fa8e 	bl	800da50 <scalbn>
 800d534:	ec57 6b10 	vmov	r6, r7, d0
 800d538:	4b9f      	ldr	r3, [pc, #636]	; (800d7b8 <__kernel_rem_pio2+0x678>)
 800d53a:	ee10 0a10 	vmov	r0, s0
 800d53e:	2200      	movs	r2, #0
 800d540:	4639      	mov	r1, r7
 800d542:	f7f3 fa97 	bl	8000a74 <__aeabi_dcmpge>
 800d546:	b300      	cbz	r0, 800d58a <__kernel_rem_pio2+0x44a>
 800d548:	4b9c      	ldr	r3, [pc, #624]	; (800d7bc <__kernel_rem_pio2+0x67c>)
 800d54a:	2200      	movs	r2, #0
 800d54c:	4630      	mov	r0, r6
 800d54e:	4639      	mov	r1, r7
 800d550:	f7f3 f80a 	bl	8000568 <__aeabi_dmul>
 800d554:	f7f3 fab8 	bl	8000ac8 <__aeabi_d2iz>
 800d558:	4605      	mov	r5, r0
 800d55a:	f7f2 ff9b 	bl	8000494 <__aeabi_i2d>
 800d55e:	4b96      	ldr	r3, [pc, #600]	; (800d7b8 <__kernel_rem_pio2+0x678>)
 800d560:	2200      	movs	r2, #0
 800d562:	f7f3 f801 	bl	8000568 <__aeabi_dmul>
 800d566:	460b      	mov	r3, r1
 800d568:	4602      	mov	r2, r0
 800d56a:	4639      	mov	r1, r7
 800d56c:	4630      	mov	r0, r6
 800d56e:	f7f2 fe43 	bl	80001f8 <__aeabi_dsub>
 800d572:	f7f3 faa9 	bl	8000ac8 <__aeabi_d2iz>
 800d576:	f104 0b01 	add.w	fp, r4, #1
 800d57a:	ab0c      	add	r3, sp, #48	; 0x30
 800d57c:	f10a 0a18 	add.w	sl, sl, #24
 800d580:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d584:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800d588:	e72b      	b.n	800d3e2 <__kernel_rem_pio2+0x2a2>
 800d58a:	4630      	mov	r0, r6
 800d58c:	4639      	mov	r1, r7
 800d58e:	f7f3 fa9b 	bl	8000ac8 <__aeabi_d2iz>
 800d592:	ab0c      	add	r3, sp, #48	; 0x30
 800d594:	46a3      	mov	fp, r4
 800d596:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d59a:	e722      	b.n	800d3e2 <__kernel_rem_pio2+0x2a2>
 800d59c:	ab70      	add	r3, sp, #448	; 0x1c0
 800d59e:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800d5a2:	ab0c      	add	r3, sp, #48	; 0x30
 800d5a4:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d5a8:	f7f2 ff74 	bl	8000494 <__aeabi_i2d>
 800d5ac:	4622      	mov	r2, r4
 800d5ae:	462b      	mov	r3, r5
 800d5b0:	f7f2 ffda 	bl	8000568 <__aeabi_dmul>
 800d5b4:	4632      	mov	r2, r6
 800d5b6:	e9c9 0100 	strd	r0, r1, [r9]
 800d5ba:	463b      	mov	r3, r7
 800d5bc:	4620      	mov	r0, r4
 800d5be:	4629      	mov	r1, r5
 800d5c0:	f7f2 ffd2 	bl	8000568 <__aeabi_dmul>
 800d5c4:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800d5c8:	4604      	mov	r4, r0
 800d5ca:	460d      	mov	r5, r1
 800d5cc:	e713      	b.n	800d3f6 <__kernel_rem_pio2+0x2b6>
 800d5ce:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800d5d2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800d5d6:	f7f2 ffc7 	bl	8000568 <__aeabi_dmul>
 800d5da:	4602      	mov	r2, r0
 800d5dc:	460b      	mov	r3, r1
 800d5de:	4620      	mov	r0, r4
 800d5e0:	4629      	mov	r1, r5
 800d5e2:	f7f2 fe0b 	bl	80001fc <__adddf3>
 800d5e6:	3601      	adds	r6, #1
 800d5e8:	4604      	mov	r4, r0
 800d5ea:	460d      	mov	r5, r1
 800d5ec:	9b04      	ldr	r3, [sp, #16]
 800d5ee:	429e      	cmp	r6, r3
 800d5f0:	dc01      	bgt.n	800d5f6 <__kernel_rem_pio2+0x4b6>
 800d5f2:	45b0      	cmp	r8, r6
 800d5f4:	daeb      	bge.n	800d5ce <__kernel_rem_pio2+0x48e>
 800d5f6:	ab48      	add	r3, sp, #288	; 0x120
 800d5f8:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d5fc:	e9c3 4500 	strd	r4, r5, [r3]
 800d600:	3f01      	subs	r7, #1
 800d602:	f108 0801 	add.w	r8, r8, #1
 800d606:	e6ff      	b.n	800d408 <__kernel_rem_pio2+0x2c8>
 800d608:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d60a:	2b02      	cmp	r3, #2
 800d60c:	dc0b      	bgt.n	800d626 <__kernel_rem_pio2+0x4e6>
 800d60e:	2b00      	cmp	r3, #0
 800d610:	dc6e      	bgt.n	800d6f0 <__kernel_rem_pio2+0x5b0>
 800d612:	d045      	beq.n	800d6a0 <__kernel_rem_pio2+0x560>
 800d614:	9b07      	ldr	r3, [sp, #28]
 800d616:	f003 0007 	and.w	r0, r3, #7
 800d61a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800d61e:	ecbd 8b02 	vpop	{d8}
 800d622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d626:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d628:	2b03      	cmp	r3, #3
 800d62a:	d1f3      	bne.n	800d614 <__kernel_rem_pio2+0x4d4>
 800d62c:	ab48      	add	r3, sp, #288	; 0x120
 800d62e:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800d632:	46d0      	mov	r8, sl
 800d634:	46d9      	mov	r9, fp
 800d636:	f1b9 0f00 	cmp.w	r9, #0
 800d63a:	f1a8 0808 	sub.w	r8, r8, #8
 800d63e:	dc64      	bgt.n	800d70a <__kernel_rem_pio2+0x5ca>
 800d640:	465c      	mov	r4, fp
 800d642:	2c01      	cmp	r4, #1
 800d644:	f1aa 0a08 	sub.w	sl, sl, #8
 800d648:	dc7e      	bgt.n	800d748 <__kernel_rem_pio2+0x608>
 800d64a:	2000      	movs	r0, #0
 800d64c:	2100      	movs	r1, #0
 800d64e:	f1bb 0f01 	cmp.w	fp, #1
 800d652:	f300 8097 	bgt.w	800d784 <__kernel_rem_pio2+0x644>
 800d656:	9b02      	ldr	r3, [sp, #8]
 800d658:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800d65c:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800d660:	2b00      	cmp	r3, #0
 800d662:	f040 8099 	bne.w	800d798 <__kernel_rem_pio2+0x658>
 800d666:	9b01      	ldr	r3, [sp, #4]
 800d668:	e9c3 5600 	strd	r5, r6, [r3]
 800d66c:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800d670:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d674:	e7ce      	b.n	800d614 <__kernel_rem_pio2+0x4d4>
 800d676:	ab48      	add	r3, sp, #288	; 0x120
 800d678:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d67c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d680:	f7f2 fdbc 	bl	80001fc <__adddf3>
 800d684:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800d688:	f1bb 0f00 	cmp.w	fp, #0
 800d68c:	daf3      	bge.n	800d676 <__kernel_rem_pio2+0x536>
 800d68e:	9b02      	ldr	r3, [sp, #8]
 800d690:	b113      	cbz	r3, 800d698 <__kernel_rem_pio2+0x558>
 800d692:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d696:	4619      	mov	r1, r3
 800d698:	9b01      	ldr	r3, [sp, #4]
 800d69a:	e9c3 0100 	strd	r0, r1, [r3]
 800d69e:	e7b9      	b.n	800d614 <__kernel_rem_pio2+0x4d4>
 800d6a0:	2000      	movs	r0, #0
 800d6a2:	2100      	movs	r1, #0
 800d6a4:	e7f0      	b.n	800d688 <__kernel_rem_pio2+0x548>
 800d6a6:	ab48      	add	r3, sp, #288	; 0x120
 800d6a8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6b0:	f7f2 fda4 	bl	80001fc <__adddf3>
 800d6b4:	3c01      	subs	r4, #1
 800d6b6:	2c00      	cmp	r4, #0
 800d6b8:	daf5      	bge.n	800d6a6 <__kernel_rem_pio2+0x566>
 800d6ba:	9b02      	ldr	r3, [sp, #8]
 800d6bc:	b1e3      	cbz	r3, 800d6f8 <__kernel_rem_pio2+0x5b8>
 800d6be:	4602      	mov	r2, r0
 800d6c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d6c4:	9c01      	ldr	r4, [sp, #4]
 800d6c6:	e9c4 2300 	strd	r2, r3, [r4]
 800d6ca:	4602      	mov	r2, r0
 800d6cc:	460b      	mov	r3, r1
 800d6ce:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800d6d2:	f7f2 fd91 	bl	80001f8 <__aeabi_dsub>
 800d6d6:	ad4a      	add	r5, sp, #296	; 0x128
 800d6d8:	2401      	movs	r4, #1
 800d6da:	45a3      	cmp	fp, r4
 800d6dc:	da0f      	bge.n	800d6fe <__kernel_rem_pio2+0x5be>
 800d6de:	9b02      	ldr	r3, [sp, #8]
 800d6e0:	b113      	cbz	r3, 800d6e8 <__kernel_rem_pio2+0x5a8>
 800d6e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d6e6:	4619      	mov	r1, r3
 800d6e8:	9b01      	ldr	r3, [sp, #4]
 800d6ea:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d6ee:	e791      	b.n	800d614 <__kernel_rem_pio2+0x4d4>
 800d6f0:	465c      	mov	r4, fp
 800d6f2:	2000      	movs	r0, #0
 800d6f4:	2100      	movs	r1, #0
 800d6f6:	e7de      	b.n	800d6b6 <__kernel_rem_pio2+0x576>
 800d6f8:	4602      	mov	r2, r0
 800d6fa:	460b      	mov	r3, r1
 800d6fc:	e7e2      	b.n	800d6c4 <__kernel_rem_pio2+0x584>
 800d6fe:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800d702:	f7f2 fd7b 	bl	80001fc <__adddf3>
 800d706:	3401      	adds	r4, #1
 800d708:	e7e7      	b.n	800d6da <__kernel_rem_pio2+0x59a>
 800d70a:	e9d8 4500 	ldrd	r4, r5, [r8]
 800d70e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800d712:	4620      	mov	r0, r4
 800d714:	4632      	mov	r2, r6
 800d716:	463b      	mov	r3, r7
 800d718:	4629      	mov	r1, r5
 800d71a:	f7f2 fd6f 	bl	80001fc <__adddf3>
 800d71e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d722:	4602      	mov	r2, r0
 800d724:	460b      	mov	r3, r1
 800d726:	4620      	mov	r0, r4
 800d728:	4629      	mov	r1, r5
 800d72a:	f7f2 fd65 	bl	80001f8 <__aeabi_dsub>
 800d72e:	4632      	mov	r2, r6
 800d730:	463b      	mov	r3, r7
 800d732:	f7f2 fd63 	bl	80001fc <__adddf3>
 800d736:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d73a:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800d73e:	ed88 7b00 	vstr	d7, [r8]
 800d742:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800d746:	e776      	b.n	800d636 <__kernel_rem_pio2+0x4f6>
 800d748:	e9da 8900 	ldrd	r8, r9, [sl]
 800d74c:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800d750:	4640      	mov	r0, r8
 800d752:	4632      	mov	r2, r6
 800d754:	463b      	mov	r3, r7
 800d756:	4649      	mov	r1, r9
 800d758:	f7f2 fd50 	bl	80001fc <__adddf3>
 800d75c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d760:	4602      	mov	r2, r0
 800d762:	460b      	mov	r3, r1
 800d764:	4640      	mov	r0, r8
 800d766:	4649      	mov	r1, r9
 800d768:	f7f2 fd46 	bl	80001f8 <__aeabi_dsub>
 800d76c:	4632      	mov	r2, r6
 800d76e:	463b      	mov	r3, r7
 800d770:	f7f2 fd44 	bl	80001fc <__adddf3>
 800d774:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d778:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d77c:	ed8a 7b00 	vstr	d7, [sl]
 800d780:	3c01      	subs	r4, #1
 800d782:	e75e      	b.n	800d642 <__kernel_rem_pio2+0x502>
 800d784:	ab48      	add	r3, sp, #288	; 0x120
 800d786:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d78e:	f7f2 fd35 	bl	80001fc <__adddf3>
 800d792:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800d796:	e75a      	b.n	800d64e <__kernel_rem_pio2+0x50e>
 800d798:	9b01      	ldr	r3, [sp, #4]
 800d79a:	9a01      	ldr	r2, [sp, #4]
 800d79c:	601d      	str	r5, [r3, #0]
 800d79e:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800d7a2:	605c      	str	r4, [r3, #4]
 800d7a4:	609f      	str	r7, [r3, #8]
 800d7a6:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800d7aa:	60d3      	str	r3, [r2, #12]
 800d7ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d7b0:	6110      	str	r0, [r2, #16]
 800d7b2:	6153      	str	r3, [r2, #20]
 800d7b4:	e72e      	b.n	800d614 <__kernel_rem_pio2+0x4d4>
 800d7b6:	bf00      	nop
 800d7b8:	41700000 	.word	0x41700000
 800d7bc:	3e700000 	.word	0x3e700000

0800d7c0 <__kernel_sin>:
 800d7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7c4:	ed2d 8b04 	vpush	{d8-d9}
 800d7c8:	eeb0 8a41 	vmov.f32	s16, s2
 800d7cc:	eef0 8a61 	vmov.f32	s17, s3
 800d7d0:	ec55 4b10 	vmov	r4, r5, d0
 800d7d4:	b083      	sub	sp, #12
 800d7d6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d7da:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800d7de:	9001      	str	r0, [sp, #4]
 800d7e0:	da06      	bge.n	800d7f0 <__kernel_sin+0x30>
 800d7e2:	ee10 0a10 	vmov	r0, s0
 800d7e6:	4629      	mov	r1, r5
 800d7e8:	f7f3 f96e 	bl	8000ac8 <__aeabi_d2iz>
 800d7ec:	2800      	cmp	r0, #0
 800d7ee:	d051      	beq.n	800d894 <__kernel_sin+0xd4>
 800d7f0:	4622      	mov	r2, r4
 800d7f2:	462b      	mov	r3, r5
 800d7f4:	4620      	mov	r0, r4
 800d7f6:	4629      	mov	r1, r5
 800d7f8:	f7f2 feb6 	bl	8000568 <__aeabi_dmul>
 800d7fc:	4682      	mov	sl, r0
 800d7fe:	468b      	mov	fp, r1
 800d800:	4602      	mov	r2, r0
 800d802:	460b      	mov	r3, r1
 800d804:	4620      	mov	r0, r4
 800d806:	4629      	mov	r1, r5
 800d808:	f7f2 feae 	bl	8000568 <__aeabi_dmul>
 800d80c:	a341      	add	r3, pc, #260	; (adr r3, 800d914 <__kernel_sin+0x154>)
 800d80e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d812:	4680      	mov	r8, r0
 800d814:	4689      	mov	r9, r1
 800d816:	4650      	mov	r0, sl
 800d818:	4659      	mov	r1, fp
 800d81a:	f7f2 fea5 	bl	8000568 <__aeabi_dmul>
 800d81e:	a33f      	add	r3, pc, #252	; (adr r3, 800d91c <__kernel_sin+0x15c>)
 800d820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d824:	f7f2 fce8 	bl	80001f8 <__aeabi_dsub>
 800d828:	4652      	mov	r2, sl
 800d82a:	465b      	mov	r3, fp
 800d82c:	f7f2 fe9c 	bl	8000568 <__aeabi_dmul>
 800d830:	a33c      	add	r3, pc, #240	; (adr r3, 800d924 <__kernel_sin+0x164>)
 800d832:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d836:	f7f2 fce1 	bl	80001fc <__adddf3>
 800d83a:	4652      	mov	r2, sl
 800d83c:	465b      	mov	r3, fp
 800d83e:	f7f2 fe93 	bl	8000568 <__aeabi_dmul>
 800d842:	a33a      	add	r3, pc, #232	; (adr r3, 800d92c <__kernel_sin+0x16c>)
 800d844:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d848:	f7f2 fcd6 	bl	80001f8 <__aeabi_dsub>
 800d84c:	4652      	mov	r2, sl
 800d84e:	465b      	mov	r3, fp
 800d850:	f7f2 fe8a 	bl	8000568 <__aeabi_dmul>
 800d854:	a337      	add	r3, pc, #220	; (adr r3, 800d934 <__kernel_sin+0x174>)
 800d856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d85a:	f7f2 fccf 	bl	80001fc <__adddf3>
 800d85e:	9b01      	ldr	r3, [sp, #4]
 800d860:	4606      	mov	r6, r0
 800d862:	460f      	mov	r7, r1
 800d864:	b9eb      	cbnz	r3, 800d8a2 <__kernel_sin+0xe2>
 800d866:	4602      	mov	r2, r0
 800d868:	460b      	mov	r3, r1
 800d86a:	4650      	mov	r0, sl
 800d86c:	4659      	mov	r1, fp
 800d86e:	f7f2 fe7b 	bl	8000568 <__aeabi_dmul>
 800d872:	a325      	add	r3, pc, #148	; (adr r3, 800d908 <__kernel_sin+0x148>)
 800d874:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d878:	f7f2 fcbe 	bl	80001f8 <__aeabi_dsub>
 800d87c:	4642      	mov	r2, r8
 800d87e:	464b      	mov	r3, r9
 800d880:	f7f2 fe72 	bl	8000568 <__aeabi_dmul>
 800d884:	4602      	mov	r2, r0
 800d886:	460b      	mov	r3, r1
 800d888:	4620      	mov	r0, r4
 800d88a:	4629      	mov	r1, r5
 800d88c:	f7f2 fcb6 	bl	80001fc <__adddf3>
 800d890:	4604      	mov	r4, r0
 800d892:	460d      	mov	r5, r1
 800d894:	ec45 4b10 	vmov	d0, r4, r5
 800d898:	b003      	add	sp, #12
 800d89a:	ecbd 8b04 	vpop	{d8-d9}
 800d89e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8a2:	4b1b      	ldr	r3, [pc, #108]	; (800d910 <__kernel_sin+0x150>)
 800d8a4:	ec51 0b18 	vmov	r0, r1, d8
 800d8a8:	2200      	movs	r2, #0
 800d8aa:	f7f2 fe5d 	bl	8000568 <__aeabi_dmul>
 800d8ae:	4632      	mov	r2, r6
 800d8b0:	ec41 0b19 	vmov	d9, r0, r1
 800d8b4:	463b      	mov	r3, r7
 800d8b6:	4640      	mov	r0, r8
 800d8b8:	4649      	mov	r1, r9
 800d8ba:	f7f2 fe55 	bl	8000568 <__aeabi_dmul>
 800d8be:	4602      	mov	r2, r0
 800d8c0:	460b      	mov	r3, r1
 800d8c2:	ec51 0b19 	vmov	r0, r1, d9
 800d8c6:	f7f2 fc97 	bl	80001f8 <__aeabi_dsub>
 800d8ca:	4652      	mov	r2, sl
 800d8cc:	465b      	mov	r3, fp
 800d8ce:	f7f2 fe4b 	bl	8000568 <__aeabi_dmul>
 800d8d2:	ec53 2b18 	vmov	r2, r3, d8
 800d8d6:	f7f2 fc8f 	bl	80001f8 <__aeabi_dsub>
 800d8da:	a30b      	add	r3, pc, #44	; (adr r3, 800d908 <__kernel_sin+0x148>)
 800d8dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8e0:	4606      	mov	r6, r0
 800d8e2:	460f      	mov	r7, r1
 800d8e4:	4640      	mov	r0, r8
 800d8e6:	4649      	mov	r1, r9
 800d8e8:	f7f2 fe3e 	bl	8000568 <__aeabi_dmul>
 800d8ec:	4602      	mov	r2, r0
 800d8ee:	460b      	mov	r3, r1
 800d8f0:	4630      	mov	r0, r6
 800d8f2:	4639      	mov	r1, r7
 800d8f4:	f7f2 fc82 	bl	80001fc <__adddf3>
 800d8f8:	4602      	mov	r2, r0
 800d8fa:	460b      	mov	r3, r1
 800d8fc:	4620      	mov	r0, r4
 800d8fe:	4629      	mov	r1, r5
 800d900:	f7f2 fc7a 	bl	80001f8 <__aeabi_dsub>
 800d904:	e7c4      	b.n	800d890 <__kernel_sin+0xd0>
 800d906:	bf00      	nop
 800d908:	55555549 	.word	0x55555549
 800d90c:	3fc55555 	.word	0x3fc55555
 800d910:	3fe00000 	.word	0x3fe00000
 800d914:	5acfd57c 	.word	0x5acfd57c
 800d918:	3de5d93a 	.word	0x3de5d93a
 800d91c:	8a2b9ceb 	.word	0x8a2b9ceb
 800d920:	3e5ae5e6 	.word	0x3e5ae5e6
 800d924:	57b1fe7d 	.word	0x57b1fe7d
 800d928:	3ec71de3 	.word	0x3ec71de3
 800d92c:	19c161d5 	.word	0x19c161d5
 800d930:	3f2a01a0 	.word	0x3f2a01a0
 800d934:	1110f8a6 	.word	0x1110f8a6
 800d938:	3f811111 	.word	0x3f811111
 800d93c:	00000000 	.word	0x00000000

0800d940 <floor>:
 800d940:	ec51 0b10 	vmov	r0, r1, d0
 800d944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d948:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800d94c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800d950:	2e13      	cmp	r6, #19
 800d952:	ee10 5a10 	vmov	r5, s0
 800d956:	ee10 8a10 	vmov	r8, s0
 800d95a:	460c      	mov	r4, r1
 800d95c:	dc32      	bgt.n	800d9c4 <floor+0x84>
 800d95e:	2e00      	cmp	r6, #0
 800d960:	da14      	bge.n	800d98c <floor+0x4c>
 800d962:	a333      	add	r3, pc, #204	; (adr r3, 800da30 <floor+0xf0>)
 800d964:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d968:	f7f2 fc48 	bl	80001fc <__adddf3>
 800d96c:	2200      	movs	r2, #0
 800d96e:	2300      	movs	r3, #0
 800d970:	f7f3 f88a 	bl	8000a88 <__aeabi_dcmpgt>
 800d974:	b138      	cbz	r0, 800d986 <floor+0x46>
 800d976:	2c00      	cmp	r4, #0
 800d978:	da57      	bge.n	800da2a <floor+0xea>
 800d97a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800d97e:	431d      	orrs	r5, r3
 800d980:	d001      	beq.n	800d986 <floor+0x46>
 800d982:	4c2d      	ldr	r4, [pc, #180]	; (800da38 <floor+0xf8>)
 800d984:	2500      	movs	r5, #0
 800d986:	4621      	mov	r1, r4
 800d988:	4628      	mov	r0, r5
 800d98a:	e025      	b.n	800d9d8 <floor+0x98>
 800d98c:	4f2b      	ldr	r7, [pc, #172]	; (800da3c <floor+0xfc>)
 800d98e:	4137      	asrs	r7, r6
 800d990:	ea01 0307 	and.w	r3, r1, r7
 800d994:	4303      	orrs	r3, r0
 800d996:	d01f      	beq.n	800d9d8 <floor+0x98>
 800d998:	a325      	add	r3, pc, #148	; (adr r3, 800da30 <floor+0xf0>)
 800d99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d99e:	f7f2 fc2d 	bl	80001fc <__adddf3>
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	2300      	movs	r3, #0
 800d9a6:	f7f3 f86f 	bl	8000a88 <__aeabi_dcmpgt>
 800d9aa:	2800      	cmp	r0, #0
 800d9ac:	d0eb      	beq.n	800d986 <floor+0x46>
 800d9ae:	2c00      	cmp	r4, #0
 800d9b0:	bfbe      	ittt	lt
 800d9b2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800d9b6:	fa43 f606 	asrlt.w	r6, r3, r6
 800d9ba:	19a4      	addlt	r4, r4, r6
 800d9bc:	ea24 0407 	bic.w	r4, r4, r7
 800d9c0:	2500      	movs	r5, #0
 800d9c2:	e7e0      	b.n	800d986 <floor+0x46>
 800d9c4:	2e33      	cmp	r6, #51	; 0x33
 800d9c6:	dd0b      	ble.n	800d9e0 <floor+0xa0>
 800d9c8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800d9cc:	d104      	bne.n	800d9d8 <floor+0x98>
 800d9ce:	ee10 2a10 	vmov	r2, s0
 800d9d2:	460b      	mov	r3, r1
 800d9d4:	f7f2 fc12 	bl	80001fc <__adddf3>
 800d9d8:	ec41 0b10 	vmov	d0, r0, r1
 800d9dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9e0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800d9e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d9e8:	fa23 f707 	lsr.w	r7, r3, r7
 800d9ec:	4207      	tst	r7, r0
 800d9ee:	d0f3      	beq.n	800d9d8 <floor+0x98>
 800d9f0:	a30f      	add	r3, pc, #60	; (adr r3, 800da30 <floor+0xf0>)
 800d9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9f6:	f7f2 fc01 	bl	80001fc <__adddf3>
 800d9fa:	2200      	movs	r2, #0
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	f7f3 f843 	bl	8000a88 <__aeabi_dcmpgt>
 800da02:	2800      	cmp	r0, #0
 800da04:	d0bf      	beq.n	800d986 <floor+0x46>
 800da06:	2c00      	cmp	r4, #0
 800da08:	da02      	bge.n	800da10 <floor+0xd0>
 800da0a:	2e14      	cmp	r6, #20
 800da0c:	d103      	bne.n	800da16 <floor+0xd6>
 800da0e:	3401      	adds	r4, #1
 800da10:	ea25 0507 	bic.w	r5, r5, r7
 800da14:	e7b7      	b.n	800d986 <floor+0x46>
 800da16:	2301      	movs	r3, #1
 800da18:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800da1c:	fa03 f606 	lsl.w	r6, r3, r6
 800da20:	4435      	add	r5, r6
 800da22:	4545      	cmp	r5, r8
 800da24:	bf38      	it	cc
 800da26:	18e4      	addcc	r4, r4, r3
 800da28:	e7f2      	b.n	800da10 <floor+0xd0>
 800da2a:	2500      	movs	r5, #0
 800da2c:	462c      	mov	r4, r5
 800da2e:	e7aa      	b.n	800d986 <floor+0x46>
 800da30:	8800759c 	.word	0x8800759c
 800da34:	7e37e43c 	.word	0x7e37e43c
 800da38:	bff00000 	.word	0xbff00000
 800da3c:	000fffff 	.word	0x000fffff

0800da40 <nan>:
 800da40:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800da48 <nan+0x8>
 800da44:	4770      	bx	lr
 800da46:	bf00      	nop
 800da48:	00000000 	.word	0x00000000
 800da4c:	7ff80000 	.word	0x7ff80000

0800da50 <scalbn>:
 800da50:	b570      	push	{r4, r5, r6, lr}
 800da52:	ec55 4b10 	vmov	r4, r5, d0
 800da56:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800da5a:	4606      	mov	r6, r0
 800da5c:	462b      	mov	r3, r5
 800da5e:	b99a      	cbnz	r2, 800da88 <scalbn+0x38>
 800da60:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800da64:	4323      	orrs	r3, r4
 800da66:	d036      	beq.n	800dad6 <scalbn+0x86>
 800da68:	4b39      	ldr	r3, [pc, #228]	; (800db50 <scalbn+0x100>)
 800da6a:	4629      	mov	r1, r5
 800da6c:	ee10 0a10 	vmov	r0, s0
 800da70:	2200      	movs	r2, #0
 800da72:	f7f2 fd79 	bl	8000568 <__aeabi_dmul>
 800da76:	4b37      	ldr	r3, [pc, #220]	; (800db54 <scalbn+0x104>)
 800da78:	429e      	cmp	r6, r3
 800da7a:	4604      	mov	r4, r0
 800da7c:	460d      	mov	r5, r1
 800da7e:	da10      	bge.n	800daa2 <scalbn+0x52>
 800da80:	a32b      	add	r3, pc, #172	; (adr r3, 800db30 <scalbn+0xe0>)
 800da82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da86:	e03a      	b.n	800dafe <scalbn+0xae>
 800da88:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800da8c:	428a      	cmp	r2, r1
 800da8e:	d10c      	bne.n	800daaa <scalbn+0x5a>
 800da90:	ee10 2a10 	vmov	r2, s0
 800da94:	4620      	mov	r0, r4
 800da96:	4629      	mov	r1, r5
 800da98:	f7f2 fbb0 	bl	80001fc <__adddf3>
 800da9c:	4604      	mov	r4, r0
 800da9e:	460d      	mov	r5, r1
 800daa0:	e019      	b.n	800dad6 <scalbn+0x86>
 800daa2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800daa6:	460b      	mov	r3, r1
 800daa8:	3a36      	subs	r2, #54	; 0x36
 800daaa:	4432      	add	r2, r6
 800daac:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800dab0:	428a      	cmp	r2, r1
 800dab2:	dd08      	ble.n	800dac6 <scalbn+0x76>
 800dab4:	2d00      	cmp	r5, #0
 800dab6:	a120      	add	r1, pc, #128	; (adr r1, 800db38 <scalbn+0xe8>)
 800dab8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dabc:	da1c      	bge.n	800daf8 <scalbn+0xa8>
 800dabe:	a120      	add	r1, pc, #128	; (adr r1, 800db40 <scalbn+0xf0>)
 800dac0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dac4:	e018      	b.n	800daf8 <scalbn+0xa8>
 800dac6:	2a00      	cmp	r2, #0
 800dac8:	dd08      	ble.n	800dadc <scalbn+0x8c>
 800daca:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800dace:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800dad2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800dad6:	ec45 4b10 	vmov	d0, r4, r5
 800dada:	bd70      	pop	{r4, r5, r6, pc}
 800dadc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800dae0:	da19      	bge.n	800db16 <scalbn+0xc6>
 800dae2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800dae6:	429e      	cmp	r6, r3
 800dae8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800daec:	dd0a      	ble.n	800db04 <scalbn+0xb4>
 800daee:	a112      	add	r1, pc, #72	; (adr r1, 800db38 <scalbn+0xe8>)
 800daf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d1e2      	bne.n	800dabe <scalbn+0x6e>
 800daf8:	a30f      	add	r3, pc, #60	; (adr r3, 800db38 <scalbn+0xe8>)
 800dafa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dafe:	f7f2 fd33 	bl	8000568 <__aeabi_dmul>
 800db02:	e7cb      	b.n	800da9c <scalbn+0x4c>
 800db04:	a10a      	add	r1, pc, #40	; (adr r1, 800db30 <scalbn+0xe0>)
 800db06:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d0b8      	beq.n	800da80 <scalbn+0x30>
 800db0e:	a10e      	add	r1, pc, #56	; (adr r1, 800db48 <scalbn+0xf8>)
 800db10:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db14:	e7b4      	b.n	800da80 <scalbn+0x30>
 800db16:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800db1a:	3236      	adds	r2, #54	; 0x36
 800db1c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800db20:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800db24:	4620      	mov	r0, r4
 800db26:	4b0c      	ldr	r3, [pc, #48]	; (800db58 <scalbn+0x108>)
 800db28:	2200      	movs	r2, #0
 800db2a:	e7e8      	b.n	800dafe <scalbn+0xae>
 800db2c:	f3af 8000 	nop.w
 800db30:	c2f8f359 	.word	0xc2f8f359
 800db34:	01a56e1f 	.word	0x01a56e1f
 800db38:	8800759c 	.word	0x8800759c
 800db3c:	7e37e43c 	.word	0x7e37e43c
 800db40:	8800759c 	.word	0x8800759c
 800db44:	fe37e43c 	.word	0xfe37e43c
 800db48:	c2f8f359 	.word	0xc2f8f359
 800db4c:	81a56e1f 	.word	0x81a56e1f
 800db50:	43500000 	.word	0x43500000
 800db54:	ffff3cb0 	.word	0xffff3cb0
 800db58:	3c900000 	.word	0x3c900000

0800db5c <_init>:
 800db5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db5e:	bf00      	nop
 800db60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db62:	bc08      	pop	{r3}
 800db64:	469e      	mov	lr, r3
 800db66:	4770      	bx	lr

0800db68 <_fini>:
 800db68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db6a:	bf00      	nop
 800db6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db6e:	bc08      	pop	{r3}
 800db70:	469e      	mov	lr, r3
 800db72:	4770      	bx	lr
