{"hierarchy":{"top_level":1,"1":{"insts":{"C14":5,"C2":5,"C13":5,"C15":5,"R11":4,"R7":4,"C1":5,"C3":5,"C8":5,"R13":4,"C7":5,"V8":3,"R5":4,"G1":6,"C6":5,"G0":6,"I36":2,"R10":4,"C10":5}}},"modelMap":{"vsource":[3],"resistor":[4],"isource":[2],"capacitor":[5],"vccs":[6]},"cellviews":[["DAY7","ex1_small_signal_no_bias","schematic"],["analogLib","isin","spectre"],["analogLib","vsin","spectre"],["analogLib","res","spectre"],["analogLib","cap","spectre"],["analogLib","vccs","spectre"]]}
