m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/impl1/test/blinkTestbench
valu
Z1 !s110 1698775785
!i10b 1
!s100 5CiL33hh><OUlJ6S_O?4V0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IZ`38m]jV:`]g_6UK5f47Y2
R0
w1698690557
8C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
!i122 447
L0 3 126
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1698775785.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
valuAMux
R1
!i10b 1
!s100 oPPmUe9=K2mUFI5>DYQJj1
R2
IV@=4nWh];F8iG9dKaAW<A1
R0
w1697386987
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
!i122 446
L0 6 31
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|
!s101 -O0
!i113 1
R6
R7
nalu@a@mux
valuBMux
R1
!i10b 1
!s100 MTaBjjQGf0WzZoeOhVnfH0
R2
IFB@5THI3M3W`]g8IGn[:40
R0
w1697318783
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
!i122 445
L0 6 32
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|
!s101 -O0
!i113 1
R6
R7
nalu@b@mux
valuGroupDecoder
Z8 !s110 1698775784
!i10b 1
!s100 VL3:RR=dYY`07NH7on6Bk1
R2
I[HBc1Hb;>]ccga?5MNUCM0
R0
w1697727239
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
!i122 439
L0 34 135
R3
R4
r1
!s85 0
31
Z9 !s108 1698775784.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
nalu@group@decoder
vblinkTests
Z10 !s110 1698775786
!i10b 1
!s100 Jf;ITK[o<SZD]KO1Ll:NC0
R2
IjUo@kz_G>GMK]^WN>d^W<2
R0
w1698756114
8C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v
FC:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v
!i122 453
L0 5 65
R3
R4
r1
!s85 0
31
Z11 !s108 1698775786.000000
!s107 C:\Users\Duncan\git\ForthCPU\impl1\test\..\..\testSetup.v|C:\Users\Duncan\git\ForthCPU\impl1\test\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v|
!s101 -O0
!i113 1
R6
R7
nblink@tests
vbranchLogic
R1
!i10b 1
!s100 aNX4QJ7<2`:?f:]gcabZW2
R2
IbVPFXAF_cVHmVk2XWCS<Q0
R0
w1697060029
8C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v
FC:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v
!i122 441
L0 6 37
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v|
!s101 -O0
!i113 1
R6
R7
nbranch@logic
vbusController
R1
!i10b 1
!s100 ZQRU:E4HX_=]E4CUl_1PC3
R2
IQz0l5eBoV][4V5L9<J;RZ2
R0
w1698750355
8C:/Users/Duncan/git/ForthCPU/busController/source/busController.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busController.v
!i122 443
L0 9 77
R3
R4
r1
!s85 0
31
R5
!s107 C:\Users\Duncan\git\ForthCPU\busController\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s101 -O0
!i113 1
R6
R7
nbus@controller
vcore
R1
!i10b 1
!s100 0bQ`04Rc;d_TJ_InEU>mT3
R2
II_0baPWUYO0>h7Tk:8F:@0
R0
w1698768213
8C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
FC:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
!i122 450
L0 6 426
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|
!s101 -O0
!i113 1
R6
R7
vdevBoard
Z12 !s110 1698843873
!i10b 1
!s100 S1QjDIVADmEV6=4@_A:Id1
R2
IC6KEFLK0Sk4H24MIAfDV01
R0
w1698778131
8C:/Users/Duncan/git/ForthCPU/devBoard/source/devBoard.v
FC:/Users/Duncan/git/ForthCPU/devBoard/source/devBoard.v
!i122 458
L0 8 121
R3
R4
r1
!s85 0
31
Z13 !s108 1698843873.000000
!s107 C:/Users/Duncan/git/ForthCPU/devBoard/source/devBoard.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/devBoard/source/devBoard.v|
!s101 -O0
!i113 1
R6
R7
ndev@board
vfullALU
R1
!i10b 1
!s100 B3l@4eFk[`H=O5Q>?2QYW3
R2
I`EXmFUdJSME:PRhZCDSIA0
R0
w1697326881
8C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
!i122 448
L0 9 75
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|
!s101 -O0
!i113 1
R6
R7
nfull@a@l@u
vgeneralGroupDecoder
R8
!i10b 1
!s100 EeiV?=1iMcW;UUP7lmCD@3
R2
IXU@>9mfF@kBT;FYNILA`n0
R0
w1698750257
8C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
!i122 436
L0 12 54
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
ngeneral@group@decoder
vinstructionPhaseDecoder
!s110 1698776455
!i10b 1
!s100 ]0<3GOeP?_j5b8IjW`>Dn1
R2
I:9k2iHUdb2NUkQEQBGGJl1
R0
w1698776406
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 456
L0 3 74
R3
R4
r1
!s85 0
31
!s108 1698776455.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
R7
ninstruction@phase@decoder
vinterruptMaskRegister
Z14 !s110 1698775783
!i10b 1
!s100 GW1S5NbBNb[KL1X0YELb72
R2
IBaG=d1l;ESS`b[;k7gWaY1
R0
w1698748687
8C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v
FC:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v
!i122 428
L0 7 71
R3
R4
r1
!s85 0
31
Z15 !s108 1698775783.000000
!s107 C:\Users\Duncan\git\ForthCPU\interruptLogic\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v|
!s101 -O0
!i113 1
R6
R7
ninterrupt@mask@register
vinterruptStateMachine
R1
!i10b 1
!s100 nfSj1z=G;2GY3SL:?5omJ1
R2
IbV@8GF2FCg2GEF`M^5hW[0
R0
w1698681543
8C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
FC:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
!i122 440
L0 3 193
R3
R4
r1
!s85 0
31
R9
!s107 C:\Users\Duncan\git\ForthCPU\interruptLogic\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|
!s101 -O0
!i113 1
R6
R7
ninterrupt@state@machine
vjumpGroupDecoder
R8
!i10b 1
!s100 Im2<80i<0L87@cznlgQzn0
R2
Ijk7Klk4OjIJRAUMXXizLZ0
R0
w1698750254
8C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
!i122 437
L0 37 87
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
njump@group@decoder
vloadStoreGroupDecoder
R8
!i10b 1
!s100 VEdQiShC?9:gzjmQOPdjZ0
R2
IIl2e6cPg]3JzZYZ`k?dPz2
R0
w1698761227
8C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
!i122 438
L0 59 242
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
nload@store@group@decoder
vmcu
R12
!i10b 1
!s100 gl?P7k16zX_oXDJ9ZFQXV3
R2
IVG9I03]keKEcThMnFoQm=0
R0
w1698778167
8C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v
!i122 459
L0 7 147
R3
R4
r1
!s85 0
31
R13
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v|
!s101 -O0
!i113 1
R6
R7
vmcuResources
R8
!i10b 1
!s100 =<IX7Xa]9IGO[HeZgmIcW3
R2
I8N:i461lBLfNb9hNO^^mj1
R0
w1698756155
8C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v
FC:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v
!i122 434
L0 3 140
R3
R4
r1
!s85 0
31
R9
!s107 C:\Users\Duncan\git\ForthCPU\mcuResources\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v|
!s101 -O0
!i113 1
R6
R7
nmcu@resources
vmemoryMapper
R8
!i10b 1
!s100 ONk20fl3<Yl^eWcEPh_;l2
R2
I]B?YcL_f1:@GC>;jkRJEM2
R0
w1698749996
8C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v
FC:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v
!i122 433
L0 11 142
R3
R4
r1
!s85 0
31
R9
!s107 C:\Users\Duncan\git\ForthCPU\memoryMapper\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v|
!s101 -O0
!i113 1
R6
R7
nmemory@mapper
vopxMultiplexer
R8
!i10b 1
!s100 gGneAzV0lTQozm?Li5ZH@2
R2
Il846gn9EjeDfE07]Uf4Lg3
R0
w1698768172
8C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
FC:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
!i122 435
L0 7 174
R3
R4
r1
!s85 0
31
R9
!s107 C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|
!s101 -O0
!i113 1
R6
R7
nopx@multiplexer
vprogramCounter
R1
!i10b 1
!s100 h^Hm15?mmb9lRPf=<BZoV2
R2
IEHaDjOPT6:2IeOk]`^4Cl0
R0
w1697361653
8C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
FC:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
!i122 442
L0 16 78
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|
!s101 -O0
!i113 1
R6
R7
nprogram@counter
vRAM
R8
!i10b 1
!s100 >DPRdJ:^>Lh0z6:h4e34G2
R2
I4QbOi0cioRIf>3>3WE6Qj1
R0
w1698247103
8C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v
FC:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v
!i122 432
L0 8 1361
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v|
!s101 -O0
!i113 1
R6
R7
n@r@a@m
vregisterFile
R1
!i10b 1
!s100 57:UU=X[H02_4WIooQ`=T0
R2
I?=:KbAl9NQ0VejIz7Ue6c1
R0
w1697723273
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
!i122 444
L0 3 102
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|
!s101 -O0
!i113 1
R6
R7
nregister@file
vregisters
R10
!i10b 1
!s100 >A=?U_namgY:`RofcKS112
R2
IW3NfdO<RG[=GN=YGmAW2Z0
R0
w1698680998
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
!i122 455
L0 8 166
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s101 -O0
!i113 1
R6
R7
vrom
R10
!i10b 1
!s100 XjWEh1`TlEIZ[PRMYodB92
R2
I;D<eomJMT8aDY3?4l0bm20
R0
w1698775780
8C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v
FC:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v
!i122 454
L0 8 75
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v|
!s101 -O0
!i113 1
R6
R7
vUART
R8
!i10b 1
!s100 =1l23?WI;aXoAQS=Nd4R50
R2
I[klK0:hW2_^:BTDQaEYzF3
R0
w1698747679
8C:/Users/Duncan/git/ForthCPU/UART/source/UART.v
FC:/Users/Duncan/git/ForthCPU/UART/source/UART.v
!i122 431
L0 17 131
R3
R4
r1
!s85 0
31
R9
!s107 C:\Users\Duncan\git\ForthCPU\UART\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/UART/source/UART.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/UART/source/UART.v|
!s101 -O0
!i113 1
R6
R7
n@u@a@r@t
vUART_RX
R14
!i10b 1
!s100 8<:NnOj43TZPRc3IaKHQj2
R2
IVlgQU_2:FPUXfakz7LzK]0
R0
w1698344663
8C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v
FC:/Users/Duncan/git/ForthCPU/UART/source/receiver.v
!i122 430
L0 14 124
R3
R4
r1
!s85 0
31
R15
!s107 C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v|
!s101 -O0
!i113 1
R6
R7
n@u@a@r@t_@r@x
vUART_TX
R14
!i10b 1
!s100 i^RC02Ue@IK6?aFToAl2i2
R2
IBSW`WB^D9b]H:ZI[PZjMe0
R0
w1698429806
8C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v
FC:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v
!i122 429
L0 14 133
R3
R4
r1
!s85 0
31
R15
!s107 C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v|
!s101 -O0
!i113 1
R6
R7
n@u@a@r@t_@t@x
