TimeQuest Timing Analyzer report for output_interface
Sun Jul 17 19:35:18 2022
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clk'
 24. Fast Model Hold: 'clk'
 25. Fast Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; output_interface                                   ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 343.05 MHz ; 235.07 MHz      ; clk        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.915 ; -213.511      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.627 ; -486.940              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg0  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg1  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a1~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg2  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a2~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg3  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a3~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg4  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a4~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg5  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a5~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg6  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a6~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg7  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a7~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg8  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a8~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg0  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg1  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a10~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg2  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a11~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg3  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a12~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg4  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a13~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg5  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a14~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg6  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a15~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg7  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a16~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg8  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a17~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg0 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg1 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a19~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg2 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a20~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg3 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a21~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg4 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a22~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg5 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a23~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg6 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a24~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg7 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a25~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg8 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a26~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg0 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg1 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a28~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg2 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a29~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg3 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a30~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg4 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a31~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.489 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[4]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|dffe_af                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.001     ; 2.524      ;
; -1.468 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[3]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|dffe_af                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.001     ; 2.503      ;
; -1.455 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[8]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.491      ;
; -1.420 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[2]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|dffe_af                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.001     ; 2.455      ;
; -1.403 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[4]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                         ; clk          ; clk         ; 1.000        ; 0.000      ; 2.439      ;
; -1.392 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[1]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[8]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.428      ;
; -1.382 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[3]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                         ; clk          ; clk         ; 1.000        ; 0.000      ; 2.418      ;
; -1.334 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[2]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                         ; clk          ; clk         ; 1.000        ; 0.000      ; 2.370      ;
; -1.296 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[7]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.332      ;
; -1.241 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[5]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|dffe_af                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.001     ; 2.276      ;
; -1.233 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[1]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[7]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.269      ;
; -1.225 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[6]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.261      ;
; -1.218 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[0]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[8]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.254      ;
; -1.217 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[7]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|dffe_af                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.001     ; 2.252      ;
; -1.187 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg4  ; clk          ; clk         ; 1.000        ; 0.067      ; 2.219      ;
; -1.187 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg3  ; clk          ; clk         ; 1.000        ; 0.067      ; 2.219      ;
; -1.187 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.067      ; 2.219      ;
; -1.187 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg1  ; clk          ; clk         ; 1.000        ; 0.067      ; 2.219      ;
; -1.187 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg8 ; clk          ; clk         ; 1.000        ; 0.083      ; 2.235      ;
; -1.187 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg7 ; clk          ; clk         ; 1.000        ; 0.083      ; 2.235      ;
; -1.187 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg6 ; clk          ; clk         ; 1.000        ; 0.083      ; 2.235      ;
; -1.187 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg5 ; clk          ; clk         ; 1.000        ; 0.083      ; 2.235      ;
; -1.187 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg4 ; clk          ; clk         ; 1.000        ; 0.083      ; 2.235      ;
; -1.187 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg3 ; clk          ; clk         ; 1.000        ; 0.083      ; 2.235      ;
; -1.187 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg2 ; clk          ; clk         ; 1.000        ; 0.083      ; 2.235      ;
; -1.187 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg1 ; clk          ; clk         ; 1.000        ; 0.083      ; 2.235      ;
; -1.187 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.083      ; 2.235      ;
; -1.187 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.067      ; 2.219      ;
; -1.187 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_we_reg       ; clk          ; clk         ; 1.000        ; 0.083      ; 2.235      ;
; -1.184 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[0]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.220      ;
; -1.184 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[1]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.220      ;
; -1.184 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[2]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.220      ;
; -1.184 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[3]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.220      ;
; -1.184 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[4]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.220      ;
; -1.184 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[5]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.220      ;
; -1.172 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg8 ; clk          ; clk         ; 1.000        ; 0.062      ; 2.199      ;
; -1.172 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg7 ; clk          ; clk         ; 1.000        ; 0.062      ; 2.199      ;
; -1.172 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg6 ; clk          ; clk         ; 1.000        ; 0.062      ; 2.199      ;
; -1.172 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg5 ; clk          ; clk         ; 1.000        ; 0.062      ; 2.199      ;
; -1.172 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg4 ; clk          ; clk         ; 1.000        ; 0.062      ; 2.199      ;
; -1.172 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg3 ; clk          ; clk         ; 1.000        ; 0.062      ; 2.199      ;
; -1.172 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg2 ; clk          ; clk         ; 1.000        ; 0.062      ; 2.199      ;
; -1.172 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg1 ; clk          ; clk         ; 1.000        ; 0.062      ; 2.199      ;
; -1.172 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.062      ; 2.199      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg8  ; clk          ; clk         ; 1.000        ; 0.074      ; 2.208      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg7  ; clk          ; clk         ; 1.000        ; 0.074      ; 2.208      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg6  ; clk          ; clk         ; 1.000        ; 0.074      ; 2.208      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg5  ; clk          ; clk         ; 1.000        ; 0.074      ; 2.208      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg4  ; clk          ; clk         ; 1.000        ; 0.074      ; 2.208      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg3  ; clk          ; clk         ; 1.000        ; 0.074      ; 2.208      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.074      ; 2.208      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg1  ; clk          ; clk         ; 1.000        ; 0.074      ; 2.208      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg8 ; clk          ; clk         ; 1.000        ; 0.090      ; 2.224      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg7 ; clk          ; clk         ; 1.000        ; 0.090      ; 2.224      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg6 ; clk          ; clk         ; 1.000        ; 0.090      ; 2.224      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg5 ; clk          ; clk         ; 1.000        ; 0.090      ; 2.224      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg4 ; clk          ; clk         ; 1.000        ; 0.090      ; 2.224      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg3 ; clk          ; clk         ; 1.000        ; 0.090      ; 2.224      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg2 ; clk          ; clk         ; 1.000        ; 0.090      ; 2.224      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg1 ; clk          ; clk         ; 1.000        ; 0.090      ; 2.224      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.090      ; 2.224      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.074      ; 2.208      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_we_reg       ; clk          ; clk         ; 1.000        ; 0.090      ; 2.224      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg8 ; clk          ; clk         ; 1.000        ; 0.055      ; 2.189      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg7 ; clk          ; clk         ; 1.000        ; 0.055      ; 2.189      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg6 ; clk          ; clk         ; 1.000        ; 0.055      ; 2.189      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg5 ; clk          ; clk         ; 1.000        ; 0.055      ; 2.189      ;
; -1.169 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg4 ; clk          ; clk         ; 1.000        ; 0.055      ; 2.189      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                    ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                         ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|dffe_af                                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|dffe_af                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.526 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.792      ;
; 0.706 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg7  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.995      ;
; 0.706 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg6  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.995      ;
; 0.708 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg2  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.997      ;
; 0.712 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg8  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.001      ;
; 0.714 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg5  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.003      ;
; 0.717 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg4  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.006      ;
; 0.717 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.983      ;
; 0.719 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg3  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.008      ;
; 0.801 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.068      ;
; 0.816 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[4] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[4]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.082      ;
; 0.817 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[7] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[7]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.083      ;
; 0.835 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.101      ;
; 0.838 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.105      ;
; 0.841 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[8] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[8]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[8] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.109      ;
; 0.847 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.113      ;
; 0.851 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[6] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[6]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.117      ;
; 0.852 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[3] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[3]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.118      ;
; 0.853 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[5] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[5]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.119      ;
; 0.935 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg7  ; clk          ; clk         ; 0.000        ; 0.083      ; 1.252      ;
; 0.946 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg3  ; clk          ; clk         ; 0.000        ; 0.083      ; 1.263      ;
; 0.949 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_address_reg5  ; clk          ; clk         ; 0.000        ; 0.086      ; 1.269      ;
; 0.950 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.083      ; 1.267      ;
; 0.950 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg1  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.239      ;
; 0.953 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg2  ; clk          ; clk         ; 0.000        ; 0.083      ; 1.270      ;
; 0.953 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.242      ;
; 0.954 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg6  ; clk          ; clk         ; 0.000        ; 0.083      ; 1.271      ;
; 0.961 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg5  ; clk          ; clk         ; 0.000        ; 0.083      ; 1.278      ;
; 0.962 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg1  ; clk          ; clk         ; 0.000        ; 0.083      ; 1.279      ;
; 0.964 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg8  ; clk          ; clk         ; 0.000        ; 0.083      ; 1.281      ;
; 0.970 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~porta_address_reg5  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.262      ;
; 0.972 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~porta_address_reg4  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.264      ;
; 0.976 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~porta_address_reg6  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.268      ;
; 0.976 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg8 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.269      ;
; 0.979 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~porta_address_reg8  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.271      ;
; 0.979 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg4 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.272      ;
; 0.982 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg2 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.275      ;
; 0.984 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~porta_address_reg2  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.276      ;
; 0.984 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg3 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.277      ;
; 0.985 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg6 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.278      ;
; 0.986 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~porta_address_reg3  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.278      ;
; 0.987 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg5 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.280      ;
; 0.992 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg5 ; clk          ; clk         ; 0.000        ; 0.052      ; 1.278      ;
; 1.000 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg2 ; clk          ; clk         ; 0.000        ; 0.052      ; 1.286      ;
; 1.002 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg4 ; clk          ; clk         ; 0.000        ; 0.052      ; 1.288      ;
; 1.011 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg3 ; clk          ; clk         ; 0.000        ; 0.052      ; 1.297      ;
; 1.016 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[0] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[0]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.282      ;
; 1.021 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[2] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[2]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.287      ;
; 1.025 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg4  ; clk          ; clk         ; 0.000        ; 0.083      ; 1.342      ;
; 1.184 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.450      ;
; 1.184 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.451      ;
; 1.185 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.451      ;
; 1.185 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.451      ;
; 1.199 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[4] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[5]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.465      ;
; 1.206 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_address_reg2  ; clk          ; clk         ; 0.000        ; 0.086      ; 1.526      ;
; 1.207 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_address_reg6  ; clk          ; clk         ; 0.000        ; 0.086      ; 1.527      ;
; 1.207 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.086      ; 1.527      ;
; 1.209 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg5 ; clk          ; clk         ; 0.000        ; 0.087      ; 1.530      ;
; 1.210 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg6 ; clk          ; clk         ; 0.000        ; 0.087      ; 1.531      ;
; 1.214 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~porta_address_reg1  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.506      ;
; 1.215 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.507      ;
; 1.215 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg6 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.529      ;
; 1.217 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_address_reg8  ; clk          ; clk         ; 0.000        ; 0.086      ; 1.537      ;
; 1.217 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_address_reg1  ; clk          ; clk         ; 0.000        ; 0.086      ; 1.537      ;
; 1.217 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg8 ; clk          ; clk         ; 0.000        ; 0.087      ; 1.538      ;
; 1.217 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg8 ; clk          ; clk         ; 0.000        ; 0.052      ; 1.503      ;
; 1.218 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg2 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.532      ;
; 1.218 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.532      ;
; 1.221 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.487      ;
; 1.222 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg2 ; clk          ; clk         ; 0.000        ; 0.087      ; 1.543      ;
; 1.223 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg1 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.516      ;
; 1.224 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg1 ; clk          ; clk         ; 0.000        ; 0.087      ; 1.546      ;
; 1.225 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.491      ;
; 1.229 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.087      ; 1.550      ;
; 1.229 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg3 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.543      ;
; 1.229 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.495      ;
; 1.230 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg8 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.544      ;
; 1.231 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg1 ; clk          ; clk         ; 0.000        ; 0.052      ; 1.517      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a10~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a10~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a11~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a11~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a12~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a12~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a13~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a13~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a14~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a14~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a15~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a15~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a16~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a16~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a17~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a17~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg3 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; input[*]   ; clk        ; 4.127 ; 4.127 ; Rise       ; clk             ;
;  input[0]  ; clk        ; 3.828 ; 3.828 ; Rise       ; clk             ;
;  input[1]  ; clk        ; 3.404 ; 3.404 ; Rise       ; clk             ;
;  input[2]  ; clk        ; 3.398 ; 3.398 ; Rise       ; clk             ;
;  input[3]  ; clk        ; 3.604 ; 3.604 ; Rise       ; clk             ;
;  input[4]  ; clk        ; 3.862 ; 3.862 ; Rise       ; clk             ;
;  input[5]  ; clk        ; 3.606 ; 3.606 ; Rise       ; clk             ;
;  input[6]  ; clk        ; 3.346 ; 3.346 ; Rise       ; clk             ;
;  input[7]  ; clk        ; 3.356 ; 3.356 ; Rise       ; clk             ;
;  input[8]  ; clk        ; 3.411 ; 3.411 ; Rise       ; clk             ;
;  input[9]  ; clk        ; 3.583 ; 3.583 ; Rise       ; clk             ;
;  input[10] ; clk        ; 3.930 ; 3.930 ; Rise       ; clk             ;
;  input[11] ; clk        ; 3.345 ; 3.345 ; Rise       ; clk             ;
;  input[12] ; clk        ; 3.914 ; 3.914 ; Rise       ; clk             ;
;  input[13] ; clk        ; 4.127 ; 4.127 ; Rise       ; clk             ;
;  input[14] ; clk        ; 3.943 ; 3.943 ; Rise       ; clk             ;
;  input[15] ; clk        ; 3.372 ; 3.372 ; Rise       ; clk             ;
;  input[16] ; clk        ; 3.832 ; 3.832 ; Rise       ; clk             ;
;  input[17] ; clk        ; 4.014 ; 4.014 ; Rise       ; clk             ;
;  input[18] ; clk        ; 3.621 ; 3.621 ; Rise       ; clk             ;
;  input[19] ; clk        ; 3.348 ; 3.348 ; Rise       ; clk             ;
;  input[20] ; clk        ; 3.589 ; 3.589 ; Rise       ; clk             ;
;  input[21] ; clk        ; 3.785 ; 3.785 ; Rise       ; clk             ;
;  input[22] ; clk        ; 3.324 ; 3.324 ; Rise       ; clk             ;
;  input[23] ; clk        ; 3.862 ; 3.862 ; Rise       ; clk             ;
;  input[24] ; clk        ; 3.556 ; 3.556 ; Rise       ; clk             ;
;  input[25] ; clk        ; 3.570 ; 3.570 ; Rise       ; clk             ;
;  input[26] ; clk        ; 3.811 ; 3.811 ; Rise       ; clk             ;
;  input[27] ; clk        ; 3.442 ; 3.442 ; Rise       ; clk             ;
;  input[28] ; clk        ; 3.376 ; 3.376 ; Rise       ; clk             ;
;  input[29] ; clk        ; 3.675 ; 3.675 ; Rise       ; clk             ;
;  input[30] ; clk        ; 3.529 ; 3.529 ; Rise       ; clk             ;
;  input[31] ; clk        ; 3.414 ; 3.414 ; Rise       ; clk             ;
; rdreq      ; clk        ; 4.993 ; 4.993 ; Rise       ; clk             ;
; wrreq      ; clk        ; 5.268 ; 5.268 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; input[*]   ; clk        ; -3.055 ; -3.055 ; Rise       ; clk             ;
;  input[0]  ; clk        ; -3.559 ; -3.559 ; Rise       ; clk             ;
;  input[1]  ; clk        ; -3.135 ; -3.135 ; Rise       ; clk             ;
;  input[2]  ; clk        ; -3.129 ; -3.129 ; Rise       ; clk             ;
;  input[3]  ; clk        ; -3.335 ; -3.335 ; Rise       ; clk             ;
;  input[4]  ; clk        ; -3.593 ; -3.593 ; Rise       ; clk             ;
;  input[5]  ; clk        ; -3.337 ; -3.337 ; Rise       ; clk             ;
;  input[6]  ; clk        ; -3.077 ; -3.077 ; Rise       ; clk             ;
;  input[7]  ; clk        ; -3.087 ; -3.087 ; Rise       ; clk             ;
;  input[8]  ; clk        ; -3.142 ; -3.142 ; Rise       ; clk             ;
;  input[9]  ; clk        ; -3.314 ; -3.314 ; Rise       ; clk             ;
;  input[10] ; clk        ; -3.661 ; -3.661 ; Rise       ; clk             ;
;  input[11] ; clk        ; -3.076 ; -3.076 ; Rise       ; clk             ;
;  input[12] ; clk        ; -3.645 ; -3.645 ; Rise       ; clk             ;
;  input[13] ; clk        ; -3.858 ; -3.858 ; Rise       ; clk             ;
;  input[14] ; clk        ; -3.674 ; -3.674 ; Rise       ; clk             ;
;  input[15] ; clk        ; -3.103 ; -3.103 ; Rise       ; clk             ;
;  input[16] ; clk        ; -3.563 ; -3.563 ; Rise       ; clk             ;
;  input[17] ; clk        ; -3.745 ; -3.745 ; Rise       ; clk             ;
;  input[18] ; clk        ; -3.352 ; -3.352 ; Rise       ; clk             ;
;  input[19] ; clk        ; -3.079 ; -3.079 ; Rise       ; clk             ;
;  input[20] ; clk        ; -3.320 ; -3.320 ; Rise       ; clk             ;
;  input[21] ; clk        ; -3.516 ; -3.516 ; Rise       ; clk             ;
;  input[22] ; clk        ; -3.055 ; -3.055 ; Rise       ; clk             ;
;  input[23] ; clk        ; -3.593 ; -3.593 ; Rise       ; clk             ;
;  input[24] ; clk        ; -3.287 ; -3.287 ; Rise       ; clk             ;
;  input[25] ; clk        ; -3.301 ; -3.301 ; Rise       ; clk             ;
;  input[26] ; clk        ; -3.542 ; -3.542 ; Rise       ; clk             ;
;  input[27] ; clk        ; -3.173 ; -3.173 ; Rise       ; clk             ;
;  input[28] ; clk        ; -3.107 ; -3.107 ; Rise       ; clk             ;
;  input[29] ; clk        ; -3.406 ; -3.406 ; Rise       ; clk             ;
;  input[30] ; clk        ; -3.260 ; -3.260 ; Rise       ; clk             ;
;  input[31] ; clk        ; -3.145 ; -3.145 ; Rise       ; clk             ;
; rdreq      ; clk        ; -3.522 ; -3.522 ; Rise       ; clk             ;
; wrreq      ; clk        ; -3.968 ; -3.968 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; empty_flag  ; clk        ; 6.793  ; 6.793  ; Rise       ; clk             ;
; full_flag   ; clk        ; 6.783  ; 6.783  ; Rise       ; clk             ;
; hfull_flag  ; clk        ; 7.086  ; 7.086  ; Rise       ; clk             ;
; output[*]   ; clk        ; 10.526 ; 10.526 ; Rise       ; clk             ;
;  output[0]  ; clk        ; 10.000 ; 10.000 ; Rise       ; clk             ;
;  output[1]  ; clk        ; 10.029 ; 10.029 ; Rise       ; clk             ;
;  output[2]  ; clk        ; 10.004 ; 10.004 ; Rise       ; clk             ;
;  output[3]  ; clk        ; 9.873  ; 9.873  ; Rise       ; clk             ;
;  output[4]  ; clk        ; 9.581  ; 9.581  ; Rise       ; clk             ;
;  output[5]  ; clk        ; 9.576  ; 9.576  ; Rise       ; clk             ;
;  output[6]  ; clk        ; 9.610  ; 9.610  ; Rise       ; clk             ;
;  output[7]  ; clk        ; 10.526 ; 10.526 ; Rise       ; clk             ;
;  output[8]  ; clk        ; 9.817  ; 9.817  ; Rise       ; clk             ;
;  output[9]  ; clk        ; 9.638  ; 9.638  ; Rise       ; clk             ;
;  output[10] ; clk        ; 10.018 ; 10.018 ; Rise       ; clk             ;
;  output[11] ; clk        ; 10.020 ; 10.020 ; Rise       ; clk             ;
;  output[12] ; clk        ; 9.566  ; 9.566  ; Rise       ; clk             ;
;  output[13] ; clk        ; 9.327  ; 9.327  ; Rise       ; clk             ;
;  output[14] ; clk        ; 9.802  ; 9.802  ; Rise       ; clk             ;
;  output[15] ; clk        ; 9.887  ; 9.887  ; Rise       ; clk             ;
;  output[16] ; clk        ; 9.997  ; 9.997  ; Rise       ; clk             ;
;  output[17] ; clk        ; 9.953  ; 9.953  ; Rise       ; clk             ;
;  output[18] ; clk        ; 9.743  ; 9.743  ; Rise       ; clk             ;
;  output[19] ; clk        ; 9.753  ; 9.753  ; Rise       ; clk             ;
;  output[20] ; clk        ; 10.256 ; 10.256 ; Rise       ; clk             ;
;  output[21] ; clk        ; 9.792  ; 9.792  ; Rise       ; clk             ;
;  output[22] ; clk        ; 9.977  ; 9.977  ; Rise       ; clk             ;
;  output[23] ; clk        ; 9.503  ; 9.503  ; Rise       ; clk             ;
;  output[24] ; clk        ; 9.850  ; 9.850  ; Rise       ; clk             ;
;  output[25] ; clk        ; 9.323  ; 9.323  ; Rise       ; clk             ;
;  output[26] ; clk        ; 10.058 ; 10.058 ; Rise       ; clk             ;
;  output[27] ; clk        ; 10.025 ; 10.025 ; Rise       ; clk             ;
;  output[28] ; clk        ; 9.869  ; 9.869  ; Rise       ; clk             ;
;  output[29] ; clk        ; 10.002 ; 10.002 ; Rise       ; clk             ;
;  output[30] ; clk        ; 9.910  ; 9.910  ; Rise       ; clk             ;
;  output[31] ; clk        ; 10.008 ; 10.008 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; empty_flag  ; clk        ; 6.793  ; 6.793  ; Rise       ; clk             ;
; full_flag   ; clk        ; 6.783  ; 6.783  ; Rise       ; clk             ;
; hfull_flag  ; clk        ; 7.086  ; 7.086  ; Rise       ; clk             ;
; output[*]   ; clk        ; 9.323  ; 9.323  ; Rise       ; clk             ;
;  output[0]  ; clk        ; 10.000 ; 10.000 ; Rise       ; clk             ;
;  output[1]  ; clk        ; 10.029 ; 10.029 ; Rise       ; clk             ;
;  output[2]  ; clk        ; 10.004 ; 10.004 ; Rise       ; clk             ;
;  output[3]  ; clk        ; 9.873  ; 9.873  ; Rise       ; clk             ;
;  output[4]  ; clk        ; 9.581  ; 9.581  ; Rise       ; clk             ;
;  output[5]  ; clk        ; 9.576  ; 9.576  ; Rise       ; clk             ;
;  output[6]  ; clk        ; 9.610  ; 9.610  ; Rise       ; clk             ;
;  output[7]  ; clk        ; 10.526 ; 10.526 ; Rise       ; clk             ;
;  output[8]  ; clk        ; 9.817  ; 9.817  ; Rise       ; clk             ;
;  output[9]  ; clk        ; 9.638  ; 9.638  ; Rise       ; clk             ;
;  output[10] ; clk        ; 10.018 ; 10.018 ; Rise       ; clk             ;
;  output[11] ; clk        ; 10.020 ; 10.020 ; Rise       ; clk             ;
;  output[12] ; clk        ; 9.566  ; 9.566  ; Rise       ; clk             ;
;  output[13] ; clk        ; 9.327  ; 9.327  ; Rise       ; clk             ;
;  output[14] ; clk        ; 9.802  ; 9.802  ; Rise       ; clk             ;
;  output[15] ; clk        ; 9.887  ; 9.887  ; Rise       ; clk             ;
;  output[16] ; clk        ; 9.997  ; 9.997  ; Rise       ; clk             ;
;  output[17] ; clk        ; 9.953  ; 9.953  ; Rise       ; clk             ;
;  output[18] ; clk        ; 9.743  ; 9.743  ; Rise       ; clk             ;
;  output[19] ; clk        ; 9.753  ; 9.753  ; Rise       ; clk             ;
;  output[20] ; clk        ; 10.256 ; 10.256 ; Rise       ; clk             ;
;  output[21] ; clk        ; 9.792  ; 9.792  ; Rise       ; clk             ;
;  output[22] ; clk        ; 9.977  ; 9.977  ; Rise       ; clk             ;
;  output[23] ; clk        ; 9.503  ; 9.503  ; Rise       ; clk             ;
;  output[24] ; clk        ; 9.850  ; 9.850  ; Rise       ; clk             ;
;  output[25] ; clk        ; 9.323  ; 9.323  ; Rise       ; clk             ;
;  output[26] ; clk        ; 10.058 ; 10.058 ; Rise       ; clk             ;
;  output[27] ; clk        ; 10.025 ; 10.025 ; Rise       ; clk             ;
;  output[28] ; clk        ; 9.869  ; 9.869  ; Rise       ; clk             ;
;  output[29] ; clk        ; 10.002 ; 10.002 ; Rise       ; clk             ;
;  output[30] ; clk        ; 9.910  ; 9.910  ; Rise       ; clk             ;
;  output[31] ; clk        ; 10.008 ; 10.008 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.457 ; -50.628       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.627 ; -486.940              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg0  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg1  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a1~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg2  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a2~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg3  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a3~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg4  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a4~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg5  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a5~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg6  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a6~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg7  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a7~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg8  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a8~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg0  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_memory_reg0   ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg1  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a10~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg2  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a11~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg3  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a12~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg4  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a13~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg5  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a14~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg6  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a15~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg7  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a16~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_datain_reg8  ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a17~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg0 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg1 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a19~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg2 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a20~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg3 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a21~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg4 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a22~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg5 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a23~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg6 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a24~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg7 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a25~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg8 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a26~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg0 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg1 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a28~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg2 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a29~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg3 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a30~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg4 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a31~portb_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -0.130 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[4]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|dffe_af                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 1.162      ;
; -0.117 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[8]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.149      ;
; -0.113 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[3]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|dffe_af                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 1.145      ;
; -0.106 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[2]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|dffe_af                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 1.138      ;
; -0.095 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[4]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                         ; clk          ; clk         ; 1.000        ; 0.000      ; 1.127      ;
; -0.089 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[1]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[8]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.121      ;
; -0.078 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[3]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                         ; clk          ; clk         ; 1.000        ; 0.000      ; 1.110      ;
; -0.077 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[0]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.109      ;
; -0.077 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[1]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.109      ;
; -0.077 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[2]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.109      ;
; -0.077 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[3]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.109      ;
; -0.077 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[4]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.109      ;
; -0.077 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[5]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.109      ;
; -0.077 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[6]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.109      ;
; -0.077 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[7]                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.109      ;
; -0.071 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[2]                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                         ; clk          ; clk         ; 1.000        ; 0.000      ; 1.103      ;
; -0.043 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg4  ; clk          ; clk         ; 1.000        ; 0.063      ; 1.105      ;
; -0.043 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg3  ; clk          ; clk         ; 1.000        ; 0.063      ; 1.105      ;
; -0.043 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.063      ; 1.105      ;
; -0.043 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg1  ; clk          ; clk         ; 1.000        ; 0.063      ; 1.105      ;
; -0.043 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg8 ; clk          ; clk         ; 1.000        ; 0.065      ; 1.107      ;
; -0.043 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg7 ; clk          ; clk         ; 1.000        ; 0.065      ; 1.107      ;
; -0.043 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg6 ; clk          ; clk         ; 1.000        ; 0.065      ; 1.107      ;
; -0.043 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg5 ; clk          ; clk         ; 1.000        ; 0.065      ; 1.107      ;
; -0.043 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg4 ; clk          ; clk         ; 1.000        ; 0.065      ; 1.107      ;
; -0.043 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg3 ; clk          ; clk         ; 1.000        ; 0.065      ; 1.107      ;
; -0.043 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg2 ; clk          ; clk         ; 1.000        ; 0.065      ; 1.107      ;
; -0.043 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg1 ; clk          ; clk         ; 1.000        ; 0.065      ; 1.107      ;
; -0.043 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.065      ; 1.107      ;
; -0.043 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.063      ; 1.105      ;
; -0.043 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~portb_we_reg       ; clk          ; clk         ; 1.000        ; 0.065      ; 1.107      ;
; -0.040 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg8 ; clk          ; clk         ; 1.000        ; 0.068      ; 1.107      ;
; -0.040 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg7 ; clk          ; clk         ; 1.000        ; 0.068      ; 1.107      ;
; -0.040 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg6 ; clk          ; clk         ; 1.000        ; 0.068      ; 1.107      ;
; -0.040 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg5 ; clk          ; clk         ; 1.000        ; 0.068      ; 1.107      ;
; -0.040 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg4 ; clk          ; clk         ; 1.000        ; 0.068      ; 1.107      ;
; -0.040 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg3 ; clk          ; clk         ; 1.000        ; 0.068      ; 1.107      ;
; -0.040 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg2 ; clk          ; clk         ; 1.000        ; 0.068      ; 1.107      ;
; -0.040 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg1 ; clk          ; clk         ; 1.000        ; 0.068      ; 1.107      ;
; -0.040 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.068      ; 1.107      ;
; -0.038 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg8 ; clk          ; clk         ; 1.000        ; 0.061      ; 1.098      ;
; -0.038 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg7 ; clk          ; clk         ; 1.000        ; 0.061      ; 1.098      ;
; -0.038 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg6 ; clk          ; clk         ; 1.000        ; 0.061      ; 1.098      ;
; -0.038 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg5 ; clk          ; clk         ; 1.000        ; 0.061      ; 1.098      ;
; -0.038 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg4 ; clk          ; clk         ; 1.000        ; 0.061      ; 1.098      ;
; -0.038 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg3 ; clk          ; clk         ; 1.000        ; 0.061      ; 1.098      ;
; -0.038 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg2 ; clk          ; clk         ; 1.000        ; 0.061      ; 1.098      ;
; -0.038 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg1 ; clk          ; clk         ; 1.000        ; 0.061      ; 1.098      ;
; -0.038 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.061      ; 1.098      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg8  ; clk          ; clk         ; 1.000        ; 0.070      ; 1.102      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg7  ; clk          ; clk         ; 1.000        ; 0.070      ; 1.102      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg6  ; clk          ; clk         ; 1.000        ; 0.070      ; 1.102      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg5  ; clk          ; clk         ; 1.000        ; 0.070      ; 1.102      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg4  ; clk          ; clk         ; 1.000        ; 0.070      ; 1.102      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg3  ; clk          ; clk         ; 1.000        ; 0.070      ; 1.102      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.070      ; 1.102      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg1  ; clk          ; clk         ; 1.000        ; 0.070      ; 1.102      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg8 ; clk          ; clk         ; 1.000        ; 0.072      ; 1.104      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg7 ; clk          ; clk         ; 1.000        ; 0.072      ; 1.104      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg6 ; clk          ; clk         ; 1.000        ; 0.072      ; 1.104      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg5 ; clk          ; clk         ; 1.000        ; 0.072      ; 1.104      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg4 ; clk          ; clk         ; 1.000        ; 0.072      ; 1.104      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg3 ; clk          ; clk         ; 1.000        ; 0.072      ; 1.104      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg2 ; clk          ; clk         ; 1.000        ; 0.072      ; 1.104      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg1 ; clk          ; clk         ; 1.000        ; 0.072      ; 1.104      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.072      ; 1.104      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.070      ; 1.102      ;
; -0.033 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_we_reg       ; clk          ; clk         ; 1.000        ; 0.072      ; 1.104      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                    ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                         ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|dffe_af                                                                     ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|dffe_af                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.298 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg7  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.497      ;
; 0.298 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg6  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.497      ;
; 0.298 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg2  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.497      ;
; 0.301 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg8  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.500      ;
; 0.302 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg5  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.501      ;
; 0.302 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg4  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.501      ;
; 0.304 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg3  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.503      ;
; 0.329 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.481      ;
; 0.358 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.367 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[4] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[4]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[7] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[7]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[8] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[8]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[8] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.527      ;
; 0.379 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[3] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[3]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[5] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[5]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[6] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[6]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.532      ;
; 0.412 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg1  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.611      ;
; 0.414 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.613      ;
; 0.415 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~porta_address_reg5  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.616      ;
; 0.416 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg7  ; clk          ; clk         ; 0.000        ; 0.065      ; 0.619      ;
; 0.416 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~porta_address_reg4  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.617      ;
; 0.419 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~porta_address_reg6  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.620      ;
; 0.421 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~porta_address_reg8  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.622      ;
; 0.422 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg3  ; clk          ; clk         ; 0.000        ; 0.065      ; 0.625      ;
; 0.422 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg8 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.625      ;
; 0.422 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg4 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.625      ;
; 0.423 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~porta_address_reg2  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.624      ;
; 0.424 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~porta_address_reg3  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.625      ;
; 0.424 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg2 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.627      ;
; 0.425 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_address_reg5  ; clk          ; clk         ; 0.000        ; 0.067      ; 0.630      ;
; 0.425 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg6 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.628      ;
; 0.425 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg3 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.628      ;
; 0.426 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg5 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.629      ;
; 0.427 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.065      ; 0.630      ;
; 0.428 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg6  ; clk          ; clk         ; 0.000        ; 0.065      ; 0.631      ;
; 0.428 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg5 ; clk          ; clk         ; 0.000        ; 0.058      ; 0.624      ;
; 0.430 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg2  ; clk          ; clk         ; 0.000        ; 0.065      ; 0.633      ;
; 0.433 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg5  ; clk          ; clk         ; 0.000        ; 0.065      ; 0.636      ;
; 0.433 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg1  ; clk          ; clk         ; 0.000        ; 0.065      ; 0.636      ;
; 0.433 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg4 ; clk          ; clk         ; 0.000        ; 0.058      ; 0.629      ;
; 0.433 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg2 ; clk          ; clk         ; 0.000        ; 0.058      ; 0.629      ;
; 0.434 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg8  ; clk          ; clk         ; 0.000        ; 0.065      ; 0.637      ;
; 0.439 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg3 ; clk          ; clk         ; 0.000        ; 0.058      ; 0.635      ;
; 0.450 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[0] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[0]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.602      ;
; 0.453 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[2] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[2]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.605      ;
; 0.476 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg4  ; clk          ; clk         ; 0.000        ; 0.065      ; 0.679      ;
; 0.496 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.648      ;
; 0.505 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[4] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[5]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.509 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.515 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.667      ;
; 0.519 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[3] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[4]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.671      ;
; 0.520 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[6] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[7]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[5] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[6]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.672      ;
; 0.529 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~porta_address_reg1  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.730      ;
; 0.531 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.732      ;
; 0.531 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.683      ;
; 0.534 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_address_reg2  ; clk          ; clk         ; 0.000        ; 0.067      ; 0.739      ;
; 0.534 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg8 ; clk          ; clk         ; 0.000        ; 0.058      ; 0.730      ;
; 0.535 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg1 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.738      ;
; 0.537 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_address_reg8  ; clk          ; clk         ; 0.000        ; 0.067      ; 0.742      ;
; 0.537 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.067      ; 0.742      ;
; 0.538 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a9~portb_address_reg6  ; clk          ; clk         ; 0.000        ; 0.067      ; 0.743      ;
; 0.539 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg8 ; clk          ; clk         ; 0.000        ; 0.069      ; 0.746      ;
; 0.539 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a27~porta_address_reg1 ; clk          ; clk         ; 0.000        ; 0.058      ; 0.735      ;
; 0.540 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[4] ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw|safe_q[6]                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg6 ; clk          ; clk         ; 0.000        ; 0.069      ; 0.748      ;
; 0.541 ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                              ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg5 ; clk          ; clk         ; 0.000        ; 0.069      ; 0.748      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_datain_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a0~portb_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a10~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a10~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a11~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a11~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a12~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a12~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a13~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a13~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a14~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a14~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a15~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a15~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a16~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a16~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a17~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a17~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_interface_fifo:FIFOOP|scfifo:scfifo_component|scfifo_5361:auto_generated|a_dpfifo_pk31:dpfifo|dpram_ev01:FIFOram|altsyncram_avj1:altsyncram2|altsyncram_9pc1:altsyncram3|ram_block4a18~portb_address_reg3 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; input[*]   ; clk        ; 2.157 ; 2.157 ; Rise       ; clk             ;
;  input[0]  ; clk        ; 2.024 ; 2.024 ; Rise       ; clk             ;
;  input[1]  ; clk        ; 1.805 ; 1.805 ; Rise       ; clk             ;
;  input[2]  ; clk        ; 1.796 ; 1.796 ; Rise       ; clk             ;
;  input[3]  ; clk        ; 1.885 ; 1.885 ; Rise       ; clk             ;
;  input[4]  ; clk        ; 2.038 ; 2.038 ; Rise       ; clk             ;
;  input[5]  ; clk        ; 1.884 ; 1.884 ; Rise       ; clk             ;
;  input[6]  ; clk        ; 1.752 ; 1.752 ; Rise       ; clk             ;
;  input[7]  ; clk        ; 1.758 ; 1.758 ; Rise       ; clk             ;
;  input[8]  ; clk        ; 1.809 ; 1.809 ; Rise       ; clk             ;
;  input[9]  ; clk        ; 1.865 ; 1.865 ; Rise       ; clk             ;
;  input[10] ; clk        ; 2.082 ; 2.082 ; Rise       ; clk             ;
;  input[11] ; clk        ; 1.783 ; 1.783 ; Rise       ; clk             ;
;  input[12] ; clk        ; 2.066 ; 2.066 ; Rise       ; clk             ;
;  input[13] ; clk        ; 2.157 ; 2.157 ; Rise       ; clk             ;
;  input[14] ; clk        ; 2.090 ; 2.090 ; Rise       ; clk             ;
;  input[15] ; clk        ; 1.798 ; 1.798 ; Rise       ; clk             ;
;  input[16] ; clk        ; 1.982 ; 1.982 ; Rise       ; clk             ;
;  input[17] ; clk        ; 2.126 ; 2.126 ; Rise       ; clk             ;
;  input[18] ; clk        ; 1.888 ; 1.888 ; Rise       ; clk             ;
;  input[19] ; clk        ; 1.745 ; 1.745 ; Rise       ; clk             ;
;  input[20] ; clk        ; 1.874 ; 1.874 ; Rise       ; clk             ;
;  input[21] ; clk        ; 1.942 ; 1.942 ; Rise       ; clk             ;
;  input[22] ; clk        ; 1.732 ; 1.732 ; Rise       ; clk             ;
;  input[23] ; clk        ; 1.988 ; 1.988 ; Rise       ; clk             ;
;  input[24] ; clk        ; 1.844 ; 1.844 ; Rise       ; clk             ;
;  input[25] ; clk        ; 1.855 ; 1.855 ; Rise       ; clk             ;
;  input[26] ; clk        ; 1.962 ; 1.962 ; Rise       ; clk             ;
;  input[27] ; clk        ; 1.849 ; 1.849 ; Rise       ; clk             ;
;  input[28] ; clk        ; 1.808 ; 1.808 ; Rise       ; clk             ;
;  input[29] ; clk        ; 1.946 ; 1.946 ; Rise       ; clk             ;
;  input[30] ; clk        ; 1.900 ; 1.900 ; Rise       ; clk             ;
;  input[31] ; clk        ; 1.848 ; 1.848 ; Rise       ; clk             ;
; rdreq      ; clk        ; 2.664 ; 2.664 ; Rise       ; clk             ;
; wrreq      ; clk        ; 2.718 ; 2.718 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; input[*]   ; clk        ; -1.593 ; -1.593 ; Rise       ; clk             ;
;  input[0]  ; clk        ; -1.885 ; -1.885 ; Rise       ; clk             ;
;  input[1]  ; clk        ; -1.666 ; -1.666 ; Rise       ; clk             ;
;  input[2]  ; clk        ; -1.657 ; -1.657 ; Rise       ; clk             ;
;  input[3]  ; clk        ; -1.746 ; -1.746 ; Rise       ; clk             ;
;  input[4]  ; clk        ; -1.899 ; -1.899 ; Rise       ; clk             ;
;  input[5]  ; clk        ; -1.745 ; -1.745 ; Rise       ; clk             ;
;  input[6]  ; clk        ; -1.613 ; -1.613 ; Rise       ; clk             ;
;  input[7]  ; clk        ; -1.619 ; -1.619 ; Rise       ; clk             ;
;  input[8]  ; clk        ; -1.670 ; -1.670 ; Rise       ; clk             ;
;  input[9]  ; clk        ; -1.726 ; -1.726 ; Rise       ; clk             ;
;  input[10] ; clk        ; -1.943 ; -1.943 ; Rise       ; clk             ;
;  input[11] ; clk        ; -1.644 ; -1.644 ; Rise       ; clk             ;
;  input[12] ; clk        ; -1.927 ; -1.927 ; Rise       ; clk             ;
;  input[13] ; clk        ; -2.018 ; -2.018 ; Rise       ; clk             ;
;  input[14] ; clk        ; -1.951 ; -1.951 ; Rise       ; clk             ;
;  input[15] ; clk        ; -1.659 ; -1.659 ; Rise       ; clk             ;
;  input[16] ; clk        ; -1.843 ; -1.843 ; Rise       ; clk             ;
;  input[17] ; clk        ; -1.987 ; -1.987 ; Rise       ; clk             ;
;  input[18] ; clk        ; -1.749 ; -1.749 ; Rise       ; clk             ;
;  input[19] ; clk        ; -1.606 ; -1.606 ; Rise       ; clk             ;
;  input[20] ; clk        ; -1.735 ; -1.735 ; Rise       ; clk             ;
;  input[21] ; clk        ; -1.803 ; -1.803 ; Rise       ; clk             ;
;  input[22] ; clk        ; -1.593 ; -1.593 ; Rise       ; clk             ;
;  input[23] ; clk        ; -1.849 ; -1.849 ; Rise       ; clk             ;
;  input[24] ; clk        ; -1.705 ; -1.705 ; Rise       ; clk             ;
;  input[25] ; clk        ; -1.716 ; -1.716 ; Rise       ; clk             ;
;  input[26] ; clk        ; -1.823 ; -1.823 ; Rise       ; clk             ;
;  input[27] ; clk        ; -1.710 ; -1.710 ; Rise       ; clk             ;
;  input[28] ; clk        ; -1.669 ; -1.669 ; Rise       ; clk             ;
;  input[29] ; clk        ; -1.807 ; -1.807 ; Rise       ; clk             ;
;  input[30] ; clk        ; -1.761 ; -1.761 ; Rise       ; clk             ;
;  input[31] ; clk        ; -1.709 ; -1.709 ; Rise       ; clk             ;
; rdreq      ; clk        ; -1.928 ; -1.928 ; Rise       ; clk             ;
; wrreq      ; clk        ; -2.091 ; -2.091 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; empty_flag  ; clk        ; 3.808 ; 3.808 ; Rise       ; clk             ;
; full_flag   ; clk        ; 3.802 ; 3.802 ; Rise       ; clk             ;
; hfull_flag  ; clk        ; 3.953 ; 3.953 ; Rise       ; clk             ;
; output[*]   ; clk        ; 6.138 ; 6.138 ; Rise       ; clk             ;
;  output[0]  ; clk        ; 5.847 ; 5.847 ; Rise       ; clk             ;
;  output[1]  ; clk        ; 5.876 ; 5.876 ; Rise       ; clk             ;
;  output[2]  ; clk        ; 5.850 ; 5.850 ; Rise       ; clk             ;
;  output[3]  ; clk        ; 5.855 ; 5.855 ; Rise       ; clk             ;
;  output[4]  ; clk        ; 5.710 ; 5.710 ; Rise       ; clk             ;
;  output[5]  ; clk        ; 5.693 ; 5.693 ; Rise       ; clk             ;
;  output[6]  ; clk        ; 5.721 ; 5.721 ; Rise       ; clk             ;
;  output[7]  ; clk        ; 6.138 ; 6.138 ; Rise       ; clk             ;
;  output[8]  ; clk        ; 5.819 ; 5.819 ; Rise       ; clk             ;
;  output[9]  ; clk        ; 5.701 ; 5.701 ; Rise       ; clk             ;
;  output[10] ; clk        ; 5.899 ; 5.899 ; Rise       ; clk             ;
;  output[11] ; clk        ; 5.909 ; 5.909 ; Rise       ; clk             ;
;  output[12] ; clk        ; 5.702 ; 5.702 ; Rise       ; clk             ;
;  output[13] ; clk        ; 5.584 ; 5.584 ; Rise       ; clk             ;
;  output[14] ; clk        ; 5.814 ; 5.814 ; Rise       ; clk             ;
;  output[15] ; clk        ; 5.869 ; 5.869 ; Rise       ; clk             ;
;  output[16] ; clk        ; 5.895 ; 5.895 ; Rise       ; clk             ;
;  output[17] ; clk        ; 5.891 ; 5.891 ; Rise       ; clk             ;
;  output[18] ; clk        ; 5.766 ; 5.766 ; Rise       ; clk             ;
;  output[19] ; clk        ; 5.776 ; 5.776 ; Rise       ; clk             ;
;  output[20] ; clk        ; 6.010 ; 6.010 ; Rise       ; clk             ;
;  output[21] ; clk        ; 5.800 ; 5.800 ; Rise       ; clk             ;
;  output[22] ; clk        ; 5.874 ; 5.874 ; Rise       ; clk             ;
;  output[23] ; clk        ; 5.650 ; 5.650 ; Rise       ; clk             ;
;  output[24] ; clk        ; 5.849 ; 5.849 ; Rise       ; clk             ;
;  output[25] ; clk        ; 5.590 ; 5.590 ; Rise       ; clk             ;
;  output[26] ; clk        ; 5.929 ; 5.929 ; Rise       ; clk             ;
;  output[27] ; clk        ; 5.863 ; 5.863 ; Rise       ; clk             ;
;  output[28] ; clk        ; 5.771 ; 5.771 ; Rise       ; clk             ;
;  output[29] ; clk        ; 5.852 ; 5.852 ; Rise       ; clk             ;
;  output[30] ; clk        ; 5.811 ; 5.811 ; Rise       ; clk             ;
;  output[31] ; clk        ; 5.859 ; 5.859 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; empty_flag  ; clk        ; 3.808 ; 3.808 ; Rise       ; clk             ;
; full_flag   ; clk        ; 3.802 ; 3.802 ; Rise       ; clk             ;
; hfull_flag  ; clk        ; 3.953 ; 3.953 ; Rise       ; clk             ;
; output[*]   ; clk        ; 5.584 ; 5.584 ; Rise       ; clk             ;
;  output[0]  ; clk        ; 5.847 ; 5.847 ; Rise       ; clk             ;
;  output[1]  ; clk        ; 5.876 ; 5.876 ; Rise       ; clk             ;
;  output[2]  ; clk        ; 5.850 ; 5.850 ; Rise       ; clk             ;
;  output[3]  ; clk        ; 5.855 ; 5.855 ; Rise       ; clk             ;
;  output[4]  ; clk        ; 5.710 ; 5.710 ; Rise       ; clk             ;
;  output[5]  ; clk        ; 5.693 ; 5.693 ; Rise       ; clk             ;
;  output[6]  ; clk        ; 5.721 ; 5.721 ; Rise       ; clk             ;
;  output[7]  ; clk        ; 6.138 ; 6.138 ; Rise       ; clk             ;
;  output[8]  ; clk        ; 5.819 ; 5.819 ; Rise       ; clk             ;
;  output[9]  ; clk        ; 5.701 ; 5.701 ; Rise       ; clk             ;
;  output[10] ; clk        ; 5.899 ; 5.899 ; Rise       ; clk             ;
;  output[11] ; clk        ; 5.909 ; 5.909 ; Rise       ; clk             ;
;  output[12] ; clk        ; 5.702 ; 5.702 ; Rise       ; clk             ;
;  output[13] ; clk        ; 5.584 ; 5.584 ; Rise       ; clk             ;
;  output[14] ; clk        ; 5.814 ; 5.814 ; Rise       ; clk             ;
;  output[15] ; clk        ; 5.869 ; 5.869 ; Rise       ; clk             ;
;  output[16] ; clk        ; 5.895 ; 5.895 ; Rise       ; clk             ;
;  output[17] ; clk        ; 5.891 ; 5.891 ; Rise       ; clk             ;
;  output[18] ; clk        ; 5.766 ; 5.766 ; Rise       ; clk             ;
;  output[19] ; clk        ; 5.776 ; 5.776 ; Rise       ; clk             ;
;  output[20] ; clk        ; 6.010 ; 6.010 ; Rise       ; clk             ;
;  output[21] ; clk        ; 5.800 ; 5.800 ; Rise       ; clk             ;
;  output[22] ; clk        ; 5.874 ; 5.874 ; Rise       ; clk             ;
;  output[23] ; clk        ; 5.650 ; 5.650 ; Rise       ; clk             ;
;  output[24] ; clk        ; 5.849 ; 5.849 ; Rise       ; clk             ;
;  output[25] ; clk        ; 5.590 ; 5.590 ; Rise       ; clk             ;
;  output[26] ; clk        ; 5.929 ; 5.929 ; Rise       ; clk             ;
;  output[27] ; clk        ; 5.863 ; 5.863 ; Rise       ; clk             ;
;  output[28] ; clk        ; 5.771 ; 5.771 ; Rise       ; clk             ;
;  output[29] ; clk        ; 5.852 ; 5.852 ; Rise       ; clk             ;
;  output[30] ; clk        ; 5.811 ; 5.811 ; Rise       ; clk             ;
;  output[31] ; clk        ; 5.859 ; 5.859 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.915   ; 0.215 ; N/A      ; N/A     ; -1.627              ;
;  clk             ; -1.915   ; 0.215 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -213.511 ; 0.0   ; 0.0      ; 0.0     ; -486.94             ;
;  clk             ; -213.511 ; 0.000 ; N/A      ; N/A     ; -486.940            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; input[*]   ; clk        ; 4.127 ; 4.127 ; Rise       ; clk             ;
;  input[0]  ; clk        ; 3.828 ; 3.828 ; Rise       ; clk             ;
;  input[1]  ; clk        ; 3.404 ; 3.404 ; Rise       ; clk             ;
;  input[2]  ; clk        ; 3.398 ; 3.398 ; Rise       ; clk             ;
;  input[3]  ; clk        ; 3.604 ; 3.604 ; Rise       ; clk             ;
;  input[4]  ; clk        ; 3.862 ; 3.862 ; Rise       ; clk             ;
;  input[5]  ; clk        ; 3.606 ; 3.606 ; Rise       ; clk             ;
;  input[6]  ; clk        ; 3.346 ; 3.346 ; Rise       ; clk             ;
;  input[7]  ; clk        ; 3.356 ; 3.356 ; Rise       ; clk             ;
;  input[8]  ; clk        ; 3.411 ; 3.411 ; Rise       ; clk             ;
;  input[9]  ; clk        ; 3.583 ; 3.583 ; Rise       ; clk             ;
;  input[10] ; clk        ; 3.930 ; 3.930 ; Rise       ; clk             ;
;  input[11] ; clk        ; 3.345 ; 3.345 ; Rise       ; clk             ;
;  input[12] ; clk        ; 3.914 ; 3.914 ; Rise       ; clk             ;
;  input[13] ; clk        ; 4.127 ; 4.127 ; Rise       ; clk             ;
;  input[14] ; clk        ; 3.943 ; 3.943 ; Rise       ; clk             ;
;  input[15] ; clk        ; 3.372 ; 3.372 ; Rise       ; clk             ;
;  input[16] ; clk        ; 3.832 ; 3.832 ; Rise       ; clk             ;
;  input[17] ; clk        ; 4.014 ; 4.014 ; Rise       ; clk             ;
;  input[18] ; clk        ; 3.621 ; 3.621 ; Rise       ; clk             ;
;  input[19] ; clk        ; 3.348 ; 3.348 ; Rise       ; clk             ;
;  input[20] ; clk        ; 3.589 ; 3.589 ; Rise       ; clk             ;
;  input[21] ; clk        ; 3.785 ; 3.785 ; Rise       ; clk             ;
;  input[22] ; clk        ; 3.324 ; 3.324 ; Rise       ; clk             ;
;  input[23] ; clk        ; 3.862 ; 3.862 ; Rise       ; clk             ;
;  input[24] ; clk        ; 3.556 ; 3.556 ; Rise       ; clk             ;
;  input[25] ; clk        ; 3.570 ; 3.570 ; Rise       ; clk             ;
;  input[26] ; clk        ; 3.811 ; 3.811 ; Rise       ; clk             ;
;  input[27] ; clk        ; 3.442 ; 3.442 ; Rise       ; clk             ;
;  input[28] ; clk        ; 3.376 ; 3.376 ; Rise       ; clk             ;
;  input[29] ; clk        ; 3.675 ; 3.675 ; Rise       ; clk             ;
;  input[30] ; clk        ; 3.529 ; 3.529 ; Rise       ; clk             ;
;  input[31] ; clk        ; 3.414 ; 3.414 ; Rise       ; clk             ;
; rdreq      ; clk        ; 4.993 ; 4.993 ; Rise       ; clk             ;
; wrreq      ; clk        ; 5.268 ; 5.268 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; input[*]   ; clk        ; -1.593 ; -1.593 ; Rise       ; clk             ;
;  input[0]  ; clk        ; -1.885 ; -1.885 ; Rise       ; clk             ;
;  input[1]  ; clk        ; -1.666 ; -1.666 ; Rise       ; clk             ;
;  input[2]  ; clk        ; -1.657 ; -1.657 ; Rise       ; clk             ;
;  input[3]  ; clk        ; -1.746 ; -1.746 ; Rise       ; clk             ;
;  input[4]  ; clk        ; -1.899 ; -1.899 ; Rise       ; clk             ;
;  input[5]  ; clk        ; -1.745 ; -1.745 ; Rise       ; clk             ;
;  input[6]  ; clk        ; -1.613 ; -1.613 ; Rise       ; clk             ;
;  input[7]  ; clk        ; -1.619 ; -1.619 ; Rise       ; clk             ;
;  input[8]  ; clk        ; -1.670 ; -1.670 ; Rise       ; clk             ;
;  input[9]  ; clk        ; -1.726 ; -1.726 ; Rise       ; clk             ;
;  input[10] ; clk        ; -1.943 ; -1.943 ; Rise       ; clk             ;
;  input[11] ; clk        ; -1.644 ; -1.644 ; Rise       ; clk             ;
;  input[12] ; clk        ; -1.927 ; -1.927 ; Rise       ; clk             ;
;  input[13] ; clk        ; -2.018 ; -2.018 ; Rise       ; clk             ;
;  input[14] ; clk        ; -1.951 ; -1.951 ; Rise       ; clk             ;
;  input[15] ; clk        ; -1.659 ; -1.659 ; Rise       ; clk             ;
;  input[16] ; clk        ; -1.843 ; -1.843 ; Rise       ; clk             ;
;  input[17] ; clk        ; -1.987 ; -1.987 ; Rise       ; clk             ;
;  input[18] ; clk        ; -1.749 ; -1.749 ; Rise       ; clk             ;
;  input[19] ; clk        ; -1.606 ; -1.606 ; Rise       ; clk             ;
;  input[20] ; clk        ; -1.735 ; -1.735 ; Rise       ; clk             ;
;  input[21] ; clk        ; -1.803 ; -1.803 ; Rise       ; clk             ;
;  input[22] ; clk        ; -1.593 ; -1.593 ; Rise       ; clk             ;
;  input[23] ; clk        ; -1.849 ; -1.849 ; Rise       ; clk             ;
;  input[24] ; clk        ; -1.705 ; -1.705 ; Rise       ; clk             ;
;  input[25] ; clk        ; -1.716 ; -1.716 ; Rise       ; clk             ;
;  input[26] ; clk        ; -1.823 ; -1.823 ; Rise       ; clk             ;
;  input[27] ; clk        ; -1.710 ; -1.710 ; Rise       ; clk             ;
;  input[28] ; clk        ; -1.669 ; -1.669 ; Rise       ; clk             ;
;  input[29] ; clk        ; -1.807 ; -1.807 ; Rise       ; clk             ;
;  input[30] ; clk        ; -1.761 ; -1.761 ; Rise       ; clk             ;
;  input[31] ; clk        ; -1.709 ; -1.709 ; Rise       ; clk             ;
; rdreq      ; clk        ; -1.928 ; -1.928 ; Rise       ; clk             ;
; wrreq      ; clk        ; -2.091 ; -2.091 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; empty_flag  ; clk        ; 6.793  ; 6.793  ; Rise       ; clk             ;
; full_flag   ; clk        ; 6.783  ; 6.783  ; Rise       ; clk             ;
; hfull_flag  ; clk        ; 7.086  ; 7.086  ; Rise       ; clk             ;
; output[*]   ; clk        ; 10.526 ; 10.526 ; Rise       ; clk             ;
;  output[0]  ; clk        ; 10.000 ; 10.000 ; Rise       ; clk             ;
;  output[1]  ; clk        ; 10.029 ; 10.029 ; Rise       ; clk             ;
;  output[2]  ; clk        ; 10.004 ; 10.004 ; Rise       ; clk             ;
;  output[3]  ; clk        ; 9.873  ; 9.873  ; Rise       ; clk             ;
;  output[4]  ; clk        ; 9.581  ; 9.581  ; Rise       ; clk             ;
;  output[5]  ; clk        ; 9.576  ; 9.576  ; Rise       ; clk             ;
;  output[6]  ; clk        ; 9.610  ; 9.610  ; Rise       ; clk             ;
;  output[7]  ; clk        ; 10.526 ; 10.526 ; Rise       ; clk             ;
;  output[8]  ; clk        ; 9.817  ; 9.817  ; Rise       ; clk             ;
;  output[9]  ; clk        ; 9.638  ; 9.638  ; Rise       ; clk             ;
;  output[10] ; clk        ; 10.018 ; 10.018 ; Rise       ; clk             ;
;  output[11] ; clk        ; 10.020 ; 10.020 ; Rise       ; clk             ;
;  output[12] ; clk        ; 9.566  ; 9.566  ; Rise       ; clk             ;
;  output[13] ; clk        ; 9.327  ; 9.327  ; Rise       ; clk             ;
;  output[14] ; clk        ; 9.802  ; 9.802  ; Rise       ; clk             ;
;  output[15] ; clk        ; 9.887  ; 9.887  ; Rise       ; clk             ;
;  output[16] ; clk        ; 9.997  ; 9.997  ; Rise       ; clk             ;
;  output[17] ; clk        ; 9.953  ; 9.953  ; Rise       ; clk             ;
;  output[18] ; clk        ; 9.743  ; 9.743  ; Rise       ; clk             ;
;  output[19] ; clk        ; 9.753  ; 9.753  ; Rise       ; clk             ;
;  output[20] ; clk        ; 10.256 ; 10.256 ; Rise       ; clk             ;
;  output[21] ; clk        ; 9.792  ; 9.792  ; Rise       ; clk             ;
;  output[22] ; clk        ; 9.977  ; 9.977  ; Rise       ; clk             ;
;  output[23] ; clk        ; 9.503  ; 9.503  ; Rise       ; clk             ;
;  output[24] ; clk        ; 9.850  ; 9.850  ; Rise       ; clk             ;
;  output[25] ; clk        ; 9.323  ; 9.323  ; Rise       ; clk             ;
;  output[26] ; clk        ; 10.058 ; 10.058 ; Rise       ; clk             ;
;  output[27] ; clk        ; 10.025 ; 10.025 ; Rise       ; clk             ;
;  output[28] ; clk        ; 9.869  ; 9.869  ; Rise       ; clk             ;
;  output[29] ; clk        ; 10.002 ; 10.002 ; Rise       ; clk             ;
;  output[30] ; clk        ; 9.910  ; 9.910  ; Rise       ; clk             ;
;  output[31] ; clk        ; 10.008 ; 10.008 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; empty_flag  ; clk        ; 3.808 ; 3.808 ; Rise       ; clk             ;
; full_flag   ; clk        ; 3.802 ; 3.802 ; Rise       ; clk             ;
; hfull_flag  ; clk        ; 3.953 ; 3.953 ; Rise       ; clk             ;
; output[*]   ; clk        ; 5.584 ; 5.584 ; Rise       ; clk             ;
;  output[0]  ; clk        ; 5.847 ; 5.847 ; Rise       ; clk             ;
;  output[1]  ; clk        ; 5.876 ; 5.876 ; Rise       ; clk             ;
;  output[2]  ; clk        ; 5.850 ; 5.850 ; Rise       ; clk             ;
;  output[3]  ; clk        ; 5.855 ; 5.855 ; Rise       ; clk             ;
;  output[4]  ; clk        ; 5.710 ; 5.710 ; Rise       ; clk             ;
;  output[5]  ; clk        ; 5.693 ; 5.693 ; Rise       ; clk             ;
;  output[6]  ; clk        ; 5.721 ; 5.721 ; Rise       ; clk             ;
;  output[7]  ; clk        ; 6.138 ; 6.138 ; Rise       ; clk             ;
;  output[8]  ; clk        ; 5.819 ; 5.819 ; Rise       ; clk             ;
;  output[9]  ; clk        ; 5.701 ; 5.701 ; Rise       ; clk             ;
;  output[10] ; clk        ; 5.899 ; 5.899 ; Rise       ; clk             ;
;  output[11] ; clk        ; 5.909 ; 5.909 ; Rise       ; clk             ;
;  output[12] ; clk        ; 5.702 ; 5.702 ; Rise       ; clk             ;
;  output[13] ; clk        ; 5.584 ; 5.584 ; Rise       ; clk             ;
;  output[14] ; clk        ; 5.814 ; 5.814 ; Rise       ; clk             ;
;  output[15] ; clk        ; 5.869 ; 5.869 ; Rise       ; clk             ;
;  output[16] ; clk        ; 5.895 ; 5.895 ; Rise       ; clk             ;
;  output[17] ; clk        ; 5.891 ; 5.891 ; Rise       ; clk             ;
;  output[18] ; clk        ; 5.766 ; 5.766 ; Rise       ; clk             ;
;  output[19] ; clk        ; 5.776 ; 5.776 ; Rise       ; clk             ;
;  output[20] ; clk        ; 6.010 ; 6.010 ; Rise       ; clk             ;
;  output[21] ; clk        ; 5.800 ; 5.800 ; Rise       ; clk             ;
;  output[22] ; clk        ; 5.874 ; 5.874 ; Rise       ; clk             ;
;  output[23] ; clk        ; 5.650 ; 5.650 ; Rise       ; clk             ;
;  output[24] ; clk        ; 5.849 ; 5.849 ; Rise       ; clk             ;
;  output[25] ; clk        ; 5.590 ; 5.590 ; Rise       ; clk             ;
;  output[26] ; clk        ; 5.929 ; 5.929 ; Rise       ; clk             ;
;  output[27] ; clk        ; 5.863 ; 5.863 ; Rise       ; clk             ;
;  output[28] ; clk        ; 5.771 ; 5.771 ; Rise       ; clk             ;
;  output[29] ; clk        ; 5.852 ; 5.852 ; Rise       ; clk             ;
;  output[30] ; clk        ; 5.811 ; 5.811 ; Rise       ; clk             ;
;  output[31] ; clk        ; 5.859 ; 5.859 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 472      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 472      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 182   ; 182  ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 291   ; 291  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sun Jul 17 19:35:14 2022
Info: Command: quartus_sta output_interface -c output_interface
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'output_interface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.915
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.915      -213.511 clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -486.940 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457       -50.628 clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -486.940 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4540 megabytes
    Info: Processing ended: Sun Jul 17 19:35:18 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


