// Seed: 3837867410
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
program module_1 #(
    parameter id_21 = 32'd45
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  and primCall (
      id_17,
      id_13,
      id_2,
      id_16,
      id_6,
      id_15,
      id_12,
      id_5,
      id_20,
      id_22,
      id_14,
      id_1,
      id_8,
      id_3,
      id_10,
      id_7,
      id_19
  );
  output wire id_24;
  output wire id_23;
  input wire id_22;
  input wire _id_21;
  input logic [7:0] id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_24,
      id_6,
      id_6,
      id_5,
      id_17
  );
  logic [-1 : -1] id_26;
  always begin : LABEL_0
    assign id_12 = id_20[id_21];
  end
endprogram
