<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td>1</td><td><span class="ct">/*</span></td></tr>
<tr name="2" id="2">
<td>2</td><td><span class="ct"> * Academic License - for use in teaching, academic research, and meeting</span></td></tr>
<tr name="3" id="3">
<td>3</td><td><span class="ct"> * course requirements at degree granting institutions only.  Not for</span></td></tr>
<tr name="4" id="4">
<td>4</td><td><span class="ct"> * government, commercial, or other organizational use.</span></td></tr>
<tr name="5" id="5">
<td>5</td><td><span class="ct"> *</span></td></tr>
<tr name="6" id="6">
<td>6</td><td><span class="ct"> * File: sysclk.h</span></td></tr>
<tr name="7" id="7">
<td>7</td><td><span class="ct"> *</span></td></tr>
<tr name="8" id="8">
<td>8</td><td><span class="ct"> * Code generated for Simulink model 'Final_project'.</span></td></tr>
<tr name="9" id="9">
<td>9</td><td><span class="ct"> *</span></td></tr>
<tr name="10" id="10">
<td>10</td><td><span class="ct"> * Model version                  : 1.107</span></td></tr>
<tr name="11" id="11">
<td>11</td><td><span class="ct"> * Simulink Coder version         : 8.9 (R2015b) 13-Aug-2015</span></td></tr>
<tr name="12" id="12">
<td>12</td><td><span class="ct"> * C/C++ source code generated on : Fri Dec 02 14:00:56 2016</span></td></tr>
<tr name="13" id="13">
<td>13</td><td><span class="ct"> *</span></td></tr>
<tr name="14" id="14">
<td>14</td><td><span class="ct"> * Target selection: rappid564xl.tlc</span></td></tr>
<tr name="15" id="15">
<td>15</td><td><span class="ct"> * Embedded hardware selection: Freescale-&gt;32-bit PowerPC</span></td></tr>
<tr name="16" id="16">
<td>16</td><td><span class="ct"> * Code generation objective: Traceability</span></td></tr>
<tr name="17" id="17">
<td>17</td><td><span class="ct"> * Validation result: Not run</span></td></tr>
<tr name="18" id="18">
<td>18</td><td><span class="ct"> */</span></td></tr>
<tr name="19" id="19">
<td>19</td><td></td></tr>
<tr name="20" id="20">
<td>20</td><td><span class="pp">#ifndef</span> <a id="20c9" class="tk">RTW_HEADER_sysclk_h_</a></td></tr>
<tr name="21" id="21">
<td>21</td><td><span class="pp">#define</span> <a id="21c9" class="tk">RTW_HEADER_sysclk_h_</a></td></tr>
<tr name="22" id="22">
<td>22</td><td></td></tr>
<tr name="23" id="23">
<td>23</td><td><span class="ct">/*                                    Parameters for 40Mhz XTAL 120Mhz Clk   */</span></td></tr>
<tr name="24" id="24">
<td>24</td><td><span class="pp">#define</span> <a id="24c9" class="tk">IDF_0</a>                          4 <a id="24c42" class="tk">-</a> 1                     <span class="ct">/* Input Division Factor: 4   */</span></td></tr>
<tr name="25" id="25">
<td>25</td><td><span class="pp">#define</span> <a id="25c9" class="tk">ODF_0</a>                          1                         <span class="ct">/* Output Division Factor: 4   */</span></td></tr>
<tr name="26" id="26">
<td>26</td><td><span class="pp">#define</span> <a id="26c9" class="tk">NDIV_0</a>                         48                        <span class="ct">/* Loop Division Factor: 48    */</span></td></tr>
<tr name="27" id="27">
<td>27</td><td></td></tr>
<tr name="28" id="28">
<td>28</td><td><span class="ct">/* XTAL_40MHz / 4 / 4 * 48 = 120MHz  */</span></td></tr>
<tr name="29" id="29">
<td>29</td><td><span class="pp">#define</span> <a id="29c9" class="tk">IDF_1</a>                          4 <a id="29c42" class="tk">-</a> 1                     <span class="ct">/* Input Division Factor: 4   */</span></td></tr>
<tr name="30" id="30">
<td>30</td><td><span class="pp">#define</span> <a id="30c9" class="tk">ODF_1</a>                          1                         <span class="ct">/* Output Division Factor: 4   */</span></td></tr>
<tr name="31" id="31">
<td>31</td><td><span class="pp">#define</span> <a id="31c9" class="tk">NDIV_1</a>                         48                        <span class="ct">/* Loop Division Factor: 48    */</span></td></tr>
<tr name="32" id="32">
<td>32</td><td></td></tr>
<tr name="33" id="33">
<td>33</td><td><span class="ct">/* XTAL_40MHz / 4 / 4 * 48 = 120MHz  */</span></td></tr>
<tr name="34" id="34">
<td>34</td><td><span class="pp">#define</span> <a id="34c9" class="tk">MC_DIV</a>                         11                        <span class="ct">/* Motor Control Clock Divider Value: (11 + 1), Frequency 10000000 Hz */</span></td></tr>
<tr name="35" id="35">
<td>35</td><td><span class="pp">#define</span> <a id="35c9" class="tk">SW_DIV</a>                         5                         <span class="ct">/* Sinewave Generator Clock Divider Value: (5 + 1), Frequency 20000000 Hz */</span></td></tr>
<tr name="36" id="36">
<td>36</td><td><span class="pp">#define</span> <a id="36c9" class="tk">MC_CLOCK</a>                       10000000                  <span class="ct">/* Motor Control Clock */</span></td></tr>
<tr name="37" id="37">
<td>37</td><td><span class="pp">#define</span> <a id="37c9" class="tk">SWG_CLOCK</a>                      20000000                  <span class="ct">/* Sinewave Generator Clock */</span></td></tr>
<tr name="38" id="38">
<td>38</td><td><span class="pp">#endif</span>                                 <span class="ct">/* RTW_HEADER_sysclk_h_ */</span></td></tr>
<tr name="39" id="39">
<td>39</td><td></td></tr>
<tr name="40" id="40">
<td>40</td><td><span class="ct">/*</span></td></tr>
<tr name="41" id="41">
<td>41</td><td><span class="ct"> * File trailer for generated code.</span></td></tr>
<tr name="42" id="42">
<td>42</td><td><span class="ct"> *</span></td></tr>
<tr name="43" id="43">
<td>43</td><td><span class="ct"> * [EOF]</span></td></tr>
<tr name="44" id="44">
<td>44</td><td><span class="ct"> */</span></td></tr>
<tr name="45" id="45">
<td>45</td><td></td></tr>
</table>
</pre>
</body>
</html>
