#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Sep  2 10:38:37 2025
# Process ID         : 22135
# Current directory  : /home/user11/work/test_18/test_18.runs/impl_1
# Command line       : vivado -log soc_hi_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_hi_wrapper.tcl -notrace
# Log file           : /home/user11/work/test_18/test_18.runs/impl_1/soc_hi_wrapper.vdi
# Journal file       : /home/user11/work/test_18/test_18.runs/impl_1/vivado.jou
# Running On         : user11-B70TV-AN5TB8W
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i5-6400 CPU @ 2.70GHz
# CPU Frequency      : 2700.029 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 16647 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20942 MB
# Available Virtual  : 13563 MB
#-----------------------------------------------------------
source soc_hi_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user11/tools/Vivado/2024.2/data/ip'.
Command: link_design -top soc_hi_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/soc_hi_axi_smc_0.dcp' for cell 'soc_hi_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_uartlite_0_0/soc_hi_axi_uartlite_0_0.dcp' for cell 'soc_hi_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_clk_wiz_0/soc_hi_clk_wiz_0.dcp' for cell 'soc_hi_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_mdm_1_1/soc_hi_mdm_1_1.dcp' for cell 'soc_hi_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_microblaze_riscv_0_0/soc_hi_microblaze_riscv_0_0.dcp' for cell 'soc_hi_i/microblaze_riscv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_proc_sys_reset_0_0/soc_hi_proc_sys_reset_0_0.dcp' for cell 'soc_hi_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_dlmb_bram_if_cntlr_1/soc_hi_dlmb_bram_if_cntlr_1.dcp' for cell 'soc_hi_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_dlmb_v10_1/soc_hi_dlmb_v10_1.dcp' for cell 'soc_hi_i/microblaze_riscv_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_ilmb_bram_if_cntlr_1/soc_hi_ilmb_bram_if_cntlr_1.dcp' for cell 'soc_hi_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_ilmb_v10_1/soc_hi_ilmb_v10_1.dcp' for cell 'soc_hi_i/microblaze_riscv_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_lmb_bram_1/soc_hi_lmb_bram_1.dcp' for cell 'soc_hi_i/microblaze_riscv_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1501.637 ; gain = 0.000 ; free physical = 5094 ; free virtual = 12520
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_proc_sys_reset_0_0/soc_hi_proc_sys_reset_0_0_board.xdc] for cell 'soc_hi_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_proc_sys_reset_0_0/soc_hi_proc_sys_reset_0_0_board.xdc] for cell 'soc_hi_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_proc_sys_reset_0_0/soc_hi_proc_sys_reset_0_0.xdc] for cell 'soc_hi_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_proc_sys_reset_0_0/soc_hi_proc_sys_reset_0_0.xdc] for cell 'soc_hi_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_clk_wiz_0/soc_hi_clk_wiz_0_board.xdc] for cell 'soc_hi_i/clk_wiz/inst'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_clk_wiz_0/soc_hi_clk_wiz_0_board.xdc] for cell 'soc_hi_i/clk_wiz/inst'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_clk_wiz_0/soc_hi_clk_wiz_0.xdc] for cell 'soc_hi_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_clk_wiz_0/soc_hi_clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_clk_wiz_0/soc_hi_clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2182.977 ; gain = 477.734 ; free physical = 4515 ; free virtual = 11957
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_clk_wiz_0/soc_hi_clk_wiz_0.xdc] for cell 'soc_hi_i/clk_wiz/inst'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_microblaze_riscv_0_0/soc_hi_microblaze_riscv_0_0.xdc] for cell 'soc_hi_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_microblaze_riscv_0_0/soc_hi_microblaze_riscv_0_0.xdc] for cell 'soc_hi_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_uartlite_0_0/soc_hi_axi_uartlite_0_0_board.xdc] for cell 'soc_hi_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_uartlite_0_0/soc_hi_axi_uartlite_0_0_board.xdc] for cell 'soc_hi_i/axi_uartlite_0/U0'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_uartlite_0_0/soc_hi_axi_uartlite_0_0.xdc] for cell 'soc_hi_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_uartlite_0_0/soc_hi_axi_uartlite_0_0.xdc] for cell 'soc_hi_i/axi_uartlite_0/U0'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_1/bd_92f9_psr_aclk_0_board.xdc] for cell 'soc_hi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_1/bd_92f9_psr_aclk_0_board.xdc] for cell 'soc_hi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_1/bd_92f9_psr_aclk_0.xdc] for cell 'soc_hi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/bd_0/ip/ip_1/bd_92f9_psr_aclk_0.xdc] for cell 'soc_hi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/smartconnect.xdc] for cell 'soc_hi_i/axi_smc/inst'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/smartconnect.xdc] for cell 'soc_hi_i/axi_smc/inst'
Parsing XDC File [/home/user11/work/test_18/test_18.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/user11/work/test_18/test_18.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_mdm_1_1/soc_hi_mdm_1_1.xdc] for cell 'soc_hi_i/mdm_1/U0'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_mdm_1_1/soc_hi_mdm_1_1.xdc] for cell 'soc_hi_i/mdm_1/U0'
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'soc_hi_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_microblaze_riscv_0_0/data/riscv_bootloop.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2182.977 ; gain = 0.000 ; free physical = 4514 ; free virtual = 11956
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2182.977 ; gain = 741.777 ; free physical = 4514 ; free virtual = 11956
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2207.758 ; gain = 24.781 ; free physical = 4482 ; free virtual = 11924

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20812c63a

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2215.695 ; gain = 7.938 ; free physical = 4485 ; free virtual = 11927

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 20812c63a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2550.680 ; gain = 0.000 ; free physical = 4131 ; free virtual = 11576

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 20812c63a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2550.680 ; gain = 0.000 ; free physical = 4129 ; free virtual = 11574
Phase 1 Initialization | Checksum: 20812c63a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2550.680 ; gain = 0.000 ; free physical = 4129 ; free virtual = 11574

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 20812c63a

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2550.680 ; gain = 0.000 ; free physical = 4094 ; free virtual = 11539

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 20812c63a

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2550.680 ; gain = 0.000 ; free physical = 4103 ; free virtual = 11548
Phase 2 Timer Update And Timing Data Collection | Checksum: 20812c63a

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2550.680 ; gain = 0.000 ; free physical = 4103 ; free virtual = 11548

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 21 pins
INFO: [Opt 31-138] Pushed 13 inverter(s) to 49 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2259ad224

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2550.680 ; gain = 0.000 ; free physical = 4152 ; free virtual = 11597
Retarget | Checksum: 2259ad224
INFO: [Opt 31-389] Phase Retarget created 84 cells and removed 161 cells
INFO: [Opt 31-1021] In phase Retarget, 23 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 192b1e7a1

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2550.680 ; gain = 0.000 ; free physical = 4151 ; free virtual = 11596
Constant propagation | Checksum: 192b1e7a1
INFO: [Opt 31-389] Phase Constant propagation created 34 cells and removed 93 cells
INFO: [Opt 31-1021] In phase Constant propagation, 21 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.680 ; gain = 0.000 ; free physical = 4150 ; free virtual = 11595
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2550.680 ; gain = 0.000 ; free physical = 4150 ; free virtual = 11595
Phase 5 Sweep | Checksum: 1f2397a30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2550.680 ; gain = 0.000 ; free physical = 4150 ; free virtual = 11595
Sweep | Checksum: 1f2397a30
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 101 cells
INFO: [Opt 31-1021] In phase Sweep, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG soc_hi_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst to drive 51 load(s) on clock net soc_hi_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1ea01d1c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2582.695 ; gain = 32.016 ; free physical = 4149 ; free virtual = 11594
BUFG optimization | Checksum: 1ea01d1c0
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1ea01d1c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2582.695 ; gain = 32.016 ; free physical = 4149 ; free virtual = 11594
Shift Register Optimization | Checksum: 1ea01d1c0
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1d3c1c30e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2582.695 ; gain = 32.016 ; free physical = 4149 ; free virtual = 11594
Post Processing Netlist | Checksum: 1d3c1c30e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 21 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ddb4987a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2582.695 ; gain = 32.016 ; free physical = 4149 ; free virtual = 11594

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2582.695 ; gain = 0.000 ; free physical = 4149 ; free virtual = 11594
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ddb4987a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2582.695 ; gain = 32.016 ; free physical = 4149 ; free virtual = 11594
Phase 9 Finalization | Checksum: 1ddb4987a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2582.695 ; gain = 32.016 ; free physical = 4149 ; free virtual = 11594
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              84  |             161  |                                             23  |
|  Constant propagation         |              34  |              93  |                                             21  |
|  Sweep                        |               2  |             101  |                                             26  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             21  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ddb4987a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2582.695 ; gain = 32.016 ; free physical = 4149 ; free virtual = 11594

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1ddb4987a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4053 ; free virtual = 11501
Ending Power Optimization Task | Checksum: 1ddb4987a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2750.562 ; gain = 167.867 ; free physical = 4053 ; free virtual = 11501

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ddb4987a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4053 ; free virtual = 11501

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4053 ; free virtual = 11501
Ending Netlist Obfuscation Task | Checksum: 1ddb4987a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4053 ; free virtual = 11501
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2750.562 ; gain = 567.586 ; free physical = 4053 ; free virtual = 11501
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_hi_wrapper_drc_opted.rpt -pb soc_hi_wrapper_drc_opted.pb -rpx soc_hi_wrapper_drc_opted.rpx
Command: report_drc -file soc_hi_wrapper_drc_opted.rpt -pb soc_hi_wrapper_drc_opted.pb -rpx soc_hi_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user11/work/test_18/test_18.runs/impl_1/soc_hi_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4052 ; free virtual = 11501
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4052 ; free virtual = 11501
Writing XDEF routing.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4052 ; free virtual = 11500
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4051 ; free virtual = 11500
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4051 ; free virtual = 11500
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4050 ; free virtual = 11499
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4050 ; free virtual = 11499
INFO: [Common 17-1381] The checkpoint '/home/user11/work/test_18/test_18.runs/impl_1/soc_hi_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4025 ; free virtual = 11476
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18e9d564b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4025 ; free virtual = 11476
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4025 ; free virtual = 11476

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2156c5d23

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4021 ; free virtual = 11476

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21b3d8940

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4015 ; free virtual = 11471

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21b3d8940

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4015 ; free virtual = 11471
Phase 1 Placer Initialization | Checksum: 21b3d8940

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4015 ; free virtual = 11471

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 314375add

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4014 ; free virtual = 11470

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2743841c2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4014 ; free virtual = 11471

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2743841c2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4014 ; free virtual = 11471

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1b8ed7870

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4016 ; free virtual = 11473

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 221954dbf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4016 ; free virtual = 11473

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 7 LUTNM shape to break, 156 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 7, two critical 0, total 7, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 70 nets or LUTs. Breaked 7 LUTs, combined 63 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4018 ; free virtual = 11477

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            7  |             63  |                    70  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            7  |             63  |                    70  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 215d8a90c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4018 ; free virtual = 11477
Phase 2.5 Global Place Phase2 | Checksum: 1c1e2e237

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4018 ; free virtual = 11478
Phase 2 Global Placement | Checksum: 1c1e2e237

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4018 ; free virtual = 11478

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24eaf3119

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4018 ; free virtual = 11478

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fcf3dc9a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4017 ; free virtual = 11477

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26a324c37

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4017 ; free virtual = 11477

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fa48c52a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4017 ; free virtual = 11477

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1cb4a55d3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4025 ; free virtual = 11485

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2eb2698b1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4024 ; free virtual = 11484

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2ef82b6a0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4024 ; free virtual = 11484

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2ddc39725

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4024 ; free virtual = 11484

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2430259ba

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4029 ; free virtual = 11489
Phase 3 Detail Placement | Checksum: 2430259ba

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4029 ; free virtual = 11489

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 30b72baeb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.596 | TNS=-17.494 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f42ece31

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4029 ; free virtual = 11489
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 273b2153b

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4029 ; free virtual = 11489
Phase 4.1.1.1 BUFG Insertion | Checksum: 30b72baeb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4029 ; free virtual = 11489

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.571. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e523433e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4016 ; free virtual = 11479

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4016 ; free virtual = 11479
Phase 4.1 Post Commit Optimization | Checksum: 1e523433e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4016 ; free virtual = 11479

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e523433e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4016 ; free virtual = 11479

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e523433e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4016 ; free virtual = 11479
Phase 4.3 Placer Reporting | Checksum: 1e523433e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4016 ; free virtual = 11479

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4016 ; free virtual = 11479

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4016 ; free virtual = 11479
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b1b64382

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4016 ; free virtual = 11479
Ending Placer Task | Checksum: 1977f7c30

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4016 ; free virtual = 11479
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4015 ; free virtual = 11479
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file soc_hi_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4008 ; free virtual = 11471
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_hi_wrapper_utilization_placed.rpt -pb soc_hi_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file soc_hi_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4004 ; free virtual = 11467
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4004 ; free virtual = 11468
Wrote PlaceDB: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4000 ; free virtual = 11469
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 4000 ; free virtual = 11469
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 3996 ; free virtual = 11465
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 3996 ; free virtual = 11465
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 3995 ; free virtual = 11465
Write Physdb Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 3995 ; free virtual = 11465
INFO: [Common 17-1381] The checkpoint '/home/user11/work/test_18/test_18.runs/impl_1/soc_hi_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 3988 ; free virtual = 11453
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.571 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 3988 ; free virtual = 11454
Wrote PlaceDB: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 3988 ; free virtual = 11459
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 3988 ; free virtual = 11459
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 3987 ; free virtual = 11459
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 3987 ; free virtual = 11459
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 3987 ; free virtual = 11460
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2750.562 ; gain = 0.000 ; free physical = 3987 ; free virtual = 11460
INFO: [Common 17-1381] The checkpoint '/home/user11/work/test_18/test_18.runs/impl_1/soc_hi_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6c2b7b72 ConstDB: 0 ShapeSum: 8ad2a467 RouteDB: a0815c57
#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Sep  2 11:02:28 2025
# Process ID         : 7624
# Current directory  : /home/user11/work/test_18/test_18.runs/impl_1
# Command line       : vivado -log soc_hi_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_hi_wrapper.tcl -notrace
# Log file           : /home/user11/work/test_18/test_18.runs/impl_1/soc_hi_wrapper.vdi
# Journal file       : /home/user11/work/test_18/test_18.runs/impl_1/vivado.jou
# Running On         : user11-B70TV-AN5TB8W
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i5-6400 CPU @ 2.70GHz
# CPU Frequency      : 2700.005 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 16647 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20942 MB
# Available Virtual  : 15416 MB
#-----------------------------------------------------------
source soc_hi_wrapper.tcl -notrace
Command: open_checkpoint soc_hi_wrapper_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1441.168 ; gain = 0.000 ; free physical = 6723 ; free virtual = 14311
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1444.164 ; gain = 0.000 ; free physical = 6653 ; free virtual = 14269
INFO: [Netlist 29-17] Analyzing 264 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1533.883 ; gain = 1.000 ; free physical = 6551 ; free virtual = 14182
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2110.750 ; gain = 0.000 ; free physical = 6036 ; free virtual = 13689
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2110.750 ; gain = 0.000 ; free physical = 6036 ; free virtual = 13689
Read PlaceDB: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2110.750 ; gain = 0.000 ; free physical = 6028 ; free virtual = 13682
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2110.750 ; gain = 0.000 ; free physical = 6028 ; free virtual = 13682
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2110.750 ; gain = 0.000 ; free physical = 6028 ; free virtual = 13682
Read Physdb Files: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2110.750 ; gain = 0.000 ; free physical = 6028 ; free virtual = 13682
Restored from archive | CPU: 0.300000 secs | Memory: 5.240524 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2110.750 ; gain = 5.938 ; free physical = 6028 ; free virtual = 13682
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2110.750 ; gain = 0.000 ; free physical = 6028 ; free virtual = 13682
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 94 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 78 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2110.750 ; gain = 669.582 ; free physical = 6028 ; free virtual = 13682
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6c2b7b72 ConstDB: 0 ShapeSum: 8ad2a467 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 48874741 | NumContArr: c79740e0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 295707d5b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2248.336 ; gain = 130.648 ; free physical = 5855 ; free virtual = 13556

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 295707d5b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2248.336 ; gain = 130.648 ; free physical = 5851 ; free virtual = 13552

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 295707d5b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2248.336 ; gain = 130.648 ; free physical = 5851 ; free virtual = 13552
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e859605a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2269.398 ; gain = 151.711 ; free physical = 5844 ; free virtual = 13545
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.794  | TNS=0.000  | WHS=-0.187 | THS=-25.597|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00366738 %
  Global Horizontal Routing Utilization  = 0.00117126 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4094
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4094
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22204cdd6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2269.398 ; gain = 151.711 ; free physical = 5836 ; free virtual = 13537

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 22204cdd6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2269.398 ; gain = 151.711 ; free physical = 5836 ; free virtual = 13537

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2960a62b0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5797 ; free virtual = 13499
Phase 4 Initial Routing | Checksum: 2960a62b0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5797 ; free virtual = 13499

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1054
 Number of Nodes with overlaps = 294
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.253  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 279b04404

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5852 ; free virtual = 13506

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.253  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 19c71e1ac

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5852 ; free virtual = 13506
Phase 5 Rip-up And Reroute | Checksum: 19c71e1ac

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5852 ; free virtual = 13506

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 189952671

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5852 ; free virtual = 13506
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.253  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 189952671

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5852 ; free virtual = 13506

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 189952671

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5852 ; free virtual = 13506
Phase 6 Delay and Skew Optimization | Checksum: 189952671

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5852 ; free virtual = 13506

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.253  | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1978625f3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5852 ; free virtual = 13506
Phase 7 Post Hold Fix | Checksum: 1978625f3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5852 ; free virtual = 13506

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.06282 %
  Global Horizontal Routing Utilization  = 2.32431 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1978625f3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5852 ; free virtual = 13506

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1978625f3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5852 ; free virtual = 13506

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 183b24a1e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5855 ; free virtual = 13509

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 183b24a1e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5855 ; free virtual = 13509

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.253  | TNS=0.000  | WHS=0.055  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 183b24a1e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5855 ; free virtual = 13509
Total Elapsed time in route_design: 30.7 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 199fa5bdc

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5855 ; free virtual = 13509
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 199fa5bdc

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2296.398 ; gain = 178.711 ; free physical = 5855 ; free virtual = 13509

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2296.398 ; gain = 185.648 ; free physical = 5855 ; free virtual = 13509
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_hi_wrapper_drc_routed.rpt -pb soc_hi_wrapper_drc_routed.pb -rpx soc_hi_wrapper_drc_routed.rpx
Command: report_drc -file soc_hi_wrapper_drc_routed.rpt -pb soc_hi_wrapper_drc_routed.pb -rpx soc_hi_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user11/tools/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user11/work/test_18/test_18.runs/impl_1/soc_hi_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file soc_hi_wrapper_methodology_drc_routed.rpt -pb soc_hi_wrapper_methodology_drc_routed.pb -rpx soc_hi_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file soc_hi_wrapper_methodology_drc_routed.rpt -pb soc_hi_wrapper_methodology_drc_routed.pb -rpx soc_hi_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user11/work/test_18/test_18.runs/impl_1/soc_hi_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file soc_hi_wrapper_timing_summary_routed.rpt -pb soc_hi_wrapper_timing_summary_routed.pb -rpx soc_hi_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file soc_hi_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file soc_hi_wrapper_route_status.rpt -pb soc_hi_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file soc_hi_wrapper_bus_skew_routed.rpt -pb soc_hi_wrapper_bus_skew_routed.pb -rpx soc_hi_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file soc_hi_wrapper_power_routed.rpt -pb soc_hi_wrapper_power_summary_routed.pb -rpx soc_hi_wrapper_power_routed.rpx
Command: report_power -file soc_hi_wrapper_power_routed.rpt -pb soc_hi_wrapper_power_summary_routed.pb -rpx soc_hi_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file soc_hi_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2482.465 ; gain = 186.066 ; free physical = 5733 ; free virtual = 13423
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2482.465 ; gain = 0.000 ; free physical = 5733 ; free virtual = 13423
Wrote PlaceDB: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2482.465 ; gain = 0.000 ; free physical = 5723 ; free virtual = 13419
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2482.465 ; gain = 0.000 ; free physical = 5723 ; free virtual = 13419
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2482.465 ; gain = 0.000 ; free physical = 5722 ; free virtual = 13419
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2482.465 ; gain = 0.000 ; free physical = 5722 ; free virtual = 13419
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2482.465 ; gain = 0.000 ; free physical = 5720 ; free virtual = 13418
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2482.465 ; gain = 0.000 ; free physical = 5720 ; free virtual = 13418
INFO: [Common 17-1381] The checkpoint '/home/user11/work/test_18/test_18.runs/impl_1/soc_hi_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force soc_hi_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 10851552 bits.
Writing bitstream ./soc_hi_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2848.391 ; gain = 365.926 ; free physical = 5368 ; free virtual = 13066
INFO: [Common 17-206] Exiting Vivado at Tue Sep  2 11:03:53 2025...
