{"position": "Hardware Engineer III", "company": "Google", "profiles": ["Summary Accomplished, results oriented Sr. H/W Engineer and Sr. H/W Test Engineer with high quality hands-on expertise with R&D LAB development. PC, Workstations, Web TV, Set Top Box, Video/Audio, Optical drivers, RF devices. Major strengths in high-speed Digital and Analog board design verification, hardware bring up, debug and prototyping development. Known for solving complex problems through precise root cause analysis. Eager to apply knowledge to practical uses and collaborate in a team environment.  \nSpecific skills include: \n* Expert knowledge of test equipment such as Logic Analyzers (16500), Digitized, FuturePlus-HT FS2240 Oscilloscopes with TDS, MSO family, Spectrum Analyzers, Audio precision, Network Analyzer, VM700 Video test equipment, and familiar with optical Test Equipment (83434A 10 GB/s light wave Receiver, 8156A Optical Attenuator \n* Expert in timing analysis, Jitter and signal integrity checking, including component verification. Prototyping development \n* Experience in DDR2_SDRAM, HT, AGP Timing and Signal integrity. \n* Expert with CAD/CAE tools such as ViewLogic, Altium, OrCAD, PSpice, and Labview \n* Experience Pentium/486/68020 experience; Video, Audio MPEG; considerable Analog, Digital, and consumer products. \n* Experience of PCI, PCI Express, USB, DDR2, SATA \n* Knowledge of FPGA with MAX+PLUS 2 AHDL of Altera, and Mentor Graphic.  \n* Experience of multiplayer PCB layout and controlled impedance boards, electrical and mechanical. Generate Gerber files for fabrication. Generate Assembly drawings and BOMs. \n* Expert workmanship skill, including SMT and very fine pitch components. Excellent manual dexterity and speed Specialties:N/A Summary Accomplished, results oriented Sr. H/W Engineer and Sr. H/W Test Engineer with high quality hands-on expertise with R&D LAB development. PC, Workstations, Web TV, Set Top Box, Video/Audio, Optical drivers, RF devices. Major strengths in high-speed Digital and Analog board design verification, hardware bring up, debug and prototyping development. Known for solving complex problems through precise root cause analysis. Eager to apply knowledge to practical uses and collaborate in a team environment.  \nSpecific skills include: \n* Expert knowledge of test equipment such as Logic Analyzers (16500), Digitized, FuturePlus-HT FS2240 Oscilloscopes with TDS, MSO family, Spectrum Analyzers, Audio precision, Network Analyzer, VM700 Video test equipment, and familiar with optical Test Equipment (83434A 10 GB/s light wave Receiver, 8156A Optical Attenuator \n* Expert in timing analysis, Jitter and signal integrity checking, including component verification. Prototyping development \n* Experience in DDR2_SDRAM, HT, AGP Timing and Signal integrity. \n* Expert with CAD/CAE tools such as ViewLogic, Altium, OrCAD, PSpice, and Labview \n* Experience Pentium/486/68020 experience; Video, Audio MPEG; considerable Analog, Digital, and consumer products. \n* Experience of PCI, PCI Express, USB, DDR2, SATA \n* Knowledge of FPGA with MAX+PLUS 2 AHDL of Altera, and Mentor Graphic.  \n* Experience of multiplayer PCB layout and controlled impedance boards, electrical and mechanical. Generate Gerber files for fabrication. Generate Assembly drawings and BOMs. \n* Expert workmanship skill, including SMT and very fine pitch components. Excellent manual dexterity and speed Specialties:N/A Accomplished, results oriented Sr. H/W Engineer and Sr. H/W Test Engineer with high quality hands-on expertise with R&D LAB development. PC, Workstations, Web TV, Set Top Box, Video/Audio, Optical drivers, RF devices. Major strengths in high-speed Digital and Analog board design verification, hardware bring up, debug and prototyping development. Known for solving complex problems through precise root cause analysis. Eager to apply knowledge to practical uses and collaborate in a team environment.  \nSpecific skills include: \n* Expert knowledge of test equipment such as Logic Analyzers (16500), Digitized, FuturePlus-HT FS2240 Oscilloscopes with TDS, MSO family, Spectrum Analyzers, Audio precision, Network Analyzer, VM700 Video test equipment, and familiar with optical Test Equipment (83434A 10 GB/s light wave Receiver, 8156A Optical Attenuator \n* Expert in timing analysis, Jitter and signal integrity checking, including component verification. Prototyping development \n* Experience in DDR2_SDRAM, HT, AGP Timing and Signal integrity. \n* Expert with CAD/CAE tools such as ViewLogic, Altium, OrCAD, PSpice, and Labview \n* Experience Pentium/486/68020 experience; Video, Audio MPEG; considerable Analog, Digital, and consumer products. \n* Experience of PCI, PCI Express, USB, DDR2, SATA \n* Knowledge of FPGA with MAX+PLUS 2 AHDL of Altera, and Mentor Graphic.  \n* Experience of multiplayer PCB layout and controlled impedance boards, electrical and mechanical. Generate Gerber files for fabrication. Generate Assembly drawings and BOMs. \n* Expert workmanship skill, including SMT and very fine pitch components. Excellent manual dexterity and speed Specialties:N/A Accomplished, results oriented Sr. H/W Engineer and Sr. H/W Test Engineer with high quality hands-on expertise with R&D LAB development. PC, Workstations, Web TV, Set Top Box, Video/Audio, Optical drivers, RF devices. Major strengths in high-speed Digital and Analog board design verification, hardware bring up, debug and prototyping development. Known for solving complex problems through precise root cause analysis. Eager to apply knowledge to practical uses and collaborate in a team environment.  \nSpecific skills include: \n* Expert knowledge of test equipment such as Logic Analyzers (16500), Digitized, FuturePlus-HT FS2240 Oscilloscopes with TDS, MSO family, Spectrum Analyzers, Audio precision, Network Analyzer, VM700 Video test equipment, and familiar with optical Test Equipment (83434A 10 GB/s light wave Receiver, 8156A Optical Attenuator \n* Expert in timing analysis, Jitter and signal integrity checking, including component verification. Prototyping development \n* Experience in DDR2_SDRAM, HT, AGP Timing and Signal integrity. \n* Expert with CAD/CAE tools such as ViewLogic, Altium, OrCAD, PSpice, and Labview \n* Experience Pentium/486/68020 experience; Video, Audio MPEG; considerable Analog, Digital, and consumer products. \n* Experience of PCI, PCI Express, USB, DDR2, SATA \n* Knowledge of FPGA with MAX+PLUS 2 AHDL of Altera, and Mentor Graphic.  \n* Experience of multiplayer PCB layout and controlled impedance boards, electrical and mechanical. Generate Gerber files for fabrication. Generate Assembly drawings and BOMs. \n* Expert workmanship skill, including SMT and very fine pitch components. Excellent manual dexterity and speed Specialties:N/A Experience Hardware Test Engineer Google June 2011  \u2013 Present (4 years 3 months) Qualification. \nChromeNotebook, GFiber  Sr. Hardware Engineer DVT Marvell October 2010  \u2013  June 2011  (9 months) - Design Verification Test plan \n- Schematics and Layout review \n- Working on Timing analysis and signal integrity of DDR2_SDRAM, PCIe, SATA, Power supply \n- Bring up, Debug, and recommends of correction Sr. Hardware Engineer specialist Engineering consultant September 2008  \u2013  October 2010  (2 years 2 months) San Jose CA - NI Labview 2009 VI program automation development for RF test \n- NI Labview 8.6 VI program automation and LF Datagram waveform developed  \n- Design of electronics for consumer products.  \n- Very familiar with prototype and high volume manufacturing.  \n- Very familiar with high tech electronics laboratories, testing, debug and analysis.  \n- Expert in timing analysis, Jitter, and signal integrity checking, including component verification. Prototyping development \n- Expert in high speed and standard buses, PCI, USB, LPC, SMBus, DDR2, PCIe,  \n- Expert with CAD/CAE tools such as Altium, OrCAD, and Mentor Graphic. \n- Video, Audio, MPEG, Analog, Digital, and consumer products experience. \n- High-speed digital interface board design, brings up, and debug.  \n- Experience working with factories in Mexico, Taiwan and China. \n \nCustomers: \nActel Mountain View CA: worked on the design all the Bench, Load, and burning board \n \nAdvanceV Santa Clara CA  \nWorked on the NI Labview 2009 VI program automation development for RF Satellites and setting up all the RF equipment for test bench. RF Satellites test requalification \n \nAtmel and LV Sensor Emeryville CA:  \nNI Labview 8.6 VI program automation and LF Datagram waveform developed created lab document and test procedures. Characterization and verification 125 KHz LF and RF for the Tire pressure monitoring  \n \nBright Scale Sunnyvale, CA:  \nDesign the TV LCD display Emulator board and A/V interface board for BrightScale Graphic IC development Sr. Hardware Engineer Foveon October 2007  \u2013  September 2008  (1 year) Design and developing the FISP Emulator and test board of CMOS image sensor silicon \nHardware manager of R&DLAB: managed laboratory, test equipment and technicians H/W Engineer Transmeta October 2003  \u2013  February 2007  (3 years 5 months) Sr. System Hardware Engineer \n- Designed a Phase Combiner board to measure the high current of customer product with Labview monitoring. \n- Designed a Test board with Clock, Power supply and NI DAQ I/O controller for customer using LR 2 options IC  \n- Designed a Validation board with ALI 1586 Southbridge 16Rx/8Tx HT bus and Dual-channel, 128 Bit DDR2_SDRAM. Testing new Ver. Microprocessor used with the Mentor Graphics V-CPU Emulator \n-\tWriting program automation system test with LabView to monitor Voltage, current, Temperature of CPU chip  \n- Bring up, Debugged and developed the referent Mother Board using low power high speed of CPU. \n- Working on Timing analysis and signal integrity of DDR_SDRAM, Hyper transport, PCI, AGP. \n- Labview development for automation test for LR2 chip and Customer system verification test H/W Engineer SonicBlue March 2002  \u2013  April 2003  (1 year 2 months) *Assistance Design Engineers for redesigned, Bring up, Debugged and developed the Replay TV set top Box DVR with TeraLogic Chip set function of: PCI bus, Y, Pr, Pb video out, I2S, USB 2.0, IDE hard drive and DVD.  \n* Worked on Timing analysis and signal integrity checking. Bring up and developed of prototype boards. \n* Created the Block diagram and troubleshooting flow chart. Developed MTS diagnostic with Labview \nTechnical supported and Trained China and Malaysia manufacturing to test, debug and set up the test H/W Engineer Optimight Comunication December 2000  \u2013  March 2002  (1 year 4 months) Sr. Hardware Development Engineer \n* Co-Designed of Three-channel optical signal scrambler board.  \n* Bring up, Debugged and developed prototype boards for various types of optical circuit packs including: \n* Ten channels (VOA) variable optical attenuator, Alarm indicator and Optical channel monitor board  \n* Developed the circuit packs are key elements in the company\u2019s OMC 1600 optical Transport system, which is capable of transporting 40 Gbit/s data in 40 wavelengths up to 4000Km without signal regeneration. H/W Engineer and R&D Hardware Lab specialist Engineering Philips 1995  \u2013  2000  (5 years) * Redesigned and developed printed circuit boards for set top products including the WebTV product. \nTechnical supported production line with expertise in component and failure analysis.  \n* FA Supported services centers with analysis of difficult to diagnose failed units. Trained technicians in theory of operation of products.  \n* H/W LAB Manager: managed laboratory  \n \nR&D Hardware Lab specialist Engineering \n* Assistant designed, Debug and bring up the Debug board for test, verification and development of Trimedia chip interface with PCI bus and any standard Mother board  \n* Technical Supported Marketing, Application Engineering group and FA support customer on design, bring up, debug. \n* Build-up and managed laboratory, test equipment and technicians. \n* Bring up the TriMedia media processor chip for high-performance multimedia applications that deal with \nHigh-quality video, audio, videophone, and digital television. Hardware Test Engineer and Sr. R&D Lab Technician Unisys February 1984  \u2013  January 1995  (11 years) San Jose R&D Hardware Test Engineer  \n* Assistant R&D Design Engineer troubleshooting computer systems to the component level.  \nDebugged mother boards based on Motorola's 68010, Intel's 80xxx, and Pentium processors. Strong experience in major industry bus architectures such as ISA, EISA and PCI. \n* Performed timing analysis and signal integrity for prototypes. \n* Simulated board design using CAD/CAE tools such as ViewLogic and OrCAD \n \nSr. R&D Lab Technician: Sept.1984 \u2013 Mar.1985 \n* Assistant Design Engineer troubleshooting AT&T PC, PC 80286 systems to the component level Hardware Test Engineer Google June 2011  \u2013 Present (4 years 3 months) Qualification. \nChromeNotebook, GFiber  Hardware Test Engineer Google June 2011  \u2013 Present (4 years 3 months) Qualification. \nChromeNotebook, GFiber  Sr. Hardware Engineer DVT Marvell October 2010  \u2013  June 2011  (9 months) - Design Verification Test plan \n- Schematics and Layout review \n- Working on Timing analysis and signal integrity of DDR2_SDRAM, PCIe, SATA, Power supply \n- Bring up, Debug, and recommends of correction Sr. Hardware Engineer DVT Marvell October 2010  \u2013  June 2011  (9 months) - Design Verification Test plan \n- Schematics and Layout review \n- Working on Timing analysis and signal integrity of DDR2_SDRAM, PCIe, SATA, Power supply \n- Bring up, Debug, and recommends of correction Sr. Hardware Engineer specialist Engineering consultant September 2008  \u2013  October 2010  (2 years 2 months) San Jose CA - NI Labview 2009 VI program automation development for RF test \n- NI Labview 8.6 VI program automation and LF Datagram waveform developed  \n- Design of electronics for consumer products.  \n- Very familiar with prototype and high volume manufacturing.  \n- Very familiar with high tech electronics laboratories, testing, debug and analysis.  \n- Expert in timing analysis, Jitter, and signal integrity checking, including component verification. Prototyping development \n- Expert in high speed and standard buses, PCI, USB, LPC, SMBus, DDR2, PCIe,  \n- Expert with CAD/CAE tools such as Altium, OrCAD, and Mentor Graphic. \n- Video, Audio, MPEG, Analog, Digital, and consumer products experience. \n- High-speed digital interface board design, brings up, and debug.  \n- Experience working with factories in Mexico, Taiwan and China. \n \nCustomers: \nActel Mountain View CA: worked on the design all the Bench, Load, and burning board \n \nAdvanceV Santa Clara CA  \nWorked on the NI Labview 2009 VI program automation development for RF Satellites and setting up all the RF equipment for test bench. RF Satellites test requalification \n \nAtmel and LV Sensor Emeryville CA:  \nNI Labview 8.6 VI program automation and LF Datagram waveform developed created lab document and test procedures. Characterization and verification 125 KHz LF and RF for the Tire pressure monitoring  \n \nBright Scale Sunnyvale, CA:  \nDesign the TV LCD display Emulator board and A/V interface board for BrightScale Graphic IC development Sr. Hardware Engineer specialist Engineering consultant September 2008  \u2013  October 2010  (2 years 2 months) San Jose CA - NI Labview 2009 VI program automation development for RF test \n- NI Labview 8.6 VI program automation and LF Datagram waveform developed  \n- Design of electronics for consumer products.  \n- Very familiar with prototype and high volume manufacturing.  \n- Very familiar with high tech electronics laboratories, testing, debug and analysis.  \n- Expert in timing analysis, Jitter, and signal integrity checking, including component verification. Prototyping development \n- Expert in high speed and standard buses, PCI, USB, LPC, SMBus, DDR2, PCIe,  \n- Expert with CAD/CAE tools such as Altium, OrCAD, and Mentor Graphic. \n- Video, Audio, MPEG, Analog, Digital, and consumer products experience. \n- High-speed digital interface board design, brings up, and debug.  \n- Experience working with factories in Mexico, Taiwan and China. \n \nCustomers: \nActel Mountain View CA: worked on the design all the Bench, Load, and burning board \n \nAdvanceV Santa Clara CA  \nWorked on the NI Labview 2009 VI program automation development for RF Satellites and setting up all the RF equipment for test bench. RF Satellites test requalification \n \nAtmel and LV Sensor Emeryville CA:  \nNI Labview 8.6 VI program automation and LF Datagram waveform developed created lab document and test procedures. Characterization and verification 125 KHz LF and RF for the Tire pressure monitoring  \n \nBright Scale Sunnyvale, CA:  \nDesign the TV LCD display Emulator board and A/V interface board for BrightScale Graphic IC development Sr. Hardware Engineer Foveon October 2007  \u2013  September 2008  (1 year) Design and developing the FISP Emulator and test board of CMOS image sensor silicon \nHardware manager of R&DLAB: managed laboratory, test equipment and technicians Sr. Hardware Engineer Foveon October 2007  \u2013  September 2008  (1 year) Design and developing the FISP Emulator and test board of CMOS image sensor silicon \nHardware manager of R&DLAB: managed laboratory, test equipment and technicians H/W Engineer Transmeta October 2003  \u2013  February 2007  (3 years 5 months) Sr. System Hardware Engineer \n- Designed a Phase Combiner board to measure the high current of customer product with Labview monitoring. \n- Designed a Test board with Clock, Power supply and NI DAQ I/O controller for customer using LR 2 options IC  \n- Designed a Validation board with ALI 1586 Southbridge 16Rx/8Tx HT bus and Dual-channel, 128 Bit DDR2_SDRAM. Testing new Ver. Microprocessor used with the Mentor Graphics V-CPU Emulator \n-\tWriting program automation system test with LabView to monitor Voltage, current, Temperature of CPU chip  \n- Bring up, Debugged and developed the referent Mother Board using low power high speed of CPU. \n- Working on Timing analysis and signal integrity of DDR_SDRAM, Hyper transport, PCI, AGP. \n- Labview development for automation test for LR2 chip and Customer system verification test H/W Engineer Transmeta October 2003  \u2013  February 2007  (3 years 5 months) Sr. System Hardware Engineer \n- Designed a Phase Combiner board to measure the high current of customer product with Labview monitoring. \n- Designed a Test board with Clock, Power supply and NI DAQ I/O controller for customer using LR 2 options IC  \n- Designed a Validation board with ALI 1586 Southbridge 16Rx/8Tx HT bus and Dual-channel, 128 Bit DDR2_SDRAM. Testing new Ver. Microprocessor used with the Mentor Graphics V-CPU Emulator \n-\tWriting program automation system test with LabView to monitor Voltage, current, Temperature of CPU chip  \n- Bring up, Debugged and developed the referent Mother Board using low power high speed of CPU. \n- Working on Timing analysis and signal integrity of DDR_SDRAM, Hyper transport, PCI, AGP. \n- Labview development for automation test for LR2 chip and Customer system verification test H/W Engineer SonicBlue March 2002  \u2013  April 2003  (1 year 2 months) *Assistance Design Engineers for redesigned, Bring up, Debugged and developed the Replay TV set top Box DVR with TeraLogic Chip set function of: PCI bus, Y, Pr, Pb video out, I2S, USB 2.0, IDE hard drive and DVD.  \n* Worked on Timing analysis and signal integrity checking. Bring up and developed of prototype boards. \n* Created the Block diagram and troubleshooting flow chart. Developed MTS diagnostic with Labview \nTechnical supported and Trained China and Malaysia manufacturing to test, debug and set up the test H/W Engineer SonicBlue March 2002  \u2013  April 2003  (1 year 2 months) *Assistance Design Engineers for redesigned, Bring up, Debugged and developed the Replay TV set top Box DVR with TeraLogic Chip set function of: PCI bus, Y, Pr, Pb video out, I2S, USB 2.0, IDE hard drive and DVD.  \n* Worked on Timing analysis and signal integrity checking. Bring up and developed of prototype boards. \n* Created the Block diagram and troubleshooting flow chart. Developed MTS diagnostic with Labview \nTechnical supported and Trained China and Malaysia manufacturing to test, debug and set up the test H/W Engineer Optimight Comunication December 2000  \u2013  March 2002  (1 year 4 months) Sr. Hardware Development Engineer \n* Co-Designed of Three-channel optical signal scrambler board.  \n* Bring up, Debugged and developed prototype boards for various types of optical circuit packs including: \n* Ten channels (VOA) variable optical attenuator, Alarm indicator and Optical channel monitor board  \n* Developed the circuit packs are key elements in the company\u2019s OMC 1600 optical Transport system, which is capable of transporting 40 Gbit/s data in 40 wavelengths up to 4000Km without signal regeneration. H/W Engineer Optimight Comunication December 2000  \u2013  March 2002  (1 year 4 months) Sr. Hardware Development Engineer \n* Co-Designed of Three-channel optical signal scrambler board.  \n* Bring up, Debugged and developed prototype boards for various types of optical circuit packs including: \n* Ten channels (VOA) variable optical attenuator, Alarm indicator and Optical channel monitor board  \n* Developed the circuit packs are key elements in the company\u2019s OMC 1600 optical Transport system, which is capable of transporting 40 Gbit/s data in 40 wavelengths up to 4000Km without signal regeneration. H/W Engineer and R&D Hardware Lab specialist Engineering Philips 1995  \u2013  2000  (5 years) * Redesigned and developed printed circuit boards for set top products including the WebTV product. \nTechnical supported production line with expertise in component and failure analysis.  \n* FA Supported services centers with analysis of difficult to diagnose failed units. Trained technicians in theory of operation of products.  \n* H/W LAB Manager: managed laboratory  \n \nR&D Hardware Lab specialist Engineering \n* Assistant designed, Debug and bring up the Debug board for test, verification and development of Trimedia chip interface with PCI bus and any standard Mother board  \n* Technical Supported Marketing, Application Engineering group and FA support customer on design, bring up, debug. \n* Build-up and managed laboratory, test equipment and technicians. \n* Bring up the TriMedia media processor chip for high-performance multimedia applications that deal with \nHigh-quality video, audio, videophone, and digital television. H/W Engineer and R&D Hardware Lab specialist Engineering Philips 1995  \u2013  2000  (5 years) * Redesigned and developed printed circuit boards for set top products including the WebTV product. \nTechnical supported production line with expertise in component and failure analysis.  \n* FA Supported services centers with analysis of difficult to diagnose failed units. Trained technicians in theory of operation of products.  \n* H/W LAB Manager: managed laboratory  \n \nR&D Hardware Lab specialist Engineering \n* Assistant designed, Debug and bring up the Debug board for test, verification and development of Trimedia chip interface with PCI bus and any standard Mother board  \n* Technical Supported Marketing, Application Engineering group and FA support customer on design, bring up, debug. \n* Build-up and managed laboratory, test equipment and technicians. \n* Bring up the TriMedia media processor chip for high-performance multimedia applications that deal with \nHigh-quality video, audio, videophone, and digital television. Hardware Test Engineer and Sr. R&D Lab Technician Unisys February 1984  \u2013  January 1995  (11 years) San Jose R&D Hardware Test Engineer  \n* Assistant R&D Design Engineer troubleshooting computer systems to the component level.  \nDebugged mother boards based on Motorola's 68010, Intel's 80xxx, and Pentium processors. Strong experience in major industry bus architectures such as ISA, EISA and PCI. \n* Performed timing analysis and signal integrity for prototypes. \n* Simulated board design using CAD/CAE tools such as ViewLogic and OrCAD \n \nSr. R&D Lab Technician: Sept.1984 \u2013 Mar.1985 \n* Assistant Design Engineer troubleshooting AT&T PC, PC 80286 systems to the component level Hardware Test Engineer and Sr. R&D Lab Technician Unisys February 1984  \u2013  January 1995  (11 years) San Jose R&D Hardware Test Engineer  \n* Assistant R&D Design Engineer troubleshooting computer systems to the component level.  \nDebugged mother boards based on Motorola's 68010, Intel's 80xxx, and Pentium processors. Strong experience in major industry bus architectures such as ISA, EISA and PCI. \n* Performed timing analysis and signal integrity for prototypes. \n* Simulated board design using CAD/CAE tools such as ViewLogic and OrCAD \n \nSr. R&D Lab Technician: Sept.1984 \u2013 Mar.1985 \n* Assistant Design Engineer troubleshooting AT&T PC, PC 80286 systems to the component level Languages Vietnamese Native or bilingual proficiency English Vietnamese Native or bilingual proficiency English Vietnamese Native or bilingual proficiency English Native or bilingual proficiency Skills Signal Integrity Debugging Logic Analyzer PCB design Labview Orcad Hardware Bring-up Design Verification... Engineering Electronics RF Testing IC Microprocessors Device Drivers Analog Hardware Processors Hardware Architecture Firmware USB LabVIEW PCB Design OrCAD See 9+ \u00a0 \u00a0 See less Skills  Signal Integrity Debugging Logic Analyzer PCB design Labview Orcad Hardware Bring-up Design Verification... Engineering Electronics RF Testing IC Microprocessors Device Drivers Analog Hardware Processors Hardware Architecture Firmware USB LabVIEW PCB Design OrCAD See 9+ \u00a0 \u00a0 See less Signal Integrity Debugging Logic Analyzer PCB design Labview Orcad Hardware Bring-up Design Verification... Engineering Electronics RF Testing IC Microprocessors Device Drivers Analog Hardware Processors Hardware Architecture Firmware USB LabVIEW PCB Design OrCAD See 9+ \u00a0 \u00a0 See less Signal Integrity Debugging Logic Analyzer PCB design Labview Orcad Hardware Bring-up Design Verification... Engineering Electronics RF Testing IC Microprocessors Device Drivers Analog Hardware Processors Hardware Architecture Firmware USB LabVIEW PCB Design OrCAD See 9+ \u00a0 \u00a0 See less Education Ansys Certificate 2013  \u2013 2013 Cadence Certificate 2013  \u2013 2013 Bogatin Enterprises L.L.C. Certificate 2011  \u2013 2011 National Instruments LabVIEW Certificate 2006  \u2013 2006 EMA Design Automation Inc OrCAD Capture Certificate 2005  \u2013 2005 University of California, Santa Cruz Embedded Systems Certificate 1998  \u2013 2002 Mentor Graphics Design Architect FPGA design Certificate, PCB Layout Certificate 1999  \u2013 1999 Mission College, Santa Clara, CA 1987  \u2013 1989 Wichita Area Technical College Associate's degree 1981  \u2013 1983 Vietnam Naval College Equivalent of BA, Electrical Engineering Ansys Certificate 2013  \u2013 2013 Ansys Certificate 2013  \u2013 2013 Ansys Certificate 2013  \u2013 2013 Cadence Certificate 2013  \u2013 2013 Cadence Certificate 2013  \u2013 2013 Cadence Certificate 2013  \u2013 2013 Bogatin Enterprises L.L.C. Certificate 2011  \u2013 2011 Bogatin Enterprises L.L.C. Certificate 2011  \u2013 2011 Bogatin Enterprises L.L.C. Certificate 2011  \u2013 2011 National Instruments LabVIEW Certificate 2006  \u2013 2006 National Instruments LabVIEW Certificate 2006  \u2013 2006 National Instruments LabVIEW Certificate 2006  \u2013 2006 EMA Design Automation Inc OrCAD Capture Certificate 2005  \u2013 2005 EMA Design Automation Inc OrCAD Capture Certificate 2005  \u2013 2005 EMA Design Automation Inc OrCAD Capture Certificate 2005  \u2013 2005 University of California, Santa Cruz Embedded Systems Certificate 1998  \u2013 2002 University of California, Santa Cruz Embedded Systems Certificate 1998  \u2013 2002 University of California, Santa Cruz Embedded Systems Certificate 1998  \u2013 2002 Mentor Graphics Design Architect FPGA design Certificate, PCB Layout Certificate 1999  \u2013 1999 Mentor Graphics Design Architect FPGA design Certificate, PCB Layout Certificate 1999  \u2013 1999 Mentor Graphics Design Architect FPGA design Certificate, PCB Layout Certificate 1999  \u2013 1999 Mission College, Santa Clara, CA 1987  \u2013 1989 Mission College, Santa Clara, CA 1987  \u2013 1989 Mission College, Santa Clara, CA 1987  \u2013 1989 Wichita Area Technical College Associate's degree 1981  \u2013 1983 Wichita Area Technical College Associate's degree 1981  \u2013 1983 Wichita Area Technical College Associate's degree 1981  \u2013 1983 Vietnam Naval College Equivalent of BA, Electrical Engineering Vietnam Naval College Equivalent of BA, Electrical Engineering Vietnam Naval College Equivalent of BA, Electrical Engineering Honors & Awards Additional Honors & Awards N/A Additional Honors & Awards N/A Additional Honors & Awards N/A Additional Honors & Awards N/A ", "Experience Sr hardware engineer Google March 2014  \u2013 Present (1 year 6 months) Sr. Design Engineer Brocade February 2006  \u2013  March 2014  (8 years 2 months) Sr. Asic Engineer Zilog Inc 2004  \u2013  2006  (2 years) Asic Engineer Terayon 2000  \u2013  2002  (2 years) ASIC Design Terayon Communications 2000  \u2013  2002  (2 years) design engineer Duet Technologies 1998  \u2013  1999  (1 year) Sr hardware engineer Google March 2014  \u2013 Present (1 year 6 months) Sr hardware engineer Google March 2014  \u2013 Present (1 year 6 months) Sr. Design Engineer Brocade February 2006  \u2013  March 2014  (8 years 2 months) Sr. Design Engineer Brocade February 2006  \u2013  March 2014  (8 years 2 months) Sr. Asic Engineer Zilog Inc 2004  \u2013  2006  (2 years) Sr. Asic Engineer Zilog Inc 2004  \u2013  2006  (2 years) Asic Engineer Terayon 2000  \u2013  2002  (2 years) Asic Engineer Terayon 2000  \u2013  2002  (2 years) ASIC Design Terayon Communications 2000  \u2013  2002  (2 years) ASIC Design Terayon Communications 2000  \u2013  2002  (2 years) design engineer Duet Technologies 1998  \u2013  1999  (1 year) design engineer Duet Technologies 1998  \u2013  1999  (1 year) Education B.E. B.E. B.E. B.E. ", "Experience Hardware Engineer Google March 2014  \u2013 Present (1 year 6 months) San Francisco Bay Area Sr. Hardware Engineer Sandvine June 2007  \u2013  March 2014  (6 years 10 months) Engineer - Signal Integrity AMD May 2005  \u2013  August 2006  (1 year 4 months) Hardware Engineer Google March 2014  \u2013 Present (1 year 6 months) San Francisco Bay Area Hardware Engineer Google March 2014  \u2013 Present (1 year 6 months) San Francisco Bay Area Sr. Hardware Engineer Sandvine June 2007  \u2013  March 2014  (6 years 10 months) Sr. Hardware Engineer Sandvine June 2007  \u2013  March 2014  (6 years 10 months) Engineer - Signal Integrity AMD May 2005  \u2013  August 2006  (1 year 4 months) Engineer - Signal Integrity AMD May 2005  \u2013  August 2006  (1 year 4 months) Skills Hardware Hardware Architecture Debugging Embedded Systems Skills  Hardware Hardware Architecture Debugging Embedded Systems Hardware Hardware Architecture Debugging Embedded Systems Hardware Hardware Architecture Debugging Embedded Systems Education University of Toronto B.A.Sc.,  Electrical Engineering 2002  \u2013 2007 University of Toronto B.A.Sc.,  Electrical Engineering 2002  \u2013 2007 University of Toronto B.A.Sc.,  Electrical Engineering 2002  \u2013 2007 University of Toronto B.A.Sc.,  Electrical Engineering 2002  \u2013 2007 ", "Skills Acoustics Matlab Design of Experiments Product Development Signal Processing Electronics R&D Design for Manufacturing Simulations Manufacturing Finite Element Analysis Labview Solidworks Digital Signal... Sensors Mechanical Engineering See 1+ \u00a0 \u00a0 See less Skills  Acoustics Matlab Design of Experiments Product Development Signal Processing Electronics R&D Design for Manufacturing Simulations Manufacturing Finite Element Analysis Labview Solidworks Digital Signal... Sensors Mechanical Engineering See 1+ \u00a0 \u00a0 See less Acoustics Matlab Design of Experiments Product Development Signal Processing Electronics R&D Design for Manufacturing Simulations Manufacturing Finite Element Analysis Labview Solidworks Digital Signal... Sensors Mechanical Engineering See 1+ \u00a0 \u00a0 See less Acoustics Matlab Design of Experiments Product Development Signal Processing Electronics R&D Design for Manufacturing Simulations Manufacturing Finite Element Analysis Labview Solidworks Digital Signal... Sensors Mechanical Engineering See 1+ \u00a0 \u00a0 See less ", "Experience sr hardware engineer Google June 2013  \u2013 Present (2 years 3 months) sr hardware engineer Google June 2013  \u2013 Present (2 years 3 months) sr hardware engineer Google June 2013  \u2013 Present (2 years 3 months) ", "Summary - Hardware design leader/engineer with twenty years of proven track record in circuit board and system level hardware design \n- Expert in LTE, CDMA, WiMAX base station, design and development \n- Hands on expertise with analog, very high speed digital, FPGA and electrical hardware logic design \n- Experienced in complete product design from conception to delivery that includes, design, development, test, DFT, DFM, and manufacturing \n- Designed the first Enterprise Femtocell product that was delivered and deployed in Sprint Network Summary - Hardware design leader/engineer with twenty years of proven track record in circuit board and system level hardware design \n- Expert in LTE, CDMA, WiMAX base station, design and development \n- Hands on expertise with analog, very high speed digital, FPGA and electrical hardware logic design \n- Experienced in complete product design from conception to delivery that includes, design, development, test, DFT, DFM, and manufacturing \n- Designed the first Enterprise Femtocell product that was delivered and deployed in Sprint Network - Hardware design leader/engineer with twenty years of proven track record in circuit board and system level hardware design \n- Expert in LTE, CDMA, WiMAX base station, design and development \n- Hands on expertise with analog, very high speed digital, FPGA and electrical hardware logic design \n- Experienced in complete product design from conception to delivery that includes, design, development, test, DFT, DFM, and manufacturing \n- Designed the first Enterprise Femtocell product that was delivered and deployed in Sprint Network - Hardware design leader/engineer with twenty years of proven track record in circuit board and system level hardware design \n- Expert in LTE, CDMA, WiMAX base station, design and development \n- Hands on expertise with analog, very high speed digital, FPGA and electrical hardware logic design \n- Experienced in complete product design from conception to delivery that includes, design, development, test, DFT, DFM, and manufacturing \n- Designed the first Enterprise Femtocell product that was delivered and deployed in Sprint Network Experience Hardware Engineer Adecco at Google September 2014  \u2013 Present (1 year) Mountain View, CA \u2022 Perform measurements of devices, operate test equipment, run scripts, collect and organize data. \n\u2022 Write automation scripts as needed for testing support or equipment operation using Python. \n\u2022 Designing voltage and current source and measurement unit to test devices down to pico-ampere level. Sr. Hardware Engineer Ubee-AirWalk February 2012  \u2013  February 2014  (2 years 1 month) Richardson, TX Responsible for hardware product development of 3G/4G (LTE)/Wi-Fi small cell wireless products  \n\u2022 Design and develop the Consumer FEMTO hardware for CDMA and LTE Small Cell product to comply with 3GPP, 3GPP2, other industry standards and regulations using Qualcomm CDMA, Qualcomm Atheros, TI and Broadcom chipset solutions performing circuit, thermal design, digital and RF signal integrity in CDMA, LTE and WIFI technologies \n\u2022 Support and test CDMA Enterprise FEMTO units RMA and various site issues \n\u2022 Manage and supervise a hardware team for the product development Sr. Hardware Engineer AirWalk Communications November 2009  \u2013  February 2012  (2 years 4 months) Richardson, TX \u2022 Led, designed and developed CDMA Enterprise FEMTO and Pico base station hardware platform from conceptual design to site deployment stage in full production cycle using Freescale PowerPC for host processor and backhaul interface, Qualcomm CSM5025, CSM6825 and TI DSP TMS320TCI6482 for CDMA 1xRTT and EV-DO processing, Xilinx Spartan FPGA for base band signal processing, Lime microsystems LMS6002D for RF transceiver, and additional RF power amplifier. \n\u2022 Performed circuit board design, FPGA logic development and system level integration \n\u2022 Supported Enterprise FEMTO with testing, RMA, site and field supporting Principal Design Engineer Juni America April 2009  \u2013  November 2009  (8 months) Seattle, WA Designed and Developed WiMAX Femtocell, Picocell system, board hardware and FPGA logic from conceptual design to product release stage. Principal Design Engineer Springfield Electronic Design July 2008  \u2013  March 2009  (9 months) Fremont, CA Designed 10G Ethernet Switch board in part selection and schematic drawing with Broadcom 10G switch, Cavium Octeon network processor, Xilinx Virtex-5 FPGA and DDR2 memory using SFP, XFP Modules, XFI, XAUI, SerDes interfaces and PCI Express. Sr. Staff Engineer URI Tech June 2007  \u2013  June 2008  (1 year 1 month) San Jose, CA Designed a wireless ASIC emulation board Sr. Hardware Engineer Posdata America September 2004  \u2013  May 2007  (2 years 9 months) Santa Clara, CA Designed WiMax MODEM FPGA, board and system hardware Principal Engineer AirWalk Communications October 2002  \u2013  August 2004  (1 year 11 months) Richardson, TX Designed CDMA wireless base station circuit board and system Hardware Staff Engineer Unicess Networks February 2001  \u2013  September 2002  (1 year 8 months) Richardson, TX xDSL FPGA, board and system design and development Sr. Hardware Engineer Samsung Electronics January 1989  \u2013  June 2000  (11 years 6 months) Seoul, Korea - Designed and developed CDMA MODEM board and system, ATM Switch System and PSTN Hardware Engineer Adecco at Google September 2014  \u2013 Present (1 year) Mountain View, CA \u2022 Perform measurements of devices, operate test equipment, run scripts, collect and organize data. \n\u2022 Write automation scripts as needed for testing support or equipment operation using Python. \n\u2022 Designing voltage and current source and measurement unit to test devices down to pico-ampere level. Hardware Engineer Adecco at Google September 2014  \u2013 Present (1 year) Mountain View, CA \u2022 Perform measurements of devices, operate test equipment, run scripts, collect and organize data. \n\u2022 Write automation scripts as needed for testing support or equipment operation using Python. \n\u2022 Designing voltage and current source and measurement unit to test devices down to pico-ampere level. Sr. Hardware Engineer Ubee-AirWalk February 2012  \u2013  February 2014  (2 years 1 month) Richardson, TX Responsible for hardware product development of 3G/4G (LTE)/Wi-Fi small cell wireless products  \n\u2022 Design and develop the Consumer FEMTO hardware for CDMA and LTE Small Cell product to comply with 3GPP, 3GPP2, other industry standards and regulations using Qualcomm CDMA, Qualcomm Atheros, TI and Broadcom chipset solutions performing circuit, thermal design, digital and RF signal integrity in CDMA, LTE and WIFI technologies \n\u2022 Support and test CDMA Enterprise FEMTO units RMA and various site issues \n\u2022 Manage and supervise a hardware team for the product development Sr. Hardware Engineer Ubee-AirWalk February 2012  \u2013  February 2014  (2 years 1 month) Richardson, TX Responsible for hardware product development of 3G/4G (LTE)/Wi-Fi small cell wireless products  \n\u2022 Design and develop the Consumer FEMTO hardware for CDMA and LTE Small Cell product to comply with 3GPP, 3GPP2, other industry standards and regulations using Qualcomm CDMA, Qualcomm Atheros, TI and Broadcom chipset solutions performing circuit, thermal design, digital and RF signal integrity in CDMA, LTE and WIFI technologies \n\u2022 Support and test CDMA Enterprise FEMTO units RMA and various site issues \n\u2022 Manage and supervise a hardware team for the product development Sr. Hardware Engineer AirWalk Communications November 2009  \u2013  February 2012  (2 years 4 months) Richardson, TX \u2022 Led, designed and developed CDMA Enterprise FEMTO and Pico base station hardware platform from conceptual design to site deployment stage in full production cycle using Freescale PowerPC for host processor and backhaul interface, Qualcomm CSM5025, CSM6825 and TI DSP TMS320TCI6482 for CDMA 1xRTT and EV-DO processing, Xilinx Spartan FPGA for base band signal processing, Lime microsystems LMS6002D for RF transceiver, and additional RF power amplifier. \n\u2022 Performed circuit board design, FPGA logic development and system level integration \n\u2022 Supported Enterprise FEMTO with testing, RMA, site and field supporting Sr. Hardware Engineer AirWalk Communications November 2009  \u2013  February 2012  (2 years 4 months) Richardson, TX \u2022 Led, designed and developed CDMA Enterprise FEMTO and Pico base station hardware platform from conceptual design to site deployment stage in full production cycle using Freescale PowerPC for host processor and backhaul interface, Qualcomm CSM5025, CSM6825 and TI DSP TMS320TCI6482 for CDMA 1xRTT and EV-DO processing, Xilinx Spartan FPGA for base band signal processing, Lime microsystems LMS6002D for RF transceiver, and additional RF power amplifier. \n\u2022 Performed circuit board design, FPGA logic development and system level integration \n\u2022 Supported Enterprise FEMTO with testing, RMA, site and field supporting Principal Design Engineer Juni America April 2009  \u2013  November 2009  (8 months) Seattle, WA Designed and Developed WiMAX Femtocell, Picocell system, board hardware and FPGA logic from conceptual design to product release stage. Principal Design Engineer Juni America April 2009  \u2013  November 2009  (8 months) Seattle, WA Designed and Developed WiMAX Femtocell, Picocell system, board hardware and FPGA logic from conceptual design to product release stage. Principal Design Engineer Springfield Electronic Design July 2008  \u2013  March 2009  (9 months) Fremont, CA Designed 10G Ethernet Switch board in part selection and schematic drawing with Broadcom 10G switch, Cavium Octeon network processor, Xilinx Virtex-5 FPGA and DDR2 memory using SFP, XFP Modules, XFI, XAUI, SerDes interfaces and PCI Express. Principal Design Engineer Springfield Electronic Design July 2008  \u2013  March 2009  (9 months) Fremont, CA Designed 10G Ethernet Switch board in part selection and schematic drawing with Broadcom 10G switch, Cavium Octeon network processor, Xilinx Virtex-5 FPGA and DDR2 memory using SFP, XFP Modules, XFI, XAUI, SerDes interfaces and PCI Express. Sr. Staff Engineer URI Tech June 2007  \u2013  June 2008  (1 year 1 month) San Jose, CA Designed a wireless ASIC emulation board Sr. Staff Engineer URI Tech June 2007  \u2013  June 2008  (1 year 1 month) San Jose, CA Designed a wireless ASIC emulation board Sr. Hardware Engineer Posdata America September 2004  \u2013  May 2007  (2 years 9 months) Santa Clara, CA Designed WiMax MODEM FPGA, board and system hardware Sr. Hardware Engineer Posdata America September 2004  \u2013  May 2007  (2 years 9 months) Santa Clara, CA Designed WiMax MODEM FPGA, board and system hardware Principal Engineer AirWalk Communications October 2002  \u2013  August 2004  (1 year 11 months) Richardson, TX Designed CDMA wireless base station circuit board and system Principal Engineer AirWalk Communications October 2002  \u2013  August 2004  (1 year 11 months) Richardson, TX Designed CDMA wireless base station circuit board and system Hardware Staff Engineer Unicess Networks February 2001  \u2013  September 2002  (1 year 8 months) Richardson, TX xDSL FPGA, board and system design and development Hardware Staff Engineer Unicess Networks February 2001  \u2013  September 2002  (1 year 8 months) Richardson, TX xDSL FPGA, board and system design and development Sr. Hardware Engineer Samsung Electronics January 1989  \u2013  June 2000  (11 years 6 months) Seoul, Korea - Designed and developed CDMA MODEM board and system, ATM Switch System and PSTN Sr. Hardware Engineer Samsung Electronics January 1989  \u2013  June 2000  (11 years 6 months) Seoul, Korea - Designed and developed CDMA MODEM board and system, ATM Switch System and PSTN Languages Engilish Korean Engilish Korean Engilish Korean Skills Electronics Hardware... High speed digital... Analog Circuit Design PCB design FPGA Xilinx Embedded Systems Wireless LTE ASIC WiMAX WiFi Ethernet CDMA Telecommunications Wireless Networking Microprocessors Microcontrollers Hardware See 4+ \u00a0 \u00a0 See less Skills  Electronics Hardware... High speed digital... Analog Circuit Design PCB design FPGA Xilinx Embedded Systems Wireless LTE ASIC WiMAX WiFi Ethernet CDMA Telecommunications Wireless Networking Microprocessors Microcontrollers Hardware See 4+ \u00a0 \u00a0 See less Electronics Hardware... High speed digital... Analog Circuit Design PCB design FPGA Xilinx Embedded Systems Wireless LTE ASIC WiMAX WiFi Ethernet CDMA Telecommunications Wireless Networking Microprocessors Microcontrollers Hardware See 4+ \u00a0 \u00a0 See less Electronics Hardware... High speed digital... Analog Circuit Design PCB design FPGA Xilinx Embedded Systems Wireless LTE ASIC WiMAX WiFi Ethernet CDMA Telecommunications Wireless Networking Microprocessors Microcontrollers Hardware See 4+ \u00a0 \u00a0 See less Education Sogang University Bachelor of Science (BS),  Electrical Engineering 1985  \u2013 1989 Activities and Societies:\u00a0 Basketball Team Sogang University Bachelor of Science (BS),  Electrical Engineering 1985  \u2013 1989 Activities and Societies:\u00a0 Basketball Team Sogang University Bachelor of Science (BS),  Electrical Engineering 1985  \u2013 1989 Activities and Societies:\u00a0 Basketball Team Sogang University Bachelor of Science (BS),  Electrical Engineering 1985  \u2013 1989 Activities and Societies:\u00a0 Basketball Team ", "Summary Differentiators \n\u2022\tDesign Leader delivering products (Consumer Electronics) \n\u2022\tMix signal, High Speed Digital, Analog designs and RF experience. \n\u2022\tDigital microcontroller, application processors, and network controller \n\u2022\tDesign for EMI/EMC/ESD, manufacturability and testability (DFM, DFT) \n\u2022\tCadence Concept, Allegro, PADs, Pads logic and Altium \n\u2022\tThrives in Start up environments Specialties:Hardware High Speed Design Mix signal board design. \nLeader, Project estimation (design, cost, schedule) \n \nStart up environments Summary Differentiators \n\u2022\tDesign Leader delivering products (Consumer Electronics) \n\u2022\tMix signal, High Speed Digital, Analog designs and RF experience. \n\u2022\tDigital microcontroller, application processors, and network controller \n\u2022\tDesign for EMI/EMC/ESD, manufacturability and testability (DFM, DFT) \n\u2022\tCadence Concept, Allegro, PADs, Pads logic and Altium \n\u2022\tThrives in Start up environments Specialties:Hardware High Speed Design Mix signal board design. \nLeader, Project estimation (design, cost, schedule) \n \nStart up environments Differentiators \n\u2022\tDesign Leader delivering products (Consumer Electronics) \n\u2022\tMix signal, High Speed Digital, Analog designs and RF experience. \n\u2022\tDigital microcontroller, application processors, and network controller \n\u2022\tDesign for EMI/EMC/ESD, manufacturability and testability (DFM, DFT) \n\u2022\tCadence Concept, Allegro, PADs, Pads logic and Altium \n\u2022\tThrives in Start up environments Specialties:Hardware High Speed Design Mix signal board design. \nLeader, Project estimation (design, cost, schedule) \n \nStart up environments Differentiators \n\u2022\tDesign Leader delivering products (Consumer Electronics) \n\u2022\tMix signal, High Speed Digital, Analog designs and RF experience. \n\u2022\tDigital microcontroller, application processors, and network controller \n\u2022\tDesign for EMI/EMC/ESD, manufacturability and testability (DFM, DFT) \n\u2022\tCadence Concept, Allegro, PADs, Pads logic and Altium \n\u2022\tThrives in Start up environments Specialties:Hardware High Speed Design Mix signal board design. \nLeader, Project estimation (design, cost, schedule) \n \nStart up environments Experience Sr Hardware Engineer Google September 2014  \u2013 Present (1 year) Mountain View, California Lead / Sr. Hardware Engineer Amazon Lab126 January 2013  \u2013  September 2014  (1 year 9 months) sunnyvale Sr Principle Hardware Design Engineering Formfactor September 2011  \u2013  January 2013  (1 year 5 months) San Francisco Bay Area Sr. Hardware Design Engineer / Architect novero March 2009  \u2013  September 2011  (2 years 7 months) Toronto, Canada Area Hardware Design Engineer Nortel November 2000  \u2013  February 2009  (8 years 4 months) Canada Software Design Engineer Honeywell May 1999  \u2013  July 2000  (1 year 3 months) Sr Hardware Engineer Google September 2014  \u2013 Present (1 year) Mountain View, California Sr Hardware Engineer Google September 2014  \u2013 Present (1 year) Mountain View, California Lead / Sr. Hardware Engineer Amazon Lab126 January 2013  \u2013  September 2014  (1 year 9 months) sunnyvale Lead / Sr. Hardware Engineer Amazon Lab126 January 2013  \u2013  September 2014  (1 year 9 months) sunnyvale Sr Principle Hardware Design Engineering Formfactor September 2011  \u2013  January 2013  (1 year 5 months) San Francisco Bay Area Sr Principle Hardware Design Engineering Formfactor September 2011  \u2013  January 2013  (1 year 5 months) San Francisco Bay Area Sr. Hardware Design Engineer / Architect novero March 2009  \u2013  September 2011  (2 years 7 months) Toronto, Canada Area Sr. Hardware Design Engineer / Architect novero March 2009  \u2013  September 2011  (2 years 7 months) Toronto, Canada Area Hardware Design Engineer Nortel November 2000  \u2013  February 2009  (8 years 4 months) Canada Hardware Design Engineer Nortel November 2000  \u2013  February 2009  (8 years 4 months) Canada Software Design Engineer Honeywell May 1999  \u2013  July 2000  (1 year 3 months) Software Design Engineer Honeywell May 1999  \u2013  July 2000  (1 year 3 months) Skills CDMA Wireless Embedded Systems Electronics Hardware... Leadership Hardware Architecture PCB design Electronics Debugging Digital Signal... Design for Manufacturing C C++ Analog Signal Integrity Firmware Schematic Capture RF Testing ARM Microcontrollers Microprocessors Simulations System Design Hardware FPGA Processors Low-power Design Embedded Software ASIC Analog Circuit Design Bluetooth Circuit Design IC Verilog SoC Matlab Allegro PCB Design Systems Design See 25+ \u00a0 \u00a0 See less Skills  CDMA Wireless Embedded Systems Electronics Hardware... Leadership Hardware Architecture PCB design Electronics Debugging Digital Signal... Design for Manufacturing C C++ Analog Signal Integrity Firmware Schematic Capture RF Testing ARM Microcontrollers Microprocessors Simulations System Design Hardware FPGA Processors Low-power Design Embedded Software ASIC Analog Circuit Design Bluetooth Circuit Design IC Verilog SoC Matlab Allegro PCB Design Systems Design See 25+ \u00a0 \u00a0 See less CDMA Wireless Embedded Systems Electronics Hardware... Leadership Hardware Architecture PCB design Electronics Debugging Digital Signal... Design for Manufacturing C C++ Analog Signal Integrity Firmware Schematic Capture RF Testing ARM Microcontrollers Microprocessors Simulations System Design Hardware FPGA Processors Low-power Design Embedded Software ASIC Analog Circuit Design Bluetooth Circuit Design IC Verilog SoC Matlab Allegro PCB Design Systems Design See 25+ \u00a0 \u00a0 See less CDMA Wireless Embedded Systems Electronics Hardware... Leadership Hardware Architecture PCB design Electronics Debugging Digital Signal... Design for Manufacturing C C++ Analog Signal Integrity Firmware Schematic Capture RF Testing ARM Microcontrollers Microprocessors Simulations System Design Hardware FPGA Processors Low-power Design Embedded Software ASIC Analog Circuit Design Bluetooth Circuit Design IC Verilog SoC Matlab Allegro PCB Design Systems Design See 25+ \u00a0 \u00a0 See less Education University of Calgary B. Sc.,  Electrical Engineering 1996  \u2013 1999 University of Calgary B. Sc.,  Electrical Engineering 1996  \u2013 1999 University of Calgary B. Sc.,  Electrical Engineering 1996  \u2013 1999 University of Calgary B. Sc.,  Electrical Engineering 1996  \u2013 1999 ", "Experience Sr. Hardware Engineer Nextivity Inc. Sr. Manufacturing Engineer Google November 2012  \u2013  April 2013  (6 months) 6450 Sequence Dr., SD , CA Sr. Manufacturing Engineer, Sustaining and Test Engineer support Engineer. Sr. RF Engineer Motorola Mobility January 2008  \u2013  November 2012  (4 years 11 months) 6450 Sequence Dr. SD, CA DOCIS Cable Head End Transmitter Design Group. RF Engineer L-3 Communications January 2002  \u2013  January 2008  (6 years 1 month) Greater San Diego Area Satellite Transponder division (Telemetry West) Associate RF Engineer Microwave Solutions, Inc. August 2000  \u2013  September 2001  (1 year 2 months) Greater San Diego Area Custom Microwave Amplifier Design center. RF Engineer Innocomm wireless 2000  \u2013  2001  (1 year) Sr. Hardware Engineer Nextivity Inc. Sr. Hardware Engineer Nextivity Inc. Sr. Manufacturing Engineer Google November 2012  \u2013  April 2013  (6 months) 6450 Sequence Dr., SD , CA Sr. Manufacturing Engineer, Sustaining and Test Engineer support Engineer. Sr. Manufacturing Engineer Google November 2012  \u2013  April 2013  (6 months) 6450 Sequence Dr., SD , CA Sr. Manufacturing Engineer, Sustaining and Test Engineer support Engineer. Sr. RF Engineer Motorola Mobility January 2008  \u2013  November 2012  (4 years 11 months) 6450 Sequence Dr. SD, CA DOCIS Cable Head End Transmitter Design Group. Sr. RF Engineer Motorola Mobility January 2008  \u2013  November 2012  (4 years 11 months) 6450 Sequence Dr. SD, CA DOCIS Cable Head End Transmitter Design Group. RF Engineer L-3 Communications January 2002  \u2013  January 2008  (6 years 1 month) Greater San Diego Area Satellite Transponder division (Telemetry West) RF Engineer L-3 Communications January 2002  \u2013  January 2008  (6 years 1 month) Greater San Diego Area Satellite Transponder division (Telemetry West) Associate RF Engineer Microwave Solutions, Inc. August 2000  \u2013  September 2001  (1 year 2 months) Greater San Diego Area Custom Microwave Amplifier Design center. Associate RF Engineer Microwave Solutions, Inc. August 2000  \u2013  September 2001  (1 year 2 months) Greater San Diego Area Custom Microwave Amplifier Design center. RF Engineer Innocomm wireless 2000  \u2013  2001  (1 year) RF Engineer Innocomm wireless 2000  \u2013  2001  (1 year) Skills Satellite Testing Hardware RF Microwave Manufacturing Wireless PCB design Systems Engineering Simulations Skills  Satellite Testing Hardware RF Microwave Manufacturing Wireless PCB design Systems Engineering Simulations Satellite Testing Hardware RF Microwave Manufacturing Wireless PCB design Systems Engineering Simulations Satellite Testing Hardware RF Microwave Manufacturing Wireless PCB design Systems Engineering Simulations Education San Diego State University-California State University Electrical and Computer Engineering San Diego State University-California State University Electrical and Computer Engineering San Diego State University-California State University Electrical and Computer Engineering San Diego State University-California State University Electrical and Computer Engineering ", "Languages Spanish Spanish Spanish Skills Xbox 360 Video Games C++ Software Engineering Perforce Game Development OpenGL Multiplayer Scripting Unreal Engine 3 Gameplay Python User Interface Cross-platform... ActionScript Visual Studio Computer Games DirectX Software Design iOS development Game Programming Programming Embedded Software C Artificial Intelligence Objective-C Git Subversion See 13+ \u00a0 \u00a0 See less Skills  Xbox 360 Video Games C++ Software Engineering Perforce Game Development OpenGL Multiplayer Scripting Unreal Engine 3 Gameplay Python User Interface Cross-platform... ActionScript Visual Studio Computer Games DirectX Software Design iOS development Game Programming Programming Embedded Software C Artificial Intelligence Objective-C Git Subversion See 13+ \u00a0 \u00a0 See less Xbox 360 Video Games C++ Software Engineering Perforce Game Development OpenGL Multiplayer Scripting Unreal Engine 3 Gameplay Python User Interface Cross-platform... ActionScript Visual Studio Computer Games DirectX Software Design iOS development Game Programming Programming Embedded Software C Artificial Intelligence Objective-C Git Subversion See 13+ \u00a0 \u00a0 See less Xbox 360 Video Games C++ Software Engineering Perforce Game Development OpenGL Multiplayer Scripting Unreal Engine 3 Gameplay Python User Interface Cross-platform... ActionScript Visual Studio Computer Games DirectX Software Design iOS development Game Programming Programming Embedded Software C Artificial Intelligence Objective-C Git Subversion See 13+ \u00a0 \u00a0 See less ", "Summary SONY VAIO Z series debuts in Europe with Light Peak technology (low cost optics + USB-like optical connector) on 2011-6-28. It is available in US and Asia since 2011-8-11. Laptop with an laser optical transceiver inside (in history the first kind?). Now some transceiver companies adopted the Light Peak architecture into their design. \n \nDeveloped Intel Light Peak technology announced at IDF 2009/2010, CES 2010, and Beijing IDF 2010. Light Peak was one of the 10 best technologies at CES 2010. \n \nDeveloped the Intel Thunderbolt Active Electrical Cable (ME aspect) announced in IDF 2011. \nDeveloped the Intel Thunderbolt Active Optical Cable (ME aspect) announced in March 2012. \n \nEvaluate transceiver and CabCon OEMs, and enable ecosystem. Summary SONY VAIO Z series debuts in Europe with Light Peak technology (low cost optics + USB-like optical connector) on 2011-6-28. It is available in US and Asia since 2011-8-11. Laptop with an laser optical transceiver inside (in history the first kind?). Now some transceiver companies adopted the Light Peak architecture into their design. \n \nDeveloped Intel Light Peak technology announced at IDF 2009/2010, CES 2010, and Beijing IDF 2010. Light Peak was one of the 10 best technologies at CES 2010. \n \nDeveloped the Intel Thunderbolt Active Electrical Cable (ME aspect) announced in IDF 2011. \nDeveloped the Intel Thunderbolt Active Optical Cable (ME aspect) announced in March 2012. \n \nEvaluate transceiver and CabCon OEMs, and enable ecosystem. SONY VAIO Z series debuts in Europe with Light Peak technology (low cost optics + USB-like optical connector) on 2011-6-28. It is available in US and Asia since 2011-8-11. Laptop with an laser optical transceiver inside (in history the first kind?). Now some transceiver companies adopted the Light Peak architecture into their design. \n \nDeveloped Intel Light Peak technology announced at IDF 2009/2010, CES 2010, and Beijing IDF 2010. Light Peak was one of the 10 best technologies at CES 2010. \n \nDeveloped the Intel Thunderbolt Active Electrical Cable (ME aspect) announced in IDF 2011. \nDeveloped the Intel Thunderbolt Active Optical Cable (ME aspect) announced in March 2012. \n \nEvaluate transceiver and CabCon OEMs, and enable ecosystem. SONY VAIO Z series debuts in Europe with Light Peak technology (low cost optics + USB-like optical connector) on 2011-6-28. It is available in US and Asia since 2011-8-11. Laptop with an laser optical transceiver inside (in history the first kind?). Now some transceiver companies adopted the Light Peak architecture into their design. \n \nDeveloped Intel Light Peak technology announced at IDF 2009/2010, CES 2010, and Beijing IDF 2010. Light Peak was one of the 10 best technologies at CES 2010. \n \nDeveloped the Intel Thunderbolt Active Electrical Cable (ME aspect) announced in IDF 2011. \nDeveloped the Intel Thunderbolt Active Optical Cable (ME aspect) announced in March 2012. \n \nEvaluate transceiver and CabCon OEMs, and enable ecosystem. Experience Sr. Hardware Engineer Google February 2014  \u2013 Present (1 year 7 months) Working on many cool things such as camera module (2D & 3D), illuminator, optical engine, etc. Very busy. Sr Design Eng (Light Peak/Thunderbolt) Intel Corporation April 2006  \u2013  January 2014  (7 years 10 months) Santa Clara Achievements: \n1. Invented/Developed Light Peak (LPK) optical tranceiver, hybrid connector (Optical USB), and fiber optics cabling in 2 years. \n2. Developed Intel Thunderbolt 20G I/O active electrical cable solution (mDP form factor) in 6 months. \n3. Developed Intel Thunderbolt 20G I/O active optical cable solution (mDP form factor) in 6 months. \n4. Enabled several overseas OEMs to manufacured LPK and Thunderbolt components. \n5. Wrote Cable and Connector, and Optical transceiver chapter in LPK and Thunderbolt spec for industry to follow. \n6. ME team leader. Mentored 1 Sr. ME and 1 Jr. ME \n7. Provide TBT test firmware (C) and software GUI (VBASIC) support. \n \nPractical knowledge on LD, PD, fiber optics, Opto-Mechanical-Electrical-Thermal design. Electrical, Mechanical, Firmware engineer AirIQ (Aircept before) January 2004  \u2013  March 2006  (2 years 3 months) Irvine Achievements: \n1. OBDII device to interface light-duty vehicle to GPS module from concept to production in 7 months. \n2. UTP GPS device from concept to production in 18 months. \nGenerate firmware in C to link automobile ECU, GPS module, and OBDII device together. Sr. Electrical Engineer Terumo Cardiovascular Systems March 2001  \u2013  December 2003  (2 years 10 months) Tustin Achievements: \n1. Transfer of KMpH monitor from R&D to manufacturing in 9 months. \n2. Out-of-box failure dropped 30% after reliability test installment. Sr. Mechanical Engineer Electronic Theatre Controls August 1996  \u2013  February 2001  (4 years 7 months) West Hollywood Achievements: \n1. Development of RONCHI test fixture for production QC in 6 months. \n2. Optical system optimization (light source, reflector, gate, lens). Mechanical Engineer Birns Oceanographic Inc January 1994  \u2013  July 1996  (2 years 7 months) Oxnard Achievements: \n1. Developed deep-sea HMI underwater lighting system from concept to production in 1 year. \n2. Developed deep-sea metal-shell cable and connector from concept to production in 1 year. Sr. Hardware Engineer Google February 2014  \u2013 Present (1 year 7 months) Working on many cool things such as camera module (2D & 3D), illuminator, optical engine, etc. Very busy. Sr. Hardware Engineer Google February 2014  \u2013 Present (1 year 7 months) Working on many cool things such as camera module (2D & 3D), illuminator, optical engine, etc. Very busy. Sr Design Eng (Light Peak/Thunderbolt) Intel Corporation April 2006  \u2013  January 2014  (7 years 10 months) Santa Clara Achievements: \n1. Invented/Developed Light Peak (LPK) optical tranceiver, hybrid connector (Optical USB), and fiber optics cabling in 2 years. \n2. Developed Intel Thunderbolt 20G I/O active electrical cable solution (mDP form factor) in 6 months. \n3. Developed Intel Thunderbolt 20G I/O active optical cable solution (mDP form factor) in 6 months. \n4. Enabled several overseas OEMs to manufacured LPK and Thunderbolt components. \n5. Wrote Cable and Connector, and Optical transceiver chapter in LPK and Thunderbolt spec for industry to follow. \n6. ME team leader. Mentored 1 Sr. ME and 1 Jr. ME \n7. Provide TBT test firmware (C) and software GUI (VBASIC) support. \n \nPractical knowledge on LD, PD, fiber optics, Opto-Mechanical-Electrical-Thermal design. Sr Design Eng (Light Peak/Thunderbolt) Intel Corporation April 2006  \u2013  January 2014  (7 years 10 months) Santa Clara Achievements: \n1. Invented/Developed Light Peak (LPK) optical tranceiver, hybrid connector (Optical USB), and fiber optics cabling in 2 years. \n2. Developed Intel Thunderbolt 20G I/O active electrical cable solution (mDP form factor) in 6 months. \n3. Developed Intel Thunderbolt 20G I/O active optical cable solution (mDP form factor) in 6 months. \n4. Enabled several overseas OEMs to manufacured LPK and Thunderbolt components. \n5. Wrote Cable and Connector, and Optical transceiver chapter in LPK and Thunderbolt spec for industry to follow. \n6. ME team leader. Mentored 1 Sr. ME and 1 Jr. ME \n7. Provide TBT test firmware (C) and software GUI (VBASIC) support. \n \nPractical knowledge on LD, PD, fiber optics, Opto-Mechanical-Electrical-Thermal design. Electrical, Mechanical, Firmware engineer AirIQ (Aircept before) January 2004  \u2013  March 2006  (2 years 3 months) Irvine Achievements: \n1. OBDII device to interface light-duty vehicle to GPS module from concept to production in 7 months. \n2. UTP GPS device from concept to production in 18 months. \nGenerate firmware in C to link automobile ECU, GPS module, and OBDII device together. Electrical, Mechanical, Firmware engineer AirIQ (Aircept before) January 2004  \u2013  March 2006  (2 years 3 months) Irvine Achievements: \n1. OBDII device to interface light-duty vehicle to GPS module from concept to production in 7 months. \n2. UTP GPS device from concept to production in 18 months. \nGenerate firmware in C to link automobile ECU, GPS module, and OBDII device together. Sr. Electrical Engineer Terumo Cardiovascular Systems March 2001  \u2013  December 2003  (2 years 10 months) Tustin Achievements: \n1. Transfer of KMpH monitor from R&D to manufacturing in 9 months. \n2. Out-of-box failure dropped 30% after reliability test installment. Sr. Electrical Engineer Terumo Cardiovascular Systems March 2001  \u2013  December 2003  (2 years 10 months) Tustin Achievements: \n1. Transfer of KMpH monitor from R&D to manufacturing in 9 months. \n2. Out-of-box failure dropped 30% after reliability test installment. Sr. Mechanical Engineer Electronic Theatre Controls August 1996  \u2013  February 2001  (4 years 7 months) West Hollywood Achievements: \n1. Development of RONCHI test fixture for production QC in 6 months. \n2. Optical system optimization (light source, reflector, gate, lens). Sr. Mechanical Engineer Electronic Theatre Controls August 1996  \u2013  February 2001  (4 years 7 months) West Hollywood Achievements: \n1. Development of RONCHI test fixture for production QC in 6 months. \n2. Optical system optimization (light source, reflector, gate, lens). Mechanical Engineer Birns Oceanographic Inc January 1994  \u2013  July 1996  (2 years 7 months) Oxnard Achievements: \n1. Developed deep-sea HMI underwater lighting system from concept to production in 1 year. \n2. Developed deep-sea metal-shell cable and connector from concept to production in 1 year. Mechanical Engineer Birns Oceanographic Inc January 1994  \u2013  July 1996  (2 years 7 months) Oxnard Achievements: \n1. Developed deep-sea HMI underwater lighting system from concept to production in 1 year. \n2. Developed deep-sea metal-shell cable and connector from concept to production in 1 year. Languages Chinese Japanese Chinese Japanese Chinese Japanese Skills Finite Element Analysis Firmware R&D Optics Design of Experiments Fiber Optics Solidworks Six Sigma Pro Engineer GD&T Thermal Analysis Python HTML 5 JavaScript Cascade Style Sheet... Android Development PHP4/5 Java C/C++ XML SolidWorks Semiconductors See 7+ \u00a0 \u00a0 See less Skills  Finite Element Analysis Firmware R&D Optics Design of Experiments Fiber Optics Solidworks Six Sigma Pro Engineer GD&T Thermal Analysis Python HTML 5 JavaScript Cascade Style Sheet... Android Development PHP4/5 Java C/C++ XML SolidWorks Semiconductors See 7+ \u00a0 \u00a0 See less Finite Element Analysis Firmware R&D Optics Design of Experiments Fiber Optics Solidworks Six Sigma Pro Engineer GD&T Thermal Analysis Python HTML 5 JavaScript Cascade Style Sheet... Android Development PHP4/5 Java C/C++ XML SolidWorks Semiconductors See 7+ \u00a0 \u00a0 See less Finite Element Analysis Firmware R&D Optics Design of Experiments Fiber Optics Solidworks Six Sigma Pro Engineer GD&T Thermal Analysis Python HTML 5 JavaScript Cascade Style Sheet... Android Development PHP4/5 Java C/C++ XML SolidWorks Semiconductors See 7+ \u00a0 \u00a0 See less Education Biola University MA,  Biblical and Theological Studies 2004  \u2013 2009 GPA 3.6 University of California, Santa Barbara MS,  Electrical and Computer Engineering 1995  \u2013 1997 GPA 3.6 University of California, Los Angeles MS,  Mechanical Engineering 1990  \u2013 1992 GPA 3.6 National Taiwan University BS,  Mechanical Engineering 1986  \u2013 1990 GPA 3.7 \nDean's List Biola University MA,  Biblical and Theological Studies 2004  \u2013 2009 GPA 3.6 Biola University MA,  Biblical and Theological Studies 2004  \u2013 2009 GPA 3.6 Biola University MA,  Biblical and Theological Studies 2004  \u2013 2009 GPA 3.6 University of California, Santa Barbara MS,  Electrical and Computer Engineering 1995  \u2013 1997 GPA 3.6 University of California, Santa Barbara MS,  Electrical and Computer Engineering 1995  \u2013 1997 GPA 3.6 University of California, Santa Barbara MS,  Electrical and Computer Engineering 1995  \u2013 1997 GPA 3.6 University of California, Los Angeles MS,  Mechanical Engineering 1990  \u2013 1992 GPA 3.6 University of California, Los Angeles MS,  Mechanical Engineering 1990  \u2013 1992 GPA 3.6 University of California, Los Angeles MS,  Mechanical Engineering 1990  \u2013 1992 GPA 3.6 National Taiwan University BS,  Mechanical Engineering 1986  \u2013 1990 GPA 3.7 \nDean's List National Taiwan University BS,  Mechanical Engineering 1986  \u2013 1990 GPA 3.7 \nDean's List National Taiwan University BS,  Mechanical Engineering 1986  \u2013 1990 GPA 3.7 \nDean's List Honors & Awards Additional Honors & Awards Intel OPD Group Recognition Award - OUSB prototype \nIntel DAP Division Recognition Award - Light Peak prototype \nIntel LAD Division Recognition Award - Google \nIntel LAD Si Eng Recognition Award - Thunderbolt prototype Additional Honors & Awards Intel OPD Group Recognition Award - OUSB prototype \nIntel DAP Division Recognition Award - Light Peak prototype \nIntel LAD Division Recognition Award - Google \nIntel LAD Si Eng Recognition Award - Thunderbolt prototype Additional Honors & Awards Intel OPD Group Recognition Award - OUSB prototype \nIntel DAP Division Recognition Award - Light Peak prototype \nIntel LAD Division Recognition Award - Google \nIntel LAD Si Eng Recognition Award - Thunderbolt prototype Additional Honors & Awards Intel OPD Group Recognition Award - OUSB prototype \nIntel DAP Division Recognition Award - Light Peak prototype \nIntel LAD Division Recognition Award - Google \nIntel LAD Si Eng Recognition Award - Thunderbolt prototype ", "Summary Goals: I'm fascinated by waves, be they RF, Microwave, Optical, or acoustic. --and the development of hardware for making detailed observations and manipulations of those waves. From sensor to display, and from bits to waves and back, I'm enthusiastically seeking active engagement in the development of new tools.  \n \nMy professional background is widely varied, including these more recent experiences: \n-- Software defined radio implementation in FPGA fabric, using higher order languages (Synopsis SynplifyDSP, Xilinx System Generator, Matlab/Simulink) \n-- Extensive development of automated test hardware and software in a hi-rel development lab environment, using LabView and Matlab \n-- Communication Systems and Hardware development, including link budget analyses, hardware modeling, and laboratory test \n \nI'm especially interested in the development of hardware for unique installation environments, e.g., in space, at sea, or at extreme polar latitudes. \n \nAreas that I would like to further explore include the development of radar, sonar, or GPS hardware, and or the analysis and processing of the signals involved in such hardware. Specialties:-- Matlab/Simulink Expert with 20 years experience in hardware development, simulation, and physical modeling \n-- RF/Microwave Design \n-- Comm/DSP algorithm implementation in FPGA hardware using HOL tools such as SynplifyDSP and Xilinx System Generator, including Hardware-in-the-Loop development \n-- RF/Microwave/Digital Laboratory test & automation using Labview and/or Matlab Summary Goals: I'm fascinated by waves, be they RF, Microwave, Optical, or acoustic. --and the development of hardware for making detailed observations and manipulations of those waves. From sensor to display, and from bits to waves and back, I'm enthusiastically seeking active engagement in the development of new tools.  \n \nMy professional background is widely varied, including these more recent experiences: \n-- Software defined radio implementation in FPGA fabric, using higher order languages (Synopsis SynplifyDSP, Xilinx System Generator, Matlab/Simulink) \n-- Extensive development of automated test hardware and software in a hi-rel development lab environment, using LabView and Matlab \n-- Communication Systems and Hardware development, including link budget analyses, hardware modeling, and laboratory test \n \nI'm especially interested in the development of hardware for unique installation environments, e.g., in space, at sea, or at extreme polar latitudes. \n \nAreas that I would like to further explore include the development of radar, sonar, or GPS hardware, and or the analysis and processing of the signals involved in such hardware. Specialties:-- Matlab/Simulink Expert with 20 years experience in hardware development, simulation, and physical modeling \n-- RF/Microwave Design \n-- Comm/DSP algorithm implementation in FPGA hardware using HOL tools such as SynplifyDSP and Xilinx System Generator, including Hardware-in-the-Loop development \n-- RF/Microwave/Digital Laboratory test & automation using Labview and/or Matlab Goals: I'm fascinated by waves, be they RF, Microwave, Optical, or acoustic. --and the development of hardware for making detailed observations and manipulations of those waves. From sensor to display, and from bits to waves and back, I'm enthusiastically seeking active engagement in the development of new tools.  \n \nMy professional background is widely varied, including these more recent experiences: \n-- Software defined radio implementation in FPGA fabric, using higher order languages (Synopsis SynplifyDSP, Xilinx System Generator, Matlab/Simulink) \n-- Extensive development of automated test hardware and software in a hi-rel development lab environment, using LabView and Matlab \n-- Communication Systems and Hardware development, including link budget analyses, hardware modeling, and laboratory test \n \nI'm especially interested in the development of hardware for unique installation environments, e.g., in space, at sea, or at extreme polar latitudes. \n \nAreas that I would like to further explore include the development of radar, sonar, or GPS hardware, and or the analysis and processing of the signals involved in such hardware. Specialties:-- Matlab/Simulink Expert with 20 years experience in hardware development, simulation, and physical modeling \n-- RF/Microwave Design \n-- Comm/DSP algorithm implementation in FPGA hardware using HOL tools such as SynplifyDSP and Xilinx System Generator, including Hardware-in-the-Loop development \n-- RF/Microwave/Digital Laboratory test & automation using Labview and/or Matlab Goals: I'm fascinated by waves, be they RF, Microwave, Optical, or acoustic. --and the development of hardware for making detailed observations and manipulations of those waves. From sensor to display, and from bits to waves and back, I'm enthusiastically seeking active engagement in the development of new tools.  \n \nMy professional background is widely varied, including these more recent experiences: \n-- Software defined radio implementation in FPGA fabric, using higher order languages (Synopsis SynplifyDSP, Xilinx System Generator, Matlab/Simulink) \n-- Extensive development of automated test hardware and software in a hi-rel development lab environment, using LabView and Matlab \n-- Communication Systems and Hardware development, including link budget analyses, hardware modeling, and laboratory test \n \nI'm especially interested in the development of hardware for unique installation environments, e.g., in space, at sea, or at extreme polar latitudes. \n \nAreas that I would like to further explore include the development of radar, sonar, or GPS hardware, and or the analysis and processing of the signals involved in such hardware. Specialties:-- Matlab/Simulink Expert with 20 years experience in hardware development, simulation, and physical modeling \n-- RF/Microwave Design \n-- Comm/DSP algorithm implementation in FPGA hardware using HOL tools such as SynplifyDSP and Xilinx System Generator, including Hardware-in-the-Loop development \n-- RF/Microwave/Digital Laboratory test & automation using Labview and/or Matlab Experience Sr. Hardware Engineer Google [x] July 2015  \u2013 Present (2 months) Hardware Test Engineer Google [x] January 2014  \u2013  June 2015  (1 year 6 months) Mountain View, CA Hardware Engineer SEAKR Engineering November 2010  \u2013  August 2013  (2 years 10 months) Centennial, CO DSP/Systems Engineer SAIC June 2007  \u2013  January 2011  (3 years 8 months) Sr. Electrical Engineer Lockheed-Martin November 2003  \u2013  May 2007  (3 years 7 months) Technical Staff Member Jet Propulsion Laboratory August 2000  \u2013  September 2003  (3 years 2 months) Sr. Communications Technician Raytheon Polar Services Co. August 2001  \u2013  November 2002  (1 year 4 months) Sr. Hardware Engineer Google [x] July 2015  \u2013 Present (2 months) Sr. Hardware Engineer Google [x] July 2015  \u2013 Present (2 months) Hardware Test Engineer Google [x] January 2014  \u2013  June 2015  (1 year 6 months) Mountain View, CA Hardware Test Engineer Google [x] January 2014  \u2013  June 2015  (1 year 6 months) Mountain View, CA Hardware Engineer SEAKR Engineering November 2010  \u2013  August 2013  (2 years 10 months) Centennial, CO Hardware Engineer SEAKR Engineering November 2010  \u2013  August 2013  (2 years 10 months) Centennial, CO DSP/Systems Engineer SAIC June 2007  \u2013  January 2011  (3 years 8 months) DSP/Systems Engineer SAIC June 2007  \u2013  January 2011  (3 years 8 months) Sr. Electrical Engineer Lockheed-Martin November 2003  \u2013  May 2007  (3 years 7 months) Sr. Electrical Engineer Lockheed-Martin November 2003  \u2013  May 2007  (3 years 7 months) Technical Staff Member Jet Propulsion Laboratory August 2000  \u2013  September 2003  (3 years 2 months) Technical Staff Member Jet Propulsion Laboratory August 2000  \u2013  September 2003  (3 years 2 months) Sr. Communications Technician Raytheon Polar Services Co. August 2001  \u2013  November 2002  (1 year 4 months) Sr. Communications Technician Raytheon Polar Services Co. August 2001  \u2013  November 2002  (1 year 4 months) Skills DSP FPGA Communication Systems Labview Software Defined Radio Synplify DSP Xilinx System Generator Matlab STK Simulink Security Clearance Network Analyzer Spectrum Analyzer Digital Signal... Verilog VHDL Systems Engineering Digital Signal... RF Testing Sensors PCB design Simulations Xilinx Hardware Test Equipment Algorithms Electrical Engineering Embedded Systems LabVIEW PCB Design See 16+ \u00a0 \u00a0 See less Skills  DSP FPGA Communication Systems Labview Software Defined Radio Synplify DSP Xilinx System Generator Matlab STK Simulink Security Clearance Network Analyzer Spectrum Analyzer Digital Signal... Verilog VHDL Systems Engineering Digital Signal... RF Testing Sensors PCB design Simulations Xilinx Hardware Test Equipment Algorithms Electrical Engineering Embedded Systems LabVIEW PCB Design See 16+ \u00a0 \u00a0 See less DSP FPGA Communication Systems Labview Software Defined Radio Synplify DSP Xilinx System Generator Matlab STK Simulink Security Clearance Network Analyzer Spectrum Analyzer Digital Signal... Verilog VHDL Systems Engineering Digital Signal... RF Testing Sensors PCB design Simulations Xilinx Hardware Test Equipment Algorithms Electrical Engineering Embedded Systems LabVIEW PCB Design See 16+ \u00a0 \u00a0 See less DSP FPGA Communication Systems Labview Software Defined Radio Synplify DSP Xilinx System Generator Matlab STK Simulink Security Clearance Network Analyzer Spectrum Analyzer Digital Signal... Verilog VHDL Systems Engineering Digital Signal... RF Testing Sensors PCB design Simulations Xilinx Hardware Test Equipment Algorithms Electrical Engineering Embedded Systems LabVIEW PCB Design See 16+ \u00a0 \u00a0 See less Education University of Michigan MSEng 1998  \u2013 2000 Michigan Technological University BS 1990  \u2013 1994 University of Michigan MSEng 1998  \u2013 2000 University of Michigan MSEng 1998  \u2013 2000 University of Michigan MSEng 1998  \u2013 2000 Michigan Technological University BS 1990  \u2013 1994 Michigan Technological University BS 1990  \u2013 1994 Michigan Technological University BS 1990  \u2013 1994 ", "Languages German Dutch German Dutch German Dutch Skills ASIC FPGA SoC RTL design Timing Closure Verilog Hardware Architecture Processors Low-power Design Perl Emulation SystemVerilog Xilinx ISE Hardware RTL Design Debugging See 1+ \u00a0 \u00a0 See less Skills  ASIC FPGA SoC RTL design Timing Closure Verilog Hardware Architecture Processors Low-power Design Perl Emulation SystemVerilog Xilinx ISE Hardware RTL Design Debugging See 1+ \u00a0 \u00a0 See less ASIC FPGA SoC RTL design Timing Closure Verilog Hardware Architecture Processors Low-power Design Perl Emulation SystemVerilog Xilinx ISE Hardware RTL Design Debugging See 1+ \u00a0 \u00a0 See less ASIC FPGA SoC RTL design Timing Closure Verilog Hardware Architecture Processors Low-power Design Perl Emulation SystemVerilog Xilinx ISE Hardware RTL Design Debugging See 1+ \u00a0 \u00a0 See less ", "Summary A computer hardware professional with 15+ years of experience in hardware design and verification for high speed and low power systems, able to drive all validation and qualification processes to mass production volumes to successful completion. Wish to continue to learn, and be excited by new technologies \n \n\u2022\tSolid background with microprocessors, FPGA, storage (eMMC/SSD), signal integrity and power integrity,  \n\u2022\tExpertise in digital interfaces: MIPI (CSI/DSI), HDMI/DP, USB2/USB3, I2C/SPI etc, skilled in using lab equipment to perform troubleshooting: oscilloscope, TDR and VNA; and simulation software such as HyperLynx, ADS and Sigrity \n\u2022\tExperienced with implementation of linux-based code in C/C++, python and perl etc \n \nSpecialties: Hardware Design Verification, high speed interfaces Summary A computer hardware professional with 15+ years of experience in hardware design and verification for high speed and low power systems, able to drive all validation and qualification processes to mass production volumes to successful completion. Wish to continue to learn, and be excited by new technologies \n \n\u2022\tSolid background with microprocessors, FPGA, storage (eMMC/SSD), signal integrity and power integrity,  \n\u2022\tExpertise in digital interfaces: MIPI (CSI/DSI), HDMI/DP, USB2/USB3, I2C/SPI etc, skilled in using lab equipment to perform troubleshooting: oscilloscope, TDR and VNA; and simulation software such as HyperLynx, ADS and Sigrity \n\u2022\tExperienced with implementation of linux-based code in C/C++, python and perl etc \n \nSpecialties: Hardware Design Verification, high speed interfaces A computer hardware professional with 15+ years of experience in hardware design and verification for high speed and low power systems, able to drive all validation and qualification processes to mass production volumes to successful completion. Wish to continue to learn, and be excited by new technologies \n \n\u2022\tSolid background with microprocessors, FPGA, storage (eMMC/SSD), signal integrity and power integrity,  \n\u2022\tExpertise in digital interfaces: MIPI (CSI/DSI), HDMI/DP, USB2/USB3, I2C/SPI etc, skilled in using lab equipment to perform troubleshooting: oscilloscope, TDR and VNA; and simulation software such as HyperLynx, ADS and Sigrity \n\u2022\tExperienced with implementation of linux-based code in C/C++, python and perl etc \n \nSpecialties: Hardware Design Verification, high speed interfaces A computer hardware professional with 15+ years of experience in hardware design and verification for high speed and low power systems, able to drive all validation and qualification processes to mass production volumes to successful completion. Wish to continue to learn, and be excited by new technologies \n \n\u2022\tSolid background with microprocessors, FPGA, storage (eMMC/SSD), signal integrity and power integrity,  \n\u2022\tExpertise in digital interfaces: MIPI (CSI/DSI), HDMI/DP, USB2/USB3, I2C/SPI etc, skilled in using lab equipment to perform troubleshooting: oscilloscope, TDR and VNA; and simulation software such as HyperLynx, ADS and Sigrity \n\u2022\tExperienced with implementation of linux-based code in C/C++, python and perl etc \n \nSpecialties: Hardware Design Verification, high speed interfaces Experience Sr. Hardware Engineer Google March 2015  \u2013 Present (6 months) San Francisco Bay Area MS Surface Hardware Engineer Microsoft November 2012  \u2013  March 2015  (2 years 5 months) Redmond, WA Senior Hardware Verification Developer Research In Motion January 2008  \u2013  October 2012  (4 years 10 months) Waterloo Ontario System Design Engineer AMD June 2007  \u2013  January 2008  (8 months) Markham, Ontario Hardware Verification Engineer Molex May 2005  \u2013  June 2007  (2 years 2 months) Waterloo Ontario Sr. Hardware Engineer Google March 2015  \u2013 Present (6 months) San Francisco Bay Area Sr. Hardware Engineer Google March 2015  \u2013 Present (6 months) San Francisco Bay Area MS Surface Hardware Engineer Microsoft November 2012  \u2013  March 2015  (2 years 5 months) Redmond, WA MS Surface Hardware Engineer Microsoft November 2012  \u2013  March 2015  (2 years 5 months) Redmond, WA Senior Hardware Verification Developer Research In Motion January 2008  \u2013  October 2012  (4 years 10 months) Waterloo Ontario Senior Hardware Verification Developer Research In Motion January 2008  \u2013  October 2012  (4 years 10 months) Waterloo Ontario System Design Engineer AMD June 2007  \u2013  January 2008  (8 months) Markham, Ontario System Design Engineer AMD June 2007  \u2013  January 2008  (8 months) Markham, Ontario Hardware Verification Engineer Molex May 2005  \u2013  June 2007  (2 years 2 months) Waterloo Ontario Hardware Verification Engineer Molex May 2005  \u2013  June 2007  (2 years 2 months) Waterloo Ontario Skills High Speed Digital MIPI Electrical Engineering D-phy M-phy Mobile Devices Electronics Hardware... CSI DSI HDMI Compliance Testing Test Automation Testing hardware verification hardware validation Microprocessors Signal Integrity c/c++ programming python FPGA Microcontrollers SI simulation RTL simulation Functional Verification I2C RTOS QNX Linux USB3.0 SDIO UART Schematic Capture ASIC SoC PCIe Digital Circuit Design Test Methodologies Test Cases Regression Testing System Verification hardware software... VHDL Verilog Oscilloscope TDR VNA Agilent PCB design Debugging Hardware Bring-up See 35+ \u00a0 \u00a0 See less Skills  High Speed Digital MIPI Electrical Engineering D-phy M-phy Mobile Devices Electronics Hardware... CSI DSI HDMI Compliance Testing Test Automation Testing hardware verification hardware validation Microprocessors Signal Integrity c/c++ programming python FPGA Microcontrollers SI simulation RTL simulation Functional Verification I2C RTOS QNX Linux USB3.0 SDIO UART Schematic Capture ASIC SoC PCIe Digital Circuit Design Test Methodologies Test Cases Regression Testing System Verification hardware software... VHDL Verilog Oscilloscope TDR VNA Agilent PCB design Debugging Hardware Bring-up See 35+ \u00a0 \u00a0 See less High Speed Digital MIPI Electrical Engineering D-phy M-phy Mobile Devices Electronics Hardware... CSI DSI HDMI Compliance Testing Test Automation Testing hardware verification hardware validation Microprocessors Signal Integrity c/c++ programming python FPGA Microcontrollers SI simulation RTL simulation Functional Verification I2C RTOS QNX Linux USB3.0 SDIO UART Schematic Capture ASIC SoC PCIe Digital Circuit Design Test Methodologies Test Cases Regression Testing System Verification hardware software... VHDL Verilog Oscilloscope TDR VNA Agilent PCB design Debugging Hardware Bring-up See 35+ \u00a0 \u00a0 See less High Speed Digital MIPI Electrical Engineering D-phy M-phy Mobile Devices Electronics Hardware... CSI DSI HDMI Compliance Testing Test Automation Testing hardware verification hardware validation Microprocessors Signal Integrity c/c++ programming python FPGA Microcontrollers SI simulation RTL simulation Functional Verification I2C RTOS QNX Linux USB3.0 SDIO UART Schematic Capture ASIC SoC PCIe Digital Circuit Design Test Methodologies Test Cases Regression Testing System Verification hardware software... VHDL Verilog Oscilloscope TDR VNA Agilent PCB design Debugging Hardware Bring-up See 35+ \u00a0 \u00a0 See less Education University of Windsor Master of Science (M.Sc.),  Electrical & Computer Engineering 2003  \u2013 2005 University of Windsor Master of Science (M.Sc.),  Electrical & Computer Engineering 2003  \u2013 2005 University of Windsor Master of Science (M.Sc.),  Electrical & Computer Engineering 2003  \u2013 2005 University of Windsor Master of Science (M.Sc.),  Electrical & Computer Engineering 2003  \u2013 2005 ", "Experience Sr Hardware System Architect Google January 2014  \u2013 Present (1 year 8 months) Mt View Architecture of future Datacenter Systems including Cloud computing. Principle Engineer Cray Inc. October 1999  \u2013  January 2014  (14 years 4 months) Hardware Architect SGI June 1995  \u2013  September 1999  (4 years 4 months) Sr Hardware System Architect Google January 2014  \u2013 Present (1 year 8 months) Mt View Architecture of future Datacenter Systems including Cloud computing. Sr Hardware System Architect Google January 2014  \u2013 Present (1 year 8 months) Mt View Architecture of future Datacenter Systems including Cloud computing. Principle Engineer Cray Inc. October 1999  \u2013  January 2014  (14 years 4 months) Principle Engineer Cray Inc. October 1999  \u2013  January 2014  (14 years 4 months) Hardware Architect SGI June 1995  \u2013  September 1999  (4 years 4 months) Hardware Architect SGI June 1995  \u2013  September 1999  (4 years 4 months) Skills Skills     Education The Ohio State University Doctor of Philosophy (Ph.D.),  Computer Engineering minor in Computer Science 1989  \u2013 1992 The Ohio State University Doctor of Philosophy (Ph.D.),  Computer Engineering minor in Computer Science 1989  \u2013 1992 The Ohio State University Doctor of Philosophy (Ph.D.),  Computer Engineering minor in Computer Science 1989  \u2013 1992 The Ohio State University Doctor of Philosophy (Ph.D.),  Computer Engineering minor in Computer Science 1989  \u2013 1992 ", "Experience Principal Engineer Juniper Network August 2005  \u2013  July 2014  (9 years) Sunnyvale Member of Technical Staff Raza Microelectronics November 2002  \u2013  August 2005  (2 years 10 months) Member of Technical Staff Nexsi System April 2000  \u2013  April 2002  (2 years 1 month) Sr. Application Engineer Synopsys Inc. November 1996  \u2013  April 2000  (3 years 6 months) Principal Engineer Juniper Network August 2005  \u2013  July 2014  (9 years) Sunnyvale Principal Engineer Juniper Network August 2005  \u2013  July 2014  (9 years) Sunnyvale Member of Technical Staff Raza Microelectronics November 2002  \u2013  August 2005  (2 years 10 months) Member of Technical Staff Raza Microelectronics November 2002  \u2013  August 2005  (2 years 10 months) Member of Technical Staff Nexsi System April 2000  \u2013  April 2002  (2 years 1 month) Member of Technical Staff Nexsi System April 2000  \u2013  April 2002  (2 years 1 month) Sr. Application Engineer Synopsys Inc. November 1996  \u2013  April 2000  (3 years 6 months) Sr. Application Engineer Synopsys Inc. November 1996  \u2013  April 2000  (3 years 6 months) Skills synthesis Static Timing Analysis Timing Closure ASIC Physical Design TCL Perl Processors SoC VLSI Skills  synthesis Static Timing Analysis Timing Closure ASIC Physical Design TCL Perl Processors SoC VLSI synthesis Static Timing Analysis Timing Closure ASIC Physical Design TCL Perl Processors SoC VLSI synthesis Static Timing Analysis Timing Closure ASIC Physical Design TCL Perl Processors SoC VLSI Education University of California, Irvine BSEE,  Electrical Engineering 1991  \u2013 1996 University of California, Irvine BSEE,  Electrical Engineering 1991  \u2013 1996 University of California, Irvine BSEE,  Electrical Engineering 1991  \u2013 1996 University of California, Irvine BSEE,  Electrical Engineering 1991  \u2013 1996 ", "Experience Hardware Design Engineer Google March 2015  \u2013 Present (6 months) Phoenix, Arizona Area Fiber connectivity over mmWave Hardware Engineer Athena Wireless Communications Inc. April 2014  \u2013  March 2015  (1 year) Phoenix, Arizona Area 1 Gbps over 60, 70 and 80 GHz mmWave Electronics Hardware Engineer Dillon Aero Inc May 2012  \u2013  April 2014  (2 years) Phoenix, Arizona Area Sr Hardware Engineer Intel Corporation March 2010  \u2013  May 2012  (2 years 3 months) Application Engineer ON Semiconductor 2002  \u2013  2009  (7 years) Application Engineer ON Semiconductor 2002  \u2013  2009  (7 years) Engineer Precision Power Inc 1985  \u2013  1993  (8 years) Chief Engineer KATT Radio 1982  \u2013  1985  (3 years) Engineer KZZP 1980  \u2013  1982  (2 years) Hardware Design Engineer Google March 2015  \u2013 Present (6 months) Phoenix, Arizona Area Fiber connectivity over mmWave Hardware Design Engineer Google March 2015  \u2013 Present (6 months) Phoenix, Arizona Area Fiber connectivity over mmWave Hardware Engineer Athena Wireless Communications Inc. April 2014  \u2013  March 2015  (1 year) Phoenix, Arizona Area 1 Gbps over 60, 70 and 80 GHz mmWave Hardware Engineer Athena Wireless Communications Inc. April 2014  \u2013  March 2015  (1 year) Phoenix, Arizona Area 1 Gbps over 60, 70 and 80 GHz mmWave Electronics Hardware Engineer Dillon Aero Inc May 2012  \u2013  April 2014  (2 years) Phoenix, Arizona Area Electronics Hardware Engineer Dillon Aero Inc May 2012  \u2013  April 2014  (2 years) Phoenix, Arizona Area Sr Hardware Engineer Intel Corporation March 2010  \u2013  May 2012  (2 years 3 months) Sr Hardware Engineer Intel Corporation March 2010  \u2013  May 2012  (2 years 3 months) Application Engineer ON Semiconductor 2002  \u2013  2009  (7 years) Application Engineer ON Semiconductor 2002  \u2013  2009  (7 years) Application Engineer ON Semiconductor 2002  \u2013  2009  (7 years) Application Engineer ON Semiconductor 2002  \u2013  2009  (7 years) Engineer Precision Power Inc 1985  \u2013  1993  (8 years) Engineer Precision Power Inc 1985  \u2013  1993  (8 years) Chief Engineer KATT Radio 1982  \u2013  1985  (3 years) Chief Engineer KATT Radio 1982  \u2013  1985  (3 years) Engineer KZZP 1980  \u2013  1982  (2 years) Engineer KZZP 1980  \u2013  1982  (2 years) Skills Electronics Semiconductors Analog IC Analog Circuit Design Mixed Signal PCB Design Semiconductor Industry ASIC Circuit Design Skills  Electronics Semiconductors Analog IC Analog Circuit Design Mixed Signal PCB Design Semiconductor Industry ASIC Circuit Design Electronics Semiconductors Analog IC Analog Circuit Design Mixed Signal PCB Design Semiconductor Industry ASIC Circuit Design Electronics Semiconductors Analog IC Analog Circuit Design Mixed Signal PCB Design Semiconductor Industry ASIC Circuit Design Education DeVry University BSEE,  Electronics 1979  \u2013 1983 DeVry University BSEE,  Electronics 1979  \u2013 1983 DeVry University BSEE,  Electronics 1979  \u2013 1983 DeVry University BSEE,  Electronics 1979  \u2013 1983 ", "Experience Sr. Staff Software Engineer Google September 2005  \u2013 Present (10 years) Mountain View, CA Tech lead of major wireless project. CEO Gossett & Gunter, Inc August 2000  \u2013  September 2005  (5 years 2 months) Mountain View, CA Wireless technology. \nAcquired. Principal Engineer SGI April 1994  \u2013  August 1999  (5 years 5 months) Mountain View, CA Architect and designer of Nintendo-64 graphics chip. \nArchitect and designer of V-Pro graphics. Sr. Hardware Engineer Frox, Inc April 1989  \u2013  January 1992  (2 years 10 months) Sunnyvale, CA Designer of digital video and graphics subsystem for Frox's high-end home theater. Hardware Engineer MIPS Technologies September 1985  \u2013  September 1986  (1 year 1 month) Mountain View, CA Designer of MIPS' first floating point co-processor. Staff Research Engineer (CCRMA) Stanford University 1983  \u2013  1985  (2 years) Palo Alto, CA Co-inventor of \"Flexible Sampling Rate Conversion Method\". Hardware Engineer Foonly, Inc. 1980  \u2013  1983  (3 years) Mountain View, CA Architect and designer of Foonly F-5 (PDP-10 clone). Software Engineer Information International, Inc. 1978  \u2013  1979  (1 year) Culver City, CA Inventor of co-planarization algorithm. \nDesigner of Digital Film Printer, used in Tron, Last Star Fighter, and many other films. Sr. Staff Software Engineer Google September 2005  \u2013 Present (10 years) Mountain View, CA Tech lead of major wireless project. Sr. Staff Software Engineer Google September 2005  \u2013 Present (10 years) Mountain View, CA Tech lead of major wireless project. CEO Gossett & Gunter, Inc August 2000  \u2013  September 2005  (5 years 2 months) Mountain View, CA Wireless technology. \nAcquired. CEO Gossett & Gunter, Inc August 2000  \u2013  September 2005  (5 years 2 months) Mountain View, CA Wireless technology. \nAcquired. Principal Engineer SGI April 1994  \u2013  August 1999  (5 years 5 months) Mountain View, CA Architect and designer of Nintendo-64 graphics chip. \nArchitect and designer of V-Pro graphics. Principal Engineer SGI April 1994  \u2013  August 1999  (5 years 5 months) Mountain View, CA Architect and designer of Nintendo-64 graphics chip. \nArchitect and designer of V-Pro graphics. Sr. Hardware Engineer Frox, Inc April 1989  \u2013  January 1992  (2 years 10 months) Sunnyvale, CA Designer of digital video and graphics subsystem for Frox's high-end home theater. Sr. Hardware Engineer Frox, Inc April 1989  \u2013  January 1992  (2 years 10 months) Sunnyvale, CA Designer of digital video and graphics subsystem for Frox's high-end home theater. Hardware Engineer MIPS Technologies September 1985  \u2013  September 1986  (1 year 1 month) Mountain View, CA Designer of MIPS' first floating point co-processor. Hardware Engineer MIPS Technologies September 1985  \u2013  September 1986  (1 year 1 month) Mountain View, CA Designer of MIPS' first floating point co-processor. Staff Research Engineer (CCRMA) Stanford University 1983  \u2013  1985  (2 years) Palo Alto, CA Co-inventor of \"Flexible Sampling Rate Conversion Method\". Staff Research Engineer (CCRMA) Stanford University 1983  \u2013  1985  (2 years) Palo Alto, CA Co-inventor of \"Flexible Sampling Rate Conversion Method\". Hardware Engineer Foonly, Inc. 1980  \u2013  1983  (3 years) Mountain View, CA Architect and designer of Foonly F-5 (PDP-10 clone). Hardware Engineer Foonly, Inc. 1980  \u2013  1983  (3 years) Mountain View, CA Architect and designer of Foonly F-5 (PDP-10 clone). Software Engineer Information International, Inc. 1978  \u2013  1979  (1 year) Culver City, CA Inventor of co-planarization algorithm. \nDesigner of Digital Film Printer, used in Tron, Last Star Fighter, and many other films. Software Engineer Information International, Inc. 1978  \u2013  1979  (1 year) Culver City, CA Inventor of co-planarization algorithm. \nDesigner of Digital Film Printer, used in Tron, Last Star Fighter, and many other films. Skills Computer Science Computer Graphics Digital Audio Digital Video Computer Hardware Wireless Skills  Computer Science Computer Graphics Digital Audio Digital Video Computer Hardware Wireless Computer Science Computer Graphics Digital Audio Digital Video Computer Hardware Wireless Computer Science Computer Graphics Digital Audio Digital Video Computer Hardware Wireless Education MIT SB,  Computer Science MIT SB,  Computer Science MIT SB,  Computer Science MIT SB,  Computer Science ", "Experience Sr. Hardware Engineer Google January 2015  \u2013 Present (8 months) Founder, Optical Engineer and Laser Safety Officer Sierra Photonics, Inc. April 2009  \u2013  January 2015  (5 years 10 months) Livermore, CA Engineering Associate Lawrence Livermore National Laboratory November 1983  \u2013  April 2009  (25 years 6 months) Livermore, CA Ran 'Process Physics/Development Lab' for 5 years (1983-88), using ring dye lasers, pulsed dye lasers (pumped by CW Argon Ion and frequency-doubled pulsed Nd:YAG lasers respectively) and other equipment to measure and characterize spectroscopic data on Uranium and other metals, in support of LLNL's AVLIS Program. Designed, built, and operated a new lab to measure fluorescence lifetime and gain of custom laser dyes developed for the Program. Designed, built, and supported end-of-chain laser/alignment diagnostics in plant prototype \"Dye Corridor\" (where the multi-wavelength high power lasers were housed), later I became Shift Lead Experimenter in that area for a few long duration enrichment 'demos'. \n \nAfter the program's 'acquisition' by USEC, I moved to support programs in what is now the Global Security Directorate. Supported nuclear nonproliferation long-standoff chemical detection programs, 'chem lab on a chip' programs, and finally, optical communications programs while utilizing Zemax optical design (and AutoCAD, and Microsoft Office) software. Optics Technician TRW July 1980  \u2013  November 1983  (3 years 5 months) San Clemente, CA I worked for what was then called 'Defense and Space Systems Group' which was headquartered in Redondo Beach, CA. Apparently jets going into LAX would use the 'TRW' on the main building there as a marker when approaching. \n \nI worked at the Capistrano Test Site just inland from San Clemente, where R&D on large defense chemical laser systems was performed, later termed 'Star Wars'. My job involved aligning the large laser systems (all reflective, unstable resonator laser cavities and beam trains) and installing, operating, and maintaining various diagnostics including (at the time) large unwieldy MWIR InSb cameras, detectors, spectrometers, multi-channel instrumentation magnetic tape reel-to-reel tape decks and chart recorders, etc.. The division/company was later bought by Northrop Grumman, and not many years ago the CTS facility was dismantled. Very interesting place to work! Sr. Hardware Engineer Google January 2015  \u2013 Present (8 months) Sr. Hardware Engineer Google January 2015  \u2013 Present (8 months) Founder, Optical Engineer and Laser Safety Officer Sierra Photonics, Inc. April 2009  \u2013  January 2015  (5 years 10 months) Livermore, CA Founder, Optical Engineer and Laser Safety Officer Sierra Photonics, Inc. April 2009  \u2013  January 2015  (5 years 10 months) Livermore, CA Engineering Associate Lawrence Livermore National Laboratory November 1983  \u2013  April 2009  (25 years 6 months) Livermore, CA Ran 'Process Physics/Development Lab' for 5 years (1983-88), using ring dye lasers, pulsed dye lasers (pumped by CW Argon Ion and frequency-doubled pulsed Nd:YAG lasers respectively) and other equipment to measure and characterize spectroscopic data on Uranium and other metals, in support of LLNL's AVLIS Program. Designed, built, and operated a new lab to measure fluorescence lifetime and gain of custom laser dyes developed for the Program. Designed, built, and supported end-of-chain laser/alignment diagnostics in plant prototype \"Dye Corridor\" (where the multi-wavelength high power lasers were housed), later I became Shift Lead Experimenter in that area for a few long duration enrichment 'demos'. \n \nAfter the program's 'acquisition' by USEC, I moved to support programs in what is now the Global Security Directorate. Supported nuclear nonproliferation long-standoff chemical detection programs, 'chem lab on a chip' programs, and finally, optical communications programs while utilizing Zemax optical design (and AutoCAD, and Microsoft Office) software. Engineering Associate Lawrence Livermore National Laboratory November 1983  \u2013  April 2009  (25 years 6 months) Livermore, CA Ran 'Process Physics/Development Lab' for 5 years (1983-88), using ring dye lasers, pulsed dye lasers (pumped by CW Argon Ion and frequency-doubled pulsed Nd:YAG lasers respectively) and other equipment to measure and characterize spectroscopic data on Uranium and other metals, in support of LLNL's AVLIS Program. Designed, built, and operated a new lab to measure fluorescence lifetime and gain of custom laser dyes developed for the Program. Designed, built, and supported end-of-chain laser/alignment diagnostics in plant prototype \"Dye Corridor\" (where the multi-wavelength high power lasers were housed), later I became Shift Lead Experimenter in that area for a few long duration enrichment 'demos'. \n \nAfter the program's 'acquisition' by USEC, I moved to support programs in what is now the Global Security Directorate. Supported nuclear nonproliferation long-standoff chemical detection programs, 'chem lab on a chip' programs, and finally, optical communications programs while utilizing Zemax optical design (and AutoCAD, and Microsoft Office) software. Optics Technician TRW July 1980  \u2013  November 1983  (3 years 5 months) San Clemente, CA I worked for what was then called 'Defense and Space Systems Group' which was headquartered in Redondo Beach, CA. Apparently jets going into LAX would use the 'TRW' on the main building there as a marker when approaching. \n \nI worked at the Capistrano Test Site just inland from San Clemente, where R&D on large defense chemical laser systems was performed, later termed 'Star Wars'. My job involved aligning the large laser systems (all reflective, unstable resonator laser cavities and beam trains) and installing, operating, and maintaining various diagnostics including (at the time) large unwieldy MWIR InSb cameras, detectors, spectrometers, multi-channel instrumentation magnetic tape reel-to-reel tape decks and chart recorders, etc.. The division/company was later bought by Northrop Grumman, and not many years ago the CTS facility was dismantled. Very interesting place to work! Optics Technician TRW July 1980  \u2013  November 1983  (3 years 5 months) San Clemente, CA I worked for what was then called 'Defense and Space Systems Group' which was headquartered in Redondo Beach, CA. Apparently jets going into LAX would use the 'TRW' on the main building there as a marker when approaching. \n \nI worked at the Capistrano Test Site just inland from San Clemente, where R&D on large defense chemical laser systems was performed, later termed 'Star Wars'. My job involved aligning the large laser systems (all reflective, unstable resonator laser cavities and beam trains) and installing, operating, and maintaining various diagnostics including (at the time) large unwieldy MWIR InSb cameras, detectors, spectrometers, multi-channel instrumentation magnetic tape reel-to-reel tape decks and chart recorders, etc.. The division/company was later bought by Northrop Grumman, and not many years ago the CTS facility was dismantled. Very interesting place to work! Languages   Skills Skills     Education Texas State Technical College Waco Associate of Applied Science Degree,  Laser Electro-Optics Technology 1978  \u2013 1980 Texas State Technical College Waco Associate of Applied Science Degree,  Laser Electro-Optics Technology 1978  \u2013 1980 Texas State Technical College Waco Associate of Applied Science Degree,  Laser Electro-Optics Technology 1978  \u2013 1980 Texas State Technical College Waco Associate of Applied Science Degree,  Laser Electro-Optics Technology 1978  \u2013 1980 Honors & Awards ", "Summary Currently working in Google's Platforms group, which develops hardware for Google's data centers. As Google considers its data centers to be an important competitive advantage, most of the information is highly confidential. \n \nIf you want to join Google and you don't know me, do NOT send me a connection request. I can't help you if I don't know you. You are better off just submitting your resume online. If I do know you, then I will definitely help as much as I can. \n \nPreviously, founded Indra Networks, which developed compression and encryption accelerators for SSDs, backup servers / appliances, Virtual Tape LIbraries (VTLs), Web load balancers, etc. \n \nBefore that, I spent 13 years at Hewlett Packard in hardware R&D. This included extensive experience in graphics, multimedia and system architecture. My present interests are in hardware acceleration of storage and networking applications. \n \nSpecialties: NAND flash for storage, ASIC/FPGA design, hardware acceleration of software algorithms, system architecture Summary Currently working in Google's Platforms group, which develops hardware for Google's data centers. As Google considers its data centers to be an important competitive advantage, most of the information is highly confidential. \n \nIf you want to join Google and you don't know me, do NOT send me a connection request. I can't help you if I don't know you. You are better off just submitting your resume online. If I do know you, then I will definitely help as much as I can. \n \nPreviously, founded Indra Networks, which developed compression and encryption accelerators for SSDs, backup servers / appliances, Virtual Tape LIbraries (VTLs), Web load balancers, etc. \n \nBefore that, I spent 13 years at Hewlett Packard in hardware R&D. This included extensive experience in graphics, multimedia and system architecture. My present interests are in hardware acceleration of storage and networking applications. \n \nSpecialties: NAND flash for storage, ASIC/FPGA design, hardware acceleration of software algorithms, system architecture Currently working in Google's Platforms group, which develops hardware for Google's data centers. As Google considers its data centers to be an important competitive advantage, most of the information is highly confidential. \n \nIf you want to join Google and you don't know me, do NOT send me a connection request. I can't help you if I don't know you. You are better off just submitting your resume online. If I do know you, then I will definitely help as much as I can. \n \nPreviously, founded Indra Networks, which developed compression and encryption accelerators for SSDs, backup servers / appliances, Virtual Tape LIbraries (VTLs), Web load balancers, etc. \n \nBefore that, I spent 13 years at Hewlett Packard in hardware R&D. This included extensive experience in graphics, multimedia and system architecture. My present interests are in hardware acceleration of storage and networking applications. \n \nSpecialties: NAND flash for storage, ASIC/FPGA design, hardware acceleration of software algorithms, system architecture Currently working in Google's Platforms group, which develops hardware for Google's data centers. As Google considers its data centers to be an important competitive advantage, most of the information is highly confidential. \n \nIf you want to join Google and you don't know me, do NOT send me a connection request. I can't help you if I don't know you. You are better off just submitting your resume online. If I do know you, then I will definitely help as much as I can. \n \nPreviously, founded Indra Networks, which developed compression and encryption accelerators for SSDs, backup servers / appliances, Virtual Tape LIbraries (VTLs), Web load balancers, etc. \n \nBefore that, I spent 13 years at Hewlett Packard in hardware R&D. This included extensive experience in graphics, multimedia and system architecture. My present interests are in hardware acceleration of storage and networking applications. \n \nSpecialties: NAND flash for storage, ASIC/FPGA design, hardware acceleration of software algorithms, system architecture Experience Staff Hardware Engineer Google September 2013  \u2013 Present (2 years) Mountain View, CA Architecture and design of hardware products for Google's datacenters. \n \nGoogle's representative on NVM Express organization. CEO / CTO Indra Networks, Inc. August 2012  \u2013  August 2013  (1 year 1 month) Sr. Hardware Engineer Google, Inc. December 2011  \u2013  August 2012  (9 months) Mountain View, CA Architecture and design of hardware infrastructure for Google's datacenters. Founder & CEO Indra Networks January 2001  \u2013  November 2011  (10 years 11 months) President Ascent Software February 1998  \u2013  December 2000  (2 years 11 months) Engineer / Scientist Hewlett Packard Company October 1984  \u2013  January 1998  (13 years 4 months) Staff Hardware Engineer Google September 2013  \u2013 Present (2 years) Mountain View, CA Architecture and design of hardware products for Google's datacenters. \n \nGoogle's representative on NVM Express organization. Staff Hardware Engineer Google September 2013  \u2013 Present (2 years) Mountain View, CA Architecture and design of hardware products for Google's datacenters. \n \nGoogle's representative on NVM Express organization. CEO / CTO Indra Networks, Inc. August 2012  \u2013  August 2013  (1 year 1 month) CEO / CTO Indra Networks, Inc. August 2012  \u2013  August 2013  (1 year 1 month) Sr. Hardware Engineer Google, Inc. December 2011  \u2013  August 2012  (9 months) Mountain View, CA Architecture and design of hardware infrastructure for Google's datacenters. Sr. Hardware Engineer Google, Inc. December 2011  \u2013  August 2012  (9 months) Mountain View, CA Architecture and design of hardware infrastructure for Google's datacenters. Founder & CEO Indra Networks January 2001  \u2013  November 2011  (10 years 11 months) Founder & CEO Indra Networks January 2001  \u2013  November 2011  (10 years 11 months) President Ascent Software February 1998  \u2013  December 2000  (2 years 11 months) President Ascent Software February 1998  \u2013  December 2000  (2 years 11 months) Engineer / Scientist Hewlett Packard Company October 1984  \u2013  January 1998  (13 years 4 months) Engineer / Scientist Hewlett Packard Company October 1984  \u2013  January 1998  (13 years 4 months) Languages Hindi Gujarati Hindi Gujarati Hindi Gujarati Skills System Architecture Hardware Development FPGA Hardware Architecture ASIC Verilog Debugging Device Drivers Skills  System Architecture Hardware Development FPGA Hardware Architecture ASIC Verilog Debugging Device Drivers System Architecture Hardware Development FPGA Hardware Architecture ASIC Verilog Debugging Device Drivers System Architecture Hardware Development FPGA Hardware Architecture ASIC Verilog Debugging Device Drivers Education Stanford University Master of Science,  Electrical Engineering 1988  \u2013 1989 Texas A&M University BSEE,  Electrical Engineering 1981  \u2013 1984 Stanford University Master of Science,  Electrical Engineering 1988  \u2013 1989 Stanford University Master of Science,  Electrical Engineering 1988  \u2013 1989 Stanford University Master of Science,  Electrical Engineering 1988  \u2013 1989 Texas A&M University BSEE,  Electrical Engineering 1981  \u2013 1984 Texas A&M University BSEE,  Electrical Engineering 1981  \u2013 1984 Texas A&M University BSEE,  Electrical Engineering 1981  \u2013 1984 ", "Summary Senior Hardware Engineer in Google's platforms group. Twelve years experience in pre-Silicon microarchitecture validation, specializing in integration. Summary Senior Hardware Engineer in Google's platforms group. Twelve years experience in pre-Silicon microarchitecture validation, specializing in integration. Senior Hardware Engineer in Google's platforms group. Twelve years experience in pre-Silicon microarchitecture validation, specializing in integration. Senior Hardware Engineer in Google's platforms group. Twelve years experience in pre-Silicon microarchitecture validation, specializing in integration. Experience Sr Hardware Engineer Google June 2014  \u2013 Present (1 year 3 months) MTV Tech Lead, Component Design Engineer Intel May 2002  \u2013  June 2014  (12 years 2 months) Hillsboro, OR Senior validation lead responsible for driving random and directed design verification methodologies, validation infrastructure and strategies, test bench development, and test plan execution over 4 generations of flagship microprocessor and SOC designs. \nPrimary compute system virtual team lead, responsible for integration and validation of coherent fabric, caching, memory, graphics and CPU architectures, driving validation activities across a team of 15 technical ICs across several geographies. Research Assistant University of Washington March 2000  \u2013  March 2002  (2 years 1 month) Intel Research Labs (Univ. of Washington branch) \nResearch Assistant on following projects related to ubiquitous computing environments: \n- Contact RF identification system \n- One-Dot-World heterogeneous networking protocols for laboratory tool integration Sr Hardware Engineer Google June 2014  \u2013 Present (1 year 3 months) MTV Sr Hardware Engineer Google June 2014  \u2013 Present (1 year 3 months) MTV Tech Lead, Component Design Engineer Intel May 2002  \u2013  June 2014  (12 years 2 months) Hillsboro, OR Senior validation lead responsible for driving random and directed design verification methodologies, validation infrastructure and strategies, test bench development, and test plan execution over 4 generations of flagship microprocessor and SOC designs. \nPrimary compute system virtual team lead, responsible for integration and validation of coherent fabric, caching, memory, graphics and CPU architectures, driving validation activities across a team of 15 technical ICs across several geographies. Tech Lead, Component Design Engineer Intel May 2002  \u2013  June 2014  (12 years 2 months) Hillsboro, OR Senior validation lead responsible for driving random and directed design verification methodologies, validation infrastructure and strategies, test bench development, and test plan execution over 4 generations of flagship microprocessor and SOC designs. \nPrimary compute system virtual team lead, responsible for integration and validation of coherent fabric, caching, memory, graphics and CPU architectures, driving validation activities across a team of 15 technical ICs across several geographies. Research Assistant University of Washington March 2000  \u2013  March 2002  (2 years 1 month) Intel Research Labs (Univ. of Washington branch) \nResearch Assistant on following projects related to ubiquitous computing environments: \n- Contact RF identification system \n- One-Dot-World heterogeneous networking protocols for laboratory tool integration Research Assistant University of Washington March 2000  \u2013  March 2002  (2 years 1 month) Intel Research Labs (Univ. of Washington branch) \nResearch Assistant on following projects related to ubiquitous computing environments: \n- Contact RF identification system \n- One-Dot-World heterogeneous networking protocols for laboratory tool integration Skills Verilog SoC Computer Architecture RTL design SystemVerilog Debugging Processors Functional Verification FPGA Microprocessors Embedded Systems Perl Logic Design Intel Hardware Architecture Firmware PCIe C DFT Low-power Design RTL coding OVM SVTB Specman e Specman Static Timing Analysis VLSI ASIC Semiconductors Testing Hardware RTL Design See 17+ \u00a0 \u00a0 See less Skills  Verilog SoC Computer Architecture RTL design SystemVerilog Debugging Processors Functional Verification FPGA Microprocessors Embedded Systems Perl Logic Design Intel Hardware Architecture Firmware PCIe C DFT Low-power Design RTL coding OVM SVTB Specman e Specman Static Timing Analysis VLSI ASIC Semiconductors Testing Hardware RTL Design See 17+ \u00a0 \u00a0 See less Verilog SoC Computer Architecture RTL design SystemVerilog Debugging Processors Functional Verification FPGA Microprocessors Embedded Systems Perl Logic Design Intel Hardware Architecture Firmware PCIe C DFT Low-power Design RTL coding OVM SVTB Specman e Specman Static Timing Analysis VLSI ASIC Semiconductors Testing Hardware RTL Design See 17+ \u00a0 \u00a0 See less Verilog SoC Computer Architecture RTL design SystemVerilog Debugging Processors Functional Verification FPGA Microprocessors Embedded Systems Perl Logic Design Intel Hardware Architecture Firmware PCIe C DFT Low-power Design RTL coding OVM SVTB Specman e Specman Static Timing Analysis VLSI ASIC Semiconductors Testing Hardware RTL Design See 17+ \u00a0 \u00a0 See less Education University of Washington BSE,  Computer Engineering 1998  \u2013 2002 Graduated with honors in Computer Engineering, with focus on embedded hardware, digital design, machine organization, and AI. Active in several research projects with CSE and AA department Grad students, professors, and Intel Research Labs, Seattle. Activities and Societies:\u00a0 Phi Theta Kappa ,  Intel Research Labs University of Washington BSE,  Computer Engineering 1998  \u2013 2002 Graduated with honors in Computer Engineering, with focus on embedded hardware, digital design, machine organization, and AI. Active in several research projects with CSE and AA department Grad students, professors, and Intel Research Labs, Seattle. Activities and Societies:\u00a0 Phi Theta Kappa ,  Intel Research Labs University of Washington BSE,  Computer Engineering 1998  \u2013 2002 Graduated with honors in Computer Engineering, with focus on embedded hardware, digital design, machine organization, and AI. Active in several research projects with CSE and AA department Grad students, professors, and Intel Research Labs, Seattle. Activities and Societies:\u00a0 Phi Theta Kappa ,  Intel Research Labs University of Washington BSE,  Computer Engineering 1998  \u2013 2002 Graduated with honors in Computer Engineering, with focus on embedded hardware, digital design, machine organization, and AI. Active in several research projects with CSE and AA department Grad students, professors, and Intel Research Labs, Seattle. Activities and Societies:\u00a0 Phi Theta Kappa ,  Intel Research Labs ", "Experience Sr Hardware Engineer Google 2013  \u2013 Present (2 years) MTV, CA. Sr Hardware Engineer Google 2013  \u2013 Present (2 years) MTV, CA. Sr Hardware Engineer Google 2013  \u2013 Present (2 years) MTV, CA. Skills Distributed Systems Ethernet Embedded Systems High Performance... Device Drivers Network Architecture Scalability Skills  Distributed Systems Ethernet Embedded Systems High Performance... Device Drivers Network Architecture Scalability Distributed Systems Ethernet Embedded Systems High Performance... Device Drivers Network Architecture Scalability Distributed Systems Ethernet Embedded Systems High Performance... Device Drivers Network Architecture Scalability ", "Languages Vietnamese Vietnamese Vietnamese Skills FPGA Debugging Verilog Embedded Systems PCB design ASIC Digital Signal... USB Signal Integrity ModelSim IC Microprocessors Mixed Signal PCIe Xilinx Simulations See 1+ \u00a0 \u00a0 See less Skills  FPGA Debugging Verilog Embedded Systems PCB design ASIC Digital Signal... USB Signal Integrity ModelSim IC Microprocessors Mixed Signal PCIe Xilinx Simulations See 1+ \u00a0 \u00a0 See less FPGA Debugging Verilog Embedded Systems PCB design ASIC Digital Signal... USB Signal Integrity ModelSim IC Microprocessors Mixed Signal PCIe Xilinx Simulations See 1+ \u00a0 \u00a0 See less FPGA Debugging Verilog Embedded Systems PCB design ASIC Digital Signal... USB Signal Integrity ModelSim IC Microprocessors Mixed Signal PCIe Xilinx Simulations See 1+ \u00a0 \u00a0 See less ", "Summary Experienced Reliability Engineer able to lead and contribute significantly to a world-class organization which emphasizes on quality and design for reliability techniques. Proven ability and passion for improving existing product reliability.  \n \nExpertise in reliability techniques includes: \n \n\u2022 Design for Reliability (DFMEA FTA FRACAS Derating Analysis Worst Case Circuit Stress Analysis) \n\u2022 Design Verification Testing \n\u2022 Reliability Statistics \n\u2022 Degradation Analysis \n\u2022 Accelerated Life Testing \n\u2022 HALT/HASS Testing \n\u2022 Predictions \n\u2022 Environmental Testing \n \nExpertise in Quality aspects include \n\u2022Six Sigma \n\u2022DFMEA \n\u2022Continuous Improvement/Kaizen methods \n\u20225S \n\u20228D methodology \n\u2022Design of Experiments (DOE) Specialties:Certified Reliability Engineer (Offered by American Society for Quality), Statistics, Applied Mathematics, Heat Transfer, Theoretical Fluid Dynamics, Quality Summary Experienced Reliability Engineer able to lead and contribute significantly to a world-class organization which emphasizes on quality and design for reliability techniques. Proven ability and passion for improving existing product reliability.  \n \nExpertise in reliability techniques includes: \n \n\u2022 Design for Reliability (DFMEA FTA FRACAS Derating Analysis Worst Case Circuit Stress Analysis) \n\u2022 Design Verification Testing \n\u2022 Reliability Statistics \n\u2022 Degradation Analysis \n\u2022 Accelerated Life Testing \n\u2022 HALT/HASS Testing \n\u2022 Predictions \n\u2022 Environmental Testing \n \nExpertise in Quality aspects include \n\u2022Six Sigma \n\u2022DFMEA \n\u2022Continuous Improvement/Kaizen methods \n\u20225S \n\u20228D methodology \n\u2022Design of Experiments (DOE) Specialties:Certified Reliability Engineer (Offered by American Society for Quality), Statistics, Applied Mathematics, Heat Transfer, Theoretical Fluid Dynamics, Quality Experienced Reliability Engineer able to lead and contribute significantly to a world-class organization which emphasizes on quality and design for reliability techniques. Proven ability and passion for improving existing product reliability.  \n \nExpertise in reliability techniques includes: \n \n\u2022 Design for Reliability (DFMEA FTA FRACAS Derating Analysis Worst Case Circuit Stress Analysis) \n\u2022 Design Verification Testing \n\u2022 Reliability Statistics \n\u2022 Degradation Analysis \n\u2022 Accelerated Life Testing \n\u2022 HALT/HASS Testing \n\u2022 Predictions \n\u2022 Environmental Testing \n \nExpertise in Quality aspects include \n\u2022Six Sigma \n\u2022DFMEA \n\u2022Continuous Improvement/Kaizen methods \n\u20225S \n\u20228D methodology \n\u2022Design of Experiments (DOE) Specialties:Certified Reliability Engineer (Offered by American Society for Quality), Statistics, Applied Mathematics, Heat Transfer, Theoretical Fluid Dynamics, Quality Experienced Reliability Engineer able to lead and contribute significantly to a world-class organization which emphasizes on quality and design for reliability techniques. Proven ability and passion for improving existing product reliability.  \n \nExpertise in reliability techniques includes: \n \n\u2022 Design for Reliability (DFMEA FTA FRACAS Derating Analysis Worst Case Circuit Stress Analysis) \n\u2022 Design Verification Testing \n\u2022 Reliability Statistics \n\u2022 Degradation Analysis \n\u2022 Accelerated Life Testing \n\u2022 HALT/HASS Testing \n\u2022 Predictions \n\u2022 Environmental Testing \n \nExpertise in Quality aspects include \n\u2022Six Sigma \n\u2022DFMEA \n\u2022Continuous Improvement/Kaizen methods \n\u20225S \n\u20228D methodology \n\u2022Design of Experiments (DOE) Specialties:Certified Reliability Engineer (Offered by American Society for Quality), Statistics, Applied Mathematics, Heat Transfer, Theoretical Fluid Dynamics, Quality Experience Sr. Hardware Engineer (Quality and Reliability) Google [X], Google May 2014  \u2013 Present (1 year 4 months) Mountain View, CA Confidential Projects. \n \nHardware Engineer with focus on Quality and Reliability. Hardware Engineer (Quality and Reliability) Google [X] ,Google October 2012  \u2013 Present (2 years 11 months) Mountain View, CA Confidential Projects.Hardware Engineer with focus on Quality and Reliability. Senior Reliability Engineer Abound Solar October 2011  \u2013  July 2012  (10 months) Fort Collins, Colorado Area \u2022 Accelerated Testing-Developed a multi stress test to understand semiconductor degradation. Open Circuit Voltage loss and Max Power parameters were key variables of interest. \n\u2022 Developed a statistical model to account for various geographies for Buss Bar fails, the statistical model was critical in helping the business team plan on inventory \n\u2022 Identified tape joint failures caused due to poor interconnection present at the junction of cross tape and collector tape. Proposed new adhesion type tapes which improved performance significantly validated reliability of new the joints by setting up Thermal tests Reliability Engineer Advanced Energy June 2008  \u2013  October 2011  (3 years 5 months) Fort Collins, Colorado Area \u2022 Developed & conducted Reliability assessment of new conceptual (Prototype) High Frequency generators using RELEX by applying Parts Count methodology  \n\u2022 Successfully proposed a new lead free solder design which was evaluated by a true Design of Experiments \n\u2022 Developed Highly Accelerated Life Tests (HALT) on RF and DC generators to evaluate changes and estimate design margin \n\u2022Proposed a new cold plate design which is based on Entropy Generation Minimization (EGM) principles. (Patent# UA07-093 ) \n\u2022 Developed several Design Failure Modes and Effects Analysis (DFMEA) sheets at system and subsystem levels \n\u2022 Developed Reliability Growth Tests (RGT) which demonstrated confidence in both product reliability (MTBF) and ensured that product reliability is no different from what it was during the alpha phase (alpha exit) \n\u2022Worst Case Circuit Stress Analysis-Using Monte Carlo method/technique performed WCCSA on various printed circuit boards. In addition to this applied derating analysis and ensured all components were within the derated values Research Assistant University of Arizona August 2006  \u2013  August 2008  (2 years 1 month) Developed a new anode flow field for Direct Methanol Fuel Cell. The design is aimed to reduce ill effects of \u2018methanol crossover\u2019 in methanol fuel cells. This design of the anode flow field also helps in uniform distribution of fuel over the electrolyte/membrane and helps in controlled delivery of fuel leading to less wastage of fuel. Teaching Assistant University of Arizona June 2007  \u2013  August 2007  (3 months) Graded and helped students in the following courses- Heating, Ventilation and Air-conditioning, Introduction to Numerical Methods, Introduction to Heat Transfer and Introduction to Engineering Project Engineer Wipro Technologies April 2006  \u2013  August 2006  (5 months) Sr. Hardware Engineer (Quality and Reliability) Google [X], Google May 2014  \u2013 Present (1 year 4 months) Mountain View, CA Confidential Projects. \n \nHardware Engineer with focus on Quality and Reliability. Sr. Hardware Engineer (Quality and Reliability) Google [X], Google May 2014  \u2013 Present (1 year 4 months) Mountain View, CA Confidential Projects. \n \nHardware Engineer with focus on Quality and Reliability. Hardware Engineer (Quality and Reliability) Google [X] ,Google October 2012  \u2013 Present (2 years 11 months) Mountain View, CA Confidential Projects.Hardware Engineer with focus on Quality and Reliability. Hardware Engineer (Quality and Reliability) Google [X] ,Google October 2012  \u2013 Present (2 years 11 months) Mountain View, CA Confidential Projects.Hardware Engineer with focus on Quality and Reliability. Senior Reliability Engineer Abound Solar October 2011  \u2013  July 2012  (10 months) Fort Collins, Colorado Area \u2022 Accelerated Testing-Developed a multi stress test to understand semiconductor degradation. Open Circuit Voltage loss and Max Power parameters were key variables of interest. \n\u2022 Developed a statistical model to account for various geographies for Buss Bar fails, the statistical model was critical in helping the business team plan on inventory \n\u2022 Identified tape joint failures caused due to poor interconnection present at the junction of cross tape and collector tape. Proposed new adhesion type tapes which improved performance significantly validated reliability of new the joints by setting up Thermal tests Senior Reliability Engineer Abound Solar October 2011  \u2013  July 2012  (10 months) Fort Collins, Colorado Area \u2022 Accelerated Testing-Developed a multi stress test to understand semiconductor degradation. Open Circuit Voltage loss and Max Power parameters were key variables of interest. \n\u2022 Developed a statistical model to account for various geographies for Buss Bar fails, the statistical model was critical in helping the business team plan on inventory \n\u2022 Identified tape joint failures caused due to poor interconnection present at the junction of cross tape and collector tape. Proposed new adhesion type tapes which improved performance significantly validated reliability of new the joints by setting up Thermal tests Reliability Engineer Advanced Energy June 2008  \u2013  October 2011  (3 years 5 months) Fort Collins, Colorado Area \u2022 Developed & conducted Reliability assessment of new conceptual (Prototype) High Frequency generators using RELEX by applying Parts Count methodology  \n\u2022 Successfully proposed a new lead free solder design which was evaluated by a true Design of Experiments \n\u2022 Developed Highly Accelerated Life Tests (HALT) on RF and DC generators to evaluate changes and estimate design margin \n\u2022Proposed a new cold plate design which is based on Entropy Generation Minimization (EGM) principles. (Patent# UA07-093 ) \n\u2022 Developed several Design Failure Modes and Effects Analysis (DFMEA) sheets at system and subsystem levels \n\u2022 Developed Reliability Growth Tests (RGT) which demonstrated confidence in both product reliability (MTBF) and ensured that product reliability is no different from what it was during the alpha phase (alpha exit) \n\u2022Worst Case Circuit Stress Analysis-Using Monte Carlo method/technique performed WCCSA on various printed circuit boards. In addition to this applied derating analysis and ensured all components were within the derated values Reliability Engineer Advanced Energy June 2008  \u2013  October 2011  (3 years 5 months) Fort Collins, Colorado Area \u2022 Developed & conducted Reliability assessment of new conceptual (Prototype) High Frequency generators using RELEX by applying Parts Count methodology  \n\u2022 Successfully proposed a new lead free solder design which was evaluated by a true Design of Experiments \n\u2022 Developed Highly Accelerated Life Tests (HALT) on RF and DC generators to evaluate changes and estimate design margin \n\u2022Proposed a new cold plate design which is based on Entropy Generation Minimization (EGM) principles. (Patent# UA07-093 ) \n\u2022 Developed several Design Failure Modes and Effects Analysis (DFMEA) sheets at system and subsystem levels \n\u2022 Developed Reliability Growth Tests (RGT) which demonstrated confidence in both product reliability (MTBF) and ensured that product reliability is no different from what it was during the alpha phase (alpha exit) \n\u2022Worst Case Circuit Stress Analysis-Using Monte Carlo method/technique performed WCCSA on various printed circuit boards. In addition to this applied derating analysis and ensured all components were within the derated values Research Assistant University of Arizona August 2006  \u2013  August 2008  (2 years 1 month) Developed a new anode flow field for Direct Methanol Fuel Cell. The design is aimed to reduce ill effects of \u2018methanol crossover\u2019 in methanol fuel cells. This design of the anode flow field also helps in uniform distribution of fuel over the electrolyte/membrane and helps in controlled delivery of fuel leading to less wastage of fuel. Research Assistant University of Arizona August 2006  \u2013  August 2008  (2 years 1 month) Developed a new anode flow field for Direct Methanol Fuel Cell. The design is aimed to reduce ill effects of \u2018methanol crossover\u2019 in methanol fuel cells. This design of the anode flow field also helps in uniform distribution of fuel over the electrolyte/membrane and helps in controlled delivery of fuel leading to less wastage of fuel. Teaching Assistant University of Arizona June 2007  \u2013  August 2007  (3 months) Graded and helped students in the following courses- Heating, Ventilation and Air-conditioning, Introduction to Numerical Methods, Introduction to Heat Transfer and Introduction to Engineering Teaching Assistant University of Arizona June 2007  \u2013  August 2007  (3 months) Graded and helped students in the following courses- Heating, Ventilation and Air-conditioning, Introduction to Numerical Methods, Introduction to Heat Transfer and Introduction to Engineering Project Engineer Wipro Technologies April 2006  \u2013  August 2006  (5 months) Project Engineer Wipro Technologies April 2006  \u2013  August 2006  (5 months) Skills HALT HASS Burn-in DFMEA Worst Case Analysis FRACAS Monte Carlo Simulation Data Analysis Weibull Analysis ALTA Relex Matlab R SAS Design of Experiments Six Sigma 5S Kaizen 8D Problem Solving Thermal Analysis Fluid Dynamics CFD Accelerated Life Testing Spatial Analysis Applied Probability Time Series Analysis Statistics PCB design Failure Analysis Semiconductors Engineering Simulations Testing PCB Design See 19+ \u00a0 \u00a0 See less Skills  HALT HASS Burn-in DFMEA Worst Case Analysis FRACAS Monte Carlo Simulation Data Analysis Weibull Analysis ALTA Relex Matlab R SAS Design of Experiments Six Sigma 5S Kaizen 8D Problem Solving Thermal Analysis Fluid Dynamics CFD Accelerated Life Testing Spatial Analysis Applied Probability Time Series Analysis Statistics PCB design Failure Analysis Semiconductors Engineering Simulations Testing PCB Design See 19+ \u00a0 \u00a0 See less HALT HASS Burn-in DFMEA Worst Case Analysis FRACAS Monte Carlo Simulation Data Analysis Weibull Analysis ALTA Relex Matlab R SAS Design of Experiments Six Sigma 5S Kaizen 8D Problem Solving Thermal Analysis Fluid Dynamics CFD Accelerated Life Testing Spatial Analysis Applied Probability Time Series Analysis Statistics PCB design Failure Analysis Semiconductors Engineering Simulations Testing PCB Design See 19+ \u00a0 \u00a0 See less HALT HASS Burn-in DFMEA Worst Case Analysis FRACAS Monte Carlo Simulation Data Analysis Weibull Analysis ALTA Relex Matlab R SAS Design of Experiments Six Sigma 5S Kaizen 8D Problem Solving Thermal Analysis Fluid Dynamics CFD Accelerated Life Testing Spatial Analysis Applied Probability Time Series Analysis Statistics PCB design Failure Analysis Semiconductors Engineering Simulations Testing PCB Design See 19+ \u00a0 \u00a0 See less Education Colorado State University Master of Science (M.Sc.),  Statistics 2009  \u2013 2013 University of Arizona Masters,  Mechanical ENGINEERING 2006  \u2013 2008 Graduated patent in Fuel Cells. (UA-08-065) \n \nTechnical Publications: \n \nAnalysis and Optimization of Flow Distribution Channels for Uniform Flow in Fuel Cells \n \nPeiwen Li, Devasubramaniam Coopamah and Nikesh Dhar \n \nASME, Seventh International Conference on Fuel Cell Science, Engineering and Technology \n \n \nDevelopment and Fabrication of Passive DMFCs \n \nPeiwen Li, Nikesh Dhar, Anthony Dumay \n \nASME 2009 Fuel Cell conference \n \n \nDissertation titled \"Development and Characterization of Single Passive Direct Methanol Fuel Cell and Passive Direct Methanol Fuel Cell Stack,\" September 15, 2008. R. V. College of Engineering, Bangalore BS,  Mechanical Engineering 2001  \u2013 2005 Senior-Reliability Six Sigma Project: Worked on a SIX SIGMA project \u201cReduction of Mechanical Noise Rejection in Compact Alternators\u201d in BOSCH Ltd. Activities and Societies:\u00a0 Semi PRO College Band- MRP40\nCARV- Circle of Acting inRVce St.Josephs High School 1999  \u2013 2001 Colorado State University Master of Science (M.Sc.),  Statistics 2009  \u2013 2013 Colorado State University Master of Science (M.Sc.),  Statistics 2009  \u2013 2013 Colorado State University Master of Science (M.Sc.),  Statistics 2009  \u2013 2013 University of Arizona Masters,  Mechanical ENGINEERING 2006  \u2013 2008 Graduated patent in Fuel Cells. (UA-08-065) \n \nTechnical Publications: \n \nAnalysis and Optimization of Flow Distribution Channels for Uniform Flow in Fuel Cells \n \nPeiwen Li, Devasubramaniam Coopamah and Nikesh Dhar \n \nASME, Seventh International Conference on Fuel Cell Science, Engineering and Technology \n \n \nDevelopment and Fabrication of Passive DMFCs \n \nPeiwen Li, Nikesh Dhar, Anthony Dumay \n \nASME 2009 Fuel Cell conference \n \n \nDissertation titled \"Development and Characterization of Single Passive Direct Methanol Fuel Cell and Passive Direct Methanol Fuel Cell Stack,\" September 15, 2008. University of Arizona Masters,  Mechanical ENGINEERING 2006  \u2013 2008 Graduated patent in Fuel Cells. (UA-08-065) \n \nTechnical Publications: \n \nAnalysis and Optimization of Flow Distribution Channels for Uniform Flow in Fuel Cells \n \nPeiwen Li, Devasubramaniam Coopamah and Nikesh Dhar \n \nASME, Seventh International Conference on Fuel Cell Science, Engineering and Technology \n \n \nDevelopment and Fabrication of Passive DMFCs \n \nPeiwen Li, Nikesh Dhar, Anthony Dumay \n \nASME 2009 Fuel Cell conference \n \n \nDissertation titled \"Development and Characterization of Single Passive Direct Methanol Fuel Cell and Passive Direct Methanol Fuel Cell Stack,\" September 15, 2008. University of Arizona Masters,  Mechanical ENGINEERING 2006  \u2013 2008 Graduated patent in Fuel Cells. (UA-08-065) \n \nTechnical Publications: \n \nAnalysis and Optimization of Flow Distribution Channels for Uniform Flow in Fuel Cells \n \nPeiwen Li, Devasubramaniam Coopamah and Nikesh Dhar \n \nASME, Seventh International Conference on Fuel Cell Science, Engineering and Technology \n \n \nDevelopment and Fabrication of Passive DMFCs \n \nPeiwen Li, Nikesh Dhar, Anthony Dumay \n \nASME 2009 Fuel Cell conference \n \n \nDissertation titled \"Development and Characterization of Single Passive Direct Methanol Fuel Cell and Passive Direct Methanol Fuel Cell Stack,\" September 15, 2008. R. V. College of Engineering, Bangalore BS,  Mechanical Engineering 2001  \u2013 2005 Senior-Reliability Six Sigma Project: Worked on a SIX SIGMA project \u201cReduction of Mechanical Noise Rejection in Compact Alternators\u201d in BOSCH Ltd. Activities and Societies:\u00a0 Semi PRO College Band- MRP40\nCARV- Circle of Acting inRVce R. V. College of Engineering, Bangalore BS,  Mechanical Engineering 2001  \u2013 2005 Senior-Reliability Six Sigma Project: Worked on a SIX SIGMA project \u201cReduction of Mechanical Noise Rejection in Compact Alternators\u201d in BOSCH Ltd. Activities and Societies:\u00a0 Semi PRO College Band- MRP40\nCARV- Circle of Acting inRVce R. V. College of Engineering, Bangalore BS,  Mechanical Engineering 2001  \u2013 2005 Senior-Reliability Six Sigma Project: Worked on a SIX SIGMA project \u201cReduction of Mechanical Noise Rejection in Compact Alternators\u201d in BOSCH Ltd. Activities and Societies:\u00a0 Semi PRO College Band- MRP40\nCARV- Circle of Acting inRVce St.Josephs High School 1999  \u2013 2001 St.Josephs High School 1999  \u2013 2001 St.Josephs High School 1999  \u2013 2001 Honors & Awards Additional Honors & Awards Certified Reliability Engineer offered by ASQ. \n \nCertificate in Applied Statistics offered by Colorado State University Additional Honors & Awards Certified Reliability Engineer offered by ASQ. \n \nCertificate in Applied Statistics offered by Colorado State University Additional Honors & Awards Certified Reliability Engineer offered by ASQ. \n \nCertificate in Applied Statistics offered by Colorado State University Additional Honors & Awards Certified Reliability Engineer offered by ASQ. \n \nCertificate in Applied Statistics offered by Colorado State University "]}