

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Wed Feb 21 04:31:15 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        gcn_fpga_hls
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.45|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                           |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                   |      ?|      ?|         ?|          -|          -|    85|    no    |
        | + memset_node_out_bram    |    543|    543|        17|          -|          -|    32|    no    |
        |  ++ memset_node_out_bram  |     15|     15|         1|          -|          -|    16|    no    |
        | + Loop 1.2                |      ?|      ?|         ?|          -|          -|    85|    no    |
        |  ++ Loop 1.2.1            |  45920|  45920|      1435|          -|          -|    32|    no    |
        |   +++ Loop 1.2.1.1        |   1433|   1433|         1|          -|          -|  1433|    no    |
        |  ++ Loop 1.2.2            |      ?|      ?|        10|          -|          -|     ?|    no    |
        | + Loop 1.3                |   1088|   1088|        34|          -|          -|    32|    no    |
        |  ++ Loop 1.3.1            |     32|     32|         2|          -|          -|    16|    no    |
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	4  / (!tmp_2)
	3  / (tmp_2 & !tmp_3)
	5  / (tmp_2 & tmp_3)
5 --> 
	6  / (!exitcond2)
	19  / (exitcond2)
6 --> 
	8  / (exitcond4)
	7  / (!exitcond4)
7 --> 
	7  / (!exitcond5)
	6  / (exitcond5)
8 --> 
	9  / true
9 --> 
	10  / (!exitcond6)
	5  / (exitcond6)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	9  / true
19 --> 
	20  / (!exitcond3)
	2  / (exitcond3)
20 --> 
	21  / (!exitcond)
	19  / (exitcond)
21 --> 
	20  / true
* FSM state operations: 

 <State 1>: 0.89ns
ST_1: StgValue_22 (8)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(float* %node_out_strm_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str44, [1 x i8]* @p_str45, [1 x i8]* @p_str46, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str47, [1 x i8]* @p_str48)

ST_1: StgValue_23 (9)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i64* %metadata_strm_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str37, i32 0, i32 0, [1 x i8]* @p_str38, [1 x i8]* @p_str39, [1 x i8]* @p_str40, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str41, [1 x i8]* @p_str42)

ST_1: StgValue_24 (10)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(float* %edge_strm_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str31, i32 0, i32 0, [1 x i8]* @p_str32, [1 x i8]* @p_str33, [1 x i8]* @p_str34, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str35, [1 x i8]* @p_str36)

ST_1: StgValue_25 (11)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i12* %edge_strm_V_dst_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str26, [1 x i8]* @p_str27, [1 x i8]* @p_str28, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str29, [1 x i8]* @p_str30)

ST_1: StgValue_26 (12)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i12* %edge_strm_V_src_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str20, [1 x i8]* @p_str21, [1 x i8]* @p_str22, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str23, [1 x i8]* @p_str24)

ST_1: StgValue_27 (13)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(float* %node_in_strm_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str15, [1 x i8]* @p_str16, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str17, [1 x i8]* @p_str18)

ST_1: StgValue_28 (14)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %node_in_strm_V), !map !46

ST_1: StgValue_29 (15)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i12* %edge_strm_V_src_V), !map !52

ST_1: StgValue_30 (16)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i12* %edge_strm_V_dst_V), !map !56

ST_1: StgValue_31 (17)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(float* %edge_strm_V_c), !map !60

ST_1: StgValue_32 (18)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i64* %metadata_strm_V), !map !64

ST_1: StgValue_33 (19)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(float* %node_out_strm_V), !map !68

ST_1: StgValue_34 (20)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap([22928 x float]* %wt), !map !72

ST_1: StgValue_35 (21)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind

ST_1: node_in_bram (22)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:6
:14  %node_in_bram = alloca [45856 x float], align 4

ST_1: node_in_bram_addr (23)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:18
:15  %node_in_bram_addr = getelementptr [45856 x float]* %node_in_bram, i64 0, i64 0

ST_1: node_out_bram (24)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:8
:16  %node_out_bram = alloca [512 x float], align 4

ST_1: StgValue_39 (25)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface([22928 x float]* %wt, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 22928, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_40 (26)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecMemCore([22928 x float]* %wt, [1 x i8]* @p_str1, [7 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_41 (27)  [1/1] 0.89ns  loc: gcn_fpga_hls/src/top.cpp:7
:19  br label %.loopexit


 <State 2>: 1.28ns
ST_2: dst (29)  [1/1] 0.00ns
.loopexit:0  %dst = phi i7 [ 0, %0 ], [ %dst_1, %.loopexit.loopexit ]

ST_2: exitcond1 (30)  [1/1] 1.28ns  loc: gcn_fpga_hls/src/top.cpp:7
.loopexit:1  %exitcond1 = icmp eq i7 %dst, -43

ST_2: empty (31)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 85, i64 85, i64 85)

ST_2: dst_1 (32)  [1/1] 1.24ns  loc: gcn_fpga_hls/src/top.cpp:7
.loopexit:3  %dst_1 = add i7 %dst, 1

ST_2: StgValue_46 (33)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:7
.loopexit:4  br i1 %exitcond1, label %6, label %meminst.preheader

ST_2: StgValue_47 (35)  [1/1] 0.89ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst.preheader:0  br label %meminst

ST_2: StgValue_48 (146)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:27
:0  ret void


 <State 3>: 1.24ns
ST_3: invdar (37)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst:0  %invdar = phi i5 [ %indvarinc, %meminst23 ], [ 0, %meminst.preheader ]

ST_3: indvarinc (38)  [1/1] 1.24ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst:1  %indvarinc = add i5 %invdar, 1

ST_3: empty_6 (39)  [1/1] 0.00ns
meminst:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: StgValue_52 (40)  [1/1] 0.89ns
meminst:3  br label %meminst24


 <State 4>: 2.05ns
ST_4: invdar1 (42)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst24:0  %invdar1 = phi i4 [ 0, %meminst ], [ %indvarinc1, %meminst24 ]

ST_4: indvarinc1 (43)  [1/1] 0.43ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst24:1  %indvarinc1 = add i4 %invdar1, 1

ST_4: tmp (44)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst24:2  %tmp = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %invdar, i4 %invdar1)

ST_4: tmp_1 (45)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst24:3  %tmp_1 = zext i9 %tmp to i64

ST_4: node_out_bram_addr (46)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst24:4  %node_out_bram_addr = getelementptr [512 x float]* %node_out_bram, i64 0, i64 %tmp_1

ST_4: StgValue_58 (47)  [1/1] 2.05ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst24:5  store float 0.000000e+00, float* %node_out_bram_addr, align 4

ST_4: tmp_2 (48)  [1/1] 1.11ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst24:6  %tmp_2 = icmp eq i4 %invdar1, -1

ST_4: empty_7 (49)  [1/1] 0.00ns
meminst24:7  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_node_out_bram) nounwind

ST_4: empty_8 (50)  [1/1] 0.00ns
meminst24:8  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_62 (51)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst24:9  br i1 %tmp_2, label %meminst23, label %meminst24

ST_4: tmp_3 (53)  [1/1] 1.17ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst23:0  %tmp_3 = icmp eq i5 %invdar, -1

ST_4: empty_9 (54)  [1/1] 0.00ns
meminst23:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_node_out_bram) nounwind

ST_4: StgValue_65 (55)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst23:2  br i1 %tmp_3, label %.preheader27.preheader, label %meminst

ST_4: StgValue_66 (57)  [1/1] 0.89ns  loc: gcn_fpga_hls/src/top.cpp:9
.preheader27.preheader:0  br label %.preheader27


 <State 5>: 1.28ns
ST_5: src (59)  [1/1] 0.00ns
.preheader27:0  %src = phi i7 [ %src_1, %.preheader27.loopexit ], [ 0, %.preheader27.preheader ]

ST_5: exitcond2 (60)  [1/1] 1.28ns  loc: gcn_fpga_hls/src/top.cpp:9
.preheader27:1  %exitcond2 = icmp eq i7 %src, -43

ST_5: empty_10 (61)  [1/1] 0.00ns
.preheader27:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 85, i64 85, i64 85)

ST_5: src_1 (62)  [1/1] 1.24ns  loc: gcn_fpga_hls/src/top.cpp:9
.preheader27:3  %src_1 = add i7 %src, 1

ST_5: StgValue_71 (63)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:9
.preheader27:4  br i1 %exitcond2, label %.preheader20.preheader, label %.preheader22.preheader

ST_5: StgValue_72 (65)  [1/1] 0.89ns
.preheader22.preheader:0  br label %.preheader22

ST_5: StgValue_73 (116)  [1/1] 0.89ns  loc: gcn_fpga_hls/src/top.cpp:21
.preheader20.preheader:0  br label %.preheader20


 <State 6>: 2.05ns
ST_6: row (67)  [1/1] 0.00ns
.preheader22:0  %row = phi i6 [ %row_2, %.preheader22.loopexit ], [ 0, %.preheader22.preheader ]

ST_6: phi_mul (68)  [1/1] 0.00ns
.preheader22:1  %phi_mul = phi i16 [ %next_mul, %.preheader22.loopexit ], [ 0, %.preheader22.preheader ]

ST_6: next_mul (69)  [1/1] 1.36ns
.preheader22:2  %next_mul = add i16 %phi_mul, 1433

ST_6: exitcond4 (70)  [1/1] 1.22ns  loc: gcn_fpga_hls/src/top.cpp:10
.preheader22:3  %exitcond4 = icmp eq i6 %row, -32

ST_6: empty_11 (71)  [1/1] 0.00ns
.preheader22:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_6: row_2 (72)  [1/1] 1.24ns  loc: gcn_fpga_hls/src/top.cpp:10
.preheader22:5  %row_2 = add i6 %row, 1

ST_6: StgValue_80 (73)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:10
.preheader22:6  br i1 %exitcond4, label %2, label %.preheader21.preheader

ST_6: StgValue_81 (75)  [1/1] 0.89ns  loc: gcn_fpga_hls/src/top.cpp:11
.preheader21.preheader:0  br label %.preheader21

ST_6: node_in_bram_load (94)  [2/2] 2.05ns  loc: gcn_fpga_hls/src/top.cpp:18
:1  %node_in_bram_load = load float* %node_in_bram_addr, align 16


 <State 7>: 3.41ns
ST_7: col (77)  [1/1] 0.00ns
.preheader21:0  %col = phi i11 [ %col_2, %1 ], [ 0, %.preheader21.preheader ]

ST_7: exitcond5 (78)  [1/1] 1.31ns  loc: gcn_fpga_hls/src/top.cpp:11
.preheader21:1  %exitcond5 = icmp eq i11 %col, -615

ST_7: empty_12 (79)  [1/1] 0.00ns
.preheader21:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1433, i64 1433, i64 1433)

ST_7: col_2 (80)  [1/1] 1.30ns  loc: gcn_fpga_hls/src/top.cpp:11
.preheader21:3  %col_2 = add i11 %col, 1

ST_7: StgValue_87 (81)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:11
.preheader21:4  br i1 %exitcond5, label %.preheader22.loopexit, label %1

ST_7: tmp_12 (83)  [1/1] 1.00ns  loc: gcn_fpga_hls/src/top.cpp:12
:0  %tmp_12 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %node_in_strm_V)

ST_7: tmp_10_cast (84)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:12
:1  %tmp_10_cast = zext i11 %col to i16

ST_7: tmp_13 (85)  [1/1] 1.36ns  loc: gcn_fpga_hls/src/top.cpp:12
:2  %tmp_13 = add i16 %phi_mul, %tmp_10_cast

ST_7: tmp_20_cast (86)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:12
:3  %tmp_20_cast = zext i16 %tmp_13 to i64

ST_7: node_in_bram_addr_1 (87)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:12
:4  %node_in_bram_addr_1 = getelementptr [45856 x float]* %node_in_bram, i64 0, i64 %tmp_20_cast

ST_7: StgValue_93 (88)  [1/1] 2.05ns  loc: gcn_fpga_hls/src/top.cpp:12
:5  store float %tmp_12, float* %node_in_bram_addr_1, align 4

ST_7: StgValue_94 (89)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:11
:6  br label %.preheader21

ST_7: StgValue_95 (91)  [1/1] 0.00ns
.preheader22.loopexit:0  br label %.preheader22


 <State 8>: 2.05ns
ST_8: tmp_4 (93)  [1/1] 1.00ns  loc: gcn_fpga_hls/src/top.cpp:15
:0  %tmp_4 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %metadata_strm_V)

ST_8: node_in_bram_load (94)  [1/2] 2.05ns  loc: gcn_fpga_hls/src/top.cpp:18
:1  %node_in_bram_load = load float* %node_in_bram_addr, align 16

ST_8: tmp_s (95)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:15
:2  %tmp_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_4, i32 32, i32 63)

ST_8: StgValue_99 (96)  [1/1] 0.89ns  loc: gcn_fpga_hls/src/top.cpp:16
:3  br label %3


 <State 9>: 1.60ns
ST_9: i (98)  [1/1] 0.00ns
:0  %i = phi i32 [ 0, %2 ], [ %i_1, %4 ]

ST_9: exitcond6 (99)  [1/1] 1.50ns  loc: gcn_fpga_hls/src/top.cpp:16
:1  %exitcond6 = icmp eq i32 %i, %tmp_s

ST_9: i_1 (100)  [1/1] 1.60ns  loc: gcn_fpga_hls/src/top.cpp:16
:2  %i_1 = add nsw i32 %i, 1

ST_9: StgValue_103 (101)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:16
:3  br i1 %exitcond6, label %.preheader27.loopexit, label %4

ST_9: empty_13 (103)  [1/1] 1.00ns  loc: gcn_fpga_hls/src/top.cpp:17
:0  %empty_13 = call { i12, i12, float } @_ssdm_op_Read.ap_fifo.volatile.i12P.i12P.floatP(i12* %edge_strm_V_src_V, i12* %edge_strm_V_dst_V, float* %edge_strm_V_c)

ST_9: tmp_dst_V (104)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:17
:1  %tmp_dst_V = extractvalue { i12, i12, float } %empty_13, 1

ST_9: tmp_c (105)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:17
:2  %tmp_c = extractvalue { i12, i12, float } %empty_13, 2

ST_9: tmp_9 (107)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:17
:4  %tmp_9 = trunc i12 %tmp_dst_V to i5

ST_9: StgValue_108 (114)  [1/1] 0.00ns
.preheader27.loopexit:0  br label %.preheader27


 <State 10>: 3.45ns
ST_10: tmp_8 (106)  [8/8] 3.45ns  loc: gcn_fpga_hls/src/top.cpp:18
:3  %tmp_8 = fadd float %tmp_c, %node_in_bram_load


 <State 11>: 3.45ns
ST_11: tmp_8 (106)  [7/8] 3.45ns  loc: gcn_fpga_hls/src/top.cpp:18
:3  %tmp_8 = fadd float %tmp_c, %node_in_bram_load


 <State 12>: 3.45ns
ST_12: tmp_8 (106)  [6/8] 3.45ns  loc: gcn_fpga_hls/src/top.cpp:18
:3  %tmp_8 = fadd float %tmp_c, %node_in_bram_load


 <State 13>: 3.45ns
ST_13: tmp_8 (106)  [5/8] 3.45ns  loc: gcn_fpga_hls/src/top.cpp:18
:3  %tmp_8 = fadd float %tmp_c, %node_in_bram_load


 <State 14>: 3.45ns
ST_14: tmp_8 (106)  [4/8] 3.45ns  loc: gcn_fpga_hls/src/top.cpp:18
:3  %tmp_8 = fadd float %tmp_c, %node_in_bram_load


 <State 15>: 3.45ns
ST_15: tmp_8 (106)  [3/8] 3.45ns  loc: gcn_fpga_hls/src/top.cpp:18
:3  %tmp_8 = fadd float %tmp_c, %node_in_bram_load


 <State 16>: 3.45ns
ST_16: tmp_8 (106)  [2/8] 3.45ns  loc: gcn_fpga_hls/src/top.cpp:18
:3  %tmp_8 = fadd float %tmp_c, %node_in_bram_load


 <State 17>: 3.45ns
ST_17: tmp_8 (106)  [1/8] 3.45ns  loc: gcn_fpga_hls/src/top.cpp:18
:3  %tmp_8 = fadd float %tmp_c, %node_in_bram_load


 <State 18>: 2.05ns
ST_18: tmp_10 (108)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:17
:5  %tmp_10 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_9, i4 0)

ST_18: tmp_11 (109)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:18
:6  %tmp_11 = zext i9 %tmp_10 to i64

ST_18: node_out_bram_addr_2 (110)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:18
:7  %node_out_bram_addr_2 = getelementptr [512 x float]* %node_out_bram, i64 0, i64 %tmp_11

ST_18: StgValue_120 (111)  [1/1] 2.05ns  loc: gcn_fpga_hls/src/top.cpp:18
:8  store float %tmp_8, float* %node_out_bram_addr_2, align 16

ST_18: StgValue_121 (112)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:16
:9  br label %3


 <State 19>: 1.24ns
ST_19: row1 (118)  [1/1] 0.00ns
.preheader20:0  %row1 = phi i6 [ %row_1, %.preheader20.loopexit ], [ 0, %.preheader20.preheader ]

ST_19: exitcond3 (119)  [1/1] 1.22ns  loc: gcn_fpga_hls/src/top.cpp:21
.preheader20:1  %exitcond3 = icmp eq i6 %row1, -32

ST_19: empty_14 (120)  [1/1] 0.00ns
.preheader20:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_19: row_1 (121)  [1/1] 1.24ns  loc: gcn_fpga_hls/src/top.cpp:21
.preheader20:3  %row_1 = add i6 %row1, 1

ST_19: StgValue_126 (122)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:21
.preheader20:4  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader.preheader

ST_19: tmp_5 (124)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:21
.preheader.preheader:0  %tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %row1, i4 0)

ST_19: tmp_9_cast (125)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:22
.preheader.preheader:1  %tmp_9_cast = zext i10 %tmp_5 to i11

ST_19: StgValue_129 (126)  [1/1] 0.89ns  loc: gcn_fpga_hls/src/top.cpp:22
.preheader.preheader:2  br label %.preheader

ST_19: StgValue_130 (144)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 20>: 3.35ns
ST_20: col2 (128)  [1/1] 0.00ns
.preheader:0  %col2 = phi i5 [ %col_1, %5 ], [ 0, %.preheader.preheader ]

ST_20: exitcond (129)  [1/1] 1.17ns  loc: gcn_fpga_hls/src/top.cpp:22
.preheader:1  %exitcond = icmp eq i5 %col2, -16

ST_20: empty_15 (130)  [1/1] 0.00ns
.preheader:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_20: col_1 (131)  [1/1] 1.24ns  loc: gcn_fpga_hls/src/top.cpp:22
.preheader:3  %col_1 = add i5 %col2, 1

ST_20: StgValue_135 (132)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:22
.preheader:4  br i1 %exitcond, label %.preheader20.loopexit, label %5

ST_20: tmp_cast (134)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:23
:0  %tmp_cast = zext i5 %col2 to i11

ST_20: tmp_6 (135)  [1/1] 1.30ns  loc: gcn_fpga_hls/src/top.cpp:23
:1  %tmp_6 = add i11 %tmp_9_cast, %tmp_cast

ST_20: tmp_15_cast (136)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:23
:2  %tmp_15_cast = zext i11 %tmp_6 to i64

ST_20: node_out_bram_addr_1 (137)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:23
:3  %node_out_bram_addr_1 = getelementptr [512 x float]* %node_out_bram, i64 0, i64 %tmp_15_cast

ST_20: tmp_7 (138)  [2/2] 2.05ns  loc: gcn_fpga_hls/src/top.cpp:23
:4  %tmp_7 = load float* %node_out_bram_addr_1, align 4

ST_20: StgValue_141 (142)  [1/1] 0.00ns
.preheader20.loopexit:0  br label %.preheader20


 <State 21>: 3.05ns
ST_21: tmp_7 (138)  [1/2] 2.05ns  loc: gcn_fpga_hls/src/top.cpp:23
:4  %tmp_7 = load float* %node_out_bram_addr_1, align 4

ST_21: StgValue_143 (139)  [1/1] 1.00ns  loc: gcn_fpga_hls/src/top.cpp:23
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %node_out_strm_V, float %tmp_7)

ST_21: StgValue_144 (140)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:22
:6  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 0.892ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dst') with incoming values : ('dst', gcn_fpga_hls/src/top.cpp:7) [29]  (0.892 ns)

 <State 2>: 1.28ns
The critical path consists of the following:
	'phi' operation ('dst') with incoming values : ('dst', gcn_fpga_hls/src/top.cpp:7) [29]  (0 ns)
	'icmp' operation ('exitcond1', gcn_fpga_hls/src/top.cpp:7) [30]  (1.28 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'phi' operation ('invdar', gcn_fpga_hls/src/top.cpp:8) with incoming values : ('indvarinc', gcn_fpga_hls/src/top.cpp:8) [37]  (0 ns)
	'add' operation ('indvarinc', gcn_fpga_hls/src/top.cpp:8) [38]  (1.24 ns)

 <State 4>: 2.05ns
The critical path consists of the following:
	'phi' operation ('invdar1', gcn_fpga_hls/src/top.cpp:8) with incoming values : ('indvarinc1', gcn_fpga_hls/src/top.cpp:8) [42]  (0 ns)
	'getelementptr' operation ('node_out_bram_addr', gcn_fpga_hls/src/top.cpp:8) [46]  (0 ns)
	'store' operation (gcn_fpga_hls/src/top.cpp:8) of constant 0 on array 'node_out_bram', gcn_fpga_hls/src/top.cpp:8 [47]  (2.05 ns)

 <State 5>: 1.28ns
The critical path consists of the following:
	'phi' operation ('src') with incoming values : ('src', gcn_fpga_hls/src/top.cpp:9) [59]  (0 ns)
	'icmp' operation ('exitcond2', gcn_fpga_hls/src/top.cpp:9) [60]  (1.28 ns)

 <State 6>: 2.05ns
The critical path consists of the following:
	'load' operation ('node_in_bram_load', gcn_fpga_hls/src/top.cpp:18) on array 'node_in_bram', gcn_fpga_hls/src/top.cpp:6 [94]  (2.05 ns)

 <State 7>: 3.41ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', gcn_fpga_hls/src/top.cpp:11) [77]  (0 ns)
	'add' operation ('tmp_13', gcn_fpga_hls/src/top.cpp:12) [85]  (1.36 ns)
	'getelementptr' operation ('node_in_bram_addr_1', gcn_fpga_hls/src/top.cpp:12) [87]  (0 ns)
	'store' operation (gcn_fpga_hls/src/top.cpp:12) of variable 'tmp', gcn_fpga_hls/src/top.cpp:12 on array 'node_in_bram', gcn_fpga_hls/src/top.cpp:6 [88]  (2.05 ns)

 <State 8>: 2.05ns
The critical path consists of the following:
	'load' operation ('node_in_bram_load', gcn_fpga_hls/src/top.cpp:18) on array 'node_in_bram', gcn_fpga_hls/src/top.cpp:6 [94]  (2.05 ns)

 <State 9>: 1.6ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', gcn_fpga_hls/src/top.cpp:16) [98]  (0 ns)
	'add' operation ('i', gcn_fpga_hls/src/top.cpp:16) [100]  (1.6 ns)

 <State 10>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', gcn_fpga_hls/src/top.cpp:18) [106]  (3.45 ns)

 <State 11>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', gcn_fpga_hls/src/top.cpp:18) [106]  (3.45 ns)

 <State 12>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', gcn_fpga_hls/src/top.cpp:18) [106]  (3.45 ns)

 <State 13>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', gcn_fpga_hls/src/top.cpp:18) [106]  (3.45 ns)

 <State 14>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', gcn_fpga_hls/src/top.cpp:18) [106]  (3.45 ns)

 <State 15>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', gcn_fpga_hls/src/top.cpp:18) [106]  (3.45 ns)

 <State 16>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', gcn_fpga_hls/src/top.cpp:18) [106]  (3.45 ns)

 <State 17>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', gcn_fpga_hls/src/top.cpp:18) [106]  (3.45 ns)

 <State 18>: 2.05ns
The critical path consists of the following:
	'getelementptr' operation ('node_out_bram_addr_2', gcn_fpga_hls/src/top.cpp:18) [110]  (0 ns)
	'store' operation (gcn_fpga_hls/src/top.cpp:18) of variable 'tmp_8', gcn_fpga_hls/src/top.cpp:18 on array 'node_out_bram', gcn_fpga_hls/src/top.cpp:8 [111]  (2.05 ns)

 <State 19>: 1.24ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('row', gcn_fpga_hls/src/top.cpp:21) [118]  (0 ns)
	'add' operation ('row', gcn_fpga_hls/src/top.cpp:21) [121]  (1.24 ns)

 <State 20>: 3.35ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', gcn_fpga_hls/src/top.cpp:22) [128]  (0 ns)
	'add' operation ('tmp_6', gcn_fpga_hls/src/top.cpp:23) [135]  (1.3 ns)
	'getelementptr' operation ('din', gcn_fpga_hls/src/top.cpp:23) [137]  (0 ns)
	'load' operation ('tmp', gcn_fpga_hls/src/top.cpp:23) on array 'node_out_bram', gcn_fpga_hls/src/top.cpp:8 [138]  (2.05 ns)

 <State 21>: 3.05ns
The critical path consists of the following:
	'load' operation ('tmp', gcn_fpga_hls/src/top.cpp:23) on array 'node_out_bram', gcn_fpga_hls/src/top.cpp:8 [138]  (2.05 ns)
	fifo write on port 'node_out_strm_V' (gcn_fpga_hls/src/top.cpp:23) [139]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
