// Seed: 240530035
`timescale 1ps / 1ps
module module_0 (
    output reg   id_0,
    input  logic id_1,
    input  logic id_2,
    input  logic id_3
    , id_5,
    input  logic id_4
);
  always @(posedge id_3 or posedge id_1) begin
    id_0 <= ~id_5[1];
  end
endmodule
