#!/bin/sh

# cleanup
rm -rf ob_dirs
rm -f rom.vcd

# run verilator to translate Verilog into C++, including C++ test bench
verilator -Wall --cc --trace rom.sv --exe rom_tb.cpp

# build C++ project via make automatically generated by Verilator
make -j -C obj_dir/ -f Vrom.mk Vrom

# run executable simulation file
obj_dir/Vrom

# open waveform in gtkwave
gtkwave rom.vcd