{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570303240618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570303240628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 13:20:40 2019 " "Processing started: Sat Oct 05 13:20:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570303240628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570303240628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Design1_top -c Design1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Design1_top -c Design1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570303240628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570303241566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570303241566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570303253271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570303253271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/led_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/led_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_switch " "Found entity 1: led_switch" {  } { { "../Source/led_switch.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/led_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570303253278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570303253278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/design1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/design1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_top " "Found entity 1: Design1_top" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570303253286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570303253286 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display sevenseg.v(16) " "Verilog HDL Procedural Assignment error at sevenseg.v(16): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevenseg.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1570303253287 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display sevenseg.v(17) " "Verilog HDL Procedural Assignment error at sevenseg.v(17): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevenseg.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1570303253287 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display sevenseg.v(18) " "Verilog HDL Procedural Assignment error at sevenseg.v(18): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevenseg.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1570303253287 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display sevenseg.v(19) " "Verilog HDL Procedural Assignment error at sevenseg.v(19): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevenseg.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1570303253287 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display sevenseg.v(20) " "Verilog HDL Procedural Assignment error at sevenseg.v(20): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevenseg.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1570303253287 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display sevenseg.v(21) " "Verilog HDL Procedural Assignment error at sevenseg.v(21): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevenseg.v" 21 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1570303253287 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display sevenseg.v(22) " "Verilog HDL Procedural Assignment error at sevenseg.v(22): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevenseg.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1570303253287 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display sevenseg.v(23) " "Verilog HDL Procedural Assignment error at sevenseg.v(23): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevenseg.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1570303253287 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display sevenseg.v(24) " "Verilog HDL Procedural Assignment error at sevenseg.v(24): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevenseg.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1570303253287 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display sevenseg.v(25) " "Verilog HDL Procedural Assignment error at sevenseg.v(25): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevenseg.v" 25 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1570303253287 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display sevenseg.v(26) " "Verilog HDL Procedural Assignment error at sevenseg.v(26): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevenseg.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1570303253287 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570303253404 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 05 13:20:53 2019 " "Processing ended: Sat Oct 05 13:20:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570303253404 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570303253404 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570303253404 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570303253404 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570303254135 ""}
