--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "hit1" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.296ns.
--------------------------------------------------------------------------------
Slack:     -0.296ns hit1
Report:    0.296ns skew fails   0.000ns timing constraint by -0.296ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X2Y4.O               PLL_ADV_X0Y1.CLKIN2              1.480  0.296
BUFGMUX_X2Y4.O               SLICE_X38Y62.AI                  1.355  0.171
BUFGMUX_X2Y4.O               SLICE_X47Y48.CLK                 1.250  0.066
BUFGMUX_X2Y4.O               SLICE_X47Y49.CLK                 1.249  0.065
BUFGMUX_X2Y4.O               SLICE_X47Y54.CLK                 1.240  0.056

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/SYSCLK" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.091ns.
--------------------------------------------------------------------------------
Slack:     -0.091ns SYSCLK
Report:    0.091ns skew fails   0.000ns timing constraint by -0.091ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X2Y9.O               RAMB16_X2Y26.CLKA                1.243  0.060
BUFGMUX_X2Y9.O               RAMB16_X2Y28.CLKA                1.241  0.058
BUFGMUX_X2Y9.O               SLICE_X22Y65.CLK                 1.272  0.089
BUFGMUX_X2Y9.O               SLICE_X22Y66.CLK                 1.271  0.088
BUFGMUX_X2Y9.O               SLICE_X25Y66.CLK                 1.272  0.089
BUFGMUX_X2Y9.O               SLICE_X25Y64.CLK                 1.274  0.091
BUFGMUX_X2Y9.O               SLICE_X29Y66.CLK                 1.272  0.089
BUFGMUX_X2Y9.O               SLICE_X26Y62.CLK                 1.272  0.089
BUFGMUX_X2Y9.O               SLICE_X27Y66.CLK                 1.272  0.089
BUFGMUX_X2Y9.O               SLICE_X26Y65.CLK                 1.273  0.090
BUFGMUX_X2Y9.O               SLICE_X29Y65.CLK                 1.273  0.090
BUFGMUX_X2Y9.O               SLICE_X30Y64.CLK                 1.253  0.070
BUFGMUX_X2Y9.O               SLICE_X30Y65.CLK                 1.253  0.070
BUFGMUX_X2Y9.O               SLICE_X31Y64.CLK                 1.253  0.070
BUFGMUX_X2Y9.O               SLICE_X32Y64.CLK                 1.252  0.069
BUFGMUX_X2Y9.O               SLICE_X33Y64.CLK                 1.252  0.069
BUFGMUX_X2Y9.O               SLICE_X34Y54.CLK                 1.241  0.058
BUFGMUX_X2Y9.O               SLICE_X34Y55.CLK                 1.239  0.056
BUFGMUX_X2Y9.O               SLICE_X34Y64.CLK                 1.252  0.069
BUFGMUX_X2Y9.O               SLICE_X35Y54.CLK                 1.241  0.058
BUFGMUX_X2Y9.O               SLICE_X35Y55.CLK                 1.239  0.056
BUFGMUX_X2Y9.O               SLICE_X35Y66.CLK                 1.251  0.068
BUFGMUX_X2Y9.O               SLICE_X38Y62.CLK                 1.251  0.068
BUFGMUX_X2Y9.O               SLICE_X48Y54.CLK                 1.239  0.056
BUFGMUX_X2Y9.O               SLICE_X49Y54.CLK                 1.239  0.056
BUFGMUX_X2Y9.O               SLICE_X28Y67.CLK                 1.271  0.088
BUFGMUX_X2Y9.O               SLICE_X28Y68.CLK                 1.268  0.085
BUFGMUX_X2Y9.O               SLICE_X27Y63.CLK                 1.273  0.090
BUFGMUX_X2Y9.O               SLICE_X29Y63.CLK                 1.273  0.090
BUFGMUX_X2Y9.O               SLICE_X30Y62.CLK                 1.251  0.068
BUFGMUX_X2Y9.O               SLICE_X30Y63.CLK                 1.252  0.069
BUFGMUX_X2Y9.O               SLICE_X35Y64.CLK                 1.252  0.069
BUFGMUX_X2Y9.O               SLICE_X38Y58.CLK                 1.244  0.061
BUFGMUX_X2Y9.O               SLICE_X40Y58.CLK                 1.244  0.061
BUFGMUX_X2Y9.O               SLICE_X41Y58.CLK                 1.244  0.061
BUFGMUX_X2Y9.O               SLICE_X30Y66.CLK                 1.251  0.068
BUFGMUX_X2Y9.O               SLICE_X30Y67.CLK                 1.250  0.067
BUFGMUX_X2Y9.O               SLICE_X30Y68.CLK                 1.247  0.064
BUFGMUX_X2Y9.O               SLICE_X30Y69.CLK                 1.245  0.062
BUFGMUX_X2Y9.O               SLICE_X30Y70.CLK                 1.242  0.059
BUFGMUX_X2Y9.O               SLICE_X30Y71.CLK                 1.240  0.057
BUFGMUX_X2Y9.O               SLICE_X30Y72.CLK                 1.239  0.056
BUFGMUX_X2Y9.O               SLICE_X30Y73.CLK                 1.241  0.058
BUFGMUX_X2Y9.O               SLICE_X27Y65.CLK                 1.273  0.090
BUFGMUX_X2Y9.O               SLICE_X28Y66.CLK                 1.272  0.089
BUFGMUX_X2Y9.O               SLICE_X28Y65.CLK                 1.273  0.090
BUFGMUX_X2Y9.O               SLICE_X26Y64.CLK                 1.274  0.091
BUFGMUX_X2Y9.O               SLICE_X24Y64.CLK                 1.274  0.091
BUFGMUX_X2Y9.O               SLICE_X31Y63.CLK                 1.252  0.069
BUFGMUX_X2Y9.O               SLICE_X31Y65.CLK                 1.253  0.070
BUFGMUX_X2Y9.O               SLICE_X25Y65.CLK                 1.273  0.090
BUFGMUX_X2Y9.O               SLICE_X33Y65.CLK                 1.252  0.069
BUFGMUX_X2Y9.O               SLICE_X33Y66.CLK                 1.251  0.068
BUFGMUX_X2Y9.O               SLICE_X33Y67.CLK                 1.249  0.066
BUFGMUX_X2Y9.O               SLICE_X34Y65.CLK                 1.252  0.069
BUFGMUX_X2Y9.O               SLICE_X34Y66.CLK                 1.251  0.068

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6019 paths analyzed, 1454 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.607ns.
--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg9_0 (SLICE_X12Y15.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_6 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg9_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.415ns (Levels of Logic = 2)
  Clock Path Skew:      2.843ns (3.170 - 0.327)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_6 to myprogrammer/UCOMM/u_registerInterface/myReg9_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y10.CQ      Tcko                  0.447   myprogrammer/UCOMM/regAddr<6>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_6
    SLICE_X32Y10.B3      net (fanout=3)        0.524   myprogrammer/UCOMM/regAddr<6>
    SLICE_X32Y10.B       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
                                                       myprogrammer/UCOMM/u_registerInterface/_n0150_inv11
    SLICE_X20Y15.A6      net (fanout=21)       7.950   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
    SLICE_X20Y15.A       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
                                                       myprogrammer/UCOMM/u_registerInterface/_n0178_inv1
    SLICE_X12Y15.CE      net (fanout=2)        2.749   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
    SLICE_X12Y15.CLK     Tceck                 0.335   myprogrammer/myReg9<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg9_0
    -------------------------------------------------  ---------------------------
    Total                                     12.415ns (1.192ns logic, 11.223ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg9_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.361ns (Levels of Logic = 2)
  Clock Path Skew:      2.843ns (3.170 - 0.327)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7 to myprogrammer/UCOMM/u_registerInterface/myReg9_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y10.BQ      Tcko                  0.447   myprogrammer/UCOMM/regAddr<6>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7
    SLICE_X32Y10.B4      net (fanout=2)        0.470   myprogrammer/UCOMM/regAddr<7>
    SLICE_X32Y10.B       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
                                                       myprogrammer/UCOMM/u_registerInterface/_n0150_inv11
    SLICE_X20Y15.A6      net (fanout=21)       7.950   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
    SLICE_X20Y15.A       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
                                                       myprogrammer/UCOMM/u_registerInterface/_n0178_inv1
    SLICE_X12Y15.CE      net (fanout=2)        2.749   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
    SLICE_X12Y15.CLK     Tceck                 0.335   myprogrammer/myReg9<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg9_0
    -------------------------------------------------  ---------------------------
    Total                                     12.361ns (1.192ns logic, 11.169ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg9_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.152ns (Levels of Logic = 2)
  Clock Path Skew:      2.843ns (3.170 - 0.327)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5 to myprogrammer/UCOMM/u_registerInterface/myReg9_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y10.DQ      Tcko                  0.391   myprogrammer/UCOMM/regAddr<5>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5
    SLICE_X32Y10.B6      net (fanout=3)        0.317   myprogrammer/UCOMM/regAddr<5>
    SLICE_X32Y10.B       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
                                                       myprogrammer/UCOMM/u_registerInterface/_n0150_inv11
    SLICE_X20Y15.A6      net (fanout=21)       7.950   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
    SLICE_X20Y15.A       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
                                                       myprogrammer/UCOMM/u_registerInterface/_n0178_inv1
    SLICE_X12Y15.CE      net (fanout=2)        2.749   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
    SLICE_X12Y15.CLK     Tceck                 0.335   myprogrammer/myReg9<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg9_0
    -------------------------------------------------  ---------------------------
    Total                                     12.152ns (1.136ns logic, 11.016ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg9_6 (SLICE_X21Y15.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_6 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg9_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.434ns (Levels of Logic = 2)
  Clock Path Skew:      1.869ns (2.196 - 0.327)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_6 to myprogrammer/UCOMM/u_registerInterface/myReg9_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y10.CQ      Tcko                  0.447   myprogrammer/UCOMM/regAddr<6>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_6
    SLICE_X32Y10.B3      net (fanout=3)        0.524   myprogrammer/UCOMM/regAddr<6>
    SLICE_X32Y10.B       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
                                                       myprogrammer/UCOMM/u_registerInterface/_n0150_inv11
    SLICE_X20Y15.A6      net (fanout=21)       7.950   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
    SLICE_X20Y15.A       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
                                                       myprogrammer/UCOMM/u_registerInterface/_n0178_inv1
    SLICE_X21Y15.CE      net (fanout=2)        1.763   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
    SLICE_X21Y15.CLK     Tceck                 0.340   myprogrammer/myReg9<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg9_6
    -------------------------------------------------  ---------------------------
    Total                                     11.434ns (1.197ns logic, 10.237ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg9_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.380ns (Levels of Logic = 2)
  Clock Path Skew:      1.869ns (2.196 - 0.327)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7 to myprogrammer/UCOMM/u_registerInterface/myReg9_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y10.BQ      Tcko                  0.447   myprogrammer/UCOMM/regAddr<6>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7
    SLICE_X32Y10.B4      net (fanout=2)        0.470   myprogrammer/UCOMM/regAddr<7>
    SLICE_X32Y10.B       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
                                                       myprogrammer/UCOMM/u_registerInterface/_n0150_inv11
    SLICE_X20Y15.A6      net (fanout=21)       7.950   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
    SLICE_X20Y15.A       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
                                                       myprogrammer/UCOMM/u_registerInterface/_n0178_inv1
    SLICE_X21Y15.CE      net (fanout=2)        1.763   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
    SLICE_X21Y15.CLK     Tceck                 0.340   myprogrammer/myReg9<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg9_6
    -------------------------------------------------  ---------------------------
    Total                                     11.380ns (1.197ns logic, 10.183ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg9_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.171ns (Levels of Logic = 2)
  Clock Path Skew:      1.869ns (2.196 - 0.327)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5 to myprogrammer/UCOMM/u_registerInterface/myReg9_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y10.DQ      Tcko                  0.391   myprogrammer/UCOMM/regAddr<5>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5
    SLICE_X32Y10.B6      net (fanout=3)        0.317   myprogrammer/UCOMM/regAddr<5>
    SLICE_X32Y10.B       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
                                                       myprogrammer/UCOMM/u_registerInterface/_n0150_inv11
    SLICE_X20Y15.A6      net (fanout=21)       7.950   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
    SLICE_X20Y15.A       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
                                                       myprogrammer/UCOMM/u_registerInterface/_n0178_inv1
    SLICE_X21Y15.CE      net (fanout=2)        1.763   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
    SLICE_X21Y15.CLK     Tceck                 0.340   myprogrammer/myReg9<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg9_6
    -------------------------------------------------  ---------------------------
    Total                                     11.171ns (1.141ns logic, 10.030ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg9_3 (SLICE_X12Y15.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_6 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg9_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.395ns (Levels of Logic = 2)
  Clock Path Skew:      2.843ns (3.170 - 0.327)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_6 to myprogrammer/UCOMM/u_registerInterface/myReg9_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y10.CQ      Tcko                  0.447   myprogrammer/UCOMM/regAddr<6>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_6
    SLICE_X32Y10.B3      net (fanout=3)        0.524   myprogrammer/UCOMM/regAddr<6>
    SLICE_X32Y10.B       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
                                                       myprogrammer/UCOMM/u_registerInterface/_n0150_inv11
    SLICE_X20Y15.A6      net (fanout=21)       7.950   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
    SLICE_X20Y15.A       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
                                                       myprogrammer/UCOMM/u_registerInterface/_n0178_inv1
    SLICE_X12Y15.CE      net (fanout=2)        2.749   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
    SLICE_X12Y15.CLK     Tceck                 0.315   myprogrammer/myReg9<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg9_3
    -------------------------------------------------  ---------------------------
    Total                                     12.395ns (1.172ns logic, 11.223ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg9_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.341ns (Levels of Logic = 2)
  Clock Path Skew:      2.843ns (3.170 - 0.327)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7 to myprogrammer/UCOMM/u_registerInterface/myReg9_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y10.BQ      Tcko                  0.447   myprogrammer/UCOMM/regAddr<6>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7
    SLICE_X32Y10.B4      net (fanout=2)        0.470   myprogrammer/UCOMM/regAddr<7>
    SLICE_X32Y10.B       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
                                                       myprogrammer/UCOMM/u_registerInterface/_n0150_inv11
    SLICE_X20Y15.A6      net (fanout=21)       7.950   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
    SLICE_X20Y15.A       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
                                                       myprogrammer/UCOMM/u_registerInterface/_n0178_inv1
    SLICE_X12Y15.CE      net (fanout=2)        2.749   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
    SLICE_X12Y15.CLK     Tceck                 0.315   myprogrammer/myReg9<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg9_3
    -------------------------------------------------  ---------------------------
    Total                                     12.341ns (1.172ns logic, 11.169ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg9_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.132ns (Levels of Logic = 2)
  Clock Path Skew:      2.843ns (3.170 - 0.327)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5 to myprogrammer/UCOMM/u_registerInterface/myReg9_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y10.DQ      Tcko                  0.391   myprogrammer/UCOMM/regAddr<5>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5
    SLICE_X32Y10.B6      net (fanout=3)        0.317   myprogrammer/UCOMM/regAddr<5>
    SLICE_X32Y10.B       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
                                                       myprogrammer/UCOMM/u_registerInterface/_n0150_inv11
    SLICE_X20Y15.A6      net (fanout=21)       7.950   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
    SLICE_X20Y15.A       Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
                                                       myprogrammer/UCOMM/u_registerInterface/_n0178_inv1
    SLICE_X12Y15.CE      net (fanout=2)        2.749   myprogrammer/UCOMM/u_registerInterface/_n0178_inv
    SLICE_X12Y15.CLK     Tceck                 0.315   myprogrammer/myReg9<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg9_3
    -------------------------------------------------  ---------------------------
    Total                                     12.132ns (1.116ns logic, 11.016ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5 (SLICE_X35Y10.D5), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_1 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 2)
  Clock Path Skew:      0.584ns (1.226 - 0.642)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_1 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y10.CQ      Tcko                  0.200   myprogrammer/UCOMM/regAddr<4>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_1
    SLICE_X35Y10.C6      net (fanout=48)       0.154   myprogrammer/UCOMM/regAddr<1>
    SLICE_X35Y10.C       Tilo                  0.156   myprogrammer/UCOMM/regAddr<5>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<4>21
    SLICE_X35Y10.D5      net (fanout=4)        0.067   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<4>_bdd2
    SLICE_X35Y10.CLK     Tah         (-Th)    -0.215   myprogrammer/UCOMM/regAddr<5>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<5>1
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.571ns logic, 0.221ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_3 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 2)
  Clock Path Skew:      0.584ns (1.226 - 0.642)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_3 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y10.BQ      Tcko                  0.200   myprogrammer/UCOMM/regAddr<4>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_3
    SLICE_X35Y10.C5      net (fanout=29)       0.187   myprogrammer/UCOMM/regAddr<3>
    SLICE_X35Y10.C       Tilo                  0.156   myprogrammer/UCOMM/regAddr<5>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<4>21
    SLICE_X35Y10.D5      net (fanout=4)        0.067   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<4>_bdd2
    SLICE_X35Y10.CLK     Tah         (-Th)    -0.215   myprogrammer/UCOMM/regAddr<5>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<5>1
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.571ns logic, 0.254ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_2 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.023ns (Levels of Logic = 2)
  Clock Path Skew:      0.584ns (1.226 - 0.642)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_2 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y10.AQ      Tcko                  0.200   myprogrammer/UCOMM/regAddr<4>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_2
    SLICE_X35Y10.C1      net (fanout=27)       0.385   myprogrammer/UCOMM/regAddr<2>
    SLICE_X35Y10.C       Tilo                  0.156   myprogrammer/UCOMM/regAddr<5>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<4>21
    SLICE_X35Y10.D5      net (fanout=4)        0.067   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<4>_bdd2
    SLICE_X35Y10.CLK     Tah         (-Th)    -0.215   myprogrammer/UCOMM/regAddr<5>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<5>1
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.023ns (0.571ns logic, 0.452ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/bitCnt_2 (SLICE_X43Y7.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd4 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/bitCnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.431ns (0.921 - 0.490)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd4 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/bitCnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y8.AQ       Tcko                  0.234   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd3
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd4
    SLICE_X43Y7.B6       net (fanout=29)       0.228   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd4
    SLICE_X43Y7.CLK      Tah         (-Th)    -0.215   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/bitCnt<2>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/Mmux_next_bitCnt31
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/bitCnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.677ns (0.449ns logic, 0.228ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7 (SLICE_X34Y10.B6), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_1 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 2)
  Clock Path Skew:      0.584ns (1.226 - 0.642)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_1 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y10.CQ      Tcko                  0.200   myprogrammer/UCOMM/regAddr<4>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_1
    SLICE_X35Y10.C6      net (fanout=48)       0.154   myprogrammer/UCOMM/regAddr<1>
    SLICE_X35Y10.C       Tilo                  0.156   myprogrammer/UCOMM/regAddr<5>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<4>21
    SLICE_X34Y10.B6      net (fanout=4)        0.125   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<4>_bdd2
    SLICE_X34Y10.CLK     Tah         (-Th)    -0.197   myprogrammer/UCOMM/regAddr<6>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.553ns logic, 0.279ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_3 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 2)
  Clock Path Skew:      0.584ns (1.226 - 0.642)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_3 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y10.BQ      Tcko                  0.200   myprogrammer/UCOMM/regAddr<4>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_3
    SLICE_X35Y10.C5      net (fanout=29)       0.187   myprogrammer/UCOMM/regAddr<3>
    SLICE_X35Y10.C       Tilo                  0.156   myprogrammer/UCOMM/regAddr<5>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<4>21
    SLICE_X34Y10.B6      net (fanout=4)        0.125   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<4>_bdd2
    SLICE_X34Y10.CLK     Tah         (-Th)    -0.197   myprogrammer/UCOMM/regAddr<6>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.553ns logic, 0.312ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_2 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 2)
  Clock Path Skew:      0.584ns (1.226 - 0.642)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_2 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y10.AQ      Tcko                  0.200   myprogrammer/UCOMM/regAddr<4>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_2
    SLICE_X35Y10.C1      net (fanout=27)       0.385   myprogrammer/UCOMM/regAddr<2>
    SLICE_X35Y10.C       Tilo                  0.156   myprogrammer/UCOMM/regAddr<5>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<4>21
    SLICE_X34Y10.B6      net (fanout=4)        0.125   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<4>_bdd2
    SLICE_X34Y10.CLK     Tah         (-Th)    -0.197   myprogrammer/UCOMM/regAddr<6>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.553ns logic, 0.510ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clocks/dcm0/CLKIN
  Logical resource: clocks/dcm0/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: sysclk_b
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clocks/dcm0/CLKIN
  Logical resource: clocks/dcm0/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: sysclk_b
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: clocks/dcm0/CLKIN
  Logical resource: clocks/dcm0/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: sysclk_b
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1 = PERIOD TIMEGRP "tnm_hit1" 40 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hit1 = PERIOD TIMEGRP "tnm_hit1" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_ipb_125_path" TIG;

 59 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_tx/d_sync (SLICE_X50Y30.DX), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.523ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      6.996ns (Levels of Logic = 2)
  Clock Path Skew:      -0.216ns (2.203 - 2.419)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.AMUX    Tshcko                0.488   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X15Y55.C4      net (fanout=1)        0.911   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X15Y55.C       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X14Y60.A2      net (fanout=72)       1.221   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X14Y60.A       Tilo                  0.203   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X50Y30.DX      net (fanout=10)       3.778   ipbus/pkt_tx
    SLICE_X50Y30.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.996ns (1.086ns logic, 5.910ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.396ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB4 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      6.871ns (Levels of Logic = 2)
  Clock Path Skew:      -0.214ns (2.203 - 2.417)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB4 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y59.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd1_BRB4
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB4
    SLICE_X12Y54.B2      net (fanout=1)        0.842   ipbus/trans/iface/state_FSM_FFd1_BRB4
    SLICE_X12Y54.B       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X14Y60.A4      net (fanout=71)       1.316   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X14Y60.A       Tilo                  0.203   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X50Y30.DX      net (fanout=10)       3.778   ipbus/pkt_tx
    SLICE_X50Y30.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (0.935ns logic, 5.936ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.386ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB5 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      6.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.209ns (2.203 - 2.412)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB5 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y57.BMUX    Tshcko                0.461   ipbus/trans/iface/state_FSM_FFd2
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB5
    SLICE_X12Y54.B3      net (fanout=1)        0.767   ipbus/trans/iface/state_FSM_FFd1_BRB5
    SLICE_X12Y54.B       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X14Y60.A4      net (fanout=71)       1.316   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X14Y60.A       Tilo                  0.203   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X50Y30.DX      net (fanout=10)       3.778   ipbus/pkt_tx
    SLICE_X50Y30.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.866ns (1.005ns logic, 5.861ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X22Y39.AX), 35 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.937ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      6.419ns (Levels of Logic = 5)
  Clock Path Skew:      -0.207ns (2.212 - 2.419)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y51.AMUX     Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X8Y54.D4       net (fanout=2)        0.589   slaves/ipbr[0]_ipb_ack
    SLICE_X8Y54.D        Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X8Y54.C4       net (fanout=1)        0.447   slaves/fabric/N01
    SLICE_X8Y54.C        Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X11Y57.C5      net (fanout=8)        0.600   ipb_master_in_ipb_ack
    SLICE_X11Y57.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X11Y57.D5      net (fanout=1)        0.209   ipbus/trans/sm/tx_we1
    SLICE_X11Y57.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X15Y47.A3      net (fanout=4)        1.407   ipbus/trans/tx_we
    SLICE_X15Y47.A       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X22Y39.AX      net (fanout=65)       1.433   ipbus/trans_out_we
    SLICE_X22Y39.CLK     Tdick                 0.086   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      6.419ns (1.734ns logic, 4.685ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.794ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      6.284ns (Levels of Logic = 5)
  Clock Path Skew:      -0.199ns (2.212 - 2.411)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.AMUX     Tshcko                0.461   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X8Y54.D2       net (fanout=2)        0.454   slaves/ipbr[1]_ipb_ack
    SLICE_X8Y54.D        Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X8Y54.C4       net (fanout=1)        0.447   slaves/fabric/N01
    SLICE_X8Y54.C        Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X11Y57.C5      net (fanout=8)        0.600   ipb_master_in_ipb_ack
    SLICE_X11Y57.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X11Y57.D5      net (fanout=1)        0.209   ipbus/trans/sm/tx_we1
    SLICE_X11Y57.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X15Y47.A3      net (fanout=4)        1.407   ipbus/trans/tx_we
    SLICE_X15Y47.A       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X22Y39.AX      net (fanout=65)       1.433   ipbus/trans_out_we
    SLICE_X22Y39.CLK     Tdick                 0.086   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      6.284ns (1.734ns logic, 4.550ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.580ns (data path - clock path skew + uncertainty)
  Source:               slaves/RAM1/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      6.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.206ns (2.212 - 2.418)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/RAM1/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.BQ       Tcko                  0.408   slaves/ipbr[5]_ipb_ack
                                                       slaves/RAM1/ack
    SLICE_X8Y54.C3       net (fanout=2)        0.938   slaves/ipbr[5]_ipb_ack
    SLICE_X8Y54.C        Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X11Y57.C5      net (fanout=8)        0.600   ipb_master_in_ipb_ack
    SLICE_X11Y57.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X11Y57.D5      net (fanout=1)        0.209   ipbus/trans/sm/tx_we1
    SLICE_X11Y57.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X15Y47.A3      net (fanout=4)        1.407   ipbus/trans/tx_we
    SLICE_X15Y47.A       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X22Y39.AX      net (fanout=65)       1.433   ipbus/trans_out_we
    SLICE_X22Y39.CLK     Tdick                 0.086   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      6.063ns (1.476ns logic, 4.587ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (SLICE_X32Y77.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.016ns (data path - clock path skew + uncertainty)
  Source:               clocks/rst_ipb (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (FF)
  Data Path Delay:      4.545ns (Levels of Logic = 0)
  Clock Path Skew:      -0.160ns (2.227 - 2.387)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: clocks/rst_ipb to ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y38.AQ      Tcko                  0.391   rst_ipb
                                                       clocks/rst_ipb
    SLICE_X32Y77.DX      net (fanout=59)       4.018   rst_ipb
    SLICE_X32Y77.CLK     Tdick                 0.136   ipbus/udp_if/clock_crossing_if/rst_ipb_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (0.527ns logic, 4.018ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_ipb_125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X27Y48.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.274ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (FF)
  Data Path Delay:      0.649ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.245 - 1.181)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y48.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2
    SLICE_X27Y48.AX      net (fanout=1)        0.392   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
    SLICE_X27Y48.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_write_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.257ns logic, 0.392ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X18Y71.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.283ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (FF)
  Data Path Delay:      0.660ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.233 - 1.167)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y71.CQ      Tcko                  0.200   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2
    SLICE_X18Y71.AX      net (fanout=1)        0.419   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
    SLICE_X18Y71.CLK     Tckdi       (-Th)    -0.041   ipbus/udp_if/clock_crossing_if/pkt_done_read_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.241ns logic, 0.419ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X17Y76.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.668ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/trans/cfg/vec_out_81 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rarp_buf_0 (FF)
  Data Path Delay:      1.042ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.240 - 1.177)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/cfg/vec_out_81 to ipbus/udp_if/clock_crossing_if/rarp_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y65.DQ      Tcko                  0.198   ipbus/cfg<81>
                                                       ipbus/trans/cfg/vec_out_81
    SLICE_X17Y76.DX      net (fanout=3)        0.785   ipbus/cfg<81>
    SLICE_X17Y76.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rarp_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rarp_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      1.042ns (0.257ns logic, 0.785ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_125_ipb_path" TIG;

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram10 (RAMB16_X2Y4.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.932ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_19 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram10 (RAM)
  Data Path Delay:      9.453ns (Levels of Logic = 3)
  Clock Path Skew:      -0.168ns (2.223 - 2.391)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_19 to ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y84.DQ      Tcko                  0.408   ipbus/my_ip_addr_udp<19>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_19
    SLICE_X17Y63.A3      net (fanout=4)        1.607   ipbus/my_ip_addr_udp<19>
    SLICE_X17Y63.AMUX    Tilo                  0.313   ipbus/trans/cfg_dout<18>
                                                       ipbus/trans/cfg/dout<19><19>1
    SLICE_X13Y55.A3      net (fanout=1)        0.971   ipbus/trans/cfg_dout<19>
    SLICE_X13Y55.A       Tilo                  0.259   ipbus/trans/tx_data<19>
                                                       ipbus/trans/sm/mux1091
    SLICE_X14Y49.D1      net (fanout=1)        1.077   ipbus/trans/tx_data<19>
    SLICE_X14Y49.D       Tilo                  0.203   ipbus/trans/iface/hlen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata111
    RAMB16_X2Y4.DIA1     net (fanout=1)        4.315   ipbus/trans_out_wdata<19>
    RAMB16_X2Y4.CLKA     Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram10
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    -------------------------------------------------  ---------------------------
    Total                                      9.453ns (1.483ns logic, 7.970ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram16 (RAMB16_X3Y18.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.888ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_30 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram16 (RAM)
  Data Path Delay:      9.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.201ns (2.193 - 2.394)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_30 to ipbus/udp_if/ipbus_tx_ram/Mram_ram16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y83.CQ      Tcko                  0.447   ipbus/my_ip_addr_udp<31>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_30
    SLICE_X29Y73.A5      net (fanout=4)        1.651   ipbus/my_ip_addr_udp<30>
    SLICE_X29Y73.A       Tilo                  0.259   ipbus/trans/cfg_dout<30>
                                                       ipbus/trans/cfg/dout<30><30>1
    SLICE_X21Y58.D2      net (fanout=1)        1.729   ipbus/trans/cfg_dout<30>
    SLICE_X21Y58.D       Tilo                  0.259   ipbus/trans/sm/hdr<31>
                                                       ipbus/trans/sm/mux101131
    SLICE_X17Y55.B5      net (fanout=1)        0.919   ipbus/trans/tx_data<30>
    SLICE_X17Y55.B       Tilo                  0.259   ipbus/trans/iface/hlen<15>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata241
    RAMB16_X3Y18.DIA0    net (fanout=1)        3.553   ipbus/trans_out_wdata<30>
    RAMB16_X3Y18.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram16
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram16
    -------------------------------------------------  ---------------------------
    Total                                      9.376ns (1.524ns logic, 7.852ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X2Y6.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.747ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_2 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      9.279ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (2.231 - 2.388)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_2 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.CQ      Tcko                  0.391   ipbus/my_ip_addr_udp<3>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_2
    SLICE_X17Y68.A4      net (fanout=3)        1.339   ipbus/my_ip_addr_udp<2>
    SLICE_X17Y68.AMUX    Tilo                  0.313   ipbus/trans/cfg_dout<29>
                                                       ipbus/trans/cfg/dout<2><2>1
    SLICE_X15Y60.A1      net (fanout=1)        1.252   ipbus/trans/cfg_dout<2>
    SLICE_X15Y60.A       Tilo                  0.259   ipbus/trans/tx_data<2>
                                                       ipbus/trans/sm/mux101121
    SLICE_X14Y59.B1      net (fanout=1)        0.732   ipbus/trans/tx_data<2>
    SLICE_X14Y59.B       Tilo                  0.203   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata231
    RAMB16_X2Y6.DIA0     net (fanout=1)        4.490   ipbus/trans_out_wdata<2>
    RAMB16_X2Y6.CLKA     Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      9.279ns (1.466ns logic, 7.813ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_125_ipb_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X13Y71.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.190ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/req_send_tff (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/req_send_buf_0 (FF)
  Data Path Delay:      0.567ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.231 - 1.165)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/req_send_tff to ipbus/udp_if/clock_crossing_if/req_send_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y71.AQ      Tcko                  0.234   ipbus/udp_if/clock_crossing_if/req_send_tff
                                                       ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X13Y71.AX      net (fanout=2)        0.274   ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X13Y71.CLK     Tckdi       (-Th)    -0.059   ipbus/trans_in_udp_pkt_rdy
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.567ns (0.293ns logic, 0.274ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/busy_down_buf_0 (SLICE_X7Y63.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.364ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/busy_down_tff (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/busy_down_buf_0 (FF)
  Data Path Delay:      0.751ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.243 - 1.167)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/busy_down_tff to ipbus/udp_if/clock_crossing_if/busy_down_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.234   ipbus/udp_if/clock_crossing_if/busy_down_tff
                                                       ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X7Y63.AX       net (fanout=2)        0.458   ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X7Y63.CLK      Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/busy_up_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/busy_down_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.751ns (0.293ns logic, 0.458ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/busy_up_buf_0 (SLICE_X7Y63.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.507ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/busy_up_tff (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/busy_up_buf_0 (FF)
  Data Path Delay:      0.894ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.243 - 1.167)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/busy_up_tff to ipbus/udp_if/clock_crossing_if/busy_up_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AMUX     Tshcko                0.266   ipbus/udp_if/clock_crossing_if/busy_down_tff
                                                       ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X7Y63.B4       net (fanout=2)        0.473   ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X7Y63.CLK      Tah         (-Th)    -0.155   ipbus/udp_if/clock_crossing_if/busy_up_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/busy_up_tff_rt
                                                       ipbus/udp_if/clock_crossing_if/busy_up_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.894ns (0.421ns logic, 0.473ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 1137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.481ns.
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (SLICE_X6Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.434ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.CQ     Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X2Y117.B2      net (fanout=14)       4.199   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X2Y117.BMUX    Tilo                  0.261   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X6Y110.SR      net (fanout=6)        1.088   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X6Y110.CLK     Tsrck                 0.439   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    -------------------------------------------------  ---------------------------
    Total                                      6.434ns (1.147ns logic, 5.287ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.754ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y107.BQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X2Y117.B4      net (fanout=59)       1.558   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X2Y117.BMUX    Tilo                  0.261   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X6Y110.SR      net (fanout=6)        1.088   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X6Y110.CLK     Tsrck                 0.439   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (1.108ns logic, 2.646ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (SLICE_X22Y109.C3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_EXT (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.201ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_EXT to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.BQ     Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_EXT
    SLICE_X13Y107.A1     net (fanout=3)        2.861   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_EXT
    SLICE_X13Y107.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_RX_ERR_REG6_OR_193_o_SW0_SW1
    SLICE_X22Y109.C3     net (fanout=1)        2.345   eth/emac0/N165
    SLICE_X22Y109.CLK    Tas                   0.289   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_RX_ERR_REG6_OR_193_o
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    -------------------------------------------------  ---------------------------
    Total                                      6.201ns (0.995ns logic, 5.206ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.156ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.CQ     Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X13Y107.A3     net (fanout=14)       2.816   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X13Y107.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_RX_ERR_REG6_OR_193_o_SW0_SW1
    SLICE_X22Y109.C3     net (fanout=1)        2.345   eth/emac0/N165
    SLICE_X22Y109.CLK    Tas                   0.289   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_RX_ERR_REG6_OR_193_o
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    -------------------------------------------------  ---------------------------
    Total                                      6.156ns (0.995ns logic, 5.161ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.758ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y110.DQ     Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6
    SLICE_X13Y107.A6     net (fanout=6)        2.418   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6
    SLICE_X13Y107.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_RX_ERR_REG6_OR_193_o_SW0_SW1
    SLICE_X22Y109.C3     net (fanout=1)        2.345   eth/emac0/N165
    SLICE_X22Y109.CLK    Tas                   0.289   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_RX_ERR_REG6_OR_193_o
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    -------------------------------------------------  ---------------------------
    Total                                      5.758ns (0.995ns logic, 4.763ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN (SLICE_X2Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.498 - 0.491)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.CQ     Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X2Y117.B2      net (fanout=14)       4.199   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X2Y117.BMUX    Tilo                  0.261   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X2Y112.SR      net (fanout=6)        0.745   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X2Y112.CLK     Tsrck                 0.439   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (1.147ns logic, 4.944ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.498 - 0.488)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y107.BQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X2Y117.B4      net (fanout=59)       1.558   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X2Y117.BMUX    Tilo                  0.261   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X2Y112.SR      net (fanout=6)        0.745   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X2Y112.CLK     Tsrck                 0.439   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (1.108ns logic, 2.303ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24 (SLICE_X2Y96.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.251ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.079 - 0.074)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y96.AQ       Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X2Y96.CE       net (fanout=15)       0.155   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X2Y96.CLK      Tckce       (-Th)     0.102   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<24>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24
    -------------------------------------------------  ---------------------------
    Total                                      0.251ns (0.096ns logic, 0.155ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_3 (SLICE_X2Y96.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.079 - 0.074)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y96.AQ       Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X2Y96.CE       net (fanout=15)       0.155   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X2Y96.CLK      Tckce       (-Th)     0.092   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<24>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_3
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.106ns logic, 0.155ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15 (SLICE_X2Y94.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.357ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (0.217 - 0.196)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y96.AQ       Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X2Y94.CE       net (fanout=15)       0.267   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X2Y94.CLK      Tckce       (-Th)     0.108   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<15>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    -------------------------------------------------  ---------------------------
    Total                                      0.357ns (0.090ns logic, 0.267ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: eth/bufg0/I0
  Logical resource: eth/bufg0/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: gmii_rx_clk_IBUFG
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X44Y108.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK
  Location pin: SLICE_X44Y108.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit1" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors)
 Maximum delay is   1.088ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y54.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 21.875ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y54.A3      net (fanout=4)        0.470   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.618ns logic, 0.470ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 23.437ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X47Y54.AX      net (fanout=1)        0.596   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X47Y54.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.067ns (0.471ns logic, 0.596ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y54.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.033ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 21.875ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X47Y54.C5      net (fanout=3)        0.345   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.033ns (0.688ns logic, 0.345ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 26.562ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.CQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X47Y54.CX      net (fanout=1)        0.138   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 25.000ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y54.B5      net (fanout=3)        0.175   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y54.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.353ns logic, 0.175ns route)
                                                       (66.9% logic, 33.1% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 26.562ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X47Y54.AX      net (fanout=1)        0.282   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.259ns logic, 0.282ns route)
                                                       (47.9% logic, 52.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.441ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (SLICE_X48Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hit1 rising at 9.765ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2
    SLICE_X48Y54.CX      net (fanout=1)        0.964   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<2>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.477ns logic, 0.964ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X48Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hit1 rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3
    SLICE_X48Y54.DX      net (fanout=1)        0.916   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.477ns logic, 0.916ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (SLICE_X48Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.374ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hit1 rising at 4.296ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0
    SLICE_X48Y54.AX      net (fanout=1)        0.897   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<0>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.477ns logic, 0.897ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (SLICE_X49Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.586ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         hit1 rising at 25.000ns
  Destination Clock:    slaves/SYSCLK rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    SLICE_X49Y54.BX      net (fanout=1)        0.329   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<1>
    SLICE_X49Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.586ns (0.257ns logic, 0.329ns route)
                                                       (43.9% logic, 56.1% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (SLICE_X49Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         hit1 rising at 25.000ns
  Destination Clock:    slaves/SYSCLK rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    SLICE_X49Y54.AX      net (fanout=1)        0.334   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<0>
    SLICE_X49Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.257ns logic, 0.334ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (SLICE_X49Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         hit1 rising at 25.000ns
  Destination Clock:    slaves/SYSCLK rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.CQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    SLICE_X49Y54.CX      net (fanout=1)        0.337   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
    SLICE_X49Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.257ns logic, 0.337ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO 
TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.990ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_24 (SLICE_X31Y67.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_24 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_24 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.990ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_24 to slaves/slave2/ipbus_out_ipb_rdata_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.AQ      Tcko                  0.447   slaves/hitcount1<27>
                                                       slaves/TDCchannels/dc1/hitCount_24
    SLICE_X31Y67.A4      net (fanout=4)        1.221   slaves/hitcount1<24>
    SLICE_X31Y67.CLK     Tas                   0.322   slaves/ipbr[2]_ipb_rdata<31>
                                                       slaves/slave2/mux1611
                                                       slaves/slave2/ipbus_out_ipb_rdata_24
    -------------------------------------------------  ---------------------------
    Total                                      1.990ns (0.769ns logic, 1.221ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_18 (SLICE_X31Y66.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_18 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_18 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_18 to slaves/slave2/ipbus_out_ipb_rdata_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.CQ      Tcko                  0.447   slaves/hitcount1<19>
                                                       slaves/TDCchannels/dc1/hitCount_18
    SLICE_X31Y66.B1      net (fanout=4)        1.233   slaves/hitcount1<18>
    SLICE_X31Y66.CLK     Tas                   0.227   slaves/ipbr[2]_ipb_rdata<22>
                                                       slaves/slave2/mux911
                                                       slaves/slave2/ipbus_out_ipb_rdata_18
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (0.674ns logic, 1.233ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_0 (SLICE_X27Y67.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_0 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_0 to slaves/slave2/ipbus_out_ipb_rdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y66.AQ      Tcko                  0.447   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_0
    SLICE_X27Y67.A2      net (fanout=4)        1.132   slaves/hitcount1<0>
    SLICE_X27Y67.CLK     Tas                   0.322   slaves/ipbr[2]_ipb_rdata<6>
                                                       slaves/slave2/mux1101
                                                       slaves/slave2/ipbus_out_ipb_rdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (0.769ns logic, 1.132ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_3 (SLICE_X31Y67.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.605ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_3 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_3 to slaves/slave2/ipbus_out_ipb_rdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y66.DQ      Tcko                  0.234   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_3
    SLICE_X31Y67.D4      net (fanout=4)        0.216   slaves/hitcount1<3>
    SLICE_X31Y67.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<31>
                                                       slaves/slave2/mux2511
                                                       slaves/slave2/ipbus_out_ipb_rdata_3
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.389ns logic, 0.216ns route)
                                                       (64.3% logic, 35.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_8 (SLICE_X31Y67.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.752ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_8 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_8 to slaves/slave2/ipbus_out_ipb_rdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y68.AQ      Tcko                  0.234   slaves/hitcount1<11>
                                                       slaves/TDCchannels/dc1/hitCount_8
    SLICE_X31Y67.C2      net (fanout=4)        0.363   slaves/hitcount1<8>
    SLICE_X31Y67.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<31>
                                                       slaves/slave2/mux3011
                                                       slaves/slave2/ipbus_out_ipb_rdata_8
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.389ns logic, 0.363ns route)
                                                       (51.7% logic, 48.3% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_27 (SLICE_X31Y67.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_27 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.786ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_27 to slaves/slave2/ipbus_out_ipb_rdata_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.DQ      Tcko                  0.234   slaves/hitcount1<27>
                                                       slaves/TDCchannels/dc1/hitCount_27
    SLICE_X31Y67.B3      net (fanout=4)        0.397   slaves/hitcount1<27>
    SLICE_X31Y67.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<31>
                                                       slaves/slave2/mux1911
                                                       slaves/slave2/ipbus_out_ipb_rdata_27
    -------------------------------------------------  ---------------------------
    Total                                      0.786ns (0.389ns logic, 0.397ns route)
                                                       (49.5% logic, 50.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO 
TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.843ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_0 (SLICE_X30Y63.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y60.DQ      Tcko                  0.391   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X30Y63.A3      net (fanout=3)        1.163   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X30Y63.CLK     Tas                   0.289   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<0>2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_0
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (0.680ns logic, 1.163ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_1 (SLICE_X30Y63.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.495ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y60.DQ      Tcko                  0.391   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X30Y63.C6      net (fanout=3)        0.815   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X30Y63.CLK     Tas                   0.289   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<1>1
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_1
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (0.680ns logic, 0.815ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_1 (SLICE_X30Y63.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.937ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.937ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y60.DQ      Tcko                  0.198   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X30Y63.C6      net (fanout=3)        0.542   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X30Y63.CLK     Tah         (-Th)    -0.197   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<1>1
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_1
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (0.395ns logic, 0.542ns route)
                                                       (42.2% logic, 57.8% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_0 (SLICE_X30Y63.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.149ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y60.DQ      Tcko                  0.198   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X30Y63.A3      net (fanout=3)        0.754   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X30Y63.CLK     Tah         (-Th)    -0.197   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<0>2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_0
    -------------------------------------------------  ---------------------------
    Total                                      1.149ns (0.395ns logic, 0.754ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" 
TS_sysclk * 1.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49427 paths analyzed, 14971 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.786ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_49 (SLICE_X49Y71.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_49 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.629ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.473 - 0.479)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to ipbus/udp_if/status_buffer/history_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.CQ     Tcko                  0.391   mac_rx_last
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X39Y84.A4      net (fanout=2)        1.685   mac_rx_last
    SLICE_X39Y84.A       Tilo                  0.259   ipbus/udp_if/last_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X49Y74.A1      net (fanout=42)       1.753   ipbus/udp_if/my_rx_last
    SLICE_X49Y74.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X47Y74.A5      net (fanout=2)        0.383   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X47Y74.A       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<43>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X47Y72.B5      net (fanout=7)        0.535   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X47Y72.B       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_out<55>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X49Y71.SR      net (fanout=5)        1.400   ipbus/udp_if/status_buffer/_n02111
    SLICE_X49Y71.CLK     Tsrck                 0.446   ipbus/udp_if/status_buffer/history<49>
                                                       ipbus/udp_if/status_buffer/history_49
    -------------------------------------------------  ---------------------------
    Total                                      7.629ns (1.873ns logic, 5.756ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/status_buffer/history_49 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.228ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.473 - 0.484)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/status_buffer/history_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.DQ      Tcko                  0.408   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X40Y92.A2      net (fanout=1)        0.568   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X40Y92.A       Tilo                  0.205   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X38Y93.A5      net (fanout=284)      0.586   mac_rx_valid
    SLICE_X38Y93.A       Tilo                  0.203   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X47Y74.A3      net (fanout=533)      2.359   ipbus/udp_if/rx_reset
    SLICE_X47Y74.A       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<43>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X47Y72.B5      net (fanout=7)        0.535   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X47Y72.B       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_out<55>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X49Y71.SR      net (fanout=5)        1.400   ipbus/udp_if/status_buffer/_n02111
    SLICE_X49Y71.CLK     Tsrck                 0.446   ipbus/udp_if/status_buffer/history<49>
                                                       ipbus/udp_if/status_buffer/history_49
    -------------------------------------------------  ---------------------------
    Total                                      7.228ns (1.780ns logic, 5.448ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_49 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.952ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.565 - 0.571)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/status_buffer/history_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y39.AQ      Tcko                  0.391   rst_125
                                                       clocks/rst_125
    SLICE_X49Y74.A3      net (fanout=490)      3.020   rst_125
    SLICE_X49Y74.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X47Y74.A5      net (fanout=2)        0.383   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X47Y74.A       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<43>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X47Y72.B5      net (fanout=7)        0.535   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X47Y72.B       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_out<55>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X49Y71.SR      net (fanout=5)        1.400   ipbus/udp_if/status_buffer/_n02111
    SLICE_X49Y71.CLK     Tsrck                 0.446   ipbus/udp_if/status_buffer/history<49>
                                                       ipbus/udp_if/status_buffer/history_49
    -------------------------------------------------  ---------------------------
    Total                                      6.952ns (1.614ns logic, 5.338ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_56 (SLICE_X48Y71.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_56 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.625ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.473 - 0.479)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to ipbus/udp_if/status_buffer/history_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.CQ     Tcko                  0.391   mac_rx_last
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X39Y84.A4      net (fanout=2)        1.685   mac_rx_last
    SLICE_X39Y84.A       Tilo                  0.259   ipbus/udp_if/last_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X49Y74.A1      net (fanout=42)       1.753   ipbus/udp_if/my_rx_last
    SLICE_X49Y74.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X47Y74.A5      net (fanout=2)        0.383   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X47Y74.A       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<43>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X47Y72.B5      net (fanout=7)        0.535   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X47Y72.B       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_out<55>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X48Y71.SR      net (fanout=5)        1.400   ipbus/udp_if/status_buffer/_n02111
    SLICE_X48Y71.CLK     Tsrck                 0.442   ipbus/udp_if/status_buffer/history<58>
                                                       ipbus/udp_if/status_buffer/history_56
    -------------------------------------------------  ---------------------------
    Total                                      7.625ns (1.869ns logic, 5.756ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/status_buffer/history_56 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.224ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.473 - 0.484)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/status_buffer/history_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.DQ      Tcko                  0.408   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X40Y92.A2      net (fanout=1)        0.568   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X40Y92.A       Tilo                  0.205   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X38Y93.A5      net (fanout=284)      0.586   mac_rx_valid
    SLICE_X38Y93.A       Tilo                  0.203   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X47Y74.A3      net (fanout=533)      2.359   ipbus/udp_if/rx_reset
    SLICE_X47Y74.A       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<43>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X47Y72.B5      net (fanout=7)        0.535   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X47Y72.B       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_out<55>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X48Y71.SR      net (fanout=5)        1.400   ipbus/udp_if/status_buffer/_n02111
    SLICE_X48Y71.CLK     Tsrck                 0.442   ipbus/udp_if/status_buffer/history<58>
                                                       ipbus/udp_if/status_buffer/history_56
    -------------------------------------------------  ---------------------------
    Total                                      7.224ns (1.776ns logic, 5.448ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_56 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.948ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.565 - 0.571)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/status_buffer/history_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y39.AQ      Tcko                  0.391   rst_125
                                                       clocks/rst_125
    SLICE_X49Y74.A3      net (fanout=490)      3.020   rst_125
    SLICE_X49Y74.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X47Y74.A5      net (fanout=2)        0.383   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X47Y74.A       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<43>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X47Y72.B5      net (fanout=7)        0.535   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X47Y72.B       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_out<55>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X48Y71.SR      net (fanout=5)        1.400   ipbus/udp_if/status_buffer/_n02111
    SLICE_X48Y71.CLK     Tsrck                 0.442   ipbus/udp_if/status_buffer/history<58>
                                                       ipbus/udp_if/status_buffer/history_56
    -------------------------------------------------  ---------------------------
    Total                                      6.948ns (1.610ns logic, 5.338ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_58 (SLICE_X48Y71.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.622ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.473 - 0.479)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to ipbus/udp_if/status_buffer/history_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.CQ     Tcko                  0.391   mac_rx_last
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X39Y84.A4      net (fanout=2)        1.685   mac_rx_last
    SLICE_X39Y84.A       Tilo                  0.259   ipbus/udp_if/last_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X49Y74.A1      net (fanout=42)       1.753   ipbus/udp_if/my_rx_last
    SLICE_X49Y74.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X47Y74.A5      net (fanout=2)        0.383   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X47Y74.A       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<43>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X47Y72.B5      net (fanout=7)        0.535   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X47Y72.B       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_out<55>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X48Y71.SR      net (fanout=5)        1.400   ipbus/udp_if/status_buffer/_n02111
    SLICE_X48Y71.CLK     Tsrck                 0.439   ipbus/udp_if/status_buffer/history<58>
                                                       ipbus/udp_if/status_buffer/history_58
    -------------------------------------------------  ---------------------------
    Total                                      7.622ns (1.866ns logic, 5.756ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/status_buffer/history_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.221ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.473 - 0.484)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/status_buffer/history_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.DQ      Tcko                  0.408   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X40Y92.A2      net (fanout=1)        0.568   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X40Y92.A       Tilo                  0.205   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X38Y93.A5      net (fanout=284)      0.586   mac_rx_valid
    SLICE_X38Y93.A       Tilo                  0.203   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X47Y74.A3      net (fanout=533)      2.359   ipbus/udp_if/rx_reset
    SLICE_X47Y74.A       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<43>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X47Y72.B5      net (fanout=7)        0.535   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X47Y72.B       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_out<55>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X48Y71.SR      net (fanout=5)        1.400   ipbus/udp_if/status_buffer/_n02111
    SLICE_X48Y71.CLK     Tsrck                 0.439   ipbus/udp_if/status_buffer/history<58>
                                                       ipbus/udp_if/status_buffer/history_58
    -------------------------------------------------  ---------------------------
    Total                                      7.221ns (1.773ns logic, 5.448ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.945ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.565 - 0.571)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/status_buffer/history_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y39.AQ      Tcko                  0.391   rst_125
                                                       clocks/rst_125
    SLICE_X49Y74.A3      net (fanout=490)      3.020   rst_125
    SLICE_X49Y74.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X47Y74.A5      net (fanout=2)        0.383   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X47Y74.A       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<43>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X47Y72.B5      net (fanout=7)        0.535   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X47Y72.B       Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_out<55>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X48Y71.SR      net (fanout=5)        1.400   ipbus/udp_if/status_buffer/_n02111
    SLICE_X48Y71.CLK     Tsrck                 0.439   ipbus/udp_if/status_buffer/history<58>
                                                       ipbus/udp_if/status_buffer/history_58
    -------------------------------------------------  ---------------------------
    Total                                      6.945ns (1.607ns logic, 5.338ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT (SLICE_X55Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y27.BQ      Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X55Y26.SR      net (fanout=95)       0.201   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X55Y26.CLK     Tcksr       (-Th)     0.127   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.073ns logic, 0.201ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT (SLICE_X55Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y27.BQ      Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X55Y26.SR      net (fanout=95)       0.201   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X55Y26.CLK     Tcksr       (-Th)     0.121   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.079ns logic, 0.201ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_17 (SLICE_X57Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.222 - 0.184)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y44.CQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2
    SLICE_X57Y49.SR      net (fanout=15)       0.285   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<2>
    SLICE_X57Y49.CLK     Tcksr       (-Th)     0.131   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC<19>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_17
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.067ns logic, 0.285ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Location pin: RAMB16_X2Y4.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Location pin: RAMB16_X2Y12.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Location pin: RAMB16_X3Y22.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_sysclk * 0.3125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31713 paths analyzed, 3360 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.059ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram10 (RAMB16_X2Y4.DIA1), 76 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/state_FSM_FFd2_BRB5 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram10 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.984ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.481 - 0.521)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/state_FSM_FFd2_BRB5 to ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.DQ      Tcko                  0.408   ipbus/trans/sm/state_FSM_FFd2_BRB5
                                                       ipbus/trans/sm/state_FSM_FFd2_BRB5
    SLICE_X8Y57.B1       net (fanout=1)        0.679   ipbus/trans/sm/state_FSM_FFd2_BRB5
    SLICE_X8Y57.B        Tilo                  0.205   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2-In5
    SLICE_X25Y63.B1      net (fanout=33)       1.790   ipbus/trans/sm/state_FSM_FFd2
    SLICE_X25Y63.B       Tilo                  0.259   ipbus/trans/tx_hdr
                                                       ipbus/trans/sm/state_tx_hdr1
    SLICE_X13Y55.A1      net (fanout=52)       3.489   ipbus/trans/tx_hdr
    SLICE_X13Y55.A       Tilo                  0.259   ipbus/trans/tx_data<19>
                                                       ipbus/trans/sm/mux1091
    SLICE_X14Y49.D1      net (fanout=1)        1.077   ipbus/trans/tx_data<19>
    SLICE_X14Y49.D       Tilo                  0.203   ipbus/trans/iface/hlen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata111
    RAMB16_X2Y4.DIA1     net (fanout=1)        4.315   ipbus/trans_out_wdata<19>
    RAMB16_X2Y4.CLKA     Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram10
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    -------------------------------------------------  ---------------------------
    Total                                     12.984ns (1.634ns logic, 11.350ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/state_FSM_FFd2_BRB2 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram10 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.963ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.481 - 0.528)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/state_FSM_FFd2_BRB2 to ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y60.CQ       Tcko                  0.391   ipbus/trans/sm/state_FSM_FFd2_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2_BRB2
    SLICE_X8Y57.B3       net (fanout=1)        0.675   ipbus/trans/sm/state_FSM_FFd2_BRB2
    SLICE_X8Y57.B        Tilo                  0.205   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2-In5
    SLICE_X25Y63.B1      net (fanout=33)       1.790   ipbus/trans/sm/state_FSM_FFd2
    SLICE_X25Y63.B       Tilo                  0.259   ipbus/trans/tx_hdr
                                                       ipbus/trans/sm/state_tx_hdr1
    SLICE_X13Y55.A1      net (fanout=52)       3.489   ipbus/trans/tx_hdr
    SLICE_X13Y55.A       Tilo                  0.259   ipbus/trans/tx_data<19>
                                                       ipbus/trans/sm/mux1091
    SLICE_X14Y49.D1      net (fanout=1)        1.077   ipbus/trans/tx_data<19>
    SLICE_X14Y49.D       Tilo                  0.203   ipbus/trans/iface/hlen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata111
    RAMB16_X2Y4.DIA1     net (fanout=1)        4.315   ipbus/trans_out_wdata<19>
    RAMB16_X2Y4.CLKA     Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram10
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    -------------------------------------------------  ---------------------------
    Total                                     12.963ns (1.617ns logic, 11.346ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/state_FSM_FFd2_BRB3 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram10 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.961ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.481 - 0.519)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/state_FSM_FFd2_BRB3 to ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.DMUX     Tshcko                0.488   ipbus/trans/tx_err
                                                       ipbus/trans/sm/state_FSM_FFd2_BRB3
    SLICE_X8Y57.B6       net (fanout=1)        0.576   ipbus/trans/sm/state_FSM_FFd2_BRB3
    SLICE_X8Y57.B        Tilo                  0.205   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2-In5
    SLICE_X25Y63.B1      net (fanout=33)       1.790   ipbus/trans/sm/state_FSM_FFd2
    SLICE_X25Y63.B       Tilo                  0.259   ipbus/trans/tx_hdr
                                                       ipbus/trans/sm/state_tx_hdr1
    SLICE_X13Y55.A1      net (fanout=52)       3.489   ipbus/trans/tx_hdr
    SLICE_X13Y55.A       Tilo                  0.259   ipbus/trans/tx_data<19>
                                                       ipbus/trans/sm/mux1091
    SLICE_X14Y49.D1      net (fanout=1)        1.077   ipbus/trans/tx_data<19>
    SLICE_X14Y49.D       Tilo                  0.203   ipbus/trans/iface/hlen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata111
    RAMB16_X2Y4.DIA1     net (fanout=1)        4.315   ipbus/trans_out_wdata<19>
    RAMB16_X2Y4.CLKA     Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram10
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    -------------------------------------------------  ---------------------------
    Total                                     12.961ns (1.714ns logic, 11.247ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram10 (RAMB16_X2Y4.DIA0), 76 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram10 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.645ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.481 - 0.511)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y61.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X35Y52.C2      net (fanout=101)      2.103   ipb_master_out_ipb_addr<8>
    SLICE_X35Y52.C       Tilo                  0.259   slaves/fabric/N7
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata101
    SLICE_X35Y52.D2      net (fanout=2)        0.742   slaves/fabric/Mmux_ipb_out_ipb_rdata10
    SLICE_X35Y52.DMUX    Tilo                  0.313   slaves/fabric/N7
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata102_SW1
    SLICE_X35Y52.B3      net (fanout=1)        0.459   slaves/fabric/N8
    SLICE_X35Y52.B       Tilo                  0.259   slaves/fabric/N7
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata103
    SLICE_X14Y55.A1      net (fanout=2)        2.110   ipb_master_in_ipb_rdata<18>
    SLICE_X14Y55.A       Tilo                  0.203   ipbus/trans/tx_data<18>
                                                       ipbus/trans/sm/mux1081
    SLICE_X14Y49.B3      net (fanout=1)        1.167   ipbus/trans/tx_data<18>
    SLICE_X14Y49.B       Tilo                  0.203   ipbus/trans/iface/hlen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata101
    RAMB16_X2Y4.DIA0     net (fanout=1)        4.080   ipbus/trans_out_wdata<18>
    RAMB16_X2Y4.CLKA     Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram10
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    -------------------------------------------------  ---------------------------
    Total                                     12.645ns (1.984ns logic, 10.661ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram10 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.570ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.481 - 0.511)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y61.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X35Y52.C2      net (fanout=101)      2.103   ipb_master_out_ipb_addr<8>
    SLICE_X35Y52.C       Tilo                  0.259   slaves/fabric/N7
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata101
    SLICE_X35Y52.D2      net (fanout=2)        0.742   slaves/fabric/Mmux_ipb_out_ipb_rdata10
    SLICE_X35Y52.D       Tilo                  0.259   slaves/fabric/N7
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata102_SW0
    SLICE_X35Y52.B2      net (fanout=1)        0.438   slaves/fabric/N7
    SLICE_X35Y52.B       Tilo                  0.259   slaves/fabric/N7
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata103
    SLICE_X14Y55.A1      net (fanout=2)        2.110   ipb_master_in_ipb_rdata<18>
    SLICE_X14Y55.A       Tilo                  0.203   ipbus/trans/tx_data<18>
                                                       ipbus/trans/sm/mux1081
    SLICE_X14Y49.B3      net (fanout=1)        1.167   ipbus/trans/tx_data<18>
    SLICE_X14Y49.B       Tilo                  0.203   ipbus/trans/iface/hlen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata101
    RAMB16_X2Y4.DIA0     net (fanout=1)        4.080   ipbus/trans_out_wdata<18>
    RAMB16_X2Y4.CLKA     Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram10
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    -------------------------------------------------  ---------------------------
    Total                                     12.570ns (1.930ns logic, 10.640ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/state_FSM_FFd2_BRB5 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram10 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.437ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.481 - 0.521)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/state_FSM_FFd2_BRB5 to ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.DQ      Tcko                  0.408   ipbus/trans/sm/state_FSM_FFd2_BRB5
                                                       ipbus/trans/sm/state_FSM_FFd2_BRB5
    SLICE_X8Y57.B1       net (fanout=1)        0.679   ipbus/trans/sm/state_FSM_FFd2_BRB5
    SLICE_X8Y57.B        Tilo                  0.205   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2-In5
    SLICE_X25Y63.B1      net (fanout=33)       1.790   ipbus/trans/sm/state_FSM_FFd2
    SLICE_X25Y63.B       Tilo                  0.259   ipbus/trans/tx_hdr
                                                       ipbus/trans/sm/state_tx_hdr1
    SLICE_X14Y55.A4      net (fanout=52)       3.143   ipbus/trans/tx_hdr
    SLICE_X14Y55.A       Tilo                  0.203   ipbus/trans/tx_data<18>
                                                       ipbus/trans/sm/mux1081
    SLICE_X14Y49.B3      net (fanout=1)        1.167   ipbus/trans/tx_data<18>
    SLICE_X14Y49.B       Tilo                  0.203   ipbus/trans/iface/hlen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata101
    RAMB16_X2Y4.DIA0     net (fanout=1)        4.080   ipbus/trans_out_wdata<18>
    RAMB16_X2Y4.CLKA     Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram10
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram10
    -------------------------------------------------  ---------------------------
    Total                                     12.437ns (1.578ns logic, 10.859ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X2Y6.DIA0), 76 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.642ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.489 - 0.511)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y61.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X27Y54.C3      net (fanout=101)      2.432   ipb_master_out_ipb_addr<8>
    SLICE_X27Y54.C       Tilo                  0.259   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata231
    SLICE_X27Y54.D3      net (fanout=2)        0.483   slaves/fabric/Mmux_ipb_out_ipb_rdata23
    SLICE_X27Y54.D       Tilo                  0.259   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata232_SW0
    SLICE_X27Y54.B1      net (fanout=1)        0.754   slaves/fabric/N77
    SLICE_X27Y54.B       Tilo                  0.259   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata233
    SLICE_X15Y60.A3      net (fanout=2)        1.765   ipb_master_in_ipb_rdata<2>
    SLICE_X15Y60.A       Tilo                  0.259   ipbus/trans/tx_data<2>
                                                       ipbus/trans/sm/mux101121
    SLICE_X14Y59.B1      net (fanout=1)        0.732   ipbus/trans/tx_data<2>
    SLICE_X14Y59.B       Tilo                  0.203   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata231
    RAMB16_X2Y6.DIA0     net (fanout=1)        4.490   ipbus/trans_out_wdata<2>
    RAMB16_X2Y6.CLKA     Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     12.642ns (1.986ns logic, 10.656ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.578ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.489 - 0.511)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y61.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X27Y54.C3      net (fanout=101)      2.432   ipb_master_out_ipb_addr<8>
    SLICE_X27Y54.C       Tilo                  0.259   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata231
    SLICE_X26Y54.D1      net (fanout=2)        0.649   slaves/fabric/Mmux_ipb_out_ipb_rdata23
    SLICE_X26Y54.DMUX    Tilo                  0.261   slaves/fabric/N79
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata232_SW3
    SLICE_X27Y54.B4      net (fanout=1)        0.522   slaves/fabric/N80
    SLICE_X27Y54.B       Tilo                  0.259   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata233
    SLICE_X15Y60.A3      net (fanout=2)        1.765   ipb_master_in_ipb_rdata<2>
    SLICE_X15Y60.A       Tilo                  0.259   ipbus/trans/tx_data<2>
                                                       ipbus/trans/sm/mux101121
    SLICE_X14Y59.B1      net (fanout=1)        0.732   ipbus/trans/tx_data<2>
    SLICE_X14Y59.B       Tilo                  0.203   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata231
    RAMB16_X2Y6.DIA0     net (fanout=1)        4.490   ipbus/trans_out_wdata<2>
    RAMB16_X2Y6.CLKA     Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     12.578ns (1.988ns logic, 10.590ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.548ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.489 - 0.511)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y61.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X27Y54.C3      net (fanout=101)      2.432   ipb_master_out_ipb_addr<8>
    SLICE_X27Y54.C       Tilo                  0.259   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata231
    SLICE_X27Y54.D3      net (fanout=2)        0.483   slaves/fabric/Mmux_ipb_out_ipb_rdata23
    SLICE_X27Y54.DMUX    Tilo                  0.313   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata232_SW1
    SLICE_X27Y54.B2      net (fanout=1)        0.606   slaves/fabric/N78
    SLICE_X27Y54.B       Tilo                  0.259   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata233
    SLICE_X15Y60.A3      net (fanout=2)        1.765   ipb_master_in_ipb_rdata<2>
    SLICE_X15Y60.A       Tilo                  0.259   ipbus/trans/tx_data<2>
                                                       ipbus/trans/sm/mux101121
    SLICE_X14Y59.B1      net (fanout=1)        0.732   ipbus/trans/tx_data<2>
    SLICE_X14Y59.B       Tilo                  0.203   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata231
    RAMB16_X2Y6.DIA0     net (fanout=1)        4.490   ipbus/trans_out_wdata<2>
    RAMB16_X2Y6.CLKA     Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     12.548ns (2.040ns logic, 10.508ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAMB16_X2Y18.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/tx_write_buffer_3 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.070 - 0.067)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/tx_write_buffer_3 to ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y37.DMUX    Tshcko                0.244   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buffer_3
    RAMB16_X2Y18.ADDRA13 net (fanout=16)       0.147   ipbus/udp_if/tx_write_buffer<3>
    RAMB16_X2Y18.CLKA    Trckc_ADDRA (-Th)     0.066   ipbus/udp_if/ipbus_tx_ram/Mram_ram15
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.178ns logic, 0.147ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAMB16_X2Y18.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/tx_write_buffer_0 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.070 - 0.067)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/tx_write_buffer_0 to ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y37.AMUX    Tshcko                0.244   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buffer_0
    RAMB16_X2Y18.ADDRA10 net (fanout=16)       0.150   ipbus/udp_if/tx_write_buffer<0>
    RAMB16_X2Y18.CLKA    Trckc_ADDRA (-Th)     0.066   ipbus/udp_if/ipbus_tx_ram/Mram_ram15
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.178ns logic, 0.150ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAMB16_X2Y18.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/tx_write_buffer_2 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.070 - 0.067)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/tx_write_buffer_2 to ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y37.CMUX    Tshcko                0.244   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buffer_2
    RAMB16_X2Y18.ADDRA12 net (fanout=16)       0.187   ipbus/udp_if/tx_write_buffer<2>
    RAMB16_X2Y18.CLKA    Trckc_ADDRA (-Th)     0.066   ipbus/udp_if/ipbus_tx_ram/Mram_ram15
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.178ns logic, 0.187ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Location pin: RAMB16_X2Y4.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Location pin: RAMB16_X2Y12.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Location pin: RAMB16_X3Y22.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout3" TS_hit1 * 8 PHASE 1.171875 ns HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout3" TS_hit1 * 8 PHASE 1.171875 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: hit1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout1" TS_hit1 * 8 PHASE 0.390625 ns HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout1" TS_hit1 * 8 PHASE 0.390625 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y49.CLK
  Clock network: hit1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout5 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout5" TS_hit1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 276 paths analyzed, 76 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.385ns.
--------------------------------------------------------------------------------

Paths for end point slaves/lockLed (SLICE_X37Y42.A2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_12 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.350ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_12 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.AQ      Tcko                  0.408   slaves/lockCounter<15>
                                                       slaves/lockCounter_12
    SLICE_X37Y44.A1      net (fanout=2)        0.603   slaves/lockCounter<12>
    SLICE_X37Y44.A       Tilo                  0.259   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>3
    SLICE_X37Y42.A2      net (fanout=1)        0.758   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X37Y42.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.350ns (0.989ns logic, 1.361ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_17 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.205ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_17 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y45.BQ      Tcko                  0.408   slaves/lockCounter<19>
                                                       slaves/lockCounter_17
    SLICE_X37Y44.A3      net (fanout=2)        0.458   slaves/lockCounter<17>
    SLICE_X37Y44.A       Tilo                  0.259   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>3
    SLICE_X37Y42.A2      net (fanout=1)        0.758   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X37Y42.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (0.989ns logic, 1.216ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_14 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.191ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_14 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.CQ      Tcko                  0.408   slaves/lockCounter<15>
                                                       slaves/lockCounter_14
    SLICE_X37Y44.A2      net (fanout=2)        0.444   slaves/lockCounter<14>
    SLICE_X37Y44.A       Tilo                  0.259   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>3
    SLICE_X37Y42.A2      net (fanout=1)        0.758   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X37Y42.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.191ns (0.989ns logic, 1.202ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/lockLed (SLICE_X37Y42.A1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_0 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.206ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_0 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.AQ      Tcko                  0.408   slaves/lockCounter<3>
                                                       slaves/lockCounter_0
    SLICE_X37Y42.C1      net (fanout=2)        0.615   slaves/lockCounter<0>
    SLICE_X37Y42.C       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X37Y42.A1      net (fanout=1)        0.602   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>
    SLICE_X37Y42.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (0.989ns logic, 1.217ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_1 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.048ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_1 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.BQ      Tcko                  0.408   slaves/lockCounter<3>
                                                       slaves/lockCounter_1
    SLICE_X37Y42.C3      net (fanout=2)        0.457   slaves/lockCounter<1>
    SLICE_X37Y42.C       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X37Y42.A1      net (fanout=1)        0.602   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>
    SLICE_X37Y42.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.048ns (0.989ns logic, 1.059ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_4 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.025ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_4 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y42.AQ      Tcko                  0.408   slaves/lockCounter<7>
                                                       slaves/lockCounter_4
    SLICE_X37Y42.C2      net (fanout=2)        0.434   slaves/lockCounter<4>
    SLICE_X37Y42.C       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X37Y42.A1      net (fanout=1)        0.602   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>
    SLICE_X37Y42.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.025ns (0.989ns logic, 1.036ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/lockLed (SLICE_X37Y42.A3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_7 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.910ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_7 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y42.DQ      Tcko                  0.408   slaves/lockCounter<7>
                                                       slaves/lockCounter_7
    SLICE_X37Y42.D1      net (fanout=2)        0.630   slaves/lockCounter<7>
    SLICE_X37Y42.D       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X37Y42.A3      net (fanout=1)        0.291   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X37Y42.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      1.910ns (0.989ns logic, 0.921ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_9 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.873ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_9 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y43.BQ      Tcko                  0.408   slaves/lockCounter<11>
                                                       slaves/lockCounter_9
    SLICE_X37Y42.D2      net (fanout=2)        0.593   slaves/lockCounter<9>
    SLICE_X37Y42.D       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X37Y42.A3      net (fanout=1)        0.291   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X37Y42.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      1.873ns (0.989ns logic, 0.884ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_11 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.763ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_11 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y43.DQ      Tcko                  0.408   slaves/lockCounter<11>
                                                       slaves/lockCounter_11
    SLICE_X37Y42.D3      net (fanout=2)        0.483   slaves/lockCounter<11>
    SLICE_X37Y42.D       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X37Y42.A3      net (fanout=1)        0.291   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X37Y42.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      1.763ns (0.989ns logic, 0.774ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout5 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout5" TS_hit1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/lockLed (SLICE_X37Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/lockLed (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 25.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/lockLed to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y42.AQ      Tcko                  0.198   handshakeleds_2_OBUF
                                                       slaves/lockLed
    SLICE_X37Y42.A6      net (fanout=2)        0.025   handshakeleds_2_OBUF
    SLICE_X37Y42.CLK     Tah         (-Th)    -0.215   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/lockCounter_1 (SLICE_X36Y41.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/lockCounter_1 (FF)
  Destination:          slaves/lockCounter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 25.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/lockCounter_1 to slaves/lockCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.BQ      Tcko                  0.200   slaves/lockCounter<3>
                                                       slaves/lockCounter_1
    SLICE_X36Y41.B5      net (fanout=2)        0.075   slaves/lockCounter<1>
    SLICE_X36Y41.CLK     Tah         (-Th)    -0.234   slaves/lockCounter<3>
                                                       slaves/lockCounter<1>_rt
                                                       slaves/Mcount_lockCounter_cy<3>
                                                       slaves/lockCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/lockCounter_9 (SLICE_X36Y43.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/lockCounter_9 (FF)
  Destination:          slaves/lockCounter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 25.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/lockCounter_9 to slaves/lockCounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y43.BQ      Tcko                  0.200   slaves/lockCounter<11>
                                                       slaves/lockCounter_9
    SLICE_X36Y43.B5      net (fanout=2)        0.075   slaves/lockCounter<9>
    SLICE_X36Y43.CLK     Tah         (-Th)    -0.234   slaves/lockCounter<11>
                                                       slaves/lockCounter<9>_rt
                                                       slaves/Mcount_lockCounter_cy<11>
                                                       slaves/lockCounter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout5 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout5" TS_hit1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.270ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout6_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout6_buf/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout5
--------------------------------------------------------------------------------
Slack: 24.570ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/lockCounter<3>/CLK
  Logical resource: slaves/lockCounter_0/CK
  Location pin: SLICE_X36Y41.CLK
  Clock network: REFPLL
--------------------------------------------------------------------------------
Slack: 24.570ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/lockCounter<3>/CLK
  Logical resource: slaves/lockCounter_1/CK
  Location pin: SLICE_X36Y41.CLK
  Clock network: REFPLL
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout0" TS_hit1 * 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.944ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X46Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X46Y54.CX      net (fanout=3)        0.840   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.437ns (0.597ns logic, 0.840ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (SLICE_X46Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Requirement:          1.562ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X46Y54.AX      net (fanout=4)        0.404   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.527ns logic, 0.404ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (SLICE_X46Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Requirement:          1.562ns
  Data Path Delay:      0.918ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X46Y54.BX      net (fanout=3)        0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    -------------------------------------------------  ---------------------------
    Total                                      0.918ns (0.527ns logic, 0.391ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_hit1 * 8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y53.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y53.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (SLICE_X47Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y53.A6      net (fanout=4)        0.034   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y53.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<0>11_INV_0
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (SLICE_X47Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y53.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y53.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<1>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.413ns logic, 0.072ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_hit1 * 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0/CK
  Location pin: SLICE_X46Y54.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1/CK
  Location pin: SLICE_X46Y54.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout4" TS_hit1 * 4.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4959 paths analyzed, 817 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.950ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (SLICE_X26Y62.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.915ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.BQ      Tcko                  0.447   slaves/TDCchannels/dc1/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    SLICE_X22Y65.C6      net (fanout=1)        0.279   slaves/TDCchannels/dc1/TDCcore/fifo_empty
    SLICE_X22Y65.C       Tilo                  0.204   slaves/TDCchannels/dc1/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc1/TDCcore/fifo_data_available1_INV_0
    SLICE_X24Y64.D3      net (fanout=2)        0.603   slaves/TDCchannels/dc1/fifo_data_available
    SLICE_X24Y64.D       Tilo                  0.205   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/read_fifo1
    SLICE_X29Y65.A4      net (fanout=2)        0.677   slaves/TDCchannels/dc1/read_fifo
    SLICE_X29Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y62.CE      net (fanout=8)        1.910   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y62.CLK     Tceck                 0.331   slaves/TDCchannels/dc1/TDCfifo_dout<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      4.915ns (1.446ns logic, 3.469ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/FSMstate_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.904ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/FSMstate_0 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y63.AMUX    Tshcko                0.461   slaves/TDCchannels/dc1/dumpMem
                                                       slaves/TDCchannels/dc1/FSMstate_0
    SLICE_X24Y64.D4      net (fanout=4)        1.061   slaves/TDCchannels/dc1/FSMstate<0>
    SLICE_X24Y64.D       Tilo                  0.205   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/read_fifo1
    SLICE_X29Y65.A4      net (fanout=2)        0.677   slaves/TDCchannels/dc1/read_fifo
    SLICE_X29Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y62.CE      net (fanout=8)        1.910   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y62.CLK     Tceck                 0.331   slaves/TDCchannels/dc1/TDCfifo_dout<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      4.904ns (1.256ns logic, 3.648ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      3.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.AQ      Tcko                  0.447   slaves/TDCchannels/dc1/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    SLICE_X29Y65.A3      net (fanout=2)        0.710   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    SLICE_X29Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y62.CE      net (fanout=8)        1.910   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y62.CLK     Tceck                 0.331   slaves/TDCchannels/dc1/TDCfifo_dout<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      3.657ns (1.037ns logic, 2.620ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (SLICE_X26Y62.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.879ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.BQ      Tcko                  0.447   slaves/TDCchannels/dc1/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    SLICE_X22Y65.C6      net (fanout=1)        0.279   slaves/TDCchannels/dc1/TDCcore/fifo_empty
    SLICE_X22Y65.C       Tilo                  0.204   slaves/TDCchannels/dc1/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc1/TDCcore/fifo_data_available1_INV_0
    SLICE_X24Y64.D3      net (fanout=2)        0.603   slaves/TDCchannels/dc1/fifo_data_available
    SLICE_X24Y64.D       Tilo                  0.205   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/read_fifo1
    SLICE_X29Y65.A4      net (fanout=2)        0.677   slaves/TDCchannels/dc1/read_fifo
    SLICE_X29Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y62.CE      net (fanout=8)        1.910   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y62.CLK     Tceck                 0.295   slaves/TDCchannels/dc1/TDCfifo_dout<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (1.410ns logic, 3.469ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/FSMstate_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.868ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/FSMstate_0 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y63.AMUX    Tshcko                0.461   slaves/TDCchannels/dc1/dumpMem
                                                       slaves/TDCchannels/dc1/FSMstate_0
    SLICE_X24Y64.D4      net (fanout=4)        1.061   slaves/TDCchannels/dc1/FSMstate<0>
    SLICE_X24Y64.D       Tilo                  0.205   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/read_fifo1
    SLICE_X29Y65.A4      net (fanout=2)        0.677   slaves/TDCchannels/dc1/read_fifo
    SLICE_X29Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y62.CE      net (fanout=8)        1.910   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y62.CLK     Tceck                 0.295   slaves/TDCchannels/dc1/TDCfifo_dout<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (1.220ns logic, 3.648ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (FF)
  Requirement:          5.208ns
  Data Path Delay:      3.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.AQ      Tcko                  0.447   slaves/TDCchannels/dc1/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    SLICE_X29Y65.A3      net (fanout=2)        0.710   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    SLICE_X29Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y62.CE      net (fanout=8)        1.910   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y62.CLK     Tceck                 0.295   slaves/TDCchannels/dc1/TDCfifo_dout<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (1.001ns logic, 2.620ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1 (SLICE_X26Y62.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.860ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.BQ      Tcko                  0.447   slaves/TDCchannels/dc1/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    SLICE_X22Y65.C6      net (fanout=1)        0.279   slaves/TDCchannels/dc1/TDCcore/fifo_empty
    SLICE_X22Y65.C       Tilo                  0.204   slaves/TDCchannels/dc1/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc1/TDCcore/fifo_data_available1_INV_0
    SLICE_X24Y64.D3      net (fanout=2)        0.603   slaves/TDCchannels/dc1/fifo_data_available
    SLICE_X24Y64.D       Tilo                  0.205   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/read_fifo1
    SLICE_X29Y65.A4      net (fanout=2)        0.677   slaves/TDCchannels/dc1/read_fifo
    SLICE_X29Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y62.CE      net (fanout=8)        1.910   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y62.CLK     Tceck                 0.276   slaves/TDCchannels/dc1/TDCfifo_dout<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    -------------------------------------------------  ---------------------------
    Total                                      4.860ns (1.391ns logic, 3.469ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/FSMstate_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.849ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/FSMstate_0 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y63.AMUX    Tshcko                0.461   slaves/TDCchannels/dc1/dumpMem
                                                       slaves/TDCchannels/dc1/FSMstate_0
    SLICE_X24Y64.D4      net (fanout=4)        1.061   slaves/TDCchannels/dc1/FSMstate<0>
    SLICE_X24Y64.D       Tilo                  0.205   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/read_fifo1
    SLICE_X29Y65.A4      net (fanout=2)        0.677   slaves/TDCchannels/dc1/read_fifo
    SLICE_X29Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y62.CE      net (fanout=8)        1.910   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y62.CLK     Tceck                 0.276   slaves/TDCchannels/dc1/TDCfifo_dout<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (1.201ns logic, 3.648ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1 (FF)
  Requirement:          5.208ns
  Data Path Delay:      3.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.AQ      Tcko                  0.447   slaves/TDCchannels/dc1/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    SLICE_X29Y65.A3      net (fanout=2)        0.710   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    SLICE_X29Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y62.CE      net (fanout=8)        1.910   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y62.CLK     Tceck                 0.276   slaves/TDCchannels/dc1/TDCfifo_dout<2>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    -------------------------------------------------  ---------------------------
    Total                                      3.602ns (0.982ns logic, 2.620ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_hit1 * 4.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y28.DIA21), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_13 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_13 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y58.BQ      Tcko                  0.200   slaves/ramData1<23>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_13
    RAMB16_X2Y28.DIA21   net (fanout=2)        0.129   slaves/ramData1<21>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.147ns logic, 0.129ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y28.DIA20), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_12 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_12 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y58.AQ      Tcko                  0.200   slaves/ramData1<23>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_12
    RAMB16_X2Y28.DIA20   net (fanout=2)        0.131   slaves/ramData1<20>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.147ns logic, 0.131ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y28.DIA25), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_1 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_1 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.BMUX    Tshcko                0.244   slaves/ramData1<19>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_1
    RAMB16_X2Y28.DIA25   net (fanout=1)        0.118   slaves/ramData1<25>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.191ns logic, 0.118ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_hit1 * 4.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKA
  Logical resource: slaves/RAM2/Mram_ram/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKA
  Logical resource: slaves/RAM1/Mram_ram/CLKA
  Location pin: RAMB16_X2Y28.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 3.478ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout2" TS_hit1 * 8 PHASE 0.78125 ns HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout2" TS_hit1 * 8 PHASE 0.78125 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout2
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: hit1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" 
TS_GMII_RX_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" TS_GMII_RX_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<0>/CLK0
  Logical resource: eth/rxd_r_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<1>/CLK0
  Logical resource: eth/rxd_r_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<2>/CLK0
  Logical resource: eth/rxd_r_2/CLK0
  Location pin: ILOGIC_X27Y77.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" 
REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  18.969ns.
--------------------------------------------------------------------------------

Paths for end point gmii_tx_en (H15.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 18.969ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_en (FF)
  Destination:          gmii_tx_en (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.345ns (Levels of Logic = 1)
  Clock Path Delay:     13.333ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp576.IMUX
    DCM_X0Y0.CLKIN       net (fanout=113)      9.282   sysclk_b
    DCM_X0Y0.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y6.I0      net (fanout=1)        0.941   clocks/clk_125_i
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y54.CLK     net (fanout=974)      1.241   clk125
    -------------------------------------------------  ---------------------------
    Total                                     13.333ns (1.869ns logic, 11.464ns route)
                                                       (14.0% logic, 86.0% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_en to gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y54.DMUX    Tshcko                0.455   gmii_tx_er_OBUF
                                                       eth/gmii_tx_en
    H15.O                net (fanout=1)        2.509   gmii_tx_en_OBUF
    H15.PAD              Tioop                 2.381   gmii_tx_en
                                                       gmii_tx_en_OBUF
                                                       gmii_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      5.345ns (2.836ns logic, 2.509ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx_er (G18.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 18.846ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_er (FF)
  Destination:          gmii_tx_er (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.222ns (Levels of Logic = 1)
  Clock Path Delay:     13.333ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp576.IMUX
    DCM_X0Y0.CLKIN       net (fanout=113)      9.282   sysclk_b
    DCM_X0Y0.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y6.I0      net (fanout=1)        0.941   clocks/clk_125_i
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y54.CLK     net (fanout=974)      1.241   clk125
    -------------------------------------------------  ---------------------------
    Total                                     13.333ns (1.869ns logic, 11.464ns route)
                                                       (14.0% logic, 86.0% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_er to gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y54.DQ      Tcko                  0.408   gmii_tx_er_OBUF
                                                       eth/gmii_tx_er
    G18.O                net (fanout=1)        2.433   gmii_tx_er_OBUF
    G18.PAD              Tioop                 2.381   gmii_tx_er
                                                       gmii_tx_er_OBUF
                                                       gmii_tx_er
    -------------------------------------------------  ---------------------------
    Total                                      5.222ns (2.789ns logic, 2.433ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<5> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 18.632ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_5 (FF)
  Destination:          gmii_txd<5> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.999ns (Levels of Logic = 1)
  Clock Path Delay:     13.342ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp576.IMUX
    DCM_X0Y0.CLKIN       net (fanout=113)      9.282   sysclk_b
    DCM_X0Y0.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y6.I0      net (fanout=1)        0.941   clocks/clk_125_i
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y78.CLK     net (fanout=974)      1.250   clk125
    -------------------------------------------------  ---------------------------
    Total                                     13.342ns (1.869ns logic, 11.473ns route)
                                                       (14.0% logic, 86.0% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_5 to gmii_txd<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y78.DQ      Tcko                  0.391   gmii_txd_5_OBUF
                                                       eth/gmii_txd_5
    G14.O                net (fanout=1)        2.227   gmii_txd_5_OBUF
    G14.PAD              Tioop                 2.381   gmii_txd<5>
                                                       gmii_txd_5_OBUF
                                                       gmii_txd<5>
    -------------------------------------------------  ---------------------------
    Total                                      4.999ns (2.772ns logic, 2.227ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL
        "gmii_gtx_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point gmii_txd<2> (K14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 10.420ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_2 (FF)
  Destination:          gmii_txd<2> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.714ns (Levels of Logic = 1)
  Clock Path Delay:     7.997ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp576.IMUX
    DCM_X0Y0.CLKIN       net (fanout=113)      5.747   sysclk_b
    DCM_X0Y0.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y6.I0      net (fanout=1)        0.394   clocks/clk_125_i
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y65.CLK     net (fanout=974)      0.704   clk125
    -------------------------------------------------  ---------------------------
    Total                                      7.997ns (1.152ns logic, 6.845ns route)
                                                       (14.4% logic, 85.6% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_2 to gmii_txd<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y65.DQ      Tcko                  0.198   gmii_txd_2_OBUF
                                                       eth/gmii_txd_2
    K14.O                net (fanout=1)        1.120   gmii_txd_2_OBUF
    K14.PAD              Tioop                 1.396   gmii_txd<2>
                                                       gmii_txd_2_OBUF
                                                       gmii_txd<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.714ns (1.594ns logic, 1.120ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<4> (J13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 10.462ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_4 (FF)
  Destination:          gmii_txd<4> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.757ns (Levels of Logic = 1)
  Clock Path Delay:     7.996ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp576.IMUX
    DCM_X0Y0.CLKIN       net (fanout=113)      5.747   sysclk_b
    DCM_X0Y0.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y6.I0      net (fanout=1)        0.394   clocks/clk_125_i
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y66.CLK     net (fanout=974)      0.703   clk125
    -------------------------------------------------  ---------------------------
    Total                                      7.996ns (1.152ns logic, 6.844ns route)
                                                       (14.4% logic, 85.6% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_4 to gmii_txd<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y66.AMUX    Tshcko                0.238   gmii_txd_1_OBUF
                                                       eth/gmii_txd_4
    J13.O                net (fanout=1)        1.123   gmii_txd_4_OBUF
    J13.PAD              Tioop                 1.396   gmii_txd<4>
                                                       gmii_txd_4_OBUF
                                                       gmii_txd<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (1.634ns logic, 1.123ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<1> (H13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 10.496ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_1 (FF)
  Destination:          gmii_txd<1> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.791ns (Levels of Logic = 1)
  Clock Path Delay:     7.996ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp576.IMUX
    DCM_X0Y0.CLKIN       net (fanout=113)      5.747   sysclk_b
    DCM_X0Y0.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y6.I0      net (fanout=1)        0.394   clocks/clk_125_i
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y66.CLK     net (fanout=974)      0.703   clk125
    -------------------------------------------------  ---------------------------
    Total                                      7.996ns (1.152ns logic, 6.844ns route)
                                                       (14.4% logic, 85.6% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_1 to gmii_txd<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y66.AQ      Tcko                  0.200   gmii_txd_1_OBUF
                                                       eth/gmii_txd_1
    H13.O                net (fanout=1)        1.195   gmii_txd_1_OBUF
    H13.PAD              Tioop                 1.396   gmii_txd<1>
                                                       gmii_txd_1_OBUF
                                                       gmii_txd<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.791ns (1.596ns logic, 1.195ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          eth/rxd_r_3 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<3> to eth/rxd_r_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.310   gmii_rxd<3>
                                                          gmii_rxd<3>
                                                          gmii_rxd_3_IBUF
                                                          ProtoComp576.IMUX.4
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[3].iodelay
                                                          eth/iodelgen[3].iodelay
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.302   eth/rxd_r<3>
                                                          ProtoComp582.D2OFFBYP_SRC.3
                                                          eth/rxd_r_3
    ----------------------------------------------------  ---------------------------
    Total                                         4.281ns (4.182ns logic, 0.099ns route)
                                                          (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp576.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y115.CLK0  net (fanout=10)       1.091   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.281ns logic, 1.338ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          eth/rxd_r_0 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<0> to eth/rxd_r_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.310   gmii_rxd<0>
                                                         gmii_rxd<0>
                                                         gmii_rxd_0_IBUF
                                                         ProtoComp576.IMUX.1
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[0].iodelay
                                                         eth/iodelgen[0].iodelay
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.302   eth/rxd_r<0>
                                                         ProtoComp582.D2OFFBYP_SRC
                                                         eth/rxd_r_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp576.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y67.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          eth/rxd_r_1 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<1> to eth/rxd_r_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.310   gmii_rxd<1>
                                                         gmii_rxd<1>
                                                         gmii_rxd_1_IBUF
                                                         ProtoComp576.IMUX.2
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[1].iodelay
                                                         eth/iodelgen[1].iodelay
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.302   eth/rxd_r<1>
                                                         ProtoComp582.D2OFFBYP_SRC.1
                                                         eth/rxd_r_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp576.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y70.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          eth/rxd_r_2 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<2> to eth/rxd_r_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   gmii_rxd<2>
                                                         gmii_rxd<2>
                                                         gmii_rxd_2_IBUF
                                                         ProtoComp576.IMUX.3
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[2].iodelay
                                                         eth/iodelgen[2].iodelay
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<2>
                                                         ProtoComp582.D2OFFBYP_SRC.2
                                                         eth/rxd_r_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp576.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y77.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          eth/rxd_r_5 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<5> to eth/rxd_r_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E18.I                  Tiopi                 0.763   gmii_rxd<5>
                                                         gmii_rxd<5>
                                                         gmii_rxd_5_IBUF
                                                         ProtoComp576.IMUX.6
    IODELAY_X27Y76.IDATAIN net (fanout=1)        0.090   gmii_rxd_5_IBUF
    IODELAY_X27Y76.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[5].iodelay
                                                         eth/iodelgen[5].iodelay
    ILOGIC_X27Y76.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<5>
    ILOGIC_X27Y76.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<5>
                                                         ProtoComp582.D2OFFBYP_SRC.5
                                                         eth/rxd_r_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp576.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y76.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          eth/rx_er_r (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rx_er to eth/rx_er_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F18.I                  Tiopi                 0.763   gmii_rx_er
                                                         gmii_rx_er
                                                         gmii_rx_er_IBUF
                                                         ProtoComp576.IMUX.15
    IODELAY_X27Y72.IDATAIN net (fanout=1)        0.090   gmii_rx_er_IBUF
    IODELAY_X27Y72.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelay_er
                                                         eth/iodelay_er
    ILOGIC_X27Y72.DDLY     net (fanout=1)        0.005   eth/gmii_rx_er_del
    ILOGIC_X27Y72.CLK0     Tiockdd     (-Th)    -0.136   eth/rx_er_r
                                                         ProtoComp582.D2OFFBYP_SRC.8
                                                         eth/rx_er_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rx_er_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp576.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y72.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      9.607ns|      9.732ns|            0|            0|         6019|        81140|
| TS_clocks_clk_125_i           |      8.000ns|      7.786ns|          N/A|            0|            0|        49427|            0|
| TS_clocks_clk_ipb_i           |     32.000ns|     13.059ns|          N/A|            0|            0|        31713|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_hit1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_hit1                        |     25.000ns|     10.000ns|     23.760ns|            0|            0|            0|         5244|
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|     25.000ns|      2.385ns|          N/A|            0|            0|          276|            0|
| lkout5                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      2.944ns|          N/A|            0|            0|            9|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      5.208ns|      4.950ns|          N/A|            0|            0|         4959|            0|
| lkout4                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      6.481ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.
WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP 
   "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL        
   "gmii_gtx_clk" "RISING"; was not included as part of analysis.  The 
   REFERENCE_PIN keyword is being ignored.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rx_er  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<0> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<1> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<2> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<3> |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<4> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<5> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<6> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<7> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
gmii_tx_en  |        18.969(R)|      SLOW  |        10.885(R)|      FAST  |clk125            |   0.000|
gmii_tx_er  |        18.846(R)|      SLOW  |        10.830(R)|      FAST  |clk125            |   0.000|
gmii_txd<0> |        18.307(R)|      SLOW  |        10.515(R)|      FAST  |clk125            |   0.000|
gmii_txd<1> |        18.277(R)|      SLOW  |        10.496(R)|      FAST  |clk125            |   0.000|
gmii_txd<2> |        18.148(R)|      SLOW  |        10.420(R)|      FAST  |clk125            |   0.000|
gmii_txd<3> |        18.503(R)|      SLOW  |        10.611(R)|      FAST  |clk125            |   0.000|
gmii_txd<4> |        18.238(R)|      SLOW  |        10.462(R)|      FAST  |clk125            |   0.000|
gmii_txd<5> |        18.632(R)|      SLOW  |        10.729(R)|      FAST  |clk125            |   0.000|
gmii_txd<6> |        18.481(R)|      SLOW  |        10.626(R)|      FAST  |clk125            |   0.000|
gmii_txd<7> |        18.438(R)|      SLOW  |        10.577(R)|      FAST  |clk125            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.481|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   13.059|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 2.076; Ideal Clock Offset To Actual Clock 0.149; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rx_er        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<0>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<1>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<2>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<3>       |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |    0.313|    0.618|       -0.153|
gmii_rxd<4>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<5>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<6>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<7>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.687|         -  |       0.389|         -  |    0.313|    0.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";
Bus Skew: 0.821 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
gmii_tx_en                                     |       18.969|      SLOW  |       10.885|      FAST  |         0.821|
gmii_tx_er                                     |       18.846|      SLOW  |       10.830|      FAST  |         0.698|
gmii_txd<0>                                    |       18.307|      SLOW  |       10.515|      FAST  |         0.159|
gmii_txd<1>                                    |       18.277|      SLOW  |       10.496|      FAST  |         0.129|
gmii_txd<2>                                    |       18.148|      SLOW  |       10.420|      FAST  |         0.000|
gmii_txd<3>                                    |       18.503|      SLOW  |       10.611|      FAST  |         0.355|
gmii_txd<4>                                    |       18.238|      SLOW  |       10.462|      FAST  |         0.090|
gmii_txd<5>                                    |       18.632|      SLOW  |       10.729|      FAST  |         0.484|
gmii_txd<6>                                    |       18.481|      SLOW  |       10.626|      FAST  |         0.333|
gmii_txd<7>                                    |       18.438|      SLOW  |       10.577|      FAST  |         0.290|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 6  Score: 594  (Setup/Max: 594, Hold: 0)

Constraints cover 94373 paths, 2 nets, and 23657 connections

Design statistics:
   Minimum period:  13.059ns{1}   (Maximum frequency:  76.576MHz)
   Maximum path delay from/to any node:   1.990ns
   Maximum net skew:   0.296ns
   Minimum input required time before clock:   1.687ns
   Maximum output delay after clock:  18.969ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 29 14:02:05 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 553 MB



