#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar 22 20:59:37 2021
# Process ID: 13047
# Current directory: /uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/project_1/project_1.runs/synth_1
# Command line: vivado -log self_test_system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source self_test_system.tcl
# Log file: /uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/project_1/project_1.runs/synth_1/self_test_system.vds
# Journal file: /uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source self_test_system.tcl -notrace
Command: synth_design -top self_test_system -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13112
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2425.273 ; gain = 0.000 ; free physical = 2626 ; free virtual = 16921
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'self_test_system' [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/self_test_system.vhd:15]
INFO: [Synth 8-638] synthesizing module 'seg7ctrl_rom' [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/seg7ctrl_arch.vhd:15]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/seg7ctrl_arch.vhd:45]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/seg7ctrl_arch.vhd:20]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/seg7ctrl_arch.vhd:20]
WARNING: [Synth 8-614] signal 'c' is read in the process but is not in the sensitivity list [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/seg7ctrl_arch.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'seg7ctrl_rom' (1#1) [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/seg7ctrl_arch.vhd:15]
INFO: [Synth 8-638] synthesizing module 'self_test_unit' [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/self_test_unit.vhd:15]
WARNING: [Synth 8-614] signal 'second_tick' is read in the process but is not in the sensitivity list [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/self_test_unit.vhd:34]
WARNING: [Synth 8-614] signal 'tb_int' is read in the process but is not in the sensitivity list [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/self_test_unit.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'self_test_unit' (2#1) [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/self_test_unit.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'self_test_system' (3#1) [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/self_test_system.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2425.273 ; gain = 0.000 ; free physical = 2730 ; free virtual = 17025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2425.273 ; gain = 0.000 ; free physical = 2732 ; free virtual = 17027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2425.273 ; gain = 0.000 ; free physical = 2732 ; free virtual = 17027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.273 ; gain = 0.000 ; free physical = 2725 ; free virtual = 17020
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/project_1/project_1.srcs/constrs_1/new/bin2ssd_test_system.xdc]
Finished Parsing XDC File [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/project_1/project_1.srcs/constrs_1/new/bin2ssd_test_system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/project_1/project_1.srcs/constrs_1/new/bin2ssd_test_system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/self_test_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/self_test_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.109 ; gain = 0.000 ; free physical = 2646 ; free virtual = 16942
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2489.109 ; gain = 0.000 ; free physical = 2646 ; free virtual = 16942
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2489.109 ; gain = 63.836 ; free physical = 2707 ; free virtual = 17002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2489.109 ; gain = 63.836 ; free physical = 2707 ; free virtual = 17002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2489.109 ; gain = 63.836 ; free physical = 2707 ; free virtual = 17002
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'd0_reg' [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/self_test_unit.vhd:43]
WARNING: [Synth 8-327] inferring latch for variable 'd1_reg' [/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/self_test_unit.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2489.109 ; gain = 63.836 ; free physical = 2680 ; free virtual = 16976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 1     
	   3 Input   25 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	  32 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2489.109 ; gain = 63.836 ; free physical = 2686 ; free virtual = 16986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2489.109 ; gain = 63.836 ; free physical = 2563 ; free virtual = 16863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2489.109 ; gain = 63.836 ; free physical = 2563 ; free virtual = 16863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2489.109 ; gain = 63.836 ; free physical = 2561 ; free virtual = 16861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2489.109 ; gain = 63.836 ; free physical = 2561 ; free virtual = 16861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2489.109 ; gain = 63.836 ; free physical = 2561 ; free virtual = 16861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2489.109 ; gain = 63.836 ; free physical = 2561 ; free virtual = 16861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2489.109 ; gain = 63.836 ; free physical = 2561 ; free virtual = 16861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2489.109 ; gain = 63.836 ; free physical = 2561 ; free virtual = 16861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2489.109 ; gain = 63.836 ; free physical = 2561 ; free virtual = 16861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    46|
|3     |LUT1   |    30|
|4     |LUT2   |    46|
|5     |LUT3   |    74|
|6     |LUT4   |    45|
|7     |LUT5   |     6|
|8     |LUT6   |    33|
|9     |FDCE   |     7|
|10    |FDRE   |    29|
|11    |LD     |     8|
|12    |IBUF   |     2|
|13    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2489.109 ; gain = 63.836 ; free physical = 2561 ; free virtual = 16861
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2489.109 ; gain = 0.000 ; free physical = 2616 ; free virtual = 16915
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2489.109 ; gain = 63.836 ; free physical = 2617 ; free virtual = 16916
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.109 ; gain = 0.000 ; free physical = 2702 ; free virtual = 17002
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.109 ; gain = 0.000 ; free physical = 2644 ; free virtual = 16944
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2489.109 ; gain = 70.234 ; free physical = 2789 ; free virtual = 17089
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u81/rolfvh/in3160-new/oblig6-rev1/project_1/project_1.runs/synth_1/self_test_system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file self_test_system_utilization_synth.rpt -pb self_test_system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 22 21:00:15 2021...
