../Core/Src/tim.c:35:6:MX_TIM1_Init	3
../Core/Src/tim.c:81:6:MX_TIM2_Init	8
../Core/Src/tim.c:143:6:MX_TIM3_Init	8
../Core/Src/tim.c:205:6:MX_TIM4_Init	3
../Core/Src/tim.c:249:6:MX_TIM5_Init	3
../Core/Src/tim.c:293:6:MX_TIM8_Init	3
../Core/Src/tim.c:339:6:HAL_TIM_Encoder_MspInit	5
../Core/Src/tim.c:441:6:HAL_TIM_Base_MspInit	3
../Core/Src/tim.c:467:6:HAL_TIM_MspPostInit	3
../Core/Src/tim.c:519:6:HAL_TIM_Encoder_MspDeInit	5
../Core/Src/tim.c:596:6:HAL_TIM_Base_MspDeInit	3
