[Files List]
C:\Aldec\Active-HDL-12-x64\vlib\std/src/standard.vhd=S
C:\Aldec\Active-HDL-12-x64\vlib\std/src/textio.vhd=S
C:\Aldec\Active-HDL-12-x64\vlib\ieee/src/std_logic_1164.vhdl=S
C:\Aldec\Active-HDL-12-x64\vlib\ieee/src/std_logic_1164-body.vhdl=S
C:\Aldec\Active-HDL-12-x64\vlib\ieee/src/numeric_std.vhdl=S
C:\Aldec\Active-HDL-12-x64\vlib\ieee/src/numeric_std-body.vhdl=S
C:\Aldec\Active-HDL-12-x64\vlib\ieee/src/arith_p.vhd=S
C:\Aldec\Active-HDL-12-x64\vlib\ieee/src/arith_b.vhd=S
C:\Aldec\Active-HDL-12-x64\vlib\ieee/src/unsigned_p.vhd=S
C:\Aldec\Active-HDL-12-x64\vlib\ieee/src/unsigned_b.vhd=S
C:\Users\mpc\Desktop\ca_project\FinalProject\CPU/src/adder.vhd=S
C:\Users\mpc\Desktop\ca_project\FinalProject\CPU/src/data_memory.vhd=S
C:\Users\mpc\Desktop\ca_project\FinalProject\CPU/src/alu.vhd=S
C:\Users\mpc\Desktop\ca_project\FinalProject\CPU/src/register_file.vhd=S
C:\Users\mpc\Desktop\ca_project\FinalProject\CPU/src/controller.vhd=S
C:\Users\mpc\Desktop\ca_project\FinalProject\CPU/src/instruction_memory.vhd=S
C:\Users\mpc\Desktop\ca_project\FinalProject\CPU/src/mem_stage.vhd=S
C:\Users\mpc\Desktop\ca_project\FinalProject\CPU/src/exec_stage.vhd=S
C:\Users\mpc\Desktop\ca_project\FinalProject\CPU/src/id_stage.vhd=S
C:\Users\mpc\Desktop\ca_project\FinalProject\CPU/src/if_stage.vhd=S
C:\Users\mpc\Desktop\ca_project\FinalProject\CPU/src/mid_register.vhd=S
C:\Users\mpc\Desktop\ca_project\FinalProject\CPU/src/CAP23.vhd=S
