{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 15:23:28 2018 " "Info: Processing started: Sun Dec 09 15:23:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bit5_ten_trans -c bit5_ten_trans " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bit5_ten_trans -c bit5_ten_trans" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../compare/compare.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../compare/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-arch_com " "Info: Found design unit 1: comp-arch_com" {  } { { "../compare/compare.vhd" "" { Text "F:/study/数字电路/实验/lab2/compare/compare.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Info: Found entity 1: comp" {  } { { "../compare/compare.vhd" "" { Text "F:/study/数字电路/实验/lab2/compare/compare.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit5_ten_trans.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bit5_ten_trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit5_ten_trans-arch_b_ten " "Info: Found design unit 1: bit5_ten_trans-arch_b_ten" {  } { { "bit5_ten_trans.vhd" "" { Text "F:/study/数字电路/实验/lab2/bit5_ten_trans/bit5_ten_trans.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit5_ten_trans " "Info: Found entity 1: bit5_ten_trans" {  } { { "bit5_ten_trans.vhd" "" { Text "F:/study/数字电路/实验/lab2/bit5_ten_trans/bit5_ten_trans.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "bit5_ten_trans " "Info: Elaborating entity \"bit5_ten_trans\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u1 compare " "Error: Node instance \"u1\" instantiates undefined entity \"compare\"" {  } { { "bit5_ten_trans.vhd" "u1" { Text "F:/study/数字电路/实验/lab2/bit5_ten_trans/bit5_ten_trans.vhd" 43 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Error: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 09 15:23:31 2018 " "Error: Processing ended: Sun Dec 09 15:23:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
