---
chips:
  # 24 MHz clock (default), 144 MHz max.
  # See p. 2825 for a flow diagram for startup modes.
  xmc4700-2048:
    architecture: armv7e-m+fp
    cpu: cortex-m4
    jlink: [XMC4700-2048]
    linker:
      symbols:
        # Memory Map (Reference Manual sect. 7.3, p. 370):
        # - BROM (PMU ROM)       0x 0000 0000 (0x      4000,  16 Kb)
        # - PMU/FLASH (cached)   0x 0800 0000 (0x   20 0000,   2 Mb)
        # - PMU/FLASH (uncached) 0x 0C00 0000
        # - PSRAM (code)         0x 1FFE 8000 (0x    1 8000,  96 Kb)
        # - DSRAM1 (system)      0x 2000 0000 (0x    2 0000, 128 Kb)
        # - DSRAM2 (comm)        0x 2002 0000 (0x    2 0000, 128 Kb)
        __flash: "0x08000000"
        __flash_size: "0x00200000"
        __ram: "0x20000000"
        __ram_size: "0x00020000"
        __stack_size: "1k"
