{"Source Block": ["hdl/library/xilinx/common/ad_serdes_clk.v@132:158@HdlStmIf", "    .up_drp_rdata (up_drp_rdata[15:0]),\n    .up_drp_ready (up_drp_ready),\n    .up_drp_locked (up_drp_locked));\n  end\n\n  if (MMCM_OR_BUFR_N == 0) begin\n  BUFIO i_clk_buf (\n    .I (clk_in_s),\n    .O (clk));\n\n  BUFR #(.BUFR_DIVIDE(BUFR_DIVIDE)) i_div_clk_buf (\n    .CLR (1'b0),\n    .CE (1'b1),\n    .I (clk_in_s),\n    .O (div_clk));\n\n  assign out_clk = clk;\n  assign up_drp_rdata[15:0] = 'd0;\n  assign up_drp_ready = 'd0;\n  assign up_drp_locked = 'd0;\n\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[138, "  BUFIO i_clk_buf (\n"], [139, "    .I (clk_in_s),\n"], [140, "    .O (clk));\n"], [142, "  BUFR #(.BUFR_DIVIDE(BUFR_DIVIDE)) i_div_clk_buf (\n"], [143, "    .CLR (1'b0),\n"], [144, "    .CE (1'b1),\n"], [145, "    .I (clk_in_s),\n"], [146, "    .O (div_clk));\n"], [148, "  assign out_clk = clk;\n"], [149, "  assign up_drp_rdata[15:0] = 'd0;\n"], [150, "  assign up_drp_ready = 'd0;\n"], [151, "  assign up_drp_locked = 'd0;\n"]], "Add": [[151, "    BUFIO i_clk_buf (\n"], [151, "      .I (clk_in_s),\n"], [151, "      .O (clk));\n"], [151, "    BUFR #(.BUFR_DIVIDE(BUFR_DIVIDE)) i_div_clk_buf (\n"], [151, "      .CLR (1'b0),\n"], [151, "      .CE (1'b1),\n"], [151, "      .I (clk_in_s),\n"], [151, "      .O (div_clk));\n"], [151, "    assign out_clk = clk;\n"], [151, "    assign up_drp_rdata[15:0] = 'd0;\n"], [151, "    assign up_drp_ready = 'd0;\n"], [151, "    assign up_drp_locked = 'd0;\n"]]}}