Total Cycles:                               12437 (0.024874 msec)
Execution Cycles:                            6810 ( 54.76%)
Stall Cycles:                                5627 ( 45.24%)
Nops:                                           7 (  0.06%)
Executed operations:                        18590

Executed branches:                            146 (  0.79% ops)( 2.14% insts)
Not taken branches:                             9 (  0.05% ops)( 0.13% insts)( 6.16% br)
Taken branches:                               137 (  0.74% ops)( 2.01% insts)(93.84% br)
  Taken uncond branches:                       12 (  0.06% ops)( 0.18% insts)( 8.22% br)
  Taken cond branches:                        125 (  0.67% ops)( 1.84% insts)(85.62% br)
Size of Loaded Code:                         2112 Bytes

Instruction Memory Operations:
  Accesses:                                  7806
    Hits (Hit Rate):                         7788 ( 99.77%)
    Misses (Miss Rate):                        18 (  0.23%)
Instruction Memory Stall Cycles
  Total (in cycles):                          810 (100.00%)
    Due to Misses:                            810 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Data Memory Operations:                     Cache          
  Accesses:                                  1036 (100.00%)
    Hits (Hit Rate):                          906 ( 87.45%)
    Misses (Miss Rate):                       130 ( 12.55%)
Data Memory Stall Cycles
  Total (in cycles):                         4680 (100.00%)
    Due to Misses:                           4680 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Percentage Bus Bandwidth Consumed:          44.14%


Avg. IPC (no stalls):   2.73
Avg. IPC (with stalls): 1.49

  cycle counter =         6810
  total ops     =        18590
   width[ 0] =            1
   width[ 1] =          288
   width[ 2] =         2006
   width[ 3] =         3875
   width[ 4] =          504
   width[ 5] =          127
   width[ 6] =            1
   width[ 8] =            1

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
         267     2.15           22     0.32          108     0.94          135     1.77 exit
       12170          4572           675  (others not profiled)

Simulation time  =     0.0074 s
Simulation speed =     2.5081 MOPS


ta_init using default

	CoreCkFreq           500
	BusCkFreq            200
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          36
	WBPenalty            33
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       36
	StrWBPenalty         33
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        45
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


