Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df243b5cc5334f92b9c43e588af7baf2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'button1' [D:/COA_Lab_23/assignment_7_part_3/assignment_7_part_3.srcs/sim_1/new/testbench.v:6]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/COA_Lab_23/assignment_7_part_3/assignment_7_part_3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/COA_Lab_23/assignment_7_part_3/assignment_7_part_3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_bank
Compiling module xil_defaultlib.my_decoder
Compiling module xil_defaultlib.cla
Compiling module xil_defaultlib.large_adder
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.right_shift_arithmetic
Compiling module xil_defaultlib.left_shift
Compiling module xil_defaultlib.right_shift_logical
Compiling module xil_defaultlib.and_op
Compiling module xil_defaultlib.not_op
Compiling module xil_defaultlib.or_op
Compiling module xil_defaultlib.xor_op
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pos_edge_det
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
