#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xd3b5d0 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -10;
P_0xd46468 .param/l "MEM_HEIGHT" 2 7, +C4<00000000000000000000000000000100>;
P_0xd46490 .param/l "MEM_WIDTH" 2 6, +C4<00000000000000000000000000000100>;
P_0xd464b8 .param/l "WIDTH" 2 8, +C4<00000000000000000000000000001000>;
v0xd79030_0 .var "clk", 0 0;
v0xd70af0_0 .var "rst", 0 0;
S_0xd38780 .scope module, "_tetris" "tetris" 2 14, 3 1, S_0xd3b5d0;
 .timescale -9 -10;
P_0xd35f68 .param/l "MEM_HEIGHT" 3 3, +C4<00000000000000000000000000000100>;
P_0xd35f90 .param/l "MEM_WIDTH" 3 2, +C4<00000000000000000000000000000100>;
P_0xd35fb8 .param/l "WIDTH" 3 4, +C4<00000000000000000000000000001000>;
RS_0x7f4ea8e30858 .resolv tri, L_0xd7af80, L_0xd7b250, L_0xd7b470, L_0xd7b7c0;
v0xd77fd0_0 .net8 "bus_step_1", 31 0, RS_0x7f4ea8e30858; 4 drivers
v0xd78050_0 .net "bus_step_2", 31 0, v0xd6ece0_0; 1 drivers
v0xd78160_0 .net "clk", 0 0, v0xd79030_0; 1 drivers
RS_0x7f4ea8e308b8 .resolv tri, L_0xd79690, L_0xd798c0, L_0xd79c20, L_0xd79f90;
v0xd781e0_0 .net8 "coord_x_step_1", 31 0, RS_0x7f4ea8e308b8; 4 drivers
v0xd78260_0 .net "coord_x_step_2", 31 0, v0xd6f510_0; 1 drivers
RS_0x7f4ea8e30888 .resolv tri, L_0xd7a1c0, L_0xd7a550, L_0xd70f60, L_0xd7ad70;
v0xd78370_0 .net8 "coord_y_step_1", 31 0, RS_0x7f4ea8e30888; 4 drivers
v0xd783f0_0 .net "coord_y_step_2", 31 0, v0xd6f120_0; 1 drivers
v0xd78500_0 .net "instr_step_1", 15 0, L_0xd794c0; 1 drivers
v0xd78580_0 .net "instr_step_2", 15 0, v0xd6f9d0_0; 1 drivers
v0xd78600_0 .net "is_load_PC", 0 0, v0xd69850_0; 1 drivers
v0xd78680_0 .net "is_load_for_launch_1_2", 0 0, v0xd698f0_0; 1 drivers
v0xd78700_0 .net "is_load_for_launch_2_3", 0 0, v0xd699e0_0; 1 drivers
v0xd78810_0 .net "is_move", 0 0, v0xd69a80_0; 1 drivers
v0xd78890_0 .net "is_touch", 0 0, v0xd69b80_0; 1 drivers
v0xd78990_0 .net "is_write_mem", 0 0, v0xd69c20_0; 1 drivers
v0xd78a10_0 .net "is_write_reg", 0 0, v0xd69d30_0; 1 drivers
v0xd78910_0 .net "new_bus_step_2", 31 0, v0xd6ddd0_0; 1 drivers
v0xd78b20_0 .net "new_bus_step_3", 31 0, v0xd6c6d0_0; 1 drivers
v0xd78c40_0 .net "new_coord_x_step_2", 31 0, v0xd6de80_0; 1 drivers
v0xd78cc0_0 .net "new_coord_x_step_3", 31 0, v0xd6d050_0; 1 drivers
v0xd78df0_0 .net "new_coord_y_step_2", 31 0, v0xd6df90_0; 1 drivers
v0xd78e70_0 .net "new_coord_y_step_3", 31 0, v0xd6cb60_0; 1 drivers
v0xd78fb0_0 .net "rst", 0 0, v0xd70af0_0; 1 drivers
S_0xd6fb00 .scope module, "_cpu_step_1" "cpu_step_1" 3 50, 4 1, S_0xd38780;
 .timescale 0 0;
P_0xd6fbf8 .param/l "INSTRACTION_NUMBERS" 4 15, +C4<00000000000000000000000000000100>;
P_0xd6fc20 .param/l "MEM_HEIGHT" 4 13, +C4<00000000000000000000000000000100>;
P_0xd6fc48 .param/l "MEM_WIDTH" 4 12, +C4<00000000000000000000000000000100>;
P_0xd6fc70 .param/l "WIDTH" 4 14, +C4<00000000000000000000000000001000>;
v0xd77560_0 .alias "bus_step_1", 31 0, v0xd77fd0_0;
v0xd77630_0 .alias "clk", 0 0, v0xd78160_0;
v0xd776b0_0 .alias "coord_x_step_1", 31 0, v0xd781e0_0;
v0xd77780_0 .alias "coord_y_step_1", 31 0, v0xd78370_0;
v0xd77850_0 .net "instr_addr", 7 0, v0xd76f70_0; 1 drivers
v0xd778d0_0 .alias "instr_step_1", 15 0, v0xd78500_0;
v0xd779e0_0 .alias "is_load_PC", 0 0, v0xd78600_0;
v0xd77ab0_0 .net "is_touch", 0 0, C4<z>; 0 drivers
v0xd77b80_0 .alias "is_write_reg", 0 0, v0xd78a10_0;
v0xd77c00_0 .alias "new_bus_step_3", 31 0, v0xd78b20_0;
v0xd77ce0_0 .alias "new_coord_x_step_3", 31 0, v0xd78cc0_0;
v0xd77d60_0 .alias "new_coord_y_step_3", 31 0, v0xd78e70_0;
v0xd77e50_0 .net "new_instr_addr", 7 0, L_0xd70b70; 1 drivers
v0xd77ed0_0 .alias "rst", 0 0, v0xd78fb0_0;
S_0xd770d0 .scope module, "_adder_plus_one" "adder" 4 34, 5 1, S_0xd6fb00;
 .timescale 0 0;
P_0xd771c8 .param/l "WIDTH" 5 2, +C4<00000000000000000000000000001000>;
v0xd77240_0 .alias "clk", 0 0, v0xd78160_0;
v0xd77300_0 .alias "out", 7 0, v0xd77e50_0;
v0xd773b0_0 .alias "rst", 0 0, v0xd78fb0_0;
v0xd77430_0 .alias "x", 7 0, v0xd77850_0;
v0xd774e0_0 .net "y", 7 0, C4<00000001>; 1 drivers
L_0xd70b70 .arith/sum 8, v0xd76f70_0, C4<00000001>;
S_0xd76c50 .scope module, "_PC" "PC" 4 37, 6 1, S_0xd6fb00;
 .timescale 0 0;
P_0xd76d48 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000001000>;
v0xd76dc0_0 .alias "clk", 0 0, v0xd78160_0;
v0xd76e40_0 .alias "in", 7 0, v0xd77e50_0;
v0xd76ec0_0 .alias "load", 0 0, v0xd78600_0;
v0xd76f70_0 .var "out", 7 0;
v0xd77050_0 .alias "rst", 0 0, v0xd78fb0_0;
S_0xd76760 .scope module, "_inst" "instructions" 4 41, 7 1, S_0xd6fb00;
 .timescale 0 0;
P_0xd76858 .param/l "INSTRACTION_NUMBERS" 7 3, +C4<00000000000000000000000000000100>;
P_0xd76880 .param/l "WIDTH" 7 2, +C4<00000000000000000000000000001000>;
v0xd768f0_0 .net *"_s0", 7 0, L_0xd70ca0; 1 drivers
v0xd76970_0 .net *"_s5", 7 0, C4<00000000>; 1 drivers
v0xd769f0_0 .alias "curr_command", 7 0, v0xd77850_0;
v0xd76a90 .array "mem", 3 0, 7 0;
v0xd76b10_0 .alias "out_data", 15 0, v0xd78500_0;
v0xd76b90_0 .alias "rst", 0 0, v0xd78fb0_0;
L_0xd70ca0 .array/port v0xd76a90, v0xd76f70_0;
L_0xd794c0 .concat [ 8 8 0 0], L_0xd70ca0, C4<00000000>;
S_0xd6fee0 .scope module, "_border" "border" 4 45, 8 1, S_0xd6fb00;
 .timescale 0 0;
P_0xd6df08 .param/l "MEM_WIDTH" 8 10, +C4<00000000000000000000000000000100>;
P_0xd6df30 .param/l "WIDTH" 8 11, +C4<00000000000000000000000000001000>;
v0xd76020_0 .alias "bus_step_1", 31 0, v0xd77fd0_0;
v0xd760c0_0 .alias "clk", 0 0, v0xd78160_0;
v0xd76140_0 .alias "coord_x_step_1", 31 0, v0xd781e0_0;
v0xd761f0_0 .alias "coord_y_step_1", 31 0, v0xd78370_0;
v0xd762d0_0 .alias "is_touch", 0 0, v0xd77ab0_0;
v0xd76350_0 .alias "is_write_reg", 0 0, v0xd78a10_0;
v0xd76410_0 .alias "new_bus_step_3", 31 0, v0xd78b20_0;
v0xd76490_0 .alias "new_coord_x_step_3", 31 0, v0xd78cc0_0;
v0xd765b0_0 .alias "new_coord_y_step_3", 31 0, v0xd78e70_0;
v0xd76680_0 .alias "rst", 0 0, v0xd78fb0_0;
L_0xd795f0 .part v0xd6d050_0, 24, 8;
L_0xd79690 .part/pv v0xd75d50_0, 24, 8, 32;
L_0xd797c0 .part v0xd6d050_0, 16, 8;
L_0xd798c0 .part/pv v0xd75550_0, 16, 8, 32;
L_0xd799c0 .part v0xd6d050_0, 8, 8;
L_0xd79c20 .part/pv v0xd74d50_0, 8, 8, 32;
L_0xd79d30 .part v0xd6d050_0, 0, 8;
L_0xd79f90 .part/pv v0xd74550_0, 0, 8, 32;
L_0xd7a030 .part v0xd6cb60_0, 24, 8;
L_0xd7a1c0 .part/pv v0xd71c50_0, 24, 8, 32;
L_0xd7a380 .part v0xd6cb60_0, 16, 8;
L_0xd7a550 .part/pv v0xd734c0_0, 16, 8, 32;
L_0xd7a620 .part v0xd6cb60_0, 8, 8;
L_0xd70f60 .part/pv v0xd72cc0_0, 8, 8, 32;
L_0xd7ab30 .part v0xd6cb60_0, 0, 8;
L_0xd7ad70 .part/pv v0xd724c0_0, 0, 8, 32;
L_0xd7ae40 .part v0xd6c6d0_0, 24, 8;
L_0xd7af80 .part/pv v0xd71ce0_0, 24, 8, 32;
L_0xd7b180 .part v0xd6c6d0_0, 16, 8;
L_0xd7b250 .part/pv v0xd71500_0, 16, 8, 32;
L_0xd7b0e0 .part v0xd6c6d0_0, 8, 8;
L_0xd7b470 .part/pv v0xd70d50_0, 8, 8, 32;
L_0xd7b320 .part v0xd6c6d0_0, 0, 8;
L_0xd7b7c0 .part/pv v0xd70520_0, 0, 8, 32;
S_0xd75820 .scope generate, "assign_block_1[0]" "assign_block_1[0]" 8 27, 8 27, S_0xd6fee0;
 .timescale 0 0;
P_0xd75918 .param/l "i" 8 27, +C4<00>;
L_0xd76270 .functor OR 1, v0xd70af0_0, C4<z>, C4<0>, C4<0>;
S_0xd759d0 .scope module, "_x_coord" "reset_register" 8 30, 9 1, S_0xd75820;
 .timescale 0 0;
P_0xd75ac8 .param/l "WIDTH" 9 2, +C4<00000000000000000000000000001000>;
v0xd75b90_0 .alias "clk", 0 0, v0xd78160_0;
v0xd75c30_0 .net "in", 7 0, L_0xd795f0; 1 drivers
v0xd75cd0_0 .alias "load", 0 0, v0xd78a10_0;
v0xd75d50_0 .var "out", 7 0;
v0xd75e00_0 .net "rst", 0 0, L_0xd76270; 1 drivers
v0xd75ea0_0 .net "rst_value", 7 0, C4<00000000>; 1 drivers
v0xd75f80_0 .var "without_load", 0 0;
E_0xd75b40 .event posedge, v0xd75e00_0, v0xd69580_0;
S_0xd75020 .scope generate, "assign_block_1[1]" "assign_block_1[1]" 8 27, 8 27, S_0xd6fee0;
 .timescale 0 0;
P_0xd75118 .param/l "i" 8 27, +C4<01>;
L_0xd77c80 .functor OR 1, v0xd70af0_0, C4<z>, C4<0>, C4<0>;
S_0xd751d0 .scope module, "_x_coord" "reset_register" 8 30, 9 1, S_0xd75020;
 .timescale 0 0;
P_0xd752c8 .param/l "WIDTH" 9 2, +C4<00000000000000000000000000001000>;
v0xd75390_0 .alias "clk", 0 0, v0xd78160_0;
v0xd75430_0 .net "in", 7 0, L_0xd797c0; 1 drivers
v0xd754d0_0 .alias "load", 0 0, v0xd78a10_0;
v0xd75550_0 .var "out", 7 0;
v0xd75600_0 .net "rst", 0 0, L_0xd77c80; 1 drivers
v0xd756a0_0 .net "rst_value", 7 0, C4<00000001>; 1 drivers
v0xd75780_0 .var "without_load", 0 0;
E_0xd75340 .event posedge, v0xd75600_0, v0xd69580_0;
S_0xd74820 .scope generate, "assign_block_1[2]" "assign_block_1[2]" 8 27, 8 27, S_0xd6fee0;
 .timescale 0 0;
P_0xd74918 .param/l "i" 8 27, +C4<010>;
L_0xd79a90 .functor OR 1, v0xd70af0_0, C4<z>, C4<0>, C4<0>;
S_0xd749d0 .scope module, "_x_coord" "reset_register" 8 30, 9 1, S_0xd74820;
 .timescale 0 0;
P_0xd74ac8 .param/l "WIDTH" 9 2, +C4<00000000000000000000000000001000>;
v0xd74b90_0 .alias "clk", 0 0, v0xd78160_0;
v0xd74c30_0 .net "in", 7 0, L_0xd799c0; 1 drivers
v0xd74cd0_0 .alias "load", 0 0, v0xd78a10_0;
v0xd74d50_0 .var "out", 7 0;
v0xd74e00_0 .net "rst", 0 0, L_0xd79a90; 1 drivers
v0xd74ea0_0 .net "rst_value", 7 0, C4<00000010>; 1 drivers
v0xd74f80_0 .var "without_load", 0 0;
E_0xd74b40 .event posedge, v0xd74e00_0, v0xd69580_0;
S_0xd74020 .scope generate, "assign_block_1[3]" "assign_block_1[3]" 8 27, 8 27, S_0xd6fee0;
 .timescale 0 0;
P_0xd74118 .param/l "i" 8 27, +C4<011>;
L_0xd78ba0 .functor OR 1, v0xd70af0_0, C4<z>, C4<0>, C4<0>;
S_0xd741d0 .scope module, "_x_coord" "reset_register" 8 30, 9 1, S_0xd74020;
 .timescale 0 0;
P_0xd742c8 .param/l "WIDTH" 9 2, +C4<00000000000000000000000000001000>;
v0xd74390_0 .alias "clk", 0 0, v0xd78160_0;
v0xd74430_0 .net "in", 7 0, L_0xd79d30; 1 drivers
v0xd744d0_0 .alias "load", 0 0, v0xd78a10_0;
v0xd74550_0 .var "out", 7 0;
v0xd74600_0 .net "rst", 0 0, L_0xd78ba0; 1 drivers
v0xd746a0_0 .net "rst_value", 7 0, C4<00000011>; 1 drivers
v0xd74780_0 .var "without_load", 0 0;
E_0xd74340 .event posedge, v0xd74600_0, v0xd69580_0;
S_0xd73790 .scope generate, "assign_block_2[0]" "assign_block_2[0]" 8 40, 8 40, S_0xd6fee0;
 .timescale 0 0;
P_0xd73888 .param/l "j" 8 40, +C4<00>;
L_0xd7a100 .functor OR 1, v0xd70af0_0, C4<z>, C4<0>, C4<0>;
S_0xd73940 .scope module, "_y_coord" "reset_register" 8 43, 9 1, S_0xd73790;
 .timescale 0 0;
P_0xd73a38 .param/l "WIDTH" 9 2, +C4<00000000000000000000000000001000>;
v0xd73b00_0 .alias "clk", 0 0, v0xd78160_0;
v0xd73ba0_0 .net "in", 7 0, L_0xd7a030; 1 drivers
v0xd73c40_0 .alias "load", 0 0, v0xd78a10_0;
v0xd71c50_0 .var "out", 7 0;
v0xd73e00_0 .net "rst", 0 0, L_0xd7a100; 1 drivers
v0xd73ea0_0 .net "rst_value", 7 0, C4<00000000>; 1 drivers
v0xd73f80_0 .var "without_load", 0 0;
E_0xd73ab0 .event posedge, v0xd73e00_0, v0xd69580_0;
S_0xd72f90 .scope generate, "assign_block_2[1]" "assign_block_2[1]" 8 40, 8 40, S_0xd6fee0;
 .timescale 0 0;
P_0xd73088 .param/l "j" 8 40, +C4<01>;
L_0xd7a450 .functor OR 1, v0xd70af0_0, C4<z>, C4<0>, C4<0>;
S_0xd73140 .scope module, "_y_coord" "reset_register" 8 43, 9 1, S_0xd72f90;
 .timescale 0 0;
P_0xd73238 .param/l "WIDTH" 9 2, +C4<00000000000000000000000000001000>;
v0xd73300_0 .alias "clk", 0 0, v0xd78160_0;
v0xd733a0_0 .net "in", 7 0, L_0xd7a380; 1 drivers
v0xd73440_0 .alias "load", 0 0, v0xd78a10_0;
v0xd734c0_0 .var "out", 7 0;
v0xd73570_0 .net "rst", 0 0, L_0xd7a450; 1 drivers
v0xd73610_0 .net "rst_value", 7 0, C4<00000000>; 1 drivers
v0xd736f0_0 .var "without_load", 0 0;
E_0xd732b0 .event posedge, v0xd73570_0, v0xd69580_0;
S_0xd72790 .scope generate, "assign_block_2[2]" "assign_block_2[2]" 8 40, 8 40, S_0xd6fee0;
 .timescale 0 0;
P_0xd72888 .param/l "j" 8 40, +C4<010>;
L_0xd7a320 .functor OR 1, v0xd70af0_0, C4<z>, C4<0>, C4<0>;
S_0xd72940 .scope module, "_y_coord" "reset_register" 8 43, 9 1, S_0xd72790;
 .timescale 0 0;
P_0xd72a38 .param/l "WIDTH" 9 2, +C4<00000000000000000000000000001000>;
v0xd72b00_0 .alias "clk", 0 0, v0xd78160_0;
v0xd72ba0_0 .net "in", 7 0, L_0xd7a620; 1 drivers
v0xd72c40_0 .alias "load", 0 0, v0xd78a10_0;
v0xd72cc0_0 .var "out", 7 0;
v0xd72d70_0 .net "rst", 0 0, L_0xd7a320; 1 drivers
v0xd72e10_0 .net "rst_value", 7 0, C4<00000000>; 1 drivers
v0xd72ef0_0 .var "without_load", 0 0;
E_0xd72ab0 .event posedge, v0xd72d70_0, v0xd69580_0;
S_0xd71f90 .scope generate, "assign_block_2[3]" "assign_block_2[3]" 8 40, 8 40, S_0xd6fee0;
 .timescale 0 0;
P_0xd72088 .param/l "j" 8 40, +C4<011>;
L_0xd78d40 .functor OR 1, v0xd70af0_0, C4<z>, C4<0>, C4<0>;
S_0xd72140 .scope module, "_y_coord" "reset_register" 8 43, 9 1, S_0xd71f90;
 .timescale 0 0;
P_0xd72238 .param/l "WIDTH" 9 2, +C4<00000000000000000000000000001000>;
v0xd72300_0 .alias "clk", 0 0, v0xd78160_0;
v0xd723a0_0 .net "in", 7 0, L_0xd7ab30; 1 drivers
v0xd72440_0 .alias "load", 0 0, v0xd78a10_0;
v0xd724c0_0 .var "out", 7 0;
v0xd72570_0 .net "rst", 0 0, L_0xd78d40; 1 drivers
v0xd72610_0 .net "rst_value", 7 0, C4<00000000>; 1 drivers
v0xd726f0_0 .var "without_load", 0 0;
E_0xd722b0 .event posedge, v0xd72570_0, v0xd69580_0;
S_0xd71790 .scope generate, "assign_block_3[0]" "assign_block_3[0]" 8 53, 8 53, S_0xd6fee0;
 .timescale 0 0;
P_0xd71888 .param/l "k" 8 53, +C4<00>;
S_0xd71940 .scope module, "_reg" "reset_register" 8 56, 9 1, S_0xd71790;
 .timescale 0 0;
P_0xd71a38 .param/l "WIDTH" 9 2, +C4<00000000000000000000000000001000>;
v0xd71ab0_0 .alias "clk", 0 0, v0xd78160_0;
v0xd71b30_0 .net "in", 7 0, L_0xd7ae40; 1 drivers
v0xd71bd0_0 .alias "load", 0 0, v0xd78a10_0;
v0xd71ce0_0 .var "out", 7 0;
v0xd71d90_0 .alias "rst", 0 0, v0xd78fb0_0;
v0xd71e10_0 .net "rst_value", 7 0, C4<00000011>; 1 drivers
v0xd71ef0_0 .var "without_load", 0 0;
S_0xd710e0 .scope generate, "assign_block_3[1]" "assign_block_3[1]" 8 53, 8 53, S_0xd6fee0;
 .timescale 0 0;
P_0xd6d278 .param/l "k" 8 53, +C4<01>;
S_0xd71210 .scope module, "_reg" "reset_register" 8 56, 9 1, S_0xd710e0;
 .timescale 0 0;
P_0xd71308 .param/l "WIDTH" 9 2, +C4<00000000000000000000000000001000>;
v0xd71380_0 .alias "clk", 0 0, v0xd78160_0;
v0xd71400_0 .net "in", 7 0, L_0xd7b180; 1 drivers
v0xd71480_0 .alias "load", 0 0, v0xd78a10_0;
v0xd71500_0 .var "out", 7 0;
v0xd715b0_0 .alias "rst", 0 0, v0xd78fb0_0;
v0xd71630_0 .net "rst_value", 7 0, C4<00000011>; 1 drivers
v0xd716f0_0 .var "without_load", 0 0;
S_0xd70790 .scope generate, "assign_block_3[2]" "assign_block_3[2]" 8 53, 8 53, S_0xd6fee0;
 .timescale 0 0;
P_0xd70888 .param/l "k" 8 53, +C4<010>;
S_0xd70900 .scope module, "_reg" "reset_register" 8 56, 9 1, S_0xd70790;
 .timescale 0 0;
P_0xd709f8 .param/l "WIDTH" 9 2, +C4<00000000000000000000000000001000>;
v0xd70a70_0 .alias "clk", 0 0, v0xd78160_0;
v0xd6cec0_0 .net "in", 7 0, L_0xd7b0e0; 1 drivers
v0xd6cf40_0 .alias "load", 0 0, v0xd78a10_0;
v0xd70d50_0 .var "out", 7 0;
v0xd70dd0_0 .alias "rst", 0 0, v0xd78fb0_0;
v0xd6d1b0_0 .net "rst_value", 7 0, C4<00000011>; 1 drivers
v0xd71060_0 .var "without_load", 0 0;
S_0xd700d0 .scope generate, "assign_block_3[3]" "assign_block_3[3]" 8 53, 8 53, S_0xd6fee0;
 .timescale 0 0;
P_0xd70018 .param/l "k" 8 53, +C4<011>;
S_0xd701c0 .scope module, "_reg" "reset_register" 8 56, 9 1, S_0xd700d0;
 .timescale 0 0;
P_0xd702b8 .param/l "WIDTH" 9 2, +C4<00000000000000000000000000001000>;
v0xd70330_0 .alias "clk", 0 0, v0xd78160_0;
v0xd703f0_0 .net "in", 7 0, L_0xd7b320; 1 drivers
v0xd70470_0 .alias "load", 0 0, v0xd78a10_0;
v0xd70520_0 .var "out", 7 0;
v0xd705d0_0 .alias "rst", 0 0, v0xd78fb0_0;
v0xd70650_0 .net "rst_value", 7 0, C4<00000011>; 1 drivers
v0xd70710_0 .var "without_load", 0 0;
S_0xd6f610 .scope module, "_instr_1_2_launch" "register" 3 66, 10 1, S_0xd38780;
 .timescale 0 0;
P_0xd6f708 .param/l "WIDTH" 10 2, +C4<00000000000000000000000000010000>;
v0xd6f780_0 .alias "clk", 0 0, v0xd78160_0;
v0xd6f840_0 .alias "in", 15 0, v0xd78500_0;
v0xd6f8c0_0 .alias "load", 0 0, v0xd78680_0;
v0xd6f9d0_0 .var "out", 15 0;
v0xd6fa80_0 .alias "rst", 0 0, v0xd78fb0_0;
S_0xd6f220 .scope module, "_coord_x_1_2_launch" "register" 3 69, 10 1, S_0xd38780;
 .timescale 0 0;
P_0xd6f318 .param/l "WIDTH" 10 2, +C4<00000000000000000000000000100000>;
v0xd6f390_0 .alias "clk", 0 0, v0xd78160_0;
v0xd6f410_0 .alias "in", 31 0, v0xd781e0_0;
v0xd6f490_0 .alias "load", 0 0, v0xd78680_0;
v0xd6f510_0 .var "out", 31 0;
v0xd6f590_0 .alias "rst", 0 0, v0xd78fb0_0;
S_0xd6ede0 .scope module, "_coord_y_1_2_launch" "register" 3 72, 10 1, S_0xd38780;
 .timescale 0 0;
P_0xd6eed8 .param/l "WIDTH" 10 2, +C4<00000000000000000000000000100000>;
v0xd6ef50_0 .alias "clk", 0 0, v0xd78160_0;
v0xd6efd0_0 .alias "in", 31 0, v0xd78370_0;
v0xd6f050_0 .alias "load", 0 0, v0xd78680_0;
v0xd6f120_0 .var "out", 31 0;
v0xd6f1a0_0 .alias "rst", 0 0, v0xd78fb0_0;
S_0xd6ea30 .scope module, "_bus_1_2_launch" "register" 3 75, 10 1, S_0xd38780;
 .timescale 0 0;
P_0xd6dc68 .param/l "WIDTH" 10 2, +C4<00000000000000000000000000100000>;
v0xd6eb60_0 .alias "clk", 0 0, v0xd78160_0;
v0xd6ebe0_0 .alias "in", 31 0, v0xd77fd0_0;
v0xd6ec60_0 .alias "load", 0 0, v0xd78680_0;
v0xd6ece0_0 .var "out", 31 0;
v0xd6ed60_0 .alias "rst", 0 0, v0xd78fb0_0;
S_0xd6d2c0 .scope module, "_cpu_step_2" "cpu_step_2" 3 81, 11 1, S_0xd38780;
 .timescale 0 0;
P_0xd6be78 .param/l "MEM_HEIGHT" 11 13, +C4<00000000000000000000000000000100>;
P_0xd6bea0 .param/l "MEM_WIDTH" 11 12, +C4<00000000000000000000000000000100>;
P_0xd6bec8 .param/l "WIDTH" 11 14, +C4<00000000000000000000000000001000>;
v0xd6e130_0 .alias "bus_step_2", 31 0, v0xd78050_0;
v0xd6e1b0_0 .alias "clk", 0 0, v0xd78160_0;
v0xd6e230_0 .net "command", 7 0, L_0xd7b540; 1 drivers
v0xd6e2b0_0 .alias "coord_x_step_2", 31 0, v0xd78260_0;
v0xd6e360_0 .alias "coord_y_step_2", 31 0, v0xd783f0_0;
v0xd6e430_0 .net "dir", 7 0, L_0xd7b9f0; 1 drivers
v0xd6e4b0_0 .alias "instr_step_2", 15 0, v0xd78580_0;
v0xd6e530_0 .alias "is_move", 0 0, v0xd78810_0;
v0xd6e650_0 .alias "is_touch", 0 0, v0xd78890_0;
v0xd6e720_0 .alias "new_bus_step_2", 31 0, v0xd78910_0;
v0xd6e7a0_0 .alias "new_coord_x_step_2", 31 0, v0xd78c40_0;
v0xd6e870_0 .alias "new_coord_y_step_2", 31 0, v0xd78df0_0;
v0xd6e9b0_0 .alias "rst", 0 0, v0xd78fb0_0;
L_0xd7b540 .part v0xd6f9d0_0, 8, 8;
L_0xd7b9f0 .part v0xd6f9d0_0, 0, 8;
S_0xd6d5b0 .scope module, "_alu" "alu" 11 37, 12 1, S_0xd6d2c0;
 .timescale 0 0;
P_0xd6d4f8 .param/l "MEM_HEIGHT" 12 12, +C4<00000000000000000000000000000100>;
P_0xd6d520 .param/l "MEM_WIDTH" 12 11, +C4<00000000000000000000000000000100>;
P_0xd6d548 .param/l "WIDTH" 12 13, +C4<00000000000000000000000000001000>;
v0xd6d8a0_0 .alias "bus_step_2", 31 0, v0xd78050_0;
v0xd6d950_0 .alias "clk", 0 0, v0xd78160_0;
v0xd6d9d0_0 .alias "command", 7 0, v0xd6e230_0;
v0xd6da50_0 .alias "coord_x_step_2", 31 0, v0xd78260_0;
v0xd6db30_0 .alias "coord_y_step_2", 31 0, v0xd783f0_0;
v0xd6dbe0_0 .alias "dir", 7 0, v0xd6e430_0;
v0xd6dca0_0 .alias "is_move", 0 0, v0xd78810_0;
v0xd6dd20_0 .alias "is_touch", 0 0, v0xd78890_0;
v0xd6ddd0_0 .var "new_bus_step_2", 31 0;
v0xd6de80_0 .var "new_coord_x_step_2", 31 0;
v0xd6df90_0 .var "new_coord_y_step_2", 31 0;
v0xd6e040_0 .alias "rst", 0 0, v0xd78fb0_0;
E_0xd6d7e0/0 .event edge, v0xd69a80_0, v0xd6dbe0_0, v0xd69620_0, v0xd694e0_0;
E_0xd6d7e0/1 .event edge, v0xd696d0_0, v0xd69b80_0;
E_0xd6d7e0 .event/or E_0xd6d7e0/0, E_0xd6d7e0/1;
S_0xd6cc90 .scope module, "_new_coord_x_2_3_launch" "register" 3 97, 10 1, S_0xd38780;
 .timescale 0 0;
P_0xd6cd88 .param/l "WIDTH" 10 2, +C4<00000000000000000000000000100000>;
v0xd6ce00_0 .alias "clk", 0 0, v0xd78160_0;
v0xd6bb00_0 .alias "in", 31 0, v0xd78c40_0;
v0xd6cfd0_0 .alias "load", 0 0, v0xd78700_0;
v0xd6d050_0 .var "out", 31 0;
v0xd6d130_0 .alias "rst", 0 0, v0xd78fb0_0;
S_0xd6c830 .scope module, "_new_coord_y_2_3_launch" "register" 3 100, 10 1, S_0xd38780;
 .timescale 0 0;
P_0xd6c928 .param/l "WIDTH" 10 2, +C4<00000000000000000000000000100000>;
v0xd6c9a0_0 .alias "clk", 0 0, v0xd78160_0;
v0xd6ca60_0 .alias "in", 31 0, v0xd78df0_0;
v0xd6cae0_0 .alias "load", 0 0, v0xd78700_0;
v0xd6cb60_0 .var "out", 31 0;
v0xd6cc10_0 .alias "rst", 0 0, v0xd78fb0_0;
S_0xd6c370 .scope module, "_new_regs_2_3_launch" "register" 3 103, 10 1, S_0xd38780;
 .timescale 0 0;
P_0xd6c468 .param/l "WIDTH" 10 2, +C4<00000000000000000000000000100000>;
v0xd6c4e0_0 .alias "clk", 0 0, v0xd78160_0;
v0xd6c580_0 .alias "in", 31 0, v0xd78910_0;
v0xd6c620_0 .alias "load", 0 0, v0xd78700_0;
v0xd6c6d0_0 .var "out", 31 0;
v0xd6c7b0_0 .alias "rst", 0 0, v0xd78fb0_0;
S_0xd6a280 .scope module, "_mem" "memory" 3 108, 13 1, S_0xd38780;
 .timescale 0 0;
P_0xd6a378 .param/l "MEM_HEIGHT" 13 9, +C4<00000000000000000000000000000100>;
P_0xd6a3a0 .param/l "MEM_WIDTH" 13 8, +C4<00000000000000000000000000000100>;
P_0xd6a3c8 .param/l "WIDTH" 13 10, +C4<00000000000000000000000000001000>;
v0xd6bf00_0 .alias "clk", 0 0, v0xd78160_0;
v0xd6bfa0_0 .alias "is_write_mem", 0 0, v0xd78990_0;
v0xd6c020_0 .alias "new_bus_step_3", 31 0, v0xd78b20_0;
v0xd6c0c0_0 .alias "new_coord_x_step_3", 31 0, v0xd78cc0_0;
v0xd6c170_0 .alias "new_coord_y_step_3", 31 0, v0xd78e70_0;
RS_0x7f4ea8e30738 .resolv tri, L_0xd7bb30, L_0xd7bcd0, L_0xd7be40, L_0xd7bff0;
v0xd6c210_0 .net8 "out_bus_step_3", 31 0, RS_0x7f4ea8e30738; 4 drivers
v0xd6c2f0_0 .alias "rst", 0 0, v0xd78fb0_0;
L_0xd7ba90 .part v0xd6c6d0_0, 24, 8;
L_0xd7bb30 .part/pv v0xd6bd40_0, 24, 8, 32;
L_0xd7bc00 .part v0xd6c6d0_0, 16, 8;
L_0xd7bcd0 .part/pv v0xd6b5f0_0, 16, 8, 32;
L_0xd7bd70 .part v0xd6c6d0_0, 8, 8;
L_0xd7be40 .part/pv v0xd6b000_0, 8, 8, 32;
L_0xd7bf50 .part v0xd6c6d0_0, 0, 8;
L_0xd7bff0 .part/pv v0xd6a940_0, 0, 8, 32;
S_0xd6b720 .scope generate, "assign_block[0]" "assign_block[0]" 13 25, 13 25, S_0xd6a280;
 .timescale 0 0;
P_0xd6b818 .param/l "i" 13 25, +C4<00>;
S_0xd6b8d0 .scope module, "_reg" "register" 13 27, 10 1, S_0xd6b720;
 .timescale 0 0;
P_0xd6b9c8 .param/l "WIDTH" 10 2, +C4<00000000000000000000000000001000>;
v0xd6ba40_0 .alias "clk", 0 0, v0xd78160_0;
v0xd6bb90_0 .net "in", 7 0, L_0xd7ba90; 1 drivers
v0xd6bc30_0 .alias "load", 0 0, v0xd78990_0;
v0xd6bd40_0 .var "out", 7 0;
v0xd6bdf0_0 .alias "rst", 0 0, v0xd78fb0_0;
S_0xd6b150 .scope generate, "assign_block[1]" "assign_block[1]" 13 25, 13 25, S_0xd6a280;
 .timescale 0 0;
P_0xd6b248 .param/l "i" 13 25, +C4<01>;
S_0xd6b300 .scope module, "_reg" "register" 13 27, 10 1, S_0xd6b150;
 .timescale 0 0;
P_0xd6b3f8 .param/l "WIDTH" 10 2, +C4<00000000000000000000000000001000>;
v0xd6b470_0 .alias "clk", 0 0, v0xd78160_0;
v0xd6b4f0_0 .net "in", 7 0, L_0xd7bc00; 1 drivers
v0xd6b570_0 .alias "load", 0 0, v0xd78990_0;
v0xd6b5f0_0 .var "out", 7 0;
v0xd6b6a0_0 .alias "rst", 0 0, v0xd78fb0_0;
S_0xd6aaa0 .scope generate, "assign_block[2]" "assign_block[2]" 13 25, 13 25, S_0xd6a280;
 .timescale 0 0;
P_0xd6ab98 .param/l "i" 13 25, +C4<010>;
S_0xd6ac10 .scope module, "_reg" "register" 13 27, 10 1, S_0xd6aaa0;
 .timescale 0 0;
P_0xd6ad08 .param/l "WIDTH" 10 2, +C4<00000000000000000000000000001000>;
v0xd6ad80_0 .alias "clk", 0 0, v0xd78160_0;
v0xd6ae90_0 .net "in", 7 0, L_0xd7bd70; 1 drivers
v0xd6af30_0 .alias "load", 0 0, v0xd78990_0;
v0xd6b000_0 .var "out", 7 0;
v0xd6b080_0 .alias "rst", 0 0, v0xd78fb0_0;
S_0xd6a4c0 .scope generate, "assign_block[3]" "assign_block[3]" 13 25, 13 25, S_0xd6a280;
 .timescale 0 0;
P_0xd69ca8 .param/l "i" 13 25, +C4<011>;
S_0xd6a5f0 .scope module, "_reg" "register" 13 27, 10 1, S_0xd6a4c0;
 .timescale 0 0;
P_0xd6a6e8 .param/l "WIDTH" 10 2, +C4<00000000000000000000000000001000>;
v0xd6a760_0 .alias "clk", 0 0, v0xd78160_0;
v0xd6a810_0 .net "in", 7 0, L_0xd7bf50; 1 drivers
v0xd6a890_0 .alias "load", 0 0, v0xd78990_0;
v0xd6a940_0 .var "out", 7 0;
v0xd6a9f0_0 .alias "rst", 0 0, v0xd78fb0_0;
S_0xd39800 .scope module, "_fsm" "fsm" 3 119, 14 1, S_0xd38780;
 .timescale 0 0;
P_0xd3c858 .param/l "MEM_HEIGHT" 14 12, +C4<00000000000000000000000000000100>;
P_0xd3c880 .param/l "MEM_WIDTH" 14 11, +C4<00000000000000000000000000000100>;
P_0xd3c8a8 .param/l "S_1_2" 14 29, +C4<01>;
P_0xd3c8d0 .param/l "S_2_3" 14 29, +C4<010>;
P_0xd3c8f8 .param/l "S_LOAD" 14 29, +C4<0>;
P_0xd3c920 .param/l "S_WRITE" 14 29, +C4<011>;
P_0xd3c948 .param/l "WIDTH" 14 13, +C4<00000000000000000000000000001000>;
v0xcf4040 .array "b_arr", 3 0, 7 0;
v0xd694e0_0 .alias "bus_step_2", 31 0, v0xd78050_0;
v0xd69580_0 .alias "clk", 0 0, v0xd78160_0;
v0xd69620_0 .alias "coord_x_step_2", 31 0, v0xd78260_0;
v0xd696d0_0 .alias "coord_y_step_2", 31 0, v0xd783f0_0;
v0xd69770_0 .alias "instr_step_2", 15 0, v0xd78580_0;
v0xd69850_0 .var "is_load_PC", 0 0;
v0xd698f0_0 .var "is_load_for_launch_1_2", 0 0;
v0xd699e0_0 .var "is_load_for_launch_2_3", 0 0;
v0xd69a80_0 .var "is_move", 0 0;
v0xd69b80_0 .var "is_touch", 0 0;
v0xd69c20_0 .var "is_write_mem", 0 0;
v0xd69d30_0 .var "is_write_reg", 0 0;
v0xd69dd0_0 .var "next_state", 1 0;
v0xd69ef0_0 .alias "rst", 0 0, v0xd78fb0_0;
v0xd69f90_0 .var "state", 1 0;
v0xd69e50 .array "x_arr", 3 0, 7 0;
v0xd6a140 .array "y_arr", 3 0, 7 0;
E_0xd45210 .event posedge, v0xd69ef0_0, v0xd69580_0;
E_0xd45ba0 .event edge, v0xd69f90_0;
v0xd69e50_0 .array/port v0xd69e50, 0;
v0xd69e50_1 .array/port v0xd69e50, 1;
v0xd69e50_2 .array/port v0xd69e50, 2;
v0xd69e50_3 .array/port v0xd69e50, 3;
E_0xd459f0/0 .event edge, v0xd69e50_0, v0xd69e50_1, v0xd69e50_2, v0xd69e50_3;
v0xd6a140_0 .array/port v0xd6a140, 0;
v0xd6a140_1 .array/port v0xd6a140, 1;
v0xd6a140_2 .array/port v0xd6a140, 2;
v0xd6a140_3 .array/port v0xd6a140, 3;
E_0xd459f0/1 .event edge, v0xd6a140_0, v0xd6a140_1, v0xd6a140_2, v0xd6a140_3;
v0xcf4040_0 .array/port v0xcf4040, 0;
v0xcf4040_1 .array/port v0xcf4040, 1;
v0xcf4040_2 .array/port v0xcf4040, 2;
v0xcf4040_3 .array/port v0xcf4040, 3;
E_0xd459f0/2 .event edge, v0xcf4040_0, v0xcf4040_1, v0xcf4040_2, v0xcf4040_3;
E_0xd459f0 .event/or E_0xd459f0/0, E_0xd459f0/1, E_0xd459f0/2;
E_0xd43410 .event edge, v0xd69620_0, v0xd696d0_0, v0xd694e0_0;
    .scope S_0xd76c50;
T_0 ;
    %wait E_0xd45210;
    %load/v 8, v0xd77050_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd76f70_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0xd76ec0_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0xd76e40_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd76f70_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xd76760;
T_1 ;
    %vpi_call 7 11 "$readmemb", "mem_content.list", v0xd76a90;
    %end;
    .thread T_1;
    .scope S_0xd759d0;
T_2 ;
    %wait E_0xd75b40;
    %load/v 8, v0xd75e00_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0xd75ea0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd75d50_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0xd75cd0_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0xd75c30_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd75d50_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xd75f80_0, 0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xd751d0;
T_3 ;
    %wait E_0xd75340;
    %load/v 8, v0xd75600_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0xd756a0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd75550_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0xd754d0_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0xd75430_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd75550_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xd75780_0, 0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xd749d0;
T_4 ;
    %wait E_0xd74b40;
    %load/v 8, v0xd74e00_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v0xd74ea0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd74d50_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0xd74cd0_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v0xd74c30_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd74d50_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xd74f80_0, 0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd741d0;
T_5 ;
    %wait E_0xd74340;
    %load/v 8, v0xd74600_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0xd746a0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd74550_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0xd744d0_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v0xd74430_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd74550_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xd74780_0, 0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xd73940;
T_6 ;
    %wait E_0xd73ab0;
    %load/v 8, v0xd73e00_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0xd73ea0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd71c50_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0xd73c40_0, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v0xd73ba0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd71c50_0, 0, 8;
    %jmp T_6.3;
T_6.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xd73f80_0, 0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xd73140;
T_7 ;
    %wait E_0xd732b0;
    %load/v 8, v0xd73570_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0xd73610_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd734c0_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0xd73440_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0xd733a0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd734c0_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xd736f0_0, 0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xd72940;
T_8 ;
    %wait E_0xd72ab0;
    %load/v 8, v0xd72d70_0, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v0xd72e10_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd72cc0_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0xd72c40_0, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v0xd72ba0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd72cc0_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xd72ef0_0, 0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xd72140;
T_9 ;
    %wait E_0xd722b0;
    %load/v 8, v0xd72570_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0xd72610_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd724c0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0xd72440_0, 1;
    %jmp/0xz  T_9.2, 8;
    %load/v 8, v0xd723a0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd724c0_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xd726f0_0, 0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xd71940;
T_10 ;
    %wait E_0xd45210;
    %load/v 8, v0xd71d90_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0xd71e10_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd71ce0_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0xd71bd0_0, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v0xd71b30_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd71ce0_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xd71ef0_0, 0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xd71210;
T_11 ;
    %wait E_0xd45210;
    %load/v 8, v0xd715b0_0, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0xd71630_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd71500_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0xd71480_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v0xd71400_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd71500_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xd716f0_0, 0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xd70900;
T_12 ;
    %wait E_0xd45210;
    %load/v 8, v0xd70dd0_0, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0xd6d1b0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd70d50_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0xd6cf40_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v0xd6cec0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd70d50_0, 0, 8;
    %jmp T_12.3;
T_12.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xd71060_0, 0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xd701c0;
T_13 ;
    %wait E_0xd45210;
    %load/v 8, v0xd705d0_0, 1;
    %jmp/0xz  T_13.0, 8;
    %load/v 8, v0xd70650_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd70520_0, 0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0xd70470_0, 1;
    %jmp/0xz  T_13.2, 8;
    %load/v 8, v0xd703f0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd70520_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xd70710_0, 0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xd6f610;
T_14 ;
    %wait E_0xd45210;
    %load/v 8, v0xd6fa80_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0xd6f9d0_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0xd6f8c0_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v0xd6f840_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xd6f9d0_0, 0, 8;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xd6f220;
T_15 ;
    %wait E_0xd45210;
    %load/v 8, v0xd6f590_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0xd6f510_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0xd6f490_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0xd6f410_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xd6f510_0, 0, 8;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xd6ede0;
T_16 ;
    %wait E_0xd45210;
    %load/v 8, v0xd6f1a0_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0xd6f120_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0xd6f050_0, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v0xd6efd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xd6f120_0, 0, 8;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xd6ea30;
T_17 ;
    %wait E_0xd45210;
    %load/v 8, v0xd6ed60_0, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0xd6ece0_0, 0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0xd6ec60_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v0xd6ebe0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xd6ece0_0, 0, 8;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xd6d5b0;
T_18 ;
    %wait E_0xd6d7e0;
    %load/v 8, v0xd6dca0_0, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v0xd6dbe0_0, 8;
    %cmpi/u 8, 0, 8;
    %jmp/0xz  T_18.2, 4;
    %load/v 8, v0xd6da50_0, 32;
    %set/v v0xd6de80_0, 8, 32;
    %load/v 8, v0xd6d8a0_0, 32;
    %set/v v0xd6ddd0_0, 8, 32;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.4, 4;
    %load/x1p 8, v0xd6db30_0, 8;
    %jmp T_18.5;
T_18.4 ;
    %mov 8, 2, 8;
T_18.5 ;
; Save base=8 wid=8 in lookaside.
    %addi 8, 1, 8;
    %ix/load 0, 24, 0;
    %set/x0 v0xd6df90_0, 8, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.6, 4;
    %load/x1p 8, v0xd6db30_0, 8;
    %jmp T_18.7;
T_18.6 ;
    %mov 8, 2, 8;
T_18.7 ;
; Save base=8 wid=8 in lookaside.
    %addi 8, 1, 8;
    %ix/load 0, 16, 0;
    %set/x0 v0xd6df90_0, 8, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.8, 4;
    %load/x1p 8, v0xd6db30_0, 8;
    %jmp T_18.9;
T_18.8 ;
    %mov 8, 2, 8;
T_18.9 ;
; Save base=8 wid=8 in lookaside.
    %addi 8, 1, 8;
    %ix/load 0, 8, 0;
    %set/x0 v0xd6df90_0, 8, 8;
    %load/v 8, v0xd6db30_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %addi 8, 1, 8;
    %ix/load 0, 0, 0;
    %set/x0 v0xd6df90_0, 8, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v0xd6db30_0, 32;
    %set/v v0xd6df90_0, 8, 32;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0xd6da50_0, 32;
    %set/v v0xd6de80_0, 8, 32;
    %load/v 8, v0xd6db30_0, 32;
    %set/v v0xd6df90_0, 8, 32;
    %load/v 8, v0xd6dd20_0, 1;
    %jmp/0xz  T_18.10, 8;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.12, 4;
    %load/x1p 8, v0xd6db30_0, 8;
    %jmp T_18.13;
T_18.12 ;
    %mov 8, 2, 8;
T_18.13 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 24, 0;
    %set/x0 v0xd6ddd0_0, 8, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.14, 4;
    %load/x1p 8, v0xd6db30_0, 8;
    %jmp T_18.15;
T_18.14 ;
    %mov 8, 2, 8;
T_18.15 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 16, 0;
    %set/x0 v0xd6ddd0_0, 8, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.16, 4;
    %load/x1p 8, v0xd6db30_0, 8;
    %jmp T_18.17;
T_18.16 ;
    %mov 8, 2, 8;
T_18.17 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %set/x0 v0xd6ddd0_0, 8, 8;
    %load/v 8, v0xd6db30_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0xd6ddd0_0, 8, 8;
    %jmp T_18.11;
T_18.10 ;
    %load/v 8, v0xd6d8a0_0, 32;
    %set/v v0xd6ddd0_0, 8, 32;
T_18.11 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0xd6cc90;
T_19 ;
    %wait E_0xd45210;
    %load/v 8, v0xd6d130_0, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0xd6d050_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0xd6cfd0_0, 1;
    %jmp/0xz  T_19.2, 8;
    %load/v 8, v0xd6bb00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xd6d050_0, 0, 8;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xd6c830;
T_20 ;
    %wait E_0xd45210;
    %load/v 8, v0xd6cc10_0, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0xd6cb60_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0xd6cae0_0, 1;
    %jmp/0xz  T_20.2, 8;
    %load/v 8, v0xd6ca60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xd6cb60_0, 0, 8;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xd6c370;
T_21 ;
    %wait E_0xd45210;
    %load/v 8, v0xd6c7b0_0, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0xd6c6d0_0, 0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v0xd6c620_0, 1;
    %jmp/0xz  T_21.2, 8;
    %load/v 8, v0xd6c580_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xd6c6d0_0, 0, 8;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xd6b8d0;
T_22 ;
    %wait E_0xd45210;
    %load/v 8, v0xd6bdf0_0, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd6bd40_0, 0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v0xd6bc30_0, 1;
    %jmp/0xz  T_22.2, 8;
    %load/v 8, v0xd6bb90_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd6bd40_0, 0, 8;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xd6b300;
T_23 ;
    %wait E_0xd45210;
    %load/v 8, v0xd6b6a0_0, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd6b5f0_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v0xd6b570_0, 1;
    %jmp/0xz  T_23.2, 8;
    %load/v 8, v0xd6b4f0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd6b5f0_0, 0, 8;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xd6ac10;
T_24 ;
    %wait E_0xd45210;
    %load/v 8, v0xd6b080_0, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd6b000_0, 0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v0xd6af30_0, 1;
    %jmp/0xz  T_24.2, 8;
    %load/v 8, v0xd6ae90_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd6b000_0, 0, 8;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xd6a5f0;
T_25 ;
    %wait E_0xd45210;
    %load/v 8, v0xd6a9f0_0, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd6a940_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0xd6a890_0, 1;
    %jmp/0xz  T_25.2, 8;
    %load/v 8, v0xd6a810_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xd6a940_0, 0, 8;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xd39800;
T_26 ;
    %wait E_0xd43410;
    %load/v 8, v0xd69620_0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0xd69e50, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0xd69e50, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0xd69e50, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0xd69e50, 32, 8;
    %load/v 8, v0xd696d0_0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0xd6a140, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0xd6a140, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0xd6a140, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0xd6a140, 32, 8;
    %load/v 8, v0xd694e0_0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0xcf4040, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0xcf4040, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0xcf4040, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0xcf4040, 32, 8;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0xd39800;
T_27 ;
    %wait E_0xd459f0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 16, v0xd69e50, 8;
    %ix/get 3, 16, 8;
    %load/av 8, v0xd6a140, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 24, v0xd69e50, 8;
    %ix/get 3, 24, 8;
    %load/av 16, v0xcf4040, 8;
    %cmp/u 8, 16, 8;
    %mov 8, 5, 1;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 17, v0xd69e50, 8;
    %ix/get 3, 17, 8;
    %load/av 9, v0xd6a140, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 25, v0xd69e50, 8;
    %ix/get 3, 25, 8;
    %load/av 17, v0xcf4040, 8;
    %cmp/u 9, 17, 8;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 17, v0xd69e50, 8;
    %ix/get 3, 17, 8;
    %load/av 9, v0xd6a140, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 25, v0xd69e50, 8;
    %ix/get 3, 25, 8;
    %load/av 17, v0xcf4040, 8;
    %cmp/u 9, 17, 8;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 17, v0xd69e50, 8;
    %ix/get 3, 17, 8;
    %load/av 9, v0xd6a140, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 25, v0xd69e50, 8;
    %ix/get 3, 25, 8;
    %load/av 17, v0xcf4040, 8;
    %cmp/u 9, 17, 8;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %set/v v0xd69a80_0, 8, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 16, v0xd69e50, 8;
    %ix/get 3, 16, 8;
    %load/av 8, v0xd6a140, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 24, v0xd69e50, 8;
    %ix/get 3, 24, 8;
    %load/av 16, v0xcf4040, 8;
    %cmp/u 8, 16, 8;
    %mov 8, 4, 1;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 17, v0xd69e50, 8;
    %ix/get 3, 17, 8;
    %load/av 9, v0xd6a140, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 25, v0xd69e50, 8;
    %ix/get 3, 25, 8;
    %load/av 17, v0xcf4040, 8;
    %cmp/u 9, 17, 8;
    %or 8, 4, 1;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 17, v0xd69e50, 8;
    %ix/get 3, 17, 8;
    %load/av 9, v0xd6a140, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 25, v0xd69e50, 8;
    %ix/get 3, 25, 8;
    %load/av 17, v0xcf4040, 8;
    %cmp/u 9, 17, 8;
    %or 8, 4, 1;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 17, v0xd69e50, 8;
    %ix/get 3, 17, 8;
    %load/av 9, v0xd6a140, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 25, v0xd69e50, 8;
    %ix/get 3, 25, 8;
    %load/av 17, v0xcf4040, 8;
    %cmp/u 9, 17, 8;
    %or 8, 4, 1;
    %set/v v0xd69b80_0, 8, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0xd39800;
T_28 ;
    %wait E_0xd45ba0;
    %load/v 8, v0xd69f90_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_28.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_28.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_28.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_28.3, 6;
    %set/v v0xd69dd0_0, 0, 2;
    %jmp T_28.5;
T_28.0 ;
    %set/v v0xd69850_0, 1, 1;
    %set/v v0xd69d30_0, 0, 1;
    %set/v v0xd69c20_0, 0, 1;
    %set/v v0xd698f0_0, 0, 1;
    %set/v v0xd699e0_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0xd69dd0_0, 8, 2;
    %jmp T_28.5;
T_28.1 ;
    %set/v v0xd69850_0, 0, 1;
    %set/v v0xd69d30_0, 0, 1;
    %set/v v0xd69c20_0, 0, 1;
    %set/v v0xd698f0_0, 1, 1;
    %set/v v0xd699e0_0, 0, 1;
    %movi 8, 2, 3;
    %set/v v0xd69dd0_0, 8, 2;
    %jmp T_28.5;
T_28.2 ;
    %set/v v0xd69850_0, 0, 1;
    %set/v v0xd69d30_0, 0, 1;
    %set/v v0xd69c20_0, 0, 1;
    %set/v v0xd698f0_0, 0, 1;
    %set/v v0xd699e0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0xd69dd0_0, 8, 2;
    %jmp T_28.5;
T_28.3 ;
    %set/v v0xd69850_0, 0, 1;
    %set/v v0xd69d30_0, 1, 1;
    %set/v v0xd69c20_0, 1, 1;
    %set/v v0xd698f0_0, 0, 1;
    %set/v v0xd699e0_0, 0, 1;
    %set/v v0xd69dd0_0, 0, 2;
    %jmp T_28.5;
T_28.5 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0xd39800;
T_29 ;
    %wait E_0xd45210;
    %load/v 8, v0xd69ef0_0, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0xd69f90_0, 0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0xd69dd0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xd69f90_0, 0, 8;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0xd3b5d0;
T_30 ;
    %delay 50, 0;
    %load/v 8, v0xd79030_0, 1;
    %inv 8, 1;
    %set/v v0xd79030_0, 8, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0xd3b5d0;
T_31 ;
    %vpi_call 2 22 "$dumpfile", "dump.vcd";
    %vpi_call 2 23 "$dumpvars", 1'sb0, S_0xd3b5d0;
    %vpi_call 2 25 "$display", "time,  clk, instr,  state,  o_c2_y, n_c2_y, bus3, move";
    %vpi_call 2 26 "$monitor", "%1d     %1d      %1d      %1d       %1d       %1d       %1d       %1d", $time, v0xd79030_0, v0xd77850_0, v0xd69f90_0, &PV<v0xd783f0_0, 24, 8>, &PV<v0xd78df0_0, 24, 8>, &PV<v0xd78b20_0, 24, 8>, v0xd78810_0;
    %set/v v0xd79030_0, 1, 1;
    %set/v v0xd70af0_0, 1, 1;
    %delay 50, 0;
    %set/v v0xd70af0_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 43 "$finish";
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "tetris.v";
    "cpu_step_1.v";
    "adder.v";
    "PC.v";
    "instructions.v";
    "border.v";
    "reset_register.v";
    "register.v";
    "cpu_step_2.v";
    "alu.v";
    "memory.v";
    "fsm.v";
