/*
 * TI LMU(Lighting Management Unit) Device Register Map
 *
 * Copyright 2014 Texas Instruments
 *
 * Author: Milo Kim <milo.kim@ti.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

#ifndef __MFD_TI_LMU_REGISTER_H__
#define __MFD_TI_LMU_REGISTER_H__

#include <linux/mfd/ti-lmu.h>

#define LMU_FULL_MASKBIT		0xFF

/* LM3532 */
#define LM3532_REG_OUTPUT_CFG		0x10
#define LM3532_ILED1_CFG_MASK		0x03
#define LM3532_ILED2_CFG_MASK		0x0C
#define LM3532_ILED3_CFG_MASK		0x30
#define LM3532_ILED1_CFG_SHIFT		0
#define LM3532_ILED2_CFG_SHIFT		2
#define LM3532_ILED3_CFG_SHIFT		4

#define LM3532_REG_RAMPUP		0x12
#define LM3532_REG_RAMPDN		LM3532_REG_RAMPUP
#define LM3532_RAMPUP_MASK		0x07
#define LM3532_RAMPUP_SHIFT		0
#define LM3532_RAMPDN_MASK		0x38
#define LM3532_RAMPDN_SHIFT		3

#define LM3532_REG_ENABLE		0x1D

#define LM3532_REG_PWM_CFG_BASE		0x13
#define LM3532_PWM_SEL_A_MASK		0x05	/* zone 0 */
#define LM3532_PWM_SEL_B_MASK		0x09	/* zone 1 */
#define LM3532_PWM_SEL_C_MASK		0x11	/* zone 2 */
#define LM3532_PWM_SEL_A_SHIFT		2
#define LM3532_PWM_SEL_B_SHIFT		3
#define LM3532_PWM_SEL_C_SHIFT		4

#define LM3532_REG_ZONE_CFG_A		0x16
#define LM3532_REG_ZONE_CFG_B		0x18
#define LM3532_REG_ZONE_CFG_C		0x1A
#define LM3532_ZONE_CFG_MASK		(BIT(2) | BIT(3) | BIT(4))
#define LM3532_ZONE_CFG_SHIFT		2

#define LM3532_REG_IMAX_A		0x17
#define LM3532_REG_IMAX_B		0x19
#define LM3532_REG_IMAX_C		0x1B

#define LM3532_REG_BRT_A		0x70	/* zone 0 */
#define LM3532_REG_BRT_B		0x76	/* zone 1 */
#define LM3532_REG_BRT_C		0x7C	/* zone 2 */

#define LM3532_MAX_REGISTERS		0x7E

/* LM3631 */
#define LM3631_REG_DEVCTRL		0x00
#define LM3631_LCD_EN_MASK		BIT(1)
#define LM3631_LCD_EN_SHIFT		1
#define LM3631_BL_EN_MASK		BIT(0)
#define LM3631_BL_EN_SHIFT		0

#define LM3631_REG_BRT_LSB		0x01
#define LM3631_BRT_LSB_MASK		(BIT(0) | BIT(1) | BIT(2))
#define LM3631_REG_BRT_MSB		0x02
#define LM3631_BRT_MSB_SHIFT		3

#define LM3631_REG_BL_CFG		0x06
#define LM3631_BL_STRING_MASK		BIT(3)
#define LM3631_BL_TWO_STRINGS		0
#define LM3631_BL_ONE_STRING		BIT(3)
#define LM3631_MAP_MASK			BIT(5)
#define LM3631_EXPONENTIAL_MAP		0

#define LM3631_REG_BL_BOOST		0x07
#define LM3631_BOOST_OVP_MASK		(BIT(1) | BIT(2))
#define LM3631_BOOST_OVP_25V		0x04

#define LM3631_REG_BRT_MODE		0x08
#define LM3631_EN_SLOPE_MASK		BIT(1)
#define LM3631_MODE_MASK		(BIT(2) | BIT(3))
#define LM3631_MODE_I2C			(0 << 2)
#define LM3631_MODE_PWM			(1 << 2)
#define LM3631_MODE_COMB1		(2 << 2) /* PWM x I2C before sloping */
#define LM3631_MODE_COMB2		(3 << 2) /* PWM x Sloped I2C */

#define LM3631_REG_SLOPE		0x09
#define LM3631_SLOPE_MASK		0xF0
#define LM3631_SLOPE_SHIFT		4

#define LM3631_REG_LDO_CTRL1		0x0A
#define LM3631_EN_OREF_MASK		BIT(0)
#define LM3631_EN_VNEG_MASK		BIT(1)
#define LM3631_EN_VPOS_MASK		BIT(2)

#define LM3631_REG_LDO_CTRL2		0x0B
#define LM3631_EN_CONT_MASK		BIT(0)

#define LM3631_REG_VOUT_CONT		0x0C
#define LM3631_VOUT_CONT_MASK		(BIT(6) | BIT(7))

#define LM3631_REG_VOUT_BOOST		0x0C
#define LM3631_REG_VOUT_POS		0x0D
#define LM3631_REG_VOUT_NEG		0x0E
#define LM3631_REG_VOUT_OREF		0x0F
#define LM3631_VOUT_MASK		0x3F

#define LM3631_REG_ENTIME_VCONT		0x0B
#define LM3631_ENTIME_CONT_MASK		0x70

#define LM3631_REG_ENTIME_VOREF		0x0F
#define LM3631_REG_ENTIME_VPOS		0x10
#define LM3631_REG_ENTIME_VNEG		0x11
#define LM3631_ENTIME_MASK		0xF0
#define LM3631_ENTIME_SHIFT		4

#define LM3631_MAX_REGISTERS		0x16

/* LM3633 */
#define LM3633_REG_HVLED_OUTPUT_CFG	0x10

#define LM3633_REG_BANK_SEL		0x11

#define LM3633_REG_BL0_RAMPUP		0x12
#define LM3633_REG_BL0_RAMPDN		LM3633_REG_BL0_RAMPUP
#define LM3633_BL0_RAMPUP_MASK		0xF0
#define LM3633_BL0_RAMPUP_SHIFT		4
#define LM3633_BL0_RAMPDN_MASK		0x0F
#define LM3633_BL0_RAMPDN_SHIFT		0

#define LM3633_REG_BL1_RAMPUP		0x13
#define LM3633_REG_BL1_RAMPDN		LM3633_REG_BL1_RAMPUP
#define LM3633_BL1_RAMPUP_MASK		LM3633_BL0_RAMPUP_MASK
#define LM3633_BL1_RAMPUP_SHIFT		LM3633_BL0_RAMPUP_SHIFT
#define LM3633_BL1_RAMPDN_MASK		LM3633_BL0_RAMPDN_MASK
#define LM3633_BL1_RAMPDN_SHIFT		LM3633_BL0_RAMPDN_SHIFT

#define LM3633_REG_BL_RAMP_CONF		0x1B
#define LM3633_BL_RAMP_MASK		0x0F
#define LM3633_BL_RAMP_EACH		0x05

#define LM3633_REG_PTN0_RAMPUP		0x1C
#define LM3633_REG_PTN0_RAMPDN		LM3633_REG_PTN0_RAMPUP
#define LM3633_PTN0_RAMPUP_MASK		0x70
#define LM3633_PTN0_RAMPUP_SHIFT	4
#define LM3633_PTN0_RAMPDN_MASK		0x07
#define LM3633_PTN0_RAMPDN_SHIFT	0

#define LM3633_REG_PTN1_RAMPUP		0x1D
#define LM3633_REG_PTN1_RAMPDN		LM3633_REG_PTN1_RAMPUP
#define LM3633_PTN1_RAMPUP_MASK		LM3633_PTN0_RAMPUP_MASK
#define LM3633_PTN1_RAMPUP_SHIFT	LM3633_PTN0_RAMPUP_SHIFT
#define LM3633_PTN1_RAMPDN_MASK		LM3633_PTN0_RAMPDN_MASK
#define LM3633_PTN1_RAMPDN_SHIFT	LM3633_PTN0_RAMPDN_SHIFT

#define LM3633_REG_IMAX_HVLED_A		0x20
#define LM3633_REG_IMAX_HVLED_B		0x21
#define LM3633_REG_IMAX_LVLED_BASE	0x22

#define LM3633_REG_ENABLE		0x2B
#define LM3633_LED_BANK_OFFSET		2

#define LM3633_REG_PATTERN		0x2C
#define LM3633_PATTERN_EN		1

#define LM3633_REG_BOOST_CFG		0x2D
#define LM3633_BOOST_OVP_MASK		(BIT(1) | BIT(2))

#define LM3633_REG_PWM_CFG		0x2F

#define LM3633_REG_BRT_HVLED_A_LSB	0x40
#define LM3633_REG_BRT_HVLED_A_MSB	0x41
#define LM3633_REG_BRT_HVLED_B_LSB	0x42
#define LM3633_REG_BRT_HVLED_B_MSB	0x43
#define LM3633_BRT_HVLED_LSB_MASK	(BIT(0) | BIT(1) | BIT(2))
#define LM3633_BRT_HVLED_MSB_SHIFT	3

#define LM3633_REG_BRT_LVLED_BASE	0x44

#define LM3633_REG_DELAY		0x50
#define LM3633_DELAY_MASK		LMU_FULL_MASKBIT
#define LM3633_DELAY_SHIFT		0

#define LM3633_REG_LOWTIME		0x51
#define LM3633_LOWTIME_MASK		LMU_FULL_MASKBIT
#define LM3633_LOWTIME_SHIFT		0

#define LM3633_REG_HIGHTIME		0x52
#define LM3633_HIGHTIME_MASK		LMU_FULL_MASKBIT
#define LM3633_HIGHTIME_SHIFT		0

#define LM3633_REG_LOWBRT		0x53
#define LM3633_LOWBRT_MASK		LMU_FULL_MASKBIT
#define LM3633_LOWBRT_SHIFT		0

#define LM3633_REG_HIGHBRT		LM3633_REG_BRT_LVLED_BASE
#define LM3633_HIGHBRT_MASK		LMU_FULL_MASKBIT
#define LM3633_HIGHBRT_SHIFT		0

#define LM3633_PATTERN_REG_OFFSET	16

#define LM3633_MAX_REGISTERS		0xB4

/* LM3695 */
#define LM3695_REG_GP			0x10
#define LM3695_BL_STRING_MASK		BIT(3)
#define LM3695_BL_TWO_STRINGS		0
#define LM3695_BL_ONE_STRING		BIT(3)
#define LM3695_BRT_RW_MASK		BIT(2)
#define LM3695_BRT_SET_RW		BIT(2)
#define LM3695_BL_EN_MASK		BIT(0)

#define LM3695_REG_BRT_LSB		0x13
#define LM3695_BRT_LSB_MASK		(BIT(0) | BIT(1) | BIT(2))
#define LM3695_REG_BRT_MSB		0x14
#define LM3695_BRT_MSB_SHIFT		3

#define LM3695_MAX_REGISTERS		0x14

/* LM3697 */
#define LM3697_REG_HVLED_OUTPUT_CFG	0x10

#define LM3697_REG_BL0_RAMPUP		0x11
#define LM3697_REG_BL0_RAMPDN		LM3697_REG_BL0_RAMPUP
#define LM3697_BL0_RAMPUP_MASK		0xF0
#define LM3697_BL0_RAMPUP_SHIFT		4
#define LM3697_BL0_RAMPDN_MASK		0x0F
#define LM3697_BL0_RAMPDN_SHIFT		0

#define LM3697_REG_BL1_RAMPUP		0x12
#define LM3697_REG_BL1_RAMPDN		LM3697_REG_BL1_RAMPUP
#define LM3697_BL1_RAMPUP_MASK		LM3697_BL0_RAMPUP_MASK
#define LM3697_BL1_RAMPUP_SHIFT		LM3697_BL0_RAMPUP_SHIFT
#define LM3697_BL1_RAMPDN_MASK		LM3697_BL0_RAMPDN_MASK
#define LM3697_BL1_RAMPDN_SHIFT		LM3697_BL0_RAMPDN_SHIFT

#define LM3697_REG_RAMP_CONF		0x14
#define LM3697_RAMP_MASK		0x0F
#define LM3697_RAMP_EACH		0x05

#define LM3697_REG_PWM_CFG		0x1C

#define LM3697_REG_IMAX_A		0x17
#define LM3697_REG_IMAX_B		0x18

#define LM3697_REG_BOOST_CFG		0x1A
#define LM3697_BOOST_FREQ_MASK		BIT(0)
#define LM3697_BOOST_FREQ_SHIFT		0
#define LM3697_BOOST_OVP_MASK		(BIT(1) | BIT(2))
#define LM3697_BOOST_OVP_SHIFT		1
#define LM3697_BOOST_OVP_32V		0x04

#define LM3697_REG_BRT_CFG		0x16
#define LM3697_BRT_MODE_MASK		0x01
#define LM3697_BRT_MODE_EXP		0x00
#define LM3697_BRT_MODE_LINEAR		0x01

#define LM3697_REG_BRT_A_LSB		0x20
#define LM3697_REG_BRT_A_MSB		0x21
#define LM3697_REG_BRT_B_LSB		0x22
#define LM3697_REG_BRT_B_MSB		0x23
#define LM3697_BRT_LSB_MASK		(BIT(0) | BIT(1) | BIT(2))
#define LM3697_BRT_MSB_SHIFT		3

#define LM3697_REG_ENABLE		0x24

#define LM3697_MAX_REGISTERS		0xB4
#endif
