{
  "module_name": "qcom,mmcc-apq8084.h",
  "hash_id": "45b46625973f308666e4c53778bac661ce1bb4721bc9842c612dc95fdecc12d0",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,mmcc-apq8084.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_APQ_MMCC_8084_H\n#define _DT_BINDINGS_CLK_APQ_MMCC_8084_H\n\n#define MMSS_AHB_CLK_SRC\t\t0\n#define MMSS_AXI_CLK_SRC\t\t1\n#define MMPLL0\t\t\t\t2\n#define MMPLL0_VOTE\t\t\t3\n#define MMPLL1\t\t\t\t4\n#define MMPLL1_VOTE\t\t\t5\n#define MMPLL2\t\t\t\t6\n#define MMPLL3\t\t\t\t7\n#define MMPLL4\t\t\t\t8\n#define CSI0_CLK_SRC\t\t\t9\n#define CSI1_CLK_SRC\t\t\t10\n#define CSI2_CLK_SRC\t\t\t11\n#define CSI3_CLK_SRC\t\t\t12\n#define VCODEC0_CLK_SRC\t\t\t13\n#define VFE0_CLK_SRC\t\t\t14\n#define VFE1_CLK_SRC\t\t\t15\n#define MDP_CLK_SRC\t\t\t16\n#define PCLK0_CLK_SRC\t\t\t17\n#define PCLK1_CLK_SRC\t\t\t18\n#define OCMEMNOC_CLK_SRC\t\t19\n#define GFX3D_CLK_SRC\t\t\t20\n#define JPEG0_CLK_SRC\t\t\t21\n#define JPEG1_CLK_SRC\t\t\t22\n#define JPEG2_CLK_SRC\t\t\t23\n#define EDPPIXEL_CLK_SRC\t\t24\n#define EXTPCLK_CLK_SRC\t\t\t25\n#define VP_CLK_SRC\t\t\t26\n#define CCI_CLK_SRC\t\t\t27\n#define CAMSS_GP0_CLK_SRC\t\t28\n#define CAMSS_GP1_CLK_SRC\t\t29\n#define MCLK0_CLK_SRC\t\t\t30\n#define MCLK1_CLK_SRC\t\t\t31\n#define MCLK2_CLK_SRC\t\t\t32\n#define MCLK3_CLK_SRC\t\t\t33\n#define CSI0PHYTIMER_CLK_SRC\t\t34\n#define CSI1PHYTIMER_CLK_SRC\t\t35\n#define CSI2PHYTIMER_CLK_SRC\t\t36\n#define CPP_CLK_SRC\t\t\t37\n#define BYTE0_CLK_SRC\t\t\t38\n#define BYTE1_CLK_SRC\t\t\t39\n#define EDPAUX_CLK_SRC\t\t\t40\n#define EDPLINK_CLK_SRC\t\t\t41\n#define ESC0_CLK_SRC\t\t\t42\n#define ESC1_CLK_SRC\t\t\t43\n#define HDMI_CLK_SRC\t\t\t44\n#define VSYNC_CLK_SRC\t\t\t45\n#define MMSS_RBCPR_CLK_SRC\t\t46\n#define RBBMTIMER_CLK_SRC\t\t47\n#define MAPLE_CLK_SRC\t\t\t48\n#define VDP_CLK_SRC\t\t\t49\n#define VPU_BUS_CLK_SRC\t\t\t50\n#define MMSS_CXO_CLK\t\t\t51\n#define MMSS_SLEEPCLK_CLK\t\t52\n#define AVSYNC_AHB_CLK\t\t\t53\n#define AVSYNC_EDPPIXEL_CLK\t\t54\n#define AVSYNC_EXTPCLK_CLK\t\t55\n#define AVSYNC_PCLK0_CLK\t\t56\n#define AVSYNC_PCLK1_CLK\t\t57\n#define AVSYNC_VP_CLK\t\t\t58\n#define CAMSS_AHB_CLK\t\t\t59\n#define CAMSS_CCI_CCI_AHB_CLK\t\t60\n#define CAMSS_CCI_CCI_CLK\t\t61\n#define CAMSS_CSI0_AHB_CLK\t\t62\n#define CAMSS_CSI0_CLK\t\t\t63\n#define CAMSS_CSI0PHY_CLK\t\t64\n#define CAMSS_CSI0PIX_CLK\t\t65\n#define CAMSS_CSI0RDI_CLK\t\t66\n#define CAMSS_CSI1_AHB_CLK\t\t67\n#define CAMSS_CSI1_CLK\t\t\t68\n#define CAMSS_CSI1PHY_CLK\t\t69\n#define CAMSS_CSI1PIX_CLK\t\t70\n#define CAMSS_CSI1RDI_CLK\t\t71\n#define CAMSS_CSI2_AHB_CLK\t\t72\n#define CAMSS_CSI2_CLK\t\t\t73\n#define CAMSS_CSI2PHY_CLK\t\t74\n#define CAMSS_CSI2PIX_CLK\t\t75\n#define CAMSS_CSI2RDI_CLK\t\t76\n#define CAMSS_CSI3_AHB_CLK\t\t77\n#define CAMSS_CSI3_CLK\t\t\t78\n#define CAMSS_CSI3PHY_CLK\t\t79\n#define CAMSS_CSI3PIX_CLK\t\t80\n#define CAMSS_CSI3RDI_CLK\t\t81\n#define CAMSS_CSI_VFE0_CLK\t\t82\n#define CAMSS_CSI_VFE1_CLK\t\t83\n#define CAMSS_GP0_CLK\t\t\t84\n#define CAMSS_GP1_CLK\t\t\t85\n#define CAMSS_ISPIF_AHB_CLK\t\t86\n#define CAMSS_JPEG_JPEG0_CLK\t\t87\n#define CAMSS_JPEG_JPEG1_CLK\t\t88\n#define CAMSS_JPEG_JPEG2_CLK\t\t89\n#define CAMSS_JPEG_JPEG_AHB_CLK\t\t90\n#define CAMSS_JPEG_JPEG_AXI_CLK\t\t91\n#define CAMSS_MCLK0_CLK\t\t\t92\n#define CAMSS_MCLK1_CLK\t\t\t93\n#define CAMSS_MCLK2_CLK\t\t\t94\n#define CAMSS_MCLK3_CLK\t\t\t95\n#define CAMSS_MICRO_AHB_CLK\t\t96\n#define CAMSS_PHY0_CSI0PHYTIMER_CLK\t97\n#define CAMSS_PHY1_CSI1PHYTIMER_CLK\t98\n#define CAMSS_PHY2_CSI2PHYTIMER_CLK\t99\n#define CAMSS_TOP_AHB_CLK\t\t100\n#define CAMSS_VFE_CPP_AHB_CLK\t\t101\n#define CAMSS_VFE_CPP_CLK\t\t102\n#define CAMSS_VFE_VFE0_CLK\t\t103\n#define CAMSS_VFE_VFE1_CLK\t\t104\n#define CAMSS_VFE_VFE_AHB_CLK\t\t105\n#define CAMSS_VFE_VFE_AXI_CLK\t\t106\n#define MDSS_AHB_CLK\t\t\t107\n#define MDSS_AXI_CLK\t\t\t108\n#define MDSS_BYTE0_CLK\t\t\t109\n#define MDSS_BYTE1_CLK\t\t\t110\n#define MDSS_EDPAUX_CLK\t\t\t111\n#define MDSS_EDPLINK_CLK\t\t112\n#define MDSS_EDPPIXEL_CLK\t\t113\n#define MDSS_ESC0_CLK\t\t\t114\n#define MDSS_ESC1_CLK\t\t\t115\n#define MDSS_EXTPCLK_CLK\t\t116\n#define MDSS_HDMI_AHB_CLK\t\t117\n#define MDSS_HDMI_CLK\t\t\t118\n#define MDSS_MDP_CLK\t\t\t119\n#define MDSS_MDP_LUT_CLK\t\t120\n#define MDSS_PCLK0_CLK\t\t\t121\n#define MDSS_PCLK1_CLK\t\t\t122\n#define MDSS_VSYNC_CLK\t\t\t123\n#define MMSS_RBCPR_AHB_CLK\t\t124\n#define MMSS_RBCPR_CLK\t\t\t125\n#define MMSS_SPDM_AHB_CLK\t\t126\n#define MMSS_SPDM_AXI_CLK\t\t127\n#define MMSS_SPDM_CSI0_CLK\t\t128\n#define MMSS_SPDM_GFX3D_CLK\t\t129\n#define MMSS_SPDM_JPEG0_CLK\t\t130\n#define MMSS_SPDM_JPEG1_CLK\t\t131\n#define MMSS_SPDM_JPEG2_CLK\t\t132\n#define MMSS_SPDM_MDP_CLK\t\t133\n#define MMSS_SPDM_PCLK0_CLK\t\t134\n#define MMSS_SPDM_PCLK1_CLK\t\t135\n#define MMSS_SPDM_VCODEC0_CLK\t\t136\n#define MMSS_SPDM_VFE0_CLK\t\t137\n#define MMSS_SPDM_VFE1_CLK\t\t138\n#define MMSS_SPDM_RM_AXI_CLK\t\t139\n#define MMSS_SPDM_RM_OCMEMNOC_CLK\t140\n#define MMSS_MISC_AHB_CLK\t\t141\n#define MMSS_MMSSNOC_AHB_CLK\t\t142\n#define MMSS_MMSSNOC_BTO_AHB_CLK\t143\n#define MMSS_MMSSNOC_AXI_CLK\t\t144\n#define MMSS_S0_AXI_CLK\t\t\t145\n#define OCMEMCX_AHB_CLK\t\t\t146\n#define OCMEMCX_OCMEMNOC_CLK\t\t147\n#define OXILI_OCMEMGX_CLK\t\t148\n#define OXILI_GFX3D_CLK\t\t\t149\n#define OXILI_RBBMTIMER_CLK\t\t150\n#define OXILICX_AHB_CLK\t\t\t151\n#define VENUS0_AHB_CLK\t\t\t152\n#define VENUS0_AXI_CLK\t\t\t153\n#define VENUS0_CORE0_VCODEC_CLK\t\t154\n#define VENUS0_CORE1_VCODEC_CLK\t\t155\n#define VENUS0_OCMEMNOC_CLK\t\t156\n#define VENUS0_VCODEC0_CLK\t\t157\n#define VPU_AHB_CLK\t\t\t158\n#define VPU_AXI_CLK\t\t\t159\n#define VPU_BUS_CLK\t\t\t160\n#define VPU_CXO_CLK\t\t\t161\n#define VPU_MAPLE_CLK\t\t\t162\n#define VPU_SLEEP_CLK\t\t\t163\n#define VPU_VDP_CLK\t\t\t164\n\n \n#define VENUS0_GDSC\t\t\t0\n#define VENUS0_CORE0_GDSC\t\t1\n#define VENUS0_CORE1_GDSC\t\t2\n#define MDSS_GDSC\t\t\t3\n#define CAMSS_JPEG_GDSC\t\t\t4\n#define CAMSS_VFE_GDSC\t\t\t5\n#define OXILI_GDSC\t\t\t6\n#define OXILICX_GDSC\t\t\t7\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}