/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2004,2007,2008 IBM Corporation
 *
 * Authors:
 * Leendert van Doorn <leendert@watson.ibm.com>
 * Dave Safford <safford@watson.ibm.com>
 * Reiner Sailer <sailer@watson.ibm.com>
 * Kylene Hall <kjhall@us.ibm.com>
 * Debora Velarde <dvelarde@us.ibm.com>
 *
 * Maintained by: <tpmdd_devel@lists.sourceforge.net>
 *
 * Device driver for TCG/TCPA TPM (trusted platform module).
 * Specifications at www.trustedcomputinggroup.org
 */
#ifndef __LINUX_TPM_PTP_H__
#define __LINUX_TPM_PTP_H__

/*
 * TCG PC Client Platform TPM Profile (PTP) Specification
 * https://trustedcomputinggroup.org/resource/pc-client-platform-tpm-profile-ptp-specification/
 */

enum tis_access {
	TPM_ACCESS_VALID		= 0x80,
	TPM_ACCESS_ACTIVE_LOCALITY	= 0x20,	/* (R) */
	TPM_ACCESS_RELINQUISH_LOCALITY	= 0x20, /* (W) */
	TPM_ACCESS_REQUEST_PENDING	= 0x04,	/* (W) */
	TPM_ACCESS_REQUEST_USE		= 0x02,	/* (W) */
};

enum tis_status {
	TPM_STS_VALID		= 0x80, /* (R) */
	TPM_STS_COMMAND_READY	= 0x40, /* (R) */
	TPM_STS_DATA_AVAIL	= 0x10, /* (R) */
	TPM_STS_DATA_EXPECT	= 0x08, /* (R) */
	TPM_STS_GO		= 0x20, /* (W) */
	TPM_STS_RESPONSE_RETRY	= 0x02, /* (R) */
	TPM_STS_READ_ZERO	= 0x23, /* bits that must be zero on read */
};

enum tis_int_flags {
	TPM_GLOBAL_INT_ENABLE		= 0x80000000,
	TPM_INTF_BURST_COUNT_STATIC	= 0x100,
	TPM_INTF_CMD_READY_INT		= 0x080,
	TPM_INTF_INT_EDGE_FALLING	= 0x040,
	TPM_INTF_INT_EDGE_RISING	= 0x020,
	TPM_INTF_INT_LEVEL_LOW		= 0x010,
	TPM_INTF_INT_LEVEL_HIGH		= 0x008,
	TPM_INTF_LOCALITY_CHANGE_INT	= 0x004,
	TPM_INTF_STS_VALID_INT		= 0x002,
	TPM_INTF_DATA_AVAIL_INT		= 0x001,
};

enum tis_defaults {
	TIS_MEM_LEN		= 0x5000,
	TIS_SHORT_TIMEOUT	= 750,   /* ms */
	TIS_LONG_TIMEOUT	= 4000,  /* 4 secs */
	TIS_TIMEOUT_MIN_ATML	= 14700, /* usecs */
	TIS_TIMEOUT_MAX_ATML	= 15000, /* usecs */
};

/*
 * Some timeout values are needed before it is known whether the chip is
 * TPM 1.0 or TPM 2.0.
 */
#define TIS_TIMEOUT_A_MAX	max_t(int, TIS_SHORT_TIMEOUT, TPM2_TIMEOUT_A)
#define TIS_TIMEOUT_B_MAX	max_t(int, TIS_LONG_TIMEOUT, TPM2_TIMEOUT_B)
#define TIS_TIMEOUT_C_MAX	max_t(int, TIS_SHORT_TIMEOUT, TPM2_TIMEOUT_C)
#define TIS_TIMEOUT_D_MAX	max_t(int, TIS_SHORT_TIMEOUT, TPM2_TIMEOUT_D)

#define	TPM_ACCESS(l)			(0x0000 | ((l) << 12))
#define	TPM_INT_ENABLE(l)		(0x0008 | ((l) << 12))
#define	TPM_INT_VECTOR(l)		(0x000C | ((l) << 12))
#define	TPM_INT_STATUS(l)		(0x0010 | ((l) << 12))
#define	TPM_INTF_CAPS(l)		(0x0014 | ((l) << 12))
#define	TPM_STS(l)			(0x0018 | ((l) << 12))
#define	TPM_STS3(l)			(0x001b | ((l) << 12))
#define	TPM_DATA_FIFO(l)		(0x0024 | ((l) << 12))
#define	TPM_INTF_ID(l)			(0x0030 | ((l) << 12))

#define	TPM_DID_VID(l)			(0x0F00 | ((l) << 12))
#define	TPM_RID(l)			(0x0F04 | ((l) << 12))

#define LPC_CNTRL_OFFSET		0x84
#define LPC_CLKRUN_EN			(1 << 2)
#define INTEL_LEGACY_BLK_BASE_ADDR	0xFED08000
#define ILB_REMAP_SIZE			0x100

/* TPM HW Interface and Capabilities */
#define TPM_TIS_INTF_ACTIVE	0x00
#define TPM_CRB_INTF_ACTIVE	0x01

struct tpm_interface_id {
	union {
		u32 val;
		struct {
			u32 interface_type:4;
			u32 interface_version:4;
			u32 cap_locality:1;
			u32 reserved1:4;
			u32 cap_tis:1;
			u32 cap_crb:1;
			u32 cap_if_res:2;
			u32 interface_selector:2;
			u32 intf_sel_lock:1;
			u32 reserved2:4;
			u32 reserved3:8;
		};
	};
} __packed;

#define TPM_TIS_INTF_12		0x00
#define TPM_TIS_INTF_13		0x02
#define TPM2_TIS_INTF_13	0x03

struct tpm_intf_capability {
	union {
		u32 val;
		struct {
			u32 data_avail_int_support:1;
			u32 sts_valid_int_support:1;
			u32 locality_change_int_support:1;
			u32 interrupt_level_high:1;
			u32 interrupt_level_low:1;
			u32 interrupt_edge_rising:1;
			u32 interrupt_edge_falling:1;
			u32 command_ready_int_support:1;
			u32 burst_count_static:1;
			u32 data_transfer_size_support:2;
			u32 reserved1:17;
			u32 interface_version:3;
			u32 reserved2:1;
		};
	};
} __packed;

#endif
