Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date              : Fri Dec  9 16:35:21 2022
| Host              : zhang-x1.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.050        0.000                      0               140575        0.010        0.000                      0               140575        3.500        0.000                       0                 35430  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.050        0.000                      0               140575        0.010        0.000                      0               140575        3.500        0.000                       0                 35430  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 4.470ns (59.688%)  route 3.019ns (40.312%))
  Logic Levels:           18  (CARRY8=5 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 11.904 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 0.814ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.736ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.129     2.336    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/CLK
    DSP48E2_X3Y19        DSP_A_B_DATA                                 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.263     2.599 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.599    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X3Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.092     2.691 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.691    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X3Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.737     3.428 f  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     3.428    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_MULTIPLIER.U<1>
    DSP48E2_X3Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.059     3.487 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     3.487    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_M_DATA.U_DATA<1>
    DSP48E2_X3Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.699     4.186 f  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.186    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.327 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.382     4.709    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/C[1]
    DSP48E2_X3Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     4.840 r  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     4.840    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA.C_DATA<1>
    DSP48E2_X3Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[1])
                                                      0.744     5.584 f  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.584    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     5.725 r  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.487     6.212    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374_n_10
    SLICE_X38Y65         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     6.276 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_76/O
                         net (fo=1, routed)           0.010     6.286    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_76_n_0
    SLICE_X38Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     6.576 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_64/O[5]
                         net (fo=1, routed)           0.305     6.881    design_1_i/test_0/inst/conv3_U0/sext_ln703_209_fu_12896_p1[5]
    SLICE_X38Y72         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     6.943 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_44/O
                         net (fo=1, routed)           0.012     6.955    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_44_n_0
    SLICE_X38Y72         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     7.152 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_34/CO[7]
                         net (fo=1, routed)           0.028     7.180    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_34_n_0
    SLICE_X38Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     7.252 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_19/O[0]
                         net (fo=1, routed)           0.943     8.195    design_1_i/test_0/inst/conv3_U0/sext_ln703_210_fu_12906_p1[8]
    SLICE_X26Y95         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     8.295 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_25/O
                         net (fo=1, routed)           0.011     8.306    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_25_n_0
    SLICE_X26Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.165     8.471 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_17/O[2]
                         net (fo=2, routed)           0.634     9.105    design_1_i/test_0/inst/conv3_U0/sext_ln703_211_fu_12916_p1[10]
    SLICE_X26Y134        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     9.273 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_5/O
                         net (fo=2, routed)           0.166     9.439    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_5_n_0
    SLICE_X26Y134        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     9.555 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_13/O
                         net (fo=1, routed)           0.010     9.565    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_13_n_0
    SLICE_X26Y134        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.229     9.794 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.031     9.825    design_1_i/test_0/inst/conv3_U0/add_ln703_110_fu_12926_p2[15]
    SLICE_X26Y134        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.737    11.904    design_1_i/test_0/inst/conv3_U0/ap_clk
    SLICE_X26Y134        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]/C
                         clock pessimism              0.118    12.022    
                         clock uncertainty           -0.174    11.848    
    SLICE_X26Y134        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    11.875    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 4.467ns (59.671%)  route 3.019ns (40.329%))
  Logic Levels:           18  (CARRY8=5 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 11.904 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 0.814ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.736ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.129     2.336    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/CLK
    DSP48E2_X3Y19        DSP_A_B_DATA                                 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.263     2.599 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.599    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X3Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.092     2.691 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.691    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X3Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.737     3.428 f  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     3.428    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_MULTIPLIER.U<1>
    DSP48E2_X3Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.059     3.487 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     3.487    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_M_DATA.U_DATA<1>
    DSP48E2_X3Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.699     4.186 f  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.186    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.327 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.382     4.709    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/C[1]
    DSP48E2_X3Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     4.840 r  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     4.840    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA.C_DATA<1>
    DSP48E2_X3Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[1])
                                                      0.744     5.584 f  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.584    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     5.725 r  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.487     6.212    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374_n_10
    SLICE_X38Y65         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     6.276 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_76/O
                         net (fo=1, routed)           0.010     6.286    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_76_n_0
    SLICE_X38Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     6.576 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_64/O[5]
                         net (fo=1, routed)           0.305     6.881    design_1_i/test_0/inst/conv3_U0/sext_ln703_209_fu_12896_p1[5]
    SLICE_X38Y72         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     6.943 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_44/O
                         net (fo=1, routed)           0.012     6.955    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_44_n_0
    SLICE_X38Y72         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     7.152 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_34/CO[7]
                         net (fo=1, routed)           0.028     7.180    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_34_n_0
    SLICE_X38Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     7.252 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_19/O[0]
                         net (fo=1, routed)           0.943     8.195    design_1_i/test_0/inst/conv3_U0/sext_ln703_210_fu_12906_p1[8]
    SLICE_X26Y95         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     8.295 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_25/O
                         net (fo=1, routed)           0.011     8.306    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_25_n_0
    SLICE_X26Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.165     8.471 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_17/O[2]
                         net (fo=2, routed)           0.634     9.105    design_1_i/test_0/inst/conv3_U0/sext_ln703_211_fu_12916_p1[10]
    SLICE_X26Y134        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     9.273 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_5/O
                         net (fo=2, routed)           0.166     9.439    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_5_n_0
    SLICE_X26Y134        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     9.555 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_13/O
                         net (fo=1, routed)           0.010     9.565    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_13_n_0
    SLICE_X26Y134        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.226     9.791 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.031     9.822    design_1_i/test_0/inst/conv3_U0/add_ln703_110_fu_12926_p2[13]
    SLICE_X26Y134        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.737    11.904    design_1_i/test_0/inst/conv3_U0/ap_clk
    SLICE_X26Y134        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[13]/C
                         clock pessimism              0.118    12.022    
                         clock uncertainty           -0.174    11.848    
    SLICE_X26Y134        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    11.875    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[13]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 4.452ns (59.582%)  route 3.020ns (40.418%))
  Logic Levels:           18  (CARRY8=5 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 11.904 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 0.814ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.736ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.129     2.336    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/CLK
    DSP48E2_X3Y19        DSP_A_B_DATA                                 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.263     2.599 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.599    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X3Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.092     2.691 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.691    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X3Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.737     3.428 f  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     3.428    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_MULTIPLIER.U<1>
    DSP48E2_X3Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.059     3.487 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     3.487    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_M_DATA.U_DATA<1>
    DSP48E2_X3Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.699     4.186 f  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.186    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.327 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.382     4.709    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/C[1]
    DSP48E2_X3Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     4.840 r  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     4.840    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA.C_DATA<1>
    DSP48E2_X3Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[1])
                                                      0.744     5.584 f  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.584    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     5.725 r  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.487     6.212    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374_n_10
    SLICE_X38Y65         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     6.276 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_76/O
                         net (fo=1, routed)           0.010     6.286    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_76_n_0
    SLICE_X38Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     6.576 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_64/O[5]
                         net (fo=1, routed)           0.305     6.881    design_1_i/test_0/inst/conv3_U0/sext_ln703_209_fu_12896_p1[5]
    SLICE_X38Y72         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     6.943 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_44/O
                         net (fo=1, routed)           0.012     6.955    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_44_n_0
    SLICE_X38Y72         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     7.152 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_34/CO[7]
                         net (fo=1, routed)           0.028     7.180    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_34_n_0
    SLICE_X38Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     7.252 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_19/O[0]
                         net (fo=1, routed)           0.943     8.195    design_1_i/test_0/inst/conv3_U0/sext_ln703_210_fu_12906_p1[8]
    SLICE_X26Y95         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     8.295 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_25/O
                         net (fo=1, routed)           0.011     8.306    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_25_n_0
    SLICE_X26Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.165     8.471 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_17/O[2]
                         net (fo=2, routed)           0.634     9.105    design_1_i/test_0/inst/conv3_U0/sext_ln703_211_fu_12916_p1[10]
    SLICE_X26Y134        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     9.273 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_5/O
                         net (fo=2, routed)           0.166     9.439    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_5_n_0
    SLICE_X26Y134        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     9.555 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_13/O
                         net (fo=1, routed)           0.010     9.565    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_13_n_0
    SLICE_X26Y134        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.211     9.776 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.032     9.808    design_1_i/test_0/inst/conv3_U0/add_ln703_110_fu_12926_p2[14]
    SLICE_X26Y134        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.737    11.904    design_1_i/test_0/inst/conv3_U0/ap_clk
    SLICE_X26Y134        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[14]/C
                         clock pessimism              0.118    12.022    
                         clock uncertainty           -0.174    11.848    
    SLICE_X26Y134        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    11.875    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[14]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 4.423ns (59.441%)  route 3.018ns (40.559%))
  Logic Levels:           18  (CARRY8=5 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 11.904 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 0.814ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.736ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.129     2.336    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/CLK
    DSP48E2_X3Y19        DSP_A_B_DATA                                 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.263     2.599 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.599    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X3Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.092     2.691 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.691    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X3Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.737     3.428 f  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     3.428    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_MULTIPLIER.U<1>
    DSP48E2_X3Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.059     3.487 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     3.487    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_M_DATA.U_DATA<1>
    DSP48E2_X3Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.699     4.186 f  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.186    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.327 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.382     4.709    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/C[1]
    DSP48E2_X3Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     4.840 r  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     4.840    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA.C_DATA<1>
    DSP48E2_X3Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[1])
                                                      0.744     5.584 f  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.584    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     5.725 r  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.487     6.212    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374_n_10
    SLICE_X38Y65         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     6.276 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_76/O
                         net (fo=1, routed)           0.010     6.286    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_76_n_0
    SLICE_X38Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     6.576 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_64/O[5]
                         net (fo=1, routed)           0.305     6.881    design_1_i/test_0/inst/conv3_U0/sext_ln703_209_fu_12896_p1[5]
    SLICE_X38Y72         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     6.943 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_44/O
                         net (fo=1, routed)           0.012     6.955    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_44_n_0
    SLICE_X38Y72         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     7.152 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_34/CO[7]
                         net (fo=1, routed)           0.028     7.180    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_34_n_0
    SLICE_X38Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     7.252 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_19/O[0]
                         net (fo=1, routed)           0.943     8.195    design_1_i/test_0/inst/conv3_U0/sext_ln703_210_fu_12906_p1[8]
    SLICE_X26Y95         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     8.295 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_25/O
                         net (fo=1, routed)           0.011     8.306    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_25_n_0
    SLICE_X26Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.165     8.471 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_17/O[2]
                         net (fo=2, routed)           0.634     9.105    design_1_i/test_0/inst/conv3_U0/sext_ln703_211_fu_12916_p1[10]
    SLICE_X26Y134        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     9.273 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_5/O
                         net (fo=2, routed)           0.166     9.439    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_5_n_0
    SLICE_X26Y134        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     9.555 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_13/O
                         net (fo=1, routed)           0.010     9.565    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_13_n_0
    SLICE_X26Y134        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.182     9.747 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.030     9.777    design_1_i/test_0/inst/conv3_U0/add_ln703_110_fu_12926_p2[12]
    SLICE_X26Y134        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.737    11.904    design_1_i/test_0/inst/conv3_U0/ap_clk
    SLICE_X26Y134        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[12]/C
                         clock pessimism              0.118    12.022    
                         clock uncertainty           -0.174    11.848    
    SLICE_X26Y134        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    11.875    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[12]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 4.311ns (58.805%)  route 3.020ns (41.195%))
  Logic Levels:           18  (CARRY8=5 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 11.900 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 0.814ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.736ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.129     2.336    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/CLK
    DSP48E2_X3Y19        DSP_A_B_DATA                                 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.263     2.599 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.599    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X3Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.092     2.691 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.691    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X3Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.737     3.428 f  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     3.428    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_MULTIPLIER.U<1>
    DSP48E2_X3Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.059     3.487 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     3.487    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_M_DATA.U_DATA<1>
    DSP48E2_X3Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.699     4.186 f  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.186    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.327 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.382     4.709    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/C[1]
    DSP48E2_X3Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     4.840 r  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     4.840    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA.C_DATA<1>
    DSP48E2_X3Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[1])
                                                      0.744     5.584 f  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.584    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     5.725 r  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.487     6.212    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374_n_10
    SLICE_X38Y65         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     6.276 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_76/O
                         net (fo=1, routed)           0.010     6.286    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_76_n_0
    SLICE_X38Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     6.576 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_64/O[5]
                         net (fo=1, routed)           0.305     6.881    design_1_i/test_0/inst/conv3_U0/sext_ln703_209_fu_12896_p1[5]
    SLICE_X38Y72         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     6.943 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_44/O
                         net (fo=1, routed)           0.012     6.955    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_44_n_0
    SLICE_X38Y72         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     7.152 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_34/CO[7]
                         net (fo=1, routed)           0.028     7.180    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_34_n_0
    SLICE_X38Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     7.252 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_19/O[0]
                         net (fo=1, routed)           0.943     8.195    design_1_i/test_0/inst/conv3_U0/sext_ln703_210_fu_12906_p1[8]
    SLICE_X26Y95         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     8.295 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_25/O
                         net (fo=1, routed)           0.011     8.306    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_25_n_0
    SLICE_X26Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.165     8.471 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_17/O[2]
                         net (fo=2, routed)           0.634     9.105    design_1_i/test_0/inst/conv3_U0/sext_ln703_211_fu_12916_p1[10]
    SLICE_X26Y134        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     9.273 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_5/O
                         net (fo=2, routed)           0.166     9.439    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_5_n_0
    SLICE_X26Y134        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     9.555 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_13/O
                         net (fo=1, routed)           0.010     9.565    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_13_n_0
    SLICE_X26Y134        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.070     9.635 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.032     9.667    design_1_i/test_0/inst/conv3_U0/add_ln703_110_fu_12926_p2[11]
    SLICE_X26Y134        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.733    11.900    design_1_i/test_0/inst/conv3_U0/ap_clk
    SLICE_X26Y134        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[11]/C
                         clock pessimism              0.118    12.018    
                         clock uncertainty           -0.174    11.844    
    SLICE_X26Y134        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.871    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[11]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 4.366ns (60.204%)  route 2.886ns (39.796%))
  Logic Levels:           18  (CARRY8=5 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 11.900 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 0.814ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.736ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.129     2.336    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/CLK
    DSP48E2_X3Y19        DSP_A_B_DATA                                 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.263     2.599 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.599    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X3Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.092     2.691 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.691    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X3Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.737     3.428 f  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     3.428    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_MULTIPLIER.U<1>
    DSP48E2_X3Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.059     3.487 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     3.487    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_M_DATA.U_DATA<1>
    DSP48E2_X3Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.699     4.186 f  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.186    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.327 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.382     4.709    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/C[1]
    DSP48E2_X3Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     4.840 r  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     4.840    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA.C_DATA<1>
    DSP48E2_X3Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[1])
                                                      0.744     5.584 f  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.584    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     5.725 r  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.487     6.212    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374_n_10
    SLICE_X38Y65         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     6.276 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_76/O
                         net (fo=1, routed)           0.010     6.286    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_76_n_0
    SLICE_X38Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     6.576 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_64/O[5]
                         net (fo=1, routed)           0.305     6.881    design_1_i/test_0/inst/conv3_U0/sext_ln703_209_fu_12896_p1[5]
    SLICE_X38Y72         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     6.943 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_44/O
                         net (fo=1, routed)           0.012     6.955    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_44_n_0
    SLICE_X38Y72         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.160     7.115 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_34/O[6]
                         net (fo=1, routed)           0.909     8.024    design_1_i/test_0/inst/conv3_U0/sext_ln703_210_fu_12906_p1[6]
    SLICE_X26Y94         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     8.124 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_27/O
                         net (fo=1, routed)           0.009     8.133    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_27_n_0
    SLICE_X26Y94         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     8.281 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     8.309    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_18_n_0
    SLICE_X26Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     8.381 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_17/O[0]
                         net (fo=2, routed)           0.527     8.908    design_1_i/test_0/inst/conv3_U0/sext_ln703_211_fu_12916_p1[8]
    SLICE_X26Y134        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.170     9.078 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_7/O
                         net (fo=2, routed)           0.175     9.253    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_7_n_0
    SLICE_X26Y134        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     9.402 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_15/O
                         net (fo=1, routed)           0.010     9.412    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_15_n_0
    SLICE_X26Y134        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     9.556 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.032     9.588    design_1_i/test_0/inst/conv3_U0/add_ln703_110_fu_12926_p2[10]
    SLICE_X26Y134        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.733    11.900    design_1_i/test_0/inst/conv3_U0/ap_clk
    SLICE_X26Y134        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[10]/C
                         clock pessimism              0.118    12.018    
                         clock uncertainty           -0.174    11.844    
    SLICE_X26Y134        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    11.871    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[10]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 4.255ns (58.779%)  route 2.984ns (41.221%))
  Logic Levels:           18  (CARRY8=5 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 11.900 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 0.814ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.736ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.129     2.336    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/CLK
    DSP48E2_X3Y19        DSP_A_B_DATA                                 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.263     2.599 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.599    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X3Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.092     2.691 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.691    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X3Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.737     3.428 f  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     3.428    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_MULTIPLIER.U<1>
    DSP48E2_X3Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.059     3.487 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     3.487    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_M_DATA.U_DATA<1>
    DSP48E2_X3Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.699     4.186 f  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.186    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.327 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.382     4.709    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/C[1]
    DSP48E2_X3Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     4.840 r  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     4.840    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA.C_DATA<1>
    DSP48E2_X3Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[1])
                                                      0.744     5.584 f  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.584    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     5.725 r  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.487     6.212    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374_n_10
    SLICE_X38Y65         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     6.276 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_76/O
                         net (fo=1, routed)           0.010     6.286    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_76_n_0
    SLICE_X38Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.068     6.354 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_64/O[1]
                         net (fo=1, routed)           0.283     6.637    design_1_i/test_0/inst/conv3_U0/sext_ln703_209_fu_12896_p1[1]
    SLICE_X38Y72         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.100     6.737 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_48/O
                         net (fo=1, routed)           0.010     6.747    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_48_n_0
    SLICE_X38Y72         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.068     6.815 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_34/O[1]
                         net (fo=1, routed)           0.940     7.755    design_1_i/test_0/inst/conv3_U0/sext_ln703_210_fu_12906_p1[1]
    SLICE_X26Y94         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     7.932 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_32/O
                         net (fo=1, routed)           0.010     7.942    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_32_n_0
    SLICE_X26Y94         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.274     8.216 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_18/O[6]
                         net (fo=2, routed)           0.625     8.841    design_1_i/test_0/inst/conv3_U0/sext_ln703_211_fu_12916_p1[6]
    SLICE_X26Y133        LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.136     8.977 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[7]_i_2/O
                         net (fo=2, routed)           0.167     9.144    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[7]_i_2_n_0
    SLICE_X26Y133        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     9.260 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[7]_i_9/O
                         net (fo=1, routed)           0.011     9.271    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[7]_i_9_n_0
    SLICE_X26Y133        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     9.419 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     9.447    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[7]_i_1_n_0
    SLICE_X26Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     9.544 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.031     9.575    design_1_i/test_0/inst/conv3_U0/add_ln703_110_fu_12926_p2[9]
    SLICE_X26Y134        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.733    11.900    design_1_i/test_0/inst/conv3_U0/ap_clk
    SLICE_X26Y134        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[9]/C
                         clock pessimism              0.118    12.018    
                         clock uncertainty           -0.174    11.844    
    SLICE_X26Y134        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    11.871    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[9]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 4.230ns (58.644%)  route 2.983ns (41.356%))
  Logic Levels:           18  (CARRY8=5 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 11.900 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 0.814ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.736ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.129     2.336    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/CLK
    DSP48E2_X3Y19        DSP_A_B_DATA                                 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.263     2.599 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.599    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X3Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.092     2.691 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.691    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X3Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.737     3.428 f  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     3.428    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_MULTIPLIER.U<1>
    DSP48E2_X3Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.059     3.487 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     3.487    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_M_DATA.U_DATA<1>
    DSP48E2_X3Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.699     4.186 f  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.186    design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.327 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_111_fu_12612_p2/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.382     4.709    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/C[1]
    DSP48E2_X3Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     4.840 r  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     4.840    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA.C_DATA<1>
    DSP48E2_X3Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[1])
                                                      0.744     5.584 f  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.584    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     5.725 r  design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374/test_mac_muladd_5elP_DSP48_6_U/p/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.487     6.212    design_1_i/test_0/inst/conv3_U0/test_mac_muladd_5elP_U374_n_10
    SLICE_X38Y65         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     6.276 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_76/O
                         net (fo=1, routed)           0.010     6.286    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_76_n_0
    SLICE_X38Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.068     6.354 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_64/O[1]
                         net (fo=1, routed)           0.283     6.637    design_1_i/test_0/inst/conv3_U0/sext_ln703_209_fu_12896_p1[1]
    SLICE_X38Y72         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.100     6.737 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_48/O
                         net (fo=1, routed)           0.010     6.747    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_48_n_0
    SLICE_X38Y72         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.068     6.815 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_34/O[1]
                         net (fo=1, routed)           0.940     7.755    design_1_i/test_0/inst/conv3_U0/sext_ln703_210_fu_12906_p1[1]
    SLICE_X26Y94         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     7.932 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_32/O
                         net (fo=1, routed)           0.010     7.942    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[15]_i_32_n_0
    SLICE_X26Y94         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.274     8.216 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_18/O[6]
                         net (fo=2, routed)           0.625     8.841    design_1_i/test_0/inst/conv3_U0/sext_ln703_211_fu_12916_p1[6]
    SLICE_X26Y133        LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.136     8.977 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[7]_i_2/O
                         net (fo=2, routed)           0.167     9.144    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[7]_i_2_n_0
    SLICE_X26Y133        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     9.260 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[7]_i_9/O
                         net (fo=1, routed)           0.011     9.271    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825[7]_i_9_n_0
    SLICE_X26Y133        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     9.419 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     9.447    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[7]_i_1_n_0
    SLICE_X26Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     9.519 r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.030     9.549    design_1_i/test_0/inst/conv3_U0/add_ln703_110_fu_12926_p2[8]
    SLICE_X26Y134        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.733    11.900    design_1_i/test_0/inst/conv3_U0/ap_clk
    SLICE_X26Y134        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[8]/C
                         clock pessimism              0.118    12.018    
                         clock uncertainty           -0.174    11.844    
    SLICE_X26Y134        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    11.871    design_1_i/test_0/inst/conv3_U0/add_ln703_110_reg_24825_reg[8]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 5.253ns (71.762%)  route 2.067ns (28.238%))
  Logic Levels:           20  (CARRY8=5 DSP_ALU=3 DSP_C_DATA=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 11.868 - 10.000 ) 
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.814ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.736ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.010     2.217    design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/CLK
    DSP48E2_X2Y2         DSP_A_B_DATA                                 r  design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y2         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.263     2.480 r  design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.480    design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X2Y2         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.092     2.572 r  design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.572    design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X2Y2         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.737     3.309 f  design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     3.309    design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_MULTIPLIER.U<1>
    DSP48E2_X2Y2         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.059     3.368 r  design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     3.368    design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_M_DATA.U_DATA<1>
    DSP48E2_X2Y2         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.699     4.067 f  design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.067    design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y2         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.208 r  design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.141     4.349    design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5elP_U71/test_mac_muladd_5elP_DSP48_6_U/p/C[1]
    DSP48E2_X2Y3         DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     4.480 r  design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5elP_U71/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     4.480    design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5elP_U71/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA.C_DATA<1>
    DSP48E2_X2Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[1])
                                                      0.744     5.224 f  design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5elP_U71/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.224    design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5elP_U71/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     5.365 r  design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5elP_U71/test_mac_muladd_5elP_DSP48_6_U/p/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.324     5.689    design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5elP_U71_n_10
    SLICE_X27Y10         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     5.804 r  design_1_i/test_0/inst/conv2_U0/p_i_44/O
                         net (fo=1, routed)           0.010     5.814    design_1_i/test_0/inst/conv2_U0/p_i_44_n_0
    SLICE_X27Y10         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     6.104 r  design_1_i/test_0/inst/conv2_U0/p_i_30/O[5]
                         net (fo=3, routed)           0.348     6.452    design_1_i/test_0/inst/conv2_U0/add_ln703_314_fu_6101_p2[5]
    SLICE_X26Y16         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.515 r  design_1_i/test_0/inst/conv2_U0/p_i_15__0/O
                         net (fo=1, routed)           0.173     6.688    design_1_i/test_0/inst/conv2_U0/p_i_15__0_n_0
    SLICE_X27Y16         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073     6.761 r  design_1_i/test_0/inst/conv2_U0/p_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     6.789    design_1_i/test_0/inst/conv2_U0/p_i_2__0_n_0
    SLICE_X27Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     6.861 r  design_1_i/test_0/inst/conv2_U0/p_i_1__0/O[0]
                         net (fo=1, routed)           0.460     7.321    design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5eoQ_U74/test_mac_muladd_5eoQ_DSP48_9_U/p/C[8]
    DSP48E2_X2Y10        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[8]_C_DATA[8])
                                                      0.131     7.452 r  design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5eoQ_U74/test_mac_muladd_5eoQ_DSP48_9_U/p/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000     7.452    design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5eoQ_U74/test_mac_muladd_5eoQ_DSP48_9_U/p/DSP_C_DATA.C_DATA<8>
    DSP48E2_X2Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[8])
                                                      0.744     8.196 f  design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5eoQ_U74/test_mac_muladd_5eoQ_DSP48_9_U/p/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     8.196    design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5eoQ_U74/test_mac_muladd_5eoQ_DSP48_9_U/p/DSP_ALU.ALU_OUT<8>
    DSP48E2_X2Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.141     8.337 r  design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5eoQ_U74/test_mac_muladd_5eoQ_DSP48_9_U/p/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.185     8.522    design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5eoQ_U74_n_4
    SLICE_X27Y26         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     8.622 r  design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186[14]_i_17/O
                         net (fo=1, routed)           0.011     8.633    design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186[14]_i_17_n_0
    SLICE_X27Y26         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.295     8.928 r  design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186_reg[14]_i_2/O[5]
                         net (fo=2, routed)           0.343     9.271    design_1_i/test_0/inst/conv2_U0/add_ln703_322_fu_6412_p2[13]
    SLICE_X22Y27         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     9.333 r  design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186[14]_i_4/O
                         net (fo=1, routed)           0.012     9.345    design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186[14]_i_4_n_0
    SLICE_X22Y27         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.160     9.505 r  design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186_reg[14]_i_1/O[6]
                         net (fo=1, routed)           0.032     9.537    design_1_i/test_0/inst/conv2_U0/add_ln703_327_fu_6436_p2[14]
    SLICE_X22Y27         FDRE                                         r  design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.701    11.868    design_1_i/test_0/inst/conv2_U0/ap_clk
    SLICE_X22Y27         FDRE                                         r  design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186_reg[14]/C
                         clock pessimism              0.175    12.043    
                         clock uncertainty           -0.174    11.869    
    SLICE_X22Y27         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    11.896    design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186_reg[14]
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 5.243ns (72.178%)  route 2.021ns (27.822%))
  Logic Levels:           20  (CARRY8=5 DSP_ALU=3 DSP_C_DATA=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 11.868 - 10.000 ) 
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.814ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.736ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.010     2.217    design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/CLK
    DSP48E2_X2Y2         DSP_A_B_DATA                                 r  design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y2         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.263     2.480 r  design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.480    design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X2Y2         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.092     2.572 r  design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     2.572    design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X2Y2         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.737     3.309 f  design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     3.309    design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_MULTIPLIER.U<1>
    DSP48E2_X2Y2         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.059     3.368 r  design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     3.368    design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_M_DATA.U_DATA<1>
    DSP48E2_X2Y2         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.699     4.067 f  design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.067    design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y2         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.208 r  design_1_i/test_0/inst/conv2_U0/mul_ln703_316_fu_6045_p2/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.141     4.349    design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5elP_U71/test_mac_muladd_5elP_DSP48_6_U/p/C[1]
    DSP48E2_X2Y3         DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     4.480 r  design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5elP_U71/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     4.480    design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5elP_U71/test_mac_muladd_5elP_DSP48_6_U/p/DSP_C_DATA.C_DATA<1>
    DSP48E2_X2Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[1])
                                                      0.744     5.224 f  design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5elP_U71/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.224    design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5elP_U71/test_mac_muladd_5elP_DSP48_6_U/p/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     5.365 r  design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5elP_U71/test_mac_muladd_5elP_DSP48_6_U/p/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.324     5.689    design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5elP_U71_n_10
    SLICE_X27Y10         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     5.804 r  design_1_i/test_0/inst/conv2_U0/p_i_44/O
                         net (fo=1, routed)           0.010     5.814    design_1_i/test_0/inst/conv2_U0/p_i_44_n_0
    SLICE_X27Y10         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     6.104 r  design_1_i/test_0/inst/conv2_U0/p_i_30/O[5]
                         net (fo=3, routed)           0.348     6.452    design_1_i/test_0/inst/conv2_U0/add_ln703_314_fu_6101_p2[5]
    SLICE_X26Y16         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.515 r  design_1_i/test_0/inst/conv2_U0/p_i_15__0/O
                         net (fo=1, routed)           0.173     6.688    design_1_i/test_0/inst/conv2_U0/p_i_15__0_n_0
    SLICE_X27Y16         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.113     6.801 r  design_1_i/test_0/inst/conv2_U0/p_i_2__0/O[7]
                         net (fo=1, routed)           0.488     7.289    design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5eoQ_U74/test_mac_muladd_5eoQ_DSP48_9_U/p/C[7]
    DSP48E2_X2Y10        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[7]_C_DATA[7])
                                                      0.131     7.420 r  design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5eoQ_U74/test_mac_muladd_5eoQ_DSP48_9_U/p/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     7.420    design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5eoQ_U74/test_mac_muladd_5eoQ_DSP48_9_U/p/DSP_C_DATA.C_DATA<7>
    DSP48E2_X2Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[7])
                                                      0.744     8.164 f  design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5eoQ_U74/test_mac_muladd_5eoQ_DSP48_9_U/p/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     8.164    design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5eoQ_U74/test_mac_muladd_5eoQ_DSP48_9_U/p/DSP_ALU.ALU_OUT<7>
    DSP48E2_X2Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     8.305 r  design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5eoQ_U74/test_mac_muladd_5eoQ_DSP48_9_U/p/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.181     8.486    design_1_i/test_0/inst/conv2_U0/test_mac_muladd_5eoQ_U74_n_5
    SLICE_X27Y25         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.526 r  design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186[7]_i_11/O
                         net (fo=1, routed)           0.011     8.537    design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186[7]_i_11_n_0
    SLICE_X27Y25         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     8.685 r  design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     8.713    design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186_reg[7]_i_2_n_0
    SLICE_X27Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     8.810 r  design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186_reg[14]_i_2/O[1]
                         net (fo=2, routed)           0.276     9.086    design_1_i/test_0/inst/conv2_U0/add_ln703_322_fu_6412_p2[9]
    SLICE_X22Y27         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     9.150 r  design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186[14]_i_8/O
                         net (fo=1, routed)           0.010     9.160    design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186[14]_i_8_n_0
    SLICE_X22Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     9.450 r  design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186_reg[14]_i_1/O[5]
                         net (fo=1, routed)           0.031     9.481    design_1_i/test_0/inst/conv2_U0/add_ln703_327_fu_6436_p2[13]
    SLICE_X22Y27         FDRE                                         r  design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.701    11.868    design_1_i/test_0/inst/conv2_U0/ap_clk
    SLICE_X22Y27         FDRE                                         r  design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186_reg[13]/C
                         clock pessimism              0.175    12.043    
                         clock uncertainty           -0.174    11.869    
    SLICE_X22Y27         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    11.896    design_1_i/test_0/inst/conv2_U0/add_ln703_327_reg_13186_reg[13]
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  2.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/test_0/inst/conv3_U0/mul_ln703_96_fu_12193_p2__3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv3_U0/mul_ln703_96_fu_12193_p2__3__0/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.070ns (49.296%)  route 0.072ns (50.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      1.779ns (routing 0.736ns, distribution 1.043ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.814ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.779     1.946    design_1_i/test_0/inst/conv3_U0/ap_clk
    SLICE_X32Y127        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/mul_ln703_96_fu_12193_p2__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.016 r  design_1_i/test_0/inst/conv3_U0/mul_ln703_96_fu_12193_p2__3/Q
                         net (fo=1, routed)           0.072     2.088    design_1_i/test_0/inst/conv3_U0/mul_ln703_96_fu_12193_p2__3_n_0
    SLICE_X32Y128        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/mul_ln703_96_fu_12193_p2__3__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.056     2.263    design_1_i/test_0/inst/conv3_U0/ap_clk
    SLICE_X32Y128        FDRE                                         r  design_1_i/test_0/inst/conv3_U0/mul_ln703_96_fu_12193_p2__3__0/C
                         clock pessimism             -0.240     2.023    
    SLICE_X32Y128        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     2.078    design_1_i/test_0/inst/conv3_U0/mul_ln703_96_fu_12193_p2__3__0
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_1_U/conv4_conv4_line_lab_ram_U/q0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_0_181_U/conv4_conv4_line_lab_ram_U/ram_reg_0_31_0_0__2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.069ns (35.751%)  route 0.124ns (64.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      1.800ns (routing 0.736ns, distribution 1.064ns)
  Clock Net Delay (Destination): 2.101ns (routing 0.814ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.800     1.967    design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_1_U/conv4_conv4_line_lab_ram_U/ap_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_1_U/conv4_conv4_line_lab_ram_U/q0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     2.036 r  design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_1_U/conv4_conv4_line_lab_ram_U/q0_reg[3]/Q
                         net (fo=3, routed)           0.124     2.160    design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_0_181_U/conv4_conv4_line_lab_ram_U/ram_reg_0_31_0_0__2/D
    SLICE_X9Y126         RAMS32                                       r  design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_0_181_U/conv4_conv4_line_lab_ram_U/ram_reg_0_31_0_0__2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.101     2.308    design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_0_181_U/conv4_conv4_line_lab_ram_U/ram_reg_0_31_0_0__2/WCLK
    SLICE_X9Y126         RAMS32                                       r  design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_0_181_U/conv4_conv4_line_lab_ram_U/ram_reg_0_31_0_0__2/SP/CLK
                         clock pessimism             -0.239     2.069    
    SLICE_X9Y126         RAMS32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.081     2.150    design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_0_181_U/conv4_conv4_line_lab_ram_U/ram_reg_0_31_0_0__2/SP
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/test_0/inst/conv4_U0/and_ln489_2_reg_7354_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_2_19_U/conv4_conv4_line_lab_ram_U/ram_reg_0_15_0_0__2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.097ns (25.936%)  route 0.277ns (74.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.731ns (routing 0.736ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.814ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.731     1.898    design_1_i/test_0/inst/conv4_U0/ap_clk
    SLICE_X12Y117        FDRE                                         r  design_1_i/test_0/inst/conv4_U0/and_ln489_2_reg_7354_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.968 r  design_1_i/test_0/inst/conv4_U0/and_ln489_2_reg_7354_reg[0]/Q
                         net (fo=112, routed)         0.134     2.102    design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_2_63_U/conv4_conv4_line_ofc_ram_U/and_ln489_2_reg_7354
    SLICE_X10Y120        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.027     2.129 r  design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_2_63_U/conv4_conv4_line_ofc_ram_U/ram_reg_0_31_0_0__2_i_1/O
                         net (fo=66, routed)          0.143     2.272    design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_2_19_U/conv4_conv4_line_lab_ram_U/ram_reg_0_15_0_0__2/D
    SLICE_X9Y120         RAMS32                                       r  design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_2_19_U/conv4_conv4_line_lab_ram_U/ram_reg_0_15_0_0__2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.091     2.298    design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_2_19_U/conv4_conv4_line_lab_ram_U/ram_reg_0_15_0_0__2/WCLK
    SLICE_X9Y120         RAMS32                                       r  design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_2_19_U/conv4_conv4_line_lab_ram_U/ram_reg_0_15_0_0__2/SP/CLK
                         clock pessimism             -0.118     2.180    
    SLICE_X9Y120         RAMS32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     2.262    design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_2_19_U/conv4_conv4_line_lab_ram_U/ram_reg_0_15_0_0__2/SP
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_2_51_U/conv5_conv5_line_oFc_ram_U/q0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_1_51_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.073ns (32.589%)  route 0.151ns (67.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.661ns (routing 0.736ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.814ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.661     1.828    design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_2_51_U/conv5_conv5_line_oFc_ram_U/ap_clk
    SLICE_X23Y90         FDRE                                         r  design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_2_51_U/conv5_conv5_line_oFc_ram_U/q0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.901 r  design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_2_51_U/conv5_conv5_line_oFc_ram_U/q0_reg[1]/Q
                         net (fo=3, routed)           0.151     2.052    design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_1_51_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__2/D
    SLICE_X28Y91         RAMS32                                       r  design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_1_51_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.927     2.134    design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_1_51_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__2/WCLK
    SLICE_X28Y91         RAMS32                                       r  design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_1_51_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__2/SP/CLK
                         clock pessimism             -0.171     1.963    
    SLICE_X28Y91         RAMS32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.079     2.042    design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_1_51_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__2/SP
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/test_0/inst/conv8_U0/conv8_line_buffer_2_55_U/conv5_conv5_line_oFc_ram_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv8_U0/conv8_line_buffer_1_55_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.070ns (47.297%)  route 0.078ns (52.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      1.754ns (routing 0.736ns, distribution 1.018ns)
  Clock Net Delay (Destination): 2.029ns (routing 0.814ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.754     1.921    design_1_i/test_0/inst/conv8_U0/conv8_line_buffer_2_55_U/conv5_conv5_line_oFc_ram_U/ap_clk
    SLICE_X6Y52          FDRE                                         r  design_1_i/test_0/inst/conv8_U0/conv8_line_buffer_2_55_U/conv5_conv5_line_oFc_ram_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.991 r  design_1_i/test_0/inst/conv8_U0/conv8_line_buffer_2_55_U/conv5_conv5_line_oFc_ram_U/q0_reg[0]/Q
                         net (fo=3, routed)           0.078     2.069    design_1_i/test_0/inst/conv8_U0/conv8_line_buffer_1_55_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0/D
    SLICE_X5Y52          RAMS32                                       r  design_1_i/test_0/inst/conv8_U0/conv8_line_buffer_1_55_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.029     2.236    design_1_i/test_0/inst/conv8_U0/conv8_line_buffer_1_55_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0/WCLK
    SLICE_X5Y52          RAMS32                                       r  design_1_i/test_0/inst/conv8_U0/conv8_line_buffer_1_55_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.239     1.997    
    SLICE_X5Y52          RAMS32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     2.059    design_1_i/test_0/inst/conv8_U0/conv8_line_buffer_1_55_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/test_0/inst/maxpool2_U0/ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/maxpool2_U0/ap_CS_fsm_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.070ns (37.433%)  route 0.117ns (62.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.693ns (routing 0.736ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.814ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.693     1.860    design_1_i/test_0/inst/maxpool2_U0/ap_clk
    SLICE_X21Y64         FDRE                                         r  design_1_i/test_0/inst/maxpool2_U0/ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.930 r  design_1_i/test_0/inst/maxpool2_U0/ap_CS_fsm_reg[15]/Q
                         net (fo=5, routed)           0.117     2.047    design_1_i/test_0/inst/maxpool2_U0/ap_CS_fsm_pp0_stage13
    SLICE_X22Y64         FDRE                                         r  design_1_i/test_0/inst/maxpool2_U0/ap_CS_fsm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.945     2.152    design_1_i/test_0/inst/maxpool2_U0/ap_clk
    SLICE_X22Y64         FDRE                                         r  design_1_i/test_0/inst/maxpool2_U0/ap_CS_fsm_reg[16]/C
                         clock pessimism             -0.171     1.981    
    SLICE_X22Y64         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.036    design_1_i/test_0/inst/maxpool2_U0/ap_CS_fsm_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_1_22_U/conv5_conv5_line_oFc_ram_U/q0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_0_22_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.071ns (25.177%)  route 0.211ns (74.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.740ns (routing 0.736ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.814ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.740     1.907    design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_1_22_U/conv5_conv5_line_oFc_ram_U/ap_clk
    SLICE_X30Y80         FDRE                                         r  design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_1_22_U/conv5_conv5_line_oFc_ram_U/q0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.978 r  design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_1_22_U/conv5_conv5_line_oFc_ram_U/q0_reg[3]/Q
                         net (fo=3, routed)           0.211     2.189    design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_0_22_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__5/D
    SLICE_X34Y84         RAMS32                                       r  design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_0_22_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.067     2.274    design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_0_22_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__5/WCLK
    SLICE_X34Y84         RAMS32                                       r  design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_0_22_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__5/SP/CLK
                         clock pessimism             -0.176     2.098    
    SLICE_X34Y84         RAMS32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.080     2.178    design_1_i/test_0/inst/conv6_U0/conv6_line_buffer_0_22_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__5/SP
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_2_7_U/conv5_conv5_line_oFc_ram_U/q0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_1_7_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.070ns (36.082%)  route 0.124ns (63.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.699ns (routing 0.736ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.814ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.699     1.866    design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_2_7_U/conv5_conv5_line_oFc_ram_U/ap_clk
    SLICE_X24Y34         FDRE                                         r  design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_2_7_U/conv5_conv5_line_oFc_ram_U/q0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.936 r  design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_2_7_U/conv5_conv5_line_oFc_ram_U/q0_reg[2]/Q
                         net (fo=3, routed)           0.124     2.060    design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_1_7_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__3/D
    SLICE_X28Y34         RAMS32                                       r  design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_1_7_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.955     2.162    design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_1_7_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__3/WCLK
    SLICE_X28Y34         RAMS32                                       r  design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_1_7_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__3/SP/CLK
                         clock pessimism             -0.175     1.987    
    SLICE_X28Y34         RAMS32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     2.049    design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_1_7_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__3/SP
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_2_U/conv4_conv4_line_lab_ram_U/q0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_1_U/conv4_conv4_line_lab_ram_U/ram_reg_0_31_0_0__0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.070ns (31.250%)  route 0.154ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.792ns (routing 0.736ns, distribution 1.056ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.814ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.792     1.959    design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_2_U/conv4_conv4_line_lab_ram_U/ap_clk
    SLICE_X7Y131         FDRE                                         r  design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_2_U/conv4_conv4_line_lab_ram_U/q0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     2.029 r  design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_2_U/conv4_conv4_line_lab_ram_U/q0_reg[1]/Q
                         net (fo=3, routed)           0.154     2.183    design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_1_U/conv4_conv4_line_lab_ram_U/ram_reg_0_31_0_0__0/D
    SLICE_X9Y133         RAMS32                                       r  design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_1_U/conv4_conv4_line_lab_ram_U/ram_reg_0_31_0_0__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.075     2.282    design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_1_U/conv4_conv4_line_lab_ram_U/ram_reg_0_31_0_0__0/WCLK
    SLICE_X9Y133         RAMS32                                       r  design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_1_U/conv4_conv4_line_lab_ram_U/ram_reg_0_31_0_0__0/SP/CLK
                         clock pessimism             -0.174     2.108    
    SLICE_X9Y133         RAMS32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.064     2.172    design_1_i/test_0/inst/conv4_U0/conv4_line_buffer_1_U/conv4_conv4_line_lab_ram_U/ram_reg_0_31_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.070ns (25.641%)  route 0.203ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.757ns (routing 0.736ns, distribution 1.021ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.814ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       1.757     1.924    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y12          FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.994 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=99, routed)          0.203     2.197    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/ADDRH4
    SLICE_X1Y13          RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37231, routed)       2.057     2.264    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X1Y13          RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA/CLK
                         clock pessimism             -0.174     2.090    
    SLICE_X1Y13          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.186    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y12  design_1_i/test_0/inst/conv2_pipe_3_V_V_U/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y30  design_1_i/test_0/inst/conv3_pipe_5_V_V_U/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y17  design_1_i/test_0/inst/conv113_U0/conv1_line_buffer_0_1_U/conv113_conv1_linCeG_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y16  design_1_i/test_0/inst/conv113_U0/conv1_line_buffer_0_217_U/conv113_conv1_linCeG_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y18  design_1_i/test_0/inst/conv113_U0/conv1_line_buffer_0_2_U/conv113_conv1_linCeG_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y14  design_1_i/test_0/inst/conv113_U0/conv1_line_buffer_1_1_U/conv113_conv1_linCeG_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y16  design_1_i/test_0/inst/conv113_U0/conv1_line_buffer_1_2_U/conv113_conv1_linCeG_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y46  design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_1_32_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y45  design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_1_32_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y46  design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_1_32_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y45  design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_1_32_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X37Y37  design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_1_31_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X37Y37  design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_1_31_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X37Y36  design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_1_31_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X37Y37  design_1_i/test_0/inst/conv7_U0/conv7_line_buffer_1_31_U/conv5_conv5_line_oFc_ram_U/ram_reg_0_15_0_0__4/SP/CLK



