Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
        -nosplit
Design : MulDiv
Version: P-2019.03-SP1
Date   : Sat Oct  5 20:04:02 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Latency Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

============================================ Summary Table for Corner mode_norm.fast.RCmin =============================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock                                   M,D       214        --      0.00        --      0.00      0.00      0.00      0.00        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214        --      0.00        --      0.00      0.00        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
=================================== Details Table for Corner mode_norm.fast.RCmin ====================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock


======================================================
==== Path Reports for Corner mode_norm.fast.RCmin ====
======================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

==============================================================
==== Latency Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

=========================================== Summary Table for Corner mode_norm.fast.RCmin_bc ===========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock                                   M,D       214     40.00     33.07        --     60.25     27.18     39.01      8.49        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214        --     33.07        --     60.25     27.18        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
================================== Details Table for Corner mode_norm.fast.RCmin_bc ==================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock
                                   L   remainder_reg_1_/CLK              60.25 r     60.25 r      0.00        0.00
                                   L   remainder_reg_3_/CLK              60.23 r     60.23 r      0.00        0.00
                                   L   remainder_reg_19_/CLK             60.04 r     60.04 r      0.00        0.00
                                   L   remainder_reg_63_/CLK             59.53 r     59.53 r      0.00        0.00
                                   L   remainder_reg_48_/CLK             59.39 r     59.39 r      0.00        0.00
                                   S   divisor_reg_63_/CLK               27.18 r     27.18 r        --          --
                                   S   divisor_reg_19_/CLK               27.33 r     27.33 r        --          --
                                   S   divisor_reg_16_/CLK               27.43 r     27.43 r        --          --
                                   S   req_tag_reg_3_/CLK                27.47 r     27.47 r        --          --
                                   S   req_tag_reg_1_/CLK                27.50 r     27.50 r        --          --


=========================================================
==== Path Reports for Corner mode_norm.fast.RCmin_bc ====
=========================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_1_/CLK
Latency             : 60.25
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.31    0.00    0.00    0.00 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    3   8.31   0.00   0.00   0.00 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 3.20    1.34    1.34 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.01    2.57    5.13    6.47 r
  clk_gate_remainder_reg/cto_buf_drc_4664/I (BUF_X1)               2.57    0.00    6.47 r
  clk_gate_remainder_reg/cto_buf_drc_4664/Z (BUF_X1)    1   1.68   2.80    3.70   10.17 r
  clk_gate_remainder_reg/cts_buf_5014090/I (BUF_X1)                2.88    0.38   10.55 r
  clk_gate_remainder_reg/cts_buf_5014090/Z (BUF_X1)    2   2.22    3.51    4.16   14.71 r
  clk_gate_remainder_reg/cts_inv_4964085/I (INV_X1)                3.51    0.13   14.84 r
  clk_gate_remainder_reg/cts_inv_4964085/ZN (INV_X1)    1   1.18   2.25    1.98   16.82 f
  clk_gate_remainder_reg/cts_inv_4864075/I (INV_X1)                2.25    0.13   16.96 f
  clk_gate_remainder_reg/cts_inv_4864075/ZN (INV_X1)    2   2.70   4.12    3.01   19.97 r
  clk_gate_remainder_reg/cts_inv_4714060/I (INV_X1)                4.12    0.25   20.22 r
  clk_gate_remainder_reg/cts_inv_4714060/ZN (INV_X1)    1   1.02   2.25    1.96   22.18 f
  clk_gate_remainder_reg/cto_buf_drc_4694/I (BUF_X1)               2.25    0.06   22.24 f
  clk_gate_remainder_reg/cto_buf_drc_4694/Z (BUF_X1)    1   1.52   2.38    3.53   25.77 f
  clk_gate_remainder_reg/cts_inv_4454034/I (INV_X1)                2.44    0.32   26.09 f
  clk_gate_remainder_reg/cts_inv_4454034/ZN (INV_X1)    2   3.49   5.15    3.60   29.70 r
  clk_gate_remainder_reg/cts_inv_4244013/I (INV_X1)                5.15    0.13   29.83 r
  clk_gate_remainder_reg/cts_inv_4244013/ZN (INV_X1)    1   1.26   2.73    2.31   32.14 f
  clk_gate_remainder_reg/cto_buf_drc_4704/I (BUF_X1)               2.73    0.15   32.29 f
  clk_gate_remainder_reg/cto_buf_drc_4704/Z (BUF_X1)    1   4.18   5.61    5.40   37.69 f
  clk_gate_remainder_reg/cts_inv_3943983/I (INV_X4)                5.89    1.01   38.70 f
  clk_gate_remainder_reg/cts_inv_3943983/ZN (INV_X4)    7   8.94   5.17    2.92   41.62 r
  clk_gate_remainder_reg/cto_buf_drc_4774/I (BUF_X1)               5.25    0.29   41.90 r
  clk_gate_remainder_reg/cto_buf_drc_4774/Z (BUF_X1)    1   1.45   2.57    3.97   45.87 r
  clk_gate_remainder_reg/cts_inv_3683957/I (INV_X1)                2.57    0.27   46.14 r
  clk_gate_remainder_reg/cts_inv_3683957/ZN (INV_X1)    1   1.27   2.16    1.87   48.01 f
  clk_gate_remainder_reg/cto_buf_drc_4714/I (BUF_X2)               2.16    0.15   48.16 f
  clk_gate_remainder_reg/cto_buf_drc_4714/Z (BUF_X2)    1   7.50   5.28    5.89   54.05 f
  clk_gate_remainder_reg/cts_inv_3553944/I (INV_X8)                5.86    1.26   55.31 f
  clk_gate_remainder_reg/cts_inv_3553944/ZN (INV_X8)   10  13.25   4.35    2.17   57.49 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   10  13.25   4.35   0.00  57.49 r
  remainder_reg_1_/CLK (SDFFSNQ_X1)                                7.95    2.77   60.25 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             60.25
  total clock latency                                                             60.25


---------------------------------------------
Largest Path #2
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_3_/CLK
Latency             : 60.23
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.31    0.00    0.00    0.00 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    3   8.31   0.00   0.00   0.00 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 3.20    1.34    1.34 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.01    2.57    5.13    6.47 r
  clk_gate_remainder_reg/cto_buf_drc_4664/I (BUF_X1)               2.57    0.00    6.47 r
  clk_gate_remainder_reg/cto_buf_drc_4664/Z (BUF_X1)    1   1.68   2.80    3.70   10.17 r
  clk_gate_remainder_reg/cts_buf_5014090/I (BUF_X1)                2.88    0.38   10.55 r
  clk_gate_remainder_reg/cts_buf_5014090/Z (BUF_X1)    2   2.22    3.51    4.16   14.71 r
  clk_gate_remainder_reg/cts_inv_4964085/I (INV_X1)                3.51    0.13   14.84 r
  clk_gate_remainder_reg/cts_inv_4964085/ZN (INV_X1)    1   1.18   2.25    1.98   16.82 f
  clk_gate_remainder_reg/cts_inv_4864075/I (INV_X1)                2.25    0.13   16.96 f
  clk_gate_remainder_reg/cts_inv_4864075/ZN (INV_X1)    2   2.70   4.12    3.01   19.97 r
  clk_gate_remainder_reg/cts_inv_4714060/I (INV_X1)                4.12    0.25   20.22 r
  clk_gate_remainder_reg/cts_inv_4714060/ZN (INV_X1)    1   1.02   2.25    1.96   22.18 f
  clk_gate_remainder_reg/cto_buf_drc_4694/I (BUF_X1)               2.25    0.06   22.24 f
  clk_gate_remainder_reg/cto_buf_drc_4694/Z (BUF_X1)    1   1.52   2.38    3.53   25.77 f
  clk_gate_remainder_reg/cts_inv_4454034/I (INV_X1)                2.44    0.32   26.09 f
  clk_gate_remainder_reg/cts_inv_4454034/ZN (INV_X1)    2   3.49   5.15    3.60   29.70 r
  clk_gate_remainder_reg/cts_inv_4244013/I (INV_X1)                5.15    0.13   29.83 r
  clk_gate_remainder_reg/cts_inv_4244013/ZN (INV_X1)    1   1.26   2.73    2.31   32.14 f
  clk_gate_remainder_reg/cto_buf_drc_4704/I (BUF_X1)               2.73    0.15   32.29 f
  clk_gate_remainder_reg/cto_buf_drc_4704/Z (BUF_X1)    1   4.18   5.61    5.40   37.69 f
  clk_gate_remainder_reg/cts_inv_3943983/I (INV_X4)                5.89    1.01   38.70 f
  clk_gate_remainder_reg/cts_inv_3943983/ZN (INV_X4)    7   8.94   5.17    2.92   41.62 r
  clk_gate_remainder_reg/cto_buf_drc_4774/I (BUF_X1)               5.25    0.29   41.90 r
  clk_gate_remainder_reg/cto_buf_drc_4774/Z (BUF_X1)    1   1.45   2.57    3.97   45.87 r
  clk_gate_remainder_reg/cts_inv_3683957/I (INV_X1)                2.57    0.27   46.14 r
  clk_gate_remainder_reg/cts_inv_3683957/ZN (INV_X1)    1   1.27   2.16    1.87   48.01 f
  clk_gate_remainder_reg/cto_buf_drc_4714/I (BUF_X2)               2.16    0.15   48.16 f
  clk_gate_remainder_reg/cto_buf_drc_4714/Z (BUF_X2)    1   7.50   5.28    5.89   54.05 f
  clk_gate_remainder_reg/cts_inv_3553944/I (INV_X8)                5.86    1.26   55.31 f
  clk_gate_remainder_reg/cts_inv_3553944/ZN (INV_X8)   10  13.25   4.35    2.17   57.49 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   10  13.25   4.35   0.00  57.49 r
  remainder_reg_3_/CLK (SDFFSNQ_X1)                                7.97    2.75   60.23 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             60.23
  total clock latency                                                             60.23


---------------------------------------------
Largest Path #3
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_19_/CLK
Latency             : 60.04
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.31    0.00    0.00    0.00 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    3   8.31   0.00   0.00   0.00 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 3.20    1.34    1.34 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.01    2.57    5.13    6.47 r
  clk_gate_remainder_reg/cto_buf_drc_4664/I (BUF_X1)               2.57    0.00    6.47 r
  clk_gate_remainder_reg/cto_buf_drc_4664/Z (BUF_X1)    1   1.68   2.80    3.70   10.17 r
  clk_gate_remainder_reg/cts_buf_5014090/I (BUF_X1)                2.88    0.38   10.55 r
  clk_gate_remainder_reg/cts_buf_5014090/Z (BUF_X1)    2   2.22    3.51    4.16   14.71 r
  clk_gate_remainder_reg/cts_inv_4964085/I (INV_X1)                3.51    0.13   14.84 r
  clk_gate_remainder_reg/cts_inv_4964085/ZN (INV_X1)    1   1.18   2.25    1.98   16.82 f
  clk_gate_remainder_reg/cts_inv_4864075/I (INV_X1)                2.25    0.13   16.96 f
  clk_gate_remainder_reg/cts_inv_4864075/ZN (INV_X1)    2   2.70   4.12    3.01   19.97 r
  clk_gate_remainder_reg/cts_inv_4714060/I (INV_X1)                4.12    0.25   20.22 r
  clk_gate_remainder_reg/cts_inv_4714060/ZN (INV_X1)    1   1.02   2.25    1.96   22.18 f
  clk_gate_remainder_reg/cto_buf_drc_4694/I (BUF_X1)               2.25    0.06   22.24 f
  clk_gate_remainder_reg/cto_buf_drc_4694/Z (BUF_X1)    1   1.52   2.38    3.53   25.77 f
  clk_gate_remainder_reg/cts_inv_4454034/I (INV_X1)                2.44    0.32   26.09 f
  clk_gate_remainder_reg/cts_inv_4454034/ZN (INV_X1)    2   3.49   5.15    3.60   29.70 r
  clk_gate_remainder_reg/cts_inv_4244013/I (INV_X1)                5.15    0.13   29.83 r
  clk_gate_remainder_reg/cts_inv_4244013/ZN (INV_X1)    1   1.26   2.73    2.31   32.14 f
  clk_gate_remainder_reg/cto_buf_drc_4704/I (BUF_X1)               2.73    0.15   32.29 f
  clk_gate_remainder_reg/cto_buf_drc_4704/Z (BUF_X1)    1   4.18   5.61    5.40   37.69 f
  clk_gate_remainder_reg/cts_inv_3943983/I (INV_X4)                5.89    1.01   38.70 f
  clk_gate_remainder_reg/cts_inv_3943983/ZN (INV_X4)    7   8.94   5.17    2.92   41.62 r
  clk_gate_remainder_reg/cto_buf_drc_4774/I (BUF_X1)               5.25    0.29   41.90 r
  clk_gate_remainder_reg/cto_buf_drc_4774/Z (BUF_X1)    1   1.45   2.57    3.97   45.87 r
  clk_gate_remainder_reg/cts_inv_3683957/I (INV_X1)                2.57    0.27   46.14 r
  clk_gate_remainder_reg/cts_inv_3683957/ZN (INV_X1)    1   1.27   2.16    1.87   48.01 f
  clk_gate_remainder_reg/cto_buf_drc_4714/I (BUF_X2)               2.16    0.15   48.16 f
  clk_gate_remainder_reg/cto_buf_drc_4714/Z (BUF_X2)    1   7.50   5.28    5.89   54.05 f
  clk_gate_remainder_reg/cts_inv_3553944/I (INV_X8)                5.86    1.26   55.31 f
  clk_gate_remainder_reg/cts_inv_3553944/ZN (INV_X8)   10  13.25   4.35    2.17   57.49 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   10  13.25   4.35   0.00  57.49 r
  remainder_reg_19_/CLK (SDFFSNQ_X1)                               7.99    2.56   60.04 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             60.04
  total clock latency                                                             60.04


---------------------------------------------
Largest Path #4
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_63_/CLK
Latency             : 59.53
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.31    0.00    0.00    0.00 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    3   8.31   0.00   0.00   0.00 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 3.20    1.34    1.34 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.01    2.57    5.13    6.47 r
  clk_gate_remainder_reg/cto_buf_drc_4664/I (BUF_X1)               2.57    0.00    6.47 r
  clk_gate_remainder_reg/cto_buf_drc_4664/Z (BUF_X1)    1   1.68   2.80    3.70   10.17 r
  clk_gate_remainder_reg/cts_buf_5014090/I (BUF_X1)                2.88    0.38   10.55 r
  clk_gate_remainder_reg/cts_buf_5014090/Z (BUF_X1)    2   2.22    3.51    4.16   14.71 r
  clk_gate_remainder_reg/cts_inv_4964085/I (INV_X1)                3.51    0.13   14.84 r
  clk_gate_remainder_reg/cts_inv_4964085/ZN (INV_X1)    1   1.18   2.25    1.98   16.82 f
  clk_gate_remainder_reg/cts_inv_4864075/I (INV_X1)                2.25    0.13   16.96 f
  clk_gate_remainder_reg/cts_inv_4864075/ZN (INV_X1)    2   2.70   4.12    3.01   19.97 r
  clk_gate_remainder_reg/cts_inv_4714060/I (INV_X1)                4.12    0.25   20.22 r
  clk_gate_remainder_reg/cts_inv_4714060/ZN (INV_X1)    1   1.02   2.25    1.96   22.18 f
  clk_gate_remainder_reg/cto_buf_drc_4694/I (BUF_X1)               2.25    0.06   22.24 f
  clk_gate_remainder_reg/cto_buf_drc_4694/Z (BUF_X1)    1   1.52   2.38    3.53   25.77 f
  clk_gate_remainder_reg/cts_inv_4454034/I (INV_X1)                2.44    0.32   26.09 f
  clk_gate_remainder_reg/cts_inv_4454034/ZN (INV_X1)    2   3.49   5.15    3.60   29.70 r
  clk_gate_remainder_reg/cts_inv_4244013/I (INV_X1)                5.15    0.13   29.83 r
  clk_gate_remainder_reg/cts_inv_4244013/ZN (INV_X1)    1   1.26   2.73    2.31   32.14 f
  clk_gate_remainder_reg/cto_buf_drc_4704/I (BUF_X1)               2.73    0.15   32.29 f
  clk_gate_remainder_reg/cto_buf_drc_4704/Z (BUF_X1)    1   4.18   5.61    5.40   37.69 f
  clk_gate_remainder_reg/cts_inv_3943983/I (INV_X4)                5.89    1.01   38.70 f
  clk_gate_remainder_reg/cts_inv_3943983/ZN (INV_X4)    7   8.94   5.17    2.92   41.62 r
  clk_gate_remainder_reg/cto_buf_drc_4774/I (BUF_X1)               5.25    0.29   41.90 r
  clk_gate_remainder_reg/cto_buf_drc_4774/Z (BUF_X1)    1   1.45   2.57    3.97   45.87 r
  clk_gate_remainder_reg/cts_inv_3683957/I (INV_X1)                2.57    0.27   46.14 r
  clk_gate_remainder_reg/cts_inv_3683957/ZN (INV_X1)    1   1.27   2.16    1.87   48.01 f
  clk_gate_remainder_reg/cto_buf_drc_4714/I (BUF_X2)               2.16    0.15   48.16 f
  clk_gate_remainder_reg/cto_buf_drc_4714/Z (BUF_X2)    1   7.50   5.28    5.89   54.05 f
  clk_gate_remainder_reg/cts_inv_3553944/I (INV_X8)                5.86    1.26   55.31 f
  clk_gate_remainder_reg/cts_inv_3553944/ZN (INV_X8)   10  13.25   4.35    2.17   57.49 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   10  13.25   4.35   0.00  57.49 r
  remainder_reg_63_/CLK (SDFFSNQ_X1)                               7.27    2.04   59.53 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             59.53
  total clock latency                                                             59.53


---------------------------------------------
Largest Path #5
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_48_/CLK
Latency             : 59.39
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.31    0.00    0.00    0.00 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    3   8.31   0.00   0.00   0.00 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 3.20    1.34    1.34 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.01    2.57    5.13    6.47 r
  clk_gate_remainder_reg/cto_buf_drc_4664/I (BUF_X1)               2.57    0.00    6.47 r
  clk_gate_remainder_reg/cto_buf_drc_4664/Z (BUF_X1)    1   1.68   2.80    3.70   10.17 r
  clk_gate_remainder_reg/cts_buf_5014090/I (BUF_X1)                2.88    0.38   10.55 r
  clk_gate_remainder_reg/cts_buf_5014090/Z (BUF_X1)    2   2.22    3.51    4.16   14.71 r
  clk_gate_remainder_reg/cts_inv_4964085/I (INV_X1)                3.51    0.13   14.84 r
  clk_gate_remainder_reg/cts_inv_4964085/ZN (INV_X1)    1   1.18   2.25    1.98   16.82 f
  clk_gate_remainder_reg/cts_inv_4864075/I (INV_X1)                2.25    0.13   16.96 f
  clk_gate_remainder_reg/cts_inv_4864075/ZN (INV_X1)    2   2.70   4.12    3.01   19.97 r
  clk_gate_remainder_reg/cts_inv_4714060/I (INV_X1)                4.12    0.25   20.22 r
  clk_gate_remainder_reg/cts_inv_4714060/ZN (INV_X1)    1   1.02   2.25    1.96   22.18 f
  clk_gate_remainder_reg/cto_buf_drc_4694/I (BUF_X1)               2.25    0.06   22.24 f
  clk_gate_remainder_reg/cto_buf_drc_4694/Z (BUF_X1)    1   1.52   2.38    3.53   25.77 f
  clk_gate_remainder_reg/cts_inv_4454034/I (INV_X1)                2.44    0.32   26.09 f
  clk_gate_remainder_reg/cts_inv_4454034/ZN (INV_X1)    2   3.49   5.15    3.60   29.70 r
  clk_gate_remainder_reg/cts_inv_4244013/I (INV_X1)                5.15    0.13   29.83 r
  clk_gate_remainder_reg/cts_inv_4244013/ZN (INV_X1)    1   1.26   2.73    2.31   32.14 f
  clk_gate_remainder_reg/cto_buf_drc_4704/I (BUF_X1)               2.73    0.15   32.29 f
  clk_gate_remainder_reg/cto_buf_drc_4704/Z (BUF_X1)    1   4.18   5.61    5.40   37.69 f
  clk_gate_remainder_reg/cts_inv_3943983/I (INV_X4)                5.89    1.01   38.70 f
  clk_gate_remainder_reg/cts_inv_3943983/ZN (INV_X4)    7   8.94   5.17    2.92   41.62 r
  clk_gate_remainder_reg/cto_buf_drc_4774/I (BUF_X1)               5.25    0.29   41.90 r
  clk_gate_remainder_reg/cto_buf_drc_4774/Z (BUF_X1)    1   1.45   2.57    3.97   45.87 r
  clk_gate_remainder_reg/cts_inv_3683957/I (INV_X1)                2.57    0.27   46.14 r
  clk_gate_remainder_reg/cts_inv_3683957/ZN (INV_X1)    1   1.27   2.16    1.87   48.01 f
  clk_gate_remainder_reg/cto_buf_drc_4714/I (BUF_X2)               2.16    0.15   48.16 f
  clk_gate_remainder_reg/cto_buf_drc_4714/Z (BUF_X2)    1   7.50   5.28    5.89   54.05 f
  clk_gate_remainder_reg/cts_inv_3553944/I (INV_X8)                5.86    1.26   55.31 f
  clk_gate_remainder_reg/cts_inv_3553944/ZN (INV_X8)   10  13.25   4.35    2.17   57.49 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   10  13.25   4.35   0.00  57.49 r
  remainder_reg_48_/CLK (SDFFSNQ_X1)                               7.71    1.91   59.39 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             59.39
  total clock latency                                                             59.39


---------------------------------------------
Smallest Path #1
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : divisor_reg_63_/CLK
Latency             : 27.18
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.16    0.00    0.00    0.00 r
  clk_gate_divisor_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    3   8.16   0.00   0.00   0.00 r
  clk_gate_divisor_reg/latch/CLK (CLKGATETST_X1)                   3.03    0.92    0.92 r
  clk_gate_divisor_reg/latch/Q (CLKGATETST_X1)      1      1.04    2.67    5.17    6.08 r
  clk_gate_divisor_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    1   1.04   2.67   0.00   6.08 r
  cto_buf_drc_4395/I (BUF_X1)                                      2.67    0.04    6.12 r
  cto_buf_drc_4395/Z (BUF_X1)                       2      2.11    3.47    4.08   10.20 r
  cto_buf_drc_4334/I (BUF_X1)                                      3.47    0.02   10.22 r
  cto_buf_drc_4334/Z (BUF_X1)                       1      1.00    1.98    3.40   13.62 r
  cto_buf_drc_4396/I (BUF_X1)                                      1.98    0.02   13.64 r
  cto_buf_drc_4396/Z (BUF_X1)                       1      4.60    6.89    5.78   19.42 r
  cto_buf_drc_4595/I (BUF_X8)                                      7.61    1.62   21.04 r
  cto_buf_drc_4595/Z (BUF_X8)                      10     11.79    3.85    4.69   25.73 r
  divisor_reg_63_/CLK (SDFFSNQ_X1)                                 6.37    1.45   27.18 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             27.18


---------------------------------------------
Smallest Path #2
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : divisor_reg_19_/CLK
Latency             : 27.33
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.16    0.00    0.00    0.00 r
  clk_gate_divisor_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    3   8.16   0.00   0.00   0.00 r
  clk_gate_divisor_reg/latch/CLK (CLKGATETST_X1)                   3.03    0.92    0.92 r
  clk_gate_divisor_reg/latch/Q (CLKGATETST_X1)      1      1.04    2.67    5.17    6.08 r
  clk_gate_divisor_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    1   1.04   2.67   0.00   6.08 r
  cto_buf_drc_4395/I (BUF_X1)                                      2.67    0.04    6.12 r
  cto_buf_drc_4395/Z (BUF_X1)                       2      2.11    3.47    4.08   10.20 r
  cto_buf_drc_4334/I (BUF_X1)                                      3.47    0.02   10.22 r
  cto_buf_drc_4334/Z (BUF_X1)                       1      1.00    1.98    3.40   13.62 r
  cto_buf_drc_4396/I (BUF_X1)                                      1.98    0.02   13.64 r
  cto_buf_drc_4396/Z (BUF_X1)                       1      4.60    6.89    5.78   19.42 r
  cto_buf_drc_4595/I (BUF_X8)                                      7.61    1.62   21.04 r
  cto_buf_drc_4595/Z (BUF_X8)                      10     11.79    3.85    4.69   25.73 r
  divisor_reg_19_/CLK (SDFFSNQ_X1)                                 6.35    1.60   27.33 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             27.33


---------------------------------------------
Smallest Path #3
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : divisor_reg_16_/CLK
Latency             : 27.43
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.16    0.00    0.00    0.00 r
  clk_gate_divisor_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    3   8.16   0.00   0.00   0.00 r
  clk_gate_divisor_reg/latch/CLK (CLKGATETST_X1)                   3.03    0.92    0.92 r
  clk_gate_divisor_reg/latch/Q (CLKGATETST_X1)      1      1.04    2.67    5.17    6.08 r
  clk_gate_divisor_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    1   1.04   2.67   0.00   6.08 r
  cto_buf_drc_4395/I (BUF_X1)                                      2.67    0.04    6.12 r
  cto_buf_drc_4395/Z (BUF_X1)                       2      2.11    3.47    4.08   10.20 r
  cto_buf_drc_4334/I (BUF_X1)                                      3.47    0.02   10.22 r
  cto_buf_drc_4334/Z (BUF_X1)                       1      1.00    1.98    3.40   13.62 r
  cto_buf_drc_4396/I (BUF_X1)                                      1.98    0.02   13.64 r
  cto_buf_drc_4396/Z (BUF_X1)                       1      4.60    6.89    5.78   19.42 r
  cto_buf_drc_4595/I (BUF_X8)                                      7.61    1.62   21.04 r
  cto_buf_drc_4595/Z (BUF_X8)                      10     11.79    3.85    4.69   25.73 r
  divisor_reg_16_/CLK (SDFFSNQ_X1)                                 6.33    1.70   27.43 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             27.43


---------------------------------------------
Smallest Path #4
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : req_tag_reg_3_/CLK
Latency             : 27.47
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.16    0.00    0.00    0.00 r
  cto_buf_5040/I (BUF_X2)                                          2.84    0.93    0.93 r
  cto_buf_5040/Z (BUF_X2)                           1      1.27    1.70    3.72    4.65 r
  cto_buf_5027/I (CLKBUF_X1)                                       1.74    0.23    4.88 r
  cto_buf_5027/Z (CLKBUF_X1)                        1      1.83    3.05    3.76    8.64 r
  cts_inv_7194308/I (INV_X1)                                       3.30    0.65    9.29 r
  cts_inv_7194308/ZN (INV_X1)                       1      1.91    2.98    2.48   11.77 f
  cts_inv_7154304/I (INV_X2)                                       2.98    0.15   11.92 f
  cts_inv_7154304/ZN (INV_X2)                       3      5.96    5.74    2.69   14.61 r
  clk_gate_req_dw_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_4)    3   5.96   5.74   0.00  14.61 r
  clk_gate_req_dw_reg/latch/CLK (CLKGATETST_X1)                    6.37    0.86   15.47 r
  clk_gate_req_dw_reg/latch/Q (CLKGATETST_X1)       2      1.89    3.91    6.69   22.16 r
  clk_gate_req_dw_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_4)    2   1.89   3.91   0.00  22.16 r
  cto_buf_drc_4665/I (CLKBUF_X1)                                   3.91    0.00   22.16 r
  cto_buf_drc_4665/Z (CLKBUF_X1)                    3      3.02    4.71    5.09   27.26 r
  req_tag_reg_3_/CLK (SDFFSNQ_X1)                                  4.71    0.21   27.47 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             27.47


---------------------------------------------
Smallest Path #5
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : req_tag_reg_1_/CLK
Latency             : 27.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.16    0.00    0.00    0.00 r
  cto_buf_5040/I (BUF_X2)                                          2.84    0.93    0.93 r
  cto_buf_5040/Z (BUF_X2)                           1      1.27    1.70    3.72    4.65 r
  cto_buf_5027/I (CLKBUF_X1)                                       1.74    0.23    4.88 r
  cto_buf_5027/Z (CLKBUF_X1)                        1      1.83    3.05    3.76    8.64 r
  cts_inv_7194308/I (INV_X1)                                       3.30    0.65    9.29 r
  cts_inv_7194308/ZN (INV_X1)                       1      1.91    2.98    2.48   11.77 f
  cts_inv_7154304/I (INV_X2)                                       2.98    0.15   11.92 f
  cts_inv_7154304/ZN (INV_X2)                       3      5.96    5.74    2.69   14.61 r
  clk_gate_req_dw_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_4)    3   5.96   5.74   0.00  14.61 r
  clk_gate_req_dw_reg/latch/CLK (CLKGATETST_X1)                    6.37    0.86   15.47 r
  clk_gate_req_dw_reg/latch/Q (CLKGATETST_X1)       2      1.89    3.91    6.69   22.16 r
  clk_gate_req_dw_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_4)    2   1.89   3.91   0.00  22.16 r
  cto_buf_drc_4666/I (BUF_X1)                                      3.91    0.02   22.18 r
  cto_buf_drc_4666/Z (BUF_X1)                       4      3.32    5.13    5.23   27.41 r
  req_tag_reg_1_/CLK (SDFFSNQ_X1)                                  5.13    0.10   27.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             27.50


===========================================================
==== Latency Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

============================================ Summary Table for Corner mode_norm.slow.RCmax =============================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock                                   M,D       214     40.00     34.50        --     62.10     27.60     40.06      8.89        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214        --     34.50        --     62.10     27.60        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
=================================== Details Table for Corner mode_norm.slow.RCmax ====================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock
                                   L   remainder_reg_1_/CLK              62.10 r     62.10 r      0.00        0.00
                                   L   remainder_reg_3_/CLK              62.08 r     62.08 r      0.00        0.00
                                   L   remainder_reg_19_/CLK             61.87 r     61.87 r      0.00        0.00
                                   L   remainder_reg_63_/CLK             61.47 r     61.47 r      0.00        0.00
                                   L   remainder_reg_48_/CLK             61.19 r     61.19 r      0.00        0.00
                                   S   divisor_reg_63_/CLK               27.60 r     27.60 r        --          --
                                   S   divisor_reg_19_/CLK               27.79 r     27.79 r        --          --
                                   S   divisor_reg_16_/CLK               27.89 r     27.89 r        --          --
                                   S   divisor_reg_18_/CLK               28.00 r     28.00 r        --          --
                                   S   divisor_reg_17_/CLK               28.06 r     28.06 r        --          --


======================================================
==== Path Reports for Corner mode_norm.slow.RCmax ====
======================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_1_/CLK
Latency             : 62.10
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.67    0.00    0.00    0.00 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    3   8.67   0.00   0.00   0.00 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 3.87    1.62    1.62 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      0.96    2.78    5.28    6.90 r
  clk_gate_remainder_reg/cto_buf_drc_4664/I (BUF_X1)               2.78    0.02    6.92 r
  clk_gate_remainder_reg/cto_buf_drc_4664/Z (BUF_X1)    1   1.71   3.03    3.68   10.60 r
  clk_gate_remainder_reg/cts_buf_5014090/I (BUF_X1)                3.13    0.46   11.06 r
  clk_gate_remainder_reg/cts_buf_5014090/Z (BUF_X1)    2   2.16    3.64    4.06   15.13 r
  clk_gate_remainder_reg/cts_inv_4964085/I (INV_X1)                3.64    0.17   15.30 r
  clk_gate_remainder_reg/cts_inv_4964085/ZN (INV_X1)    1   1.19   2.44    2.06   17.36 f
  clk_gate_remainder_reg/cts_inv_4864075/I (INV_X1)                2.44    0.17   17.53 f
  clk_gate_remainder_reg/cts_inv_4864075/ZN (INV_X1)    2   2.71   4.37    2.92   20.45 r
  clk_gate_remainder_reg/cts_inv_4714060/I (INV_X1)                4.37    0.31   20.75 r
  clk_gate_remainder_reg/cts_inv_4714060/ZN (INV_X1)    1   1.04   2.46    2.04   22.79 f
  clk_gate_remainder_reg/cto_buf_drc_4694/I (BUF_X1)               2.46    0.08   22.87 f
  clk_gate_remainder_reg/cto_buf_drc_4694/Z (BUF_X1)    1   1.58   2.71    3.55   26.42 f
  clk_gate_remainder_reg/cts_inv_4454034/I (INV_X1)                2.80    0.40   26.82 f
  clk_gate_remainder_reg/cts_inv_4454034/ZN (INV_X1)    2   3.42   5.30    3.45   30.27 r
  clk_gate_remainder_reg/cts_inv_4244013/I (INV_X1)                5.30    0.17   30.44 r
  clk_gate_remainder_reg/cts_inv_4244013/ZN (INV_X1)    1   1.31   3.03    2.42   32.86 f
  clk_gate_remainder_reg/cto_buf_drc_4704/I (BUF_X1)               3.03    0.21   33.07 f
  clk_gate_remainder_reg/cto_buf_drc_4704/Z (BUF_X1)    1   4.20   6.07    5.42   38.49 f
  clk_gate_remainder_reg/cts_inv_3943983/I (INV_X4)                6.50    1.22   39.71 f
  clk_gate_remainder_reg/cts_inv_3943983/ZN (INV_X4)    7   9.06   5.80    2.84   42.55 r
  clk_gate_remainder_reg/cto_buf_drc_4774/I (BUF_X1)               5.99    0.38   42.93 r
  clk_gate_remainder_reg/cto_buf_drc_4774/Z (BUF_X1)    1   1.46   2.78    4.04   46.98 r
  clk_gate_remainder_reg/cts_inv_3683957/I (INV_X1)                2.78    0.31   47.28 r
  clk_gate_remainder_reg/cts_inv_3683957/ZN (INV_X1)    1   1.31   2.38    1.96   49.25 f
  clk_gate_remainder_reg/cto_buf_drc_4714/I (BUF_X2)               2.38    0.21   49.46 f
  clk_gate_remainder_reg/cto_buf_drc_4714/Z (BUF_X2)    1   7.42   5.70    5.86   55.31 f
  clk_gate_remainder_reg/cts_inv_3553944/I (INV_X8)                6.52    1.53   56.84 f
  clk_gate_remainder_reg/cts_inv_3553944/ZN (INV_X8)   10  13.54   4.86    2.10   58.94 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   10  13.54   4.86   0.00  58.94 r
  remainder_reg_1_/CLK (SDFFSNQ_X1)                                9.17    3.17   62.10 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             62.10
  total clock latency                                                             62.10


---------------------------------------------
Largest Path #2
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_3_/CLK
Latency             : 62.08
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.67    0.00    0.00    0.00 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    3   8.67   0.00   0.00   0.00 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 3.87    1.62    1.62 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      0.96    2.78    5.28    6.90 r
  clk_gate_remainder_reg/cto_buf_drc_4664/I (BUF_X1)               2.78    0.02    6.92 r
  clk_gate_remainder_reg/cto_buf_drc_4664/Z (BUF_X1)    1   1.71   3.03    3.68   10.60 r
  clk_gate_remainder_reg/cts_buf_5014090/I (BUF_X1)                3.13    0.46   11.06 r
  clk_gate_remainder_reg/cts_buf_5014090/Z (BUF_X1)    2   2.16    3.64    4.06   15.13 r
  clk_gate_remainder_reg/cts_inv_4964085/I (INV_X1)                3.64    0.17   15.30 r
  clk_gate_remainder_reg/cts_inv_4964085/ZN (INV_X1)    1   1.19   2.44    2.06   17.36 f
  clk_gate_remainder_reg/cts_inv_4864075/I (INV_X1)                2.44    0.17   17.53 f
  clk_gate_remainder_reg/cts_inv_4864075/ZN (INV_X1)    2   2.71   4.37    2.92   20.45 r
  clk_gate_remainder_reg/cts_inv_4714060/I (INV_X1)                4.37    0.31   20.75 r
  clk_gate_remainder_reg/cts_inv_4714060/ZN (INV_X1)    1   1.04   2.46    2.04   22.79 f
  clk_gate_remainder_reg/cto_buf_drc_4694/I (BUF_X1)               2.46    0.08   22.87 f
  clk_gate_remainder_reg/cto_buf_drc_4694/Z (BUF_X1)    1   1.58   2.71    3.55   26.42 f
  clk_gate_remainder_reg/cts_inv_4454034/I (INV_X1)                2.80    0.40   26.82 f
  clk_gate_remainder_reg/cts_inv_4454034/ZN (INV_X1)    2   3.42   5.30    3.45   30.27 r
  clk_gate_remainder_reg/cts_inv_4244013/I (INV_X1)                5.30    0.17   30.44 r
  clk_gate_remainder_reg/cts_inv_4244013/ZN (INV_X1)    1   1.31   3.03    2.42   32.86 f
  clk_gate_remainder_reg/cto_buf_drc_4704/I (BUF_X1)               3.03    0.21   33.07 f
  clk_gate_remainder_reg/cto_buf_drc_4704/Z (BUF_X1)    1   4.20   6.07    5.42   38.49 f
  clk_gate_remainder_reg/cts_inv_3943983/I (INV_X4)                6.50    1.22   39.71 f
  clk_gate_remainder_reg/cts_inv_3943983/ZN (INV_X4)    7   9.06   5.80    2.84   42.55 r
  clk_gate_remainder_reg/cto_buf_drc_4774/I (BUF_X1)               5.99    0.38   42.93 r
  clk_gate_remainder_reg/cto_buf_drc_4774/Z (BUF_X1)    1   1.46   2.78    4.04   46.98 r
  clk_gate_remainder_reg/cts_inv_3683957/I (INV_X1)                2.78    0.31   47.28 r
  clk_gate_remainder_reg/cts_inv_3683957/ZN (INV_X1)    1   1.31   2.38    1.96   49.25 f
  clk_gate_remainder_reg/cto_buf_drc_4714/I (BUF_X2)               2.38    0.21   49.46 f
  clk_gate_remainder_reg/cto_buf_drc_4714/Z (BUF_X2)    1   7.42   5.70    5.86   55.31 f
  clk_gate_remainder_reg/cts_inv_3553944/I (INV_X8)                6.52    1.53   56.84 f
  clk_gate_remainder_reg/cts_inv_3553944/ZN (INV_X8)   10  13.54   4.86    2.10   58.94 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   10  13.54   4.86   0.00  58.94 r
  remainder_reg_3_/CLK (SDFFSNQ_X1)                                9.19    3.15   62.08 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             62.08
  total clock latency                                                             62.08


---------------------------------------------
Largest Path #3
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_19_/CLK
Latency             : 61.87
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.67    0.00    0.00    0.00 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    3   8.67   0.00   0.00   0.00 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 3.87    1.62    1.62 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      0.96    2.78    5.28    6.90 r
  clk_gate_remainder_reg/cto_buf_drc_4664/I (BUF_X1)               2.78    0.02    6.92 r
  clk_gate_remainder_reg/cto_buf_drc_4664/Z (BUF_X1)    1   1.71   3.03    3.68   10.60 r
  clk_gate_remainder_reg/cts_buf_5014090/I (BUF_X1)                3.13    0.46   11.06 r
  clk_gate_remainder_reg/cts_buf_5014090/Z (BUF_X1)    2   2.16    3.64    4.06   15.13 r
  clk_gate_remainder_reg/cts_inv_4964085/I (INV_X1)                3.64    0.17   15.30 r
  clk_gate_remainder_reg/cts_inv_4964085/ZN (INV_X1)    1   1.19   2.44    2.06   17.36 f
  clk_gate_remainder_reg/cts_inv_4864075/I (INV_X1)                2.44    0.17   17.53 f
  clk_gate_remainder_reg/cts_inv_4864075/ZN (INV_X1)    2   2.71   4.37    2.92   20.45 r
  clk_gate_remainder_reg/cts_inv_4714060/I (INV_X1)                4.37    0.31   20.75 r
  clk_gate_remainder_reg/cts_inv_4714060/ZN (INV_X1)    1   1.04   2.46    2.04   22.79 f
  clk_gate_remainder_reg/cto_buf_drc_4694/I (BUF_X1)               2.46    0.08   22.87 f
  clk_gate_remainder_reg/cto_buf_drc_4694/Z (BUF_X1)    1   1.58   2.71    3.55   26.42 f
  clk_gate_remainder_reg/cts_inv_4454034/I (INV_X1)                2.80    0.40   26.82 f
  clk_gate_remainder_reg/cts_inv_4454034/ZN (INV_X1)    2   3.42   5.30    3.45   30.27 r
  clk_gate_remainder_reg/cts_inv_4244013/I (INV_X1)                5.30    0.17   30.44 r
  clk_gate_remainder_reg/cts_inv_4244013/ZN (INV_X1)    1   1.31   3.03    2.42   32.86 f
  clk_gate_remainder_reg/cto_buf_drc_4704/I (BUF_X1)               3.03    0.21   33.07 f
  clk_gate_remainder_reg/cto_buf_drc_4704/Z (BUF_X1)    1   4.20   6.07    5.42   38.49 f
  clk_gate_remainder_reg/cts_inv_3943983/I (INV_X4)                6.50    1.22   39.71 f
  clk_gate_remainder_reg/cts_inv_3943983/ZN (INV_X4)    7   9.06   5.80    2.84   42.55 r
  clk_gate_remainder_reg/cto_buf_drc_4774/I (BUF_X1)               5.99    0.38   42.93 r
  clk_gate_remainder_reg/cto_buf_drc_4774/Z (BUF_X1)    1   1.46   2.78    4.04   46.98 r
  clk_gate_remainder_reg/cts_inv_3683957/I (INV_X1)                2.78    0.31   47.28 r
  clk_gate_remainder_reg/cts_inv_3683957/ZN (INV_X1)    1   1.31   2.38    1.96   49.25 f
  clk_gate_remainder_reg/cto_buf_drc_4714/I (BUF_X2)               2.38    0.21   49.46 f
  clk_gate_remainder_reg/cto_buf_drc_4714/Z (BUF_X2)    1   7.42   5.70    5.86   55.31 f
  clk_gate_remainder_reg/cts_inv_3553944/I (INV_X8)                6.52    1.53   56.84 f
  clk_gate_remainder_reg/cts_inv_3553944/ZN (INV_X8)   10  13.54   4.86    2.10   58.94 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   10  13.54   4.86   0.00  58.94 r
  remainder_reg_19_/CLK (SDFFSNQ_X1)                               9.19    2.94   61.87 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             61.87
  total clock latency                                                             61.87


---------------------------------------------
Largest Path #4
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_63_/CLK
Latency             : 61.47
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.67    0.00    0.00    0.00 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    3   8.67   0.00   0.00   0.00 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 3.87    1.62    1.62 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      0.96    2.78    5.28    6.90 r
  clk_gate_remainder_reg/cto_buf_drc_4664/I (BUF_X1)               2.78    0.02    6.92 r
  clk_gate_remainder_reg/cto_buf_drc_4664/Z (BUF_X1)    1   1.71   3.03    3.68   10.60 r
  clk_gate_remainder_reg/cts_buf_5014090/I (BUF_X1)                3.13    0.46   11.06 r
  clk_gate_remainder_reg/cts_buf_5014090/Z (BUF_X1)    2   2.16    3.64    4.06   15.13 r
  clk_gate_remainder_reg/cts_inv_4964085/I (INV_X1)                3.64    0.17   15.30 r
  clk_gate_remainder_reg/cts_inv_4964085/ZN (INV_X1)    1   1.19   2.44    2.06   17.36 f
  clk_gate_remainder_reg/cts_inv_4864075/I (INV_X1)                2.44    0.17   17.53 f
  clk_gate_remainder_reg/cts_inv_4864075/ZN (INV_X1)    2   2.71   4.37    2.92   20.45 r
  clk_gate_remainder_reg/cts_inv_4714060/I (INV_X1)                4.37    0.31   20.75 r
  clk_gate_remainder_reg/cts_inv_4714060/ZN (INV_X1)    1   1.04   2.46    2.04   22.79 f
  clk_gate_remainder_reg/cto_buf_drc_4694/I (BUF_X1)               2.46    0.08   22.87 f
  clk_gate_remainder_reg/cto_buf_drc_4694/Z (BUF_X1)    1   1.58   2.71    3.55   26.42 f
  clk_gate_remainder_reg/cts_inv_4454034/I (INV_X1)                2.80    0.40   26.82 f
  clk_gate_remainder_reg/cts_inv_4454034/ZN (INV_X1)    2   3.42   5.30    3.45   30.27 r
  clk_gate_remainder_reg/cts_inv_4244013/I (INV_X1)                5.30    0.17   30.44 r
  clk_gate_remainder_reg/cts_inv_4244013/ZN (INV_X1)    1   1.31   3.03    2.42   32.86 f
  clk_gate_remainder_reg/cto_buf_drc_4704/I (BUF_X1)               3.03    0.21   33.07 f
  clk_gate_remainder_reg/cto_buf_drc_4704/Z (BUF_X1)    1   4.20   6.07    5.42   38.49 f
  clk_gate_remainder_reg/cts_inv_3943983/I (INV_X4)                6.50    1.22   39.71 f
  clk_gate_remainder_reg/cts_inv_3943983/ZN (INV_X4)    7   9.06   5.80    2.84   42.55 r
  clk_gate_remainder_reg/cto_buf_drc_4774/I (BUF_X1)               5.99    0.38   42.93 r
  clk_gate_remainder_reg/cto_buf_drc_4774/Z (BUF_X1)    1   1.46   2.78    4.04   46.98 r
  clk_gate_remainder_reg/cts_inv_3683957/I (INV_X1)                2.78    0.31   47.28 r
  clk_gate_remainder_reg/cts_inv_3683957/ZN (INV_X1)    1   1.31   2.38    1.96   49.25 f
  clk_gate_remainder_reg/cto_buf_drc_4714/I (BUF_X2)               2.38    0.21   49.46 f
  clk_gate_remainder_reg/cto_buf_drc_4714/Z (BUF_X2)    1   7.42   5.70    5.86   55.31 f
  clk_gate_remainder_reg/cts_inv_3553944/I (INV_X8)                6.52    1.53   56.84 f
  clk_gate_remainder_reg/cts_inv_3553944/ZN (INV_X8)   10  13.54   4.86    2.10   58.94 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   10  13.54   4.86   0.00  58.94 r
  remainder_reg_63_/CLK (SDFFSNQ_X1)                               8.70    2.54   61.47 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             61.47
  total clock latency                                                             61.47


---------------------------------------------
Largest Path #5
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_48_/CLK
Latency             : 61.19
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.67    0.00    0.00    0.00 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    3   8.67   0.00   0.00   0.00 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 3.87    1.62    1.62 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      0.96    2.78    5.28    6.90 r
  clk_gate_remainder_reg/cto_buf_drc_4664/I (BUF_X1)               2.78    0.02    6.92 r
  clk_gate_remainder_reg/cto_buf_drc_4664/Z (BUF_X1)    1   1.71   3.03    3.68   10.60 r
  clk_gate_remainder_reg/cts_buf_5014090/I (BUF_X1)                3.13    0.46   11.06 r
  clk_gate_remainder_reg/cts_buf_5014090/Z (BUF_X1)    2   2.16    3.64    4.06   15.13 r
  clk_gate_remainder_reg/cts_inv_4964085/I (INV_X1)                3.64    0.17   15.30 r
  clk_gate_remainder_reg/cts_inv_4964085/ZN (INV_X1)    1   1.19   2.44    2.06   17.36 f
  clk_gate_remainder_reg/cts_inv_4864075/I (INV_X1)                2.44    0.17   17.53 f
  clk_gate_remainder_reg/cts_inv_4864075/ZN (INV_X1)    2   2.71   4.37    2.92   20.45 r
  clk_gate_remainder_reg/cts_inv_4714060/I (INV_X1)                4.37    0.31   20.75 r
  clk_gate_remainder_reg/cts_inv_4714060/ZN (INV_X1)    1   1.04   2.46    2.04   22.79 f
  clk_gate_remainder_reg/cto_buf_drc_4694/I (BUF_X1)               2.46    0.08   22.87 f
  clk_gate_remainder_reg/cto_buf_drc_4694/Z (BUF_X1)    1   1.58   2.71    3.55   26.42 f
  clk_gate_remainder_reg/cts_inv_4454034/I (INV_X1)                2.80    0.40   26.82 f
  clk_gate_remainder_reg/cts_inv_4454034/ZN (INV_X1)    2   3.42   5.30    3.45   30.27 r
  clk_gate_remainder_reg/cts_inv_4244013/I (INV_X1)                5.30    0.17   30.44 r
  clk_gate_remainder_reg/cts_inv_4244013/ZN (INV_X1)    1   1.31   3.03    2.42   32.86 f
  clk_gate_remainder_reg/cto_buf_drc_4704/I (BUF_X1)               3.03    0.21   33.07 f
  clk_gate_remainder_reg/cto_buf_drc_4704/Z (BUF_X1)    1   4.20   6.07    5.42   38.49 f
  clk_gate_remainder_reg/cts_inv_3943983/I (INV_X4)                6.50    1.22   39.71 f
  clk_gate_remainder_reg/cts_inv_3943983/ZN (INV_X4)    7   9.06   5.80    2.84   42.55 r
  clk_gate_remainder_reg/cto_buf_drc_4774/I (BUF_X1)               5.99    0.38   42.93 r
  clk_gate_remainder_reg/cto_buf_drc_4774/Z (BUF_X1)    1   1.46   2.78    4.04   46.98 r
  clk_gate_remainder_reg/cts_inv_3683957/I (INV_X1)                2.78    0.31   47.28 r
  clk_gate_remainder_reg/cts_inv_3683957/ZN (INV_X1)    1   1.31   2.38    1.96   49.25 f
  clk_gate_remainder_reg/cto_buf_drc_4714/I (BUF_X2)               2.38    0.21   49.46 f
  clk_gate_remainder_reg/cto_buf_drc_4714/Z (BUF_X2)    1   7.42   5.70    5.86   55.31 f
  clk_gate_remainder_reg/cts_inv_3553944/I (INV_X8)                6.52    1.53   56.84 f
  clk_gate_remainder_reg/cts_inv_3553944/ZN (INV_X8)   10  13.54   4.86    2.10   58.94 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   10  13.54   4.86   0.00  58.94 r
  remainder_reg_48_/CLK (SDFFSNQ_X1)                               8.87    2.25   61.19 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             61.19
  total clock latency                                                             61.19


---------------------------------------------
Smallest Path #1
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : divisor_reg_63_/CLK
Latency             : 27.60
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.52    0.00    0.00    0.00 r
  clk_gate_divisor_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    3   8.52   0.00   0.00   0.00 r
  clk_gate_divisor_reg/latch/CLK (CLKGATETST_X1)                   3.72    1.16    1.16 r
  clk_gate_divisor_reg/latch/Q (CLKGATETST_X1)      1      0.99    2.88    5.32    6.48 r
  clk_gate_divisor_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    1   0.99   2.88   0.00   6.48 r
  cto_buf_drc_4395/I (BUF_X1)                                      2.88    0.06    6.54 r
  cto_buf_drc_4395/Z (BUF_X1)                       2      2.01    3.55    3.97   10.51 r
  cto_buf_drc_4334/I (BUF_X1)                                      3.55    0.06   10.57 r
  cto_buf_drc_4334/Z (BUF_X1)                       1      0.94    2.04    3.30   13.87 r
  cto_buf_drc_4396/I (BUF_X1)                                      2.04    0.02   13.89 r
  cto_buf_drc_4396/Z (BUF_X1)                       1      4.49    7.11    5.57   19.45 r
  cto_buf_drc_4595/I (BUF_X8)                                      8.01    1.81   21.27 r
  cto_buf_drc_4595/Z (BUF_X8)                      10     11.69    4.08    4.63   25.90 r
  divisor_reg_63_/CLK (SDFFSNQ_X1)                                 7.23    1.70   27.60 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             27.60


---------------------------------------------
Smallest Path #2
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : divisor_reg_19_/CLK
Latency             : 27.79
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.52    0.00    0.00    0.00 r
  clk_gate_divisor_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    3   8.52   0.00   0.00   0.00 r
  clk_gate_divisor_reg/latch/CLK (CLKGATETST_X1)                   3.72    1.16    1.16 r
  clk_gate_divisor_reg/latch/Q (CLKGATETST_X1)      1      0.99    2.88    5.32    6.48 r
  clk_gate_divisor_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    1   0.99   2.88   0.00   6.48 r
  cto_buf_drc_4395/I (BUF_X1)                                      2.88    0.06    6.54 r
  cto_buf_drc_4395/Z (BUF_X1)                       2      2.01    3.55    3.97   10.51 r
  cto_buf_drc_4334/I (BUF_X1)                                      3.55    0.06   10.57 r
  cto_buf_drc_4334/Z (BUF_X1)                       1      0.94    2.04    3.30   13.87 r
  cto_buf_drc_4396/I (BUF_X1)                                      2.04    0.02   13.89 r
  cto_buf_drc_4396/Z (BUF_X1)                       1      4.49    7.11    5.57   19.45 r
  cto_buf_drc_4595/I (BUF_X8)                                      8.01    1.81   21.27 r
  cto_buf_drc_4595/Z (BUF_X8)                      10     11.69    4.08    4.63   25.90 r
  divisor_reg_19_/CLK (SDFFSNQ_X1)                                 7.21    1.89   27.79 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             27.79


---------------------------------------------
Smallest Path #3
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : divisor_reg_16_/CLK
Latency             : 27.89
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.52    0.00    0.00    0.00 r
  clk_gate_divisor_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    3   8.52   0.00   0.00   0.00 r
  clk_gate_divisor_reg/latch/CLK (CLKGATETST_X1)                   3.72    1.16    1.16 r
  clk_gate_divisor_reg/latch/Q (CLKGATETST_X1)      1      0.99    2.88    5.32    6.48 r
  clk_gate_divisor_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    1   0.99   2.88   0.00   6.48 r
  cto_buf_drc_4395/I (BUF_X1)                                      2.88    0.06    6.54 r
  cto_buf_drc_4395/Z (BUF_X1)                       2      2.01    3.55    3.97   10.51 r
  cto_buf_drc_4334/I (BUF_X1)                                      3.55    0.06   10.57 r
  cto_buf_drc_4334/Z (BUF_X1)                       1      0.94    2.04    3.30   13.87 r
  cto_buf_drc_4396/I (BUF_X1)                                      2.04    0.02   13.89 r
  cto_buf_drc_4396/Z (BUF_X1)                       1      4.49    7.11    5.57   19.45 r
  cto_buf_drc_4595/I (BUF_X8)                                      8.01    1.81   21.27 r
  cto_buf_drc_4595/Z (BUF_X8)                      10     11.69    4.08    4.63   25.90 r
  divisor_reg_16_/CLK (SDFFSNQ_X1)                                 7.19    1.98   27.89 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             27.89


---------------------------------------------
Smallest Path #4
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : divisor_reg_18_/CLK
Latency             : 28.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.52    0.00    0.00    0.00 r
  clk_gate_divisor_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    3   8.52   0.00   0.00   0.00 r
  clk_gate_divisor_reg/latch/CLK (CLKGATETST_X1)                   3.72    1.16    1.16 r
  clk_gate_divisor_reg/latch/Q (CLKGATETST_X1)      1      0.99    2.88    5.32    6.48 r
  clk_gate_divisor_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    1   0.99   2.88   0.00   6.48 r
  cto_buf_drc_4395/I (BUF_X1)                                      2.88    0.06    6.54 r
  cto_buf_drc_4395/Z (BUF_X1)                       2      2.01    3.55    3.97   10.51 r
  cto_buf_drc_4334/I (BUF_X1)                                      3.55    0.06   10.57 r
  cto_buf_drc_4334/Z (BUF_X1)                       1      0.94    2.04    3.30   13.87 r
  cto_buf_drc_4396/I (BUF_X1)                                      2.04    0.02   13.89 r
  cto_buf_drc_4396/Z (BUF_X1)                       1      4.49    7.11    5.57   19.45 r
  cto_buf_drc_4595/I (BUF_X8)                                      8.01    1.81   21.27 r
  cto_buf_drc_4595/Z (BUF_X8)                      10     11.69    4.08    4.63   25.90 r
  divisor_reg_18_/CLK (SDFFSNQ_X1)                                 7.21    2.10   28.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             28.00


---------------------------------------------
Smallest Path #5
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : divisor_reg_17_/CLK
Latency             : 28.06
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.52    0.00    0.00    0.00 r
  clk_gate_divisor_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    3   8.52   0.00   0.00   0.00 r
  clk_gate_divisor_reg/latch/CLK (CLKGATETST_X1)                   3.72    1.16    1.16 r
  clk_gate_divisor_reg/latch/Q (CLKGATETST_X1)      1      0.99    2.88    5.32    6.48 r
  clk_gate_divisor_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    1   0.99   2.88   0.00   6.48 r
  cto_buf_drc_4395/I (BUF_X1)                                      2.88    0.06    6.54 r
  cto_buf_drc_4395/Z (BUF_X1)                       2      2.01    3.55    3.97   10.51 r
  cto_buf_drc_4334/I (BUF_X1)                                      3.55    0.06   10.57 r
  cto_buf_drc_4334/Z (BUF_X1)                       1      0.94    2.04    3.30   13.87 r
  cto_buf_drc_4396/I (BUF_X1)                                      2.04    0.02   13.89 r
  cto_buf_drc_4396/Z (BUF_X1)                       1      4.49    7.11    5.57   19.45 r
  cto_buf_drc_4595/I (BUF_X8)                                      8.01    1.81   21.27 r
  cto_buf_drc_4595/Z (BUF_X8)                      10     11.69    4.08    4.63   25.90 r
  divisor_reg_17_/CLK (SDFFSNQ_X1)                                 7.19    2.16   28.06 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             28.06


================================================================
==== Latency Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

========================================== Summary Table for Corner mode_norm.worst_low.RCmax ==========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
clock                                   M,D       214     40.00     43.07        --     77.63     34.56     50.20     10.99        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214        --     43.07        --     77.63     34.56        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
================================= Details Table for Corner mode_norm.worst_low.RCmax =================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
clock
                                   L   remainder_reg_1_/CLK              77.63 r     77.63 r        --          --
                                   L   remainder_reg_3_/CLK              77.61 r     77.61 r        --          --
                                   L   remainder_reg_19_/CLK             77.42 r     77.42 r        --          --
                                   L   remainder_reg_63_/CLK             77.08 r     77.08 r        --          --
                                   L   remainder_reg_48_/CLK             76.73 r     76.73 r        --          --
                                   S   divisor_reg_63_/CLK               34.56 r     34.56 r        --          --
                                   S   divisor_reg_19_/CLK               34.73 r     34.73 r        --          --
                                   S   divisor_reg_16_/CLK               34.85 r     34.85 r        --          --
                                   S   divisor_reg_18_/CLK               34.94 r     34.94 r        --          --
                                   S   divisor_reg_17_/CLK               35.00 r     35.00 r        --          --


===========================================================
==== Path Reports for Corner mode_norm.worst_low.RCmax ====
===========================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_1_/CLK
Latency             : 77.63
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.55    0.00    0.00    0.00 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    3   8.55   0.00   0.00   0.00 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 3.80    1.60    1.60 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      0.92    2.96    6.50    8.11 r
  clk_gate_remainder_reg/cto_buf_drc_4664/I (BUF_X1)               2.96    0.02    8.13 r
  clk_gate_remainder_reg/cto_buf_drc_4664/Z (BUF_X1)    1   1.66   3.45    4.88   13.01 r
  clk_gate_remainder_reg/cts_buf_5014090/I (BUF_X1)                3.53    0.44   13.45 r
  clk_gate_remainder_reg/cts_buf_5014090/Z (BUF_X1)    2   2.07    4.16    5.42   18.86 r
  clk_gate_remainder_reg/cts_inv_4964085/I (INV_X1)                4.16    0.17   19.04 r
  clk_gate_remainder_reg/cts_inv_4964085/ZN (INV_X1)    1   1.12   2.48    2.63   21.67 f
  clk_gate_remainder_reg/cts_inv_4864075/I (INV_X1)                2.48    0.15   21.82 f
  clk_gate_remainder_reg/cts_inv_4864075/ZN (INV_X1)    2   2.62   4.98    3.95   25.77 r
  clk_gate_remainder_reg/cts_inv_4714060/I (INV_X1)                4.98    0.29   26.05 r
  clk_gate_remainder_reg/cts_inv_4714060/ZN (INV_X1)    1   0.93   2.48    2.61   28.67 f
  clk_gate_remainder_reg/cto_buf_drc_4694/I (BUF_X1)               2.48    0.08   28.74 f
  clk_gate_remainder_reg/cto_buf_drc_4694/Z (BUF_X1)    1   1.51   2.86    4.63   33.38 f
  clk_gate_remainder_reg/cts_inv_4454034/I (INV_X1)                2.94    0.38   33.76 f
  clk_gate_remainder_reg/cts_inv_4454034/ZN (INV_X1)    2   3.29   6.10    4.71   38.47 r
  clk_gate_remainder_reg/cts_inv_4244013/I (INV_X1)                6.10    0.17   38.64 r
  clk_gate_remainder_reg/cts_inv_4244013/ZN (INV_X1)    1   1.21   3.09    3.11   41.75 f
  clk_gate_remainder_reg/cto_buf_drc_4704/I (BUF_X1)               3.09    0.19   41.94 f
  clk_gate_remainder_reg/cto_buf_drc_4704/Z (BUF_X1)    1   3.90   6.35    6.81   48.75 f
  clk_gate_remainder_reg/cts_inv_3943983/I (INV_X4)                6.68    1.13   49.88 f
  clk_gate_remainder_reg/cts_inv_3943983/ZN (INV_X4)    7   8.81   6.08    4.01   53.88 r
  clk_gate_remainder_reg/cto_buf_drc_4774/I (BUF_X1)               6.29    0.38   54.26 r
  clk_gate_remainder_reg/cto_buf_drc_4774/Z (BUF_X1)    1   1.42   3.13    5.38   59.64 r
  clk_gate_remainder_reg/cts_inv_3683957/I (INV_X1)                3.13    0.31   59.95 r
  clk_gate_remainder_reg/cts_inv_3683957/ZN (INV_X1)    1   1.22   2.42    2.46   62.41 f
  clk_gate_remainder_reg/cto_buf_drc_4714/I (BUF_X2)               2.42    0.19   62.60 f
  clk_gate_remainder_reg/cto_buf_drc_4714/Z (BUF_X2)    1   6.84   5.91    7.42   70.02 f
  clk_gate_remainder_reg/cts_inv_3553944/I (INV_X8)                6.56    1.41   71.43 f
  clk_gate_remainder_reg/cts_inv_3553944/ZN (INV_X8)   10  13.21   5.25    3.11   74.54 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   10  13.21   5.25   0.00  74.54 r
  remainder_reg_1_/CLK (SDFFSNQ_X1)                                9.19    3.09   77.63 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             77.63


---------------------------------------------
Largest Path #2
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_3_/CLK
Latency             : 77.61
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.55    0.00    0.00    0.00 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    3   8.55   0.00   0.00   0.00 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 3.80    1.60    1.60 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      0.92    2.96    6.50    8.11 r
  clk_gate_remainder_reg/cto_buf_drc_4664/I (BUF_X1)               2.96    0.02    8.13 r
  clk_gate_remainder_reg/cto_buf_drc_4664/Z (BUF_X1)    1   1.66   3.45    4.88   13.01 r
  clk_gate_remainder_reg/cts_buf_5014090/I (BUF_X1)                3.53    0.44   13.45 r
  clk_gate_remainder_reg/cts_buf_5014090/Z (BUF_X1)    2   2.07    4.16    5.42   18.86 r
  clk_gate_remainder_reg/cts_inv_4964085/I (INV_X1)                4.16    0.17   19.04 r
  clk_gate_remainder_reg/cts_inv_4964085/ZN (INV_X1)    1   1.12   2.48    2.63   21.67 f
  clk_gate_remainder_reg/cts_inv_4864075/I (INV_X1)                2.48    0.15   21.82 f
  clk_gate_remainder_reg/cts_inv_4864075/ZN (INV_X1)    2   2.62   4.98    3.95   25.77 r
  clk_gate_remainder_reg/cts_inv_4714060/I (INV_X1)                4.98    0.29   26.05 r
  clk_gate_remainder_reg/cts_inv_4714060/ZN (INV_X1)    1   0.93   2.48    2.61   28.67 f
  clk_gate_remainder_reg/cto_buf_drc_4694/I (BUF_X1)               2.48    0.08   28.74 f
  clk_gate_remainder_reg/cto_buf_drc_4694/Z (BUF_X1)    1   1.51   2.86    4.63   33.38 f
  clk_gate_remainder_reg/cts_inv_4454034/I (INV_X1)                2.94    0.38   33.76 f
  clk_gate_remainder_reg/cts_inv_4454034/ZN (INV_X1)    2   3.29   6.10    4.71   38.47 r
  clk_gate_remainder_reg/cts_inv_4244013/I (INV_X1)                6.10    0.17   38.64 r
  clk_gate_remainder_reg/cts_inv_4244013/ZN (INV_X1)    1   1.21   3.09    3.11   41.75 f
  clk_gate_remainder_reg/cto_buf_drc_4704/I (BUF_X1)               3.09    0.19   41.94 f
  clk_gate_remainder_reg/cto_buf_drc_4704/Z (BUF_X1)    1   3.90   6.35    6.81   48.75 f
  clk_gate_remainder_reg/cts_inv_3943983/I (INV_X4)                6.68    1.13   49.88 f
  clk_gate_remainder_reg/cts_inv_3943983/ZN (INV_X4)    7   8.81   6.08    4.01   53.88 r
  clk_gate_remainder_reg/cto_buf_drc_4774/I (BUF_X1)               6.29    0.38   54.26 r
  clk_gate_remainder_reg/cto_buf_drc_4774/Z (BUF_X1)    1   1.42   3.13    5.38   59.64 r
  clk_gate_remainder_reg/cts_inv_3683957/I (INV_X1)                3.13    0.31   59.95 r
  clk_gate_remainder_reg/cts_inv_3683957/ZN (INV_X1)    1   1.22   2.42    2.46   62.41 f
  clk_gate_remainder_reg/cto_buf_drc_4714/I (BUF_X2)               2.42    0.19   62.60 f
  clk_gate_remainder_reg/cto_buf_drc_4714/Z (BUF_X2)    1   6.84   5.91    7.42   70.02 f
  clk_gate_remainder_reg/cts_inv_3553944/I (INV_X8)                6.56    1.41   71.43 f
  clk_gate_remainder_reg/cts_inv_3553944/ZN (INV_X8)   10  13.21   5.25    3.11   74.54 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   10  13.21   5.25   0.00  74.54 r
  remainder_reg_3_/CLK (SDFFSNQ_X1)                                9.23    3.07   77.61 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             77.61


---------------------------------------------
Largest Path #3
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_19_/CLK
Latency             : 77.42
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.55    0.00    0.00    0.00 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    3   8.55   0.00   0.00   0.00 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 3.80    1.60    1.60 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      0.92    2.96    6.50    8.11 r
  clk_gate_remainder_reg/cto_buf_drc_4664/I (BUF_X1)               2.96    0.02    8.13 r
  clk_gate_remainder_reg/cto_buf_drc_4664/Z (BUF_X1)    1   1.66   3.45    4.88   13.01 r
  clk_gate_remainder_reg/cts_buf_5014090/I (BUF_X1)                3.53    0.44   13.45 r
  clk_gate_remainder_reg/cts_buf_5014090/Z (BUF_X1)    2   2.07    4.16    5.42   18.86 r
  clk_gate_remainder_reg/cts_inv_4964085/I (INV_X1)                4.16    0.17   19.04 r
  clk_gate_remainder_reg/cts_inv_4964085/ZN (INV_X1)    1   1.12   2.48    2.63   21.67 f
  clk_gate_remainder_reg/cts_inv_4864075/I (INV_X1)                2.48    0.15   21.82 f
  clk_gate_remainder_reg/cts_inv_4864075/ZN (INV_X1)    2   2.62   4.98    3.95   25.77 r
  clk_gate_remainder_reg/cts_inv_4714060/I (INV_X1)                4.98    0.29   26.05 r
  clk_gate_remainder_reg/cts_inv_4714060/ZN (INV_X1)    1   0.93   2.48    2.61   28.67 f
  clk_gate_remainder_reg/cto_buf_drc_4694/I (BUF_X1)               2.48    0.08   28.74 f
  clk_gate_remainder_reg/cto_buf_drc_4694/Z (BUF_X1)    1   1.51   2.86    4.63   33.38 f
  clk_gate_remainder_reg/cts_inv_4454034/I (INV_X1)                2.94    0.38   33.76 f
  clk_gate_remainder_reg/cts_inv_4454034/ZN (INV_X1)    2   3.29   6.10    4.71   38.47 r
  clk_gate_remainder_reg/cts_inv_4244013/I (INV_X1)                6.10    0.17   38.64 r
  clk_gate_remainder_reg/cts_inv_4244013/ZN (INV_X1)    1   1.21   3.09    3.11   41.75 f
  clk_gate_remainder_reg/cto_buf_drc_4704/I (BUF_X1)               3.09    0.19   41.94 f
  clk_gate_remainder_reg/cto_buf_drc_4704/Z (BUF_X1)    1   3.90   6.35    6.81   48.75 f
  clk_gate_remainder_reg/cts_inv_3943983/I (INV_X4)                6.68    1.13   49.88 f
  clk_gate_remainder_reg/cts_inv_3943983/ZN (INV_X4)    7   8.81   6.08    4.01   53.88 r
  clk_gate_remainder_reg/cto_buf_drc_4774/I (BUF_X1)               6.29    0.38   54.26 r
  clk_gate_remainder_reg/cto_buf_drc_4774/Z (BUF_X1)    1   1.42   3.13    5.38   59.64 r
  clk_gate_remainder_reg/cts_inv_3683957/I (INV_X1)                3.13    0.31   59.95 r
  clk_gate_remainder_reg/cts_inv_3683957/ZN (INV_X1)    1   1.22   2.42    2.46   62.41 f
  clk_gate_remainder_reg/cto_buf_drc_4714/I (BUF_X2)               2.42    0.19   62.60 f
  clk_gate_remainder_reg/cto_buf_drc_4714/Z (BUF_X2)    1   6.84   5.91    7.42   70.02 f
  clk_gate_remainder_reg/cts_inv_3553944/I (INV_X8)                6.56    1.41   71.43 f
  clk_gate_remainder_reg/cts_inv_3553944/ZN (INV_X8)   10  13.21   5.25    3.11   74.54 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   10  13.21   5.25   0.00  74.54 r
  remainder_reg_19_/CLK (SDFFSNQ_X1)                               9.16    2.88   77.42 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             77.42


---------------------------------------------
Largest Path #4
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_63_/CLK
Latency             : 77.08
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.55    0.00    0.00    0.00 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    3   8.55   0.00   0.00   0.00 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 3.80    1.60    1.60 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      0.92    2.96    6.50    8.11 r
  clk_gate_remainder_reg/cto_buf_drc_4664/I (BUF_X1)               2.96    0.02    8.13 r
  clk_gate_remainder_reg/cto_buf_drc_4664/Z (BUF_X1)    1   1.66   3.45    4.88   13.01 r
  clk_gate_remainder_reg/cts_buf_5014090/I (BUF_X1)                3.53    0.44   13.45 r
  clk_gate_remainder_reg/cts_buf_5014090/Z (BUF_X1)    2   2.07    4.16    5.42   18.86 r
  clk_gate_remainder_reg/cts_inv_4964085/I (INV_X1)                4.16    0.17   19.04 r
  clk_gate_remainder_reg/cts_inv_4964085/ZN (INV_X1)    1   1.12   2.48    2.63   21.67 f
  clk_gate_remainder_reg/cts_inv_4864075/I (INV_X1)                2.48    0.15   21.82 f
  clk_gate_remainder_reg/cts_inv_4864075/ZN (INV_X1)    2   2.62   4.98    3.95   25.77 r
  clk_gate_remainder_reg/cts_inv_4714060/I (INV_X1)                4.98    0.29   26.05 r
  clk_gate_remainder_reg/cts_inv_4714060/ZN (INV_X1)    1   0.93   2.48    2.61   28.67 f
  clk_gate_remainder_reg/cto_buf_drc_4694/I (BUF_X1)               2.48    0.08   28.74 f
  clk_gate_remainder_reg/cto_buf_drc_4694/Z (BUF_X1)    1   1.51   2.86    4.63   33.38 f
  clk_gate_remainder_reg/cts_inv_4454034/I (INV_X1)                2.94    0.38   33.76 f
  clk_gate_remainder_reg/cts_inv_4454034/ZN (INV_X1)    2   3.29   6.10    4.71   38.47 r
  clk_gate_remainder_reg/cts_inv_4244013/I (INV_X1)                6.10    0.17   38.64 r
  clk_gate_remainder_reg/cts_inv_4244013/ZN (INV_X1)    1   1.21   3.09    3.11   41.75 f
  clk_gate_remainder_reg/cto_buf_drc_4704/I (BUF_X1)               3.09    0.19   41.94 f
  clk_gate_remainder_reg/cto_buf_drc_4704/Z (BUF_X1)    1   3.90   6.35    6.81   48.75 f
  clk_gate_remainder_reg/cts_inv_3943983/I (INV_X4)                6.68    1.13   49.88 f
  clk_gate_remainder_reg/cts_inv_3943983/ZN (INV_X4)    7   8.81   6.08    4.01   53.88 r
  clk_gate_remainder_reg/cto_buf_drc_4774/I (BUF_X1)               6.29    0.38   54.26 r
  clk_gate_remainder_reg/cto_buf_drc_4774/Z (BUF_X1)    1   1.42   3.13    5.38   59.64 r
  clk_gate_remainder_reg/cts_inv_3683957/I (INV_X1)                3.13    0.31   59.95 r
  clk_gate_remainder_reg/cts_inv_3683957/ZN (INV_X1)    1   1.22   2.42    2.46   62.41 f
  clk_gate_remainder_reg/cto_buf_drc_4714/I (BUF_X2)               2.42    0.19   62.60 f
  clk_gate_remainder_reg/cto_buf_drc_4714/Z (BUF_X2)    1   6.84   5.91    7.42   70.02 f
  clk_gate_remainder_reg/cts_inv_3553944/I (INV_X8)                6.56    1.41   71.43 f
  clk_gate_remainder_reg/cts_inv_3553944/ZN (INV_X8)   10  13.21   5.25    3.11   74.54 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   10  13.21   5.25   0.00  74.54 r
  remainder_reg_63_/CLK (SDFFSNQ_X1)                               8.83    2.54   77.08 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             77.08


---------------------------------------------
Largest Path #5
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_48_/CLK
Latency             : 76.73
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.55    0.00    0.00    0.00 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    3   8.55   0.00   0.00   0.00 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 3.80    1.60    1.60 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      0.92    2.96    6.50    8.11 r
  clk_gate_remainder_reg/cto_buf_drc_4664/I (BUF_X1)               2.96    0.02    8.13 r
  clk_gate_remainder_reg/cto_buf_drc_4664/Z (BUF_X1)    1   1.66   3.45    4.88   13.01 r
  clk_gate_remainder_reg/cts_buf_5014090/I (BUF_X1)                3.53    0.44   13.45 r
  clk_gate_remainder_reg/cts_buf_5014090/Z (BUF_X1)    2   2.07    4.16    5.42   18.86 r
  clk_gate_remainder_reg/cts_inv_4964085/I (INV_X1)                4.16    0.17   19.04 r
  clk_gate_remainder_reg/cts_inv_4964085/ZN (INV_X1)    1   1.12   2.48    2.63   21.67 f
  clk_gate_remainder_reg/cts_inv_4864075/I (INV_X1)                2.48    0.15   21.82 f
  clk_gate_remainder_reg/cts_inv_4864075/ZN (INV_X1)    2   2.62   4.98    3.95   25.77 r
  clk_gate_remainder_reg/cts_inv_4714060/I (INV_X1)                4.98    0.29   26.05 r
  clk_gate_remainder_reg/cts_inv_4714060/ZN (INV_X1)    1   0.93   2.48    2.61   28.67 f
  clk_gate_remainder_reg/cto_buf_drc_4694/I (BUF_X1)               2.48    0.08   28.74 f
  clk_gate_remainder_reg/cto_buf_drc_4694/Z (BUF_X1)    1   1.51   2.86    4.63   33.38 f
  clk_gate_remainder_reg/cts_inv_4454034/I (INV_X1)                2.94    0.38   33.76 f
  clk_gate_remainder_reg/cts_inv_4454034/ZN (INV_X1)    2   3.29   6.10    4.71   38.47 r
  clk_gate_remainder_reg/cts_inv_4244013/I (INV_X1)                6.10    0.17   38.64 r
  clk_gate_remainder_reg/cts_inv_4244013/ZN (INV_X1)    1   1.21   3.09    3.11   41.75 f
  clk_gate_remainder_reg/cto_buf_drc_4704/I (BUF_X1)               3.09    0.19   41.94 f
  clk_gate_remainder_reg/cto_buf_drc_4704/Z (BUF_X1)    1   3.90   6.35    6.81   48.75 f
  clk_gate_remainder_reg/cts_inv_3943983/I (INV_X4)                6.68    1.13   49.88 f
  clk_gate_remainder_reg/cts_inv_3943983/ZN (INV_X4)    7   8.81   6.08    4.01   53.88 r
  clk_gate_remainder_reg/cto_buf_drc_4774/I (BUF_X1)               6.29    0.38   54.26 r
  clk_gate_remainder_reg/cto_buf_drc_4774/Z (BUF_X1)    1   1.42   3.13    5.38   59.64 r
  clk_gate_remainder_reg/cts_inv_3683957/I (INV_X1)                3.13    0.31   59.95 r
  clk_gate_remainder_reg/cts_inv_3683957/ZN (INV_X1)    1   1.22   2.42    2.46   62.41 f
  clk_gate_remainder_reg/cto_buf_drc_4714/I (BUF_X2)               2.42    0.19   62.60 f
  clk_gate_remainder_reg/cto_buf_drc_4714/Z (BUF_X2)    1   6.84   5.91    7.42   70.02 f
  clk_gate_remainder_reg/cts_inv_3553944/I (INV_X8)                6.56    1.41   71.43 f
  clk_gate_remainder_reg/cts_inv_3553944/ZN (INV_X8)   10  13.21   5.25    3.11   74.54 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   10  13.21   5.25   0.00  74.54 r
  remainder_reg_48_/CLK (SDFFSNQ_X1)                               8.89    2.19   76.73 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             76.73


---------------------------------------------
Smallest Path #1
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : divisor_reg_63_/CLK
Latency             : 34.56
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.41    0.00    0.00    0.00 r
  clk_gate_divisor_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    3   8.41   0.00   0.00   0.00 r
  clk_gate_divisor_reg/latch/CLK (CLKGATETST_X1)                   3.64    1.14    1.14 r
  clk_gate_divisor_reg/latch/Q (CLKGATETST_X1)      1      0.95    3.09    6.56    7.71 r
  clk_gate_divisor_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    1   0.95   3.09   0.00   7.71 r
  cto_buf_drc_4395/I (BUF_X1)                                      3.09    0.06    7.76 r
  cto_buf_drc_4395/Z (BUF_X1)                       2      1.92    4.04    5.25   13.01 r
  cto_buf_drc_4334/I (BUF_X1)                                      4.04    0.06   13.07 r
  cto_buf_drc_4334/Z (BUF_X1)                       1      0.90    2.27    4.41   17.47 r
  cto_buf_drc_4396/I (BUF_X1)                                      2.27    0.02   17.49 r
  cto_buf_drc_4396/Z (BUF_X1)                       1      4.29    8.28    7.44   24.93 r
  cto_buf_drc_4595/I (BUF_X8)                                      8.91    1.72   26.65 r
  cto_buf_drc_4595/Z (BUF_X8)                      10     11.33    4.54    6.24   32.88 r
  divisor_reg_63_/CLK (SDFFSNQ_X1)                                 7.36    1.68   34.56 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             34.56


---------------------------------------------
Smallest Path #2
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : divisor_reg_19_/CLK
Latency             : 34.73
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.41    0.00    0.00    0.00 r
  clk_gate_divisor_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    3   8.41   0.00   0.00   0.00 r
  clk_gate_divisor_reg/latch/CLK (CLKGATETST_X1)                   3.64    1.14    1.14 r
  clk_gate_divisor_reg/latch/Q (CLKGATETST_X1)      1      0.95    3.09    6.56    7.71 r
  clk_gate_divisor_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    1   0.95   3.09   0.00   7.71 r
  cto_buf_drc_4395/I (BUF_X1)                                      3.09    0.06    7.76 r
  cto_buf_drc_4395/Z (BUF_X1)                       2      1.92    4.04    5.25   13.01 r
  cto_buf_drc_4334/I (BUF_X1)                                      4.04    0.06   13.07 r
  cto_buf_drc_4334/Z (BUF_X1)                       1      0.90    2.27    4.41   17.47 r
  cto_buf_drc_4396/I (BUF_X1)                                      2.27    0.02   17.49 r
  cto_buf_drc_4396/Z (BUF_X1)                       1      4.29    8.28    7.44   24.93 r
  cto_buf_drc_4595/I (BUF_X8)                                      8.91    1.72   26.65 r
  cto_buf_drc_4595/Z (BUF_X8)                      10     11.33    4.54    6.24   32.88 r
  divisor_reg_19_/CLK (SDFFSNQ_X1)                                 7.31    1.85   34.73 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             34.73


---------------------------------------------
Smallest Path #3
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : divisor_reg_16_/CLK
Latency             : 34.85
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.41    0.00    0.00    0.00 r
  clk_gate_divisor_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    3   8.41   0.00   0.00   0.00 r
  clk_gate_divisor_reg/latch/CLK (CLKGATETST_X1)                   3.64    1.14    1.14 r
  clk_gate_divisor_reg/latch/Q (CLKGATETST_X1)      1      0.95    3.09    6.56    7.71 r
  clk_gate_divisor_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    1   0.95   3.09   0.00   7.71 r
  cto_buf_drc_4395/I (BUF_X1)                                      3.09    0.06    7.76 r
  cto_buf_drc_4395/Z (BUF_X1)                       2      1.92    4.04    5.25   13.01 r
  cto_buf_drc_4334/I (BUF_X1)                                      4.04    0.06   13.07 r
  cto_buf_drc_4334/Z (BUF_X1)                       1      0.90    2.27    4.41   17.47 r
  cto_buf_drc_4396/I (BUF_X1)                                      2.27    0.02   17.49 r
  cto_buf_drc_4396/Z (BUF_X1)                       1      4.29    8.28    7.44   24.93 r
  cto_buf_drc_4595/I (BUF_X8)                                      8.91    1.72   26.65 r
  cto_buf_drc_4595/Z (BUF_X8)                      10     11.33    4.54    6.24   32.88 r
  divisor_reg_16_/CLK (SDFFSNQ_X1)                                 7.32    1.96   34.85 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             34.85


---------------------------------------------
Smallest Path #4
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : divisor_reg_18_/CLK
Latency             : 34.94
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.41    0.00    0.00    0.00 r
  clk_gate_divisor_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    3   8.41   0.00   0.00   0.00 r
  clk_gate_divisor_reg/latch/CLK (CLKGATETST_X1)                   3.64    1.14    1.14 r
  clk_gate_divisor_reg/latch/Q (CLKGATETST_X1)      1      0.95    3.09    6.56    7.71 r
  clk_gate_divisor_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    1   0.95   3.09   0.00   7.71 r
  cto_buf_drc_4395/I (BUF_X1)                                      3.09    0.06    7.76 r
  cto_buf_drc_4395/Z (BUF_X1)                       2      1.92    4.04    5.25   13.01 r
  cto_buf_drc_4334/I (BUF_X1)                                      4.04    0.06   13.07 r
  cto_buf_drc_4334/Z (BUF_X1)                       1      0.90    2.27    4.41   17.47 r
  cto_buf_drc_4396/I (BUF_X1)                                      2.27    0.02   17.49 r
  cto_buf_drc_4396/Z (BUF_X1)                       1      4.29    8.28    7.44   24.93 r
  cto_buf_drc_4595/I (BUF_X8)                                      8.91    1.72   26.65 r
  cto_buf_drc_4595/Z (BUF_X8)                      10     11.33    4.54    6.24   32.88 r
  divisor_reg_18_/CLK (SDFFSNQ_X1)                                 7.36    2.06   34.94 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             34.94


---------------------------------------------
Smallest Path #5
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : divisor_reg_17_/CLK
Latency             : 35.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        3      8.41    0.00    0.00    0.00 r
  clk_gate_divisor_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    3   8.41   0.00   0.00   0.00 r
  clk_gate_divisor_reg/latch/CLK (CLKGATETST_X1)                   3.64    1.14    1.14 r
  clk_gate_divisor_reg/latch/Q (CLKGATETST_X1)      1      0.95    3.09    6.56    7.71 r
  clk_gate_divisor_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_0)    1   0.95   3.09   0.00   7.71 r
  cto_buf_drc_4395/I (BUF_X1)                                      3.09    0.06    7.76 r
  cto_buf_drc_4395/Z (BUF_X1)                       2      1.92    4.04    5.25   13.01 r
  cto_buf_drc_4334/I (BUF_X1)                                      4.04    0.06   13.07 r
  cto_buf_drc_4334/Z (BUF_X1)                       1      0.90    2.27    4.41   17.47 r
  cto_buf_drc_4396/I (BUF_X1)                                      2.27    0.02   17.49 r
  cto_buf_drc_4396/Z (BUF_X1)                       1      4.29    8.28    7.44   24.93 r
  cto_buf_drc_4595/I (BUF_X8)                                      8.91    1.72   26.65 r
  cto_buf_drc_4595/Z (BUF_X8)                      10     11.33    4.54    6.24   32.88 r
  divisor_reg_17_/CLK (SDFFSNQ_X1)                                 7.34    2.12   35.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             35.00


1
