{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607187557530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607187557530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 13:59:17 2020 " "Processing started: Sat Dec 05 13:59:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607187557530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607187557530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Snooping -c Snooping " "Command: quartus_map --read_settings_files=on --write_settings_files=off Snooping -c Snooping" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607187557530 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607187557759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607187557789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607187557789 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "Data Snooping.v 30 Snooping.v(302) " "Verilog HDL macro warning at Snooping.v(302): overriding existing definition for macro \"Data\", which was defined in \"Snooping.v\", line 30" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 302 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1607187557800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snooping.v 5 5 " "Found 5 design units, including 5 entities, in source file snooping.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607187557800 ""} { "Info" "ISGN_ENTITY_NAME" "2 maq_emissora " "Found entity 2: maq_emissora" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607187557800 ""} { "Info" "ISGN_ENTITY_NAME" "3 maq_receptora " "Found entity 3: maq_receptora" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607187557800 ""} { "Info" "ISGN_ENTITY_NAME" "4 cache " "Found entity 4: cache" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607187557800 ""} { "Info" "ISGN_ENTITY_NAME" "5 Snooping " "Found entity 5: Snooping" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607187557800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607187557800 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_escolha Snooping.v(641) " "Verilog HDL Implicit Net warning at Snooping.v(641): created implicit net for \"bit_escolha\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 641 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187557805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op Snooping.v(641) " "Verilog HDL Implicit Net warning at Snooping.v(641): created implicit net for \"op\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 641 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187557805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estado_op Snooping.v(641) " "Verilog HDL Implicit Net warning at Snooping.v(641): created implicit net for \"estado_op\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 641 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187557805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estado_prox_emissor Snooping.v(641) " "Verilog HDL Implicit Net warning at Snooping.v(641): created implicit net for \"estado_prox_emissor\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 641 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187557805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estado_wb_emissor Snooping.v(641) " "Verilog HDL Implicit Net warning at Snooping.v(641): created implicit net for \"estado_wb_emissor\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 641 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187557805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "emissor_bus Snooping.v(641) " "Verilog HDL Implicit Net warning at Snooping.v(641): created implicit net for \"emissor_bus\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 641 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187557805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "receptor_bus Snooping.v(642) " "Verilog HDL Implicit Net warning at Snooping.v(642): created implicit net for \"receptor_bus\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 642 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187557805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estado Snooping.v(642) " "Verilog HDL Implicit Net warning at Snooping.v(642): created implicit net for \"estado\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 642 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187557805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estado_prox_receptor Snooping.v(642) " "Verilog HDL Implicit Net warning at Snooping.v(642): created implicit net for \"estado_prox_receptor\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 642 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187557805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estado_wb_receptor Snooping.v(642) " "Verilog HDL Implicit Net warning at Snooping.v(642): created implicit net for \"estado_wb_receptor\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 642 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187557805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aborta_acesso_mem Snooping.v(642) " "Verilog HDL Implicit Net warning at Snooping.v(642): created implicit net for \"aborta_acesso_mem\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 642 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187557805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Snooping " "Elaborating entity \"Snooping\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607187557829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_emissora maq_emissora:me1 " "Elaborating entity \"maq_emissora\" for hierarchy \"maq_emissora:me1\"" {  } { { "Snooping.v" "me1" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607187557850 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado Snooping.v(160) " "Verilog HDL Always Construct warning at Snooping.v(160): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607187557850 "|Snooping|maq_emissora:me1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado_op Snooping.v(162) " "Verilog HDL Always Construct warning at Snooping.v(162): variable \"estado_op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607187557850 "|Snooping|maq_emissora:me1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado_op Snooping.v(180) " "Verilog HDL Always Construct warning at Snooping.v(180): variable \"estado_op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607187557850 "|Snooping|maq_emissora:me1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado_op Snooping.v(186) " "Verilog HDL Always Construct warning at Snooping.v(186): variable \"estado_op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607187557850 "|Snooping|maq_emissora:me1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado_op Snooping.v(189) " "Verilog HDL Always Construct warning at Snooping.v(189): variable \"estado_op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607187557850 "|Snooping|maq_emissora:me1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Snooping.v(160) " "Verilog HDL Case Statement warning at Snooping.v(160): incomplete case statement has no default case item" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 160 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607187557850 "|Snooping|maq_emissora:me1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "estado_wb_emissor Snooping.v(155) " "Verilog HDL Always Construct warning at Snooping.v(155): inferring latch(es) for variable \"estado_wb_emissor\", which holds its previous value in one or more paths through the always construct" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607187557850 "|Snooping|maq_emissora:me1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "emissor_bus Snooping.v(155) " "Verilog HDL Always Construct warning at Snooping.v(155): inferring latch(es) for variable \"emissor_bus\", which holds its previous value in one or more paths through the always construct" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607187557850 "|Snooping|maq_emissora:me1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "estado_prox_emissor Snooping.v(155) " "Verilog HDL Always Construct warning at Snooping.v(155): inferring latch(es) for variable \"estado_prox_emissor\", which holds its previous value in one or more paths through the always construct" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607187557850 "|Snooping|maq_emissora:me1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_prox_emissor\[0\] Snooping.v(156) " "Inferred latch for \"estado_prox_emissor\[0\]\" at Snooping.v(156)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187557850 "|Snooping|maq_emissora:me1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_prox_emissor\[1\] Snooping.v(156) " "Inferred latch for \"estado_prox_emissor\[1\]\" at Snooping.v(156)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187557850 "|Snooping|maq_emissora:me1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emissor_bus\[0\] Snooping.v(156) " "Inferred latch for \"emissor_bus\[0\]\" at Snooping.v(156)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187557850 "|Snooping|maq_emissora:me1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emissor_bus\[1\] Snooping.v(156) " "Inferred latch for \"emissor_bus\[1\]\" at Snooping.v(156)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187557850 "|Snooping|maq_emissora:me1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_wb_emissor Snooping.v(156) " "Inferred latch for \"estado_wb_emissor\" at Snooping.v(156)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187557850 "|Snooping|maq_emissora:me1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_receptora maq_receptora:mr1 " "Elaborating entity \"maq_receptora\" for hierarchy \"maq_receptora:mr1\"" {  } { { "Snooping.v" "mr1" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607187557870 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "receptor_bus Snooping.v(244) " "Verilog HDL Always Construct warning at Snooping.v(244): variable \"receptor_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607187557870 "|Snooping|maq_receptora:mr1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "receptor_bus Snooping.v(249) " "Verilog HDL Always Construct warning at Snooping.v(249): variable \"receptor_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 249 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607187557870 "|Snooping|maq_receptora:mr1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "receptor_bus Snooping.v(256) " "Verilog HDL Always Construct warning at Snooping.v(256): variable \"receptor_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607187557870 "|Snooping|maq_receptora:mr1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "receptor_bus Snooping.v(259) " "Verilog HDL Always Construct warning at Snooping.v(259): variable \"receptor_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607187557870 "|Snooping|maq_receptora:mr1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "receptor_bus Snooping.v(262) " "Verilog HDL Always Construct warning at Snooping.v(262): variable \"receptor_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607187557870 "|Snooping|maq_receptora:mr1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Snooping.v(242) " "Verilog HDL Case Statement warning at Snooping.v(242): incomplete case statement has no default case item" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 242 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607187557870 "|Snooping|maq_receptora:mr1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Snooping.v(242) " "Verilog HDL Case Statement information at Snooping.v(242): all case item expressions in this case statement are onehot" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 242 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1607187557870 "|Snooping|maq_receptora:mr1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "estado_wb_receptor Snooping.v(236) " "Verilog HDL Always Construct warning at Snooping.v(236): inferring latch(es) for variable \"estado_wb_receptor\", which holds its previous value in one or more paths through the always construct" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607187557870 "|Snooping|maq_receptora:mr1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aborta_acesso_mem Snooping.v(236) " "Verilog HDL Always Construct warning at Snooping.v(236): inferring latch(es) for variable \"aborta_acesso_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607187557870 "|Snooping|maq_receptora:mr1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "estado_prox_receptor Snooping.v(236) " "Verilog HDL Always Construct warning at Snooping.v(236): inferring latch(es) for variable \"estado_prox_receptor\", which holds its previous value in one or more paths through the always construct" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607187557870 "|Snooping|maq_receptora:mr1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_prox_receptor\[0\] Snooping.v(237) " "Inferred latch for \"estado_prox_receptor\[0\]\" at Snooping.v(237)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187557870 "|Snooping|maq_receptora:mr1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_prox_receptor\[1\] Snooping.v(237) " "Inferred latch for \"estado_prox_receptor\[1\]\" at Snooping.v(237)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187557870 "|Snooping|maq_receptora:mr1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aborta_acesso_mem Snooping.v(237) " "Inferred latch for \"aborta_acesso_mem\" at Snooping.v(237)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187557870 "|Snooping|maq_receptora:mr1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_wb_receptor Snooping.v(237) " "Inferred latch for \"estado_wb_receptor\" at Snooping.v(237)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187557870 "|Snooping|maq_receptora:mr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:p0 " "Elaborating entity \"cache\" for hierarchy \"cache:p0\"" {  } { { "Snooping.v" "p0" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607187557879 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "busOut Snooping.v(321) " "Verilog HDL warning at Snooping.v(321): initial value for variable busOut should be constant" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 321 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1607187557889 "|Snooping|cache:p0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "busOut\[14..13\] Snooping.v(319) " "Output port \"busOut\[14..13\]\" at Snooping.v(319) has no driver" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607187557899 "|Snooping|cache:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:p1 " "Elaborating entity \"cache\" for hierarchy \"cache:p1\"" {  } { { "Snooping.v" "p1" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607187557929 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "busOut Snooping.v(321) " "Verilog HDL warning at Snooping.v(321): initial value for variable busOut should be constant" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 321 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1607187557939 "|Snooping|cache:p1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Snooping.v(430) " "Verilog HDL Case Statement warning at Snooping.v(430): case item expression covers a value already covered by a previous case item" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 430 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1607187557945 "|Snooping|cache:p1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "busOut\[14..13\] Snooping.v(319) " "Output port \"busOut\[14..13\]\" at Snooping.v(319) has no driver" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607187557950 "|Snooping|cache:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:p2 " "Elaborating entity \"cache\" for hierarchy \"cache:p2\"" {  } { { "Snooping.v" "p2" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607187557979 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "busOut Snooping.v(321) " "Verilog HDL warning at Snooping.v(321): initial value for variable busOut should be constant" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 321 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1607187557979 "|Snooping|cache:p2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Snooping.v(462) " "Verilog HDL Case Statement warning at Snooping.v(462): case item expression covers a value already covered by a previous case item" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 462 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1607187557984 "|Snooping|cache:p2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "busOut\[14..13\] Snooping.v(319) " "Output port \"busOut\[14..13\]\" at Snooping.v(319) has no driver" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607187557984 "|Snooping|cache:p2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arbs " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arbs\"" {  } { { "Snooping.v" "arbs" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607187558020 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_entrada Snooping.v(115) " "Verilog HDL Always Construct warning at Snooping.v(115): variable \"mem_entrada\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607187558020 "|Snooping|arbiter:arbs"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_entrada Snooping.v(116) " "Verilog HDL Always Construct warning at Snooping.v(116): variable \"mem_entrada\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607187558020 "|Snooping|arbiter:arbs"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_saida Snooping.v(36) " "Verilog HDL Always Construct warning at Snooping.v(36): inferring latch(es) for variable \"mem_saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607187558020 "|Snooping|arbiter:arbs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_saida\[0\] Snooping.v(36) " "Inferred latch for \"mem_saida\[0\]\" at Snooping.v(36)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187558020 "|Snooping|arbiter:arbs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_saida\[1\] Snooping.v(36) " "Inferred latch for \"mem_saida\[1\]\" at Snooping.v(36)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187558020 "|Snooping|arbiter:arbs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_saida\[2\] Snooping.v(36) " "Inferred latch for \"mem_saida\[2\]\" at Snooping.v(36)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187558020 "|Snooping|arbiter:arbs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_saida\[3\] Snooping.v(36) " "Inferred latch for \"mem_saida\[3\]\" at Snooping.v(36)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187558020 "|Snooping|arbiter:arbs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_saida\[4\] Snooping.v(36) " "Inferred latch for \"mem_saida\[4\]\" at Snooping.v(36)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187558020 "|Snooping|arbiter:arbs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_saida\[5\] Snooping.v(36) " "Inferred latch for \"mem_saida\[5\]\" at Snooping.v(36)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187558020 "|Snooping|arbiter:arbs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_saida\[6\] Snooping.v(36) " "Inferred latch for \"mem_saida\[6\]\" at Snooping.v(36)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187558020 "|Snooping|arbiter:arbs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_saida\[7\] Snooping.v(36) " "Inferred latch for \"mem_saida\[7\]\" at Snooping.v(36)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187558020 "|Snooping|arbiter:arbs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:m " "Elaborating entity \"memoria\" for hierarchy \"memoria:m\"" {  } { { "Snooping.v" "m" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607187558065 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bit_escolha " "Net \"bit_escolha\" is missing source, defaulting to GND" {  } { { "Snooping.v" "bit_escolha" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 641 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1607187558119 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1607187558119 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1607187558324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607187558495 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187558495 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 634 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187558542 "|Snooping|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu\[0\] " "No output dependent on input pin \"cpu\[0\]\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 636 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187558542 "|Snooping|cpu[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu\[1\] " "No output dependent on input pin \"cpu\[1\]\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 636 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187558542 "|Snooping|cpu[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu\[2\] " "No output dependent on input pin \"cpu\[2\]\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 636 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187558542 "|Snooping|cpu[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu\[3\] " "No output dependent on input pin \"cpu\[3\]\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 636 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187558542 "|Snooping|cpu[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu\[4\] " "No output dependent on input pin \"cpu\[4\]\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 636 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187558542 "|Snooping|cpu[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu\[5\] " "No output dependent on input pin \"cpu\[5\]\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 636 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187558542 "|Snooping|cpu[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu\[6\] " "No output dependent on input pin \"cpu\[6\]\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 636 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187558542 "|Snooping|cpu[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu\[7\] " "No output dependent on input pin \"cpu\[7\]\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 636 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187558542 "|Snooping|cpu[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu\[8\] " "No output dependent on input pin \"cpu\[8\]\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 636 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187558542 "|Snooping|cpu[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu\[9\] " "No output dependent on input pin \"cpu\[9\]\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 636 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187558542 "|Snooping|cpu[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu\[10\] " "No output dependent on input pin \"cpu\[10\]\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 636 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187558542 "|Snooping|cpu[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1607187558542 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607187558550 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607187558550 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607187558550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607187558600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 13:59:18 2020 " "Processing ended: Sat Dec 05 13:59:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607187558600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607187558600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607187558600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607187558600 ""}
