{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738353588642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738353588652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 14:59:48 2025 " "Processing started: Fri Jan 31 14:59:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738353588652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738353588652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sls_mux2to1_structural_vhdl -c sls_mux2to1_structural_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off sls_mux2to1_structural_vhdl -c sls_mux2to1_structural_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738353588652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738353589135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738353589135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_mux2to1_structural_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_mux2to1_structural_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_mux2to1_structural_vhdl-sls_structural " "Found design unit 1: sls_mux2to1_structural_vhdl-sls_structural" {  } { { "sls_mux2to1_structural_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_mux2to1_structural_vhdl/sls_mux2to1_structural_vhdl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738353596638 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_mux2to1_structural_vhdl " "Found entity 1: sls_mux2to1_structural_vhdl" {  } { { "sls_mux2to1_structural_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_mux2to1_structural_vhdl/sls_mux2to1_structural_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738353596638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738353596638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_not_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_not_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_not-sls_functional " "Found design unit 1: sls_not-sls_functional" {  } { { "sls_not_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_mux2to1_structural_vhdl/sls_not_vhdl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738353596643 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_not " "Found entity 1: sls_not" {  } { { "sls_not_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_mux2to1_structural_vhdl/sls_not_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738353596643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738353596643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_and2_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_and2_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_and2-sls_functional " "Found design unit 1: sls_and2-sls_functional" {  } { { "sls_and2_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_mux2to1_structural_vhdl/sls_and2_vhdl.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738353596647 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_and2 " "Found entity 1: sls_and2" {  } { { "sls_and2_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_mux2to1_structural_vhdl/sls_and2_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738353596647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738353596647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_or2_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_or2_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_or2-sls_functional " "Found design unit 1: sls_or2-sls_functional" {  } { { "sls_or2_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_mux2to1_structural_vhdl/sls_or2_vhdl.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738353596652 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_or2 " "Found entity 1: sls_or2" {  } { { "sls_or2_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_mux2to1_structural_vhdl/sls_or2_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738353596652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738353596652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sls_mux2to1_structural_vhdl " "Elaborating entity \"sls_mux2to1_structural_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738353596681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_not sls_not:stage0 " "Elaborating entity \"sls_not\" for hierarchy \"sls_not:stage0\"" {  } { { "sls_mux2to1_structural_vhdl.vhd" "stage0" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_mux2to1_structural_vhdl/sls_mux2to1_structural_vhdl.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738353596688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_and2 sls_and2:stage1 " "Elaborating entity \"sls_and2\" for hierarchy \"sls_and2:stage1\"" {  } { { "sls_mux2to1_structural_vhdl.vhd" "stage1" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_mux2to1_structural_vhdl/sls_mux2to1_structural_vhdl.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738353596693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_or2 sls_or2:stage3 " "Elaborating entity \"sls_or2\" for hierarchy \"sls_or2:stage3\"" {  } { { "sls_mux2to1_structural_vhdl.vhd" "stage3" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_mux2to1_structural_vhdl/sls_mux2to1_structural_vhdl.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738353596700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738353597077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738353597384 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738353597384 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738353597414 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738353597414 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738353597414 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738353597414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738353597424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 31 14:59:57 2025 " "Processing ended: Fri Jan 31 14:59:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738353597424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738353597424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738353597424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738353597424 ""}
