Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Wed Jun 11 21:27:44 2025
| Host              : DESKTOP-4VU606L running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file IntegralImage_timing_summary_routed.rpt -pb IntegralImage_timing_summary_routed.pb -rpx IntegralImage_timing_summary_routed.rpx -warn_on_violation
| Design            : IntegralImage
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  95          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (54)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (54)
-------------------------------
 There are 54 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.239        0.000                      0                  825        0.041        0.000                      0                  825        9.468        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                14.239        0.000                      0                  825        0.041        0.000                      0                  825        9.468        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.239ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 1.207ns (21.243%)  route 4.475ns (78.757%))
  Logic Levels:           11  (CARRY8=2 LUT2=2 LUT5=2 LUT6=4 RAMS64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 21.807 - 20.000 ) 
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.532ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.484ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.333     2.245    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X69Y201        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y201        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.324 r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/Q
                         net (fo=68, routed)          0.632     2.956    DATAPATH_INST/COUNTER_I/I[0]
    SLICE_X70Y204        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     3.052 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.412     3.464    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X68Y201        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.612 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_4/O
                         net (fo=1, routed)           0.240     3.852    DATAPATH_INST/COUNTER_I_n_3
    SLICE_X67Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     3.999 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.189     4.188    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X67Y205        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.313 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.016     4.329    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X67Y205        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056     4.385 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.356     4.741    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X66Y205        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.837 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_103/O
                         net (fo=7, routed)           0.245     5.082    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.180 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64/O
                         net (fo=1, routed)           0.287     5.467    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64_n_0
    SLICE_X70Y205        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.565 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.342     5.907    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21_n_0
    SLICE_X66Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.997 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.912     6.909    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__6/A4
    SLICE_X71Y210        RAMS64E (Prop_D6LUT_SLICEM_ADR4_O)
                                                      0.051     6.960 r  DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__6/SP/O
                         net (fo=1, routed)           0.447     7.407    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__6_n_0
    SLICE_X68Y209        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     7.530 r  DATAPATH_INST/Memory_ins/Dout[7]_i_1/O
                         net (fo=2, routed)           0.397     7.927    DATAPATH_INST/Memory_ins/p_0_out[7]
    SLICE_X72Y209        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.181    21.807    DATAPATH_INST/Memory_ins/CLK
    SLICE_X72Y209        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[7]/C
                         clock pessimism              0.370    22.177    
                         clock uncertainty           -0.035    22.141    
    SLICE_X72Y209        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    22.166    DATAPATH_INST/Memory_ins/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                 14.239    

Slack (MET) :             14.272ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 1.207ns (21.367%)  route 4.442ns (78.633%))
  Logic Levels:           11  (CARRY8=2 LUT2=2 LUT5=2 LUT6=4 RAMS64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 21.807 - 20.000 ) 
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.532ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.484ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.333     2.245    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X69Y201        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y201        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.324 r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/Q
                         net (fo=68, routed)          0.632     2.956    DATAPATH_INST/COUNTER_I/I[0]
    SLICE_X70Y204        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     3.052 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.412     3.464    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X68Y201        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.612 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_4/O
                         net (fo=1, routed)           0.240     3.852    DATAPATH_INST/COUNTER_I_n_3
    SLICE_X67Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     3.999 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.189     4.188    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X67Y205        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.313 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.016     4.329    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X67Y205        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056     4.385 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.356     4.741    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X66Y205        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.837 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_103/O
                         net (fo=7, routed)           0.245     5.082    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.180 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64/O
                         net (fo=1, routed)           0.287     5.467    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64_n_0
    SLICE_X70Y205        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.565 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.342     5.907    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21_n_0
    SLICE_X66Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.997 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.912     6.909    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__6/A4
    SLICE_X71Y210        RAMS64E (Prop_D6LUT_SLICEM_ADR4_O)
                                                      0.051     6.960 r  DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__6/SP/O
                         net (fo=1, routed)           0.447     7.407    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__6_n_0
    SLICE_X68Y209        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     7.530 r  DATAPATH_INST/Memory_ins/Dout[7]_i_1/O
                         net (fo=2, routed)           0.364     7.894    DATAPATH_INST/Memory_ins/p_0_out[7]
    SLICE_X72Y209        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.181    21.807    DATAPATH_INST/Memory_ins/CLK
    SLICE_X72Y209        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[7]_lopt_replica/C
                         clock pessimism              0.370    22.177    
                         clock uncertainty           -0.035    22.141    
    SLICE_X72Y209        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    22.166    DATAPATH_INST/Memory_ins/Dout_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                 14.272    

Slack (MET) :             14.550ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.251ns (23.292%)  route 4.120ns (76.708%))
  Logic Levels:           12  (CARRY8=2 LUT2=2 LUT5=2 LUT6=4 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 21.807 - 20.000 ) 
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.532ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.484ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.333     2.245    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X69Y201        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y201        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.324 r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/Q
                         net (fo=68, routed)          0.632     2.956    DATAPATH_INST/COUNTER_I/I[0]
    SLICE_X70Y204        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     3.052 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.412     3.464    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X68Y201        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.612 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_4/O
                         net (fo=1, routed)           0.240     3.852    DATAPATH_INST/COUNTER_I_n_3
    SLICE_X67Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     3.999 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.189     4.188    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X67Y205        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.313 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.016     4.329    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X67Y205        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056     4.385 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.356     4.741    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X66Y205        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.837 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_103/O
                         net (fo=7, routed)           0.245     5.082    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.180 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64/O
                         net (fo=1, routed)           0.287     5.467    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64_n_0
    SLICE_X70Y205        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.565 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.342     5.907    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21_n_0
    SLICE_X66Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.997 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.516     6.513    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/A4
    SLICE_X71Y209        RAMS64E (Prop_G6LUT_SLICEM_ADR4_O)
                                                      0.052     6.565 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/HIGH/O
                         net (fo=1, routed)           0.017     6.582    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/O1
    SLICE_X71Y209        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     6.649 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/F7/O
                         net (fo=1, routed)           0.370     7.019    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2_n_0
    SLICE_X68Y209        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     7.118 r  DATAPATH_INST/Memory_ins/Dout[3]_i_1/O
                         net (fo=2, routed)           0.498     7.616    DATAPATH_INST/Memory_ins/p_0_out[3]
    SLICE_X72Y209        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.181    21.807    DATAPATH_INST/Memory_ins/CLK
    SLICE_X72Y209        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[3]_lopt_replica/C
                         clock pessimism              0.370    22.177    
                         clock uncertainty           -0.035    22.141    
    SLICE_X72Y209        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    22.166    DATAPATH_INST/Memory_ins/Dout_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                 14.550    

Slack (MET) :             14.575ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 1.301ns (24.382%)  route 4.035ns (75.618%))
  Logic Levels:           12  (CARRY8=2 LUT2=2 LUT5=2 LUT6=4 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.797ns = ( 21.797 - 20.000 ) 
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.532ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.484ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.333     2.245    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X69Y201        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y201        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.324 r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/Q
                         net (fo=68, routed)          0.632     2.956    DATAPATH_INST/COUNTER_I/I[0]
    SLICE_X70Y204        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     3.052 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.412     3.464    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X68Y201        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.612 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_4/O
                         net (fo=1, routed)           0.240     3.852    DATAPATH_INST/COUNTER_I_n_3
    SLICE_X67Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     3.999 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.189     4.188    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X67Y205        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.313 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.016     4.329    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X67Y205        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056     4.385 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.356     4.741    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X66Y205        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.837 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_103/O
                         net (fo=7, routed)           0.245     5.082    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.180 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64/O
                         net (fo=1, routed)           0.287     5.467    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64_n_0
    SLICE_X70Y205        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.565 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.342     5.907    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21_n_0
    SLICE_X66Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.997 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.560     6.557    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/A4
    SLICE_X71Y209        RAMS64E (Prop_F6LUT_SLICEM_ADR4_O)
                                                      0.051     6.608 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/LOW/O
                         net (fo=1, routed)           0.023     6.631    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/O0
    SLICE_X71Y209        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.068     6.699 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/F7/O
                         net (fo=1, routed)           0.314     7.013    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3_n_0
    SLICE_X72Y210        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     7.162 r  DATAPATH_INST/Memory_ins/Dout[4]_i_1/O
                         net (fo=2, routed)           0.419     7.581    DATAPATH_INST/Memory_ins/p_0_out[4]
    SLICE_X68Y210        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.171    21.797    DATAPATH_INST/Memory_ins/CLK
    SLICE_X68Y210        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[4]/C
                         clock pessimism              0.370    22.167    
                         clock uncertainty           -0.035    22.131    
    SLICE_X68Y210        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    22.156    DATAPATH_INST/Memory_ins/Dout_reg[4]
  -------------------------------------------------------------------
                         required time                         22.156    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                 14.575    

Slack (MET) :             14.587ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.120ns (21.033%)  route 4.205ns (78.967%))
  Logic Levels:           11  (CARRY8=2 LUT2=2 LUT5=2 LUT6=4 RAMS64E=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.798ns = ( 21.798 - 20.000 ) 
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.532ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.484ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.333     2.245    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X69Y201        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y201        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.324 r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/Q
                         net (fo=68, routed)          0.632     2.956    DATAPATH_INST/COUNTER_I/I[0]
    SLICE_X70Y204        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     3.052 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.412     3.464    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X68Y201        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.612 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_4/O
                         net (fo=1, routed)           0.240     3.852    DATAPATH_INST/COUNTER_I_n_3
    SLICE_X67Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     3.999 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.189     4.188    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X67Y205        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.313 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.016     4.329    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X67Y205        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056     4.385 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.356     4.741    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X66Y205        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.837 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_103/O
                         net (fo=7, routed)           0.245     5.082    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.180 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64/O
                         net (fo=1, routed)           0.287     5.467    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64_n_0
    SLICE_X70Y205        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.565 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.342     5.907    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21_n_0
    SLICE_X66Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.997 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.914     6.911    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__7/A4
    SLICE_X71Y210        RAMS64E (Prop_C6LUT_SLICEM_ADR4_O)
                                                      0.051     6.962 r  DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__7/SP/O
                         net (fo=1, routed)           0.215     7.177    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__7_n_0
    SLICE_X72Y210        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     7.213 r  DATAPATH_INST/Memory_ins/Dout[8]_i_1/O
                         net (fo=2, routed)           0.357     7.570    DATAPATH_INST/Memory_ins/p_0_out[8]
    SLICE_X68Y211        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.172    21.798    DATAPATH_INST/Memory_ins/CLK
    SLICE_X68Y211        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[8]/C
                         clock pessimism              0.370    22.168    
                         clock uncertainty           -0.035    22.132    
    SLICE_X68Y211        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    22.157    DATAPATH_INST/Memory_ins/Dout_reg[8]
  -------------------------------------------------------------------
                         required time                         22.157    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                 14.587    

Slack (MET) :             14.598ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 1.181ns (22.228%)  route 4.132ns (77.771%))
  Logic Levels:           11  (CARRY8=2 LUT2=2 LUT5=2 LUT6=4 RAMS64E=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.797ns = ( 21.797 - 20.000 ) 
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.532ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.484ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.333     2.245    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X69Y201        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y201        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.324 r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/Q
                         net (fo=68, routed)          0.632     2.956    DATAPATH_INST/COUNTER_I/I[0]
    SLICE_X70Y204        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     3.052 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.412     3.464    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X68Y201        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.612 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_4/O
                         net (fo=1, routed)           0.240     3.852    DATAPATH_INST/COUNTER_I_n_3
    SLICE_X67Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     3.999 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.189     4.188    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X67Y205        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.313 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.016     4.329    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X67Y205        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056     4.385 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.356     4.741    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X66Y205        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.837 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_103/O
                         net (fo=7, routed)           0.245     5.082    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.180 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64/O
                         net (fo=1, routed)           0.287     5.467    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64_n_0
    SLICE_X70Y205        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.565 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.342     5.907    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21_n_0
    SLICE_X66Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.997 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.916     6.913    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__4/A4
    SLICE_X71Y210        RAMS64E (Prop_F6LUT_SLICEM_ADR4_O)
                                                      0.051     6.964 r  DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__4/SP/O
                         net (fo=1, routed)           0.216     7.180    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__4_n_0
    SLICE_X72Y210        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     7.277 r  DATAPATH_INST/Memory_ins/Dout[5]_i_1/O
                         net (fo=2, routed)           0.281     7.558    DATAPATH_INST/Memory_ins/p_0_out[5]
    SLICE_X68Y210        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.171    21.797    DATAPATH_INST/Memory_ins/CLK
    SLICE_X68Y210        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[5]/C
                         clock pessimism              0.370    22.167    
                         clock uncertainty           -0.035    22.131    
    SLICE_X68Y210        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    22.156    DATAPATH_INST/Memory_ins/Dout_reg[5]
  -------------------------------------------------------------------
                         required time                         22.156    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                 14.598    

Slack (MET) :             14.599ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[14]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.480ns (27.830%)  route 3.838ns (72.170%))
  Logic Levels:           13  (CARRY8=2 LUT2=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 21.803 - 20.000 ) 
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.532ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.484ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.333     2.245    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X69Y201        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y201        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.324 r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/Q
                         net (fo=68, routed)          0.632     2.956    DATAPATH_INST/COUNTER_I/I[0]
    SLICE_X70Y204        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     3.052 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.412     3.464    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X68Y201        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.612 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_4/O
                         net (fo=1, routed)           0.240     3.852    DATAPATH_INST/COUNTER_I_n_3
    SLICE_X67Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     3.999 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.189     4.188    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X67Y205        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.313 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.016     4.329    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X67Y205        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     4.446 r  DATAPATH_INST/addr_B1__35_carry/O[2]
                         net (fo=3, routed)           0.177     4.623    DATAPATH_INST/Memory_ins/addr_B1[5]
    SLICE_X66Y205        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     4.691 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_117/O
                         net (fo=1, routed)           0.201     4.892    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_117_n_0
    SLICE_X66Y205        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     4.941 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_105/O
                         net (fo=5, routed)           0.101     5.042    DATAPATH_INST/COUNTER_J/addr_B0__45[5]
    SLICE_X68Y205        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     5.132 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_111/O
                         net (fo=2, routed)           0.240     5.372    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_111_n_0
    SLICE_X69Y206        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     5.460 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_84/O
                         net (fo=1, routed)           0.085     5.545    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_84_n_0
    SLICE_X69Y205        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     5.643 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_27/O
                         net (fo=1, routed)           0.275     5.918    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_27_n_0
    SLICE_X66Y207        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     6.067 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_9/O
                         net (fo=66, routed)          0.673     6.740    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/A6
    SLICE_X70Y212        MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.077     6.817 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/F7/O
                         net (fo=1, routed)           0.198     7.015    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13_n_0
    SLICE_X69Y212        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     7.164 r  DATAPATH_INST/Memory_ins/Dout[14]_i_1/O
                         net (fo=2, routed)           0.399     7.563    DATAPATH_INST/Memory_ins/p_0_out[14]
    SLICE_X71Y213        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.177    21.803    DATAPATH_INST/Memory_ins/CLK
    SLICE_X71Y213        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[14]_lopt_replica/C
                         clock pessimism              0.370    22.173    
                         clock uncertainty           -0.035    22.137    
    SLICE_X71Y213        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    22.162    DATAPATH_INST/Memory_ins/Dout_reg[14]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                 14.599    

Slack (MET) :             14.612ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.189ns (22.451%)  route 4.107ns (77.549%))
  Logic Levels:           12  (CARRY8=2 LUT2=2 LUT5=2 LUT6=4 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 21.794 - 20.000 ) 
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.532ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.484ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.333     2.245    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X69Y201        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y201        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.324 r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/Q
                         net (fo=68, routed)          0.632     2.956    DATAPATH_INST/COUNTER_I/I[0]
    SLICE_X70Y204        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     3.052 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.412     3.464    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X68Y201        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.612 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_4/O
                         net (fo=1, routed)           0.240     3.852    DATAPATH_INST/COUNTER_I_n_3
    SLICE_X67Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     3.999 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.189     4.188    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X67Y205        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.313 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.016     4.329    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X67Y205        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056     4.385 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.356     4.741    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X66Y205        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.837 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_103/O
                         net (fo=7, routed)           0.245     5.082    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.180 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64/O
                         net (fo=1, routed)           0.287     5.467    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64_n_0
    SLICE_X70Y205        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.565 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.342     5.907    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21_n_0
    SLICE_X66Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.997 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.918     6.915    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/A4
    SLICE_X71Y211        RAMS64E (Prop_F6LUT_SLICEM_ADR4_O)
                                                      0.051     6.966 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/O
                         net (fo=1, routed)           0.023     6.989    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/O0
    SLICE_X71Y211        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.068     7.057 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/F7/O
                         net (fo=1, routed)           0.141     7.198    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0_n_0
    SLICE_X71Y212        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     7.235 r  DATAPATH_INST/Memory_ins/Dout[1]_i_1/O
                         net (fo=2, routed)           0.306     7.541    DATAPATH_INST/Memory_ins/p_0_out[1]
    SLICE_X69Y212        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.168    21.794    DATAPATH_INST/Memory_ins/CLK
    SLICE_X69Y212        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[1]/C
                         clock pessimism              0.370    22.164    
                         clock uncertainty           -0.035    22.128    
    SLICE_X69Y212        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    22.153    DATAPATH_INST/Memory_ins/Dout_reg[1]
  -------------------------------------------------------------------
                         required time                         22.153    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 14.612    

Slack (MET) :             14.618ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[13]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 1.174ns (22.155%)  route 4.125ns (77.845%))
  Logic Levels:           11  (CARRY8=2 LUT2=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 21.803 - 20.000 ) 
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.532ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.484ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.333     2.245    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X69Y201        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y201        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.324 r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/Q
                         net (fo=68, routed)          0.632     2.956    DATAPATH_INST/COUNTER_I/I[0]
    SLICE_X70Y204        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     3.052 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.412     3.464    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X68Y201        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.612 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_4/O
                         net (fo=1, routed)           0.240     3.852    DATAPATH_INST/COUNTER_I_n_3
    SLICE_X67Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     3.999 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.189     4.188    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X67Y205        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.313 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.016     4.329    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X67Y205        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056     4.385 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.356     4.741    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X66Y205        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.837 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_103/O
                         net (fo=7, routed)           0.245     5.082    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.180 f  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64/O
                         net (fo=1, routed)           0.287     5.467    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64_n_0
    SLICE_X70Y205        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.565 f  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.342     5.907    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21_n_0
    SLICE_X66Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.997 f  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.384     6.381    DATAPATH_INST/COUNTER_J/ADDR[4]
    SLICE_X69Y207        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.471 r  DATAPATH_INST/COUNTER_J/Dout[15]_i_6/O
                         net (fo=16, routed)          0.596     7.067    DATAPATH_INST/Memory_ins/Dout_reg[0]_2
    SLICE_X69Y212        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     7.118 r  DATAPATH_INST/Memory_ins/Dout[13]_i_1/O
                         net (fo=2, routed)           0.426     7.544    DATAPATH_INST/Memory_ins/p_0_out[13]
    SLICE_X71Y213        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[13]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.177    21.803    DATAPATH_INST/Memory_ins/CLK
    SLICE_X71Y213        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[13]_lopt_replica/C
                         clock pessimism              0.370    22.173    
                         clock uncertainty           -0.035    22.137    
    SLICE_X71Y213        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    22.162    DATAPATH_INST/Memory_ins/Dout_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                 14.618    

Slack (MET) :             14.621ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 1.269ns (23.984%)  route 4.022ns (76.016%))
  Logic Levels:           11  (CARRY8=2 LUT2=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.798ns = ( 21.798 - 20.000 ) 
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.532ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.484ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.333     2.245    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X69Y201        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y201        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.324 r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/Q
                         net (fo=68, routed)          0.632     2.956    DATAPATH_INST/COUNTER_I/I[0]
    SLICE_X70Y204        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     3.052 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.412     3.464    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X68Y201        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.612 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_4/O
                         net (fo=1, routed)           0.240     3.852    DATAPATH_INST/COUNTER_I_n_3
    SLICE_X67Y202        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     3.999 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.189     4.188    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X67Y205        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.313 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.016     4.329    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X67Y205        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056     4.385 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.356     4.741    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X66Y205        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.837 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_103/O
                         net (fo=7, routed)           0.245     5.082    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.180 f  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64/O
                         net (fo=1, routed)           0.287     5.467    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_64_n_0
    SLICE_X70Y205        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.565 f  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.342     5.907    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_21_n_0
    SLICE_X66Y206        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.997 f  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.384     6.381    DATAPATH_INST/COUNTER_J/ADDR[4]
    SLICE_X69Y207        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.471 r  DATAPATH_INST/COUNTER_J/Dout[15]_i_6/O
                         net (fo=16, routed)          0.489     6.960    DATAPATH_INST/Memory_ins/Dout_reg[0]_2
    SLICE_X72Y210        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     7.106 r  DATAPATH_INST/Memory_ins/Dout[9]_i_1/O
                         net (fo=2, routed)           0.430     7.536    DATAPATH_INST/Memory_ins/p_0_out[9]
    SLICE_X68Y211        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.172    21.798    DATAPATH_INST/Memory_ins/CLK
    SLICE_X68Y211        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[9]/C
                         clock pessimism              0.370    22.168    
                         clock uncertainty           -0.035    22.132    
    SLICE_X68Y211        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    22.157    DATAPATH_INST/Memory_ins/Dout_reg[9]
  -------------------------------------------------------------------
                         required time                         22.157    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 14.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 DATAPATH_INST/Memory_ins/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/REGD/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.060ns (41.958%)  route 0.083ns (58.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Net Delay (Source):      1.171ns (routing 0.484ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.532ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.171     1.797    DATAPATH_INST/Memory_ins/CLK
    SLICE_X68Y210        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y210        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.857 r  DATAPATH_INST/Memory_ins/Dout_reg[5]/Q
                         net (fo=4, routed)           0.083     1.940    DATAPATH_INST/REGD/Q_reg[15]_0[5]
    SLICE_X67Y210        FDCE                                         r  DATAPATH_INST/REGD/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.351     2.263    DATAPATH_INST/REGD/CLK
    SLICE_X67Y210        FDCE                                         r  DATAPATH_INST/REGD/Q_reg[5]/C
                         clock pessimism             -0.426     1.837    
    SLICE_X67Y210        FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.899    DATAPATH_INST/REGD/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DATAPATH_INST/COUNTER_J/counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/COUNTER_J/counter_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      0.754ns (routing 0.295ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.330ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.381    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.398 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.754     1.152    DATAPATH_INST/COUNTER_J/CLK
    SLICE_X72Y204        FDCE                                         r  DATAPATH_INST/COUNTER_J/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y204        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.191 r  DATAPATH_INST/COUNTER_J/counter_value_reg[3]/Q
                         net (fo=22, routed)          0.027     1.218    DATAPATH_INST/COUNTER_J/J[3]
    SLICE_X72Y204        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.233 r  DATAPATH_INST/COUNTER_J/counter_value[3]_i_1__0/O
                         net (fo=1, routed)           0.015     1.248    DATAPATH_INST/COUNTER_J/counter_value[3]_i_1__0_n_0
    SLICE_X72Y204        FDCE                                         r  DATAPATH_INST/COUNTER_J/counter_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.607    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.860     1.486    DATAPATH_INST/COUNTER_J/CLK
    SLICE_X72Y204        FDCE                                         r  DATAPATH_INST/COUNTER_J/counter_value_reg[3]/C
                         clock pessimism             -0.328     1.158    
    SLICE_X72Y204        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.204    DATAPATH_INST/COUNTER_J/counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 DATAPATH_INST/Memory_ins/Dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/REGA/Q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.059ns (42.754%)  route 0.079ns (57.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.172ns (routing 0.484ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.532ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.172     1.798    DATAPATH_INST/Memory_ins/CLK
    SLICE_X68Y211        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y211        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.857 r  DATAPATH_INST/Memory_ins/Dout_reg[10]/Q
                         net (fo=4, routed)           0.079     1.936    DATAPATH_INST/REGA/D[10]
    SLICE_X68Y211        FDCE                                         r  DATAPATH_INST/REGA/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.346     2.258    DATAPATH_INST/REGA/CLK
    SLICE_X68Y211        FDCE                                         r  DATAPATH_INST/REGA/Q_reg[10]/C
                         clock pessimism             -0.427     1.831    
    SLICE_X68Y211        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.891    DATAPATH_INST/REGA/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 DATAPATH_INST/Memory_ins/Dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/REGD/Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.040ns (28.777%)  route 0.099ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      0.741ns (routing 0.295ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.330ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.381    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.398 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.741     1.139    DATAPATH_INST/Memory_ins/CLK
    SLICE_X69Y212        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y212        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.179 r  DATAPATH_INST/Memory_ins/Dout_reg[15]/Q
                         net (fo=4, routed)           0.099     1.278    DATAPATH_INST/REGD/Q_reg[15]_0[15]
    SLICE_X72Y211        FDCE                                         r  DATAPATH_INST/REGD/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.607    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.846     1.472    DATAPATH_INST/REGD/CLK
    SLICE_X72Y211        FDCE                                         r  DATAPATH_INST/REGD/Q_reg[15]/C
                         clock pessimism             -0.286     1.186    
    SLICE_X72Y211        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.233    DATAPATH_INST/REGD/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 DATAPATH_INST/Memory_ins/Dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/REGC/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.058ns (31.522%)  route 0.126ns (68.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.181ns (routing 0.484ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.532ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.181     1.807    DATAPATH_INST/Memory_ins/CLK
    SLICE_X72Y209        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y209        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.865 r  DATAPATH_INST/Memory_ins/Dout_reg[6]/Q
                         net (fo=4, routed)           0.126     1.991    DATAPATH_INST/REGC/D[6]
    SLICE_X69Y209        FDCE                                         r  DATAPATH_INST/REGC/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.338     2.250    DATAPATH_INST/REGC/CLK
    SLICE_X69Y209        FDCE                                         r  DATAPATH_INST/REGC/Q_reg[6]/C
                         clock pessimism             -0.370     1.880    
    SLICE_X69Y209        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.942    DATAPATH_INST/REGC/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/COUNTER_I/counter_value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.961%)  route 0.049ns (48.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Net Delay (Source):      0.746ns (routing 0.295ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.850ns (routing 0.330ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.381    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.398 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.746     1.144    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X69Y202        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y202        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.183 r  DATAPATH_INST/COUNTER_I/counter_value_reg[6]/Q
                         net (fo=11, routed)          0.032     1.215    DATAPATH_INST/COUNTER_I/I[6]
    SLICE_X69Y202        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     1.229 r  DATAPATH_INST/COUNTER_I/counter_value[6]_i_1/O
                         net (fo=1, routed)           0.017     1.246    DATAPATH_INST/COUNTER_I/counter_value[6]_i_1_n_0
    SLICE_X69Y202        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.607    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.850     1.476    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X69Y202        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[6]/C
                         clock pessimism             -0.326     1.150    
    SLICE_X69Y202        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.196    DATAPATH_INST/COUNTER_I/counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 DATAPATH_INST/Memory_ins/Dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/REGA/Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.040ns (27.211%)  route 0.107ns (72.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      0.741ns (routing 0.295ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.850ns (routing 0.330ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.381    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.398 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.741     1.139    DATAPATH_INST/Memory_ins/CLK
    SLICE_X69Y212        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y212        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.179 r  DATAPATH_INST/Memory_ins/Dout_reg[15]/Q
                         net (fo=4, routed)           0.107     1.286    DATAPATH_INST/REGA/D[15]
    SLICE_X72Y211        FDCE                                         r  DATAPATH_INST/REGA/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.607    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.850     1.476    DATAPATH_INST/REGA/CLK
    SLICE_X72Y211        FDCE                                         r  DATAPATH_INST/REGA/Q_reg[15]/C
                         clock pessimism             -0.286     1.190    
    SLICE_X72Y211        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.236    DATAPATH_INST/REGA/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 DATAPATH_INST/Memory_ins/Dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/REGA/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.058ns (30.851%)  route 0.130ns (69.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.181ns (routing 0.484ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.532ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.181     1.807    DATAPATH_INST/Memory_ins/CLK
    SLICE_X72Y209        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y209        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.865 r  DATAPATH_INST/Memory_ins/Dout_reg[6]/Q
                         net (fo=4, routed)           0.130     1.995    DATAPATH_INST/REGA/D[6]
    SLICE_X69Y209        FDCE                                         r  DATAPATH_INST/REGA/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.338     2.250    DATAPATH_INST/REGA/CLK
    SLICE_X69Y209        FDCE                                         r  DATAPATH_INST/REGA/Q_reg[6]/C
                         clock pessimism             -0.370     1.880    
    SLICE_X69Y209        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.940    DATAPATH_INST/REGA/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 DATAPATH_INST/Memory_ins/Dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/REGD/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.483%)  route 0.076ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      0.746ns (routing 0.295ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.330ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.381    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.398 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.746     1.144    DATAPATH_INST/Memory_ins/CLK
    SLICE_X68Y211        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y211        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.184 r  DATAPATH_INST/Memory_ins/Dout_reg[11]/Q
                         net (fo=4, routed)           0.076     1.260    DATAPATH_INST/REGD/Q_reg[15]_0[11]
    SLICE_X67Y211        FDCE                                         r  DATAPATH_INST/REGD/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.607    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.853     1.479    DATAPATH_INST/REGD/CLK
    SLICE_X67Y211        FDCE                                         r  DATAPATH_INST/REGD/Q_reg[11]/C
                         clock pessimism             -0.320     1.159    
    SLICE_X67Y211        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.205    DATAPATH_INST/REGD/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 DATAPATH_INST/COUNTER_J/counter_value_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/COUNTER_J/counter_value_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.052ns (47.273%)  route 0.058ns (52.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Net Delay (Source):      0.760ns (routing 0.295ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.330ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.381    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.398 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.760     1.158    DATAPATH_INST/COUNTER_J/CLK
    SLICE_X71Y204        FDCE                                         r  DATAPATH_INST/COUNTER_J/counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y204        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.196 r  DATAPATH_INST/COUNTER_J/counter_value_reg[8]/Q
                         net (fo=4, routed)           0.034     1.230    DATAPATH_INST/COUNTER_J/J[8]
    SLICE_X71Y204        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     1.244 r  DATAPATH_INST/COUNTER_J/counter_value[8]_i_2__0/O
                         net (fo=1, routed)           0.024     1.268    DATAPATH_INST/COUNTER_J/counter_value[8]_i_2__0_n_0
    SLICE_X71Y204        FDCE                                         r  DATAPATH_INST/COUNTER_J/counter_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.607    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.868     1.494    DATAPATH_INST/COUNTER_J/CLK
    SLICE_X71Y204        FDCE                                         r  DATAPATH_INST/COUNTER_J/counter_value_reg[8]/C
                         clock pessimism             -0.330     1.164    
    SLICE_X71Y204        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.210    DATAPATH_INST/COUNTER_J/counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         20.000      18.710     BUFGCE_X1Y48   clk_IBUF_BUFG_inst/I
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/CLK
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/CLK
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/CLK
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/CLK
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/CLK
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/LOW/CLK
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/HIGH/CLK
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/LOW/CLK
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X70Y212  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y211  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/CLK



