

================================================================
== Vitis HLS Report for 'xfrgb2gray_1080_1920_s'
================================================================
* Date:           Fri Oct 30 16:39:11 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        overlaystream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.777 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073607|  2073607| 20.736 ms | 20.736 ms |  2073607|  2073607|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+--------------+---------+---------+----------+----------+-----+-----+----------+
        |                             |              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |           Instance          |    Module    |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------+--------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_ExtractPixel_fu_89  |ExtractPixel  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------+--------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_96_1_VITIS_LOOP_98_2  |  2073605|  2073605|         7|          1|          1|  2073600|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|     60|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     84|    -|
|Register         |        -|    -|     209|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     209|    208|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|  ~0 |   ~0   |   ~0  |    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------+---------+----+---+----+-----+
    |           Instance          |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+--------------+---------+----+---+----+-----+
    |call_ret_ExtractPixel_fu_89  |ExtractPixel  |        0|   0|  0|   0|    0|
    +-----------------------------+--------------+---------+----+---+----+-----+
    |Total                        |              |        0|   0|  0|   0|    0|
    +-----------------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_8ns_13ns_22ns_22_4_1_U22  |mac_muladd_8ns_13ns_22ns_22_4_1  | i0 + i1 * i2 |
    |mac_muladd_8ns_16ns_22ns_23_4_1_U23  |mac_muladd_8ns_16ns_22ns_23_4_1  | i0 + i1 * i2 |
    |mul_mul_8ns_15ns_22_4_1_U21          |mul_mul_8ns_15ns_22_4_1          |    i0 * i1   |
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln96_fu_101_p2                |     +    |   0|  0|  28|          21|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |icmp_ln96_fu_95_p2                |   icmp   |   0|  0|  20|          21|          16|
    |ap_block_pp0_stage0_01001         |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter6  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  60|          49|          24|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |img_in_4240_blk_n        |   9|          2|    1|          2|
    |img_src1_4242_blk_n      |   9|          2|    1|          2|
    |img_src2_4243_blk_n      |   9|          2|    1|          2|
    |indvar_flatten_reg_78    |   9|          2|   21|         42|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  84|         18|   28|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |icmp_ln96_reg_166              |   1|   0|    1|          0|
    |indvar_flatten_reg_78          |  21|   0|   21|          0|
    |rgb_V_1_reg_180                |   8|   0|    8|          0|
    |rgb_V_1_reg_180_pp0_iter2_reg  |   8|   0|    8|          0|
    |rgb_V_2_reg_185                |   8|   0|    8|          0|
    |tmp_V_reg_175                  |  24|   0|   24|          0|
    |icmp_ln96_reg_166              |  64|  32|    1|          0|
    |tmp_V_reg_175                  |  64|  32|   24|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 209|  64|  106|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_start              |  in |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_done               | out |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_idle               | out |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_ready              | out |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|img_in_4240_dout      |  in |   24|   ap_fifo  |       img_in_4240      |    pointer   |
|img_in_4240_empty_n   |  in |    1|   ap_fifo  |       img_in_4240      |    pointer   |
|img_in_4240_read      | out |    1|   ap_fifo  |       img_in_4240      |    pointer   |
|img_src1_4242_din     | out |    8|   ap_fifo  |      img_src1_4242     |    pointer   |
|img_src1_4242_full_n  |  in |    1|   ap_fifo  |      img_src1_4242     |    pointer   |
|img_src1_4242_write   | out |    1|   ap_fifo  |      img_src1_4242     |    pointer   |
|img_src2_4243_din     | out |   24|   ap_fifo  |      img_src2_4243     |    pointer   |
|img_src2_4243_full_n  |  in |    1|   ap_fifo  |      img_src2_4243     |    pointer   |
|img_src2_4243_write   | out |    1|   ap_fifo  |      img_src2_4243     |    pointer   |
+----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_src2_4243, void @empty_3, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_src1_4242, void @empty_3, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_4240, void @empty_3, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.75ns)   --->   "%br_ln96 = br void %bb" [source/overlaystream.cpp:96]   --->   Operation 13 'br' 'br_ln96' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.07>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i21, void, i21 %add_ln96, void %.split" [source/overlaystream.cpp:96]   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.94ns)   --->   "%icmp_ln96 = icmp_eq  i21 %indvar_flatten, i21" [source/overlaystream.cpp:96]   --->   Operation 16 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.07ns)   --->   "%add_ln96 = add i21 %indvar_flatten, i21" [source/overlaystream.cpp:96]   --->   Operation 17 'add' 'add_ln96' <Predicate = true> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %.split, void" [source/overlaystream.cpp:96]   --->   Operation 18 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.64>
ST_3 : Operation 19 [1/1] (1.94ns)   --->   "%tmp_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %img_in_4240" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'tmp_V' <Predicate = (!icmp_ln96)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%call_ret = call i24 @ExtractPixel, i24 %tmp_V" [source/overlaystream.cpp:101]   --->   Operation 20 'call' 'call_ret' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%rgb_V_0 = extractvalue i24 %call_ret" [source/overlaystream.cpp:101]   --->   Operation 21 'extractvalue' 'rgb_V_0' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%rgb_V_1 = extractvalue i24 %call_ret" [source/overlaystream.cpp:101]   --->   Operation 22 'extractvalue' 'rgb_V_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%rgb_V_2 = extractvalue i24 %call_ret" [source/overlaystream.cpp:101]   --->   Operation 23 'extractvalue' 'rgb_V_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln852 = zext i8 %rgb_V_0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 24 'zext' 'zext_ln852' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 25 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln852 = mul i22 %zext_ln852, i22" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 25 'mul' 'mul_ln852' <Predicate = (!icmp_ln96)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 26 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln852 = mul i22 %zext_ln852, i22" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 26 'mul' 'mul_ln852' <Predicate = (!icmp_ln96)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln852_2 = zext i8 %rgb_V_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 27 'zext' 'zext_ln852_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 28 [3/3] (1.08ns) (grouped into DSP with root node add_ln852)   --->   "%mul_ln852_2 = mul i20 %zext_ln852_2, i20" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 28 'mul' 'mul_ln852_2' <Predicate = (!icmp_ln96)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.08>
ST_5 : Operation 29 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln852 = mul i22 %zext_ln852, i22" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 29 'mul' 'mul_ln852' <Predicate = (!icmp_ln96)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln852_1 = zext i8 %rgb_V_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 30 'zext' 'zext_ln852_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 31 [3/3] (1.08ns) (grouped into DSP with root node GRAY)   --->   "%mul_ln852_1 = mul i23 %zext_ln852_1, i23" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 31 'mul' 'mul_ln852_1' <Predicate = (!icmp_ln96)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 32 [2/3] (1.08ns) (grouped into DSP with root node add_ln852)   --->   "%mul_ln852_2 = mul i20 %zext_ln852_2, i20" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 32 'mul' 'mul_ln852_2' <Predicate = (!icmp_ln96)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.08>
ST_6 : Operation 33 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln852 = mul i22 %zext_ln852, i22" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 33 'mul' 'mul_ln852' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 34 [2/3] (1.08ns) (grouped into DSP with root node GRAY)   --->   "%mul_ln852_1 = mul i23 %zext_ln852_1, i23" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 34 'mul' 'mul_ln852_1' <Predicate = (!icmp_ln96)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 35 [1/3] (0.00ns) (grouped into DSP with root node add_ln852)   --->   "%mul_ln852_2 = mul i20 %zext_ln852_2, i20" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 35 'mul' 'mul_ln852_2' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 36 [1/1] (0.00ns) (grouped into DSP with root node add_ln852)   --->   "%zext_ln852_3 = zext i20 %mul_ln852_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 36 'zext' 'zext_ln852_3' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_6 : Operation 37 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln852 = add i22 %mul_ln852, i22 %zext_ln852_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 37 'add' 'add_ln852' <Predicate = (!icmp_ln96)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.66>
ST_7 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node GRAY)   --->   "%mul_ln852_1 = mul i23 %zext_ln852_1, i23" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 38 'mul' 'mul_ln852_1' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 39 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln852 = add i22 %mul_ln852, i22 %zext_ln852_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 39 'add' 'add_ln852' <Predicate = (!icmp_ln96)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln852_4 = zext i22 %add_ln852" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 40 'zext' 'zext_ln852_4' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_7 : Operation 41 [2/2] (0.83ns) (root node of the DSP)   --->   "%GRAY = add i23 %zext_ln852_4, i23 %mul_ln852_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 41 'add' 'GRAY' <Predicate = (!icmp_ln96)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_96_1_VITIS_LOOP_98_2_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [source/overlaystream.cpp:95]   --->   Operation 45 'specloopname' 'specloopname_ln95' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_8 : Operation 46 [1/2] (0.83ns) (root node of the DSP)   --->   "%GRAY = add i23 %zext_ln852_4, i23 %mul_ln852_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 46 'add' 'GRAY' <Predicate = (!icmp_ln96)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%Value_uchar = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %GRAY, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:745]   --->   Operation 47 'partselect' 'Value_uchar' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %img_src1_4242, i8 %Value_uchar" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 48 'write' 'write_ln167' <Predicate = (!icmp_ln96)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_8 : Operation 49 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %img_src2_4243, i24 %tmp_V" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 49 'write' 'write_ln167' <Predicate = (!icmp_ln96)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [source/overlaystream.cpp:109]   --->   Operation 51 'ret' 'ret_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in_4240]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_src1_4242]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_src2_4243]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
br_ln96               (br               ) [ 0111111110]
indvar_flatten        (phi              ) [ 0010000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000]
icmp_ln96             (icmp             ) [ 0011111110]
add_ln96              (add              ) [ 0111111110]
br_ln96               (br               ) [ 0000000000]
tmp_V                 (read             ) [ 0010111110]
call_ret              (call             ) [ 0000000000]
rgb_V_0               (extractvalue     ) [ 0000000000]
rgb_V_1               (extractvalue     ) [ 0010110000]
rgb_V_2               (extractvalue     ) [ 0010100000]
zext_ln852            (zext             ) [ 0010111000]
zext_ln852_2          (zext             ) [ 0010011000]
zext_ln852_1          (zext             ) [ 0010001100]
mul_ln852             (mul              ) [ 0010000100]
mul_ln852_2           (mul              ) [ 0000000000]
zext_ln852_3          (zext             ) [ 0010000100]
mul_ln852_1           (mul              ) [ 0010000010]
add_ln852             (add              ) [ 0000000000]
zext_ln852_4          (zext             ) [ 0010000010]
specloopname_ln0      (specloopname     ) [ 0000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000]
specloopname_ln95     (specloopname     ) [ 0000000000]
GRAY                  (add              ) [ 0000000000]
Value_uchar           (partselect       ) [ 0000000000]
write_ln167           (write            ) [ 0000000000]
write_ln167           (write            ) [ 0000000000]
br_ln0                (br               ) [ 0111111110]
ret_ln109             (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in_4240">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_4240"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_src1_4242">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_src1_4242"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_src2_4243">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_src2_4243"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ExtractPixel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_96_1_VITIS_LOOP_98_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_V_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="24" slack="0"/>
<pin id="60" dir="0" index="1" bw="24" slack="0"/>
<pin id="61" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln167_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/8 "/>
</bind>
</comp>

<comp id="71" class="1004" name="write_ln167_write_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="24" slack="0"/>
<pin id="74" dir="0" index="2" bw="24" slack="5"/>
<pin id="75" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/8 "/>
</bind>
</comp>

<comp id="78" class="1005" name="indvar_flatten_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="21" slack="1"/>
<pin id="80" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="21" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="call_ret_ExtractPixel_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="24" slack="0"/>
<pin id="91" dir="0" index="1" bw="24" slack="0"/>
<pin id="92" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln96_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="21" slack="0"/>
<pin id="97" dir="0" index="1" bw="21" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="add_ln96_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="21" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="rgb_V_0_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="24" slack="0"/>
<pin id="109" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rgb_V_0/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="rgb_V_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="24" slack="0"/>
<pin id="113" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rgb_V_1/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="rgb_V_2_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="24" slack="0"/>
<pin id="117" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rgb_V_2/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln852_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln852/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln852_2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="1"/>
<pin id="125" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln852_2/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln852_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="2"/>
<pin id="128" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln852_1/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln852_4_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="22" slack="0"/>
<pin id="131" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln852_4/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="Value_uchar_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="23" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="0" index="3" bw="6" slack="0"/>
<pin id="137" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Value_uchar/8 "/>
</bind>
</comp>

<comp id="142" class="1007" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="22" slack="0"/>
<pin id="145" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln852/3 "/>
</bind>
</comp>

<comp id="148" class="1007" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="20" slack="0"/>
<pin id="151" dir="0" index="2" bw="22" slack="0"/>
<pin id="152" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln852_2/4 zext_ln852_3/6 add_ln852/6 "/>
</bind>
</comp>

<comp id="157" class="1007" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="23" slack="0"/>
<pin id="160" dir="0" index="2" bw="22" slack="0"/>
<pin id="161" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln852_1/5 GRAY/7 "/>
</bind>
</comp>

<comp id="166" class="1005" name="icmp_ln96_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="170" class="1005" name="add_ln96_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="21" slack="0"/>
<pin id="172" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="add_ln96 "/>
</bind>
</comp>

<comp id="175" class="1005" name="tmp_V_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="24" slack="5"/>
<pin id="177" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="180" class="1005" name="rgb_V_1_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="2"/>
<pin id="182" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="rgb_V_1 "/>
</bind>
</comp>

<comp id="185" class="1005" name="rgb_V_2_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rgb_V_2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="zext_ln852_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="22" slack="1"/>
<pin id="192" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln852 "/>
</bind>
</comp>

<comp id="195" class="1005" name="zext_ln852_2_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="20" slack="1"/>
<pin id="197" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln852_2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="zext_ln852_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="23" slack="1"/>
<pin id="202" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln852_1 "/>
</bind>
</comp>

<comp id="205" class="1005" name="mul_ln852_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="22" slack="1"/>
<pin id="207" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln852 "/>
</bind>
</comp>

<comp id="210" class="1005" name="zext_ln852_4_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="23" slack="1"/>
<pin id="212" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln852_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="28" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="54" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="56" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="58" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="82" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="82" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="89" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="89" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="89" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="107" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="50" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="141"><net_src comp="132" pin="4"/><net_sink comp="64" pin=2"/></net>

<net id="146"><net_src comp="119" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="123" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="142" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="156"><net_src comp="148" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="162"><net_src comp="126" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="129" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="165"><net_src comp="157" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="169"><net_src comp="95" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="101" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="178"><net_src comp="58" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="183"><net_src comp="111" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="188"><net_src comp="115" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="193"><net_src comp="119" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="198"><net_src comp="123" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="203"><net_src comp="126" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="208"><net_src comp="142" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="213"><net_src comp="129" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="157" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_src1_4242 | {8 }
	Port: img_src2_4243 | {8 }
 - Input state : 
	Port: xfrgb2gray<1080, 1920> : img_in_4240 | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln96 : 1
		add_ln96 : 1
		br_ln96 : 2
	State 3
		rgb_V_0 : 1
		rgb_V_1 : 1
		rgb_V_2 : 1
		zext_ln852 : 2
		mul_ln852 : 3
	State 4
		mul_ln852_2 : 1
	State 5
		mul_ln852_1 : 1
	State 6
		zext_ln852_3 : 1
		add_ln852 : 2
	State 7
		zext_ln852_4 : 1
		GRAY : 2
	State 8
		Value_uchar : 1
		write_ln167 : 2
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln96_fu_101       |    0    |    0    |    28   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln96_fu_95       |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_148         |    1    |    0    |    0    |
|          |          grp_fu_157         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_142         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |       tmp_V_read_fu_58      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln167_write_fu_64   |    0    |    0    |    0    |
|          |   write_ln167_write_fu_71   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   call   | call_ret_ExtractPixel_fu_89 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        rgb_V_0_fu_107       |    0    |    0    |    0    |
|extractvalue|        rgb_V_1_fu_111       |    0    |    0    |    0    |
|          |        rgb_V_2_fu_115       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln852_fu_119      |    0    |    0    |    0    |
|   zext   |     zext_ln852_2_fu_123     |    0    |    0    |    0    |
|          |     zext_ln852_1_fu_126     |    0    |    0    |    0    |
|          |     zext_ln852_4_fu_129     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|      Value_uchar_fu_132     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |    0    |    48   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln96_reg_170  |   21   |
|  icmp_ln96_reg_166  |    1   |
|indvar_flatten_reg_78|   21   |
|  mul_ln852_reg_205  |   22   |
|   rgb_V_1_reg_180   |    8   |
|   rgb_V_2_reg_185   |    8   |
|    tmp_V_reg_175    |   24   |
| zext_ln852_1_reg_200|   23   |
| zext_ln852_2_reg_195|   20   |
| zext_ln852_4_reg_210|   23   |
|  zext_ln852_reg_190 |   22   |
+---------------------+--------+
|        Total        |   193  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_142 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_148 |  p0  |   3  |   8  |   24   ||    15   |
| grp_fu_157 |  p0  |   3  |   8  |   24   ||    15   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  3.1245 ||    39   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   48   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   39   |
|  Register |    -   |    -   |   193  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   193  |   87   |
+-----------+--------+--------+--------+--------+
