Vivado Simulator 2018.2
Time resolution is 1 ps
JK Flip-Flop test completed successfully
$finish called at time : 520 ns : File "E:/home/Documents/GIKI Folder/3rd Semester/CE221 - Digital Logic Design/Verilog/JK-Flipflop/JK-Flipflop.srcs/sim_1/new/jk_flipflop_tb.v" Line 81
