module ff_up(
    input clk, //input clock
    input wire [7:0] din, //input data
    input rst, //input reset
    output reg [7:0] dout //output data
);

    reg [7:0] reg_Q; //register for storing input data
    
    always @(posedge clk or posedge rst) begin
        if (rst) begin //reset condition
            reg_Q <= 8'b0; //reset the register to 0
        end
        else begin
            reg_Q <= din; //store input data in register
        end
    end
    
    assign dout = reg_Q; //output the data stored in register
    
endmodule