ROM_D.v,verilog,xil_defaultlib,../../../../for-board-single-cpu.srcs/sources_1/ip/ROM_D/sim/ROM_D.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
