<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <meta content="PC Engines" property="og:site_name">

  <meta content="PC Engines apu coreboot Open Source Firmware v4.10.0.2" property="og:title">


  <meta content="article" property="og:type">


  <meta content="<h1>PC ENGINES™</h1><h3>Blog</h3>" property="og:description">


  <meta content="http://localhost:4000/firmware/2019/10/10/PC-Engines-Firmware-v4-10-0-2.html" property="og:url">


  <meta content="2019-10-10T00:00:00+02:00" property="article:published_time">
  <meta content="http://localhost:4000/about/" property="article:author">


  <meta property="og:image" content="">


  
  <meta content="Firmware" property="article:section">
  


  

  <title>PC Engines apu coreboot Open Source Firmware v4.10.0.2</title>
  <meta name="description" content="PC Engines apu coreboot Open Source Firmware v4.10.0.2">
<script src="https://ajax.googleapis.com/ajax/libs/jquery/2.2.2/jquery.min.js"></script>
<script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/js/bootstrap.min.js" integrity="sha384-0mSbJDEHialfmuBBQP6A4Qrprq5OVfW37PRR3j5ELqxss1yVqOtnepnHVP9aJ7xS" crossorigin="anonymous"></script>
  <link rel="stylesheet" href="/css/main.css">
<script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/js/bootstrap.min.js" integrity="sha384-0mSbJDEHialfmuBBQP6A4Qrprq5OVfW37PRR3j5ELqxss1yVqOtnepnHVP9aJ7xS" crossorigin="anonymous"></script>
  
  <link href="https://fonts.googleapis.com/css?family=Roboto" rel="stylesheet">
  <link href='https://fonts.googleapis.com/css?family=PT+Sans' rel='stylesheet' type='text/css'>
  <link href='https://fonts.googleapis.com/css?family=Fira+Mono' rel='stylesheet' type='text/css'>
  <link href='https://fonts.googleapis.com/css?family=Lato:400,700' rel='stylesheet' type='text/css'>
  <link href='https://fonts.googleapis.com/css?family=Source+Code+Pro:400,200,300,500,600,700,900' rel='stylesheet' type='text/css'>
  <link href='https://fonts.googleapis.com/css?family=Gentium+Basic:400,700' rel='stylesheet' type='text/css'>
  <link href='https://fonts.googleapis.com/css?family=Alegreya:400,400italic,700' rel='stylesheet' type='text/css'>
  <link href='https://fonts.googleapis.com/css?family=Lora:400,400italic,700' rel='stylesheet' type='text/css'>
  <link href='https://fonts.googleapis.com/css?family=Fira+Sans:400,300,500,700' rel='stylesheet' type='text/css'>
  <script src="https://ajax.googleapis.com/ajax/libs/jquery/2.2.0/jquery.min.js"></script>
  <link href='https://fonts.googleapis.com/css?family=Open+Sans:400,700' rel='stylesheet' type='text/css'>
  <link href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-1q8mTJOASx8j1Au+a5WDVnPi2lkFfwwEAa8hDDdjZlpLegxhjVME1fgjWPGmkzs7" crossorigin="anonymous">
  <link href="https://maxcdn.bootstrapcdn.com/font-awesome/4.6.1/css/font-awesome.min.css" rel="stylesheet" integrity="sha384-hQpvDQiCJaD2H465dQfA717v7lu5qHWtDbWNPvaTJ0ID5xnPUlVXnKzq7b8YUkbN" crossorigin="anonymous">
  <link rel="canonical" href="http://localhost:4000/firmware/2019/10/10/PC-Engines-Firmware-v4-10-0-2.html">
  <link rel="alternate" type="application/rss+xml" title="PC Engines" href="http://localhost:4000/feed.xml">
</head>


  <body>
<section>
  <nav class="navbar navbar-default navbar-fixed-top">
    <div class="container">
      <!-- Brand and toggle get grouped for better mobile display -->
      <div class="navbar-header">
        <button
          type="button"
          class="navbar-toggle collapsed"
          data-toggle="collapse"
          data-target="#bs-example-navbar-collapse-1"
          aria-expanded="false"
        >
          <span class="sr-only">Toggle navigation</span>
          <span class="icon-bar"></span>
          <span class="icon-bar"></span>
          <span class="icon-bar"></span>
        </button>
        <a class="navbar-brand" href="/"
          >PC Engines&trade;</a
        >
      </div>

      <div class="collapse navbar-collapse" id="bs-example-navbar-collapse-1">
        <ol class="nav navbar-nav">
          <li><a href="/blog ">Blog</a></li>
          <li>
            <a href="/about-blog "
              >About this blog</a
            >
          </li>
        </ol>

        <!--  <ul class="nav navbar-nav navbar-right">
        <li><a href="#">Know More!</a></li>

      </ul>-->
      </div>
      <!-- /.navbar-collapse -->
    </div>
    <!-- /.container-fluid -->
  </nav>
</section>

<section>
<article class="post" itemscope itemtype="http://schema.org/BlogPosting">
  <div class="jumbotron">
    <div class="container">
      <h1 class="post-title-main" itemprop="name headline">PC Engines apu coreboot Open Source Firmware v4.10.0.2</h1>
      <p class="post-meta">
        <time
          datetime="2019-10-10T00:00:00+02:00"
          itemprop="datePublished"
          >Oct 10, 2019</time
        >
      </p>
    </div>
  </div>
  <img class="jumbotron-img" src="/assets/bground.jpg" alt="PC ENGINES" />

  <div class="post-content container" itemprop="articleBody"><h1 id="pc-engines-apu-coreboot-open-source-firmware-v41002">PC Engines apu coreboot Open Source Firmware v4.10.0.2</h1>

<h2 id="key-changes">Key changes</h2>

<p>Mainline:</p>

<ol>
  <li><strong>Rebased</strong> with official coreboot repository <strong>commit</strong> 64c14b5.</li>
  <li>Added <strong>soft reset</strong> feature for <strong>SuperIO GPIOs</strong>. With every platform boot
<strong>SuperIO GPIOs are set to default state</strong>: input and open-drain.</li>
  <li><strong>Support IO Base Address mode</strong> for SuperIO GPIOs.
SuperIO GPIOs can be controlled now in two ways:
    <ul>
      <li>through configuration registers</li>
      <li>through direct access to I/O register with <strong>base address 0x220</strong></li>
    </ul>

    <p>Both methods work in parallel without any disruptions.</p>
  </li>
</ol>

<p>Legacy:</p>

<ol>
  <li>Added <strong>ACPI support for GPIOs</strong>. Details are available in
<a href="https://github.com/pcengines/apu2-documentation/blob/master/docs/gpios.md">apu2-documentation</a>.
So far access to GPIOs was possible only via dedicated driver. Now, there is
support via Linux kernel sysfs including:
    <ul>
      <li>LEDs</li>
      <li>S1 switch button with interrupts</li>
      <li>SIMSWAP</li>
    </ul>
  </li>
  <li><strong>Fixed SD 3.0 mode</strong> to be <strong>runtime configurable</strong> now.</li>
  <li>Added <strong>soft reset</strong> feature for <strong>SuperIO GPIOs</strong>. With every platform boot
<strong>SuperIO GPIOs are set to default state</strong>: input and open-drain.</li>
  <li><strong>Support IO Base Address mode</strong> for SuperIO GPIOs.
SuperIO GPIOs can be controlled now in two ways:
    <ul>
      <li>through configuration registers</li>
      <li>through direct access to I/O register with <strong>base address 0x220</strong></li>
    </ul>

    <p>Both methods work in parallel without any disruptions.</p>
  </li>
</ol>

<h2 id="coreboot-community">coreboot community</h2>

<p>Patches sent for review:</p>

<ul>
  <li><a href="https://review.coreboot.org/c/coreboot/+/35853">Fix AMDFW outside CBFS</a></li>
  <li><a href="https://review.coreboot.org/c/coreboot/+/35482">SuperIO Nuvoton NCT5104D GPIO soft reset</a></li>
  <li><a href="https://review.coreboot.org/c/coreboot/+/35849">SuperIO Nuvoton NCT5104D enable Base Address mode</a></li>
  <li><a href="https://review.coreboot.org/c/coreboot/+/35889">Fill PC Engines apu2 SMBIOS type 16 and 17</a></li>
  <li><a href="https://review.coreboot.org/c/coreboot/+/35906">Adjust AGESA.h headers to AGESA version used in apu2</a></li>
  <li><a href="https://review.coreboot.org/c/coreboot/+/35891">Default SATA in AHCI mode for apu2</a></li>
</ul>

<h2 id="statistics">Statistics</h2>

<p><img src="https://cloud.3mdeb.com/index.php/s/2gwAPC6LwD3CQx9/preview" alt="Files Changed" /></p>

<p>The chart shows the total files changed from release tag against the rebase
point of given release specified in CHANGELOG (CHANGELOG.md and gitlab-ci.yml
excluded from statistics). Check the statistics with:</p>

<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>git diff --stat 64c14b5 ':(exclude).gitlab-ci.yml' ':(exclude)CHANGELOG.md'
</code></pre></div></div>

<p><code class="language-plaintext highlighter-rouge">93 files changed, 2899 insertions(+), 205 deletions(-)</code></p>

<p><img src="https://cloud.3mdeb.com/index.php/s/kdk7PX3HCfzb4N6/preview" alt="Process of mainlining" /></p>

<p>The chart represents the total line added and deleted on the PC Engines
coreboot fork against the rebase point for a given release. Check the
statistics with:</p>

<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>git diff --stat 64c14b5 ':(exclude).gitlab-ci.yml' ':(exclude)CHANGELOG.md'
</code></pre></div></div>

<p><code class="language-plaintext highlighter-rouge">93 files changed, 2899 insertions(+), 205 deletions(-)</code></p>

<p>Two files have not been included in the diff as mentioned above since they are
not a part of coreboot tree.</p>

<h2 id="testing">Testing</h2>

<ul>
  <li>
    <p><a href="https://cloud.3mdeb.com/index.php/s/ce829QADwA7sHx9/preview">PC Engines hardware configuration matrix</a> - hardware configurations available for testing in 3mdeb laboratory.</p>
  </li>
  <li>
    <p><a href="https://3mdeb.us16.list-manage.com/track/click?u=fce95b885fc13fbf1db611816&amp;id=96d9b426c0&amp;e=16ffa34a09">PC Engines release validation results</a> - please note there are separate sheets for each board-release.</p>
  </li>
</ul>

<p>Test changes in this release:</p>
<ul>
  <li><strong>improved</strong> coreboot flashing test with FTP server option</li>
  <li><strong>fixed</strong> the python modules deprecation warning in the test infrastructure</li>
  <li><strong>started</strong> the migration of test infrastructure to python3</li>
</ul>

<p><img src="https://cloud.3mdeb.com/index.php/s/bfFnytdiXA5oBJq/preview" alt="Mainline test results" /></p>

<p><img src="https://cloud.3mdeb.com/index.php/s/DGLG6wdX9E33A4o/preview" alt="Legacy test results" /></p>

<ul>
  <li>Mainline:
    <ul>
      <li>PASSED: <strong>424</strong> (-1)</li>
      <li>FAILED: <strong>13</strong> (+1)</li>
      <li>PASSED [%]: <strong>97.03%</strong> (-0.22%)</li>
    </ul>
  </li>
  <li>Legacy:
    <ul>
      <li>PASSED: <strong>372</strong> (no changes)</li>
      <li>FAILED: <strong>10</strong> (no changes)</li>
      <li>PASSED [%]: <strong>97.38%</strong> (no changes)</li>
    </ul>
  </li>
</ul>

<p>This release does not have tests changes, therefore there is nearly no
difference in the aggregated statistics. Slightly worse tests performance on
<code class="language-plaintext highlighter-rouge">FAILED</code> tests results from the on-going USB detection problem.</p>

<h2 id="binaries">Binaries</h2>

<h3 id="mainline">Mainline</h3>

<ul>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu1/apu1_v4.10.0.2.rom">apu1 v4.10.0.2</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu1/apu1_v4.10.0.2.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu1/apu1_v4.10.0.2.SHA256.sig">SHA256 sig</a></p>
  </li>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu2/apu2_v4.10.0.2.rom">apu2 v4.10.0.2</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu2/apu2_v4.10.0.2.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu2/apu2_v4.10.0.2.SHA256.sig">SHA256 sig</a></p>
  </li>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu3/apu3_v4.10.0.2.rom">apu3 v4.10.0.2</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu3/apu3_v4.10.0.2.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu3/apu3_v4.10.0.2.SHA256.sig">SHA256 sig</a></p>
  </li>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu4/apu4_v4.10.0.2.rom">apu4 v4.10.0.2</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu4/apu4_v4.10.0.2.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu4/apu4_v4.10.0.2.SHA256.sig">SHA256 sig</a></p>
  </li>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu5/apu5_v4.10.0.2.rom">apu5 v4.10.0.2</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu5/apu5_v4.10.0.2.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu5/apu5_v4.10.0.2.SHA256.sig">SHA256 sig</a></p>
  </li>
</ul>

<h3 id="legacy">Legacy</h3>

<ul>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu2/apu2_v4.0.29.rom">apu2 v4.0.29</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu2/apu2_v4.0.29.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu2/apu2_v4.0.29.SHA256.sig">SHA256 sig</a></p>
  </li>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu3/apu3_v4.0.29.rom">apu3 v4.0.29</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu3/apu3_v4.0.29.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu3/apu3_v4.0.29.SHA256.sig">SHA256 sig</a></p>
  </li>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu4/apu4_v4.0.29.rom">apu4 v4.0.29</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu4/apu4_v4.0.29.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu4/apu4_v4.0.29.SHA256.sig">SHA256 sig</a></p>
  </li>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu5/apu5_v4.0.29.rom">apu5 v4.0.29</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu5/apu5_v4.0.29.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu5/apu5_v4.0.29.SHA256.sig">SHA256 sig</a></p>
  </li>
</ul>

<p>See how to verify the signatures on <a href="https://asciinema.org/a/227035">asciinema</a></p>

<h2 id="what-we-planned">What we planned</h2>

<ol>
  <li>
    <p>Improve the support of TPM2 in coreboot and SeaBIOS. Currently there is only
the TCPA (TPM1.2) log support in coreboot. Additionally SeaBIOS overwrites
existing entries in TPM2 log area. <code class="language-plaintext highlighter-rouge">cbmem</code> utility also lacks support for
displaying TPM2 log area.</p>

    <p><strong>WORK IN PROGRESS</strong></p>
  </li>
  <li>
    <p>Validate ESXi 6.7. We have got information that booting ESXi 6.7 U2 fails on
apu2 and are investigating the issue.</p>

    <p><strong>WORK IN PROGRESS</strong></p>
  </li>
  <li>
    <p>Fix bugs related to Nuvoton NCT5104D reset and implement GPIO access
improvements.</p>

    <p><strong>DONE</strong></p>
  </li>
  <li>
    <p>Reorganize runtime configuration by making it persistent across updates and
accessible from user space. Also prepare a tool for offline binary
modification.</p>

    <p><strong>WORK IN PROGRESS</strong></p>
  </li>
  <li>
    <p>Vital Product Data (VPD) support. User will have possibility to store
and change VPD configuration in Read-Write section of SPI flash. Moreover,
default VPD keys and values will be stored in Read-Only region to protect
data against corruption. Also, sortbootorder runtime configuration will be
stored in VPD Read-Write section, so access to it will be possible in OS
via dedicated util.</p>

    <p><strong>WORK IN PROGRESS</strong></p>
  </li>
</ol>

<h2 id="coming-soon">Coming soon</h2>

<p>Feature and improvements on the roadmap:</p>

<ol>
  <li>Improve the support of TPM2 in coreboot and SeaBIOS. Currently there is only
the TCPA (TPM1.2) log support in coreboot. Additionally SeaBIOS overwrites
existing entries in TPM2 log area. <code class="language-plaintext highlighter-rouge">cbmem</code> utility also lacks support for
displaying TPM2 log area.</li>
  <li>Validate ESXi 6.7. We have got information that booting ESXi 6.7 U2 fails on
apu2 and are investigating the issue.</li>
  <li>Reorganize runtime configuration by making it persistent across updates and
accessible from user space. Also prepare a tool for offline binary
modification.</li>
  <li>Vital Product Data (VPD) support. User will have possibility to store
and change VPD configuration in Read-Write section of SPI flash. Moreover,
default VPD keys and values will be stored in Read-Only region to protect
data against corruption. Also, sortbootorder runtime configuration will be
stored in VPD Read-Write section, so access to it will be possible in OS
via dedicated util.</li>
</ol>
</div>
</article>

</section>
<nav class="navbar navbar-default navbar-fixed-bottom">
  <div class="container footer-content">
    <a target="_blank" href="https://pcengines.ch/">https://pcengines.ch/
    </a>
  </div>
</nav>

  </body>

</html>
