
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (open-tool-forge build) (git sha1 356ec7bb, clang 11.0.3 )


-- Executing script file `yosys_script.ys' --

1. Executing GHDL.
Importing module RAM_MBIST_TOP.
Importing module ram_mbist_controller.
Importing module ram_mbist_dp.
Importing module counter_21.
Importing module decoder.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: decoder             
root of   0 design levels: counter_21          
root of   1 design levels: ram_mbist_dp        
root of   0 design levels: ram_mbist_controller
root of   2 design levels: RAM_MBIST_TOP       
Automatically selected RAM_MBIST_TOP as design top module.

2.2. Analyzing design hierarchy..
Top module:  \RAM_MBIST_TOP
Used module:     \ram_mbist_dp
Used module:         \decoder
Used module:         \counter_21
Used module:     \ram_mbist_controller

2.3. Analyzing design hierarchy..
Top module:  \RAM_MBIST_TOP
Used module:     \ram_mbist_dp
Used module:         \decoder
Used module:         \counter_21
Used module:     \ram_mbist_controller
Removed 0 unused modules.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \RAM_MBIST_TOP
Used module:     \ram_mbist_dp
Used module:         \decoder
Used module:         \counter_21
Used module:     \ram_mbist_controller

3.1.2. Analyzing design hierarchy..
Top module:  \RAM_MBIST_TOP
Used module:     \ram_mbist_dp
Used module:         \decoder
Used module:         \counter_21
Used module:     \ram_mbist_controller
Removed 0 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.2.4. Executing PROC_INIT pass (extract init attributes).

3.2.5. Executing PROC_ARST pass (detect async resets in processes).

3.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.2.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module decoder.
<suppressed ~1 debug messages>
Optimizing module counter_21.
Optimizing module ram_mbist_dp.
Optimizing module ram_mbist_controller.
<suppressed ~2 debug messages>
Optimizing module RAM_MBIST_TOP.

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module decoder.
Optimizing module counter_21.
Optimizing module ram_mbist_dp.
Optimizing module ram_mbist_controller.
Optimizing module RAM_MBIST_TOP.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \ram_mbist_dp..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \RAM_MBIST_TOP..
Removed 0 unused cells and 21 unused wires.
<suppressed ~5 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
Checking module RAM_MBIST_TOP...
Checking module counter_21...
Checking module decoder...
Checking module ram_mbist_controller...
Checking module ram_mbist_dp...
Found and reported 0 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
Optimizing module decoder.
Optimizing module ram_mbist_controller.
Optimizing module ram_mbist_dp.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ram_mbist_controller'.
<suppressed ~15 debug messages>
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 5 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \counter_21..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_mbist_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_mbist_dp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
  Optimizing cells in module \counter_21.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ram_mbist_controller.
    New ctrl vector for $pmux cell \81: { $auto$opt_reduce.cc:134:opt_mux$65 $auto$ghdl.cc:759:import_module$12 }
    New ctrl vector for $pmux cell \87: { $auto$opt_reduce.cc:134:opt_mux$69 $auto$opt_reduce.cc:134:opt_mux$67 }
    New ctrl vector for $pmux cell \92: { $auto$ghdl.cc:759:import_module$14 $auto$opt_reduce.cc:134:opt_mux$71 }
  Optimizing cells in module \ram_mbist_controller.
  Optimizing cells in module \ram_mbist_dp.
Performed a total of 3 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ram_mbist_controller'.
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 0 cells.

3.6.6. Executing OPT_DFF pass (perform DFF optimizations).

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
Optimizing module decoder.
Optimizing module ram_mbist_controller.
Optimizing module ram_mbist_dp.

3.6.9. Rerunning OPT passes. (Maybe there is more to do..)

3.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \counter_21..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_mbist_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_mbist_dp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
  Optimizing cells in module \counter_21.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ram_mbist_controller.
  Optimizing cells in module \ram_mbist_dp.
Performed a total of 0 changes.

3.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ram_mbist_controller'.
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 0 cells.

3.6.13. Executing OPT_DFF pass (perform DFF optimizations).

3.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..

3.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
Optimizing module decoder.
Optimizing module ram_mbist_controller.
Optimizing module ram_mbist_dp.

3.6.16. Finished OPT passes. (There is nothing left to do.)

3.7. Executing FSM pass (extract and optimize FSM).

3.7.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ram_mbist_controller.pstate as FSM state register:
    Circuit seems to be self-resetting.

3.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..

3.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.8. Executing OPT pass (performing simple optimizations).

3.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
Optimizing module decoder.
Optimizing module ram_mbist_controller.
Optimizing module ram_mbist_dp.

3.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ram_mbist_controller'.
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 0 cells.

3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \counter_21..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_mbist_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_mbist_dp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
  Optimizing cells in module \counter_21.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ram_mbist_controller.
  Optimizing cells in module \ram_mbist_dp.
Performed a total of 0 changes.

3.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ram_mbist_controller'.
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 0 cells.

3.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on \152 ($dff) from module counter_21 (D = $auto$ghdl.cc:759:import_module$44, Q = \temp, rval = 22'0000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:731:run$72 ($sdff) from module counter_21 (D = $auto$ghdl.cc:759:import_module$43, Q = \temp).

3.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

3.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
Optimizing module decoder.
Optimizing module ram_mbist_controller.
Optimizing module ram_mbist_dp.

3.8.9. Rerunning OPT passes. (Maybe there is more to do..)

3.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \counter_21..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_mbist_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_mbist_dp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
  Optimizing cells in module \counter_21.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ram_mbist_controller.
  Optimizing cells in module \ram_mbist_dp.
Performed a total of 0 changes.

3.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ram_mbist_controller'.
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 0 cells.

3.8.13. Executing OPT_DFF pass (perform DFF optimizations).

3.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..

3.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
Optimizing module decoder.
Optimizing module ram_mbist_controller.
Optimizing module ram_mbist_dp.

3.8.16. Finished OPT passes. (There is nothing left to do.)

3.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 21 bits (of 22) from port B of cell counter_21.\141 ($add).
Removed top 21 bits (of 22) from port B of cell counter_21.\144 ($sub).
Removed top 3 bits (of 4) from port B of cell decoder.\161 ($eq).
Removed top 2 bits (of 4) from port B of cell decoder.\163 ($eq).
Removed top 2 bits (of 4) from port B of cell decoder.\165 ($eq).
Removed top 1 bits (of 4) from port B of cell decoder.\167 ($eq).
Removed top 1 bits (of 4) from port B of cell decoder.\169 ($eq).
Removed top 1 bits (of 4) from port B of cell decoder.\171 ($eq).
Removed top 1 bits (of 4) from port B of cell decoder.\173 ($eq).
Removed top 2 bits (of 3) from mux cell ram_mbist_controller.\30 ($mux).
Removed top 1 bits (of 3) from mux cell ram_mbist_controller.\35 ($mux).
Removed top 2 bits (of 3) from port B of cell ram_mbist_controller.\37 ($eq).
Removed top 1 bits (of 3) from mux cell ram_mbist_controller.\42 ($mux).
Removed top 1 bits (of 3) from mux cell ram_mbist_controller.\44 ($mux).
Removed top 1 bits (of 3) from port B of cell ram_mbist_controller.\46 ($eq).
Removed top 1 bits (of 3) from port B of cell ram_mbist_controller.\56 ($eq).
Removed top 2 bits (of 3) from wire ram_mbist_controller.$auto$ghdl.cc:759:import_module$11.
Removed top 1 bits (of 3) from wire ram_mbist_controller.$auto$ghdl.cc:759:import_module$13.
Removed top 1 bits (of 3) from wire ram_mbist_controller.$auto$ghdl.cc:759:import_module$17.
Removed top 1 bits (of 3) from wire ram_mbist_controller.$auto$ghdl.cc:759:import_module$18.

3.10. Executing PEEPOPT pass (run peephole optimizers).

3.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

3.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module RAM_MBIST_TOP:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module counter_21:
  creating $macc model for \141 ($add).
  creating $macc model for \144 ($sub).
  creating $alu model for $macc \144.
  creating $alu model for $macc \141.
  creating $alu cell for \141: $auto$alumacc.cc:485:replace_alu$78
  creating $alu cell for \144: $auto$alumacc.cc:485:replace_alu$81
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module decoder:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ram_mbist_controller:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ram_mbist_dp:
  created 0 $alu and 0 $macc cells.

3.13. Executing SHARE pass (SAT-based resource sharing).

3.14. Executing OPT pass (performing simple optimizations).

3.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
Optimizing module decoder.
Optimizing module ram_mbist_controller.
Optimizing module ram_mbist_dp.

3.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ram_mbist_controller'.
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 0 cells.

3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \counter_21..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_mbist_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_mbist_dp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
  Optimizing cells in module \counter_21.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ram_mbist_controller.
  Optimizing cells in module \ram_mbist_dp.
Performed a total of 0 changes.

3.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ram_mbist_controller'.
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 0 cells.

3.14.6. Executing OPT_DFF pass (perform DFF optimizations).

3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..

3.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
Optimizing module decoder.
Optimizing module ram_mbist_controller.
Optimizing module ram_mbist_dp.

3.14.9. Finished OPT passes. (There is nothing left to do.)

3.15. Executing MEMORY pass.

3.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.15.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

3.15.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..

3.15.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.15.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.15.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..

3.15.9. Executing MEMORY_COLLECT pass (generating $mem cells).

3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
Optimizing module decoder.
Optimizing module ram_mbist_controller.
<suppressed ~7 debug messages>
Optimizing module ram_mbist_dp.

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ram_mbist_controller'.
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 0 cells.

3.17.3. Executing OPT_DFF pass (perform DFF optimizations).

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

3.17.5. Finished fast OPT passes.

3.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
Optimizing module decoder.
Optimizing module ram_mbist_controller.
Optimizing module ram_mbist_dp.

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ram_mbist_controller'.
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 0 cells.

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \counter_21..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_mbist_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_mbist_dp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
  Optimizing cells in module \counter_21.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ram_mbist_controller.
    Consolidated identical input bits for $mux cell \35:
      Old ports: A=2'00, B=2'11, Y=$auto$ghdl.cc:759:import_module$13
      New ports: A=1'0, B=1'1, Y=$auto$ghdl.cc:759:import_module$13 [0]
      New connections: $auto$ghdl.cc:759:import_module$13 [1] = $auto$ghdl.cc:759:import_module$13 [0]
    Consolidated identical input bits for $mux cell \42:
      Old ports: A=2'00, B=2'10, Y=$auto$ghdl.cc:759:import_module$17
      New ports: A=1'0, B=1'1, Y=$auto$ghdl.cc:759:import_module$17 [1]
      New connections: $auto$ghdl.cc:759:import_module$17 [0] = 1'0
    Consolidated identical input bits for $mux cell \50:
      Old ports: A=3'000, B=3'100, Y=$auto$ghdl.cc:759:import_module$21
      New ports: A=1'0, B=1'1, Y=$auto$ghdl.cc:759:import_module$21 [2]
      New connections: $auto$ghdl.cc:759:import_module$21 [1:0] = 2'00
  Optimizing cells in module \ram_mbist_controller.
    Consolidated identical input bits for $mux cell \52:
      Old ports: A=$auto$ghdl.cc:759:import_module$21, B=3'010, Y=$auto$ghdl.cc:759:import_module$22
      New ports: A={ $auto$ghdl.cc:759:import_module$21 [2] 1'0 }, B=2'01, Y=$auto$ghdl.cc:759:import_module$22 [2:1]
      New connections: $auto$ghdl.cc:759:import_module$22 [0] = 1'0
  Optimizing cells in module \ram_mbist_controller.
  Optimizing cells in module \ram_mbist_dp.
Performed a total of 4 changes.

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ram_mbist_controller'.
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 0 cells.

3.19.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux \145 in front of them:
        $auto$alumacc.cc:485:replace_alu$78
        $auto$alumacc.cc:485:replace_alu$81

3.19.7. Executing OPT_DFF pass (perform DFF optimizations).

3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

3.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
<suppressed ~2 debug messages>
Optimizing module decoder.
Optimizing module ram_mbist_controller.
<suppressed ~3 debug messages>
Optimizing module ram_mbist_dp.

3.19.10. Rerunning OPT passes. (Maybe there is more to do..)

3.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \counter_21..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_mbist_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_mbist_dp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

3.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
  Optimizing cells in module \counter_21.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$87:
      Old ports: A=22'1111111111111111111111, B=22'0000000000000000000001, Y=$auto$rtlil.cc:2409:Mux$88
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2409:Mux$88 [1]
      New connections: { $auto$rtlil.cc:2409:Mux$88 [21:2] $auto$rtlil.cc:2409:Mux$88 [0] } = { $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] $auto$rtlil.cc:2409:Mux$88 [1] 1'1 }
  Optimizing cells in module \counter_21.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ram_mbist_controller.
  Optimizing cells in module \ram_mbist_dp.
Performed a total of 1 changes.

3.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ram_mbist_controller'.
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 0 cells.

3.19.14. Executing OPT_SHARE pass.

3.19.15. Executing OPT_DFF pass (perform DFF optimizations).

3.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..
Removed 0 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

3.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
<suppressed ~1 debug messages>
Optimizing module decoder.
Optimizing module ram_mbist_controller.
Optimizing module ram_mbist_dp.

3.19.18. Rerunning OPT passes. (Maybe there is more to do..)

3.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \counter_21..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_mbist_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_mbist_dp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

3.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
  Optimizing cells in module \counter_21.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ram_mbist_controller.
  Optimizing cells in module \ram_mbist_dp.
Performed a total of 0 changes.

3.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ram_mbist_controller'.
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 0 cells.

3.19.22. Executing OPT_SHARE pass.

3.19.23. Executing OPT_DFF pass (perform DFF optimizations).

3.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..

3.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
Optimizing module decoder.
Optimizing module ram_mbist_controller.
Optimizing module ram_mbist_dp.

3.19.26. Finished OPT passes. (There is nothing left to do.)

3.20. Executing TECHMAP pass (map to technology primitives).

3.20.1. Executing Verilog-2005 frontend: /Users/ebinouri/Documents/UNi/OpenSourceTools/fpga-toolchain/bin/../share/yosys/techmap.v
Parsing Verilog input from `/Users/ebinouri/Documents/UNi/OpenSourceTools/fpga-toolchain/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$de91941a80104a781d89455c89227cbd386bf4f4\_90_pmux for cells of type $pmux.
Using template $paramod$e161c1674351796cd6dd381e70ff05458bfe7755\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010110 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~417 debug messages>

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
<suppressed ~28 debug messages>
Optimizing module decoder.
<suppressed ~556 debug messages>
Optimizing module ram_mbist_controller.
<suppressed ~23 debug messages>
Optimizing module ram_mbist_dp.

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
<suppressed ~3 debug messages>
Finding identical cells in module `\decoder'.
<suppressed ~156 debug messages>
Finding identical cells in module `\ram_mbist_controller'.
<suppressed ~15 debug messages>
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 58 cells.

3.21.3. Executing OPT_DFF pass (perform DFF optimizations).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..
Removed 27 unused cells and 244 unused wires.
<suppressed ~30 debug messages>

3.21.5. Finished fast OPT passes.

3.22. Executing ABC pass (technology mapping using ABC).

3.22.1. Extracting gate netlist of module `\RAM_MBIST_TOP' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.22.2. Extracting gate netlist of module `\counter_21' to `<abc-temp-dir>/input.blif'..
Extracted 168 gates and 214 wires to a netlist network with 45 inputs and 22 outputs.

3.22.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.2.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       42
ABC RESULTS:               MUX cells:       21
ABC RESULTS:               NOR cells:       18
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:       30
ABC RESULTS:             ORNOT cells:       13
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:               XOR cells:       37
ABC RESULTS:        internal signals:      147
ABC RESULTS:           input signals:       45
ABC RESULTS:          output signals:       22
Removing temp directory.

3.22.3. Extracting gate netlist of module `\decoder' to `<abc-temp-dir>/input.blif'..
Extracted 75 gates and 80 wires to a netlist network with 4 inputs and 16 outputs.

3.22.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        5
ABC RESULTS:            ANDNOT cells:       33
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:                OR cells:       11
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:       60
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:       16
Removing temp directory.

3.22.4. Extracting gate netlist of module `\ram_mbist_controller' to `<abc-temp-dir>/input.blif'..
Extracted 48 gates and 58 wires to a netlist network with 8 inputs and 6 outputs.

3.22.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       15
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:       12
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:        internal signals:       44
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        6
Removing temp directory.

3.22.5. Extracting gate netlist of module `\ram_mbist_dp' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.22.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.5.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.23. Executing OPT pass (performing simple optimizations).

3.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
<suppressed ~1 debug messages>
Optimizing module decoder.
Optimizing module ram_mbist_controller.
Optimizing module ram_mbist_dp.

3.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ram_mbist_controller'.
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 0 cells.

3.23.3. Executing OPT_DFF pass (perform DFF optimizations).

3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..
Removed 0 unused cells and 203 unused wires.
<suppressed ~4 debug messages>

3.23.5. Finished fast OPT passes.

3.24. Executing HIERARCHY pass (managing design hierarchy).

3.24.1. Analyzing design hierarchy..
Top module:  \RAM_MBIST_TOP
Used module:     \ram_mbist_controller
Used module:     \ram_mbist_dp
Used module:         \counter_21
Used module:         \decoder

3.24.2. Analyzing design hierarchy..
Top module:  \RAM_MBIST_TOP
Used module:     \ram_mbist_controller
Used module:     \ram_mbist_dp
Used module:         \counter_21
Used module:         \decoder
Removed 0 unused modules.

3.25. Printing statistics.

=== RAM_MBIST_TOP ===

   Number of wires:                 16
   Number of wire bits:             76
   Number of public wires:          16
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $_TBUF_                        16
     ram_mbist_controller            1
     ram_mbist_dp                    1

=== counter_21 ===

   Number of wires:                177
   Number of wire bits:            238
   Number of public wires:           9
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                190
     $_ANDNOT_                      42
     $_MUX_                         21
     $_NOR_                         18
     $_NOT_                          2
     $_ORNOT_                       13
     $_OR_                          30
     $_SDFFE_PP0P_                  22
     $_XNOR_                         5
     $_XOR_                         37

=== decoder ===

   Number of wires:                 63
   Number of wire bits:            891
   Number of public wires:          24
   Number of public wire bits:     852
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 55
     $_ANDNOT_                      33
     $_AND_                          5
     $_NAND_                         1
     $_NOR_                          3
     $_ORNOT_                        2
     $_OR_                          11

=== ram_mbist_controller ===

   Number of wires:                 53
   Number of wire bits:             97
   Number of public wires:          21
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $_ANDNOT_                      15
     $_AND_                          2
     $_DFF_PP0_                      3
     $_MUX_                          1
     $_NAND_                         1
     $_NOT_                          3
     $_ORNOT_                        4
     $_OR_                          12

=== ram_mbist_dp ===

   Number of wires:                 15
   Number of wire bits:             95
   Number of public wires:          15
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_NOT_                          1
     $_TBUF_                        16
     counter_21                      1
     decoder                         1

=== design hierarchy ===

   RAM_MBIST_TOP                     1
     ram_mbist_controller            1
     ram_mbist_dp                    1
       counter_21                    1
       decoder                       1

   Number of wires:                324
   Number of wire bits:           1397
   Number of public wires:          85
   Number of public wire bits:    1158
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                319
     $_ANDNOT_                      90
     $_AND_                          7
     $_DFF_PP0_                      3
     $_MUX_                         22
     $_NAND_                         2
     $_NOR_                         21
     $_NOT_                          6
     $_ORNOT_                       19
     $_OR_                          53
     $_SDFFE_PP0P_                  22
     $_TBUF_                        32
     $_XNOR_                         5
     $_XOR_                         37

3.26. Executing CHECK pass (checking for obvious problems).
Checking module RAM_MBIST_TOP...
Checking module counter_21...
Checking module decoder...
Checking module ram_mbist_controller...
Checking module ram_mbist_dp...
Found and reported 0 problems.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
Optimizing module decoder.
<suppressed ~16 debug messages>
Optimizing module ram_mbist_controller.
<suppressed ~11 debug messages>
Optimizing module ram_mbist_dp.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ram_mbist_controller'.
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \counter_21..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram_mbist_controller..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram_mbist_dp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
  Optimizing cells in module \counter_21.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ram_mbist_controller.
  Optimizing cells in module \ram_mbist_dp.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Finding identical cells in module `\counter_21'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ram_mbist_controller'.
Finding identical cells in module `\ram_mbist_dp'.
Removed a total of 0 cells.

4.6. Executing OPT_SHARE pass.

4.7. Executing OPT_DFF pass (perform DFF optimizations).

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Finding unused cells or wires in module \counter_21..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ram_mbist_controller..
Finding unused cells or wires in module \ram_mbist_dp..

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
Optimizing module counter_21.
Optimizing module decoder.
Optimizing module ram_mbist_controller.
Optimizing module ram_mbist_dp.

4.10. Finished OPT passes. (There is nothing left to do.)

5. Executing FLATTEN pass (flatten design).
Deleting now unused module counter_21.
Deleting now unused module decoder.
Deleting now unused module ram_mbist_controller.
Deleting now unused module ram_mbist_dp.
<suppressed ~4 debug messages>

6. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFF_N (noninv, pins=3, area=0.00) is a direct match for cell type $_DFF_N_.
  cell DFF (noninv, pins=3, area=18.00) is a direct match for cell type $_DFF_P_.
  cell DFF_NN0 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_NN0_.
  cell DFF_NN1 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_NN1_.
  cell DFF_NP0 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_NP0_.
  cell DFF_NP1 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_NP1_.
  cell DFF_PN0 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_PN0_.
  cell DFF_PN1 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_PN1_.
  cell DFF_PP0 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_PP0_.
  cell DFF_PP1 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_PP1_.
  final dff cell mappings:
    \DFF_N _DFF_N_ (.C( C), .D( D), .Q( Q));
    \DFF _DFF_P_ (.C( C), .D( D), .Q( Q));
    \DFF_NN0 _DFF_NN0_ (.C( C), .D( D), .Q( Q), .R( R));
    \DFF_NN1 _DFF_NN1_ (.C( C), .D( D), .Q( Q), .R( R));
    \DFF_NP0 _DFF_NP0_ (.C( C), .D( D), .Q( Q), .R( R));
    \DFF_NP1 _DFF_NP1_ (.C( C), .D( D), .Q( Q), .R( R));
    \DFF_PN0 _DFF_PN0_ (.C( C), .D( D), .Q( Q), .R( R));
    \DFF_PN1 _DFF_PN1_ (.C( C), .D( D), .Q( Q), .R( R));
    \DFF_PP0 _DFF_PP0_ (.C( C), .D( D), .Q( Q), .R( R));
    \DFF_PP1 _DFF_PP1_ (.C( C), .D( D), .Q( Q), .R( R));
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

6.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\RAM_MBIST_TOP':
  mapped 3 $_DFF_PP0_ cells to \DFF_PP0 cells.
  mapped 22 $_DFF_P_ cells to \DFF cells.

7. Executing OPT pass (performing simple optimizations).

7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.
<suppressed ~44 debug messages>

7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
Performed a total of 0 changes.

7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Removed a total of 0 cells.

7.6. Executing OPT_DFF pass (perform DFF optimizations).

7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Removed 1 unused cells and 24 unused wires.
<suppressed ~2 debug messages>

7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.

7.9. Rerunning OPT passes. (Maybe there is more to do..)

7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
Performed a total of 0 changes.

7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Removed a total of 0 cells.

7.13. Executing OPT_DFF pass (perform DFF optimizations).

7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..

7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.

7.16. Finished OPT passes. (There is nothing left to do.)

8. Executing ABC pass (technology mapping using ABC).

8.1. Extracting gate netlist of module `\RAM_MBIST_TOP' to `<abc-temp-dir>/input.blif'..
Extracted 301 gates and 330 wires to a netlist network with 27 inputs and 42 outputs.

8.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /Users/ebinouri/Documents/UNi/SAYAC/MBIST2/SYNTH/lib/mycells_yosys.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_N".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_NN0".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_NN1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_NP0".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_NP1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_PN0".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_PN1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_PP0".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_PP1".
ABC: Library "demo" from "/Users/ebinouri/Documents/UNi/SAYAC/MBIST2/SYNTH/lib/mycells_yosys.lib" has 6 cells (10 skipped: 10 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.01 MB. Time =     0.00 sec
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:       68
ABC RESULTS:               NOR cells:       81
ABC RESULTS:               NOT cells:       28
ABC RESULTS:        internal signals:      261
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       42
Removing temp directory.

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Removed a total of 0 cells.

9.6. Executing OPT_DFF pass (perform DFF optimizations).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Removed 0 unused cells and 330 unused wires.
<suppressed ~5 debug messages>

9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.

9.9. Rerunning OPT passes. (Maybe there is more to do..)

9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
Performed a total of 0 changes.

9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Removed a total of 0 cells.

9.13. Executing OPT_DFF pass (perform DFF optimizations).

9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..

9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.

9.16. Finished OPT passes. (There is nothing left to do.)

10. Executing HILOMAP pass (mapping to constant drivers).

11. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port RAM_MBIST_TOP.DETECTED using IBUF.
Mapping port RAM_MBIST_TOP.clk using IBUF.
Mapping port RAM_MBIST_TOP.memAddr using OBUF.
Mapping port RAM_MBIST_TOP.memDataRead using IBUF.
Mapping port RAM_MBIST_TOP.memDataWrite using OBUF.
Mapping port RAM_MBIST_TOP.read_to_Mem using OBUF.
Mapping port RAM_MBIST_TOP.rst using IBUF.
Mapping port RAM_MBIST_TOP.start using IBUF.
Mapping port RAM_MBIST_TOP.write_to_Mem using OBUF.

12. Executing SPLITNETS pass (splitting up multi-bit signals).

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Removed a total of 0 cells.

13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
Performed a total of 0 changes.

13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Removed a total of 0 cells.

13.6. Executing OPT_DFF pass (perform DFF optimizations).

13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Removed 789 unused cells and 1621 unused wires.
<suppressed ~1584 debug messages>

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.

13.9. Rerunning OPT passes. (Maybe there is more to do..)

13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
Performed a total of 0 changes.

13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Removed a total of 0 cells.

13.13. Executing OPT_DFF pass (perform DFF optimizations).

13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..

13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.

13.16. Finished OPT passes. (There is nothing left to do.)
Removed 0 unused cells and 225 unused wires.

14. Executing TECHMAP pass (map to technology primitives).

14.1. Executing Verilog-2005 frontend: /Users/ebinouri/Documents/UNi/SAYAC/MBIST2/SYNTH/lib/DFF_map.v
Parsing Verilog input from `/Users/ebinouri/Documents/UNi/SAYAC/MBIST2/SYNTH/lib/DFF_map.v' to AST representation.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFF_N'.
Generating RTLIL representation for module `\DFF_PP0'.
Generating RTLIL representation for module `\DFF_PP1'.
Generating RTLIL representation for module `\DFF_PN0'.
Generating RTLIL representation for module `\DFF_PN1'.
Generating RTLIL representation for module `\DFF_NN0'.
Generating RTLIL representation for module `\DFF_NN1'.
Generating RTLIL representation for module `\DFF_NP0'.
Generating RTLIL representation for module `\DFF_NP1'.
Successfully finished Verilog frontend.

14.2. Continuing TECHMAP pass.
Using template DFF for cells of type DFF.
Using template DFF_PP0 for cells of type DFF_PP0.
No more expansions possible.
<suppressed ~37 debug messages>

15. Executing ABC pass (technology mapping using ABC).

15.1. Extracting gate netlist of module `\RAM_MBIST_TOP' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

16. Executing OPT pass (performing simple optimizations).

16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.

16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Removed a total of 0 cells.

16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
Performed a total of 0 changes.

16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Removed a total of 0 cells.

16.6. Executing OPT_DFF pass (perform DFF optimizations).

16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Removed 0 unused cells and 153 unused wires.
<suppressed ~1 debug messages>

16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.

16.9. Rerunning OPT passes. (Maybe there is more to do..)

16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
Performed a total of 0 changes.

16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Removed a total of 0 cells.

16.13. Executing OPT_DFF pass (perform DFF optimizations).

16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..

16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.

16.16. Finished OPT passes. (There is nothing left to do.)

17. Executing TECHMAP pass (map to technology primitives).

17.1. Executing Verilog-2005 frontend: /Users/ebinouri/Documents/UNi/SAYAC/MBIST2/SYNTH/lib/Logic_map.v
Parsing Verilog input from `/Users/ebinouri/Documents/UNi/SAYAC/MBIST2/SYNTH/lib/Logic_map.v' to AST representation.
Generating RTLIL representation for module `\BUF'.
Generating RTLIL representation for module `\TIELOM'.
Generating RTLIL representation for module `\TIEHIM'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\NOT'.
Generating RTLIL representation for module `\AND'.
Generating RTLIL representation for module `\NAND'.
Generating RTLIL representation for module `\OR'.
Generating RTLIL representation for module `\NOR'.
Generating RTLIL representation for module `\XOR'.
Generating RTLIL representation for module `\XNOR'.
Successfully finished Verilog frontend.

17.2. Continuing TECHMAP pass.
Using template NAND for cells of type NAND.
Using template NOT for cells of type NOT.
Using template NOR for cells of type NOR.
Using template IBUF for cells of type IBUF.
Using template OBUF for cells of type OBUF.
No more expansions possible.
<suppressed ~245 debug messages>

18. Executing OPT pass (performing simple optimizations).

18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.

18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Removed a total of 0 cells.

18.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

18.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
Performed a total of 0 changes.

18.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Removed a total of 0 cells.

18.6. Executing OPT_DFF pass (perform DFF optimizations).

18.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..
Removed 0 unused cells and 611 unused wires.
<suppressed ~1 debug messages>

18.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.

18.9. Rerunning OPT passes. (Maybe there is more to do..)

18.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RAM_MBIST_TOP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

18.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RAM_MBIST_TOP.
Performed a total of 0 changes.

18.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RAM_MBIST_TOP'.
Removed a total of 0 cells.

18.13. Executing OPT_DFF pass (perform DFF optimizations).

18.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..

18.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RAM_MBIST_TOP.

18.16. Finished OPT passes. (There is nothing left to do.)

19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RAM_MBIST_TOP..

20. Printing statistics.

=== RAM_MBIST_TOP ===

   Number of wires:                288
   Number of wire bits:            333
   Number of public wires:          90
   Number of public wire bits:     135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                288
     $_TBUF_                        32
     dff                            25
     nand_n                         68
     nor_n                          81
     notg                           28
     pin                            20
     pout                           34

End of script. Logfile hash: 0cfebcf0aa, CPU: user 4.44s system 0.07s
Yosys 0.10+12 (open-tool-forge build) (git sha1 356ec7bb, clang 11.0.3 )
Time spent: 19% 36x opt_expr (0 sec), 15% 30x opt_clean (0 sec), ...
