[INF:CM0023] Creating log file ../../build/regression/ParamList/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<37> s<36> l<2:1> el<1:2>
n<> u<2> t<Module_keyword> p<33> s<3> l<2:1> el<2:7>
n<r5p_soc_top> u<3> t<StringConst> p<33> s<30> l<2:8> el<2:19>
n<> u<4> t<IntegerAtomType_Int> p<6> s<5> l<4:3> el<4:6>
n<> u<5> t<Signing_Unsigned> p<6> l<4:7> el<4:15>
n<> u<6> t<Data_type> p<16> c<4> s<15> l<4:3> el<4:15>
n<GW> u<7> t<StringConst> p<14> s<13> l<4:16> el<4:18>
n<32> u<8> t<IntConst> p<9> l<4:21> el<4:23>
n<> u<9> t<Primary_literal> p<10> c<8> l<4:21> el<4:23>
n<> u<10> t<Constant_primary> p<11> c<9> l<4:21> el<4:23>
n<> u<11> t<Constant_expression> p<12> c<10> l<4:21> el<4:23>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<4:21> el<4:23>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<4:21> el<4:23>
n<> u<14> t<Param_assignment> p<15> c<7> l<4:16> el<4:23>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<4:16> el<4:23>
n<> u<16> t<Parameter_port_declaration> p<30> c<6> s<29> l<4:3> el<4:23>
n<> u<17> t<IntegerAtomType_Int> p<19> s<18> l<6:3> el<6:6>
n<> u<18> t<Signing_Unsigned> p<19> l<6:7> el<6:15>
n<> u<19> t<Data_type> p<29> c<17> s<28> l<6:3> el<6:15>
n<XLEN> u<20> t<StringConst> p<27> s<26> l<6:16> el<6:20>
n<32> u<21> t<IntConst> p<22> l<6:23> el<6:25>
n<> u<22> t<Primary_literal> p<23> c<21> l<6:23> el<6:25>
n<> u<23> t<Constant_primary> p<24> c<22> l<6:23> el<6:25>
n<> u<24> t<Constant_expression> p<25> c<23> l<6:23> el<6:25>
n<> u<25> t<Constant_mintypmax_expression> p<26> c<24> l<6:23> el<6:25>
n<> u<26> t<Constant_param_expression> p<27> c<25> l<6:23> el<6:25>
n<> u<27> t<Param_assignment> p<28> c<20> l<6:16> el<6:25>
n<> u<28> t<List_of_param_assignments> p<29> c<27> l<6:16> el<6:25>
n<> u<29> t<Parameter_port_declaration> p<30> c<19> l<6:3> el<6:25>
n<> u<30> t<Parameter_port_list> p<33> c<16> s<32> l<2:20> el<7:2>
n<> u<31> t<Port> p<32> l<9:1> el<7:7>
n<> u<32> t<List_of_ports> p<33> c<31> l<7:2> el<9:2>
n<> u<33> t<Module_nonansi_header> p<34> c<2> l<2:1> el<9:3>
n<> u<34> t<Module_declaration> p<35> c<33> l<2:1> el<10:10>
n<> u<35> t<Description> p<36> c<34> l<2:1> el<10:10>
n<> u<36> t<Source_text> p<37> c<35> l<2:1> el<10:10>
n<> u<37> t<Top_level_rule> c<1> l<2:1> el<11:1>
[WRN:PA0205] dut.sv:2:1: No timescale set for "r5p_soc_top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:2:1: Compile module "work@r5p_soc_top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:2:1: Top level module "work@r5p_soc_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ParamList/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ParamList/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ParamList/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@r5p_soc_top)
|vpiElaborated:1
|vpiName:work@r5p_soc_top
|uhdmallModules:
\_module: work@r5p_soc_top (work@r5p_soc_top) dut.sv:2:1: , endln:10:10, parent:work@r5p_soc_top
  |vpiFullName:work@r5p_soc_top
  |vpiParameter:
  \_parameter: (work@r5p_soc_top.GW), line:4:16, endln:4:18, parent:work@r5p_soc_top
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:4:3, endln:4:15, parent:work@r5p_soc_top.GW
      |vpiParent:
      \_parameter: (work@r5p_soc_top.GW), line:4:16, endln:4:18, parent:work@r5p_soc_top
    |vpiParent:
    \_module: work@r5p_soc_top (work@r5p_soc_top) dut.sv:2:1: , endln:10:10, parent:work@r5p_soc_top
    |vpiName:GW
    |vpiFullName:work@r5p_soc_top.GW
  |vpiParameter:
  \_parameter: (work@r5p_soc_top.XLEN), line:6:16, endln:6:20, parent:work@r5p_soc_top
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:6:3, endln:6:15, parent:work@r5p_soc_top.XLEN
      |vpiParent:
      \_parameter: (work@r5p_soc_top.XLEN), line:6:16, endln:6:20, parent:work@r5p_soc_top
    |vpiParent:
    \_module: work@r5p_soc_top (work@r5p_soc_top) dut.sv:2:1: , endln:10:10, parent:work@r5p_soc_top
    |vpiName:XLEN
    |vpiFullName:work@r5p_soc_top.XLEN
  |vpiParamAssign:
  \_param_assign: , line:4:16, endln:4:23, parent:work@r5p_soc_top
    |vpiParent:
    \_module: work@r5p_soc_top (work@r5p_soc_top) dut.sv:2:1: , endln:10:10, parent:work@r5p_soc_top
    |vpiRhs:
    \_constant: , line:4:21, endln:4:23
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:4:3, endln:4:15, parent:work@r5p_soc_top.GW
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@r5p_soc_top.GW), line:4:16, endln:4:18, parent:work@r5p_soc_top
  |vpiParamAssign:
  \_param_assign: , line:6:16, endln:6:25, parent:work@r5p_soc_top
    |vpiParent:
    \_module: work@r5p_soc_top (work@r5p_soc_top) dut.sv:2:1: , endln:10:10, parent:work@r5p_soc_top
    |vpiRhs:
    \_constant: , line:6:23, endln:6:25
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:6:3, endln:6:15, parent:work@r5p_soc_top.XLEN
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@r5p_soc_top.XLEN), line:6:16, endln:6:20, parent:work@r5p_soc_top
  |vpiDefName:work@r5p_soc_top
  |vpiParent:
  \_design: (work@r5p_soc_top)
|uhdmtopModules:
\_module: work@r5p_soc_top (work@r5p_soc_top) dut.sv:2:1: , endln:10:10
  |vpiName:work@r5p_soc_top
  |vpiParameter:
  \_parameter: (work@r5p_soc_top.GW), line:4:16, endln:4:18, parent:work@r5p_soc_top
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:4:3, endln:4:15, parent:work@r5p_soc_top.GW
      |vpiParent:
      \_parameter: (work@r5p_soc_top.GW), line:4:16, endln:4:18, parent:work@r5p_soc_top
    |vpiParent:
    \_module: work@r5p_soc_top (work@r5p_soc_top) dut.sv:2:1: , endln:10:10
    |vpiName:GW
    |vpiFullName:work@r5p_soc_top.GW
  |vpiParameter:
  \_parameter: (work@r5p_soc_top.XLEN), line:6:16, endln:6:20, parent:work@r5p_soc_top
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:6:3, endln:6:15, parent:work@r5p_soc_top.XLEN
      |vpiParent:
      \_parameter: (work@r5p_soc_top.XLEN), line:6:16, endln:6:20, parent:work@r5p_soc_top
    |vpiParent:
    \_module: work@r5p_soc_top (work@r5p_soc_top) dut.sv:2:1: , endln:10:10
    |vpiName:XLEN
    |vpiFullName:work@r5p_soc_top.XLEN
  |vpiParamAssign:
  \_param_assign: , line:4:16, endln:4:23, parent:work@r5p_soc_top
    |vpiParent:
    \_module: work@r5p_soc_top (work@r5p_soc_top) dut.sv:2:1: , endln:10:10
    |vpiRhs:
    \_constant: , line:4:21, endln:4:23
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:4:3, endln:4:15, parent:work@r5p_soc_top.GW
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@r5p_soc_top.GW), line:4:16, endln:4:18, parent:work@r5p_soc_top
  |vpiParamAssign:
  \_param_assign: , line:6:16, endln:6:25, parent:work@r5p_soc_top
    |vpiParent:
    \_module: work@r5p_soc_top (work@r5p_soc_top) dut.sv:2:1: , endln:10:10
    |vpiRhs:
    \_constant: , line:6:23, endln:6:25
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:6:3, endln:6:15, parent:work@r5p_soc_top.XLEN
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@r5p_soc_top.XLEN), line:6:16, endln:6:20, parent:work@r5p_soc_top
  |vpiDefName:work@r5p_soc_top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ParamList/dut.sv | ${SURELOG_DIR}/build/regression/ParamList/roundtrip/dut_000.sv | 4 | 10 | 

