{
  "module_name": "dispcc-sm8550.c",
  "hash_id": "7b65aa61d096fcc36292cb14d0d2402c6eb21b9c1de64ee1e430ab2c6f023728",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/dispcc-sm8550.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n#include <linux/pm_runtime.h>\n\n#include <dt-bindings/clock/qcom,sm8550-dispcc.h>\n\n#include \"common.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-regmap-mux.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\n \nenum {\n\tDT_BI_TCXO,\n\tDT_BI_TCXO_AO,\n\tDT_AHB_CLK,\n\tDT_SLEEP_CLK,\n\n\tDT_DSI0_PHY_PLL_OUT_BYTECLK,\n\tDT_DSI0_PHY_PLL_OUT_DSICLK,\n\tDT_DSI1_PHY_PLL_OUT_BYTECLK,\n\tDT_DSI1_PHY_PLL_OUT_DSICLK,\n\n\tDT_DP0_PHY_PLL_LINK_CLK,\n\tDT_DP0_PHY_PLL_VCO_DIV_CLK,\n\tDT_DP1_PHY_PLL_LINK_CLK,\n\tDT_DP1_PHY_PLL_VCO_DIV_CLK,\n\tDT_DP2_PHY_PLL_LINK_CLK,\n\tDT_DP2_PHY_PLL_VCO_DIV_CLK,\n\tDT_DP3_PHY_PLL_LINK_CLK,\n\tDT_DP3_PHY_PLL_VCO_DIV_CLK,\n};\n\n#define DISP_CC_MISC_CMD\t0xF000\n\nenum {\n\tP_BI_TCXO,\n\tP_DISP_CC_PLL0_OUT_MAIN,\n\tP_DISP_CC_PLL1_OUT_EVEN,\n\tP_DISP_CC_PLL1_OUT_MAIN,\n\tP_DP0_PHY_PLL_LINK_CLK,\n\tP_DP0_PHY_PLL_VCO_DIV_CLK,\n\tP_DP1_PHY_PLL_LINK_CLK,\n\tP_DP1_PHY_PLL_VCO_DIV_CLK,\n\tP_DP2_PHY_PLL_LINK_CLK,\n\tP_DP2_PHY_PLL_VCO_DIV_CLK,\n\tP_DP3_PHY_PLL_LINK_CLK,\n\tP_DP3_PHY_PLL_VCO_DIV_CLK,\n\tP_DSI0_PHY_PLL_OUT_BYTECLK,\n\tP_DSI0_PHY_PLL_OUT_DSICLK,\n\tP_DSI1_PHY_PLL_OUT_BYTECLK,\n\tP_DSI1_PHY_PLL_OUT_DSICLK,\n\tP_SLEEP_CLK,\n};\n\nstatic struct pll_vco lucid_ole_vco[] = {\n\t{ 249600000, 2000000000, 0 },\n};\n\nstatic const struct alpha_pll_config disp_cc_pll0_config = {\n\t.l = 0xd,\n\t.alpha = 0x6492,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00182261,\n\t.config_ctl_hi1_val = 0x82aa299c,\n\t.test_ctl_val = 0x00000000,\n\t.test_ctl_hi_val = 0x00000003,\n\t.test_ctl_hi1_val = 0x00009000,\n\t.test_ctl_hi2_val = 0x00000034,\n\t.user_ctl_val = 0x00000000,\n\t.user_ctl_hi_val = 0x00000005,\n};\n\nstatic struct clk_alpha_pll disp_cc_pll0 = {\n\t.offset = 0x0,\n\t.vco_table = lucid_ole_vco,\n\t.num_vco = ARRAY_SIZE(lucid_ole_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_pll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_reset_lucid_ole_ops,\n\t\t},\n\t},\n};\n\nstatic const struct alpha_pll_config disp_cc_pll1_config = {\n\t.l = 0x1f,\n\t.alpha = 0x4000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00182261,\n\t.config_ctl_hi1_val = 0x82aa299c,\n\t.test_ctl_val = 0x00000000,\n\t.test_ctl_hi_val = 0x00000003,\n\t.test_ctl_hi1_val = 0x00009000,\n\t.test_ctl_hi2_val = 0x00000034,\n\t.user_ctl_val = 0x00000000,\n\t.user_ctl_hi_val = 0x00000005,\n};\n\nstatic struct clk_alpha_pll disp_cc_pll1 = {\n\t.offset = 0x1000,\n\t.vco_table = lucid_ole_vco,\n\t.num_vco = ARRAY_SIZE(lucid_ole_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_pll1\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_reset_lucid_ole_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map disp_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_0[] = {\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_0_ao[] = {\n\t{ .index = DT_BI_TCXO_AO },\n};\n\nstatic const struct parent_map disp_cc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DP3_PHY_PLL_VCO_DIV_CLK, 3 },\n\t{ P_DP1_PHY_PLL_VCO_DIV_CLK, 4 },\n\t{ P_DP2_PHY_PLL_VCO_DIV_CLK, 6 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_1[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_DP3_PHY_PLL_VCO_DIV_CLK },\n\t{ .index = DT_DP1_PHY_PLL_VCO_DIV_CLK },\n\t{ .index = DT_DP2_PHY_PLL_VCO_DIV_CLK },\n};\n\nstatic const struct parent_map disp_cc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DSI0_PHY_PLL_OUT_DSICLK, 1 },\n\t{ P_DSI0_PHY_PLL_OUT_BYTECLK, 2 },\n\t{ P_DSI1_PHY_PLL_OUT_DSICLK, 3 },\n\t{ P_DSI1_PHY_PLL_OUT_BYTECLK, 4 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_2[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_DSI0_PHY_PLL_OUT_DSICLK },\n\t{ .index = DT_DSI0_PHY_PLL_OUT_BYTECLK },\n\t{ .index = DT_DSI1_PHY_PLL_OUT_DSICLK },\n\t{ .index = DT_DSI1_PHY_PLL_OUT_BYTECLK },\n};\n\nstatic const struct parent_map disp_cc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DP1_PHY_PLL_LINK_CLK, 2 },\n\t{ P_DP2_PHY_PLL_LINK_CLK, 3 },\n\t{ P_DP3_PHY_PLL_LINK_CLK, 4 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_3[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_DP1_PHY_PLL_LINK_CLK },\n\t{ .index = DT_DP2_PHY_PLL_LINK_CLK },\n\t{ .index = DT_DP3_PHY_PLL_LINK_CLK },\n};\n\nstatic const struct parent_map disp_cc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DP0_PHY_PLL_LINK_CLK, 1 },\n\t{ P_DP1_PHY_PLL_VCO_DIV_CLK, 2 },\n\t{ P_DP3_PHY_PLL_VCO_DIV_CLK, 3 },\n\t{ P_DP1_PHY_PLL_VCO_DIV_CLK, 4 },\n\t{ P_DP2_PHY_PLL_VCO_DIV_CLK, 6 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_4[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_DP0_PHY_PLL_LINK_CLK },\n\t{ .index = DT_DP0_PHY_PLL_VCO_DIV_CLK },\n\t{ .index = DT_DP3_PHY_PLL_VCO_DIV_CLK },\n\t{ .index = DT_DP1_PHY_PLL_VCO_DIV_CLK },\n\t{ .index = DT_DP2_PHY_PLL_VCO_DIV_CLK },\n};\n\nstatic const struct parent_map disp_cc_parent_map_5[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DSI0_PHY_PLL_OUT_BYTECLK, 4 },\n\t{ P_DSI1_PHY_PLL_OUT_BYTECLK, 4 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_5[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_DSI0_PHY_PLL_OUT_BYTECLK },\n\t{ .index = DT_DSI1_PHY_PLL_OUT_BYTECLK },\n};\n\nstatic const struct parent_map disp_cc_parent_map_6[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DISP_CC_PLL1_OUT_MAIN, 4 },\n\t{ P_DISP_CC_PLL1_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_6[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &disp_cc_pll1.clkr.hw },\n\t{ .hw = &disp_cc_pll1.clkr.hw },\n};\n\nstatic const struct parent_map disp_cc_parent_map_7[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DP0_PHY_PLL_LINK_CLK, 1 },\n\t{ P_DP1_PHY_PLL_LINK_CLK, 2 },\n\t{ P_DP2_PHY_PLL_LINK_CLK, 3 },\n\t{ P_DP3_PHY_PLL_LINK_CLK, 4 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_7[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_DP0_PHY_PLL_LINK_CLK },\n\t{ .index = DT_DP1_PHY_PLL_LINK_CLK },\n\t{ .index = DT_DP2_PHY_PLL_LINK_CLK },\n\t{ .index = DT_DP3_PHY_PLL_LINK_CLK },\n};\n\nstatic const struct parent_map disp_cc_parent_map_8[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DISP_CC_PLL0_OUT_MAIN, 1 },\n\t{ P_DISP_CC_PLL1_OUT_MAIN, 4 },\n\t{ P_DISP_CC_PLL1_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_8[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &disp_cc_pll0.clkr.hw },\n\t{ .hw = &disp_cc_pll1.clkr.hw },\n\t{ .hw = &disp_cc_pll1.clkr.hw },\n};\n\nstatic const struct parent_map disp_cc_parent_map_9[] = {\n\t{ P_SLEEP_CLK, 0 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_9[] = {\n\t{ .index = DT_SLEEP_CLK },\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_ahb_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(37500000, P_DISP_CC_PLL1_OUT_MAIN, 16, 0, 0),\n\tF(75000000, P_DISP_CC_PLL1_OUT_MAIN, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_ahb_clk_src = {\n\t.cmd_rcgr = 0x82e8,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_6,\n\t.freq_tbl = ftbl_disp_cc_mdss_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_ahb_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_6,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_6),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_byte0_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_byte0_clk_src = {\n\t.cmd_rcgr = 0x8108,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_byte0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_byte1_clk_src = {\n\t.cmd_rcgr = 0x8124,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_byte1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dptx0_aux_clk_src = {\n\t.cmd_rcgr = 0x81bc,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx0_aux_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_dptx0_link_clk_src[] = {\n\tF(162000, P_DP0_PHY_PLL_LINK_CLK, 1, 0, 0),\n\tF(270000, P_DP0_PHY_PLL_LINK_CLK, 1, 0, 0),\n\tF(540000, P_DP0_PHY_PLL_LINK_CLK, 1, 0, 0),\n\tF(810000, P_DP0_PHY_PLL_LINK_CLK, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dptx0_link_clk_src = {\n\t.cmd_rcgr = 0x8170,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_7,\n\t.freq_tbl = ftbl_disp_cc_mdss_dptx0_link_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx0_link_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_7,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_7),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dptx0_pixel0_clk_src = {\n\t.cmd_rcgr = 0x818c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_4,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx0_pixel0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_4),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dptx0_pixel1_clk_src = {\n\t.cmd_rcgr = 0x81a4,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_4,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx0_pixel1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_4),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dptx1_aux_clk_src = {\n\t.cmd_rcgr = 0x8220,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx1_aux_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dptx1_link_clk_src = {\n\t.cmd_rcgr = 0x8204,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_3,\n\t.freq_tbl = ftbl_disp_cc_mdss_dptx0_link_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx1_link_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dptx1_pixel0_clk_src = {\n\t.cmd_rcgr = 0x81d4,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx1_pixel0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dptx1_pixel1_clk_src = {\n\t.cmd_rcgr = 0x81ec,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx1_pixel1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dptx2_aux_clk_src = {\n\t.cmd_rcgr = 0x8284,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx2_aux_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dptx2_link_clk_src = {\n\t.cmd_rcgr = 0x8238,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_3,\n\t.freq_tbl = ftbl_disp_cc_mdss_dptx0_link_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx2_link_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dptx2_pixel0_clk_src = {\n\t.cmd_rcgr = 0x8254,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx2_pixel0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dptx2_pixel1_clk_src = {\n\t.cmd_rcgr = 0x826c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx2_pixel1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dptx3_aux_clk_src = {\n\t.cmd_rcgr = 0x82d0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx3_aux_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dptx3_link_clk_src = {\n\t.cmd_rcgr = 0x82b4,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_3,\n\t.freq_tbl = ftbl_disp_cc_mdss_dptx0_link_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx3_link_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dptx3_pixel0_clk_src = {\n\t.cmd_rcgr = 0x829c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx3_pixel0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_esc0_clk_src = {\n\t.cmd_rcgr = 0x8140,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_5,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_esc0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_5),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_esc1_clk_src = {\n\t.cmd_rcgr = 0x8158,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_5,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_esc1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_5),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_mdp_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(85714286, P_DISP_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(100000000, P_DISP_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(150000000, P_DISP_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(172000000, P_DISP_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(200000000, P_DISP_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(325000000, P_DISP_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(375000000, P_DISP_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(514000000, P_DISP_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_mdp_clk_src = {\n\t.cmd_rcgr = 0x80d8,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_8,\n\t.freq_tbl = ftbl_disp_cc_mdss_mdp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_mdp_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_8,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_8),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_pclk0_clk_src = {\n\t.cmd_rcgr = 0x80a8,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_pclk0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_pixel_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_pclk1_clk_src = {\n\t.cmd_rcgr = 0x80c0,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_pclk1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_pixel_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_vsync_clk_src = {\n\t.cmd_rcgr = 0x80f0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_vsync_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_sleep_clk_src[] = {\n\tF(32000, P_SLEEP_CLK, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_sleep_clk_src = {\n\t.cmd_rcgr = 0xe05c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_9,\n\t.freq_tbl = ftbl_disp_cc_sleep_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_sleep_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_9,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_9),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_xo_clk_src = {\n\t.cmd_rcgr = 0xe03c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_xo_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0_ao,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0_ao),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp_cc_mdss_byte0_div_clk_src = {\n\t.reg = 0x8120,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_byte0_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&disp_cc_mdss_byte0_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_regmap_div_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp_cc_mdss_byte1_div_clk_src = {\n\t.reg = 0x813c,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_byte1_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&disp_cc_mdss_byte1_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_regmap_div_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp_cc_mdss_dptx0_link_div_clk_src = {\n\t.reg = 0x8188,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx0_link_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&disp_cc_mdss_dptx0_link_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp_cc_mdss_dptx1_link_div_clk_src = {\n\t.reg = 0x821c,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx1_link_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&disp_cc_mdss_dptx1_link_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp_cc_mdss_dptx2_link_div_clk_src = {\n\t.reg = 0x8250,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx2_link_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&disp_cc_mdss_dptx2_link_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp_cc_mdss_dptx3_link_div_clk_src = {\n\t.reg = 0x82cc,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dptx3_link_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&disp_cc_mdss_dptx3_link_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_accu_clk = {\n\t.halt_reg = 0xe058,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0xe058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_accu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_xo_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_ahb1_clk = {\n\t.halt_reg = 0xa020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_ahb1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_ahb_clk = {\n\t.halt_reg = 0x80a4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x80a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_byte0_clk = {\n\t.halt_reg = 0x8028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_byte0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_byte0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_byte0_intf_clk = {\n\t.halt_reg = 0x802c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x802c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_byte0_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_byte0_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_byte1_clk = {\n\t.halt_reg = 0x8030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_byte1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_byte1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_byte1_intf_clk = {\n\t.halt_reg = 0x8034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_byte1_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_byte1_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx0_aux_clk = {\n\t.halt_reg = 0x8058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx0_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx0_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx0_crypto_clk = {\n\t.halt_reg = 0x804c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x804c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx0_crypto_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx0_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx0_link_clk = {\n\t.halt_reg = 0x8040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx0_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx0_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx0_link_intf_clk = {\n\t.halt_reg = 0x8048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx0_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx0_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx0_pixel0_clk = {\n\t.halt_reg = 0x8050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx0_pixel0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx0_pixel0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx0_pixel1_clk = {\n\t.halt_reg = 0x8054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx0_pixel1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx0_pixel1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx0_usb_router_link_intf_clk = {\n\t.halt_reg = 0x8044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx0_usb_router_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx0_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx1_aux_clk = {\n\t.halt_reg = 0x8074,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8074,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx1_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx1_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx1_crypto_clk = {\n\t.halt_reg = 0x8070,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8070,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx1_crypto_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx1_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx1_link_clk = {\n\t.halt_reg = 0x8064,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx1_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx1_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx1_link_intf_clk = {\n\t.halt_reg = 0x806c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x806c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx1_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx1_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx1_pixel0_clk = {\n\t.halt_reg = 0x805c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x805c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx1_pixel0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx1_pixel0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx1_pixel1_clk = {\n\t.halt_reg = 0x8060,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8060,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx1_pixel1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx1_pixel1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx1_usb_router_link_intf_clk = {\n\t.halt_reg = 0x8068,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8068,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx1_usb_router_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx0_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx2_aux_clk = {\n\t.halt_reg = 0x808c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x808c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx2_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx2_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx2_crypto_clk = {\n\t.halt_reg = 0x8088,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx2_crypto_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx2_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx2_link_clk = {\n\t.halt_reg = 0x8080,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx2_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx2_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx2_link_intf_clk = {\n\t.halt_reg = 0x8084,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx2_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx2_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx2_pixel0_clk = {\n\t.halt_reg = 0x8078,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8078,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx2_pixel0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx2_pixel0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx2_pixel1_clk = {\n\t.halt_reg = 0x807c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x807c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx2_pixel1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx2_pixel1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx3_aux_clk = {\n\t.halt_reg = 0x809c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x809c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx3_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx3_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx3_crypto_clk = {\n\t.halt_reg = 0x80a0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x80a0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx3_crypto_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx3_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx3_link_clk = {\n\t.halt_reg = 0x8094,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8094,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx3_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx3_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx3_link_intf_clk = {\n\t.halt_reg = 0x8098,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8098,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx3_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx3_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dptx3_pixel0_clk = {\n\t.halt_reg = 0x8090,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_dptx3_pixel0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_dptx3_pixel0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_esc0_clk = {\n\t.halt_reg = 0x8038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_esc0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_esc0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_esc1_clk = {\n\t.halt_reg = 0x803c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x803c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_esc1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_esc1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_mdp1_clk = {\n\t.halt_reg = 0xa004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_mdp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_mdp_clk = {\n\t.halt_reg = 0x800c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x800c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_mdp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_mdp_lut1_clk = {\n\t.halt_reg = 0xa010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_mdp_lut1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_mdp_lut_clk = {\n\t.halt_reg = 0x8018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x8018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_mdp_lut_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_non_gdsc_ahb_clk = {\n\t.halt_reg = 0xc004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0xc004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_non_gdsc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_pclk0_clk = {\n\t.halt_reg = 0x8004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_pclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_pclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_pclk1_clk = {\n\t.halt_reg = 0x8008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_pclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_pclk1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_rscc_ahb_clk = {\n\t.halt_reg = 0xc00c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_rscc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_rscc_vsync_clk = {\n\t.halt_reg = 0xc008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_rscc_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_vsync1_clk = {\n\t.halt_reg = 0xa01c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_vsync1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_vsync_clk = {\n\t.halt_reg = 0x8024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_mdss_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_sleep_clk = {\n\t.halt_reg = 0xe074,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xe074,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"disp_cc_sleep_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_sleep_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc mdss_gdsc = {\n\t.gdscr = 0x9000,\n\t.pd = {\n\t\t.name = \"mdss_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc mdss_int2_gdsc = {\n\t.gdscr = 0xb000,\n\t.pd = {\n\t\t.name = \"mdss_int2_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL | RETAIN_FF_ENABLE,\n};\n\nstatic struct clk_regmap *disp_cc_sm8550_clocks[] = {\n\t[DISP_CC_MDSS_ACCU_CLK] = &disp_cc_mdss_accu_clk.clkr,\n\t[DISP_CC_MDSS_AHB1_CLK] = &disp_cc_mdss_ahb1_clk.clkr,\n\t[DISP_CC_MDSS_AHB_CLK] = &disp_cc_mdss_ahb_clk.clkr,\n\t[DISP_CC_MDSS_AHB_CLK_SRC] = &disp_cc_mdss_ahb_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE0_CLK] = &disp_cc_mdss_byte0_clk.clkr,\n\t[DISP_CC_MDSS_BYTE0_CLK_SRC] = &disp_cc_mdss_byte0_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE0_DIV_CLK_SRC] = &disp_cc_mdss_byte0_div_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE0_INTF_CLK] = &disp_cc_mdss_byte0_intf_clk.clkr,\n\t[DISP_CC_MDSS_BYTE1_CLK] = &disp_cc_mdss_byte1_clk.clkr,\n\t[DISP_CC_MDSS_BYTE1_CLK_SRC] = &disp_cc_mdss_byte1_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE1_DIV_CLK_SRC] = &disp_cc_mdss_byte1_div_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE1_INTF_CLK] = &disp_cc_mdss_byte1_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_AUX_CLK] = &disp_cc_mdss_dptx0_aux_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_AUX_CLK_SRC] = &disp_cc_mdss_dptx0_aux_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX0_CRYPTO_CLK] = &disp_cc_mdss_dptx0_crypto_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_LINK_CLK] = &disp_cc_mdss_dptx0_link_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_LINK_CLK_SRC] = &disp_cc_mdss_dptx0_link_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX0_LINK_DIV_CLK_SRC] = &disp_cc_mdss_dptx0_link_div_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX0_LINK_INTF_CLK] = &disp_cc_mdss_dptx0_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_PIXEL0_CLK] = &disp_cc_mdss_dptx0_pixel0_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC] = &disp_cc_mdss_dptx0_pixel0_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX0_PIXEL1_CLK] = &disp_cc_mdss_dptx0_pixel1_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC] = &disp_cc_mdss_dptx0_pixel1_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX0_USB_ROUTER_LINK_INTF_CLK] =\n\t\t&disp_cc_mdss_dptx0_usb_router_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_AUX_CLK] = &disp_cc_mdss_dptx1_aux_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_AUX_CLK_SRC] = &disp_cc_mdss_dptx1_aux_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX1_CRYPTO_CLK] = &disp_cc_mdss_dptx1_crypto_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_LINK_CLK] = &disp_cc_mdss_dptx1_link_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_LINK_CLK_SRC] = &disp_cc_mdss_dptx1_link_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX1_LINK_DIV_CLK_SRC] = &disp_cc_mdss_dptx1_link_div_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX1_LINK_INTF_CLK] = &disp_cc_mdss_dptx1_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_PIXEL0_CLK] = &disp_cc_mdss_dptx1_pixel0_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC] = &disp_cc_mdss_dptx1_pixel0_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX1_PIXEL1_CLK] = &disp_cc_mdss_dptx1_pixel1_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC] = &disp_cc_mdss_dptx1_pixel1_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX1_USB_ROUTER_LINK_INTF_CLK] =\n\t\t&disp_cc_mdss_dptx1_usb_router_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_AUX_CLK] = &disp_cc_mdss_dptx2_aux_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_AUX_CLK_SRC] = &disp_cc_mdss_dptx2_aux_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX2_CRYPTO_CLK] = &disp_cc_mdss_dptx2_crypto_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_LINK_CLK] = &disp_cc_mdss_dptx2_link_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_LINK_CLK_SRC] = &disp_cc_mdss_dptx2_link_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX2_LINK_DIV_CLK_SRC] = &disp_cc_mdss_dptx2_link_div_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX2_LINK_INTF_CLK] = &disp_cc_mdss_dptx2_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_PIXEL0_CLK] = &disp_cc_mdss_dptx2_pixel0_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC] = &disp_cc_mdss_dptx2_pixel0_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX2_PIXEL1_CLK] = &disp_cc_mdss_dptx2_pixel1_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC] = &disp_cc_mdss_dptx2_pixel1_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX3_AUX_CLK] = &disp_cc_mdss_dptx3_aux_clk.clkr,\n\t[DISP_CC_MDSS_DPTX3_AUX_CLK_SRC] = &disp_cc_mdss_dptx3_aux_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX3_CRYPTO_CLK] = &disp_cc_mdss_dptx3_crypto_clk.clkr,\n\t[DISP_CC_MDSS_DPTX3_LINK_CLK] = &disp_cc_mdss_dptx3_link_clk.clkr,\n\t[DISP_CC_MDSS_DPTX3_LINK_CLK_SRC] = &disp_cc_mdss_dptx3_link_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX3_LINK_DIV_CLK_SRC] = &disp_cc_mdss_dptx3_link_div_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX3_LINK_INTF_CLK] = &disp_cc_mdss_dptx3_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX3_PIXEL0_CLK] = &disp_cc_mdss_dptx3_pixel0_clk.clkr,\n\t[DISP_CC_MDSS_DPTX3_PIXEL0_CLK_SRC] = &disp_cc_mdss_dptx3_pixel0_clk_src.clkr,\n\t[DISP_CC_MDSS_ESC0_CLK] = &disp_cc_mdss_esc0_clk.clkr,\n\t[DISP_CC_MDSS_ESC0_CLK_SRC] = &disp_cc_mdss_esc0_clk_src.clkr,\n\t[DISP_CC_MDSS_ESC1_CLK] = &disp_cc_mdss_esc1_clk.clkr,\n\t[DISP_CC_MDSS_ESC1_CLK_SRC] = &disp_cc_mdss_esc1_clk_src.clkr,\n\t[DISP_CC_MDSS_MDP1_CLK] = &disp_cc_mdss_mdp1_clk.clkr,\n\t[DISP_CC_MDSS_MDP_CLK] = &disp_cc_mdss_mdp_clk.clkr,\n\t[DISP_CC_MDSS_MDP_CLK_SRC] = &disp_cc_mdss_mdp_clk_src.clkr,\n\t[DISP_CC_MDSS_MDP_LUT1_CLK] = &disp_cc_mdss_mdp_lut1_clk.clkr,\n\t[DISP_CC_MDSS_MDP_LUT_CLK] = &disp_cc_mdss_mdp_lut_clk.clkr,\n\t[DISP_CC_MDSS_NON_GDSC_AHB_CLK] = &disp_cc_mdss_non_gdsc_ahb_clk.clkr,\n\t[DISP_CC_MDSS_PCLK0_CLK] = &disp_cc_mdss_pclk0_clk.clkr,\n\t[DISP_CC_MDSS_PCLK0_CLK_SRC] = &disp_cc_mdss_pclk0_clk_src.clkr,\n\t[DISP_CC_MDSS_PCLK1_CLK] = &disp_cc_mdss_pclk1_clk.clkr,\n\t[DISP_CC_MDSS_PCLK1_CLK_SRC] = &disp_cc_mdss_pclk1_clk_src.clkr,\n\t[DISP_CC_MDSS_RSCC_AHB_CLK] = &disp_cc_mdss_rscc_ahb_clk.clkr,\n\t[DISP_CC_MDSS_RSCC_VSYNC_CLK] = &disp_cc_mdss_rscc_vsync_clk.clkr,\n\t[DISP_CC_MDSS_VSYNC1_CLK] = &disp_cc_mdss_vsync1_clk.clkr,\n\t[DISP_CC_MDSS_VSYNC_CLK] = &disp_cc_mdss_vsync_clk.clkr,\n\t[DISP_CC_MDSS_VSYNC_CLK_SRC] = &disp_cc_mdss_vsync_clk_src.clkr,\n\t[DISP_CC_PLL0] = &disp_cc_pll0.clkr,\n\t[DISP_CC_PLL1] = &disp_cc_pll1.clkr,\n\t[DISP_CC_SLEEP_CLK] = &disp_cc_sleep_clk.clkr,\n\t[DISP_CC_SLEEP_CLK_SRC] = &disp_cc_sleep_clk_src.clkr,\n\t[DISP_CC_XO_CLK_SRC] = &disp_cc_xo_clk_src.clkr,\n};\n\nstatic const struct qcom_reset_map disp_cc_sm8550_resets[] = {\n\t[DISP_CC_MDSS_CORE_BCR] = { 0x8000 },\n\t[DISP_CC_MDSS_CORE_INT2_BCR] = { 0xa000 },\n\t[DISP_CC_MDSS_RSCC_BCR] = { 0xc000 },\n};\n\nstatic struct gdsc *disp_cc_sm8550_gdscs[] = {\n\t[MDSS_GDSC] = &mdss_gdsc,\n\t[MDSS_INT2_GDSC] = &mdss_int2_gdsc,\n};\n\nstatic const struct regmap_config disp_cc_sm8550_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0x11008,\n\t.fast_io = true,\n};\n\nstatic struct qcom_cc_desc disp_cc_sm8550_desc = {\n\t.config = &disp_cc_sm8550_regmap_config,\n\t.clks = disp_cc_sm8550_clocks,\n\t.num_clks = ARRAY_SIZE(disp_cc_sm8550_clocks),\n\t.resets = disp_cc_sm8550_resets,\n\t.num_resets = ARRAY_SIZE(disp_cc_sm8550_resets),\n\t.gdscs = disp_cc_sm8550_gdscs,\n\t.num_gdscs = ARRAY_SIZE(disp_cc_sm8550_gdscs),\n};\n\nstatic const struct of_device_id disp_cc_sm8550_match_table[] = {\n\t{ .compatible = \"qcom,sm8550-dispcc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, disp_cc_sm8550_match_table);\n\nstatic int disp_cc_sm8550_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tint ret;\n\n\tret = devm_pm_runtime_enable(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = pm_runtime_resume_and_get(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tregmap = qcom_cc_map(pdev, &disp_cc_sm8550_desc);\n\tif (IS_ERR(regmap)) {\n\t\tret = PTR_ERR(regmap);\n\t\tgoto err_put_rpm;\n\t}\n\n\tclk_lucid_evo_pll_configure(&disp_cc_pll0, regmap, &disp_cc_pll0_config);\n\tclk_lucid_evo_pll_configure(&disp_cc_pll1, regmap, &disp_cc_pll1_config);\n\n\t \n\tregmap_update_bits(regmap, DISP_CC_MISC_CMD, 0x10, 0x10);\n\n\t \n\tregmap_update_bits(regmap, 0xe054, BIT(0), BIT(0));\n\n\tret = qcom_cc_really_probe(pdev, &disp_cc_sm8550_desc, regmap);\n\tif (ret)\n\t\tgoto err_put_rpm;\n\n\tpm_runtime_put(&pdev->dev);\n\n\treturn 0;\n\nerr_put_rpm:\n\tpm_runtime_put_sync(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic struct platform_driver disp_cc_sm8550_driver = {\n\t.probe = disp_cc_sm8550_probe,\n\t.driver = {\n\t\t.name = \"disp_cc-sm8550\",\n\t\t.of_match_table = disp_cc_sm8550_match_table,\n\t},\n};\n\nstatic int __init disp_cc_sm8550_init(void)\n{\n\treturn platform_driver_register(&disp_cc_sm8550_driver);\n}\nsubsys_initcall(disp_cc_sm8550_init);\n\nstatic void __exit disp_cc_sm8550_exit(void)\n{\n\tplatform_driver_unregister(&disp_cc_sm8550_driver);\n}\nmodule_exit(disp_cc_sm8550_exit);\n\nMODULE_DESCRIPTION(\"QTI DISPCC SM8550 Driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}