# Generated from SystemVerilogSubset.g4 by ANTLR 4.13.2
# encoding: utf-8
from antlr4 import *
from io import StringIO
import sys
if sys.version_info[1] > 5:
	from typing import TextIO
else:
	from typing.io import TextIO

def serializedATN():
    return [
        4,1,39,230,2,0,7,0,2,1,7,1,2,2,7,2,2,3,7,3,2,4,7,4,2,5,7,5,2,6,7,
        6,2,7,7,7,2,8,7,8,2,9,7,9,2,10,7,10,2,11,7,11,2,12,7,12,2,13,7,13,
        2,14,7,14,2,15,7,15,2,16,7,16,2,17,7,17,2,18,7,18,2,19,7,19,2,20,
        7,20,1,0,4,0,44,8,0,11,0,12,0,45,1,1,1,1,1,1,1,1,3,1,52,8,1,1,1,
        1,1,1,1,5,1,57,8,1,10,1,12,1,60,9,1,1,1,1,1,1,2,1,2,1,3,1,3,1,3,
        5,3,69,8,3,10,3,12,3,72,9,3,1,4,1,4,1,4,3,4,77,8,4,1,4,1,4,1,4,1,
        4,1,4,3,4,84,8,4,1,4,1,4,3,4,88,8,4,1,5,1,5,1,5,1,5,1,5,1,5,1,6,
        1,6,1,7,1,7,1,7,3,7,101,8,7,1,8,1,8,1,8,1,8,1,9,1,9,1,9,1,9,1,9,
        1,9,1,10,1,10,1,10,1,11,1,11,5,11,118,8,11,10,11,12,11,121,9,11,
        1,11,1,11,1,11,1,11,1,11,3,11,128,8,11,1,12,1,12,1,12,1,12,1,12,
        1,13,1,13,1,13,1,13,1,13,1,13,1,13,5,13,142,8,13,10,13,12,13,145,
        9,13,1,14,1,14,5,14,149,8,14,10,14,12,14,152,9,14,1,14,1,14,1,15,
        1,15,1,15,1,15,1,15,1,15,1,15,3,15,163,8,15,1,16,1,16,1,16,1,16,
        1,16,4,16,170,8,16,11,16,12,16,171,1,16,1,16,1,17,1,17,1,17,1,17,
        1,17,1,17,1,17,3,17,183,8,17,1,18,1,18,1,18,5,18,188,8,18,10,18,
        12,18,191,9,18,1,19,1,19,1,19,1,19,1,19,1,19,1,19,1,19,1,19,1,19,
        1,19,1,19,1,19,3,19,206,8,19,1,19,1,19,1,19,1,19,1,19,1,19,1,19,
        1,19,1,19,1,19,1,19,1,19,1,19,1,19,1,19,5,19,223,8,19,10,19,12,19,
        226,9,19,1,20,1,20,1,20,0,1,38,21,0,2,4,6,8,10,12,14,16,18,20,22,
        24,26,28,30,32,34,36,38,40,0,2,1,0,9,10,2,0,34,34,36,36,239,0,43,
        1,0,0,0,2,47,1,0,0,0,4,63,1,0,0,0,6,65,1,0,0,0,8,87,1,0,0,0,10,89,
        1,0,0,0,12,95,1,0,0,0,14,100,1,0,0,0,16,102,1,0,0,0,18,106,1,0,0,
        0,20,112,1,0,0,0,22,127,1,0,0,0,24,129,1,0,0,0,26,134,1,0,0,0,28,
        146,1,0,0,0,30,155,1,0,0,0,32,164,1,0,0,0,34,182,1,0,0,0,36,184,
        1,0,0,0,38,205,1,0,0,0,40,227,1,0,0,0,42,44,3,2,1,0,43,42,1,0,0,
        0,44,45,1,0,0,0,45,43,1,0,0,0,45,46,1,0,0,0,46,1,1,0,0,0,47,48,5,
        1,0,0,48,49,3,4,2,0,49,51,5,2,0,0,50,52,3,6,3,0,51,50,1,0,0,0,51,
        52,1,0,0,0,52,53,1,0,0,0,53,54,5,3,0,0,54,58,5,25,0,0,55,57,3,14,
        7,0,56,55,1,0,0,0,57,60,1,0,0,0,58,56,1,0,0,0,58,59,1,0,0,0,59,61,
        1,0,0,0,60,58,1,0,0,0,61,62,5,4,0,0,62,3,1,0,0,0,63,64,5,35,0,0,
        64,5,1,0,0,0,65,70,3,8,4,0,66,67,5,24,0,0,67,69,3,8,4,0,68,66,1,
        0,0,0,69,72,1,0,0,0,70,68,1,0,0,0,70,71,1,0,0,0,71,7,1,0,0,0,72,
        70,1,0,0,0,73,74,5,5,0,0,74,76,3,12,6,0,75,77,3,10,5,0,76,75,1,0,
        0,0,76,77,1,0,0,0,77,78,1,0,0,0,78,79,5,35,0,0,79,88,1,0,0,0,80,
        81,5,6,0,0,81,83,3,12,6,0,82,84,3,10,5,0,83,82,1,0,0,0,83,84,1,0,
        0,0,84,85,1,0,0,0,85,86,5,35,0,0,86,88,1,0,0,0,87,73,1,0,0,0,87,
        80,1,0,0,0,88,9,1,0,0,0,89,90,5,7,0,0,90,91,5,36,0,0,91,92,5,23,
        0,0,92,93,5,36,0,0,93,94,5,8,0,0,94,11,1,0,0,0,95,96,5,9,0,0,96,
        13,1,0,0,0,97,101,3,16,8,0,98,101,3,18,9,0,99,101,3,20,10,0,100,
        97,1,0,0,0,100,98,1,0,0,0,100,99,1,0,0,0,101,15,1,0,0,0,102,103,
        7,0,0,0,103,104,5,35,0,0,104,105,5,25,0,0,105,17,1,0,0,0,106,107,
        5,11,0,0,107,108,3,26,13,0,108,109,5,26,0,0,109,110,3,38,19,0,110,
        111,5,25,0,0,111,19,1,0,0,0,112,113,5,12,0,0,113,114,3,22,11,0,114,
        21,1,0,0,0,115,119,5,13,0,0,116,118,3,22,11,0,117,116,1,0,0,0,118,
        121,1,0,0,0,119,117,1,0,0,0,119,120,1,0,0,0,120,122,1,0,0,0,121,
        119,1,0,0,0,122,128,5,14,0,0,123,128,3,28,14,0,124,128,3,24,12,0,
        125,128,3,30,15,0,126,128,3,32,16,0,127,115,1,0,0,0,127,123,1,0,
        0,0,127,124,1,0,0,0,127,125,1,0,0,0,127,126,1,0,0,0,128,23,1,0,0,
        0,129,130,3,26,13,0,130,131,5,26,0,0,131,132,3,38,19,0,132,133,5,
        25,0,0,133,25,1,0,0,0,134,143,5,35,0,0,135,136,5,7,0,0,136,137,3,
        38,19,0,137,138,5,8,0,0,138,142,1,0,0,0,139,140,5,23,0,0,140,142,
        5,35,0,0,141,135,1,0,0,0,141,139,1,0,0,0,142,145,1,0,0,0,143,141,
        1,0,0,0,143,144,1,0,0,0,144,27,1,0,0,0,145,143,1,0,0,0,146,150,5,
        30,0,0,147,149,3,22,11,0,148,147,1,0,0,0,149,152,1,0,0,0,150,148,
        1,0,0,0,150,151,1,0,0,0,151,153,1,0,0,0,152,150,1,0,0,0,153,154,
        5,31,0,0,154,29,1,0,0,0,155,156,5,32,0,0,156,157,5,2,0,0,157,158,
        3,38,19,0,158,159,5,3,0,0,159,162,3,22,11,0,160,161,5,33,0,0,161,
        163,3,22,11,0,162,160,1,0,0,0,162,163,1,0,0,0,163,31,1,0,0,0,164,
        165,5,28,0,0,165,166,5,2,0,0,166,167,3,38,19,0,167,169,5,3,0,0,168,
        170,3,34,17,0,169,168,1,0,0,0,170,171,1,0,0,0,171,169,1,0,0,0,171,
        172,1,0,0,0,172,173,1,0,0,0,173,174,5,29,0,0,174,33,1,0,0,0,175,
        176,3,36,18,0,176,177,5,23,0,0,177,178,3,22,11,0,178,183,1,0,0,0,
        179,180,5,27,0,0,180,181,5,23,0,0,181,183,3,22,11,0,182,175,1,0,
        0,0,182,179,1,0,0,0,183,35,1,0,0,0,184,189,3,38,19,0,185,186,5,24,
        0,0,186,188,3,38,19,0,187,185,1,0,0,0,188,191,1,0,0,0,189,187,1,
        0,0,0,189,190,1,0,0,0,190,37,1,0,0,0,191,189,1,0,0,0,192,193,6,19,
        -1,0,193,194,5,15,0,0,194,206,3,38,19,11,195,196,5,16,0,0,196,206,
        3,38,19,10,197,198,5,17,0,0,198,206,3,38,19,9,199,200,5,2,0,0,200,
        201,3,38,19,0,201,202,5,3,0,0,202,206,1,0,0,0,203,206,3,40,20,0,
        204,206,5,35,0,0,205,192,1,0,0,0,205,195,1,0,0,0,205,197,1,0,0,0,
        205,199,1,0,0,0,205,203,1,0,0,0,205,204,1,0,0,0,206,224,1,0,0,0,
        207,208,10,8,0,0,208,209,5,18,0,0,209,223,3,38,19,9,210,211,10,7,
        0,0,211,212,5,19,0,0,212,223,3,38,19,8,213,214,10,6,0,0,214,215,
        5,20,0,0,215,223,3,38,19,7,216,217,10,5,0,0,217,218,5,21,0,0,218,
        223,3,38,19,6,219,220,10,4,0,0,220,221,5,22,0,0,221,223,3,38,19,
        5,222,207,1,0,0,0,222,210,1,0,0,0,222,213,1,0,0,0,222,216,1,0,0,
        0,222,219,1,0,0,0,223,226,1,0,0,0,224,222,1,0,0,0,224,225,1,0,0,
        0,225,39,1,0,0,0,226,224,1,0,0,0,227,228,7,1,0,0,228,41,1,0,0,0,
        20,45,51,58,70,76,83,87,100,119,127,141,143,150,162,171,182,189,
        205,222,224
    ]

class SystemVerilogSubsetParser ( Parser ):

    grammarFileName = "SystemVerilogSubset.g4"

    atn = ATNDeserializer().deserialize(serializedATN())

    decisionsToDFA = [ DFA(ds, i) for i, ds in enumerate(atn.decisionToState) ]

    sharedContextCache = PredictionContextCache()

    literalNames = [ "<INVALID>", "'module'", "'('", "')'", "'endmodule'", 
                     "'input'", "'output'", "'['", "']'", "'logic'", "'wire'", 
                     "'assign'", "'always_comb'", "'{'", "'}'", "'!'", "'~'", 
                     "'-'", "'&'", "'|'", "'^'", "'~^'", "'=='", "':'", 
                     "','", "';'", "'='", "'default'", "'case'", "'endcase'", 
                     "'begin'", "'end'", "'if'", "'else'" ]

    symbolicNames = [ "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "COLON", "COMMA", 
                      "SEMICOLON", "ASSIGN", "DEFAULT", "CASE", "ENDCASE", 
                      "BEGIN", "END", "IF", "ELSE", "BinaryLiteral", "Identifier", 
                      "DecimalNumber", "WS", "LINE_COMMENT", "BLOCK_COMMENT" ]

    RULE_compilation_unit = 0
    RULE_module_declaration = 1
    RULE_module_identifier = 2
    RULE_port_list = 3
    RULE_port = 4
    RULE_range = 5
    RULE_data_type = 6
    RULE_module_item = 7
    RULE_net_declaration = 8
    RULE_continuous_assign = 9
    RULE_always_comb_block = 10
    RULE_statement = 11
    RULE_blocking_assignment = 12
    RULE_variable_lvalue = 13
    RULE_begin_end_block = 14
    RULE_if_statement = 15
    RULE_case_statement = 16
    RULE_case_item = 17
    RULE_expression_list = 18
    RULE_expression = 19
    RULE_literal = 20

    ruleNames =  [ "compilation_unit", "module_declaration", "module_identifier", 
                   "port_list", "port", "range", "data_type", "module_item", 
                   "net_declaration", "continuous_assign", "always_comb_block", 
                   "statement", "blocking_assignment", "variable_lvalue", 
                   "begin_end_block", "if_statement", "case_statement", 
                   "case_item", "expression_list", "expression", "literal" ]

    EOF = Token.EOF
    T__0=1
    T__1=2
    T__2=3
    T__3=4
    T__4=5
    T__5=6
    T__6=7
    T__7=8
    T__8=9
    T__9=10
    T__10=11
    T__11=12
    T__12=13
    T__13=14
    T__14=15
    T__15=16
    T__16=17
    T__17=18
    T__18=19
    T__19=20
    T__20=21
    T__21=22
    COLON=23
    COMMA=24
    SEMICOLON=25
    ASSIGN=26
    DEFAULT=27
    CASE=28
    ENDCASE=29
    BEGIN=30
    END=31
    IF=32
    ELSE=33
    BinaryLiteral=34
    Identifier=35
    DecimalNumber=36
    WS=37
    LINE_COMMENT=38
    BLOCK_COMMENT=39

    def __init__(self, input:TokenStream, output:TextIO = sys.stdout):
        super().__init__(input, output)
        self.checkVersion("4.13.2")
        self._interp = ParserATNSimulator(self, self.atn, self.decisionsToDFA, self.sharedContextCache)
        self._predicates = None




    class Compilation_unitContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def module_declaration(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.Module_declarationContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.Module_declarationContext,i)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_compilation_unit

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterCompilation_unit" ):
                listener.enterCompilation_unit(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitCompilation_unit" ):
                listener.exitCompilation_unit(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitCompilation_unit" ):
                return visitor.visitCompilation_unit(self)
            else:
                return visitor.visitChildren(self)




    def compilation_unit(self):

        localctx = SystemVerilogSubsetParser.Compilation_unitContext(self, self._ctx, self.state)
        self.enterRule(localctx, 0, self.RULE_compilation_unit)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 43 
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while True:
                self.state = 42
                self.module_declaration()
                self.state = 45 
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                if not (_la==1):
                    break

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Module_declarationContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def module_identifier(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Module_identifierContext,0)


        def SEMICOLON(self):
            return self.getToken(SystemVerilogSubsetParser.SEMICOLON, 0)

        def port_list(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Port_listContext,0)


        def module_item(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.Module_itemContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.Module_itemContext,i)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_module_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterModule_declaration" ):
                listener.enterModule_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitModule_declaration" ):
                listener.exitModule_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitModule_declaration" ):
                return visitor.visitModule_declaration(self)
            else:
                return visitor.visitChildren(self)




    def module_declaration(self):

        localctx = SystemVerilogSubsetParser.Module_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 2, self.RULE_module_declaration)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 47
            self.match(SystemVerilogSubsetParser.T__0)
            self.state = 48
            self.module_identifier()
            self.state = 49
            self.match(SystemVerilogSubsetParser.T__1)
            self.state = 51
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            if _la==5 or _la==6:
                self.state = 50
                self.port_list()


            self.state = 53
            self.match(SystemVerilogSubsetParser.T__2)
            self.state = 54
            self.match(SystemVerilogSubsetParser.SEMICOLON)
            self.state = 58
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while (((_la) & ~0x3f) == 0 and ((1 << _la) & 7680) != 0):
                self.state = 55
                self.module_item()
                self.state = 60
                self._errHandler.sync(self)
                _la = self._input.LA(1)

            self.state = 61
            self.match(SystemVerilogSubsetParser.T__3)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Module_identifierContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_module_identifier

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterModule_identifier" ):
                listener.enterModule_identifier(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitModule_identifier" ):
                listener.exitModule_identifier(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitModule_identifier" ):
                return visitor.visitModule_identifier(self)
            else:
                return visitor.visitChildren(self)




    def module_identifier(self):

        localctx = SystemVerilogSubsetParser.Module_identifierContext(self, self._ctx, self.state)
        self.enterRule(localctx, 4, self.RULE_module_identifier)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 63
            self.match(SystemVerilogSubsetParser.Identifier)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Port_listContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def port(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.PortContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.PortContext,i)


        def COMMA(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogSubsetParser.COMMA)
            else:
                return self.getToken(SystemVerilogSubsetParser.COMMA, i)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_port_list

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPort_list" ):
                listener.enterPort_list(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPort_list" ):
                listener.exitPort_list(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPort_list" ):
                return visitor.visitPort_list(self)
            else:
                return visitor.visitChildren(self)




    def port_list(self):

        localctx = SystemVerilogSubsetParser.Port_listContext(self, self._ctx, self.state)
        self.enterRule(localctx, 6, self.RULE_port_list)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 65
            self.port()
            self.state = 70
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==24:
                self.state = 66
                self.match(SystemVerilogSubsetParser.COMMA)
                self.state = 67
                self.port()
                self.state = 72
                self._errHandler.sync(self)
                _la = self._input.LA(1)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class PortContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def data_type(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Data_typeContext,0)


        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def range_(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.RangeContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_port

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPort" ):
                listener.enterPort(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPort" ):
                listener.exitPort(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPort" ):
                return visitor.visitPort(self)
            else:
                return visitor.visitChildren(self)




    def port(self):

        localctx = SystemVerilogSubsetParser.PortContext(self, self._ctx, self.state)
        self.enterRule(localctx, 8, self.RULE_port)
        self._la = 0 # Token type
        try:
            self.state = 87
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [5]:
                self.enterOuterAlt(localctx, 1)
                self.state = 73
                self.match(SystemVerilogSubsetParser.T__4)
                self.state = 74
                self.data_type()
                self.state = 76
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                if _la==7:
                    self.state = 75
                    self.range_()


                self.state = 78
                self.match(SystemVerilogSubsetParser.Identifier)
                pass
            elif token in [6]:
                self.enterOuterAlt(localctx, 2)
                self.state = 80
                self.match(SystemVerilogSubsetParser.T__5)
                self.state = 81
                self.data_type()
                self.state = 83
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                if _la==7:
                    self.state = 82
                    self.range_()


                self.state = 85
                self.match(SystemVerilogSubsetParser.Identifier)
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class RangeContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def DecimalNumber(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogSubsetParser.DecimalNumber)
            else:
                return self.getToken(SystemVerilogSubsetParser.DecimalNumber, i)

        def COLON(self):
            return self.getToken(SystemVerilogSubsetParser.COLON, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_range

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterRange" ):
                listener.enterRange(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitRange" ):
                listener.exitRange(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitRange" ):
                return visitor.visitRange(self)
            else:
                return visitor.visitChildren(self)




    def range_(self):

        localctx = SystemVerilogSubsetParser.RangeContext(self, self._ctx, self.state)
        self.enterRule(localctx, 10, self.RULE_range)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 89
            self.match(SystemVerilogSubsetParser.T__6)
            self.state = 90
            self.match(SystemVerilogSubsetParser.DecimalNumber)
            self.state = 91
            self.match(SystemVerilogSubsetParser.COLON)
            self.state = 92
            self.match(SystemVerilogSubsetParser.DecimalNumber)
            self.state = 93
            self.match(SystemVerilogSubsetParser.T__7)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Data_typeContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_data_type

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterData_type" ):
                listener.enterData_type(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitData_type" ):
                listener.exitData_type(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitData_type" ):
                return visitor.visitData_type(self)
            else:
                return visitor.visitChildren(self)




    def data_type(self):

        localctx = SystemVerilogSubsetParser.Data_typeContext(self, self._ctx, self.state)
        self.enterRule(localctx, 12, self.RULE_data_type)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 95
            self.match(SystemVerilogSubsetParser.T__8)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Module_itemContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def net_declaration(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Net_declarationContext,0)


        def continuous_assign(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Continuous_assignContext,0)


        def always_comb_block(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Always_comb_blockContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_module_item

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterModule_item" ):
                listener.enterModule_item(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitModule_item" ):
                listener.exitModule_item(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitModule_item" ):
                return visitor.visitModule_item(self)
            else:
                return visitor.visitChildren(self)




    def module_item(self):

        localctx = SystemVerilogSubsetParser.Module_itemContext(self, self._ctx, self.state)
        self.enterRule(localctx, 14, self.RULE_module_item)
        try:
            self.state = 100
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [9, 10]:
                self.enterOuterAlt(localctx, 1)
                self.state = 97
                self.net_declaration()
                pass
            elif token in [11]:
                self.enterOuterAlt(localctx, 2)
                self.state = 98
                self.continuous_assign()
                pass
            elif token in [12]:
                self.enterOuterAlt(localctx, 3)
                self.state = 99
                self.always_comb_block()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Net_declarationContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def SEMICOLON(self):
            return self.getToken(SystemVerilogSubsetParser.SEMICOLON, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_net_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterNet_declaration" ):
                listener.enterNet_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitNet_declaration" ):
                listener.exitNet_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitNet_declaration" ):
                return visitor.visitNet_declaration(self)
            else:
                return visitor.visitChildren(self)




    def net_declaration(self):

        localctx = SystemVerilogSubsetParser.Net_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 16, self.RULE_net_declaration)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 102
            _la = self._input.LA(1)
            if not(_la==9 or _la==10):
                self._errHandler.recoverInline(self)
            else:
                self._errHandler.reportMatch(self)
                self.consume()
            self.state = 103
            self.match(SystemVerilogSubsetParser.Identifier)
            self.state = 104
            self.match(SystemVerilogSubsetParser.SEMICOLON)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Continuous_assignContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def variable_lvalue(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Variable_lvalueContext,0)


        def ASSIGN(self):
            return self.getToken(SystemVerilogSubsetParser.ASSIGN, 0)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def SEMICOLON(self):
            return self.getToken(SystemVerilogSubsetParser.SEMICOLON, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_continuous_assign

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterContinuous_assign" ):
                listener.enterContinuous_assign(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitContinuous_assign" ):
                listener.exitContinuous_assign(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitContinuous_assign" ):
                return visitor.visitContinuous_assign(self)
            else:
                return visitor.visitChildren(self)




    def continuous_assign(self):

        localctx = SystemVerilogSubsetParser.Continuous_assignContext(self, self._ctx, self.state)
        self.enterRule(localctx, 18, self.RULE_continuous_assign)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 106
            self.match(SystemVerilogSubsetParser.T__10)
            self.state = 107
            self.variable_lvalue()
            self.state = 108
            self.match(SystemVerilogSubsetParser.ASSIGN)
            self.state = 109
            self.expression(0)
            self.state = 110
            self.match(SystemVerilogSubsetParser.SEMICOLON)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Always_comb_blockContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def statement(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_always_comb_block

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterAlways_comb_block" ):
                listener.enterAlways_comb_block(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitAlways_comb_block" ):
                listener.exitAlways_comb_block(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitAlways_comb_block" ):
                return visitor.visitAlways_comb_block(self)
            else:
                return visitor.visitChildren(self)




    def always_comb_block(self):

        localctx = SystemVerilogSubsetParser.Always_comb_blockContext(self, self._ctx, self.state)
        self.enterRule(localctx, 20, self.RULE_always_comb_block)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 112
            self.match(SystemVerilogSubsetParser.T__11)
            self.state = 113
            self.statement()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class StatementContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def statement(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.StatementContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,i)


        def begin_end_block(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Begin_end_blockContext,0)


        def blocking_assignment(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Blocking_assignmentContext,0)


        def if_statement(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.If_statementContext,0)


        def case_statement(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Case_statementContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_statement

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterStatement" ):
                listener.enterStatement(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitStatement" ):
                listener.exitStatement(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitStatement" ):
                return visitor.visitStatement(self)
            else:
                return visitor.visitChildren(self)




    def statement(self):

        localctx = SystemVerilogSubsetParser.StatementContext(self, self._ctx, self.state)
        self.enterRule(localctx, 22, self.RULE_statement)
        self._la = 0 # Token type
        try:
            self.state = 127
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [13]:
                self.enterOuterAlt(localctx, 1)
                self.state = 115
                self.match(SystemVerilogSubsetParser.T__12)
                self.state = 119
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                while (((_la) & ~0x3f) == 0 and ((1 << _la) & 39996891136) != 0):
                    self.state = 116
                    self.statement()
                    self.state = 121
                    self._errHandler.sync(self)
                    _la = self._input.LA(1)

                self.state = 122
                self.match(SystemVerilogSubsetParser.T__13)
                pass
            elif token in [30]:
                self.enterOuterAlt(localctx, 2)
                self.state = 123
                self.begin_end_block()
                pass
            elif token in [35]:
                self.enterOuterAlt(localctx, 3)
                self.state = 124
                self.blocking_assignment()
                pass
            elif token in [32]:
                self.enterOuterAlt(localctx, 4)
                self.state = 125
                self.if_statement()
                pass
            elif token in [28]:
                self.enterOuterAlt(localctx, 5)
                self.state = 126
                self.case_statement()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Blocking_assignmentContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def variable_lvalue(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Variable_lvalueContext,0)


        def ASSIGN(self):
            return self.getToken(SystemVerilogSubsetParser.ASSIGN, 0)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def SEMICOLON(self):
            return self.getToken(SystemVerilogSubsetParser.SEMICOLON, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_blocking_assignment

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterBlocking_assignment" ):
                listener.enterBlocking_assignment(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitBlocking_assignment" ):
                listener.exitBlocking_assignment(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitBlocking_assignment" ):
                return visitor.visitBlocking_assignment(self)
            else:
                return visitor.visitChildren(self)




    def blocking_assignment(self):

        localctx = SystemVerilogSubsetParser.Blocking_assignmentContext(self, self._ctx, self.state)
        self.enterRule(localctx, 24, self.RULE_blocking_assignment)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 129
            self.variable_lvalue()
            self.state = 130
            self.match(SystemVerilogSubsetParser.ASSIGN)
            self.state = 131
            self.expression(0)
            self.state = 132
            self.match(SystemVerilogSubsetParser.SEMICOLON)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Variable_lvalueContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def Identifier(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogSubsetParser.Identifier)
            else:
                return self.getToken(SystemVerilogSubsetParser.Identifier, i)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def COLON(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogSubsetParser.COLON)
            else:
                return self.getToken(SystemVerilogSubsetParser.COLON, i)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_variable_lvalue

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterVariable_lvalue" ):
                listener.enterVariable_lvalue(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitVariable_lvalue" ):
                listener.exitVariable_lvalue(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitVariable_lvalue" ):
                return visitor.visitVariable_lvalue(self)
            else:
                return visitor.visitChildren(self)




    def variable_lvalue(self):

        localctx = SystemVerilogSubsetParser.Variable_lvalueContext(self, self._ctx, self.state)
        self.enterRule(localctx, 26, self.RULE_variable_lvalue)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 134
            self.match(SystemVerilogSubsetParser.Identifier)
            self.state = 143
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==7 or _la==23:
                self.state = 141
                self._errHandler.sync(self)
                token = self._input.LA(1)
                if token in [7]:
                    self.state = 135
                    self.match(SystemVerilogSubsetParser.T__6)
                    self.state = 136
                    self.expression(0)
                    self.state = 137
                    self.match(SystemVerilogSubsetParser.T__7)
                    pass
                elif token in [23]:
                    self.state = 139
                    self.match(SystemVerilogSubsetParser.COLON)
                    self.state = 140
                    self.match(SystemVerilogSubsetParser.Identifier)
                    pass
                else:
                    raise NoViableAltException(self)

                self.state = 145
                self._errHandler.sync(self)
                _la = self._input.LA(1)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Begin_end_blockContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def BEGIN(self):
            return self.getToken(SystemVerilogSubsetParser.BEGIN, 0)

        def END(self):
            return self.getToken(SystemVerilogSubsetParser.END, 0)

        def statement(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.StatementContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,i)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_begin_end_block

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterBegin_end_block" ):
                listener.enterBegin_end_block(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitBegin_end_block" ):
                listener.exitBegin_end_block(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitBegin_end_block" ):
                return visitor.visitBegin_end_block(self)
            else:
                return visitor.visitChildren(self)




    def begin_end_block(self):

        localctx = SystemVerilogSubsetParser.Begin_end_blockContext(self, self._ctx, self.state)
        self.enterRule(localctx, 28, self.RULE_begin_end_block)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 146
            self.match(SystemVerilogSubsetParser.BEGIN)
            self.state = 150
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while (((_la) & ~0x3f) == 0 and ((1 << _la) & 39996891136) != 0):
                self.state = 147
                self.statement()
                self.state = 152
                self._errHandler.sync(self)
                _la = self._input.LA(1)

            self.state = 153
            self.match(SystemVerilogSubsetParser.END)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class If_statementContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def IF(self):
            return self.getToken(SystemVerilogSubsetParser.IF, 0)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def statement(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.StatementContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,i)


        def ELSE(self):
            return self.getToken(SystemVerilogSubsetParser.ELSE, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_if_statement

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIf_statement" ):
                listener.enterIf_statement(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIf_statement" ):
                listener.exitIf_statement(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIf_statement" ):
                return visitor.visitIf_statement(self)
            else:
                return visitor.visitChildren(self)




    def if_statement(self):

        localctx = SystemVerilogSubsetParser.If_statementContext(self, self._ctx, self.state)
        self.enterRule(localctx, 30, self.RULE_if_statement)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 155
            self.match(SystemVerilogSubsetParser.IF)
            self.state = 156
            self.match(SystemVerilogSubsetParser.T__1)
            self.state = 157
            self.expression(0)
            self.state = 158
            self.match(SystemVerilogSubsetParser.T__2)
            self.state = 159
            self.statement()
            self.state = 162
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,13,self._ctx)
            if la_ == 1:
                self.state = 160
                self.match(SystemVerilogSubsetParser.ELSE)
                self.state = 161
                self.statement()


        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Case_statementContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def CASE(self):
            return self.getToken(SystemVerilogSubsetParser.CASE, 0)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def ENDCASE(self):
            return self.getToken(SystemVerilogSubsetParser.ENDCASE, 0)

        def case_item(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.Case_itemContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.Case_itemContext,i)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_case_statement

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterCase_statement" ):
                listener.enterCase_statement(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitCase_statement" ):
                listener.exitCase_statement(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitCase_statement" ):
                return visitor.visitCase_statement(self)
            else:
                return visitor.visitChildren(self)




    def case_statement(self):

        localctx = SystemVerilogSubsetParser.Case_statementContext(self, self._ctx, self.state)
        self.enterRule(localctx, 32, self.RULE_case_statement)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 164
            self.match(SystemVerilogSubsetParser.CASE)
            self.state = 165
            self.match(SystemVerilogSubsetParser.T__1)
            self.state = 166
            self.expression(0)
            self.state = 167
            self.match(SystemVerilogSubsetParser.T__2)
            self.state = 169 
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while True:
                self.state = 168
                self.case_item()
                self.state = 171 
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                if not ((((_la) & ~0x3f) == 0 and ((1 << _la) & 120393531396) != 0)):
                    break

            self.state = 173
            self.match(SystemVerilogSubsetParser.ENDCASE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Case_itemContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def expression_list(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Expression_listContext,0)


        def COLON(self):
            return self.getToken(SystemVerilogSubsetParser.COLON, 0)

        def statement(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,0)


        def DEFAULT(self):
            return self.getToken(SystemVerilogSubsetParser.DEFAULT, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_case_item

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterCase_item" ):
                listener.enterCase_item(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitCase_item" ):
                listener.exitCase_item(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitCase_item" ):
                return visitor.visitCase_item(self)
            else:
                return visitor.visitChildren(self)




    def case_item(self):

        localctx = SystemVerilogSubsetParser.Case_itemContext(self, self._ctx, self.state)
        self.enterRule(localctx, 34, self.RULE_case_item)
        try:
            self.state = 182
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [2, 15, 16, 17, 34, 35, 36]:
                self.enterOuterAlt(localctx, 1)
                self.state = 175
                self.expression_list()
                self.state = 176
                self.match(SystemVerilogSubsetParser.COLON)
                self.state = 177
                self.statement()
                pass
            elif token in [27]:
                self.enterOuterAlt(localctx, 2)
                self.state = 179
                self.match(SystemVerilogSubsetParser.DEFAULT)
                self.state = 180
                self.match(SystemVerilogSubsetParser.COLON)
                self.state = 181
                self.statement()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Expression_listContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def COMMA(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogSubsetParser.COMMA)
            else:
                return self.getToken(SystemVerilogSubsetParser.COMMA, i)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_expression_list

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterExpression_list" ):
                listener.enterExpression_list(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitExpression_list" ):
                listener.exitExpression_list(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitExpression_list" ):
                return visitor.visitExpression_list(self)
            else:
                return visitor.visitChildren(self)




    def expression_list(self):

        localctx = SystemVerilogSubsetParser.Expression_listContext(self, self._ctx, self.state)
        self.enterRule(localctx, 36, self.RULE_expression_list)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 184
            self.expression(0)
            self.state = 189
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==24:
                self.state = 185
                self.match(SystemVerilogSubsetParser.COMMA)
                self.state = 186
                self.expression(0)
                self.state = 191
                self._errHandler.sync(self)
                _la = self._input.LA(1)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class ExpressionContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_expression

     
        def copyFrom(self, ctx:ParserRuleContext):
            super().copyFrom(ctx)


    class AndExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterAndExpr" ):
                listener.enterAndExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitAndExpr" ):
                listener.exitAndExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitAndExpr" ):
                return visitor.visitAndExpr(self)
            else:
                return visitor.visitChildren(self)


    class ConstExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def literal(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.LiteralContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterConstExpr" ):
                listener.enterConstExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitConstExpr" ):
                listener.exitConstExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitConstExpr" ):
                return visitor.visitConstExpr(self)
            else:
                return visitor.visitChildren(self)


    class IdExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIdExpr" ):
                listener.enterIdExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIdExpr" ):
                listener.exitIdExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIdExpr" ):
                return visitor.visitIdExpr(self)
            else:
                return visitor.visitChildren(self)


    class XorExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterXorExpr" ):
                listener.enterXorExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitXorExpr" ):
                listener.exitXorExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitXorExpr" ):
                return visitor.visitXorExpr(self)
            else:
                return visitor.visitChildren(self)


    class BitwiseNotExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterBitwiseNotExpr" ):
                listener.enterBitwiseNotExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitBitwiseNotExpr" ):
                listener.exitBitwiseNotExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitBitwiseNotExpr" ):
                return visitor.visitBitwiseNotExpr(self)
            else:
                return visitor.visitChildren(self)


    class EqExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterEqExpr" ):
                listener.enterEqExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitEqExpr" ):
                listener.exitEqExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitEqExpr" ):
                return visitor.visitEqExpr(self)
            else:
                return visitor.visitChildren(self)


    class XnorExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterXnorExpr" ):
                listener.enterXnorExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitXnorExpr" ):
                listener.exitXnorExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitXnorExpr" ):
                return visitor.visitXnorExpr(self)
            else:
                return visitor.visitChildren(self)


    class LogicalNotExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterLogicalNotExpr" ):
                listener.enterLogicalNotExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitLogicalNotExpr" ):
                listener.exitLogicalNotExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitLogicalNotExpr" ):
                return visitor.visitLogicalNotExpr(self)
            else:
                return visitor.visitChildren(self)


    class ParenExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterParenExpr" ):
                listener.enterParenExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitParenExpr" ):
                listener.exitParenExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitParenExpr" ):
                return visitor.visitParenExpr(self)
            else:
                return visitor.visitChildren(self)


    class OrExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterOrExpr" ):
                listener.enterOrExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitOrExpr" ):
                listener.exitOrExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitOrExpr" ):
                return visitor.visitOrExpr(self)
            else:
                return visitor.visitChildren(self)


    class NegateExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterNegateExpr" ):
                listener.enterNegateExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitNegateExpr" ):
                listener.exitNegateExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitNegateExpr" ):
                return visitor.visitNegateExpr(self)
            else:
                return visitor.visitChildren(self)



    def expression(self, _p:int=0):
        _parentctx = self._ctx
        _parentState = self.state
        localctx = SystemVerilogSubsetParser.ExpressionContext(self, self._ctx, _parentState)
        _prevctx = localctx
        _startState = 38
        self.enterRecursionRule(localctx, 38, self.RULE_expression, _p)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 205
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [15]:
                localctx = SystemVerilogSubsetParser.LogicalNotExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx

                self.state = 193
                self.match(SystemVerilogSubsetParser.T__14)
                self.state = 194
                self.expression(11)
                pass
            elif token in [16]:
                localctx = SystemVerilogSubsetParser.BitwiseNotExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx
                self.state = 195
                self.match(SystemVerilogSubsetParser.T__15)
                self.state = 196
                self.expression(10)
                pass
            elif token in [17]:
                localctx = SystemVerilogSubsetParser.NegateExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx
                self.state = 197
                self.match(SystemVerilogSubsetParser.T__16)
                self.state = 198
                self.expression(9)
                pass
            elif token in [2]:
                localctx = SystemVerilogSubsetParser.ParenExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx
                self.state = 199
                self.match(SystemVerilogSubsetParser.T__1)
                self.state = 200
                self.expression(0)
                self.state = 201
                self.match(SystemVerilogSubsetParser.T__2)
                pass
            elif token in [34, 36]:
                localctx = SystemVerilogSubsetParser.ConstExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx
                self.state = 203
                self.literal()
                pass
            elif token in [35]:
                localctx = SystemVerilogSubsetParser.IdExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx
                self.state = 204
                self.match(SystemVerilogSubsetParser.Identifier)
                pass
            else:
                raise NoViableAltException(self)

            self._ctx.stop = self._input.LT(-1)
            self.state = 224
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,19,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    if self._parseListeners is not None:
                        self.triggerExitRuleEvent()
                    _prevctx = localctx
                    self.state = 222
                    self._errHandler.sync(self)
                    la_ = self._interp.adaptivePredict(self._input,18,self._ctx)
                    if la_ == 1:
                        localctx = SystemVerilogSubsetParser.AndExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 207
                        if not self.precpred(self._ctx, 8):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 8)")
                        self.state = 208
                        self.match(SystemVerilogSubsetParser.T__17)
                        self.state = 209
                        self.expression(9)
                        pass

                    elif la_ == 2:
                        localctx = SystemVerilogSubsetParser.OrExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 210
                        if not self.precpred(self._ctx, 7):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 7)")
                        self.state = 211
                        self.match(SystemVerilogSubsetParser.T__18)
                        self.state = 212
                        self.expression(8)
                        pass

                    elif la_ == 3:
                        localctx = SystemVerilogSubsetParser.XorExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 213
                        if not self.precpred(self._ctx, 6):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 6)")
                        self.state = 214
                        self.match(SystemVerilogSubsetParser.T__19)
                        self.state = 215
                        self.expression(7)
                        pass

                    elif la_ == 4:
                        localctx = SystemVerilogSubsetParser.XnorExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 216
                        if not self.precpred(self._ctx, 5):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 5)")
                        self.state = 217
                        self.match(SystemVerilogSubsetParser.T__20)
                        self.state = 218
                        self.expression(6)
                        pass

                    elif la_ == 5:
                        localctx = SystemVerilogSubsetParser.EqExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 219
                        if not self.precpred(self._ctx, 4):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 4)")
                        self.state = 220
                        self.match(SystemVerilogSubsetParser.T__21)
                        self.state = 221
                        self.expression(5)
                        pass

             
                self.state = 226
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,19,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.unrollRecursionContexts(_parentctx)
        return localctx


    class LiteralContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def DecimalNumber(self):
            return self.getToken(SystemVerilogSubsetParser.DecimalNumber, 0)

        def BinaryLiteral(self):
            return self.getToken(SystemVerilogSubsetParser.BinaryLiteral, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_literal

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterLiteral" ):
                listener.enterLiteral(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitLiteral" ):
                listener.exitLiteral(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitLiteral" ):
                return visitor.visitLiteral(self)
            else:
                return visitor.visitChildren(self)




    def literal(self):

        localctx = SystemVerilogSubsetParser.LiteralContext(self, self._ctx, self.state)
        self.enterRule(localctx, 40, self.RULE_literal)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 227
            _la = self._input.LA(1)
            if not(_la==34 or _la==36):
                self._errHandler.recoverInline(self)
            else:
                self._errHandler.reportMatch(self)
                self.consume()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx



    def sempred(self, localctx:RuleContext, ruleIndex:int, predIndex:int):
        if self._predicates == None:
            self._predicates = dict()
        self._predicates[19] = self.expression_sempred
        pred = self._predicates.get(ruleIndex, None)
        if pred is None:
            raise Exception("No predicate with index:" + str(ruleIndex))
        else:
            return pred(localctx, predIndex)

    def expression_sempred(self, localctx:ExpressionContext, predIndex:int):
            if predIndex == 0:
                return self.precpred(self._ctx, 8)
         

            if predIndex == 1:
                return self.precpred(self._ctx, 7)
         

            if predIndex == 2:
                return self.precpred(self._ctx, 6)
         

            if predIndex == 3:
                return self.precpred(self._ctx, 5)
         

            if predIndex == 4:
                return self.precpred(self._ctx, 4)
         




