{"platformName":"blaze_FND_hw","sprVersion":"2.0","mode":"gui","dsaType":"Fixed","platformDesc":"blaze_FND_hw","platHandOff":"C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/SOC_Practice_soc/micro_blaze_FND_wrapper.xsa","platIntHandOff":"<platformDir>/hw/micro_blaze_FND_wrapper.xsa","deviceType":"FPGA","platIsPrebuiltAutogen":"false","platIsNoBootBsp":"false","hasFsblMakeHasChanges":"false","hasPmufwMakeHasChanges":"false","platPreBuiltFlag":false,"platformSamplesDir":"","platActiveSys":"blaze_FND_hw","systems":[{"systemName":"blaze_FND_hw","systemDesc":"blaze_FND_hw","sysIsBootAutoGen":"true","systemDispName":"blaze_FND_hw","sysActiveDom":"standalone_domain","sysDefaultDom":"standalone_domain","domains":[{"domainName":"standalone_domain","domainDispName":"standalone on microblaze_0","domainDesc":"standalone_domain","processors":"microblaze_0","os":"standalone","sdxOs":"standalone","debugEnable":"False","domRuntimes":["cpp"],"swRepo":"","mssOsVer":"7.1","mssFile":"","md5Digest":"d32802f5a603f10bc9517e7fcb2406ba","compatibleApp":"","domType":"mssDomain","appSettings":{"appCompilerFlags":"","appLinkerFlags":""},"addedLibs":[],"libOptions":{"libsContainingOptions":[]},"prebuiltLibs":{"prebuiltIncPath":[],"prebuiltLibPath":[]},"isolation":{}}]}]}
