INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:28:55 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_2_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.275ns period=4.550ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.275ns period=4.550ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.550ns  (clk rise@4.550ns - clk rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.152ns (26.941%)  route 3.124ns (73.059%))
  Logic Levels:           9  (CARRY4=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.033 - 4.550 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1253, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X19Y137        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_2_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y137        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/stq_addr_2_q_reg[3]/Q
                         net (fo=5, routed)           0.611     1.335    lsq1/handshake_lsq_lsq1_core/stq_addr_2_q[3]
    SLICE_X18Y138        LUT6 (Prop_lut6_I0_O)        0.043     1.378 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_69/O
                         net (fo=1, routed)           0.000     1.378    lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_69_n_0
    SLICE_X18Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.624 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_32/CO[3]
                         net (fo=6, routed)           0.429     2.054    lsq1/handshake_lsq_lsq1_core/p_3_in70_in
    SLICE_X16Y139        LUT4 (Prop_lut4_I1_O)        0.043     2.097 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_14/O
                         net (fo=2, routed)           0.261     2.357    lsq1/handshake_lsq_lsq1_core/ld_st_conflict_1_2
    SLICE_X15Y140        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     2.599 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.599    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_7_n_0
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     2.706 f  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.259     2.966    lsq1/handshake_lsq_lsq1_core/TEMP_16_double_out1[6]
    SLICE_X14Y141        LUT6 (Prop_lut6_I4_O)        0.118     3.084 f  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[28]_i_2/O
                         net (fo=33, routed)          0.329     3.413    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[28]_i_2_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.043     3.456 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_4/O
                         net (fo=1, routed)           0.405     3.861    lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_4_n_0
    SLICE_X12Y145        LUT5 (Prop_lut5_I1_O)        0.043     3.904 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_2/O
                         net (fo=3, routed)           0.333     4.237    lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_2_n_0
    SLICE_X12Y145        LUT4 (Prop_lut4_I0_O)        0.051     4.288 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_1/O
                         net (fo=32, routed)          0.496     4.784    lsq1/handshake_lsq_lsq1_core/p_15_in
    SLICE_X17Y151        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.550     4.550 r  
                                                      0.000     4.550 r  clk (IN)
                         net (fo=1253, unset)         0.483     5.033    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X17Y151        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[20]/C
                         clock pessimism              0.000     5.033    
                         clock uncertainty           -0.035     4.997    
    SLICE_X17Y151        FDRE (Setup_fdre_C_CE)      -0.283     4.714    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[20]
  -------------------------------------------------------------------
                         required time                          4.714    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                 -0.070    




