[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/NonSynthUnusedMod/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 21
LIB: work
FILE: ${SURELOG_DIR}/tests/NonSynthUnusedMod/dut.sv
n<> u<20> t<Top_level_rule> c<1> l<1:1> el<8:1>
  n<> u<1> t<Null_rule> p<20> s<19> l<1:1>
  n<> u<19> t<Source_text> p<20> c<18> l<1:1> el<6:10>
    n<> u<18> t<Description> p<19> c<17> l<1:1> el<6:10>
      n<> u<17> t<Module_declaration> p<18> c<5> l<1:1> el<6:10>
        n<> u<5> t<Module_nonansi_header> p<17> c<2> s<15> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<15> t<Module_item> p<17> c<14> s<16> l<3:4> el<3:14>
          n<> u<14> t<Non_port_module_item> p<15> c<13> l<3:4> el<3:14>
            n<> u<13> t<Module_or_generate_item> p<14> c<12> l<3:4> el<3:14>
              n<> u<12> t<Module_instantiation> p<13> c<6> l<3:4> el<3:14>
                n<top> u<6> t<StringConst> p<12> s<11> l<3:4> el<3:7>
                n<> u<11> t<Hierarchical_instance> p<12> c<8> l<3:8> el<3:13>
                  n<> u<8> t<Name_of_instance> p<11> c<7> s<10> l<3:8> el<3:11>
                    n<top> u<7> t<StringConst> p<8> l<3:8> el<3:11>
                  n<> u<10> t<List_of_port_connections> p<11> c<9> l<3:12> el<3:12>
                    n<> u<9> t<Ordered_port_connection> p<10> l<3:12> el<3:12>
        n<> u<16> t<ENDMODULE> p<17> l<6:1> el<6:10>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 11
LIB: work
FILE: ${SURELOG_DIR}/tests/NonSynthUnusedMod/top.v
n<> u<10> t<Top_level_rule> c<1> l<1:1> el<4:1>
  n<> u<1> t<Null_rule> p<10> s<9> l<1:1>
  n<> u<9> t<Source_text> p<10> c<8> l<1:1> el<3:10>
    n<> u<8> t<Description> p<9> c<7> l<1:1> el<3:10>
      n<> u<7> t<Module_declaration> p<8> c<5> l<1:1> el<3:10>
        n<> u<5> t<Module_nonansi_header> p<7> c<2> s<6> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<6> t<ENDMODULE> p<7> l<3:1> el<3:10>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 38
LIB: work
FILE: ${SURELOG_DIR}/tests/NonSynthUnusedMod/nonsynth.v
n<> u<37> t<Top_level_rule> c<1> l<1:1> el<8:1>
  n<> u<1> t<Null_rule> p<37> s<36> l<1:1>
  n<> u<36> t<Source_text> p<37> c<35> l<1:1> el<7:10>
    n<> u<35> t<Description> p<36> c<34> l<1:1> el<7:10>
      n<> u<34> t<Module_declaration> p<35> c<5> l<1:1> el<7:10>
        n<> u<5> t<Module_nonansi_header> p<34> c<2> s<32> l<1:1> el<1:19>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<nonsynth> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:16>
          n<> u<4> t<List_of_ports> p<5> l<1:16> el<1:18>
        n<> u<32> t<Module_item> p<34> c<31> s<33> l<3:4> el<4:15>
          n<> u<31> t<Non_port_module_item> p<32> c<30> l<3:4> el<4:15>
            n<> u<30> t<Module_or_generate_item> p<31> c<29> l<3:4> el<4:15>
              n<> u<29> t<Module_common_item> p<30> c<28> l<3:4> el<4:15>
                n<> u<28> t<Initial_construct> p<29> c<27> l<3:4> el<4:15>
                  n<> u<27> t<Statement_or_null> p<28> c<26> l<4:6> el<4:15>
                    n<> u<26> t<Statement> p<27> c<25> l<4:6> el<4:15>
                      n<> u<25> t<Statement_item> p<26> c<24> l<4:6> el<4:15>
                        n<> u<24> t<Procedural_timing_control_statement> p<25> c<8> l<4:6> el<4:15>
                          n<> u<8> t<Procedural_timing_control> p<24> c<7> s<23> l<4:6> el<4:8>
                            n<> u<7> t<Delay_control> p<8> c<6> l<4:6> el<4:8>
                              n<#1> u<6> t<IntConst> p<7> l<4:6> el<4:8>
                          n<> u<23> t<Statement_or_null> p<24> c<22> l<4:9> el<4:15>
                            n<> u<22> t<Statement> p<23> c<21> l<4:9> el<4:15>
                              n<> u<21> t<Statement_item> p<22> c<20> l<4:9> el<4:15>
                                n<> u<20> t<Blocking_assignment> p<21> c<19> l<4:9> el<4:14>
                                  n<> u<19> t<Operator_assignment> p<20> c<13> l<4:9> el<4:14>
                                    n<> u<13> t<Variable_lvalue> p<19> c<10> s<14> l<4:9> el<4:10>
                                      n<> u<10> t<Ps_or_hierarchical_identifier> p<13> c<9> s<12> l<4:9> el<4:10>
                                        n<a> u<9> t<StringConst> p<10> l<4:9> el<4:10>
                                      n<> u<12> t<Select> p<13> c<11> l<4:11> el<4:11>
                                        n<> u<11> t<Bit_select> p<12> l<4:11> el<4:11>
                                    n<> u<14> t<AssignOp_Assign> p<19> s<18> l<4:11> el<4:12>
                                    n<> u<18> t<Expression> p<19> c<17> l<4:13> el<4:14>
                                      n<> u<17> t<Primary> p<18> c<16> l<4:13> el<4:14>
                                        n<> u<16> t<Primary_literal> p<17> c<15> l<4:13> el<4:14>
                                          n<b> u<15> t<StringConst> p<16> l<4:13> el<4:14>
        n<> u<33> t<ENDMODULE> p<34> l<7:1> el<7:10>
AST_DEBUG_END
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/NonSynthUnusedMod/dut.sv:1:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/NonSynthUnusedMod/nonsynth.v:1:1: Compile module "work@nonsynth".
[INF:CP0303] ${SURELOG_DIR}/tests/NonSynthUnusedMod/top.v:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
DelayControl                                           1
Design                                                 1
Initial                                                1
Module                                                 3
ModuleTypespec                                         1
RefModule                                              1
RefObj                                                 2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/NonSynthUnusedMod/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiTypedef:
  \_ModuleTypespec: (top), line:3:4, endln:3:7
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/dut.sv, line:1:1, endln:6:10
    |vpiName:top
  |vpiImportTypespec:
  \_ModuleTypespec: (top), line:3:4, endln:3:7
  |vpiDefName:work@dut
  |vpiRefModule:
  \_RefModule: work@top (top), line:3:4, endln:3:7
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/dut.sv, line:1:1, endln:6:10
    |vpiName:top
    |vpiDefName:work@top
    |vpiActual:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/top.v, line:1:1, endln:3:10
|vpiAllModules:
\_Module: work@nonsynth (work@nonsynth), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/nonsynth.v, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@nonsynth
  |vpiImportTypespec:
  \_LogicNet: (work@nonsynth.b), line:4:13, endln:4:14
    |vpiParent:
    \_Module: work@nonsynth (work@nonsynth), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/nonsynth.v, line:1:1, endln:7:10
    |vpiName:b
    |vpiFullName:work@nonsynth.b
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@nonsynth.a), line:4:9, endln:4:10
    |vpiParent:
    \_Module: work@nonsynth (work@nonsynth), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/nonsynth.v, line:1:1, endln:7:10
    |vpiName:a
    |vpiFullName:work@nonsynth.a
    |vpiNetType:1
  |vpiDefName:work@nonsynth
  |vpiNet:
  \_LogicNet: (work@nonsynth.b), line:4:13, endln:4:14
  |vpiNet:
  \_LogicNet: (work@nonsynth.a), line:4:9, endln:4:10
  |vpiProcess:
  \_Initial: , line:3:4, endln:4:15
    |vpiParent:
    \_Module: work@nonsynth (work@nonsynth), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/nonsynth.v, line:1:1, endln:7:10
    |vpiStmt:
    \_DelayControl: , line:4:6, endln:4:14
      |vpiParent:
      \_Initial: , line:3:4, endln:4:15
      |#1
      |vpiStmt:
      \_Assignment: , line:4:9, endln:4:14
        |vpiParent:
        \_DelayControl: , line:4:6, endln:4:14
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_RefObj: (work@nonsynth.b), line:4:13, endln:4:14
          |vpiParent:
          \_Assignment: , line:4:9, endln:4:14
          |vpiName:b
          |vpiFullName:work@nonsynth.b
          |vpiActual:
          \_LogicNet: (work@nonsynth.b), line:4:13, endln:4:14
        |vpiLhs:
        \_RefObj: (work@nonsynth.a), line:4:9, endln:4:10
          |vpiParent:
          \_Assignment: , line:4:9, endln:4:14
          |vpiName:a
          |vpiFullName:work@nonsynth.a
          |vpiActual:
          \_LogicNet: (work@nonsynth.a), line:4:9, endln:4:10
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/top.v, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiDefName:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
