<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p163" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_163{left:96px;bottom:1124px;letter-spacing:0.19px;}
#t2_163{left:654px;bottom:1130px;}
#t3_163{left:654px;bottom:1124px;letter-spacing:0.15px;word-spacing:-0.04px;}
#t4_163{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t5_163{left:397px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_163{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t7_163{left:138px;bottom:1069px;letter-spacing:0.11px;}
#t8_163{left:138px;bottom:1043px;letter-spacing:0.11px;word-spacing:0.86px;}
#t9_163{left:357px;bottom:1043px;letter-spacing:0.17px;}
#ta_163{left:453px;bottom:1043px;letter-spacing:0.12px;word-spacing:0.88px;}
#tb_163{left:138px;bottom:1025px;letter-spacing:0.11px;}
#tc_163{left:138px;bottom:999px;letter-spacing:0.1px;word-spacing:0.76px;}
#td_163{left:357px;bottom:999px;letter-spacing:0.17px;}
#te_163{left:452px;bottom:999px;letter-spacing:0.11px;word-spacing:0.75px;}
#tf_163{left:138px;bottom:981px;letter-spacing:0.1px;word-spacing:0.01px;}
#tg_163{left:138px;bottom:955px;letter-spacing:0.11px;word-spacing:0.37px;}
#th_163{left:351px;bottom:955px;letter-spacing:0.09px;}
#ti_163{left:487px;bottom:955px;letter-spacing:0.11px;word-spacing:0.38px;}
#tj_163{left:138px;bottom:936px;letter-spacing:0.1px;}
#tk_163{left:138px;bottom:910px;letter-spacing:0.11px;word-spacing:-0.35px;}
#tl_163{left:138px;bottom:892px;letter-spacing:0.1px;word-spacing:0.01px;}
#tm_163{left:353px;bottom:892px;letter-spacing:0.18px;}
#tn_163{left:444px;bottom:892px;}
#to_163{left:138px;bottom:866px;letter-spacing:0.11px;}
#tp_163{left:138px;bottom:840px;letter-spacing:0.11px;word-spacing:-0.25px;}
#tq_163{left:138px;bottom:822px;letter-spacing:0.1px;}
#tr_163{left:138px;bottom:796px;letter-spacing:0.11px;word-spacing:-0.1px;}
#ts_163{left:138px;bottom:762px;letter-spacing:0.08px;word-spacing:-0.03px;}
#tt_163{left:138px;bottom:736px;letter-spacing:0.11px;word-spacing:0.01px;}
#tu_163{left:138px;bottom:703px;letter-spacing:0.13px;}
#tv_163{left:165px;bottom:678px;letter-spacing:-0.15px;}
#tw_163{left:214px;bottom:678px;}
#tx_163{left:235px;bottom:678px;letter-spacing:-0.16px;word-spacing:0.01px;}
#ty_163{left:165px;bottom:661px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tz_163{left:313px;bottom:661px;}
#t10_163{left:334px;bottom:661px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t11_163{left:165px;bottom:645px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t12_163{left:138px;bottom:611px;letter-spacing:0.12px;}
#t13_163{left:138px;bottom:585px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t14_163{left:138px;bottom:559px;letter-spacing:0.11px;word-spacing:0.03px;}
#t15_163{left:138px;bottom:533px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t16_163{left:138px;bottom:507px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t17_163{left:138px;bottom:481px;letter-spacing:0.11px;word-spacing:0.03px;}
#t18_163{left:138px;bottom:455px;letter-spacing:0.11px;word-spacing:0.03px;}
#t19_163{left:138px;bottom:421px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1a_163{left:138px;bottom:395px;letter-spacing:0.11px;word-spacing:0.57px;}
#t1b_163{left:138px;bottom:377px;letter-spacing:0.05px;}
#t1c_163{left:138px;bottom:351px;letter-spacing:0.11px;word-spacing:0.1px;}
#t1d_163{left:138px;bottom:333px;letter-spacing:0.11px;word-spacing:2.45px;}
#t1e_163{left:138px;bottom:314px;letter-spacing:0.12px;word-spacing:0.21px;}
#t1f_163{left:138px;bottom:296px;letter-spacing:0.1px;word-spacing:1.19px;}
#t1g_163{left:138px;bottom:278px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1h_163{left:165px;bottom:246px;letter-spacing:-0.15px;}
#t1i_163{left:220px;bottom:246px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1j_163{left:413px;bottom:246px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1k_163{left:165px;bottom:229px;letter-spacing:-0.15px;}
#t1l_163{left:220px;bottom:229px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1m_163{left:413px;bottom:229px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1n_163{left:165px;bottom:212px;letter-spacing:-0.17px;}
#t1o_163{left:220px;bottom:212px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1p_163{left:412px;bottom:212px;letter-spacing:-0.16px;word-spacing:0.01px;}

.s1_163{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s2_163{font-size:3px;font-family:Arial-Bold_sgd;color:#7F7F7F;}
.s3_163{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_163{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s5_163{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s6_163{font-size:14px;font-family:Courier_rz;color:#000;}
.s7_163{font-size:14px;font-family:Wingdings3_se;color:#000;}
.t.v0_163{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts163" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: Courier_rz;
	src: url("fonts/Courier_rz.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_se;
	src: url("fonts/Wingdings3_se.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg163Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg163" style="-webkit-user-select: none;"><object width="935" height="1210" data="163/163.svg" type="image/svg+xml" id="pdf163" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_163" class="t s1_163">CACHE </span><span id="t2_163" class="t v0_163 s2_163">I</span><span id="t3_163" class="t s1_163">Perform Cache Operation </span>
<span id="t4_163" class="t s3_163">MIPS® Architecture for Programmers Volume II-B: </span><span id="t5_163" class="t s3_163">microMIPS64™ Instruction Set, Revision 6.05 </span><span id="t6_163" class="t s3_163">163 </span>
<span id="t7_163" class="t s4_163">Restrictions: </span>
<span id="t8_163" class="t s5_163">The operation of this instruction is </span><span id="t9_163" class="t s4_163">UNDEFINED </span><span id="ta_163" class="t s5_163">for any operation/cache combination that is not implemented. In </span>
<span id="tb_163" class="t s5_163">Release 6, the instruction in this case should perform no operation. </span>
<span id="tc_163" class="t s5_163">The operation of this instruction is </span><span id="td_163" class="t s4_163">UNDEFINED </span><span id="te_163" class="t s5_163">if the operation requires an address, and that address is uncache- </span>
<span id="tf_163" class="t s5_163">able. In Release 6, the instruction in this case should perform no operation. </span>
<span id="tg_163" class="t s5_163">The operation of the instruction is </span><span id="th_163" class="t s4_163">UNPREDICTABLE </span><span id="ti_163" class="t s5_163">if the cache line that contains the CACHE instruction is the </span>
<span id="tj_163" class="t s5_163">target of an invalidate or a writeback invalidate. </span>
<span id="tk_163" class="t s5_163">If this instruction is used to lock all ways of a cache at a specific cache index, the behavior of that cache to subsequent </span>
<span id="tl_163" class="t s5_163">cache misses to that cache index is </span><span id="tm_163" class="t s4_163">UNDEFINED</span><span id="tn_163" class="t s5_163">. </span>
<span id="to_163" class="t s5_163">If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled. </span>
<span id="tp_163" class="t s5_163">Any use of this instruction that can cause cacheline writebacks should be followed by a subsequent SYNC instruction </span>
<span id="tq_163" class="t s5_163">to avoid hazards where the writeback data is not yet visible at the next level of the memory hierarchy. </span>
<span id="tr_163" class="t s5_163">This instruction does not produce an exception for a misaligned memory address, since it has no memory access size. </span>
<span id="ts_163" class="t s4_163">Availability and Compatibility: </span>
<span id="tt_163" class="t s5_163">This instruction has been recoded for Release 6. </span>
<span id="tu_163" class="t s4_163">Operation: </span>
<span id="tv_163" class="t s6_163">vAddr </span><span id="tw_163" class="t s7_163"> </span><span id="tx_163" class="t s6_163">GPR[base] + sign_extend(offset) </span>
<span id="ty_163" class="t s6_163">(pAddr, uncached) </span><span id="tz_163" class="t s7_163"> </span><span id="t10_163" class="t s6_163">AddressTranslation(vAddr, DataReadReference) </span>
<span id="t11_163" class="t s6_163">CacheOp(op, vAddr, pAddr) </span>
<span id="t12_163" class="t s4_163">Exceptions: </span>
<span id="t13_163" class="t s5_163">TLB Refill Exception. </span>
<span id="t14_163" class="t s5_163">TLB Invalid Exception </span>
<span id="t15_163" class="t s5_163">Coprocessor Unusable Exception </span>
<span id="t16_163" class="t s5_163">Address Error Exception </span>
<span id="t17_163" class="t s5_163">Cache Error Exception </span>
<span id="t18_163" class="t s5_163">Bus Error Exception </span>
<span id="t19_163" class="t s4_163">Programming Notes: </span>
<span id="t1a_163" class="t s5_163">Release 6 architecture implements a 9-bit offset, whereas all release levels lower than Release 6 implement a 16-bit </span>
<span id="t1b_163" class="t s5_163">offset. </span>
<span id="t1c_163" class="t s5_163">For cache operations that require an index, it is implementation dependent whether the effective address or the trans- </span>
<span id="t1d_163" class="t s5_163">lated physical address is used as the cache index. Therefore, the index value should always be converted to an </span>
<span id="t1e_163" class="t s5_163">unmapped address (such as an kseg0 address - by ORing the index with 0x80000000 before being used by the cache </span>
<span id="t1f_163" class="t s5_163">instruction). For example, the following code sequence performs a data cache Index Store Tag operation using the </span>
<span id="t1g_163" class="t s5_163">index passed in GPR a0: </span>
<span id="t1h_163" class="t s6_163">li </span><span id="t1i_163" class="t s6_163">a1, 0x80000000 </span><span id="t1j_163" class="t s6_163">/* Base of kseg0 segment */ </span>
<span id="t1k_163" class="t s6_163">or </span><span id="t1l_163" class="t s6_163">a0, a0, a1 </span><span id="t1m_163" class="t s6_163">/* Convert index to kseg0 address */ </span>
<span id="t1n_163" class="t s6_163">cache </span><span id="t1o_163" class="t s6_163">DCIndexStTag, 0(a1) </span><span id="t1p_163" class="t s6_163">/* Perform the index store tag operation */ </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
