;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -110, 8
	SUB #72, @202
	CMP -207, <-120
	SUB 160, 260
	SUB @10, @0
	DJN 240, #264
	DAT #0, <-502
	SPL <-127, 100
	SUB 161, 100
	SUB -207, <-120
	ADD 210, 60
	SUB -207, <-120
	ADD 210, 60
	SUB <124, -126
	SUB <124, -126
	SUB <124, -126
	SUB 240, @260
	ADD -110, 8
	SUB 240, @260
	DAT <124, #-126
	SLT 0, 1
	DAT <124, #-126
	ADD -110, 8
	SPL 10
	SLT 0, 1
	SUB @0, @2
	SUB @-127, 100
	SUB @0, @2
	SUB @0, @2
	SUB @-127, 100
	SLT -130, 3
	SUB @127, 106
	SLT 0, 1
	CMP @610, @0
	SLT 161, 100
	CMP @610, @0
	SPL 0, <-2
	SLT 161, 100
	DJN 240, #260
	SPL 0, <-2
	CMP -207, <-120
	SPL 0, <-2
	ADD 270, 60
	CMP -207, <-120
	MOV -7, <-20
	CMP -207, <-120
