$date
	Sun Jan 25 08:00:01 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module riscv_soc_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var integer 32 # cycle_count [31:0] $end
$scope module soc $end
$var wire 1 ! clk $end
$var wire 3 $ dmem_m_axi_arprot [2:0] $end
$var wire 1 % dmem_m_axi_arready $end
$var wire 3 & dmem_m_axi_awprot [2:0] $end
$var wire 1 ' dmem_m_axi_awready $end
$var wire 2 ( dmem_m_axi_bresp [1:0] $end
$var wire 1 ) dmem_m_axi_bvalid $end
$var wire 32 * dmem_m_axi_rdata [31:0] $end
$var wire 2 + dmem_m_axi_rresp [1:0] $end
$var wire 1 , dmem_m_axi_rvalid $end
$var wire 1 - dmem_m_axi_wready $end
$var wire 32 . dmem_s_axi_araddr [31:0] $end
$var wire 3 / dmem_s_axi_arprot [2:0] $end
$var wire 1 0 dmem_s_axi_arvalid $end
$var wire 32 1 dmem_s_axi_awaddr [31:0] $end
$var wire 3 2 dmem_s_axi_awprot [2:0] $end
$var wire 1 3 dmem_s_axi_awvalid $end
$var wire 1 4 dmem_s_axi_bready $end
$var wire 1 5 dmem_s_axi_rready $end
$var wire 32 6 dmem_s_axi_wdata [31:0] $end
$var wire 4 7 dmem_s_axi_wstrb [3:0] $end
$var wire 1 8 dmem_s_axi_wvalid $end
$var wire 3 9 imem_m_axi_arprot [2:0] $end
$var wire 1 : imem_m_axi_arready $end
$var wire 3 ; imem_m_axi_awprot [2:0] $end
$var wire 1 < imem_m_axi_awready $end
$var wire 2 = imem_m_axi_bresp [1:0] $end
$var wire 1 > imem_m_axi_bvalid $end
$var wire 32 ? imem_m_axi_rdata [31:0] $end
$var wire 2 @ imem_m_axi_rresp [1:0] $end
$var wire 1 A imem_m_axi_rvalid $end
$var wire 1 B imem_m_axi_wready $end
$var wire 32 C imem_s_axi_araddr [31:0] $end
$var wire 3 D imem_s_axi_arprot [2:0] $end
$var wire 1 E imem_s_axi_arvalid $end
$var wire 32 F imem_s_axi_awaddr [31:0] $end
$var wire 3 G imem_s_axi_awprot [2:0] $end
$var wire 1 H imem_s_axi_awvalid $end
$var wire 1 I imem_s_axi_bready $end
$var wire 1 J imem_s_axi_rready $end
$var wire 32 K imem_s_axi_wdata [31:0] $end
$var wire 4 L imem_s_axi_wstrb [3:0] $end
$var wire 1 M imem_s_axi_wvalid $end
$var wire 1 N rst $end
$var wire 1 " rst_n $end
$var wire 1 O imem_s_axi_wready $end
$var wire 1 P imem_s_axi_rvalid $end
$var wire 2 Q imem_s_axi_rresp [1:0] $end
$var wire 32 R imem_s_axi_rdata [31:0] $end
$var wire 1 S imem_s_axi_bvalid $end
$var wire 2 T imem_s_axi_bresp [1:0] $end
$var wire 1 U imem_s_axi_awready $end
$var wire 1 V imem_s_axi_arready $end
$var wire 1 W imem_m_axi_wvalid $end
$var wire 4 X imem_m_axi_wstrb [3:0] $end
$var wire 32 Y imem_m_axi_wdata [31:0] $end
$var wire 1 Z imem_m_axi_rready $end
$var wire 1 [ imem_m_axi_bready $end
$var wire 1 \ imem_m_axi_awvalid $end
$var wire 32 ] imem_m_axi_awaddr [31:0] $end
$var wire 1 ^ imem_m_axi_arvalid $end
$var wire 32 _ imem_m_axi_araddr [31:0] $end
$var wire 1 ` dmem_s_axi_wready $end
$var wire 1 a dmem_s_axi_rvalid $end
$var wire 2 b dmem_s_axi_rresp [1:0] $end
$var wire 32 c dmem_s_axi_rdata [31:0] $end
$var wire 1 d dmem_s_axi_bvalid $end
$var wire 2 e dmem_s_axi_bresp [1:0] $end
$var wire 1 f dmem_s_axi_awready $end
$var wire 1 g dmem_s_axi_arready $end
$var wire 1 h dmem_m_axi_wvalid $end
$var wire 4 i dmem_m_axi_wstrb [3:0] $end
$var wire 32 j dmem_m_axi_wdata [31:0] $end
$var wire 1 k dmem_m_axi_rready $end
$var wire 1 l dmem_m_axi_bready $end
$var wire 1 m dmem_m_axi_awvalid $end
$var wire 32 n dmem_m_axi_awaddr [31:0] $end
$var wire 1 o dmem_m_axi_arvalid $end
$var wire 32 p dmem_m_axi_araddr [31:0] $end
$var wire 1 q cpu_imem_valid $end
$var wire 1 r cpu_imem_ready $end
$var wire 32 s cpu_imem_rdata [31:0] $end
$var wire 32 t cpu_imem_addr [31:0] $end
$var wire 4 u cpu_dmem_wstrb [3:0] $end
$var wire 1 v cpu_dmem_we $end
$var wire 32 w cpu_dmem_wdata [31:0] $end
$var wire 1 x cpu_dmem_valid $end
$var wire 1 y cpu_dmem_ready $end
$var wire 32 z cpu_dmem_rdata [31:0] $end
$var wire 32 { cpu_dmem_addr [31:0] $end
$scope module cpu $end
$var wire 4 | alu_control_ex [3:0] $end
$var wire 32 } alu_in2_imm [31:0] $end
$var wire 32 ~ alu_result_mem [31:0] $end
$var wire 32 !" alu_result_wb [31:0] $end
$var wire 2 "" byte_size_ex [1:0] $end
$var wire 2 #" byte_size_mem [1:0] $end
$var wire 1 ! clk $end
$var wire 32 $" dmem_addr [31:0] $end
$var wire 1 x dmem_valid $end
$var wire 32 %" dmem_wdata [31:0] $end
$var wire 1 v dmem_we $end
$var wire 4 &" dmem_wstrb [3:0] $end
$var wire 3 '" funct3_ex [2:0] $end
$var wire 3 (" funct3_mem [2:0] $end
$var wire 7 )" funct7_ex [6:0] $end
$var wire 32 *" jalr_target [31:0] $end
$var wire 1 +" jump_mem $end
$var wire 1 ," jump_wb $end
$var wire 32 -" mem_data_wb [31:0] $end
$var wire 32 ." mem_read_data_extended [31:0] $end
$var wire 1 /" memread_mem $end
$var wire 1 0" memtoreg_ex $end
$var wire 1 1" memtoreg_mem $end
$var wire 1 2" memtoreg_wb $end
$var wire 1 3" memwrite_ex $end
$var wire 1 4" memwrite_mem $end
$var wire 32 5" pc_plus_4_mem [31:0] $end
$var wire 32 6" pc_plus_4_wb [31:0] $end
$var wire 1 7" pc_src_ex $end
$var wire 5 8" rd_mem [4:0] $end
$var wire 5 9" rd_wb [4:0] $end
$var wire 1 :" regwrite_ex $end
$var wire 1 ;" regwrite_mem $end
$var wire 1 <" regwrite_wb $end
$var wire 5 =" rs1_ex [4:0] $end
$var wire 5 >" rs2_ex [4:0] $end
$var wire 1 N rst $end
$var wire 32 ?" write_data_mem [31:0] $end
$var wire 1 @" zero_flag_ex $end
$var wire 32 A" write_back_data_wb [31:0] $end
$var wire 32 B" wb_data_before_jump [31:0] $end
$var wire 32 C" target_pc_ex [31:0] $end
$var wire 1 D" stall $end
$var wire 5 E" rs2_id [4:0] $end
$var wire 5 F" rs1_id [4:0] $end
$var wire 1 G" regwrite_id $end
$var wire 32 H" read_data2_id [31:0] $end
$var wire 32 I" read_data2_ex [31:0] $end
$var wire 32 J" read_data1_id [31:0] $end
$var wire 32 K" read_data1_ex [31:0] $end
$var wire 5 L" rd_id [4:0] $end
$var wire 5 M" rd_ex [4:0] $end
$var wire 32 N" pc_plus_4_ex [31:0] $end
$var wire 32 O" pc_if [31:0] $end
$var wire 32 P" pc_id [31:0] $end
$var wire 32 Q" pc_ex [31:0] $end
$var wire 7 R" opcode_id [6:0] $end
$var wire 7 S" opcode_ex [6:0] $end
$var wire 1 T" memwrite_id $end
$var wire 1 U" memtoreg_id $end
$var wire 1 V" memread_id $end
$var wire 1 W" memread_ex $end
$var wire 1 X" less_than_u_ex $end
$var wire 1 Y" less_than_ex $end
$var wire 1 Z" jump_id $end
$var wire 1 [" jump_ex $end
$var wire 32 \" jal_target [31:0] $end
$var wire 32 ]" instr_if [31:0] $end
$var wire 32 ^" instr_id [31:0] $end
$var wire 32 _" imm_id [31:0] $end
$var wire 32 `" imm_ex [31:0] $end
$var wire 1 q imem_valid $end
$var wire 1 r imem_ready $end
$var wire 32 a" imem_rdata [31:0] $end
$var wire 32 b" imem_addr [31:0] $end
$var wire 7 c" funct7_id [6:0] $end
$var wire 3 d" funct3_id [2:0] $end
$var wire 2 e" forward_b [1:0] $end
$var wire 2 f" forward_a [1:0] $end
$var wire 1 g" flush_if_id $end
$var wire 1 h" flush_id_ex $end
$var wire 1 y dmem_ready $end
$var wire 32 i" dmem_rdata [31:0] $end
$var wire 2 j" byte_size_id [1:0] $end
$var wire 32 k" branch_target [31:0] $end
$var wire 1 l" branch_taken_ex $end
$var wire 1 m" branch_id $end
$var wire 1 n" branch_ex $end
$var wire 1 o" alusrc_id $end
$var wire 1 p" alusrc_ex $end
$var wire 32 q" alu_result_ex [31:0] $end
$var wire 32 r" alu_in2_pre_mux [31:0] $end
$var wire 32 s" alu_in2 [31:0] $end
$var wire 32 t" alu_in1_forwarded [31:0] $end
$var wire 32 u" alu_in1 [31:0] $end
$var wire 4 v" alu_control_id [3:0] $end
$var reg 4 w" alu_control_id_ex [3:0] $end
$var reg 32 x" alu_result_ex_mem [31:0] $end
$var reg 32 y" alu_result_mem_wb [31:0] $end
$var reg 1 p" alusrc_id_ex $end
$var reg 1 n" branch_id_ex $end
$var reg 2 z" byte_size_ex_mem [1:0] $end
$var reg 2 {" byte_size_id_ex [1:0] $end
$var reg 4 |" dmem_wstrb_reg [3:0] $end
$var reg 3 }" funct3_ex_mem [2:0] $end
$var reg 3 ~" funct3_id_ex [2:0] $end
$var reg 7 !# funct7_id_ex [6:0] $end
$var reg 32 "# imm_id_ex [31:0] $end
$var reg 1 ## jump_ex_mem $end
$var reg 1 [" jump_id_ex $end
$var reg 1 $# jump_mem_snapshot $end
$var reg 1 ," jump_mem_wb $end
$var reg 32 %# mem_data_mem_wb [31:0] $end
$var reg 32 &# mem_read_extended [31:0] $end
$var reg 1 '# mem_req_pending $end
$var reg 1 /" memread_ex_mem $end
$var reg 1 W" memread_id_ex $end
$var reg 1 (# memtoreg_ex_mem $end
$var reg 1 )# memtoreg_id_ex $end
$var reg 1 *# memtoreg_mem_snapshot $end
$var reg 1 2" memtoreg_mem_wb $end
$var reg 1 4" memwrite_ex_mem $end
$var reg 1 +# memwrite_id_ex $end
$var reg 7 ,# opcode_id_ex [6:0] $end
$var reg 32 -# pc_id_ex [31:0] $end
$var reg 32 .# pc_plus_4_ex_mem [31:0] $end
$var reg 32 /# pc_plus_4_mem_wb [31:0] $end
$var reg 5 0# rd_ex_mem [4:0] $end
$var reg 5 1# rd_id_ex [4:0] $end
$var reg 5 2# rd_mem_snapshot [4:0] $end
$var reg 5 3# rd_mem_wb [4:0] $end
$var reg 32 4# read_data1_id_ex [31:0] $end
$var reg 32 5# read_data2_id_ex [31:0] $end
$var reg 1 6# regwrite_ex_mem $end
$var reg 1 7# regwrite_id_ex $end
$var reg 1 8# regwrite_mem_snapshot $end
$var reg 1 <" regwrite_mem_wb $end
$var reg 5 9# rs1_id_ex [4:0] $end
$var reg 5 :# rs2_id_ex [4:0] $end
$var reg 1 ;# wb_done $end
$var reg 32 <# write_data_ex_mem [31:0] $end
$scope module arithmetic_logic_unit $end
$var wire 4 =# alu_control [3:0] $end
$var wire 32 ># in1 [31:0] $end
$var wire 32 ?# in1_signed [31:0] $end
$var wire 32 @# in2 [31:0] $end
$var wire 32 A# in2_signed [31:0] $end
$var wire 1 @" zero_flag $end
$var wire 64 B# mul_result_unsigned [63:0] $end
$var wire 64 C# mul_result_signed [63:0] $end
$var wire 1 X" less_than_u $end
$var wire 1 Y" less_than $end
$var parameter 4 D# ALU_ADD $end
$var parameter 4 E# ALU_AND $end
$var parameter 4 F# ALU_DIV $end
$var parameter 4 G# ALU_DIVU $end
$var parameter 4 H# ALU_MUL $end
$var parameter 4 I# ALU_MULH $end
$var parameter 4 J# ALU_OR $end
$var parameter 4 K# ALU_REM $end
$var parameter 4 L# ALU_REMU $end
$var parameter 4 M# ALU_SLL $end
$var parameter 4 N# ALU_SLT $end
$var parameter 4 O# ALU_SLTU $end
$var parameter 4 P# ALU_SRA $end
$var parameter 4 Q# ALU_SRL $end
$var parameter 4 R# ALU_SUB $end
$var parameter 4 S# ALU_XOR $end
$var reg 32 T# alu_result [31:0] $end
$upscope $end
$scope module branch_unit $end
$var wire 1 n" branch $end
$var wire 3 U# funct3 [2:0] $end
$var wire 1 Y" less_than $end
$var wire 1 X" less_than_u $end
$var wire 1 @" zero_flag $end
$var parameter 3 V# BEQ $end
$var parameter 3 W# BGE $end
$var parameter 3 X# BGEU $end
$var parameter 3 Y# BLT $end
$var parameter 3 Z# BLTU $end
$var parameter 3 [# BNE $end
$var reg 1 l" taken $end
$upscope $end
$scope module control_unit $end
$var wire 3 \# funct3 [2:0] $end
$var wire 7 ]# funct7 [6:0] $end
$var wire 7 ^# opcode [6:0] $end
$var parameter 4 _# ALU_ADD $end
$var parameter 4 `# ALU_AND $end
$var parameter 4 a# ALU_DIV $end
$var parameter 4 b# ALU_DIVU $end
$var parameter 4 c# ALU_MUL $end
$var parameter 4 d# ALU_MULH $end
$var parameter 4 e# ALU_OR $end
$var parameter 4 f# ALU_REM $end
$var parameter 4 g# ALU_REMU $end
$var parameter 4 h# ALU_SLL $end
$var parameter 4 i# ALU_SLT $end
$var parameter 4 j# ALU_SLTU $end
$var parameter 4 k# ALU_SRA $end
$var parameter 4 l# ALU_SRL $end
$var parameter 4 m# ALU_SUB $end
$var parameter 4 n# ALU_XOR $end
$var parameter 3 o# F3_ADD_SUB $end
$var parameter 3 p# F3_AND $end
$var parameter 3 q# F3_BEQ $end
$var parameter 3 r# F3_BGE $end
$var parameter 3 s# F3_BGEU $end
$var parameter 3 t# F3_BLT $end
$var parameter 3 u# F3_BLTU $end
$var parameter 3 v# F3_BNE $end
$var parameter 3 w# F3_BYTE $end
$var parameter 3 x# F3_BYTE_U $end
$var parameter 3 y# F3_DIV $end
$var parameter 3 z# F3_DIVU $end
$var parameter 3 {# F3_HALF $end
$var parameter 3 |# F3_HALF_U $end
$var parameter 3 }# F3_MUL $end
$var parameter 3 ~# F3_MULH $end
$var parameter 3 !$ F3_OR $end
$var parameter 3 "$ F3_REM $end
$var parameter 3 #$ F3_REMU $end
$var parameter 3 $$ F3_SLL $end
$var parameter 3 %$ F3_SLT $end
$var parameter 3 &$ F3_SLTU $end
$var parameter 3 '$ F3_SRL_SRA $end
$var parameter 3 ($ F3_WORD $end
$var parameter 3 )$ F3_XOR $end
$var parameter 7 *$ F7_DEFAULT $end
$var parameter 7 +$ F7_MULDIV $end
$var parameter 7 ,$ F7_SUB_SRA $end
$var parameter 7 -$ OP_AUIPC $end
$var parameter 7 .$ OP_BRANCH $end
$var parameter 7 /$ OP_I_TYPE $end
$var parameter 7 0$ OP_JAL $end
$var parameter 7 1$ OP_JALR $end
$var parameter 7 2$ OP_LOAD $end
$var parameter 7 3$ OP_LUI $end
$var parameter 7 4$ OP_R_TYPE $end
$var parameter 7 5$ OP_STORE $end
$var reg 4 6$ alu_control [3:0] $end
$var reg 2 7$ aluop [1:0] $end
$var reg 1 o" alusrc $end
$var reg 1 m" branch $end
$var reg 2 8$ byte_size [1:0] $end
$var reg 1 Z" jump $end
$var reg 1 V" memread $end
$var reg 1 U" memtoreg $end
$var reg 1 T" memwrite $end
$var reg 1 G" regwrite $end
$upscope $end
$scope module fwd_unit $end
$var wire 5 9$ rd_mem [4:0] $end
$var wire 5 :$ rd_wb [4:0] $end
$var wire 1 ;" regwrite_mem $end
$var wire 1 <" regwrite_wb $end
$var wire 5 ;$ rs1_ex [4:0] $end
$var wire 5 <$ rs2_ex [4:0] $end
$var reg 2 =$ forward_a [1:0] $end
$var reg 2 >$ forward_b [1:0] $end
$upscope $end
$scope module hazard_unit $end
$var wire 1 7" branch_taken $end
$var wire 1 ?$ dmem_stall $end
$var wire 1 x dmem_valid $end
$var wire 1 h" flush_id_ex $end
$var wire 1 g" flush_if_id $end
$var wire 1 @$ load_use_hazard $end
$var wire 1 W" memread_id_ex $end
$var wire 5 A$ rd_id_ex [4:0] $end
$var wire 5 B$ rs1_id [4:0] $end
$var wire 5 C$ rs2_id [4:0] $end
$var wire 1 D" stall $end
$var wire 1 D$ imem_stall $end
$var wire 1 r imem_ready $end
$var wire 1 y dmem_ready $end
$upscope $end
$scope module if_id_reg $end
$var wire 1 ! clock $end
$var wire 1 g" flush $end
$var wire 1 N reset $end
$var wire 1 D" stall $end
$var wire 32 E$ pc_in [31:0] $end
$var wire 32 F$ instr_in [31:0] $end
$var parameter 32 G$ NOP $end
$var reg 32 H$ instr_out [31:0] $end
$var reg 32 I$ pc_out [31:0] $end
$upscope $end
$scope module immediate_generator $end
$var wire 32 J$ instr [31:0] $end
$var wire 7 K$ opcode [6:0] $end
$var parameter 7 L$ OP_AUIPC $end
$var parameter 7 M$ OP_BRANCH $end
$var parameter 7 N$ OP_I_TYPE $end
$var parameter 7 O$ OP_JAL $end
$var parameter 7 P$ OP_JALR $end
$var parameter 7 Q$ OP_LOAD $end
$var parameter 7 R$ OP_LUI $end
$var parameter 7 S$ OP_R_TYPE $end
$var parameter 7 T$ OP_STORE $end
$var reg 32 U$ imm [31:0] $end
$upscope $end
$scope module instruction_fetch $end
$var wire 1 ! clock $end
$var wire 1 7" pc_src $end
$var wire 1 N reset $end
$var wire 1 D" stall $end
$var wire 32 V$ target_pc [31:0] $end
$var wire 32 W$ next_pc [31:0] $end
$var wire 1 r imem_ready $end
$var wire 32 X$ imem_rdata [31:0] $end
$var reg 32 Y$ Instruction_Code [31:0] $end
$var reg 32 Z$ PC [31:0] $end
$var reg 32 [$ PC_out [31:0] $end
$var reg 32 \$ imem_addr [31:0] $end
$var reg 1 q imem_valid $end
$upscope $end
$scope module register_file $end
$var wire 1 ! clock $end
$var wire 5 ]$ read_reg_num1 [4:0] $end
$var wire 5 ^$ read_reg_num2 [4:0] $end
$var wire 1 <" regwrite $end
$var wire 1 N reset $end
$var wire 32 _$ write_data [31:0] $end
$var wire 5 `$ write_reg [4:0] $end
$var wire 32 a$ read_data2 [31:0] $end
$var wire 32 b$ read_data1 [31:0] $end
$var integer 32 c$ i [31:0] $end
$upscope $end
$upscope $end
$scope module dmem_access $end
$var wire 3 d$ M_AXI_ARPROT [2:0] $end
$var wire 1 % M_AXI_ARREADY $end
$var wire 3 e$ M_AXI_AWPROT [2:0] $end
$var wire 1 ' M_AXI_AWREADY $end
$var wire 2 f$ M_AXI_BRESP [1:0] $end
$var wire 1 ) M_AXI_BVALID $end
$var wire 32 g$ M_AXI_RDATA [31:0] $end
$var wire 2 h$ M_AXI_RRESP [1:0] $end
$var wire 1 , M_AXI_RVALID $end
$var wire 1 - M_AXI_WREADY $end
$var wire 1 ! clk $end
$var wire 32 i$ mem_addr [31:0] $end
$var wire 1 x mem_req $end
$var wire 32 j$ mem_wdata [31:0] $end
$var wire 1 v mem_wr $end
$var wire 4 k$ mem_wstrb [3:0] $end
$var wire 1 " rst_n $end
$var wire 1 l$ axi_cpu_ready $end
$var wire 32 m$ axi_cpu_rdata [31:0] $end
$var wire 1 n$ axi_cpu_error $end
$var wire 1 h M_AXI_WVALID $end
$var wire 4 o$ M_AXI_WSTRB [3:0] $end
$var wire 32 p$ M_AXI_WDATA [31:0] $end
$var wire 1 k M_AXI_RREADY $end
$var wire 1 l M_AXI_BREADY $end
$var wire 1 m M_AXI_AWVALID $end
$var wire 32 q$ M_AXI_AWADDR [31:0] $end
$var wire 1 o M_AXI_ARVALID $end
$var wire 32 r$ M_AXI_ARADDR [31:0] $end
$var parameter 2 s$ ST_IDLE $end
$var parameter 2 t$ ST_REQUESTING $end
$var parameter 2 u$ ST_WAITING $end
$var reg 32 v$ axi_cpu_addr [31:0] $end
$var reg 1 w$ axi_cpu_req $end
$var reg 32 x$ axi_cpu_wdata [31:0] $end
$var reg 1 y$ axi_cpu_wr $end
$var reg 4 z$ axi_cpu_wstrb [3:0] $end
$var reg 32 {$ mem_addr_reg [31:0] $end
$var reg 1 |$ mem_error $end
$var reg 32 }$ mem_rdata [31:0] $end
$var reg 1 y mem_ready $end
$var reg 1 ~$ mem_req_pending $end
$var reg 1 !% mem_req_served $end
$var reg 32 "% mem_wdata_reg [31:0] $end
$var reg 1 #% mem_wr_reg $end
$var reg 4 $% mem_wstrb_reg [3:0] $end
$var reg 2 %% next_state [1:0] $end
$var reg 2 &% state [1:0] $end
$scope module axi_master $end
$var wire 3 '% M_AXI_ARPROT [2:0] $end
$var wire 1 % M_AXI_ARREADY $end
$var wire 3 (% M_AXI_AWPROT [2:0] $end
$var wire 1 ' M_AXI_AWREADY $end
$var wire 2 )% M_AXI_BRESP [1:0] $end
$var wire 1 ) M_AXI_BVALID $end
$var wire 32 *% M_AXI_RDATA [31:0] $end
$var wire 2 +% M_AXI_RRESP [1:0] $end
$var wire 1 , M_AXI_RVALID $end
$var wire 1 - M_AXI_WREADY $end
$var wire 1 ! clk $end
$var wire 32 ,% cpu_addr [31:0] $end
$var wire 1 w$ cpu_req $end
$var wire 32 -% cpu_wdata [31:0] $end
$var wire 1 y$ cpu_wr $end
$var wire 4 .% cpu_wstrb [3:0] $end
$var wire 1 " rst_n $end
$var parameter 3 /% DONE $end
$var parameter 3 0% IDLE $end
$var parameter 3 1% PROT_DEFAULT $end
$var parameter 3 2% READ_ADDR $end
$var parameter 3 3% READ_DATA $end
$var parameter 2 4% RESP_OKAY $end
$var parameter 3 5% WRITE_ADDR $end
$var parameter 3 6% WRITE_DATA $end
$var parameter 3 7% WRITE_RESP $end
$var reg 32 8% M_AXI_ARADDR [31:0] $end
$var reg 1 o M_AXI_ARVALID $end
$var reg 32 9% M_AXI_AWADDR [31:0] $end
$var reg 1 m M_AXI_AWVALID $end
$var reg 1 l M_AXI_BREADY $end
$var reg 1 k M_AXI_RREADY $end
$var reg 32 :% M_AXI_WDATA [31:0] $end
$var reg 4 ;% M_AXI_WSTRB [3:0] $end
$var reg 1 h M_AXI_WVALID $end
$var reg 32 <% addr_reg [31:0] $end
$var reg 1 n$ cpu_error $end
$var reg 32 =% cpu_rdata [31:0] $end
$var reg 1 l$ cpu_ready $end
$var reg 3 >% next_state [2:0] $end
$var reg 1 ?% req_pending $end
$var reg 3 @% state [2:0] $end
$var reg 32 A% wdata_reg [31:0] $end
$var reg 1 B% wr_reg $end
$var reg 4 C% wstrb_reg [3:0] $end
$upscope $end
$upscope $end
$scope module dmem_slave $end
$var wire 32 D% S_AXI_ARADDR [31:0] $end
$var wire 3 E% S_AXI_ARPROT [2:0] $end
$var wire 1 0 S_AXI_ARVALID $end
$var wire 32 F% S_AXI_AWADDR [31:0] $end
$var wire 3 G% S_AXI_AWPROT [2:0] $end
$var wire 1 3 S_AXI_AWVALID $end
$var wire 1 4 S_AXI_BREADY $end
$var wire 1 5 S_AXI_RREADY $end
$var wire 32 H% S_AXI_WDATA [31:0] $end
$var wire 4 I% S_AXI_WSTRB [3:0] $end
$var wire 1 8 S_AXI_WVALID $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 1 J% mem_write_enable $end
$var wire 1 K% mem_read_enable $end
$var wire 32 L% mem_read_data [31:0] $end
$var parameter 2 M% RD_IDLE $end
$var parameter 2 N% RD_RESP $end
$var parameter 2 O% RD_WAIT $end
$var parameter 2 P% RESP_OKAY $end
$var parameter 3 Q% WR_ADDR $end
$var parameter 3 R% WR_DATA $end
$var parameter 3 S% WR_IDLE $end
$var parameter 3 T% WR_RESP $end
$var parameter 3 U% WR_WRITE $end
$var reg 1 g S_AXI_ARREADY $end
$var reg 1 f S_AXI_AWREADY $end
$var reg 2 V% S_AXI_BRESP [1:0] $end
$var reg 1 d S_AXI_BVALID $end
$var reg 32 W% S_AXI_RDATA [31:0] $end
$var reg 2 X% S_AXI_RRESP [1:0] $end
$var reg 1 a S_AXI_RVALID $end
$var reg 1 ` S_AXI_WREADY $end
$var reg 2 Y% byte_size_rd [1:0] $end
$var reg 2 Z% byte_size_wr [1:0] $end
$var reg 32 [% rd_addr_latched [31:0] $end
$var reg 2 \% rd_next [1:0] $end
$var reg 3 ]% rd_prot_latched [2:0] $end
$var reg 2 ^% rd_state [1:0] $end
$var reg 1 _% sign_ext $end
$var reg 32 `% wr_addr_latched [31:0] $end
$var reg 32 a% wr_data_latched [31:0] $end
$var reg 3 b% wr_next [2:0] $end
$var reg 3 c% wr_state [2:0] $end
$var reg 4 d% wr_strb_latched [3:0] $end
$scope module dmem $end
$var wire 32 e% address [31:0] $end
$var wire 2 f% byte_size [1:0] $end
$var wire 1 ! clock $end
$var wire 1 K% memread $end
$var wire 1 J% memwrite $end
$var wire 1 _% sign_ext $end
$var wire 32 g% write_data [31:0] $end
$var wire 2 h% byte_offset [1:0] $end
$var wire 10 i% byte_addr [9:0] $end
$var wire 10 j% aligned_addr [9:0] $end
$var reg 32 k% read_data [31:0] $end
$var integer 32 l% i [31:0] $end
$upscope $end
$upscope $end
$scope module imem_access $end
$var wire 3 m% M_AXI_ARPROT [2:0] $end
$var wire 1 : M_AXI_ARREADY $end
$var wire 3 n% M_AXI_AWPROT [2:0] $end
$var wire 1 < M_AXI_AWREADY $end
$var wire 2 o% M_AXI_BRESP [1:0] $end
$var wire 1 > M_AXI_BVALID $end
$var wire 32 p% M_AXI_RDATA [31:0] $end
$var wire 2 q% M_AXI_RRESP [1:0] $end
$var wire 1 A M_AXI_RVALID $end
$var wire 1 B M_AXI_WREADY $end
$var wire 1 ! clk $end
$var wire 32 r% if_addr [31:0] $end
$var wire 1 q if_req $end
$var wire 1 " rst_n $end
$var wire 1 s% axi_cpu_ready $end
$var wire 32 t% axi_cpu_rdata [31:0] $end
$var wire 1 u% axi_cpu_error $end
$var wire 1 W M_AXI_WVALID $end
$var wire 4 v% M_AXI_WSTRB [3:0] $end
$var wire 32 w% M_AXI_WDATA [31:0] $end
$var wire 1 Z M_AXI_RREADY $end
$var wire 1 [ M_AXI_BREADY $end
$var wire 1 \ M_AXI_AWVALID $end
$var wire 32 x% M_AXI_AWADDR [31:0] $end
$var wire 1 ^ M_AXI_ARVALID $end
$var wire 32 y% M_AXI_ARADDR [31:0] $end
$var parameter 2 z% ST_IDLE $end
$var parameter 2 {% ST_REQUESTING $end
$var parameter 2 |% ST_WAITING $end
$var reg 32 }% axi_cpu_addr [31:0] $end
$var reg 1 ~% axi_cpu_req $end
$var reg 32 !& axi_cpu_wdata [31:0] $end
$var reg 1 "& axi_cpu_wr $end
$var reg 4 #& axi_cpu_wstrb [3:0] $end
$var reg 32 $& if_addr_reg [31:0] $end
$var reg 32 %& if_data [31:0] $end
$var reg 1 && if_error $end
$var reg 1 r if_ready $end
$var reg 1 '& if_req_pending $end
$var reg 1 (& if_req_served $end
$var reg 2 )& next_state [1:0] $end
$var reg 2 *& state [1:0] $end
$scope module axi_master $end
$var wire 3 +& M_AXI_ARPROT [2:0] $end
$var wire 1 : M_AXI_ARREADY $end
$var wire 3 ,& M_AXI_AWPROT [2:0] $end
$var wire 1 < M_AXI_AWREADY $end
$var wire 2 -& M_AXI_BRESP [1:0] $end
$var wire 1 > M_AXI_BVALID $end
$var wire 32 .& M_AXI_RDATA [31:0] $end
$var wire 2 /& M_AXI_RRESP [1:0] $end
$var wire 1 A M_AXI_RVALID $end
$var wire 1 B M_AXI_WREADY $end
$var wire 1 ! clk $end
$var wire 32 0& cpu_addr [31:0] $end
$var wire 1 ~% cpu_req $end
$var wire 32 1& cpu_wdata [31:0] $end
$var wire 1 "& cpu_wr $end
$var wire 4 2& cpu_wstrb [3:0] $end
$var wire 1 " rst_n $end
$var parameter 3 3& DONE $end
$var parameter 3 4& IDLE $end
$var parameter 3 5& PROT_DEFAULT $end
$var parameter 3 6& READ_ADDR $end
$var parameter 3 7& READ_DATA $end
$var parameter 2 8& RESP_OKAY $end
$var parameter 3 9& WRITE_ADDR $end
$var parameter 3 :& WRITE_DATA $end
$var parameter 3 ;& WRITE_RESP $end
$var reg 32 <& M_AXI_ARADDR [31:0] $end
$var reg 1 ^ M_AXI_ARVALID $end
$var reg 32 =& M_AXI_AWADDR [31:0] $end
$var reg 1 \ M_AXI_AWVALID $end
$var reg 1 [ M_AXI_BREADY $end
$var reg 1 Z M_AXI_RREADY $end
$var reg 32 >& M_AXI_WDATA [31:0] $end
$var reg 4 ?& M_AXI_WSTRB [3:0] $end
$var reg 1 W M_AXI_WVALID $end
$var reg 32 @& addr_reg [31:0] $end
$var reg 1 u% cpu_error $end
$var reg 32 A& cpu_rdata [31:0] $end
$var reg 1 s% cpu_ready $end
$var reg 3 B& next_state [2:0] $end
$var reg 1 C& req_pending $end
$var reg 3 D& state [2:0] $end
$var reg 32 E& wdata_reg [31:0] $end
$var reg 1 F& wr_reg $end
$var reg 4 G& wstrb_reg [3:0] $end
$upscope $end
$upscope $end
$scope module imem_slave $end
$var wire 32 H& S_AXI_ARADDR [31:0] $end
$var wire 3 I& S_AXI_ARPROT [2:0] $end
$var wire 1 E S_AXI_ARVALID $end
$var wire 32 J& S_AXI_AWADDR [31:0] $end
$var wire 3 K& S_AXI_AWPROT [2:0] $end
$var wire 1 H S_AXI_AWVALID $end
$var wire 1 I S_AXI_BREADY $end
$var wire 1 J S_AXI_RREADY $end
$var wire 32 L& S_AXI_WDATA [31:0] $end
$var wire 4 M& S_AXI_WSTRB [3:0] $end
$var wire 1 M S_AXI_WVALID $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 32 N& mem_read_data [31:0] $end
$var parameter 2 O& RD_IDLE $end
$var parameter 2 P& RD_RESP $end
$var parameter 2 Q& RD_WAIT $end
$var parameter 2 R& RESP_OKAY $end
$var parameter 2 S& RESP_SLVERR $end
$var parameter 2 T& WR_ADDR $end
$var parameter 2 U& WR_DATA $end
$var parameter 2 V& WR_IDLE $end
$var parameter 2 W& WR_RESP $end
$var reg 1 V S_AXI_ARREADY $end
$var reg 1 U S_AXI_AWREADY $end
$var reg 2 X& S_AXI_BRESP [1:0] $end
$var reg 1 S S_AXI_BVALID $end
$var reg 32 Y& S_AXI_RDATA [31:0] $end
$var reg 2 Z& S_AXI_RRESP [1:0] $end
$var reg 1 P S_AXI_RVALID $end
$var reg 1 O S_AXI_WREADY $end
$var reg 32 [& mem_addr_latched [31:0] $end
$var reg 2 \& rd_next [1:0] $end
$var reg 2 ]& rd_state [1:0] $end
$var reg 2 ^& wr_next [1:0] $end
$var reg 2 _& wr_state [1:0] $end
$scope module imem $end
$var wire 32 `& Instruction_Code [31:0] $end
$var wire 32 a& PC [31:0] $end
$var wire 1 b& reset $end
$var wire 10 c& word_addr [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 W&
b0 V&
b10 U&
b1 T&
b10 S&
b0 R&
b1 Q&
b10 P&
b0 O&
b11 ;&
b10 :&
b1 9&
b0 8&
b101 7&
b100 6&
b0 5&
b0 4&
b110 3&
b10 |%
b1 {%
b0 z%
b11 U%
b100 T%
b0 S%
b10 R%
b1 Q%
b0 P%
b1 O%
b10 N%
b0 M%
b11 7%
b10 6%
b1 5%
b0 4%
b101 3%
b100 2%
b0 1%
b0 0%
b110 /%
b10 u$
b1 t$
b0 s$
b100011 T$
b110011 S$
b110111 R$
b11 Q$
b1100111 P$
b1101111 O$
b10011 N$
b1100011 M$
b10111 L$
b10011 G$
b100011 5$
b110011 4$
b110111 3$
b11 2$
b1100111 1$
b1101111 0$
b10011 /$
b1100011 .$
b10111 -$
b100000 ,$
b1 +$
b0 *$
b100 )$
b10 ($
b101 '$
b11 &$
b10 %$
b1 $$
b111 #$
b110 "$
b110 !$
b1 ~#
b0 }#
b101 |#
b1 {#
b101 z#
b100 y#
b100 x#
b0 w#
b1 v#
b110 u#
b100 t#
b111 s#
b101 r#
b0 q#
b111 p#
b0 o#
b100 n#
b1 m#
b110 l#
b111 k#
b1001 j#
b1000 i#
b101 h#
b1111 g#
b1110 f#
b11 e#
b1011 d#
b1010 c#
b1101 b#
b1100 a#
b10 `#
b0 _#
b1 [#
b110 Z#
b100 Y#
b111 X#
b101 W#
b0 V#
b100 S#
b1 R#
b110 Q#
b111 P#
b1001 O#
b1000 N#
b101 M#
b1111 L#
b1110 K#
b11 J#
b1011 I#
b1010 H#
b1101 G#
b1100 F#
b10 E#
b0 D#
$end
#0
$dumpvars
b0 c&
1b&
b0 a&
b10100000000000010010011 `&
b0 _&
b0 ^&
b0 ]&
b0 \&
b0 [&
b0 Z&
b0 Y&
b10 X&
b10100000000000010010011 N&
b0 M&
b0 L&
b0 K&
b0 J&
b0 I&
b0 H&
b0 G&
0F&
b0 E&
b0 D&
0C&
b0 B&
b0 A&
b0 @&
b0 ?&
b0 >&
b0 =&
b0 <&
b1111 2&
b0 1&
b0 0&
b0 /&
b0 .&
b10 -&
b0 ,&
b0 +&
b0 *&
b0 )&
0(&
0'&
0&&
b0 %&
b0 $&
b1111 #&
0"&
b0 !&
0~%
b0 }%
b0 y%
b0 x%
b0 w%
b0 v%
0u%
b0 t%
0s%
b0 r%
b0 q%
b0 p%
b10 o%
b0 n%
b0 m%
b10000000000 l%
b0 k%
b0 j%
b0 i%
b0 h%
b0 g%
b0 f%
b0 e%
b0 d%
b0 c%
b0 b%
b0 a%
b0 `%
0_%
b0 ^%
b0 ]%
b0 \%
b0 [%
b10 Z%
b0 Y%
b0 X%
b0 W%
b0 V%
b0 L%
0K%
0J%
b0 I%
b0 H%
b0 G%
b0 F%
b0 E%
b0 D%
b0 C%
0B%
b0 A%
b0 @%
0?%
b0 >%
b0 =%
b0 <%
b0 ;%
b0 :%
b0 9%
b0 8%
b0 .%
b0 -%
b0 ,%
b0 +%
b0 *%
b0 )%
b0 (%
b0 '%
b0 &%
b0 %%
b0 $%
0#%
b0 "%
0!%
0~$
b0 }$
0|$
b0 {$
b0 z$
0y$
b0 x$
0w$
b0 v$
b0 r$
b0 q$
b0 p$
b0 o$
0n$
b0 m$
0l$
b1 k$
b0 j$
b0 i$
b0 h$
b0 g$
b0 f$
b0 e$
b0 d$
b100000 c$
b0 b$
b0 a$
b0 `$
b0 _$
b0 ^$
b0 ]$
b0 \$
b0 [$
b0 Z$
b10011 Y$
b0 X$
b100 W$
b0 V$
b0 U$
b10011 K$
b10011 J$
b0 I$
b10011 H$
b10011 F$
b0 E$
1D$
b0 C$
b0 B$
b0 A$
0@$
0?$
b0 >$
b0 =$
b0 <$
b0 ;$
b0 :$
b0 9$
b10 8$
b10 7$
b0 6$
b10011 ^#
b0 ]#
b0 \#
b0 U#
b0 T#
b0 C#
b0 B#
b0 A#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
0;#
b0 :#
b0 9#
08#
07#
06#
b0 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
0+#
0*#
0)#
0(#
0'#
b0 &#
b0 %#
0$#
0##
b0 "#
b0 !#
b0 ~"
b0 }"
b1 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
0p"
1o"
0n"
0m"
0l"
b0 k"
b10 j"
b0 i"
0h"
0g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b10011 ^"
b10011 ]"
b0 \"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
b0 S"
b10011 R"
b0 Q"
b0 P"
b0 O"
b100 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
1G"
b0 F"
b0 E"
1D"
b0 C"
b0 B"
b0 A"
1@"
b0 ?"
b0 >"
b0 ="
0<"
0;"
0:"
b0 9"
b0 8"
07"
b0 6"
b0 5"
04"
03"
02"
01"
00"
0/"
b0 ."
b0 -"
0,"
0+"
b0 *"
b0 )"
b0 ("
b0 '"
b1 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
0y
0x
b0 w
0v
b1 u
b0 t
b0 s
0r
1q
b0 p
0o
b0 n
0m
0l
0k
b0 j
b0 i
0h
0g
0f
b0 e
0d
b0 c
b0 b
0a
0`
b0 _
0^
b0 ]
0\
0[
0Z
b0 Y
b0 X
0W
0V
0U
b10 T
0S
b0 R
b0 Q
0P
0O
1N
0M
b0 L
b0 K
0J
0I
0H
b0 G
b0 F
0E
b0 D
b0 C
0B
0A
b0 @
b0 ?
0>
b10 =
0<
b0 ;
0:
b0 9
08
b0 7
b0 6
05
04
03
b0 2
b0 1
00
b0 /
b0 .
0-
0,
b0 +
b0 *
0)
b0 (
0'
b0 &
0%
b0 $
b0 #
0"
0!
$end
#5000
b100000 c$
1!
#10000
0!
#15000
b100000 c$
1!
#20000
0!
#25000
b100000 c$
1!
#30000
0!
#35000
b100000 c$
1!
#40000
0!
#45000
b100000 c$
1!
#50000
0!
#55000
b100000 c$
1!
#60000
0!
#65000
b100000 c$
1!
#70000
0!
#75000
b100000 c$
1!
#80000
0!
#85000
b100000 c$
1!
#90000
0!
#95000
b1 )&
1(&
1'&
0N
0b&
b100000 c$
1"
1!
#100000
0!
#105000
1~%
b10 )&
b100 5"
b100 .#
b1 *&
b1 #
1!
#110000
0!
#115000
b100 B&
0~%
1C&
b1111 G&
b10 *&
b10 #
1!
#120000
0!
#125000
b1 \&
1E
1^
b100 D&
b11 #
1!
#130000
0!
#135000
b10 \&
b101 B&
b1 ]&
1:
1V
b100 #
1!
#140000
0!
#145000
1A
1P
b10100000000000010010011 ?
b10100000000000010010011 p%
b10100000000000010010011 .&
b10100000000000010010011 R
b10100000000000010010011 Y&
0:
0V
b10 ]&
0E
0^
b101 D&
b101 #
1!
#150000
0!
#155000
b110 B&
b0 \&
1J
1Z
b10100000000000010010011 t%
b10100000000000010010011 A&
b110 #
1!
#160000
0!
#165000
b0 B&
0A
0P
b0 ]&
b110 D&
b111 #
1!
#170000
0!
#175000
b0 )&
b0 D&
0C&
0J
0Z
1s%
b1000 #
1!
#180000
0!
#185000
0D"
b10100000000000010010011 s
b10100000000000010010011 a"
b10100000000000010010011 X$
b10100000000000010010011 %&
0D$
1r
0(&
0'&
b0 *&
0s%
b1001 #
1!
#190000
0!
#195000
1D"
b100 t
b100 b"
b100 \$
b100 r%
b100 O"
b100 E$
b100 [$
b1000 W$
b1 )&
b100 Z$
b10100000000000010010011 ]"
b10100000000000010010011 F$
b10100000000000010010011 Y$
b10011 S"
b10011 ,#
b10 ""
b10 {"
1p"
1:"
17#
b100 6"
b100 /#
1(&
1'&
1D$
0r
b1010 #
1!
#200000
0!
#205000
1~%
b10 )&
b1 *&
b1011 #
1!
#210000
0!
#215000
b100 B&
0~%
1C&
b10 *&
b1100 #
1!
#220000
0!
#225000
b1 \&
1E
1^
b100 D&
b1101 #
1!
#230000
0!
#235000
b10 \&
b101 B&
b1 ]&
1:
1V
b1110 #
1!
#240000
0!
#245000
1A
1P
0:
0V
b10 ]&
0E
0^
b101 D&
b1111 #
1!
#250000
0!
#255000
b110 B&
b0 \&
1J
1Z
b10000 #
1!
#260000
0!
#265000
b0 B&
0A
0P
b0 ]&
b110 D&
b10001 #
1!
#270000
0!
#275000
b0 )&
b0 D&
0C&
0J
0Z
1s%
b10010 #
1!
#280000
0!
#285000
0D"
0D$
1r
0(&
0'&
b0 *&
0s%
b10011 #
1!
#290000
0!
#295000
1D"
b1000 O"
b1000 E$
b1000 [$
b1000 t
b1000 b"
b1000 \$
b1000 r%
b1100 W$
b101 _"
b101 U$
b101 E"
b101 C$
b101 ^$
b1 L"
b1111 u
b1111 &"
b1111 k$
b1111 |"
b1 )&
b100 }%
b100 0&
b1000 Z$
b100 P"
b100 I$
b10100000000000010010011 ^"
b10100000000000010010011 H$
b10100000000000010010011 J$
b10 #"
b10 z"
1;"
16#
1(&
1'&
b100 $&
1D$
0r
b10100 #
1!
#300000
0!
#305000
1~%
b10 )&
b1 *&
b10101 #
1!
#310000
0!
#315000
b100 B&
0~%
1C&
b100 @&
b10 *&
b10110 #
1!
#320000
0!
#325000
b1 \&
1E
1^
b100 C
b100 H&
b100 _
b100 y%
b100 <&
b100 D&
b10111 #
1!
#330000
0!
#335000
b10 \&
b1100000000000100010011 N&
b1100000000000100010011 `&
b1 c&
b101 B&
b1 ]&
b100 [&
b100 a&
1:
1V
b11000 #
1!
#340000
0!
#345000
1A
1P
b1100000000000100010011 ?
b1100000000000100010011 p%
b1100000000000100010011 .&
b1100000000000100010011 R
b1100000000000100010011 Y&
0:
0V
b10 ]&
0E
0^
b101 D&
b11001 #
1!
#350000
0!
#355000
b110 B&
b0 \&
1J
1Z
b1100000000000100010011 t%
b1100000000000100010011 A&
b11010 #
1!
#360000
0!
#365000
b0 B&
0A
0P
b0 ]&
b110 D&
b11011 #
1!
#370000
0!
#375000
b0 )&
b0 D&
0C&
0J
0Z
1s%
b11100 #
1!
#380000
0!
#385000
0D"
b1100000000000100010011 s
b1100000000000100010011 a"
b1100000000000100010011 X$
b1100000000000100010011 %&
0D$
1r
0(&
0'&
b0 *&
0s%
b11101 #
1!
#390000
0!
#395000
b1001 C"
b1001 V$
0@"
b101 q"
b101 T#
1D"
b1100 t
b1100 b"
b1100 \$
b1100 r%
b1100 O"
b1100 E$
b1100 [$
b10000 W$
b100 *"
1Y"
b101 A#
1X"
b101 s"
b101 @#
b1 )&
b1000 }%
b1000 0&
b1100 Z$
b1100000000000100010011 ]"
b1100000000000100010011 F$
b1100000000000100010011 Y$
b1000 P"
b1000 I$
b1 M"
b1 1#
b1 A$
b101 >"
b101 <$
b101 :#
b1000 N"
b100 Q"
b100 -#
b1001 k"
b1001 \"
b101 }
b101 `"
b101 "#
1<"
1(&
1'&
b1000 $&
1D$
0r
b11110 #
1!
#400000
0!
#405000
1~%
b10 )&
0<"
b1000 5"
b1000 .#
b101 {
b101 $"
b101 i$
b101 ~
b101 x"
b1 *&
b11111 #
1!
#410000
0!
#415000
b100 B&
0~%
1C&
b1000 @&
b10 *&
b100000 #
1!
#420000
0!
#425000
b1 \&
1E
1^
b1000 C
b1000 H&
b1000 _
b1000 y%
b1000 <&
b100 D&
b100001 #
1!
#430000
0!
#435000
b10 \&
b100000010000000100011 N&
b100000010000000100011 `&
b10 c&
b101 B&
b1 ]&
b1000 [&
b1000 a&
1:
1V
b100010 #
1!
#440000
0!
#445000
1A
1P
b100000010000000100011 ?
b100000010000000100011 p%
b100000010000000100011 .&
b100000010000000100011 R
b100000010000000100011 Y&
0:
0V
b10 ]&
0E
0^
b101 D&
b100011 #
1!
#450000
0!
#455000
b110 B&
b0 \&
1J
1Z
b100000010000000100011 t%
b100000010000000100011 A&
b100100 #
1!
#460000
0!
#465000
b0 B&
0A
0P
b0 ]&
b110 D&
b100101 #
1!
#470000
0!
#475000
b0 )&
b0 D&
0C&
0J
0Z
1s%
b100110 #
1!
#480000
0!
#485000
0D"
b100000010000000100011 s
b100000010000000100011 a"
b100000010000000100011 X$
b100000010000000100011 %&
0D$
1r
0(&
0'&
b0 *&
0s%
b100111 #
1!
#490000
0!
#495000
b1101 C"
b1101 V$
b101 A"
b101 _$
1D"
b10000 O"
b10000 E$
b10000 [$
b10000 t
b10000 b"
b10000 \$
b10000 r%
b10100 W$
b11 _"
b11 U$
b11 E"
b11 C$
b11 ^$
b10 L"
b101 B"
b1 )&
b1100 }%
b1100 0&
b10000 Z$
b100000010000000100011 ]"
b100000010000000100011 F$
b100000010000000100011 Y$
b1100 P"
b1100 I$
b1100000000000100010011 ^"
b1100000000000100010011 H$
b1100000000000100010011 J$
b1100 N"
b1101 k"
b1101 \"
b1000 Q"
b1000 -#
b1 8"
b1 9$
b1 0#
1<"
b1000 6"
b1000 /#
b101 !"
b101 y"
1(&
1'&
b1100 $&
1D$
0r
b101000 #
1!
#500000
0!
#505000
1~%
b10 )&
0<"
b1100 5"
b1100 .#
b1 *&
b101001 #
1!
#510000
0!
#515000
b100 B&
0~%
1C&
b1100 @&
b10 *&
b101010 #
1!
#520000
0!
#525000
b1 \&
1E
1^
b1100 C
b1100 H&
b1100 _
b1100 y%
b1100 <&
b100 D&
b101011 #
1!
#530000
0!
#535000
b10 \&
b10000110000011 N&
b10000110000011 `&
b11 c&
b101 B&
b1 ]&
b1100 [&
b1100 a&
1:
1V
b101100 #
1!
#540000
0!
#545000
1A
1P
b10000110000011 ?
b10000110000011 p%
b10000110000011 .&
b10000110000011 R
b10000110000011 Y&
0:
0V
b10 ]&
0E
0^
b101 D&
b101101 #
1!
#550000
0!
#555000
b110 B&
b0 \&
1J
1Z
b10000110000011 t%
b10000110000011 A&
b101110 #
1!
#560000
0!
#565000
b0 B&
0A
0P
b0 ]&
b110 D&
b101111 #
1!
#570000
0!
#575000
b0 )&
b0 D&
0C&
0J
0Z
1s%
b110000 #
1!
#580000
0!
#585000
0D"
b10000110000011 s
b10000110000011 a"
b10000110000011 X$
b10000110000011 %&
0D$
1r
0(&
0'&
b0 *&
0s%
b110001 #
1!
#590000
0!
#595000
b101 H"
b101 a$
1T"
b0 7$
1o"
0G"
b1111 C"
b1111 V$
b11 q"
b11 T#
1D"
b10100 t
b10100 b"
b10100 \$
b10100 r%
b10100 O"
b10100 E$
b10100 [$
b11000 W$
b0 _"
b0 U$
b100011 K$
b1 E"
b1 C$
b1 ^$
b10 d"
b10 \#
b0 L"
b100011 R"
b100011 ^#
b10 *"
b11 A#
b11 s"
b11 @#
b1 )&
b10000 }%
b10000 0&
b10100 Z$
b10000110000011 ]"
b10000110000011 F$
b10000110000011 Y$
b10000 P"
b10000 I$
b100000010000000100011 ^"
b100000010000000100011 H$
b100000010000000100011 J$
b10 M"
b10 1#
b10 A$
b11 >"
b11 <$
b11 :#
b10000 N"
b1100 Q"
b1100 -#
b1111 k"
b1111 \"
b11 }
b11 `"
b11 "#
b1 9"
b1 3#
b1 :$
b1 `$
1<"
b1100 6"
b1100 /#
1(&
1'&
b10000 $&
1D$
0r
b110010 #
1!
#600000
0!
#605000
1~%
b10 )&
b0 9"
b0 3#
b0 :$
b0 `$
0<"
b10000 5"
b10000 .#
b11 {
b11 $"
b11 i$
b11 ~
b11 x"
b1 *&
b110011 #
1!
#610000
0!
#615000
b100 B&
0~%
1C&
b10000 @&
b10 *&
b110100 #
1!
#620000
0!
#625000
b1 \&
1E
1^
b10000 C
b10000 H&
b10000 _
b10000 y%
b10000 <&
b100 D&
b110101 #
1!
#630000
0!
#635000
b10 \&
b1001000000011 N&
b1001000000011 `&
b100 c&
b101 B&
b1 ]&
b10000 [&
b10000 a&
1:
1V
b110110 #
1!
#640000
0!
#645000
1A
1P
b1001000000011 ?
b1001000000011 p%
b1001000000011 .&
b1001000000011 R
b1001000000011 Y&
0:
0V
b10 ]&
0E
0^
b101 D&
b110111 #
1!
#650000
0!
#655000
b110 B&
b0 \&
1J
1Z
b1001000000011 t%
b1001000000011 A&
b111000 #
1!
#660000
0!
#665000
b0 B&
0A
0P
b0 ]&
b110 D&
b111001 #
1!
#670000
0!
#675000
b0 )&
b0 D&
0C&
0J
0Z
1s%
b111010 #
1!
#680000
0!
#685000
0D"
b1001000000011 s
b1001000000011 a"
b1001000000011 X$
b1001000000011 %&
0D$
1r
0(&
0'&
b0 *&
0s%
b111011 #
1!
#690000
0!
#695000
b0 H"
b0 a$
1U"
1V"
1G"
0T"
1o"
b10000 C"
b10000 V$
1@"
b0 q"
b0 T#
b11 r"
b11 A"
b11 _$
1D"
b11000 O"
b11000 E$
b11000 [$
b11000 t
b11000 b"
b11000 \$
b11000 r%
b11100 W$
b11 K$
b0 E"
b0 C$
b0 ^$
b11 L"
b11 R"
b11 ^#
b0 *"
0Y"
b0 A#
0X"
b0 s"
b0 @#
b1 e"
b1 >$
b11 B"
b1 )&
b10100 }%
b10100 0&
b11000 Z$
b1001000000011 ]"
b1001000000011 F$
b1001000000011 Y$
b10100 P"
b10100 I$
b10000110000011 ^"
b10000110000011 H$
b10000110000011 J$
b100011 S"
b100011 ,#
b10 '"
b10 U#
b10 ~"
b0 M"
b0 1#
b0 A$
b1 >"
b1 <$
b1 :#
b10100 N"
b10000 Q"
b10000 -#
b10000 k"
b10000 \"
b0 }
b0 `"
b0 "#
b101 I"
b101 5#
13"
1+#
0:"
07#
b10 8"
b10 9$
b10 0#
b1 9"
b1 3#
b1 :$
b1 `$
1<"
b10000 6"
b10000 /#
b11 !"
b11 y"
1(&
1'&
b10100 $&
1D$
0r
b111100 #
1!
#700000
0!
#705000
b101 r"
b0 e"
b0 >$
1~%
b10 )&
b0 9"
b0 3#
b0 :$
b0 `$
0<"
b10100 5"
b10100 .#
b11 w
b11 %"
b11 j$
b11 ?"
b11 <#
b0 {
b0 $"
b0 i$
b0 ~
b0 x"
b1 *&
b111101 #
1!
#710000
0!
#715000
b100 B&
0~%
b101 w
b101 %"
b101 j$
b101 ?"
b101 <#
1C&
b10100 @&
b10 *&
b111110 #
1!
#720000
0!
#725000
b1 \&
1E
1^
b10100 C
b10100 H&
b10100 _
b10100 y%
b10100 <&
b100 D&
b111111 #
1!
#730000
0!
#735000
b10 \&
b1010000011 N&
b1010000011 `&
b101 c&
b101 B&
b1 ]&
b10100 [&
b10100 a&
1:
1V
b1000000 #
1!
#740000
0!
#745000
1A
1P
b1010000011 ?
b1010000011 p%
b1010000011 .&
b1010000011 R
b1010000011 Y&
0:
0V
b10 ]&
0E
0^
b101 D&
b1000001 #
1!
#750000
0!
#755000
b110 B&
b0 \&
1J
1Z
b1010000011 t%
b1010000011 A&
b1000010 #
1!
#760000
0!
#765000
b0 B&
0A
0P
b0 ]&
b110 D&
b1000011 #
1!
#770000
0!
#775000
b0 )&
b0 D&
0C&
0J
0Z
1s%
b1000100 #
1!
#780000
0!
#785000
0D"
b1010000011 s
b1010000011 a"
b1010000011 X$
b1010000011 %&
0D$
1r
0(&
0'&
b0 *&
0s%
b1000101 #
1!
#790000
0!
#795000
1?$
b1 j"
b1 8$
1U"
1V"
1o"
1G"
b10100 C"
b10100 V$
b0 r"
1x
b0 A"
b0 _$
1D"
b11100 t
b11100 b"
b11100 \$
b11100 r%
b11100 O"
b11100 E$
b11100 [$
b100000 W$
b1 d"
b1 \#
b100 L"
b0 B"
b1 )&
b11000 }%
b11000 0&
b11100 Z$
b1010000011 ]"
b1010000011 F$
b1010000011 Y$
b11000 P"
b11000 I$
b1001000000011 ^"
b1001000000011 H$
b1001000000011 J$
b11 S"
b11 ,#
b11 M"
b11 1#
b11 A$
b0 >"
b0 <$
b0 :#
b11000 N"
b10100 k"
b10100 \"
b10100 Q"
b10100 -#
b0 I"
b0 5#
10"
1)#
03"
0+#
1W"
1:"
17#
b10 ("
b10 }"
b0 8"
b0 9$
b0 0#
1v
14"
0;"
06#
b10 9"
b10 3#
b10 :$
b10 `$
1<"
b10100 6"
b10100 /#
b0 !"
b0 y"
1(&
1'&
b11000 $&
1D$
0r
b1000110 #
1!
#800000
0!
#805000
b1 %%
1y$
b1111 z$
b1111 .%
b101 x$
b101 -%
1~%
b10 )&
b0 9"
b0 3#
b0 :$
b0 `$
0<"
b11000 5"
b11000 .#
b0 w
b0 %"
b0 j$
b0 ?"
b0 <#
1!%
1~$
1#%
b1111 $%
b101 "%
b1 *&
b1000111 #
1!
#810000
0!
#815000
b100 B&
0~%
1w$
b10 %%
1C&
b11000 @&
b10 *&
b1 &%
b1001000 #
1!
#820000
0!
#825000
0w$
b1 >%
b1 \&
b10 &%
1?%
1B%
b1111 C%
b101 A%
1E
1^
b11000 C
b11000 H&
b11000 _
b11000 y%
b11000 <&
b100 D&
b1001001 #
1!
#830000
0!
#835000
b1 b%
b10 \&
b10100000000001100010011 N&
b10100000000001100010011 `&
b110 c&
b101 B&
b1 @%
13
1m
18
1h
b1111 7
b1111 I%
b1111 i
b1111 o$
b1111 ;%
b101 6
b101 H%
b101 j
b101 p$
b101 :%
b1 ]&
b11000 [&
b11000 a&
1:
1V
b1001010 #
1!
#840000
0!
#845000
b10 >%
b10 b%
1'
1f
b1 c%
1A
1P
b10100000000001100010011 ?
b10100000000001100010011 p%
b10100000000001100010011 .&
b10100000000001100010011 R
b10100000000001100010011 Y&
0:
0V
b10 ]&
0E
0^
b101 D&
b1001011 #
1!
#850000
0!
#855000
b110 B&
b0 \&
b11 b%
1J
1Z
b10100000000001100010011 t%
b10100000000001100010011 A&
b10 @%
03
0m
b10 c%
0'
0f
b1001100 #
1!
#860000
0!
#865000
b11 >%
b100 b%
b10 f%
b0 B&
b1111 d%
b101 a%
b101 g%
1-
1`
1J%
b11 c%
0A
0P
b0 ]&
b110 D&
b1001101 #
1!
#870000
0!
#875000
b0 )&
b0 f%
b0 D&
0C&
0J
0Z
1s%
b11 @%
08
0h
0J%
b100 c%
0-
0`
1)
1d
b1001110 #
1!
#880000
0!
#885000
b110 >%
b0 b%
14
1l
b10100000000001100010011 s
b10100000000001100010011 a"
b10100000000001100010011 X$
b10100000000001100010011 %&
0D$
1r
0(&
0'&
b0 *&
0s%
b1001111 #
1!
#890000
0!
#895000
b1 )&
b11100 }%
b11100 0&
b0 >%
1(&
1'&
b11100 $&
1D$
0r
b110 @%
b0 c%
0)
0d
b1010000 #
1!
#900000
0!
#905000
b0 %%
1~%
b10 )&
1l$
04
0l
0?%
b0 @%
b1 *&
b1010001 #
1!
#910000
0!
#915000
b100 B&
0~%
0?$
1C&
b11100 @&
b10 *&
0l$
b0 &%
0!%
0~$
1y
b1010010 #
1!
#920000
0!
#925000
0x
0?$
b1 %%
b0 x$
b0 -%
b1 \&
1'#
0y
1!%
1~$
b0 "%
1E
1^
b11100 C
b11100 H&
b11100 _
b11100 y%
b11100 <&
b100 D&
b1010011 #
1!
#930000
0!
#935000
1w$
b10 %%
b10 \&
b11000000000001110010011 N&
b11000000000001110010011 `&
b111 c&
b101 B&
1;#
b1 &%
b1 ]&
b11100 [&
b11100 a&
1:
1V
b1010100 #
1!
#940000
0!
#945000
0w$
b1 >%
1A
1P
b11000000000001110010011 ?
b11000000000001110010011 p%
b11000000000001110010011 .&
b11000000000001110010011 R
b11000000000001110010011 Y&
0:
0V
b10 ]&
b10 &%
1?%
b0 A%
0E
0^
b101 D&
b1010101 #
1!
#950000
0!
#955000
b110 B&
b0 \&
b1 b%
1J
1Z
b11000000000001110010011 t%
b11000000000001110010011 A&
b1 @%
13
1m
18
1h
b0 6
b0 H%
b0 j
b0 p$
b0 :%
b1010110 #
1!
#960000
0!
#965000
b10 >%
b10 b%
b0 B&
1'
1f
b1 c%
0A
0P
b0 ]&
b110 D&
b1010111 #
1!
#970000
0!
#975000
b0 )&
b11 b%
b0 D&
0C&
0J
0Z
1s%
b10 @%
03
0m
b10 c%
0'
0f
b1011000 #
1!
#980000
0!
#985000
0D"
b11 >%
b100 b%
b10 f%
b0 a%
b0 g%
1-
1`
1J%
b11 c%
b11000000000001110010011 s
b11000000000001110010011 a"
b11000000000001110010011 X$
b11000000000001110010011 %&
0D$
1r
0(&
0'&
b0 *&
0s%
b1011001 #
1!
#990000
0!
#995000
b0 j"
b0 8$
1U"
1V"
1o"
1G"
b11000 C"
b11000 V$
1D"
b100000 O"
b100000 E$
b100000 [$
b100000 t
b100000 b"
b100000 \$
b100000 r%
b100100 W$
b0 d"
b0 \#
b101 L"
b1 )&
b0 f%
b100000 Z$
b11000000000001110010011 ]"
b11000000000001110010011 F$
b11000000000001110010011 Y$
b11100 P"
b11100 I$
b1010000011 ^"
b1010000011 H$
b1010000011 J$
b1 ""
b1 {"
b1 '"
b1 U#
b1 ~"
b100 M"
b100 1#
b100 A$
b11100 N"
b11000 k"
b11000 \"
b11000 Q"
b11000 -#
b11 8"
b11 9$
b11 0#
11"
1(#
0v
04"
1/"
1;"
16#
b11000 6"
b11000 /#
1(&
1'&
1D$
0r
b11 @%
08
0h
0J%
b100 c%
0-
0`
1)
1d
b1011010 #
1!
#1000000
0!
#1005000
b110 >%
b0 b%
1~%
b10 )&
b11100 5"
b11100 .#
14
1l
b1 *&
b1011011 #
1!
#1010000
0!
#1015000
b100 B&
0~%
b0 >%
1C&
b10 *&
b110 @%
b0 c%
0)
0d
b1011100 #
1!
#1020000
0!
#1025000
b0 %%
b1 \&
1l$
04
0l
0?%
b0 @%
1E
1^
b100 D&
b1011101 #
1!
#1030000
0!
#1035000
b10 \&
b101 B&
0l$
b0 &%
0!%
0~$
1y
b1 ]&
1:
1V
b1011110 #
1!
#1040000
0!
#1045000
1A
1P
0:
0V
b10 ]&
0y
0E
0^
b101 D&
b1011111 #
1!
#1050000
0!
#1055000
b110 B&
b0 \&
1J
1Z
b1100000 #
1!
#1060000
0!
#1065000
b0 B&
0A
0P
b0 ]&
b110 D&
b1100001 #
1!
#1070000
0!
#1075000
b0 )&
b0 D&
0C&
0J
0Z
1s%
b1100010 #
1!
#1080000
0!
#1085000
0D"
0D$
1r
0(&
0'&
b0 *&
0s%
b1100011 #
1!
#1090000
0!
#1095000
b10 7$
b10 j"
b10 8$
0U"
0V"
1o"
1G"
b11100 C"
b11100 V$
1D"
b100100 t
b100100 b"
b100100 \$
b100100 r%
b100100 O"
b100100 E$
b100100 [$
b101000 W$
b110 _"
b110 U$
b10011 K$
b110 E"
b110 C$
b110 ^$
b111 L"
b10011 R"
b10011 ^#
b11 u
b11 &"
b11 k$
b11 |"
b1 )&
b100000 }%
b100000 0&
b100100 Z$
b100000 P"
b100000 I$
b11000000000001110010011 ^"
b11000000000001110010011 H$
b11000000000001110010011 J$
b0 ""
b0 {"
b0 '"
b0 U#
b0 ~"
b101 M"
b101 1#
b101 A$
b100000 N"
b11100 k"
b11100 \"
b11100 Q"
b11100 -#
b1 ("
b1 }"
b1 #"
b1 z"
b100 8"
b100 9$
b100 0#
b11100 6"
b11100 /#
1(&
1'&
b100000 $&
1D$
0r
b1100100 #
1!
#1100000
0!
#1105000
1~%
b10 )&
b100000 5"
b100000 .#
b1 *&
b1100101 #
1!
#1110000
0!
#1115000
b100 B&
0~%
1C&
b100000 @&
b10 *&
b1100110 #
1!
#1120000
0!
#1125000
b1 \&
1E
1^
b100000 C
b100000 H&
b100000 _
b100000 y%
b100000 <&
b100 D&
b1100111 #
1!
#1130000
0!
#1135000
b10 \&
b110000110010000000100011 N&
b110000110010000000100011 `&
b1000 c&
b101 B&
b1 ]&
b100000 [&
b100000 a&
1:
1V
b1101000 #
1!
#1140000
0!
#1145000
1A
1P
b110000110010000000100011 ?
b110000110010000000100011 p%
b110000110010000000100011 .&
b110000110010000000100011 R
b110000110010000000100011 Y&
0:
0V
b10 ]&
0E
0^
b101 D&
b1101001 #
1!
#1150000
0!
#1155000
b110 B&
b0 \&
1J
1Z
b110000110010000000100011 t%
b110000110010000000100011 A&
b1101010 #
1!
#1160000
0!
#1165000
b0 B&
0A
0P
b0 ]&
b110 D&
b1101011 #
1!
#1170000
0!
#1175000
b0 )&
b0 D&
0C&
0J
0Z
1s%
b1101100 #
1!
#1180000
0!
#1185000
0D"
b110000110010000000100011 s
b110000110010000000100011 a"
b110000110010000000100011 X$
b110000110010000000100011 %&
0D$
1r
0(&
0'&
b0 *&
0s%
b1101101 #
1!
#1190000
0!
#1195000
b100110 C"
b100110 V$
0@"
b110 q"
b110 T#
1D"
b101000 O"
b101000 E$
b101000 [$
b101000 t
b101000 b"
b101000 \$
b101000 r%
b101100 W$
b110 *"
1Y"
b110 A#
1X"
b110 s"
b110 @#
b1 u
b1 &"
b1 k$
b1 |"
b1 )&
b100100 }%
b100100 0&
b101000 Z$
b110000110010000000100011 ]"
b110000110010000000100011 F$
b110000110010000000100011 Y$
b100100 P"
b100100 I$
b10011 S"
b10011 ,#
b10 ""
b10 {"
b111 M"
b111 1#
b111 A$
b110 >"
b110 <$
b110 :#
b100100 N"
b100000 Q"
b100000 -#
b100110 k"
b100110 \"
b110 }
b110 `"
b110 "#
00"
0)#
0W"
b0 ("
b0 }"
b0 #"
b0 z"
b101 8"
b101 9$
b101 0#
b100000 6"
b100000 /#
1(&
1'&
b100100 $&
1D$
0r
b1101110 #
1!
#1200000
0!
#1205000
b100 u
b100 &"
b100 k$
b100 |"
1~%
b10 )&
b100100 5"
b100100 .#
b110 {
b110 $"
b110 i$
b110 ~
b110 x"
b1 *&
b1101111 #
1!
#1210000
0!
#1215000
b100 B&
0~%
1C&
b100100 @&
b10 *&
b1110000 #
1!
#1220000
0!
#1225000
b1 \&
1E
1^
b100100 C
b100100 H&
b100100 _
b100100 y%
b100100 <&
b100 D&
b1110001 #
1!
#1230000
0!
#1235000
b10 \&
b110010010000000011 N&
b110010010000000011 `&
b1001 c&
b101 B&
b1 ]&
b100100 [&
b100100 a&
1:
1V
b1110010 #
1!
#1240000
0!
#1245000
1A
1P
b110010010000000011 ?
b110010010000000011 p%
b110010010000000011 .&
b110010010000000011 R
b110010010000000011 Y&
0:
0V
b10 ]&
0E
0^
b101 D&
b1110011 #
1!
#1250000
0!
#1255000
b110 B&
b0 \&
1J
1Z
b110010010000000011 t%
b110010010000000011 A&
b1110100 #
1!
#1260000
0!
#1265000
b0 B&
0A
0P
b0 ]&
b110 D&
b1110101 #
1!
#1270000
0!
#1275000
b0 )&
b0 D&
0C&
0J
0Z
1s%
b1110110 #
1!
#1280000
0!
#1285000
0D"
b110010010000000011 s
b110010010000000011 a"
b110010010000000011 X$
b110010010000000011 %&
0D$
1r
0(&
0'&
b0 *&
0s%
b1110111 #
1!
#1290000
0!
#1295000
1T"
b0 7$
1o"
0G"
b101010 C"
b101010 V$
b110 A"
b110 _$
1D"
b101100 t
b101100 b"
b101100 \$
b101100 r%
b101100 O"
b101100 E$
b101100 [$
b110000 W$
b0 _"
b0 U$
b100011 K$
b1100 E"
b1100 C$
b1100 ^$
b110 F"
b110 B$
b110 ]$
b10 d"
b10 \#
b0 L"
b100011 R"
b100011 ^#
b1111 u
b1111 &"
b1111 k$
b1111 |"
b110 B"
b1 )&
b101000 }%
b101000 0&
b101100 Z$
b110010010000000011 ]"
b110010010000000011 F$
b110010010000000011 Y$
b101000 P"
b101000 I$
b110000110010000000100011 ^"
b110000110010000000100011 H$
b110000110010000000100011 J$
b101000 N"
b101010 k"
b101010 \"
b100100 Q"
b100100 -#
b10 #"
b10 z"
b111 8"
b111 9$
b111 0#
01"
0(#
0/"
b100100 6"
b100100 /#
b110 !"
b110 y"
1(&
1'&
b101000 $&
1D$
0r
b1111000 #
1!
#1300000
0!
#1305000
1~%
b10 )&
b101000 5"
b101000 .#
b1 *&
b1111001 #
1!
#1310000
0!
#1315000
b100 B&
0~%
1C&
b101000 @&
b10 *&
b1111010 #
1!
#1320000
0!
#1325000
b1 \&
1E
1^
b101000 C
b101000 H&
b101000 _
b101000 y%
b101000 <&
b100 D&
b1111011 #
1!
#1330000
0!
#1335000
b10 \&
b101000000000010010010011 N&
b101000000000010010010011 `&
b1010 c&
b101 B&
b1 ]&
b101000 [&
b101000 a&
1:
1V
b1111100 #
1!
#1340000
0!
#1345000
1A
1P
b101000000000010010010011 ?
b101000000000010010010011 p%
b101000000000010010010011 .&
b101000000000010010010011 R
b101000000000010010010011 Y&
0:
0V
b10 ]&
0E
0^
b101 D&
b1111101 #
1!
#1350000
0!
#1355000
b110 B&
b0 \&
1J
1Z
b101000000000010010010011 t%
b101000000000010010010011 A&
b1111110 #
1!
#1360000
0!
#1365000
b0 B&
0A
0P
b0 ]&
b110 D&
b1111111 #
1!
#1370000
0!
#1375000
b0 )&
b0 D&
0C&
0J
0Z
1s%
b10000000 #
1!
#1380000
0!
#1385000
0D"
b101000000000010010010011 s
b101000000000010010010011 a"
b101000000000010010010011 X$
b101000000000010010010011 %&
0D$
1r
0(&
0'&
b0 *&
0s%
b10000001 #
1!
#1390000
0!
#1395000
1U"
1V"
1G"
0T"
1o"
b101000 C"
b101000 V$
1@"
b0 q"
b0 T#
1D"
b110000 O"
b110000 E$
b110000 [$
b110000 t
b110000 b"
b110000 \$
b110000 r%
b110100 W$
b11 K$
b0 E"
b0 C$
b0 ^$
b1000 L"
b11 R"
b11 ^#
b0 *"
0Y"
b0 A#
0X"
b0 s"
b0 @#
b1 )&
b101100 }%
b101100 0&
b110000 Z$
b101000000000010010010011 ]"
b101000000000010010010011 F$
b101000000000010010010011 Y$
b101100 P"
b101100 I$
b110010010000000011 ^"
b110010010000000011 H$
b110010010000000011 J$
b100011 S"
b100011 ,#
b10 '"
b10 U#
b10 ~"
b0 M"
b0 1#
b0 A$
b1100 >"
b1100 <$
b1100 :#
b110 ="
b110 ;$
b110 9#
b101100 N"
b101000 Q"
b101000 -#
b101000 k"
b101000 \"
b0 }
b0 `"
b0 "#
13"
1+#
0:"
07#
b101000 6"
b101000 /#
1(&
1'&
b101100 $&
1D$
0r
b10000010 #
1!
#1400000
0!
#1405000
1~%
b10 )&
b101100 5"
b101100 .#
b0 {
b0 $"
b0 i$
b0 ~
b0 x"
b1 *&
b10000011 #
1!
#1410000
0!
#1415000
b100 B&
0~%
1C&
b101100 @&
b10 *&
b10000100 #
1!
#1420000
0!
#1425000
b1 \&
1E
1^
b101100 C
b101100 H&
b101100 _
b101100 y%
b101100 <&
b100 D&
b10000101 #
1!
#1430000
0!
#1435000
b10 \&
b10100000000010100010011 N&
b10100000000010100010011 `&
b1011 c&
b101 B&
b1 ]&
b101100 [&
b101100 a&
1:
1V
b10000110 #
1!
#1440000
0!
#1445000
1A
1P
b10100000000010100010011 ?
b10100000000010100010011 p%
b10100000000010100010011 .&
b10100000000010100010011 R
b10100000000010100010011 Y&
0:
0V
b10 ]&
0E
0^
b101 D&
b10000111 #
1!
#1450000
0!
#1455000
b110 B&
b0 \&
1J
1Z
b10100000000010100010011 t%
b10100000000010100010011 A&
b10001000 #
1!
#1460000
0!
#1465000
b0 B&
0A
0P
b0 ]&
b110 D&
b10001001 #
1!
#1470000
0!
#1475000
b0 )&
b0 D&
0C&
0J
0Z
1s%
b10001010 #
1!
#1480000
0!
#1485000
0D"
b10100000000010100010011 s
b10100000000010100010011 a"
b10100000000010100010011 X$
b10100000000010100010011 %&
0D$
1r
0(&
0'&
b0 *&
0s%
b10001011 #
1!
#1490000
0!
#1495000
b10 7$
0U"
0V"
1o"
1G"
b101100 C"
b101100 V$
b0 A"
b0 _$
1D"
b110100 t
b110100 b"
b110100 \$
b110100 r%
b110100 O"
b110100 E$
b110100 [$
b111000 W$
b1010 _"
b1010 U$
b10011 K$
b1010 E"
b1010 C$
b1010 ^$
b0 F"
b0 B$
b0 ]$
b0 d"
b0 \#
b1001 L"
b10011 R"
b10011 ^#
b0 B"
b1 )&
b110000 }%
b110000 0&
b110100 Z$
b10100000000010100010011 ]"
b10100000000010100010011 F$
b10100000000010100010011 Y$
b110000 P"
b110000 I$
b101000000000010010010011 ^"
b101000000000010010010011 H$
b101000000000010010010011 J$
b11 S"
b11 ,#
b1000 M"
b1000 1#
b1000 A$
b0 >"
b0 <$
b0 :#
b110000 N"
b101100 k"
b101100 \"
b101100 Q"
b101100 -#
10"
1)#
03"
0+#
1W"
1:"
17#
b10 ("
b10 }"
b0 8"
b0 9$
b0 0#
1v
14"
0;"
06#
b101100 6"
b101100 /#
b0 !"
b0 y"
1(&
1'&
b110000 $&
1D$
0r
b10001100 #
1!
#1500000
0!
#1505000
1~%
b10 )&
b110000 5"
b110000 .#
b1 *&
b10001101 #
1!
#1510000
0!
#1515000
b100 B&
0~%
1C&
b110000 @&
b10 *&
b10001110 #
1!
#1520000
0!
#1525000
b1 \&
1E
1^
b110000 C
b110000 H&
b110000 _
b110000 y%
b110000 <&
b100 D&
b10001111 #
1!
#1530000
0!
#1535000
b10 \&
b10110010011 N&
b10110010011 `&
b1100 c&
b101 B&
b1 ]&
b110000 [&
b110000 a&
1:
1V
b10010000 #
1!
#1540000
0!
#1545000
1A
1P
b10110010011 ?
b10110010011 p%
b10110010011 .&
b10110010011 R
b10110010011 Y&
0:
0V
b10 ]&
0E
0^
b101 D&
b10010001 #
1!
#1550000
0!
#1555000
b110 B&
b0 \&
1J
1Z
b10110010011 t%
b10110010011 A&
b10010010 #
1!
#1560000
0!
#1565000
b0 B&
0A
0P
b0 ]&
b110 D&
b10010011 #
1!
#1570000
0!
#1575000
b0 )&
b0 D&
0C&
0J
0Z
1s%
b10010100 #
1!
#1580000
0!
#1585000
0D"
b10110010011 s
b10110010011 a"
b10110010011 X$
b10110010011 %&
0D$
1r
0(&
0'&
b0 *&
0s%
b10010101 #
1!
#1590000
0!
#1595000
b111010 C"
b111010 V$
0@"
b1010 q"
b1010 T#
1D"
b111000 O"
b111000 E$
b111000 [$
b111000 t
b111000 b"
b111000 \$
b111000 r%
b111100 W$
b101 _"
b101 U$
b101 E"
b101 C$
b101 ^$
b1010 L"
b1010 *"
1Y"
b1010 A#
1X"
b1010 s"
b1010 @#
b1 )&
b110100 }%
b110100 0&
b111000 Z$
b10110010011 ]"
b10110010011 F$
b10110010011 Y$
b110100 P"
b110100 I$
b10100000000010100010011 ^"
b10100000000010100010011 H$
b10100000000010100010011 J$
b10011 S"
b10011 ,#
b0 '"
b0 U#
b0 ~"
b1001 M"
b1001 1#
b1001 A$
b1010 >"
b1010 <$
b1010 :#
b0 ="
b0 ;$
b0 9#
b110100 N"
b110000 Q"
b110000 -#
b111010 k"
b111010 \"
b1010 }
b1010 `"
b1010 "#
00"
0)#
0W"
b1000 8"
b1000 9$
b1000 0#
11"
1(#
0v
04"
1/"
1;"
16#
b110000 6"
b110000 /#
1(&
1'&
b110100 $&
1D$
0r
b10010110 #
1!
