Time resolution is 1 ps
XilinxAXIVIP: Found at Path: rhd_rhs_tb_wrapper_tb.DUT.rhd_rhs_tb_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: rhd_rhs_tb_wrapper_tb.DUT.rhd_rhs_tb_i.axi_vip_1.inst
Note: Actual FIFO Depth = 4097
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 4097
Time: 0 ps  Iteration: 0
Note:  DEPTH = 4096 WIDTH = 9 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1152 DEEP = 1 WIDE = 2
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 4097
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 4097
Time: 0 ps  Iteration: 0
Note:  DEPTH = 4096 WIDTH = 9 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1152 DEEP = 1 WIDE = 2
Time: 0 ps  Iteration: 0
ERROR: 205367.0 ps rhd_rhs_tb_wrapper_tb.DUT.rhd_rhs_tb_i.axi_vip_1.inst.IF  : XILINX_RESET_PULSE_WIDTH: Holding AXI ARESETN asserted for 16 cycles of the slowest AXI clock is generally a sufficient reset pulse width for Xilinx IP. --UG1037. To downgrade, use <hierarchy_path to VIP>.IF.set_xilinx_reset_check_to_warn(), or filter using clr_xilinx_reset_check().
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 8930058475 ps : File "C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg_tb/src/rhd_rhs_tb_wrapper_tb.sv" Line 89
INFO: xsimkernel Simulation Memory Usage: 30728 KB (Peak: 30728 KB), Simulation CPU Usage: 28562 ms
