# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Basic_Q1.srcs/sources_1/imports/lab4/Lab4_Mealy.v" \
"../../../../Basic_Q1.srcs/sources_1/imports/BasicTemplate/Mealy_t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
