<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='453' ll='455' type='bool llvm::SIInstrInfo::isSMRD(uint16_t Opcode) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='186' u='c' c='_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='186' u='c' c='_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5503' u='c' c='_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE'/>
