Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Mar 20 22:31:50 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.214      -10.862                    123                  192        1.511        0.000                       0                   610  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.214      -10.862                    123                  192        1.511        0.000                       0                   292  
clk_wrapper                                                                             498.562        0.000                       0                   318  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          123  Failing Endpoints,  Worst Slack       -0.214ns,  Total Violation      -10.862ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 1.151ns (31.303%)  route 2.526ns (68.697%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 6.092 - 3.572 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.014ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.926ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=291, routed)         1.918     3.059    shift_reg_tap_i/clk_c
    SLICE_X92Y496        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y496        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.153 r  shift_reg_tap_i/sr_p.sr_1_fast[10]/Q
                         net (fo=16, routed)          0.183     3.336    dut_inst/input_slr_fast[10]
    SLICE_X92Y496        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     3.514 f  dut_inst/.delname._x_70.ALTB_a0_x[0]/O
                         net (fo=2, routed)           0.414     3.928    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/ALTB_a0_x_0
    SLICE_X94Y495        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     4.028 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.pt_0[0]/O
                         net (fo=13, routed)          0.224     4.252    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/un1_bitonic_sort_high_40
    SLICE_X95Y491        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     4.368 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.pt_0[0]/O
                         net (fo=8, routed)           0.139     4.507    dut_inst/un1_compare_i_1_59[9]
    SLICE_X94Y491        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     4.656 r  dut_inst/.delname._x_117.ALTB[0]/O
                         net (fo=15, routed)          0.461     5.117    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx2_0
    SLICE_X97Y492        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     5.156 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s0.idx[1]/O
                         net (fo=2, routed)           0.119     5.275    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_7_0
    SLICE_X97Y490        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     5.373 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx[1]/O
                         net (fo=3, routed)           0.180     5.553    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/idx_111_0
    SLICE_X98Y488        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     5.730 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/s0.idx[1]/O
                         net (fo=3, routed)           0.169     5.899    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[5].compare_i/idx_99_0
    SLICE_X96Y486        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     5.999 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[5].compare_i/s0.idx[1]/O
                         net (fo=5, routed)           0.317     6.316    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/idx_73_0
    SLICE_X95Y488        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     6.378 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s0.idx[1]/O
                         net (fo=2, routed)           0.238     6.616    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_61[1]
    SLICE_X95Y484        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.038     6.654 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s0.idx[1]/O
                         net (fo=1, routed)           0.082     6.736    shift_reg_tap_o/idx_139[1]
    SLICE_X95Y484        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=291, routed)         1.690     6.092    shift_reg_tap_o/clk_c
    SLICE_X95Y484        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[22]/C
                         clock pessimism              0.438     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X95Y484        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.522    shift_reg_tap_o/sr_p.sr_1[22]
  -------------------------------------------------------------------
                         required time                          6.522    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 1.151ns (31.303%)  route 2.526ns (68.697%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 6.092 - 3.572 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.014ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.926ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=291, routed)         1.918     3.059    shift_reg_tap_i/clk_c
    SLICE_X92Y496        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y496        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.153 f  shift_reg_tap_i/sr_p.sr_1_fast[10]/Q
                         net (fo=16, routed)          0.183     3.336    dut_inst/input_slr_fast[10]
    SLICE_X92Y496        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     3.514 r  dut_inst/.delname._x_70.ALTB_a0_x[0]/O
                         net (fo=2, routed)           0.414     3.928    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/ALTB_a0_x_0
    SLICE_X94Y495        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     4.028 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.pt_0[0]/O
                         net (fo=13, routed)          0.224     4.252    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/un1_bitonic_sort_high_40
    SLICE_X95Y491        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     4.368 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.pt_0[0]/O
                         net (fo=8, routed)           0.139     4.507    dut_inst/un1_compare_i_1_59[9]
    SLICE_X94Y491        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     4.656 f  dut_inst/.delname._x_117.ALTB[0]/O
                         net (fo=15, routed)          0.461     5.117    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx2_0
    SLICE_X97Y492        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     5.156 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s0.idx[1]/O
                         net (fo=2, routed)           0.119     5.275    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_7_0
    SLICE_X97Y490        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     5.373 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx[1]/O
                         net (fo=3, routed)           0.180     5.553    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/idx_111_0
    SLICE_X98Y488        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     5.730 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/s0.idx[1]/O
                         net (fo=3, routed)           0.169     5.899    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[5].compare_i/idx_99_0
    SLICE_X96Y486        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     5.999 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[5].compare_i/s0.idx[1]/O
                         net (fo=5, routed)           0.317     6.316    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/idx_73_0
    SLICE_X95Y488        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     6.378 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s0.idx[1]/O
                         net (fo=2, routed)           0.238     6.616    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_61[1]
    SLICE_X95Y484        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.038     6.654 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s0.idx[1]/O
                         net (fo=1, routed)           0.082     6.736    shift_reg_tap_o/idx_139[1]
    SLICE_X95Y484        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=291, routed)         1.690     6.092    shift_reg_tap_o/clk_c
    SLICE_X95Y484        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[22]/C
                         clock pessimism              0.438     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X95Y484        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.522    shift_reg_tap_o/sr_p.sr_1[22]
  -------------------------------------------------------------------
                         required time                          6.522    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 1.151ns (31.303%)  route 2.526ns (68.697%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 6.092 - 3.572 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.014ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.926ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=291, routed)         1.918     3.059    shift_reg_tap_i/clk_c
    SLICE_X92Y496        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y496        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.153 r  shift_reg_tap_i/sr_p.sr_1_fast[10]/Q
                         net (fo=16, routed)          0.183     3.336    dut_inst/input_slr_fast[10]
    SLICE_X92Y496        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     3.514 f  dut_inst/.delname._x_70.ALTB_a0_x[0]/O
                         net (fo=2, routed)           0.414     3.928    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/ALTB_a0_x_0
    SLICE_X94Y495        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     4.028 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.pt_0[0]/O
                         net (fo=13, routed)          0.224     4.252    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/un1_bitonic_sort_high_40
    SLICE_X95Y491        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     4.368 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.pt_0[0]/O
                         net (fo=8, routed)           0.139     4.507    dut_inst/un1_compare_i_1_59[9]
    SLICE_X94Y491        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     4.656 r  dut_inst/.delname._x_117.ALTB[0]/O
                         net (fo=15, routed)          0.461     5.117    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx2_0
    SLICE_X97Y492        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     5.156 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s0.idx[1]/O
                         net (fo=2, routed)           0.119     5.275    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_7_0
    SLICE_X97Y490        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     5.373 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx[1]/O
                         net (fo=3, routed)           0.180     5.553    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/idx_111_0
    SLICE_X98Y488        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     5.730 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/s0.idx[1]/O
                         net (fo=3, routed)           0.169     5.899    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[5].compare_i/idx_99_0
    SLICE_X96Y486        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     5.999 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[5].compare_i/s0.idx[1]/O
                         net (fo=5, routed)           0.317     6.316    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/idx_73_0
    SLICE_X95Y488        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     6.378 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s0.idx[1]/O
                         net (fo=2, routed)           0.238     6.616    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_61[1]
    SLICE_X95Y484        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.038     6.654 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s0.idx[1]/O
                         net (fo=1, routed)           0.082     6.736    shift_reg_tap_o/idx_139[1]
    SLICE_X95Y484        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=291, routed)         1.690     6.092    shift_reg_tap_o/clk_c
    SLICE_X95Y484        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[22]/C
                         clock pessimism              0.438     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X95Y484        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.522    shift_reg_tap_o/sr_p.sr_1[22]
  -------------------------------------------------------------------
                         required time                          6.522    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 1.151ns (31.303%)  route 2.526ns (68.697%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 6.092 - 3.572 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 1.014ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.926ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=291, routed)         1.918     3.059    shift_reg_tap_i/clk_c
    SLICE_X92Y496        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y496        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.153 f  shift_reg_tap_i/sr_p.sr_1_fast[10]/Q
                         net (fo=16, routed)          0.183     3.336    dut_inst/input_slr_fast[10]
    SLICE_X92Y496        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     3.514 r  dut_inst/.delname._x_70.ALTB_a0_x[0]/O
                         net (fo=2, routed)           0.414     3.928    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/ALTB_a0_x_0
    SLICE_X94Y495        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     4.028 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.pt_0[0]/O
                         net (fo=13, routed)          0.224     4.252    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/un1_bitonic_sort_high_40
    SLICE_X95Y491        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     4.368 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.pt_0[0]/O
                         net (fo=8, routed)           0.139     4.507    dut_inst/un1_compare_i_1_59[9]
    SLICE_X94Y491        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     4.656 f  dut_inst/.delname._x_117.ALTB[0]/O
                         net (fo=15, routed)          0.461     5.117    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx2_0
    SLICE_X97Y492        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     5.156 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s0.idx[1]/O
                         net (fo=2, routed)           0.119     5.275    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_7_0
    SLICE_X97Y490        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     5.373 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx[1]/O
                         net (fo=3, routed)           0.180     5.553    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/idx_111_0
    SLICE_X98Y488        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     5.730 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/s0.idx[1]/O
                         net (fo=3, routed)           0.169     5.899    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[5].compare_i/idx_99_0
    SLICE_X96Y486        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     5.999 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[5].compare_i/s0.idx[1]/O
                         net (fo=5, routed)           0.317     6.316    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/idx_73_0
    SLICE_X95Y488        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     6.378 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s0.idx[1]/O
                         net (fo=2, routed)           0.238     6.616    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_61[1]
    SLICE_X95Y484        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.038     6.654 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s0.idx[1]/O
                         net (fo=1, routed)           0.082     6.736    shift_reg_tap_o/idx_139[1]
    SLICE_X95Y484        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=291, routed)         1.690     6.092    shift_reg_tap_o/clk_c
    SLICE_X95Y484        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[22]/C
                         clock pessimism              0.438     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X95Y484        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.522    shift_reg_tap_o/sr_p.sr_1[22]
  -------------------------------------------------------------------
                         required time                          6.522    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[112]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 1.206ns (32.843%)  route 2.466ns (67.157%))
  Logic Levels:           12  (LUT4=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 6.102 - 3.572 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 1.014ns, distribution 0.901ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.926ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=291, routed)         1.915     3.056    shift_reg_tap_i/clk_c
    SLICE_X95Y498        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y498        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.149 r  shift_reg_tap_i/sr_p.sr_1_fast[4]/Q
                         net (fo=8, routed)           0.130     3.279    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/input_slr_fast[4]
    SLICE_X95Y497        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.427 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s0.pt_0[0]/O
                         net (fo=16, routed)          0.346     3.773    dut_inst/un1_bitonic_sort_high_5[20]
    SLICE_X96Y498        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     3.811 f  dut_inst/.delname._x_43.ALTB[0]/O
                         net (fo=8, routed)           0.061     3.872    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/un1_compare_i_1_3_0
    SLICE_X96Y498        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     3.986 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.idx[1]/O
                         net (fo=1, routed)           0.261     4.247    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_0_d0
    SLICE_X94Y498        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     4.309 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.idx[1]/O
                         net (fo=2, routed)           0.187     4.496    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/idx_29_0
    SLICE_X94Y492        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.536 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/s0.idx[1]/O
                         net (fo=3, routed)           0.354     4.890    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_16_0_0
    SLICE_X96Y492        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     4.954 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx[1]/O
                         net (fo=2, routed)           0.116     5.070    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_1_0
    SLICE_X97Y492        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     5.170 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s0.idx[1]/O
                         net (fo=2, routed)           0.119     5.289    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_7_0
    SLICE_X97Y490        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     5.387 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx[1]/O
                         net (fo=3, routed)           0.180     5.567    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/idx_111_0
    SLICE_X98Y488        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     5.744 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/s0.idx[1]/O
                         net (fo=3, routed)           0.167     5.911    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/idx_99_0
    SLICE_X97Y487        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     6.058 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/s0.idx[1]/O
                         net (fo=2, routed)           0.354     6.412    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/idx_66_0
    SLICE_X93Y487        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     6.475 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s1.idx[1]/O
                         net (fo=2, routed)           0.109     6.584    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_59_0
    SLICE_X93Y487        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.062     6.646 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx[1]/O
                         net (fo=1, routed)           0.082     6.728    shift_reg_tap_o/idx_127_0[1]
    SLICE_X93Y487        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=291, routed)         1.700     6.102    shift_reg_tap_o/clk_c
    SLICE_X93Y487        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[112]/C
                         clock pessimism              0.438     6.540    
                         clock uncertainty           -0.035     6.505    
    SLICE_X93Y487        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.532    shift_reg_tap_o/sr_p.sr_1[112]
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -6.728    
  -------------------------------------------------------------------
                         slack                                 -0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.572       2.073      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X100Y481  shift_reg_tap_i/sr_p.sr_1_27_rep2/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X100Y482  shift_reg_tap_i/sr_p.sr_1_28_rep1/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X96Y498   shift_reg_tap_i/sr_p.sr_1_2_rep1/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X96Y497   shift_reg_tap_i/sr_p.sr_1_2_rep2/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X94Y498   shift_reg_tap_i/sr_p.sr_1_fast[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X99Y498   shift_reg_tap_o/sr_p.sr_1[240]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X99Y498   shift_reg_tap_o/sr_p.sr_1[250]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X100Y493  shift_reg_tap_o/sr_p.sr_1[252]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X100Y493  shift_reg_tap_o/sr_p.sr_1[262]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X100Y481  shift_reg_tap_i/sr_p.sr_1_27_rep2/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X100Y482  shift_reg_tap_i/sr_p.sr_1_28_rep1/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X100Y482  shift_reg_tap_i/sr_p.sr_1_28_rep1/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X96Y498   shift_reg_tap_i/sr_p.sr_1_2_rep1/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X100Y481  shift_reg_tap_i/sr_p.sr_1_30_rep1/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X92Y482          reducer_1/delay_block[0][23]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X103Y496         reducer_1/delay_block[0][240]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X103Y496         reducer_1/delay_block[0][241]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X92Y481          reducer_1/delay_block[0][24]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X92Y481          reducer_1/delay_block[0][25]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X93Y480          reducer_1/delay_block[1][3]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X92Y482          reducer_1/delay_block[0][23]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y496         reducer_1/delay_block[0][240]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y496         reducer_1/delay_block[0][241]/C



