0.6
2019.1
May 24 2019
14:51:52
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v,1666398630,verilog,,,,t_top,,,../../../../lab_1.srcs/sources_1/new,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v,1666395218,verilog,,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/my_header.vh,ALU,,,../../../../lab_1.srcs/sources_1/new,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v,1666373565,verilog,,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/my_header.vh,Decoder,,,../../../../lab_1.srcs/sources_1/new,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v,1666394595,verilog,,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/my_header.vh,Fetch_unit,,,../../../../lab_1.srcs/sources_1/new,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v,1666394172,verilog,,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/btn_edge.v,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/my_header.vh,Register_file,,,../../../../lab_1.srcs/sources_1/new,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/btn_edge.v,1666397875,verilog,,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v,,btn_edge,,,../../../../lab_1.srcs/sources_1/new,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v,1666396344,verilog,,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/my_header.vh,datapath,,,../../../../lab_1.srcs/sources_1/new,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v,1666398781,verilog,,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/my_header.vh,clock_div;debounce;my_dff,,,../../../../lab_1.srcs/sources_1/new,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v,1666393816,verilog,,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/my_header.vh,memory,,,../../../../lab_1.srcs/sources_1/new,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v,1665692455,verilog,,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/top.v,,reg_param,,,../../../../lab_1.srcs/sources_1/new,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v,1666372451,verilog,,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v,,reduced_font_rom;top_VGA;vga_controller_640_60,,,../../../../lab_1.srcs/sources_1/new,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v,1666396875,verilog,,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v,,inst_ROM,,,../../../../lab_1.srcs/sources_1/new,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/my_header.vh,1666398841,verilog,,,,,,,,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/top.v,1666397340,verilog,,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v,,top,,,../../../../lab_1.srcs/sources_1/new,,,,,
