// Seed: 4015586722
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    output tri id_2
);
  tri1 id_4 = 1'b0;
  id_5 :
  assert property (@(posedge id_5) 1)
  else $display;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input uwire id_2
    , id_7,
    input tri0 id_3,
    input tri0 id_4
    , id_8,
    output supply0 id_5
);
  uwire id_9 = id_4;
  assign id_7 = id_8++ !=? id_2;
  always @(posedge 1 or posedge "" + id_2) id_5 = id_3;
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
  always_comb @* id_7 = 1 & 1'b0;
endmodule
