<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>ICH_MISR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ICH_MISR_EL2, Interrupt Controller Maintenance Interrupt State Register</h1><p>The ICH_MISR_EL2 characteristics are:</p><h2>Purpose</h2>
        <p>Indicates which maintenance interrupts are asserted.</p>
      <h2>Configuration</h2><p>AArch64 System register ICH_MISR_EL2 bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-ich_misr.html">ICH_MISR[31:0]</a>.</p><p>This register is present only when FEAT_GICv3 is implemented and (EL2 is implemented or EL3 is implemented). Otherwise, direct accesses to ICH_MISR_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>

      
        <p>This register has no effect if EL2 is not enabled in the current Security state.</p>
      <h2>Attributes</h2>
        <p>ICH_MISR_EL2 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_8">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="24"><a href="#fieldset_0-63_8">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_7">VGrp1D</a></td><td class="lr" colspan="1"><a href="#fieldset_0-6_6">VGrp1E</a></td><td class="lr" colspan="1"><a href="#fieldset_0-5_5">VGrp0D</a></td><td class="lr" colspan="1"><a href="#fieldset_0-4_4">VGrp0E</a></td><td class="lr" colspan="1"><a href="#fieldset_0-3_3">NP</a></td><td class="lr" colspan="1"><a href="#fieldset_0-2_2">LRENP</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">U</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">EOI</a></td></tr></tbody></table><h4 id="fieldset_0-63_8">Bits [63:8]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-7_7">VGrp1D, bit [7]</h4><div class="field">
      <p>vPE Group 1 Disabled.</p>
    <table class="valuetable"><tr><th>VGrp1D</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>vPE Group 1 Disabled maintenance interrupt not asserted.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>vPE Group 1 Disabled maintenance interrupt asserted.</p>
        </td></tr></table>
      <p>This maintenance interrupt is asserted when <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.VGrp1DIE==1 and <a href="AArch64-ich_vmcr_el2.html">ICH_VMCR_EL2</a>.VENG1==is 0.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-6_6">VGrp1E, bit [6]</h4><div class="field">
      <p>vPE Group 1 Enabled.</p>
    <table class="valuetable"><tr><th>VGrp1E</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>vPE Group 1 Enabled maintenance interrupt not asserted.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>vPE Group 1 Enabled maintenance interrupt asserted.</p>
        </td></tr></table>
      <p>This maintenance interrupt is asserted when <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.VGrp1EIE==1 and <a href="AArch64-ich_vmcr_el2.html">ICH_VMCR_EL2</a>.VENG1==is 1.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-5_5">VGrp0D, bit [5]</h4><div class="field">
      <p>vPE Group 0 Disabled.</p>
    <table class="valuetable"><tr><th>VGrp0D</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>vPE Group 0 Disabled maintenance interrupt not asserted.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>vPE Group 0 Disabled maintenance interrupt asserted.</p>
        </td></tr></table>
      <p>This maintenance interrupt is asserted when <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.VGrp0DIE==1 and <a href="AArch64-ich_vmcr_el2.html">ICH_VMCR_EL2</a>.VENG0==0.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-4_4">VGrp0E, bit [4]</h4><div class="field">
      <p>vPE Group 0 Enabled.</p>
    <table class="valuetable"><tr><th>VGrp0E</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>vPE Group 0 Enabled maintenance interrupt not asserted.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>vPE Group 0 Enabled maintenance interrupt asserted.</p>
        </td></tr></table>
      <p>This maintenance interrupt is asserted when <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.VGrp0EIE==1 and <a href="AArch64-ich_vmcr_el2.html">ICH_VMCR_EL2</a>.VENG0==1.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-3_3">NP, bit [3]</h4><div class="field">
      <p>No Pending.</p>
    <table class="valuetable"><tr><th>NP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>No Pending maintenance interrupt not asserted.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>No Pending maintenance interrupt asserted.</p>
        </td></tr></table>
      <p>This maintenance interrupt is asserted when <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.NPIE==1 and no List register is in pending state.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-2_2">LRENP, bit [2]</h4><div class="field">
      <p>List Register Entry Not Present.</p>
    <table class="valuetable"><tr><th>LRENP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>List Register Entry Not Present maintenance interrupt not asserted.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>List Register Entry Not Present maintenance interrupt asserted.</p>
        </td></tr></table>
      <p>This maintenance interrupt is asserted when <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.LRENPIE==1 and <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.EOIcount is nonzero.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-1_1">U, bit [1]</h4><div class="field">
      <p>Underflow.</p>
    <table class="valuetable"><tr><th>U</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Underflow maintenance interrupt not asserted.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Underflow maintenance interrupt asserted.</p>
        </td></tr></table>
      <p>This maintenance interrupt is asserted when <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.UIE==1 and zero or one of the List register entries are marked as a valid interrupt, that is, if the corresponding <a href="AArch64-ich_lrn_el2.html">ICH_LR&lt;n&gt;_EL2</a>.State bits do not equal <span class="hexnumber">0x0</span>.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-0_0">EOI, bit [0]</h4><div class="field">
      <p>End Of Interrupt.</p>
    <table class="valuetable"><tr><th>EOI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>End Of Interrupt maintenance interrupt not asserted.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>End Of Interrupt maintenance interrupt asserted.</p>
        </td></tr></table>
      <p>This maintenance interrupt is asserted when at least one bit in <a href="AArch64-ich_eisr_el2.html">ICH_EISR_EL2</a> is 1.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><div class="text_after_fields">
    <p>The U and NP bits do not include the status of any pending/active <span class="xref">'VSet (IRI)' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069)</span> packets because these bits control generation of interrupts that allow software management of the contents of the List Registers (which are not affected by <span class="xref">'VSet (IRI)'</span> packets).</p>
  </div><div class="access_mechanisms"><h2>Accessing ICH_MISR_EL2</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, ICH_MISR_EL2</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b1100</td><td>0b1011</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ICC_SRE_EL2.SRE == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ICH_MISR_EL2;
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ICH_MISR_EL2;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
