%TF.GenerationSoftware,KiCad,Pcbnew,9.0.2*%
%TF.CreationDate,2025-07-16T10:59:44+05:30*%
%TF.ProjectId,pico2-nx-module,7069636f-322d-46e7-982d-6d6f64756c65,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L2,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.2) date 2025-07-16 10:59:44*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10RoundRect,0.100000X0.130000X0.100000X-0.130000X0.100000X-0.130000X-0.100000X0.130000X-0.100000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.100000X0.162635X-0.021213X-0.021213X0.162635X-0.162635X0.021213X0.021213X-0.162635X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12R,0.230000X0.660000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13R,0.350000X0.660000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14RoundRect,0.135000X0.135000X0.185000X-0.135000X0.185000X-0.135000X-0.185000X0.135000X-0.185000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15RoundRect,0.140000X0.140000X0.170000X-0.140000X0.170000X-0.140000X-0.170000X0.140000X-0.170000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16RoundRect,0.100000X-0.162635X0.021213X0.021213X-0.162635X0.162635X-0.021213X-0.021213X0.162635X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17RoundRect,0.100000X-0.130000X-0.100000X0.130000X-0.100000X0.130000X0.100000X-0.130000X0.100000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18R,0.914400X0.609600*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19RoundRect,0.100000X0.100000X-0.130000X0.100000X0.130000X-0.100000X0.130000X-0.100000X-0.130000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD20RoundRect,0.100000X-0.100000X0.130000X-0.100000X-0.130000X0.100000X-0.130000X0.100000X0.130000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD21RoundRect,0.140000X-0.170000X0.140000X-0.170000X-0.140000X0.170000X-0.140000X0.170000X0.140000X0*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD22C,0.457200*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD23C,0.254000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD24C,0.152400*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,C21,1*%
%TO.N,P1V8D_FPGA*%
X111407701Y-104165402D03*
%TO.P,C21,2*%
%TO.N,GND*%
X110767701Y-104165402D03*
%TD*%
D11*
%TO.P,C23,1*%
%TO.N,P1V8D_FPGA*%
X113282649Y-100503150D03*
%TO.P,C23,2*%
%TO.N,GND*%
X112830101Y-100050602D03*
%TD*%
D12*
%TO.P,J2,1,Pin_1*%
%TO.N,/FPGA/HSTX7*%
X114761400Y-105079800D03*
%TO.P,J2,2,Pin_2*%
%TO.N,/FPGA/SHARED_PMOD_B5*%
X114761400Y-107789800D03*
%TO.P,J2,3,Pin_3*%
%TO.N,/FPGA/HSTX6*%
X115161400Y-105079800D03*
%TO.P,J2,4,Pin_4*%
%TO.N,/FPGA/SHARED_PMOD_B7*%
X115161400Y-107789800D03*
%TO.P,J2,5,Pin_5*%
%TO.N,GND*%
X115561400Y-105079800D03*
%TO.P,J2,6,Pin_6*%
X115561400Y-107789800D03*
%TO.P,J2,7,Pin_7*%
%TO.N,/FPGA/HSTX5*%
X115961400Y-105079800D03*
%TO.P,J2,8,Pin_8*%
%TO.N,/FPGA/SHARED_PMOD_B6*%
X115961400Y-107789800D03*
%TO.P,J2,9,Pin_9*%
%TO.N,/FPGA/HSTX4*%
X116361400Y-105079800D03*
%TO.P,J2,10,Pin_10*%
%TO.N,/FPGA/SHARED_PMOD_B4*%
X116361400Y-107789800D03*
%TO.P,J2,11,Pin_11*%
%TO.N,GND*%
X116761400Y-105079800D03*
%TO.P,J2,12,Pin_12*%
X116761400Y-107789800D03*
%TO.P,J2,13,Pin_13*%
%TO.N,/FPGA/HSTX3*%
X117161400Y-105079800D03*
%TO.P,J2,14,Pin_14*%
%TO.N,/FPGA/SHARED_PMOD_B1*%
X117161400Y-107789800D03*
%TO.P,J2,15,Pin_15*%
%TO.N,/FPGA/HSTX2*%
X117561400Y-105079800D03*
%TO.P,J2,16,Pin_16*%
%TO.N,/FPGA/SHARED_PMOD_B3*%
X117561400Y-107789800D03*
%TO.P,J2,17,Pin_17*%
%TO.N,GND*%
X117961400Y-105079800D03*
%TO.P,J2,18,Pin_18*%
X117961400Y-107789800D03*
%TO.P,J2,19,Pin_19*%
%TO.N,/FPGA/HSTX1*%
X118361400Y-105079800D03*
%TO.P,J2,20,Pin_20*%
%TO.N,/FPGA/SHARED_PMOD_B0*%
X118361400Y-107789800D03*
%TO.P,J2,21,Pin_21*%
%TO.N,/FPGA/HSTX0*%
X118761400Y-105079800D03*
%TO.P,J2,22,Pin_22*%
%TO.N,/FPGA/SHARED_PMOD_B2*%
X118761400Y-107789800D03*
%TO.P,J2,23,Pin_23*%
%TO.N,GND*%
X119161400Y-105079800D03*
%TO.P,J2,24,Pin_24*%
X119161400Y-107789800D03*
%TO.P,J2,25,Pin_25*%
%TO.N,/FPGA/SDA0*%
X119561400Y-105079800D03*
%TO.P,J2,26,Pin_26*%
%TO.N,/FPGA/SHARED_PMOD_A5*%
X119561400Y-107789800D03*
%TO.P,J2,27,Pin_27*%
%TO.N,/FPGA/SCL0*%
X119961400Y-105079800D03*
%TO.P,J2,28,Pin_28*%
%TO.N,/FPGA/SHARED_PMOD_A7*%
X119961400Y-107789800D03*
%TO.P,J2,29,Pin_29*%
%TO.N,GND*%
X120361400Y-105079800D03*
%TO.P,J2,30,Pin_30*%
X120361400Y-107789800D03*
%TO.P,J2,31,Pin_31*%
%TO.N,/FPGA/SDA1*%
X120761400Y-105079800D03*
%TO.P,J2,32,Pin_32*%
%TO.N,/FPGA/SHARED_PMOD_A6*%
X120761400Y-107789800D03*
%TO.P,J2,33,Pin_33*%
%TO.N,/FPGA/SCL1*%
X121161400Y-105079800D03*
%TO.P,J2,34,Pin_34*%
%TO.N,/FPGA/SHARED_PMOD_A4*%
X121161400Y-107789800D03*
%TO.P,J2,35,Pin_35*%
%TO.N,GND*%
X121561400Y-105079800D03*
%TO.P,J2,36,Pin_36*%
X121561400Y-107789800D03*
%TO.P,J2,37,Pin_37*%
%TO.N,/FPGA/FPGA_CLK*%
X121961400Y-105079800D03*
%TO.P,J2,38,Pin_38*%
%TO.N,/FPGA/SHARED_PMOD_A1*%
X121961400Y-107789800D03*
%TO.P,J2,39,Pin_39*%
%TO.N,/FPGA/IRQn*%
X122361400Y-105079800D03*
%TO.P,J2,40,Pin_40*%
%TO.N,/FPGA/SHARED_PMOD_A3*%
X122361400Y-107789800D03*
%TO.P,J2,41,Pin_41*%
%TO.N,GND*%
X122761400Y-105079800D03*
%TO.P,J2,42,Pin_42*%
X122761400Y-107789800D03*
%TO.P,J2,43,Pin_43*%
%TO.N,/FPGA/QSPI.CSn*%
X123161400Y-105079800D03*
%TO.P,J2,44,Pin_44*%
%TO.N,/FPGA/SHARED_PMOD_A0*%
X123161400Y-107789800D03*
%TO.P,J2,45,Pin_45*%
%TO.N,/FPGA/MIPI_IO.PWR_EN*%
X123561400Y-105079800D03*
%TO.P,J2,46,Pin_46*%
%TO.N,/FPGA/SHARED_PMOD_A2*%
X123561400Y-107789800D03*
%TO.P,J2,47,Pin_47*%
%TO.N,GND*%
X123961400Y-105079800D03*
%TO.P,J2,48,Pin_48*%
X123961400Y-107789800D03*
%TO.P,J2,49,Pin_49*%
%TO.N,/FPGA/FPGA_PMOD7*%
X124361400Y-105079800D03*
%TO.P,J2,50,Pin_50*%
%TO.N,/FPGA/PB40A*%
X124361400Y-107789800D03*
%TO.P,J2,51,Pin_51*%
%TO.N,/FPGA/FPGA_PMOD3*%
X124761400Y-105079800D03*
%TO.P,J2,52,Pin_52*%
%TO.N,/FPGA/PB40B*%
X124761400Y-107789800D03*
%TO.P,J2,53,Pin_53*%
%TO.N,GND*%
X125161400Y-105079800D03*
%TO.P,J2,54,Pin_54*%
%TO.N,/FPGA/PB42A*%
X125161400Y-107789800D03*
%TO.P,J2,55,Pin_55*%
%TO.N,/FPGA/FPGA_PMOD6*%
X125561400Y-105079800D03*
%TO.P,J2,56,Pin_56*%
%TO.N,/FPGA/PB42B*%
X125561400Y-107789800D03*
%TO.P,J2,57,Pin_57*%
%TO.N,/FPGA/FPGA_PMOD2*%
X125961400Y-105079800D03*
%TO.P,J2,58,Pin_58*%
%TO.N,unconnected-(J2-Pin_58-Pad58)*%
X125961400Y-107789800D03*
%TO.P,J2,59,Pin_59*%
%TO.N,GND*%
X126361400Y-105079800D03*
%TO.P,J2,60,Pin_60*%
X126361400Y-107789800D03*
D13*
%TO.P,J2,61*%
%TO.N,N/C*%
X114286400Y-105079800D03*
%TO.P,J2,62*%
X114286400Y-107789800D03*
%TO.P,J2,63*%
X126836400Y-105079800D03*
%TO.P,J2,64*%
X126836400Y-107789800D03*
%TD*%
D14*
%TO.P,R78,1*%
%TO.N,/FPGA/SRAM_RSTn*%
X107623101Y-100330002D03*
%TO.P,R78,2*%
%TO.N,P1V8D_FPGA*%
X106603103Y-100330002D03*
%TD*%
D12*
%TO.P,J3,1,Pin_1*%
%TO.N,/FPGA/SHUTDOWNn*%
X126361400Y-84582000D03*
%TO.P,J3,2,Pin_2*%
%TO.N,GND*%
X126361400Y-81872000D03*
%TO.P,J3,3,Pin_3*%
%TO.N,P5VD_AON*%
X125961400Y-84582000D03*
%TO.P,J3,4,Pin_4*%
%TO.N,/FPGA/RGB_MIPI.D0-*%
X125961400Y-81872000D03*
%TO.P,J3,5,Pin_5*%
%TO.N,PVIO5_FPGA*%
X125561400Y-84582000D03*
%TO.P,J3,6,Pin_6*%
%TO.N,/FPGA/RGB_MIPI.D0+*%
X125561400Y-81872000D03*
%TO.P,J3,7,Pin_7*%
%TO.N,P1V8D_FPGA*%
X125161400Y-84582000D03*
%TO.P,J3,8,Pin_8*%
%TO.N,GND*%
X125161400Y-81872000D03*
%TO.P,J3,9,Pin_9*%
%TO.N,PVIO3_FPGA*%
X124761400Y-84582000D03*
%TO.P,J3,10,Pin_10*%
%TO.N,/FPGA/RGB_MIPI.D1-*%
X124761400Y-81872000D03*
%TO.P,J3,11,Pin_11*%
%TO.N,PVIO1_FPGA*%
X124361400Y-84582000D03*
%TO.P,J3,12,Pin_12*%
%TO.N,/FPGA/RGB_MIPI.D1+*%
X124361400Y-81872000D03*
%TO.P,J3,13,Pin_13*%
%TO.N,P3V3D_FPGA*%
X123961400Y-84582000D03*
%TO.P,J3,14,Pin_14*%
%TO.N,GND*%
X123961400Y-81872000D03*
%TO.P,J3,15,Pin_15*%
%TO.N,/FPGA/FPGA_EN*%
X123561400Y-84582000D03*
%TO.P,J3,16,Pin_16*%
%TO.N,/FPGA/RGB_MIPI.CLK-*%
X123561400Y-81872000D03*
%TO.P,J3,17,Pin_17*%
%TO.N,/FPGA/DONE*%
X123161400Y-84582000D03*
%TO.P,J3,18,Pin_18*%
%TO.N,/FPGA/RGB_MIPI.CLK+*%
X123161400Y-81872000D03*
%TO.P,J3,19,Pin_19*%
%TO.N,/FPGA/EXT_QSPI.SCK*%
X122761400Y-84582000D03*
%TO.P,J3,20,Pin_20*%
%TO.N,GND*%
X122761400Y-81872000D03*
%TO.P,J3,21,Pin_21*%
%TO.N,/FPGA/FLASH_CSn*%
X122361400Y-84582000D03*
%TO.P,J3,22,Pin_22*%
%TO.N,/FPGA/RGB_MIPI.D2-*%
X122361400Y-81872000D03*
%TO.P,J3,23,Pin_23*%
%TO.N,/FPGA/EXT_QSPI.MOSI*%
X121961400Y-84582000D03*
%TO.P,J3,24,Pin_24*%
%TO.N,/FPGA/RGB_MIPI.D2+*%
X121961400Y-81872000D03*
%TO.P,J3,25,Pin_25*%
%TO.N,/FPGA/EXT_QSPI.MISO*%
X121561400Y-84582000D03*
%TO.P,J3,26,Pin_26*%
%TO.N,GND*%
X121561400Y-81872000D03*
%TO.P,J3,27,Pin_27*%
%TO.N,/FPGA/EXT_QSPI.SD2*%
X121161400Y-84582000D03*
%TO.P,J3,28,Pin_28*%
%TO.N,/FPGA/RGB_MIPI.D3-*%
X121161400Y-81872000D03*
%TO.P,J3,29,Pin_29*%
%TO.N,/FPGA/EXT_QSPI.SD3*%
X120761400Y-84582000D03*
%TO.P,J3,30,Pin_30*%
%TO.N,/FPGA/RGB_MIPI.D3+*%
X120761400Y-81872000D03*
%TO.P,J3,31,Pin_31*%
%TO.N,/FPGA/EXT_QSPI.CSn*%
X120361400Y-84582000D03*
%TO.P,J3,32,Pin_32*%
%TO.N,GND*%
X120361400Y-81872000D03*
%TO.P,J3,33,Pin_33*%
%TO.N,/FPGA/MIPI_IO.LED_EN*%
X119961400Y-84582000D03*
%TO.P,J3,34,Pin_34*%
%TO.N,/FPGA/EXT_MIPI.D3+*%
X119961400Y-81872000D03*
%TO.P,J3,35,Pin_35*%
%TO.N,/FPGA/MULTI_FN*%
X119561400Y-84582000D03*
%TO.P,J3,36,Pin_36*%
%TO.N,/FPGA/EXT_MIPI.D3-*%
X119561400Y-81872000D03*
%TO.P,J3,37,Pin_37*%
%TO.N,/FPGA/QSPI.SCLK*%
X119161400Y-84582000D03*
%TO.P,J3,38,Pin_38*%
%TO.N,GND*%
X119161400Y-81872000D03*
%TO.P,J3,39,Pin_39*%
%TO.N,/FPGA/JTAG_EN*%
X118761400Y-84582000D03*
%TO.P,J3,40,Pin_40*%
%TO.N,/FPGA/EXT_MIPI.D2+*%
X118761400Y-81872000D03*
%TO.P,J3,41,Pin_41*%
%TO.N,/FPGA/TCK*%
X118361400Y-84582000D03*
%TO.P,J3,42,Pin_42*%
%TO.N,/FPGA/EXT_MIPI.D2-*%
X118361400Y-81872000D03*
%TO.P,J3,43,Pin_43*%
%TO.N,/FPGA/TMS*%
X117961400Y-84582000D03*
%TO.P,J3,44,Pin_44*%
%TO.N,GND*%
X117961400Y-81872000D03*
%TO.P,J3,45,Pin_45*%
%TO.N,/FPGA/TDI*%
X117561400Y-84582000D03*
%TO.P,J3,46,Pin_46*%
%TO.N,/FPGA/EXT_MIPI.CLK+*%
X117561400Y-81872000D03*
%TO.P,J3,47,Pin_47*%
%TO.N,/FPGA/TDO*%
X117161400Y-84582000D03*
%TO.P,J3,48,Pin_48*%
%TO.N,/FPGA/EXT_MIPI.CLK-*%
X117161400Y-81872000D03*
%TO.P,J3,49,Pin_49*%
%TO.N,GND*%
X116761400Y-84582000D03*
%TO.P,J3,50,Pin_50*%
X116761400Y-81872000D03*
%TO.P,J3,51,Pin_51*%
%TO.N,/FPGA/FPGA_PMOD5*%
X116361400Y-84582000D03*
%TO.P,J3,52,Pin_52*%
%TO.N,/FPGA/EXT_MIPI.D1+*%
X116361400Y-81872000D03*
%TO.P,J3,53,Pin_53*%
%TO.N,/FPGA/FPGA_PMOD1*%
X115961400Y-84582000D03*
%TO.P,J3,54,Pin_54*%
%TO.N,/FPGA/EXT_MIPI.D1-*%
X115961400Y-81872000D03*
%TO.P,J3,55,Pin_55*%
%TO.N,GND*%
X115561400Y-84582000D03*
%TO.P,J3,56,Pin_56*%
X115561400Y-81872000D03*
%TO.P,J3,57,Pin_57*%
%TO.N,/FPGA/FPGA_PMOD4*%
X115161400Y-84582000D03*
%TO.P,J3,58,Pin_58*%
%TO.N,/FPGA/EXT_MIPI.D0+*%
X115161400Y-81872000D03*
%TO.P,J3,59,Pin_59*%
%TO.N,/FPGA/FPGA_PMOD0*%
X114761400Y-84582000D03*
%TO.P,J3,60,Pin_60*%
%TO.N,/FPGA/EXT_MIPI.D0-*%
X114761400Y-81872000D03*
D13*
%TO.P,J3,61*%
%TO.N,N/C*%
X126836400Y-84582000D03*
%TO.P,J3,62*%
X126836400Y-81872000D03*
%TO.P,J3,63*%
X114286400Y-84582000D03*
%TO.P,J3,64*%
X114286400Y-81872000D03*
%TD*%
D14*
%TO.P,R62,1*%
%TO.N,/FPGA/SRAM_CEN*%
X107623101Y-101523802D03*
%TO.P,R62,2*%
%TO.N,P1V8D_FPGA*%
X106603103Y-101523802D03*
%TD*%
D15*
%TO.P,C20,1*%
%TO.N,P1V8D_FPGA*%
X107636703Y-98831402D03*
%TO.P,C20,2*%
%TO.N,GND*%
X106676703Y-98831402D03*
%TD*%
D16*
%TO.P,C22,1*%
%TO.N,P1V8D_FPGA*%
X109020101Y-100203002D03*
%TO.P,C22,2*%
%TO.N,GND*%
X109472649Y-100655550D03*
%TD*%
D17*
%TO.P,C47,1*%
%TO.N,P1VD_FPGA*%
X123037600Y-94355800D03*
%TO.P,C47,2*%
%TO.N,GND*%
X123677600Y-94355800D03*
%TD*%
D18*
%TO.P,FB7,2,2*%
%TO.N,Net-(U3G-VCCDPHY1)*%
X129565400Y-91567000D03*
%TO.P,FB7,1,1*%
%TO.N,P1VD_FPGA*%
X130810000Y-91567000D03*
%TD*%
D10*
%TO.P,C33,1*%
%TO.N,Net-(U3F-VCCPLLDPHY0)*%
X122064000Y-92760000D03*
%TO.P,C33,2*%
%TO.N,GND*%
X121424000Y-92760000D03*
%TD*%
D19*
%TO.P,C36,1*%
%TO.N,Net-(U3G-VCCDPHY1)*%
X118947000Y-92669200D03*
%TO.P,C36,2*%
%TO.N,GND*%
X118947000Y-92029200D03*
%TD*%
D18*
%TO.P,FB9,2,2*%
%TO.N,Net-(U3H-VCCAUXH5)*%
X129540000Y-98552000D03*
%TO.P,FB9,1,1*%
%TO.N,P1V8D_FPGA*%
X130784600Y-98552000D03*
%TD*%
D10*
%TO.P,C45,1*%
%TO.N,P1V8D_FPGA*%
X120460200Y-97555800D03*
%TO.P,C45,2*%
%TO.N,GND*%
X119820200Y-97555800D03*
%TD*%
D15*
%TO.P,C27,2*%
%TO.N,GND*%
X126985100Y-96725400D03*
%TO.P,C27,1*%
%TO.N,Net-(U3G-VCCPLLDPHY1)*%
X127945100Y-96725400D03*
%TD*%
D18*
%TO.P,FB4,2,2*%
%TO.N,Net-(U3F-VCCDPHY0)*%
X129514600Y-95021400D03*
%TO.P,FB4,1,1*%
%TO.N,P1VD_FPGA*%
X130759200Y-95021400D03*
%TD*%
D10*
%TO.P,C12,2*%
%TO.N,GND*%
X117537200Y-92783600D03*
%TO.P,C12,1*%
%TO.N,P3V3D_FPGA*%
X118177200Y-92783600D03*
%TD*%
D20*
%TO.P,C76,1*%
%TO.N,/FPGA/PVCCAUX*%
X120561400Y-96057000D03*
%TO.P,C76,2*%
%TO.N,GND*%
X120561400Y-96697000D03*
%TD*%
D17*
%TO.P,C15,1*%
%TO.N,PVIO5_FPGA*%
X123047600Y-97531600D03*
%TO.P,C15,2*%
%TO.N,GND*%
X123687600Y-97531600D03*
%TD*%
D10*
%TO.P,C83,1*%
%TO.N,/FPGA/PVCCAUX*%
X118136400Y-95955800D03*
%TO.P,C83,2*%
%TO.N,GND*%
X117496400Y-95955800D03*
%TD*%
%TO.P,C13,1*%
%TO.N,PVIO1_FPGA*%
X117294000Y-93526000D03*
%TO.P,C13,2*%
%TO.N,GND*%
X116654000Y-93526000D03*
%TD*%
D20*
%TO.P,C46,1*%
%TO.N,Net-(U3H-VCCAUXH5)*%
X122961400Y-96007000D03*
%TO.P,C46,2*%
%TO.N,GND*%
X122961400Y-96647000D03*
%TD*%
D21*
%TO.P,C43,1*%
%TO.N,/FPGA/PVCCAUX*%
X112153700Y-95610800D03*
%TO.P,C43,2*%
%TO.N,GND*%
X112153700Y-96570800D03*
%TD*%
D18*
%TO.P,FB6,2,2*%
%TO.N,Net-(U3G-VCCPLLDPHY1)*%
X129514600Y-96774000D03*
%TO.P,FB6,1,1*%
%TO.N,P1VD_FPGA*%
X130759200Y-96774000D03*
%TD*%
D15*
%TO.P,C42,2*%
%TO.N,GND*%
X126979800Y-98196400D03*
%TO.P,C42,1*%
%TO.N,Net-(U3H-VCCAUXH5)*%
X127939800Y-98196400D03*
%TD*%
D10*
%TO.P,C37,1*%
%TO.N,GND*%
X124460200Y-95155800D03*
%TO.P,C37,2*%
%TO.N,Net-(U3F-VCCADPHY0)*%
X123820200Y-95155800D03*
%TD*%
D18*
%TO.P,FB8,1,1*%
%TO.N,P1V8D_FPGA*%
X109296200Y-95681800D03*
%TO.P,FB8,2,2*%
%TO.N,/FPGA/PVCCAUX*%
X110540800Y-95681800D03*
%TD*%
D17*
%TO.P,C81,1*%
%TO.N,P1VD_FPGA*%
X122237600Y-95155800D03*
%TO.P,C81,2*%
%TO.N,GND*%
X122877600Y-95155800D03*
%TD*%
D15*
%TO.P,C8,1*%
%TO.N,P3V3D_FPGA*%
X114223800Y-94335600D03*
%TO.P,C8,2*%
%TO.N,GND*%
X113263800Y-94335600D03*
%TD*%
D18*
%TO.P,FB3,2,2*%
%TO.N,Net-(U3F-VCCPLLDPHY0)*%
X129540000Y-93345000D03*
%TO.P,FB3,1,1*%
%TO.N,P1VD_FPGA*%
X130784600Y-93345000D03*
%TD*%
D15*
%TO.P,C29,2*%
%TO.N,GND*%
X127000000Y-99517200D03*
%TO.P,C29,1*%
%TO.N,P1V8D_FPGA*%
X127960000Y-99517200D03*
%TD*%
D10*
%TO.P,C35,1*%
%TO.N,Net-(U3G-VCCPLLDPHY1)*%
X120487000Y-92753800D03*
%TO.P,C35,2*%
%TO.N,GND*%
X119847000Y-92753800D03*
%TD*%
D21*
%TO.P,C40,1*%
%TO.N,/FPGA/PVCCAUX*%
X113169700Y-95605600D03*
%TO.P,C40,2*%
%TO.N,GND*%
X113169700Y-96565600D03*
%TD*%
D10*
%TO.P,C44,1*%
%TO.N,P1VD_FPGA*%
X118885200Y-95155800D03*
%TO.P,C44,2*%
%TO.N,GND*%
X118245200Y-95155800D03*
%TD*%
D15*
%TO.P,C26,2*%
%TO.N,GND*%
X127003900Y-95009400D03*
%TO.P,C26,1*%
%TO.N,Net-(U3F-VCCDPHY0)*%
X127963900Y-95009400D03*
%TD*%
%TO.P,C28,2*%
%TO.N,GND*%
X126992500Y-91567000D03*
%TO.P,C28,1*%
%TO.N,Net-(U3G-VCCDPHY1)*%
X127952500Y-91567000D03*
%TD*%
D19*
%TO.P,C34,1*%
%TO.N,Net-(U3F-VCCDPHY0)*%
X122949600Y-93499400D03*
%TO.P,C34,2*%
%TO.N,GND*%
X122949600Y-92859400D03*
%TD*%
D15*
%TO.P,C10,1*%
%TO.N,PVIO3_FPGA*%
X114147600Y-97561400D03*
%TO.P,C10,2*%
%TO.N,GND*%
X113187600Y-97561400D03*
%TD*%
%TO.P,C9,1*%
%TO.N,PVIO1_FPGA*%
X114198400Y-93345000D03*
%TO.P,C9,2*%
%TO.N,GND*%
X113238400Y-93345000D03*
%TD*%
D20*
%TO.P,C84,1*%
%TO.N,/FPGA/PVCCAUX*%
X118161400Y-96839600D03*
%TO.P,C84,2*%
%TO.N,GND*%
X118161400Y-97479600D03*
%TD*%
D15*
%TO.P,C25,2*%
%TO.N,GND*%
X127011700Y-93324200D03*
%TO.P,C25,1*%
%TO.N,Net-(U3F-VCCPLLDPHY0)*%
X127971700Y-93324200D03*
%TD*%
D10*
%TO.P,C14,1*%
%TO.N,PVIO3_FPGA*%
X118110200Y-98355800D03*
%TO.P,C14,2*%
%TO.N,GND*%
X117470200Y-98355800D03*
%TD*%
D22*
%TO.N,P5VD_AON*%
X130759201Y-86588601D03*
X130302002Y-85572601D03*
%TO.N,P1VD_FPGA*%
X134137400Y-85699603D03*
%TO.N,GND*%
X134518402Y-87782400D03*
X129280799Y-87274400D03*
X129280486Y-86353538D03*
%TO.N,P1VD_FPGA*%
X126822199Y-85758401D03*
%TO.N,GND*%
X132334002Y-85953600D03*
X129895601Y-87249001D03*
%TO.N,P1VD_FPGA*%
X127722084Y-86377538D03*
X126890805Y-86424241D03*
%TO.N,/FPGA/FPGA_EN*%
X131889496Y-89160552D03*
%TO.N,P5VD_AON*%
X130276601Y-86233000D03*
%TO.N,P1VD_FPGA*%
X127745434Y-85663010D03*
%TO.N,GND*%
X131876797Y-87731600D03*
%TO.N,P1V8D_FPGA*%
X111433101Y-104140002D03*
X109020101Y-100177602D03*
%TO.N,/FPGA/SRAM_CEN*%
X107648501Y-101523802D03*
%TO.N,/FPGA/SRAM_RSTn*%
X107597701Y-100279202D03*
%TO.N,P1V8D_FPGA*%
X113287301Y-100533202D03*
%TO.N,GND*%
X106667303Y-98194202D03*
X106057703Y-98829202D03*
X110767701Y-104165402D03*
X113093500Y-99517201D03*
X108953300Y-101092001D03*
%TO.N,P1V8D_FPGA*%
X107632503Y-99489602D03*
X108318302Y-98829202D03*
%TD*%
D23*
%TO.N,P1V8D_FPGA*%
X108316102Y-98831402D02*
X108318302Y-98829202D01*
X107636703Y-98831402D02*
X108316102Y-98831402D01*
X107636703Y-99485402D02*
X107632503Y-99489602D01*
X107636703Y-98831402D02*
X107636703Y-99485402D01*
X106914101Y-99489602D02*
X107632503Y-99489602D01*
X106603103Y-99800600D02*
X106914101Y-99489602D01*
X106603103Y-100330002D02*
X106603103Y-99800600D01*
X106603103Y-101523802D02*
X106603103Y-100330002D01*
D24*
%TO.N,GND*%
X109389751Y-100655550D02*
X108953300Y-101092001D01*
X109472649Y-100655550D02*
X109389751Y-100655550D01*
X106676703Y-98831402D02*
X106059903Y-98831400D01*
X106059903Y-98831400D02*
X106057703Y-98829202D01*
X106676703Y-98203602D02*
X106667303Y-98194202D01*
X106676703Y-98831402D02*
X106676703Y-98203602D01*
%TO.N,P1V8D_FPGA*%
X108316103Y-98831402D02*
X108318302Y-98829202D01*
X107636703Y-98831400D02*
X108316103Y-98831402D01*
X107636703Y-98831400D02*
X107636703Y-99485402D01*
%TD*%
M02*
