m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.0
vfull_subtractor
Z0 !s110 1614791584
!i10b 1
!s100 OF?5Cg7TO>>7`;dk_aj@^2
IgeXc?TFajP;^=0eRiLfJi1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_subtractor/sim
w1614791579
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_subtractor/rtl/full_subtractor.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_subtractor/rtl/full_subtractor.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1614791584.000000
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_subtractor/rtl/full_subtractor.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_subtractor/rtl/full_subtractor.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vfull_subtractor_tb
R0
!i10b 1
!s100 jo^I5YM;US:[<V]?I<e810
Id0PFbCg8aLM07Ei=5IT8B0
R1
R2
w1614791430
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_subtractor/tb/full_subtractor_tb.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_subtractor/tb/full_subtractor_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_subtractor/tb/full_subtractor_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_subtractor/tb/full_subtractor_tb.v|
!i113 1
R5
R6
