Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Thu May 26 23:08:30 2022
| Host         : mecha-7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tetris_shell_control_sets_placed.rpt
| Design       : tetris_shell
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            2 |
|      4 |            1 |
|      5 |            4 |
|      8 |            3 |
|     10 |            3 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             110 |           63 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            8 |
| Yes          | No                    | No                     |              48 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-----------------------------------------------+--------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                 Enable Signal                 |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+-----------------------------------------------+--------------------------------------------+------------------+----------------+
|  game_controller/MAKE_MOVE_EN                         |                                               |                                            |                1 |              1 |
|  game_controller/count_write_new_piece_en_reg_i_1_n_0 |                                               |                                            |                1 |              1 |
|  game_controller/READ_COLLISION                       |                                               |                                            |                1 |              1 |
|  clocking/pixel_clk_port                              | down_counter_block/down_count[1]_i_2_n_0      | game_controller/SR[0]                      |                1 |              2 |
|  clk_ext_port_IBUF_BUFG                               |                                               |                                            |                1 |              2 |
|  clocking/pixel_clk_port                              | game_controller/FSM_sequential_CS[3]_i_1_n_0  |                                            |                2 |              4 |
|  clocking/pixel_clk_port                              | vga_controller_block/h_block_tc               | vga_controller_block/clear                 |                2 |              5 |
|  clocking/pixel_clk_port                              | vga_controller_block/h_block_count[4]_i_1_n_0 |                                            |                1 |              5 |
|  clocking/pixel_clk_port                              | vga_controller_block/row_count0               | vga_controller_block/row_count[4]_i_1_n_0  |                2 |              5 |
|  clocking/pixel_clk_port                              | vga_controller_block/v_block_count[4]_i_1_n_0 |                                            |                1 |              5 |
|  clocking/pixel_clk_port                              |                                               | input_conditioning_left/next_state[0]      |                2 |              8 |
|  clocking/pixel_clk_port                              |                                               | input_conditioning_right/next_state[0]     |                3 |              8 |
|  clocking/pixel_clk_port                              |                                               | input_conditioning_up/next_state[0]        |                3 |              8 |
|  clocking/pixel_clk_port                              | vga_controller_block/h_tc                     |                                            |                4 |             10 |
|  piece_memory_block/E[0]                              |                                               |                                            |                7 |             10 |
|  piece_memory_block/curr_action_reg[0]_1[0]           |                                               |                                            |                8 |             10 |
|  clocking/pixel_clk_port                              | game_controller/FSM_sequential_CS_reg[2]_0    | game_controller/FSM_sequential_CS_reg[0]_1 |                6 |             16 |
|  clocking/pixel_clk_port                              | game_controller/FSM_sequential_CS_reg[2]_0    |                                            |                9 |             24 |
|  piece_memory_block/curr_action_reg[0]_6_BUFG[0]      |                                               |                                            |               19 |             30 |
|  clocking/pixel_clk_port                              |                                               |                                            |               25 |             55 |
+-------------------------------------------------------+-----------------------------------------------+--------------------------------------------+------------------+----------------+


