INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'ekarabu' on host 'diomedes' (Windows NT_amd64 version 6.2) on Wed Sep 07 15:18:04 -0400 2022
INFO: [HLS 200-10] In directory 'C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/IPs/bfs/bulk_HLS'
Sourcing Tcl script 'C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/IPs/bfs/bulk_HLS/bulk_HLS/bulk_HLS/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project bulk_HLS 
INFO: [HLS 200-10] Opening project 'C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/IPs/bfs/bulk_HLS/bulk_HLS'.
INFO: [HLS 200-1510] Running: set_top bfs 
INFO: [HLS 200-1510] Running: add_files ../CCOde_bulk/input.data 
INFO: [HLS 200-10] Adding design file '../CCOde_bulk/input.data' to the project
INFO: [HLS 200-1510] Running: add_files ../CCOde_bulk/check.data 
INFO: [HLS 200-10] Adding design file '../CCOde_bulk/check.data' to the project
INFO: [HLS 200-1510] Running: add_files ../CCOde_bulk/bfs.c 
INFO: [HLS 200-10] Adding design file '../CCOde_bulk/bfs.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../CCOde_bulk/support.h -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../CCOde_bulk/support.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../CCOde_bulk/support.c -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../CCOde_bulk/support.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../CCOde_bulk/harness.c -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../CCOde_bulk/harness.c' to the project
INFO: [HLS 200-1510] Running: open_solution bulk_HLS -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/IPs/bfs/bulk_HLS/bulk_HLS/bulk_HLS'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.1 
INFO: [HLS 200-1510] Running: set_directive_top -name bfs bfs 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'check.data'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'input.data'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 219.742 MB.
INFO: [HLS 200-10] Analyzing design file '../CCOde_bulk/bfs.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.774 seconds; current allocated memory: 221.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.573 seconds; current allocated memory: 222.558 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 222.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 223.748 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 222.996 MB.
INFO: [XFORM 203-510] Pipelining loop 'loop_neighbors' (../CCOde_bulk/bfs.c:20) in function 'bfs' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 243.433 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'loop_nodes' (../CCOde_bulk/bfs.c:19:15) in function 'bfs' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'loop_horizons' (../CCOde_bulk/bfs.c:22:16) in function 'bfs' either the parent loop or sub loop is do-while loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 236.017 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bfs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bfs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_neighbors'.
WARNING: [HLS 200-880] The II Violation in module 'bfs' (loop 'loop_neighbors'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('level_addr_2_write_ln39', ../CCOde_bulk/bfs.c:39) of variable 'empty_20', ../CCOde_bulk/bfs.c:27 on array 'level' and 'load' operation ('tmp_level', ../CCOde_bulk/bfs.c:36) on array 'level'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'loop_neighbors'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 236.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 236.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bfs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/nodes' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/edges' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/starting_node' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/level' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/level_counts' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bfs' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'starting_node', 'level_counts', 'level', 'nodes', 'edges' to AXI-Lite port BUS_A.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bfs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 237.238 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.465 seconds; current allocated memory: 244.695 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bfs.
INFO: [VLOG 209-307] Generating Verilog RTL for bfs.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.86 seconds; current allocated memory: 244.874 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.297 seconds; peak allocated memory: 244.695 MB.
