
microphone_to_speaker_usin_freeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c9c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  08007e2c  08007e2c  00008e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800806c  0800806c  0000a468  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800806c  0800806c  0000906c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008074  08008074  0000a468  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008074  08008074  00009074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008078  08008078  00009078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000468  20000000  0800807c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a468  2**0
                  CONTENTS
 10 .bss          00000e34  20000468  20000468  0000a468  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000129c  2000129c  0000a468  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a468  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000aba8  00000000  00000000  0000a498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000020c2  00000000  00000000  00015040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a70  00000000  00000000  00017108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007f5  00000000  00000000  00017b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002322e  00000000  00000000  0001836d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f376  00000000  00000000  0003b59b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd6cc  00000000  00000000  0004a911  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000c2  00000000  00000000  00117fdd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000340c  00000000  00000000  001180a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  0011b4ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000468 	.word	0x20000468
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007e14 	.word	0x08007e14

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000046c 	.word	0x2000046c
 80001cc:	08007e14 	.word	0x08007e14

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005a0:	4b0e      	ldr	r3, [pc, #56]	@ (80005dc <HAL_Init+0x40>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a0d      	ldr	r2, [pc, #52]	@ (80005dc <HAL_Init+0x40>)
 80005a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80005aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005ac:	4b0b      	ldr	r3, [pc, #44]	@ (80005dc <HAL_Init+0x40>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a0a      	ldr	r2, [pc, #40]	@ (80005dc <HAL_Init+0x40>)
 80005b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80005b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005b8:	4b08      	ldr	r3, [pc, #32]	@ (80005dc <HAL_Init+0x40>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a07      	ldr	r2, [pc, #28]	@ (80005dc <HAL_Init+0x40>)
 80005be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80005c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005c4:	2003      	movs	r0, #3
 80005c6:	f000 f94b 	bl	8000860 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ca:	2000      	movs	r0, #0
 80005cc:	f000 f808 	bl	80005e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005d0:	f003 ff94 	bl	80044fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005d4:	2300      	movs	r3, #0
}
 80005d6:	4618      	mov	r0, r3
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	40023c00 	.word	0x40023c00

080005e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005e8:	4b12      	ldr	r3, [pc, #72]	@ (8000634 <HAL_InitTick+0x54>)
 80005ea:	681a      	ldr	r2, [r3, #0]
 80005ec:	4b12      	ldr	r3, [pc, #72]	@ (8000638 <HAL_InitTick+0x58>)
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	4619      	mov	r1, r3
 80005f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80005fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80005fe:	4618      	mov	r0, r3
 8000600:	f000 f963 	bl	80008ca <HAL_SYSTICK_Config>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800060a:	2301      	movs	r3, #1
 800060c:	e00e      	b.n	800062c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	2b0f      	cmp	r3, #15
 8000612:	d80a      	bhi.n	800062a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000614:	2200      	movs	r2, #0
 8000616:	6879      	ldr	r1, [r7, #4]
 8000618:	f04f 30ff 	mov.w	r0, #4294967295
 800061c:	f000 f92b 	bl	8000876 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000620:	4a06      	ldr	r2, [pc, #24]	@ (800063c <HAL_InitTick+0x5c>)
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000626:	2300      	movs	r3, #0
 8000628:	e000      	b.n	800062c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800062a:	2301      	movs	r3, #1
}
 800062c:	4618      	mov	r0, r3
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	20000408 	.word	0x20000408
 8000638:	20000404 	.word	0x20000404
 800063c:	20000400 	.word	0x20000400

08000640 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000644:	4b06      	ldr	r3, [pc, #24]	@ (8000660 <HAL_IncTick+0x20>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	461a      	mov	r2, r3
 800064a:	4b06      	ldr	r3, [pc, #24]	@ (8000664 <HAL_IncTick+0x24>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4413      	add	r3, r2
 8000650:	4a04      	ldr	r2, [pc, #16]	@ (8000664 <HAL_IncTick+0x24>)
 8000652:	6013      	str	r3, [r2, #0]
}
 8000654:	bf00      	nop
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	20000404 	.word	0x20000404
 8000664:	20000488 	.word	0x20000488

08000668 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  return uwTick;
 800066c:	4b03      	ldr	r3, [pc, #12]	@ (800067c <HAL_GetTick+0x14>)
 800066e:	681b      	ldr	r3, [r3, #0]
}
 8000670:	4618      	mov	r0, r3
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	20000488 	.word	0x20000488

08000680 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000688:	f7ff ffee 	bl	8000668 <HAL_GetTick>
 800068c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000698:	d005      	beq.n	80006a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800069a:	4b0a      	ldr	r3, [pc, #40]	@ (80006c4 <HAL_Delay+0x44>)
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	461a      	mov	r2, r3
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	4413      	add	r3, r2
 80006a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80006a6:	bf00      	nop
 80006a8:	f7ff ffde 	bl	8000668 <HAL_GetTick>
 80006ac:	4602      	mov	r2, r0
 80006ae:	68bb      	ldr	r3, [r7, #8]
 80006b0:	1ad3      	subs	r3, r2, r3
 80006b2:	68fa      	ldr	r2, [r7, #12]
 80006b4:	429a      	cmp	r2, r3
 80006b6:	d8f7      	bhi.n	80006a8 <HAL_Delay+0x28>
  {
  }
}
 80006b8:	bf00      	nop
 80006ba:	bf00      	nop
 80006bc:	3710      	adds	r7, #16
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	20000404 	.word	0x20000404

080006c8 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b085      	sub	sp, #20
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	f003 0307 	and.w	r3, r3, #7
 80006d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006d8:	4b0c      	ldr	r3, [pc, #48]	@ (800070c <NVIC_SetPriorityGrouping+0x44>)
 80006da:	68db      	ldr	r3, [r3, #12]
 80006dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
 80006de:	68ba      	ldr	r2, [r7, #8]
 80006e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80006e4:	4013      	ands	r3, r2
 80006e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8)                       );              /* Insert write key and priorty group */
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006ec:	68bb      	ldr	r3, [r7, #8]
 80006ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80006f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006fa:	4a04      	ldr	r2, [pc, #16]	@ (800070c <NVIC_SetPriorityGrouping+0x44>)
 80006fc:	68bb      	ldr	r3, [r7, #8]
 80006fe:	60d3      	str	r3, [r2, #12]
}
 8000700:	bf00      	nop
 8000702:	3714      	adds	r7, #20
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr
 800070c:	e000ed00 	.word	0xe000ed00

08000710 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000714:	4b04      	ldr	r3, [pc, #16]	@ (8000728 <NVIC_GetPriorityGrouping+0x18>)
 8000716:	68db      	ldr	r3, [r3, #12]
 8000718:	0a1b      	lsrs	r3, r3, #8
 800071a:	f003 0307 	and.w	r3, r3, #7
}
 800071e:	4618      	mov	r0, r3
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr
 8000728:	e000ed00 	.word	0xe000ed00

0800072c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800072c:	b480      	push	{r7}
 800072e:	b083      	sub	sp, #12
 8000730:	af00      	add	r7, sp, #0
 8000732:	4603      	mov	r3, r0
 8000734:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	f003 021f 	and.w	r2, r3, #31
 800073c:	4907      	ldr	r1, [pc, #28]	@ (800075c <NVIC_EnableIRQ+0x30>)
 800073e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000742:	095b      	lsrs	r3, r3, #5
 8000744:	2001      	movs	r0, #1
 8000746:	fa00 f202 	lsl.w	r2, r0, r2
 800074a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800074e:	bf00      	nop
 8000750:	370c      	adds	r7, #12
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	e000e100 	.word	0xe000e100

08000760 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000760:	b480      	push	{r7}
 8000762:	b083      	sub	sp, #12
 8000764:	af00      	add	r7, sp, #0
 8000766:	4603      	mov	r3, r0
 8000768:	6039      	str	r1, [r7, #0]
 800076a:	71fb      	strb	r3, [r7, #7]
  if((int32_t)IRQn < 0) {
 800076c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000770:	2b00      	cmp	r3, #0
 8000772:	da0b      	bge.n	800078c <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	b2da      	uxtb	r2, r3
 8000778:	490c      	ldr	r1, [pc, #48]	@ (80007ac <NVIC_SetPriority+0x4c>)
 800077a:	79fb      	ldrb	r3, [r7, #7]
 800077c:	f003 030f 	and.w	r3, r3, #15
 8000780:	3b04      	subs	r3, #4
 8000782:	0112      	lsls	r2, r2, #4
 8000784:	b2d2      	uxtb	r2, r2
 8000786:	440b      	add	r3, r1
 8000788:	761a      	strb	r2, [r3, #24]
  }
  else {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800078a:	e009      	b.n	80007a0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	b2da      	uxtb	r2, r3
 8000790:	4907      	ldr	r1, [pc, #28]	@ (80007b0 <NVIC_SetPriority+0x50>)
 8000792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000796:	0112      	lsls	r2, r2, #4
 8000798:	b2d2      	uxtb	r2, r2
 800079a:	440b      	add	r3, r1
 800079c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80007a0:	bf00      	nop
 80007a2:	370c      	adds	r7, #12
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr
 80007ac:	e000ed00 	.word	0xe000ed00
 80007b0:	e000e100 	.word	0xe000e100

080007b4 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007b4:	b480      	push	{r7}
 80007b6:	b089      	sub	sp, #36	@ 0x24
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	60f8      	str	r0, [r7, #12]
 80007bc:	60b9      	str	r1, [r7, #8]
 80007be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	f003 0307 	and.w	r3, r3, #7
 80007c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007c8:	69fb      	ldr	r3, [r7, #28]
 80007ca:	f1c3 0307 	rsb	r3, r3, #7
 80007ce:	2b04      	cmp	r3, #4
 80007d0:	bf28      	it	cs
 80007d2:	2304      	movcs	r3, #4
 80007d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007d6:	69fb      	ldr	r3, [r7, #28]
 80007d8:	3304      	adds	r3, #4
 80007da:	2b06      	cmp	r3, #6
 80007dc:	d902      	bls.n	80007e4 <NVIC_EncodePriority+0x30>
 80007de:	69fb      	ldr	r3, [r7, #28]
 80007e0:	3b03      	subs	r3, #3
 80007e2:	e000      	b.n	80007e6 <NVIC_EncodePriority+0x32>
 80007e4:	2300      	movs	r3, #0
 80007e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007e8:	f04f 32ff 	mov.w	r2, #4294967295
 80007ec:	69bb      	ldr	r3, [r7, #24]
 80007ee:	fa02 f303 	lsl.w	r3, r2, r3
 80007f2:	43da      	mvns	r2, r3
 80007f4:	68bb      	ldr	r3, [r7, #8]
 80007f6:	401a      	ands	r2, r3
 80007f8:	697b      	ldr	r3, [r7, #20]
 80007fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007fc:	f04f 31ff 	mov.w	r1, #4294967295
 8000800:	697b      	ldr	r3, [r7, #20]
 8000802:	fa01 f303 	lsl.w	r3, r1, r3
 8000806:	43d9      	mvns	r1, r3
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800080c:	4313      	orrs	r3, r2
         );
}
 800080e:	4618      	mov	r0, r3
 8000810:	3724      	adds	r7, #36	@ 0x24
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
	...

0800081c <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) { return (1UL); }    /* Reload value impossible */
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	3b01      	subs	r3, #1
 8000828:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800082c:	d301      	bcc.n	8000832 <SysTick_Config+0x16>
 800082e:	2301      	movs	r3, #1
 8000830:	e00f      	b.n	8000852 <SysTick_Config+0x36>

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000832:	4a0a      	ldr	r2, [pc, #40]	@ (800085c <SysTick_Config+0x40>)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	3b01      	subs	r3, #1
 8000838:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800083a:	210f      	movs	r1, #15
 800083c:	f04f 30ff 	mov.w	r0, #4294967295
 8000840:	f7ff ff8e 	bl	8000760 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000844:	4b05      	ldr	r3, [pc, #20]	@ (800085c <SysTick_Config+0x40>)
 8000846:	2200      	movs	r2, #0
 8000848:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800084a:	4b04      	ldr	r3, [pc, #16]	@ (800085c <SysTick_Config+0x40>)
 800084c:	2207      	movs	r2, #7
 800084e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000850:	2300      	movs	r3, #0
}
 8000852:	4618      	mov	r0, r3
 8000854:	3708      	adds	r7, #8
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	e000e010 	.word	0xe000e010

08000860 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000868:	6878      	ldr	r0, [r7, #4]
 800086a:	f7ff ff2d 	bl	80006c8 <NVIC_SetPriorityGrouping>
}
 800086e:	bf00      	nop
 8000870:	3708      	adds	r7, #8
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}

08000876 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000876:	b580      	push	{r7, lr}
 8000878:	b086      	sub	sp, #24
 800087a:	af00      	add	r7, sp, #0
 800087c:	4603      	mov	r3, r0
 800087e:	60b9      	str	r1, [r7, #8]
 8000880:	607a      	str	r2, [r7, #4]
 8000882:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000884:	2300      	movs	r3, #0
 8000886:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000888:	f7ff ff42 	bl	8000710 <NVIC_GetPriorityGrouping>
 800088c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800088e:	687a      	ldr	r2, [r7, #4]
 8000890:	68b9      	ldr	r1, [r7, #8]
 8000892:	6978      	ldr	r0, [r7, #20]
 8000894:	f7ff ff8e 	bl	80007b4 <NVIC_EncodePriority>
 8000898:	4602      	mov	r2, r0
 800089a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800089e:	4611      	mov	r1, r2
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff ff5d 	bl	8000760 <NVIC_SetPriority>
}
 80008a6:	bf00      	nop
 80008a8:	3718      	adds	r7, #24
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}

080008ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ae:	b580      	push	{r7, lr}
 80008b0:	b082      	sub	sp, #8
 80008b2:	af00      	add	r7, sp, #0
 80008b4:	4603      	mov	r3, r0
 80008b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008bc:	4618      	mov	r0, r3
 80008be:	f7ff ff35 	bl	800072c <NVIC_EnableIRQ>
}
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008ca:	b580      	push	{r7, lr}
 80008cc:	b082      	sub	sp, #8
 80008ce:	af00      	add	r7, sp, #0
 80008d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008d2:	6878      	ldr	r0, [r7, #4]
 80008d4:	f7ff ffa2 	bl	800081c <SysTick_Config>
 80008d8:	4603      	mov	r3, r0
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
	...

080008e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b086      	sub	sp, #24
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80008ec:	2300      	movs	r3, #0
 80008ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80008f0:	f7ff feba 	bl	8000668 <HAL_GetTick>
 80008f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d101      	bne.n	8000900 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80008fc:	2301      	movs	r3, #1
 80008fe:	e099      	b.n	8000a34 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	2202      	movs	r2, #2
 8000904:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2200      	movs	r2, #0
 800090c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	681a      	ldr	r2, [r3, #0]
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	f022 0201 	bic.w	r2, r2, #1
 800091e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000920:	e00f      	b.n	8000942 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000922:	f7ff fea1 	bl	8000668 <HAL_GetTick>
 8000926:	4602      	mov	r2, r0
 8000928:	693b      	ldr	r3, [r7, #16]
 800092a:	1ad3      	subs	r3, r2, r3
 800092c:	2b05      	cmp	r3, #5
 800092e:	d908      	bls.n	8000942 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	2220      	movs	r2, #32
 8000934:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	2203      	movs	r2, #3
 800093a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800093e:	2303      	movs	r3, #3
 8000940:	e078      	b.n	8000a34 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	f003 0301 	and.w	r3, r3, #1
 800094c:	2b00      	cmp	r3, #0
 800094e:	d1e8      	bne.n	8000922 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000958:	697a      	ldr	r2, [r7, #20]
 800095a:	4b38      	ldr	r3, [pc, #224]	@ (8000a3c <HAL_DMA_Init+0x158>)
 800095c:	4013      	ands	r3, r2
 800095e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	685a      	ldr	r2, [r3, #4]
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	689b      	ldr	r3, [r3, #8]
 8000968:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800096e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	691b      	ldr	r3, [r3, #16]
 8000974:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800097a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	699b      	ldr	r3, [r3, #24]
 8000980:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000986:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	6a1b      	ldr	r3, [r3, #32]
 800098c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800098e:	697a      	ldr	r2, [r7, #20]
 8000990:	4313      	orrs	r3, r2
 8000992:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000998:	2b04      	cmp	r3, #4
 800099a:	d107      	bne.n	80009ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a4:	4313      	orrs	r3, r2
 80009a6:	697a      	ldr	r2, [r7, #20]
 80009a8:	4313      	orrs	r3, r2
 80009aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	697a      	ldr	r2, [r7, #20]
 80009b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	695b      	ldr	r3, [r3, #20]
 80009ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	f023 0307 	bic.w	r3, r3, #7
 80009c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009c8:	697a      	ldr	r2, [r7, #20]
 80009ca:	4313      	orrs	r3, r2
 80009cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009d2:	2b04      	cmp	r3, #4
 80009d4:	d117      	bne.n	8000a06 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009da:	697a      	ldr	r2, [r7, #20]
 80009dc:	4313      	orrs	r3, r2
 80009de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d00e      	beq.n	8000a06 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f000 fadf 	bl	8000fac <DMA_CheckFifoParam>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d008      	beq.n	8000a06 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2240      	movs	r2, #64	@ 0x40
 80009f8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2201      	movs	r2, #1
 80009fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8000a02:	2301      	movs	r3, #1
 8000a04:	e016      	b.n	8000a34 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	697a      	ldr	r2, [r7, #20]
 8000a0c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000a0e:	6878      	ldr	r0, [r7, #4]
 8000a10:	f000 fa96 	bl	8000f40 <DMA_CalcBaseAndBitshift>
 8000a14:	4603      	mov	r3, r0
 8000a16:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000a1c:	223f      	movs	r2, #63	@ 0x3f
 8000a1e:	409a      	lsls	r2, r3
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	2200      	movs	r2, #0
 8000a28:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8000a32:	2300      	movs	r3, #0
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3718      	adds	r7, #24
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	f010803f 	.word	0xf010803f

08000a40 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	60f8      	str	r0, [r7, #12]
 8000a48:	60b9      	str	r1, [r7, #8]
 8000a4a:	607a      	str	r2, [r7, #4]
 8000a4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a56:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d101      	bne.n	8000a66 <HAL_DMA_Start_IT+0x26>
 8000a62:	2302      	movs	r3, #2
 8000a64:	e040      	b.n	8000ae8 <HAL_DMA_Start_IT+0xa8>
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	2201      	movs	r2, #1
 8000a6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000a74:	b2db      	uxtb	r3, r3
 8000a76:	2b01      	cmp	r3, #1
 8000a78:	d12f      	bne.n	8000ada <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	2202      	movs	r2, #2
 8000a7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	2200      	movs	r2, #0
 8000a86:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	687a      	ldr	r2, [r7, #4]
 8000a8c:	68b9      	ldr	r1, [r7, #8]
 8000a8e:	68f8      	ldr	r0, [r7, #12]
 8000a90:	f000 fa28 	bl	8000ee4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000a98:	223f      	movs	r2, #63	@ 0x3f
 8000a9a:	409a      	lsls	r2, r3
 8000a9c:	693b      	ldr	r3, [r7, #16]
 8000a9e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	f042 0216 	orr.w	r2, r2, #22
 8000aae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d007      	beq.n	8000ac8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	681a      	ldr	r2, [r3, #0]
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	f042 0208 	orr.w	r2, r2, #8
 8000ac6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	f042 0201 	orr.w	r2, r2, #1
 8000ad6:	601a      	str	r2, [r3, #0]
 8000ad8:	e005      	b.n	8000ae6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	2200      	movs	r2, #0
 8000ade:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8000ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3718      	adds	r7, #24
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000afc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000afe:	f7ff fdb3 	bl	8000668 <HAL_GetTick>
 8000b02:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	2b02      	cmp	r3, #2
 8000b0e:	d008      	beq.n	8000b22 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2280      	movs	r2, #128	@ 0x80
 8000b14:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2200      	movs	r2, #0
 8000b1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	e052      	b.n	8000bc8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f022 0216 	bic.w	r2, r2, #22
 8000b30:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	695a      	ldr	r2, [r3, #20]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000b40:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d103      	bne.n	8000b52 <HAL_DMA_Abort+0x62>
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d007      	beq.n	8000b62 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f022 0208 	bic.w	r2, r2, #8
 8000b60:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f022 0201 	bic.w	r2, r2, #1
 8000b70:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000b72:	e013      	b.n	8000b9c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000b74:	f7ff fd78 	bl	8000668 <HAL_GetTick>
 8000b78:	4602      	mov	r2, r0
 8000b7a:	68bb      	ldr	r3, [r7, #8]
 8000b7c:	1ad3      	subs	r3, r2, r3
 8000b7e:	2b05      	cmp	r3, #5
 8000b80:	d90c      	bls.n	8000b9c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2220      	movs	r2, #32
 8000b86:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	2203      	movs	r2, #3
 8000b8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2200      	movs	r2, #0
 8000b94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8000b98:	2303      	movs	r3, #3
 8000b9a:	e015      	b.n	8000bc8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f003 0301 	and.w	r3, r3, #1
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d1e4      	bne.n	8000b74 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000bae:	223f      	movs	r2, #63	@ 0x3f
 8000bb0:	409a      	lsls	r2, r3
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	2201      	movs	r2, #1
 8000bba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8000bc6:	2300      	movs	r3, #0
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3710      	adds	r7, #16
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000bdc:	4b8e      	ldr	r3, [pc, #568]	@ (8000e18 <HAL_DMA_IRQHandler+0x248>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a8e      	ldr	r2, [pc, #568]	@ (8000e1c <HAL_DMA_IRQHandler+0x24c>)
 8000be2:	fba2 2303 	umull	r2, r3, r2, r3
 8000be6:	0a9b      	lsrs	r3, r3, #10
 8000be8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8000bf0:	693b      	ldr	r3, [r7, #16]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000bfa:	2208      	movs	r2, #8
 8000bfc:	409a      	lsls	r2, r3
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	4013      	ands	r3, r2
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d01a      	beq.n	8000c3c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f003 0304 	and.w	r3, r3, #4
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d013      	beq.n	8000c3c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	681a      	ldr	r2, [r3, #0]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f022 0204 	bic.w	r2, r2, #4
 8000c22:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c28:	2208      	movs	r2, #8
 8000c2a:	409a      	lsls	r2, r3
 8000c2c:	693b      	ldr	r3, [r7, #16]
 8000c2e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000c34:	f043 0201 	orr.w	r2, r3, #1
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c40:	2201      	movs	r2, #1
 8000c42:	409a      	lsls	r2, r3
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	4013      	ands	r3, r2
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d012      	beq.n	8000c72 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	695b      	ldr	r3, [r3, #20]
 8000c52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d00b      	beq.n	8000c72 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c5e:	2201      	movs	r2, #1
 8000c60:	409a      	lsls	r2, r3
 8000c62:	693b      	ldr	r3, [r7, #16]
 8000c64:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000c6a:	f043 0202 	orr.w	r2, r3, #2
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c76:	2204      	movs	r2, #4
 8000c78:	409a      	lsls	r2, r3
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d012      	beq.n	8000ca8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f003 0302 	and.w	r3, r3, #2
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d00b      	beq.n	8000ca8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c94:	2204      	movs	r2, #4
 8000c96:	409a      	lsls	r2, r3
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000ca0:	f043 0204 	orr.w	r2, r3, #4
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000cac:	2210      	movs	r2, #16
 8000cae:	409a      	lsls	r2, r3
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d043      	beq.n	8000d40 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f003 0308 	and.w	r3, r3, #8
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d03c      	beq.n	8000d40 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000cca:	2210      	movs	r2, #16
 8000ccc:	409a      	lsls	r2, r3
 8000cce:	693b      	ldr	r3, [r7, #16]
 8000cd0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d018      	beq.n	8000d12 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d108      	bne.n	8000d00 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d024      	beq.n	8000d40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cfa:	6878      	ldr	r0, [r7, #4]
 8000cfc:	4798      	blx	r3
 8000cfe:	e01f      	b.n	8000d40 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d01b      	beq.n	8000d40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d0c:	6878      	ldr	r0, [r7, #4]
 8000d0e:	4798      	blx	r3
 8000d10:	e016      	b.n	8000d40 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d107      	bne.n	8000d30 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	681a      	ldr	r2, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f022 0208 	bic.w	r2, r2, #8
 8000d2e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d003      	beq.n	8000d40 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d44:	2220      	movs	r2, #32
 8000d46:	409a      	lsls	r2, r3
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	f000 808f 	beq.w	8000e70 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f003 0310 	and.w	r3, r3, #16
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	f000 8087 	beq.w	8000e70 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d66:	2220      	movs	r2, #32
 8000d68:	409a      	lsls	r2, r3
 8000d6a:	693b      	ldr	r3, [r7, #16]
 8000d6c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	2b05      	cmp	r3, #5
 8000d78:	d136      	bne.n	8000de8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f022 0216 	bic.w	r2, r2, #22
 8000d88:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	695a      	ldr	r2, [r3, #20]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000d98:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d103      	bne.n	8000daa <HAL_DMA_IRQHandler+0x1da>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d007      	beq.n	8000dba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f022 0208 	bic.w	r2, r2, #8
 8000db8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000dbe:	223f      	movs	r2, #63	@ 0x3f
 8000dc0:	409a      	lsls	r2, r3
 8000dc2:	693b      	ldr	r3, [r7, #16]
 8000dc4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2201      	movs	r2, #1
 8000dca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d07e      	beq.n	8000edc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	4798      	blx	r3
        }
        return;
 8000de6:	e079      	b.n	8000edc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d01d      	beq.n	8000e32 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d10d      	bne.n	8000e20 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d031      	beq.n	8000e70 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	4798      	blx	r3
 8000e14:	e02c      	b.n	8000e70 <HAL_DMA_IRQHandler+0x2a0>
 8000e16:	bf00      	nop
 8000e18:	20000408 	.word	0x20000408
 8000e1c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d023      	beq.n	8000e70 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e2c:	6878      	ldr	r0, [r7, #4]
 8000e2e:	4798      	blx	r3
 8000e30:	e01e      	b.n	8000e70 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d10f      	bne.n	8000e60 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f022 0210 	bic.w	r2, r2, #16
 8000e4e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2201      	movs	r2, #1
 8000e54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d003      	beq.n	8000e70 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d032      	beq.n	8000ede <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e7c:	f003 0301 	and.w	r3, r3, #1
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d022      	beq.n	8000eca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2205      	movs	r2, #5
 8000e88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f022 0201 	bic.w	r2, r2, #1
 8000e9a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	60bb      	str	r3, [r7, #8]
 8000ea2:	697a      	ldr	r2, [r7, #20]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d307      	bcc.n	8000eb8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f003 0301 	and.w	r3, r3, #1
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d1f2      	bne.n	8000e9c <HAL_DMA_IRQHandler+0x2cc>
 8000eb6:	e000      	b.n	8000eba <HAL_DMA_IRQHandler+0x2ea>
          break;
 8000eb8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d005      	beq.n	8000ede <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	4798      	blx	r3
 8000eda:	e000      	b.n	8000ede <HAL_DMA_IRQHandler+0x30e>
        return;
 8000edc:	bf00      	nop
    }
  }
}
 8000ede:	3718      	adds	r7, #24
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
 8000ef0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000f00:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	683a      	ldr	r2, [r7, #0]
 8000f08:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	689b      	ldr	r3, [r3, #8]
 8000f0e:	2b40      	cmp	r3, #64	@ 0x40
 8000f10:	d108      	bne.n	8000f24 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	687a      	ldr	r2, [r7, #4]
 8000f18:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	68ba      	ldr	r2, [r7, #8]
 8000f20:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8000f22:	e007      	b.n	8000f34 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	68ba      	ldr	r2, [r7, #8]
 8000f2a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	687a      	ldr	r2, [r7, #4]
 8000f32:	60da      	str	r2, [r3, #12]
}
 8000f34:	bf00      	nop
 8000f36:	3714      	adds	r7, #20
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b085      	sub	sp, #20
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	3b10      	subs	r3, #16
 8000f50:	4a14      	ldr	r2, [pc, #80]	@ (8000fa4 <DMA_CalcBaseAndBitshift+0x64>)
 8000f52:	fba2 2303 	umull	r2, r3, r2, r3
 8000f56:	091b      	lsrs	r3, r3, #4
 8000f58:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000f5a:	4a13      	ldr	r2, [pc, #76]	@ (8000fa8 <DMA_CalcBaseAndBitshift+0x68>)
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	4413      	add	r3, r2
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	461a      	mov	r2, r3
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	2b03      	cmp	r3, #3
 8000f6c:	d909      	bls.n	8000f82 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8000f76:	f023 0303 	bic.w	r3, r3, #3
 8000f7a:	1d1a      	adds	r2, r3, #4
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	659a      	str	r2, [r3, #88]	@ 0x58
 8000f80:	e007      	b.n	8000f92 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8000f8a:	f023 0303 	bic.w	r3, r3, #3
 8000f8e:	687a      	ldr	r2, [r7, #4]
 8000f90:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3714      	adds	r7, #20
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	aaaaaaab 	.word	0xaaaaaaab
 8000fa8:	08008000 	.word	0x08008000

08000fac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fbc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	699b      	ldr	r3, [r3, #24]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d11f      	bne.n	8001006 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	2b03      	cmp	r3, #3
 8000fca:	d856      	bhi.n	800107a <DMA_CheckFifoParam+0xce>
 8000fcc:	a201      	add	r2, pc, #4	@ (adr r2, 8000fd4 <DMA_CheckFifoParam+0x28>)
 8000fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fd2:	bf00      	nop
 8000fd4:	08000fe5 	.word	0x08000fe5
 8000fd8:	08000ff7 	.word	0x08000ff7
 8000fdc:	08000fe5 	.word	0x08000fe5
 8000fe0:	0800107b 	.word	0x0800107b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fe8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d046      	beq.n	800107e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8000ff4:	e043      	b.n	800107e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ffa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8000ffe:	d140      	bne.n	8001082 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001000:	2301      	movs	r3, #1
 8001002:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001004:	e03d      	b.n	8001082 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	699b      	ldr	r3, [r3, #24]
 800100a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800100e:	d121      	bne.n	8001054 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	2b03      	cmp	r3, #3
 8001014:	d837      	bhi.n	8001086 <DMA_CheckFifoParam+0xda>
 8001016:	a201      	add	r2, pc, #4	@ (adr r2, 800101c <DMA_CheckFifoParam+0x70>)
 8001018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800101c:	0800102d 	.word	0x0800102d
 8001020:	08001033 	.word	0x08001033
 8001024:	0800102d 	.word	0x0800102d
 8001028:	08001045 	.word	0x08001045
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800102c:	2301      	movs	r3, #1
 800102e:	73fb      	strb	r3, [r7, #15]
      break;
 8001030:	e030      	b.n	8001094 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001036:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800103a:	2b00      	cmp	r3, #0
 800103c:	d025      	beq.n	800108a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001042:	e022      	b.n	800108a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001048:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800104c:	d11f      	bne.n	800108e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800104e:	2301      	movs	r3, #1
 8001050:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001052:	e01c      	b.n	800108e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	2b02      	cmp	r3, #2
 8001058:	d903      	bls.n	8001062 <DMA_CheckFifoParam+0xb6>
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	2b03      	cmp	r3, #3
 800105e:	d003      	beq.n	8001068 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001060:	e018      	b.n	8001094 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001062:	2301      	movs	r3, #1
 8001064:	73fb      	strb	r3, [r7, #15]
      break;
 8001066:	e015      	b.n	8001094 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800106c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001070:	2b00      	cmp	r3, #0
 8001072:	d00e      	beq.n	8001092 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	73fb      	strb	r3, [r7, #15]
      break;
 8001078:	e00b      	b.n	8001092 <DMA_CheckFifoParam+0xe6>
      break;
 800107a:	bf00      	nop
 800107c:	e00a      	b.n	8001094 <DMA_CheckFifoParam+0xe8>
      break;
 800107e:	bf00      	nop
 8001080:	e008      	b.n	8001094 <DMA_CheckFifoParam+0xe8>
      break;
 8001082:	bf00      	nop
 8001084:	e006      	b.n	8001094 <DMA_CheckFifoParam+0xe8>
      break;
 8001086:	bf00      	nop
 8001088:	e004      	b.n	8001094 <DMA_CheckFifoParam+0xe8>
      break;
 800108a:	bf00      	nop
 800108c:	e002      	b.n	8001094 <DMA_CheckFifoParam+0xe8>
      break;   
 800108e:	bf00      	nop
 8001090:	e000      	b.n	8001094 <DMA_CheckFifoParam+0xe8>
      break;
 8001092:	bf00      	nop
    }
  } 
  
  return status; 
 8001094:	7bfb      	ldrb	r3, [r7, #15]
}
 8001096:	4618      	mov	r0, r3
 8001098:	3714      	adds	r7, #20
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop

080010a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b089      	sub	sp, #36	@ 0x24
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010ae:	2300      	movs	r3, #0
 80010b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010b2:	2300      	movs	r3, #0
 80010b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010b6:	2300      	movs	r3, #0
 80010b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010ba:	2300      	movs	r3, #0
 80010bc:	61fb      	str	r3, [r7, #28]
 80010be:	e16b      	b.n	8001398 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010c0:	2201      	movs	r2, #1
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	697a      	ldr	r2, [r7, #20]
 80010d0:	4013      	ands	r3, r2
 80010d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010d4:	693a      	ldr	r2, [r7, #16]
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	429a      	cmp	r2, r3
 80010da:	f040 815a 	bne.w	8001392 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	f003 0303 	and.w	r3, r3, #3
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d005      	beq.n	80010f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	d130      	bne.n	8001158 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	689b      	ldr	r3, [r3, #8]
 80010fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	2203      	movs	r2, #3
 8001102:	fa02 f303 	lsl.w	r3, r2, r3
 8001106:	43db      	mvns	r3, r3
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	4013      	ands	r3, r2
 800110c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	68da      	ldr	r2, [r3, #12]
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	005b      	lsls	r3, r3, #1
 8001116:	fa02 f303 	lsl.w	r3, r2, r3
 800111a:	69ba      	ldr	r2, [r7, #24]
 800111c:	4313      	orrs	r3, r2
 800111e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	69ba      	ldr	r2, [r7, #24]
 8001124:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800112c:	2201      	movs	r2, #1
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	43db      	mvns	r3, r3
 8001136:	69ba      	ldr	r2, [r7, #24]
 8001138:	4013      	ands	r3, r2
 800113a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	091b      	lsrs	r3, r3, #4
 8001142:	f003 0201 	and.w	r2, r3, #1
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	4313      	orrs	r3, r2
 8001150:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f003 0303 	and.w	r3, r3, #3
 8001160:	2b03      	cmp	r3, #3
 8001162:	d017      	beq.n	8001194 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	2203      	movs	r2, #3
 8001170:	fa02 f303 	lsl.w	r3, r2, r3
 8001174:	43db      	mvns	r3, r3
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	4013      	ands	r3, r2
 800117a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	689a      	ldr	r2, [r3, #8]
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	fa02 f303 	lsl.w	r3, r2, r3
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	4313      	orrs	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f003 0303 	and.w	r3, r3, #3
 800119c:	2b02      	cmp	r3, #2
 800119e:	d123      	bne.n	80011e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	08da      	lsrs	r2, r3, #3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	3208      	adds	r2, #8
 80011a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	f003 0307 	and.w	r3, r3, #7
 80011b4:	009b      	lsls	r3, r3, #2
 80011b6:	220f      	movs	r2, #15
 80011b8:	fa02 f303 	lsl.w	r3, r2, r3
 80011bc:	43db      	mvns	r3, r3
 80011be:	69ba      	ldr	r2, [r7, #24]
 80011c0:	4013      	ands	r3, r2
 80011c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	691a      	ldr	r2, [r3, #16]
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	f003 0307 	and.w	r3, r3, #7
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	fa02 f303 	lsl.w	r3, r2, r3
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	08da      	lsrs	r2, r3, #3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	3208      	adds	r2, #8
 80011e2:	69b9      	ldr	r1, [r7, #24]
 80011e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	005b      	lsls	r3, r3, #1
 80011f2:	2203      	movs	r2, #3
 80011f4:	fa02 f303 	lsl.w	r3, r2, r3
 80011f8:	43db      	mvns	r3, r3
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	4013      	ands	r3, r2
 80011fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f003 0203 	and.w	r2, r3, #3
 8001208:	69fb      	ldr	r3, [r7, #28]
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	69ba      	ldr	r2, [r7, #24]
 8001212:	4313      	orrs	r3, r2
 8001214:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	69ba      	ldr	r2, [r7, #24]
 800121a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001224:	2b00      	cmp	r3, #0
 8001226:	f000 80b4 	beq.w	8001392 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	60fb      	str	r3, [r7, #12]
 800122e:	4b60      	ldr	r3, [pc, #384]	@ (80013b0 <HAL_GPIO_Init+0x30c>)
 8001230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001232:	4a5f      	ldr	r2, [pc, #380]	@ (80013b0 <HAL_GPIO_Init+0x30c>)
 8001234:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001238:	6453      	str	r3, [r2, #68]	@ 0x44
 800123a:	4b5d      	ldr	r3, [pc, #372]	@ (80013b0 <HAL_GPIO_Init+0x30c>)
 800123c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800123e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001242:	60fb      	str	r3, [r7, #12]
 8001244:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001246:	4a5b      	ldr	r2, [pc, #364]	@ (80013b4 <HAL_GPIO_Init+0x310>)
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	089b      	lsrs	r3, r3, #2
 800124c:	3302      	adds	r3, #2
 800124e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001252:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001254:	69fb      	ldr	r3, [r7, #28]
 8001256:	f003 0303 	and.w	r3, r3, #3
 800125a:	009b      	lsls	r3, r3, #2
 800125c:	220f      	movs	r2, #15
 800125e:	fa02 f303 	lsl.w	r3, r2, r3
 8001262:	43db      	mvns	r3, r3
 8001264:	69ba      	ldr	r2, [r7, #24]
 8001266:	4013      	ands	r3, r2
 8001268:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4a52      	ldr	r2, [pc, #328]	@ (80013b8 <HAL_GPIO_Init+0x314>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d02b      	beq.n	80012ca <HAL_GPIO_Init+0x226>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4a51      	ldr	r2, [pc, #324]	@ (80013bc <HAL_GPIO_Init+0x318>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d025      	beq.n	80012c6 <HAL_GPIO_Init+0x222>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4a50      	ldr	r2, [pc, #320]	@ (80013c0 <HAL_GPIO_Init+0x31c>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d01f      	beq.n	80012c2 <HAL_GPIO_Init+0x21e>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4a4f      	ldr	r2, [pc, #316]	@ (80013c4 <HAL_GPIO_Init+0x320>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d019      	beq.n	80012be <HAL_GPIO_Init+0x21a>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a4e      	ldr	r2, [pc, #312]	@ (80013c8 <HAL_GPIO_Init+0x324>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d013      	beq.n	80012ba <HAL_GPIO_Init+0x216>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	4a4d      	ldr	r2, [pc, #308]	@ (80013cc <HAL_GPIO_Init+0x328>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d00d      	beq.n	80012b6 <HAL_GPIO_Init+0x212>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4a4c      	ldr	r2, [pc, #304]	@ (80013d0 <HAL_GPIO_Init+0x32c>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d007      	beq.n	80012b2 <HAL_GPIO_Init+0x20e>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4a4b      	ldr	r2, [pc, #300]	@ (80013d4 <HAL_GPIO_Init+0x330>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d101      	bne.n	80012ae <HAL_GPIO_Init+0x20a>
 80012aa:	2307      	movs	r3, #7
 80012ac:	e00e      	b.n	80012cc <HAL_GPIO_Init+0x228>
 80012ae:	2308      	movs	r3, #8
 80012b0:	e00c      	b.n	80012cc <HAL_GPIO_Init+0x228>
 80012b2:	2306      	movs	r3, #6
 80012b4:	e00a      	b.n	80012cc <HAL_GPIO_Init+0x228>
 80012b6:	2305      	movs	r3, #5
 80012b8:	e008      	b.n	80012cc <HAL_GPIO_Init+0x228>
 80012ba:	2304      	movs	r3, #4
 80012bc:	e006      	b.n	80012cc <HAL_GPIO_Init+0x228>
 80012be:	2303      	movs	r3, #3
 80012c0:	e004      	b.n	80012cc <HAL_GPIO_Init+0x228>
 80012c2:	2302      	movs	r3, #2
 80012c4:	e002      	b.n	80012cc <HAL_GPIO_Init+0x228>
 80012c6:	2301      	movs	r3, #1
 80012c8:	e000      	b.n	80012cc <HAL_GPIO_Init+0x228>
 80012ca:	2300      	movs	r3, #0
 80012cc:	69fa      	ldr	r2, [r7, #28]
 80012ce:	f002 0203 	and.w	r2, r2, #3
 80012d2:	0092      	lsls	r2, r2, #2
 80012d4:	4093      	lsls	r3, r2
 80012d6:	69ba      	ldr	r2, [r7, #24]
 80012d8:	4313      	orrs	r3, r2
 80012da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012dc:	4935      	ldr	r1, [pc, #212]	@ (80013b4 <HAL_GPIO_Init+0x310>)
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	089b      	lsrs	r3, r3, #2
 80012e2:	3302      	adds	r3, #2
 80012e4:	69ba      	ldr	r2, [r7, #24]
 80012e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012ea:	4b3b      	ldr	r3, [pc, #236]	@ (80013d8 <HAL_GPIO_Init+0x334>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	43db      	mvns	r3, r3
 80012f4:	69ba      	ldr	r2, [r7, #24]
 80012f6:	4013      	ands	r3, r2
 80012f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d003      	beq.n	800130e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	4313      	orrs	r3, r2
 800130c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800130e:	4a32      	ldr	r2, [pc, #200]	@ (80013d8 <HAL_GPIO_Init+0x334>)
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001314:	4b30      	ldr	r3, [pc, #192]	@ (80013d8 <HAL_GPIO_Init+0x334>)
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	43db      	mvns	r3, r3
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4013      	ands	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	4313      	orrs	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001338:	4a27      	ldr	r2, [pc, #156]	@ (80013d8 <HAL_GPIO_Init+0x334>)
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800133e:	4b26      	ldr	r3, [pc, #152]	@ (80013d8 <HAL_GPIO_Init+0x334>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	43db      	mvns	r3, r3
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	4013      	ands	r3, r2
 800134c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d003      	beq.n	8001362 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	4313      	orrs	r3, r2
 8001360:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001362:	4a1d      	ldr	r2, [pc, #116]	@ (80013d8 <HAL_GPIO_Init+0x334>)
 8001364:	69bb      	ldr	r3, [r7, #24]
 8001366:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001368:	4b1b      	ldr	r3, [pc, #108]	@ (80013d8 <HAL_GPIO_Init+0x334>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	43db      	mvns	r3, r3
 8001372:	69ba      	ldr	r2, [r7, #24]
 8001374:	4013      	ands	r3, r2
 8001376:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d003      	beq.n	800138c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001384:	69ba      	ldr	r2, [r7, #24]
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	4313      	orrs	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800138c:	4a12      	ldr	r2, [pc, #72]	@ (80013d8 <HAL_GPIO_Init+0x334>)
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	3301      	adds	r3, #1
 8001396:	61fb      	str	r3, [r7, #28]
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	2b0f      	cmp	r3, #15
 800139c:	f67f ae90 	bls.w	80010c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013a0:	bf00      	nop
 80013a2:	bf00      	nop
 80013a4:	3724      	adds	r7, #36	@ 0x24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	40023800 	.word	0x40023800
 80013b4:	40013800 	.word	0x40013800
 80013b8:	40020000 	.word	0x40020000
 80013bc:	40020400 	.word	0x40020400
 80013c0:	40020800 	.word	0x40020800
 80013c4:	40020c00 	.word	0x40020c00
 80013c8:	40021000 	.word	0x40021000
 80013cc:	40021400 	.word	0x40021400
 80013d0:	40021800 	.word	0x40021800
 80013d4:	40021c00 	.word	0x40021c00
 80013d8:	40013c00 	.word	0x40013c00

080013dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	460b      	mov	r3, r1
 80013e6:	807b      	strh	r3, [r7, #2]
 80013e8:	4613      	mov	r3, r2
 80013ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013ec:	787b      	ldrb	r3, [r7, #1]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d003      	beq.n	80013fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013f2:	887a      	ldrh	r2, [r7, #2]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013f8:	e003      	b.n	8001402 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013fa:	887b      	ldrh	r3, [r7, #2]
 80013fc:	041a      	lsls	r2, r3, #16
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	619a      	str	r2, [r3, #24]
}
 8001402:	bf00      	nop
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
	...

08001410 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800141a:	4b08      	ldr	r3, [pc, #32]	@ (800143c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800141c:	695a      	ldr	r2, [r3, #20]
 800141e:	88fb      	ldrh	r3, [r7, #6]
 8001420:	4013      	ands	r3, r2
 8001422:	2b00      	cmp	r3, #0
 8001424:	d006      	beq.n	8001434 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001426:	4a05      	ldr	r2, [pc, #20]	@ (800143c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001428:	88fb      	ldrh	r3, [r7, #6]
 800142a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800142c:	88fb      	ldrh	r3, [r7, #6]
 800142e:	4618      	mov	r0, r3
 8001430:	f003 f84a 	bl	80044c8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001434:	bf00      	nop
 8001436:	3708      	adds	r7, #8
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40013c00 	.word	0x40013c00

08001440 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d101      	bne.n	8001452 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e12b      	b.n	80016aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001458:	b2db      	uxtb	r3, r3
 800145a:	2b00      	cmp	r3, #0
 800145c:	d106      	bne.n	800146c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2200      	movs	r2, #0
 8001462:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f003 f870 	bl	800454c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2224      	movs	r2, #36	@ 0x24
 8001470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f022 0201 	bic.w	r2, r2, #1
 8001482:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001492:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	681a      	ldr	r2, [r3, #0]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80014a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80014a4:	f002 f970 	bl	8003788 <HAL_RCC_GetPCLK1Freq>
 80014a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	4a81      	ldr	r2, [pc, #516]	@ (80016b4 <HAL_I2C_Init+0x274>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d807      	bhi.n	80014c4 <HAL_I2C_Init+0x84>
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	4a80      	ldr	r2, [pc, #512]	@ (80016b8 <HAL_I2C_Init+0x278>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	bf94      	ite	ls
 80014bc:	2301      	movls	r3, #1
 80014be:	2300      	movhi	r3, #0
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	e006      	b.n	80014d2 <HAL_I2C_Init+0x92>
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	4a7d      	ldr	r2, [pc, #500]	@ (80016bc <HAL_I2C_Init+0x27c>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	bf94      	ite	ls
 80014cc:	2301      	movls	r3, #1
 80014ce:	2300      	movhi	r3, #0
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
 80014d8:	e0e7      	b.n	80016aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	4a78      	ldr	r2, [pc, #480]	@ (80016c0 <HAL_I2C_Init+0x280>)
 80014de:	fba2 2303 	umull	r2, r3, r2, r3
 80014e2:	0c9b      	lsrs	r3, r3, #18
 80014e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	68ba      	ldr	r2, [r7, #8]
 80014f6:	430a      	orrs	r2, r1
 80014f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	6a1b      	ldr	r3, [r3, #32]
 8001500:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	4a6a      	ldr	r2, [pc, #424]	@ (80016b4 <HAL_I2C_Init+0x274>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d802      	bhi.n	8001514 <HAL_I2C_Init+0xd4>
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	3301      	adds	r3, #1
 8001512:	e009      	b.n	8001528 <HAL_I2C_Init+0xe8>
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800151a:	fb02 f303 	mul.w	r3, r2, r3
 800151e:	4a69      	ldr	r2, [pc, #420]	@ (80016c4 <HAL_I2C_Init+0x284>)
 8001520:	fba2 2303 	umull	r2, r3, r2, r3
 8001524:	099b      	lsrs	r3, r3, #6
 8001526:	3301      	adds	r3, #1
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	6812      	ldr	r2, [r2, #0]
 800152c:	430b      	orrs	r3, r1
 800152e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	69db      	ldr	r3, [r3, #28]
 8001536:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800153a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	495c      	ldr	r1, [pc, #368]	@ (80016b4 <HAL_I2C_Init+0x274>)
 8001544:	428b      	cmp	r3, r1
 8001546:	d819      	bhi.n	800157c <HAL_I2C_Init+0x13c>
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	1e59      	subs	r1, r3, #1
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	fbb1 f3f3 	udiv	r3, r1, r3
 8001556:	1c59      	adds	r1, r3, #1
 8001558:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800155c:	400b      	ands	r3, r1
 800155e:	2b00      	cmp	r3, #0
 8001560:	d00a      	beq.n	8001578 <HAL_I2C_Init+0x138>
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	1e59      	subs	r1, r3, #1
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001570:	3301      	adds	r3, #1
 8001572:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001576:	e051      	b.n	800161c <HAL_I2C_Init+0x1dc>
 8001578:	2304      	movs	r3, #4
 800157a:	e04f      	b.n	800161c <HAL_I2C_Init+0x1dc>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d111      	bne.n	80015a8 <HAL_I2C_Init+0x168>
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	1e58      	subs	r0, r3, #1
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6859      	ldr	r1, [r3, #4]
 800158c:	460b      	mov	r3, r1
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	440b      	add	r3, r1
 8001592:	fbb0 f3f3 	udiv	r3, r0, r3
 8001596:	3301      	adds	r3, #1
 8001598:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800159c:	2b00      	cmp	r3, #0
 800159e:	bf0c      	ite	eq
 80015a0:	2301      	moveq	r3, #1
 80015a2:	2300      	movne	r3, #0
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	e012      	b.n	80015ce <HAL_I2C_Init+0x18e>
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	1e58      	subs	r0, r3, #1
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6859      	ldr	r1, [r3, #4]
 80015b0:	460b      	mov	r3, r1
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	0099      	lsls	r1, r3, #2
 80015b8:	440b      	add	r3, r1
 80015ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80015be:	3301      	adds	r3, #1
 80015c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	bf0c      	ite	eq
 80015c8:	2301      	moveq	r3, #1
 80015ca:	2300      	movne	r3, #0
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <HAL_I2C_Init+0x196>
 80015d2:	2301      	movs	r3, #1
 80015d4:	e022      	b.n	800161c <HAL_I2C_Init+0x1dc>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d10e      	bne.n	80015fc <HAL_I2C_Init+0x1bc>
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	1e58      	subs	r0, r3, #1
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6859      	ldr	r1, [r3, #4]
 80015e6:	460b      	mov	r3, r1
 80015e8:	005b      	lsls	r3, r3, #1
 80015ea:	440b      	add	r3, r1
 80015ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80015f0:	3301      	adds	r3, #1
 80015f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80015f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015fa:	e00f      	b.n	800161c <HAL_I2C_Init+0x1dc>
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	1e58      	subs	r0, r3, #1
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6859      	ldr	r1, [r3, #4]
 8001604:	460b      	mov	r3, r1
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	440b      	add	r3, r1
 800160a:	0099      	lsls	r1, r3, #2
 800160c:	440b      	add	r3, r1
 800160e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001612:	3301      	adds	r3, #1
 8001614:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001618:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800161c:	6879      	ldr	r1, [r7, #4]
 800161e:	6809      	ldr	r1, [r1, #0]
 8001620:	4313      	orrs	r3, r2
 8001622:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	69da      	ldr	r2, [r3, #28]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6a1b      	ldr	r3, [r3, #32]
 8001636:	431a      	orrs	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	430a      	orrs	r2, r1
 800163e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800164a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	6911      	ldr	r1, [r2, #16]
 8001652:	687a      	ldr	r2, [r7, #4]
 8001654:	68d2      	ldr	r2, [r2, #12]
 8001656:	4311      	orrs	r1, r2
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	6812      	ldr	r2, [r2, #0]
 800165c:	430b      	orrs	r3, r1
 800165e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	68db      	ldr	r3, [r3, #12]
 8001666:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	695a      	ldr	r2, [r3, #20]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	699b      	ldr	r3, [r3, #24]
 8001672:	431a      	orrs	r2, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	430a      	orrs	r2, r1
 800167a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f042 0201 	orr.w	r2, r2, #1
 800168a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2200      	movs	r2, #0
 8001690:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2220      	movs	r2, #32
 8001696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2200      	movs	r2, #0
 80016a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	000186a0 	.word	0x000186a0
 80016b8:	001e847f 	.word	0x001e847f
 80016bc:	003d08ff 	.word	0x003d08ff
 80016c0:	431bde83 	.word	0x431bde83
 80016c4:	10624dd3 	.word	0x10624dd3

080016c8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b088      	sub	sp, #32
 80016cc:	af02      	add	r7, sp, #8
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	4608      	mov	r0, r1
 80016d2:	4611      	mov	r1, r2
 80016d4:	461a      	mov	r2, r3
 80016d6:	4603      	mov	r3, r0
 80016d8:	817b      	strh	r3, [r7, #10]
 80016da:	460b      	mov	r3, r1
 80016dc:	813b      	strh	r3, [r7, #8]
 80016de:	4613      	mov	r3, r2
 80016e0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80016e2:	f7fe ffc1 	bl	8000668 <HAL_GetTick>
 80016e6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	2b20      	cmp	r3, #32
 80016f2:	f040 80d9 	bne.w	80018a8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	2319      	movs	r3, #25
 80016fc:	2201      	movs	r2, #1
 80016fe:	496d      	ldr	r1, [pc, #436]	@ (80018b4 <HAL_I2C_Mem_Write+0x1ec>)
 8001700:	68f8      	ldr	r0, [r7, #12]
 8001702:	f000 f971 	bl	80019e8 <I2C_WaitOnFlagUntilTimeout>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800170c:	2302      	movs	r3, #2
 800170e:	e0cc      	b.n	80018aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001716:	2b01      	cmp	r3, #1
 8001718:	d101      	bne.n	800171e <HAL_I2C_Mem_Write+0x56>
 800171a:	2302      	movs	r3, #2
 800171c:	e0c5      	b.n	80018aa <HAL_I2C_Mem_Write+0x1e2>
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	2201      	movs	r2, #1
 8001722:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	2b01      	cmp	r3, #1
 8001732:	d007      	beq.n	8001744 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f042 0201 	orr.w	r2, r2, #1
 8001742:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001752:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	2221      	movs	r2, #33	@ 0x21
 8001758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	2240      	movs	r2, #64	@ 0x40
 8001760:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2200      	movs	r2, #0
 8001768:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	6a3a      	ldr	r2, [r7, #32]
 800176e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001774:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800177a:	b29a      	uxth	r2, r3
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	4a4d      	ldr	r2, [pc, #308]	@ (80018b8 <HAL_I2C_Mem_Write+0x1f0>)
 8001784:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001786:	88f8      	ldrh	r0, [r7, #6]
 8001788:	893a      	ldrh	r2, [r7, #8]
 800178a:	8979      	ldrh	r1, [r7, #10]
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	9301      	str	r3, [sp, #4]
 8001790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001792:	9300      	str	r3, [sp, #0]
 8001794:	4603      	mov	r3, r0
 8001796:	68f8      	ldr	r0, [r7, #12]
 8001798:	f000 f890 	bl	80018bc <I2C_RequestMemoryWrite>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d052      	beq.n	8001848 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e081      	b.n	80018aa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017a6:	697a      	ldr	r2, [r7, #20]
 80017a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80017aa:	68f8      	ldr	r0, [r7, #12]
 80017ac:	f000 fa36 	bl	8001c1c <I2C_WaitOnTXEFlagUntilTimeout>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d00d      	beq.n	80017d2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ba:	2b04      	cmp	r3, #4
 80017bc:	d107      	bne.n	80017ce <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80017cc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80017ce:	2301      	movs	r3, #1
 80017d0:	e06b      	b.n	80018aa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017d6:	781a      	ldrb	r2, [r3, #0]
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017e2:	1c5a      	adds	r2, r3, #1
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017ec:	3b01      	subs	r3, #1
 80017ee:	b29a      	uxth	r2, r3
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	3b01      	subs	r3, #1
 80017fc:	b29a      	uxth	r2, r3
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	695b      	ldr	r3, [r3, #20]
 8001808:	f003 0304 	and.w	r3, r3, #4
 800180c:	2b04      	cmp	r3, #4
 800180e:	d11b      	bne.n	8001848 <HAL_I2C_Mem_Write+0x180>
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001814:	2b00      	cmp	r3, #0
 8001816:	d017      	beq.n	8001848 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800181c:	781a      	ldrb	r2, [r3, #0]
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001828:	1c5a      	adds	r2, r3, #1
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001832:	3b01      	subs	r3, #1
 8001834:	b29a      	uxth	r2, r3
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800183e:	b29b      	uxth	r3, r3
 8001840:	3b01      	subs	r3, #1
 8001842:	b29a      	uxth	r2, r3
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800184c:	2b00      	cmp	r3, #0
 800184e:	d1aa      	bne.n	80017a6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001850:	697a      	ldr	r2, [r7, #20]
 8001852:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001854:	68f8      	ldr	r0, [r7, #12]
 8001856:	f000 fa29 	bl	8001cac <I2C_WaitOnBTFFlagUntilTimeout>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d00d      	beq.n	800187c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001864:	2b04      	cmp	r3, #4
 8001866:	d107      	bne.n	8001878 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001876:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001878:	2301      	movs	r3, #1
 800187a:	e016      	b.n	80018aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800188a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	2220      	movs	r2, #32
 8001890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	2200      	movs	r2, #0
 8001898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	2200      	movs	r2, #0
 80018a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80018a4:	2300      	movs	r3, #0
 80018a6:	e000      	b.n	80018aa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80018a8:	2302      	movs	r3, #2
  }
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3718      	adds	r7, #24
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	00100002 	.word	0x00100002
 80018b8:	ffff0000 	.word	0xffff0000

080018bc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b088      	sub	sp, #32
 80018c0:	af02      	add	r7, sp, #8
 80018c2:	60f8      	str	r0, [r7, #12]
 80018c4:	4608      	mov	r0, r1
 80018c6:	4611      	mov	r1, r2
 80018c8:	461a      	mov	r2, r3
 80018ca:	4603      	mov	r3, r0
 80018cc:	817b      	strh	r3, [r7, #10]
 80018ce:	460b      	mov	r3, r1
 80018d0:	813b      	strh	r3, [r7, #8]
 80018d2:	4613      	mov	r3, r2
 80018d4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80018e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80018e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e8:	9300      	str	r3, [sp, #0]
 80018ea:	6a3b      	ldr	r3, [r7, #32]
 80018ec:	2200      	movs	r2, #0
 80018ee:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80018f2:	68f8      	ldr	r0, [r7, #12]
 80018f4:	f000 f878 	bl	80019e8 <I2C_WaitOnFlagUntilTimeout>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d00d      	beq.n	800191a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001908:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800190c:	d103      	bne.n	8001916 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001914:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e05f      	b.n	80019da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800191a:	897b      	ldrh	r3, [r7, #10]
 800191c:	b2db      	uxtb	r3, r3
 800191e:	461a      	mov	r2, r3
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001928:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800192a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800192c:	6a3a      	ldr	r2, [r7, #32]
 800192e:	492d      	ldr	r1, [pc, #180]	@ (80019e4 <I2C_RequestMemoryWrite+0x128>)
 8001930:	68f8      	ldr	r0, [r7, #12]
 8001932:	f000 f8d3 	bl	8001adc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e04c      	b.n	80019da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001940:	2300      	movs	r3, #0
 8001942:	617b      	str	r3, [r7, #20]
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	695b      	ldr	r3, [r3, #20]
 800194a:	617b      	str	r3, [r7, #20]
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	617b      	str	r3, [r7, #20]
 8001954:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001956:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001958:	6a39      	ldr	r1, [r7, #32]
 800195a:	68f8      	ldr	r0, [r7, #12]
 800195c:	f000 f95e 	bl	8001c1c <I2C_WaitOnTXEFlagUntilTimeout>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d00d      	beq.n	8001982 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	2b04      	cmp	r3, #4
 800196c:	d107      	bne.n	800197e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800197c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e02b      	b.n	80019da <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001982:	88fb      	ldrh	r3, [r7, #6]
 8001984:	2b01      	cmp	r3, #1
 8001986:	d105      	bne.n	8001994 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001988:	893b      	ldrh	r3, [r7, #8]
 800198a:	b2da      	uxtb	r2, r3
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	611a      	str	r2, [r3, #16]
 8001992:	e021      	b.n	80019d8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001994:	893b      	ldrh	r3, [r7, #8]
 8001996:	0a1b      	lsrs	r3, r3, #8
 8001998:	b29b      	uxth	r3, r3
 800199a:	b2da      	uxtb	r2, r3
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80019a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019a4:	6a39      	ldr	r1, [r7, #32]
 80019a6:	68f8      	ldr	r0, [r7, #12]
 80019a8:	f000 f938 	bl	8001c1c <I2C_WaitOnTXEFlagUntilTimeout>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d00d      	beq.n	80019ce <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b6:	2b04      	cmp	r3, #4
 80019b8:	d107      	bne.n	80019ca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80019c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e005      	b.n	80019da <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80019ce:	893b      	ldrh	r3, [r7, #8]
 80019d0:	b2da      	uxtb	r2, r3
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80019d8:	2300      	movs	r3, #0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3718      	adds	r7, #24
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	00010002 	.word	0x00010002

080019e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	603b      	str	r3, [r7, #0]
 80019f4:	4613      	mov	r3, r2
 80019f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80019f8:	e048      	b.n	8001a8c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a00:	d044      	beq.n	8001a8c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a02:	f7fe fe31 	bl	8000668 <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	683a      	ldr	r2, [r7, #0]
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d302      	bcc.n	8001a18 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d139      	bne.n	8001a8c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	0c1b      	lsrs	r3, r3, #16
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d10d      	bne.n	8001a3e <I2C_WaitOnFlagUntilTimeout+0x56>
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	695b      	ldr	r3, [r3, #20]
 8001a28:	43da      	mvns	r2, r3
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	bf0c      	ite	eq
 8001a34:	2301      	moveq	r3, #1
 8001a36:	2300      	movne	r3, #0
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	e00c      	b.n	8001a58 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	43da      	mvns	r2, r3
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	bf0c      	ite	eq
 8001a50:	2301      	moveq	r3, #1
 8001a52:	2300      	movne	r3, #0
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	461a      	mov	r2, r3
 8001a58:	79fb      	ldrb	r3, [r7, #7]
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	d116      	bne.n	8001a8c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	2200      	movs	r2, #0
 8001a62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	2220      	movs	r2, #32
 8001a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a78:	f043 0220 	orr.w	r2, r3, #32
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2200      	movs	r2, #0
 8001a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e023      	b.n	8001ad4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	0c1b      	lsrs	r3, r3, #16
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d10d      	bne.n	8001ab2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	695b      	ldr	r3, [r3, #20]
 8001a9c:	43da      	mvns	r2, r3
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	b29b      	uxth	r3, r3
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	bf0c      	ite	eq
 8001aa8:	2301      	moveq	r3, #1
 8001aaa:	2300      	movne	r3, #0
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	461a      	mov	r2, r3
 8001ab0:	e00c      	b.n	8001acc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	43da      	mvns	r2, r3
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	4013      	ands	r3, r2
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	bf0c      	ite	eq
 8001ac4:	2301      	moveq	r3, #1
 8001ac6:	2300      	movne	r3, #0
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	461a      	mov	r2, r3
 8001acc:	79fb      	ldrb	r3, [r7, #7]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d093      	beq.n	80019fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001ad2:	2300      	movs	r3, #0
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3710      	adds	r7, #16
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}

08001adc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	60f8      	str	r0, [r7, #12]
 8001ae4:	60b9      	str	r1, [r7, #8]
 8001ae6:	607a      	str	r2, [r7, #4]
 8001ae8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001aea:	e071      	b.n	8001bd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	695b      	ldr	r3, [r3, #20]
 8001af2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001af6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001afa:	d123      	bne.n	8001b44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b0a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001b14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2220      	movs	r2, #32
 8001b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b30:	f043 0204 	orr.w	r2, r3, #4
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e067      	b.n	8001c14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b4a:	d041      	beq.n	8001bd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b4c:	f7fe fd8c 	bl	8000668 <HAL_GetTick>
 8001b50:	4602      	mov	r2, r0
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	d302      	bcc.n	8001b62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d136      	bne.n	8001bd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	0c1b      	lsrs	r3, r3, #16
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d10c      	bne.n	8001b86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	695b      	ldr	r3, [r3, #20]
 8001b72:	43da      	mvns	r2, r3
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	4013      	ands	r3, r2
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	bf14      	ite	ne
 8001b7e:	2301      	movne	r3, #1
 8001b80:	2300      	moveq	r3, #0
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	e00b      	b.n	8001b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	699b      	ldr	r3, [r3, #24]
 8001b8c:	43da      	mvns	r2, r3
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	4013      	ands	r3, r2
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	bf14      	ite	ne
 8001b98:	2301      	movne	r3, #1
 8001b9a:	2300      	moveq	r3, #0
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d016      	beq.n	8001bd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2220      	movs	r2, #32
 8001bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bbc:	f043 0220 	orr.w	r2, r3, #32
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e021      	b.n	8001c14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	0c1b      	lsrs	r3, r3, #16
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d10c      	bne.n	8001bf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	695b      	ldr	r3, [r3, #20]
 8001be0:	43da      	mvns	r2, r3
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	4013      	ands	r3, r2
 8001be6:	b29b      	uxth	r3, r3
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	bf14      	ite	ne
 8001bec:	2301      	movne	r3, #1
 8001bee:	2300      	moveq	r3, #0
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	e00b      	b.n	8001c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	699b      	ldr	r3, [r3, #24]
 8001bfa:	43da      	mvns	r2, r3
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	4013      	ands	r3, r2
 8001c00:	b29b      	uxth	r3, r3
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	bf14      	ite	ne
 8001c06:	2301      	movne	r3, #1
 8001c08:	2300      	moveq	r3, #0
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	f47f af6d 	bne.w	8001aec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001c12:	2300      	movs	r3, #0
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3710      	adds	r7, #16
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c28:	e034      	b.n	8001c94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001c2a:	68f8      	ldr	r0, [r7, #12]
 8001c2c:	f000 f886 	bl	8001d3c <I2C_IsAcknowledgeFailed>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e034      	b.n	8001ca4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c40:	d028      	beq.n	8001c94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c42:	f7fe fd11 	bl	8000668 <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	68ba      	ldr	r2, [r7, #8]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d302      	bcc.n	8001c58 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d11d      	bne.n	8001c94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	695b      	ldr	r3, [r3, #20]
 8001c5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c62:	2b80      	cmp	r3, #128	@ 0x80
 8001c64:	d016      	beq.n	8001c94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2220      	movs	r2, #32
 8001c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2200      	movs	r2, #0
 8001c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c80:	f043 0220 	orr.w	r2, r3, #32
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e007      	b.n	8001ca4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	695b      	ldr	r3, [r3, #20]
 8001c9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c9e:	2b80      	cmp	r3, #128	@ 0x80
 8001ca0:	d1c3      	bne.n	8001c2a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001ca2:	2300      	movs	r3, #0
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3710      	adds	r7, #16
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001cb8:	e034      	b.n	8001d24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001cba:	68f8      	ldr	r0, [r7, #12]
 8001cbc:	f000 f83e 	bl	8001d3c <I2C_IsAcknowledgeFailed>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e034      	b.n	8001d34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cd0:	d028      	beq.n	8001d24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cd2:	f7fe fcc9 	bl	8000668 <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	68ba      	ldr	r2, [r7, #8]
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d302      	bcc.n	8001ce8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d11d      	bne.n	8001d24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	695b      	ldr	r3, [r3, #20]
 8001cee:	f003 0304 	and.w	r3, r3, #4
 8001cf2:	2b04      	cmp	r3, #4
 8001cf4:	d016      	beq.n	8001d24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2220      	movs	r2, #32
 8001d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2200      	movs	r2, #0
 8001d08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d10:	f043 0220 	orr.w	r2, r3, #32
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	e007      	b.n	8001d34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	695b      	ldr	r3, [r3, #20]
 8001d2a:	f003 0304 	and.w	r3, r3, #4
 8001d2e:	2b04      	cmp	r3, #4
 8001d30:	d1c3      	bne.n	8001cba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001d32:	2300      	movs	r3, #0
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3710      	adds	r7, #16
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	695b      	ldr	r3, [r3, #20]
 8001d4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d52:	d11b      	bne.n	8001d8c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001d5c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2220      	movs	r2, #32
 8001d68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d78:	f043 0204 	orr.w	r2, r3, #4
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2200      	movs	r2, #0
 8001d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e000      	b.n	8001d8e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001d8c:	2300      	movs	r3, #0
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
	...

08001d9c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b088      	sub	sp, #32
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e128      	b.n	8002000 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d109      	bne.n	8001dce <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4a90      	ldr	r2, [pc, #576]	@ (8002008 <HAL_I2S_Init+0x26c>)
 8001dc6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f002 fbe1 	bl	8004590 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2202      	movs	r2, #2
 8001dd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	69db      	ldr	r3, [r3, #28]
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	6812      	ldr	r2, [r2, #0]
 8001de0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001de4:	f023 030f 	bic.w	r3, r3, #15
 8001de8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2202      	movs	r2, #2
 8001df0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	695b      	ldr	r3, [r3, #20]
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d060      	beq.n	8001ebc <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d102      	bne.n	8001e08 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8001e02:	2310      	movs	r3, #16
 8001e04:	617b      	str	r3, [r7, #20]
 8001e06:	e001      	b.n	8001e0c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001e08:	2320      	movs	r3, #32
 8001e0a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	2b20      	cmp	r3, #32
 8001e12:	d802      	bhi.n	8001e1a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001e1a:	2001      	movs	r0, #1
 8001e1c:	f001 fdaa 	bl	8003974 <HAL_RCCEx_GetPeriphCLKFreq>
 8001e20:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e2a:	d125      	bne.n	8001e78 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d010      	beq.n	8001e56 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	68fa      	ldr	r2, [r7, #12]
 8001e3a:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e3e:	4613      	mov	r3, r2
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	4413      	add	r3, r2
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	461a      	mov	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	695b      	ldr	r3, [r3, #20]
 8001e4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e50:	3305      	adds	r3, #5
 8001e52:	613b      	str	r3, [r7, #16]
 8001e54:	e01f      	b.n	8001e96 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	00db      	lsls	r3, r3, #3
 8001e5a:	68fa      	ldr	r2, [r7, #12]
 8001e5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e60:	4613      	mov	r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4413      	add	r3, r2
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	461a      	mov	r2, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	695b      	ldr	r3, [r3, #20]
 8001e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e72:	3305      	adds	r3, #5
 8001e74:	613b      	str	r3, [r7, #16]
 8001e76:	e00e      	b.n	8001e96 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001e78:	68fa      	ldr	r2, [r7, #12]
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e80:	4613      	mov	r3, r2
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	4413      	add	r3, r2
 8001e86:	005b      	lsls	r3, r3, #1
 8001e88:	461a      	mov	r2, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e92:	3305      	adds	r3, #5
 8001e94:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	4a5c      	ldr	r2, [pc, #368]	@ (800200c <HAL_I2S_Init+0x270>)
 8001e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e9e:	08db      	lsrs	r3, r3, #3
 8001ea0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	f003 0301 	and.w	r3, r3, #1
 8001ea8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	69bb      	ldr	r3, [r7, #24]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	085b      	lsrs	r3, r3, #1
 8001eb2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001eb4:	69bb      	ldr	r3, [r7, #24]
 8001eb6:	021b      	lsls	r3, r3, #8
 8001eb8:	61bb      	str	r3, [r7, #24]
 8001eba:	e003      	b.n	8001ec4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d902      	bls.n	8001ed0 <HAL_I2S_Init+0x134>
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	2bff      	cmp	r3, #255	@ 0xff
 8001ece:	d907      	bls.n	8001ee0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed4:	f043 0210 	orr.w	r2, r3, #16
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e08f      	b.n	8002000 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	691a      	ldr	r2, [r3, #16]
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	ea42 0103 	orr.w	r1, r2, r3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	69fa      	ldr	r2, [r7, #28]
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	69db      	ldr	r3, [r3, #28]
 8001efa:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001efe:	f023 030f 	bic.w	r3, r3, #15
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	6851      	ldr	r1, [r2, #4]
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	6892      	ldr	r2, [r2, #8]
 8001f0a:	4311      	orrs	r1, r2
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	68d2      	ldr	r2, [r2, #12]
 8001f10:	4311      	orrs	r1, r2
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	6992      	ldr	r2, [r2, #24]
 8001f16:	430a      	orrs	r2, r1
 8001f18:	431a      	orrs	r2, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f22:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a1b      	ldr	r3, [r3, #32]
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d161      	bne.n	8001ff0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4a38      	ldr	r2, [pc, #224]	@ (8002010 <HAL_I2S_Init+0x274>)
 8001f30:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a37      	ldr	r2, [pc, #220]	@ (8002014 <HAL_I2S_Init+0x278>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d101      	bne.n	8001f40 <HAL_I2S_Init+0x1a4>
 8001f3c:	4b36      	ldr	r3, [pc, #216]	@ (8002018 <HAL_I2S_Init+0x27c>)
 8001f3e:	e001      	b.n	8001f44 <HAL_I2S_Init+0x1a8>
 8001f40:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	6812      	ldr	r2, [r2, #0]
 8001f4a:	4932      	ldr	r1, [pc, #200]	@ (8002014 <HAL_I2S_Init+0x278>)
 8001f4c:	428a      	cmp	r2, r1
 8001f4e:	d101      	bne.n	8001f54 <HAL_I2S_Init+0x1b8>
 8001f50:	4a31      	ldr	r2, [pc, #196]	@ (8002018 <HAL_I2S_Init+0x27c>)
 8001f52:	e001      	b.n	8001f58 <HAL_I2S_Init+0x1bc>
 8001f54:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001f58:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001f5c:	f023 030f 	bic.w	r3, r3, #15
 8001f60:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a2b      	ldr	r2, [pc, #172]	@ (8002014 <HAL_I2S_Init+0x278>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d101      	bne.n	8001f70 <HAL_I2S_Init+0x1d4>
 8001f6c:	4b2a      	ldr	r3, [pc, #168]	@ (8002018 <HAL_I2S_Init+0x27c>)
 8001f6e:	e001      	b.n	8001f74 <HAL_I2S_Init+0x1d8>
 8001f70:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f74:	2202      	movs	r2, #2
 8001f76:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a25      	ldr	r2, [pc, #148]	@ (8002014 <HAL_I2S_Init+0x278>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d101      	bne.n	8001f86 <HAL_I2S_Init+0x1ea>
 8001f82:	4b25      	ldr	r3, [pc, #148]	@ (8002018 <HAL_I2S_Init+0x27c>)
 8001f84:	e001      	b.n	8001f8a <HAL_I2S_Init+0x1ee>
 8001f86:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f8a:	69db      	ldr	r3, [r3, #28]
 8001f8c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f96:	d003      	beq.n	8001fa0 <HAL_I2S_Init+0x204>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d103      	bne.n	8001fa8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8001fa0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fa4:	613b      	str	r3, [r7, #16]
 8001fa6:	e001      	b.n	8001fac <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	68db      	ldr	r3, [r3, #12]
 8001fbe:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	897b      	ldrh	r3, [r7, #10]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001fd8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a0d      	ldr	r2, [pc, #52]	@ (8002014 <HAL_I2S_Init+0x278>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d101      	bne.n	8001fe8 <HAL_I2S_Init+0x24c>
 8001fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8002018 <HAL_I2S_Init+0x27c>)
 8001fe6:	e001      	b.n	8001fec <HAL_I2S_Init+0x250>
 8001fe8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001fec:	897a      	ldrh	r2, [r7, #10]
 8001fee:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
}
 8002000:	4618      	mov	r0, r3
 8002002:	3720      	adds	r7, #32
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	0800286f 	.word	0x0800286f
 800200c:	cccccccd 	.word	0xcccccccd
 8002010:	080029f5 	.word	0x080029f5
 8002014:	40003800 	.word	0x40003800
 8002018:	40003400 	.word	0x40003400

0800201c <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b086      	sub	sp, #24
 8002020:	af00      	add	r7, sp, #0
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	60b9      	str	r1, [r7, #8]
 8002026:	4613      	mov	r3, r2
 8002028:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d002      	beq.n	8002036 <HAL_I2S_Transmit_DMA+0x1a>
 8002030:	88fb      	ldrh	r3, [r7, #6]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d101      	bne.n	800203a <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e08e      	b.n	8002158 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002040:	b2db      	uxtb	r3, r3
 8002042:	2b01      	cmp	r3, #1
 8002044:	d101      	bne.n	800204a <HAL_I2S_Transmit_DMA+0x2e>
 8002046:	2302      	movs	r3, #2
 8002048:	e086      	b.n	8002158 <HAL_I2S_Transmit_DMA+0x13c>
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2201      	movs	r2, #1
 800204e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002058:	b2db      	uxtb	r3, r3
 800205a:	2b01      	cmp	r3, #1
 800205c:	d005      	beq.n	800206a <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2200      	movs	r2, #0
 8002062:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_BUSY;
 8002066:	2302      	movs	r3, #2
 8002068:	e076      	b.n	8002158 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2203      	movs	r2, #3
 800206e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2200      	movs	r2, #0
 8002076:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	68ba      	ldr	r2, [r7, #8]
 800207c:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	69db      	ldr	r3, [r3, #28]
 8002084:	f003 0307 	and.w	r3, r3, #7
 8002088:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	2b03      	cmp	r3, #3
 800208e:	d002      	beq.n	8002096 <HAL_I2S_Transmit_DMA+0x7a>
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	2b05      	cmp	r3, #5
 8002094:	d10a      	bne.n	80020ac <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8002096:	88fb      	ldrh	r3, [r7, #6]
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	b29a      	uxth	r2, r3
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 80020a0:	88fb      	ldrh	r3, [r7, #6]
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	b29a      	uxth	r2, r3
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80020aa:	e005      	b.n	80020b8 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	88fa      	ldrh	r2, [r7, #6]
 80020b0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	88fa      	ldrh	r2, [r7, #6]
 80020b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020bc:	4a28      	ldr	r2, [pc, #160]	@ (8002160 <HAL_I2S_Transmit_DMA+0x144>)
 80020be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020c4:	4a27      	ldr	r2, [pc, #156]	@ (8002164 <HAL_I2S_Transmit_DMA+0x148>)
 80020c6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020cc:	4a26      	ldr	r2, [pc, #152]	@ (8002168 <HAL_I2S_Transmit_DMA+0x14c>)
 80020ce:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80020d8:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80020e0:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020e6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80020e8:	f7fe fcaa 	bl	8000a40 <HAL_DMA_Start_IT>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d00f      	beq.n	8002112 <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f6:	f043 0208 	orr.w	r2, r3, #8
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	2201      	movs	r2, #1
 8002102:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2200      	movs	r2, #0
 800210a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e022      	b.n	8002158 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	69db      	ldr	r3, [r3, #28]
 8002118:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800211c:	2b00      	cmp	r3, #0
 800211e:	d107      	bne.n	8002130 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	69da      	ldr	r2, [r3, #28]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800212e:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	2b00      	cmp	r3, #0
 800213c:	d107      	bne.n	800214e <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	685a      	ldr	r2, [r3, #4]
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f042 0202 	orr.w	r2, r2, #2
 800214c:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  return HAL_OK;
 8002156:	2300      	movs	r3, #0
}
 8002158:	4618      	mov	r0, r3
 800215a:	3718      	adds	r7, #24
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	080026ef 	.word	0x080026ef
 8002164:	080026ad 	.word	0x080026ad
 8002168:	08002769 	.word	0x08002769

0800216c <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	4613      	mov	r3, r2
 8002178:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d002      	beq.n	8002186 <HAL_I2S_Receive_DMA+0x1a>
 8002180:	88fb      	ldrh	r3, [r7, #6]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e0a1      	b.n	80022ce <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b01      	cmp	r3, #1
 8002194:	d101      	bne.n	800219a <HAL_I2S_Receive_DMA+0x2e>
 8002196:	2302      	movs	r3, #2
 8002198:	e099      	b.n	80022ce <HAL_I2S_Receive_DMA+0x162>
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2201      	movs	r2, #1
 800219e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d005      	beq.n	80021ba <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2200      	movs	r2, #0
 80021b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_BUSY;
 80021b6:	2302      	movs	r3, #2
 80021b8:	e089      	b.n	80022ce <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2204      	movs	r2, #4
 80021be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	2200      	movs	r2, #0
 80021c6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	68ba      	ldr	r2, [r7, #8]
 80021cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	69db      	ldr	r3, [r3, #28]
 80021d4:	f003 0307 	and.w	r3, r3, #7
 80021d8:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	2b03      	cmp	r3, #3
 80021de:	d002      	beq.n	80021e6 <HAL_I2S_Receive_DMA+0x7a>
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	2b05      	cmp	r3, #5
 80021e4:	d10a      	bne.n	80021fc <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 80021e6:	88fb      	ldrh	r3, [r7, #6]
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	b29a      	uxth	r2, r3
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 80021f0:	88fb      	ldrh	r3, [r7, #6]
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	b29a      	uxth	r2, r3
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	865a      	strh	r2, [r3, #50]	@ 0x32
 80021fa:	e005      	b.n	8002208 <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	88fa      	ldrh	r2, [r7, #6]
 8002200:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	88fa      	ldrh	r2, [r7, #6]
 8002206:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800220c:	4a32      	ldr	r2, [pc, #200]	@ (80022d8 <HAL_I2S_Receive_DMA+0x16c>)
 800220e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002214:	4a31      	ldr	r2, [pc, #196]	@ (80022dc <HAL_I2S_Receive_DMA+0x170>)
 8002216:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800221c:	4a30      	ldr	r2, [pc, #192]	@ (80022e0 <HAL_I2S_Receive_DMA+0x174>)
 800221e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800222a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800222e:	d10a      	bne.n	8002246 <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002230:	2300      	movs	r3, #0
 8002232:	613b      	str	r3, [r7, #16]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68db      	ldr	r3, [r3, #12]
 800223a:	613b      	str	r3, [r7, #16]
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	613b      	str	r3, [r7, #16]
 8002244:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	330c      	adds	r3, #12
 8002250:	4619      	mov	r1, r3
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002256:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800225c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800225e:	f7fe fbef 	bl	8000a40 <HAL_DMA_Start_IT>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d00f      	beq.n	8002288 <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226c:	f043 0208 	orr.w	r2, r3, #8
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2201      	movs	r2, #1
 8002278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2200      	movs	r2, #0
 8002280:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e022      	b.n	80022ce <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	69db      	ldr	r3, [r3, #28]
 800228e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002292:	2b00      	cmp	r3, #0
 8002294:	d107      	bne.n	80022a6 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	69da      	ldr	r2, [r3, #28]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80022a4:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f003 0301 	and.w	r3, r3, #1
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d107      	bne.n	80022c4 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	685a      	ldr	r2, [r3, #4]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f042 0201 	orr.w	r2, r2, #1
 80022c2:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  return HAL_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3718      	adds	r7, #24
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	0800274d 	.word	0x0800274d
 80022dc:	0800270b 	.word	0x0800270b
 80022e0:	08002769 	.word	0x08002769

080022e4 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b088      	sub	sp, #32
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 80022ec:	2300      	movs	r3, #0
 80022ee:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022f8:	d004      	beq.n	8002304 <HAL_I2S_DMAStop+0x20>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f040 80d1 	bne.w	80024a6 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002308:	2b00      	cmp	r3, #0
 800230a:	d00f      	beq.n	800232c <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002310:	4618      	mov	r0, r3
 8002312:	f7fe fbed 	bl	8000af0 <HAL_DMA_Abort>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d007      	beq.n	800232c <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002320:	f043 0208 	orr.w	r2, r3, #8
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800232c:	2364      	movs	r3, #100	@ 0x64
 800232e:	2201      	movs	r2, #1
 8002330:	2102      	movs	r1, #2
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f000 fb25 	bl	8002982 <I2S_WaitFlagStateUntilTimeout>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d00b      	beq.n	8002356 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002342:	f043 0201 	orr.w	r2, r3, #1
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2201      	movs	r2, #1
 800234e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8002356:	2364      	movs	r3, #100	@ 0x64
 8002358:	2200      	movs	r2, #0
 800235a:	2180      	movs	r1, #128	@ 0x80
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f000 fb10 	bl	8002982 <I2S_WaitFlagStateUntilTimeout>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d00b      	beq.n	8002380 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800236c:	f043 0201 	orr.w	r2, r3, #1
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2201      	movs	r2, #1
 8002378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	69da      	ldr	r2, [r3, #28]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800238e:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	685a      	ldr	r2, [r3, #4]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f022 0202 	bic.w	r2, r2, #2
 80023ac:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	2b05      	cmp	r3, #5
 80023b8:	f040 8165 	bne.w	8002686 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d00f      	beq.n	80023e4 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7fe fb91 	bl	8000af0 <HAL_DMA_Abort>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d007      	beq.n	80023e4 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023d8:	f043 0208 	orr.w	r2, r3, #8
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a8a      	ldr	r2, [pc, #552]	@ (8002614 <HAL_I2S_DMAStop+0x330>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d101      	bne.n	80023f2 <HAL_I2S_DMAStop+0x10e>
 80023ee:	4b8a      	ldr	r3, [pc, #552]	@ (8002618 <HAL_I2S_DMAStop+0x334>)
 80023f0:	e001      	b.n	80023f6 <HAL_I2S_DMAStop+0x112>
 80023f2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80023f6:	69da      	ldr	r2, [r3, #28]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4985      	ldr	r1, [pc, #532]	@ (8002614 <HAL_I2S_DMAStop+0x330>)
 80023fe:	428b      	cmp	r3, r1
 8002400:	d101      	bne.n	8002406 <HAL_I2S_DMAStop+0x122>
 8002402:	4b85      	ldr	r3, [pc, #532]	@ (8002618 <HAL_I2S_DMAStop+0x334>)
 8002404:	e001      	b.n	800240a <HAL_I2S_DMAStop+0x126>
 8002406:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800240a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800240e:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8002410:	2300      	movs	r3, #0
 8002412:	613b      	str	r3, [r7, #16]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a7e      	ldr	r2, [pc, #504]	@ (8002614 <HAL_I2S_DMAStop+0x330>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d101      	bne.n	8002422 <HAL_I2S_DMAStop+0x13e>
 800241e:	4b7e      	ldr	r3, [pc, #504]	@ (8002618 <HAL_I2S_DMAStop+0x334>)
 8002420:	e001      	b.n	8002426 <HAL_I2S_DMAStop+0x142>
 8002422:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	613b      	str	r3, [r7, #16]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a79      	ldr	r2, [pc, #484]	@ (8002614 <HAL_I2S_DMAStop+0x330>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d101      	bne.n	8002438 <HAL_I2S_DMAStop+0x154>
 8002434:	4b78      	ldr	r3, [pc, #480]	@ (8002618 <HAL_I2S_DMAStop+0x334>)
 8002436:	e001      	b.n	800243c <HAL_I2S_DMAStop+0x158>
 8002438:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	613b      	str	r3, [r7, #16]
 8002440:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a73      	ldr	r2, [pc, #460]	@ (8002614 <HAL_I2S_DMAStop+0x330>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d101      	bne.n	8002450 <HAL_I2S_DMAStop+0x16c>
 800244c:	4b72      	ldr	r3, [pc, #456]	@ (8002618 <HAL_I2S_DMAStop+0x334>)
 800244e:	e001      	b.n	8002454 <HAL_I2S_DMAStop+0x170>
 8002450:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	496e      	ldr	r1, [pc, #440]	@ (8002614 <HAL_I2S_DMAStop+0x330>)
 800245c:	428b      	cmp	r3, r1
 800245e:	d101      	bne.n	8002464 <HAL_I2S_DMAStop+0x180>
 8002460:	4b6d      	ldr	r3, [pc, #436]	@ (8002618 <HAL_I2S_DMAStop+0x334>)
 8002462:	e001      	b.n	8002468 <HAL_I2S_DMAStop+0x184>
 8002464:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002468:	f022 0201 	bic.w	r2, r2, #1
 800246c:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d10c      	bne.n	8002490 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800247a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2201      	movs	r2, #1
 8002486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        errorcode = HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800248e:	e0fa      	b.n	8002686 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a5f      	ldr	r2, [pc, #380]	@ (8002614 <HAL_I2S_DMAStop+0x330>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d101      	bne.n	800249e <HAL_I2S_DMAStop+0x1ba>
 800249a:	4b5f      	ldr	r3, [pc, #380]	@ (8002618 <HAL_I2S_DMAStop+0x334>)
 800249c:	e001      	b.n	80024a2 <HAL_I2S_DMAStop+0x1be>
 800249e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80024a2:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80024a4:	e0ef      	b.n	8002686 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80024ae:	d005      	beq.n	80024bc <HAL_I2S_DMAStop+0x1d8>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80024b8:	f040 80e5 	bne.w	8002686 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d00f      	beq.n	80024e4 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7fe fb11 	bl	8000af0 <HAL_DMA_Abort>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d007      	beq.n	80024e4 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d8:	f043 0208 	orr.w	r2, r3, #8
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	2b05      	cmp	r3, #5
 80024ee:	f040 809a 	bne.w	8002626 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00f      	beq.n	800251a <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024fe:	4618      	mov	r0, r3
 8002500:	f7fe faf6 	bl	8000af0 <HAL_DMA_Abort>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d007      	beq.n	800251a <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800250e:	f043 0208 	orr.w	r2, r3, #8
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 800251a:	f7fe f8a5 	bl	8000668 <HAL_GetTick>
 800251e:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8002520:	e012      	b.n	8002548 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8002522:	f7fe f8a1 	bl	8000668 <HAL_GetTick>
 8002526:	4602      	mov	r2, r0
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	1ad3      	subs	r3, r2, r3
 800252c:	2b64      	cmp	r3, #100	@ 0x64
 800252e:	d90b      	bls.n	8002548 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002534:	f043 0201 	orr.w	r2, r3, #1
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a31      	ldr	r2, [pc, #196]	@ (8002614 <HAL_I2S_DMAStop+0x330>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d101      	bne.n	8002556 <HAL_I2S_DMAStop+0x272>
 8002552:	4b31      	ldr	r3, [pc, #196]	@ (8002618 <HAL_I2S_DMAStop+0x334>)
 8002554:	e001      	b.n	800255a <HAL_I2S_DMAStop+0x276>
 8002556:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f003 0302 	and.w	r3, r3, #2
 8002560:	2b02      	cmp	r3, #2
 8002562:	d1de      	bne.n	8002522 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8002564:	e012      	b.n	800258c <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8002566:	f7fe f87f 	bl	8000668 <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b64      	cmp	r3, #100	@ 0x64
 8002572:	d90b      	bls.n	800258c <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002578:	f043 0201 	orr.w	r2, r3, #1
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a20      	ldr	r2, [pc, #128]	@ (8002614 <HAL_I2S_DMAStop+0x330>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d101      	bne.n	800259a <HAL_I2S_DMAStop+0x2b6>
 8002596:	4b20      	ldr	r3, [pc, #128]	@ (8002618 <HAL_I2S_DMAStop+0x334>)
 8002598:	e001      	b.n	800259e <HAL_I2S_DMAStop+0x2ba>
 800259a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025a4:	2b80      	cmp	r3, #128	@ 0x80
 80025a6:	d0de      	beq.n	8002566 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a19      	ldr	r2, [pc, #100]	@ (8002614 <HAL_I2S_DMAStop+0x330>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d101      	bne.n	80025b6 <HAL_I2S_DMAStop+0x2d2>
 80025b2:	4b19      	ldr	r3, [pc, #100]	@ (8002618 <HAL_I2S_DMAStop+0x334>)
 80025b4:	e001      	b.n	80025ba <HAL_I2S_DMAStop+0x2d6>
 80025b6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80025ba:	69da      	ldr	r2, [r3, #28]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4914      	ldr	r1, [pc, #80]	@ (8002614 <HAL_I2S_DMAStop+0x330>)
 80025c2:	428b      	cmp	r3, r1
 80025c4:	d101      	bne.n	80025ca <HAL_I2S_DMAStop+0x2e6>
 80025c6:	4b14      	ldr	r3, [pc, #80]	@ (8002618 <HAL_I2S_DMAStop+0x334>)
 80025c8:	e001      	b.n	80025ce <HAL_I2S_DMAStop+0x2ea>
 80025ca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80025ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025d2:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 80025d4:	2300      	movs	r3, #0
 80025d6:	60fb      	str	r3, [r7, #12]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002614 <HAL_I2S_DMAStop+0x330>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d101      	bne.n	80025e6 <HAL_I2S_DMAStop+0x302>
 80025e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002618 <HAL_I2S_DMAStop+0x334>)
 80025e4:	e001      	b.n	80025ea <HAL_I2S_DMAStop+0x306>
 80025e6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	60fb      	str	r3, [r7, #12]
 80025ee:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a07      	ldr	r2, [pc, #28]	@ (8002614 <HAL_I2S_DMAStop+0x330>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d101      	bne.n	80025fe <HAL_I2S_DMAStop+0x31a>
 80025fa:	4b07      	ldr	r3, [pc, #28]	@ (8002618 <HAL_I2S_DMAStop+0x334>)
 80025fc:	e001      	b.n	8002602 <HAL_I2S_DMAStop+0x31e>
 80025fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002602:	685a      	ldr	r2, [r3, #4]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4902      	ldr	r1, [pc, #8]	@ (8002614 <HAL_I2S_DMAStop+0x330>)
 800260a:	428b      	cmp	r3, r1
 800260c:	d106      	bne.n	800261c <HAL_I2S_DMAStop+0x338>
 800260e:	4b02      	ldr	r3, [pc, #8]	@ (8002618 <HAL_I2S_DMAStop+0x334>)
 8002610:	e006      	b.n	8002620 <HAL_I2S_DMAStop+0x33c>
 8002612:	bf00      	nop
 8002614:	40003800 	.word	0x40003800
 8002618:	40003400 	.word	0x40003400
 800261c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002620:	f022 0202 	bic.w	r2, r2, #2
 8002624:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	69da      	ldr	r2, [r3, #28]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002634:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002636:	2300      	movs	r3, #0
 8002638:	60bb      	str	r3, [r7, #8]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	60bb      	str	r3, [r7, #8]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	60bb      	str	r3, [r7, #8]
 800264a:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	685a      	ldr	r2, [r3, #4]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f022 0201 	bic.w	r2, r2, #1
 800265a:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002664:	d10c      	bne.n	8002680 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800266a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2201      	movs	r2, #1
 8002676:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode = HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	77fb      	strb	r3, [r7, #31]
 800267e:	e002      	b.n	8002686 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2201      	movs	r2, #1
 800268a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return errorcode;
 800268e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002690:	4618      	mov	r0, r3
 8002692:	3720      	adds	r7, #32
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026b8:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	69db      	ldr	r3, [r3, #28]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d10e      	bne.n	80026e0 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	685a      	ldr	r2, [r3, #4]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f022 0202 	bic.w	r2, r2, #2
 80026d0:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80026e0:	68f8      	ldr	r0, [r7, #12]
 80026e2:	f001 fee7 	bl	80044b4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80026e6:	bf00      	nop
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b084      	sub	sp, #16
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026fa:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80026fc:	68f8      	ldr	r0, [r7, #12]
 80026fe:	f001 fecf 	bl	80044a0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002702:	bf00      	nop
 8002704:	3710      	adds	r7, #16
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800270a:	b580      	push	{r7, lr}
 800270c:	b084      	sub	sp, #16
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002716:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	69db      	ldr	r3, [r3, #28]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d10e      	bne.n	800273e <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	685a      	ldr	r2, [r3, #4]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f022 0201 	bic.w	r2, r2, #1
 800272e:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2200      	movs	r2, #0
 8002734:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2201      	movs	r2, #1
 800273a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 800273e:	68f8      	ldr	r0, [r7, #12]
 8002740:	f001 fe82 	bl	8004448 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002744:	bf00      	nop
 8002746:	3710      	adds	r7, #16
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002758:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 800275a:	68f8      	ldr	r0, [r7, #12]
 800275c:	f001 fe8a 	bl	8004474 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002760:	bf00      	nop
 8002762:	3710      	adds	r7, #16
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002774:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f022 0203 	bic.w	r2, r2, #3
 8002784:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2200      	movs	r2, #0
 800278a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2200      	movs	r2, #0
 8002790:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2201      	movs	r2, #1
 8002796:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800279e:	f043 0208 	orr.w	r2, r3, #8
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80027a6:	68f8      	ldr	r0, [r7, #12]
 80027a8:	f7ff ff76 	bl	8002698 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80027ac:	bf00      	nop
 80027ae:	3710      	adds	r7, #16
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027c0:	881a      	ldrh	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027cc:	1c9a      	adds	r2, r3, #2
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	3b01      	subs	r3, #1
 80027da:	b29a      	uxth	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d10e      	bne.n	8002808 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	685a      	ldr	r2, [r3, #4]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80027f8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2201      	movs	r2, #1
 80027fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f001 fe56 	bl	80044b4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002808:	bf00      	nop
 800280a:	3708      	adds	r7, #8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	68da      	ldr	r2, [r3, #12]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002822:	b292      	uxth	r2, r2
 8002824:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282a:	1c9a      	adds	r2, r3, #2
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002834:	b29b      	uxth	r3, r3
 8002836:	3b01      	subs	r3, #1
 8002838:	b29a      	uxth	r2, r3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002842:	b29b      	uxth	r3, r3
 8002844:	2b00      	cmp	r3, #0
 8002846:	d10e      	bne.n	8002866 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	685a      	ldr	r2, [r3, #4]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002856:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f001 fdf1 	bl	8004448 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002866:	bf00      	nop
 8002868:	3708      	adds	r7, #8
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b086      	sub	sp, #24
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2b04      	cmp	r3, #4
 8002888:	d13a      	bne.n	8002900 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	f003 0301 	and.w	r3, r3, #1
 8002890:	2b01      	cmp	r3, #1
 8002892:	d109      	bne.n	80028a8 <I2S_IRQHandler+0x3a>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800289e:	2b40      	cmp	r3, #64	@ 0x40
 80028a0:	d102      	bne.n	80028a8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7ff ffb4 	bl	8002810 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028ae:	2b40      	cmp	r3, #64	@ 0x40
 80028b0:	d126      	bne.n	8002900 <I2S_IRQHandler+0x92>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f003 0320 	and.w	r3, r3, #32
 80028bc:	2b20      	cmp	r3, #32
 80028be:	d11f      	bne.n	8002900 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	685a      	ldr	r2, [r3, #4]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80028ce:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80028d0:	2300      	movs	r3, #0
 80028d2:	613b      	str	r3, [r7, #16]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	613b      	str	r3, [r7, #16]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	613b      	str	r3, [r7, #16]
 80028e4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2201      	movs	r2, #1
 80028ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f2:	f043 0202 	orr.w	r2, r3, #2
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f7ff fecc 	bl	8002698 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002906:	b2db      	uxtb	r3, r3
 8002908:	2b03      	cmp	r3, #3
 800290a:	d136      	bne.n	800297a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	2b02      	cmp	r3, #2
 8002914:	d109      	bne.n	800292a <I2S_IRQHandler+0xbc>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002920:	2b80      	cmp	r3, #128	@ 0x80
 8002922:	d102      	bne.n	800292a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f7ff ff45 	bl	80027b4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	f003 0308 	and.w	r3, r3, #8
 8002930:	2b08      	cmp	r3, #8
 8002932:	d122      	bne.n	800297a <I2S_IRQHandler+0x10c>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f003 0320 	and.w	r3, r3, #32
 800293e:	2b20      	cmp	r3, #32
 8002940:	d11b      	bne.n	800297a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	685a      	ldr	r2, [r3, #4]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002950:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002952:	2300      	movs	r3, #0
 8002954:	60fb      	str	r3, [r7, #12]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	60fb      	str	r3, [r7, #12]
 800295e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2201      	movs	r2, #1
 8002964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800296c:	f043 0204 	orr.w	r2, r3, #4
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f7ff fe8f 	bl	8002698 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800297a:	bf00      	nop
 800297c:	3718      	adds	r7, #24
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	b086      	sub	sp, #24
 8002986:	af00      	add	r7, sp, #0
 8002988:	60f8      	str	r0, [r7, #12]
 800298a:	60b9      	str	r1, [r7, #8]
 800298c:	603b      	str	r3, [r7, #0]
 800298e:	4613      	mov	r3, r2
 8002990:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8002992:	f7fd fe69 	bl	8000668 <HAL_GetTick>
 8002996:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8002998:	e018      	b.n	80029cc <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029a0:	d014      	beq.n	80029cc <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 80029a2:	f7fd fe61 	bl	8000668 <HAL_GetTick>
 80029a6:	4602      	mov	r2, r0
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	1ad3      	subs	r3, r2, r3
 80029ac:	683a      	ldr	r2, [r7, #0]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d902      	bls.n	80029b8 <I2S_WaitFlagStateUntilTimeout+0x36>
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d109      	bne.n	80029cc <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e00f      	b.n	80029ec <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	689a      	ldr	r2, [r3, #8]
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	4013      	ands	r3, r2
 80029d6:	68ba      	ldr	r2, [r7, #8]
 80029d8:	429a      	cmp	r2, r3
 80029da:	bf0c      	ite	eq
 80029dc:	2301      	moveq	r3, #1
 80029de:	2300      	movne	r3, #0
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	461a      	mov	r2, r3
 80029e4:	79fb      	ldrb	r3, [r7, #7]
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d1d7      	bne.n	800299a <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 80029ea:	2300      	movs	r3, #0
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3718      	adds	r7, #24
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b088      	sub	sp, #32
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a92      	ldr	r2, [pc, #584]	@ (8002c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d101      	bne.n	8002a12 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002a0e:	4b92      	ldr	r3, [pc, #584]	@ (8002c58 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002a10:	e001      	b.n	8002a16 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002a12:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a8b      	ldr	r2, [pc, #556]	@ (8002c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d101      	bne.n	8002a30 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002a2c:	4b8a      	ldr	r3, [pc, #552]	@ (8002c58 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002a2e:	e001      	b.n	8002a34 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002a30:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a40:	d004      	beq.n	8002a4c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	f040 8099 	bne.w	8002b7e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d107      	bne.n	8002a66 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d002      	beq.n	8002a66 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f000 f925 	bl	8002cb0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	f003 0301 	and.w	r3, r3, #1
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d107      	bne.n	8002a80 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d002      	beq.n	8002a80 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 f9c8 	bl	8002e10 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a86:	2b40      	cmp	r3, #64	@ 0x40
 8002a88:	d13a      	bne.n	8002b00 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	f003 0320 	and.w	r3, r3, #32
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d035      	beq.n	8002b00 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a6e      	ldr	r2, [pc, #440]	@ (8002c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d101      	bne.n	8002aa2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002a9e:	4b6e      	ldr	r3, [pc, #440]	@ (8002c58 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002aa0:	e001      	b.n	8002aa6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002aa2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002aa6:	685a      	ldr	r2, [r3, #4]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4969      	ldr	r1, [pc, #420]	@ (8002c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002aae:	428b      	cmp	r3, r1
 8002ab0:	d101      	bne.n	8002ab6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002ab2:	4b69      	ldr	r3, [pc, #420]	@ (8002c58 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002ab4:	e001      	b.n	8002aba <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002ab6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002aba:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002abe:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	685a      	ldr	r2, [r3, #4]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002ace:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	60fb      	str	r3, [r7, #12]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	60fb      	str	r3, [r7, #12]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	60fb      	str	r3, [r7, #12]
 8002ae4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2201      	movs	r2, #1
 8002aea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af2:	f043 0202 	orr.w	r2, r3, #2
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f7ff fdcc 	bl	8002698 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	f003 0308 	and.w	r3, r3, #8
 8002b06:	2b08      	cmp	r3, #8
 8002b08:	f040 80c3 	bne.w	8002c92 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	f003 0320 	and.w	r3, r3, #32
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	f000 80bd 	beq.w	8002c92 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685a      	ldr	r2, [r3, #4]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002b26:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a49      	ldr	r2, [pc, #292]	@ (8002c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d101      	bne.n	8002b36 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002b32:	4b49      	ldr	r3, [pc, #292]	@ (8002c58 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b34:	e001      	b.n	8002b3a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002b36:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b3a:	685a      	ldr	r2, [r3, #4]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4944      	ldr	r1, [pc, #272]	@ (8002c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b42:	428b      	cmp	r3, r1
 8002b44:	d101      	bne.n	8002b4a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002b46:	4b44      	ldr	r3, [pc, #272]	@ (8002c58 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b48:	e001      	b.n	8002b4e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002b4a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b4e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002b52:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002b54:	2300      	movs	r3, #0
 8002b56:	60bb      	str	r3, [r7, #8]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	60bb      	str	r3, [r7, #8]
 8002b60:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2201      	movs	r2, #1
 8002b66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b6e:	f043 0204 	orr.w	r2, r3, #4
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f7ff fd8e 	bl	8002698 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002b7c:	e089      	b.n	8002c92 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002b7e:	69bb      	ldr	r3, [r7, #24]
 8002b80:	f003 0302 	and.w	r3, r3, #2
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d107      	bne.n	8002b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d002      	beq.n	8002b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f000 f8be 	bl	8002d14 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d107      	bne.n	8002bb2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d002      	beq.n	8002bb2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f000 f8fd 	bl	8002dac <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bb8:	2b40      	cmp	r3, #64	@ 0x40
 8002bba:	d12f      	bne.n	8002c1c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	f003 0320 	and.w	r3, r3, #32
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d02a      	beq.n	8002c1c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	685a      	ldr	r2, [r3, #4]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002bd4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a1e      	ldr	r2, [pc, #120]	@ (8002c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d101      	bne.n	8002be4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002be0:	4b1d      	ldr	r3, [pc, #116]	@ (8002c58 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002be2:	e001      	b.n	8002be8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002be4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002be8:	685a      	ldr	r2, [r3, #4]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4919      	ldr	r1, [pc, #100]	@ (8002c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002bf0:	428b      	cmp	r3, r1
 8002bf2:	d101      	bne.n	8002bf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002bf4:	4b18      	ldr	r3, [pc, #96]	@ (8002c58 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002bf6:	e001      	b.n	8002bfc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002bf8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002bfc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002c00:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2201      	movs	r2, #1
 8002c06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c0e:	f043 0202 	orr.w	r2, r3, #2
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f7ff fd3e 	bl	8002698 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	f003 0308 	and.w	r3, r3, #8
 8002c22:	2b08      	cmp	r3, #8
 8002c24:	d136      	bne.n	8002c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	f003 0320 	and.w	r3, r3, #32
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d031      	beq.n	8002c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a07      	ldr	r2, [pc, #28]	@ (8002c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d101      	bne.n	8002c3e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002c3a:	4b07      	ldr	r3, [pc, #28]	@ (8002c58 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002c3c:	e001      	b.n	8002c42 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002c3e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c42:	685a      	ldr	r2, [r3, #4]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4902      	ldr	r1, [pc, #8]	@ (8002c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002c4a:	428b      	cmp	r3, r1
 8002c4c:	d106      	bne.n	8002c5c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002c4e:	4b02      	ldr	r3, [pc, #8]	@ (8002c58 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002c50:	e006      	b.n	8002c60 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002c52:	bf00      	nop
 8002c54:	40003800 	.word	0x40003800
 8002c58:	40003400 	.word	0x40003400
 8002c5c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c60:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002c64:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	685a      	ldr	r2, [r3, #4]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002c74:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2201      	movs	r2, #1
 8002c7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c82:	f043 0204 	orr.w	r2, r3, #4
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f7ff fd04 	bl	8002698 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002c90:	e000      	b.n	8002c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002c92:	bf00      	nop
}
 8002c94:	bf00      	nop
 8002c96:	3720      	adds	r7, #32
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}

08002c9c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002ca4:	bf00      	nop
 8002ca6:	370c      	adds	r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cbc:	1c99      	adds	r1, r3, #2
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	6251      	str	r1, [r2, #36]	@ 0x24
 8002cc2:	881a      	ldrh	r2, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	3b01      	subs	r3, #1
 8002cd2:	b29a      	uxth	r2, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d113      	bne.n	8002d0a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	685a      	ldr	r2, [r3, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002cf0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d106      	bne.n	8002d0a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f7ff ffc9 	bl	8002c9c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002d0a:	bf00      	nop
 8002d0c:	3708      	adds	r7, #8
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
	...

08002d14 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d20:	1c99      	adds	r1, r3, #2
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	6251      	str	r1, [r2, #36]	@ 0x24
 8002d26:	8819      	ldrh	r1, [r3, #0]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a1d      	ldr	r2, [pc, #116]	@ (8002da4 <I2SEx_TxISR_I2SExt+0x90>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d101      	bne.n	8002d36 <I2SEx_TxISR_I2SExt+0x22>
 8002d32:	4b1d      	ldr	r3, [pc, #116]	@ (8002da8 <I2SEx_TxISR_I2SExt+0x94>)
 8002d34:	e001      	b.n	8002d3a <I2SEx_TxISR_I2SExt+0x26>
 8002d36:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d3a:	460a      	mov	r2, r1
 8002d3c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	3b01      	subs	r3, #1
 8002d46:	b29a      	uxth	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d121      	bne.n	8002d9a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a12      	ldr	r2, [pc, #72]	@ (8002da4 <I2SEx_TxISR_I2SExt+0x90>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d101      	bne.n	8002d64 <I2SEx_TxISR_I2SExt+0x50>
 8002d60:	4b11      	ldr	r3, [pc, #68]	@ (8002da8 <I2SEx_TxISR_I2SExt+0x94>)
 8002d62:	e001      	b.n	8002d68 <I2SEx_TxISR_I2SExt+0x54>
 8002d64:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d68:	685a      	ldr	r2, [r3, #4]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	490d      	ldr	r1, [pc, #52]	@ (8002da4 <I2SEx_TxISR_I2SExt+0x90>)
 8002d70:	428b      	cmp	r3, r1
 8002d72:	d101      	bne.n	8002d78 <I2SEx_TxISR_I2SExt+0x64>
 8002d74:	4b0c      	ldr	r3, [pc, #48]	@ (8002da8 <I2SEx_TxISR_I2SExt+0x94>)
 8002d76:	e001      	b.n	8002d7c <I2SEx_TxISR_I2SExt+0x68>
 8002d78:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d7c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002d80:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d106      	bne.n	8002d9a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f7ff ff81 	bl	8002c9c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002d9a:	bf00      	nop
 8002d9c:	3708      	adds	r7, #8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	40003800 	.word	0x40003800
 8002da8:	40003400 	.word	0x40003400

08002dac <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68d8      	ldr	r0, [r3, #12]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dbe:	1c99      	adds	r1, r3, #2
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002dc4:	b282      	uxth	r2, r0
 8002dc6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	b29a      	uxth	r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002dda:	b29b      	uxth	r3, r3
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d113      	bne.n	8002e08 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	685a      	ldr	r2, [r3, #4]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002dee:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d106      	bne.n	8002e08 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f7ff ff4a 	bl	8002c9c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002e08:	bf00      	nop
 8002e0a:	3708      	adds	r7, #8
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a20      	ldr	r2, [pc, #128]	@ (8002ea0 <I2SEx_RxISR_I2SExt+0x90>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d101      	bne.n	8002e26 <I2SEx_RxISR_I2SExt+0x16>
 8002e22:	4b20      	ldr	r3, [pc, #128]	@ (8002ea4 <I2SEx_RxISR_I2SExt+0x94>)
 8002e24:	e001      	b.n	8002e2a <I2SEx_RxISR_I2SExt+0x1a>
 8002e26:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e2a:	68d8      	ldr	r0, [r3, #12]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e30:	1c99      	adds	r1, r3, #2
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002e36:	b282      	uxth	r2, r0
 8002e38:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	3b01      	subs	r3, #1
 8002e42:	b29a      	uxth	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d121      	bne.n	8002e96 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a12      	ldr	r2, [pc, #72]	@ (8002ea0 <I2SEx_RxISR_I2SExt+0x90>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d101      	bne.n	8002e60 <I2SEx_RxISR_I2SExt+0x50>
 8002e5c:	4b11      	ldr	r3, [pc, #68]	@ (8002ea4 <I2SEx_RxISR_I2SExt+0x94>)
 8002e5e:	e001      	b.n	8002e64 <I2SEx_RxISR_I2SExt+0x54>
 8002e60:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e64:	685a      	ldr	r2, [r3, #4]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	490d      	ldr	r1, [pc, #52]	@ (8002ea0 <I2SEx_RxISR_I2SExt+0x90>)
 8002e6c:	428b      	cmp	r3, r1
 8002e6e:	d101      	bne.n	8002e74 <I2SEx_RxISR_I2SExt+0x64>
 8002e70:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea4 <I2SEx_RxISR_I2SExt+0x94>)
 8002e72:	e001      	b.n	8002e78 <I2SEx_RxISR_I2SExt+0x68>
 8002e74:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e78:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002e7c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d106      	bne.n	8002e96 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f7ff ff03 	bl	8002c9c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002e96:	bf00      	nop
 8002e98:	3708      	adds	r7, #8
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40003800 	.word	0x40003800
 8002ea4:	40003400 	.word	0x40003400

08002ea8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b086      	sub	sp, #24
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e267      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d075      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ec6:	4b88      	ldr	r3, [pc, #544]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	f003 030c 	and.w	r3, r3, #12
 8002ece:	2b04      	cmp	r3, #4
 8002ed0:	d00c      	beq.n	8002eec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ed2:	4b85      	ldr	r3, [pc, #532]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002eda:	2b08      	cmp	r3, #8
 8002edc:	d112      	bne.n	8002f04 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ede:	4b82      	ldr	r3, [pc, #520]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ee6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002eea:	d10b      	bne.n	8002f04 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eec:	4b7e      	ldr	r3, [pc, #504]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d05b      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x108>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d157      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e242      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f0c:	d106      	bne.n	8002f1c <HAL_RCC_OscConfig+0x74>
 8002f0e:	4b76      	ldr	r3, [pc, #472]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a75      	ldr	r2, [pc, #468]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f18:	6013      	str	r3, [r2, #0]
 8002f1a:	e01d      	b.n	8002f58 <HAL_RCC_OscConfig+0xb0>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f24:	d10c      	bne.n	8002f40 <HAL_RCC_OscConfig+0x98>
 8002f26:	4b70      	ldr	r3, [pc, #448]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a6f      	ldr	r2, [pc, #444]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f30:	6013      	str	r3, [r2, #0]
 8002f32:	4b6d      	ldr	r3, [pc, #436]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a6c      	ldr	r2, [pc, #432]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f3c:	6013      	str	r3, [r2, #0]
 8002f3e:	e00b      	b.n	8002f58 <HAL_RCC_OscConfig+0xb0>
 8002f40:	4b69      	ldr	r3, [pc, #420]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a68      	ldr	r2, [pc, #416]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f4a:	6013      	str	r3, [r2, #0]
 8002f4c:	4b66      	ldr	r3, [pc, #408]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a65      	ldr	r2, [pc, #404]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d013      	beq.n	8002f88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f60:	f7fd fb82 	bl	8000668 <HAL_GetTick>
 8002f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f66:	e008      	b.n	8002f7a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f68:	f7fd fb7e 	bl	8000668 <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	2b64      	cmp	r3, #100	@ 0x64
 8002f74:	d901      	bls.n	8002f7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e207      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f7a:	4b5b      	ldr	r3, [pc, #364]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d0f0      	beq.n	8002f68 <HAL_RCC_OscConfig+0xc0>
 8002f86:	e014      	b.n	8002fb2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f88:	f7fd fb6e 	bl	8000668 <HAL_GetTick>
 8002f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f8e:	e008      	b.n	8002fa2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f90:	f7fd fb6a 	bl	8000668 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b64      	cmp	r3, #100	@ 0x64
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e1f3      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fa2:	4b51      	ldr	r3, [pc, #324]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d1f0      	bne.n	8002f90 <HAL_RCC_OscConfig+0xe8>
 8002fae:	e000      	b.n	8002fb2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0302 	and.w	r3, r3, #2
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d063      	beq.n	8003086 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fbe:	4b4a      	ldr	r3, [pc, #296]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f003 030c 	and.w	r3, r3, #12
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00b      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fca:	4b47      	ldr	r3, [pc, #284]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fd2:	2b08      	cmp	r3, #8
 8002fd4:	d11c      	bne.n	8003010 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fd6:	4b44      	ldr	r3, [pc, #272]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d116      	bne.n	8003010 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fe2:	4b41      	ldr	r3, [pc, #260]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d005      	beq.n	8002ffa <HAL_RCC_OscConfig+0x152>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d001      	beq.n	8002ffa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e1c7      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ffa:	4b3b      	ldr	r3, [pc, #236]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	4937      	ldr	r1, [pc, #220]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 800300a:	4313      	orrs	r3, r2
 800300c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800300e:	e03a      	b.n	8003086 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d020      	beq.n	800305a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003018:	4b34      	ldr	r3, [pc, #208]	@ (80030ec <HAL_RCC_OscConfig+0x244>)
 800301a:	2201      	movs	r2, #1
 800301c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800301e:	f7fd fb23 	bl	8000668 <HAL_GetTick>
 8003022:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003024:	e008      	b.n	8003038 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003026:	f7fd fb1f 	bl	8000668 <HAL_GetTick>
 800302a:	4602      	mov	r2, r0
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	2b02      	cmp	r3, #2
 8003032:	d901      	bls.n	8003038 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003034:	2303      	movs	r3, #3
 8003036:	e1a8      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003038:	4b2b      	ldr	r3, [pc, #172]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0302 	and.w	r3, r3, #2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d0f0      	beq.n	8003026 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003044:	4b28      	ldr	r3, [pc, #160]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	691b      	ldr	r3, [r3, #16]
 8003050:	00db      	lsls	r3, r3, #3
 8003052:	4925      	ldr	r1, [pc, #148]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8003054:	4313      	orrs	r3, r2
 8003056:	600b      	str	r3, [r1, #0]
 8003058:	e015      	b.n	8003086 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800305a:	4b24      	ldr	r3, [pc, #144]	@ (80030ec <HAL_RCC_OscConfig+0x244>)
 800305c:	2200      	movs	r2, #0
 800305e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003060:	f7fd fb02 	bl	8000668 <HAL_GetTick>
 8003064:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003066:	e008      	b.n	800307a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003068:	f7fd fafe 	bl	8000668 <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	2b02      	cmp	r3, #2
 8003074:	d901      	bls.n	800307a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e187      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800307a:	4b1b      	ldr	r3, [pc, #108]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d1f0      	bne.n	8003068 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0308 	and.w	r3, r3, #8
 800308e:	2b00      	cmp	r3, #0
 8003090:	d036      	beq.n	8003100 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	695b      	ldr	r3, [r3, #20]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d016      	beq.n	80030c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800309a:	4b15      	ldr	r3, [pc, #84]	@ (80030f0 <HAL_RCC_OscConfig+0x248>)
 800309c:	2201      	movs	r2, #1
 800309e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030a0:	f7fd fae2 	bl	8000668 <HAL_GetTick>
 80030a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030a6:	e008      	b.n	80030ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030a8:	f7fd fade 	bl	8000668 <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d901      	bls.n	80030ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e167      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ba:	4b0b      	ldr	r3, [pc, #44]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 80030bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d0f0      	beq.n	80030a8 <HAL_RCC_OscConfig+0x200>
 80030c6:	e01b      	b.n	8003100 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030c8:	4b09      	ldr	r3, [pc, #36]	@ (80030f0 <HAL_RCC_OscConfig+0x248>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030ce:	f7fd facb 	bl	8000668 <HAL_GetTick>
 80030d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030d4:	e00e      	b.n	80030f4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030d6:	f7fd fac7 	bl	8000668 <HAL_GetTick>
 80030da:	4602      	mov	r2, r0
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d907      	bls.n	80030f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e150      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
 80030e8:	40023800 	.word	0x40023800
 80030ec:	42470000 	.word	0x42470000
 80030f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030f4:	4b88      	ldr	r3, [pc, #544]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80030f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030f8:	f003 0302 	and.w	r3, r3, #2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d1ea      	bne.n	80030d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0304 	and.w	r3, r3, #4
 8003108:	2b00      	cmp	r3, #0
 800310a:	f000 8097 	beq.w	800323c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800310e:	2300      	movs	r3, #0
 8003110:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003112:	4b81      	ldr	r3, [pc, #516]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003116:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d10f      	bne.n	800313e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800311e:	2300      	movs	r3, #0
 8003120:	60bb      	str	r3, [r7, #8]
 8003122:	4b7d      	ldr	r3, [pc, #500]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003126:	4a7c      	ldr	r2, [pc, #496]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003128:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800312c:	6413      	str	r3, [r2, #64]	@ 0x40
 800312e:	4b7a      	ldr	r3, [pc, #488]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003136:	60bb      	str	r3, [r7, #8]
 8003138:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800313a:	2301      	movs	r3, #1
 800313c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800313e:	4b77      	ldr	r3, [pc, #476]	@ (800331c <HAL_RCC_OscConfig+0x474>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003146:	2b00      	cmp	r3, #0
 8003148:	d118      	bne.n	800317c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800314a:	4b74      	ldr	r3, [pc, #464]	@ (800331c <HAL_RCC_OscConfig+0x474>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a73      	ldr	r2, [pc, #460]	@ (800331c <HAL_RCC_OscConfig+0x474>)
 8003150:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003154:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003156:	f7fd fa87 	bl	8000668 <HAL_GetTick>
 800315a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800315c:	e008      	b.n	8003170 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800315e:	f7fd fa83 	bl	8000668 <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d901      	bls.n	8003170 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e10c      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003170:	4b6a      	ldr	r3, [pc, #424]	@ (800331c <HAL_RCC_OscConfig+0x474>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003178:	2b00      	cmp	r3, #0
 800317a:	d0f0      	beq.n	800315e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d106      	bne.n	8003192 <HAL_RCC_OscConfig+0x2ea>
 8003184:	4b64      	ldr	r3, [pc, #400]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003186:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003188:	4a63      	ldr	r2, [pc, #396]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 800318a:	f043 0301 	orr.w	r3, r3, #1
 800318e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003190:	e01c      	b.n	80031cc <HAL_RCC_OscConfig+0x324>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	2b05      	cmp	r3, #5
 8003198:	d10c      	bne.n	80031b4 <HAL_RCC_OscConfig+0x30c>
 800319a:	4b5f      	ldr	r3, [pc, #380]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 800319c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800319e:	4a5e      	ldr	r2, [pc, #376]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80031a0:	f043 0304 	orr.w	r3, r3, #4
 80031a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80031a6:	4b5c      	ldr	r3, [pc, #368]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80031a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031aa:	4a5b      	ldr	r2, [pc, #364]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80031ac:	f043 0301 	orr.w	r3, r3, #1
 80031b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80031b2:	e00b      	b.n	80031cc <HAL_RCC_OscConfig+0x324>
 80031b4:	4b58      	ldr	r3, [pc, #352]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80031b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031b8:	4a57      	ldr	r2, [pc, #348]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80031ba:	f023 0301 	bic.w	r3, r3, #1
 80031be:	6713      	str	r3, [r2, #112]	@ 0x70
 80031c0:	4b55      	ldr	r3, [pc, #340]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80031c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031c4:	4a54      	ldr	r2, [pc, #336]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80031c6:	f023 0304 	bic.w	r3, r3, #4
 80031ca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d015      	beq.n	8003200 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d4:	f7fd fa48 	bl	8000668 <HAL_GetTick>
 80031d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031da:	e00a      	b.n	80031f2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031dc:	f7fd fa44 	bl	8000668 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e0cb      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031f2:	4b49      	ldr	r3, [pc, #292]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80031f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031f6:	f003 0302 	and.w	r3, r3, #2
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d0ee      	beq.n	80031dc <HAL_RCC_OscConfig+0x334>
 80031fe:	e014      	b.n	800322a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003200:	f7fd fa32 	bl	8000668 <HAL_GetTick>
 8003204:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003206:	e00a      	b.n	800321e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003208:	f7fd fa2e 	bl	8000668 <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003216:	4293      	cmp	r3, r2
 8003218:	d901      	bls.n	800321e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e0b5      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800321e:	4b3e      	ldr	r3, [pc, #248]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003220:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d1ee      	bne.n	8003208 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800322a:	7dfb      	ldrb	r3, [r7, #23]
 800322c:	2b01      	cmp	r3, #1
 800322e:	d105      	bne.n	800323c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003230:	4b39      	ldr	r3, [pc, #228]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003234:	4a38      	ldr	r2, [pc, #224]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003236:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800323a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	699b      	ldr	r3, [r3, #24]
 8003240:	2b00      	cmp	r3, #0
 8003242:	f000 80a1 	beq.w	8003388 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003246:	4b34      	ldr	r3, [pc, #208]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f003 030c 	and.w	r3, r3, #12
 800324e:	2b08      	cmp	r3, #8
 8003250:	d05c      	beq.n	800330c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	2b02      	cmp	r3, #2
 8003258:	d141      	bne.n	80032de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800325a:	4b31      	ldr	r3, [pc, #196]	@ (8003320 <HAL_RCC_OscConfig+0x478>)
 800325c:	2200      	movs	r2, #0
 800325e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003260:	f7fd fa02 	bl	8000668 <HAL_GetTick>
 8003264:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003266:	e008      	b.n	800327a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003268:	f7fd f9fe 	bl	8000668 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b02      	cmp	r3, #2
 8003274:	d901      	bls.n	800327a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e087      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800327a:	4b27      	ldr	r3, [pc, #156]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1f0      	bne.n	8003268 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	69da      	ldr	r2, [r3, #28]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a1b      	ldr	r3, [r3, #32]
 800328e:	431a      	orrs	r2, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003294:	019b      	lsls	r3, r3, #6
 8003296:	431a      	orrs	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800329c:	085b      	lsrs	r3, r3, #1
 800329e:	3b01      	subs	r3, #1
 80032a0:	041b      	lsls	r3, r3, #16
 80032a2:	431a      	orrs	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a8:	061b      	lsls	r3, r3, #24
 80032aa:	491b      	ldr	r1, [pc, #108]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80032ac:	4313      	orrs	r3, r2
 80032ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032b0:	4b1b      	ldr	r3, [pc, #108]	@ (8003320 <HAL_RCC_OscConfig+0x478>)
 80032b2:	2201      	movs	r2, #1
 80032b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b6:	f7fd f9d7 	bl	8000668 <HAL_GetTick>
 80032ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032bc:	e008      	b.n	80032d0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032be:	f7fd f9d3 	bl	8000668 <HAL_GetTick>
 80032c2:	4602      	mov	r2, r0
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d901      	bls.n	80032d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e05c      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032d0:	4b11      	ldr	r3, [pc, #68]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d0f0      	beq.n	80032be <HAL_RCC_OscConfig+0x416>
 80032dc:	e054      	b.n	8003388 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032de:	4b10      	ldr	r3, [pc, #64]	@ (8003320 <HAL_RCC_OscConfig+0x478>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032e4:	f7fd f9c0 	bl	8000668 <HAL_GetTick>
 80032e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ea:	e008      	b.n	80032fe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032ec:	f7fd f9bc 	bl	8000668 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e045      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032fe:	4b06      	ldr	r3, [pc, #24]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d1f0      	bne.n	80032ec <HAL_RCC_OscConfig+0x444>
 800330a:	e03d      	b.n	8003388 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	699b      	ldr	r3, [r3, #24]
 8003310:	2b01      	cmp	r3, #1
 8003312:	d107      	bne.n	8003324 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e038      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
 8003318:	40023800 	.word	0x40023800
 800331c:	40007000 	.word	0x40007000
 8003320:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003324:	4b1b      	ldr	r3, [pc, #108]	@ (8003394 <HAL_RCC_OscConfig+0x4ec>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	699b      	ldr	r3, [r3, #24]
 800332e:	2b01      	cmp	r3, #1
 8003330:	d028      	beq.n	8003384 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800333c:	429a      	cmp	r2, r3
 800333e:	d121      	bne.n	8003384 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800334a:	429a      	cmp	r2, r3
 800334c:	d11a      	bne.n	8003384 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800334e:	68fa      	ldr	r2, [r7, #12]
 8003350:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003354:	4013      	ands	r3, r2
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800335a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800335c:	4293      	cmp	r3, r2
 800335e:	d111      	bne.n	8003384 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800336a:	085b      	lsrs	r3, r3, #1
 800336c:	3b01      	subs	r3, #1
 800336e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003370:	429a      	cmp	r2, r3
 8003372:	d107      	bne.n	8003384 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800337e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003380:	429a      	cmp	r2, r3
 8003382:	d001      	beq.n	8003388 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e000      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	3718      	adds	r7, #24
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	40023800 	.word	0x40023800

08003398 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d101      	bne.n	80033ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e0cc      	b.n	8003546 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033ac:	4b68      	ldr	r3, [pc, #416]	@ (8003550 <HAL_RCC_ClockConfig+0x1b8>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0307 	and.w	r3, r3, #7
 80033b4:	683a      	ldr	r2, [r7, #0]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d90c      	bls.n	80033d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ba:	4b65      	ldr	r3, [pc, #404]	@ (8003550 <HAL_RCC_ClockConfig+0x1b8>)
 80033bc:	683a      	ldr	r2, [r7, #0]
 80033be:	b2d2      	uxtb	r2, r2
 80033c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033c2:	4b63      	ldr	r3, [pc, #396]	@ (8003550 <HAL_RCC_ClockConfig+0x1b8>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0307 	and.w	r3, r3, #7
 80033ca:	683a      	ldr	r2, [r7, #0]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d001      	beq.n	80033d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e0b8      	b.n	8003546 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0302 	and.w	r3, r3, #2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d020      	beq.n	8003422 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0304 	and.w	r3, r3, #4
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d005      	beq.n	80033f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033ec:	4b59      	ldr	r3, [pc, #356]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	4a58      	ldr	r2, [pc, #352]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 80033f2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80033f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 0308 	and.w	r3, r3, #8
 8003400:	2b00      	cmp	r3, #0
 8003402:	d005      	beq.n	8003410 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003404:	4b53      	ldr	r3, [pc, #332]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	4a52      	ldr	r2, [pc, #328]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 800340a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800340e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003410:	4b50      	ldr	r3, [pc, #320]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	494d      	ldr	r1, [pc, #308]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 800341e:	4313      	orrs	r3, r2
 8003420:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	2b00      	cmp	r3, #0
 800342c:	d044      	beq.n	80034b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	2b01      	cmp	r3, #1
 8003434:	d107      	bne.n	8003446 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003436:	4b47      	ldr	r3, [pc, #284]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d119      	bne.n	8003476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e07f      	b.n	8003546 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	2b02      	cmp	r3, #2
 800344c:	d003      	beq.n	8003456 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003452:	2b03      	cmp	r3, #3
 8003454:	d107      	bne.n	8003466 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003456:	4b3f      	ldr	r3, [pc, #252]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d109      	bne.n	8003476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e06f      	b.n	8003546 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003466:	4b3b      	ldr	r3, [pc, #236]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0302 	and.w	r3, r3, #2
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e067      	b.n	8003546 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003476:	4b37      	ldr	r3, [pc, #220]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	f023 0203 	bic.w	r2, r3, #3
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	4934      	ldr	r1, [pc, #208]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 8003484:	4313      	orrs	r3, r2
 8003486:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003488:	f7fd f8ee 	bl	8000668 <HAL_GetTick>
 800348c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800348e:	e00a      	b.n	80034a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003490:	f7fd f8ea 	bl	8000668 <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800349e:	4293      	cmp	r3, r2
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e04f      	b.n	8003546 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034a6:	4b2b      	ldr	r3, [pc, #172]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f003 020c 	and.w	r2, r3, #12
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d1eb      	bne.n	8003490 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034b8:	4b25      	ldr	r3, [pc, #148]	@ (8003550 <HAL_RCC_ClockConfig+0x1b8>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0307 	and.w	r3, r3, #7
 80034c0:	683a      	ldr	r2, [r7, #0]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d20c      	bcs.n	80034e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c6:	4b22      	ldr	r3, [pc, #136]	@ (8003550 <HAL_RCC_ClockConfig+0x1b8>)
 80034c8:	683a      	ldr	r2, [r7, #0]
 80034ca:	b2d2      	uxtb	r2, r2
 80034cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ce:	4b20      	ldr	r3, [pc, #128]	@ (8003550 <HAL_RCC_ClockConfig+0x1b8>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0307 	and.w	r3, r3, #7
 80034d6:	683a      	ldr	r2, [r7, #0]
 80034d8:	429a      	cmp	r2, r3
 80034da:	d001      	beq.n	80034e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e032      	b.n	8003546 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0304 	and.w	r3, r3, #4
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d008      	beq.n	80034fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034ec:	4b19      	ldr	r3, [pc, #100]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	4916      	ldr	r1, [pc, #88]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 80034fa:	4313      	orrs	r3, r2
 80034fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0308 	and.w	r3, r3, #8
 8003506:	2b00      	cmp	r3, #0
 8003508:	d009      	beq.n	800351e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800350a:	4b12      	ldr	r3, [pc, #72]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	00db      	lsls	r3, r3, #3
 8003518:	490e      	ldr	r1, [pc, #56]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 800351a:	4313      	orrs	r3, r2
 800351c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800351e:	f000 f821 	bl	8003564 <HAL_RCC_GetSysClockFreq>
 8003522:	4602      	mov	r2, r0
 8003524:	4b0b      	ldr	r3, [pc, #44]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	091b      	lsrs	r3, r3, #4
 800352a:	f003 030f 	and.w	r3, r3, #15
 800352e:	490a      	ldr	r1, [pc, #40]	@ (8003558 <HAL_RCC_ClockConfig+0x1c0>)
 8003530:	5ccb      	ldrb	r3, [r1, r3]
 8003532:	fa22 f303 	lsr.w	r3, r2, r3
 8003536:	4a09      	ldr	r2, [pc, #36]	@ (800355c <HAL_RCC_ClockConfig+0x1c4>)
 8003538:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800353a:	4b09      	ldr	r3, [pc, #36]	@ (8003560 <HAL_RCC_ClockConfig+0x1c8>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4618      	mov	r0, r3
 8003540:	f7fd f84e 	bl	80005e0 <HAL_InitTick>

  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3710      	adds	r7, #16
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	40023c00 	.word	0x40023c00
 8003554:	40023800 	.word	0x40023800
 8003558:	08008008 	.word	0x08008008
 800355c:	20000408 	.word	0x20000408
 8003560:	20000400 	.word	0x20000400

08003564 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003564:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003568:	b094      	sub	sp, #80	@ 0x50
 800356a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800356c:	2300      	movs	r3, #0
 800356e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003570:	2300      	movs	r3, #0
 8003572:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003574:	2300      	movs	r3, #0
 8003576:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003578:	2300      	movs	r3, #0
 800357a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800357c:	4b79      	ldr	r3, [pc, #484]	@ (8003764 <HAL_RCC_GetSysClockFreq+0x200>)
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f003 030c 	and.w	r3, r3, #12
 8003584:	2b08      	cmp	r3, #8
 8003586:	d00d      	beq.n	80035a4 <HAL_RCC_GetSysClockFreq+0x40>
 8003588:	2b08      	cmp	r3, #8
 800358a:	f200 80e1 	bhi.w	8003750 <HAL_RCC_GetSysClockFreq+0x1ec>
 800358e:	2b00      	cmp	r3, #0
 8003590:	d002      	beq.n	8003598 <HAL_RCC_GetSysClockFreq+0x34>
 8003592:	2b04      	cmp	r3, #4
 8003594:	d003      	beq.n	800359e <HAL_RCC_GetSysClockFreq+0x3a>
 8003596:	e0db      	b.n	8003750 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003598:	4b73      	ldr	r3, [pc, #460]	@ (8003768 <HAL_RCC_GetSysClockFreq+0x204>)
 800359a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 800359c:	e0db      	b.n	8003756 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800359e:	4b73      	ldr	r3, [pc, #460]	@ (800376c <HAL_RCC_GetSysClockFreq+0x208>)
 80035a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035a2:	e0d8      	b.n	8003756 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035a4:	4b6f      	ldr	r3, [pc, #444]	@ (8003764 <HAL_RCC_GetSysClockFreq+0x200>)
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80035ac:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80035ae:	4b6d      	ldr	r3, [pc, #436]	@ (8003764 <HAL_RCC_GetSysClockFreq+0x200>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d063      	beq.n	8003682 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035ba:	4b6a      	ldr	r3, [pc, #424]	@ (8003764 <HAL_RCC_GetSysClockFreq+0x200>)
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	099b      	lsrs	r3, r3, #6
 80035c0:	2200      	movs	r2, #0
 80035c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80035c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80035c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80035ce:	2300      	movs	r3, #0
 80035d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80035d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80035d6:	4622      	mov	r2, r4
 80035d8:	462b      	mov	r3, r5
 80035da:	f04f 0000 	mov.w	r0, #0
 80035de:	f04f 0100 	mov.w	r1, #0
 80035e2:	0159      	lsls	r1, r3, #5
 80035e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035e8:	0150      	lsls	r0, r2, #5
 80035ea:	4602      	mov	r2, r0
 80035ec:	460b      	mov	r3, r1
 80035ee:	4621      	mov	r1, r4
 80035f0:	1a51      	subs	r1, r2, r1
 80035f2:	6139      	str	r1, [r7, #16]
 80035f4:	4629      	mov	r1, r5
 80035f6:	eb63 0301 	sbc.w	r3, r3, r1
 80035fa:	617b      	str	r3, [r7, #20]
 80035fc:	f04f 0200 	mov.w	r2, #0
 8003600:	f04f 0300 	mov.w	r3, #0
 8003604:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003608:	4659      	mov	r1, fp
 800360a:	018b      	lsls	r3, r1, #6
 800360c:	4651      	mov	r1, sl
 800360e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003612:	4651      	mov	r1, sl
 8003614:	018a      	lsls	r2, r1, #6
 8003616:	4651      	mov	r1, sl
 8003618:	ebb2 0801 	subs.w	r8, r2, r1
 800361c:	4659      	mov	r1, fp
 800361e:	eb63 0901 	sbc.w	r9, r3, r1
 8003622:	f04f 0200 	mov.w	r2, #0
 8003626:	f04f 0300 	mov.w	r3, #0
 800362a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800362e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003632:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003636:	4690      	mov	r8, r2
 8003638:	4699      	mov	r9, r3
 800363a:	4623      	mov	r3, r4
 800363c:	eb18 0303 	adds.w	r3, r8, r3
 8003640:	60bb      	str	r3, [r7, #8]
 8003642:	462b      	mov	r3, r5
 8003644:	eb49 0303 	adc.w	r3, r9, r3
 8003648:	60fb      	str	r3, [r7, #12]
 800364a:	f04f 0200 	mov.w	r2, #0
 800364e:	f04f 0300 	mov.w	r3, #0
 8003652:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003656:	4629      	mov	r1, r5
 8003658:	024b      	lsls	r3, r1, #9
 800365a:	4621      	mov	r1, r4
 800365c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003660:	4621      	mov	r1, r4
 8003662:	024a      	lsls	r2, r1, #9
 8003664:	4610      	mov	r0, r2
 8003666:	4619      	mov	r1, r3
 8003668:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800366a:	2200      	movs	r2, #0
 800366c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800366e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003670:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003674:	f7fc fdfc 	bl	8000270 <__aeabi_uldivmod>
 8003678:	4602      	mov	r2, r0
 800367a:	460b      	mov	r3, r1
 800367c:	4613      	mov	r3, r2
 800367e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003680:	e058      	b.n	8003734 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003682:	4b38      	ldr	r3, [pc, #224]	@ (8003764 <HAL_RCC_GetSysClockFreq+0x200>)
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	099b      	lsrs	r3, r3, #6
 8003688:	2200      	movs	r2, #0
 800368a:	4618      	mov	r0, r3
 800368c:	4611      	mov	r1, r2
 800368e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003692:	623b      	str	r3, [r7, #32]
 8003694:	2300      	movs	r3, #0
 8003696:	627b      	str	r3, [r7, #36]	@ 0x24
 8003698:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800369c:	4642      	mov	r2, r8
 800369e:	464b      	mov	r3, r9
 80036a0:	f04f 0000 	mov.w	r0, #0
 80036a4:	f04f 0100 	mov.w	r1, #0
 80036a8:	0159      	lsls	r1, r3, #5
 80036aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036ae:	0150      	lsls	r0, r2, #5
 80036b0:	4602      	mov	r2, r0
 80036b2:	460b      	mov	r3, r1
 80036b4:	4641      	mov	r1, r8
 80036b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80036ba:	4649      	mov	r1, r9
 80036bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80036c0:	f04f 0200 	mov.w	r2, #0
 80036c4:	f04f 0300 	mov.w	r3, #0
 80036c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80036cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80036d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80036d4:	ebb2 040a 	subs.w	r4, r2, sl
 80036d8:	eb63 050b 	sbc.w	r5, r3, fp
 80036dc:	f04f 0200 	mov.w	r2, #0
 80036e0:	f04f 0300 	mov.w	r3, #0
 80036e4:	00eb      	lsls	r3, r5, #3
 80036e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036ea:	00e2      	lsls	r2, r4, #3
 80036ec:	4614      	mov	r4, r2
 80036ee:	461d      	mov	r5, r3
 80036f0:	4643      	mov	r3, r8
 80036f2:	18e3      	adds	r3, r4, r3
 80036f4:	603b      	str	r3, [r7, #0]
 80036f6:	464b      	mov	r3, r9
 80036f8:	eb45 0303 	adc.w	r3, r5, r3
 80036fc:	607b      	str	r3, [r7, #4]
 80036fe:	f04f 0200 	mov.w	r2, #0
 8003702:	f04f 0300 	mov.w	r3, #0
 8003706:	e9d7 4500 	ldrd	r4, r5, [r7]
 800370a:	4629      	mov	r1, r5
 800370c:	028b      	lsls	r3, r1, #10
 800370e:	4621      	mov	r1, r4
 8003710:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003714:	4621      	mov	r1, r4
 8003716:	028a      	lsls	r2, r1, #10
 8003718:	4610      	mov	r0, r2
 800371a:	4619      	mov	r1, r3
 800371c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800371e:	2200      	movs	r2, #0
 8003720:	61bb      	str	r3, [r7, #24]
 8003722:	61fa      	str	r2, [r7, #28]
 8003724:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003728:	f7fc fda2 	bl	8000270 <__aeabi_uldivmod>
 800372c:	4602      	mov	r2, r0
 800372e:	460b      	mov	r3, r1
 8003730:	4613      	mov	r3, r2
 8003732:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003734:	4b0b      	ldr	r3, [pc, #44]	@ (8003764 <HAL_RCC_GetSysClockFreq+0x200>)
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	0c1b      	lsrs	r3, r3, #16
 800373a:	f003 0303 	and.w	r3, r3, #3
 800373e:	3301      	adds	r3, #1
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003744:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003746:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003748:	fbb2 f3f3 	udiv	r3, r2, r3
 800374c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800374e:	e002      	b.n	8003756 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003750:	4b05      	ldr	r3, [pc, #20]	@ (8003768 <HAL_RCC_GetSysClockFreq+0x204>)
 8003752:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003754:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003756:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003758:	4618      	mov	r0, r3
 800375a:	3750      	adds	r7, #80	@ 0x50
 800375c:	46bd      	mov	sp, r7
 800375e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003762:	bf00      	nop
 8003764:	40023800 	.word	0x40023800
 8003768:	00f42400 	.word	0x00f42400
 800376c:	007a1200 	.word	0x007a1200

08003770 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003770:	b480      	push	{r7}
 8003772:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003774:	4b03      	ldr	r3, [pc, #12]	@ (8003784 <HAL_RCC_GetHCLKFreq+0x14>)
 8003776:	681b      	ldr	r3, [r3, #0]
}
 8003778:	4618      	mov	r0, r3
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	20000408 	.word	0x20000408

08003788 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800378c:	f7ff fff0 	bl	8003770 <HAL_RCC_GetHCLKFreq>
 8003790:	4602      	mov	r2, r0
 8003792:	4b05      	ldr	r3, [pc, #20]	@ (80037a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	0a9b      	lsrs	r3, r3, #10
 8003798:	f003 0307 	and.w	r3, r3, #7
 800379c:	4903      	ldr	r1, [pc, #12]	@ (80037ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800379e:	5ccb      	ldrb	r3, [r1, r3]
 80037a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	40023800 	.word	0x40023800
 80037ac:	08008018 	.word	0x08008018

080037b0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b086      	sub	sp, #24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037b8:	2300      	movs	r3, #0
 80037ba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80037bc:	2300      	movs	r3, #0
 80037be:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0301 	and.w	r3, r3, #1
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d105      	bne.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d035      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80037d8:	4b62      	ldr	r3, [pc, #392]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80037da:	2200      	movs	r2, #0
 80037dc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80037de:	f7fc ff43 	bl	8000668 <HAL_GetTick>
 80037e2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80037e4:	e008      	b.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80037e6:	f7fc ff3f 	bl	8000668 <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	2b02      	cmp	r3, #2
 80037f2:	d901      	bls.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037f4:	2303      	movs	r3, #3
 80037f6:	e0b0      	b.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80037f8:	4b5b      	ldr	r3, [pc, #364]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d1f0      	bne.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	019a      	lsls	r2, r3, #6
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	071b      	lsls	r3, r3, #28
 8003810:	4955      	ldr	r1, [pc, #340]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003812:	4313      	orrs	r3, r2
 8003814:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003818:	4b52      	ldr	r3, [pc, #328]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800381a:	2201      	movs	r2, #1
 800381c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800381e:	f7fc ff23 	bl	8000668 <HAL_GetTick>
 8003822:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003824:	e008      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003826:	f7fc ff1f 	bl	8000668 <HAL_GetTick>
 800382a:	4602      	mov	r2, r0
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	1ad3      	subs	r3, r2, r3
 8003830:	2b02      	cmp	r3, #2
 8003832:	d901      	bls.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003834:	2303      	movs	r3, #3
 8003836:	e090      	b.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003838:	4b4b      	ldr	r3, [pc, #300]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d0f0      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b00      	cmp	r3, #0
 800384e:	f000 8083 	beq.w	8003958 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003852:	2300      	movs	r3, #0
 8003854:	60fb      	str	r3, [r7, #12]
 8003856:	4b44      	ldr	r3, [pc, #272]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385a:	4a43      	ldr	r2, [pc, #268]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800385c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003860:	6413      	str	r3, [r2, #64]	@ 0x40
 8003862:	4b41      	ldr	r3, [pc, #260]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003866:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800386a:	60fb      	str	r3, [r7, #12]
 800386c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800386e:	4b3f      	ldr	r3, [pc, #252]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a3e      	ldr	r2, [pc, #248]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003874:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003878:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800387a:	f7fc fef5 	bl	8000668 <HAL_GetTick>
 800387e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003880:	e008      	b.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003882:	f7fc fef1 	bl	8000668 <HAL_GetTick>
 8003886:	4602      	mov	r2, r0
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	2b02      	cmp	r3, #2
 800388e:	d901      	bls.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003890:	2303      	movs	r3, #3
 8003892:	e062      	b.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003894:	4b35      	ldr	r3, [pc, #212]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800389c:	2b00      	cmp	r3, #0
 800389e:	d0f0      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80038a0:	4b31      	ldr	r3, [pc, #196]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80038a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038a8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d02f      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038b8:	693a      	ldr	r2, [r7, #16]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d028      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038be:	4b2a      	ldr	r3, [pc, #168]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80038c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038c6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80038c8:	4b29      	ldr	r3, [pc, #164]	@ (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80038ca:	2201      	movs	r2, #1
 80038cc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038ce:	4b28      	ldr	r3, [pc, #160]	@ (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80038d4:	4a24      	ldr	r2, [pc, #144]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80038da:	4b23      	ldr	r3, [pc, #140]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80038dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d114      	bne.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80038e6:	f7fc febf 	bl	8000668 <HAL_GetTick>
 80038ea:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038ec:	e00a      	b.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038ee:	f7fc febb 	bl	8000668 <HAL_GetTick>
 80038f2:	4602      	mov	r2, r0
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d901      	bls.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e02a      	b.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003904:	4b18      	ldr	r3, [pc, #96]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003906:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003908:	f003 0302 	and.w	r3, r3, #2
 800390c:	2b00      	cmp	r3, #0
 800390e:	d0ee      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003918:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800391c:	d10d      	bne.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800391e:	4b12      	ldr	r3, [pc, #72]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	68db      	ldr	r3, [r3, #12]
 800392a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800392e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003932:	490d      	ldr	r1, [pc, #52]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003934:	4313      	orrs	r3, r2
 8003936:	608b      	str	r3, [r1, #8]
 8003938:	e005      	b.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800393a:	4b0b      	ldr	r3, [pc, #44]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	4a0a      	ldr	r2, [pc, #40]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003940:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003944:	6093      	str	r3, [r2, #8]
 8003946:	4b08      	ldr	r3, [pc, #32]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003948:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003952:	4905      	ldr	r1, [pc, #20]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003954:	4313      	orrs	r3, r2
 8003956:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3718      	adds	r7, #24
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	42470068 	.word	0x42470068
 8003968:	40023800 	.word	0x40023800
 800396c:	40007000 	.word	0x40007000
 8003970:	42470e40 	.word	0x42470e40

08003974 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003974:	b480      	push	{r7}
 8003976:	b087      	sub	sp, #28
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800397c:	2300      	movs	r3, #0
 800397e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003980:	2300      	movs	r3, #0
 8003982:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003984:	2300      	movs	r3, #0
 8003986:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003988:	2300      	movs	r3, #0
 800398a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2b01      	cmp	r3, #1
 8003990:	d13e      	bne.n	8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003992:	4b23      	ldr	r3, [pc, #140]	@ (8003a20 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800399a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d005      	beq.n	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d12f      	bne.n	8003a08 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80039a8:	4b1e      	ldr	r3, [pc, #120]	@ (8003a24 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80039aa:	617b      	str	r3, [r7, #20]
          break;
 80039ac:	e02f      	b.n	8003a0e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80039ae:	4b1c      	ldr	r3, [pc, #112]	@ (8003a20 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039ba:	d108      	bne.n	80039ce <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80039bc:	4b18      	ldr	r3, [pc, #96]	@ (8003a20 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039c4:	4a18      	ldr	r2, [pc, #96]	@ (8003a28 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80039c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ca:	613b      	str	r3, [r7, #16]
 80039cc:	e007      	b.n	80039de <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80039ce:	4b14      	ldr	r3, [pc, #80]	@ (8003a20 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039d6:	4a15      	ldr	r2, [pc, #84]	@ (8003a2c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80039d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039dc:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80039de:	4b10      	ldr	r3, [pc, #64]	@ (8003a20 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80039e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039e4:	099b      	lsrs	r3, r3, #6
 80039e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	fb02 f303 	mul.w	r3, r2, r3
 80039f0:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80039f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003a20 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80039f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039f8:	0f1b      	lsrs	r3, r3, #28
 80039fa:	f003 0307 	and.w	r3, r3, #7
 80039fe:	68ba      	ldr	r2, [r7, #8]
 8003a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a04:	617b      	str	r3, [r7, #20]
          break;
 8003a06:	e002      	b.n	8003a0e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	617b      	str	r3, [r7, #20]
          break;
 8003a0c:	bf00      	nop
        }
      }
      break;
 8003a0e:	bf00      	nop
    }
  }
  return frequency;
 8003a10:	697b      	ldr	r3, [r7, #20]
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	371c      	adds	r7, #28
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	40023800 	.word	0x40023800
 8003a24:	00bb8000 	.word	0x00bb8000
 8003a28:	007a1200 	.word	0x007a1200
 8003a2c:	00f42400 	.word	0x00f42400

08003a30 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 8003a34:	4b10      	ldr	r3, [pc, #64]	@ (8003a78 <MX_PDM2PCM_Init+0x48>)
 8003a36:	2200      	movs	r2, #0
 8003a38:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 8003a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8003a78 <MX_PDM2PCM_Init+0x48>)
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 8003a40:	4b0d      	ldr	r3, [pc, #52]	@ (8003a78 <MX_PDM2PCM_Init+0x48>)
 8003a42:	4a0e      	ldr	r2, [pc, #56]	@ (8003a7c <MX_PDM2PCM_Init+0x4c>)
 8003a44:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 8003a46:	4b0c      	ldr	r3, [pc, #48]	@ (8003a78 <MX_PDM2PCM_Init+0x48>)
 8003a48:	2201      	movs	r2, #1
 8003a4a:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 1;
 8003a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a78 <MX_PDM2PCM_Init+0x48>)
 8003a4e:	2201      	movs	r2, #1
 8003a50:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 8003a52:	4809      	ldr	r0, [pc, #36]	@ (8003a78 <MX_PDM2PCM_Init+0x48>)
 8003a54:	f002 fc82 	bl	800635c <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 8003a58:	4b09      	ldr	r3, [pc, #36]	@ (8003a80 <MX_PDM2PCM_Init+0x50>)
 8003a5a:	2202      	movs	r2, #2
 8003a5c:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 125;
 8003a5e:	4b08      	ldr	r3, [pc, #32]	@ (8003a80 <MX_PDM2PCM_Init+0x50>)
 8003a60:	227d      	movs	r2, #125	@ 0x7d
 8003a62:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 14;
 8003a64:	4b06      	ldr	r3, [pc, #24]	@ (8003a80 <MX_PDM2PCM_Init+0x50>)
 8003a66:	220e      	movs	r2, #14
 8003a68:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 8003a6a:	4905      	ldr	r1, [pc, #20]	@ (8003a80 <MX_PDM2PCM_Init+0x50>)
 8003a6c:	4802      	ldr	r0, [pc, #8]	@ (8003a78 <MX_PDM2PCM_Init+0x48>)
 8003a6e:	f002 fcff 	bl	8006470 <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8003a72:	bf00      	nop
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	2000048c 	.word	0x2000048c
 8003a7c:	7d70a3d6 	.word	0x7d70a3d6
 8003a80:	200004d8 	.word	0x200004d8

08003a84 <MX_PDM2PCM_Process>:

/* USER CODE BEGIN 4 */

/*  process function */
uint8_t MX_PDM2PCM_Process(uint16_t *PDMBuf, uint16_t *PCMBuf)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
	uint32_t ret = PDM_Filter((void*)PDMBuf,
 8003a8e:	4a06      	ldr	r2, [pc, #24]	@ (8003aa8 <MX_PDM2PCM_Process+0x24>)
 8003a90:	6839      	ldr	r1, [r7, #0]
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f002 fdde 	bl	8006654 <PDM_Filter>
 8003a98:	60f8      	str	r0, [r7, #12]
			(void*)PCMBuf,
			&PDM1_filter_handler);

	return ret;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	b2db      	uxtb	r3, r3
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3710      	adds	r7, #16
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	2000048c 	.word	0x2000048c

08003aac <ITM_SendChar>:
    \param [in]     ch  Character to transmit.

    \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003ab4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003ab8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8003abc:	f003 0301 	and.w	r3, r3, #1
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d014      	beq.n	8003aee <ITM_SendChar+0x42>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003ac4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003ac8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8003acc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00c      	beq.n	8003aee <ITM_SendChar+0x42>
  {
    while (ITM->PORT[0].u32 == 0UL) { __NOP(); }
 8003ad4:	e001      	b.n	8003ada <ITM_SendChar+0x2e>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8003ad6:	bf00      	nop
}
 8003ad8:	bf00      	nop
 8003ada:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d0f8      	beq.n	8003ad6 <ITM_SendChar+0x2a>
    ITM->PORT[0].u8 = (uint8_t)ch;
 8003ae4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	b2d2      	uxtb	r2, r2
 8003aec:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8003aee:	687b      	ldr	r3, [r7, #4]
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <main>:
static void MX_i2c1_init(void);
static void AudioCodec_Write(uint8_t reg , uint8_t value);
void CS43L22_headphone_jack_init(void);

int main(void)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b090      	sub	sp, #64	@ 0x40
 8003b00:	af04      	add	r7, sp, #16
   HAL_Init();
 8003b02:	f7fc fd4b 	bl	800059c <HAL_Init>
    SystemClock_Config();
 8003b06:	f000 f999 	bl	8003e3c <SystemClock_Config>

    __HAL_RCC_CRC_CLK_ENABLE();
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	607b      	str	r3, [r7, #4]
 8003b0e:	4b9c      	ldr	r3, [pc, #624]	@ (8003d80 <main+0x284>)
 8003b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b12:	4a9b      	ldr	r2, [pc, #620]	@ (8003d80 <main+0x284>)
 8003b14:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003b18:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b1a:	4b99      	ldr	r3, [pc, #612]	@ (8003d80 <main+0x284>)
 8003b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b22:	607b      	str	r3, [r7, #4]
 8003b24:	687b      	ldr	r3, [r7, #4]
    CRC->CR = CRC_CR_RESET;
 8003b26:	4b97      	ldr	r3, [pc, #604]	@ (8003d84 <main+0x288>)
 8003b28:	2201      	movs	r2, #1
 8003b2a:	609a      	str	r2, [r3, #8]

    MX_GPIO_Init();
 8003b2c:	f000 fac0 	bl	80040b0 <MX_GPIO_Init>
    MX_DMA_Init();
 8003b30:	f000 fa96 	bl	8004060 <MX_DMA_Init>
    MX_i2s2_Init();
 8003b34:	f000 fa02 	bl	8003f3c <MX_i2s2_Init>
    MX_PDM2PCM_Init();
 8003b38:	f7ff ff7a 	bl	8003a30 <MX_PDM2PCM_Init>
    MX_i2s3_init();
 8003b3c:	f000 fa2c 	bl	8003f98 <MX_i2s3_init>
    MX_i2c1_init();
 8003b40:	f000 fa60 	bl	8004004 <MX_i2c1_init>

    CS43L22_headphone_jack_init();
 8003b44:	f000 fc2e 	bl	80043a4 <CS43L22_headphone_jack_init>
    Force_PB3_As_SWO();
 8003b48:	f000 fbd0 	bl	80042ec <Force_PB3_As_SWO>

    HAL_I2S_DMAStop(&hi2s2);
 8003b4c:	488e      	ldr	r0, [pc, #568]	@ (8003d88 <main+0x28c>)
 8003b4e:	f7fe fbc9 	bl	80022e4 <HAL_I2S_DMAStop>
    HAL_Delay(500);
 8003b52:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003b56:	f7fc fd93 	bl	8000680 <HAL_Delay>

    printf("System ready. Press USER button to start/stop I2S capture.\n");
 8003b5a:	488c      	ldr	r0, [pc, #560]	@ (8003d8c <main+0x290>)
 8003b5c:	f002 fefe 	bl	800695c <puts>

    while (1)
    {
        // Handle button: start/stop capture
        if (button_flag)
 8003b60:	4b8b      	ldr	r3, [pc, #556]	@ (8003d90 <main+0x294>)
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d054      	beq.n	8003c14 <main+0x118>
        {
            button_flag = 0;
 8003b6a:	4b89      	ldr	r3, [pc, #548]	@ (8003d90 <main+0x294>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	701a      	strb	r2, [r3, #0]

            if (start_stop_recording)
 8003b70:	4b88      	ldr	r3, [pc, #544]	@ (8003d94 <main+0x298>)
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d012      	beq.n	8003ba0 <main+0xa4>
            {
                HAL_I2S_DMAStop(&hi2s2);
 8003b7a:	4883      	ldr	r0, [pc, #524]	@ (8003d88 <main+0x28c>)
 8003b7c:	f7fe fbb2 	bl	80022e4 <HAL_I2S_DMAStop>
                HAL_I2S_DMAStop(&hi2s3);
 8003b80:	4885      	ldr	r0, [pc, #532]	@ (8003d98 <main+0x29c>)
 8003b82:	f7fe fbaf 	bl	80022e4 <HAL_I2S_DMAStop>
                start_stop_recording = 0;
 8003b86:	4b83      	ldr	r3, [pc, #524]	@ (8003d94 <main+0x298>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	701a      	strb	r2, [r3, #0]
                half_i2s = 0;
 8003b8c:	4b83      	ldr	r3, [pc, #524]	@ (8003d9c <main+0x2a0>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	701a      	strb	r2, [r3, #0]
                full_i2s = 0;
 8003b92:	4b83      	ldr	r3, [pc, #524]	@ (8003da0 <main+0x2a4>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	701a      	strb	r2, [r3, #0]
                printf("I2S capture stopped.\n");
 8003b98:	4882      	ldr	r0, [pc, #520]	@ (8003da4 <main+0x2a8>)
 8003b9a:	f002 fedf 	bl	800695c <puts>
 8003b9e:	e039      	b.n	8003c14 <main+0x118>
            }
            else
            {
                start_stop_recording = 1;
 8003ba0:	4b7c      	ldr	r3, [pc, #496]	@ (8003d94 <main+0x298>)
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	701a      	strb	r2, [r3, #0]
                half_i2s = 0;
 8003ba6:	4b7d      	ldr	r3, [pc, #500]	@ (8003d9c <main+0x2a0>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	701a      	strb	r2, [r3, #0]
                full_i2s = 0;
 8003bac:	4b7c      	ldr	r3, [pc, #496]	@ (8003da0 <main+0x2a4>)
 8003bae:	2200      	movs	r2, #0
 8003bb0:	701a      	strb	r2, [r3, #0]

                // Clear buffers
                memset(data_i2s, 0, sizeof(data_i2s));
 8003bb2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003bb6:	2100      	movs	r1, #0
 8003bb8:	487b      	ldr	r0, [pc, #492]	@ (8003da8 <main+0x2ac>)
 8003bba:	f002 ffaf 	bl	8006b1c <memset>
                memset(PCM_stereo_buffer, 0, sizeof(PCM_stereo_buffer));
 8003bbe:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003bc2:	2100      	movs	r1, #0
 8003bc4:	4879      	ldr	r0, [pc, #484]	@ (8003dac <main+0x2b0>)
 8003bc6:	f002 ffa9 	bl	8006b1c <memset>

                // Start I2S2 RX (microphone)
                if (HAL_I2S_Receive_DMA(&hi2s2, (uint16_t *)data_i2s,
 8003bca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003bce:	4976      	ldr	r1, [pc, #472]	@ (8003da8 <main+0x2ac>)
 8003bd0:	486d      	ldr	r0, [pc, #436]	@ (8003d88 <main+0x28c>)
 8003bd2:	f7fe facb 	bl	800216c <HAL_I2S_Receive_DMA>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d003      	beq.n	8003be4 <main+0xe8>
                                        I2S_BUFFER_SAMPLES) != HAL_OK)
                {
                    printf("Error starting I2S2 DMA receive.\n");
 8003bdc:	4874      	ldr	r0, [pc, #464]	@ (8003db0 <main+0x2b4>)
 8003bde:	f002 febd 	bl	800695c <puts>
 8003be2:	e002      	b.n	8003bea <main+0xee>
                }
                else
                {
                    printf("I2S2 RX started.\n");
 8003be4:	4873      	ldr	r0, [pc, #460]	@ (8003db4 <main+0x2b8>)
 8003be6:	f002 feb9 	bl	800695c <puts>
                }

                HAL_Delay(10);
 8003bea:	200a      	movs	r0, #10
 8003bec:	f7fc fd48 	bl	8000680 <HAL_Delay>

                // Start I2S3 TX (speaker) - circular DMA
                if (HAL_I2S_Transmit_DMA(&hi2s3, (uint16_t*)PCM_stereo_buffer,
 8003bf0:	22fa      	movs	r2, #250	@ 0xfa
 8003bf2:	496e      	ldr	r1, [pc, #440]	@ (8003dac <main+0x2b0>)
 8003bf4:	4868      	ldr	r0, [pc, #416]	@ (8003d98 <main+0x29c>)
 8003bf6:	f7fe fa11 	bl	800201c <HAL_I2S_Transmit_DMA>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d006      	beq.n	8003c0e <main+0x112>
                                         PCM_stereo_Sample) != HAL_OK)
                {
                    printf("Error starting I2S3 DMA transmit. err=0x%08lX\n", hi2s3.ErrorCode);
 8003c00:	4b65      	ldr	r3, [pc, #404]	@ (8003d98 <main+0x29c>)
 8003c02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c04:	4619      	mov	r1, r3
 8003c06:	486c      	ldr	r0, [pc, #432]	@ (8003db8 <main+0x2bc>)
 8003c08:	f002 fe40 	bl	800688c <iprintf>
 8003c0c:	e002      	b.n	8003c14 <main+0x118>
                }
                else
                {
                    printf("I2S3 TX started (DMA circular mode).\n");
 8003c0e:	486b      	ldr	r0, [pc, #428]	@ (8003dbc <main+0x2c0>)
 8003c10:	f002 fea4 	bl	800695c <puts>
                }
            }
        }

        // Only process audio when recording
        if (start_stop_recording)
 8003c14:	4b5f      	ldr	r3, [pc, #380]	@ (8003d94 <main+0x298>)
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d0a0      	beq.n	8003b60 <main+0x64>
        {
            /* ========== FIRST HALF OF I2S BUFFER ========== */
            if (half_i2s)
 8003c1e:	4b5f      	ldr	r3, [pc, #380]	@ (8003d9c <main+0x2a0>)
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	f000 809b 	beq.w	8003d60 <main+0x264>
            {
                half_i2s = 0;
 8003c2a:	4b5c      	ldr	r3, [pc, #368]	@ (8003d9c <main+0x2a0>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	701a      	strb	r2, [r3, #0]

                // PDM -> PCM (first half)
                uint8_t db = MX_PDM2PCM_Process((uint16_t*)&data_i2s[0],
 8003c30:	4963      	ldr	r1, [pc, #396]	@ (8003dc0 <main+0x2c4>)
 8003c32:	485d      	ldr	r0, [pc, #372]	@ (8003da8 <main+0x2ac>)
 8003c34:	f7ff ff26 	bl	8003a84 <MX_PDM2PCM_Process>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	74fb      	strb	r3, [r7, #19]
                                                (uint16_t*)pcm_mono_buffer);
                if (db != 0) {
 8003c3c:	7cfb      	ldrb	r3, [r7, #19]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d004      	beq.n	8003c4c <main+0x150>
                    printf("PDM filter error: %d\n", db);
 8003c42:	7cfb      	ldrb	r3, [r7, #19]
 8003c44:	4619      	mov	r1, r3
 8003c46:	485f      	ldr	r0, [pc, #380]	@ (8003dc4 <main+0x2c8>)
 8003c48:	f002 fe20 	bl	800688c <iprintf>
                }

                // Volume calculation
                int32_t sum = 0;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                int32_t peak = 0;
 8003c50:	2300      	movs	r3, #0
 8003c52:	62bb      	str	r3, [r7, #40]	@ 0x28
                for (int i = 0; i < PCM_OUTPUT_SAMPLES; i++) {
 8003c54:	2300      	movs	r3, #0
 8003c56:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c58:	e015      	b.n	8003c86 <main+0x18a>
                    int32_t abs_val = (pcm_mono_buffer[i] < 0)
                                      ? -pcm_mono_buffer[i]
                                      : pcm_mono_buffer[i];
 8003c5a:	4a59      	ldr	r2, [pc, #356]	@ (8003dc0 <main+0x2c4>)
 8003c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c5e:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	bfb8      	it	lt
 8003c66:	425b      	neglt	r3, r3
 8003c68:	b29b      	uxth	r3, r3
                    int32_t abs_val = (pcm_mono_buffer[i] < 0)
 8003c6a:	60bb      	str	r3, [r7, #8]
                    sum += abs_val;
 8003c6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	4413      	add	r3, r2
 8003c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    if (abs_val > peak) peak = abs_val;
 8003c74:	68ba      	ldr	r2, [r7, #8]
 8003c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	dd01      	ble.n	8003c80 <main+0x184>
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	62bb      	str	r3, [r7, #40]	@ 0x28
                for (int i = 0; i < PCM_OUTPUT_SAMPLES; i++) {
 8003c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c82:	3301      	adds	r3, #1
 8003c84:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c88:	2b7c      	cmp	r3, #124	@ 0x7c
 8003c8a:	dde6      	ble.n	8003c5a <main+0x15e>
                }
                int avg_pcm = sum / PCM_OUTPUT_SAMPLES;
 8003c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c8e:	4a4e      	ldr	r2, [pc, #312]	@ (8003dc8 <main+0x2cc>)
 8003c90:	fb82 1203 	smull	r1, r2, r2, r3
 8003c94:	10d2      	asrs	r2, r2, #3
 8003c96:	17db      	asrs	r3, r3, #31
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	60fb      	str	r3, [r7, #12]

                // LED VU meter
                if (avg_pcm > 2000) {
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003ca2:	dd06      	ble.n	8003cb2 <main+0x1b6>
                    HAL_GPIO_WritePin(GPIOD, LD4_Pin, GPIO_PIN_SET);
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003caa:	4848      	ldr	r0, [pc, #288]	@ (8003dcc <main+0x2d0>)
 8003cac:	f7fd fb96 	bl	80013dc <HAL_GPIO_WritePin>
 8003cb0:	e005      	b.n	8003cbe <main+0x1c2>
                } else {
                    HAL_GPIO_WritePin(GPIOD, LD4_Pin, GPIO_PIN_RESET);
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003cb8:	4844      	ldr	r0, [pc, #272]	@ (8003dcc <main+0x2d0>)
 8003cba:	f7fd fb8f 	bl	80013dc <HAL_GPIO_WritePin>
                }

                // Debug print once per second
                static uint32_t print_timer = 0;
                if (HAL_GetTick() - print_timer > 1000)
 8003cbe:	f7fc fcd3 	bl	8000668 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	4b42      	ldr	r3, [pc, #264]	@ (8003dd0 <main+0x2d4>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003cce:	d91d      	bls.n	8003d0c <main+0x210>
                {
                    print_timer = HAL_GetTick();
 8003cd0:	f7fc fcca 	bl	8000668 <HAL_GetTick>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	4a3e      	ldr	r2, [pc, #248]	@ (8003dd0 <main+0x2d4>)
 8003cd8:	6013      	str	r3, [r2, #0]
                    printf("Avg:%d Peak:%d PCM[0]=%d Raw[0]=0x%04X Raw[100]=0x%04X I2S3_State=%d\r\n",
                           avg_pcm, (int)peak,
                           pcm_mono_buffer[0],
 8003cda:	4b39      	ldr	r3, [pc, #228]	@ (8003dc0 <main+0x2c4>)
 8003cdc:	f9b3 3000 	ldrsh.w	r3, [r3]
                    printf("Avg:%d Peak:%d PCM[0]=%d Raw[0]=0x%04X Raw[100]=0x%04X I2S3_State=%d\r\n",
 8003ce0:	4618      	mov	r0, r3
                           (unsigned)data_i2s[0], (unsigned)data_i2s[100],
 8003ce2:	4b31      	ldr	r3, [pc, #196]	@ (8003da8 <main+0x2ac>)
 8003ce4:	f9b3 3000 	ldrsh.w	r3, [r3]
                    printf("Avg:%d Peak:%d PCM[0]=%d Raw[0]=0x%04X Raw[100]=0x%04X I2S3_State=%d\r\n",
 8003ce8:	461a      	mov	r2, r3
                           (unsigned)data_i2s[0], (unsigned)data_i2s[100],
 8003cea:	4b2f      	ldr	r3, [pc, #188]	@ (8003da8 <main+0x2ac>)
 8003cec:	f9b3 30c8 	ldrsh.w	r3, [r3, #200]	@ 0xc8
                    printf("Avg:%d Peak:%d PCM[0]=%d Raw[0]=0x%04X Raw[100]=0x%04X I2S3_State=%d\r\n",
 8003cf0:	4619      	mov	r1, r3
                           hi2s3.State);
 8003cf2:	4b29      	ldr	r3, [pc, #164]	@ (8003d98 <main+0x29c>)
 8003cf4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cf8:	b2db      	uxtb	r3, r3
                    printf("Avg:%d Peak:%d PCM[0]=%d Raw[0]=0x%04X Raw[100]=0x%04X I2S3_State=%d\r\n",
 8003cfa:	9302      	str	r3, [sp, #8]
 8003cfc:	9101      	str	r1, [sp, #4]
 8003cfe:	9200      	str	r2, [sp, #0]
 8003d00:	4603      	mov	r3, r0
 8003d02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d04:	68f9      	ldr	r1, [r7, #12]
 8003d06:	4833      	ldr	r0, [pc, #204]	@ (8003dd4 <main+0x2d8>)
 8003d08:	f002 fdc0 	bl	800688c <iprintf>
                }

                for (int i = 0; i < PCM_OUTPUT_SAMPLES; i++) {
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	623b      	str	r3, [r7, #32]
 8003d10:	e023      	b.n	8003d5a <main+0x25e>
                    int32_t sam = (int32_t)pcm_mono_buffer[i];  // 2x gain
 8003d12:	4a2b      	ldr	r2, [pc, #172]	@ (8003dc0 <main+0x2c4>)
 8003d14:	6a3b      	ldr	r3, [r7, #32]
 8003d16:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003d1a:	61fb      	str	r3, [r7, #28]

                    // Clip to prevent overflow
                    if (sam > 32767) sam = 32767;
 8003d1c:	69fb      	ldr	r3, [r7, #28]
 8003d1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d22:	db02      	blt.n	8003d2a <main+0x22e>
 8003d24:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8003d28:	61fb      	str	r3, [r7, #28]
                    if (sam < -32768) sam = -32768;
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8003d30:	da01      	bge.n	8003d36 <main+0x23a>
 8003d32:	4b29      	ldr	r3, [pc, #164]	@ (8003dd8 <main+0x2dc>)
 8003d34:	61fb      	str	r3, [r7, #28]

                    PCM_stereo_buffer[2*i]     = (int16_t)sam;  // L
 8003d36:	6a3b      	ldr	r3, [r7, #32]
 8003d38:	005b      	lsls	r3, r3, #1
 8003d3a:	69fa      	ldr	r2, [r7, #28]
 8003d3c:	b211      	sxth	r1, r2
 8003d3e:	4a1b      	ldr	r2, [pc, #108]	@ (8003dac <main+0x2b0>)
 8003d40:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    PCM_stereo_buffer[2*i + 1] = (int16_t)sam;  // R
 8003d44:	6a3b      	ldr	r3, [r7, #32]
 8003d46:	005b      	lsls	r3, r3, #1
 8003d48:	3301      	adds	r3, #1
 8003d4a:	69fa      	ldr	r2, [r7, #28]
 8003d4c:	b211      	sxth	r1, r2
 8003d4e:	4a17      	ldr	r2, [pc, #92]	@ (8003dac <main+0x2b0>)
 8003d50:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                for (int i = 0; i < PCM_OUTPUT_SAMPLES; i++) {
 8003d54:	6a3b      	ldr	r3, [r7, #32]
 8003d56:	3301      	adds	r3, #1
 8003d58:	623b      	str	r3, [r7, #32]
 8003d5a:	6a3b      	ldr	r3, [r7, #32]
 8003d5c:	2b7c      	cmp	r3, #124	@ 0x7c
 8003d5e:	ddd8      	ble.n	8003d12 <main+0x216>
                }
            }

            if (full_i2s)
 8003d60:	4b0f      	ldr	r3, [pc, #60]	@ (8003da0 <main+0x2a4>)
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f43f aefa 	beq.w	8003b60 <main+0x64>
            {
                full_i2s = 0;
 8003d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8003da0 <main+0x2a4>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	701a      	strb	r2, [r3, #0]

                // PDM -> PCM (second half)
                MX_PDM2PCM_Process((uint16_t*)&data_i2s[PDM_INPUT_WORDS],
 8003d72:	4913      	ldr	r1, [pc, #76]	@ (8003dc0 <main+0x2c4>)
 8003d74:	4819      	ldr	r0, [pc, #100]	@ (8003ddc <main+0x2e0>)
 8003d76:	f7ff fe85 	bl	8003a84 <MX_PDM2PCM_Process>
                                   (uint16_t*)pcm_mono_buffer);

                // Mono -> Stereo
                for (int i = 0; i < PCM_OUTPUT_SAMPLES; i++) {
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	61bb      	str	r3, [r7, #24]
 8003d7e:	e053      	b.n	8003e28 <main+0x32c>
 8003d80:	40023800 	.word	0x40023800
 8003d84:	40023000 	.word	0x40023000
 8003d88:	200007d0 	.word	0x200007d0
 8003d8c:	08007e2c 	.word	0x08007e2c
 8003d90:	20001144 	.word	0x20001144
 8003d94:	20001145 	.word	0x20001145
 8003d98:	20000878 	.word	0x20000878
 8003d9c:	20001146 	.word	0x20001146
 8003da0:	20001147 	.word	0x20001147
 8003da4:	08007e68 	.word	0x08007e68
 8003da8:	20000974 	.word	0x20000974
 8003dac:	200005dc 	.word	0x200005dc
 8003db0:	08007e80 	.word	0x08007e80
 8003db4:	08007ea4 	.word	0x08007ea4
 8003db8:	08007eb8 	.word	0x08007eb8
 8003dbc:	08007ee8 	.word	0x08007ee8
 8003dc0:	200004e0 	.word	0x200004e0
 8003dc4:	08007f10 	.word	0x08007f10
 8003dc8:	10624dd3 	.word	0x10624dd3
 8003dcc:	40020c00 	.word	0x40020c00
 8003dd0:	20001148 	.word	0x20001148
 8003dd4:	08007f28 	.word	0x08007f28
 8003dd8:	ffff8000 	.word	0xffff8000
 8003ddc:	20000d5c 	.word	0x20000d5c
                    int32_t sam = (int32_t)pcm_mono_buffer[i];
 8003de0:	4a13      	ldr	r2, [pc, #76]	@ (8003e30 <main+0x334>)
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003de8:	617b      	str	r3, [r7, #20]
                    if (sam > 32767) sam = 32767;
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003df0:	db02      	blt.n	8003df8 <main+0x2fc>
 8003df2:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8003df6:	617b      	str	r3, [r7, #20]
                    if (sam < -32768) sam = -32768;
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8003dfe:	da01      	bge.n	8003e04 <main+0x308>
 8003e00:	4b0c      	ldr	r3, [pc, #48]	@ (8003e34 <main+0x338>)
 8003e02:	617b      	str	r3, [r7, #20]

                    PCM_stereo_buffer[2*i]     = (int16_t)sam;
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	005b      	lsls	r3, r3, #1
 8003e08:	697a      	ldr	r2, [r7, #20]
 8003e0a:	b211      	sxth	r1, r2
 8003e0c:	4a0a      	ldr	r2, [pc, #40]	@ (8003e38 <main+0x33c>)
 8003e0e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    PCM_stereo_buffer[2*i + 1] = (int16_t)sam;
 8003e12:	69bb      	ldr	r3, [r7, #24]
 8003e14:	005b      	lsls	r3, r3, #1
 8003e16:	3301      	adds	r3, #1
 8003e18:	697a      	ldr	r2, [r7, #20]
 8003e1a:	b211      	sxth	r1, r2
 8003e1c:	4a06      	ldr	r2, [pc, #24]	@ (8003e38 <main+0x33c>)
 8003e1e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                for (int i = 0; i < PCM_OUTPUT_SAMPLES; i++) {
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	3301      	adds	r3, #1
 8003e26:	61bb      	str	r3, [r7, #24]
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	2b7c      	cmp	r3, #124	@ 0x7c
 8003e2c:	ddd8      	ble.n	8003de0 <main+0x2e4>
        if (button_flag)
 8003e2e:	e697      	b.n	8003b60 <main+0x64>
 8003e30:	200004e0 	.word	0x200004e0
 8003e34:	ffff8000 	.word	0xffff8000
 8003e38:	200005dc 	.word	0x200005dc

08003e3c <SystemClock_Config>:
        }
    }
}

void SystemClock_Config(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b098      	sub	sp, #96	@ 0x60
 8003e40:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003e42:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003e46:	2230      	movs	r2, #48	@ 0x30
 8003e48:	2100      	movs	r1, #0
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f002 fe66 	bl	8006b1c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003e50:	f107 031c 	add.w	r3, r7, #28
 8003e54:	2200      	movs	r2, #0
 8003e56:	601a      	str	r2, [r3, #0]
 8003e58:	605a      	str	r2, [r3, #4]
 8003e5a:	609a      	str	r2, [r3, #8]
 8003e5c:	60da      	str	r2, [r3, #12]
 8003e5e:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003e60:	f107 030c 	add.w	r3, r7, #12
 8003e64:	2200      	movs	r2, #0
 8003e66:	601a      	str	r2, [r3, #0]
 8003e68:	605a      	str	r2, [r3, #4]
 8003e6a:	609a      	str	r2, [r3, #8]
 8003e6c:	60da      	str	r2, [r3, #12]

    __HAL_RCC_PWR_CLK_ENABLE();
 8003e6e:	2300      	movs	r3, #0
 8003e70:	60bb      	str	r3, [r7, #8]
 8003e72:	4b30      	ldr	r3, [pc, #192]	@ (8003f34 <SystemClock_Config+0xf8>)
 8003e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e76:	4a2f      	ldr	r2, [pc, #188]	@ (8003f34 <SystemClock_Config+0xf8>)
 8003e78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e7e:	4b2d      	ldr	r3, [pc, #180]	@ (8003f34 <SystemClock_Config+0xf8>)
 8003e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e86:	60bb      	str	r3, [r7, #8]
 8003e88:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	607b      	str	r3, [r7, #4]
 8003e8e:	4b2a      	ldr	r3, [pc, #168]	@ (8003f38 <SystemClock_Config+0xfc>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a29      	ldr	r2, [pc, #164]	@ (8003f38 <SystemClock_Config+0xfc>)
 8003e94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e98:	6013      	str	r3, [r2, #0]
 8003e9a:	4b27      	ldr	r3, [pc, #156]	@ (8003f38 <SystemClock_Config+0xfc>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ea2:	607b      	str	r3, [r7, #4]
 8003ea4:	687b      	ldr	r3, [r7, #4]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003ea6:	2302      	movs	r3, #2
 8003ea8:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003eae:	2310      	movs	r3, #16
 8003eb0:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003eb2:	2302      	movs	r3, #2
 8003eb4:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    RCC_OscInitStruct.PLL.PLLM = 8;
 8003eba:	2308      	movs	r3, #8
 8003ebc:	653b      	str	r3, [r7, #80]	@ 0x50
    RCC_OscInitStruct.PLL.PLLN = 168;
 8003ebe:	23a8      	movs	r3, #168	@ 0xa8
 8003ec0:	657b      	str	r3, [r7, #84]	@ 0x54
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003ec2:	2302      	movs	r3, #2
 8003ec4:	65bb      	str	r3, [r7, #88]	@ 0x58
    RCC_OscInitStruct.PLL.PLLQ = 7;
 8003ec6:	2307      	movs	r3, #7
 8003ec8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003eca:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7fe ffea 	bl	8002ea8 <HAL_RCC_OscConfig>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d001      	beq.n	8003ede <SystemClock_Config+0xa2>
    {
        Error_Handler();
 8003eda:	f000 fb09 	bl	80044f0 <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType =
 8003ede:	230f      	movs	r3, #15
 8003ee0:	61fb      	str	r3, [r7, #28]
        RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
        RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 8003ee2:	2302      	movs	r3, #2
 8003ee4:	623b      	str	r3, [r7, #32]
    RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003eea:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003eee:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003ef0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003ef6:	f107 031c 	add.w	r3, r7, #28
 8003efa:	2105      	movs	r1, #5
 8003efc:	4618      	mov	r0, r3
 8003efe:	f7ff fa4b 	bl	8003398 <HAL_RCC_ClockConfig>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d001      	beq.n	8003f0c <SystemClock_Config+0xd0>
    {
        Error_Handler();
 8003f08:	f000 faf2 	bl	80044f0 <Error_Handler>
    }



    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8003f10:	23c0      	movs	r3, #192	@ 0xc0
 8003f12:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 5;   // these values depend on your target audio freq
 8003f14:	2305      	movs	r3, #5
 8003f16:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003f18:	f107 030c 	add.w	r3, r7, #12
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7ff fc47 	bl	80037b0 <HAL_RCCEx_PeriphCLKConfig>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d001      	beq.n	8003f2c <SystemClock_Config+0xf0>
    {
        Error_Handler();
 8003f28:	f000 fae2 	bl	80044f0 <Error_Handler>
    }

}
 8003f2c:	bf00      	nop
 8003f2e:	3760      	adds	r7, #96	@ 0x60
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	40023800 	.word	0x40023800
 8003f38:	40007000 	.word	0x40007000

08003f3c <MX_i2s2_Init>:

static void MX_i2s2_Init(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
    hi2s2.Instance = SPI2;
 8003f40:	4b13      	ldr	r3, [pc, #76]	@ (8003f90 <MX_i2s2_Init+0x54>)
 8003f42:	4a14      	ldr	r2, [pc, #80]	@ (8003f94 <MX_i2s2_Init+0x58>)
 8003f44:	601a      	str	r2, [r3, #0]
    hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8003f46:	4b12      	ldr	r3, [pc, #72]	@ (8003f90 <MX_i2s2_Init+0x54>)
 8003f48:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003f4c:	605a      	str	r2, [r3, #4]
    hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8003f4e:	4b10      	ldr	r3, [pc, #64]	@ (8003f90 <MX_i2s2_Init+0x54>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	609a      	str	r2, [r3, #8]
    hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8003f54:	4b0e      	ldr	r3, [pc, #56]	@ (8003f90 <MX_i2s2_Init+0x54>)
 8003f56:	2200      	movs	r2, #0
 8003f58:	60da      	str	r2, [r3, #12]
    hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8003f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f90 <MX_i2s2_Init+0x54>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	611a      	str	r2, [r3, #16]
    hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_32K;
 8003f60:	4b0b      	ldr	r3, [pc, #44]	@ (8003f90 <MX_i2s2_Init+0x54>)
 8003f62:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8003f66:	615a      	str	r2, [r3, #20]
    hi2s2.Init.CPOL = I2S_CPOL_HIGH;
 8003f68:	4b09      	ldr	r3, [pc, #36]	@ (8003f90 <MX_i2s2_Init+0x54>)
 8003f6a:	2208      	movs	r2, #8
 8003f6c:	619a      	str	r2, [r3, #24]
    hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8003f6e:	4b08      	ldr	r3, [pc, #32]	@ (8003f90 <MX_i2s2_Init+0x54>)
 8003f70:	2200      	movs	r2, #0
 8003f72:	61da      	str	r2, [r3, #28]
    hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8003f74:	4b06      	ldr	r3, [pc, #24]	@ (8003f90 <MX_i2s2_Init+0x54>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	621a      	str	r2, [r3, #32]
    if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8003f7a:	4805      	ldr	r0, [pc, #20]	@ (8003f90 <MX_i2s2_Init+0x54>)
 8003f7c:	f7fd ff0e 	bl	8001d9c <HAL_I2S_Init>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d001      	beq.n	8003f8a <MX_i2s2_Init+0x4e>
    {
        Error_Handler();
 8003f86:	f000 fab3 	bl	80044f0 <Error_Handler>
    }
}
 8003f8a:	bf00      	nop
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	200007d0 	.word	0x200007d0
 8003f94:	40003800 	.word	0x40003800

08003f98 <MX_i2s3_init>:

static void MX_i2s3_init(void){
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
	hi2s3.Instance = SPI3;
 8003f9c:	4b16      	ldr	r3, [pc, #88]	@ (8003ff8 <MX_i2s3_init+0x60>)
 8003f9e:	4a17      	ldr	r2, [pc, #92]	@ (8003ffc <MX_i2s3_init+0x64>)
 8003fa0:	601a      	str	r2, [r3, #0]
	hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8003fa2:	4b15      	ldr	r3, [pc, #84]	@ (8003ff8 <MX_i2s3_init+0x60>)
 8003fa4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fa8:	605a      	str	r2, [r3, #4]
	hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8003faa:	4b13      	ldr	r3, [pc, #76]	@ (8003ff8 <MX_i2s3_init+0x60>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	609a      	str	r2, [r3, #8]
	hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8003fb0:	4b11      	ldr	r3, [pc, #68]	@ (8003ff8 <MX_i2s3_init+0x60>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	60da      	str	r2, [r3, #12]
	hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8003fb6:	4b10      	ldr	r3, [pc, #64]	@ (8003ff8 <MX_i2s3_init+0x60>)
 8003fb8:	2200      	movs	r2, #0
 8003fba:	621a      	str	r2, [r3, #32]
	hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8003fbc:	4b0e      	ldr	r3, [pc, #56]	@ (8003ff8 <MX_i2s3_init+0x60>)
 8003fbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fc2:	611a      	str	r2, [r3, #16]
	hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8003fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ff8 <MX_i2s3_init+0x60>)
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	619a      	str	r2, [r3, #24]
	hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8003fca:	4b0b      	ldr	r3, [pc, #44]	@ (8003ff8 <MX_i2s3_init+0x60>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	61da      	str	r2, [r3, #28]
	hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8003fd0:	4b09      	ldr	r3, [pc, #36]	@ (8003ff8 <MX_i2s3_init+0x60>)
 8003fd2:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8003fd6:	615a      	str	r2, [r3, #20]
	if(HAL_I2S_Init(&hi2s3)!= HAL_OK){
 8003fd8:	4807      	ldr	r0, [pc, #28]	@ (8003ff8 <MX_i2s3_init+0x60>)
 8003fda:	f7fd fedf 	bl	8001d9c <HAL_I2S_Init>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d007      	beq.n	8003ff4 <MX_i2s3_init+0x5c>
		 printf("I2S3 init error, err=0x%08lX\r\n", hi2s3.ErrorCode);
 8003fe4:	4b04      	ldr	r3, [pc, #16]	@ (8003ff8 <MX_i2s3_init+0x60>)
 8003fe6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fe8:	4619      	mov	r1, r3
 8003fea:	4805      	ldr	r0, [pc, #20]	@ (8004000 <MX_i2s3_init+0x68>)
 8003fec:	f002 fc4e 	bl	800688c <iprintf>
		Error_Handler();
 8003ff0:	f000 fa7e 	bl	80044f0 <Error_Handler>
	}
}
 8003ff4:	bf00      	nop
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	20000878 	.word	0x20000878
 8003ffc:	40003c00 	.word	0x40003c00
 8004000:	08007f70 	.word	0x08007f70

08004004 <MX_i2c1_init>:

static void MX_i2c1_init(void){
 8004004:	b580      	push	{r7, lr}
 8004006:	af00      	add	r7, sp, #0
	hi2c1.Instance = I2C1;
 8004008:	4b12      	ldr	r3, [pc, #72]	@ (8004054 <MX_i2c1_init+0x50>)
 800400a:	4a13      	ldr	r2, [pc, #76]	@ (8004058 <MX_i2c1_init+0x54>)
 800400c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800400e:	4b11      	ldr	r3, [pc, #68]	@ (8004054 <MX_i2c1_init+0x50>)
 8004010:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004014:	611a      	str	r2, [r3, #16]
	hi2c1.Init.ClockSpeed = 100000;  //100k
 8004016:	4b0f      	ldr	r3, [pc, #60]	@ (8004054 <MX_i2c1_init+0x50>)
 8004018:	4a10      	ldr	r2, [pc, #64]	@ (800405c <MX_i2c1_init+0x58>)
 800401a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800401c:	4b0d      	ldr	r3, [pc, #52]	@ (8004054 <MX_i2c1_init+0x50>)
 800401e:	2200      	movs	r2, #0
 8004020:	615a      	str	r2, [r3, #20]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004022:	4b0c      	ldr	r3, [pc, #48]	@ (8004054 <MX_i2c1_init+0x50>)
 8004024:	2200      	movs	r2, #0
 8004026:	609a      	str	r2, [r3, #8]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004028:	4b0a      	ldr	r3, [pc, #40]	@ (8004054 <MX_i2c1_init+0x50>)
 800402a:	2200      	movs	r2, #0
 800402c:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800402e:	4b09      	ldr	r3, [pc, #36]	@ (8004054 <MX_i2c1_init+0x50>)
 8004030:	2200      	movs	r2, #0
 8004032:	621a      	str	r2, [r3, #32]
	hi2c1.Init.OwnAddress1 = 0;
 8004034:	4b07      	ldr	r3, [pc, #28]	@ (8004054 <MX_i2c1_init+0x50>)
 8004036:	2200      	movs	r2, #0
 8004038:	60da      	str	r2, [r3, #12]
	hi2c1.Init.OwnAddress2 = 0;
 800403a:	4b06      	ldr	r3, [pc, #24]	@ (8004054 <MX_i2c1_init+0x50>)
 800403c:	2200      	movs	r2, #0
 800403e:	619a      	str	r2, [r3, #24]
	if(HAL_I2C_Init(&hi2c1)!= HAL_OK){
 8004040:	4804      	ldr	r0, [pc, #16]	@ (8004054 <MX_i2c1_init+0x50>)
 8004042:	f7fd f9fd 	bl	8001440 <HAL_I2C_Init>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d001      	beq.n	8004050 <MX_i2c1_init+0x4c>
		Error_Handler();
 800404c:	f000 fa50 	bl	80044f0 <Error_Handler>
	}
}
 8004050:	bf00      	nop
 8004052:	bd80      	pop	{r7, pc}
 8004054:	20000920 	.word	0x20000920
 8004058:	40005400 	.word	0x40005400
 800405c:	000186a0 	.word	0x000186a0

08004060 <MX_DMA_Init>:

static void MX_DMA_Init(void)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b082      	sub	sp, #8
 8004064:	af00      	add	r7, sp, #0
    __HAL_RCC_DMA1_CLK_ENABLE();
 8004066:	2300      	movs	r3, #0
 8004068:	607b      	str	r3, [r7, #4]
 800406a:	4b10      	ldr	r3, [pc, #64]	@ (80040ac <MX_DMA_Init+0x4c>)
 800406c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800406e:	4a0f      	ldr	r2, [pc, #60]	@ (80040ac <MX_DMA_Init+0x4c>)
 8004070:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004074:	6313      	str	r3, [r2, #48]	@ 0x30
 8004076:	4b0d      	ldr	r3, [pc, #52]	@ (80040ac <MX_DMA_Init+0x4c>)
 8004078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800407a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800407e:	607b      	str	r3, [r7, #4]
 8004080:	687b      	ldr	r3, [r7, #4]

    HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8004082:	2200      	movs	r2, #0
 8004084:	2100      	movs	r1, #0
 8004086:	200e      	movs	r0, #14
 8004088:	f7fc fbf5 	bl	8000876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800408c:	200e      	movs	r0, #14
 800408e:	f7fc fc0e 	bl	80008ae <HAL_NVIC_EnableIRQ>

       HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 1, 0);  // Slightly lower priority
 8004092:	2200      	movs	r2, #0
 8004094:	2101      	movs	r1, #1
 8004096:	2010      	movs	r0, #16
 8004098:	f7fc fbed 	bl	8000876 <HAL_NVIC_SetPriority>
       HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800409c:	2010      	movs	r0, #16
 800409e:	f7fc fc06 	bl	80008ae <HAL_NVIC_EnableIRQ>
}
 80040a2:	bf00      	nop
 80040a4:	3708      	adds	r7, #8
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	40023800 	.word	0x40023800

080040b0 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b08c      	sub	sp, #48	@ 0x30
 80040b4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040b6:	f107 031c 	add.w	r3, r7, #28
 80040ba:	2200      	movs	r2, #0
 80040bc:	601a      	str	r2, [r3, #0]
 80040be:	605a      	str	r2, [r3, #4]
 80040c0:	609a      	str	r2, [r3, #8]
 80040c2:	60da      	str	r2, [r3, #12]
 80040c4:	611a      	str	r2, [r3, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80040c6:	2300      	movs	r3, #0
 80040c8:	61bb      	str	r3, [r7, #24]
 80040ca:	4b82      	ldr	r3, [pc, #520]	@ (80042d4 <MX_GPIO_Init+0x224>)
 80040cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ce:	4a81      	ldr	r2, [pc, #516]	@ (80042d4 <MX_GPIO_Init+0x224>)
 80040d0:	f043 0310 	orr.w	r3, r3, #16
 80040d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80040d6:	4b7f      	ldr	r3, [pc, #508]	@ (80042d4 <MX_GPIO_Init+0x224>)
 80040d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040da:	f003 0310 	and.w	r3, r3, #16
 80040de:	61bb      	str	r3, [r7, #24]
 80040e0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80040e2:	2300      	movs	r3, #0
 80040e4:	617b      	str	r3, [r7, #20]
 80040e6:	4b7b      	ldr	r3, [pc, #492]	@ (80042d4 <MX_GPIO_Init+0x224>)
 80040e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ea:	4a7a      	ldr	r2, [pc, #488]	@ (80042d4 <MX_GPIO_Init+0x224>)
 80040ec:	f043 0304 	orr.w	r3, r3, #4
 80040f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80040f2:	4b78      	ldr	r3, [pc, #480]	@ (80042d4 <MX_GPIO_Init+0x224>)
 80040f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f6:	f003 0304 	and.w	r3, r3, #4
 80040fa:	617b      	str	r3, [r7, #20]
 80040fc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80040fe:	2300      	movs	r3, #0
 8004100:	613b      	str	r3, [r7, #16]
 8004102:	4b74      	ldr	r3, [pc, #464]	@ (80042d4 <MX_GPIO_Init+0x224>)
 8004104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004106:	4a73      	ldr	r2, [pc, #460]	@ (80042d4 <MX_GPIO_Init+0x224>)
 8004108:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800410c:	6313      	str	r3, [r2, #48]	@ 0x30
 800410e:	4b71      	ldr	r3, [pc, #452]	@ (80042d4 <MX_GPIO_Init+0x224>)
 8004110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004116:	613b      	str	r3, [r7, #16]
 8004118:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800411a:	2300      	movs	r3, #0
 800411c:	60fb      	str	r3, [r7, #12]
 800411e:	4b6d      	ldr	r3, [pc, #436]	@ (80042d4 <MX_GPIO_Init+0x224>)
 8004120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004122:	4a6c      	ldr	r2, [pc, #432]	@ (80042d4 <MX_GPIO_Init+0x224>)
 8004124:	f043 0301 	orr.w	r3, r3, #1
 8004128:	6313      	str	r3, [r2, #48]	@ 0x30
 800412a:	4b6a      	ldr	r3, [pc, #424]	@ (80042d4 <MX_GPIO_Init+0x224>)
 800412c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	60fb      	str	r3, [r7, #12]
 8004134:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004136:	2300      	movs	r3, #0
 8004138:	60bb      	str	r3, [r7, #8]
 800413a:	4b66      	ldr	r3, [pc, #408]	@ (80042d4 <MX_GPIO_Init+0x224>)
 800413c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800413e:	4a65      	ldr	r2, [pc, #404]	@ (80042d4 <MX_GPIO_Init+0x224>)
 8004140:	f043 0302 	orr.w	r3, r3, #2
 8004144:	6313      	str	r3, [r2, #48]	@ 0x30
 8004146:	4b63      	ldr	r3, [pc, #396]	@ (80042d4 <MX_GPIO_Init+0x224>)
 8004148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800414a:	f003 0302 	and.w	r3, r3, #2
 800414e:	60bb      	str	r3, [r7, #8]
 8004150:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004152:	2300      	movs	r3, #0
 8004154:	607b      	str	r3, [r7, #4]
 8004156:	4b5f      	ldr	r3, [pc, #380]	@ (80042d4 <MX_GPIO_Init+0x224>)
 8004158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800415a:	4a5e      	ldr	r2, [pc, #376]	@ (80042d4 <MX_GPIO_Init+0x224>)
 800415c:	f043 0308 	orr.w	r3, r3, #8
 8004160:	6313      	str	r3, [r2, #48]	@ 0x30
 8004162:	4b5c      	ldr	r3, [pc, #368]	@ (80042d4 <MX_GPIO_Init+0x224>)
 8004164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004166:	f003 0308 	and.w	r3, r3, #8
 800416a:	607b      	str	r3, [r7, #4]
 800416c:	687b      	ldr	r3, [r7, #4]

    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800416e:	2200      	movs	r2, #0
 8004170:	2108      	movs	r1, #8
 8004172:	4859      	ldr	r0, [pc, #356]	@ (80042d8 <MX_GPIO_Init+0x228>)
 8004174:	f7fd f932 	bl	80013dc <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(GPIOD,
 8004178:	2200      	movs	r2, #0
 800417a:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800417e:	4857      	ldr	r0, [pc, #348]	@ (80042dc <MX_GPIO_Init+0x22c>)
 8004180:	f7fd f92c 	bl	80013dc <HAL_GPIO_WritePin>
                      LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin,
                      GPIO_PIN_RESET);

    // PB10 = I2S2_CK
    GPIO_InitStruct.Pin = CLK_IN_Pin;
 8004184:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800418a:	2302      	movs	r3, #2
 800418c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800418e:	2300      	movs	r3, #0
 8004190:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004192:	2303      	movs	r3, #3
 8004194:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004196:	2305      	movs	r3, #5
 8004198:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800419a:	f107 031c 	add.w	r3, r7, #28
 800419e:	4619      	mov	r1, r3
 80041a0:	484f      	ldr	r0, [pc, #316]	@ (80042e0 <MX_GPIO_Init+0x230>)
 80041a2:	f7fc ff7f 	bl	80010a4 <HAL_GPIO_Init>

    // PC3 = I2S2_SD (PDM_OUT)
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80041a6:	2308      	movs	r3, #8
 80041a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041aa:	2302      	movs	r3, #2
 80041ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041ae:	2300      	movs	r3, #0
 80041b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041b2:	2303      	movs	r3, #3
 80041b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80041b6:	2305      	movs	r3, #5
 80041b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80041ba:	f107 031c 	add.w	r3, r7, #28
 80041be:	4619      	mov	r1, r3
 80041c0:	4848      	ldr	r0, [pc, #288]	@ (80042e4 <MX_GPIO_Init+0x234>)
 80041c2:	f7fc ff6f 	bl	80010a4 <HAL_GPIO_Init>



    //PC7 = I2S3 MCK_pin( for headphone jack)
    GPIO_InitStruct.Pin = I2S3_MCK_Pin;
 80041c6:	2380      	movs	r3, #128	@ 0x80
 80041c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ca:	2302      	movs	r3, #2
 80041cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041ce:	2300      	movs	r3, #0
 80041d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041d2:	2303      	movs	r3, #3
 80041d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80041d6:	2306      	movs	r3, #6
 80041d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(I2S3_MCK_GPIO_Port, &GPIO_InitStruct);
 80041da:	f107 031c 	add.w	r3, r7, #28
 80041de:	4619      	mov	r1, r3
 80041e0:	4840      	ldr	r0, [pc, #256]	@ (80042e4 <MX_GPIO_Init+0x234>)
 80041e2:	f7fc ff5f 	bl	80010a4 <HAL_GPIO_Init>

    //PA4 = I2S3 WS
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80041e6:	2310      	movs	r3, #16
 80041e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ea:	2302      	movs	r3, #2
 80041ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull =GPIO_NOPULL;
 80041ee:	2300      	movs	r3, #0
 80041f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041f2:	2303      	movs	r3, #3
 80041f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80041f6:	2306      	movs	r3, #6
 80041f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80041fa:	f107 031c 	add.w	r3, r7, #28
 80041fe:	4619      	mov	r1, r3
 8004200:	4839      	ldr	r0, [pc, #228]	@ (80042e8 <MX_GPIO_Init+0x238>)
 8004202:	f7fc ff4f 	bl	80010a4 <HAL_GPIO_Init>

    //PC10 = I2S3 SCK  PC12 = I2S3 SD
    GPIO_InitStruct.Pin = GPIO_PIN_10 |GPIO_PIN_12;
 8004206:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800420a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800420c:	2302      	movs	r3, #2
 800420e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull =GPIO_NOPULL;
 8004210:	2300      	movs	r3, #0
 8004212:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004214:	2303      	movs	r3, #3
 8004216:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004218:	2306      	movs	r3, #6
 800421a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800421c:	f107 031c 	add.w	r3, r7, #28
 8004220:	4619      	mov	r1, r3
 8004222:	4830      	ldr	r0, [pc, #192]	@ (80042e4 <MX_GPIO_Init+0x234>)
 8004224:	f7fc ff3e 	bl	80010a4 <HAL_GPIO_Init>


    //I2C1 config for CS43L22 headphone jack control   //PB6=SCL PB9=SDA
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_9;
 8004228:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800422c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800422e:	2312      	movs	r3, #18
 8004230:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull =GPIO_PULLUP;
 8004232:	2301      	movs	r3, #1
 8004234:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004236:	2303      	movs	r3, #3
 8004238:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800423a:	2304      	movs	r3, #4
 800423c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800423e:	f107 031c 	add.w	r3, r7, #28
 8004242:	4619      	mov	r1, r3
 8004244:	4826      	ldr	r0, [pc, #152]	@ (80042e0 <MX_GPIO_Init+0x230>)
 8004246:	f7fc ff2d 	bl	80010a4 <HAL_GPIO_Init>


    // User button
    GPIO_InitStruct.Pin = B1_Pin;
 800424a:	2301      	movs	r3, #1
 800424c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800424e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8004252:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004254:	2300      	movs	r3, #0
 8004256:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004258:	f107 031c 	add.w	r3, r7, #28
 800425c:	4619      	mov	r1, r3
 800425e:	4822      	ldr	r0, [pc, #136]	@ (80042e8 <MX_GPIO_Init+0x238>)
 8004260:	f7fc ff20 	bl	80010a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BOOT1_Pin;
 8004264:	2304      	movs	r3, #4
 8004266:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004268:	2300      	movs	r3, #0
 800426a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800426c:	2300      	movs	r3, #0
 800426e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8004270:	f107 031c 	add.w	r3, r7, #28
 8004274:	4619      	mov	r1, r3
 8004276:	481a      	ldr	r0, [pc, #104]	@ (80042e0 <MX_GPIO_Init+0x230>)
 8004278:	f7fc ff14 	bl	80010a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin;
 800427c:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8004280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004282:	2301      	movs	r3, #1
 8004284:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004286:	2300      	movs	r3, #0
 8004288:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800428a:	2300      	movs	r3, #0
 800428c:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800428e:	f107 031c 	add.w	r3, r7, #28
 8004292:	4619      	mov	r1, r3
 8004294:	4811      	ldr	r0, [pc, #68]	@ (80042dc <MX_GPIO_Init+0x22c>)
 8004296:	f7fc ff05 	bl	80010a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Audio_SCL_Pin | Audio_SDA_Pin;
 800429a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800429e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80042a0:	2312      	movs	r3, #18
 80042a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a4:	2300      	movs	r3, #0
 80042a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042a8:	2300      	movs	r3, #0
 80042aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80042ac:	2304      	movs	r3, #4
 80042ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042b0:	f107 031c 	add.w	r3, r7, #28
 80042b4:	4619      	mov	r1, r3
 80042b6:	480a      	ldr	r0, [pc, #40]	@ (80042e0 <MX_GPIO_Init+0x230>)
 80042b8:	f7fc fef4 	bl	80010a4 <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80042bc:	2200      	movs	r2, #0
 80042be:	2100      	movs	r1, #0
 80042c0:	2006      	movs	r0, #6
 80042c2:	f7fc fad8 	bl	8000876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80042c6:	2006      	movs	r0, #6
 80042c8:	f7fc faf1 	bl	80008ae <HAL_NVIC_EnableIRQ>
}
 80042cc:	bf00      	nop
 80042ce:	3730      	adds	r7, #48	@ 0x30
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	40023800 	.word	0x40023800
 80042d8:	40021000 	.word	0x40021000
 80042dc:	40020c00 	.word	0x40020c00
 80042e0:	40020400 	.word	0x40020400
 80042e4:	40020800 	.word	0x40020800
 80042e8:	40020000 	.word	0x40020000

080042ec <Force_PB3_As_SWO>:

static void Force_PB3_As_SWO(void)
{
 80042ec:	b480      	push	{r7}
 80042ee:	af00      	add	r7, sp, #0
    /* Make sure GPIOB clock is enabled */
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 80042f0:	4b14      	ldr	r3, [pc, #80]	@ (8004344 <Force_PB3_As_SWO+0x58>)
 80042f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f4:	4a13      	ldr	r2, [pc, #76]	@ (8004344 <Force_PB3_As_SWO+0x58>)
 80042f6:	f043 0302 	orr.w	r3, r3, #2
 80042fa:	6313      	str	r3, [r2, #48]	@ 0x30

    /* PB3 = alternate function mode (10b) */
    GPIOB->MODER &= ~(3U << (3U * 2U));   // clear mode bits for PB3
 80042fc:	4b12      	ldr	r3, [pc, #72]	@ (8004348 <Force_PB3_As_SWO+0x5c>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a11      	ldr	r2, [pc, #68]	@ (8004348 <Force_PB3_As_SWO+0x5c>)
 8004302:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004306:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (2U << (3U * 2U));   // set to AF
 8004308:	4b0f      	ldr	r3, [pc, #60]	@ (8004348 <Force_PB3_As_SWO+0x5c>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a0e      	ldr	r2, [pc, #56]	@ (8004348 <Force_PB3_As_SWO+0x5c>)
 800430e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004312:	6013      	str	r3, [r2, #0]

    /* High speed (optional) */
    GPIOB->OSPEEDR |= (3U << (3U * 2U));
 8004314:	4b0c      	ldr	r3, [pc, #48]	@ (8004348 <Force_PB3_As_SWO+0x5c>)
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	4a0b      	ldr	r2, [pc, #44]	@ (8004348 <Force_PB3_As_SWO+0x5c>)
 800431a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800431e:	6093      	str	r3, [r2, #8]

    /* No pull-up/pull-down */
    GPIOB->PUPDR &= ~(3U << (3U * 2U));
 8004320:	4b09      	ldr	r3, [pc, #36]	@ (8004348 <Force_PB3_As_SWO+0x5c>)
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	4a08      	ldr	r2, [pc, #32]	@ (8004348 <Force_PB3_As_SWO+0x5c>)
 8004326:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800432a:	60d3      	str	r3, [r2, #12]

    /* Alternate function 0 (AF0 = JTDO/TRACESWO on PB3) */
    GPIOB->AFR[0] &= ~(0xFU << (3U * 4U));   // clear AF bits for PB3
 800432c:	4b06      	ldr	r3, [pc, #24]	@ (8004348 <Force_PB3_As_SWO+0x5c>)
 800432e:	6a1b      	ldr	r3, [r3, #32]
 8004330:	4a05      	ldr	r2, [pc, #20]	@ (8004348 <Force_PB3_As_SWO+0x5c>)
 8004332:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004336:	6213      	str	r3, [r2, #32]
    // no need to set a value, AF0 = 0
}
 8004338:	bf00      	nop
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	40023800 	.word	0x40023800
 8004348:	40020400 	.word	0x40020400

0800434c <AudioCodec_Write>:

static void AudioCodec_Write(uint8_t reg , uint8_t value){
 800434c:	b580      	push	{r7, lr}
 800434e:	b088      	sub	sp, #32
 8004350:	af04      	add	r7, sp, #16
 8004352:	4603      	mov	r3, r0
 8004354:	460a      	mov	r2, r1
 8004356:	71fb      	strb	r3, [r7, #7]
 8004358:	4613      	mov	r3, r2
 800435a:	71bb      	strb	r3, [r7, #6]

	HAL_StatusTypeDef sts = HAL_I2C_Mem_Write(&hi2c1,
 800435c:	79fb      	ldrb	r3, [r7, #7]
 800435e:	b29a      	uxth	r2, r3
 8004360:	2364      	movs	r3, #100	@ 0x64
 8004362:	9302      	str	r3, [sp, #8]
 8004364:	2301      	movs	r3, #1
 8004366:	9301      	str	r3, [sp, #4]
 8004368:	1dbb      	adds	r3, r7, #6
 800436a:	9300      	str	r3, [sp, #0]
 800436c:	2301      	movs	r3, #1
 800436e:	2194      	movs	r1, #148	@ 0x94
 8004370:	480a      	ldr	r0, [pc, #40]	@ (800439c <AudioCodec_Write+0x50>)
 8004372:	f7fd f9a9 	bl	80016c8 <HAL_I2C_Mem_Write>
 8004376:	4603      	mov	r3, r0
 8004378:	73fb      	strb	r3, [r7, #15]
			I2C_MEMADD_SIZE_8BIT,
			&value,
			1,
			100);

	if(sts != HAL_OK){
 800437a:	7bfb      	ldrb	r3, [r7, #15]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d009      	beq.n	8004394 <AudioCodec_Write+0x48>
		 printf("I2S3 audio tx error: st=%d, err=0x%08lX, state=0x%02X\r\n",
 8004380:	7bf9      	ldrb	r1, [r7, #15]
					sts, hi2c1.ErrorCode, hi2c1.State);
 8004382:	4b06      	ldr	r3, [pc, #24]	@ (800439c <AudioCodec_Write+0x50>)
 8004384:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004386:	4b05      	ldr	r3, [pc, #20]	@ (800439c <AudioCodec_Write+0x50>)
 8004388:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800438c:	b2db      	uxtb	r3, r3
		 printf("I2S3 audio tx error: st=%d, err=0x%08lX, state=0x%02X\r\n",
 800438e:	4804      	ldr	r0, [pc, #16]	@ (80043a0 <AudioCodec_Write+0x54>)
 8004390:	f002 fa7c 	bl	800688c <iprintf>
}
}
 8004394:	bf00      	nop
 8004396:	3710      	adds	r7, #16
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	20000920 	.word	0x20000920
 80043a0:	08007f90 	.word	0x08007f90

080043a4 <CS43L22_headphone_jack_init>:

void CS43L22_headphone_jack_init(void){
 80043a4:	b580      	push	{r7, lr}
 80043a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_SET);
 80043a8:	2201      	movs	r2, #1
 80043aa:	2110      	movs	r1, #16
 80043ac:	4817      	ldr	r0, [pc, #92]	@ (800440c <CS43L22_headphone_jack_init+0x68>)
 80043ae:	f7fd f815 	bl	80013dc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80043b2:	200a      	movs	r0, #10
 80043b4:	f7fc f964 	bl	8000680 <HAL_Delay>

    AudioCodec_Write(0x00, 0x99);
 80043b8:	2199      	movs	r1, #153	@ 0x99
 80043ba:	2000      	movs	r0, #0
 80043bc:	f7ff ffc6 	bl	800434c <AudioCodec_Write>
    AudioCodec_Write(0x47, 0x80);
 80043c0:	2180      	movs	r1, #128	@ 0x80
 80043c2:	2047      	movs	r0, #71	@ 0x47
 80043c4:	f7ff ffc2 	bl	800434c <AudioCodec_Write>
    AudioCodec_Write(0x32, 0x80);
 80043c8:	2180      	movs	r1, #128	@ 0x80
 80043ca:	2032      	movs	r0, #50	@ 0x32
 80043cc:	f7ff ffbe 	bl	800434c <AudioCodec_Write>
    AudioCodec_Write(0x32, 0x00);
 80043d0:	2100      	movs	r1, #0
 80043d2:	2032      	movs	r0, #50	@ 0x32
 80043d4:	f7ff ffba 	bl	800434c <AudioCodec_Write>
    AudioCodec_Write(0x00, 0x00);
 80043d8:	2100      	movs	r1, #0
 80043da:	2000      	movs	r0, #0
 80043dc:	f7ff ffb6 	bl	800434c <AudioCodec_Write>

    AudioCodec_Write(0x06, 0x04);  // I2S, 16-bit, slave mode
 80043e0:	2104      	movs	r1, #4
 80043e2:	2006      	movs	r0, #6
 80043e4:	f7ff ffb2 	bl	800434c <AudioCodec_Write>

    //  Set headphone volumes
    AudioCodec_Write(0x20, 0xDF);  // Left headphone volume
 80043e8:	21df      	movs	r1, #223	@ 0xdf
 80043ea:	2020      	movs	r0, #32
 80043ec:	f7ff ffae 	bl	800434c <AudioCodec_Write>
    AudioCodec_Write(0x21, 0xDF);  // Right headphone volume
 80043f0:	21df      	movs	r1, #223	@ 0xdf
 80043f2:	2021      	movs	r0, #33	@ 0x21
 80043f4:	f7ff ffaa 	bl	800434c <AudioCodec_Write>

    //  Power up / enable outputs
    AudioCodec_Write(0x02, 0x9E);  // Power up, enable HP, etc.
 80043f8:	219e      	movs	r1, #158	@ 0x9e
 80043fa:	2002      	movs	r0, #2
 80043fc:	f7ff ffa6 	bl	800434c <AudioCodec_Write>

    AudioCodec_Write(0x04, 0xAF);  // Main power/volume, unmute
 8004400:	21af      	movs	r1, #175	@ 0xaf
 8004402:	2004      	movs	r0, #4
 8004404:	f7ff ffa2 	bl	800434c <AudioCodec_Write>
}
 8004408:	bf00      	nop
 800440a:	bd80      	pop	{r7, pc}
 800440c:	40020c00 	.word	0x40020c00

08004410 <_write>:

int _write(int file, char *ptr, int len)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
    (void)file;
    for (int i = 0; i < len; i++)
 800441c:	2300      	movs	r3, #0
 800441e:	617b      	str	r3, [r7, #20]
 8004420:	e009      	b.n	8004436 <_write+0x26>
    {
        ITM_SendChar(*ptr++);
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	1c5a      	adds	r2, r3, #1
 8004426:	60ba      	str	r2, [r7, #8]
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	4618      	mov	r0, r3
 800442c:	f7ff fb3e 	bl	8003aac <ITM_SendChar>
    for (int i = 0; i < len; i++)
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	3301      	adds	r3, #1
 8004434:	617b      	str	r3, [r7, #20]
 8004436:	697a      	ldr	r2, [r7, #20]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	429a      	cmp	r2, r3
 800443c:	dbf1      	blt.n	8004422 <_write+0x12>
    }
    return len;
 800443e:	687b      	ldr	r3, [r7, #4]
}
 8004440:	4618      	mov	r0, r3
 8004442:	3718      	adds	r7, #24
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}

08004448 <HAL_I2S_RxCpltCallback>:


void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
	 if (hi2s->Instance == SPI2){
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a05      	ldr	r2, [pc, #20]	@ (800446c <HAL_I2S_RxCpltCallback+0x24>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d102      	bne.n	8004460 <HAL_I2S_RxCpltCallback+0x18>
    full_i2s = 1;
 800445a:	4b05      	ldr	r3, [pc, #20]	@ (8004470 <HAL_I2S_RxCpltCallback+0x28>)
 800445c:	2201      	movs	r2, #1
 800445e:	701a      	strb	r2, [r3, #0]
}

}
 8004460:	bf00      	nop
 8004462:	370c      	adds	r7, #12
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr
 800446c:	40003800 	.word	0x40003800
 8004470:	20001147 	.word	0x20001147

08004474 <HAL_I2S_RxHalfCpltCallback>:

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
	if (hi2s->Instance == SPI2){
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a05      	ldr	r2, [pc, #20]	@ (8004498 <HAL_I2S_RxHalfCpltCallback+0x24>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d102      	bne.n	800448c <HAL_I2S_RxHalfCpltCallback+0x18>
   half_i2s = 1;
 8004486:	4b05      	ldr	r3, [pc, #20]	@ (800449c <HAL_I2S_RxHalfCpltCallback+0x28>)
 8004488:	2201      	movs	r2, #1
 800448a:	701a      	strb	r2, [r3, #0]
}
}
 800448c:	bf00      	nop
 800448e:	370c      	adds	r7, #12
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr
 8004498:	40003800 	.word	0x40003800
 800449c:	20001146 	.word	0x20001146

080044a0 <HAL_I2S_TxHalfCpltCallback>:


void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == SPI3)
    { }
}
 80044a8:	bf00      	nop
 80044aa:	370c      	adds	r7, #12
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b083      	sub	sp, #12
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == SPI3)
    { }
}
 80044bc:	bf00      	nop
 80044be:	370c      	adds	r7, #12
 80044c0:	46bd      	mov	sp, r7
 80044c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c6:	4770      	bx	lr

080044c8 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	4603      	mov	r3, r0
 80044d0:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == B1_Pin)
 80044d2:	88fb      	ldrh	r3, [r7, #6]
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d102      	bne.n	80044de <HAL_GPIO_EXTI_Callback+0x16>
    {
        button_flag = 1;
 80044d8:	4b04      	ldr	r3, [pc, #16]	@ (80044ec <HAL_GPIO_EXTI_Callback+0x24>)
 80044da:	2201      	movs	r2, #1
 80044dc:	701a      	strb	r2, [r3, #0]
    }
}
 80044de:	bf00      	nop
 80044e0:	370c      	adds	r7, #12
 80044e2:	46bd      	mov	sp, r7
 80044e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e8:	4770      	bx	lr
 80044ea:	bf00      	nop
 80044ec:	20001144 	.word	0x20001144

080044f0 <Error_Handler>:

void Error_Handler(void)
{
 80044f0:	b480      	push	{r7}
 80044f2:	af00      	add	r7, sp, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80044f4:	b672      	cpsid	i
}
 80044f6:	bf00      	nop
    __disable_irq();
    while (1)
 80044f8:	bf00      	nop
 80044fa:	e7fd      	b.n	80044f8 <Error_Handler+0x8>

080044fc <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004502:	2300      	movs	r3, #0
 8004504:	607b      	str	r3, [r7, #4]
 8004506:	4b10      	ldr	r3, [pc, #64]	@ (8004548 <HAL_MspInit+0x4c>)
 8004508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800450a:	4a0f      	ldr	r2, [pc, #60]	@ (8004548 <HAL_MspInit+0x4c>)
 800450c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004510:	6453      	str	r3, [r2, #68]	@ 0x44
 8004512:	4b0d      	ldr	r3, [pc, #52]	@ (8004548 <HAL_MspInit+0x4c>)
 8004514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004516:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800451a:	607b      	str	r3, [r7, #4]
 800451c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800451e:	2300      	movs	r3, #0
 8004520:	603b      	str	r3, [r7, #0]
 8004522:	4b09      	ldr	r3, [pc, #36]	@ (8004548 <HAL_MspInit+0x4c>)
 8004524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004526:	4a08      	ldr	r2, [pc, #32]	@ (8004548 <HAL_MspInit+0x4c>)
 8004528:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800452c:	6413      	str	r3, [r2, #64]	@ 0x40
 800452e:	4b06      	ldr	r3, [pc, #24]	@ (8004548 <HAL_MspInit+0x4c>)
 8004530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004532:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004536:	603b      	str	r3, [r7, #0]
 8004538:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800453a:	2007      	movs	r0, #7
 800453c:	f7fc f990 	bl	8000860 <HAL_NVIC_SetPriorityGrouping>
}
 8004540:	bf00      	nop
 8004542:	3708      	adds	r7, #8
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}
 8004548:	40023800 	.word	0x40023800

0800454c <HAL_I2C_MspInit>:

/**
* @brief I2C MSP Initialization
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a0b      	ldr	r2, [pc, #44]	@ (8004588 <HAL_I2C_MspInit+0x3c>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d10d      	bne.n	800457a <HAL_I2C_MspInit+0x2e>
    {
        __HAL_RCC_I2C1_CLK_ENABLE();
 800455e:	2300      	movs	r3, #0
 8004560:	60fb      	str	r3, [r7, #12]
 8004562:	4b0a      	ldr	r3, [pc, #40]	@ (800458c <HAL_I2C_MspInit+0x40>)
 8004564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004566:	4a09      	ldr	r2, [pc, #36]	@ (800458c <HAL_I2C_MspInit+0x40>)
 8004568:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800456c:	6413      	str	r3, [r2, #64]	@ 0x40
 800456e:	4b07      	ldr	r3, [pc, #28]	@ (800458c <HAL_I2C_MspInit+0x40>)
 8004570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004572:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004576:	60fb      	str	r3, [r7, #12]
 8004578:	68fb      	ldr	r3, [r7, #12]
    }
}
 800457a:	bf00      	nop
 800457c:	3714      	adds	r7, #20
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr
 8004586:	bf00      	nop
 8004588:	40005400 	.word	0x40005400
 800458c:	40023800 	.word	0x40023800

08004590 <HAL_I2S_MspInit>:

/**
* @brief I2S MSP Initialization
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b088      	sub	sp, #32
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004598:	f107 0310 	add.w	r3, r7, #16
 800459c:	2200      	movs	r2, #0
 800459e:	601a      	str	r2, [r3, #0]
 80045a0:	605a      	str	r2, [r3, #4]
 80045a2:	609a      	str	r2, [r3, #8]
 80045a4:	60da      	str	r2, [r3, #12]

  if(hi2s->Instance==SPI2)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a51      	ldr	r2, [pc, #324]	@ (80046f0 <HAL_I2S_MspInit+0x160>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d14f      	bne.n	8004650 <HAL_I2S_MspInit+0xc0>
  {
    /** Initializes the peripherals clock */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80045b0:	2301      	movs	r3, #1
 80045b2:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80045b4:	23c0      	movs	r3, #192	@ 0xc0
 80045b6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80045b8:	2302      	movs	r3, #2
 80045ba:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80045bc:	f107 0310 	add.w	r3, r7, #16
 80045c0:	4618      	mov	r0, r3
 80045c2:	f7ff f8f5 	bl	80037b0 <HAL_RCCEx_PeriphCLKConfig>
 80045c6:	4603      	mov	r3, r0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d001      	beq.n	80045d0 <HAL_I2S_MspInit+0x40>
    {
      Error_Handler();
 80045cc:	f7ff ff90 	bl	80044f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80045d0:	2300      	movs	r3, #0
 80045d2:	60fb      	str	r3, [r7, #12]
 80045d4:	4b47      	ldr	r3, [pc, #284]	@ (80046f4 <HAL_I2S_MspInit+0x164>)
 80045d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d8:	4a46      	ldr	r2, [pc, #280]	@ (80046f4 <HAL_I2S_MspInit+0x164>)
 80045da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045de:	6413      	str	r3, [r2, #64]	@ 0x40
 80045e0:	4b44      	ldr	r3, [pc, #272]	@ (80046f4 <HAL_I2S_MspInit+0x164>)
 80045e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045e8:	60fb      	str	r3, [r7, #12]
 80045ea:	68fb      	ldr	r3, [r7, #12]

    /* I2S2 DMA Init (RX - Microphone) */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80045ec:	4b42      	ldr	r3, [pc, #264]	@ (80046f8 <HAL_I2S_MspInit+0x168>)
 80045ee:	4a43      	ldr	r2, [pc, #268]	@ (80046fc <HAL_I2S_MspInit+0x16c>)
 80045f0:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80045f2:	4b41      	ldr	r3, [pc, #260]	@ (80046f8 <HAL_I2S_MspInit+0x168>)
 80045f4:	2200      	movs	r2, #0
 80045f6:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80045f8:	4b3f      	ldr	r3, [pc, #252]	@ (80046f8 <HAL_I2S_MspInit+0x168>)
 80045fa:	2200      	movs	r2, #0
 80045fc:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80045fe:	4b3e      	ldr	r3, [pc, #248]	@ (80046f8 <HAL_I2S_MspInit+0x168>)
 8004600:	2200      	movs	r2, #0
 8004602:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004604:	4b3c      	ldr	r3, [pc, #240]	@ (80046f8 <HAL_I2S_MspInit+0x168>)
 8004606:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800460a:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800460c:	4b3a      	ldr	r3, [pc, #232]	@ (80046f8 <HAL_I2S_MspInit+0x168>)
 800460e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004612:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004614:	4b38      	ldr	r3, [pc, #224]	@ (80046f8 <HAL_I2S_MspInit+0x168>)
 8004616:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800461a:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 800461c:	4b36      	ldr	r3, [pc, #216]	@ (80046f8 <HAL_I2S_MspInit+0x168>)
 800461e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004622:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004624:	4b34      	ldr	r3, [pc, #208]	@ (80046f8 <HAL_I2S_MspInit+0x168>)
 8004626:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800462a:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800462c:	4b32      	ldr	r3, [pc, #200]	@ (80046f8 <HAL_I2S_MspInit+0x168>)
 800462e:	2200      	movs	r2, #0
 8004630:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8004632:	4831      	ldr	r0, [pc, #196]	@ (80046f8 <HAL_I2S_MspInit+0x168>)
 8004634:	f7fc f956 	bl	80008e4 <HAL_DMA_Init>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d001      	beq.n	8004642 <HAL_I2S_MspInit+0xb2>
    {
      Error_Handler();
 800463e:	f7ff ff57 	bl	80044f0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s, hdmarx, hdma_spi2_rx);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a2c      	ldr	r2, [pc, #176]	@ (80046f8 <HAL_I2S_MspInit+0x168>)
 8004646:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004648:	4a2b      	ldr	r2, [pc, #172]	@ (80046f8 <HAL_I2S_MspInit+0x168>)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* DMA interrupt init for I2S3 TX */
    HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
  }
}
 800464e:	e04b      	b.n	80046e8 <HAL_I2S_MspInit+0x158>
  else if(hi2s->Instance == SPI3)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a2a      	ldr	r2, [pc, #168]	@ (8004700 <HAL_I2S_MspInit+0x170>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d146      	bne.n	80046e8 <HAL_I2S_MspInit+0x158>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800465a:	2300      	movs	r3, #0
 800465c:	60bb      	str	r3, [r7, #8]
 800465e:	4b25      	ldr	r3, [pc, #148]	@ (80046f4 <HAL_I2S_MspInit+0x164>)
 8004660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004662:	4a24      	ldr	r2, [pc, #144]	@ (80046f4 <HAL_I2S_MspInit+0x164>)
 8004664:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004668:	6413      	str	r3, [r2, #64]	@ 0x40
 800466a:	4b22      	ldr	r3, [pc, #136]	@ (80046f4 <HAL_I2S_MspInit+0x164>)
 800466c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800466e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004672:	60bb      	str	r3, [r7, #8]
 8004674:	68bb      	ldr	r3, [r7, #8]
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8004676:	4b23      	ldr	r3, [pc, #140]	@ (8004704 <HAL_I2S_MspInit+0x174>)
 8004678:	4a23      	ldr	r2, [pc, #140]	@ (8004708 <HAL_I2S_MspInit+0x178>)
 800467a:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800467c:	4b21      	ldr	r3, [pc, #132]	@ (8004704 <HAL_I2S_MspInit+0x174>)
 800467e:	2200      	movs	r2, #0
 8004680:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004682:	4b20      	ldr	r3, [pc, #128]	@ (8004704 <HAL_I2S_MspInit+0x174>)
 8004684:	2240      	movs	r2, #64	@ 0x40
 8004686:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004688:	4b1e      	ldr	r3, [pc, #120]	@ (8004704 <HAL_I2S_MspInit+0x174>)
 800468a:	2200      	movs	r2, #0
 800468c:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800468e:	4b1d      	ldr	r3, [pc, #116]	@ (8004704 <HAL_I2S_MspInit+0x174>)
 8004690:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004694:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004696:	4b1b      	ldr	r3, [pc, #108]	@ (8004704 <HAL_I2S_MspInit+0x174>)
 8004698:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800469c:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800469e:	4b19      	ldr	r3, [pc, #100]	@ (8004704 <HAL_I2S_MspInit+0x174>)
 80046a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80046a4:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 80046a6:	4b17      	ldr	r3, [pc, #92]	@ (8004704 <HAL_I2S_MspInit+0x174>)
 80046a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80046ac:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80046ae:	4b15      	ldr	r3, [pc, #84]	@ (8004704 <HAL_I2S_MspInit+0x174>)
 80046b0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80046b4:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80046b6:	4b13      	ldr	r3, [pc, #76]	@ (8004704 <HAL_I2S_MspInit+0x174>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80046bc:	4811      	ldr	r0, [pc, #68]	@ (8004704 <HAL_I2S_MspInit+0x174>)
 80046be:	f7fc f911 	bl	80008e4 <HAL_DMA_Init>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d001      	beq.n	80046cc <HAL_I2S_MspInit+0x13c>
      Error_Handler();
 80046c8:	f7ff ff12 	bl	80044f0 <Error_Handler>
    __HAL_LINKDMA(hi2s, hdmatx, hdma_spi3_tx);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a0d      	ldr	r2, [pc, #52]	@ (8004704 <HAL_I2S_MspInit+0x174>)
 80046d0:	639a      	str	r2, [r3, #56]	@ 0x38
 80046d2:	4a0c      	ldr	r2, [pc, #48]	@ (8004704 <HAL_I2S_MspInit+0x174>)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80046d8:	2200      	movs	r2, #0
 80046da:	2100      	movs	r1, #0
 80046dc:	2010      	movs	r0, #16
 80046de:	f7fc f8ca 	bl	8000876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80046e2:	2010      	movs	r0, #16
 80046e4:	f7fc f8e3 	bl	80008ae <HAL_NVIC_EnableIRQ>
}
 80046e8:	bf00      	nop
 80046ea:	3720      	adds	r7, #32
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	40003800 	.word	0x40003800
 80046f4:	40023800 	.word	0x40023800
 80046f8:	20000818 	.word	0x20000818
 80046fc:	40026058 	.word	0x40026058
 8004700:	40003c00 	.word	0x40003c00
 8004704:	200008c0 	.word	0x200008c0
 8004708:	40026088 	.word	0x40026088

0800470c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800470c:	b480      	push	{r7}
 800470e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004710:	bf00      	nop
 8004712:	e7fd      	b.n	8004710 <NMI_Handler+0x4>

08004714 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004714:	b480      	push	{r7}
 8004716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004718:	bf00      	nop
 800471a:	e7fd      	b.n	8004718 <HardFault_Handler+0x4>

0800471c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800471c:	b480      	push	{r7}
 800471e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004720:	bf00      	nop
 8004722:	e7fd      	b.n	8004720 <MemManage_Handler+0x4>

08004724 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004724:	b480      	push	{r7}
 8004726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004728:	bf00      	nop
 800472a:	e7fd      	b.n	8004728 <BusFault_Handler+0x4>

0800472c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800472c:	b480      	push	{r7}
 800472e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004730:	bf00      	nop
 8004732:	e7fd      	b.n	8004730 <UsageFault_Handler+0x4>

08004734 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004734:	b480      	push	{r7}
 8004736:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004738:	bf00      	nop
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr

08004742 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004742:	b480      	push	{r7}
 8004744:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004746:	bf00      	nop
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr

08004750 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004750:	b480      	push	{r7}
 8004752:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004754:	bf00      	nop
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr

0800475e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800475e:	b580      	push	{r7, lr}
 8004760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004762:	f7fb ff6d 	bl	8000640 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004766:	bf00      	nop
 8004768:	bd80      	pop	{r7, pc}

0800476a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800476a:	b580      	push	{r7, lr}
 800476c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800476e:	2001      	movs	r0, #1
 8004770:	f7fc fe4e 	bl	8001410 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004774:	bf00      	nop
 8004776:	bd80      	pop	{r7, pc}

08004778 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800477c:	4802      	ldr	r0, [pc, #8]	@ (8004788 <DMA1_Stream3_IRQHandler+0x10>)
 800477e:	f7fc fa27 	bl	8000bd0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8004782:	bf00      	nop
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	20000818 	.word	0x20000818

0800478c <DMA1_Stream5_IRQHandler>:

void DMA1_Stream5_IRQHandler(void)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8004790:	4802      	ldr	r0, [pc, #8]	@ (800479c <DMA1_Stream5_IRQHandler+0x10>)
 8004792:	f7fc fa1d 	bl	8000bd0 <HAL_DMA_IRQHandler>
}
 8004796:	bf00      	nop
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	200008c0 	.word	0x200008c0

080047a0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b086      	sub	sp, #24
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	60b9      	str	r1, [r7, #8]
 80047aa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047ac:	2300      	movs	r3, #0
 80047ae:	617b      	str	r3, [r7, #20]
 80047b0:	e00a      	b.n	80047c8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80047b2:	f3af 8000 	nop.w
 80047b6:	4601      	mov	r1, r0
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	1c5a      	adds	r2, r3, #1
 80047bc:	60ba      	str	r2, [r7, #8]
 80047be:	b2ca      	uxtb	r2, r1
 80047c0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	3301      	adds	r3, #1
 80047c6:	617b      	str	r3, [r7, #20]
 80047c8:	697a      	ldr	r2, [r7, #20]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	429a      	cmp	r2, r3
 80047ce:	dbf0      	blt.n	80047b2 <_read+0x12>
	}

return len;
 80047d0:	687b      	ldr	r3, [r7, #4]
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3718      	adds	r7, #24
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <_close>:
	}
	return len;
}

int _close(int file)
{
 80047da:	b480      	push	{r7}
 80047dc:	b083      	sub	sp, #12
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
	return -1;
 80047e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	370c      	adds	r7, #12
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr

080047f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80047f2:	b480      	push	{r7}
 80047f4:	b083      	sub	sp, #12
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
 80047fa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004802:	605a      	str	r2, [r3, #4]
	return 0;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	370c      	adds	r7, #12
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr

08004812 <_isatty>:

int _isatty(int file)
{
 8004812:	b480      	push	{r7}
 8004814:	b083      	sub	sp, #12
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
	return 1;
 800481a:	2301      	movs	r3, #1
}
 800481c:	4618      	mov	r0, r3
 800481e:	370c      	adds	r7, #12
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004828:	b480      	push	{r7}
 800482a:	b085      	sub	sp, #20
 800482c:	af00      	add	r7, sp, #0
 800482e:	60f8      	str	r0, [r7, #12]
 8004830:	60b9      	str	r1, [r7, #8]
 8004832:	607a      	str	r2, [r7, #4]
	return 0;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3714      	adds	r7, #20
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr
	...

08004844 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004844:	b480      	push	{r7}
 8004846:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004848:	4b06      	ldr	r3, [pc, #24]	@ (8004864 <SystemInit+0x20>)
 800484a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800484e:	4a05      	ldr	r2, [pc, #20]	@ (8004864 <SystemInit+0x20>)
 8004850:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004854:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004858:	bf00      	nop
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	e000ed00 	.word	0xe000ed00

08004868 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004868:	480d      	ldr	r0, [pc, #52]	@ (80048a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800486a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800486c:	f7ff ffea 	bl	8004844 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004870:	480c      	ldr	r0, [pc, #48]	@ (80048a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8004872:	490d      	ldr	r1, [pc, #52]	@ (80048a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004874:	4a0d      	ldr	r2, [pc, #52]	@ (80048ac <LoopForever+0xe>)
  movs r3, #0
 8004876:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004878:	e002      	b.n	8004880 <LoopCopyDataInit>

0800487a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800487a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800487c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800487e:	3304      	adds	r3, #4

08004880 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004880:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004882:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004884:	d3f9      	bcc.n	800487a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004886:	4a0a      	ldr	r2, [pc, #40]	@ (80048b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004888:	4c0a      	ldr	r4, [pc, #40]	@ (80048b4 <LoopForever+0x16>)
  movs r3, #0
 800488a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800488c:	e001      	b.n	8004892 <LoopFillZerobss>

0800488e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800488e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004890:	3204      	adds	r2, #4

08004892 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004892:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004894:	d3fb      	bcc.n	800488e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8004896:	f002 f995 	bl	8006bc4 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800489a:	f7ff f92f 	bl	8003afc <main>

0800489e <LoopForever>:

LoopForever:
  b LoopForever
 800489e:	e7fe      	b.n	800489e <LoopForever>
  ldr   r0, =_estack
 80048a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80048a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80048a8:	20000468 	.word	0x20000468
  ldr r2, =_sidata
 80048ac:	0800807c 	.word	0x0800807c
  ldr r2, =_sbss
 80048b0:	20000468 	.word	0x20000468
  ldr r4, =_ebss
 80048b4:	2000129c 	.word	0x2000129c

080048b8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80048b8:	e7fe      	b.n	80048b8 <ADC_IRQHandler>
	...

080048bc <D16_GENERIC>:
 80048bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048c0:	b089      	sub	sp, #36	@ 0x24
 80048c2:	68d4      	ldr	r4, [r2, #12]
 80048c4:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 80048c6:	6993      	ldr	r3, [r2, #24]
 80048c8:	9407      	str	r4, [sp, #28]
 80048ca:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 80048cc:	9306      	str	r3, [sp, #24]
 80048ce:	9402      	str	r4, [sp, #8]
 80048d0:	f8d2 a010 	ldr.w	sl, [r2, #16]
 80048d4:	f8d2 b014 	ldr.w	fp, [r2, #20]
 80048d8:	69d3      	ldr	r3, [r2, #28]
 80048da:	6896      	ldr	r6, [r2, #8]
 80048dc:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 80048de:	9103      	str	r1, [sp, #12]
 80048e0:	2d00      	cmp	r5, #0
 80048e2:	d066      	beq.n	80049b2 <D16_GENERIC+0xf6>
 80048e4:	f004 0510 	and.w	r5, r4, #16
 80048e8:	f004 0420 	and.w	r4, r4, #32
 80048ec:	9504      	str	r5, [sp, #16]
 80048ee:	4938      	ldr	r1, [pc, #224]	@ (80049d0 <D16_GENERIC+0x114>)
 80048f0:	9405      	str	r4, [sp, #20]
 80048f2:	f04f 0e00 	mov.w	lr, #0
 80048f6:	4635      	mov	r5, r6
 80048f8:	e04f      	b.n	800499a <D16_GENERIC+0xde>
 80048fa:	5d87      	ldrb	r7, [r0, r6]
 80048fc:	7804      	ldrb	r4, [r0, #0]
 80048fe:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8004902:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 8004906:	b2e6      	uxtb	r6, r4
 8004908:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800490c:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8004910:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8004914:	4433      	add	r3, r6
 8004916:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 800491a:	f3c4 0609 	ubfx	r6, r4, #0, #10
 800491e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004922:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8004926:	0aa3      	lsrs	r3, r4, #10
 8004928:	4c2a      	ldr	r4, [pc, #168]	@ (80049d4 <D16_GENERIC+0x118>)
 800492a:	fb26 5404 	smlad	r4, r6, r4, r5
 800492e:	4d2a      	ldr	r5, [pc, #168]	@ (80049d8 <D16_GENERIC+0x11c>)
 8004930:	fb26 f505 	smuad	r5, r6, r5
 8004934:	f5a4 6400 	sub.w	r4, r4, #2048	@ 0x800
 8004938:	eb04 080a 	add.w	r8, r4, sl
 800493c:	eba8 080b 	sub.w	r8, r8, fp
 8004940:	4646      	mov	r6, r8
 8004942:	17f7      	asrs	r7, r6, #31
 8004944:	e9cd 6700 	strd	r6, r7, [sp]
 8004948:	9e04      	ldr	r6, [sp, #16]
 800494a:	f10e 0c01 	add.w	ip, lr, #1
 800494e:	b16e      	cbz	r6, 800496c <D16_GENERIC+0xb0>
 8004950:	6a16      	ldr	r6, [r2, #32]
 8004952:	9f01      	ldr	r7, [sp, #4]
 8004954:	fba8 8906 	umull	r8, r9, r8, r6
 8004958:	fb06 9907 	mla	r9, r6, r7, r9
 800495c:	f118 4800 	adds.w	r8, r8, #2147483648	@ 0x80000000
 8004960:	f149 0900 	adc.w	r9, r9, #0
 8004964:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8004968:	46a3      	mov	fp, r4
 800496a:	4654      	mov	r4, sl
 800496c:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 800496e:	9f02      	ldr	r7, [sp, #8]
 8004970:	0424      	lsls	r4, r4, #16
 8004972:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8004976:	f04f 0900 	mov.w	r9, #0
 800497a:	fb0e fe06 	mul.w	lr, lr, r6
 800497e:	fbc7 8904 	smlal	r8, r9, r7, r4
 8004982:	9e03      	ldr	r6, [sp, #12]
 8004984:	464f      	mov	r7, r9
 8004986:	10bc      	asrs	r4, r7, #2
 8004988:	f304 040f 	ssat	r4, #16, r4
 800498c:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 8004990:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8004992:	fa1f fe8c 	uxth.w	lr, ip
 8004996:	4574      	cmp	r4, lr
 8004998:	d90a      	bls.n	80049b0 <D16_GENERIC+0xf4>
 800499a:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 800499c:	2c01      	cmp	r4, #1
 800499e:	b2e6      	uxtb	r6, r4
 80049a0:	d1ab      	bne.n	80048fa <D16_GENERIC+0x3e>
 80049a2:	9e05      	ldr	r6, [sp, #20]
 80049a4:	f850 4b02 	ldr.w	r4, [r0], #2
 80049a8:	2e00      	cmp	r6, #0
 80049aa:	d0ac      	beq.n	8004906 <D16_GENERIC+0x4a>
 80049ac:	ba64      	rev16	r4, r4
 80049ae:	e7aa      	b.n	8004906 <D16_GENERIC+0x4a>
 80049b0:	462e      	mov	r6, r5
 80049b2:	9907      	ldr	r1, [sp, #28]
 80049b4:	61d3      	str	r3, [r2, #28]
 80049b6:	9b06      	ldr	r3, [sp, #24]
 80049b8:	6096      	str	r6, [r2, #8]
 80049ba:	2000      	movs	r0, #0
 80049bc:	60d1      	str	r1, [r2, #12]
 80049be:	f8c2 a010 	str.w	sl, [r2, #16]
 80049c2:	f8c2 b014 	str.w	fp, [r2, #20]
 80049c6:	6193      	str	r3, [r2, #24]
 80049c8:	b009      	add	sp, #36	@ 0x24
 80049ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049ce:	bf00      	nop
 80049d0:	20000000 	.word	0x20000000
 80049d4:	00030001 	.word	0x00030001
 80049d8:	00010003 	.word	0x00010003

080049dc <D24_GENERIC>:
 80049dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049e0:	8cd6      	ldrh	r6, [r2, #38]	@ 0x26
 80049e2:	6993      	ldr	r3, [r2, #24]
 80049e4:	6b15      	ldr	r5, [r2, #48]	@ 0x30
 80049e6:	f8d2 a010 	ldr.w	sl, [r2, #16]
 80049ea:	f8d2 9014 	ldr.w	r9, [r2, #20]
 80049ee:	6894      	ldr	r4, [r2, #8]
 80049f0:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 80049f4:	b089      	sub	sp, #36	@ 0x24
 80049f6:	9307      	str	r3, [sp, #28]
 80049f8:	9503      	str	r5, [sp, #12]
 80049fa:	69d3      	ldr	r3, [r2, #28]
 80049fc:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 80049fe:	9104      	str	r1, [sp, #16]
 8004a00:	2e00      	cmp	r6, #0
 8004a02:	f000 8096 	beq.w	8004b32 <D24_GENERIC+0x156>
 8004a06:	f005 0610 	and.w	r6, r5, #16
 8004a0a:	f005 0520 	and.w	r5, r5, #32
 8004a0e:	4954      	ldr	r1, [pc, #336]	@ (8004b60 <D24_GENERIC+0x184>)
 8004a10:	9605      	str	r6, [sp, #20]
 8004a12:	9506      	str	r5, [sp, #24]
 8004a14:	f04f 0e00 	mov.w	lr, #0
 8004a18:	f8cd 9008 	str.w	r9, [sp, #8]
 8004a1c:	e06a      	b.n	8004af4 <D24_GENERIC+0x118>
 8004a1e:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 8004a22:	f810 8007 	ldrb.w	r8, [r0, r7]
 8004a26:	f890 c000 	ldrb.w	ip, [r0]
 8004a2a:	042d      	lsls	r5, r5, #16
 8004a2c:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8004a30:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 8004a34:	44ac      	add	ip, r5
 8004a36:	4438      	add	r0, r7
 8004a38:	fa5f f68c 	uxtb.w	r6, ip
 8004a3c:	f3cc 2507 	ubfx	r5, ip, #8, #8
 8004a40:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8004a44:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 8004a48:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8004a4c:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 8004a50:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8004a54:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 8004a58:	f3c7 0509 	ubfx	r5, r7, #0, #10
 8004a5c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8004a60:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8004a64:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 8004a68:	4d3e      	ldr	r5, [pc, #248]	@ (8004b64 <D24_GENERIC+0x188>)
 8004a6a:	fb26 b705 	smlad	r7, r6, r5, fp
 8004a6e:	4d3e      	ldr	r5, [pc, #248]	@ (8004b68 <D24_GENERIC+0x18c>)
 8004a70:	fb26 4b05 	smlad	fp, r6, r5, r4
 8004a74:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8004a78:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 8004a7c:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 8004a80:	2401      	movs	r4, #1
 8004a82:	fb26 f604 	smuad	r6, r6, r4
 8004a86:	f5a7 55d8 	sub.w	r5, r7, #6912	@ 0x1b00
 8004a8a:	9f02      	ldr	r7, [sp, #8]
 8004a8c:	eb0e 0c04 	add.w	ip, lr, r4
 8004a90:	eb08 0406 	add.w	r4, r8, r6
 8004a94:	eb05 060a 	add.w	r6, r5, sl
 8004a98:	1bf6      	subs	r6, r6, r7
 8004a9a:	4637      	mov	r7, r6
 8004a9c:	ea4f 78e6 	mov.w	r8, r6, asr #31
 8004aa0:	e9cd 7800 	strd	r7, r8, [sp]
 8004aa4:	9f05      	ldr	r7, [sp, #20]
 8004aa6:	b177      	cbz	r7, 8004ac6 <D24_GENERIC+0xea>
 8004aa8:	f8d2 8020 	ldr.w	r8, [r2, #32]
 8004aac:	9502      	str	r5, [sp, #8]
 8004aae:	fba6 9a08 	umull	r9, sl, r6, r8
 8004ab2:	9e01      	ldr	r6, [sp, #4]
 8004ab4:	fb08 aa06 	mla	sl, r8, r6, sl
 8004ab8:	f119 4600 	adds.w	r6, r9, #2147483648	@ 0x80000000
 8004abc:	f14a 0700 	adc.w	r7, sl, #0
 8004ac0:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8004ac4:	4655      	mov	r5, sl
 8004ac6:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 8004ac8:	9f03      	ldr	r7, [sp, #12]
 8004aca:	03ad      	lsls	r5, r5, #14
 8004acc:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8004ad0:	f04f 0900 	mov.w	r9, #0
 8004ad4:	fb0e fe06 	mul.w	lr, lr, r6
 8004ad8:	fbc7 8905 	smlal	r8, r9, r7, r5
 8004adc:	9e04      	ldr	r6, [sp, #16]
 8004ade:	464f      	mov	r7, r9
 8004ae0:	10bd      	asrs	r5, r7, #2
 8004ae2:	f305 050f 	ssat	r5, #16, r5
 8004ae6:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 8004aea:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8004aec:	fa1f fe8c 	uxth.w	lr, ip
 8004af0:	4575      	cmp	r5, lr
 8004af2:	d91c      	bls.n	8004b2e <D24_GENERIC+0x152>
 8004af4:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 8004af6:	b2ef      	uxtb	r7, r5
 8004af8:	2d01      	cmp	r5, #1
 8004afa:	b23e      	sxth	r6, r7
 8004afc:	d18f      	bne.n	8004a1e <D24_GENERIC+0x42>
 8004afe:	9d06      	ldr	r5, [sp, #24]
 8004b00:	b15d      	cbz	r5, 8004b1a <D24_GENERIC+0x13e>
 8004b02:	f01e 0f01 	tst.w	lr, #1
 8004b06:	d122      	bne.n	8004b4e <D24_GENERIC+0x172>
 8004b08:	7805      	ldrb	r5, [r0, #0]
 8004b0a:	78c7      	ldrb	r7, [r0, #3]
 8004b0c:	7846      	ldrb	r6, [r0, #1]
 8004b0e:	022d      	lsls	r5, r5, #8
 8004b10:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 8004b14:	44b4      	add	ip, r6
 8004b16:	3002      	adds	r0, #2
 8004b18:	e78e      	b.n	8004a38 <D24_GENERIC+0x5c>
 8004b1a:	7846      	ldrb	r6, [r0, #1]
 8004b1c:	f890 c002 	ldrb.w	ip, [r0, #2]
 8004b20:	f810 5b03 	ldrb.w	r5, [r0], #3
 8004b24:	0236      	lsls	r6, r6, #8
 8004b26:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 8004b2a:	44ac      	add	ip, r5
 8004b2c:	e784      	b.n	8004a38 <D24_GENERIC+0x5c>
 8004b2e:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8004b32:	61d3      	str	r3, [r2, #28]
 8004b34:	9b07      	ldr	r3, [sp, #28]
 8004b36:	6094      	str	r4, [r2, #8]
 8004b38:	2000      	movs	r0, #0
 8004b3a:	f8c2 b00c 	str.w	fp, [r2, #12]
 8004b3e:	f8c2 a010 	str.w	sl, [r2, #16]
 8004b42:	f8c2 9014 	str.w	r9, [r2, #20]
 8004b46:	6193      	str	r3, [r2, #24]
 8004b48:	b009      	add	sp, #36	@ 0x24
 8004b4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b4e:	78c5      	ldrb	r5, [r0, #3]
 8004b50:	7887      	ldrb	r7, [r0, #2]
 8004b52:	f810 6b04 	ldrb.w	r6, [r0], #4
 8004b56:	022d      	lsls	r5, r5, #8
 8004b58:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 8004b5c:	44b4      	add	ip, r6
 8004b5e:	e76b      	b.n	8004a38 <D24_GENERIC+0x5c>
 8004b60:	20000000 	.word	0x20000000
 8004b64:	00030001 	.word	0x00030001
 8004b68:	00060007 	.word	0x00060007

08004b6c <D32_GENERIC>:
 8004b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b70:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8004b72:	6993      	ldr	r3, [r2, #24]
 8004b74:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8004b76:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8004b7a:	f8d2 9014 	ldr.w	r9, [r2, #20]
 8004b7e:	69d6      	ldr	r6, [r2, #28]
 8004b80:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8004b84:	b089      	sub	sp, #36	@ 0x24
 8004b86:	9307      	str	r3, [sp, #28]
 8004b88:	9403      	str	r4, [sp, #12]
 8004b8a:	6893      	ldr	r3, [r2, #8]
 8004b8c:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 8004b8e:	9104      	str	r1, [sp, #16]
 8004b90:	2d00      	cmp	r5, #0
 8004b92:	f000 809f 	beq.w	8004cd4 <D32_GENERIC+0x168>
 8004b96:	f004 0510 	and.w	r5, r4, #16
 8004b9a:	f004 0420 	and.w	r4, r4, #32
 8004b9e:	9505      	str	r5, [sp, #20]
 8004ba0:	4953      	ldr	r1, [pc, #332]	@ (8004cf0 <D32_GENERIC+0x184>)
 8004ba2:	9406      	str	r4, [sp, #24]
 8004ba4:	f04f 0c00 	mov.w	ip, #0
 8004ba8:	f8cd 9008 	str.w	r9, [sp, #8]
 8004bac:	461d      	mov	r5, r3
 8004bae:	4617      	mov	r7, r2
 8004bb0:	e077      	b.n	8004ca2 <D32_GENERIC+0x136>
 8004bb2:	f818 3003 	ldrb.w	r3, [r8, r3]
 8004bb6:	f810 800e 	ldrb.w	r8, [r0, lr]
 8004bba:	f810 e002 	ldrb.w	lr, [r0, r2]
 8004bbe:	7800      	ldrb	r0, [r0, #0]
 8004bc0:	041b      	lsls	r3, r3, #16
 8004bc2:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8004bc6:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 8004bca:	4403      	add	r3, r0
 8004bcc:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 8004bd0:	b2dc      	uxtb	r4, r3
 8004bd2:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8004bd6:	f3c3 4807 	ubfx	r8, r3, #16, #8
 8004bda:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8004bde:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004be2:	0e1b      	lsrs	r3, r3, #24
 8004be4:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 8004be8:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 8004bec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004bf0:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 8004bf4:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 8004bf8:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 8004bfc:	f3c6 0309 	ubfx	r3, r6, #0, #10
 8004c00:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8004c04:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004c08:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8004c0c:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 8004c10:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8004c14:	4b37      	ldr	r3, [pc, #220]	@ (8004cf4 <D32_GENERIC+0x188>)
 8004c16:	fb22 b403 	smlad	r4, r2, r3, fp
 8004c1a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004c1e:	fb2e 4803 	smlad	r8, lr, r3, r4
 8004c22:	4b35      	ldr	r3, [pc, #212]	@ (8004cf8 <D32_GENERIC+0x18c>)
 8004c24:	fb22 5503 	smlad	r5, r2, r3, r5
 8004c28:	4b34      	ldr	r3, [pc, #208]	@ (8004cfc <D32_GENERIC+0x190>)
 8004c2a:	fb2e 5b03 	smlad	fp, lr, r3, r5
 8004c2e:	2301      	movs	r3, #1
 8004c30:	fb22 f203 	smuad	r2, r2, r3
 8004c34:	4b32      	ldr	r3, [pc, #200]	@ (8004d00 <D32_GENERIC+0x194>)
 8004c36:	fb2e 2503 	smlad	r5, lr, r3, r2
 8004c3a:	9b02      	ldr	r3, [sp, #8]
 8004c3c:	f5a8 4480 	sub.w	r4, r8, #16384	@ 0x4000
 8004c40:	eb04 080a 	add.w	r8, r4, sl
 8004c44:	eba8 0803 	sub.w	r8, r8, r3
 8004c48:	4642      	mov	r2, r8
 8004c4a:	17d3      	asrs	r3, r2, #31
 8004c4c:	e9cd 2300 	strd	r2, r3, [sp]
 8004c50:	9b05      	ldr	r3, [sp, #20]
 8004c52:	f10c 0e01 	add.w	lr, ip, #1
 8004c56:	b16b      	cbz	r3, 8004c74 <D32_GENERIC+0x108>
 8004c58:	6a3a      	ldr	r2, [r7, #32]
 8004c5a:	9b01      	ldr	r3, [sp, #4]
 8004c5c:	9402      	str	r4, [sp, #8]
 8004c5e:	fba8 8902 	umull	r8, r9, r8, r2
 8004c62:	fb02 9903 	mla	r9, r2, r3, r9
 8004c66:	f118 4800 	adds.w	r8, r8, #2147483648	@ 0x80000000
 8004c6a:	f149 0900 	adc.w	r9, r9, #0
 8004c6e:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8004c72:	4654      	mov	r4, sl
 8004c74:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004c76:	9a04      	ldr	r2, [sp, #16]
 8004c78:	fb0c fc03 	mul.w	ip, ip, r3
 8004c7c:	9b03      	ldr	r3, [sp, #12]
 8004c7e:	0364      	lsls	r4, r4, #13
 8004c80:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8004c84:	f04f 0900 	mov.w	r9, #0
 8004c88:	fbc3 8904 	smlal	r8, r9, r3, r4
 8004c8c:	464b      	mov	r3, r9
 8004c8e:	109b      	asrs	r3, r3, #2
 8004c90:	f303 030f 	ssat	r3, #16, r3
 8004c94:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 8004c98:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004c9a:	fa1f fc8e 	uxth.w	ip, lr
 8004c9e:	4563      	cmp	r3, ip
 8004ca0:	d914      	bls.n	8004ccc <D32_GENERIC+0x160>
 8004ca2:	8d7c      	ldrh	r4, [r7, #42]	@ 0x2a
 8004ca4:	b2e2      	uxtb	r2, r4
 8004ca6:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 8004caa:	eb00 080e 	add.w	r8, r0, lr
 8004cae:	4253      	negs	r3, r2
 8004cb0:	2c01      	cmp	r4, #1
 8004cb2:	eb08 0403 	add.w	r4, r8, r3
 8004cb6:	f47f af7c 	bne.w	8004bb2 <D32_GENERIC+0x46>
 8004cba:	1d02      	adds	r2, r0, #4
 8004cbc:	6803      	ldr	r3, [r0, #0]
 8004cbe:	9806      	ldr	r0, [sp, #24]
 8004cc0:	b110      	cbz	r0, 8004cc8 <D32_GENERIC+0x15c>
 8004cc2:	ba5b      	rev16	r3, r3
 8004cc4:	4610      	mov	r0, r2
 8004cc6:	e783      	b.n	8004bd0 <D32_GENERIC+0x64>
 8004cc8:	4610      	mov	r0, r2
 8004cca:	e781      	b.n	8004bd0 <D32_GENERIC+0x64>
 8004ccc:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8004cd0:	462b      	mov	r3, r5
 8004cd2:	463a      	mov	r2, r7
 8004cd4:	6093      	str	r3, [r2, #8]
 8004cd6:	9b07      	ldr	r3, [sp, #28]
 8004cd8:	f8c2 b00c 	str.w	fp, [r2, #12]
 8004cdc:	2000      	movs	r0, #0
 8004cde:	61d6      	str	r6, [r2, #28]
 8004ce0:	f8c2 a010 	str.w	sl, [r2, #16]
 8004ce4:	f8c2 9014 	str.w	r9, [r2, #20]
 8004ce8:	6193      	str	r3, [r2, #24]
 8004cea:	b009      	add	sp, #36	@ 0x24
 8004cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cf0:	20000000 	.word	0x20000000
 8004cf4:	00060003 	.word	0x00060003
 8004cf8:	000a000c 	.word	0x000a000c
 8004cfc:	000c000a 	.word	0x000c000a
 8004d00:	00030006 	.word	0x00030006

08004d04 <D48_GENERIC>:
 8004d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d08:	b089      	sub	sp, #36	@ 0x24
 8004d0a:	6953      	ldr	r3, [r2, #20]
 8004d0c:	68d4      	ldr	r4, [r2, #12]
 8004d0e:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8004d10:	9302      	str	r3, [sp, #8]
 8004d12:	9400      	str	r4, [sp, #0]
 8004d14:	6993      	ldr	r3, [r2, #24]
 8004d16:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8004d18:	9307      	str	r3, [sp, #28]
 8004d1a:	9403      	str	r4, [sp, #12]
 8004d1c:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8004d20:	69d6      	ldr	r6, [r2, #28]
 8004d22:	6893      	ldr	r3, [r2, #8]
 8004d24:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 8004d26:	9104      	str	r1, [sp, #16]
 8004d28:	2d00      	cmp	r5, #0
 8004d2a:	f000 80c5 	beq.w	8004eb8 <D48_GENERIC+0x1b4>
 8004d2e:	f004 0510 	and.w	r5, r4, #16
 8004d32:	f004 0420 	and.w	r4, r4, #32
 8004d36:	4967      	ldr	r1, [pc, #412]	@ (8004ed4 <D48_GENERIC+0x1d0>)
 8004d38:	9505      	str	r5, [sp, #20]
 8004d3a:	9406      	str	r4, [sp, #24]
 8004d3c:	f04f 0c00 	mov.w	ip, #0
 8004d40:	4657      	mov	r7, sl
 8004d42:	9301      	str	r3, [sp, #4]
 8004d44:	e09c      	b.n	8004e80 <D48_GENERIC+0x17c>
 8004d46:	f81b 4005 	ldrb.w	r4, [fp, r5]
 8004d4a:	f810 b009 	ldrb.w	fp, [r0, r9]
 8004d4e:	f81a 9009 	ldrb.w	r9, [sl, r9]
 8004d52:	f810 a00e 	ldrb.w	sl, [r0, lr]
 8004d56:	7800      	ldrb	r0, [r0, #0]
 8004d58:	0424      	lsls	r4, r4, #16
 8004d5a:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 8004d5e:	f818 4005 	ldrb.w	r4, [r8, r5]
 8004d62:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 8004d66:	44a8      	add	r8, r5
 8004d68:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 8004d6c:	eb0b 0500 	add.w	r5, fp, r0
 8004d70:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 8004d74:	fa5f f885 	uxtb.w	r8, r5
 8004d78:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 8004d7c:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 8004d80:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 8004d84:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 8004d88:	0e2d      	lsrs	r5, r5, #24
 8004d8a:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 8004d8e:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 8004d92:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 8004d96:	b2e6      	uxtb	r6, r4
 8004d98:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 8004d9c:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8004da0:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 8004da4:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8004da8:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 8004dac:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 8004db0:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 8004db4:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 8004db8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8004dbc:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8004dc0:	f3c6 0909 	ubfx	r9, r6, #0, #10
 8004dc4:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8004dc8:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8004dcc:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8004dd0:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 8004dd4:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 8004dd8:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 8004ddc:	4c3e      	ldr	r4, [pc, #248]	@ (8004ed8 <D48_GENERIC+0x1d4>)
 8004dde:	9d00      	ldr	r5, [sp, #0]
 8004de0:	fb2a 5404 	smlad	r4, sl, r4, r5
 8004de4:	4d3d      	ldr	r5, [pc, #244]	@ (8004edc <D48_GENERIC+0x1d8>)
 8004de6:	fb28 4405 	smlad	r4, r8, r5, r4
 8004dea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004dee:	fb2e 4b03 	smlad	fp, lr, r3, r4
 8004df2:	4c3b      	ldr	r4, [pc, #236]	@ (8004ee0 <D48_GENERIC+0x1dc>)
 8004df4:	9b01      	ldr	r3, [sp, #4]
 8004df6:	fb2a 3304 	smlad	r3, sl, r4, r3
 8004dfa:	f04f 141b 	mov.w	r4, #1769499	@ 0x1b001b
 8004dfe:	fb28 3304 	smlad	r3, r8, r4, r3
 8004e02:	4c38      	ldr	r4, [pc, #224]	@ (8004ee4 <D48_GENERIC+0x1e0>)
 8004e04:	fb2e 3304 	smlad	r3, lr, r4, r3
 8004e08:	2501      	movs	r5, #1
 8004e0a:	9300      	str	r3, [sp, #0]
 8004e0c:	fb2a fa05 	smuad	sl, sl, r5
 8004e10:	4b35      	ldr	r3, [pc, #212]	@ (8004ee8 <D48_GENERIC+0x1e4>)
 8004e12:	fb28 a803 	smlad	r8, r8, r3, sl
 8004e16:	4b35      	ldr	r3, [pc, #212]	@ (8004eec <D48_GENERIC+0x1e8>)
 8004e18:	fb2e 8303 	smlad	r3, lr, r3, r8
 8004e1c:	f5ab 4458 	sub.w	r4, fp, #55296	@ 0xd800
 8004e20:	9301      	str	r3, [sp, #4]
 8004e22:	9b02      	ldr	r3, [sp, #8]
 8004e24:	eb04 0807 	add.w	r8, r4, r7
 8004e28:	eba8 0803 	sub.w	r8, r8, r3
 8004e2c:	9b05      	ldr	r3, [sp, #20]
 8004e2e:	4465      	add	r5, ip
 8004e30:	ea4f 7be8 	mov.w	fp, r8, asr #31
 8004e34:	b163      	cbz	r3, 8004e50 <D48_GENERIC+0x14c>
 8004e36:	6a17      	ldr	r7, [r2, #32]
 8004e38:	9402      	str	r4, [sp, #8]
 8004e3a:	fba8 8907 	umull	r8, r9, r8, r7
 8004e3e:	fb07 990b 	mla	r9, r7, fp, r9
 8004e42:	f118 4800 	adds.w	r8, r8, #2147483648	@ 0x80000000
 8004e46:	f149 0900 	adc.w	r9, r9, #0
 8004e4a:	ea4f 0749 	mov.w	r7, r9, lsl #1
 8004e4e:	463c      	mov	r4, r7
 8004e50:	f8b2 e028 	ldrh.w	lr, [r2, #40]	@ 0x28
 8004e54:	9b03      	ldr	r3, [sp, #12]
 8004e56:	02e4      	lsls	r4, r4, #11
 8004e58:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8004e5c:	f04f 0900 	mov.w	r9, #0
 8004e60:	fb0c fc0e 	mul.w	ip, ip, lr
 8004e64:	fbc3 8904 	smlal	r8, r9, r3, r4
 8004e68:	9b04      	ldr	r3, [sp, #16]
 8004e6a:	ea4f 04a9 	mov.w	r4, r9, asr #2
 8004e6e:	f304 040f 	ssat	r4, #16, r4
 8004e72:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 8004e76:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8004e78:	fa1f fc85 	uxth.w	ip, r5
 8004e7c:	4564      	cmp	r4, ip
 8004e7e:	d919      	bls.n	8004eb4 <D48_GENERIC+0x1b0>
 8004e80:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 8004e82:	fa5f fe84 	uxtb.w	lr, r4
 8004e86:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 8004e8a:	f1ce 0500 	rsb	r5, lr, #0
 8004e8e:	eb00 0b09 	add.w	fp, r0, r9
 8004e92:	eb0b 0a05 	add.w	sl, fp, r5
 8004e96:	2c01      	cmp	r4, #1
 8004e98:	eb0a 0809 	add.w	r8, sl, r9
 8004e9c:	f47f af53 	bne.w	8004d46 <D48_GENERIC+0x42>
 8004ea0:	9b06      	ldr	r3, [sp, #24]
 8004ea2:	6805      	ldr	r5, [r0, #0]
 8004ea4:	6844      	ldr	r4, [r0, #4]
 8004ea6:	3006      	adds	r0, #6
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	f43f af63 	beq.w	8004d74 <D48_GENERIC+0x70>
 8004eae:	ba6d      	rev16	r5, r5
 8004eb0:	ba64      	rev16	r4, r4
 8004eb2:	e75f      	b.n	8004d74 <D48_GENERIC+0x70>
 8004eb4:	9b01      	ldr	r3, [sp, #4]
 8004eb6:	46ba      	mov	sl, r7
 8004eb8:	6093      	str	r3, [r2, #8]
 8004eba:	9b00      	ldr	r3, [sp, #0]
 8004ebc:	60d3      	str	r3, [r2, #12]
 8004ebe:	9b02      	ldr	r3, [sp, #8]
 8004ec0:	6153      	str	r3, [r2, #20]
 8004ec2:	9b07      	ldr	r3, [sp, #28]
 8004ec4:	61d6      	str	r6, [r2, #28]
 8004ec6:	2000      	movs	r0, #0
 8004ec8:	f8c2 a010 	str.w	sl, [r2, #16]
 8004ecc:	6193      	str	r3, [r2, #24]
 8004ece:	b009      	add	sp, #36	@ 0x24
 8004ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ed4:	20000000 	.word	0x20000000
 8004ed8:	000f000a 	.word	0x000f000a
 8004edc:	00060003 	.word	0x00060003
 8004ee0:	00150019 	.word	0x00150019
 8004ee4:	00190015 	.word	0x00190015
 8004ee8:	00030006 	.word	0x00030006
 8004eec:	000a000f 	.word	0x000a000f

08004ef0 <D64_GENERIC>:
 8004ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ef4:	b089      	sub	sp, #36	@ 0x24
 8004ef6:	6913      	ldr	r3, [r2, #16]
 8004ef8:	6895      	ldr	r5, [r2, #8]
 8004efa:	9303      	str	r3, [sp, #12]
 8004efc:	9501      	str	r5, [sp, #4]
 8004efe:	6953      	ldr	r3, [r2, #20]
 8004f00:	68d5      	ldr	r5, [r2, #12]
 8004f02:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8004f04:	9304      	str	r3, [sp, #16]
 8004f06:	9500      	str	r5, [sp, #0]
 8004f08:	6993      	ldr	r3, [r2, #24]
 8004f0a:	6b15      	ldr	r5, [r2, #48]	@ 0x30
 8004f0c:	9307      	str	r3, [sp, #28]
 8004f0e:	9505      	str	r5, [sp, #20]
 8004f10:	69d3      	ldr	r3, [r2, #28]
 8004f12:	9106      	str	r1, [sp, #24]
 8004f14:	2c00      	cmp	r4, #0
 8004f16:	f000 80d9 	beq.w	80050cc <D64_GENERIC+0x1dc>
 8004f1a:	6a11      	ldr	r1, [r2, #32]
 8004f1c:	9102      	str	r1, [sp, #8]
 8004f1e:	f8df e1ec 	ldr.w	lr, [pc, #492]	@ 800510c <D64_GENERIC+0x21c>
 8004f22:	f04f 0c00 	mov.w	ip, #0
 8004f26:	4681      	mov	r9, r0
 8004f28:	e0c1      	b.n	80050ae <D64_GENERIC+0x1be>
 8004f2a:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 8004f2e:	4274      	negs	r4, r6
 8004f30:	eb09 0708 	add.w	r7, r9, r8
 8004f34:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 8004f38:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 8004f3c:	5d38      	ldrb	r0, [r7, r4]
 8004f3e:	5d29      	ldrb	r1, [r5, r4]
 8004f40:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 8004f44:	f819 a008 	ldrb.w	sl, [r9, r8]
 8004f48:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 8004f4c:	f899 7000 	ldrb.w	r7, [r9]
 8004f50:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 8004f54:	4425      	add	r5, r4
 8004f56:	0409      	lsls	r1, r1, #16
 8004f58:	0400      	lsls	r0, r0, #16
 8004f5a:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 8004f5e:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 8004f62:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 8004f66:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 8004f6a:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 8004f6e:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 8004f72:	4459      	add	r1, fp
 8004f74:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 8004f78:	4438      	add	r0, r7
 8004f7a:	b2c5      	uxtb	r5, r0
 8004f7c:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8004f80:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 8004f84:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 8004f88:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8004f8c:	0e00      	lsrs	r0, r0, #24
 8004f8e:	eb03 0806 	add.w	r8, r3, r6
 8004f92:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 8004f96:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 8004f9a:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8004f9e:	b2c8      	uxtb	r0, r1
 8004fa0:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8004fa4:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8004fa8:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 8004fac:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 8004fb0:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8004fb4:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 8004fb8:	0e09      	lsrs	r1, r1, #24
 8004fba:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 8004fbe:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 8004fc2:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 8004fc6:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 8004fca:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 8004fce:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8004fd2:	f3ca 0309 	ubfx	r3, sl, #0, #10
 8004fd6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8004fda:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8004fde:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8004fe2:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 8004fe6:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8004fea:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8004fee:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8004ff2:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8004ff6:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 8004ffa:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 8004ffe:	0a8b      	lsrs	r3, r1, #10
 8005000:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8005004:	4939      	ldr	r1, [pc, #228]	@ (80050ec <D64_GENERIC+0x1fc>)
 8005006:	9c00      	ldr	r4, [sp, #0]
 8005008:	fb28 4101 	smlad	r1, r8, r1, r4
 800500c:	4c38      	ldr	r4, [pc, #224]	@ (80050f0 <D64_GENERIC+0x200>)
 800500e:	fb27 1104 	smlad	r1, r7, r4, r1
 8005012:	4c38      	ldr	r4, [pc, #224]	@ (80050f4 <D64_GENERIC+0x204>)
 8005014:	fb20 1104 	smlad	r1, r0, r4, r1
 8005018:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 800501c:	fb2a 1106 	smlad	r1, sl, r6, r1
 8005020:	4c35      	ldr	r4, [pc, #212]	@ (80050f8 <D64_GENERIC+0x208>)
 8005022:	9d01      	ldr	r5, [sp, #4]
 8005024:	fb28 5404 	smlad	r4, r8, r4, r5
 8005028:	4d33      	ldr	r5, [pc, #204]	@ (80050f8 <D64_GENERIC+0x208>)
 800502a:	fb2a 4415 	smladx	r4, sl, r5, r4
 800502e:	4d33      	ldr	r5, [pc, #204]	@ (80050fc <D64_GENERIC+0x20c>)
 8005030:	fb27 4405 	smlad	r4, r7, r5, r4
 8005034:	fb20 4415 	smladx	r4, r0, r5, r4
 8005038:	2501      	movs	r5, #1
 800503a:	9400      	str	r4, [sp, #0]
 800503c:	fb28 f805 	smuad	r8, r8, r5
 8005040:	4c2f      	ldr	r4, [pc, #188]	@ (8005100 <D64_GENERIC+0x210>)
 8005042:	fb27 8704 	smlad	r7, r7, r4, r8
 8005046:	4c2f      	ldr	r4, [pc, #188]	@ (8005104 <D64_GENERIC+0x214>)
 8005048:	fb20 7004 	smlad	r0, r0, r4, r7
 800504c:	4c2e      	ldr	r4, [pc, #184]	@ (8005108 <D64_GENERIC+0x218>)
 800504e:	fb2a 0004 	smlad	r0, sl, r4, r0
 8005052:	f5a1 3600 	sub.w	r6, r1, #131072	@ 0x20000
 8005056:	9902      	ldr	r1, [sp, #8]
 8005058:	9001      	str	r0, [sp, #4]
 800505a:	b189      	cbz	r1, 8005080 <D64_GENERIC+0x190>
 800505c:	9803      	ldr	r0, [sp, #12]
 800505e:	9c04      	ldr	r4, [sp, #16]
 8005060:	9604      	str	r6, [sp, #16]
 8005062:	4430      	add	r0, r6
 8005064:	1b00      	subs	r0, r0, r4
 8005066:	17c5      	asrs	r5, r0, #31
 8005068:	460f      	mov	r7, r1
 800506a:	fba0 0101 	umull	r0, r1, r0, r1
 800506e:	fb07 1105 	mla	r1, r7, r5, r1
 8005072:	f110 4000 	adds.w	r0, r0, #2147483648	@ 0x80000000
 8005076:	f141 0100 	adc.w	r1, r1, #0
 800507a:	0049      	lsls	r1, r1, #1
 800507c:	9103      	str	r1, [sp, #12]
 800507e:	460e      	mov	r6, r1
 8005080:	8d14      	ldrh	r4, [r2, #40]	@ 0x28
 8005082:	9905      	ldr	r1, [sp, #20]
 8005084:	9806      	ldr	r0, [sp, #24]
 8005086:	02b6      	lsls	r6, r6, #10
 8005088:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
 800508c:	f04f 0800 	mov.w	r8, #0
 8005090:	fb0c f404 	mul.w	r4, ip, r4
 8005094:	fbc1 7806 	smlal	r7, r8, r1, r6
 8005098:	4641      	mov	r1, r8
 800509a:	1089      	asrs	r1, r1, #2
 800509c:	f301 010f 	ssat	r1, #16, r1
 80050a0:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 80050a4:	8cd1      	ldrh	r1, [r2, #38]	@ 0x26
 80050a6:	f10c 0c01 	add.w	ip, ip, #1
 80050aa:	4561      	cmp	r1, ip
 80050ac:	dd0e      	ble.n	80050cc <D64_GENERIC+0x1dc>
 80050ae:	8d56      	ldrh	r6, [r2, #42]	@ 0x2a
 80050b0:	2e01      	cmp	r6, #1
 80050b2:	f47f af3a 	bne.w	8004f2a <D64_GENERIC+0x3a>
 80050b6:	6b56      	ldr	r6, [r2, #52]	@ 0x34
 80050b8:	06b4      	lsls	r4, r6, #26
 80050ba:	e899 0003 	ldmia.w	r9, {r0, r1}
 80050be:	f109 0908 	add.w	r9, r9, #8
 80050c2:	f57f af5a 	bpl.w	8004f7a <D64_GENERIC+0x8a>
 80050c6:	ba40      	rev16	r0, r0
 80050c8:	ba49      	rev16	r1, r1
 80050ca:	e756      	b.n	8004f7a <D64_GENERIC+0x8a>
 80050cc:	61d3      	str	r3, [r2, #28]
 80050ce:	9b03      	ldr	r3, [sp, #12]
 80050d0:	9901      	ldr	r1, [sp, #4]
 80050d2:	6113      	str	r3, [r2, #16]
 80050d4:	9b04      	ldr	r3, [sp, #16]
 80050d6:	6091      	str	r1, [r2, #8]
 80050d8:	6153      	str	r3, [r2, #20]
 80050da:	9900      	ldr	r1, [sp, #0]
 80050dc:	9b07      	ldr	r3, [sp, #28]
 80050de:	60d1      	str	r1, [r2, #12]
 80050e0:	2000      	movs	r0, #0
 80050e2:	6193      	str	r3, [r2, #24]
 80050e4:	b009      	add	sp, #36	@ 0x24
 80050e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050ea:	bf00      	nop
 80050ec:	001c0015 	.word	0x001c0015
 80050f0:	000f000a 	.word	0x000f000a
 80050f4:	00060003 	.word	0x00060003
 80050f8:	0024002a 	.word	0x0024002a
 80050fc:	002e0030 	.word	0x002e0030
 8005100:	00030006 	.word	0x00030006
 8005104:	000a000f 	.word	0x000a000f
 8005108:	0015001c 	.word	0x0015001c
 800510c:	20000000 	.word	0x20000000

08005110 <D80_GENERIC>:
 8005110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005114:	b08b      	sub	sp, #44	@ 0x2c
 8005116:	6914      	ldr	r4, [r2, #16]
 8005118:	9404      	str	r4, [sp, #16]
 800511a:	6954      	ldr	r4, [r2, #20]
 800511c:	9405      	str	r4, [sp, #20]
 800511e:	6994      	ldr	r4, [r2, #24]
 8005120:	9409      	str	r4, [sp, #36]	@ 0x24
 8005122:	6894      	ldr	r4, [r2, #8]
 8005124:	9402      	str	r4, [sp, #8]
 8005126:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 8005128:	68d4      	ldr	r4, [r2, #12]
 800512a:	9401      	str	r4, [sp, #4]
 800512c:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800512e:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 8005132:	9406      	str	r4, [sp, #24]
 8005134:	9107      	str	r1, [sp, #28]
 8005136:	2b00      	cmp	r3, #0
 8005138:	f000 810f 	beq.w	800535a <D80_GENERIC+0x24a>
 800513c:	6a13      	ldr	r3, [r2, #32]
 800513e:	9308      	str	r3, [sp, #32]
 8005140:	2300      	movs	r3, #0
 8005142:	9200      	str	r2, [sp, #0]
 8005144:	f8df 9264 	ldr.w	r9, [pc, #612]	@ 80053ac <D80_GENERIC+0x29c>
 8005148:	f8cd b00c 	str.w	fp, [sp, #12]
 800514c:	461a      	mov	r2, r3
 800514e:	e0ed      	b.n	800532c <D80_GENERIC+0x21c>
 8005150:	fa5f fc8c 	uxtb.w	ip, ip
 8005154:	fa0f f48c 	sxth.w	r4, ip
 8005158:	0066      	lsls	r6, r4, #1
 800515a:	eb06 0804 	add.w	r8, r6, r4
 800515e:	f1cc 0500 	rsb	r5, ip, #0
 8005162:	eb00 0108 	add.w	r1, r0, r8
 8005166:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800516a:	194b      	adds	r3, r1, r5
 800516c:	5d49      	ldrb	r1, [r1, r5]
 800516e:	f810 a008 	ldrb.w	sl, [r0, r8]
 8005172:	f813 b004 	ldrb.w	fp, [r3, r4]
 8005176:	f810 c00c 	ldrb.w	ip, [r0, ip]
 800517a:	f890 8000 	ldrb.w	r8, [r0]
 800517e:	eb03 0e04 	add.w	lr, r3, r4
 8005182:	eb0e 0705 	add.w	r7, lr, r5
 8005186:	0409      	lsls	r1, r1, #16
 8005188:	f81e 3005 	ldrb.w	r3, [lr, r5]
 800518c:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 8005190:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 8005194:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 8005198:	eb0a 0004 	add.w	r0, sl, r4
 800519c:	041b      	lsls	r3, r3, #16
 800519e:	f81a a004 	ldrb.w	sl, [sl, r4]
 80051a2:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 80051a6:	5d44      	ldrb	r4, [r0, r5]
 80051a8:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 80051ac:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 80051b0:	4428      	add	r0, r5
 80051b2:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 80051b6:	4441      	add	r1, r8
 80051b8:	4430      	add	r0, r6
 80051ba:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 80051be:	441f      	add	r7, r3
 80051c0:	b2cd      	uxtb	r5, r1
 80051c2:	f3c1 2307 	ubfx	r3, r1, #8, #8
 80051c6:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 80051ca:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 80051ce:	9b03      	ldr	r3, [sp, #12]
 80051d0:	f3c1 4507 	ubfx	r5, r1, #16, #8
 80051d4:	0e09      	lsrs	r1, r1, #24
 80051d6:	4433      	add	r3, r6
 80051d8:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 80051dc:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 80051e0:	b2fd      	uxtb	r5, r7
 80051e2:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 80051e6:	469b      	mov	fp, r3
 80051e8:	f3c7 2307 	ubfx	r3, r7, #8, #8
 80051ec:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 80051f0:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 80051f4:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 80051f8:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 80051fc:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 8005200:	0e3b      	lsrs	r3, r7, #24
 8005202:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 8005206:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 800520a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800520e:	fa5f fe84 	uxtb.w	lr, r4
 8005212:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 8005216:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800521a:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800521e:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 8005222:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 8005226:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800522a:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 800522e:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 8005232:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8005236:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800523a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800523e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8005242:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8005246:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800524a:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800524e:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 8005252:	f3c4 0109 	ubfx	r1, r4, #0, #10
 8005256:	0aa3      	lsrs	r3, r4, #10
 8005258:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800525c:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8005260:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8005264:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 8005268:	9303      	str	r3, [sp, #12]
 800526a:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 800526e:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 8005272:	4b42      	ldr	r3, [pc, #264]	@ (800537c <D80_GENERIC+0x26c>)
 8005274:	9901      	ldr	r1, [sp, #4]
 8005276:	fb2b 1303 	smlad	r3, fp, r3, r1
 800527a:	4941      	ldr	r1, [pc, #260]	@ (8005380 <D80_GENERIC+0x270>)
 800527c:	fb28 3301 	smlad	r3, r8, r1, r3
 8005280:	4940      	ldr	r1, [pc, #256]	@ (8005384 <D80_GENERIC+0x274>)
 8005282:	fb2c 3301 	smlad	r3, ip, r1, r3
 8005286:	4940      	ldr	r1, [pc, #256]	@ (8005388 <D80_GENERIC+0x278>)
 8005288:	fb27 3301 	smlad	r3, r7, r1, r3
 800528c:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8005290:	fb2e 3301 	smlad	r3, lr, r1, r3
 8005294:	493d      	ldr	r1, [pc, #244]	@ (800538c <D80_GENERIC+0x27c>)
 8005296:	9c02      	ldr	r4, [sp, #8]
 8005298:	fb2b 4401 	smlad	r4, fp, r1, r4
 800529c:	493c      	ldr	r1, [pc, #240]	@ (8005390 <D80_GENERIC+0x280>)
 800529e:	fb28 4401 	smlad	r4, r8, r1, r4
 80052a2:	f04f 114b 	mov.w	r1, #4915275	@ 0x4b004b
 80052a6:	fb2c 4101 	smlad	r1, ip, r1, r4
 80052aa:	4c3a      	ldr	r4, [pc, #232]	@ (8005394 <D80_GENERIC+0x284>)
 80052ac:	fb27 1104 	smlad	r1, r7, r4, r1
 80052b0:	4c39      	ldr	r4, [pc, #228]	@ (8005398 <D80_GENERIC+0x288>)
 80052b2:	fb2e 1104 	smlad	r1, lr, r4, r1
 80052b6:	9101      	str	r1, [sp, #4]
 80052b8:	2101      	movs	r1, #1
 80052ba:	fb2b fb01 	smuad	fp, fp, r1
 80052be:	4937      	ldr	r1, [pc, #220]	@ (800539c <D80_GENERIC+0x28c>)
 80052c0:	fb28 b801 	smlad	r8, r8, r1, fp
 80052c4:	4d36      	ldr	r5, [pc, #216]	@ (80053a0 <D80_GENERIC+0x290>)
 80052c6:	fb2c 8c05 	smlad	ip, ip, r5, r8
 80052ca:	4d36      	ldr	r5, [pc, #216]	@ (80053a4 <D80_GENERIC+0x294>)
 80052cc:	fb27 c705 	smlad	r7, r7, r5, ip
 80052d0:	4d35      	ldr	r5, [pc, #212]	@ (80053a8 <D80_GENERIC+0x298>)
 80052d2:	fb2e 7105 	smlad	r1, lr, r5, r7
 80052d6:	9102      	str	r1, [sp, #8]
 80052d8:	9908      	ldr	r1, [sp, #32]
 80052da:	f5a3 337a 	sub.w	r3, r3, #256000	@ 0x3e800
 80052de:	b181      	cbz	r1, 8005302 <D80_GENERIC+0x1f2>
 80052e0:	9c04      	ldr	r4, [sp, #16]
 80052e2:	9d05      	ldr	r5, [sp, #20]
 80052e4:	9305      	str	r3, [sp, #20]
 80052e6:	441c      	add	r4, r3
 80052e8:	1b64      	subs	r4, r4, r5
 80052ea:	17e7      	asrs	r7, r4, #31
 80052ec:	fba4 4501 	umull	r4, r5, r4, r1
 80052f0:	fb01 5507 	mla	r5, r1, r7, r5
 80052f4:	f114 4400 	adds.w	r4, r4, #2147483648	@ 0x80000000
 80052f8:	f145 0500 	adc.w	r5, r5, #0
 80052fc:	0069      	lsls	r1, r5, #1
 80052fe:	9104      	str	r1, [sp, #16]
 8005300:	460b      	mov	r3, r1
 8005302:	9e00      	ldr	r6, [sp, #0]
 8005304:	9f06      	ldr	r7, [sp, #24]
 8005306:	8d31      	ldrh	r1, [r6, #40]	@ 0x28
 8005308:	025b      	lsls	r3, r3, #9
 800530a:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800530e:	2500      	movs	r5, #0
 8005310:	fb02 f101 	mul.w	r1, r2, r1
 8005314:	fbc7 4503 	smlal	r4, r5, r7, r3
 8005318:	9c07      	ldr	r4, [sp, #28]
 800531a:	10ab      	asrs	r3, r5, #2
 800531c:	f303 030f 	ssat	r3, #16, r3
 8005320:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 8005324:	8cf3      	ldrh	r3, [r6, #38]	@ 0x26
 8005326:	3201      	adds	r2, #1
 8005328:	4293      	cmp	r3, r2
 800532a:	dd13      	ble.n	8005354 <D80_GENERIC+0x244>
 800532c:	9b00      	ldr	r3, [sp, #0]
 800532e:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	@ 0x2a
 8005332:	f1bc 0f01 	cmp.w	ip, #1
 8005336:	f47f af0b 	bne.w	8005150 <D80_GENERIC+0x40>
 800533a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800533c:	6884      	ldr	r4, [r0, #8]
 800533e:	069b      	lsls	r3, r3, #26
 8005340:	e890 0082 	ldmia.w	r0, {r1, r7}
 8005344:	f100 000a 	add.w	r0, r0, #10
 8005348:	f57f af3a 	bpl.w	80051c0 <D80_GENERIC+0xb0>
 800534c:	ba49      	rev16	r1, r1
 800534e:	ba7f      	rev16	r7, r7
 8005350:	ba64      	rev16	r4, r4
 8005352:	e735      	b.n	80051c0 <D80_GENERIC+0xb0>
 8005354:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8005358:	4632      	mov	r2, r6
 800535a:	9b02      	ldr	r3, [sp, #8]
 800535c:	6093      	str	r3, [r2, #8]
 800535e:	9b01      	ldr	r3, [sp, #4]
 8005360:	60d3      	str	r3, [r2, #12]
 8005362:	9b04      	ldr	r3, [sp, #16]
 8005364:	6113      	str	r3, [r2, #16]
 8005366:	9b05      	ldr	r3, [sp, #20]
 8005368:	6153      	str	r3, [r2, #20]
 800536a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800536c:	f8c2 b01c 	str.w	fp, [r2, #28]
 8005370:	2000      	movs	r0, #0
 8005372:	6193      	str	r3, [r2, #24]
 8005374:	b00b      	add	sp, #44	@ 0x2c
 8005376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800537a:	bf00      	nop
 800537c:	002d0024 	.word	0x002d0024
 8005380:	001c0015 	.word	0x001c0015
 8005384:	000f000a 	.word	0x000f000a
 8005388:	00060003 	.word	0x00060003
 800538c:	0037003f 	.word	0x0037003f
 8005390:	00450049 	.word	0x00450049
 8005394:	00490045 	.word	0x00490045
 8005398:	003f0037 	.word	0x003f0037
 800539c:	00030006 	.word	0x00030006
 80053a0:	000a000f 	.word	0x000a000f
 80053a4:	0015001c 	.word	0x0015001c
 80053a8:	0024002d 	.word	0x0024002d
 80053ac:	20000000 	.word	0x20000000

080053b0 <D128_GENERIC>:
 80053b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053b4:	b093      	sub	sp, #76	@ 0x4c
 80053b6:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 80053b8:	9005      	str	r0, [sp, #20]
 80053ba:	4610      	mov	r0, r2
 80053bc:	9201      	str	r2, [sp, #4]
 80053be:	6912      	ldr	r2, [r2, #16]
 80053c0:	920c      	str	r2, [sp, #48]	@ 0x30
 80053c2:	4602      	mov	r2, r0
 80053c4:	6940      	ldr	r0, [r0, #20]
 80053c6:	900d      	str	r0, [sp, #52]	@ 0x34
 80053c8:	4610      	mov	r0, r2
 80053ca:	4614      	mov	r4, r2
 80053cc:	6992      	ldr	r2, [r2, #24]
 80053ce:	9211      	str	r2, [sp, #68]	@ 0x44
 80053d0:	69c2      	ldr	r2, [r0, #28]
 80053d2:	9202      	str	r2, [sp, #8]
 80053d4:	68e2      	ldr	r2, [r4, #12]
 80053d6:	6880      	ldr	r0, [r0, #8]
 80053d8:	9203      	str	r2, [sp, #12]
 80053da:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80053dc:	9004      	str	r0, [sp, #16]
 80053de:	920e      	str	r2, [sp, #56]	@ 0x38
 80053e0:	910f      	str	r1, [sp, #60]	@ 0x3c
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	f000 819b 	beq.w	800571e <D128_GENERIC+0x36e>
 80053e8:	6a23      	ldr	r3, [r4, #32]
 80053ea:	9310      	str	r3, [sp, #64]	@ 0x40
 80053ec:	2300      	movs	r3, #0
 80053ee:	f8df 93a8 	ldr.w	r9, [pc, #936]	@ 8005798 <D128_GENERIC+0x3e8>
 80053f2:	9306      	str	r3, [sp, #24]
 80053f4:	e17a      	b.n	80056ec <D128_GENERIC+0x33c>
 80053f6:	b2d2      	uxtb	r2, r2
 80053f8:	9d05      	ldr	r5, [sp, #20]
 80053fa:	b214      	sxth	r4, r2
 80053fc:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 8005400:	4250      	negs	r0, r2
 8005402:	eb05 010a 	add.w	r1, r5, sl
 8005406:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800540a:	eb01 0800 	add.w	r8, r1, r0
 800540e:	eb0b 0c04 	add.w	ip, fp, r4
 8005412:	eb08 070c 	add.w	r7, r8, ip
 8005416:	183b      	adds	r3, r7, r0
 8005418:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800541c:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 8005420:	eb0e 0604 	add.w	r6, lr, r4
 8005424:	9307      	str	r3, [sp, #28]
 8005426:	1833      	adds	r3, r6, r0
 8005428:	9305      	str	r3, [sp, #20]
 800542a:	462b      	mov	r3, r5
 800542c:	f815 a00a 	ldrb.w	sl, [r5, sl]
 8005430:	f8cd a020 	str.w	sl, [sp, #32]
 8005434:	f818 a00c 	ldrb.w	sl, [r8, ip]
 8005438:	f813 c002 	ldrb.w	ip, [r3, r2]
 800543c:	f81e 8004 	ldrb.w	r8, [lr, r4]
 8005440:	5c3a      	ldrb	r2, [r7, r0]
 8005442:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 8005446:	781f      	ldrb	r7, [r3, #0]
 8005448:	9b07      	ldr	r3, [sp, #28]
 800544a:	9d05      	ldr	r5, [sp, #20]
 800544c:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 8005450:	5c09      	ldrb	r1, [r1, r0]
 8005452:	9709      	str	r7, [sp, #36]	@ 0x24
 8005454:	9307      	str	r3, [sp, #28]
 8005456:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 800545a:	5c33      	ldrb	r3, [r6, r0]
 800545c:	0412      	lsls	r2, r2, #16
 800545e:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 8005462:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 8005466:	9d08      	ldr	r5, [sp, #32]
 8005468:	eb06 0a04 	add.w	sl, r6, r4
 800546c:	0409      	lsls	r1, r1, #16
 800546e:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 8005472:	f81a 5000 	ldrb.w	r5, [sl, r0]
 8005476:	5d36      	ldrb	r6, [r6, r4]
 8005478:	9c05      	ldr	r4, [sp, #20]
 800547a:	042d      	lsls	r5, r5, #16
 800547c:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 8005480:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8005484:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 8005488:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 800548c:	eb0a 0c00 	add.w	ip, sl, r0
 8005490:	041b      	lsls	r3, r3, #16
 8005492:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8005496:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 800549a:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 800549e:	9d07      	ldr	r5, [sp, #28]
 80054a0:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 80054a4:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 80054a8:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 80054aa:	4458      	add	r0, fp
 80054ac:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 80054b0:	9005      	str	r0, [sp, #20]
 80054b2:	4439      	add	r1, r7
 80054b4:	442a      	add	r2, r5
 80054b6:	44b2      	add	sl, r6
 80054b8:	1918      	adds	r0, r3, r4
 80054ba:	b2cb      	uxtb	r3, r1
 80054bc:	f3c1 2407 	ubfx	r4, r1, #8, #8
 80054c0:	9e02      	ldr	r6, [sp, #8]
 80054c2:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80054c6:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 80054ca:	f3c1 4407 	ubfx	r4, r1, #16, #8
 80054ce:	441e      	add	r6, r3
 80054d0:	0e09      	lsrs	r1, r1, #24
 80054d2:	4633      	mov	r3, r6
 80054d4:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 80054d8:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 80054dc:	b2d4      	uxtb	r4, r2
 80054de:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 80054e2:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80054e6:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 80054ea:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 80054ee:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80054f2:	f3c2 4407 	ubfx	r4, r2, #16, #8
 80054f6:	0e12      	lsrs	r2, r2, #24
 80054f8:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 80054fc:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 8005500:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8005504:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 8005508:	9702      	str	r7, [sp, #8]
 800550a:	b2c2      	uxtb	r2, r0
 800550c:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 8005510:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 8005514:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 8005518:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800551c:	f3c0 2207 	ubfx	r2, r0, #8, #8
 8005520:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 8005524:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8005528:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800552c:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 8005530:	0e00      	lsrs	r0, r0, #24
 8005532:	fa5f f68a 	uxtb.w	r6, sl
 8005536:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800553a:	9309      	str	r3, [sp, #36]	@ 0x24
 800553c:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 8005540:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 8005544:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 8005548:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800554c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8005550:	950a      	str	r5, [sp, #40]	@ 0x28
 8005552:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8005556:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800555a:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800555e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8005562:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 8005566:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800556a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800556c:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8005570:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005572:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8005576:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800557a:	9307      	str	r3, [sp, #28]
 800557c:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8005580:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8005584:	9b02      	ldr	r3, [sp, #8]
 8005586:	f8cd c008 	str.w	ip, [sp, #8]
 800558a:	4694      	mov	ip, r2
 800558c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800558e:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 8005592:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8005596:	9a02      	ldr	r2, [sp, #8]
 8005598:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800559c:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 80055a0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80055a4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80055a6:	f8cd a020 	str.w	sl, [sp, #32]
 80055aa:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80055ae:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 80055b2:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80055b6:	9b07      	ldr	r3, [sp, #28]
 80055b8:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80055bc:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80055c0:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 80055c4:	9a08      	ldr	r2, [sp, #32]
 80055c6:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80055ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80055ce:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 80055d2:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80055d6:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 80055da:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80055de:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80055e2:	0a96      	lsrs	r6, r2, #10
 80055e4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80055e8:	9602      	str	r6, [sp, #8]
 80055ea:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80055ee:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 80055f2:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 80055f6:	4e53      	ldr	r6, [pc, #332]	@ (8005744 <D128_GENERIC+0x394>)
 80055f8:	9f03      	ldr	r7, [sp, #12]
 80055fa:	fb2c 7606 	smlad	r6, ip, r6, r7
 80055fe:	4f52      	ldr	r7, [pc, #328]	@ (8005748 <D128_GENERIC+0x398>)
 8005600:	fb2a 6607 	smlad	r6, sl, r7, r6
 8005604:	4f51      	ldr	r7, [pc, #324]	@ (800574c <D128_GENERIC+0x39c>)
 8005606:	fb21 6607 	smlad	r6, r1, r7, r6
 800560a:	4f51      	ldr	r7, [pc, #324]	@ (8005750 <D128_GENERIC+0x3a0>)
 800560c:	fb24 6607 	smlad	r6, r4, r7, r6
 8005610:	4f50      	ldr	r7, [pc, #320]	@ (8005754 <D128_GENERIC+0x3a4>)
 8005612:	fb28 6607 	smlad	r6, r8, r7, r6
 8005616:	4f50      	ldr	r7, [pc, #320]	@ (8005758 <D128_GENERIC+0x3a8>)
 8005618:	fb20 6607 	smlad	r6, r0, r7, r6
 800561c:	4f4f      	ldr	r7, [pc, #316]	@ (800575c <D128_GENERIC+0x3ac>)
 800561e:	fb23 6607 	smlad	r6, r3, r7, r6
 8005622:	f44f 3780 	mov.w	r7, #65536	@ 0x10000
 8005626:	fb25 6607 	smlad	r6, r5, r7, r6
 800562a:	4f4d      	ldr	r7, [pc, #308]	@ (8005760 <D128_GENERIC+0x3b0>)
 800562c:	9a04      	ldr	r2, [sp, #16]
 800562e:	fb2c 2e07 	smlad	lr, ip, r7, r2
 8005632:	4a4c      	ldr	r2, [pc, #304]	@ (8005764 <D128_GENERIC+0x3b4>)
 8005634:	fb2a ee02 	smlad	lr, sl, r2, lr
 8005638:	4f4b      	ldr	r7, [pc, #300]	@ (8005768 <D128_GENERIC+0x3b8>)
 800563a:	fb21 ee07 	smlad	lr, r1, r7, lr
 800563e:	4f4b      	ldr	r7, [pc, #300]	@ (800576c <D128_GENERIC+0x3bc>)
 8005640:	fb24 ee07 	smlad	lr, r4, r7, lr
 8005644:	4f4a      	ldr	r7, [pc, #296]	@ (8005770 <D128_GENERIC+0x3c0>)
 8005646:	fb28 ee07 	smlad	lr, r8, r7, lr
 800564a:	4f4a      	ldr	r7, [pc, #296]	@ (8005774 <D128_GENERIC+0x3c4>)
 800564c:	fb20 ee07 	smlad	lr, r0, r7, lr
 8005650:	4f49      	ldr	r7, [pc, #292]	@ (8005778 <D128_GENERIC+0x3c8>)
 8005652:	fb23 e707 	smlad	r7, r3, r7, lr
 8005656:	f8df e144 	ldr.w	lr, [pc, #324]	@ 800579c <D128_GENERIC+0x3ec>
 800565a:	fb25 720e 	smlad	r2, r5, lr, r7
 800565e:	f04f 0b01 	mov.w	fp, #1
 8005662:	9203      	str	r2, [sp, #12]
 8005664:	fb2c fb0b 	smuad	fp, ip, fp
 8005668:	4f44      	ldr	r7, [pc, #272]	@ (800577c <D128_GENERIC+0x3cc>)
 800566a:	fb2a ba07 	smlad	sl, sl, r7, fp
 800566e:	4f44      	ldr	r7, [pc, #272]	@ (8005780 <D128_GENERIC+0x3d0>)
 8005670:	fb21 aa07 	smlad	sl, r1, r7, sl
 8005674:	4f43      	ldr	r7, [pc, #268]	@ (8005784 <D128_GENERIC+0x3d4>)
 8005676:	fb24 aa07 	smlad	sl, r4, r7, sl
 800567a:	4f43      	ldr	r7, [pc, #268]	@ (8005788 <D128_GENERIC+0x3d8>)
 800567c:	fb28 a707 	smlad	r7, r8, r7, sl
 8005680:	4a42      	ldr	r2, [pc, #264]	@ (800578c <D128_GENERIC+0x3dc>)
 8005682:	fb20 7702 	smlad	r7, r0, r2, r7
 8005686:	4a42      	ldr	r2, [pc, #264]	@ (8005790 <D128_GENERIC+0x3e0>)
 8005688:	fb23 7702 	smlad	r7, r3, r2, r7
 800568c:	4b41      	ldr	r3, [pc, #260]	@ (8005794 <D128_GENERIC+0x3e4>)
 800568e:	fb25 7303 	smlad	r3, r5, r3, r7
 8005692:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8005694:	9304      	str	r3, [sp, #16]
 8005696:	f5a6 1680 	sub.w	r6, r6, #1048576	@ 0x100000
 800569a:	b185      	cbz	r5, 80056be <D128_GENERIC+0x30e>
 800569c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800569e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80056a0:	960d      	str	r6, [sp, #52]	@ 0x34
 80056a2:	4432      	add	r2, r6
 80056a4:	1a52      	subs	r2, r2, r1
 80056a6:	17d1      	asrs	r1, r2, #31
 80056a8:	fba2 2305 	umull	r2, r3, r2, r5
 80056ac:	fb05 3301 	mla	r3, r5, r1, r3
 80056b0:	f112 4200 	adds.w	r2, r2, #2147483648	@ 0x80000000
 80056b4:	f143 0300 	adc.w	r3, r3, #0
 80056b8:	005b      	lsls	r3, r3, #1
 80056ba:	930c      	str	r3, [sp, #48]	@ 0x30
 80056bc:	461e      	mov	r6, r3
 80056be:	9801      	ldr	r0, [sp, #4]
 80056c0:	9c06      	ldr	r4, [sp, #24]
 80056c2:	8d01      	ldrh	r1, [r0, #40]	@ 0x28
 80056c4:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 80056c6:	01f6      	lsls	r6, r6, #7
 80056c8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80056cc:	2300      	movs	r3, #0
 80056ce:	fbc5 2306 	smlal	r2, r3, r5, r6
 80056d2:	fb04 f101 	mul.w	r1, r4, r1
 80056d6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80056d8:	109b      	asrs	r3, r3, #2
 80056da:	f303 030f 	ssat	r3, #16, r3
 80056de:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 80056e2:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 80056e4:	1c62      	adds	r2, r4, #1
 80056e6:	4293      	cmp	r3, r2
 80056e8:	9206      	str	r2, [sp, #24]
 80056ea:	dd18      	ble.n	800571e <D128_GENERIC+0x36e>
 80056ec:	9b01      	ldr	r3, [sp, #4]
 80056ee:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80056f0:	2a01      	cmp	r2, #1
 80056f2:	f47f ae80 	bne.w	80053f6 <D128_GENERIC+0x46>
 80056f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056f8:	9d05      	ldr	r5, [sp, #20]
 80056fa:	069b      	lsls	r3, r3, #26
 80056fc:	6829      	ldr	r1, [r5, #0]
 80056fe:	686a      	ldr	r2, [r5, #4]
 8005700:	68a8      	ldr	r0, [r5, #8]
 8005702:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 8005706:	f105 0410 	add.w	r4, r5, #16
 800570a:	d506      	bpl.n	800571a <D128_GENERIC+0x36a>
 800570c:	ba49      	rev16	r1, r1
 800570e:	ba52      	rev16	r2, r2
 8005710:	ba40      	rev16	r0, r0
 8005712:	fa9a fa9a 	rev16.w	sl, sl
 8005716:	9405      	str	r4, [sp, #20]
 8005718:	e6cf      	b.n	80054ba <D128_GENERIC+0x10a>
 800571a:	9405      	str	r4, [sp, #20]
 800571c:	e6cd      	b.n	80054ba <D128_GENERIC+0x10a>
 800571e:	9a01      	ldr	r2, [sp, #4]
 8005720:	9904      	ldr	r1, [sp, #16]
 8005722:	6091      	str	r1, [r2, #8]
 8005724:	9903      	ldr	r1, [sp, #12]
 8005726:	60d1      	str	r1, [r2, #12]
 8005728:	9b02      	ldr	r3, [sp, #8]
 800572a:	61d3      	str	r3, [r2, #28]
 800572c:	4611      	mov	r1, r2
 800572e:	4613      	mov	r3, r2
 8005730:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005732:	610a      	str	r2, [r1, #16]
 8005734:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005736:	6159      	str	r1, [r3, #20]
 8005738:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800573a:	6199      	str	r1, [r3, #24]
 800573c:	2000      	movs	r0, #0
 800573e:	b013      	add	sp, #76	@ 0x4c
 8005740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005744:	00780069 	.word	0x00780069
 8005748:	005b004e 	.word	0x005b004e
 800574c:	00420037 	.word	0x00420037
 8005750:	002d0024 	.word	0x002d0024
 8005754:	001c0015 	.word	0x001c0015
 8005758:	000f000a 	.word	0x000f000a
 800575c:	00060003 	.word	0x00060003
 8005760:	00880096 	.word	0x00880096
 8005764:	00a200ac 	.word	0x00a200ac
 8005768:	00b400ba 	.word	0x00b400ba
 800576c:	00be00c0 	.word	0x00be00c0
 8005770:	00c000be 	.word	0x00c000be
 8005774:	00ba00b4 	.word	0x00ba00b4
 8005778:	00ac00a2 	.word	0x00ac00a2
 800577c:	00030006 	.word	0x00030006
 8005780:	000a000f 	.word	0x000a000f
 8005784:	0015001c 	.word	0x0015001c
 8005788:	0024002d 	.word	0x0024002d
 800578c:	00370042 	.word	0x00370042
 8005790:	004e005b 	.word	0x004e005b
 8005794:	00690078 	.word	0x00690078
 8005798:	20000000 	.word	0x20000000
 800579c:	00960088 	.word	0x00960088

080057a0 <D16_1CH_HTONS_VOL_HP>:
 80057a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057a4:	4691      	mov	r9, r2
 80057a6:	b083      	sub	sp, #12
 80057a8:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 80057aa:	f8d9 3018 	ldr.w	r3, [r9, #24]
 80057ae:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80057b2:	9300      	str	r3, [sp, #0]
 80057b4:	4680      	mov	r8, r0
 80057b6:	f8d9 7014 	ldr.w	r7, [r9, #20]
 80057ba:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80057be:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80057c2:	f8d9 5008 	ldr.w	r5, [r9, #8]
 80057c6:	9401      	str	r4, [sp, #4]
 80057c8:	f8d9 a030 	ldr.w	sl, [r9, #48]	@ 0x30
 80057cc:	f8d9 e020 	ldr.w	lr, [r9, #32]
 80057d0:	2a00      	cmp	r2, #0
 80057d2:	d04e      	beq.n	8005872 <D16_1CH_HTONS_VOL_HP+0xd2>
 80057d4:	f8df c0a8 	ldr.w	ip, [pc, #168]	@ 8005880 <D16_1CH_HTONS_VOL_HP+0xe0>
 80057d8:	1e8c      	subs	r4, r1, #2
 80057da:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 80057de:	f858 2b02 	ldr.w	r2, [r8], #2
 80057e2:	ba52      	rev16	r2, r2
 80057e4:	b2d6      	uxtb	r6, r2
 80057e6:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80057ea:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 80057ee:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 80057f2:	4413      	add	r3, r2
 80057f4:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 80057f8:	f3c2 0109 	ubfx	r1, r2, #0, #10
 80057fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005800:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8005804:	0a93      	lsrs	r3, r2, #10
 8005806:	4a1c      	ldr	r2, [pc, #112]	@ (8005878 <D16_1CH_HTONS_VOL_HP+0xd8>)
 8005808:	fb21 5202 	smlad	r2, r1, r2, r5
 800580c:	4d1b      	ldr	r5, [pc, #108]	@ (800587c <D16_1CH_HTONS_VOL_HP+0xdc>)
 800580e:	fb21 f505 	smuad	r5, r1, r5
 8005812:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 8005816:	4410      	add	r0, r2
 8005818:	1bc0      	subs	r0, r0, r7
 800581a:	17c7      	asrs	r7, r0, #31
 800581c:	fba0 010e 	umull	r0, r1, r0, lr
 8005820:	f110 4000 	adds.w	r0, r0, #2147483648	@ 0x80000000
 8005824:	fb0e 1107 	mla	r1, lr, r7, r1
 8005828:	f141 0100 	adc.w	r1, r1, #0
 800582c:	0448      	lsls	r0, r1, #17
 800582e:	f04f 4600 	mov.w	r6, #2147483648	@ 0x80000000
 8005832:	2700      	movs	r7, #0
 8005834:	fbc0 670a 	smlal	r6, r7, r0, sl
 8005838:	45d8      	cmp	r8, fp
 800583a:	ea4f 0041 	mov.w	r0, r1, lsl #1
 800583e:	ea4f 01a7 	mov.w	r1, r7, asr #2
 8005842:	4617      	mov	r7, r2
 8005844:	f301 010f 	ssat	r1, #16, r1
 8005848:	f824 1f02 	strh.w	r1, [r4, #2]!
 800584c:	d1c7      	bne.n	80057de <D16_1CH_HTONS_VOL_HP+0x3e>
 800584e:	9901      	ldr	r1, [sp, #4]
 8005850:	f8c9 301c 	str.w	r3, [r9, #28]
 8005854:	9b00      	ldr	r3, [sp, #0]
 8005856:	f8c9 0010 	str.w	r0, [r9, #16]
 800585a:	2000      	movs	r0, #0
 800585c:	f8c9 5008 	str.w	r5, [r9, #8]
 8005860:	f8c9 100c 	str.w	r1, [r9, #12]
 8005864:	f8c9 2014 	str.w	r2, [r9, #20]
 8005868:	f8c9 3018 	str.w	r3, [r9, #24]
 800586c:	b003      	add	sp, #12
 800586e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005872:	463a      	mov	r2, r7
 8005874:	4621      	mov	r1, r4
 8005876:	e7eb      	b.n	8005850 <D16_1CH_HTONS_VOL_HP+0xb0>
 8005878:	00030001 	.word	0x00030001
 800587c:	00010003 	.word	0x00010003
 8005880:	20000000 	.word	0x20000000

08005884 <D24_1CH_HTONS_VOL_HP>:
 8005884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005888:	b089      	sub	sp, #36	@ 0x24
 800588a:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 800588c:	6996      	ldr	r6, [r2, #24]
 800588e:	9304      	str	r3, [sp, #16]
 8005890:	6b17      	ldr	r7, [r2, #48]	@ 0x30
 8005892:	9207      	str	r2, [sp, #28]
 8005894:	6915      	ldr	r5, [r2, #16]
 8005896:	6954      	ldr	r4, [r2, #20]
 8005898:	9606      	str	r6, [sp, #24]
 800589a:	6893      	ldr	r3, [r2, #8]
 800589c:	69d6      	ldr	r6, [r2, #28]
 800589e:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 80058a2:	f8d2 a020 	ldr.w	sl, [r2, #32]
 80058a6:	9a04      	ldr	r2, [sp, #16]
 80058a8:	9705      	str	r7, [sp, #20]
 80058aa:	2a00      	cmp	r2, #0
 80058ac:	d07e      	beq.n	80059ac <D24_1CH_HTONS_VOL_HP+0x128>
 80058ae:	f1a1 0b02 	sub.w	fp, r1, #2
 80058b2:	2700      	movs	r7, #0
 80058b4:	46a8      	mov	r8, r5
 80058b6:	f8cd b004 	str.w	fp, [sp, #4]
 80058ba:	4655      	mov	r5, sl
 80058bc:	46e3      	mov	fp, ip
 80058be:	f8df e0f8 	ldr.w	lr, [pc, #248]	@ 80059b8 <D24_1CH_HTONS_VOL_HP+0x134>
 80058c2:	46ba      	mov	sl, r7
 80058c4:	469c      	mov	ip, r3
 80058c6:	e055      	b.n	8005974 <D24_1CH_HTONS_VOL_HP+0xf0>
 80058c8:	7802      	ldrb	r2, [r0, #0]
 80058ca:	78c3      	ldrb	r3, [r0, #3]
 80058cc:	7841      	ldrb	r1, [r0, #1]
 80058ce:	0212      	lsls	r2, r2, #8
 80058d0:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 80058d4:	440b      	add	r3, r1
 80058d6:	3002      	adds	r0, #2
 80058d8:	b2d9      	uxtb	r1, r3
 80058da:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80058de:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 80058e2:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 80058e6:	0c1b      	lsrs	r3, r3, #16
 80058e8:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 80058ec:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 80058f0:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 80058f4:	f3c7 0309 	ubfx	r3, r7, #0, #10
 80058f8:	f3c2 0709 	ubfx	r7, r2, #0, #10
 80058fc:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 8005900:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8005904:	4a2a      	ldr	r2, [pc, #168]	@ (80059b0 <D24_1CH_HTONS_VOL_HP+0x12c>)
 8005906:	fb23 b102 	smlad	r1, r3, r2, fp
 800590a:	4a2a      	ldr	r2, [pc, #168]	@ (80059b4 <D24_1CH_HTONS_VOL_HP+0x130>)
 800590c:	fb23 cb02 	smlad	fp, r3, r2, ip
 8005910:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 8005914:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 8005918:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 800591c:	2201      	movs	r2, #1
 800591e:	fb23 f702 	smuad	r7, r3, r2
 8005922:	f5a1 51d8 	sub.w	r1, r1, #6912	@ 0x1b00
 8005926:	eb01 0208 	add.w	r2, r1, r8
 800592a:	1b12      	subs	r2, r2, r4
 800592c:	17d4      	asrs	r4, r2, #31
 800592e:	fba2 2305 	umull	r2, r3, r2, r5
 8005932:	f112 4200 	adds.w	r2, r2, #2147483648	@ 0x80000000
 8005936:	fb05 3304 	mla	r3, r5, r4, r3
 800593a:	f143 0300 	adc.w	r3, r3, #0
 800593e:	9c05      	ldr	r4, [sp, #20]
 8005940:	03da      	lsls	r2, r3, #15
 8005942:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8005946:	f04f 0900 	mov.w	r9, #0
 800594a:	fbc4 8902 	smlal	r8, r9, r4, r2
 800594e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8005952:	9a01      	ldr	r2, [sp, #4]
 8005954:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8005958:	9b03      	ldr	r3, [sp, #12]
 800595a:	109b      	asrs	r3, r3, #2
 800595c:	f303 030f 	ssat	r3, #16, r3
 8005960:	f822 3f02 	strh.w	r3, [r2, #2]!
 8005964:	9b04      	ldr	r3, [sp, #16]
 8005966:	9201      	str	r2, [sp, #4]
 8005968:	f10a 0a01 	add.w	sl, sl, #1
 800596c:	459a      	cmp	sl, r3
 800596e:	44bc      	add	ip, r7
 8005970:	460c      	mov	r4, r1
 8005972:	d00b      	beq.n	800598c <D24_1CH_HTONS_VOL_HP+0x108>
 8005974:	f01a 0f01 	tst.w	sl, #1
 8005978:	d0a6      	beq.n	80058c8 <D24_1CH_HTONS_VOL_HP+0x44>
 800597a:	78c2      	ldrb	r2, [r0, #3]
 800597c:	7883      	ldrb	r3, [r0, #2]
 800597e:	f810 1b04 	ldrb.w	r1, [r0], #4
 8005982:	0212      	lsls	r2, r2, #8
 8005984:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 8005988:	440b      	add	r3, r1
 800598a:	e7a5      	b.n	80058d8 <D24_1CH_HTONS_VOL_HP+0x54>
 800598c:	4663      	mov	r3, ip
 800598e:	4645      	mov	r5, r8
 8005990:	46dc      	mov	ip, fp
 8005992:	9807      	ldr	r0, [sp, #28]
 8005994:	6141      	str	r1, [r0, #20]
 8005996:	9906      	ldr	r1, [sp, #24]
 8005998:	6083      	str	r3, [r0, #8]
 800599a:	f8c0 c00c 	str.w	ip, [r0, #12]
 800599e:	61c6      	str	r6, [r0, #28]
 80059a0:	6105      	str	r5, [r0, #16]
 80059a2:	6181      	str	r1, [r0, #24]
 80059a4:	2000      	movs	r0, #0
 80059a6:	b009      	add	sp, #36	@ 0x24
 80059a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059ac:	4621      	mov	r1, r4
 80059ae:	e7f0      	b.n	8005992 <D24_1CH_HTONS_VOL_HP+0x10e>
 80059b0:	00030001 	.word	0x00030001
 80059b4:	00060007 	.word	0x00060007
 80059b8:	20000000 	.word	0x20000000

080059bc <D32_1CH_HTONS_VOL_HP>:
 80059bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059c0:	4692      	mov	sl, r2
 80059c2:	b087      	sub	sp, #28
 80059c4:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 80059c6:	f8da 3018 	ldr.w	r3, [sl, #24]
 80059ca:	f8da 5030 	ldr.w	r5, [sl, #48]	@ 0x30
 80059ce:	9304      	str	r3, [sp, #16]
 80059d0:	f8da 4010 	ldr.w	r4, [sl, #16]
 80059d4:	f8da 8014 	ldr.w	r8, [sl, #20]
 80059d8:	f8da 601c 	ldr.w	r6, [sl, #28]
 80059dc:	f8da 3008 	ldr.w	r3, [sl, #8]
 80059e0:	f8da e00c 	ldr.w	lr, [sl, #12]
 80059e4:	9501      	str	r5, [sp, #4]
 80059e6:	f8da c020 	ldr.w	ip, [sl, #32]
 80059ea:	2a00      	cmp	r2, #0
 80059ec:	d07b      	beq.n	8005ae6 <D32_1CH_HTONS_VOL_HP+0x12a>
 80059ee:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 80059f2:	4f3e      	ldr	r7, [pc, #248]	@ (8005aec <D32_1CH_HTONS_VOL_HP+0x130>)
 80059f4:	f8cd c00c 	str.w	ip, [sp, #12]
 80059f8:	9202      	str	r2, [sp, #8]
 80059fa:	460d      	mov	r5, r1
 80059fc:	46a1      	mov	r9, r4
 80059fe:	4684      	mov	ip, r0
 8005a00:	f8cd a014 	str.w	sl, [sp, #20]
 8005a04:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005a08:	ba49      	rev16	r1, r1
 8005a0a:	b2c8      	uxtb	r0, r1
 8005a0c:	f3c1 2207 	ubfx	r2, r1, #8, #8
 8005a10:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 8005a14:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 8005a18:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8005a1c:	0e09      	lsrs	r1, r1, #24
 8005a1e:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 8005a22:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 8005a26:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 8005a2a:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 8005a2e:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 8005a32:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 8005a36:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005a3a:	f3c6 0109 	ubfx	r1, r6, #0, #10
 8005a3e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8005a42:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8005a46:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 8005a4a:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 8005a4e:	4a28      	ldr	r2, [pc, #160]	@ (8005af0 <D32_1CH_HTONS_VOL_HP+0x134>)
 8005a50:	fb20 e202 	smlad	r2, r0, r2, lr
 8005a54:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8005a58:	fb2a 2101 	smlad	r1, sl, r1, r2
 8005a5c:	4a25      	ldr	r2, [pc, #148]	@ (8005af4 <D32_1CH_HTONS_VOL_HP+0x138>)
 8005a5e:	fb20 3302 	smlad	r3, r0, r2, r3
 8005a62:	4a25      	ldr	r2, [pc, #148]	@ (8005af8 <D32_1CH_HTONS_VOL_HP+0x13c>)
 8005a64:	fb2a 3e02 	smlad	lr, sl, r2, r3
 8005a68:	2301      	movs	r3, #1
 8005a6a:	fb20 f003 	smuad	r0, r0, r3
 8005a6e:	4b23      	ldr	r3, [pc, #140]	@ (8005afc <D32_1CH_HTONS_VOL_HP+0x140>)
 8005a70:	fb2a 0303 	smlad	r3, sl, r3, r0
 8005a74:	f5a1 4280 	sub.w	r2, r1, #16384	@ 0x4000
 8005a78:	9c03      	ldr	r4, [sp, #12]
 8005a7a:	eb02 0009 	add.w	r0, r2, r9
 8005a7e:	eba0 0008 	sub.w	r0, r0, r8
 8005a82:	ea4f 7be0 	mov.w	fp, r0, asr #31
 8005a86:	fba0 0104 	umull	r0, r1, r0, r4
 8005a8a:	f110 4000 	adds.w	r0, r0, #2147483648	@ 0x80000000
 8005a8e:	fb04 110b 	mla	r1, r4, fp, r1
 8005a92:	f141 0100 	adc.w	r1, r1, #0
 8005a96:	9c01      	ldr	r4, [sp, #4]
 8005a98:	0388      	lsls	r0, r1, #14
 8005a9a:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8005a9e:	f04f 0900 	mov.w	r9, #0
 8005aa2:	fbc0 8904 	smlal	r8, r9, r0, r4
 8005aa6:	ea4f 00a9 	mov.w	r0, r9, asr #2
 8005aaa:	ea4f 0941 	mov.w	r9, r1, lsl #1
 8005aae:	f300 000f 	ssat	r0, #16, r0
 8005ab2:	9902      	ldr	r1, [sp, #8]
 8005ab4:	f825 0b02 	strh.w	r0, [r5], #2
 8005ab8:	428d      	cmp	r5, r1
 8005aba:	4690      	mov	r8, r2
 8005abc:	d1a2      	bne.n	8005a04 <D32_1CH_HTONS_VOL_HP+0x48>
 8005abe:	f8dd a014 	ldr.w	sl, [sp, #20]
 8005ac2:	464c      	mov	r4, r9
 8005ac4:	f8ca 3008 	str.w	r3, [sl, #8]
 8005ac8:	9b04      	ldr	r3, [sp, #16]
 8005aca:	f8ca e00c 	str.w	lr, [sl, #12]
 8005ace:	2000      	movs	r0, #0
 8005ad0:	f8ca 601c 	str.w	r6, [sl, #28]
 8005ad4:	f8ca 4010 	str.w	r4, [sl, #16]
 8005ad8:	f8ca 2014 	str.w	r2, [sl, #20]
 8005adc:	f8ca 3018 	str.w	r3, [sl, #24]
 8005ae0:	b007      	add	sp, #28
 8005ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ae6:	4642      	mov	r2, r8
 8005ae8:	e7ec      	b.n	8005ac4 <D32_1CH_HTONS_VOL_HP+0x108>
 8005aea:	bf00      	nop
 8005aec:	20000000 	.word	0x20000000
 8005af0:	00060003 	.word	0x00060003
 8005af4:	000a000c 	.word	0x000a000c
 8005af8:	000c000a 	.word	0x000c000a
 8005afc:	00030006 	.word	0x00030006

08005b00 <D48_1CH_HTONS_VOL_HP>:
 8005b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b04:	4613      	mov	r3, r2
 8005b06:	461c      	mov	r4, r3
 8005b08:	b087      	sub	sp, #28
 8005b0a:	4625      	mov	r5, r4
 8005b0c:	4626      	mov	r6, r4
 8005b0e:	6b2d      	ldr	r5, [r5, #48]	@ 0x30
 8005b10:	9205      	str	r2, [sp, #20]
 8005b12:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 8005b14:	f8d3 9014 	ldr.w	r9, [r3, #20]
 8005b18:	9501      	str	r5, [sp, #4]
 8005b1a:	4680      	mov	r8, r0
 8005b1c:	6a35      	ldr	r5, [r6, #32]
 8005b1e:	6918      	ldr	r0, [r3, #16]
 8005b20:	699b      	ldr	r3, [r3, #24]
 8005b22:	9304      	str	r3, [sp, #16]
 8005b24:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 8005b28:	68a3      	ldr	r3, [r4, #8]
 8005b2a:	9502      	str	r5, [sp, #8]
 8005b2c:	68e4      	ldr	r4, [r4, #12]
 8005b2e:	2a00      	cmp	r2, #0
 8005b30:	f000 808c 	beq.w	8005c4c <D48_1CH_HTONS_VOL_HP+0x14c>
 8005b34:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8005b38:	4d45      	ldr	r5, [pc, #276]	@ (8005c50 <D48_1CH_HTONS_VOL_HP+0x150>)
 8005b3a:	9203      	str	r2, [sp, #12]
 8005b3c:	468c      	mov	ip, r1
 8005b3e:	e898 0044 	ldmia.w	r8, {r2, r6}
 8005b42:	f108 0806 	add.w	r8, r8, #6
 8005b46:	ba52      	rev16	r2, r2
 8005b48:	ba76      	rev16	r6, r6
 8005b4a:	b2d7      	uxtb	r7, r2
 8005b4c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8005b50:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 8005b54:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 8005b58:	f3c2 4707 	ubfx	r7, r2, #16, #8
 8005b5c:	0e12      	lsrs	r2, r2, #24
 8005b5e:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 8005b62:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 8005b66:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8005b6a:	fa5f fb86 	uxtb.w	fp, r6
 8005b6e:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8005b72:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 8005b76:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 8005b7a:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 8005b7e:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 8005b82:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8005b86:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 8005b8a:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 8005b8e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8005b92:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005b96:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 8005b9a:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8005b9e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8005ba2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8005ba6:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 8005baa:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 8005bae:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 8005bb2:	4a28      	ldr	r2, [pc, #160]	@ (8005c54 <D48_1CH_HTONS_VOL_HP+0x154>)
 8005bb4:	fb2a 4202 	smlad	r2, sl, r2, r4
 8005bb8:	4927      	ldr	r1, [pc, #156]	@ (8005c58 <D48_1CH_HTONS_VOL_HP+0x158>)
 8005bba:	fb27 2201 	smlad	r2, r7, r1, r2
 8005bbe:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8005bc2:	fb26 2201 	smlad	r2, r6, r1, r2
 8005bc6:	4925      	ldr	r1, [pc, #148]	@ (8005c5c <D48_1CH_HTONS_VOL_HP+0x15c>)
 8005bc8:	fb2a 3401 	smlad	r4, sl, r1, r3
 8005bcc:	f04f 131b 	mov.w	r3, #1769499	@ 0x1b001b
 8005bd0:	fb27 4403 	smlad	r4, r7, r3, r4
 8005bd4:	4b22      	ldr	r3, [pc, #136]	@ (8005c60 <D48_1CH_HTONS_VOL_HP+0x160>)
 8005bd6:	fb26 4403 	smlad	r4, r6, r3, r4
 8005bda:	2101      	movs	r1, #1
 8005bdc:	fb2a fa01 	smuad	sl, sl, r1
 8005be0:	4b20      	ldr	r3, [pc, #128]	@ (8005c64 <D48_1CH_HTONS_VOL_HP+0x164>)
 8005be2:	fb27 a703 	smlad	r7, r7, r3, sl
 8005be6:	4b20      	ldr	r3, [pc, #128]	@ (8005c68 <D48_1CH_HTONS_VOL_HP+0x168>)
 8005be8:	fb26 7303 	smlad	r3, r6, r3, r7
 8005bec:	f5a2 4258 	sub.w	r2, r2, #55296	@ 0xd800
 8005bf0:	9e02      	ldr	r6, [sp, #8]
 8005bf2:	9f01      	ldr	r7, [sp, #4]
 8005bf4:	4410      	add	r0, r2
 8005bf6:	eba0 0009 	sub.w	r0, r0, r9
 8005bfa:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 8005bfe:	fba0 0106 	umull	r0, r1, r0, r6
 8005c02:	f110 4000 	adds.w	r0, r0, #2147483648	@ 0x80000000
 8005c06:	fb06 110a 	mla	r1, r6, sl, r1
 8005c0a:	f141 0100 	adc.w	r1, r1, #0
 8005c0e:	0308      	lsls	r0, r1, #12
 8005c10:	f04f 4900 	mov.w	r9, #2147483648	@ 0x80000000
 8005c14:	f04f 0a00 	mov.w	sl, #0
 8005c18:	fbc0 9a07 	smlal	r9, sl, r0, r7
 8005c1c:	4657      	mov	r7, sl
 8005c1e:	10b8      	asrs	r0, r7, #2
 8005c20:	f300 000f 	ssat	r0, #16, r0
 8005c24:	f82c 0b02 	strh.w	r0, [ip], #2
 8005c28:	0048      	lsls	r0, r1, #1
 8005c2a:	9903      	ldr	r1, [sp, #12]
 8005c2c:	458c      	cmp	ip, r1
 8005c2e:	4691      	mov	r9, r2
 8005c30:	d185      	bne.n	8005b3e <D48_1CH_HTONS_VOL_HP+0x3e>
 8005c32:	9d05      	ldr	r5, [sp, #20]
 8005c34:	616a      	str	r2, [r5, #20]
 8005c36:	9a04      	ldr	r2, [sp, #16]
 8005c38:	6128      	str	r0, [r5, #16]
 8005c3a:	2000      	movs	r0, #0
 8005c3c:	60ab      	str	r3, [r5, #8]
 8005c3e:	60ec      	str	r4, [r5, #12]
 8005c40:	f8c5 e01c 	str.w	lr, [r5, #28]
 8005c44:	61aa      	str	r2, [r5, #24]
 8005c46:	b007      	add	sp, #28
 8005c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c4c:	464a      	mov	r2, r9
 8005c4e:	e7f0      	b.n	8005c32 <D48_1CH_HTONS_VOL_HP+0x132>
 8005c50:	20000000 	.word	0x20000000
 8005c54:	000f000a 	.word	0x000f000a
 8005c58:	00060003 	.word	0x00060003
 8005c5c:	00150019 	.word	0x00150019
 8005c60:	00190015 	.word	0x00190015
 8005c64:	00030006 	.word	0x00030006
 8005c68:	000a000f 	.word	0x000a000f

08005c6c <D64_1CH_HTONS_VOL_HP>:
 8005c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c70:	b089      	sub	sp, #36	@ 0x24
 8005c72:	4614      	mov	r4, r2
 8005c74:	9207      	str	r2, [sp, #28]
 8005c76:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 8005c78:	f8d2 c010 	ldr.w	ip, [r2, #16]
 8005c7c:	f8d2 8014 	ldr.w	r8, [r2, #20]
 8005c80:	6992      	ldr	r2, [r2, #24]
 8005c82:	9206      	str	r2, [sp, #24]
 8005c84:	68e2      	ldr	r2, [r4, #12]
 8005c86:	9201      	str	r2, [sp, #4]
 8005c88:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8005c8a:	9203      	str	r2, [sp, #12]
 8005c8c:	6a22      	ldr	r2, [r4, #32]
 8005c8e:	69e5      	ldr	r5, [r4, #28]
 8005c90:	68a6      	ldr	r6, [r4, #8]
 8005c92:	9204      	str	r2, [sp, #16]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	f000 80b0 	beq.w	8005dfa <D64_1CH_HTONS_VOL_HP+0x18e>
 8005c9a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8005c9e:	4f58      	ldr	r7, [pc, #352]	@ (8005e00 <D64_1CH_HTONS_VOL_HP+0x194>)
 8005ca0:	9305      	str	r3, [sp, #20]
 8005ca2:	9102      	str	r1, [sp, #8]
 8005ca4:	f850 2b08 	ldr.w	r2, [r0], #8
 8005ca8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8005cac:	ba52      	rev16	r2, r2
 8005cae:	fa93 f993 	rev16.w	r9, r3
 8005cb2:	b2d4      	uxtb	r4, r2
 8005cb4:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8005cb8:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 8005cbc:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8005cc0:	9901      	ldr	r1, [sp, #4]
 8005cc2:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8005cc6:	0e12      	lsrs	r2, r2, #24
 8005cc8:	44ab      	add	fp, r5
 8005cca:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005cce:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 8005cd2:	fa5f f289 	uxtb.w	r2, r9
 8005cd6:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 8005cda:	f3c9 2307 	ubfx	r3, r9, #8, #8
 8005cde:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 8005ce2:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8005ce6:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8005cea:	f3c9 4507 	ubfx	r5, r9, #16, #8
 8005cee:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 8005cf2:	ea4f 6919 	mov.w	r9, r9, lsr #24
 8005cf6:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 8005cfa:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 8005cfe:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 8005d02:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 8005d06:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8005d0a:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 8005d0e:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8005d12:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8005d16:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8005d1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d1e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8005d22:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 8005d26:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8005d2a:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 8005d2e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005d32:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8005d36:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 8005d3a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8005d3e:	ea4f 2599 	mov.w	r5, r9, lsr #10
 8005d42:	4b30      	ldr	r3, [pc, #192]	@ (8005e04 <D64_1CH_HTONS_VOL_HP+0x198>)
 8005d44:	fb2b 1303 	smlad	r3, fp, r3, r1
 8005d48:	492f      	ldr	r1, [pc, #188]	@ (8005e08 <D64_1CH_HTONS_VOL_HP+0x19c>)
 8005d4a:	fb24 3301 	smlad	r3, r4, r1, r3
 8005d4e:	492f      	ldr	r1, [pc, #188]	@ (8005e0c <D64_1CH_HTONS_VOL_HP+0x1a0>)
 8005d50:	fb22 3301 	smlad	r3, r2, r1, r3
 8005d54:	f44f 3a80 	mov.w	sl, #65536	@ 0x10000
 8005d58:	fb2e 390a 	smlad	r9, lr, sl, r3
 8005d5c:	4b2c      	ldr	r3, [pc, #176]	@ (8005e10 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 8005d5e:	fb2b 6603 	smlad	r6, fp, r3, r6
 8005d62:	fb2e 6613 	smladx	r6, lr, r3, r6
 8005d66:	4b2b      	ldr	r3, [pc, #172]	@ (8005e14 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 8005d68:	fb24 6603 	smlad	r6, r4, r3, r6
 8005d6c:	fb22 6313 	smladx	r3, r2, r3, r6
 8005d70:	f04f 0a01 	mov.w	sl, #1
 8005d74:	9301      	str	r3, [sp, #4]
 8005d76:	fb2b fb0a 	smuad	fp, fp, sl
 8005d7a:	4b27      	ldr	r3, [pc, #156]	@ (8005e18 <D64_1CH_HTONS_VOL_HP+0x1ac>)
 8005d7c:	fb24 ba03 	smlad	sl, r4, r3, fp
 8005d80:	4b26      	ldr	r3, [pc, #152]	@ (8005e1c <D64_1CH_HTONS_VOL_HP+0x1b0>)
 8005d82:	fb22 a203 	smlad	r2, r2, r3, sl
 8005d86:	4b26      	ldr	r3, [pc, #152]	@ (8005e20 <D64_1CH_HTONS_VOL_HP+0x1b4>)
 8005d88:	fb2e 2603 	smlad	r6, lr, r3, r2
 8005d8c:	f5a9 3a00 	sub.w	sl, r9, #131072	@ 0x20000
 8005d90:	eb0a 020c 	add.w	r2, sl, ip
 8005d94:	9c04      	ldr	r4, [sp, #16]
 8005d96:	9903      	ldr	r1, [sp, #12]
 8005d98:	eba2 0208 	sub.w	r2, r2, r8
 8005d9c:	ea4f 79e2 	mov.w	r9, r2, asr #31
 8005da0:	fba2 2304 	umull	r2, r3, r2, r4
 8005da4:	f112 4200 	adds.w	r2, r2, #2147483648	@ 0x80000000
 8005da8:	fb04 3309 	mla	r3, r4, r9, r3
 8005dac:	f143 0300 	adc.w	r3, r3, #0
 8005db0:	02da      	lsls	r2, r3, #11
 8005db2:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8005db6:	f04f 0900 	mov.w	r9, #0
 8005dba:	fbc1 8902 	smlal	r8, r9, r1, r2
 8005dbe:	9902      	ldr	r1, [sp, #8]
 8005dc0:	ea4f 02a9 	mov.w	r2, r9, asr #2
 8005dc4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8005dc8:	f302 020f 	ssat	r2, #16, r2
 8005dcc:	9b05      	ldr	r3, [sp, #20]
 8005dce:	f821 2b02 	strh.w	r2, [r1], #2
 8005dd2:	4299      	cmp	r1, r3
 8005dd4:	9102      	str	r1, [sp, #8]
 8005dd6:	46d0      	mov	r8, sl
 8005dd8:	f47f af64 	bne.w	8005ca4 <D64_1CH_HTONS_VOL_HP+0x38>
 8005ddc:	9a07      	ldr	r2, [sp, #28]
 8005dde:	9901      	ldr	r1, [sp, #4]
 8005de0:	60d1      	str	r1, [r2, #12]
 8005de2:	9906      	ldr	r1, [sp, #24]
 8005de4:	6096      	str	r6, [r2, #8]
 8005de6:	2000      	movs	r0, #0
 8005de8:	61d5      	str	r5, [r2, #28]
 8005dea:	f8c2 c010 	str.w	ip, [r2, #16]
 8005dee:	f8c2 a014 	str.w	sl, [r2, #20]
 8005df2:	6191      	str	r1, [r2, #24]
 8005df4:	b009      	add	sp, #36	@ 0x24
 8005df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dfa:	46c2      	mov	sl, r8
 8005dfc:	4622      	mov	r2, r4
 8005dfe:	e7ee      	b.n	8005dde <D64_1CH_HTONS_VOL_HP+0x172>
 8005e00:	20000000 	.word	0x20000000
 8005e04:	001c0015 	.word	0x001c0015
 8005e08:	000f000a 	.word	0x000f000a
 8005e0c:	00060003 	.word	0x00060003
 8005e10:	0024002a 	.word	0x0024002a
 8005e14:	002e0030 	.word	0x002e0030
 8005e18:	00030006 	.word	0x00030006
 8005e1c:	000a000f 	.word	0x000a000f
 8005e20:	0015001c 	.word	0x0015001c

08005e24 <D80_1CH_HTONS_VOL_HP>:
 8005e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e28:	4613      	mov	r3, r2
 8005e2a:	b089      	sub	sp, #36	@ 0x24
 8005e2c:	4686      	mov	lr, r0
 8005e2e:	6918      	ldr	r0, [r3, #16]
 8005e30:	9000      	str	r0, [sp, #0]
 8005e32:	4618      	mov	r0, r3
 8005e34:	461c      	mov	r4, r3
 8005e36:	695b      	ldr	r3, [r3, #20]
 8005e38:	9302      	str	r3, [sp, #8]
 8005e3a:	6983      	ldr	r3, [r0, #24]
 8005e3c:	9306      	str	r3, [sp, #24]
 8005e3e:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8005e42:	69c3      	ldr	r3, [r0, #28]
 8005e44:	68c0      	ldr	r0, [r0, #12]
 8005e46:	9207      	str	r2, [sp, #28]
 8005e48:	9001      	str	r0, [sp, #4]
 8005e4a:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 8005e4c:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005e4e:	9003      	str	r0, [sp, #12]
 8005e50:	6a20      	ldr	r0, [r4, #32]
 8005e52:	9004      	str	r0, [sp, #16]
 8005e54:	2a00      	cmp	r2, #0
 8005e56:	f000 80d2 	beq.w	8005ffe <D80_1CH_HTONS_VOL_HP+0x1da>
 8005e5a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8005e5e:	4869      	ldr	r0, [pc, #420]	@ (8006004 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 8005e60:	9205      	str	r2, [sp, #20]
 8005e62:	461c      	mov	r4, r3
 8005e64:	f8de 5000 	ldr.w	r5, [lr]
 8005e68:	f8de 2004 	ldr.w	r2, [lr, #4]
 8005e6c:	f8de 3008 	ldr.w	r3, [lr, #8]
 8005e70:	f10e 0e0a 	add.w	lr, lr, #10
 8005e74:	ba6d      	rev16	r5, r5
 8005e76:	ba52      	rev16	r2, r2
 8005e78:	fa93 fb93 	rev16.w	fp, r3
 8005e7c:	b2ee      	uxtb	r6, r5
 8005e7e:	f3c5 2307 	ubfx	r3, r5, #8, #8
 8005e82:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 8005e86:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8005e8a:	f3c5 4607 	ubfx	r6, r5, #16, #8
 8005e8e:	eb04 0a07 	add.w	sl, r4, r7
 8005e92:	0e2d      	lsrs	r5, r5, #24
 8005e94:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 8005e98:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 8005e9c:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 8005ea0:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 8005ea4:	b2d5      	uxtb	r5, r2
 8005ea6:	f3c2 2407 	ubfx	r4, r2, #8, #8
 8005eaa:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 8005eae:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 8005eb2:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8005eb6:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 8005eba:	0e12      	lsrs	r2, r2, #24
 8005ebc:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 8005ec0:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 8005ec4:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8005ec8:	fa5f f48b 	uxtb.w	r4, fp
 8005ecc:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8005ed0:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 8005ed4:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8005ed8:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8005edc:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 8005ee0:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8005ee4:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 8005ee8:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 8005eec:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8005ef0:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8005ef4:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8005ef8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8005efc:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8005f00:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8005f04:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 8005f08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005f0c:	f3cb 0609 	ubfx	r6, fp, #0, #10
 8005f10:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8005f14:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005f18:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 8005f1c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8005f20:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 8005f24:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8005f28:	ea4f 249b 	mov.w	r4, fp, lsr #10
 8005f2c:	4d36      	ldr	r5, [pc, #216]	@ (8006008 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 8005f2e:	9f01      	ldr	r7, [sp, #4]
 8005f30:	fb23 7505 	smlad	r5, r3, r5, r7
 8005f34:	4f35      	ldr	r7, [pc, #212]	@ (800600c <D80_1CH_HTONS_VOL_HP+0x1e8>)
 8005f36:	fb29 5507 	smlad	r5, r9, r7, r5
 8005f3a:	4f35      	ldr	r7, [pc, #212]	@ (8006010 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 8005f3c:	fb28 5507 	smlad	r5, r8, r7, r5
 8005f40:	4f34      	ldr	r7, [pc, #208]	@ (8006014 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 8005f42:	fb22 5507 	smlad	r5, r2, r7, r5
 8005f46:	f44f 3a80 	mov.w	sl, #65536	@ 0x10000
 8005f4a:	fb26 5b0a 	smlad	fp, r6, sl, r5
 8005f4e:	4d32      	ldr	r5, [pc, #200]	@ (8006018 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 8005f50:	fb23 cc05 	smlad	ip, r3, r5, ip
 8005f54:	4d31      	ldr	r5, [pc, #196]	@ (800601c <D80_1CH_HTONS_VOL_HP+0x1f8>)
 8005f56:	fb29 cc05 	smlad	ip, r9, r5, ip
 8005f5a:	f04f 154b 	mov.w	r5, #4915275	@ 0x4b004b
 8005f5e:	fb28 c505 	smlad	r5, r8, r5, ip
 8005f62:	4f2f      	ldr	r7, [pc, #188]	@ (8006020 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 8005f64:	fb22 5507 	smlad	r5, r2, r7, r5
 8005f68:	4f2e      	ldr	r7, [pc, #184]	@ (8006024 <D80_1CH_HTONS_VOL_HP+0x200>)
 8005f6a:	fb26 5507 	smlad	r5, r6, r7, r5
 8005f6e:	f04f 0a01 	mov.w	sl, #1
 8005f72:	9501      	str	r5, [sp, #4]
 8005f74:	fb23 fa0a 	smuad	sl, r3, sl
 8005f78:	4b2b      	ldr	r3, [pc, #172]	@ (8006028 <D80_1CH_HTONS_VOL_HP+0x204>)
 8005f7a:	fb29 a903 	smlad	r9, r9, r3, sl
 8005f7e:	4d2b      	ldr	r5, [pc, #172]	@ (800602c <D80_1CH_HTONS_VOL_HP+0x208>)
 8005f80:	fb28 9805 	smlad	r8, r8, r5, r9
 8005f84:	4d2a      	ldr	r5, [pc, #168]	@ (8006030 <D80_1CH_HTONS_VOL_HP+0x20c>)
 8005f86:	fb22 8205 	smlad	r2, r2, r5, r8
 8005f8a:	4b2a      	ldr	r3, [pc, #168]	@ (8006034 <D80_1CH_HTONS_VOL_HP+0x210>)
 8005f8c:	fb26 2c03 	smlad	ip, r6, r3, r2
 8005f90:	9b00      	ldr	r3, [sp, #0]
 8005f92:	9d04      	ldr	r5, [sp, #16]
 8005f94:	f5ab 3a7a 	sub.w	sl, fp, #256000	@ 0x3e800
 8005f98:	4453      	add	r3, sl
 8005f9a:	461a      	mov	r2, r3
 8005f9c:	9b02      	ldr	r3, [sp, #8]
 8005f9e:	f8cd a008 	str.w	sl, [sp, #8]
 8005fa2:	1ad2      	subs	r2, r2, r3
 8005fa4:	17d7      	asrs	r7, r2, #31
 8005fa6:	fba2 2305 	umull	r2, r3, r2, r5
 8005faa:	fb05 3307 	mla	r3, r5, r7, r3
 8005fae:	f112 4200 	adds.w	r2, r2, #2147483648	@ 0x80000000
 8005fb2:	f143 0300 	adc.w	r3, r3, #0
 8005fb6:	9d03      	ldr	r5, [sp, #12]
 8005fb8:	029a      	lsls	r2, r3, #10
 8005fba:	f04f 4600 	mov.w	r6, #2147483648	@ 0x80000000
 8005fbe:	2700      	movs	r7, #0
 8005fc0:	005b      	lsls	r3, r3, #1
 8005fc2:	fbc5 6702 	smlal	r6, r7, r5, r2
 8005fc6:	10ba      	asrs	r2, r7, #2
 8005fc8:	9300      	str	r3, [sp, #0]
 8005fca:	f302 020f 	ssat	r2, #16, r2
 8005fce:	9b05      	ldr	r3, [sp, #20]
 8005fd0:	f821 2b02 	strh.w	r2, [r1], #2
 8005fd4:	4299      	cmp	r1, r3
 8005fd6:	f47f af45 	bne.w	8005e64 <D80_1CH_HTONS_VOL_HP+0x40>
 8005fda:	4623      	mov	r3, r4
 8005fdc:	9907      	ldr	r1, [sp, #28]
 8005fde:	9801      	ldr	r0, [sp, #4]
 8005fe0:	60c8      	str	r0, [r1, #12]
 8005fe2:	9a00      	ldr	r2, [sp, #0]
 8005fe4:	f8c1 c008 	str.w	ip, [r1, #8]
 8005fe8:	4608      	mov	r0, r1
 8005fea:	61cb      	str	r3, [r1, #28]
 8005fec:	610a      	str	r2, [r1, #16]
 8005fee:	f8c1 a014 	str.w	sl, [r1, #20]
 8005ff2:	9906      	ldr	r1, [sp, #24]
 8005ff4:	6181      	str	r1, [r0, #24]
 8005ff6:	2000      	movs	r0, #0
 8005ff8:	b009      	add	sp, #36	@ 0x24
 8005ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ffe:	f8dd a008 	ldr.w	sl, [sp, #8]
 8006002:	e7eb      	b.n	8005fdc <D80_1CH_HTONS_VOL_HP+0x1b8>
 8006004:	20000000 	.word	0x20000000
 8006008:	002d0024 	.word	0x002d0024
 800600c:	001c0015 	.word	0x001c0015
 8006010:	000f000a 	.word	0x000f000a
 8006014:	00060003 	.word	0x00060003
 8006018:	0037003f 	.word	0x0037003f
 800601c:	00450049 	.word	0x00450049
 8006020:	00490045 	.word	0x00490045
 8006024:	003f0037 	.word	0x003f0037
 8006028:	00030006 	.word	0x00030006
 800602c:	000a000f 	.word	0x000a000f
 8006030:	0015001c 	.word	0x0015001c
 8006034:	0024002d 	.word	0x0024002d

08006038 <D128_1CH_HTONS_VOL_HP>:
 8006038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800603c:	b093      	sub	sp, #76	@ 0x4c
 800603e:	4614      	mov	r4, r2
 8006040:	9211      	str	r2, [sp, #68]	@ 0x44
 8006042:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 8006044:	6912      	ldr	r2, [r2, #16]
 8006046:	9203      	str	r2, [sp, #12]
 8006048:	4622      	mov	r2, r4
 800604a:	4615      	mov	r5, r2
 800604c:	6964      	ldr	r4, [r4, #20]
 800604e:	9406      	str	r4, [sp, #24]
 8006050:	4614      	mov	r4, r2
 8006052:	6992      	ldr	r2, [r2, #24]
 8006054:	9210      	str	r2, [sp, #64]	@ 0x40
 8006056:	68ea      	ldr	r2, [r5, #12]
 8006058:	9204      	str	r2, [sp, #16]
 800605a:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 800605c:	69e6      	ldr	r6, [r4, #28]
 800605e:	920d      	str	r2, [sp, #52]	@ 0x34
 8006060:	68a4      	ldr	r4, [r4, #8]
 8006062:	6a2a      	ldr	r2, [r5, #32]
 8006064:	9405      	str	r4, [sp, #20]
 8006066:	920e      	str	r2, [sp, #56]	@ 0x38
 8006068:	2b00      	cmp	r3, #0
 800606a:	f000 8145 	beq.w	80062f8 <D128_1CH_HTONS_VOL_HP+0x2c0>
 800606e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8006072:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006074:	f8df 82dc 	ldr.w	r8, [pc, #732]	@ 8006354 <D128_1CH_HTONS_VOL_HP+0x31c>
 8006078:	9107      	str	r1, [sp, #28]
 800607a:	f100 0310 	add.w	r3, r0, #16
 800607e:	4699      	mov	r9, r3
 8006080:	f1a9 0110 	sub.w	r1, r9, #16
 8006084:	c90e      	ldmia	r1, {r1, r2, r3}
 8006086:	f859 0c04 	ldr.w	r0, [r9, #-4]
 800608a:	ba49      	rev16	r1, r1
 800608c:	ba52      	rev16	r2, r2
 800608e:	ba5b      	rev16	r3, r3
 8006090:	fa90 fa90 	rev16.w	sl, r0
 8006094:	f3c1 2007 	ubfx	r0, r1, #8, #8
 8006098:	b2cc      	uxtb	r4, r1
 800609a:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 800609e:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 80060a2:	f3c1 4007 	ubfx	r0, r1, #16, #8
 80060a6:	0e09      	lsrs	r1, r1, #24
 80060a8:	4426      	add	r6, r4
 80060aa:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 80060ae:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 80060b2:	b2d0      	uxtb	r0, r2
 80060b4:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 80060b8:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 80060bc:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80060c0:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 80060c4:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 80060c8:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 80060cc:	f3c2 4007 	ubfx	r0, r2, #16, #8
 80060d0:	0e12      	lsrs	r2, r2, #24
 80060d2:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 80060d6:	9701      	str	r7, [sp, #4]
 80060d8:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 80060dc:	4627      	mov	r7, r4
 80060de:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 80060e2:	9702      	str	r7, [sp, #8]
 80060e4:	b2da      	uxtb	r2, r3
 80060e6:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 80060ea:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 80060ee:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 80060f2:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 80060f6:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 80060fa:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80060fe:	f3c3 4007 	ubfx	r0, r3, #16, #8
 8006102:	0e1b      	lsrs	r3, r3, #24
 8006104:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 8006108:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 800610c:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 8006110:	fa5f f38a 	uxtb.w	r3, sl
 8006114:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8006118:	960a      	str	r6, [sp, #40]	@ 0x28
 800611a:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800611e:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 8006122:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8006126:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800612a:	950b      	str	r5, [sp, #44]	@ 0x2c
 800612c:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8006130:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8006134:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 8006138:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 800613c:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 8006140:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8006144:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8006148:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800614c:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 8006150:	9308      	str	r3, [sp, #32]
 8006152:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8006156:	9b01      	ldr	r3, [sp, #4]
 8006158:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800615c:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 8006160:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8006164:	9b02      	ldr	r3, [sp, #8]
 8006166:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800616a:	9302      	str	r3, [sp, #8]
 800616c:	9b08      	ldr	r3, [sp, #32]
 800616e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006172:	9308      	str	r3, [sp, #32]
 8006174:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006176:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800617a:	950c      	str	r5, [sp, #48]	@ 0x30
 800617c:	461d      	mov	r5, r3
 800617e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006180:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8006184:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8006188:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800618c:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8006190:	9301      	str	r3, [sp, #4]
 8006192:	9b02      	ldr	r3, [sp, #8]
 8006194:	9202      	str	r2, [sp, #8]
 8006196:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006198:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800619a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800619e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80061a2:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80061a6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80061aa:	f3c2 0709 	ubfx	r7, r2, #0, #10
 80061ae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80061b2:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 80061b6:	9b08      	ldr	r3, [sp, #32]
 80061b8:	9f01      	ldr	r7, [sp, #4]
 80061ba:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 80061be:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80061c2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80061c6:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80061ca:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80061ce:	46be      	mov	lr, r7
 80061d0:	0a96      	lsrs	r6, r2, #10
 80061d2:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 80061d6:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 80061da:	4f49      	ldr	r7, [pc, #292]	@ (8006300 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 80061dc:	9a04      	ldr	r2, [sp, #16]
 80061de:	fb2e 2e07 	smlad	lr, lr, r7, r2
 80061e2:	4a48      	ldr	r2, [pc, #288]	@ (8006304 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 80061e4:	fb2a ee02 	smlad	lr, sl, r2, lr
 80061e8:	4a47      	ldr	r2, [pc, #284]	@ (8006308 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 80061ea:	fb21 ee02 	smlad	lr, r1, r2, lr
 80061ee:	4a47      	ldr	r2, [pc, #284]	@ (800630c <D128_1CH_HTONS_VOL_HP+0x2d4>)
 80061f0:	fb24 ee02 	smlad	lr, r4, r2, lr
 80061f4:	4a46      	ldr	r2, [pc, #280]	@ (8006310 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 80061f6:	9f02      	ldr	r7, [sp, #8]
 80061f8:	fb27 ee02 	smlad	lr, r7, r2, lr
 80061fc:	4a45      	ldr	r2, [pc, #276]	@ (8006314 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 80061fe:	fb20 ee02 	smlad	lr, r0, r2, lr
 8006202:	4a45      	ldr	r2, [pc, #276]	@ (8006318 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 8006204:	fb23 e702 	smlad	r7, r3, r2, lr
 8006208:	f44f 3e80 	mov.w	lr, #65536	@ 0x10000
 800620c:	fb25 7e0e 	smlad	lr, r5, lr, r7
 8006210:	9f01      	ldr	r7, [sp, #4]
 8006212:	4a42      	ldr	r2, [pc, #264]	@ (800631c <D128_1CH_HTONS_VOL_HP+0x2e4>)
 8006214:	46bc      	mov	ip, r7
 8006216:	9f05      	ldr	r7, [sp, #20]
 8006218:	fb2c 7c02 	smlad	ip, ip, r2, r7
 800621c:	4a40      	ldr	r2, [pc, #256]	@ (8006320 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 800621e:	fb2a cc02 	smlad	ip, sl, r2, ip
 8006222:	4f40      	ldr	r7, [pc, #256]	@ (8006324 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 8006224:	fb21 cc07 	smlad	ip, r1, r7, ip
 8006228:	4f3f      	ldr	r7, [pc, #252]	@ (8006328 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 800622a:	fb24 cc07 	smlad	ip, r4, r7, ip
 800622e:	4f3f      	ldr	r7, [pc, #252]	@ (800632c <D128_1CH_HTONS_VOL_HP+0x2f4>)
 8006230:	9a02      	ldr	r2, [sp, #8]
 8006232:	fb22 cc07 	smlad	ip, r2, r7, ip
 8006236:	4f3e      	ldr	r7, [pc, #248]	@ (8006330 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 8006238:	fb20 cc07 	smlad	ip, r0, r7, ip
 800623c:	4f3d      	ldr	r7, [pc, #244]	@ (8006334 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 800623e:	fb23 c707 	smlad	r7, r3, r7, ip
 8006242:	f8df c114 	ldr.w	ip, [pc, #276]	@ 8006358 <D128_1CH_HTONS_VOL_HP+0x320>
 8006246:	fb25 720c 	smlad	r2, r5, ip, r7
 800624a:	f04f 0b01 	mov.w	fp, #1
 800624e:	9204      	str	r2, [sp, #16]
 8006250:	9f01      	ldr	r7, [sp, #4]
 8006252:	fb27 fb0b 	smuad	fp, r7, fp
 8006256:	4f38      	ldr	r7, [pc, #224]	@ (8006338 <D128_1CH_HTONS_VOL_HP+0x300>)
 8006258:	fb2a ba07 	smlad	sl, sl, r7, fp
 800625c:	4f37      	ldr	r7, [pc, #220]	@ (800633c <D128_1CH_HTONS_VOL_HP+0x304>)
 800625e:	fb21 aa07 	smlad	sl, r1, r7, sl
 8006262:	4f37      	ldr	r7, [pc, #220]	@ (8006340 <D128_1CH_HTONS_VOL_HP+0x308>)
 8006264:	fb24 aa07 	smlad	sl, r4, r7, sl
 8006268:	4f36      	ldr	r7, [pc, #216]	@ (8006344 <D128_1CH_HTONS_VOL_HP+0x30c>)
 800626a:	9a02      	ldr	r2, [sp, #8]
 800626c:	fb22 a707 	smlad	r7, r2, r7, sl
 8006270:	4a35      	ldr	r2, [pc, #212]	@ (8006348 <D128_1CH_HTONS_VOL_HP+0x310>)
 8006272:	fb20 7702 	smlad	r7, r0, r2, r7
 8006276:	4a35      	ldr	r2, [pc, #212]	@ (800634c <D128_1CH_HTONS_VOL_HP+0x314>)
 8006278:	fb23 7702 	smlad	r7, r3, r2, r7
 800627c:	4b34      	ldr	r3, [pc, #208]	@ (8006350 <D128_1CH_HTONS_VOL_HP+0x318>)
 800627e:	fb25 7303 	smlad	r3, r5, r3, r7
 8006282:	9305      	str	r3, [sp, #20]
 8006284:	9b03      	ldr	r3, [sp, #12]
 8006286:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8006288:	f5ae 1e80 	sub.w	lr, lr, #1048576	@ 0x100000
 800628c:	4473      	add	r3, lr
 800628e:	461a      	mov	r2, r3
 8006290:	9b06      	ldr	r3, [sp, #24]
 8006292:	f8cd e018 	str.w	lr, [sp, #24]
 8006296:	1ad2      	subs	r2, r2, r3
 8006298:	17d1      	asrs	r1, r2, #31
 800629a:	fba2 2304 	umull	r2, r3, r2, r4
 800629e:	fb04 3301 	mla	r3, r4, r1, r3
 80062a2:	f112 4200 	adds.w	r2, r2, #2147483648	@ 0x80000000
 80062a6:	f143 0300 	adc.w	r3, r3, #0
 80062aa:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 80062ac:	021a      	lsls	r2, r3, #8
 80062ae:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80062b2:	2100      	movs	r1, #0
 80062b4:	fbc4 0102 	smlal	r0, r1, r4, r2
 80062b8:	108a      	asrs	r2, r1, #2
 80062ba:	9907      	ldr	r1, [sp, #28]
 80062bc:	f302 020f 	ssat	r2, #16, r2
 80062c0:	005b      	lsls	r3, r3, #1
 80062c2:	f821 2b02 	strh.w	r2, [r1], #2
 80062c6:	9303      	str	r3, [sp, #12]
 80062c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80062ca:	9107      	str	r1, [sp, #28]
 80062cc:	4299      	cmp	r1, r3
 80062ce:	f109 0910 	add.w	r9, r9, #16
 80062d2:	f47f aed5 	bne.w	8006080 <D128_1CH_HTONS_VOL_HP+0x48>
 80062d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80062d8:	9905      	ldr	r1, [sp, #20]
 80062da:	6091      	str	r1, [r2, #8]
 80062dc:	9904      	ldr	r1, [sp, #16]
 80062de:	60d1      	str	r1, [r2, #12]
 80062e0:	4613      	mov	r3, r2
 80062e2:	61d6      	str	r6, [r2, #28]
 80062e4:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80062e6:	9a03      	ldr	r2, [sp, #12]
 80062e8:	611a      	str	r2, [r3, #16]
 80062ea:	2000      	movs	r0, #0
 80062ec:	f8c3 e014 	str.w	lr, [r3, #20]
 80062f0:	6199      	str	r1, [r3, #24]
 80062f2:	b013      	add	sp, #76	@ 0x4c
 80062f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062f8:	f8dd e018 	ldr.w	lr, [sp, #24]
 80062fc:	e7eb      	b.n	80062d6 <D128_1CH_HTONS_VOL_HP+0x29e>
 80062fe:	bf00      	nop
 8006300:	00780069 	.word	0x00780069
 8006304:	005b004e 	.word	0x005b004e
 8006308:	00420037 	.word	0x00420037
 800630c:	002d0024 	.word	0x002d0024
 8006310:	001c0015 	.word	0x001c0015
 8006314:	000f000a 	.word	0x000f000a
 8006318:	00060003 	.word	0x00060003
 800631c:	00880096 	.word	0x00880096
 8006320:	00a200ac 	.word	0x00a200ac
 8006324:	00b400ba 	.word	0x00b400ba
 8006328:	00be00c0 	.word	0x00be00c0
 800632c:	00c000be 	.word	0x00c000be
 8006330:	00ba00b4 	.word	0x00ba00b4
 8006334:	00ac00a2 	.word	0x00ac00a2
 8006338:	00030006 	.word	0x00030006
 800633c:	000a000f 	.word	0x000a000f
 8006340:	0015001c 	.word	0x0015001c
 8006344:	0024002d 	.word	0x0024002d
 8006348:	00370042 	.word	0x00370042
 800634c:	004e005b 	.word	0x004e005b
 8006350:	00690078 	.word	0x00690078
 8006354:	20000000 	.word	0x20000000
 8006358:	00960088 	.word	0x00960088

0800635c <PDM_Filter_Init>:
 800635c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800635e:	2240      	movs	r2, #64	@ 0x40
 8006360:	4604      	mov	r4, r0
 8006362:	2100      	movs	r1, #0
 8006364:	300c      	adds	r0, #12
 8006366:	f000 fbd9 	bl	8006b1c <memset>
 800636a:	493b      	ldr	r1, [pc, #236]	@ (8006458 <PDM_Filter_Init+0xfc>)
 800636c:	483b      	ldr	r0, [pc, #236]	@ (800645c <PDM_Filter_Init+0x100>)
 800636e:	f000 f98d 	bl	800668c <CRC_Lock>
 8006372:	8822      	ldrh	r2, [r4, #0]
 8006374:	8963      	ldrh	r3, [r4, #10]
 8006376:	4938      	ldr	r1, [pc, #224]	@ (8006458 <PDM_Filter_Init+0xfc>)
 8006378:	8925      	ldrh	r5, [r4, #8]
 800637a:	86a3      	strh	r3, [r4, #52]	@ 0x34
 800637c:	2801      	cmp	r0, #1
 800637e:	f04f 0300 	mov.w	r3, #0
 8006382:	bf18      	it	ne
 8006384:	2100      	movne	r1, #0
 8006386:	2a01      	cmp	r2, #1
 8006388:	6461      	str	r1, [r4, #68]	@ 0x44
 800638a:	86e5      	strh	r5, [r4, #54]	@ 0x36
 800638c:	61a3      	str	r3, [r4, #24]
 800638e:	6123      	str	r3, [r4, #16]
 8006390:	6163      	str	r3, [r4, #20]
 8006392:	60e3      	str	r3, [r4, #12]
 8006394:	6263      	str	r3, [r4, #36]	@ 0x24
 8006396:	61e3      	str	r3, [r4, #28]
 8006398:	6223      	str	r3, [r4, #32]
 800639a:	6423      	str	r3, [r4, #64]	@ 0x40
 800639c:	d918      	bls.n	80063d0 <PDM_Filter_Init+0x74>
 800639e:	2003      	movs	r0, #3
 80063a0:	2302      	movs	r3, #2
 80063a2:	8862      	ldrh	r2, [r4, #2]
 80063a4:	2a01      	cmp	r2, #1
 80063a6:	d91d      	bls.n	80063e4 <PDM_Filter_Init+0x88>
 80063a8:	2140      	movs	r1, #64	@ 0x40
 80063aa:	2300      	movs	r3, #0
 80063ac:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80063ae:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 80063b2:	6862      	ldr	r2, [r4, #4]
 80063b4:	bf04      	itt	eq
 80063b6:	6421      	streq	r1, [r4, #64]	@ 0x40
 80063b8:	460b      	moveq	r3, r1
 80063ba:	b11a      	cbz	r2, 80063c4 <PDM_Filter_Init+0x68>
 80063bc:	f043 0310 	orr.w	r3, r3, #16
 80063c0:	6423      	str	r3, [r4, #64]	@ 0x40
 80063c2:	62e2      	str	r2, [r4, #44]	@ 0x2c
 80063c4:	2200      	movs	r2, #0
 80063c6:	8722      	strh	r2, [r4, #56]	@ 0x38
 80063c8:	b908      	cbnz	r0, 80063ce <PDM_Filter_Init+0x72>
 80063ca:	3380      	adds	r3, #128	@ 0x80
 80063cc:	6423      	str	r3, [r4, #64]	@ 0x40
 80063ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063d0:	4d23      	ldr	r5, [pc, #140]	@ (8006460 <PDM_Filter_Init+0x104>)
 80063d2:	d010      	beq.n	80063f6 <PDM_Filter_Init+0x9a>
 80063d4:	782a      	ldrb	r2, [r5, #0]
 80063d6:	2a01      	cmp	r2, #1
 80063d8:	d027      	beq.n	800642a <PDM_Filter_Init+0xce>
 80063da:	8862      	ldrh	r2, [r4, #2]
 80063dc:	2a01      	cmp	r2, #1
 80063de:	f04f 0001 	mov.w	r0, #1
 80063e2:	d8e1      	bhi.n	80063a8 <PDM_Filter_Init+0x4c>
 80063e4:	d001      	beq.n	80063ea <PDM_Filter_Init+0x8e>
 80063e6:	4618      	mov	r0, r3
 80063e8:	e7de      	b.n	80063a8 <PDM_Filter_Init+0x4c>
 80063ea:	2220      	movs	r2, #32
 80063ec:	4618      	mov	r0, r3
 80063ee:	6422      	str	r2, [r4, #64]	@ 0x40
 80063f0:	4613      	mov	r3, r2
 80063f2:	2160      	movs	r1, #96	@ 0x60
 80063f4:	e7da      	b.n	80063ac <PDM_Filter_Init+0x50>
 80063f6:	7829      	ldrb	r1, [r5, #0]
 80063f8:	2900      	cmp	r1, #0
 80063fa:	d1ee      	bne.n	80063da <PDM_Filter_Init+0x7e>
 80063fc:	4919      	ldr	r1, [pc, #100]	@ (8006464 <PDM_Filter_Init+0x108>)
 80063fe:	f8df e06c 	ldr.w	lr, [pc, #108]	@ 800646c <PDM_Filter_Init+0x110>
 8006402:	4f19      	ldr	r7, [pc, #100]	@ (8006468 <PDM_Filter_Init+0x10c>)
 8006404:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 8006408:	684a      	ldr	r2, [r1, #4]
 800640a:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800640e:	ea02 0007 	and.w	r0, r2, r7
 8006412:	4303      	orrs	r3, r0
 8006414:	f3c2 5209 	ubfx	r2, r2, #20, #10
 8006418:	4413      	add	r3, r2
 800641a:	f841 3f04 	str.w	r3, [r1, #4]!
 800641e:	428e      	cmp	r6, r1
 8006420:	d1f2      	bne.n	8006408 <PDM_Filter_Init+0xac>
 8006422:	2001      	movs	r0, #1
 8006424:	7028      	strb	r0, [r5, #0]
 8006426:	2300      	movs	r3, #0
 8006428:	e7bb      	b.n	80063a2 <PDM_Filter_Init+0x46>
 800642a:	490e      	ldr	r1, [pc, #56]	@ (8006464 <PDM_Filter_Init+0x108>)
 800642c:	f8df e03c 	ldr.w	lr, [pc, #60]	@ 800646c <PDM_Filter_Init+0x110>
 8006430:	4f0d      	ldr	r7, [pc, #52]	@ (8006468 <PDM_Filter_Init+0x10c>)
 8006432:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 8006436:	684a      	ldr	r2, [r1, #4]
 8006438:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800643c:	ea02 0007 	and.w	r0, r2, r7
 8006440:	4303      	orrs	r3, r0
 8006442:	f3c2 5209 	ubfx	r2, r2, #20, #10
 8006446:	4413      	add	r3, r2
 8006448:	f841 3f04 	str.w	r3, [r1, #4]!
 800644c:	428e      	cmp	r6, r1
 800644e:	d1f2      	bne.n	8006436 <PDM_Filter_Init+0xda>
 8006450:	2300      	movs	r3, #0
 8006452:	702b      	strb	r3, [r5, #0]
 8006454:	e7c1      	b.n	80063da <PDM_Filter_Init+0x7e>
 8006456:	bf00      	nop
 8006458:	b5e8b5cd 	.word	0xb5e8b5cd
 800645c:	f407a5c2 	.word	0xf407a5c2
 8006460:	20000484 	.word	0x20000484
 8006464:	1ffffffc 	.word	0x1ffffffc
 8006468:	000ffc00 	.word	0x000ffc00
 800646c:	3ff00000 	.word	0x3ff00000

08006470 <PDM_Filter_setConfig>:
 8006470:	4b66      	ldr	r3, [pc, #408]	@ (800660c <PDM_Filter_setConfig+0x19c>)
 8006472:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8006474:	429a      	cmp	r2, r3
 8006476:	d001      	beq.n	800647c <PDM_Filter_setConfig+0xc>
 8006478:	2004      	movs	r0, #4
 800647a:	4770      	bx	lr
 800647c:	b530      	push	{r4, r5, lr}
 800647e:	880a      	ldrh	r2, [r1, #0]
 8006480:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8006482:	ed2d 8b04 	vpush	{d8-d9}
 8006486:	4604      	mov	r4, r0
 8006488:	460d      	mov	r5, r1
 800648a:	1e51      	subs	r1, r2, #1
 800648c:	f423 7080 	bic.w	r0, r3, #256	@ 0x100
 8006490:	2906      	cmp	r1, #6
 8006492:	b083      	sub	sp, #12
 8006494:	6420      	str	r0, [r4, #64]	@ 0x40
 8006496:	d91a      	bls.n	80064ce <PDM_Filter_setConfig+0x5e>
 8006498:	2008      	movs	r0, #8
 800649a:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	@ 0x38
 800649e:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 80064a2:	4299      	cmp	r1, r3
 80064a4:	d07e      	beq.n	80065a4 <PDM_Filter_setConfig+0x134>
 80064a6:	f113 0f0c 	cmn.w	r3, #12
 80064aa:	da2a      	bge.n	8006502 <PDM_Filter_setConfig+0x92>
 80064ac:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 80064b0:	3040      	adds	r0, #64	@ 0x40
 80064b2:	80ab      	strh	r3, [r5, #4]
 80064b4:	8622      	strh	r2, [r4, #48]	@ 0x30
 80064b6:	886b      	ldrh	r3, [r5, #2]
 80064b8:	8663      	strh	r3, [r4, #50]	@ 0x32
 80064ba:	b920      	cbnz	r0, 80064c6 <PDM_Filter_setConfig+0x56>
 80064bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80064be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064c2:	6423      	str	r3, [r4, #64]	@ 0x40
 80064c4:	2000      	movs	r0, #0
 80064c6:	b003      	add	sp, #12
 80064c8:	ecbd 8b04 	vpop	{d8-d9}
 80064cc:	bd30      	pop	{r4, r5, pc}
 80064ce:	8e21      	ldrh	r1, [r4, #48]	@ 0x30
 80064d0:	4291      	cmp	r1, r2
 80064d2:	d06c      	beq.n	80065ae <PDM_Filter_setConfig+0x13e>
 80064d4:	f423 7387 	bic.w	r3, r3, #270	@ 0x10e
 80064d8:	f023 0301 	bic.w	r3, r3, #1
 80064dc:	4313      	orrs	r3, r2
 80064de:	f003 0170 	and.w	r1, r3, #112	@ 0x70
 80064e2:	6423      	str	r3, [r4, #64]	@ 0x40
 80064e4:	2970      	cmp	r1, #112	@ 0x70
 80064e6:	f003 030f 	and.w	r3, r3, #15
 80064ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80064ee:	d066      	beq.n	80065be <PDM_Filter_setConfig+0x14e>
 80064f0:	2b06      	cmp	r3, #6
 80064f2:	f200 8089 	bhi.w	8006608 <PDM_Filter_setConfig+0x198>
 80064f6:	e8df f003 	tbb	[pc, r3]
 80064fa:	4f52      	.short	0x4f52
 80064fc:	3d43494c 	.word	0x3d43494c
 8006500:	46          	.byte	0x46
 8006501:	00          	.byte	0x00
 8006502:	2b33      	cmp	r3, #51	@ 0x33
 8006504:	dc32      	bgt.n	800656c <PDM_Filter_setConfig+0xfc>
 8006506:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006508:	f002 020f 	and.w	r2, r2, #15
 800650c:	3a01      	subs	r2, #1
 800650e:	2a06      	cmp	r2, #6
 8006510:	d872      	bhi.n	80065f8 <PDM_Filter_setConfig+0x188>
 8006512:	493f      	ldr	r1, [pc, #252]	@ (8006610 <PDM_Filter_setConfig+0x1a0>)
 8006514:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8006518:	ed92 9a00 	vldr	s18, [r2]
 800651c:	ed92 8a07 	vldr	s16, [r2, #28]
 8006520:	9001      	str	r0, [sp, #4]
 8006522:	ee07 3a90 	vmov	s15, r3
 8006526:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800652a:	eef3 0a04 	vmov.f32	s1, #52	@ 0x41a00000  20.0
 800652e:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 8006532:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8006536:	f001 f873 	bl	8007620 <powf>
 800653a:	eddf 0a36 	vldr	s1, [pc, #216]	@ 8006614 <PDM_Filter_setConfig+0x1a4>
 800653e:	eef0 8a40 	vmov.f32	s17, s0
 8006542:	ee70 0ac9 	vsub.f32	s1, s1, s18
 8006546:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800654a:	f001 f869 	bl	8007620 <powf>
 800654e:	ee28 8a28 	vmul.f32	s16, s16, s17
 8006552:	ee28 0a00 	vmul.f32	s0, s16, s0
 8006556:	f001 f8c5 	bl	80076e4 <roundf>
 800655a:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 800655e:	88ab      	ldrh	r3, [r5, #4]
 8006560:	882a      	ldrh	r2, [r5, #0]
 8006562:	9801      	ldr	r0, [sp, #4]
 8006564:	ed84 0a0f 	vstr	s0, [r4, #60]	@ 0x3c
 8006568:	8723      	strh	r3, [r4, #56]	@ 0x38
 800656a:	e7a3      	b.n	80064b4 <PDM_Filter_setConfig+0x44>
 800656c:	2333      	movs	r3, #51	@ 0x33
 800656e:	3040      	adds	r0, #64	@ 0x40
 8006570:	80ab      	strh	r3, [r5, #4]
 8006572:	e79f      	b.n	80064b4 <PDM_Filter_setConfig+0x44>
 8006574:	4b28      	ldr	r3, [pc, #160]	@ (8006618 <PDM_Filter_setConfig+0x1a8>)
 8006576:	64a3      	str	r3, [r4, #72]	@ 0x48
 8006578:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800657c:	2000      	movs	r0, #0
 800657e:	e792      	b.n	80064a6 <PDM_Filter_setConfig+0x36>
 8006580:	4b26      	ldr	r3, [pc, #152]	@ (800661c <PDM_Filter_setConfig+0x1ac>)
 8006582:	64a3      	str	r3, [r4, #72]	@ 0x48
 8006584:	e7f8      	b.n	8006578 <PDM_Filter_setConfig+0x108>
 8006586:	4b26      	ldr	r3, [pc, #152]	@ (8006620 <PDM_Filter_setConfig+0x1b0>)
 8006588:	64a3      	str	r3, [r4, #72]	@ 0x48
 800658a:	e7f5      	b.n	8006578 <PDM_Filter_setConfig+0x108>
 800658c:	4b25      	ldr	r3, [pc, #148]	@ (8006624 <PDM_Filter_setConfig+0x1b4>)
 800658e:	64a3      	str	r3, [r4, #72]	@ 0x48
 8006590:	e7f2      	b.n	8006578 <PDM_Filter_setConfig+0x108>
 8006592:	4b25      	ldr	r3, [pc, #148]	@ (8006628 <PDM_Filter_setConfig+0x1b8>)
 8006594:	64a3      	str	r3, [r4, #72]	@ 0x48
 8006596:	e7ef      	b.n	8006578 <PDM_Filter_setConfig+0x108>
 8006598:	4b24      	ldr	r3, [pc, #144]	@ (800662c <PDM_Filter_setConfig+0x1bc>)
 800659a:	64a3      	str	r3, [r4, #72]	@ 0x48
 800659c:	e7ec      	b.n	8006578 <PDM_Filter_setConfig+0x108>
 800659e:	4b24      	ldr	r3, [pc, #144]	@ (8006630 <PDM_Filter_setConfig+0x1c0>)
 80065a0:	64a3      	str	r3, [r4, #72]	@ 0x48
 80065a2:	e7e9      	b.n	8006578 <PDM_Filter_setConfig+0x108>
 80065a4:	8e21      	ldrh	r1, [r4, #48]	@ 0x30
 80065a6:	4291      	cmp	r1, r2
 80065a8:	f47f af7d 	bne.w	80064a6 <PDM_Filter_setConfig+0x36>
 80065ac:	e783      	b.n	80064b6 <PDM_Filter_setConfig+0x46>
 80065ae:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 80065b2:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	@ 0x38
 80065b6:	4299      	cmp	r1, r3
 80065b8:	d023      	beq.n	8006602 <PDM_Filter_setConfig+0x192>
 80065ba:	2000      	movs	r0, #0
 80065bc:	e773      	b.n	80064a6 <PDM_Filter_setConfig+0x36>
 80065be:	2b06      	cmp	r3, #6
 80065c0:	d822      	bhi.n	8006608 <PDM_Filter_setConfig+0x198>
 80065c2:	e8df f003 	tbb	[pc, r3]
 80065c6:	1316      	.short	0x1316
 80065c8:	070a0d10 	.word	0x070a0d10
 80065cc:	04          	.byte	0x04
 80065cd:	00          	.byte	0x00
 80065ce:	4b19      	ldr	r3, [pc, #100]	@ (8006634 <PDM_Filter_setConfig+0x1c4>)
 80065d0:	64a3      	str	r3, [r4, #72]	@ 0x48
 80065d2:	e7d1      	b.n	8006578 <PDM_Filter_setConfig+0x108>
 80065d4:	4b18      	ldr	r3, [pc, #96]	@ (8006638 <PDM_Filter_setConfig+0x1c8>)
 80065d6:	64a3      	str	r3, [r4, #72]	@ 0x48
 80065d8:	e7ce      	b.n	8006578 <PDM_Filter_setConfig+0x108>
 80065da:	4b18      	ldr	r3, [pc, #96]	@ (800663c <PDM_Filter_setConfig+0x1cc>)
 80065dc:	64a3      	str	r3, [r4, #72]	@ 0x48
 80065de:	e7cb      	b.n	8006578 <PDM_Filter_setConfig+0x108>
 80065e0:	4b17      	ldr	r3, [pc, #92]	@ (8006640 <PDM_Filter_setConfig+0x1d0>)
 80065e2:	64a3      	str	r3, [r4, #72]	@ 0x48
 80065e4:	e7c8      	b.n	8006578 <PDM_Filter_setConfig+0x108>
 80065e6:	4b17      	ldr	r3, [pc, #92]	@ (8006644 <PDM_Filter_setConfig+0x1d4>)
 80065e8:	64a3      	str	r3, [r4, #72]	@ 0x48
 80065ea:	e7c5      	b.n	8006578 <PDM_Filter_setConfig+0x108>
 80065ec:	4b16      	ldr	r3, [pc, #88]	@ (8006648 <PDM_Filter_setConfig+0x1d8>)
 80065ee:	64a3      	str	r3, [r4, #72]	@ 0x48
 80065f0:	e7c2      	b.n	8006578 <PDM_Filter_setConfig+0x108>
 80065f2:	4b16      	ldr	r3, [pc, #88]	@ (800664c <PDM_Filter_setConfig+0x1dc>)
 80065f4:	64a3      	str	r3, [r4, #72]	@ 0x48
 80065f6:	e7bf      	b.n	8006578 <PDM_Filter_setConfig+0x108>
 80065f8:	ed9f 8a15 	vldr	s16, [pc, #84]	@ 8006650 <PDM_Filter_setConfig+0x1e0>
 80065fc:	eeb0 9a48 	vmov.f32	s18, s16
 8006600:	e78e      	b.n	8006520 <PDM_Filter_setConfig+0xb0>
 8006602:	886b      	ldrh	r3, [r5, #2]
 8006604:	8663      	strh	r3, [r4, #50]	@ 0x32
 8006606:	e759      	b.n	80064bc <PDM_Filter_setConfig+0x4c>
 8006608:	2000      	movs	r0, #0
 800660a:	e746      	b.n	800649a <PDM_Filter_setConfig+0x2a>
 800660c:	b5e8b5cd 	.word	0xb5e8b5cd
 8006610:	08007fc8 	.word	0x08007fc8
 8006614:	42000000 	.word	0x42000000
 8006618:	080049dd 	.word	0x080049dd
 800661c:	080048bd 	.word	0x080048bd
 8006620:	08004b6d 	.word	0x08004b6d
 8006624:	080053b1 	.word	0x080053b1
 8006628:	08005111 	.word	0x08005111
 800662c:	08004ef1 	.word	0x08004ef1
 8006630:	08004d05 	.word	0x08004d05
 8006634:	080059bd 	.word	0x080059bd
 8006638:	08005885 	.word	0x08005885
 800663c:	080057a1 	.word	0x080057a1
 8006640:	08006039 	.word	0x08006039
 8006644:	08005e25 	.word	0x08005e25
 8006648:	08005c6d 	.word	0x08005c6d
 800664c:	08005b01 	.word	0x08005b01
 8006650:	00000000 	.word	0x00000000

08006654 <PDM_Filter>:
 8006654:	b410      	push	{r4}
 8006656:	4b0c      	ldr	r3, [pc, #48]	@ (8006688 <PDM_Filter+0x34>)
 8006658:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 800665a:	429c      	cmp	r4, r3
 800665c:	d003      	beq.n	8006666 <PDM_Filter+0x12>
 800665e:	2004      	movs	r0, #4
 8006660:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006664:	4770      	bx	lr
 8006666:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006668:	05dc      	lsls	r4, r3, #23
 800666a:	d407      	bmi.n	800667c <PDM_Filter+0x28>
 800666c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006670:	bf14      	ite	ne
 8006672:	2020      	movne	r0, #32
 8006674:	2030      	moveq	r0, #48	@ 0x30
 8006676:	f85d 4b04 	ldr.w	r4, [sp], #4
 800667a:	4770      	bx	lr
 800667c:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 800667e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006682:	320c      	adds	r2, #12
 8006684:	4718      	bx	r3
 8006686:	bf00      	nop
 8006688:	b5e8b5cd 	.word	0xb5e8b5cd

0800668c <CRC_Lock>:
 800668c:	4a17      	ldr	r2, [pc, #92]	@ (80066ec <CRC_Lock+0x60>)
 800668e:	6813      	ldr	r3, [r2, #0]
 8006690:	b410      	push	{r4}
 8006692:	f023 0301 	bic.w	r3, r3, #1
 8006696:	4c16      	ldr	r4, [pc, #88]	@ (80066f0 <CRC_Lock+0x64>)
 8006698:	6013      	str	r3, [r2, #0]
 800669a:	6823      	ldr	r3, [r4, #0]
 800669c:	b933      	cbnz	r3, 80066ac <CRC_Lock+0x20>
 800669e:	4b15      	ldr	r3, [pc, #84]	@ (80066f4 <CRC_Lock+0x68>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066a6:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 80066aa:	d00f      	beq.n	80066cc <CRC_Lock+0x40>
 80066ac:	4a12      	ldr	r2, [pc, #72]	@ (80066f8 <CRC_Lock+0x6c>)
 80066ae:	2301      	movs	r3, #1
 80066b0:	6013      	str	r3, [r2, #0]
 80066b2:	6813      	ldr	r3, [r2, #0]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d1fc      	bne.n	80066b2 <CRC_Lock+0x26>
 80066b8:	4b10      	ldr	r3, [pc, #64]	@ (80066fc <CRC_Lock+0x70>)
 80066ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80066be:	6018      	str	r0, [r3, #0]
 80066c0:	6818      	ldr	r0, [r3, #0]
 80066c2:	1a08      	subs	r0, r1, r0
 80066c4:	fab0 f080 	clz	r0, r0
 80066c8:	0940      	lsrs	r0, r0, #5
 80066ca:	4770      	bx	lr
 80066cc:	4a0c      	ldr	r2, [pc, #48]	@ (8006700 <CRC_Lock+0x74>)
 80066ce:	2301      	movs	r3, #1
 80066d0:	6013      	str	r3, [r2, #0]
 80066d2:	6813      	ldr	r3, [r2, #0]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d1fc      	bne.n	80066d2 <CRC_Lock+0x46>
 80066d8:	4b0a      	ldr	r3, [pc, #40]	@ (8006704 <CRC_Lock+0x78>)
 80066da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80066de:	6018      	str	r0, [r3, #0]
 80066e0:	6818      	ldr	r0, [r3, #0]
 80066e2:	1a40      	subs	r0, r0, r1
 80066e4:	fab0 f080 	clz	r0, r0
 80066e8:	0940      	lsrs	r0, r0, #5
 80066ea:	4770      	bx	lr
 80066ec:	e0002000 	.word	0xe0002000
 80066f0:	e0042000 	.word	0xe0042000
 80066f4:	5c001000 	.word	0x5c001000
 80066f8:	40023008 	.word	0x40023008
 80066fc:	40023000 	.word	0x40023000
 8006700:	58024c08 	.word	0x58024c08
 8006704:	58024c00 	.word	0x58024c00

08006708 <std>:
 8006708:	2300      	movs	r3, #0
 800670a:	b510      	push	{r4, lr}
 800670c:	4604      	mov	r4, r0
 800670e:	e9c0 3300 	strd	r3, r3, [r0]
 8006712:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006716:	6083      	str	r3, [r0, #8]
 8006718:	8181      	strh	r1, [r0, #12]
 800671a:	6643      	str	r3, [r0, #100]	@ 0x64
 800671c:	81c2      	strh	r2, [r0, #14]
 800671e:	6183      	str	r3, [r0, #24]
 8006720:	4619      	mov	r1, r3
 8006722:	2208      	movs	r2, #8
 8006724:	305c      	adds	r0, #92	@ 0x5c
 8006726:	f000 f9f9 	bl	8006b1c <memset>
 800672a:	4b0d      	ldr	r3, [pc, #52]	@ (8006760 <std+0x58>)
 800672c:	6263      	str	r3, [r4, #36]	@ 0x24
 800672e:	4b0d      	ldr	r3, [pc, #52]	@ (8006764 <std+0x5c>)
 8006730:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006732:	4b0d      	ldr	r3, [pc, #52]	@ (8006768 <std+0x60>)
 8006734:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006736:	4b0d      	ldr	r3, [pc, #52]	@ (800676c <std+0x64>)
 8006738:	6323      	str	r3, [r4, #48]	@ 0x30
 800673a:	4b0d      	ldr	r3, [pc, #52]	@ (8006770 <std+0x68>)
 800673c:	6224      	str	r4, [r4, #32]
 800673e:	429c      	cmp	r4, r3
 8006740:	d006      	beq.n	8006750 <std+0x48>
 8006742:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006746:	4294      	cmp	r4, r2
 8006748:	d002      	beq.n	8006750 <std+0x48>
 800674a:	33d0      	adds	r3, #208	@ 0xd0
 800674c:	429c      	cmp	r4, r3
 800674e:	d105      	bne.n	800675c <std+0x54>
 8006750:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006754:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006758:	f000 ba58 	b.w	8006c0c <__retarget_lock_init_recursive>
 800675c:	bd10      	pop	{r4, pc}
 800675e:	bf00      	nop
 8006760:	0800696d 	.word	0x0800696d
 8006764:	0800698f 	.word	0x0800698f
 8006768:	080069c7 	.word	0x080069c7
 800676c:	080069eb 	.word	0x080069eb
 8006770:	2000114c 	.word	0x2000114c

08006774 <stdio_exit_handler>:
 8006774:	4a02      	ldr	r2, [pc, #8]	@ (8006780 <stdio_exit_handler+0xc>)
 8006776:	4903      	ldr	r1, [pc, #12]	@ (8006784 <stdio_exit_handler+0x10>)
 8006778:	4803      	ldr	r0, [pc, #12]	@ (8006788 <stdio_exit_handler+0x14>)
 800677a:	f000 b869 	b.w	8006850 <_fwalk_sglue>
 800677e:	bf00      	nop
 8006780:	2000040c 	.word	0x2000040c
 8006784:	080074a9 	.word	0x080074a9
 8006788:	2000041c 	.word	0x2000041c

0800678c <cleanup_stdio>:
 800678c:	6841      	ldr	r1, [r0, #4]
 800678e:	4b0c      	ldr	r3, [pc, #48]	@ (80067c0 <cleanup_stdio+0x34>)
 8006790:	4299      	cmp	r1, r3
 8006792:	b510      	push	{r4, lr}
 8006794:	4604      	mov	r4, r0
 8006796:	d001      	beq.n	800679c <cleanup_stdio+0x10>
 8006798:	f000 fe86 	bl	80074a8 <_fflush_r>
 800679c:	68a1      	ldr	r1, [r4, #8]
 800679e:	4b09      	ldr	r3, [pc, #36]	@ (80067c4 <cleanup_stdio+0x38>)
 80067a0:	4299      	cmp	r1, r3
 80067a2:	d002      	beq.n	80067aa <cleanup_stdio+0x1e>
 80067a4:	4620      	mov	r0, r4
 80067a6:	f000 fe7f 	bl	80074a8 <_fflush_r>
 80067aa:	68e1      	ldr	r1, [r4, #12]
 80067ac:	4b06      	ldr	r3, [pc, #24]	@ (80067c8 <cleanup_stdio+0x3c>)
 80067ae:	4299      	cmp	r1, r3
 80067b0:	d004      	beq.n	80067bc <cleanup_stdio+0x30>
 80067b2:	4620      	mov	r0, r4
 80067b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067b8:	f000 be76 	b.w	80074a8 <_fflush_r>
 80067bc:	bd10      	pop	{r4, pc}
 80067be:	bf00      	nop
 80067c0:	2000114c 	.word	0x2000114c
 80067c4:	200011b4 	.word	0x200011b4
 80067c8:	2000121c 	.word	0x2000121c

080067cc <global_stdio_init.part.0>:
 80067cc:	b510      	push	{r4, lr}
 80067ce:	4b0b      	ldr	r3, [pc, #44]	@ (80067fc <global_stdio_init.part.0+0x30>)
 80067d0:	4c0b      	ldr	r4, [pc, #44]	@ (8006800 <global_stdio_init.part.0+0x34>)
 80067d2:	4a0c      	ldr	r2, [pc, #48]	@ (8006804 <global_stdio_init.part.0+0x38>)
 80067d4:	601a      	str	r2, [r3, #0]
 80067d6:	4620      	mov	r0, r4
 80067d8:	2200      	movs	r2, #0
 80067da:	2104      	movs	r1, #4
 80067dc:	f7ff ff94 	bl	8006708 <std>
 80067e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80067e4:	2201      	movs	r2, #1
 80067e6:	2109      	movs	r1, #9
 80067e8:	f7ff ff8e 	bl	8006708 <std>
 80067ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80067f0:	2202      	movs	r2, #2
 80067f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067f6:	2112      	movs	r1, #18
 80067f8:	f7ff bf86 	b.w	8006708 <std>
 80067fc:	20001284 	.word	0x20001284
 8006800:	2000114c 	.word	0x2000114c
 8006804:	08006775 	.word	0x08006775

08006808 <__sfp_lock_acquire>:
 8006808:	4801      	ldr	r0, [pc, #4]	@ (8006810 <__sfp_lock_acquire+0x8>)
 800680a:	f000 ba00 	b.w	8006c0e <__retarget_lock_acquire_recursive>
 800680e:	bf00      	nop
 8006810:	2000128d 	.word	0x2000128d

08006814 <__sfp_lock_release>:
 8006814:	4801      	ldr	r0, [pc, #4]	@ (800681c <__sfp_lock_release+0x8>)
 8006816:	f000 b9fb 	b.w	8006c10 <__retarget_lock_release_recursive>
 800681a:	bf00      	nop
 800681c:	2000128d 	.word	0x2000128d

08006820 <__sinit>:
 8006820:	b510      	push	{r4, lr}
 8006822:	4604      	mov	r4, r0
 8006824:	f7ff fff0 	bl	8006808 <__sfp_lock_acquire>
 8006828:	6a23      	ldr	r3, [r4, #32]
 800682a:	b11b      	cbz	r3, 8006834 <__sinit+0x14>
 800682c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006830:	f7ff bff0 	b.w	8006814 <__sfp_lock_release>
 8006834:	4b04      	ldr	r3, [pc, #16]	@ (8006848 <__sinit+0x28>)
 8006836:	6223      	str	r3, [r4, #32]
 8006838:	4b04      	ldr	r3, [pc, #16]	@ (800684c <__sinit+0x2c>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d1f5      	bne.n	800682c <__sinit+0xc>
 8006840:	f7ff ffc4 	bl	80067cc <global_stdio_init.part.0>
 8006844:	e7f2      	b.n	800682c <__sinit+0xc>
 8006846:	bf00      	nop
 8006848:	0800678d 	.word	0x0800678d
 800684c:	20001284 	.word	0x20001284

08006850 <_fwalk_sglue>:
 8006850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006854:	4607      	mov	r7, r0
 8006856:	4688      	mov	r8, r1
 8006858:	4614      	mov	r4, r2
 800685a:	2600      	movs	r6, #0
 800685c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006860:	f1b9 0901 	subs.w	r9, r9, #1
 8006864:	d505      	bpl.n	8006872 <_fwalk_sglue+0x22>
 8006866:	6824      	ldr	r4, [r4, #0]
 8006868:	2c00      	cmp	r4, #0
 800686a:	d1f7      	bne.n	800685c <_fwalk_sglue+0xc>
 800686c:	4630      	mov	r0, r6
 800686e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006872:	89ab      	ldrh	r3, [r5, #12]
 8006874:	2b01      	cmp	r3, #1
 8006876:	d907      	bls.n	8006888 <_fwalk_sglue+0x38>
 8006878:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800687c:	3301      	adds	r3, #1
 800687e:	d003      	beq.n	8006888 <_fwalk_sglue+0x38>
 8006880:	4629      	mov	r1, r5
 8006882:	4638      	mov	r0, r7
 8006884:	47c0      	blx	r8
 8006886:	4306      	orrs	r6, r0
 8006888:	3568      	adds	r5, #104	@ 0x68
 800688a:	e7e9      	b.n	8006860 <_fwalk_sglue+0x10>

0800688c <iprintf>:
 800688c:	b40f      	push	{r0, r1, r2, r3}
 800688e:	b507      	push	{r0, r1, r2, lr}
 8006890:	4906      	ldr	r1, [pc, #24]	@ (80068ac <iprintf+0x20>)
 8006892:	ab04      	add	r3, sp, #16
 8006894:	6808      	ldr	r0, [r1, #0]
 8006896:	f853 2b04 	ldr.w	r2, [r3], #4
 800689a:	6881      	ldr	r1, [r0, #8]
 800689c:	9301      	str	r3, [sp, #4]
 800689e:	f000 fadb 	bl	8006e58 <_vfiprintf_r>
 80068a2:	b003      	add	sp, #12
 80068a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80068a8:	b004      	add	sp, #16
 80068aa:	4770      	bx	lr
 80068ac:	20000418 	.word	0x20000418

080068b0 <_puts_r>:
 80068b0:	6a03      	ldr	r3, [r0, #32]
 80068b2:	b570      	push	{r4, r5, r6, lr}
 80068b4:	6884      	ldr	r4, [r0, #8]
 80068b6:	4605      	mov	r5, r0
 80068b8:	460e      	mov	r6, r1
 80068ba:	b90b      	cbnz	r3, 80068c0 <_puts_r+0x10>
 80068bc:	f7ff ffb0 	bl	8006820 <__sinit>
 80068c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80068c2:	07db      	lsls	r3, r3, #31
 80068c4:	d405      	bmi.n	80068d2 <_puts_r+0x22>
 80068c6:	89a3      	ldrh	r3, [r4, #12]
 80068c8:	0598      	lsls	r0, r3, #22
 80068ca:	d402      	bmi.n	80068d2 <_puts_r+0x22>
 80068cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80068ce:	f000 f99e 	bl	8006c0e <__retarget_lock_acquire_recursive>
 80068d2:	89a3      	ldrh	r3, [r4, #12]
 80068d4:	0719      	lsls	r1, r3, #28
 80068d6:	d502      	bpl.n	80068de <_puts_r+0x2e>
 80068d8:	6923      	ldr	r3, [r4, #16]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d135      	bne.n	800694a <_puts_r+0x9a>
 80068de:	4621      	mov	r1, r4
 80068e0:	4628      	mov	r0, r5
 80068e2:	f000 f8c5 	bl	8006a70 <__swsetup_r>
 80068e6:	b380      	cbz	r0, 800694a <_puts_r+0x9a>
 80068e8:	f04f 35ff 	mov.w	r5, #4294967295
 80068ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80068ee:	07da      	lsls	r2, r3, #31
 80068f0:	d405      	bmi.n	80068fe <_puts_r+0x4e>
 80068f2:	89a3      	ldrh	r3, [r4, #12]
 80068f4:	059b      	lsls	r3, r3, #22
 80068f6:	d402      	bmi.n	80068fe <_puts_r+0x4e>
 80068f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80068fa:	f000 f989 	bl	8006c10 <__retarget_lock_release_recursive>
 80068fe:	4628      	mov	r0, r5
 8006900:	bd70      	pop	{r4, r5, r6, pc}
 8006902:	2b00      	cmp	r3, #0
 8006904:	da04      	bge.n	8006910 <_puts_r+0x60>
 8006906:	69a2      	ldr	r2, [r4, #24]
 8006908:	429a      	cmp	r2, r3
 800690a:	dc17      	bgt.n	800693c <_puts_r+0x8c>
 800690c:	290a      	cmp	r1, #10
 800690e:	d015      	beq.n	800693c <_puts_r+0x8c>
 8006910:	6823      	ldr	r3, [r4, #0]
 8006912:	1c5a      	adds	r2, r3, #1
 8006914:	6022      	str	r2, [r4, #0]
 8006916:	7019      	strb	r1, [r3, #0]
 8006918:	68a3      	ldr	r3, [r4, #8]
 800691a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800691e:	3b01      	subs	r3, #1
 8006920:	60a3      	str	r3, [r4, #8]
 8006922:	2900      	cmp	r1, #0
 8006924:	d1ed      	bne.n	8006902 <_puts_r+0x52>
 8006926:	2b00      	cmp	r3, #0
 8006928:	da11      	bge.n	800694e <_puts_r+0x9e>
 800692a:	4622      	mov	r2, r4
 800692c:	210a      	movs	r1, #10
 800692e:	4628      	mov	r0, r5
 8006930:	f000 f85f 	bl	80069f2 <__swbuf_r>
 8006934:	3001      	adds	r0, #1
 8006936:	d0d7      	beq.n	80068e8 <_puts_r+0x38>
 8006938:	250a      	movs	r5, #10
 800693a:	e7d7      	b.n	80068ec <_puts_r+0x3c>
 800693c:	4622      	mov	r2, r4
 800693e:	4628      	mov	r0, r5
 8006940:	f000 f857 	bl	80069f2 <__swbuf_r>
 8006944:	3001      	adds	r0, #1
 8006946:	d1e7      	bne.n	8006918 <_puts_r+0x68>
 8006948:	e7ce      	b.n	80068e8 <_puts_r+0x38>
 800694a:	3e01      	subs	r6, #1
 800694c:	e7e4      	b.n	8006918 <_puts_r+0x68>
 800694e:	6823      	ldr	r3, [r4, #0]
 8006950:	1c5a      	adds	r2, r3, #1
 8006952:	6022      	str	r2, [r4, #0]
 8006954:	220a      	movs	r2, #10
 8006956:	701a      	strb	r2, [r3, #0]
 8006958:	e7ee      	b.n	8006938 <_puts_r+0x88>
	...

0800695c <puts>:
 800695c:	4b02      	ldr	r3, [pc, #8]	@ (8006968 <puts+0xc>)
 800695e:	4601      	mov	r1, r0
 8006960:	6818      	ldr	r0, [r3, #0]
 8006962:	f7ff bfa5 	b.w	80068b0 <_puts_r>
 8006966:	bf00      	nop
 8006968:	20000418 	.word	0x20000418

0800696c <__sread>:
 800696c:	b510      	push	{r4, lr}
 800696e:	460c      	mov	r4, r1
 8006970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006974:	f000 f8fc 	bl	8006b70 <_read_r>
 8006978:	2800      	cmp	r0, #0
 800697a:	bfab      	itete	ge
 800697c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800697e:	89a3      	ldrhlt	r3, [r4, #12]
 8006980:	181b      	addge	r3, r3, r0
 8006982:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006986:	bfac      	ite	ge
 8006988:	6563      	strge	r3, [r4, #84]	@ 0x54
 800698a:	81a3      	strhlt	r3, [r4, #12]
 800698c:	bd10      	pop	{r4, pc}

0800698e <__swrite>:
 800698e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006992:	461f      	mov	r7, r3
 8006994:	898b      	ldrh	r3, [r1, #12]
 8006996:	05db      	lsls	r3, r3, #23
 8006998:	4605      	mov	r5, r0
 800699a:	460c      	mov	r4, r1
 800699c:	4616      	mov	r6, r2
 800699e:	d505      	bpl.n	80069ac <__swrite+0x1e>
 80069a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069a4:	2302      	movs	r3, #2
 80069a6:	2200      	movs	r2, #0
 80069a8:	f000 f8d0 	bl	8006b4c <_lseek_r>
 80069ac:	89a3      	ldrh	r3, [r4, #12]
 80069ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80069b6:	81a3      	strh	r3, [r4, #12]
 80069b8:	4632      	mov	r2, r6
 80069ba:	463b      	mov	r3, r7
 80069bc:	4628      	mov	r0, r5
 80069be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069c2:	f000 b8e7 	b.w	8006b94 <_write_r>

080069c6 <__sseek>:
 80069c6:	b510      	push	{r4, lr}
 80069c8:	460c      	mov	r4, r1
 80069ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069ce:	f000 f8bd 	bl	8006b4c <_lseek_r>
 80069d2:	1c43      	adds	r3, r0, #1
 80069d4:	89a3      	ldrh	r3, [r4, #12]
 80069d6:	bf15      	itete	ne
 80069d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80069da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80069de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80069e2:	81a3      	strheq	r3, [r4, #12]
 80069e4:	bf18      	it	ne
 80069e6:	81a3      	strhne	r3, [r4, #12]
 80069e8:	bd10      	pop	{r4, pc}

080069ea <__sclose>:
 80069ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069ee:	f000 b89d 	b.w	8006b2c <_close_r>

080069f2 <__swbuf_r>:
 80069f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069f4:	460e      	mov	r6, r1
 80069f6:	4614      	mov	r4, r2
 80069f8:	4605      	mov	r5, r0
 80069fa:	b118      	cbz	r0, 8006a04 <__swbuf_r+0x12>
 80069fc:	6a03      	ldr	r3, [r0, #32]
 80069fe:	b90b      	cbnz	r3, 8006a04 <__swbuf_r+0x12>
 8006a00:	f7ff ff0e 	bl	8006820 <__sinit>
 8006a04:	69a3      	ldr	r3, [r4, #24]
 8006a06:	60a3      	str	r3, [r4, #8]
 8006a08:	89a3      	ldrh	r3, [r4, #12]
 8006a0a:	071a      	lsls	r2, r3, #28
 8006a0c:	d501      	bpl.n	8006a12 <__swbuf_r+0x20>
 8006a0e:	6923      	ldr	r3, [r4, #16]
 8006a10:	b943      	cbnz	r3, 8006a24 <__swbuf_r+0x32>
 8006a12:	4621      	mov	r1, r4
 8006a14:	4628      	mov	r0, r5
 8006a16:	f000 f82b 	bl	8006a70 <__swsetup_r>
 8006a1a:	b118      	cbz	r0, 8006a24 <__swbuf_r+0x32>
 8006a1c:	f04f 37ff 	mov.w	r7, #4294967295
 8006a20:	4638      	mov	r0, r7
 8006a22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a24:	6823      	ldr	r3, [r4, #0]
 8006a26:	6922      	ldr	r2, [r4, #16]
 8006a28:	1a98      	subs	r0, r3, r2
 8006a2a:	6963      	ldr	r3, [r4, #20]
 8006a2c:	b2f6      	uxtb	r6, r6
 8006a2e:	4283      	cmp	r3, r0
 8006a30:	4637      	mov	r7, r6
 8006a32:	dc05      	bgt.n	8006a40 <__swbuf_r+0x4e>
 8006a34:	4621      	mov	r1, r4
 8006a36:	4628      	mov	r0, r5
 8006a38:	f000 fd36 	bl	80074a8 <_fflush_r>
 8006a3c:	2800      	cmp	r0, #0
 8006a3e:	d1ed      	bne.n	8006a1c <__swbuf_r+0x2a>
 8006a40:	68a3      	ldr	r3, [r4, #8]
 8006a42:	3b01      	subs	r3, #1
 8006a44:	60a3      	str	r3, [r4, #8]
 8006a46:	6823      	ldr	r3, [r4, #0]
 8006a48:	1c5a      	adds	r2, r3, #1
 8006a4a:	6022      	str	r2, [r4, #0]
 8006a4c:	701e      	strb	r6, [r3, #0]
 8006a4e:	6962      	ldr	r2, [r4, #20]
 8006a50:	1c43      	adds	r3, r0, #1
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d004      	beq.n	8006a60 <__swbuf_r+0x6e>
 8006a56:	89a3      	ldrh	r3, [r4, #12]
 8006a58:	07db      	lsls	r3, r3, #31
 8006a5a:	d5e1      	bpl.n	8006a20 <__swbuf_r+0x2e>
 8006a5c:	2e0a      	cmp	r6, #10
 8006a5e:	d1df      	bne.n	8006a20 <__swbuf_r+0x2e>
 8006a60:	4621      	mov	r1, r4
 8006a62:	4628      	mov	r0, r5
 8006a64:	f000 fd20 	bl	80074a8 <_fflush_r>
 8006a68:	2800      	cmp	r0, #0
 8006a6a:	d0d9      	beq.n	8006a20 <__swbuf_r+0x2e>
 8006a6c:	e7d6      	b.n	8006a1c <__swbuf_r+0x2a>
	...

08006a70 <__swsetup_r>:
 8006a70:	b538      	push	{r3, r4, r5, lr}
 8006a72:	4b29      	ldr	r3, [pc, #164]	@ (8006b18 <__swsetup_r+0xa8>)
 8006a74:	4605      	mov	r5, r0
 8006a76:	6818      	ldr	r0, [r3, #0]
 8006a78:	460c      	mov	r4, r1
 8006a7a:	b118      	cbz	r0, 8006a84 <__swsetup_r+0x14>
 8006a7c:	6a03      	ldr	r3, [r0, #32]
 8006a7e:	b90b      	cbnz	r3, 8006a84 <__swsetup_r+0x14>
 8006a80:	f7ff fece 	bl	8006820 <__sinit>
 8006a84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a88:	0719      	lsls	r1, r3, #28
 8006a8a:	d422      	bmi.n	8006ad2 <__swsetup_r+0x62>
 8006a8c:	06da      	lsls	r2, r3, #27
 8006a8e:	d407      	bmi.n	8006aa0 <__swsetup_r+0x30>
 8006a90:	2209      	movs	r2, #9
 8006a92:	602a      	str	r2, [r5, #0]
 8006a94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a98:	81a3      	strh	r3, [r4, #12]
 8006a9a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a9e:	e033      	b.n	8006b08 <__swsetup_r+0x98>
 8006aa0:	0758      	lsls	r0, r3, #29
 8006aa2:	d512      	bpl.n	8006aca <__swsetup_r+0x5a>
 8006aa4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006aa6:	b141      	cbz	r1, 8006aba <__swsetup_r+0x4a>
 8006aa8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006aac:	4299      	cmp	r1, r3
 8006aae:	d002      	beq.n	8006ab6 <__swsetup_r+0x46>
 8006ab0:	4628      	mov	r0, r5
 8006ab2:	f000 f8af 	bl	8006c14 <_free_r>
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	6363      	str	r3, [r4, #52]	@ 0x34
 8006aba:	89a3      	ldrh	r3, [r4, #12]
 8006abc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006ac0:	81a3      	strh	r3, [r4, #12]
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	6063      	str	r3, [r4, #4]
 8006ac6:	6923      	ldr	r3, [r4, #16]
 8006ac8:	6023      	str	r3, [r4, #0]
 8006aca:	89a3      	ldrh	r3, [r4, #12]
 8006acc:	f043 0308 	orr.w	r3, r3, #8
 8006ad0:	81a3      	strh	r3, [r4, #12]
 8006ad2:	6923      	ldr	r3, [r4, #16]
 8006ad4:	b94b      	cbnz	r3, 8006aea <__swsetup_r+0x7a>
 8006ad6:	89a3      	ldrh	r3, [r4, #12]
 8006ad8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006adc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ae0:	d003      	beq.n	8006aea <__swsetup_r+0x7a>
 8006ae2:	4621      	mov	r1, r4
 8006ae4:	4628      	mov	r0, r5
 8006ae6:	f000 fd2d 	bl	8007544 <__smakebuf_r>
 8006aea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006aee:	f013 0201 	ands.w	r2, r3, #1
 8006af2:	d00a      	beq.n	8006b0a <__swsetup_r+0x9a>
 8006af4:	2200      	movs	r2, #0
 8006af6:	60a2      	str	r2, [r4, #8]
 8006af8:	6962      	ldr	r2, [r4, #20]
 8006afa:	4252      	negs	r2, r2
 8006afc:	61a2      	str	r2, [r4, #24]
 8006afe:	6922      	ldr	r2, [r4, #16]
 8006b00:	b942      	cbnz	r2, 8006b14 <__swsetup_r+0xa4>
 8006b02:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006b06:	d1c5      	bne.n	8006a94 <__swsetup_r+0x24>
 8006b08:	bd38      	pop	{r3, r4, r5, pc}
 8006b0a:	0799      	lsls	r1, r3, #30
 8006b0c:	bf58      	it	pl
 8006b0e:	6962      	ldrpl	r2, [r4, #20]
 8006b10:	60a2      	str	r2, [r4, #8]
 8006b12:	e7f4      	b.n	8006afe <__swsetup_r+0x8e>
 8006b14:	2000      	movs	r0, #0
 8006b16:	e7f7      	b.n	8006b08 <__swsetup_r+0x98>
 8006b18:	20000418 	.word	0x20000418

08006b1c <memset>:
 8006b1c:	4402      	add	r2, r0
 8006b1e:	4603      	mov	r3, r0
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d100      	bne.n	8006b26 <memset+0xa>
 8006b24:	4770      	bx	lr
 8006b26:	f803 1b01 	strb.w	r1, [r3], #1
 8006b2a:	e7f9      	b.n	8006b20 <memset+0x4>

08006b2c <_close_r>:
 8006b2c:	b538      	push	{r3, r4, r5, lr}
 8006b2e:	4d06      	ldr	r5, [pc, #24]	@ (8006b48 <_close_r+0x1c>)
 8006b30:	2300      	movs	r3, #0
 8006b32:	4604      	mov	r4, r0
 8006b34:	4608      	mov	r0, r1
 8006b36:	602b      	str	r3, [r5, #0]
 8006b38:	f7fd fe4f 	bl	80047da <_close>
 8006b3c:	1c43      	adds	r3, r0, #1
 8006b3e:	d102      	bne.n	8006b46 <_close_r+0x1a>
 8006b40:	682b      	ldr	r3, [r5, #0]
 8006b42:	b103      	cbz	r3, 8006b46 <_close_r+0x1a>
 8006b44:	6023      	str	r3, [r4, #0]
 8006b46:	bd38      	pop	{r3, r4, r5, pc}
 8006b48:	20001288 	.word	0x20001288

08006b4c <_lseek_r>:
 8006b4c:	b538      	push	{r3, r4, r5, lr}
 8006b4e:	4d07      	ldr	r5, [pc, #28]	@ (8006b6c <_lseek_r+0x20>)
 8006b50:	4604      	mov	r4, r0
 8006b52:	4608      	mov	r0, r1
 8006b54:	4611      	mov	r1, r2
 8006b56:	2200      	movs	r2, #0
 8006b58:	602a      	str	r2, [r5, #0]
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	f7fd fe64 	bl	8004828 <_lseek>
 8006b60:	1c43      	adds	r3, r0, #1
 8006b62:	d102      	bne.n	8006b6a <_lseek_r+0x1e>
 8006b64:	682b      	ldr	r3, [r5, #0]
 8006b66:	b103      	cbz	r3, 8006b6a <_lseek_r+0x1e>
 8006b68:	6023      	str	r3, [r4, #0]
 8006b6a:	bd38      	pop	{r3, r4, r5, pc}
 8006b6c:	20001288 	.word	0x20001288

08006b70 <_read_r>:
 8006b70:	b538      	push	{r3, r4, r5, lr}
 8006b72:	4d07      	ldr	r5, [pc, #28]	@ (8006b90 <_read_r+0x20>)
 8006b74:	4604      	mov	r4, r0
 8006b76:	4608      	mov	r0, r1
 8006b78:	4611      	mov	r1, r2
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	602a      	str	r2, [r5, #0]
 8006b7e:	461a      	mov	r2, r3
 8006b80:	f7fd fe0e 	bl	80047a0 <_read>
 8006b84:	1c43      	adds	r3, r0, #1
 8006b86:	d102      	bne.n	8006b8e <_read_r+0x1e>
 8006b88:	682b      	ldr	r3, [r5, #0]
 8006b8a:	b103      	cbz	r3, 8006b8e <_read_r+0x1e>
 8006b8c:	6023      	str	r3, [r4, #0]
 8006b8e:	bd38      	pop	{r3, r4, r5, pc}
 8006b90:	20001288 	.word	0x20001288

08006b94 <_write_r>:
 8006b94:	b538      	push	{r3, r4, r5, lr}
 8006b96:	4d07      	ldr	r5, [pc, #28]	@ (8006bb4 <_write_r+0x20>)
 8006b98:	4604      	mov	r4, r0
 8006b9a:	4608      	mov	r0, r1
 8006b9c:	4611      	mov	r1, r2
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	602a      	str	r2, [r5, #0]
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	f7fd fc34 	bl	8004410 <_write>
 8006ba8:	1c43      	adds	r3, r0, #1
 8006baa:	d102      	bne.n	8006bb2 <_write_r+0x1e>
 8006bac:	682b      	ldr	r3, [r5, #0]
 8006bae:	b103      	cbz	r3, 8006bb2 <_write_r+0x1e>
 8006bb0:	6023      	str	r3, [r4, #0]
 8006bb2:	bd38      	pop	{r3, r4, r5, pc}
 8006bb4:	20001288 	.word	0x20001288

08006bb8 <__errno>:
 8006bb8:	4b01      	ldr	r3, [pc, #4]	@ (8006bc0 <__errno+0x8>)
 8006bba:	6818      	ldr	r0, [r3, #0]
 8006bbc:	4770      	bx	lr
 8006bbe:	bf00      	nop
 8006bc0:	20000418 	.word	0x20000418

08006bc4 <__libc_init_array>:
 8006bc4:	b570      	push	{r4, r5, r6, lr}
 8006bc6:	4d0d      	ldr	r5, [pc, #52]	@ (8006bfc <__libc_init_array+0x38>)
 8006bc8:	4c0d      	ldr	r4, [pc, #52]	@ (8006c00 <__libc_init_array+0x3c>)
 8006bca:	1b64      	subs	r4, r4, r5
 8006bcc:	10a4      	asrs	r4, r4, #2
 8006bce:	2600      	movs	r6, #0
 8006bd0:	42a6      	cmp	r6, r4
 8006bd2:	d109      	bne.n	8006be8 <__libc_init_array+0x24>
 8006bd4:	4d0b      	ldr	r5, [pc, #44]	@ (8006c04 <__libc_init_array+0x40>)
 8006bd6:	4c0c      	ldr	r4, [pc, #48]	@ (8006c08 <__libc_init_array+0x44>)
 8006bd8:	f001 f91c 	bl	8007e14 <_init>
 8006bdc:	1b64      	subs	r4, r4, r5
 8006bde:	10a4      	asrs	r4, r4, #2
 8006be0:	2600      	movs	r6, #0
 8006be2:	42a6      	cmp	r6, r4
 8006be4:	d105      	bne.n	8006bf2 <__libc_init_array+0x2e>
 8006be6:	bd70      	pop	{r4, r5, r6, pc}
 8006be8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bec:	4798      	blx	r3
 8006bee:	3601      	adds	r6, #1
 8006bf0:	e7ee      	b.n	8006bd0 <__libc_init_array+0xc>
 8006bf2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bf6:	4798      	blx	r3
 8006bf8:	3601      	adds	r6, #1
 8006bfa:	e7f2      	b.n	8006be2 <__libc_init_array+0x1e>
 8006bfc:	08008074 	.word	0x08008074
 8006c00:	08008074 	.word	0x08008074
 8006c04:	08008074 	.word	0x08008074
 8006c08:	08008078 	.word	0x08008078

08006c0c <__retarget_lock_init_recursive>:
 8006c0c:	4770      	bx	lr

08006c0e <__retarget_lock_acquire_recursive>:
 8006c0e:	4770      	bx	lr

08006c10 <__retarget_lock_release_recursive>:
 8006c10:	4770      	bx	lr
	...

08006c14 <_free_r>:
 8006c14:	b538      	push	{r3, r4, r5, lr}
 8006c16:	4605      	mov	r5, r0
 8006c18:	2900      	cmp	r1, #0
 8006c1a:	d041      	beq.n	8006ca0 <_free_r+0x8c>
 8006c1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c20:	1f0c      	subs	r4, r1, #4
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	bfb8      	it	lt
 8006c26:	18e4      	addlt	r4, r4, r3
 8006c28:	f000 f8e0 	bl	8006dec <__malloc_lock>
 8006c2c:	4a1d      	ldr	r2, [pc, #116]	@ (8006ca4 <_free_r+0x90>)
 8006c2e:	6813      	ldr	r3, [r2, #0]
 8006c30:	b933      	cbnz	r3, 8006c40 <_free_r+0x2c>
 8006c32:	6063      	str	r3, [r4, #4]
 8006c34:	6014      	str	r4, [r2, #0]
 8006c36:	4628      	mov	r0, r5
 8006c38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c3c:	f000 b8dc 	b.w	8006df8 <__malloc_unlock>
 8006c40:	42a3      	cmp	r3, r4
 8006c42:	d908      	bls.n	8006c56 <_free_r+0x42>
 8006c44:	6820      	ldr	r0, [r4, #0]
 8006c46:	1821      	adds	r1, r4, r0
 8006c48:	428b      	cmp	r3, r1
 8006c4a:	bf01      	itttt	eq
 8006c4c:	6819      	ldreq	r1, [r3, #0]
 8006c4e:	685b      	ldreq	r3, [r3, #4]
 8006c50:	1809      	addeq	r1, r1, r0
 8006c52:	6021      	streq	r1, [r4, #0]
 8006c54:	e7ed      	b.n	8006c32 <_free_r+0x1e>
 8006c56:	461a      	mov	r2, r3
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	b10b      	cbz	r3, 8006c60 <_free_r+0x4c>
 8006c5c:	42a3      	cmp	r3, r4
 8006c5e:	d9fa      	bls.n	8006c56 <_free_r+0x42>
 8006c60:	6811      	ldr	r1, [r2, #0]
 8006c62:	1850      	adds	r0, r2, r1
 8006c64:	42a0      	cmp	r0, r4
 8006c66:	d10b      	bne.n	8006c80 <_free_r+0x6c>
 8006c68:	6820      	ldr	r0, [r4, #0]
 8006c6a:	4401      	add	r1, r0
 8006c6c:	1850      	adds	r0, r2, r1
 8006c6e:	4283      	cmp	r3, r0
 8006c70:	6011      	str	r1, [r2, #0]
 8006c72:	d1e0      	bne.n	8006c36 <_free_r+0x22>
 8006c74:	6818      	ldr	r0, [r3, #0]
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	6053      	str	r3, [r2, #4]
 8006c7a:	4408      	add	r0, r1
 8006c7c:	6010      	str	r0, [r2, #0]
 8006c7e:	e7da      	b.n	8006c36 <_free_r+0x22>
 8006c80:	d902      	bls.n	8006c88 <_free_r+0x74>
 8006c82:	230c      	movs	r3, #12
 8006c84:	602b      	str	r3, [r5, #0]
 8006c86:	e7d6      	b.n	8006c36 <_free_r+0x22>
 8006c88:	6820      	ldr	r0, [r4, #0]
 8006c8a:	1821      	adds	r1, r4, r0
 8006c8c:	428b      	cmp	r3, r1
 8006c8e:	bf04      	itt	eq
 8006c90:	6819      	ldreq	r1, [r3, #0]
 8006c92:	685b      	ldreq	r3, [r3, #4]
 8006c94:	6063      	str	r3, [r4, #4]
 8006c96:	bf04      	itt	eq
 8006c98:	1809      	addeq	r1, r1, r0
 8006c9a:	6021      	streq	r1, [r4, #0]
 8006c9c:	6054      	str	r4, [r2, #4]
 8006c9e:	e7ca      	b.n	8006c36 <_free_r+0x22>
 8006ca0:	bd38      	pop	{r3, r4, r5, pc}
 8006ca2:	bf00      	nop
 8006ca4:	20001294 	.word	0x20001294

08006ca8 <sbrk_aligned>:
 8006ca8:	b570      	push	{r4, r5, r6, lr}
 8006caa:	4e0f      	ldr	r6, [pc, #60]	@ (8006ce8 <sbrk_aligned+0x40>)
 8006cac:	460c      	mov	r4, r1
 8006cae:	6831      	ldr	r1, [r6, #0]
 8006cb0:	4605      	mov	r5, r0
 8006cb2:	b911      	cbnz	r1, 8006cba <sbrk_aligned+0x12>
 8006cb4:	f000 fca4 	bl	8007600 <_sbrk_r>
 8006cb8:	6030      	str	r0, [r6, #0]
 8006cba:	4621      	mov	r1, r4
 8006cbc:	4628      	mov	r0, r5
 8006cbe:	f000 fc9f 	bl	8007600 <_sbrk_r>
 8006cc2:	1c43      	adds	r3, r0, #1
 8006cc4:	d103      	bne.n	8006cce <sbrk_aligned+0x26>
 8006cc6:	f04f 34ff 	mov.w	r4, #4294967295
 8006cca:	4620      	mov	r0, r4
 8006ccc:	bd70      	pop	{r4, r5, r6, pc}
 8006cce:	1cc4      	adds	r4, r0, #3
 8006cd0:	f024 0403 	bic.w	r4, r4, #3
 8006cd4:	42a0      	cmp	r0, r4
 8006cd6:	d0f8      	beq.n	8006cca <sbrk_aligned+0x22>
 8006cd8:	1a21      	subs	r1, r4, r0
 8006cda:	4628      	mov	r0, r5
 8006cdc:	f000 fc90 	bl	8007600 <_sbrk_r>
 8006ce0:	3001      	adds	r0, #1
 8006ce2:	d1f2      	bne.n	8006cca <sbrk_aligned+0x22>
 8006ce4:	e7ef      	b.n	8006cc6 <sbrk_aligned+0x1e>
 8006ce6:	bf00      	nop
 8006ce8:	20001290 	.word	0x20001290

08006cec <_malloc_r>:
 8006cec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cf0:	1ccd      	adds	r5, r1, #3
 8006cf2:	f025 0503 	bic.w	r5, r5, #3
 8006cf6:	3508      	adds	r5, #8
 8006cf8:	2d0c      	cmp	r5, #12
 8006cfa:	bf38      	it	cc
 8006cfc:	250c      	movcc	r5, #12
 8006cfe:	2d00      	cmp	r5, #0
 8006d00:	4606      	mov	r6, r0
 8006d02:	db01      	blt.n	8006d08 <_malloc_r+0x1c>
 8006d04:	42a9      	cmp	r1, r5
 8006d06:	d904      	bls.n	8006d12 <_malloc_r+0x26>
 8006d08:	230c      	movs	r3, #12
 8006d0a:	6033      	str	r3, [r6, #0]
 8006d0c:	2000      	movs	r0, #0
 8006d0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006de8 <_malloc_r+0xfc>
 8006d16:	f000 f869 	bl	8006dec <__malloc_lock>
 8006d1a:	f8d8 3000 	ldr.w	r3, [r8]
 8006d1e:	461c      	mov	r4, r3
 8006d20:	bb44      	cbnz	r4, 8006d74 <_malloc_r+0x88>
 8006d22:	4629      	mov	r1, r5
 8006d24:	4630      	mov	r0, r6
 8006d26:	f7ff ffbf 	bl	8006ca8 <sbrk_aligned>
 8006d2a:	1c43      	adds	r3, r0, #1
 8006d2c:	4604      	mov	r4, r0
 8006d2e:	d158      	bne.n	8006de2 <_malloc_r+0xf6>
 8006d30:	f8d8 4000 	ldr.w	r4, [r8]
 8006d34:	4627      	mov	r7, r4
 8006d36:	2f00      	cmp	r7, #0
 8006d38:	d143      	bne.n	8006dc2 <_malloc_r+0xd6>
 8006d3a:	2c00      	cmp	r4, #0
 8006d3c:	d04b      	beq.n	8006dd6 <_malloc_r+0xea>
 8006d3e:	6823      	ldr	r3, [r4, #0]
 8006d40:	4639      	mov	r1, r7
 8006d42:	4630      	mov	r0, r6
 8006d44:	eb04 0903 	add.w	r9, r4, r3
 8006d48:	f000 fc5a 	bl	8007600 <_sbrk_r>
 8006d4c:	4581      	cmp	r9, r0
 8006d4e:	d142      	bne.n	8006dd6 <_malloc_r+0xea>
 8006d50:	6821      	ldr	r1, [r4, #0]
 8006d52:	1a6d      	subs	r5, r5, r1
 8006d54:	4629      	mov	r1, r5
 8006d56:	4630      	mov	r0, r6
 8006d58:	f7ff ffa6 	bl	8006ca8 <sbrk_aligned>
 8006d5c:	3001      	adds	r0, #1
 8006d5e:	d03a      	beq.n	8006dd6 <_malloc_r+0xea>
 8006d60:	6823      	ldr	r3, [r4, #0]
 8006d62:	442b      	add	r3, r5
 8006d64:	6023      	str	r3, [r4, #0]
 8006d66:	f8d8 3000 	ldr.w	r3, [r8]
 8006d6a:	685a      	ldr	r2, [r3, #4]
 8006d6c:	bb62      	cbnz	r2, 8006dc8 <_malloc_r+0xdc>
 8006d6e:	f8c8 7000 	str.w	r7, [r8]
 8006d72:	e00f      	b.n	8006d94 <_malloc_r+0xa8>
 8006d74:	6822      	ldr	r2, [r4, #0]
 8006d76:	1b52      	subs	r2, r2, r5
 8006d78:	d420      	bmi.n	8006dbc <_malloc_r+0xd0>
 8006d7a:	2a0b      	cmp	r2, #11
 8006d7c:	d917      	bls.n	8006dae <_malloc_r+0xc2>
 8006d7e:	1961      	adds	r1, r4, r5
 8006d80:	42a3      	cmp	r3, r4
 8006d82:	6025      	str	r5, [r4, #0]
 8006d84:	bf18      	it	ne
 8006d86:	6059      	strne	r1, [r3, #4]
 8006d88:	6863      	ldr	r3, [r4, #4]
 8006d8a:	bf08      	it	eq
 8006d8c:	f8c8 1000 	streq.w	r1, [r8]
 8006d90:	5162      	str	r2, [r4, r5]
 8006d92:	604b      	str	r3, [r1, #4]
 8006d94:	4630      	mov	r0, r6
 8006d96:	f000 f82f 	bl	8006df8 <__malloc_unlock>
 8006d9a:	f104 000b 	add.w	r0, r4, #11
 8006d9e:	1d23      	adds	r3, r4, #4
 8006da0:	f020 0007 	bic.w	r0, r0, #7
 8006da4:	1ac2      	subs	r2, r0, r3
 8006da6:	bf1c      	itt	ne
 8006da8:	1a1b      	subne	r3, r3, r0
 8006daa:	50a3      	strne	r3, [r4, r2]
 8006dac:	e7af      	b.n	8006d0e <_malloc_r+0x22>
 8006dae:	6862      	ldr	r2, [r4, #4]
 8006db0:	42a3      	cmp	r3, r4
 8006db2:	bf0c      	ite	eq
 8006db4:	f8c8 2000 	streq.w	r2, [r8]
 8006db8:	605a      	strne	r2, [r3, #4]
 8006dba:	e7eb      	b.n	8006d94 <_malloc_r+0xa8>
 8006dbc:	4623      	mov	r3, r4
 8006dbe:	6864      	ldr	r4, [r4, #4]
 8006dc0:	e7ae      	b.n	8006d20 <_malloc_r+0x34>
 8006dc2:	463c      	mov	r4, r7
 8006dc4:	687f      	ldr	r7, [r7, #4]
 8006dc6:	e7b6      	b.n	8006d36 <_malloc_r+0x4a>
 8006dc8:	461a      	mov	r2, r3
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	42a3      	cmp	r3, r4
 8006dce:	d1fb      	bne.n	8006dc8 <_malloc_r+0xdc>
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	6053      	str	r3, [r2, #4]
 8006dd4:	e7de      	b.n	8006d94 <_malloc_r+0xa8>
 8006dd6:	230c      	movs	r3, #12
 8006dd8:	6033      	str	r3, [r6, #0]
 8006dda:	4630      	mov	r0, r6
 8006ddc:	f000 f80c 	bl	8006df8 <__malloc_unlock>
 8006de0:	e794      	b.n	8006d0c <_malloc_r+0x20>
 8006de2:	6005      	str	r5, [r0, #0]
 8006de4:	e7d6      	b.n	8006d94 <_malloc_r+0xa8>
 8006de6:	bf00      	nop
 8006de8:	20001294 	.word	0x20001294

08006dec <__malloc_lock>:
 8006dec:	4801      	ldr	r0, [pc, #4]	@ (8006df4 <__malloc_lock+0x8>)
 8006dee:	f7ff bf0e 	b.w	8006c0e <__retarget_lock_acquire_recursive>
 8006df2:	bf00      	nop
 8006df4:	2000128c 	.word	0x2000128c

08006df8 <__malloc_unlock>:
 8006df8:	4801      	ldr	r0, [pc, #4]	@ (8006e00 <__malloc_unlock+0x8>)
 8006dfa:	f7ff bf09 	b.w	8006c10 <__retarget_lock_release_recursive>
 8006dfe:	bf00      	nop
 8006e00:	2000128c 	.word	0x2000128c

08006e04 <__sfputc_r>:
 8006e04:	6893      	ldr	r3, [r2, #8]
 8006e06:	3b01      	subs	r3, #1
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	b410      	push	{r4}
 8006e0c:	6093      	str	r3, [r2, #8]
 8006e0e:	da08      	bge.n	8006e22 <__sfputc_r+0x1e>
 8006e10:	6994      	ldr	r4, [r2, #24]
 8006e12:	42a3      	cmp	r3, r4
 8006e14:	db01      	blt.n	8006e1a <__sfputc_r+0x16>
 8006e16:	290a      	cmp	r1, #10
 8006e18:	d103      	bne.n	8006e22 <__sfputc_r+0x1e>
 8006e1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e1e:	f7ff bde8 	b.w	80069f2 <__swbuf_r>
 8006e22:	6813      	ldr	r3, [r2, #0]
 8006e24:	1c58      	adds	r0, r3, #1
 8006e26:	6010      	str	r0, [r2, #0]
 8006e28:	7019      	strb	r1, [r3, #0]
 8006e2a:	4608      	mov	r0, r1
 8006e2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e30:	4770      	bx	lr

08006e32 <__sfputs_r>:
 8006e32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e34:	4606      	mov	r6, r0
 8006e36:	460f      	mov	r7, r1
 8006e38:	4614      	mov	r4, r2
 8006e3a:	18d5      	adds	r5, r2, r3
 8006e3c:	42ac      	cmp	r4, r5
 8006e3e:	d101      	bne.n	8006e44 <__sfputs_r+0x12>
 8006e40:	2000      	movs	r0, #0
 8006e42:	e007      	b.n	8006e54 <__sfputs_r+0x22>
 8006e44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e48:	463a      	mov	r2, r7
 8006e4a:	4630      	mov	r0, r6
 8006e4c:	f7ff ffda 	bl	8006e04 <__sfputc_r>
 8006e50:	1c43      	adds	r3, r0, #1
 8006e52:	d1f3      	bne.n	8006e3c <__sfputs_r+0xa>
 8006e54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006e58 <_vfiprintf_r>:
 8006e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e5c:	460d      	mov	r5, r1
 8006e5e:	b09d      	sub	sp, #116	@ 0x74
 8006e60:	4614      	mov	r4, r2
 8006e62:	4698      	mov	r8, r3
 8006e64:	4606      	mov	r6, r0
 8006e66:	b118      	cbz	r0, 8006e70 <_vfiprintf_r+0x18>
 8006e68:	6a03      	ldr	r3, [r0, #32]
 8006e6a:	b90b      	cbnz	r3, 8006e70 <_vfiprintf_r+0x18>
 8006e6c:	f7ff fcd8 	bl	8006820 <__sinit>
 8006e70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e72:	07d9      	lsls	r1, r3, #31
 8006e74:	d405      	bmi.n	8006e82 <_vfiprintf_r+0x2a>
 8006e76:	89ab      	ldrh	r3, [r5, #12]
 8006e78:	059a      	lsls	r2, r3, #22
 8006e7a:	d402      	bmi.n	8006e82 <_vfiprintf_r+0x2a>
 8006e7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e7e:	f7ff fec6 	bl	8006c0e <__retarget_lock_acquire_recursive>
 8006e82:	89ab      	ldrh	r3, [r5, #12]
 8006e84:	071b      	lsls	r3, r3, #28
 8006e86:	d501      	bpl.n	8006e8c <_vfiprintf_r+0x34>
 8006e88:	692b      	ldr	r3, [r5, #16]
 8006e8a:	b99b      	cbnz	r3, 8006eb4 <_vfiprintf_r+0x5c>
 8006e8c:	4629      	mov	r1, r5
 8006e8e:	4630      	mov	r0, r6
 8006e90:	f7ff fdee 	bl	8006a70 <__swsetup_r>
 8006e94:	b170      	cbz	r0, 8006eb4 <_vfiprintf_r+0x5c>
 8006e96:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e98:	07dc      	lsls	r4, r3, #31
 8006e9a:	d504      	bpl.n	8006ea6 <_vfiprintf_r+0x4e>
 8006e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea0:	b01d      	add	sp, #116	@ 0x74
 8006ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ea6:	89ab      	ldrh	r3, [r5, #12]
 8006ea8:	0598      	lsls	r0, r3, #22
 8006eaa:	d4f7      	bmi.n	8006e9c <_vfiprintf_r+0x44>
 8006eac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006eae:	f7ff feaf 	bl	8006c10 <__retarget_lock_release_recursive>
 8006eb2:	e7f3      	b.n	8006e9c <_vfiprintf_r+0x44>
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006eb8:	2320      	movs	r3, #32
 8006eba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006ebe:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ec2:	2330      	movs	r3, #48	@ 0x30
 8006ec4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007074 <_vfiprintf_r+0x21c>
 8006ec8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006ecc:	f04f 0901 	mov.w	r9, #1
 8006ed0:	4623      	mov	r3, r4
 8006ed2:	469a      	mov	sl, r3
 8006ed4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ed8:	b10a      	cbz	r2, 8006ede <_vfiprintf_r+0x86>
 8006eda:	2a25      	cmp	r2, #37	@ 0x25
 8006edc:	d1f9      	bne.n	8006ed2 <_vfiprintf_r+0x7a>
 8006ede:	ebba 0b04 	subs.w	fp, sl, r4
 8006ee2:	d00b      	beq.n	8006efc <_vfiprintf_r+0xa4>
 8006ee4:	465b      	mov	r3, fp
 8006ee6:	4622      	mov	r2, r4
 8006ee8:	4629      	mov	r1, r5
 8006eea:	4630      	mov	r0, r6
 8006eec:	f7ff ffa1 	bl	8006e32 <__sfputs_r>
 8006ef0:	3001      	adds	r0, #1
 8006ef2:	f000 80a7 	beq.w	8007044 <_vfiprintf_r+0x1ec>
 8006ef6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ef8:	445a      	add	r2, fp
 8006efa:	9209      	str	r2, [sp, #36]	@ 0x24
 8006efc:	f89a 3000 	ldrb.w	r3, [sl]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	f000 809f 	beq.w	8007044 <_vfiprintf_r+0x1ec>
 8006f06:	2300      	movs	r3, #0
 8006f08:	f04f 32ff 	mov.w	r2, #4294967295
 8006f0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f10:	f10a 0a01 	add.w	sl, sl, #1
 8006f14:	9304      	str	r3, [sp, #16]
 8006f16:	9307      	str	r3, [sp, #28]
 8006f18:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006f1c:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f1e:	4654      	mov	r4, sl
 8006f20:	2205      	movs	r2, #5
 8006f22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f26:	4853      	ldr	r0, [pc, #332]	@ (8007074 <_vfiprintf_r+0x21c>)
 8006f28:	f7f9 f952 	bl	80001d0 <memchr>
 8006f2c:	9a04      	ldr	r2, [sp, #16]
 8006f2e:	b9d8      	cbnz	r0, 8006f68 <_vfiprintf_r+0x110>
 8006f30:	06d1      	lsls	r1, r2, #27
 8006f32:	bf44      	itt	mi
 8006f34:	2320      	movmi	r3, #32
 8006f36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f3a:	0713      	lsls	r3, r2, #28
 8006f3c:	bf44      	itt	mi
 8006f3e:	232b      	movmi	r3, #43	@ 0x2b
 8006f40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f44:	f89a 3000 	ldrb.w	r3, [sl]
 8006f48:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f4a:	d015      	beq.n	8006f78 <_vfiprintf_r+0x120>
 8006f4c:	9a07      	ldr	r2, [sp, #28]
 8006f4e:	4654      	mov	r4, sl
 8006f50:	2000      	movs	r0, #0
 8006f52:	f04f 0c0a 	mov.w	ip, #10
 8006f56:	4621      	mov	r1, r4
 8006f58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f5c:	3b30      	subs	r3, #48	@ 0x30
 8006f5e:	2b09      	cmp	r3, #9
 8006f60:	d94b      	bls.n	8006ffa <_vfiprintf_r+0x1a2>
 8006f62:	b1b0      	cbz	r0, 8006f92 <_vfiprintf_r+0x13a>
 8006f64:	9207      	str	r2, [sp, #28]
 8006f66:	e014      	b.n	8006f92 <_vfiprintf_r+0x13a>
 8006f68:	eba0 0308 	sub.w	r3, r0, r8
 8006f6c:	fa09 f303 	lsl.w	r3, r9, r3
 8006f70:	4313      	orrs	r3, r2
 8006f72:	9304      	str	r3, [sp, #16]
 8006f74:	46a2      	mov	sl, r4
 8006f76:	e7d2      	b.n	8006f1e <_vfiprintf_r+0xc6>
 8006f78:	9b03      	ldr	r3, [sp, #12]
 8006f7a:	1d19      	adds	r1, r3, #4
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	9103      	str	r1, [sp, #12]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	bfbb      	ittet	lt
 8006f84:	425b      	neglt	r3, r3
 8006f86:	f042 0202 	orrlt.w	r2, r2, #2
 8006f8a:	9307      	strge	r3, [sp, #28]
 8006f8c:	9307      	strlt	r3, [sp, #28]
 8006f8e:	bfb8      	it	lt
 8006f90:	9204      	strlt	r2, [sp, #16]
 8006f92:	7823      	ldrb	r3, [r4, #0]
 8006f94:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f96:	d10a      	bne.n	8006fae <_vfiprintf_r+0x156>
 8006f98:	7863      	ldrb	r3, [r4, #1]
 8006f9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f9c:	d132      	bne.n	8007004 <_vfiprintf_r+0x1ac>
 8006f9e:	9b03      	ldr	r3, [sp, #12]
 8006fa0:	1d1a      	adds	r2, r3, #4
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	9203      	str	r2, [sp, #12]
 8006fa6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006faa:	3402      	adds	r4, #2
 8006fac:	9305      	str	r3, [sp, #20]
 8006fae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007084 <_vfiprintf_r+0x22c>
 8006fb2:	7821      	ldrb	r1, [r4, #0]
 8006fb4:	2203      	movs	r2, #3
 8006fb6:	4650      	mov	r0, sl
 8006fb8:	f7f9 f90a 	bl	80001d0 <memchr>
 8006fbc:	b138      	cbz	r0, 8006fce <_vfiprintf_r+0x176>
 8006fbe:	9b04      	ldr	r3, [sp, #16]
 8006fc0:	eba0 000a 	sub.w	r0, r0, sl
 8006fc4:	2240      	movs	r2, #64	@ 0x40
 8006fc6:	4082      	lsls	r2, r0
 8006fc8:	4313      	orrs	r3, r2
 8006fca:	3401      	adds	r4, #1
 8006fcc:	9304      	str	r3, [sp, #16]
 8006fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fd2:	4829      	ldr	r0, [pc, #164]	@ (8007078 <_vfiprintf_r+0x220>)
 8006fd4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006fd8:	2206      	movs	r2, #6
 8006fda:	f7f9 f8f9 	bl	80001d0 <memchr>
 8006fde:	2800      	cmp	r0, #0
 8006fe0:	d03f      	beq.n	8007062 <_vfiprintf_r+0x20a>
 8006fe2:	4b26      	ldr	r3, [pc, #152]	@ (800707c <_vfiprintf_r+0x224>)
 8006fe4:	bb1b      	cbnz	r3, 800702e <_vfiprintf_r+0x1d6>
 8006fe6:	9b03      	ldr	r3, [sp, #12]
 8006fe8:	3307      	adds	r3, #7
 8006fea:	f023 0307 	bic.w	r3, r3, #7
 8006fee:	3308      	adds	r3, #8
 8006ff0:	9303      	str	r3, [sp, #12]
 8006ff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ff4:	443b      	add	r3, r7
 8006ff6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ff8:	e76a      	b.n	8006ed0 <_vfiprintf_r+0x78>
 8006ffa:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ffe:	460c      	mov	r4, r1
 8007000:	2001      	movs	r0, #1
 8007002:	e7a8      	b.n	8006f56 <_vfiprintf_r+0xfe>
 8007004:	2300      	movs	r3, #0
 8007006:	3401      	adds	r4, #1
 8007008:	9305      	str	r3, [sp, #20]
 800700a:	4619      	mov	r1, r3
 800700c:	f04f 0c0a 	mov.w	ip, #10
 8007010:	4620      	mov	r0, r4
 8007012:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007016:	3a30      	subs	r2, #48	@ 0x30
 8007018:	2a09      	cmp	r2, #9
 800701a:	d903      	bls.n	8007024 <_vfiprintf_r+0x1cc>
 800701c:	2b00      	cmp	r3, #0
 800701e:	d0c6      	beq.n	8006fae <_vfiprintf_r+0x156>
 8007020:	9105      	str	r1, [sp, #20]
 8007022:	e7c4      	b.n	8006fae <_vfiprintf_r+0x156>
 8007024:	fb0c 2101 	mla	r1, ip, r1, r2
 8007028:	4604      	mov	r4, r0
 800702a:	2301      	movs	r3, #1
 800702c:	e7f0      	b.n	8007010 <_vfiprintf_r+0x1b8>
 800702e:	ab03      	add	r3, sp, #12
 8007030:	9300      	str	r3, [sp, #0]
 8007032:	462a      	mov	r2, r5
 8007034:	4b12      	ldr	r3, [pc, #72]	@ (8007080 <_vfiprintf_r+0x228>)
 8007036:	a904      	add	r1, sp, #16
 8007038:	4630      	mov	r0, r6
 800703a:	f3af 8000 	nop.w
 800703e:	4607      	mov	r7, r0
 8007040:	1c78      	adds	r0, r7, #1
 8007042:	d1d6      	bne.n	8006ff2 <_vfiprintf_r+0x19a>
 8007044:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007046:	07d9      	lsls	r1, r3, #31
 8007048:	d405      	bmi.n	8007056 <_vfiprintf_r+0x1fe>
 800704a:	89ab      	ldrh	r3, [r5, #12]
 800704c:	059a      	lsls	r2, r3, #22
 800704e:	d402      	bmi.n	8007056 <_vfiprintf_r+0x1fe>
 8007050:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007052:	f7ff fddd 	bl	8006c10 <__retarget_lock_release_recursive>
 8007056:	89ab      	ldrh	r3, [r5, #12]
 8007058:	065b      	lsls	r3, r3, #25
 800705a:	f53f af1f 	bmi.w	8006e9c <_vfiprintf_r+0x44>
 800705e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007060:	e71e      	b.n	8006ea0 <_vfiprintf_r+0x48>
 8007062:	ab03      	add	r3, sp, #12
 8007064:	9300      	str	r3, [sp, #0]
 8007066:	462a      	mov	r2, r5
 8007068:	4b05      	ldr	r3, [pc, #20]	@ (8007080 <_vfiprintf_r+0x228>)
 800706a:	a904      	add	r1, sp, #16
 800706c:	4630      	mov	r0, r6
 800706e:	f000 f879 	bl	8007164 <_printf_i>
 8007072:	e7e4      	b.n	800703e <_vfiprintf_r+0x1e6>
 8007074:	08008020 	.word	0x08008020
 8007078:	0800802a 	.word	0x0800802a
 800707c:	00000000 	.word	0x00000000
 8007080:	08006e33 	.word	0x08006e33
 8007084:	08008026 	.word	0x08008026

08007088 <_printf_common>:
 8007088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800708c:	4616      	mov	r6, r2
 800708e:	4698      	mov	r8, r3
 8007090:	688a      	ldr	r2, [r1, #8]
 8007092:	690b      	ldr	r3, [r1, #16]
 8007094:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007098:	4293      	cmp	r3, r2
 800709a:	bfb8      	it	lt
 800709c:	4613      	movlt	r3, r2
 800709e:	6033      	str	r3, [r6, #0]
 80070a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80070a4:	4607      	mov	r7, r0
 80070a6:	460c      	mov	r4, r1
 80070a8:	b10a      	cbz	r2, 80070ae <_printf_common+0x26>
 80070aa:	3301      	adds	r3, #1
 80070ac:	6033      	str	r3, [r6, #0]
 80070ae:	6823      	ldr	r3, [r4, #0]
 80070b0:	0699      	lsls	r1, r3, #26
 80070b2:	bf42      	ittt	mi
 80070b4:	6833      	ldrmi	r3, [r6, #0]
 80070b6:	3302      	addmi	r3, #2
 80070b8:	6033      	strmi	r3, [r6, #0]
 80070ba:	6825      	ldr	r5, [r4, #0]
 80070bc:	f015 0506 	ands.w	r5, r5, #6
 80070c0:	d106      	bne.n	80070d0 <_printf_common+0x48>
 80070c2:	f104 0a19 	add.w	sl, r4, #25
 80070c6:	68e3      	ldr	r3, [r4, #12]
 80070c8:	6832      	ldr	r2, [r6, #0]
 80070ca:	1a9b      	subs	r3, r3, r2
 80070cc:	42ab      	cmp	r3, r5
 80070ce:	dc26      	bgt.n	800711e <_printf_common+0x96>
 80070d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80070d4:	6822      	ldr	r2, [r4, #0]
 80070d6:	3b00      	subs	r3, #0
 80070d8:	bf18      	it	ne
 80070da:	2301      	movne	r3, #1
 80070dc:	0692      	lsls	r2, r2, #26
 80070de:	d42b      	bmi.n	8007138 <_printf_common+0xb0>
 80070e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80070e4:	4641      	mov	r1, r8
 80070e6:	4638      	mov	r0, r7
 80070e8:	47c8      	blx	r9
 80070ea:	3001      	adds	r0, #1
 80070ec:	d01e      	beq.n	800712c <_printf_common+0xa4>
 80070ee:	6823      	ldr	r3, [r4, #0]
 80070f0:	6922      	ldr	r2, [r4, #16]
 80070f2:	f003 0306 	and.w	r3, r3, #6
 80070f6:	2b04      	cmp	r3, #4
 80070f8:	bf02      	ittt	eq
 80070fa:	68e5      	ldreq	r5, [r4, #12]
 80070fc:	6833      	ldreq	r3, [r6, #0]
 80070fe:	1aed      	subeq	r5, r5, r3
 8007100:	68a3      	ldr	r3, [r4, #8]
 8007102:	bf0c      	ite	eq
 8007104:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007108:	2500      	movne	r5, #0
 800710a:	4293      	cmp	r3, r2
 800710c:	bfc4      	itt	gt
 800710e:	1a9b      	subgt	r3, r3, r2
 8007110:	18ed      	addgt	r5, r5, r3
 8007112:	2600      	movs	r6, #0
 8007114:	341a      	adds	r4, #26
 8007116:	42b5      	cmp	r5, r6
 8007118:	d11a      	bne.n	8007150 <_printf_common+0xc8>
 800711a:	2000      	movs	r0, #0
 800711c:	e008      	b.n	8007130 <_printf_common+0xa8>
 800711e:	2301      	movs	r3, #1
 8007120:	4652      	mov	r2, sl
 8007122:	4641      	mov	r1, r8
 8007124:	4638      	mov	r0, r7
 8007126:	47c8      	blx	r9
 8007128:	3001      	adds	r0, #1
 800712a:	d103      	bne.n	8007134 <_printf_common+0xac>
 800712c:	f04f 30ff 	mov.w	r0, #4294967295
 8007130:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007134:	3501      	adds	r5, #1
 8007136:	e7c6      	b.n	80070c6 <_printf_common+0x3e>
 8007138:	18e1      	adds	r1, r4, r3
 800713a:	1c5a      	adds	r2, r3, #1
 800713c:	2030      	movs	r0, #48	@ 0x30
 800713e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007142:	4422      	add	r2, r4
 8007144:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007148:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800714c:	3302      	adds	r3, #2
 800714e:	e7c7      	b.n	80070e0 <_printf_common+0x58>
 8007150:	2301      	movs	r3, #1
 8007152:	4622      	mov	r2, r4
 8007154:	4641      	mov	r1, r8
 8007156:	4638      	mov	r0, r7
 8007158:	47c8      	blx	r9
 800715a:	3001      	adds	r0, #1
 800715c:	d0e6      	beq.n	800712c <_printf_common+0xa4>
 800715e:	3601      	adds	r6, #1
 8007160:	e7d9      	b.n	8007116 <_printf_common+0x8e>
	...

08007164 <_printf_i>:
 8007164:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007168:	7e0f      	ldrb	r7, [r1, #24]
 800716a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800716c:	2f78      	cmp	r7, #120	@ 0x78
 800716e:	4691      	mov	r9, r2
 8007170:	4680      	mov	r8, r0
 8007172:	460c      	mov	r4, r1
 8007174:	469a      	mov	sl, r3
 8007176:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800717a:	d807      	bhi.n	800718c <_printf_i+0x28>
 800717c:	2f62      	cmp	r7, #98	@ 0x62
 800717e:	d80a      	bhi.n	8007196 <_printf_i+0x32>
 8007180:	2f00      	cmp	r7, #0
 8007182:	f000 80d1 	beq.w	8007328 <_printf_i+0x1c4>
 8007186:	2f58      	cmp	r7, #88	@ 0x58
 8007188:	f000 80b8 	beq.w	80072fc <_printf_i+0x198>
 800718c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007190:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007194:	e03a      	b.n	800720c <_printf_i+0xa8>
 8007196:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800719a:	2b15      	cmp	r3, #21
 800719c:	d8f6      	bhi.n	800718c <_printf_i+0x28>
 800719e:	a101      	add	r1, pc, #4	@ (adr r1, 80071a4 <_printf_i+0x40>)
 80071a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80071a4:	080071fd 	.word	0x080071fd
 80071a8:	08007211 	.word	0x08007211
 80071ac:	0800718d 	.word	0x0800718d
 80071b0:	0800718d 	.word	0x0800718d
 80071b4:	0800718d 	.word	0x0800718d
 80071b8:	0800718d 	.word	0x0800718d
 80071bc:	08007211 	.word	0x08007211
 80071c0:	0800718d 	.word	0x0800718d
 80071c4:	0800718d 	.word	0x0800718d
 80071c8:	0800718d 	.word	0x0800718d
 80071cc:	0800718d 	.word	0x0800718d
 80071d0:	0800730f 	.word	0x0800730f
 80071d4:	0800723b 	.word	0x0800723b
 80071d8:	080072c9 	.word	0x080072c9
 80071dc:	0800718d 	.word	0x0800718d
 80071e0:	0800718d 	.word	0x0800718d
 80071e4:	08007331 	.word	0x08007331
 80071e8:	0800718d 	.word	0x0800718d
 80071ec:	0800723b 	.word	0x0800723b
 80071f0:	0800718d 	.word	0x0800718d
 80071f4:	0800718d 	.word	0x0800718d
 80071f8:	080072d1 	.word	0x080072d1
 80071fc:	6833      	ldr	r3, [r6, #0]
 80071fe:	1d1a      	adds	r2, r3, #4
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	6032      	str	r2, [r6, #0]
 8007204:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007208:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800720c:	2301      	movs	r3, #1
 800720e:	e09c      	b.n	800734a <_printf_i+0x1e6>
 8007210:	6833      	ldr	r3, [r6, #0]
 8007212:	6820      	ldr	r0, [r4, #0]
 8007214:	1d19      	adds	r1, r3, #4
 8007216:	6031      	str	r1, [r6, #0]
 8007218:	0606      	lsls	r6, r0, #24
 800721a:	d501      	bpl.n	8007220 <_printf_i+0xbc>
 800721c:	681d      	ldr	r5, [r3, #0]
 800721e:	e003      	b.n	8007228 <_printf_i+0xc4>
 8007220:	0645      	lsls	r5, r0, #25
 8007222:	d5fb      	bpl.n	800721c <_printf_i+0xb8>
 8007224:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007228:	2d00      	cmp	r5, #0
 800722a:	da03      	bge.n	8007234 <_printf_i+0xd0>
 800722c:	232d      	movs	r3, #45	@ 0x2d
 800722e:	426d      	negs	r5, r5
 8007230:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007234:	4858      	ldr	r0, [pc, #352]	@ (8007398 <_printf_i+0x234>)
 8007236:	230a      	movs	r3, #10
 8007238:	e011      	b.n	800725e <_printf_i+0xfa>
 800723a:	6821      	ldr	r1, [r4, #0]
 800723c:	6833      	ldr	r3, [r6, #0]
 800723e:	0608      	lsls	r0, r1, #24
 8007240:	f853 5b04 	ldr.w	r5, [r3], #4
 8007244:	d402      	bmi.n	800724c <_printf_i+0xe8>
 8007246:	0649      	lsls	r1, r1, #25
 8007248:	bf48      	it	mi
 800724a:	b2ad      	uxthmi	r5, r5
 800724c:	2f6f      	cmp	r7, #111	@ 0x6f
 800724e:	4852      	ldr	r0, [pc, #328]	@ (8007398 <_printf_i+0x234>)
 8007250:	6033      	str	r3, [r6, #0]
 8007252:	bf14      	ite	ne
 8007254:	230a      	movne	r3, #10
 8007256:	2308      	moveq	r3, #8
 8007258:	2100      	movs	r1, #0
 800725a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800725e:	6866      	ldr	r6, [r4, #4]
 8007260:	60a6      	str	r6, [r4, #8]
 8007262:	2e00      	cmp	r6, #0
 8007264:	db05      	blt.n	8007272 <_printf_i+0x10e>
 8007266:	6821      	ldr	r1, [r4, #0]
 8007268:	432e      	orrs	r6, r5
 800726a:	f021 0104 	bic.w	r1, r1, #4
 800726e:	6021      	str	r1, [r4, #0]
 8007270:	d04b      	beq.n	800730a <_printf_i+0x1a6>
 8007272:	4616      	mov	r6, r2
 8007274:	fbb5 f1f3 	udiv	r1, r5, r3
 8007278:	fb03 5711 	mls	r7, r3, r1, r5
 800727c:	5dc7      	ldrb	r7, [r0, r7]
 800727e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007282:	462f      	mov	r7, r5
 8007284:	42bb      	cmp	r3, r7
 8007286:	460d      	mov	r5, r1
 8007288:	d9f4      	bls.n	8007274 <_printf_i+0x110>
 800728a:	2b08      	cmp	r3, #8
 800728c:	d10b      	bne.n	80072a6 <_printf_i+0x142>
 800728e:	6823      	ldr	r3, [r4, #0]
 8007290:	07df      	lsls	r7, r3, #31
 8007292:	d508      	bpl.n	80072a6 <_printf_i+0x142>
 8007294:	6923      	ldr	r3, [r4, #16]
 8007296:	6861      	ldr	r1, [r4, #4]
 8007298:	4299      	cmp	r1, r3
 800729a:	bfde      	ittt	le
 800729c:	2330      	movle	r3, #48	@ 0x30
 800729e:	f806 3c01 	strble.w	r3, [r6, #-1]
 80072a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80072a6:	1b92      	subs	r2, r2, r6
 80072a8:	6122      	str	r2, [r4, #16]
 80072aa:	f8cd a000 	str.w	sl, [sp]
 80072ae:	464b      	mov	r3, r9
 80072b0:	aa03      	add	r2, sp, #12
 80072b2:	4621      	mov	r1, r4
 80072b4:	4640      	mov	r0, r8
 80072b6:	f7ff fee7 	bl	8007088 <_printf_common>
 80072ba:	3001      	adds	r0, #1
 80072bc:	d14a      	bne.n	8007354 <_printf_i+0x1f0>
 80072be:	f04f 30ff 	mov.w	r0, #4294967295
 80072c2:	b004      	add	sp, #16
 80072c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072c8:	6823      	ldr	r3, [r4, #0]
 80072ca:	f043 0320 	orr.w	r3, r3, #32
 80072ce:	6023      	str	r3, [r4, #0]
 80072d0:	4832      	ldr	r0, [pc, #200]	@ (800739c <_printf_i+0x238>)
 80072d2:	2778      	movs	r7, #120	@ 0x78
 80072d4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80072d8:	6823      	ldr	r3, [r4, #0]
 80072da:	6831      	ldr	r1, [r6, #0]
 80072dc:	061f      	lsls	r7, r3, #24
 80072de:	f851 5b04 	ldr.w	r5, [r1], #4
 80072e2:	d402      	bmi.n	80072ea <_printf_i+0x186>
 80072e4:	065f      	lsls	r7, r3, #25
 80072e6:	bf48      	it	mi
 80072e8:	b2ad      	uxthmi	r5, r5
 80072ea:	6031      	str	r1, [r6, #0]
 80072ec:	07d9      	lsls	r1, r3, #31
 80072ee:	bf44      	itt	mi
 80072f0:	f043 0320 	orrmi.w	r3, r3, #32
 80072f4:	6023      	strmi	r3, [r4, #0]
 80072f6:	b11d      	cbz	r5, 8007300 <_printf_i+0x19c>
 80072f8:	2310      	movs	r3, #16
 80072fa:	e7ad      	b.n	8007258 <_printf_i+0xf4>
 80072fc:	4826      	ldr	r0, [pc, #152]	@ (8007398 <_printf_i+0x234>)
 80072fe:	e7e9      	b.n	80072d4 <_printf_i+0x170>
 8007300:	6823      	ldr	r3, [r4, #0]
 8007302:	f023 0320 	bic.w	r3, r3, #32
 8007306:	6023      	str	r3, [r4, #0]
 8007308:	e7f6      	b.n	80072f8 <_printf_i+0x194>
 800730a:	4616      	mov	r6, r2
 800730c:	e7bd      	b.n	800728a <_printf_i+0x126>
 800730e:	6833      	ldr	r3, [r6, #0]
 8007310:	6825      	ldr	r5, [r4, #0]
 8007312:	6961      	ldr	r1, [r4, #20]
 8007314:	1d18      	adds	r0, r3, #4
 8007316:	6030      	str	r0, [r6, #0]
 8007318:	062e      	lsls	r6, r5, #24
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	d501      	bpl.n	8007322 <_printf_i+0x1be>
 800731e:	6019      	str	r1, [r3, #0]
 8007320:	e002      	b.n	8007328 <_printf_i+0x1c4>
 8007322:	0668      	lsls	r0, r5, #25
 8007324:	d5fb      	bpl.n	800731e <_printf_i+0x1ba>
 8007326:	8019      	strh	r1, [r3, #0]
 8007328:	2300      	movs	r3, #0
 800732a:	6123      	str	r3, [r4, #16]
 800732c:	4616      	mov	r6, r2
 800732e:	e7bc      	b.n	80072aa <_printf_i+0x146>
 8007330:	6833      	ldr	r3, [r6, #0]
 8007332:	1d1a      	adds	r2, r3, #4
 8007334:	6032      	str	r2, [r6, #0]
 8007336:	681e      	ldr	r6, [r3, #0]
 8007338:	6862      	ldr	r2, [r4, #4]
 800733a:	2100      	movs	r1, #0
 800733c:	4630      	mov	r0, r6
 800733e:	f7f8 ff47 	bl	80001d0 <memchr>
 8007342:	b108      	cbz	r0, 8007348 <_printf_i+0x1e4>
 8007344:	1b80      	subs	r0, r0, r6
 8007346:	6060      	str	r0, [r4, #4]
 8007348:	6863      	ldr	r3, [r4, #4]
 800734a:	6123      	str	r3, [r4, #16]
 800734c:	2300      	movs	r3, #0
 800734e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007352:	e7aa      	b.n	80072aa <_printf_i+0x146>
 8007354:	6923      	ldr	r3, [r4, #16]
 8007356:	4632      	mov	r2, r6
 8007358:	4649      	mov	r1, r9
 800735a:	4640      	mov	r0, r8
 800735c:	47d0      	blx	sl
 800735e:	3001      	adds	r0, #1
 8007360:	d0ad      	beq.n	80072be <_printf_i+0x15a>
 8007362:	6823      	ldr	r3, [r4, #0]
 8007364:	079b      	lsls	r3, r3, #30
 8007366:	d413      	bmi.n	8007390 <_printf_i+0x22c>
 8007368:	68e0      	ldr	r0, [r4, #12]
 800736a:	9b03      	ldr	r3, [sp, #12]
 800736c:	4298      	cmp	r0, r3
 800736e:	bfb8      	it	lt
 8007370:	4618      	movlt	r0, r3
 8007372:	e7a6      	b.n	80072c2 <_printf_i+0x15e>
 8007374:	2301      	movs	r3, #1
 8007376:	4632      	mov	r2, r6
 8007378:	4649      	mov	r1, r9
 800737a:	4640      	mov	r0, r8
 800737c:	47d0      	blx	sl
 800737e:	3001      	adds	r0, #1
 8007380:	d09d      	beq.n	80072be <_printf_i+0x15a>
 8007382:	3501      	adds	r5, #1
 8007384:	68e3      	ldr	r3, [r4, #12]
 8007386:	9903      	ldr	r1, [sp, #12]
 8007388:	1a5b      	subs	r3, r3, r1
 800738a:	42ab      	cmp	r3, r5
 800738c:	dcf2      	bgt.n	8007374 <_printf_i+0x210>
 800738e:	e7eb      	b.n	8007368 <_printf_i+0x204>
 8007390:	2500      	movs	r5, #0
 8007392:	f104 0619 	add.w	r6, r4, #25
 8007396:	e7f5      	b.n	8007384 <_printf_i+0x220>
 8007398:	08008031 	.word	0x08008031
 800739c:	08008042 	.word	0x08008042

080073a0 <__sflush_r>:
 80073a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80073a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073a8:	0716      	lsls	r6, r2, #28
 80073aa:	4605      	mov	r5, r0
 80073ac:	460c      	mov	r4, r1
 80073ae:	d454      	bmi.n	800745a <__sflush_r+0xba>
 80073b0:	684b      	ldr	r3, [r1, #4]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	dc02      	bgt.n	80073bc <__sflush_r+0x1c>
 80073b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	dd48      	ble.n	800744e <__sflush_r+0xae>
 80073bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80073be:	2e00      	cmp	r6, #0
 80073c0:	d045      	beq.n	800744e <__sflush_r+0xae>
 80073c2:	2300      	movs	r3, #0
 80073c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80073c8:	682f      	ldr	r7, [r5, #0]
 80073ca:	6a21      	ldr	r1, [r4, #32]
 80073cc:	602b      	str	r3, [r5, #0]
 80073ce:	d030      	beq.n	8007432 <__sflush_r+0x92>
 80073d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80073d2:	89a3      	ldrh	r3, [r4, #12]
 80073d4:	0759      	lsls	r1, r3, #29
 80073d6:	d505      	bpl.n	80073e4 <__sflush_r+0x44>
 80073d8:	6863      	ldr	r3, [r4, #4]
 80073da:	1ad2      	subs	r2, r2, r3
 80073dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80073de:	b10b      	cbz	r3, 80073e4 <__sflush_r+0x44>
 80073e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80073e2:	1ad2      	subs	r2, r2, r3
 80073e4:	2300      	movs	r3, #0
 80073e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80073e8:	6a21      	ldr	r1, [r4, #32]
 80073ea:	4628      	mov	r0, r5
 80073ec:	47b0      	blx	r6
 80073ee:	1c43      	adds	r3, r0, #1
 80073f0:	89a3      	ldrh	r3, [r4, #12]
 80073f2:	d106      	bne.n	8007402 <__sflush_r+0x62>
 80073f4:	6829      	ldr	r1, [r5, #0]
 80073f6:	291d      	cmp	r1, #29
 80073f8:	d82b      	bhi.n	8007452 <__sflush_r+0xb2>
 80073fa:	4a2a      	ldr	r2, [pc, #168]	@ (80074a4 <__sflush_r+0x104>)
 80073fc:	40ca      	lsrs	r2, r1
 80073fe:	07d6      	lsls	r6, r2, #31
 8007400:	d527      	bpl.n	8007452 <__sflush_r+0xb2>
 8007402:	2200      	movs	r2, #0
 8007404:	6062      	str	r2, [r4, #4]
 8007406:	04d9      	lsls	r1, r3, #19
 8007408:	6922      	ldr	r2, [r4, #16]
 800740a:	6022      	str	r2, [r4, #0]
 800740c:	d504      	bpl.n	8007418 <__sflush_r+0x78>
 800740e:	1c42      	adds	r2, r0, #1
 8007410:	d101      	bne.n	8007416 <__sflush_r+0x76>
 8007412:	682b      	ldr	r3, [r5, #0]
 8007414:	b903      	cbnz	r3, 8007418 <__sflush_r+0x78>
 8007416:	6560      	str	r0, [r4, #84]	@ 0x54
 8007418:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800741a:	602f      	str	r7, [r5, #0]
 800741c:	b1b9      	cbz	r1, 800744e <__sflush_r+0xae>
 800741e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007422:	4299      	cmp	r1, r3
 8007424:	d002      	beq.n	800742c <__sflush_r+0x8c>
 8007426:	4628      	mov	r0, r5
 8007428:	f7ff fbf4 	bl	8006c14 <_free_r>
 800742c:	2300      	movs	r3, #0
 800742e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007430:	e00d      	b.n	800744e <__sflush_r+0xae>
 8007432:	2301      	movs	r3, #1
 8007434:	4628      	mov	r0, r5
 8007436:	47b0      	blx	r6
 8007438:	4602      	mov	r2, r0
 800743a:	1c50      	adds	r0, r2, #1
 800743c:	d1c9      	bne.n	80073d2 <__sflush_r+0x32>
 800743e:	682b      	ldr	r3, [r5, #0]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d0c6      	beq.n	80073d2 <__sflush_r+0x32>
 8007444:	2b1d      	cmp	r3, #29
 8007446:	d001      	beq.n	800744c <__sflush_r+0xac>
 8007448:	2b16      	cmp	r3, #22
 800744a:	d11e      	bne.n	800748a <__sflush_r+0xea>
 800744c:	602f      	str	r7, [r5, #0]
 800744e:	2000      	movs	r0, #0
 8007450:	e022      	b.n	8007498 <__sflush_r+0xf8>
 8007452:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007456:	b21b      	sxth	r3, r3
 8007458:	e01b      	b.n	8007492 <__sflush_r+0xf2>
 800745a:	690f      	ldr	r7, [r1, #16]
 800745c:	2f00      	cmp	r7, #0
 800745e:	d0f6      	beq.n	800744e <__sflush_r+0xae>
 8007460:	0793      	lsls	r3, r2, #30
 8007462:	680e      	ldr	r6, [r1, #0]
 8007464:	bf08      	it	eq
 8007466:	694b      	ldreq	r3, [r1, #20]
 8007468:	600f      	str	r7, [r1, #0]
 800746a:	bf18      	it	ne
 800746c:	2300      	movne	r3, #0
 800746e:	eba6 0807 	sub.w	r8, r6, r7
 8007472:	608b      	str	r3, [r1, #8]
 8007474:	f1b8 0f00 	cmp.w	r8, #0
 8007478:	dde9      	ble.n	800744e <__sflush_r+0xae>
 800747a:	6a21      	ldr	r1, [r4, #32]
 800747c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800747e:	4643      	mov	r3, r8
 8007480:	463a      	mov	r2, r7
 8007482:	4628      	mov	r0, r5
 8007484:	47b0      	blx	r6
 8007486:	2800      	cmp	r0, #0
 8007488:	dc08      	bgt.n	800749c <__sflush_r+0xfc>
 800748a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800748e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007492:	81a3      	strh	r3, [r4, #12]
 8007494:	f04f 30ff 	mov.w	r0, #4294967295
 8007498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800749c:	4407      	add	r7, r0
 800749e:	eba8 0800 	sub.w	r8, r8, r0
 80074a2:	e7e7      	b.n	8007474 <__sflush_r+0xd4>
 80074a4:	20400001 	.word	0x20400001

080074a8 <_fflush_r>:
 80074a8:	b538      	push	{r3, r4, r5, lr}
 80074aa:	690b      	ldr	r3, [r1, #16]
 80074ac:	4605      	mov	r5, r0
 80074ae:	460c      	mov	r4, r1
 80074b0:	b913      	cbnz	r3, 80074b8 <_fflush_r+0x10>
 80074b2:	2500      	movs	r5, #0
 80074b4:	4628      	mov	r0, r5
 80074b6:	bd38      	pop	{r3, r4, r5, pc}
 80074b8:	b118      	cbz	r0, 80074c2 <_fflush_r+0x1a>
 80074ba:	6a03      	ldr	r3, [r0, #32]
 80074bc:	b90b      	cbnz	r3, 80074c2 <_fflush_r+0x1a>
 80074be:	f7ff f9af 	bl	8006820 <__sinit>
 80074c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d0f3      	beq.n	80074b2 <_fflush_r+0xa>
 80074ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80074cc:	07d0      	lsls	r0, r2, #31
 80074ce:	d404      	bmi.n	80074da <_fflush_r+0x32>
 80074d0:	0599      	lsls	r1, r3, #22
 80074d2:	d402      	bmi.n	80074da <_fflush_r+0x32>
 80074d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80074d6:	f7ff fb9a 	bl	8006c0e <__retarget_lock_acquire_recursive>
 80074da:	4628      	mov	r0, r5
 80074dc:	4621      	mov	r1, r4
 80074de:	f7ff ff5f 	bl	80073a0 <__sflush_r>
 80074e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80074e4:	07da      	lsls	r2, r3, #31
 80074e6:	4605      	mov	r5, r0
 80074e8:	d4e4      	bmi.n	80074b4 <_fflush_r+0xc>
 80074ea:	89a3      	ldrh	r3, [r4, #12]
 80074ec:	059b      	lsls	r3, r3, #22
 80074ee:	d4e1      	bmi.n	80074b4 <_fflush_r+0xc>
 80074f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80074f2:	f7ff fb8d 	bl	8006c10 <__retarget_lock_release_recursive>
 80074f6:	e7dd      	b.n	80074b4 <_fflush_r+0xc>

080074f8 <__swhatbuf_r>:
 80074f8:	b570      	push	{r4, r5, r6, lr}
 80074fa:	460c      	mov	r4, r1
 80074fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007500:	2900      	cmp	r1, #0
 8007502:	b096      	sub	sp, #88	@ 0x58
 8007504:	4615      	mov	r5, r2
 8007506:	461e      	mov	r6, r3
 8007508:	da0d      	bge.n	8007526 <__swhatbuf_r+0x2e>
 800750a:	89a3      	ldrh	r3, [r4, #12]
 800750c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007510:	f04f 0100 	mov.w	r1, #0
 8007514:	bf14      	ite	ne
 8007516:	2340      	movne	r3, #64	@ 0x40
 8007518:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800751c:	2000      	movs	r0, #0
 800751e:	6031      	str	r1, [r6, #0]
 8007520:	602b      	str	r3, [r5, #0]
 8007522:	b016      	add	sp, #88	@ 0x58
 8007524:	bd70      	pop	{r4, r5, r6, pc}
 8007526:	466a      	mov	r2, sp
 8007528:	f000 f848 	bl	80075bc <_fstat_r>
 800752c:	2800      	cmp	r0, #0
 800752e:	dbec      	blt.n	800750a <__swhatbuf_r+0x12>
 8007530:	9901      	ldr	r1, [sp, #4]
 8007532:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007536:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800753a:	4259      	negs	r1, r3
 800753c:	4159      	adcs	r1, r3
 800753e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007542:	e7eb      	b.n	800751c <__swhatbuf_r+0x24>

08007544 <__smakebuf_r>:
 8007544:	898b      	ldrh	r3, [r1, #12]
 8007546:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007548:	079d      	lsls	r5, r3, #30
 800754a:	4606      	mov	r6, r0
 800754c:	460c      	mov	r4, r1
 800754e:	d507      	bpl.n	8007560 <__smakebuf_r+0x1c>
 8007550:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007554:	6023      	str	r3, [r4, #0]
 8007556:	6123      	str	r3, [r4, #16]
 8007558:	2301      	movs	r3, #1
 800755a:	6163      	str	r3, [r4, #20]
 800755c:	b003      	add	sp, #12
 800755e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007560:	ab01      	add	r3, sp, #4
 8007562:	466a      	mov	r2, sp
 8007564:	f7ff ffc8 	bl	80074f8 <__swhatbuf_r>
 8007568:	9f00      	ldr	r7, [sp, #0]
 800756a:	4605      	mov	r5, r0
 800756c:	4639      	mov	r1, r7
 800756e:	4630      	mov	r0, r6
 8007570:	f7ff fbbc 	bl	8006cec <_malloc_r>
 8007574:	b948      	cbnz	r0, 800758a <__smakebuf_r+0x46>
 8007576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800757a:	059a      	lsls	r2, r3, #22
 800757c:	d4ee      	bmi.n	800755c <__smakebuf_r+0x18>
 800757e:	f023 0303 	bic.w	r3, r3, #3
 8007582:	f043 0302 	orr.w	r3, r3, #2
 8007586:	81a3      	strh	r3, [r4, #12]
 8007588:	e7e2      	b.n	8007550 <__smakebuf_r+0xc>
 800758a:	89a3      	ldrh	r3, [r4, #12]
 800758c:	6020      	str	r0, [r4, #0]
 800758e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007592:	81a3      	strh	r3, [r4, #12]
 8007594:	9b01      	ldr	r3, [sp, #4]
 8007596:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800759a:	b15b      	cbz	r3, 80075b4 <__smakebuf_r+0x70>
 800759c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075a0:	4630      	mov	r0, r6
 80075a2:	f000 f81d 	bl	80075e0 <_isatty_r>
 80075a6:	b128      	cbz	r0, 80075b4 <__smakebuf_r+0x70>
 80075a8:	89a3      	ldrh	r3, [r4, #12]
 80075aa:	f023 0303 	bic.w	r3, r3, #3
 80075ae:	f043 0301 	orr.w	r3, r3, #1
 80075b2:	81a3      	strh	r3, [r4, #12]
 80075b4:	89a3      	ldrh	r3, [r4, #12]
 80075b6:	431d      	orrs	r5, r3
 80075b8:	81a5      	strh	r5, [r4, #12]
 80075ba:	e7cf      	b.n	800755c <__smakebuf_r+0x18>

080075bc <_fstat_r>:
 80075bc:	b538      	push	{r3, r4, r5, lr}
 80075be:	4d07      	ldr	r5, [pc, #28]	@ (80075dc <_fstat_r+0x20>)
 80075c0:	2300      	movs	r3, #0
 80075c2:	4604      	mov	r4, r0
 80075c4:	4608      	mov	r0, r1
 80075c6:	4611      	mov	r1, r2
 80075c8:	602b      	str	r3, [r5, #0]
 80075ca:	f7fd f912 	bl	80047f2 <_fstat>
 80075ce:	1c43      	adds	r3, r0, #1
 80075d0:	d102      	bne.n	80075d8 <_fstat_r+0x1c>
 80075d2:	682b      	ldr	r3, [r5, #0]
 80075d4:	b103      	cbz	r3, 80075d8 <_fstat_r+0x1c>
 80075d6:	6023      	str	r3, [r4, #0]
 80075d8:	bd38      	pop	{r3, r4, r5, pc}
 80075da:	bf00      	nop
 80075dc:	20001288 	.word	0x20001288

080075e0 <_isatty_r>:
 80075e0:	b538      	push	{r3, r4, r5, lr}
 80075e2:	4d06      	ldr	r5, [pc, #24]	@ (80075fc <_isatty_r+0x1c>)
 80075e4:	2300      	movs	r3, #0
 80075e6:	4604      	mov	r4, r0
 80075e8:	4608      	mov	r0, r1
 80075ea:	602b      	str	r3, [r5, #0]
 80075ec:	f7fd f911 	bl	8004812 <_isatty>
 80075f0:	1c43      	adds	r3, r0, #1
 80075f2:	d102      	bne.n	80075fa <_isatty_r+0x1a>
 80075f4:	682b      	ldr	r3, [r5, #0]
 80075f6:	b103      	cbz	r3, 80075fa <_isatty_r+0x1a>
 80075f8:	6023      	str	r3, [r4, #0]
 80075fa:	bd38      	pop	{r3, r4, r5, pc}
 80075fc:	20001288 	.word	0x20001288

08007600 <_sbrk_r>:
 8007600:	b538      	push	{r3, r4, r5, lr}
 8007602:	4d06      	ldr	r5, [pc, #24]	@ (800761c <_sbrk_r+0x1c>)
 8007604:	2300      	movs	r3, #0
 8007606:	4604      	mov	r4, r0
 8007608:	4608      	mov	r0, r1
 800760a:	602b      	str	r3, [r5, #0]
 800760c:	f000 fbf4 	bl	8007df8 <_sbrk>
 8007610:	1c43      	adds	r3, r0, #1
 8007612:	d102      	bne.n	800761a <_sbrk_r+0x1a>
 8007614:	682b      	ldr	r3, [r5, #0]
 8007616:	b103      	cbz	r3, 800761a <_sbrk_r+0x1a>
 8007618:	6023      	str	r3, [r4, #0]
 800761a:	bd38      	pop	{r3, r4, r5, pc}
 800761c:	20001288 	.word	0x20001288

08007620 <powf>:
 8007620:	b508      	push	{r3, lr}
 8007622:	ed2d 8b04 	vpush	{d8-d9}
 8007626:	eeb0 8a60 	vmov.f32	s16, s1
 800762a:	eeb0 9a40 	vmov.f32	s18, s0
 800762e:	f000 f87d 	bl	800772c <__ieee754_powf>
 8007632:	eeb4 8a48 	vcmp.f32	s16, s16
 8007636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800763a:	eef0 8a40 	vmov.f32	s17, s0
 800763e:	d63e      	bvs.n	80076be <powf+0x9e>
 8007640:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8007644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007648:	d112      	bne.n	8007670 <powf+0x50>
 800764a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800764e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007652:	d039      	beq.n	80076c8 <powf+0xa8>
 8007654:	eeb0 0a48 	vmov.f32	s0, s16
 8007658:	f000 f839 	bl	80076ce <finitef>
 800765c:	b378      	cbz	r0, 80076be <powf+0x9e>
 800765e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8007662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007666:	d52a      	bpl.n	80076be <powf+0x9e>
 8007668:	f7ff faa6 	bl	8006bb8 <__errno>
 800766c:	2322      	movs	r3, #34	@ 0x22
 800766e:	e014      	b.n	800769a <powf+0x7a>
 8007670:	f000 f82d 	bl	80076ce <finitef>
 8007674:	b998      	cbnz	r0, 800769e <powf+0x7e>
 8007676:	eeb0 0a49 	vmov.f32	s0, s18
 800767a:	f000 f828 	bl	80076ce <finitef>
 800767e:	b170      	cbz	r0, 800769e <powf+0x7e>
 8007680:	eeb0 0a48 	vmov.f32	s0, s16
 8007684:	f000 f823 	bl	80076ce <finitef>
 8007688:	b148      	cbz	r0, 800769e <powf+0x7e>
 800768a:	eef4 8a68 	vcmp.f32	s17, s17
 800768e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007692:	d7e9      	bvc.n	8007668 <powf+0x48>
 8007694:	f7ff fa90 	bl	8006bb8 <__errno>
 8007698:	2321      	movs	r3, #33	@ 0x21
 800769a:	6003      	str	r3, [r0, #0]
 800769c:	e00f      	b.n	80076be <powf+0x9e>
 800769e:	eef5 8a40 	vcmp.f32	s17, #0.0
 80076a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076a6:	d10a      	bne.n	80076be <powf+0x9e>
 80076a8:	eeb0 0a49 	vmov.f32	s0, s18
 80076ac:	f000 f80f 	bl	80076ce <finitef>
 80076b0:	b128      	cbz	r0, 80076be <powf+0x9e>
 80076b2:	eeb0 0a48 	vmov.f32	s0, s16
 80076b6:	f000 f80a 	bl	80076ce <finitef>
 80076ba:	2800      	cmp	r0, #0
 80076bc:	d1d4      	bne.n	8007668 <powf+0x48>
 80076be:	eeb0 0a68 	vmov.f32	s0, s17
 80076c2:	ecbd 8b04 	vpop	{d8-d9}
 80076c6:	bd08      	pop	{r3, pc}
 80076c8:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80076cc:	e7f7      	b.n	80076be <powf+0x9e>

080076ce <finitef>:
 80076ce:	ee10 3a10 	vmov	r3, s0
 80076d2:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 80076d6:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80076da:	bfac      	ite	ge
 80076dc:	2000      	movge	r0, #0
 80076de:	2001      	movlt	r0, #1
 80076e0:	4770      	bx	lr
	...

080076e4 <roundf>:
 80076e4:	ee10 0a10 	vmov	r0, s0
 80076e8:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 80076ec:	3a7f      	subs	r2, #127	@ 0x7f
 80076ee:	2a16      	cmp	r2, #22
 80076f0:	dc15      	bgt.n	800771e <roundf+0x3a>
 80076f2:	2a00      	cmp	r2, #0
 80076f4:	da08      	bge.n	8007708 <roundf+0x24>
 80076f6:	3201      	adds	r2, #1
 80076f8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80076fc:	d101      	bne.n	8007702 <roundf+0x1e>
 80076fe:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 8007702:	ee00 3a10 	vmov	s0, r3
 8007706:	4770      	bx	lr
 8007708:	4907      	ldr	r1, [pc, #28]	@ (8007728 <roundf+0x44>)
 800770a:	4111      	asrs	r1, r2
 800770c:	4201      	tst	r1, r0
 800770e:	d0fa      	beq.n	8007706 <roundf+0x22>
 8007710:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007714:	4113      	asrs	r3, r2
 8007716:	4403      	add	r3, r0
 8007718:	ea23 0301 	bic.w	r3, r3, r1
 800771c:	e7f1      	b.n	8007702 <roundf+0x1e>
 800771e:	2a80      	cmp	r2, #128	@ 0x80
 8007720:	d1f1      	bne.n	8007706 <roundf+0x22>
 8007722:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007726:	4770      	bx	lr
 8007728:	007fffff 	.word	0x007fffff

0800772c <__ieee754_powf>:
 800772c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007730:	ee10 4a90 	vmov	r4, s1
 8007734:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8007738:	ed2d 8b02 	vpush	{d8}
 800773c:	ee10 6a10 	vmov	r6, s0
 8007740:	eeb0 8a40 	vmov.f32	s16, s0
 8007744:	eef0 8a60 	vmov.f32	s17, s1
 8007748:	d10c      	bne.n	8007764 <__ieee754_powf+0x38>
 800774a:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800774e:	0076      	lsls	r6, r6, #1
 8007750:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8007754:	f240 8274 	bls.w	8007c40 <__ieee754_powf+0x514>
 8007758:	ee38 0a28 	vadd.f32	s0, s16, s17
 800775c:	ecbd 8b02 	vpop	{d8}
 8007760:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007764:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8007768:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800776c:	d802      	bhi.n	8007774 <__ieee754_powf+0x48>
 800776e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8007772:	d908      	bls.n	8007786 <__ieee754_powf+0x5a>
 8007774:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8007778:	d1ee      	bne.n	8007758 <__ieee754_powf+0x2c>
 800777a:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800777e:	0064      	lsls	r4, r4, #1
 8007780:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8007784:	e7e6      	b.n	8007754 <__ieee754_powf+0x28>
 8007786:	2e00      	cmp	r6, #0
 8007788:	da1f      	bge.n	80077ca <__ieee754_powf+0x9e>
 800778a:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800778e:	f080 8260 	bcs.w	8007c52 <__ieee754_powf+0x526>
 8007792:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8007796:	d32f      	bcc.n	80077f8 <__ieee754_powf+0xcc>
 8007798:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800779c:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 80077a0:	fa49 f503 	asr.w	r5, r9, r3
 80077a4:	fa05 f303 	lsl.w	r3, r5, r3
 80077a8:	454b      	cmp	r3, r9
 80077aa:	d123      	bne.n	80077f4 <__ieee754_powf+0xc8>
 80077ac:	f005 0501 	and.w	r5, r5, #1
 80077b0:	f1c5 0502 	rsb	r5, r5, #2
 80077b4:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 80077b8:	d11f      	bne.n	80077fa <__ieee754_powf+0xce>
 80077ba:	2c00      	cmp	r4, #0
 80077bc:	f280 8246 	bge.w	8007c4c <__ieee754_powf+0x520>
 80077c0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80077c4:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80077c8:	e7c8      	b.n	800775c <__ieee754_powf+0x30>
 80077ca:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80077ce:	d111      	bne.n	80077f4 <__ieee754_powf+0xc8>
 80077d0:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 80077d4:	f000 8234 	beq.w	8007c40 <__ieee754_powf+0x514>
 80077d8:	d906      	bls.n	80077e8 <__ieee754_powf+0xbc>
 80077da:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8007af0 <__ieee754_powf+0x3c4>
 80077de:	2c00      	cmp	r4, #0
 80077e0:	bfa8      	it	ge
 80077e2:	eeb0 0a68 	vmovge.f32	s0, s17
 80077e6:	e7b9      	b.n	800775c <__ieee754_powf+0x30>
 80077e8:	2c00      	cmp	r4, #0
 80077ea:	f280 822c 	bge.w	8007c46 <__ieee754_powf+0x51a>
 80077ee:	eeb1 0a68 	vneg.f32	s0, s17
 80077f2:	e7b3      	b.n	800775c <__ieee754_powf+0x30>
 80077f4:	2500      	movs	r5, #0
 80077f6:	e7dd      	b.n	80077b4 <__ieee754_powf+0x88>
 80077f8:	2500      	movs	r5, #0
 80077fa:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 80077fe:	d102      	bne.n	8007806 <__ieee754_powf+0xda>
 8007800:	ee28 0a08 	vmul.f32	s0, s16, s16
 8007804:	e7aa      	b.n	800775c <__ieee754_powf+0x30>
 8007806:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800780a:	f040 8227 	bne.w	8007c5c <__ieee754_powf+0x530>
 800780e:	2e00      	cmp	r6, #0
 8007810:	f2c0 8224 	blt.w	8007c5c <__ieee754_powf+0x530>
 8007814:	eeb0 0a48 	vmov.f32	s0, s16
 8007818:	ecbd 8b02 	vpop	{d8}
 800781c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007820:	f000 bae6 	b.w	8007df0 <__ieee754_sqrtf>
 8007824:	2d01      	cmp	r5, #1
 8007826:	d199      	bne.n	800775c <__ieee754_powf+0x30>
 8007828:	eeb1 0a40 	vneg.f32	s0, s0
 800782c:	e796      	b.n	800775c <__ieee754_powf+0x30>
 800782e:	0ff0      	lsrs	r0, r6, #31
 8007830:	3801      	subs	r0, #1
 8007832:	ea55 0300 	orrs.w	r3, r5, r0
 8007836:	d104      	bne.n	8007842 <__ieee754_powf+0x116>
 8007838:	ee38 8a48 	vsub.f32	s16, s16, s16
 800783c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8007840:	e78c      	b.n	800775c <__ieee754_powf+0x30>
 8007842:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8007846:	d96d      	bls.n	8007924 <__ieee754_powf+0x1f8>
 8007848:	4baa      	ldr	r3, [pc, #680]	@ (8007af4 <__ieee754_powf+0x3c8>)
 800784a:	4598      	cmp	r8, r3
 800784c:	d808      	bhi.n	8007860 <__ieee754_powf+0x134>
 800784e:	2c00      	cmp	r4, #0
 8007850:	da0b      	bge.n	800786a <__ieee754_powf+0x13e>
 8007852:	2000      	movs	r0, #0
 8007854:	ecbd 8b02 	vpop	{d8}
 8007858:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800785c:	f000 bac2 	b.w	8007de4 <__math_oflowf>
 8007860:	4ba5      	ldr	r3, [pc, #660]	@ (8007af8 <__ieee754_powf+0x3cc>)
 8007862:	4598      	cmp	r8, r3
 8007864:	d908      	bls.n	8007878 <__ieee754_powf+0x14c>
 8007866:	2c00      	cmp	r4, #0
 8007868:	dcf3      	bgt.n	8007852 <__ieee754_powf+0x126>
 800786a:	2000      	movs	r0, #0
 800786c:	ecbd 8b02 	vpop	{d8}
 8007870:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007874:	f000 bab0 	b.w	8007dd8 <__math_uflowf>
 8007878:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800787c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007880:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8007afc <__ieee754_powf+0x3d0>
 8007884:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8007888:	eee0 6a67 	vfms.f32	s13, s0, s15
 800788c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007890:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8007894:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007898:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8007b00 <__ieee754_powf+0x3d4>
 800789c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80078a0:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8007b04 <__ieee754_powf+0x3d8>
 80078a4:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 80078a8:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8007b08 <__ieee754_powf+0x3dc>
 80078ac:	eee0 7a07 	vfma.f32	s15, s0, s14
 80078b0:	eeb0 7a67 	vmov.f32	s14, s15
 80078b4:	eea0 7a26 	vfma.f32	s14, s0, s13
 80078b8:	ee17 3a10 	vmov	r3, s14
 80078bc:	f36f 030b 	bfc	r3, #0, #12
 80078c0:	ee07 3a10 	vmov	s14, r3
 80078c4:	eeb0 6a47 	vmov.f32	s12, s14
 80078c8:	eea0 6a66 	vfms.f32	s12, s0, s13
 80078cc:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80078d0:	3d01      	subs	r5, #1
 80078d2:	4305      	orrs	r5, r0
 80078d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078d8:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 80078dc:	f36f 040b 	bfc	r4, #0, #12
 80078e0:	bf18      	it	ne
 80078e2:	eeb0 8a66 	vmovne.f32	s16, s13
 80078e6:	ee06 4a90 	vmov	s13, r4
 80078ea:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80078ee:	ee38 6ae6 	vsub.f32	s12, s17, s13
 80078f2:	ee67 7a26 	vmul.f32	s15, s14, s13
 80078f6:	eee6 0a07 	vfma.f32	s1, s12, s14
 80078fa:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80078fe:	ee17 1a10 	vmov	r1, s14
 8007902:	2900      	cmp	r1, #0
 8007904:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007908:	f340 80dd 	ble.w	8007ac6 <__ieee754_powf+0x39a>
 800790c:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8007910:	f240 80ca 	bls.w	8007aa8 <__ieee754_powf+0x37c>
 8007914:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8007918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800791c:	bf4c      	ite	mi
 800791e:	2001      	movmi	r0, #1
 8007920:	2000      	movpl	r0, #0
 8007922:	e797      	b.n	8007854 <__ieee754_powf+0x128>
 8007924:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8007928:	bf01      	itttt	eq
 800792a:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8007b0c <__ieee754_powf+0x3e0>
 800792e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8007932:	f06f 0317 	mvneq.w	r3, #23
 8007936:	ee17 7a90 	vmoveq	r7, s15
 800793a:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800793e:	bf18      	it	ne
 8007940:	2300      	movne	r3, #0
 8007942:	3a7f      	subs	r2, #127	@ 0x7f
 8007944:	441a      	add	r2, r3
 8007946:	4b72      	ldr	r3, [pc, #456]	@ (8007b10 <__ieee754_powf+0x3e4>)
 8007948:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800794c:	429f      	cmp	r7, r3
 800794e:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8007952:	dd06      	ble.n	8007962 <__ieee754_powf+0x236>
 8007954:	4b6f      	ldr	r3, [pc, #444]	@ (8007b14 <__ieee754_powf+0x3e8>)
 8007956:	429f      	cmp	r7, r3
 8007958:	f340 80a4 	ble.w	8007aa4 <__ieee754_powf+0x378>
 800795c:	3201      	adds	r2, #1
 800795e:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8007962:	2600      	movs	r6, #0
 8007964:	4b6c      	ldr	r3, [pc, #432]	@ (8007b18 <__ieee754_powf+0x3ec>)
 8007966:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800796a:	ee07 1a10 	vmov	s14, r1
 800796e:	edd3 5a00 	vldr	s11, [r3]
 8007972:	4b6a      	ldr	r3, [pc, #424]	@ (8007b1c <__ieee754_powf+0x3f0>)
 8007974:	ee75 7a87 	vadd.f32	s15, s11, s14
 8007978:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800797c:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8007980:	1049      	asrs	r1, r1, #1
 8007982:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8007986:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800798a:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800798e:	ee37 6a65 	vsub.f32	s12, s14, s11
 8007992:	ee07 1a90 	vmov	s15, r1
 8007996:	ee26 5a24 	vmul.f32	s10, s12, s9
 800799a:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800799e:	ee15 7a10 	vmov	r7, s10
 80079a2:	401f      	ands	r7, r3
 80079a4:	ee06 7a90 	vmov	s13, r7
 80079a8:	eea6 6ae7 	vfms.f32	s12, s13, s15
 80079ac:	ee37 7a65 	vsub.f32	s14, s14, s11
 80079b0:	ee65 7a05 	vmul.f32	s15, s10, s10
 80079b4:	eea6 6ac7 	vfms.f32	s12, s13, s14
 80079b8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007b20 <__ieee754_powf+0x3f4>
 80079bc:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8007b24 <__ieee754_powf+0x3f8>
 80079c0:	eee7 5a87 	vfma.f32	s11, s15, s14
 80079c4:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8007b28 <__ieee754_powf+0x3fc>
 80079c8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80079cc:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8007afc <__ieee754_powf+0x3d0>
 80079d0:	eee7 5a27 	vfma.f32	s11, s14, s15
 80079d4:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8007b2c <__ieee754_powf+0x400>
 80079d8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80079dc:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8007b30 <__ieee754_powf+0x404>
 80079e0:	ee26 6a24 	vmul.f32	s12, s12, s9
 80079e4:	eee7 5a27 	vfma.f32	s11, s14, s15
 80079e8:	ee35 7a26 	vadd.f32	s14, s10, s13
 80079ec:	ee67 4aa7 	vmul.f32	s9, s15, s15
 80079f0:	ee27 7a06 	vmul.f32	s14, s14, s12
 80079f4:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80079f8:	eea4 7aa5 	vfma.f32	s14, s9, s11
 80079fc:	eef0 5a67 	vmov.f32	s11, s15
 8007a00:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8007a04:	ee75 5a87 	vadd.f32	s11, s11, s14
 8007a08:	ee15 1a90 	vmov	r1, s11
 8007a0c:	4019      	ands	r1, r3
 8007a0e:	ee05 1a90 	vmov	s11, r1
 8007a12:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8007a16:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8007a1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007a1e:	ee67 7a85 	vmul.f32	s15, s15, s10
 8007a22:	eee6 7a25 	vfma.f32	s15, s12, s11
 8007a26:	eeb0 6a67 	vmov.f32	s12, s15
 8007a2a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8007a2e:	ee16 1a10 	vmov	r1, s12
 8007a32:	4019      	ands	r1, r3
 8007a34:	ee06 1a10 	vmov	s12, r1
 8007a38:	eeb0 7a46 	vmov.f32	s14, s12
 8007a3c:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8007a40:	493c      	ldr	r1, [pc, #240]	@ (8007b34 <__ieee754_powf+0x408>)
 8007a42:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8007a46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007a4a:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8007b38 <__ieee754_powf+0x40c>
 8007a4e:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8007b3c <__ieee754_powf+0x410>
 8007a52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a56:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8007b40 <__ieee754_powf+0x414>
 8007a5a:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007a5e:	ed91 7a00 	vldr	s14, [r1]
 8007a62:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007a66:	ee07 2a10 	vmov	s14, r2
 8007a6a:	4a36      	ldr	r2, [pc, #216]	@ (8007b44 <__ieee754_powf+0x418>)
 8007a6c:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8007a70:	eeb0 7a67 	vmov.f32	s14, s15
 8007a74:	eea6 7a25 	vfma.f32	s14, s12, s11
 8007a78:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8007a7c:	ed92 5a00 	vldr	s10, [r2]
 8007a80:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007a84:	ee37 7a26 	vadd.f32	s14, s14, s13
 8007a88:	ee17 2a10 	vmov	r2, s14
 8007a8c:	401a      	ands	r2, r3
 8007a8e:	ee07 2a10 	vmov	s14, r2
 8007a92:	ee77 6a66 	vsub.f32	s13, s14, s13
 8007a96:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8007a9a:	eee6 6a65 	vfms.f32	s13, s12, s11
 8007a9e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007aa2:	e715      	b.n	80078d0 <__ieee754_powf+0x1a4>
 8007aa4:	2601      	movs	r6, #1
 8007aa6:	e75d      	b.n	8007964 <__ieee754_powf+0x238>
 8007aa8:	d152      	bne.n	8007b50 <__ieee754_powf+0x424>
 8007aaa:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8007b48 <__ieee754_powf+0x41c>
 8007aae:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007ab2:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8007ab6:	eef4 6ac7 	vcmpe.f32	s13, s14
 8007aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007abe:	f73f af29 	bgt.w	8007914 <__ieee754_powf+0x1e8>
 8007ac2:	2386      	movs	r3, #134	@ 0x86
 8007ac4:	e048      	b.n	8007b58 <__ieee754_powf+0x42c>
 8007ac6:	4a21      	ldr	r2, [pc, #132]	@ (8007b4c <__ieee754_powf+0x420>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d907      	bls.n	8007adc <__ieee754_powf+0x3b0>
 8007acc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8007ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ad4:	bf4c      	ite	mi
 8007ad6:	2001      	movmi	r0, #1
 8007ad8:	2000      	movpl	r0, #0
 8007ada:	e6c7      	b.n	800786c <__ieee754_powf+0x140>
 8007adc:	d138      	bne.n	8007b50 <__ieee754_powf+0x424>
 8007ade:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007ae2:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8007ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007aea:	dbea      	blt.n	8007ac2 <__ieee754_powf+0x396>
 8007aec:	e7ee      	b.n	8007acc <__ieee754_powf+0x3a0>
 8007aee:	bf00      	nop
 8007af0:	00000000 	.word	0x00000000
 8007af4:	3f7ffff3 	.word	0x3f7ffff3
 8007af8:	3f800007 	.word	0x3f800007
 8007afc:	3eaaaaab 	.word	0x3eaaaaab
 8007b00:	3fb8aa00 	.word	0x3fb8aa00
 8007b04:	3fb8aa3b 	.word	0x3fb8aa3b
 8007b08:	36eca570 	.word	0x36eca570
 8007b0c:	4b800000 	.word	0x4b800000
 8007b10:	001cc471 	.word	0x001cc471
 8007b14:	005db3d6 	.word	0x005db3d6
 8007b18:	08008064 	.word	0x08008064
 8007b1c:	fffff000 	.word	0xfffff000
 8007b20:	3e6c3255 	.word	0x3e6c3255
 8007b24:	3e53f142 	.word	0x3e53f142
 8007b28:	3e8ba305 	.word	0x3e8ba305
 8007b2c:	3edb6db7 	.word	0x3edb6db7
 8007b30:	3f19999a 	.word	0x3f19999a
 8007b34:	08008054 	.word	0x08008054
 8007b38:	3f76384f 	.word	0x3f76384f
 8007b3c:	3f763800 	.word	0x3f763800
 8007b40:	369dc3a0 	.word	0x369dc3a0
 8007b44:	0800805c 	.word	0x0800805c
 8007b48:	3338aa3c 	.word	0x3338aa3c
 8007b4c:	43160000 	.word	0x43160000
 8007b50:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8007b54:	d96f      	bls.n	8007c36 <__ieee754_powf+0x50a>
 8007b56:	15db      	asrs	r3, r3, #23
 8007b58:	3b7e      	subs	r3, #126	@ 0x7e
 8007b5a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8007b5e:	4118      	asrs	r0, r3
 8007b60:	4408      	add	r0, r1
 8007b62:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8007b66:	4a4e      	ldr	r2, [pc, #312]	@ (8007ca0 <__ieee754_powf+0x574>)
 8007b68:	3b7f      	subs	r3, #127	@ 0x7f
 8007b6a:	411a      	asrs	r2, r3
 8007b6c:	4002      	ands	r2, r0
 8007b6e:	ee07 2a10 	vmov	s14, r2
 8007b72:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8007b76:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8007b7a:	f1c3 0317 	rsb	r3, r3, #23
 8007b7e:	4118      	asrs	r0, r3
 8007b80:	2900      	cmp	r1, #0
 8007b82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007b86:	bfb8      	it	lt
 8007b88:	4240      	neglt	r0, r0
 8007b8a:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8007b8e:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8007ca4 <__ieee754_powf+0x578>
 8007b92:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8007ca8 <__ieee754_powf+0x57c>
 8007b96:	ee16 3a90 	vmov	r3, s13
 8007b9a:	f36f 030b 	bfc	r3, #0, #12
 8007b9e:	ee06 3a90 	vmov	s13, r3
 8007ba2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007ba6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8007baa:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8007bae:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8007cac <__ieee754_powf+0x580>
 8007bb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007bb6:	eee0 7a87 	vfma.f32	s15, s1, s14
 8007bba:	eeb0 7a67 	vmov.f32	s14, s15
 8007bbe:	eea6 7a86 	vfma.f32	s14, s13, s12
 8007bc2:	eef0 5a47 	vmov.f32	s11, s14
 8007bc6:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8007bca:	ee67 6a07 	vmul.f32	s13, s14, s14
 8007bce:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8007bd2:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8007cb0 <__ieee754_powf+0x584>
 8007bd6:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8007cb4 <__ieee754_powf+0x588>
 8007bda:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8007bde:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8007cb8 <__ieee754_powf+0x58c>
 8007be2:	eee6 5a26 	vfma.f32	s11, s12, s13
 8007be6:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8007cbc <__ieee754_powf+0x590>
 8007bea:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8007bee:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007cc0 <__ieee754_powf+0x594>
 8007bf2:	eee6 5a26 	vfma.f32	s11, s12, s13
 8007bf6:	eeb0 6a47 	vmov.f32	s12, s14
 8007bfa:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8007bfe:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8007c02:	ee67 5a06 	vmul.f32	s11, s14, s12
 8007c06:	ee36 6a66 	vsub.f32	s12, s12, s13
 8007c0a:	eee7 7a27 	vfma.f32	s15, s14, s15
 8007c0e:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8007c12:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007c16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007c1a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007c1e:	ee10 3a10 	vmov	r3, s0
 8007c22:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8007c26:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007c2a:	da06      	bge.n	8007c3a <__ieee754_powf+0x50e>
 8007c2c:	f000 f854 	bl	8007cd8 <scalbnf>
 8007c30:	ee20 0a08 	vmul.f32	s0, s0, s16
 8007c34:	e592      	b.n	800775c <__ieee754_powf+0x30>
 8007c36:	2000      	movs	r0, #0
 8007c38:	e7a7      	b.n	8007b8a <__ieee754_powf+0x45e>
 8007c3a:	ee00 3a10 	vmov	s0, r3
 8007c3e:	e7f7      	b.n	8007c30 <__ieee754_powf+0x504>
 8007c40:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8007c44:	e58a      	b.n	800775c <__ieee754_powf+0x30>
 8007c46:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8007cc4 <__ieee754_powf+0x598>
 8007c4a:	e587      	b.n	800775c <__ieee754_powf+0x30>
 8007c4c:	eeb0 0a48 	vmov.f32	s0, s16
 8007c50:	e584      	b.n	800775c <__ieee754_powf+0x30>
 8007c52:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8007c56:	f43f adbb 	beq.w	80077d0 <__ieee754_powf+0xa4>
 8007c5a:	2502      	movs	r5, #2
 8007c5c:	eeb0 0a48 	vmov.f32	s0, s16
 8007c60:	f000 f832 	bl	8007cc8 <fabsf>
 8007c64:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8007c68:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8007c6c:	4647      	mov	r7, r8
 8007c6e:	d003      	beq.n	8007c78 <__ieee754_powf+0x54c>
 8007c70:	f1b8 0f00 	cmp.w	r8, #0
 8007c74:	f47f addb 	bne.w	800782e <__ieee754_powf+0x102>
 8007c78:	2c00      	cmp	r4, #0
 8007c7a:	bfbc      	itt	lt
 8007c7c:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8007c80:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8007c84:	2e00      	cmp	r6, #0
 8007c86:	f6bf ad69 	bge.w	800775c <__ieee754_powf+0x30>
 8007c8a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8007c8e:	ea58 0805 	orrs.w	r8, r8, r5
 8007c92:	f47f adc7 	bne.w	8007824 <__ieee754_powf+0xf8>
 8007c96:	ee70 7a40 	vsub.f32	s15, s0, s0
 8007c9a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8007c9e:	e55d      	b.n	800775c <__ieee754_powf+0x30>
 8007ca0:	ff800000 	.word	0xff800000
 8007ca4:	3f317218 	.word	0x3f317218
 8007ca8:	3f317200 	.word	0x3f317200
 8007cac:	35bfbe8c 	.word	0x35bfbe8c
 8007cb0:	b5ddea0e 	.word	0xb5ddea0e
 8007cb4:	3331bb4c 	.word	0x3331bb4c
 8007cb8:	388ab355 	.word	0x388ab355
 8007cbc:	bb360b61 	.word	0xbb360b61
 8007cc0:	3e2aaaab 	.word	0x3e2aaaab
 8007cc4:	00000000 	.word	0x00000000

08007cc8 <fabsf>:
 8007cc8:	ee10 3a10 	vmov	r3, s0
 8007ccc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007cd0:	ee00 3a10 	vmov	s0, r3
 8007cd4:	4770      	bx	lr
	...

08007cd8 <scalbnf>:
 8007cd8:	ee10 3a10 	vmov	r3, s0
 8007cdc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8007ce0:	d02b      	beq.n	8007d3a <scalbnf+0x62>
 8007ce2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8007ce6:	d302      	bcc.n	8007cee <scalbnf+0x16>
 8007ce8:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007cec:	4770      	bx	lr
 8007cee:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8007cf2:	d123      	bne.n	8007d3c <scalbnf+0x64>
 8007cf4:	4b24      	ldr	r3, [pc, #144]	@ (8007d88 <scalbnf+0xb0>)
 8007cf6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8007d8c <scalbnf+0xb4>
 8007cfa:	4298      	cmp	r0, r3
 8007cfc:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007d00:	db17      	blt.n	8007d32 <scalbnf+0x5a>
 8007d02:	ee10 3a10 	vmov	r3, s0
 8007d06:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007d0a:	3a19      	subs	r2, #25
 8007d0c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8007d10:	4288      	cmp	r0, r1
 8007d12:	dd15      	ble.n	8007d40 <scalbnf+0x68>
 8007d14:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8007d90 <scalbnf+0xb8>
 8007d18:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8007d94 <scalbnf+0xbc>
 8007d1c:	ee10 3a10 	vmov	r3, s0
 8007d20:	eeb0 7a67 	vmov.f32	s14, s15
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	bfb8      	it	lt
 8007d28:	eef0 7a66 	vmovlt.f32	s15, s13
 8007d2c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8007d30:	4770      	bx	lr
 8007d32:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8007d98 <scalbnf+0xc0>
 8007d36:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007d3a:	4770      	bx	lr
 8007d3c:	0dd2      	lsrs	r2, r2, #23
 8007d3e:	e7e5      	b.n	8007d0c <scalbnf+0x34>
 8007d40:	4410      	add	r0, r2
 8007d42:	28fe      	cmp	r0, #254	@ 0xfe
 8007d44:	dce6      	bgt.n	8007d14 <scalbnf+0x3c>
 8007d46:	2800      	cmp	r0, #0
 8007d48:	dd06      	ble.n	8007d58 <scalbnf+0x80>
 8007d4a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007d4e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8007d52:	ee00 3a10 	vmov	s0, r3
 8007d56:	4770      	bx	lr
 8007d58:	f110 0f16 	cmn.w	r0, #22
 8007d5c:	da09      	bge.n	8007d72 <scalbnf+0x9a>
 8007d5e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8007d98 <scalbnf+0xc0>
 8007d62:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8007d9c <scalbnf+0xc4>
 8007d66:	ee10 3a10 	vmov	r3, s0
 8007d6a:	eeb0 7a67 	vmov.f32	s14, s15
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	e7d9      	b.n	8007d26 <scalbnf+0x4e>
 8007d72:	3019      	adds	r0, #25
 8007d74:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007d78:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8007d7c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8007da0 <scalbnf+0xc8>
 8007d80:	ee07 3a90 	vmov	s15, r3
 8007d84:	e7d7      	b.n	8007d36 <scalbnf+0x5e>
 8007d86:	bf00      	nop
 8007d88:	ffff3cb0 	.word	0xffff3cb0
 8007d8c:	4c000000 	.word	0x4c000000
 8007d90:	7149f2ca 	.word	0x7149f2ca
 8007d94:	f149f2ca 	.word	0xf149f2ca
 8007d98:	0da24260 	.word	0x0da24260
 8007d9c:	8da24260 	.word	0x8da24260
 8007da0:	33000000 	.word	0x33000000

08007da4 <with_errnof>:
 8007da4:	b510      	push	{r4, lr}
 8007da6:	ed2d 8b02 	vpush	{d8}
 8007daa:	eeb0 8a40 	vmov.f32	s16, s0
 8007dae:	4604      	mov	r4, r0
 8007db0:	f7fe ff02 	bl	8006bb8 <__errno>
 8007db4:	eeb0 0a48 	vmov.f32	s0, s16
 8007db8:	ecbd 8b02 	vpop	{d8}
 8007dbc:	6004      	str	r4, [r0, #0]
 8007dbe:	bd10      	pop	{r4, pc}

08007dc0 <xflowf>:
 8007dc0:	b130      	cbz	r0, 8007dd0 <xflowf+0x10>
 8007dc2:	eef1 7a40 	vneg.f32	s15, s0
 8007dc6:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007dca:	2022      	movs	r0, #34	@ 0x22
 8007dcc:	f7ff bfea 	b.w	8007da4 <with_errnof>
 8007dd0:	eef0 7a40 	vmov.f32	s15, s0
 8007dd4:	e7f7      	b.n	8007dc6 <xflowf+0x6>
	...

08007dd8 <__math_uflowf>:
 8007dd8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007de0 <__math_uflowf+0x8>
 8007ddc:	f7ff bff0 	b.w	8007dc0 <xflowf>
 8007de0:	10000000 	.word	0x10000000

08007de4 <__math_oflowf>:
 8007de4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007dec <__math_oflowf+0x8>
 8007de8:	f7ff bfea 	b.w	8007dc0 <xflowf>
 8007dec:	70000000 	.word	0x70000000

08007df0 <__ieee754_sqrtf>:
 8007df0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8007df4:	4770      	bx	lr
	...

08007df8 <_sbrk>:
 8007df8:	4a04      	ldr	r2, [pc, #16]	@ (8007e0c <_sbrk+0x14>)
 8007dfa:	6811      	ldr	r1, [r2, #0]
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	b909      	cbnz	r1, 8007e04 <_sbrk+0xc>
 8007e00:	4903      	ldr	r1, [pc, #12]	@ (8007e10 <_sbrk+0x18>)
 8007e02:	6011      	str	r1, [r2, #0]
 8007e04:	6810      	ldr	r0, [r2, #0]
 8007e06:	4403      	add	r3, r0
 8007e08:	6013      	str	r3, [r2, #0]
 8007e0a:	4770      	bx	lr
 8007e0c:	20001298 	.word	0x20001298
 8007e10:	200012a0 	.word	0x200012a0

08007e14 <_init>:
 8007e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e16:	bf00      	nop
 8007e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e1a:	bc08      	pop	{r3}
 8007e1c:	469e      	mov	lr, r3
 8007e1e:	4770      	bx	lr

08007e20 <_fini>:
 8007e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e22:	bf00      	nop
 8007e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e26:	bc08      	pop	{r3}
 8007e28:	469e      	mov	lr, r3
 8007e2a:	4770      	bx	lr
