// Seed: 4211434658
module module_0 ();
  id_1(
      .id_0((id_2)), .id_1(id_3 - 1), .id_2(id_4 - 1), .id_3(id_2), .id_4(1), .id_5(id_5), .id_6(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always begin
    id_5 <= id_8;
  end
  module_0();
endmodule
