<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Tue Dec 25 22:47:56 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     LED_block
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'clk' 53.200000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk" 53.200000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 11.059ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_8">count[10]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_18">count[22]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               7.572ns  (38.7% logic, 61.3% route), 6 logic levels.

 Constraint Details:

      7.572ns physical path delay SLICE_8 to SLICE_18 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 18.631ns) by 11.059ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.452,R21C34B.CLK,R21C34B.Q1,SLICE_8:ROUTE, 1.427,R21C34B.Q1,R22C34D.B1,count[10]:CTOF_DEL, 0.495,R22C34D.B1,R22C34D.F1,SLICE_23:ROUTE, 0.693,R22C34D.F1,R22C35A.B1,un3_countlto10_2:CTOF_DEL, 0.495,R22C35A.B1,R22C35A.F1,SLICE_22:ROUTE, 0.693,R22C35A.F1,R22C35A.B0,un3_countlt15:CTOF_DEL, 0.495,R22C35A.B0,R22C35A.F0,SLICE_22:ROUTE, 0.693,R22C35A.F0,R22C35B.B1,un3_countlt22:CTOF_DEL, 0.495,R22C35B.B1,R22C35B.F1,SLICE_21:ROUTE, 1.139,R22C35B.F1,R21C36B.C1,un3_countlt23:CTOF_DEL, 0.495,R21C36B.C1,R21C36B.F1,SLICE_18:ROUTE, 0.000,R21C36B.F1,R21C36B.DI1,count_3[22]">Data path</A> SLICE_8 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C34B.CLK to     R21C34B.Q1 <A href="#@comp:SLICE_8">SLICE_8</A> (from <A href="#@net:clk">clk</A>)
ROUTE         2     1.427<A href="#@net:count[10]:R21C34B.Q1:R22C34D.B1:1.427">     R21C34B.Q1 to R22C34D.B1    </A> <A href="#@net:count[10]">count[10]</A>
CTOF_DEL    ---     0.495     R22C34D.B1 to     R22C34D.F1 <A href="#@comp:SLICE_23">SLICE_23</A>
ROUTE         1     0.693<A href="#@net:un3_countlto10_2:R22C34D.F1:R22C35A.B1:0.693">     R22C34D.F1 to R22C35A.B1    </A> <A href="#@net:un3_countlto10_2">un3_countlto10_2</A>
CTOF_DEL    ---     0.495     R22C35A.B1 to     R22C35A.F1 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt15:R22C35A.F1:R22C35A.B0:0.693">     R22C35A.F1 to R22C35A.B0    </A> <A href="#@net:un3_countlt15">un3_countlt15</A>
CTOF_DEL    ---     0.495     R22C35A.B0 to     R22C35A.F0 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt22:R22C35A.F0:R22C35B.B1:0.693">     R22C35A.F0 to R22C35B.B1    </A> <A href="#@net:un3_countlt22">un3_countlt22</A>
CTOF_DEL    ---     0.495     R22C35B.B1 to     R22C35B.F1 <A href="#@comp:SLICE_21">SLICE_21</A>
ROUTE        14     1.139<A href="#@net:un3_countlt23:R22C35B.F1:R21C36B.C1:1.139">     R22C35B.F1 to R21C36B.C1    </A> <A href="#@net:un3_countlt23">un3_countlt23</A>
CTOF_DEL    ---     0.495     R21C36B.C1 to     R21C36B.F1 <A href="#@comp:SLICE_18">SLICE_18</A>
ROUTE         1     0.000<A href="#@net:count_3[22]:R21C36B.F1:R21C36B.DI1:0.000">     R21C36B.F1 to R21C36B.DI1   </A> <A href="#@net:count_3[22]">count_3[22]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    7.572   (38.7% logic, 61.3% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R21C34B.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R21C34B.CLK:4.162">        OSC.OSC to R21C34B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R21C36B.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R21C36B.CLK:4.162">        OSC.OSC to R21C36B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 11.059ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_8">count[10]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_18">count[21]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               7.572ns  (38.7% logic, 61.3% route), 6 logic levels.

 Constraint Details:

      7.572ns physical path delay SLICE_8 to SLICE_18 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 18.631ns) by 11.059ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.452,R21C34B.CLK,R21C34B.Q1,SLICE_8:ROUTE, 1.427,R21C34B.Q1,R22C34D.B1,count[10]:CTOF_DEL, 0.495,R22C34D.B1,R22C34D.F1,SLICE_23:ROUTE, 0.693,R22C34D.F1,R22C35A.B1,un3_countlto10_2:CTOF_DEL, 0.495,R22C35A.B1,R22C35A.F1,SLICE_22:ROUTE, 0.693,R22C35A.F1,R22C35A.B0,un3_countlt15:CTOF_DEL, 0.495,R22C35A.B0,R22C35A.F0,SLICE_22:ROUTE, 0.693,R22C35A.F0,R22C35B.B1,un3_countlt22:CTOF_DEL, 0.495,R22C35B.B1,R22C35B.F1,SLICE_21:ROUTE, 1.139,R22C35B.F1,R21C36B.C0,un3_countlt23:CTOF_DEL, 0.495,R21C36B.C0,R21C36B.F0,SLICE_18:ROUTE, 0.000,R21C36B.F0,R21C36B.DI0,count_3[21]">Data path</A> SLICE_8 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C34B.CLK to     R21C34B.Q1 <A href="#@comp:SLICE_8">SLICE_8</A> (from <A href="#@net:clk">clk</A>)
ROUTE         2     1.427<A href="#@net:count[10]:R21C34B.Q1:R22C34D.B1:1.427">     R21C34B.Q1 to R22C34D.B1    </A> <A href="#@net:count[10]">count[10]</A>
CTOF_DEL    ---     0.495     R22C34D.B1 to     R22C34D.F1 <A href="#@comp:SLICE_23">SLICE_23</A>
ROUTE         1     0.693<A href="#@net:un3_countlto10_2:R22C34D.F1:R22C35A.B1:0.693">     R22C34D.F1 to R22C35A.B1    </A> <A href="#@net:un3_countlto10_2">un3_countlto10_2</A>
CTOF_DEL    ---     0.495     R22C35A.B1 to     R22C35A.F1 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt15:R22C35A.F1:R22C35A.B0:0.693">     R22C35A.F1 to R22C35A.B0    </A> <A href="#@net:un3_countlt15">un3_countlt15</A>
CTOF_DEL    ---     0.495     R22C35A.B0 to     R22C35A.F0 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt22:R22C35A.F0:R22C35B.B1:0.693">     R22C35A.F0 to R22C35B.B1    </A> <A href="#@net:un3_countlt22">un3_countlt22</A>
CTOF_DEL    ---     0.495     R22C35B.B1 to     R22C35B.F1 <A href="#@comp:SLICE_21">SLICE_21</A>
ROUTE        14     1.139<A href="#@net:un3_countlt23:R22C35B.F1:R21C36B.C0:1.139">     R22C35B.F1 to R21C36B.C0    </A> <A href="#@net:un3_countlt23">un3_countlt23</A>
CTOF_DEL    ---     0.495     R21C36B.C0 to     R21C36B.F0 <A href="#@comp:SLICE_18">SLICE_18</A>
ROUTE         1     0.000<A href="#@net:count_3[21]:R21C36B.F0:R21C36B.DI0:0.000">     R21C36B.F0 to R21C36B.DI0   </A> <A href="#@net:count_3[21]">count_3[21]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    7.572   (38.7% logic, 61.3% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R21C34B.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R21C34B.CLK:4.162">        OSC.OSC to R21C34B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R21C36B.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R21C36B.CLK:4.162">        OSC.OSC to R21C36B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 11.059ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_8">count[10]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_19">count[24]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               7.572ns  (38.7% logic, 61.3% route), 6 logic levels.

 Constraint Details:

      7.572ns physical path delay SLICE_8 to SLICE_19 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 18.631ns) by 11.059ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.452,R21C34B.CLK,R21C34B.Q1,SLICE_8:ROUTE, 1.427,R21C34B.Q1,R22C34D.B1,count[10]:CTOF_DEL, 0.495,R22C34D.B1,R22C34D.F1,SLICE_23:ROUTE, 0.693,R22C34D.F1,R22C35A.B1,un3_countlto10_2:CTOF_DEL, 0.495,R22C35A.B1,R22C35A.F1,SLICE_22:ROUTE, 0.693,R22C35A.F1,R22C35A.B0,un3_countlt15:CTOF_DEL, 0.495,R22C35A.B0,R22C35A.F0,SLICE_22:ROUTE, 0.693,R22C35A.F0,R22C35B.B1,un3_countlt22:CTOF_DEL, 0.495,R22C35B.B1,R22C35B.F1,SLICE_21:ROUTE, 1.139,R22C35B.F1,R21C36C.C0,un3_countlt23:CTOF_DEL, 0.495,R21C36C.C0,R21C36C.F0,SLICE_19:ROUTE, 0.000,R21C36C.F0,R21C36C.DI0,count_3[24]">Data path</A> SLICE_8 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C34B.CLK to     R21C34B.Q1 <A href="#@comp:SLICE_8">SLICE_8</A> (from <A href="#@net:clk">clk</A>)
ROUTE         2     1.427<A href="#@net:count[10]:R21C34B.Q1:R22C34D.B1:1.427">     R21C34B.Q1 to R22C34D.B1    </A> <A href="#@net:count[10]">count[10]</A>
CTOF_DEL    ---     0.495     R22C34D.B1 to     R22C34D.F1 <A href="#@comp:SLICE_23">SLICE_23</A>
ROUTE         1     0.693<A href="#@net:un3_countlto10_2:R22C34D.F1:R22C35A.B1:0.693">     R22C34D.F1 to R22C35A.B1    </A> <A href="#@net:un3_countlto10_2">un3_countlto10_2</A>
CTOF_DEL    ---     0.495     R22C35A.B1 to     R22C35A.F1 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt15:R22C35A.F1:R22C35A.B0:0.693">     R22C35A.F1 to R22C35A.B0    </A> <A href="#@net:un3_countlt15">un3_countlt15</A>
CTOF_DEL    ---     0.495     R22C35A.B0 to     R22C35A.F0 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt22:R22C35A.F0:R22C35B.B1:0.693">     R22C35A.F0 to R22C35B.B1    </A> <A href="#@net:un3_countlt22">un3_countlt22</A>
CTOF_DEL    ---     0.495     R22C35B.B1 to     R22C35B.F1 <A href="#@comp:SLICE_21">SLICE_21</A>
ROUTE        14     1.139<A href="#@net:un3_countlt23:R22C35B.F1:R21C36C.C0:1.139">     R22C35B.F1 to R21C36C.C0    </A> <A href="#@net:un3_countlt23">un3_countlt23</A>
CTOF_DEL    ---     0.495     R21C36C.C0 to     R21C36C.F0 <A href="#@comp:SLICE_19">SLICE_19</A>
ROUTE         1     0.000<A href="#@net:count_3[24]:R21C36C.F0:R21C36C.DI0:0.000">     R21C36C.F0 to R21C36C.DI0   </A> <A href="#@net:count_3[24]">count_3[24]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    7.572   (38.7% logic, 61.3% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R21C34B.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R21C34B.CLK:4.162">        OSC.OSC to R21C34B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R21C36C.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R21C36C.CLK:4.162">        OSC.OSC to R21C36C.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 11.059ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_8">count[10]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_20">led</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               7.572ns  (38.7% logic, 61.3% route), 6 logic levels.

 Constraint Details:

      7.572ns physical path delay SLICE_8 to SLICE_20 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 18.631ns) by 11.059ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.452,R21C34B.CLK,R21C34B.Q1,SLICE_8:ROUTE, 1.427,R21C34B.Q1,R22C34D.B1,count[10]:CTOF_DEL, 0.495,R22C34D.B1,R22C34D.F1,SLICE_23:ROUTE, 0.693,R22C34D.F1,R22C35A.B1,un3_countlto10_2:CTOF_DEL, 0.495,R22C35A.B1,R22C35A.F1,SLICE_22:ROUTE, 0.693,R22C35A.F1,R22C35A.B0,un3_countlt15:CTOF_DEL, 0.495,R22C35A.B0,R22C35A.F0,SLICE_22:ROUTE, 0.693,R22C35A.F0,R22C35B.B1,un3_countlt22:CTOF_DEL, 0.495,R22C35B.B1,R22C35B.F1,SLICE_21:ROUTE, 1.139,R22C35B.F1,R21C36D.C0,un3_countlt23:CTOF_DEL, 0.495,R21C36D.C0,R21C36D.F0,SLICE_20:ROUTE, 0.000,R21C36D.F0,R21C36D.DI0,led_RNO">Data path</A> SLICE_8 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C34B.CLK to     R21C34B.Q1 <A href="#@comp:SLICE_8">SLICE_8</A> (from <A href="#@net:clk">clk</A>)
ROUTE         2     1.427<A href="#@net:count[10]:R21C34B.Q1:R22C34D.B1:1.427">     R21C34B.Q1 to R22C34D.B1    </A> <A href="#@net:count[10]">count[10]</A>
CTOF_DEL    ---     0.495     R22C34D.B1 to     R22C34D.F1 <A href="#@comp:SLICE_23">SLICE_23</A>
ROUTE         1     0.693<A href="#@net:un3_countlto10_2:R22C34D.F1:R22C35A.B1:0.693">     R22C34D.F1 to R22C35A.B1    </A> <A href="#@net:un3_countlto10_2">un3_countlto10_2</A>
CTOF_DEL    ---     0.495     R22C35A.B1 to     R22C35A.F1 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt15:R22C35A.F1:R22C35A.B0:0.693">     R22C35A.F1 to R22C35A.B0    </A> <A href="#@net:un3_countlt15">un3_countlt15</A>
CTOF_DEL    ---     0.495     R22C35A.B0 to     R22C35A.F0 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt22:R22C35A.F0:R22C35B.B1:0.693">     R22C35A.F0 to R22C35B.B1    </A> <A href="#@net:un3_countlt22">un3_countlt22</A>
CTOF_DEL    ---     0.495     R22C35B.B1 to     R22C35B.F1 <A href="#@comp:SLICE_21">SLICE_21</A>
ROUTE        14     1.139<A href="#@net:un3_countlt23:R22C35B.F1:R21C36D.C0:1.139">     R22C35B.F1 to R21C36D.C0    </A> <A href="#@net:un3_countlt23">un3_countlt23</A>
CTOF_DEL    ---     0.495     R21C36D.C0 to     R21C36D.F0 <A href="#@comp:SLICE_20">SLICE_20</A>
ROUTE         1     0.000<A href="#@net:led_RNO:R21C36D.F0:R21C36D.DI0:0.000">     R21C36D.F0 to R21C36D.DI0   </A> <A href="#@net:led_RNO">led_RNO</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    7.572   (38.7% logic, 61.3% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R21C34B.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R21C34B.CLK:4.162">        OSC.OSC to R21C34B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R21C36D.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R21C36D.CLK:4.162">        OSC.OSC to R21C36D.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 11.090ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_8">count[10]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_14">count[12]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               7.541ns  (38.8% logic, 61.2% route), 6 logic levels.

 Constraint Details:

      7.541ns physical path delay SLICE_8 to SLICE_14 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 18.631ns) by 11.090ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.452,R21C34B.CLK,R21C34B.Q1,SLICE_8:ROUTE, 1.427,R21C34B.Q1,R22C34D.B1,count[10]:CTOF_DEL, 0.495,R22C34D.B1,R22C34D.F1,SLICE_23:ROUTE, 0.693,R22C34D.F1,R22C35A.B1,un3_countlto10_2:CTOF_DEL, 0.495,R22C35A.B1,R22C35A.F1,SLICE_22:ROUTE, 0.693,R22C35A.F1,R22C35A.B0,un3_countlt15:CTOF_DEL, 0.495,R22C35A.B0,R22C35A.F0,SLICE_22:ROUTE, 0.693,R22C35A.F0,R22C35B.B1,un3_countlt22:CTOF_DEL, 0.495,R22C35B.B1,R22C35B.F1,SLICE_21:ROUTE, 1.108,R22C35B.F1,R22C34C.B1,un3_countlt23:CTOF_DEL, 0.495,R22C34C.B1,R22C34C.F1,SLICE_14:ROUTE, 0.000,R22C34C.F1,R22C34C.DI1,count_3[12]">Data path</A> SLICE_8 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C34B.CLK to     R21C34B.Q1 <A href="#@comp:SLICE_8">SLICE_8</A> (from <A href="#@net:clk">clk</A>)
ROUTE         2     1.427<A href="#@net:count[10]:R21C34B.Q1:R22C34D.B1:1.427">     R21C34B.Q1 to R22C34D.B1    </A> <A href="#@net:count[10]">count[10]</A>
CTOF_DEL    ---     0.495     R22C34D.B1 to     R22C34D.F1 <A href="#@comp:SLICE_23">SLICE_23</A>
ROUTE         1     0.693<A href="#@net:un3_countlto10_2:R22C34D.F1:R22C35A.B1:0.693">     R22C34D.F1 to R22C35A.B1    </A> <A href="#@net:un3_countlto10_2">un3_countlto10_2</A>
CTOF_DEL    ---     0.495     R22C35A.B1 to     R22C35A.F1 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt15:R22C35A.F1:R22C35A.B0:0.693">     R22C35A.F1 to R22C35A.B0    </A> <A href="#@net:un3_countlt15">un3_countlt15</A>
CTOF_DEL    ---     0.495     R22C35A.B0 to     R22C35A.F0 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt22:R22C35A.F0:R22C35B.B1:0.693">     R22C35A.F0 to R22C35B.B1    </A> <A href="#@net:un3_countlt22">un3_countlt22</A>
CTOF_DEL    ---     0.495     R22C35B.B1 to     R22C35B.F1 <A href="#@comp:SLICE_21">SLICE_21</A>
ROUTE        14     1.108<A href="#@net:un3_countlt23:R22C35B.F1:R22C34C.B1:1.108">     R22C35B.F1 to R22C34C.B1    </A> <A href="#@net:un3_countlt23">un3_countlt23</A>
CTOF_DEL    ---     0.495     R22C34C.B1 to     R22C34C.F1 <A href="#@comp:SLICE_14">SLICE_14</A>
ROUTE         1     0.000<A href="#@net:count_3[12]:R22C34C.F1:R22C34C.DI1:0.000">     R22C34C.F1 to R22C34C.DI1   </A> <A href="#@net:count_3[12]">count_3[12]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    7.541   (38.8% logic, 61.2% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R21C34B.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R21C34B.CLK:4.162">        OSC.OSC to R21C34B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R22C34C.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R22C34C.CLK:4.162">        OSC.OSC to R22C34C.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 11.090ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_8">count[10]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_14">count[11]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               7.541ns  (38.8% logic, 61.2% route), 6 logic levels.

 Constraint Details:

      7.541ns physical path delay SLICE_8 to SLICE_14 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 18.631ns) by 11.090ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.452,R21C34B.CLK,R21C34B.Q1,SLICE_8:ROUTE, 1.427,R21C34B.Q1,R22C34D.B1,count[10]:CTOF_DEL, 0.495,R22C34D.B1,R22C34D.F1,SLICE_23:ROUTE, 0.693,R22C34D.F1,R22C35A.B1,un3_countlto10_2:CTOF_DEL, 0.495,R22C35A.B1,R22C35A.F1,SLICE_22:ROUTE, 0.693,R22C35A.F1,R22C35A.B0,un3_countlt15:CTOF_DEL, 0.495,R22C35A.B0,R22C35A.F0,SLICE_22:ROUTE, 0.693,R22C35A.F0,R22C35B.B1,un3_countlt22:CTOF_DEL, 0.495,R22C35B.B1,R22C35B.F1,SLICE_21:ROUTE, 1.108,R22C35B.F1,R22C34C.B0,un3_countlt23:CTOF_DEL, 0.495,R22C34C.B0,R22C34C.F0,SLICE_14:ROUTE, 0.000,R22C34C.F0,R22C34C.DI0,count_3[11]">Data path</A> SLICE_8 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C34B.CLK to     R21C34B.Q1 <A href="#@comp:SLICE_8">SLICE_8</A> (from <A href="#@net:clk">clk</A>)
ROUTE         2     1.427<A href="#@net:count[10]:R21C34B.Q1:R22C34D.B1:1.427">     R21C34B.Q1 to R22C34D.B1    </A> <A href="#@net:count[10]">count[10]</A>
CTOF_DEL    ---     0.495     R22C34D.B1 to     R22C34D.F1 <A href="#@comp:SLICE_23">SLICE_23</A>
ROUTE         1     0.693<A href="#@net:un3_countlto10_2:R22C34D.F1:R22C35A.B1:0.693">     R22C34D.F1 to R22C35A.B1    </A> <A href="#@net:un3_countlto10_2">un3_countlto10_2</A>
CTOF_DEL    ---     0.495     R22C35A.B1 to     R22C35A.F1 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt15:R22C35A.F1:R22C35A.B0:0.693">     R22C35A.F1 to R22C35A.B0    </A> <A href="#@net:un3_countlt15">un3_countlt15</A>
CTOF_DEL    ---     0.495     R22C35A.B0 to     R22C35A.F0 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt22:R22C35A.F0:R22C35B.B1:0.693">     R22C35A.F0 to R22C35B.B1    </A> <A href="#@net:un3_countlt22">un3_countlt22</A>
CTOF_DEL    ---     0.495     R22C35B.B1 to     R22C35B.F1 <A href="#@comp:SLICE_21">SLICE_21</A>
ROUTE        14     1.108<A href="#@net:un3_countlt23:R22C35B.F1:R22C34C.B0:1.108">     R22C35B.F1 to R22C34C.B0    </A> <A href="#@net:un3_countlt23">un3_countlt23</A>
CTOF_DEL    ---     0.495     R22C34C.B0 to     R22C34C.F0 <A href="#@comp:SLICE_14">SLICE_14</A>
ROUTE         1     0.000<A href="#@net:count_3[11]:R22C34C.F0:R22C34C.DI0:0.000">     R22C34C.F0 to R22C34C.DI0   </A> <A href="#@net:count_3[11]">count_3[11]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    7.541   (38.8% logic, 61.2% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R21C34B.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R21C34B.CLK:4.162">        OSC.OSC to R21C34B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R22C34C.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R22C34C.CLK:4.162">        OSC.OSC to R22C34C.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 11.090ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_8">count[10]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_15">count[14]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               7.541ns  (38.8% logic, 61.2% route), 6 logic levels.

 Constraint Details:

      7.541ns physical path delay SLICE_8 to SLICE_15 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 18.631ns) by 11.090ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.452,R21C34B.CLK,R21C34B.Q1,SLICE_8:ROUTE, 1.427,R21C34B.Q1,R22C34D.B1,count[10]:CTOF_DEL, 0.495,R22C34D.B1,R22C34D.F1,SLICE_23:ROUTE, 0.693,R22C34D.F1,R22C35A.B1,un3_countlto10_2:CTOF_DEL, 0.495,R22C35A.B1,R22C35A.F1,SLICE_22:ROUTE, 0.693,R22C35A.F1,R22C35A.B0,un3_countlt15:CTOF_DEL, 0.495,R22C35A.B0,R22C35A.F0,SLICE_22:ROUTE, 0.693,R22C35A.F0,R22C35B.B1,un3_countlt22:CTOF_DEL, 0.495,R22C35B.B1,R22C35B.F1,SLICE_21:ROUTE, 1.108,R22C35B.F1,R22C34A.B1,un3_countlt23:CTOF_DEL, 0.495,R22C34A.B1,R22C34A.F1,SLICE_15:ROUTE, 0.000,R22C34A.F1,R22C34A.DI1,count_3[14]">Data path</A> SLICE_8 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C34B.CLK to     R21C34B.Q1 <A href="#@comp:SLICE_8">SLICE_8</A> (from <A href="#@net:clk">clk</A>)
ROUTE         2     1.427<A href="#@net:count[10]:R21C34B.Q1:R22C34D.B1:1.427">     R21C34B.Q1 to R22C34D.B1    </A> <A href="#@net:count[10]">count[10]</A>
CTOF_DEL    ---     0.495     R22C34D.B1 to     R22C34D.F1 <A href="#@comp:SLICE_23">SLICE_23</A>
ROUTE         1     0.693<A href="#@net:un3_countlto10_2:R22C34D.F1:R22C35A.B1:0.693">     R22C34D.F1 to R22C35A.B1    </A> <A href="#@net:un3_countlto10_2">un3_countlto10_2</A>
CTOF_DEL    ---     0.495     R22C35A.B1 to     R22C35A.F1 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt15:R22C35A.F1:R22C35A.B0:0.693">     R22C35A.F1 to R22C35A.B0    </A> <A href="#@net:un3_countlt15">un3_countlt15</A>
CTOF_DEL    ---     0.495     R22C35A.B0 to     R22C35A.F0 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt22:R22C35A.F0:R22C35B.B1:0.693">     R22C35A.F0 to R22C35B.B1    </A> <A href="#@net:un3_countlt22">un3_countlt22</A>
CTOF_DEL    ---     0.495     R22C35B.B1 to     R22C35B.F1 <A href="#@comp:SLICE_21">SLICE_21</A>
ROUTE        14     1.108<A href="#@net:un3_countlt23:R22C35B.F1:R22C34A.B1:1.108">     R22C35B.F1 to R22C34A.B1    </A> <A href="#@net:un3_countlt23">un3_countlt23</A>
CTOF_DEL    ---     0.495     R22C34A.B1 to     R22C34A.F1 <A href="#@comp:SLICE_15">SLICE_15</A>
ROUTE         1     0.000<A href="#@net:count_3[14]:R22C34A.F1:R22C34A.DI1:0.000">     R22C34A.F1 to R22C34A.DI1   </A> <A href="#@net:count_3[14]">count_3[14]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    7.541   (38.8% logic, 61.2% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R21C34B.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R21C34B.CLK:4.162">        OSC.OSC to R21C34B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R22C34A.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R22C34A.CLK:4.162">        OSC.OSC to R22C34A.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 11.090ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_8">count[10]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_15">count[13]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               7.541ns  (38.8% logic, 61.2% route), 6 logic levels.

 Constraint Details:

      7.541ns physical path delay SLICE_8 to SLICE_15 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 18.631ns) by 11.090ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.452,R21C34B.CLK,R21C34B.Q1,SLICE_8:ROUTE, 1.427,R21C34B.Q1,R22C34D.B1,count[10]:CTOF_DEL, 0.495,R22C34D.B1,R22C34D.F1,SLICE_23:ROUTE, 0.693,R22C34D.F1,R22C35A.B1,un3_countlto10_2:CTOF_DEL, 0.495,R22C35A.B1,R22C35A.F1,SLICE_22:ROUTE, 0.693,R22C35A.F1,R22C35A.B0,un3_countlt15:CTOF_DEL, 0.495,R22C35A.B0,R22C35A.F0,SLICE_22:ROUTE, 0.693,R22C35A.F0,R22C35B.B1,un3_countlt22:CTOF_DEL, 0.495,R22C35B.B1,R22C35B.F1,SLICE_21:ROUTE, 1.108,R22C35B.F1,R22C34A.B0,un3_countlt23:CTOF_DEL, 0.495,R22C34A.B0,R22C34A.F0,SLICE_15:ROUTE, 0.000,R22C34A.F0,R22C34A.DI0,count_3[13]">Data path</A> SLICE_8 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C34B.CLK to     R21C34B.Q1 <A href="#@comp:SLICE_8">SLICE_8</A> (from <A href="#@net:clk">clk</A>)
ROUTE         2     1.427<A href="#@net:count[10]:R21C34B.Q1:R22C34D.B1:1.427">     R21C34B.Q1 to R22C34D.B1    </A> <A href="#@net:count[10]">count[10]</A>
CTOF_DEL    ---     0.495     R22C34D.B1 to     R22C34D.F1 <A href="#@comp:SLICE_23">SLICE_23</A>
ROUTE         1     0.693<A href="#@net:un3_countlto10_2:R22C34D.F1:R22C35A.B1:0.693">     R22C34D.F1 to R22C35A.B1    </A> <A href="#@net:un3_countlto10_2">un3_countlto10_2</A>
CTOF_DEL    ---     0.495     R22C35A.B1 to     R22C35A.F1 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt15:R22C35A.F1:R22C35A.B0:0.693">     R22C35A.F1 to R22C35A.B0    </A> <A href="#@net:un3_countlt15">un3_countlt15</A>
CTOF_DEL    ---     0.495     R22C35A.B0 to     R22C35A.F0 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt22:R22C35A.F0:R22C35B.B1:0.693">     R22C35A.F0 to R22C35B.B1    </A> <A href="#@net:un3_countlt22">un3_countlt22</A>
CTOF_DEL    ---     0.495     R22C35B.B1 to     R22C35B.F1 <A href="#@comp:SLICE_21">SLICE_21</A>
ROUTE        14     1.108<A href="#@net:un3_countlt23:R22C35B.F1:R22C34A.B0:1.108">     R22C35B.F1 to R22C34A.B0    </A> <A href="#@net:un3_countlt23">un3_countlt23</A>
CTOF_DEL    ---     0.495     R22C34A.B0 to     R22C34A.F0 <A href="#@comp:SLICE_15">SLICE_15</A>
ROUTE         1     0.000<A href="#@net:count_3[13]:R22C34A.F0:R22C34A.DI0:0.000">     R22C34A.F0 to R22C34A.DI0   </A> <A href="#@net:count_3[13]">count_3[13]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    7.541   (38.8% logic, 61.2% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R21C34B.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R21C34B.CLK:4.162">        OSC.OSC to R21C34B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R22C34A.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R22C34A.CLK:4.162">        OSC.OSC to R22C34A.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 11.430ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_9">count[7]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_18">count[21]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               7.201ns  (33.8% logic, 66.2% route), 5 logic levels.

 Constraint Details:

      7.201ns physical path delay SLICE_9 to SLICE_18 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 18.631ns) by 11.430ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.452,R21C34A.CLK,R21C34A.Q0,SLICE_9:ROUTE, 2.244,R21C34A.Q0,R22C35A.A1,count[7]:CTOF_DEL, 0.495,R22C35A.A1,R22C35A.F1,SLICE_22:ROUTE, 0.693,R22C35A.F1,R22C35A.B0,un3_countlt15:CTOF_DEL, 0.495,R22C35A.B0,R22C35A.F0,SLICE_22:ROUTE, 0.693,R22C35A.F0,R22C35B.B1,un3_countlt22:CTOF_DEL, 0.495,R22C35B.B1,R22C35B.F1,SLICE_21:ROUTE, 1.139,R22C35B.F1,R21C36B.C0,un3_countlt23:CTOF_DEL, 0.495,R21C36B.C0,R21C36B.F0,SLICE_18:ROUTE, 0.000,R21C36B.F0,R21C36B.DI0,count_3[21]">Data path</A> SLICE_9 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C34A.CLK to     R21C34A.Q0 <A href="#@comp:SLICE_9">SLICE_9</A> (from <A href="#@net:clk">clk</A>)
ROUTE         2     2.244<A href="#@net:count[7]:R21C34A.Q0:R22C35A.A1:2.244">     R21C34A.Q0 to R22C35A.A1    </A> <A href="#@net:count[7]">count[7]</A>
CTOF_DEL    ---     0.495     R22C35A.A1 to     R22C35A.F1 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt15:R22C35A.F1:R22C35A.B0:0.693">     R22C35A.F1 to R22C35A.B0    </A> <A href="#@net:un3_countlt15">un3_countlt15</A>
CTOF_DEL    ---     0.495     R22C35A.B0 to     R22C35A.F0 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt22:R22C35A.F0:R22C35B.B1:0.693">     R22C35A.F0 to R22C35B.B1    </A> <A href="#@net:un3_countlt22">un3_countlt22</A>
CTOF_DEL    ---     0.495     R22C35B.B1 to     R22C35B.F1 <A href="#@comp:SLICE_21">SLICE_21</A>
ROUTE        14     1.139<A href="#@net:un3_countlt23:R22C35B.F1:R21C36B.C0:1.139">     R22C35B.F1 to R21C36B.C0    </A> <A href="#@net:un3_countlt23">un3_countlt23</A>
CTOF_DEL    ---     0.495     R21C36B.C0 to     R21C36B.F0 <A href="#@comp:SLICE_18">SLICE_18</A>
ROUTE         1     0.000<A href="#@net:count_3[21]:R21C36B.F0:R21C36B.DI0:0.000">     R21C36B.F0 to R21C36B.DI0   </A> <A href="#@net:count_3[21]">count_3[21]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    7.201   (33.8% logic, 66.2% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R21C34A.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R21C34A.CLK:4.162">        OSC.OSC to R21C34A.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R21C36B.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R21C36B.CLK:4.162">        OSC.OSC to R21C36B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 11.430ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_9">count[7]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_20">led</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               7.201ns  (33.8% logic, 66.2% route), 5 logic levels.

 Constraint Details:

      7.201ns physical path delay SLICE_9 to SLICE_20 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 18.631ns) by 11.430ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.452,R21C34A.CLK,R21C34A.Q0,SLICE_9:ROUTE, 2.244,R21C34A.Q0,R22C35A.A1,count[7]:CTOF_DEL, 0.495,R22C35A.A1,R22C35A.F1,SLICE_22:ROUTE, 0.693,R22C35A.F1,R22C35A.B0,un3_countlt15:CTOF_DEL, 0.495,R22C35A.B0,R22C35A.F0,SLICE_22:ROUTE, 0.693,R22C35A.F0,R22C35B.B1,un3_countlt22:CTOF_DEL, 0.495,R22C35B.B1,R22C35B.F1,SLICE_21:ROUTE, 1.139,R22C35B.F1,R21C36D.C0,un3_countlt23:CTOF_DEL, 0.495,R21C36D.C0,R21C36D.F0,SLICE_20:ROUTE, 0.000,R21C36D.F0,R21C36D.DI0,led_RNO">Data path</A> SLICE_9 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C34A.CLK to     R21C34A.Q0 <A href="#@comp:SLICE_9">SLICE_9</A> (from <A href="#@net:clk">clk</A>)
ROUTE         2     2.244<A href="#@net:count[7]:R21C34A.Q0:R22C35A.A1:2.244">     R21C34A.Q0 to R22C35A.A1    </A> <A href="#@net:count[7]">count[7]</A>
CTOF_DEL    ---     0.495     R22C35A.A1 to     R22C35A.F1 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt15:R22C35A.F1:R22C35A.B0:0.693">     R22C35A.F1 to R22C35A.B0    </A> <A href="#@net:un3_countlt15">un3_countlt15</A>
CTOF_DEL    ---     0.495     R22C35A.B0 to     R22C35A.F0 <A href="#@comp:SLICE_22">SLICE_22</A>
ROUTE         1     0.693<A href="#@net:un3_countlt22:R22C35A.F0:R22C35B.B1:0.693">     R22C35A.F0 to R22C35B.B1    </A> <A href="#@net:un3_countlt22">un3_countlt22</A>
CTOF_DEL    ---     0.495     R22C35B.B1 to     R22C35B.F1 <A href="#@comp:SLICE_21">SLICE_21</A>
ROUTE        14     1.139<A href="#@net:un3_countlt23:R22C35B.F1:R21C36D.C0:1.139">     R22C35B.F1 to R21C36D.C0    </A> <A href="#@net:un3_countlt23">un3_countlt23</A>
CTOF_DEL    ---     0.495     R21C36D.C0 to     R21C36D.F0 <A href="#@comp:SLICE_20">SLICE_20</A>
ROUTE         1     0.000<A href="#@net:led_RNO:R21C36D.F0:R21C36D.DI0:0.000">     R21C36D.F0 to R21C36D.DI0   </A> <A href="#@net:led_RNO">led_RNO</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    7.201   (33.8% logic, 66.2% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R21C34A.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R21C34A.CLK:4.162">        OSC.OSC to R21C34A.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 4.162,OSC.OSC,R21C36D.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     4.162<A href="#@net:clk:OSC.OSC:R21C36D.CLK:4.162">        OSC.OSC to R21C36D.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

Report:  129.232MHz is the maximum frequency for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 53.200000 MHz ;     |   53.200 MHz|  129.232 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: <A href="#@net:clk">clk</A>   Source: OSCInst0.OSC   Loads: 16
   Covered under: FREQUENCY NET "clk" 53.200000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 592 paths, 1 nets, and 159 connections (100.00% coverage)

