library ieee;
use ieee.std_logic_1164.all;

entity creatNum is
port(clk : in std_logic;
		tens : out std_logic_vector(1 downto 0);
		unit : out std_logic_vector(2 downto 0));
end creatNum;

architecture oo of creatNum is
signal op : std_logic_vector(1 downto 0);
signal od : std_logic_vector(2 downto 0);
 
begin
process(clk)
begin
	if clk'event and clk='1' then
		case op is when "00" =>
			op <= "