Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date              : Fri Nov 13 14:04:50 2015
| Host              : MD1CYTZC running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -file ZynqDesign_wrapper_clock_utilization_routed.rpt
| Design            : ZynqDesign_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0
10. Net wise resources used in clock region X0Y1
11. Net wise resources used in clock region X1Y1
12. Net wise resources used in clock region X0Y2
13. Net wise resources used in clock region X1Y2

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    6 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        16 |         0 |
| MMCM  |    1 |         4 |         0 |
| PLL   |    0 |         4 |         0 |
| BUFR  |    0 |        16 |         0 |
| BUFMR |    0 |         8 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+----------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------+
|       |                                                                            |                                                                 |   Num Loads  |       |
+-------+----------------------------------------------------------------------------+-----------------------------------------------------------------+------+-------+-------+
| Index | BUFG Cell                                                                  | Net Name                                                        | BELs | Sites | Fixed |
+-------+----------------------------------------------------------------------------+-----------------------------------------------------------------+------+-------+-------+
|     1 | ZynqDesign_i/clk_wiz_0/inst/clkf_buf                                       | ZynqDesign_i/clk_wiz_0/inst/clkfbout_buf_ZynqDesign_clk_wiz_0_0 |    1 |     1 |    no |
|     2 | ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG                    | ZynqDesign_i/ps7/inst/FCLK_CLK1                                 |    2 |     2 |    no |
|     3 | ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX | ZynqDesign_i/ethernetlite_0/U0/O0_out                           |   63 |    18 |    no |
|     4 | ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX     | ZynqDesign_i/ethernetlite_0/U0/C                                |   77 |    18 |    no |
|     5 | ZynqDesign_i/clk_wiz_0/inst/clkout1_buf                                    | ZynqDesign_i/clk_wiz_0/inst/clk_out1                            |   83 |    20 |    no |
|     6 | ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG                    | ZynqDesign_i/ps7/inst/FCLK_CLK0                                 | 1519 |   436 |    no |
+-------+----------------------------------------------------------------------------+-----------------------------------------------------------------+------+-------+-------+


+-------+-------------------------------------------+-------------------------------------------------------------+--------------+-------+
|       |                                           |                                                             |   Num Loads  |       |
+-------+-------------------------------------------+-------------------------------------------------------------+------+-------+-------+
| Index | MMCM Cell                                 | Net Name                                                    | BELs | Sites | Fixed |
+-------+-------------------------------------------+-------------------------------------------------------------+------+-------+-------+
|     1 | ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst | ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0 |    1 |     1 |    no |
|     2 | ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst | ZynqDesign_i/clk_wiz_0/inst/clkfbout_ZynqDesign_clk_wiz_0_0 |    1 |     1 |    no |
+-------+-------------------------------------------+-------------------------------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+---------------------------------------------------+-----------------------------------------------+--------------+-------+
|       |                                                   |                                               |   Num Loads  |       |
+-------+---------------------------------------------------+-----------------------------------------------+------+-------+-------+
| Index | Local Clk Src                                     | Net Name                                      | BELs | Sites | Fixed |
+-------+---------------------------------------------------+-----------------------------------------------+------+-------+-------+
|     1 | ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg | ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk |    1 |     1 |    no |
|     2 | ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg | ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk |    3 |     3 |    no |
+-------+---------------------------------------------------+-----------------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20000 |    0 |  4000 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 25600 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y1              |    4 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 1208 |  9600 |   71 |  1600 |    0 |    20 |    4 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   57 | 20800 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  357 |  9600 |   23 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   21 | 20800 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                          Clock Net Name                         |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y1 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | ZynqDesign_i/clk_wiz_0/inst/clkfbout_buf_ZynqDesign_clk_wiz_0_0 |
| BUFG        | BUFHCE_X1Y0 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | ZynqDesign_i/ps7/inst/FCLK_CLK1                                 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------+


10. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |             Clock Net Name            |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+
| BUFG        | BUFHCE_X0Y22 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  61 |     0 |        0 | ZynqDesign_i/ethernetlite_0/U0/O0_out |
| BUFGCTRL    | BUFHCE_X0Y21 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  69 |     8 |        0 | ZynqDesign_i/ethernetlite_0/U0/C      |
| BUFG        | BUFHCE_X0Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  79 |     4 |        0 | ZynqDesign_i/clk_wiz_0/inst/clk_out1  |
| BUFG        | BUFHCE_X0Y23 |   no  |         0 |        0 |       0 |         8 |       0 |       0 | 999 |    59 |        0 | ZynqDesign_i/ps7/inst/FCLK_CLK0       |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+


11. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |             Clock Net Name            |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+
| BUFG        | BUFHCE_X1Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   2 |     0 |        0 | ZynqDesign_i/ethernetlite_0/U0/O0_out |
| BUFG        | BUFHCE_X1Y21 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  55 |     0 |        0 | ZynqDesign_i/ps7/inst/FCLK_CLK0       |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+


12. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |          Clock Net Name         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------+
| BUFG        | BUFHCE_X0Y32 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 357 |    23 |        0 | ZynqDesign_i/ps7/inst/FCLK_CLK0 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------+


13. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |          Clock Net Name         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------+
| BUFG        | BUFHCE_X1Y32 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  21 |     0 |        0 | ZynqDesign_i/ps7/inst/FCLK_CLK0 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells ZynqDesign_i/clk_wiz_0/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y3 [get_cells ZynqDesign_i/clk_wiz_0/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX]
set_property LOC BUFGCTRL_X0Y2 [get_cells ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX]
set_property LOC BUFGCTRL_X0Y16 [get_cells ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG]
set_property LOC BUFGCTRL_X0Y17 [get_cells ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y0 [get_cells ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y10 [get_cells ref_clk_o_OBUF_inst]

# Location of clock ports

# Clock net "ZynqDesign_i/clk_wiz_0/inst/clk_out1" driven by instance "ZynqDesign_i/clk_wiz_0/inst/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_ZynqDesign_i/clk_wiz_0/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_ZynqDesign_i/clk_wiz_0/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ZynqDesign_i/clk_wiz_0/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_ZynqDesign_i/clk_wiz_0/inst/clk_out1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "ZynqDesign_i/ethernetlite_0/U0/C" driven by instance "ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_ZynqDesign_i/ethernetlite_0/U0/C}
add_cells_to_pblock [get_pblocks  {CLKAG_ZynqDesign_i/ethernetlite_0/U0/C}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ZynqDesign_i/ethernetlite_0/U0/C"}]]]
resize_pblock [get_pblocks {CLKAG_ZynqDesign_i/ethernetlite_0/U0/C}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "ZynqDesign_i/ethernetlite_0/U0/O0_out" driven by instance "ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_ZynqDesign_i/ethernetlite_0/U0/O0_out}
add_cells_to_pblock [get_pblocks  {CLKAG_ZynqDesign_i/ethernetlite_0/U0/O0_out}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ZynqDesign_i/ethernetlite_0/U0/O0_out"}]]]
resize_pblock [get_pblocks {CLKAG_ZynqDesign_i/ethernetlite_0/U0/O0_out}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk" driven by instance "ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg" located at site "SLICE_X35Y82"
#startgroup
create_pblock {CLKAG_ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX && NAME!=ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk"}]]]
resize_pblock [get_pblocks {CLKAG_ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "ZynqDesign_i/ps7/inst/FCLK_CLK0" driven by instance "ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_ZynqDesign_i/ps7/inst/FCLK_CLK0}
add_cells_to_pblock [get_pblocks  {CLKAG_ZynqDesign_i/ps7/inst/FCLK_CLK0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ZynqDesign_i/ps7/inst/FCLK_CLK0"}]]]
resize_pblock [get_pblocks {CLKAG_ZynqDesign_i/ps7/inst/FCLK_CLK0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
