#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May  8 22:34:02 2020
# Process ID: 5296
# Current directory: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4176 C:\Users\anuragchoudhury\Desktop\local_documents\Vivado\LUD_v3_5_ip_project\Hardware\vivadoProjects\project_LUDH\project_LUDH.xpr
# Log file: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/vivado.log
# Journal file: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/lud_ip_v2'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/LUD_v3_1_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/lud_ip_v2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 709.020 ; gain = 116.031
open_bd_design {C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_BRAM_A/design_BRAM_A.bd}
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Successfully read diagram <design_BRAM_A> from BD file <C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_BRAM_A/design_BRAM_A.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 858.352 ; gain = 0.000
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_bd_design [get_bd_designs design_BRAM_A]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simTester_verilog' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simTester_verilog_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sim_1/new/simTester_verilog.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simTester_verilog
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-311] analyzing module mux_2x1
"xvhdl --incr --relax -prj simTester_verilog_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/bd/design_MAC/ip/design_MAC_floating_point_0_0/sim/design_MAC_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_MAC_floating_point_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/bd/design_DIV/ip/design_DIV_floating_point_0_0/sim/design_DIV_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_DIV_floating_point_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/autoHdlFiles/types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/hdlFiles/regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myReg'
INFO: [VRFC 10-3107] analyzing entity 'myRegS'
INFO: [VRFC 10-3107] analyzing entity 'myReg_single_bit'
INFO: [VRFC 10-3107] analyzing entity 'myLatch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/hdlFiles/quadBRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'quadPortBRAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/new/bram_ZYNQ_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram_ZYNQ_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/new/bram_ZYNQ_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram_ZYNQ_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/autoHdlFiles/MUX_AU_IN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_AU_IN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/autoHdlFiles/MUX_BRAM_IN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_BRAM_IN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/autoHdlFiles/LUDHardware.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LUDHardware'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/hdlFiles/hardwareTester.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LUDH_Tester'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/hdlFiles/hardwareTesterWrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LUDH_TEST_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/new/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myip_LUdecomposition_v2_v1_0_S00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/new/myip_LUdecomposition_v2_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myip_LUdecomposition_v2_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/bd/design_CTRL/sim/design_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_CTRL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/imports/hdl/design_CTRL_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_CTRL_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/bd/design_BRAM_A/sim/design_BRAM_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_BRAM_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/imports/hdl/design_BRAM_A_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_BRAM_A_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/bd/design_DIV/sim/design_DIV.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_DIV'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/imports/hdl/design_DIV_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_DIV_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/bd/design_MAC/sim/design_MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_MAC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/imports/hdl/design_MAC_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_MAC_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 16c1ae1ce343424d95aa412287c18abf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simTester_verilog_behav xil_defaultlib.simTester_verilog xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'dout' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sim_1/new/simTester_verilog.sv:313]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'dout' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sim_1/new/simTester_verilog.sv:314]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'dout' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sim_1/new/simTester_verilog.sv:315]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'dout' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sim_1/new/simTester_verilog.sv:316]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.types
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_pkg
Compiling package floating_point_v7_1_7.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling architecture behav of entity xil_defaultlib.myReg [\myReg(data_width=12)\]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_CTRL_blk_mem_gen_0_0
Compiling architecture structure of entity xil_defaultlib.design_CTRL [design_ctrl_default]
Compiling architecture structure of entity xil_defaultlib.design_CTRL_wrapper [design_ctrl_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_ZYNQ_decoder [\bram_ZYNQ_decoder(width=373)\]
Compiling architecture yostyle of entity xil_defaultlib.LUDH_Tester [ludh_tester_default]
Compiling architecture behav of entity xil_defaultlib.myReg [\myReg(data_width=77)\]
Compiling architecture behav of entity xil_defaultlib.myReg [\myReg(data_width=64)\]
Compiling architecture behav of entity xil_defaultlib.quadPortBRAM [\quadPortBRAM(data_width=64)\]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_BRAM_A_blk_mem_gen_0_0
Compiling architecture structure of entity xil_defaultlib.design_BRAM_A [design_bram_a_default]
Compiling architecture structure of entity xil_defaultlib.design_BRAM_A_wrapper [design_bram_a_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_ZYNQ_mux [bram_zynq_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_ZYNQ_decoder [\bram_ZYNQ_decoder(width=64)\]
Compiling architecture xilinx of entity axi_utils_v2_0_5.axi_slave_4to1 [\axi_slave_4to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=7)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(carryinreg=0,carryinsel...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,amultsel="AD...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,b_input="C...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,areg=2,b_inp...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,amultsel="AD...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,areg=2,a_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=53,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=7,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=7,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=64,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=105,length=0,fast_i...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=105,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=64)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=64,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=18,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_ge [\compare_ge(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=108)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=108,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=107,res...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=107)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=96,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=96,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=109,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_7.flt_fma_addsub_dsp2 [\flt_fma_addsub_dsp2(c_xdevicefa...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=16,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=109)\]
Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=109,res...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=20,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(a_w=118,a_fw=106...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=118,a_e...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=59,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_7.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=7,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=8,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_add [\flt_fma_add(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma [\flt_fma(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=64,depth=32,...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=64,depth=3...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture design_mac_floating_point_0_0_arch of entity xil_defaultlib.design_MAC_floating_point_0_0 [design_mac_floating_point_0_0_de...]
Compiling architecture structure of entity xil_defaultlib.design_MAC [design_mac_default]
Compiling architecture structure of entity xil_defaultlib.design_MAC_wrapper [design_mac_wrapper_default]
Compiling architecture xilinx of entity axi_utils_v2_0_5.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=52,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=55,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=55,length=9)\]
Compiling architecture virtex of entity floating_point_v7_1_7.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=27,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=26,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=26,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_7.flt_div [\flt_div(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture design_div_floating_point_0_0_arch of entity xil_defaultlib.design_DIV_floating_point_0_0 [design_div_floating_point_0_0_de...]
Compiling architecture structure of entity xil_defaultlib.design_DIV [design_div_default]
Compiling architecture structure of entity xil_defaultlib.design_DIV_wrapper [design_div_wrapper_default]
Compiling architecture behav of entity xil_defaultlib.MUX_AU_IN [mux_au_in_default]
Compiling architecture behav of entity xil_defaultlib.MUX_BRAM_IN [mux_bram_in_default]
Compiling architecture yostyle of entity xil_defaultlib.LUDHardware [ludhardware_default]
Compiling architecture justconnect of entity xil_defaultlib.LUDH_TEST_WRAPPER [ludh_test_wrapper_default]
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.mux_4x1(data_width=1)
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.simTester_verilog
Compiling module xil_defaultlib.glbl
Built simulation snapshot simTester_verilog_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim/xsim.dir/simTester_verilog_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May  8 23:20:08 2020...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:02:39 . Memory (MB): peak = 2457.031 ; gain = 1.996
INFO: [USF-XSim-69] 'elaborate' step finished in '159' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simTester_verilog_behav -key {Behavioral:sim_1:Functional:simTester_verilog} -tclbatch {simTester_verilog.tcl} -protoinst "protoinst_files/design_CTRL.protoinst" -protoinst "protoinst_files/design_BRAM_A.protoinst" -protoinst "protoinst_files/design_DIV.protoinst" -protoinst "protoinst_files/design_MAC.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_CTRL.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_BRAM_A.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_DIV.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_A/design_DIV_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_B/design_DIV_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_C/design_DIV_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_D/design_DIV_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_A/design_DIV_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_B/design_DIV_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_C/design_DIV_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_D/design_DIV_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_A/design_DIV_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_B/design_DIV_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_C/design_DIV_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_D/design_DIV_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_MAC.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i//floating_point_0/S_AXIS_C
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i//floating_point_0/S_AXIS_C
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i//floating_point_0/S_AXIS_C
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i//floating_point_0/S_AXIS_C
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i//floating_point_0/S_AXIS_OPERATION
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i//floating_point_0/S_AXIS_OPERATION
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i//floating_point_0/S_AXIS_OPERATION
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i//floating_point_0/S_AXIS_OPERATION
Time resolution is 1 ps
source simTester_verilog.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/simTester_verilog/A" to the wave window because it has 377088 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/simTester_verilog/A_BRAMInd" to the wave window because it has 188544 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/simTester_verilog/A_BRAMAddr" to the wave window because it has 188544 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/simTester_verilog/Inst" to the wave window because it has 579456 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Block Memory Generator module simTester_verilog.uut1.tester.ctrlStorage.design_CTRL_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simTester_verilog.uut1.LUDH.block_A.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simTester_verilog.uut1.LUDH.block_B.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simTester_verilog.uut1.LUDH.block_C.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simTester_verilog.uut1.LUDH.block_D.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simTester_verilog_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:02:48 . Memory (MB): peak = 2466.332 ; gain = 12.324
run all
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 410400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/dsp_add/two_dsp/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD_HIGH/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 410400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/dsp_add/two_dsp/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD_HIGH/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 410440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/dsp_add/two_dsp/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD_HIGH/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 410920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/dsp_add/two_dsp/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD_HIGH/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 464040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 464120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 464160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 464200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 464400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 464440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 464560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 464680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 464680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 464800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 464800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 464920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 464960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465400 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467360 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467520 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467560 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467600 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467680 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467920 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468 us  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468200 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468280 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468440 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468480 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468640 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468720 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468760 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468800 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468840 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468880 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468960 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 469080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 469080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 469120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 469120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 469240 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 469320 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/NORM/ROUND/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 2466.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simTester_verilog' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simTester_verilog_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sim_1/new/simTester_verilog.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simTester_verilog
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-311] analyzing module mux_2x1
"xvhdl --incr --relax -prj simTester_verilog_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 16c1ae1ce343424d95aa412287c18abf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simTester_verilog_behav xil_defaultlib.simTester_verilog xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.types
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_pkg
Compiling package floating_point_v7_1_7.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling architecture behav of entity xil_defaultlib.myReg [\myReg(data_width=12)\]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_CTRL_blk_mem_gen_0_0
Compiling architecture structure of entity xil_defaultlib.design_CTRL [design_ctrl_default]
Compiling architecture structure of entity xil_defaultlib.design_CTRL_wrapper [design_ctrl_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_ZYNQ_decoder [\bram_ZYNQ_decoder(width=373)\]
Compiling architecture yostyle of entity xil_defaultlib.LUDH_Tester [ludh_tester_default]
Compiling architecture behav of entity xil_defaultlib.myReg [\myReg(data_width=77)\]
Compiling architecture behav of entity xil_defaultlib.myReg [\myReg(data_width=64)\]
Compiling architecture behav of entity xil_defaultlib.quadPortBRAM [\quadPortBRAM(data_width=64)\]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_BRAM_A_blk_mem_gen_0_0
Compiling architecture structure of entity xil_defaultlib.design_BRAM_A [design_bram_a_default]
Compiling architecture structure of entity xil_defaultlib.design_BRAM_A_wrapper [design_bram_a_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_ZYNQ_mux [bram_zynq_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_ZYNQ_decoder [\bram_ZYNQ_decoder(width=64)\]
Compiling architecture xilinx of entity axi_utils_v2_0_5.axi_slave_4to1 [\axi_slave_4to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=7)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(carryinreg=0,carryinsel...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,amultsel="AD...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,b_input="C...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,areg=2,b_inp...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,amultsel="AD...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,areg=2,a_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=53,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=7,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=7,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=64,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=105,length=0,fast_i...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=105,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=64)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=64,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=18,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_ge [\compare_ge(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=108)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=108,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=107,res...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=107)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=96,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=96,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=109,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_7.flt_fma_addsub_dsp2 [\flt_fma_addsub_dsp2(c_xdevicefa...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=16,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=109)\]
Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=109,res...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=20,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(a_w=118,a_fw=106...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=118,a_e...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=59,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_7.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=7,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=8,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_add [\flt_fma_add(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma [\flt_fma(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=64,depth=32,...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=64,depth=3...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture design_mac_floating_point_0_0_arch of entity xil_defaultlib.design_MAC_floating_point_0_0 [design_mac_floating_point_0_0_de...]
Compiling architecture structure of entity xil_defaultlib.design_MAC [design_mac_default]
Compiling architecture structure of entity xil_defaultlib.design_MAC_wrapper [design_mac_wrapper_default]
Compiling architecture xilinx of entity axi_utils_v2_0_5.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=52,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=55,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=55,length=9)\]
Compiling architecture virtex of entity floating_point_v7_1_7.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=27,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=26,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=26,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_7.flt_div [\flt_div(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture design_div_floating_point_0_0_arch of entity xil_defaultlib.design_DIV_floating_point_0_0 [design_div_floating_point_0_0_de...]
Compiling architecture structure of entity xil_defaultlib.design_DIV [design_div_default]
Compiling architecture structure of entity xil_defaultlib.design_DIV_wrapper [design_div_wrapper_default]
Compiling architecture behav of entity xil_defaultlib.MUX_AU_IN [mux_au_in_default]
Compiling architecture behav of entity xil_defaultlib.MUX_BRAM_IN [mux_bram_in_default]
Compiling architecture yostyle of entity xil_defaultlib.LUDHardware [ludhardware_default]
Compiling architecture justconnect of entity xil_defaultlib.LUDH_TEST_WRAPPER [ludh_test_wrapper_default]
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.mux_4x1(data_width=1)
Compiling module xil_defaultlib.mux_2x1(data_width=64)
Compiling module xil_defaultlib.simTester_verilog
Compiling module xil_defaultlib.glbl
Built simulation snapshot simTester_verilog_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:02:52 . Memory (MB): peak = 2466.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '172' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_5_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simTester_verilog_behav -key {Behavioral:sim_1:Functional:simTester_verilog} -tclbatch {simTester_verilog.tcl} -protoinst "protoinst_files/design_CTRL.protoinst" -protoinst "protoinst_files/design_BRAM_A.protoinst" -protoinst "protoinst_files/design_DIV.protoinst" -protoinst "protoinst_files/design_MAC.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_CTRL.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_BRAM_A.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_DIV.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_A/design_DIV_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_B/design_DIV_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_C/design_DIV_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_D/design_DIV_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_A/design_DIV_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_B/design_DIV_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_C/design_DIV_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_D/design_DIV_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_A/design_DIV_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_B/design_DIV_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_C/design_DIV_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/DIV_D/design_DIV_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_MAC.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i//floating_point_0/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i//floating_point_0/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i//floating_point_0/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i//floating_point_0/S_AXIS_C
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i//floating_point_0/S_AXIS_C
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i//floating_point_0/S_AXIS_C
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i//floating_point_0/S_AXIS_C
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i//floating_point_0/S_AXIS_OPERATION
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i//floating_point_0/S_AXIS_OPERATION
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i//floating_point_0/S_AXIS_OPERATION
INFO: [Wavedata 42-564]   Found protocol instance at /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i//floating_point_0/S_AXIS_OPERATION
Time resolution is 1 ps
source simTester_verilog.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/simTester_verilog/A" to the wave window because it has 377088 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/simTester_verilog/A_BRAMInd" to the wave window because it has 188544 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/simTester_verilog/A_BRAMAddr" to the wave window because it has 188544 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/simTester_verilog/Inst" to the wave window because it has 579456 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Block Memory Generator module simTester_verilog.uut1.tester.ctrlStorage.design_CTRL_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simTester_verilog.uut1.LUDH.block_A.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simTester_verilog.uut1.LUDH.block_B.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simTester_verilog.uut1.LUDH.block_C.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simTester_verilog.uut1.LUDH.block_D.design_BRAM_A_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simTester_verilog_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:02:58 . Memory (MB): peak = 2466.332 ; gain = 0.000
run all
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 411040 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/dsp_add/two_dsp/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD_HIGH/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 411080 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/dsp_add/two_dsp/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD_HIGH/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 411120 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/dsp_add/two_dsp/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD_HIGH/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 411160 ns  Iteration: 4  Process: /simTester_verilog/uut1/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/fma_op/OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/dsp_add/two_dsp/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD_HIGH/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
run: Time (s): cpu = 00:00:09 ; elapsed = 00:01:03 . Memory (MB): peak = 2466.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  8 23:45:36 2020...
