

================================================================
== Vitis HLS Report for 'yolo_max_pool_top'
================================================================
* Date:           Tue Nov 19 23:15:56 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_max_pool_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2076688|  2076688|  20.767 ms|  20.767 ms|  2076689|  2076689|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                                             |                                                                                  |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598  |yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS  |  2076679|  2076679|  20.767 ms|  20.767 ms|  2076679|  2076679|       no|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    113|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    0|    1298|   2133|    -|
|Memory           |       32|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    284|    -|
|Register         |        -|    -|     151|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       32|    1|    1449|   2530|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       11|   ~0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                           Instance                                          |                                      Module                                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+
    |CTRL_BUS_s_axi_U                                                                             |CTRL_BUS_s_axi                                                                    |        0|   0|   114|   124|    0|
    |mul_2ns_15ns_17_1_1_U54                                                                      |mul_2ns_15ns_17_1_1                                                               |        0|   0|     0|     6|    0|
    |mul_2ns_4ns_6_1_1_U52                                                                        |mul_2ns_4ns_6_1_1                                                                 |        0|   0|     0|    13|    0|
    |mul_9ns_6ns_15_1_1_U53                                                                       |mul_9ns_6ns_15_1_1                                                                |        0|   0|     0|    51|    0|
    |grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598  |yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS  |        0|   0|  1184|  1939|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                        |                                                                                  |        0|   0|  1298|  2133|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_9ns_17ns_26_4_1_U55  |mul_mul_9ns_17ns_26_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    +-----------------------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |            Memory           |                   Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buff_group_0_val_V_U    |line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W  |        4|  0|   0|    0|  3344|   16|     1|        53504|
    |line_buff_group_0_val_V_1_U  |line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W  |        4|  0|   0|    0|  3344|   16|     1|        53504|
    |line_buff_group_1_val_V_U    |line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W  |        4|  0|   0|    0|  3344|   16|     1|        53504|
    |line_buff_group_1_val_V_1_U  |line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W  |        4|  0|   0|    0|  3344|   16|     1|        53504|
    |line_buff_group_2_val_V_U    |line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W  |        4|  0|   0|    0|  3344|   16|     1|        53504|
    |line_buff_group_2_val_V_1_U  |line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W  |        4|  0|   0|    0|  3344|   16|     1|        53504|
    |line_buff_group_3_val_V_U    |line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W  |        4|  0|   0|    0|  3344|   16|     1|        53504|
    |line_buff_group_3_val_V_1_U  |line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W  |        4|  0|   0|    0|  3344|   16|     1|        53504|
    +-----------------------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                        |                                           |       32|  0|   0|    0| 26752|  128|     8|       428032|
    +-----------------------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                                 Variable Name                                                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |sub_i_i270_fu_712_p2                                                                                          |         +|   0|  0|  11|           3|           2|
    |sub_i_i56_fu_732_p2                                                                                           |         +|   0|  0|  13|          10|           2|
    |sub_i_i87_fu_722_p2                                                                                           |         +|   0|  0|  13|          10|           2|
    |sub_i_i_fu_742_p2                                                                                             |         +|   0|  0|  13|           5|           2|
    |grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TREADY  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i606_not_mid1214_fu_763_p2                                                                              |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln1027_1_fu_699_p2                                                                                       |      icmp|   0|  0|  10|           6|           1|
    |icmp_ln1027_2_fu_704_p2                                                                                       |      icmp|   0|  0|  12|          15|           1|
    |icmp_ln1027_fu_769_p2                                                                                         |      icmp|   0|  0|   9|           4|           1|
    |notlhs1_mid1182_fu_749_p2                                                                                     |      icmp|   0|  0|   8|           3|           1|
    |notrhs_mid1192_fu_756_p2                                                                                      |      icmp|   0|  0|  11|          10|           1|
    +--------------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                                         |          |   0|  0| 113|          76|          15|
    +--------------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  59|         11|    1|         11|
    |inStream_TREADY_int_regslice   |   9|          2|    1|          2|
    |line_buff_group_0_val_V_1_ce0  |   9|          2|    1|          2|
    |line_buff_group_0_val_V_1_ce1  |   9|          2|    1|          2|
    |line_buff_group_0_val_V_1_we1  |   9|          2|    1|          2|
    |line_buff_group_0_val_V_ce0    |   9|          2|    1|          2|
    |line_buff_group_0_val_V_ce1    |   9|          2|    1|          2|
    |line_buff_group_0_val_V_we1    |   9|          2|    1|          2|
    |line_buff_group_1_val_V_1_ce0  |   9|          2|    1|          2|
    |line_buff_group_1_val_V_1_ce1  |   9|          2|    1|          2|
    |line_buff_group_1_val_V_1_we1  |   9|          2|    1|          2|
    |line_buff_group_1_val_V_ce0    |   9|          2|    1|          2|
    |line_buff_group_1_val_V_ce1    |   9|          2|    1|          2|
    |line_buff_group_1_val_V_we1    |   9|          2|    1|          2|
    |line_buff_group_2_val_V_1_ce0  |   9|          2|    1|          2|
    |line_buff_group_2_val_V_1_ce1  |   9|          2|    1|          2|
    |line_buff_group_2_val_V_1_we1  |   9|          2|    1|          2|
    |line_buff_group_2_val_V_ce0    |   9|          2|    1|          2|
    |line_buff_group_2_val_V_ce1    |   9|          2|    1|          2|
    |line_buff_group_2_val_V_we1    |   9|          2|    1|          2|
    |line_buff_group_3_val_V_1_ce0  |   9|          2|    1|          2|
    |line_buff_group_3_val_V_1_ce1  |   9|          2|    1|          2|
    |line_buff_group_3_val_V_1_we1  |   9|          2|    1|          2|
    |line_buff_group_3_val_V_ce0    |   9|          2|    1|          2|
    |line_buff_group_3_val_V_ce1    |   9|          2|    1|          2|
    |line_buff_group_3_val_V_we1    |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 284|         61|   26|         61|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                   Name                                                   | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                                 |  10|   0|   10|          0|
    |cmp_i_i606_not_mid1214_reg_894                                                                            |   1|   0|    1|          0|
    |grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1027_1_reg_854                                                                                     |   1|   0|    1|          0|
    |icmp_ln1027_2_reg_859                                                                                     |   1|   0|    1|          0|
    |icmp_ln1027_reg_899                                                                                       |   1|   0|    1|          0|
    |input_fold_ch_read_reg_789                                                                                |   4|   0|    4|          0|
    |input_h_read_reg_803                                                                                      |   9|   0|    9|          0|
    |input_w_read_reg_797                                                                                      |   9|   0|    9|          0|
    |mul_ln4_1_reg_826                                                                                         |  15|   0|   15|          0|
    |mul_ln4_2_reg_833                                                                                         |  17|   0|   17|          0|
    |mul_ln4_3_reg_849                                                                                         |  26|   0|   26|          0|
    |mul_ln4_reg_820                                                                                           |   6|   0|    6|          0|
    |notlhs1_mid1182_reg_884                                                                                   |   1|   0|    1|          0|
    |notrhs_mid1192_reg_889                                                                                    |   1|   0|    1|          0|
    |output_h_read_reg_814                                                                                     |   9|   0|    9|          0|
    |output_w_read_reg_808                                                                                     |   9|   0|    9|          0|
    |stride_read_reg_781                                                                                       |   2|   0|    2|          0|
    |sub_i_i270_reg_864                                                                                        |   3|   0|    3|          0|
    |sub_i_i56_reg_874                                                                                         |  10|   0|   10|          0|
    |sub_i_i87_reg_869                                                                                         |  10|   0|   10|          0|
    |sub_i_i_reg_879                                                                                           |   5|   0|    5|          0|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                     | 151|   0|  151|          0|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_AWREADY  |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_AWADDR   |   in|    6|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WVALID   |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WREADY   |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WDATA    |   in|   32|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WSTRB    |   in|    4|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_ARVALID  |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_ARREADY  |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_ARADDR   |   in|    6|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RVALID   |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RREADY   |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RDATA    |  out|   32|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RRESP    |  out|    2|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_BVALID   |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_BREADY   |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_BRESP    |  out|    2|       s_axi|            CTRL_BUS|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|   yolo_max_pool_top|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|   yolo_max_pool_top|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|   yolo_max_pool_top|  return value|
|inStream_TDATA          |   in|   64|        axis|   inStream_V_data_V|       pointer|
|inStream_TVALID         |   in|    1|        axis|   inStream_V_dest_V|       pointer|
|inStream_TREADY         |  out|    1|        axis|   inStream_V_dest_V|       pointer|
|inStream_TDEST          |   in|    6|        axis|   inStream_V_dest_V|       pointer|
|inStream_TKEEP          |   in|    8|        axis|   inStream_V_keep_V|       pointer|
|inStream_TSTRB          |   in|    8|        axis|   inStream_V_strb_V|       pointer|
|inStream_TUSER          |   in|    2|        axis|   inStream_V_user_V|       pointer|
|inStream_TLAST          |   in|    1|        axis|   inStream_V_last_V|       pointer|
|inStream_TID            |   in|    5|        axis|     inStream_V_id_V|       pointer|
|outStream_TDATA         |  out|   64|        axis|  outStream_V_data_V|       pointer|
|outStream_TVALID        |  out|    1|        axis|  outStream_V_dest_V|       pointer|
|outStream_TREADY        |   in|    1|        axis|  outStream_V_dest_V|       pointer|
|outStream_TDEST         |  out|    6|        axis|  outStream_V_dest_V|       pointer|
|outStream_TKEEP         |  out|    8|        axis|  outStream_V_keep_V|       pointer|
|outStream_TSTRB         |  out|    8|        axis|  outStream_V_strb_V|       pointer|
|outStream_TUSER         |  out|    2|        axis|  outStream_V_user_V|       pointer|
|outStream_TLAST         |  out|    1|        axis|  outStream_V_last_V|       pointer|
|outStream_TID           |  out|    5|        axis|    outStream_V_id_V|       pointer|
+------------------------+-----+-----+------------+--------------------+--------------+

