{"sha": "3f7967e390a7cb0a06527a5ebf8a7f6a040b047b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6M2Y3OTY3ZTM5MGE3Y2IwYTA2NTI3YTVlYmY4YTdmNmEwNDBiMDQ3Yg==", "commit": {"author": {"name": "Richard Sandiford", "email": "rsandifo@redhat.com", "date": "2002-10-01T10:26:09Z"}, "committer": {"name": "Richard Sandiford", "email": "rsandifo@gcc.gnu.org", "date": "2002-10-01T10:26:09Z"}, "message": "mips.h (PROCESSOR_R4121): Rename to PROCESSOR_R4120.\n\n\t* config/mips/mips.h (PROCESSOR_R4121): Rename to PROCESSOR_R4120.\n\t(TARGET_MIPS4121): Rename to TARGET_MIPS4120.\n\t* config/mips/mips.c (mips_cpu_info): Rename vr4121 to vr4120.\n\t* config/mips/mips.md: Apply same renaming here.\n\nFrom-SVN: r57687", "tree": {"sha": "5e2ec5569f314b767e21fa94b07cbeed6dcbd547", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/5e2ec5569f314b767e21fa94b07cbeed6dcbd547"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3f7967e390a7cb0a06527a5ebf8a7f6a040b047b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3f7967e390a7cb0a06527a5ebf8a7f6a040b047b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3f7967e390a7cb0a06527a5ebf8a7f6a040b047b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3f7967e390a7cb0a06527a5ebf8a7f6a040b047b/comments", "author": null, "committer": null, "parents": [{"sha": "41f9efba657378f8b78a2f4f300e2d2516a90590", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/41f9efba657378f8b78a2f4f300e2d2516a90590", "html_url": "https://github.com/Rust-GCC/gccrs/commit/41f9efba657378f8b78a2f4f300e2d2516a90590"}], "stats": {"total": 31, "additions": 19, "deletions": 12}, "files": [{"sha": "8325d029bda9c9f4beb5fc90f06589a3dcf1acc4", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3f7967e390a7cb0a06527a5ebf8a7f6a040b047b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3f7967e390a7cb0a06527a5ebf8a7f6a040b047b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=3f7967e390a7cb0a06527a5ebf8a7f6a040b047b", "patch": "@@ -1,3 +1,10 @@\n+2002-10-01  Richard Sandiford  <rsandifo@redhat.com>\n+\n+\t* config/mips/mips.h (PROCESSOR_R4121): Rename to PROCESSOR_R4120.\n+\t(TARGET_MIPS4121): Rename to TARGET_MIPS4120.\n+\t* config/mips/mips.c (mips_cpu_info): Rename vr4121 to vr4120.\n+\t* config/mips/mips.md: Apply same renaming here.\n+\n 2002-10-01  Richard Sandiford  <rsandifo@redhat.com>\n \n \t* config/mips/mips.c (PROCESSOR_R4320, TARGET_MIPS4320): Remove."}, {"sha": "0744aba74fc6e8e63bb74c4a505958f354c03a74", "filename": "gcc/config/mips/mips.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3f7967e390a7cb0a06527a5ebf8a7f6a040b047b/gcc%2Fconfig%2Fmips%2Fmips.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3f7967e390a7cb0a06527a5ebf8a7f6a040b047b/gcc%2Fconfig%2Fmips%2Fmips.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.c?ref=3f7967e390a7cb0a06527a5ebf8a7f6a040b047b", "patch": "@@ -596,7 +596,7 @@ const struct mips_cpu_info mips_cpu_info_table[] = {\n   { \"r4000\", PROCESSOR_R4000, 3 },\n   { \"vr4100\", PROCESSOR_R4100, 3 },\n   { \"vr4111\", PROCESSOR_R4111, 3 },\n-  { \"vr4121\", PROCESSOR_R4121, 3 },\n+  { \"vr4120\", PROCESSOR_R4120, 3 },\n   { \"vr4300\", PROCESSOR_R4300, 3 },\n   { \"r4400\", PROCESSOR_R4000, 3 }, /* = r4000 */\n   { \"r4600\", PROCESSOR_R4600, 3 },"}, {"sha": "61e827bdf90cbd1e3ac9e9a0f5d75b77531f26a7", "filename": "gcc/config/mips/mips.h", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3f7967e390a7cb0a06527a5ebf8a7f6a040b047b/gcc%2Fconfig%2Fmips%2Fmips.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3f7967e390a7cb0a06527a5ebf8a7f6a040b047b/gcc%2Fconfig%2Fmips%2Fmips.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.h?ref=3f7967e390a7cb0a06527a5ebf8a7f6a040b047b", "patch": "@@ -64,7 +64,7 @@ enum processor_type {\n   PROCESSOR_R4000,\n   PROCESSOR_R4100,\n   PROCESSOR_R4111,\n-  PROCESSOR_R4121,\n+  PROCESSOR_R4120,\n   PROCESSOR_R4300,\n   PROCESSOR_R4600,\n   PROCESSOR_R4650,\n@@ -357,7 +357,7 @@ extern void\t\tsbss_section PARAMS ((void));\n #define TARGET_MIPS3900             (mips_arch == PROCESSOR_R3900)\n #define TARGET_MIPS4000             (mips_arch == PROCESSOR_R4000)\n #define TARGET_MIPS4100             (mips_arch == PROCESSOR_R4100)\n-#define TARGET_MIPS4121             (mips_arch == PROCESSOR_R4121)\n+#define TARGET_MIPS4120             (mips_arch == PROCESSOR_R4120)\n #define TARGET_MIPS4300             (mips_arch == PROCESSOR_R4300)\n #define TARGET_MIPS4KC              (mips_arch == PROCESSOR_R4KC)\n #define TARGET_MIPS5KC              (mips_arch == PROCESSOR_R5KC)"}, {"sha": "bd36d0560eddc6d7708024135be2e82b1a889d5f", "filename": "gcc/config/mips/mips.md", "status": "modified", "additions": 9, "deletions": 9, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3f7967e390a7cb0a06527a5ebf8a7f6a040b047b/gcc%2Fconfig%2Fmips%2Fmips.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3f7967e390a7cb0a06527a5ebf8a7f6a040b047b/gcc%2Fconfig%2Fmips%2Fmips.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.md?ref=3f7967e390a7cb0a06527a5ebf8a7f6a040b047b", "patch": "@@ -122,7 +122,7 @@\n \n ;; ??? Fix everything that tests this attribute.\n (define_attr \"cpu\"\n-  \"default,r3000,r3900,r6000,r4000,r4100,r4121,r4300,r4600,r4650,r5000,r5400,r5500,r8000,sr71000,r4kc,r5kc,r20kc\"\n+  \"default,r3000,r3900,r6000,r4000,r4100,r4120,r4300,r4600,r4650,r5000,r5400,r5500,r8000,sr71000,r4kc,r5kc,r20kc\"\n   (const (symbol_ref \"mips_cpu_attr\")))\n \n ;; Does the instruction have a mandatory delay slot?\n@@ -207,12 +207,12 @@\n \n (define_function_unit \"memory\" 1 0\n   (and (eq_attr \"type\" \"load\")\n-       (eq_attr \"cpu\" \"!r3000,r3900,r4600,r4650,r4100,r4121,r4300,r5000\"))\n+       (eq_attr \"cpu\" \"!r3000,r3900,r4600,r4650,r4100,r4120,r4300,r5000\"))\n   3 0)\n \n (define_function_unit \"memory\" 1 0\n   (and (eq_attr \"type\" \"load\")\n-       (eq_attr \"cpu\" \"r3000,r3900,r4600,r4650,r4100,r4121,r4300,r5000\"))\n+       (eq_attr \"cpu\" \"r3000,r3900,r4600,r4650,r4100,r4120,r4300,r5000\"))\n   2 0)\n \n (define_function_unit \"memory\"   1 0 (eq_attr \"type\" \"store\") 1 0)\n@@ -225,7 +225,7 @@\n \n (define_function_unit \"imuldiv\"  1 0\n   (and (eq_attr \"type\" \"imul,imadd\")\n-       (eq_attr \"cpu\" \"!r3000,r3900,r4000,r4600,r4650,r4100,r4121,r4300,r5000\"))\n+       (eq_attr \"cpu\" \"!r3000,r3900,r4000,r4600,r4650,r4100,r4120,r4300,r5000\"))\n   17 17)\n \n ;; On them mips16, we want to stronly discourage a mult from appearing\n@@ -252,12 +252,12 @@\n \n (define_function_unit \"imuldiv\"  1 0\n   (and (eq_attr \"type\" \"imul,imadd\")\n-       (and (eq_attr \"mode\" \"SI\") (eq_attr \"cpu\" \"r4100,r4121\")))\n+       (and (eq_attr \"mode\" \"SI\") (eq_attr \"cpu\" \"r4100,r4120\")))\n   1 1)\n \n (define_function_unit \"imuldiv\"  1 0\n   (and (eq_attr \"type\" \"imul,imadd\")\n-       (and (eq_attr \"mode\" \"DI\") (eq_attr \"cpu\" \"r4100,r4121\")))\n+       (and (eq_attr \"mode\" \"DI\") (eq_attr \"cpu\" \"r4100,r4120\")))\n   4 4)\n \n (define_function_unit \"imuldiv\"  1 0\n@@ -277,7 +277,7 @@\n \n (define_function_unit \"imuldiv\"  1 0\n   (and (eq_attr \"type\" \"idiv\")\n-       (eq_attr \"cpu\" \"!r3000,r3900,r4000,r4600,r4650,r4100,r4121,r4300,r5000\"))\n+       (eq_attr \"cpu\" \"!r3000,r3900,r4000,r4600,r4650,r4100,r4120,r4300,r5000\"))\n   38 38)\n \n (define_function_unit \"imuldiv\"  1 0\n@@ -298,12 +298,12 @@\n \n (define_function_unit \"imuldiv\" 1 0\n   (and (eq_attr \"type\" \"idiv\")\n-       (and (eq_attr \"mode\" \"SI\") (eq_attr \"cpu\" \"r4100,r4121\")))\n+       (and (eq_attr \"mode\" \"SI\") (eq_attr \"cpu\" \"r4100,r4120\")))\n   35 35)\n \n (define_function_unit \"imuldiv\" 1 0\n   (and (eq_attr \"type\" \"idiv\")\n-       (and (eq_attr \"mode\" \"DI\") (eq_attr \"cpu\" \"r4100,r4121\")))\n+       (and (eq_attr \"mode\" \"DI\") (eq_attr \"cpu\" \"r4100,r4120\")))\n   67 67)\n \n (define_function_unit \"imuldiv\" 1 0"}]}