Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Thu Jul 12 19:44:33 2018
| Host         : surya-HP-Pavilion-Power-Laptop-15-cb0xx running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file .//fpga/mkfpu_fm_add_sub64/syn_timing.txt
| Design       : mkfpu_fm_add_sub64
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 217 input ports with no input delay specified. (HIGH)

EN__start
EN_flush
RST_N
_start__negate
_start__operand1[0]
_start__operand1[10]
_start__operand1[11]
_start__operand1[12]
_start__operand1[13]
_start__operand1[14]
_start__operand1[15]
_start__operand1[16]
_start__operand1[17]
_start__operand1[18]
_start__operand1[19]
_start__operand1[1]
_start__operand1[20]
_start__operand1[21]
_start__operand1[22]
_start__operand1[23]
_start__operand1[24]
_start__operand1[25]
_start__operand1[26]
_start__operand1[27]
_start__operand1[28]
_start__operand1[29]
_start__operand1[2]
_start__operand1[30]
_start__operand1[31]
_start__operand1[32]
_start__operand1[33]
_start__operand1[34]
_start__operand1[35]
_start__operand1[36]
_start__operand1[37]
_start__operand1[38]
_start__operand1[39]
_start__operand1[3]
_start__operand1[40]
_start__operand1[41]
_start__operand1[42]
_start__operand1[43]
_start__operand1[44]
_start__operand1[45]
_start__operand1[46]
_start__operand1[47]
_start__operand1[48]
_start__operand1[49]
_start__operand1[4]
_start__operand1[50]
_start__operand1[51]
_start__operand1[52]
_start__operand1[53]
_start__operand1[54]
_start__operand1[55]
_start__operand1[56]
_start__operand1[57]
_start__operand1[58]
_start__operand1[59]
_start__operand1[5]
_start__operand1[60]
_start__operand1[61]
_start__operand1[62]
_start__operand1[63]
_start__operand1[6]
_start__operand1[7]
_start__operand1[8]
_start__operand1[9]
_start__operand2[0]
_start__operand2[10]
_start__operand2[11]
_start__operand2[12]
_start__operand2[13]
_start__operand2[14]
_start__operand2[15]
_start__operand2[16]
_start__operand2[17]
_start__operand2[18]
_start__operand2[19]
_start__operand2[1]
_start__operand2[20]
_start__operand2[21]
_start__operand2[22]
_start__operand2[23]
_start__operand2[24]
_start__operand2[25]
_start__operand2[26]
_start__operand2[27]
_start__operand2[28]
_start__operand2[29]
_start__operand2[2]
_start__operand2[30]
_start__operand2[31]
_start__operand2[32]
_start__operand2[33]
_start__operand2[34]
_start__operand2[35]
_start__operand2[36]
_start__operand2[37]
_start__operand2[38]
_start__operand2[39]
_start__operand2[3]
_start__operand2[40]
_start__operand2[41]
_start__operand2[42]
_start__operand2[43]
_start__operand2[44]
_start__operand2[45]
_start__operand2[46]
_start__operand2[47]
_start__operand2[48]
_start__operand2[49]
_start__operand2[4]
_start__operand2[50]
_start__operand2[51]
_start__operand2[52]
_start__operand2[53]
_start__operand2[54]
_start__operand2[55]
_start__operand2[56]
_start__operand2[57]
_start__operand2[58]
_start__operand2[59]
_start__operand2[5]
_start__operand2[60]
_start__operand2[61]
_start__operand2[62]
_start__operand2[63]
_start__operand2[6]
_start__operand2[7]
_start__operand2[8]
_start__operand2[9]
_start__operand3[0]
_start__operand3[10]
_start__operand3[11]
_start__operand3[12]
_start__operand3[13]
_start__operand3[14]
_start__operand3[15]
_start__operand3[16]
_start__operand3[17]
_start__operand3[18]
_start__operand3[19]
_start__operand3[1]
_start__operand3[20]
_start__operand3[21]
_start__operand3[22]
_start__operand3[23]
_start__operand3[24]
_start__operand3[25]
_start__operand3[26]
_start__operand3[27]
_start__operand3[28]
_start__operand3[29]
_start__operand3[2]
_start__operand3[30]
_start__operand3[31]
_start__operand3[32]
_start__operand3[33]
_start__operand3[34]
_start__operand3[35]
_start__operand3[36]
_start__operand3[37]
_start__operand3[38]
_start__operand3[39]
_start__operand3[3]
_start__operand3[40]
_start__operand3[41]
_start__operand3[42]
_start__operand3[43]
_start__operand3[44]
_start__operand3[45]
_start__operand3[46]
_start__operand3[47]
_start__operand3[48]
_start__operand3[49]
_start__operand3[4]
_start__operand3[50]
_start__operand3[51]
_start__operand3[52]
_start__operand3[53]
_start__operand3[54]
_start__operand3[55]
_start__operand3[56]
_start__operand3[57]
_start__operand3[58]
_start__operand3[59]
_start__operand3[5]
_start__operand3[60]
_start__operand3[61]
_start__operand3[62]
_start__operand3[63]
_start__operand3[6]
_start__operand3[7]
_start__operand3[8]
_start__operand3[9]
_start_flags[0]
_start_flags[10]
_start_flags[11]
_start_flags[12]
_start_flags[13]
_start_flags[14]
_start_flags[1]
_start_flags[2]
_start_flags[3]
_start_flags[4]
_start_flags[5]
_start_flags[6]
_start_flags[7]
_start_flags[8]
_start_flags[9]
_start_mul
_start_muladd
_start_operation
_start_rounding_mode[0]
_start_rounding_mode[1]
_start_rounding_mode[2]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

RDY_get_result
get_result[0]
get_result[10]
get_result[11]
get_result[12]
get_result[13]
get_result[14]
get_result[15]
get_result[16]
get_result[17]
get_result[18]
get_result[19]
get_result[1]
get_result[20]
get_result[21]
get_result[22]
get_result[23]
get_result[24]
get_result[25]
get_result[26]
get_result[27]
get_result[28]
get_result[29]
get_result[2]
get_result[30]
get_result[31]
get_result[32]
get_result[33]
get_result[34]
get_result[35]
get_result[36]
get_result[37]
get_result[38]
get_result[39]
get_result[40]
get_result[41]
get_result[42]
get_result[43]
get_result[44]
get_result[45]
get_result[46]
get_result[47]
get_result[48]
get_result[49]
get_result[4]
get_result[50]
get_result[51]
get_result[52]
get_result[53]
get_result[54]
get_result[55]
get_result[56]
get_result[57]
get_result[58]
get_result[59]
get_result[5]
get_result[60]
get_result[61]
get_result[62]
get_result[63]
get_result[64]
get_result[65]
get_result[66]
get_result[67]
get_result[68]
get_result[6]
get_result[7]
get_result[8]
get_result[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.963     -912.102                    444                 1663        0.144        0.000                      0                 1663        4.500        0.000                       0                   960  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -6.963     -912.102                    444                 1663        0.144        0.000                      0                 1663        4.500        0.000                       0                   960  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :          444  Failing Endpoints,  Worst Slack       -6.963ns,  Total Violation     -912.102ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.963ns  (required time - arrival time)
  Source:                 uut_ff_stage2_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage4_reg[347]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.827ns  (logic 8.373ns (49.759%)  route 8.454ns (50.241%))
  Logic Levels:           41  (CARRY4=26 LUT3=1 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[71]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage2_reg[71]/Q
                         net (fo=2, unplaced)         0.675     3.607    exponent3__h23513[1]
                                                                      r  uut_ff_stage4_reg[336]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.828     4.435 r  uut_ff_stage4_reg[336]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.435    uut_ff_stage4_reg[336]_i_2_n_0
                                                                      r  uut_ff_stage4_reg[340]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.766 r  uut_ff_stage4_reg[340]_i_2/O[3]
                         net (fo=5, unplaced)         0.476     5.242    exponent3__h23525[7]
                                                                      r  uut_ff_stage4[344]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.302     5.544 r  uut_ff_stage4[344]_i_13/O
                         net (fo=1, unplaced)         0.000     5.544    uut_ff_stage4[344]_i_13_n_0
                                                                      r  uut_ff_stage4_reg[344]_i_7/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.973 r  uut_ff_stage4_reg[344]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     5.973    uut_ff_stage4_reg[344]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[344]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.225 r  uut_ff_stage4_reg[344]_i_3/CO[2]
                         net (fo=546, unplaced)       0.592     6.817    IF_uut_ff_stage2_read__30_BIT_5_34_THEN_0_ELSE_ETC___d542
                                                                      r  uut_ff_stage4[105]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.310     7.127 r  uut_ff_stage4[105]_i_7/O
                         net (fo=9, unplaced)         1.005     8.132    mantissa_to_shift__h23547[156]
                                                                      r  uut_ff_stage4[13]_i_289/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.256 r  uut_ff_stage4[13]_i_289/O
                         net (fo=1, unplaced)         0.449     8.705    uut_ff_stage4[13]_i_289_n_0
                                                                      r  uut_ff_stage4[13]_i_284/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.829 f  uut_ff_stage4[13]_i_284/O
                         net (fo=1, unplaced)         0.449     9.278    uut_ff_stage4[13]_i_284_n_0
                                                                      f  uut_ff_stage4[13]_i_271/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.402 f  uut_ff_stage4[13]_i_271/O
                         net (fo=1, unplaced)         0.449     9.851    uut_ff_stage4[13]_i_271_n_0
                                                                      f  uut_ff_stage4[13]_i_258/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.975 f  uut_ff_stage4[13]_i_258/O
                         net (fo=1, unplaced)         0.449    10.424    uut_ff_stage4[13]_i_258_n_0
                                                                      f  uut_ff_stage4[13]_i_232/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.548 f  uut_ff_stage4[13]_i_232/O
                         net (fo=1, unplaced)         0.449    10.997    uut_ff_stage4[13]_i_232_n_0
                                                                      f  uut_ff_stage4[13]_i_197/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.121 f  uut_ff_stage4[13]_i_197/O
                         net (fo=1, unplaced)         0.449    11.570    uut_ff_stage4[13]_i_197_n_0
                                                                      f  uut_ff_stage4[13]_i_145/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.694 f  uut_ff_stage4[13]_i_145/O
                         net (fo=1, unplaced)         0.449    12.143    uut_ff_stage4[13]_i_145_n_0
                                                                      f  uut_ff_stage4[13]_i_75/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    12.267 f  uut_ff_stage4[13]_i_75/O
                         net (fo=1, unplaced)         0.449    12.716    uut_ff_stage4[13]_i_75_n_0
                                                                      f  uut_ff_stage4[13]_i_39/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    12.840 f  uut_ff_stage4[13]_i_39/O
                         net (fo=2, unplaced)         0.430    13.270    uut_ff_stage4[13]_i_39_n_0
                                                                      f  uut_ff_stage4[13]_i_22/I1
                         LUT4 (Prop_lut4_I1_O)        0.150    13.420 r  uut_ff_stage4[13]_i_22/O
                         net (fo=1, unplaced)         0.000    13.420    uut_ff_stage4[13]_i_22_n_0
                                                                      r  uut_ff_stage4_reg[13]_i_7/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    13.996 r  uut_ff_stage4_reg[13]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    13.996    uut_ff_stage4_reg[13]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[13]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.248 r  uut_ff_stage4_reg[13]_i_4/CO[2]
                         net (fo=1, unplaced)         0.452    14.700    _0_CONCAT_IF_IF_IF_uut_ff_stage2_read__30_BIT_5_ETC___d8941
                                                                      r  uut_ff_stage4[13]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.310    15.010 r  uut_ff_stage4[13]_i_1/O
                         net (fo=4, unplaced)         0.473    15.483    mantissa_to_shift___1__h23552[0]
                                                                      r  uut_ff_stage4[346]_i_176/I0
                         LUT3 (Prop_lut3_I0_O)        0.116    15.599 r  uut_ff_stage4[346]_i_176/O
                         net (fo=1, unplaced)         0.000    15.599    uut_ff_stage4[346]_i_176_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_164/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    16.175 r  uut_ff_stage4_reg[346]_i_164/CO[3]
                         net (fo=1, unplaced)         0.000    16.175    uut_ff_stage4_reg[346]_i_164_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_155/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.292 r  uut_ff_stage4_reg[346]_i_155/CO[3]
                         net (fo=1, unplaced)         0.000    16.292    uut_ff_stage4_reg[346]_i_155_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_146/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.409 r  uut_ff_stage4_reg[346]_i_146/CO[3]
                         net (fo=1, unplaced)         0.000    16.409    uut_ff_stage4_reg[346]_i_146_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_137/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.526 r  uut_ff_stage4_reg[346]_i_137/CO[3]
                         net (fo=1, unplaced)         0.000    16.526    uut_ff_stage4_reg[346]_i_137_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_128/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.643 r  uut_ff_stage4_reg[346]_i_128/CO[3]
                         net (fo=1, unplaced)         0.000    16.643    uut_ff_stage4_reg[346]_i_128_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_119/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.760 r  uut_ff_stage4_reg[346]_i_119/CO[3]
                         net (fo=1, unplaced)         0.000    16.760    uut_ff_stage4_reg[346]_i_119_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_110/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  uut_ff_stage4_reg[346]_i_110/CO[3]
                         net (fo=1, unplaced)         0.000    16.877    uut_ff_stage4_reg[346]_i_110_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_101/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  uut_ff_stage4_reg[346]_i_101/CO[3]
                         net (fo=1, unplaced)         0.000    16.994    uut_ff_stage4_reg[346]_i_101_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_92/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.111 r  uut_ff_stage4_reg[346]_i_92/CO[3]
                         net (fo=1, unplaced)         0.000    17.111    uut_ff_stage4_reg[346]_i_92_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_83/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.228 r  uut_ff_stage4_reg[346]_i_83/CO[3]
                         net (fo=1, unplaced)         0.000    17.228    uut_ff_stage4_reg[346]_i_83_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_74/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.345 r  uut_ff_stage4_reg[346]_i_74/CO[3]
                         net (fo=1, unplaced)         0.000    17.345    uut_ff_stage4_reg[346]_i_74_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_65/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.462 r  uut_ff_stage4_reg[346]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000    17.462    uut_ff_stage4_reg[346]_i_65_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_56/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.579 r  uut_ff_stage4_reg[346]_i_56/CO[3]
                         net (fo=1, unplaced)         0.000    17.579    uut_ff_stage4_reg[346]_i_56_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.696 r  uut_ff_stage4_reg[346]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000    17.696    uut_ff_stage4_reg[346]_i_47_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.813 r  uut_ff_stage4_reg[346]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000    17.813    uut_ff_stage4_reg[346]_i_38_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  uut_ff_stage4_reg[346]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000    17.930    uut_ff_stage4_reg[346]_i_29_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  uut_ff_stage4_reg[346]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000    18.047    uut_ff_stage4_reg[346]_i_20_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.164 r  uut_ff_stage4_reg[346]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    18.164    uut_ff_stage4_reg[346]_i_11_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.281 r  uut_ff_stage4_reg[346]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.281    uut_ff_stage4_reg[346]_i_2_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.398 r  uut_ff_stage4_reg[346]_i_1/CO[3]
                         net (fo=2, unplaced)         0.759    19.157    _theResult_____1__h69420
                                                                      r  uut_ff_stage4[347]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    19.281 r  uut_ff_stage4[347]_i_1/O
                         net (fo=1, unplaced)         0.000    19.281    uut_ff_stage4$D_IN[347]
                         FDRE                                         r  uut_ff_stage4_reg[347]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage4_reg[347]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage4_reg[347]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -19.281    
  -------------------------------------------------------------------
                         slack                                 -6.963    

Slack (VIOLATED) :        -6.307ns  (required time - arrival time)
  Source:                 uut_ff_stage2_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage4_reg[346]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.944ns  (logic 8.249ns (51.737%)  route 7.695ns (48.263%))
  Logic Levels:           40  (CARRY4=26 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[71]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage2_reg[71]/Q
                         net (fo=2, unplaced)         0.675     3.607    exponent3__h23513[1]
                                                                      r  uut_ff_stage4_reg[336]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.828     4.435 r  uut_ff_stage4_reg[336]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.435    uut_ff_stage4_reg[336]_i_2_n_0
                                                                      r  uut_ff_stage4_reg[340]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.766 r  uut_ff_stage4_reg[340]_i_2/O[3]
                         net (fo=5, unplaced)         0.476     5.242    exponent3__h23525[7]
                                                                      r  uut_ff_stage4[344]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.302     5.544 r  uut_ff_stage4[344]_i_13/O
                         net (fo=1, unplaced)         0.000     5.544    uut_ff_stage4[344]_i_13_n_0
                                                                      r  uut_ff_stage4_reg[344]_i_7/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.973 r  uut_ff_stage4_reg[344]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     5.973    uut_ff_stage4_reg[344]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[344]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.225 r  uut_ff_stage4_reg[344]_i_3/CO[2]
                         net (fo=546, unplaced)       0.592     6.817    IF_uut_ff_stage2_read__30_BIT_5_34_THEN_0_ELSE_ETC___d542
                                                                      r  uut_ff_stage4[105]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.310     7.127 r  uut_ff_stage4[105]_i_7/O
                         net (fo=9, unplaced)         1.005     8.132    mantissa_to_shift__h23547[156]
                                                                      r  uut_ff_stage4[13]_i_289/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.256 r  uut_ff_stage4[13]_i_289/O
                         net (fo=1, unplaced)         0.449     8.705    uut_ff_stage4[13]_i_289_n_0
                                                                      r  uut_ff_stage4[13]_i_284/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.829 f  uut_ff_stage4[13]_i_284/O
                         net (fo=1, unplaced)         0.449     9.278    uut_ff_stage4[13]_i_284_n_0
                                                                      f  uut_ff_stage4[13]_i_271/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.402 f  uut_ff_stage4[13]_i_271/O
                         net (fo=1, unplaced)         0.449     9.851    uut_ff_stage4[13]_i_271_n_0
                                                                      f  uut_ff_stage4[13]_i_258/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.975 f  uut_ff_stage4[13]_i_258/O
                         net (fo=1, unplaced)         0.449    10.424    uut_ff_stage4[13]_i_258_n_0
                                                                      f  uut_ff_stage4[13]_i_232/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.548 f  uut_ff_stage4[13]_i_232/O
                         net (fo=1, unplaced)         0.449    10.997    uut_ff_stage4[13]_i_232_n_0
                                                                      f  uut_ff_stage4[13]_i_197/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.121 f  uut_ff_stage4[13]_i_197/O
                         net (fo=1, unplaced)         0.449    11.570    uut_ff_stage4[13]_i_197_n_0
                                                                      f  uut_ff_stage4[13]_i_145/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.694 f  uut_ff_stage4[13]_i_145/O
                         net (fo=1, unplaced)         0.449    12.143    uut_ff_stage4[13]_i_145_n_0
                                                                      f  uut_ff_stage4[13]_i_75/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    12.267 f  uut_ff_stage4[13]_i_75/O
                         net (fo=1, unplaced)         0.449    12.716    uut_ff_stage4[13]_i_75_n_0
                                                                      f  uut_ff_stage4[13]_i_39/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    12.840 f  uut_ff_stage4[13]_i_39/O
                         net (fo=2, unplaced)         0.430    13.270    uut_ff_stage4[13]_i_39_n_0
                                                                      f  uut_ff_stage4[13]_i_22/I1
                         LUT4 (Prop_lut4_I1_O)        0.150    13.420 r  uut_ff_stage4[13]_i_22/O
                         net (fo=1, unplaced)         0.000    13.420    uut_ff_stage4[13]_i_22_n_0
                                                                      r  uut_ff_stage4_reg[13]_i_7/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    13.996 r  uut_ff_stage4_reg[13]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    13.996    uut_ff_stage4_reg[13]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[13]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.248 r  uut_ff_stage4_reg[13]_i_4/CO[2]
                         net (fo=1, unplaced)         0.452    14.700    _0_CONCAT_IF_IF_IF_uut_ff_stage2_read__30_BIT_5_ETC___d8941
                                                                      r  uut_ff_stage4[13]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.310    15.010 r  uut_ff_stage4[13]_i_1/O
                         net (fo=4, unplaced)         0.473    15.483    mantissa_to_shift___1__h23552[0]
                                                                      r  uut_ff_stage4[346]_i_176/I0
                         LUT3 (Prop_lut3_I0_O)        0.116    15.599 r  uut_ff_stage4[346]_i_176/O
                         net (fo=1, unplaced)         0.000    15.599    uut_ff_stage4[346]_i_176_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_164/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    16.175 r  uut_ff_stage4_reg[346]_i_164/CO[3]
                         net (fo=1, unplaced)         0.000    16.175    uut_ff_stage4_reg[346]_i_164_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_155/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.292 r  uut_ff_stage4_reg[346]_i_155/CO[3]
                         net (fo=1, unplaced)         0.000    16.292    uut_ff_stage4_reg[346]_i_155_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_146/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.409 r  uut_ff_stage4_reg[346]_i_146/CO[3]
                         net (fo=1, unplaced)         0.000    16.409    uut_ff_stage4_reg[346]_i_146_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_137/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.526 r  uut_ff_stage4_reg[346]_i_137/CO[3]
                         net (fo=1, unplaced)         0.000    16.526    uut_ff_stage4_reg[346]_i_137_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_128/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.643 r  uut_ff_stage4_reg[346]_i_128/CO[3]
                         net (fo=1, unplaced)         0.000    16.643    uut_ff_stage4_reg[346]_i_128_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_119/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.760 r  uut_ff_stage4_reg[346]_i_119/CO[3]
                         net (fo=1, unplaced)         0.000    16.760    uut_ff_stage4_reg[346]_i_119_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_110/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  uut_ff_stage4_reg[346]_i_110/CO[3]
                         net (fo=1, unplaced)         0.000    16.877    uut_ff_stage4_reg[346]_i_110_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_101/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  uut_ff_stage4_reg[346]_i_101/CO[3]
                         net (fo=1, unplaced)         0.000    16.994    uut_ff_stage4_reg[346]_i_101_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_92/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.111 r  uut_ff_stage4_reg[346]_i_92/CO[3]
                         net (fo=1, unplaced)         0.000    17.111    uut_ff_stage4_reg[346]_i_92_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_83/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.228 r  uut_ff_stage4_reg[346]_i_83/CO[3]
                         net (fo=1, unplaced)         0.000    17.228    uut_ff_stage4_reg[346]_i_83_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_74/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.345 r  uut_ff_stage4_reg[346]_i_74/CO[3]
                         net (fo=1, unplaced)         0.000    17.345    uut_ff_stage4_reg[346]_i_74_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_65/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.462 r  uut_ff_stage4_reg[346]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000    17.462    uut_ff_stage4_reg[346]_i_65_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_56/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.579 r  uut_ff_stage4_reg[346]_i_56/CO[3]
                         net (fo=1, unplaced)         0.000    17.579    uut_ff_stage4_reg[346]_i_56_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.696 r  uut_ff_stage4_reg[346]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000    17.696    uut_ff_stage4_reg[346]_i_47_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.813 r  uut_ff_stage4_reg[346]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000    17.813    uut_ff_stage4_reg[346]_i_38_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  uut_ff_stage4_reg[346]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000    17.930    uut_ff_stage4_reg[346]_i_29_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  uut_ff_stage4_reg[346]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000    18.047    uut_ff_stage4_reg[346]_i_20_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.164 r  uut_ff_stage4_reg[346]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    18.164    uut_ff_stage4_reg[346]_i_11_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.281 r  uut_ff_stage4_reg[346]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.281    uut_ff_stage4_reg[346]_i_2_n_0
                                                                      r  uut_ff_stage4_reg[346]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.398 r  uut_ff_stage4_reg[346]_i_1/CO[3]
                         net (fo=2, unplaced)         0.000    18.398    _theResult_____1__h69420
                         FDRE                                         r  uut_ff_stage4_reg[346]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage4_reg[346]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)       -0.183    12.091    uut_ff_stage4_reg[346]
  -------------------------------------------------------------------
                         required time                         12.091    
                         arrival time                         -18.398    
  -------------------------------------------------------------------
                         slack                                 -6.307    

Slack (VIOLATED) :        -5.844ns  (required time - arrival time)
  Source:                 uut_ff_input_register_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.708ns  (logic 4.365ns (27.788%)  route 11.343ns (72.212%))
  Logic Levels:           24  (CARRY4=2 LUT3=1 LUT4=1 LUT6=20)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[98]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_ff_input_register_reg[98]/Q
                         net (fo=17, unplaced)        0.819     3.751    uut_ff_input_register_reg_n_0_[98]
                                                                      f  uut_ff_stage2[85]_i_9/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.046 f  uut_ff_stage2[85]_i_9/O
                         net (fo=9, unplaced)         0.773     4.819    sel0[103]
                                                                      f  uut_ff_stage2[82]_i_205/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.943 f  uut_ff_stage2[82]_i_205/O
                         net (fo=1, unplaced)         0.449     5.392    uut_ff_stage2[82]_i_205_n_0
                                                                      f  uut_ff_stage2[82]_i_204/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.516 f  uut_ff_stage2[82]_i_204/O
                         net (fo=1, unplaced)         0.449     5.965    uut_ff_stage2[82]_i_204_n_0
                                                                      f  uut_ff_stage2[82]_i_203/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.089 f  uut_ff_stage2[82]_i_203/O
                         net (fo=1, unplaced)         0.449     6.538    uut_ff_stage2[82]_i_203_n_0
                                                                      f  uut_ff_stage2[82]_i_200/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.662 f  uut_ff_stage2[82]_i_200/O
                         net (fo=1, unplaced)         0.449     7.111    uut_ff_stage2[82]_i_200_n_0
                                                                      f  uut_ff_stage2[82]_i_195/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     7.235 f  uut_ff_stage2[82]_i_195/O
                         net (fo=1, unplaced)         0.449     7.684    uut_ff_stage2[82]_i_195_n_0
                                                                      f  uut_ff_stage2[82]_i_190/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     7.808 f  uut_ff_stage2[82]_i_190/O
                         net (fo=1, unplaced)         0.449     8.257    uut_ff_stage2[82]_i_190_n_0
                                                                      f  uut_ff_stage2[82]_i_186/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     8.381 f  uut_ff_stage2[82]_i_186/O
                         net (fo=1, unplaced)         0.449     8.830    uut_ff_stage2[82]_i_186_n_0
                                                                      f  uut_ff_stage2[82]_i_179/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     8.954 f  uut_ff_stage2[82]_i_179/O
                         net (fo=1, unplaced)         0.449     9.403    uut_ff_stage2[82]_i_179_n_0
                                                                      f  uut_ff_stage2[82]_i_165/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.527 f  uut_ff_stage2[82]_i_165/O
                         net (fo=2, unplaced)         0.460     9.987    uut_ff_stage2[82]_i_165_n_0
                                                                      f  uut_ff_stage2[82]_i_166/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.111 f  uut_ff_stage2[82]_i_166/O
                         net (fo=3, unplaced)         0.467    10.578    uut_ff_stage2[82]_i_166_n_0
                                                                      f  uut_ff_stage2[82]_i_168/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.702 f  uut_ff_stage2[82]_i_168/O
                         net (fo=4, unplaced)         0.473    11.175    uut_ff_stage2[82]_i_168_n_0
                                                                      f  uut_ff_stage2[82]_i_146/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    11.299 f  uut_ff_stage2[82]_i_146/O
                         net (fo=2, unplaced)         0.460    11.759    uut_ff_stage2[82]_i_146_n_0
                                                                      f  uut_ff_stage2[82]_i_110/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    11.883 f  uut_ff_stage2[82]_i_110/O
                         net (fo=4, unplaced)         0.473    12.356    uut_ff_stage2[82]_i_110_n_0
                                                                      f  uut_ff_stage2[82]_i_122/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    12.480 f  uut_ff_stage2[82]_i_122/O
                         net (fo=5, unplaced)         0.477    12.957    uut_ff_stage2[82]_i_122_n_0
                                                                      f  uut_ff_stage2[82]_i_71/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.081 f  uut_ff_stage2[82]_i_71/O
                         net (fo=4, unplaced)         0.473    13.554    uut_ff_stage2[82]_i_71_n_0
                                                                      f  uut_ff_stage2[82]_i_59/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    13.678 f  uut_ff_stage2[82]_i_59/O
                         net (fo=1, unplaced)         0.449    14.127    uut_ff_stage2[82]_i_59_n_0
                                                                      f  uut_ff_stage2[82]_i_30/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    14.251 r  uut_ff_stage2[82]_i_30/O
                         net (fo=2, unplaced)         0.743    14.994    uut_ff_stage2[82]_i_30_n_0
                                                                      r  uut_ff_stage2[82]_i_20/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.118 r  uut_ff_stage2[82]_i_20/O
                         net (fo=1, unplaced)         0.334    15.452    uut_ff_stage2[82]_i_20_n_0
                                                                      r  uut_ff_stage2_reg[82]_i_10/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.002 r  uut_ff_stage2_reg[82]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    16.002    uut_ff_stage2_reg[82]_i_10_n_0
                                                                      r  uut_ff_stage2_reg[82]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    16.254 r  uut_ff_stage2_reg[82]_i_8/CO[2]
                         net (fo=1, unplaced)         0.452    16.706    lv_sticky___1__h158461
                                                                      r  uut_ff_stage2[82]_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.310    17.016 r  uut_ff_stage2[82]_i_5/O
                         net (fo=1, unplaced)         0.449    17.465    lv_product_mantissa___1__h15845[0]
                                                                      r  uut_ff_stage2[82]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.589 r  uut_ff_stage2[82]_i_2/O
                         net (fo=1, unplaced)         0.449    18.038    y_avValue_snd_fst__h23360[0]
                                                                      r  uut_ff_stage2[82]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    18.162 r  uut_ff_stage2[82]_i_1/O
                         net (fo=1, unplaced)         0.000    18.162    uut_ff_stage2[82]_i_1_n_0
                         FDRE                                         r  uut_ff_stage2_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[82]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage2_reg[82]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.162    
  -------------------------------------------------------------------
                         slack                                 -5.844    

Slack (VIOLATED) :        -5.710ns  (required time - arrival time)
  Source:                 uut_ff_input_register_reg[189]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.574ns  (logic 5.155ns (33.100%)  route 10.419ns (66.900%))
  Logic Levels:           25  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[189]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_input_register_reg[189]/Q
                         net (fo=18, unplaced)        1.022     3.954    p_94_in
                                                                      r  uut_ff_stage2[192]_i_95/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.249 r  uut_ff_stage2[192]_i_95/O
                         net (fo=3, unplaced)         0.467     4.716    uut_ff_stage2[192]_i_95_n_0
                                                                      r  uut_ff_stage2[192]_i_96/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.840 r  uut_ff_stage2[192]_i_96/O
                         net (fo=4, unplaced)         0.473     5.313    uut_ff_stage2[192]_i_96_n_0
                                                                      r  uut_ff_stage2[192]_i_103/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.437 r  uut_ff_stage2[192]_i_103/O
                         net (fo=3, unplaced)         0.467     5.904    uut_ff_stage2[192]_i_103_n_0
                                                                      r  uut_ff_stage2[192]_i_75/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.028 r  uut_ff_stage2[192]_i_75/O
                         net (fo=4, unplaced)         0.473     6.501    uut_ff_stage2[192]_i_75_n_0
                                                                      r  uut_ff_stage2[192]_i_100/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.625 r  uut_ff_stage2[192]_i_100/O
                         net (fo=3, unplaced)         0.467     7.092    uut_ff_stage2[192]_i_100_n_0
                                                                      r  uut_ff_stage2[192]_i_99/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  uut_ff_stage2[192]_i_99/O
                         net (fo=4, unplaced)         0.473     7.689    uut_ff_stage2[192]_i_99_n_0
                                                                      r  uut_ff_stage2[192]_i_104/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  uut_ff_stage2[192]_i_104/O
                         net (fo=3, unplaced)         0.467     8.280    uut_ff_stage2[192]_i_104_n_0
                                                                      r  uut_ff_stage2[192]_i_76/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  uut_ff_stage2[192]_i_76/O
                         net (fo=4, unplaced)         0.473     8.877    uut_ff_stage2[192]_i_76_n_0
                                                                      r  uut_ff_stage2[192]_i_54/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.001 r  uut_ff_stage2[192]_i_54/O
                         net (fo=4, unplaced)         0.473     9.474    uut_ff_stage2[192]_i_54_n_0
                                                                      r  uut_ff_stage2[192]_i_43/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.598 r  uut_ff_stage2[192]_i_43/O
                         net (fo=1, unplaced)         0.449    10.047    uut_ff_stage2[192]_i_43_n_0
                                                                      r  uut_ff_stage2[192]_i_28/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    10.171 f  uut_ff_stage2[192]_i_28/O
                         net (fo=4, unplaced)         0.756    10.927    uut_ff_stage2[192]_i_28_n_0
                                                                      f  uut_ff_stage2[192]_i_33/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.051 r  uut_ff_stage2[192]_i_33/O
                         net (fo=9, unplaced)         0.490    11.541    msb_zeros__h409[0]
                                                                      r  uut_ff_stage2[188]_i_9/I2
                         LUT5 (Prop_lut5_I2_O)        0.124    11.665 r  uut_ff_stage2[188]_i_9/O
                         net (fo=1, unplaced)         0.449    12.114    uut_ff_stage2[188]_i_9_n_0
                                                                      r  uut_ff_stage2[188]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    12.238 r  uut_ff_stage2[188]_i_3/O
                         net (fo=128, unplaced)       0.555    12.793    x__h23356[6]
                                                                      r  uut_ff_stage2[188]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.917 f  uut_ff_stage2[188]_i_19/O
                         net (fo=114, unplaced)       0.552    13.469    uut_ff_stage2[188]_i_19_n_0
                                                                      f  uut_ff_stage2[188]_i_109/I0
                         LUT3 (Prop_lut3_I0_O)        0.119    13.588 r  uut_ff_stage2[188]_i_109/O
                         net (fo=1, unplaced)         0.000    13.588    uut_ff_stage2[188]_i_109_n_0
                                                                      r  uut_ff_stage2_reg[188]_i_50/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.017 r  uut_ff_stage2_reg[188]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000    14.017    uut_ff_stage2_reg[188]_i_50_n_0
                                                                      r  uut_ff_stage2_reg[188]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.269 r  uut_ff_stage2_reg[188]_i_21/CO[2]
                         net (fo=188, unplaced)       0.567    14.836    INV_1_MINUS_IF_uut_ff_input_register_read__0_B_ETC___d481
                                                                      r  uut_ff_stage2[192]_i_37/I2
                         LUT3 (Prop_lut3_I2_O)        0.310    15.146 r  uut_ff_stage2[192]_i_37/O
                         net (fo=1, unplaced)         0.449    15.595    data0[1]
                                                                      r  uut_ff_stage2[192]_i_24/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    15.719 r  uut_ff_stage2[192]_i_24/O
                         net (fo=1, unplaced)         0.449    16.168    uut_ff_stage2[192]_i_24_n_0
                                                                      r  uut_ff_stage2[192]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.292 r  uut_ff_stage2[192]_i_8/O
                         net (fo=1, unplaced)         0.000    16.292    uut_ff_stage2[192]_i_8_n_0
                                                                      r  uut_ff_stage2_reg[192]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.825 r  uut_ff_stage2_reg[192]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.825    uut_ff_stage2_reg[192]_i_2_n_0
                                                                      r  uut_ff_stage2_reg[196]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.942 r  uut_ff_stage2_reg[196]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.942    uut_ff_stage2_reg[196]_i_2_n_0
                                                                      r  uut_ff_stage2_reg[200]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    17.273 r  uut_ff_stage2_reg[200]_i_2/O[3]
                         net (fo=1, unplaced)         0.448    17.721    _theResult_____1_fst__h23324[11]
                                                                      r  uut_ff_stage2[200]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.307    18.028 r  uut_ff_stage2[200]_i_1/O
                         net (fo=1, unplaced)         0.000    18.028    uut_ff_stage2$D_IN[200]
                         FDRE                                         r  uut_ff_stage2_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[200]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage2_reg[200]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.028    
  -------------------------------------------------------------------
                         slack                                 -5.710    

Slack (VIOLATED) :        -5.633ns  (required time - arrival time)
  Source:                 uut_ff_input_register_reg[189]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[199]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.497ns  (logic 5.074ns (32.742%)  route 10.423ns (67.258%))
  Logic Levels:           25  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[189]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_input_register_reg[189]/Q
                         net (fo=18, unplaced)        1.022     3.954    p_94_in
                                                                      r  uut_ff_stage2[192]_i_95/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.249 r  uut_ff_stage2[192]_i_95/O
                         net (fo=3, unplaced)         0.467     4.716    uut_ff_stage2[192]_i_95_n_0
                                                                      r  uut_ff_stage2[192]_i_96/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.840 r  uut_ff_stage2[192]_i_96/O
                         net (fo=4, unplaced)         0.473     5.313    uut_ff_stage2[192]_i_96_n_0
                                                                      r  uut_ff_stage2[192]_i_103/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.437 r  uut_ff_stage2[192]_i_103/O
                         net (fo=3, unplaced)         0.467     5.904    uut_ff_stage2[192]_i_103_n_0
                                                                      r  uut_ff_stage2[192]_i_75/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.028 r  uut_ff_stage2[192]_i_75/O
                         net (fo=4, unplaced)         0.473     6.501    uut_ff_stage2[192]_i_75_n_0
                                                                      r  uut_ff_stage2[192]_i_100/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.625 r  uut_ff_stage2[192]_i_100/O
                         net (fo=3, unplaced)         0.467     7.092    uut_ff_stage2[192]_i_100_n_0
                                                                      r  uut_ff_stage2[192]_i_99/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  uut_ff_stage2[192]_i_99/O
                         net (fo=4, unplaced)         0.473     7.689    uut_ff_stage2[192]_i_99_n_0
                                                                      r  uut_ff_stage2[192]_i_104/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  uut_ff_stage2[192]_i_104/O
                         net (fo=3, unplaced)         0.467     8.280    uut_ff_stage2[192]_i_104_n_0
                                                                      r  uut_ff_stage2[192]_i_76/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  uut_ff_stage2[192]_i_76/O
                         net (fo=4, unplaced)         0.473     8.877    uut_ff_stage2[192]_i_76_n_0
                                                                      r  uut_ff_stage2[192]_i_54/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.001 r  uut_ff_stage2[192]_i_54/O
                         net (fo=4, unplaced)         0.473     9.474    uut_ff_stage2[192]_i_54_n_0
                                                                      r  uut_ff_stage2[192]_i_43/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.598 r  uut_ff_stage2[192]_i_43/O
                         net (fo=1, unplaced)         0.449    10.047    uut_ff_stage2[192]_i_43_n_0
                                                                      r  uut_ff_stage2[192]_i_28/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    10.171 f  uut_ff_stage2[192]_i_28/O
                         net (fo=4, unplaced)         0.756    10.927    uut_ff_stage2[192]_i_28_n_0
                                                                      f  uut_ff_stage2[192]_i_33/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.051 r  uut_ff_stage2[192]_i_33/O
                         net (fo=9, unplaced)         0.490    11.541    msb_zeros__h409[0]
                                                                      r  uut_ff_stage2[188]_i_9/I2
                         LUT5 (Prop_lut5_I2_O)        0.124    11.665 r  uut_ff_stage2[188]_i_9/O
                         net (fo=1, unplaced)         0.449    12.114    uut_ff_stage2[188]_i_9_n_0
                                                                      r  uut_ff_stage2[188]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    12.238 r  uut_ff_stage2[188]_i_3/O
                         net (fo=128, unplaced)       0.555    12.793    x__h23356[6]
                                                                      r  uut_ff_stage2[188]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.917 f  uut_ff_stage2[188]_i_19/O
                         net (fo=114, unplaced)       0.552    13.469    uut_ff_stage2[188]_i_19_n_0
                                                                      f  uut_ff_stage2[188]_i_109/I0
                         LUT3 (Prop_lut3_I0_O)        0.119    13.588 r  uut_ff_stage2[188]_i_109/O
                         net (fo=1, unplaced)         0.000    13.588    uut_ff_stage2[188]_i_109_n_0
                                                                      r  uut_ff_stage2_reg[188]_i_50/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.017 r  uut_ff_stage2_reg[188]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000    14.017    uut_ff_stage2_reg[188]_i_50_n_0
                                                                      r  uut_ff_stage2_reg[188]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.269 r  uut_ff_stage2_reg[188]_i_21/CO[2]
                         net (fo=188, unplaced)       0.567    14.836    INV_1_MINUS_IF_uut_ff_input_register_read__0_B_ETC___d481
                                                                      r  uut_ff_stage2[192]_i_37/I2
                         LUT3 (Prop_lut3_I2_O)        0.310    15.146 r  uut_ff_stage2[192]_i_37/O
                         net (fo=1, unplaced)         0.449    15.595    data0[1]
                                                                      r  uut_ff_stage2[192]_i_24/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    15.719 r  uut_ff_stage2[192]_i_24/O
                         net (fo=1, unplaced)         0.449    16.168    uut_ff_stage2[192]_i_24_n_0
                                                                      r  uut_ff_stage2[192]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.292 r  uut_ff_stage2[192]_i_8/O
                         net (fo=1, unplaced)         0.000    16.292    uut_ff_stage2[192]_i_8_n_0
                                                                      r  uut_ff_stage2_reg[192]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.825 r  uut_ff_stage2_reg[192]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.825    uut_ff_stage2_reg[192]_i_2_n_0
                                                                      r  uut_ff_stage2_reg[196]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.942 r  uut_ff_stage2_reg[196]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.942    uut_ff_stage2_reg[196]_i_2_n_0
                                                                      r  uut_ff_stage2_reg[200]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    17.198 r  uut_ff_stage2_reg[200]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    17.650    _theResult_____1_fst__h23324[10]
                                                                      r  uut_ff_stage2[199]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.301    17.951 r  uut_ff_stage2[199]_i_1/O
                         net (fo=1, unplaced)         0.000    17.951    uut_ff_stage2$D_IN[199]
                         FDRE                                         r  uut_ff_stage2_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[199]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage2_reg[199]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -17.951    
  -------------------------------------------------------------------
                         slack                                 -5.633    

Slack (VIOLATED) :        -5.593ns  (required time - arrival time)
  Source:                 uut_ff_input_register_reg[189]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[196]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.457ns  (logic 5.038ns (32.594%)  route 10.419ns (67.406%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[189]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_input_register_reg[189]/Q
                         net (fo=18, unplaced)        1.022     3.954    p_94_in
                                                                      r  uut_ff_stage2[192]_i_95/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.249 r  uut_ff_stage2[192]_i_95/O
                         net (fo=3, unplaced)         0.467     4.716    uut_ff_stage2[192]_i_95_n_0
                                                                      r  uut_ff_stage2[192]_i_96/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.840 r  uut_ff_stage2[192]_i_96/O
                         net (fo=4, unplaced)         0.473     5.313    uut_ff_stage2[192]_i_96_n_0
                                                                      r  uut_ff_stage2[192]_i_103/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.437 r  uut_ff_stage2[192]_i_103/O
                         net (fo=3, unplaced)         0.467     5.904    uut_ff_stage2[192]_i_103_n_0
                                                                      r  uut_ff_stage2[192]_i_75/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.028 r  uut_ff_stage2[192]_i_75/O
                         net (fo=4, unplaced)         0.473     6.501    uut_ff_stage2[192]_i_75_n_0
                                                                      r  uut_ff_stage2[192]_i_100/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.625 r  uut_ff_stage2[192]_i_100/O
                         net (fo=3, unplaced)         0.467     7.092    uut_ff_stage2[192]_i_100_n_0
                                                                      r  uut_ff_stage2[192]_i_99/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  uut_ff_stage2[192]_i_99/O
                         net (fo=4, unplaced)         0.473     7.689    uut_ff_stage2[192]_i_99_n_0
                                                                      r  uut_ff_stage2[192]_i_104/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  uut_ff_stage2[192]_i_104/O
                         net (fo=3, unplaced)         0.467     8.280    uut_ff_stage2[192]_i_104_n_0
                                                                      r  uut_ff_stage2[192]_i_76/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  uut_ff_stage2[192]_i_76/O
                         net (fo=4, unplaced)         0.473     8.877    uut_ff_stage2[192]_i_76_n_0
                                                                      r  uut_ff_stage2[192]_i_54/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.001 r  uut_ff_stage2[192]_i_54/O
                         net (fo=4, unplaced)         0.473     9.474    uut_ff_stage2[192]_i_54_n_0
                                                                      r  uut_ff_stage2[192]_i_43/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.598 r  uut_ff_stage2[192]_i_43/O
                         net (fo=1, unplaced)         0.449    10.047    uut_ff_stage2[192]_i_43_n_0
                                                                      r  uut_ff_stage2[192]_i_28/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    10.171 f  uut_ff_stage2[192]_i_28/O
                         net (fo=4, unplaced)         0.756    10.927    uut_ff_stage2[192]_i_28_n_0
                                                                      f  uut_ff_stage2[192]_i_33/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.051 r  uut_ff_stage2[192]_i_33/O
                         net (fo=9, unplaced)         0.490    11.541    msb_zeros__h409[0]
                                                                      r  uut_ff_stage2[188]_i_9/I2
                         LUT5 (Prop_lut5_I2_O)        0.124    11.665 r  uut_ff_stage2[188]_i_9/O
                         net (fo=1, unplaced)         0.449    12.114    uut_ff_stage2[188]_i_9_n_0
                                                                      r  uut_ff_stage2[188]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    12.238 r  uut_ff_stage2[188]_i_3/O
                         net (fo=128, unplaced)       0.555    12.793    x__h23356[6]
                                                                      r  uut_ff_stage2[188]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.917 f  uut_ff_stage2[188]_i_19/O
                         net (fo=114, unplaced)       0.552    13.469    uut_ff_stage2[188]_i_19_n_0
                                                                      f  uut_ff_stage2[188]_i_109/I0
                         LUT3 (Prop_lut3_I0_O)        0.119    13.588 r  uut_ff_stage2[188]_i_109/O
                         net (fo=1, unplaced)         0.000    13.588    uut_ff_stage2[188]_i_109_n_0
                                                                      r  uut_ff_stage2_reg[188]_i_50/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.017 r  uut_ff_stage2_reg[188]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000    14.017    uut_ff_stage2_reg[188]_i_50_n_0
                                                                      r  uut_ff_stage2_reg[188]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.269 r  uut_ff_stage2_reg[188]_i_21/CO[2]
                         net (fo=188, unplaced)       0.567    14.836    INV_1_MINUS_IF_uut_ff_input_register_read__0_B_ETC___d481
                                                                      r  uut_ff_stage2[192]_i_37/I2
                         LUT3 (Prop_lut3_I2_O)        0.310    15.146 r  uut_ff_stage2[192]_i_37/O
                         net (fo=1, unplaced)         0.449    15.595    data0[1]
                                                                      r  uut_ff_stage2[192]_i_24/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    15.719 r  uut_ff_stage2[192]_i_24/O
                         net (fo=1, unplaced)         0.449    16.168    uut_ff_stage2[192]_i_24_n_0
                                                                      r  uut_ff_stage2[192]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.292 r  uut_ff_stage2[192]_i_8/O
                         net (fo=1, unplaced)         0.000    16.292    uut_ff_stage2[192]_i_8_n_0
                                                                      r  uut_ff_stage2_reg[192]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.825 r  uut_ff_stage2_reg[192]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.825    uut_ff_stage2_reg[192]_i_2_n_0
                                                                      r  uut_ff_stage2_reg[196]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    17.156 r  uut_ff_stage2_reg[196]_i_2/O[3]
                         net (fo=1, unplaced)         0.448    17.604    _theResult_____1_fst__h23324[7]
                                                                      r  uut_ff_stage2[196]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.307    17.911 r  uut_ff_stage2[196]_i_1/O
                         net (fo=1, unplaced)         0.000    17.911    uut_ff_stage2$D_IN[196]
                         FDRE                                         r  uut_ff_stage2_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[196]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage2_reg[196]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -17.911    
  -------------------------------------------------------------------
                         slack                                 -5.593    

Slack (VIOLATED) :        -5.579ns  (required time - arrival time)
  Source:                 uut_ff_input_register_reg[189]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[198]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.443ns  (logic 5.160ns (33.413%)  route 10.283ns (66.587%))
  Logic Levels:           25  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[189]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_input_register_reg[189]/Q
                         net (fo=18, unplaced)        1.022     3.954    p_94_in
                                                                      r  uut_ff_stage2[192]_i_95/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.249 r  uut_ff_stage2[192]_i_95/O
                         net (fo=3, unplaced)         0.467     4.716    uut_ff_stage2[192]_i_95_n_0
                                                                      r  uut_ff_stage2[192]_i_96/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.840 r  uut_ff_stage2[192]_i_96/O
                         net (fo=4, unplaced)         0.473     5.313    uut_ff_stage2[192]_i_96_n_0
                                                                      r  uut_ff_stage2[192]_i_103/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.437 r  uut_ff_stage2[192]_i_103/O
                         net (fo=3, unplaced)         0.467     5.904    uut_ff_stage2[192]_i_103_n_0
                                                                      r  uut_ff_stage2[192]_i_75/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.028 r  uut_ff_stage2[192]_i_75/O
                         net (fo=4, unplaced)         0.473     6.501    uut_ff_stage2[192]_i_75_n_0
                                                                      r  uut_ff_stage2[192]_i_100/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.625 r  uut_ff_stage2[192]_i_100/O
                         net (fo=3, unplaced)         0.467     7.092    uut_ff_stage2[192]_i_100_n_0
                                                                      r  uut_ff_stage2[192]_i_99/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  uut_ff_stage2[192]_i_99/O
                         net (fo=4, unplaced)         0.473     7.689    uut_ff_stage2[192]_i_99_n_0
                                                                      r  uut_ff_stage2[192]_i_104/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  uut_ff_stage2[192]_i_104/O
                         net (fo=3, unplaced)         0.467     8.280    uut_ff_stage2[192]_i_104_n_0
                                                                      r  uut_ff_stage2[192]_i_76/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  uut_ff_stage2[192]_i_76/O
                         net (fo=4, unplaced)         0.473     8.877    uut_ff_stage2[192]_i_76_n_0
                                                                      r  uut_ff_stage2[192]_i_54/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.001 r  uut_ff_stage2[192]_i_54/O
                         net (fo=4, unplaced)         0.473     9.474    uut_ff_stage2[192]_i_54_n_0
                                                                      r  uut_ff_stage2[192]_i_43/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.598 r  uut_ff_stage2[192]_i_43/O
                         net (fo=1, unplaced)         0.449    10.047    uut_ff_stage2[192]_i_43_n_0
                                                                      r  uut_ff_stage2[192]_i_28/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    10.171 f  uut_ff_stage2[192]_i_28/O
                         net (fo=4, unplaced)         0.756    10.927    uut_ff_stage2[192]_i_28_n_0
                                                                      f  uut_ff_stage2[192]_i_33/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.051 r  uut_ff_stage2[192]_i_33/O
                         net (fo=9, unplaced)         0.490    11.541    msb_zeros__h409[0]
                                                                      r  uut_ff_stage2[188]_i_9/I2
                         LUT5 (Prop_lut5_I2_O)        0.124    11.665 r  uut_ff_stage2[188]_i_9/O
                         net (fo=1, unplaced)         0.449    12.114    uut_ff_stage2[188]_i_9_n_0
                                                                      r  uut_ff_stage2[188]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    12.238 r  uut_ff_stage2[188]_i_3/O
                         net (fo=128, unplaced)       0.555    12.793    x__h23356[6]
                                                                      r  uut_ff_stage2[188]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.917 f  uut_ff_stage2[188]_i_19/O
                         net (fo=114, unplaced)       0.552    13.469    uut_ff_stage2[188]_i_19_n_0
                                                                      f  uut_ff_stage2[188]_i_109/I0
                         LUT3 (Prop_lut3_I0_O)        0.119    13.588 r  uut_ff_stage2[188]_i_109/O
                         net (fo=1, unplaced)         0.000    13.588    uut_ff_stage2[188]_i_109_n_0
                                                                      r  uut_ff_stage2_reg[188]_i_50/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.017 r  uut_ff_stage2_reg[188]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000    14.017    uut_ff_stage2_reg[188]_i_50_n_0
                                                                      r  uut_ff_stage2_reg[188]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.269 r  uut_ff_stage2_reg[188]_i_21/CO[2]
                         net (fo=188, unplaced)       0.567    14.836    INV_1_MINUS_IF_uut_ff_input_register_read__0_B_ETC___d481
                                                                      r  uut_ff_stage2[192]_i_37/I2
                         LUT3 (Prop_lut3_I2_O)        0.310    15.146 r  uut_ff_stage2[192]_i_37/O
                         net (fo=1, unplaced)         0.449    15.595    data0[1]
                                                                      r  uut_ff_stage2[192]_i_24/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    15.719 r  uut_ff_stage2[192]_i_24/O
                         net (fo=1, unplaced)         0.449    16.168    uut_ff_stage2[192]_i_24_n_0
                                                                      r  uut_ff_stage2[192]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.292 r  uut_ff_stage2[192]_i_8/O
                         net (fo=1, unplaced)         0.000    16.292    uut_ff_stage2[192]_i_8_n_0
                                                                      r  uut_ff_stage2_reg[192]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.825 r  uut_ff_stage2_reg[192]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.825    uut_ff_stage2_reg[192]_i_2_n_0
                                                                      r  uut_ff_stage2_reg[196]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.942 r  uut_ff_stage2_reg[196]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.942    uut_ff_stage2_reg[196]_i_2_n_0
                                                                      r  uut_ff_stage2_reg[200]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.279 r  uut_ff_stage2_reg[200]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    17.591    _theResult_____1_fst__h23324[9]
                                                                      r  uut_ff_stage2[198]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.306    17.897 r  uut_ff_stage2[198]_i_1/O
                         net (fo=1, unplaced)         0.000    17.897    uut_ff_stage2$D_IN[198]
                         FDRE                                         r  uut_ff_stage2_reg[198]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[198]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage2_reg[198]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -17.897    
  -------------------------------------------------------------------
                         slack                                 -5.579    

Slack (VIOLATED) :        -5.579ns  (required time - arrival time)
  Source:                 uut_ff_input_register_reg[189]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[201]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.443ns  (logic 5.161ns (33.420%)  route 10.282ns (66.580%))
  Logic Levels:           26  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[189]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_input_register_reg[189]/Q
                         net (fo=18, unplaced)        1.022     3.954    p_94_in
                                                                      r  uut_ff_stage2[192]_i_95/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.249 r  uut_ff_stage2[192]_i_95/O
                         net (fo=3, unplaced)         0.467     4.716    uut_ff_stage2[192]_i_95_n_0
                                                                      r  uut_ff_stage2[192]_i_96/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.840 r  uut_ff_stage2[192]_i_96/O
                         net (fo=4, unplaced)         0.473     5.313    uut_ff_stage2[192]_i_96_n_0
                                                                      r  uut_ff_stage2[192]_i_103/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.437 r  uut_ff_stage2[192]_i_103/O
                         net (fo=3, unplaced)         0.467     5.904    uut_ff_stage2[192]_i_103_n_0
                                                                      r  uut_ff_stage2[192]_i_75/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.028 r  uut_ff_stage2[192]_i_75/O
                         net (fo=4, unplaced)         0.473     6.501    uut_ff_stage2[192]_i_75_n_0
                                                                      r  uut_ff_stage2[192]_i_100/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.625 r  uut_ff_stage2[192]_i_100/O
                         net (fo=3, unplaced)         0.467     7.092    uut_ff_stage2[192]_i_100_n_0
                                                                      r  uut_ff_stage2[192]_i_99/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  uut_ff_stage2[192]_i_99/O
                         net (fo=4, unplaced)         0.473     7.689    uut_ff_stage2[192]_i_99_n_0
                                                                      r  uut_ff_stage2[192]_i_104/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  uut_ff_stage2[192]_i_104/O
                         net (fo=3, unplaced)         0.467     8.280    uut_ff_stage2[192]_i_104_n_0
                                                                      r  uut_ff_stage2[192]_i_76/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  uut_ff_stage2[192]_i_76/O
                         net (fo=4, unplaced)         0.473     8.877    uut_ff_stage2[192]_i_76_n_0
                                                                      r  uut_ff_stage2[192]_i_54/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.001 r  uut_ff_stage2[192]_i_54/O
                         net (fo=4, unplaced)         0.473     9.474    uut_ff_stage2[192]_i_54_n_0
                                                                      r  uut_ff_stage2[192]_i_43/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.598 r  uut_ff_stage2[192]_i_43/O
                         net (fo=1, unplaced)         0.449    10.047    uut_ff_stage2[192]_i_43_n_0
                                                                      r  uut_ff_stage2[192]_i_28/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    10.171 f  uut_ff_stage2[192]_i_28/O
                         net (fo=4, unplaced)         0.756    10.927    uut_ff_stage2[192]_i_28_n_0
                                                                      f  uut_ff_stage2[192]_i_33/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.051 r  uut_ff_stage2[192]_i_33/O
                         net (fo=9, unplaced)         0.490    11.541    msb_zeros__h409[0]
                                                                      r  uut_ff_stage2[188]_i_9/I2
                         LUT5 (Prop_lut5_I2_O)        0.124    11.665 r  uut_ff_stage2[188]_i_9/O
                         net (fo=1, unplaced)         0.449    12.114    uut_ff_stage2[188]_i_9_n_0
                                                                      r  uut_ff_stage2[188]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    12.238 r  uut_ff_stage2[188]_i_3/O
                         net (fo=128, unplaced)       0.555    12.793    x__h23356[6]
                                                                      r  uut_ff_stage2[188]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.917 f  uut_ff_stage2[188]_i_19/O
                         net (fo=114, unplaced)       0.552    13.469    uut_ff_stage2[188]_i_19_n_0
                                                                      f  uut_ff_stage2[188]_i_109/I0
                         LUT3 (Prop_lut3_I0_O)        0.119    13.588 r  uut_ff_stage2[188]_i_109/O
                         net (fo=1, unplaced)         0.000    13.588    uut_ff_stage2[188]_i_109_n_0
                                                                      r  uut_ff_stage2_reg[188]_i_50/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.017 r  uut_ff_stage2_reg[188]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000    14.017    uut_ff_stage2_reg[188]_i_50_n_0
                                                                      r  uut_ff_stage2_reg[188]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.269 r  uut_ff_stage2_reg[188]_i_21/CO[2]
                         net (fo=188, unplaced)       0.567    14.836    INV_1_MINUS_IF_uut_ff_input_register_read__0_B_ETC___d481
                                                                      r  uut_ff_stage2[192]_i_37/I2
                         LUT3 (Prop_lut3_I2_O)        0.310    15.146 r  uut_ff_stage2[192]_i_37/O
                         net (fo=1, unplaced)         0.449    15.595    data0[1]
                                                                      r  uut_ff_stage2[192]_i_24/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    15.719 r  uut_ff_stage2[192]_i_24/O
                         net (fo=1, unplaced)         0.449    16.168    uut_ff_stage2[192]_i_24_n_0
                                                                      r  uut_ff_stage2[192]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.292 r  uut_ff_stage2[192]_i_8/O
                         net (fo=1, unplaced)         0.000    16.292    uut_ff_stage2[192]_i_8_n_0
                                                                      r  uut_ff_stage2_reg[192]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.825 r  uut_ff_stage2_reg[192]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.825    uut_ff_stage2_reg[192]_i_2_n_0
                                                                      r  uut_ff_stage2_reg[196]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.942 r  uut_ff_stage2_reg[196]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.942    uut_ff_stage2_reg[196]_i_2_n_0
                                                                      r  uut_ff_stage2_reg[200]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.059 r  uut_ff_stage2_reg[200]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.059    uut_ff_stage2_reg[200]_i_2_n_0
                                                                      r  uut_ff_stage2_reg[201]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    17.291 r  uut_ff_stage2_reg[201]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    17.602    _theResult_____1_fst__h23324[12]
                                                                      r  uut_ff_stage2[201]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.295    17.897 r  uut_ff_stage2[201]_i_1/O
                         net (fo=1, unplaced)         0.000    17.897    uut_ff_stage2$D_IN[201]
                         FDRE                                         r  uut_ff_stage2_reg[201]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[201]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage2_reg[201]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -17.897    
  -------------------------------------------------------------------
                         slack                                 -5.579    

Slack (VIOLATED) :        -5.516ns  (required time - arrival time)
  Source:                 uut_ff_input_register_reg[189]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[195]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.380ns  (logic 4.957ns (32.230%)  route 10.423ns (67.770%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[189]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_input_register_reg[189]/Q
                         net (fo=18, unplaced)        1.022     3.954    p_94_in
                                                                      r  uut_ff_stage2[192]_i_95/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.249 r  uut_ff_stage2[192]_i_95/O
                         net (fo=3, unplaced)         0.467     4.716    uut_ff_stage2[192]_i_95_n_0
                                                                      r  uut_ff_stage2[192]_i_96/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.840 r  uut_ff_stage2[192]_i_96/O
                         net (fo=4, unplaced)         0.473     5.313    uut_ff_stage2[192]_i_96_n_0
                                                                      r  uut_ff_stage2[192]_i_103/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.437 r  uut_ff_stage2[192]_i_103/O
                         net (fo=3, unplaced)         0.467     5.904    uut_ff_stage2[192]_i_103_n_0
                                                                      r  uut_ff_stage2[192]_i_75/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.028 r  uut_ff_stage2[192]_i_75/O
                         net (fo=4, unplaced)         0.473     6.501    uut_ff_stage2[192]_i_75_n_0
                                                                      r  uut_ff_stage2[192]_i_100/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.625 r  uut_ff_stage2[192]_i_100/O
                         net (fo=3, unplaced)         0.467     7.092    uut_ff_stage2[192]_i_100_n_0
                                                                      r  uut_ff_stage2[192]_i_99/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  uut_ff_stage2[192]_i_99/O
                         net (fo=4, unplaced)         0.473     7.689    uut_ff_stage2[192]_i_99_n_0
                                                                      r  uut_ff_stage2[192]_i_104/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  uut_ff_stage2[192]_i_104/O
                         net (fo=3, unplaced)         0.467     8.280    uut_ff_stage2[192]_i_104_n_0
                                                                      r  uut_ff_stage2[192]_i_76/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  uut_ff_stage2[192]_i_76/O
                         net (fo=4, unplaced)         0.473     8.877    uut_ff_stage2[192]_i_76_n_0
                                                                      r  uut_ff_stage2[192]_i_54/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.001 r  uut_ff_stage2[192]_i_54/O
                         net (fo=4, unplaced)         0.473     9.474    uut_ff_stage2[192]_i_54_n_0
                                                                      r  uut_ff_stage2[192]_i_43/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.598 r  uut_ff_stage2[192]_i_43/O
                         net (fo=1, unplaced)         0.449    10.047    uut_ff_stage2[192]_i_43_n_0
                                                                      r  uut_ff_stage2[192]_i_28/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    10.171 f  uut_ff_stage2[192]_i_28/O
                         net (fo=4, unplaced)         0.756    10.927    uut_ff_stage2[192]_i_28_n_0
                                                                      f  uut_ff_stage2[192]_i_33/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.051 r  uut_ff_stage2[192]_i_33/O
                         net (fo=9, unplaced)         0.490    11.541    msb_zeros__h409[0]
                                                                      r  uut_ff_stage2[188]_i_9/I2
                         LUT5 (Prop_lut5_I2_O)        0.124    11.665 r  uut_ff_stage2[188]_i_9/O
                         net (fo=1, unplaced)         0.449    12.114    uut_ff_stage2[188]_i_9_n_0
                                                                      r  uut_ff_stage2[188]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    12.238 r  uut_ff_stage2[188]_i_3/O
                         net (fo=128, unplaced)       0.555    12.793    x__h23356[6]
                                                                      r  uut_ff_stage2[188]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.917 f  uut_ff_stage2[188]_i_19/O
                         net (fo=114, unplaced)       0.552    13.469    uut_ff_stage2[188]_i_19_n_0
                                                                      f  uut_ff_stage2[188]_i_109/I0
                         LUT3 (Prop_lut3_I0_O)        0.119    13.588 r  uut_ff_stage2[188]_i_109/O
                         net (fo=1, unplaced)         0.000    13.588    uut_ff_stage2[188]_i_109_n_0
                                                                      r  uut_ff_stage2_reg[188]_i_50/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.017 r  uut_ff_stage2_reg[188]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000    14.017    uut_ff_stage2_reg[188]_i_50_n_0
                                                                      r  uut_ff_stage2_reg[188]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.269 r  uut_ff_stage2_reg[188]_i_21/CO[2]
                         net (fo=188, unplaced)       0.567    14.836    INV_1_MINUS_IF_uut_ff_input_register_read__0_B_ETC___d481
                                                                      r  uut_ff_stage2[192]_i_37/I2
                         LUT3 (Prop_lut3_I2_O)        0.310    15.146 r  uut_ff_stage2[192]_i_37/O
                         net (fo=1, unplaced)         0.449    15.595    data0[1]
                                                                      r  uut_ff_stage2[192]_i_24/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    15.719 r  uut_ff_stage2[192]_i_24/O
                         net (fo=1, unplaced)         0.449    16.168    uut_ff_stage2[192]_i_24_n_0
                                                                      r  uut_ff_stage2[192]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.292 r  uut_ff_stage2[192]_i_8/O
                         net (fo=1, unplaced)         0.000    16.292    uut_ff_stage2[192]_i_8_n_0
                                                                      r  uut_ff_stage2_reg[192]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.825 r  uut_ff_stage2_reg[192]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.825    uut_ff_stage2_reg[192]_i_2_n_0
                                                                      r  uut_ff_stage2_reg[196]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    17.081 r  uut_ff_stage2_reg[196]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    17.533    _theResult_____1_fst__h23324[6]
                                                                      r  uut_ff_stage2[195]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.301    17.834 r  uut_ff_stage2[195]_i_1/O
                         net (fo=1, unplaced)         0.000    17.834    uut_ff_stage2$D_IN[195]
                         FDRE                                         r  uut_ff_stage2_reg[195]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[195]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage2_reg[195]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                 -5.516    

Slack (VIOLATED) :        -5.462ns  (required time - arrival time)
  Source:                 uut_ff_input_register_reg[189]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[194]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.326ns  (logic 5.043ns (32.905%)  route 10.283ns (67.095%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[189]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_input_register_reg[189]/Q
                         net (fo=18, unplaced)        1.022     3.954    p_94_in
                                                                      r  uut_ff_stage2[192]_i_95/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.249 r  uut_ff_stage2[192]_i_95/O
                         net (fo=3, unplaced)         0.467     4.716    uut_ff_stage2[192]_i_95_n_0
                                                                      r  uut_ff_stage2[192]_i_96/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.840 r  uut_ff_stage2[192]_i_96/O
                         net (fo=4, unplaced)         0.473     5.313    uut_ff_stage2[192]_i_96_n_0
                                                                      r  uut_ff_stage2[192]_i_103/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.437 r  uut_ff_stage2[192]_i_103/O
                         net (fo=3, unplaced)         0.467     5.904    uut_ff_stage2[192]_i_103_n_0
                                                                      r  uut_ff_stage2[192]_i_75/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.028 r  uut_ff_stage2[192]_i_75/O
                         net (fo=4, unplaced)         0.473     6.501    uut_ff_stage2[192]_i_75_n_0
                                                                      r  uut_ff_stage2[192]_i_100/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.625 r  uut_ff_stage2[192]_i_100/O
                         net (fo=3, unplaced)         0.467     7.092    uut_ff_stage2[192]_i_100_n_0
                                                                      r  uut_ff_stage2[192]_i_99/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  uut_ff_stage2[192]_i_99/O
                         net (fo=4, unplaced)         0.473     7.689    uut_ff_stage2[192]_i_99_n_0
                                                                      r  uut_ff_stage2[192]_i_104/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  uut_ff_stage2[192]_i_104/O
                         net (fo=3, unplaced)         0.467     8.280    uut_ff_stage2[192]_i_104_n_0
                                                                      r  uut_ff_stage2[192]_i_76/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  uut_ff_stage2[192]_i_76/O
                         net (fo=4, unplaced)         0.473     8.877    uut_ff_stage2[192]_i_76_n_0
                                                                      r  uut_ff_stage2[192]_i_54/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.001 r  uut_ff_stage2[192]_i_54/O
                         net (fo=4, unplaced)         0.473     9.474    uut_ff_stage2[192]_i_54_n_0
                                                                      r  uut_ff_stage2[192]_i_43/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.598 r  uut_ff_stage2[192]_i_43/O
                         net (fo=1, unplaced)         0.449    10.047    uut_ff_stage2[192]_i_43_n_0
                                                                      r  uut_ff_stage2[192]_i_28/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    10.171 f  uut_ff_stage2[192]_i_28/O
                         net (fo=4, unplaced)         0.756    10.927    uut_ff_stage2[192]_i_28_n_0
                                                                      f  uut_ff_stage2[192]_i_33/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.051 r  uut_ff_stage2[192]_i_33/O
                         net (fo=9, unplaced)         0.490    11.541    msb_zeros__h409[0]
                                                                      r  uut_ff_stage2[188]_i_9/I2
                         LUT5 (Prop_lut5_I2_O)        0.124    11.665 r  uut_ff_stage2[188]_i_9/O
                         net (fo=1, unplaced)         0.449    12.114    uut_ff_stage2[188]_i_9_n_0
                                                                      r  uut_ff_stage2[188]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    12.238 r  uut_ff_stage2[188]_i_3/O
                         net (fo=128, unplaced)       0.555    12.793    x__h23356[6]
                                                                      r  uut_ff_stage2[188]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.917 f  uut_ff_stage2[188]_i_19/O
                         net (fo=114, unplaced)       0.552    13.469    uut_ff_stage2[188]_i_19_n_0
                                                                      f  uut_ff_stage2[188]_i_109/I0
                         LUT3 (Prop_lut3_I0_O)        0.119    13.588 r  uut_ff_stage2[188]_i_109/O
                         net (fo=1, unplaced)         0.000    13.588    uut_ff_stage2[188]_i_109_n_0
                                                                      r  uut_ff_stage2_reg[188]_i_50/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.017 r  uut_ff_stage2_reg[188]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000    14.017    uut_ff_stage2_reg[188]_i_50_n_0
                                                                      r  uut_ff_stage2_reg[188]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.269 r  uut_ff_stage2_reg[188]_i_21/CO[2]
                         net (fo=188, unplaced)       0.567    14.836    INV_1_MINUS_IF_uut_ff_input_register_read__0_B_ETC___d481
                                                                      r  uut_ff_stage2[192]_i_37/I2
                         LUT3 (Prop_lut3_I2_O)        0.310    15.146 r  uut_ff_stage2[192]_i_37/O
                         net (fo=1, unplaced)         0.449    15.595    data0[1]
                                                                      r  uut_ff_stage2[192]_i_24/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    15.719 r  uut_ff_stage2[192]_i_24/O
                         net (fo=1, unplaced)         0.449    16.168    uut_ff_stage2[192]_i_24_n_0
                                                                      r  uut_ff_stage2[192]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.292 r  uut_ff_stage2[192]_i_8/O
                         net (fo=1, unplaced)         0.000    16.292    uut_ff_stage2[192]_i_8_n_0
                                                                      r  uut_ff_stage2_reg[192]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.825 r  uut_ff_stage2_reg[192]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.825    uut_ff_stage2_reg[192]_i_2_n_0
                                                                      r  uut_ff_stage2_reg[196]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.162 r  uut_ff_stage2_reg[196]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    17.474    _theResult_____1_fst__h23324[5]
                                                                      r  uut_ff_stage2[194]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.306    17.780 r  uut_ff_stage2[194]_i_1/O
                         net (fo=1, unplaced)         0.000    17.780    uut_ff_stage2$D_IN[194]
                         FDRE                                         r  uut_ff_stage2_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[194]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage2_reg[194]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -17.780    
  -------------------------------------------------------------------
                         slack                                 -5.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 uut_ff_stage2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage2_reg[6]/Q
                         net (fo=5, unplaced)         0.143     0.968    p_0_in2_in
                                                                      f  uut_ff_stage4[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.066 r  uut_ff_stage4[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.066    uut_ff_stage4$D_IN[1]
                         FDRE                                         r  uut_ff_stage4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage4_reg[1]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    uut_ff_stage4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uut_ff_stage2_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage4_reg[348]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.248ns (63.719%)  route 0.141ns (36.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[81]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage2_reg[81]/Q
                         net (fo=4, unplaced)         0.141     0.967    uut_ff_stage2_reg_n_0_[81]
                                                                      r  uut_ff_stage4[348]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.068 r  uut_ff_stage4[348]_i_2/O
                         net (fo=3, unplaced)         0.000     1.068    x__h69589
                         FDRE                                         r  uut_ff_stage4_reg[348]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage4_reg[348]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    uut_ff_stage4_reg[348]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_ff_input_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_input_register_reg[3]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_ff_input_register_reg_n_0_[3]
                         FDRE                                         r  uut_ff_stage2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_ff_input_register_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_input_register_reg[9]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_ff_input_register_reg_n_0_[9]
                         FDRE                                         r  uut_ff_stage2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_ff_input_register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_input_register_reg[10]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_ff_input_register_reg_n_0_[10]
                         FDRE                                         r  uut_ff_stage2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_ff_input_register_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_input_register_reg[11]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_ff_input_register_reg_n_0_[11]
                         FDRE                                         r  uut_ff_stage2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_ff_input_register_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_input_register_reg[17]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_ff_input_register_reg_n_0_[17]
                         FDRE                                         r  uut_ff_stage2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_ff_input_register_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_input_register_reg[18]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_ff_input_register_reg_n_0_[18]
                         FDRE                                         r  uut_ff_stage2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[19]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_ff_input_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_input_register_reg[1]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_ff_input_register_reg_n_0_[1]
                         FDRE                                         r  uut_ff_stage2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[1]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_ff_input_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_input_register_reg[4]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_ff_input_register_reg_n_0_[4]
                         FDRE                                         r  uut_ff_stage2_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[202]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2_reg[202]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_input_register_reg[100]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_input_register_reg[101]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_input_register_reg[102]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_input_register_reg[103]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_input_register_reg[104]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_input_register_reg[105]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_input_register_reg[106]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_input_register_reg[107]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_input_register_reg[108]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[101]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[102]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[103]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[104]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[105]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[106]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[107]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[108]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[109]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[100]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[101]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[102]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[103]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[104]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[105]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[106]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[107]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[108]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_input_register_reg[109]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            RDY_get_result
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.335ns  (logic 3.729ns (69.900%)  route 1.606ns (30.100%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_flush_IBUF_inst/O
                         net (fo=7, unplaced)         0.803     1.774    EN_flush_IBUF
                                                                      f  RDY_get_result_OBUF_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  RDY_get_result_OBUF_inst_i_1/O
                         net (fo=4, unplaced)         0.803     2.701    RDY_get_result_OBUF
                                                                      r  RDY_get_result_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.335 r  RDY_get_result_OBUF_inst/O
                         net (fo=0)                   0.000     5.335    RDY_get_result
                                                                      r  RDY_get_result (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            RDY_get_result
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.344%)  route 0.677ns (32.656%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  EN_flush_IBUF_inst/O
                         net (fo=7, unplaced)         0.338     0.539    EN_flush_IBUF
                                                                      f  RDY_get_result_OBUF_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  RDY_get_result_OBUF_inst_i_1/O
                         net (fo=4, unplaced)         0.338     0.922    RDY_get_result_OBUF
                                                                      r  RDY_get_result_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  RDY_get_result_OBUF_inst/O
                         net (fo=0)                   0.000     2.073    RDY_get_result
                                                                      r  RDY_get_result (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_ff_stage5_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.190ns  (logic 11.093ns (52.350%)  route 10.097ns (47.650%))
  Logic Levels:           41  (CARRY4=23 LUT2=1 LUT3=1 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[184]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[184]/Q
                         net (fo=128, unplaced)       0.441     3.373    uut_ff_stage5_reg_n_0_[184]
                                                                      r  get_result_OBUF[55]_inst_i_42/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     4.139 r  get_result_OBUF[55]_inst_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     4.139    get_result_OBUF[55]_inst_i_42_n_0
                                                                      r  get_result_OBUF[67]_inst_i_40/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.476 r  get_result_OBUF[67]_inst_i_40/O[1]
                         net (fo=193, unplaced)       0.727     5.203    resultant_exponent_sub__h92400[6]
                                                                      r  get_result_OBUF[0]_inst_i_460/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.509 r  get_result_OBUF[0]_inst_i_460/O
                         net (fo=67, unplaced)        0.539     6.048    get_result_OBUF[0]_inst_i_460_n_0
                                                                      r  get_result_OBUF[0]_inst_i_761/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.172 f  get_result_OBUF[0]_inst_i_761/O
                         net (fo=3, unplaced)         0.467     6.639    get_result_OBUF[0]_inst_i_761_n_0
                                                                      f  get_result_OBUF[0]_inst_i_771/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.755 r  get_result_OBUF[0]_inst_i_771/O
                         net (fo=3, unplaced)         0.467     7.222    get_result_OBUF[0]_inst_i_771_n_0
                                                                      r  get_result_OBUF[0]_inst_i_642/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.346 r  get_result_OBUF[0]_inst_i_642/O
                         net (fo=2, unplaced)         0.460     7.806    get_result_OBUF[0]_inst_i_642_n_0
                                                                      r  get_result_OBUF[0]_inst_i_639/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.930 r  get_result_OBUF[0]_inst_i_639/O
                         net (fo=2, unplaced)         0.460     8.390    get_result_OBUF[0]_inst_i_639_n_0
                                                                      r  get_result_OBUF[0]_inst_i_640/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  get_result_OBUF[0]_inst_i_640/O
                         net (fo=1, unplaced)         0.449     8.963    get_result_OBUF[0]_inst_i_640_n_0
                                                                      r  get_result_OBUF[0]_inst_i_506/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.087 r  get_result_OBUF[0]_inst_i_506/O
                         net (fo=1, unplaced)         0.449     9.536    get_result_OBUF[0]_inst_i_506_n_0
                                                                      r  get_result_OBUF[0]_inst_i_368/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.660 r  get_result_OBUF[0]_inst_i_368/O
                         net (fo=1, unplaced)         0.449    10.109    get_result_OBUF[0]_inst_i_368_n_0
                                                                      r  get_result_OBUF[0]_inst_i_249/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.233 r  get_result_OBUF[0]_inst_i_249/O
                         net (fo=1, unplaced)         0.000    10.233    get_result_OBUF[0]_inst_i_249_n_0
                                                                      r  get_result_OBUF[0]_inst_i_154/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.766 r  get_result_OBUF[0]_inst_i_154/CO[3]
                         net (fo=1, unplaced)         0.000    10.766    get_result_OBUF[0]_inst_i_154_n_0
                                                                      r  get_result_OBUF[0]_inst_i_83/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  get_result_OBUF[0]_inst_i_83/CO[3]
                         net (fo=1, unplaced)         0.000    10.883    get_result_OBUF[0]_inst_i_83_n_0
                                                                      r  get_result_OBUF[0]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  get_result_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.000    11.000    get_result_OBUF[0]_inst_i_37_n_0
                                                                      r  get_result_OBUF[0]_inst_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  get_result_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.117    get_result_OBUF[0]_inst_i_16_n_0
                                                                      r  get_result_OBUF[0]_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.234 r  get_result_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    11.234    get_result_OBUF[0]_inst_i_8_n_0
                                                                      r  get_result_OBUF[0]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.486 r  get_result_OBUF[0]_inst_i_5/CO[2]
                         net (fo=1, unplaced)         0.452    11.938    lv_sticky__h92861
                                                                      r  get_result_OBUF[0]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.310    12.248 r  get_result_OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    12.708    get_result_OBUF[0]_inst_i_3_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.832 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    12.832    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.345 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.345    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.462 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.462    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.579 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.579    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.696    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.813    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.930 r  get_result_OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.930    get_result_OBUF[28]_inst_i_2_n_0
                                                                      r  get_result_OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.047 r  get_result_OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.047    get_result_OBUF[32]_inst_i_2_n_0
                                                                      r  get_result_OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.164 r  get_result_OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.164    get_result_OBUF[36]_inst_i_2_n_0
                                                                      r  get_result_OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.281 r  get_result_OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.281    get_result_OBUF[40]_inst_i_2_n_0
                                                                      r  get_result_OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.398 r  get_result_OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.398    get_result_OBUF[44]_inst_i_2_n_0
                                                                      r  get_result_OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.515 r  get_result_OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.515    get_result_OBUF[48]_inst_i_2_n_0
                                                                      r  get_result_OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.632 r  get_result_OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.632    get_result_OBUF[52]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.749 r  get_result_OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.749    get_result_OBUF[55]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.086 r  get_result_OBUF[55]_inst_i_3/O[1]
                         net (fo=54, unplaced)        0.396    15.482    _theResult_____5__h93212[53]
                                                                      r  get_result_OBUF[60]_inst_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    15.788 r  get_result_OBUF[60]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    15.788    get_result_OBUF[60]_inst_i_7_n_0
                                                                      r  get_result_OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.332 r  get_result_OBUF[60]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.978    17.310    IF_IF_IF_uut_ff_stage5_read__313_BITS_22_TO_20_ETC___d1402[2]
                                                                      r  get_result_OBUF[65]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.301    17.611 f  get_result_OBUF[65]_inst_i_4/O
                         net (fo=1, unplaced)         0.665    18.276    get_result_OBUF[65]_inst_i_4_n_0
                                                                      f  get_result_OBUF[65]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    18.400 r  get_result_OBUF[65]_inst_i_3/O
                         net (fo=1, unplaced)         0.449    18.849    get_result_OBUF[65]_inst_i_3_n_0
                                                                      r  get_result_OBUF[65]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.973 r  get_result_OBUF[65]_inst_i_2/O
                         net (fo=63, unplaced)        0.537    19.510    get_result_OBUF[65]_inst_i_2_n_0
                                                                      r  get_result_OBUF[56]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    19.634 r  get_result_OBUF[56]_inst_i_2/O
                         net (fo=1, unplaced)         0.449    20.083    get_result_OBUF[56]_inst_i_2_n_0
                                                                      r  get_result_OBUF[56]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    20.207 r  get_result_OBUF[56]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    21.010    get_result_OBUF[56]
                                                                      r  get_result_OBUF[56]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.644 r  get_result_OBUF[56]_inst/O
                         net (fo=0)                   0.000    23.644    get_result[56]
                                                                      r  get_result[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.617ns  (logic 10.969ns (53.204%)  route 9.648ns (46.796%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[184]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[184]/Q
                         net (fo=128, unplaced)       0.441     3.373    uut_ff_stage5_reg_n_0_[184]
                                                                      r  get_result_OBUF[55]_inst_i_42/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     4.139 r  get_result_OBUF[55]_inst_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     4.139    get_result_OBUF[55]_inst_i_42_n_0
                                                                      r  get_result_OBUF[67]_inst_i_40/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.476 r  get_result_OBUF[67]_inst_i_40/O[1]
                         net (fo=193, unplaced)       0.727     5.203    resultant_exponent_sub__h92400[6]
                                                                      r  get_result_OBUF[0]_inst_i_460/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.509 r  get_result_OBUF[0]_inst_i_460/O
                         net (fo=67, unplaced)        0.539     6.048    get_result_OBUF[0]_inst_i_460_n_0
                                                                      r  get_result_OBUF[0]_inst_i_761/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.172 f  get_result_OBUF[0]_inst_i_761/O
                         net (fo=3, unplaced)         0.467     6.639    get_result_OBUF[0]_inst_i_761_n_0
                                                                      f  get_result_OBUF[0]_inst_i_771/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.755 r  get_result_OBUF[0]_inst_i_771/O
                         net (fo=3, unplaced)         0.467     7.222    get_result_OBUF[0]_inst_i_771_n_0
                                                                      r  get_result_OBUF[0]_inst_i_642/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.346 r  get_result_OBUF[0]_inst_i_642/O
                         net (fo=2, unplaced)         0.460     7.806    get_result_OBUF[0]_inst_i_642_n_0
                                                                      r  get_result_OBUF[0]_inst_i_639/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.930 r  get_result_OBUF[0]_inst_i_639/O
                         net (fo=2, unplaced)         0.460     8.390    get_result_OBUF[0]_inst_i_639_n_0
                                                                      r  get_result_OBUF[0]_inst_i_640/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  get_result_OBUF[0]_inst_i_640/O
                         net (fo=1, unplaced)         0.449     8.963    get_result_OBUF[0]_inst_i_640_n_0
                                                                      r  get_result_OBUF[0]_inst_i_506/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.087 r  get_result_OBUF[0]_inst_i_506/O
                         net (fo=1, unplaced)         0.449     9.536    get_result_OBUF[0]_inst_i_506_n_0
                                                                      r  get_result_OBUF[0]_inst_i_368/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.660 r  get_result_OBUF[0]_inst_i_368/O
                         net (fo=1, unplaced)         0.449    10.109    get_result_OBUF[0]_inst_i_368_n_0
                                                                      r  get_result_OBUF[0]_inst_i_249/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.233 r  get_result_OBUF[0]_inst_i_249/O
                         net (fo=1, unplaced)         0.000    10.233    get_result_OBUF[0]_inst_i_249_n_0
                                                                      r  get_result_OBUF[0]_inst_i_154/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.766 r  get_result_OBUF[0]_inst_i_154/CO[3]
                         net (fo=1, unplaced)         0.000    10.766    get_result_OBUF[0]_inst_i_154_n_0
                                                                      r  get_result_OBUF[0]_inst_i_83/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  get_result_OBUF[0]_inst_i_83/CO[3]
                         net (fo=1, unplaced)         0.000    10.883    get_result_OBUF[0]_inst_i_83_n_0
                                                                      r  get_result_OBUF[0]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  get_result_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.000    11.000    get_result_OBUF[0]_inst_i_37_n_0
                                                                      r  get_result_OBUF[0]_inst_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  get_result_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.117    get_result_OBUF[0]_inst_i_16_n_0
                                                                      r  get_result_OBUF[0]_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.234 r  get_result_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    11.234    get_result_OBUF[0]_inst_i_8_n_0
                                                                      r  get_result_OBUF[0]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.486 r  get_result_OBUF[0]_inst_i_5/CO[2]
                         net (fo=1, unplaced)         0.452    11.938    lv_sticky__h92861
                                                                      r  get_result_OBUF[0]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.310    12.248 r  get_result_OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    12.708    get_result_OBUF[0]_inst_i_3_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.832 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    12.832    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.345 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.345    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.462 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.462    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.579 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.579    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.696    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.813    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.930 r  get_result_OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.930    get_result_OBUF[28]_inst_i_2_n_0
                                                                      r  get_result_OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.047 r  get_result_OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.047    get_result_OBUF[32]_inst_i_2_n_0
                                                                      r  get_result_OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.164 r  get_result_OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.164    get_result_OBUF[36]_inst_i_2_n_0
                                                                      r  get_result_OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.281 r  get_result_OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.281    get_result_OBUF[40]_inst_i_2_n_0
                                                                      r  get_result_OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.398 r  get_result_OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.398    get_result_OBUF[44]_inst_i_2_n_0
                                                                      r  get_result_OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.515 r  get_result_OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.515    get_result_OBUF[48]_inst_i_2_n_0
                                                                      r  get_result_OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.632 r  get_result_OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.632    get_result_OBUF[52]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.749 r  get_result_OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.749    get_result_OBUF[55]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.086 r  get_result_OBUF[55]_inst_i_3/O[1]
                         net (fo=54, unplaced)        0.396    15.482    _theResult_____5__h93212[53]
                                                                      r  get_result_OBUF[60]_inst_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    15.788 r  get_result_OBUF[60]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    15.788    get_result_OBUF[60]_inst_i_7_n_0
                                                                      r  get_result_OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.332 r  get_result_OBUF[60]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.978    17.310    IF_IF_IF_uut_ff_stage5_read__313_BITS_22_TO_20_ETC___d1402[2]
                                                                      r  get_result_OBUF[65]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.301    17.611 f  get_result_OBUF[65]_inst_i_4/O
                         net (fo=1, unplaced)         0.665    18.276    get_result_OBUF[65]_inst_i_4_n_0
                                                                      f  get_result_OBUF[65]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    18.400 r  get_result_OBUF[65]_inst_i_3/O
                         net (fo=1, unplaced)         0.449    18.849    get_result_OBUF[65]_inst_i_3_n_0
                                                                      r  get_result_OBUF[65]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.973 r  get_result_OBUF[65]_inst_i_2/O
                         net (fo=63, unplaced)        0.537    19.510    get_result_OBUF[65]_inst_i_2_n_0
                                                                      r  get_result_OBUF[0]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    19.634 r  get_result_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    20.437    get_result_OBUF[0]
                                                                      r  get_result_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.071 r  get_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.071    get_result[0]
                                                                      r  get_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.617ns  (logic 10.969ns (53.204%)  route 9.648ns (46.796%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[184]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[184]/Q
                         net (fo=128, unplaced)       0.441     3.373    uut_ff_stage5_reg_n_0_[184]
                                                                      r  get_result_OBUF[55]_inst_i_42/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     4.139 r  get_result_OBUF[55]_inst_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     4.139    get_result_OBUF[55]_inst_i_42_n_0
                                                                      r  get_result_OBUF[67]_inst_i_40/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.476 r  get_result_OBUF[67]_inst_i_40/O[1]
                         net (fo=193, unplaced)       0.727     5.203    resultant_exponent_sub__h92400[6]
                                                                      r  get_result_OBUF[0]_inst_i_460/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.509 r  get_result_OBUF[0]_inst_i_460/O
                         net (fo=67, unplaced)        0.539     6.048    get_result_OBUF[0]_inst_i_460_n_0
                                                                      r  get_result_OBUF[0]_inst_i_761/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.172 f  get_result_OBUF[0]_inst_i_761/O
                         net (fo=3, unplaced)         0.467     6.639    get_result_OBUF[0]_inst_i_761_n_0
                                                                      f  get_result_OBUF[0]_inst_i_771/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.755 r  get_result_OBUF[0]_inst_i_771/O
                         net (fo=3, unplaced)         0.467     7.222    get_result_OBUF[0]_inst_i_771_n_0
                                                                      r  get_result_OBUF[0]_inst_i_642/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.346 r  get_result_OBUF[0]_inst_i_642/O
                         net (fo=2, unplaced)         0.460     7.806    get_result_OBUF[0]_inst_i_642_n_0
                                                                      r  get_result_OBUF[0]_inst_i_639/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.930 r  get_result_OBUF[0]_inst_i_639/O
                         net (fo=2, unplaced)         0.460     8.390    get_result_OBUF[0]_inst_i_639_n_0
                                                                      r  get_result_OBUF[0]_inst_i_640/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  get_result_OBUF[0]_inst_i_640/O
                         net (fo=1, unplaced)         0.449     8.963    get_result_OBUF[0]_inst_i_640_n_0
                                                                      r  get_result_OBUF[0]_inst_i_506/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.087 r  get_result_OBUF[0]_inst_i_506/O
                         net (fo=1, unplaced)         0.449     9.536    get_result_OBUF[0]_inst_i_506_n_0
                                                                      r  get_result_OBUF[0]_inst_i_368/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.660 r  get_result_OBUF[0]_inst_i_368/O
                         net (fo=1, unplaced)         0.449    10.109    get_result_OBUF[0]_inst_i_368_n_0
                                                                      r  get_result_OBUF[0]_inst_i_249/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.233 r  get_result_OBUF[0]_inst_i_249/O
                         net (fo=1, unplaced)         0.000    10.233    get_result_OBUF[0]_inst_i_249_n_0
                                                                      r  get_result_OBUF[0]_inst_i_154/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.766 r  get_result_OBUF[0]_inst_i_154/CO[3]
                         net (fo=1, unplaced)         0.000    10.766    get_result_OBUF[0]_inst_i_154_n_0
                                                                      r  get_result_OBUF[0]_inst_i_83/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  get_result_OBUF[0]_inst_i_83/CO[3]
                         net (fo=1, unplaced)         0.000    10.883    get_result_OBUF[0]_inst_i_83_n_0
                                                                      r  get_result_OBUF[0]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  get_result_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.000    11.000    get_result_OBUF[0]_inst_i_37_n_0
                                                                      r  get_result_OBUF[0]_inst_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  get_result_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.117    get_result_OBUF[0]_inst_i_16_n_0
                                                                      r  get_result_OBUF[0]_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.234 r  get_result_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    11.234    get_result_OBUF[0]_inst_i_8_n_0
                                                                      r  get_result_OBUF[0]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.486 r  get_result_OBUF[0]_inst_i_5/CO[2]
                         net (fo=1, unplaced)         0.452    11.938    lv_sticky__h92861
                                                                      r  get_result_OBUF[0]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.310    12.248 r  get_result_OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    12.708    get_result_OBUF[0]_inst_i_3_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.832 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    12.832    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.345 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.345    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.462 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.462    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.579 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.579    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.696    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.813    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.930 r  get_result_OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.930    get_result_OBUF[28]_inst_i_2_n_0
                                                                      r  get_result_OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.047 r  get_result_OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.047    get_result_OBUF[32]_inst_i_2_n_0
                                                                      r  get_result_OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.164 r  get_result_OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.164    get_result_OBUF[36]_inst_i_2_n_0
                                                                      r  get_result_OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.281 r  get_result_OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.281    get_result_OBUF[40]_inst_i_2_n_0
                                                                      r  get_result_OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.398 r  get_result_OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.398    get_result_OBUF[44]_inst_i_2_n_0
                                                                      r  get_result_OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.515 r  get_result_OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.515    get_result_OBUF[48]_inst_i_2_n_0
                                                                      r  get_result_OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.632 r  get_result_OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.632    get_result_OBUF[52]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.749 r  get_result_OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.749    get_result_OBUF[55]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.086 r  get_result_OBUF[55]_inst_i_3/O[1]
                         net (fo=54, unplaced)        0.396    15.482    _theResult_____5__h93212[53]
                                                                      r  get_result_OBUF[60]_inst_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    15.788 r  get_result_OBUF[60]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    15.788    get_result_OBUF[60]_inst_i_7_n_0
                                                                      r  get_result_OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.332 r  get_result_OBUF[60]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.978    17.310    IF_IF_IF_uut_ff_stage5_read__313_BITS_22_TO_20_ETC___d1402[2]
                                                                      r  get_result_OBUF[65]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.301    17.611 f  get_result_OBUF[65]_inst_i_4/O
                         net (fo=1, unplaced)         0.665    18.276    get_result_OBUF[65]_inst_i_4_n_0
                                                                      f  get_result_OBUF[65]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    18.400 r  get_result_OBUF[65]_inst_i_3/O
                         net (fo=1, unplaced)         0.449    18.849    get_result_OBUF[65]_inst_i_3_n_0
                                                                      r  get_result_OBUF[65]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.973 r  get_result_OBUF[65]_inst_i_2/O
                         net (fo=63, unplaced)        0.537    19.510    get_result_OBUF[65]_inst_i_2_n_0
                                                                      r  get_result_OBUF[10]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    19.634 r  get_result_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    20.437    get_result_OBUF[10]
                                                                      r  get_result_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.071 r  get_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000    23.071    get_result[10]
                                                                      r  get_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.617ns  (logic 10.969ns (53.204%)  route 9.648ns (46.796%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[184]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[184]/Q
                         net (fo=128, unplaced)       0.441     3.373    uut_ff_stage5_reg_n_0_[184]
                                                                      r  get_result_OBUF[55]_inst_i_42/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     4.139 r  get_result_OBUF[55]_inst_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     4.139    get_result_OBUF[55]_inst_i_42_n_0
                                                                      r  get_result_OBUF[67]_inst_i_40/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.476 r  get_result_OBUF[67]_inst_i_40/O[1]
                         net (fo=193, unplaced)       0.727     5.203    resultant_exponent_sub__h92400[6]
                                                                      r  get_result_OBUF[0]_inst_i_460/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.509 r  get_result_OBUF[0]_inst_i_460/O
                         net (fo=67, unplaced)        0.539     6.048    get_result_OBUF[0]_inst_i_460_n_0
                                                                      r  get_result_OBUF[0]_inst_i_761/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.172 f  get_result_OBUF[0]_inst_i_761/O
                         net (fo=3, unplaced)         0.467     6.639    get_result_OBUF[0]_inst_i_761_n_0
                                                                      f  get_result_OBUF[0]_inst_i_771/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.755 r  get_result_OBUF[0]_inst_i_771/O
                         net (fo=3, unplaced)         0.467     7.222    get_result_OBUF[0]_inst_i_771_n_0
                                                                      r  get_result_OBUF[0]_inst_i_642/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.346 r  get_result_OBUF[0]_inst_i_642/O
                         net (fo=2, unplaced)         0.460     7.806    get_result_OBUF[0]_inst_i_642_n_0
                                                                      r  get_result_OBUF[0]_inst_i_639/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.930 r  get_result_OBUF[0]_inst_i_639/O
                         net (fo=2, unplaced)         0.460     8.390    get_result_OBUF[0]_inst_i_639_n_0
                                                                      r  get_result_OBUF[0]_inst_i_640/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  get_result_OBUF[0]_inst_i_640/O
                         net (fo=1, unplaced)         0.449     8.963    get_result_OBUF[0]_inst_i_640_n_0
                                                                      r  get_result_OBUF[0]_inst_i_506/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.087 r  get_result_OBUF[0]_inst_i_506/O
                         net (fo=1, unplaced)         0.449     9.536    get_result_OBUF[0]_inst_i_506_n_0
                                                                      r  get_result_OBUF[0]_inst_i_368/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.660 r  get_result_OBUF[0]_inst_i_368/O
                         net (fo=1, unplaced)         0.449    10.109    get_result_OBUF[0]_inst_i_368_n_0
                                                                      r  get_result_OBUF[0]_inst_i_249/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.233 r  get_result_OBUF[0]_inst_i_249/O
                         net (fo=1, unplaced)         0.000    10.233    get_result_OBUF[0]_inst_i_249_n_0
                                                                      r  get_result_OBUF[0]_inst_i_154/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.766 r  get_result_OBUF[0]_inst_i_154/CO[3]
                         net (fo=1, unplaced)         0.000    10.766    get_result_OBUF[0]_inst_i_154_n_0
                                                                      r  get_result_OBUF[0]_inst_i_83/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  get_result_OBUF[0]_inst_i_83/CO[3]
                         net (fo=1, unplaced)         0.000    10.883    get_result_OBUF[0]_inst_i_83_n_0
                                                                      r  get_result_OBUF[0]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  get_result_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.000    11.000    get_result_OBUF[0]_inst_i_37_n_0
                                                                      r  get_result_OBUF[0]_inst_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  get_result_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.117    get_result_OBUF[0]_inst_i_16_n_0
                                                                      r  get_result_OBUF[0]_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.234 r  get_result_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    11.234    get_result_OBUF[0]_inst_i_8_n_0
                                                                      r  get_result_OBUF[0]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.486 r  get_result_OBUF[0]_inst_i_5/CO[2]
                         net (fo=1, unplaced)         0.452    11.938    lv_sticky__h92861
                                                                      r  get_result_OBUF[0]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.310    12.248 r  get_result_OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    12.708    get_result_OBUF[0]_inst_i_3_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.832 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    12.832    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.345 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.345    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.462 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.462    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.579 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.579    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.696    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.813    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.930 r  get_result_OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.930    get_result_OBUF[28]_inst_i_2_n_0
                                                                      r  get_result_OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.047 r  get_result_OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.047    get_result_OBUF[32]_inst_i_2_n_0
                                                                      r  get_result_OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.164 r  get_result_OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.164    get_result_OBUF[36]_inst_i_2_n_0
                                                                      r  get_result_OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.281 r  get_result_OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.281    get_result_OBUF[40]_inst_i_2_n_0
                                                                      r  get_result_OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.398 r  get_result_OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.398    get_result_OBUF[44]_inst_i_2_n_0
                                                                      r  get_result_OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.515 r  get_result_OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.515    get_result_OBUF[48]_inst_i_2_n_0
                                                                      r  get_result_OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.632 r  get_result_OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.632    get_result_OBUF[52]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.749 r  get_result_OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.749    get_result_OBUF[55]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.086 r  get_result_OBUF[55]_inst_i_3/O[1]
                         net (fo=54, unplaced)        0.396    15.482    _theResult_____5__h93212[53]
                                                                      r  get_result_OBUF[60]_inst_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    15.788 r  get_result_OBUF[60]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    15.788    get_result_OBUF[60]_inst_i_7_n_0
                                                                      r  get_result_OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.332 r  get_result_OBUF[60]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.978    17.310    IF_IF_IF_uut_ff_stage5_read__313_BITS_22_TO_20_ETC___d1402[2]
                                                                      r  get_result_OBUF[65]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.301    17.611 f  get_result_OBUF[65]_inst_i_4/O
                         net (fo=1, unplaced)         0.665    18.276    get_result_OBUF[65]_inst_i_4_n_0
                                                                      f  get_result_OBUF[65]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    18.400 r  get_result_OBUF[65]_inst_i_3/O
                         net (fo=1, unplaced)         0.449    18.849    get_result_OBUF[65]_inst_i_3_n_0
                                                                      r  get_result_OBUF[65]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.973 r  get_result_OBUF[65]_inst_i_2/O
                         net (fo=63, unplaced)        0.537    19.510    get_result_OBUF[65]_inst_i_2_n_0
                                                                      r  get_result_OBUF[11]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    19.634 r  get_result_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    20.437    get_result_OBUF[11]
                                                                      r  get_result_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.071 r  get_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000    23.071    get_result[11]
                                                                      r  get_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.617ns  (logic 10.969ns (53.204%)  route 9.648ns (46.796%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[184]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[184]/Q
                         net (fo=128, unplaced)       0.441     3.373    uut_ff_stage5_reg_n_0_[184]
                                                                      r  get_result_OBUF[55]_inst_i_42/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     4.139 r  get_result_OBUF[55]_inst_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     4.139    get_result_OBUF[55]_inst_i_42_n_0
                                                                      r  get_result_OBUF[67]_inst_i_40/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.476 r  get_result_OBUF[67]_inst_i_40/O[1]
                         net (fo=193, unplaced)       0.727     5.203    resultant_exponent_sub__h92400[6]
                                                                      r  get_result_OBUF[0]_inst_i_460/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.509 r  get_result_OBUF[0]_inst_i_460/O
                         net (fo=67, unplaced)        0.539     6.048    get_result_OBUF[0]_inst_i_460_n_0
                                                                      r  get_result_OBUF[0]_inst_i_761/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.172 f  get_result_OBUF[0]_inst_i_761/O
                         net (fo=3, unplaced)         0.467     6.639    get_result_OBUF[0]_inst_i_761_n_0
                                                                      f  get_result_OBUF[0]_inst_i_771/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.755 r  get_result_OBUF[0]_inst_i_771/O
                         net (fo=3, unplaced)         0.467     7.222    get_result_OBUF[0]_inst_i_771_n_0
                                                                      r  get_result_OBUF[0]_inst_i_642/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.346 r  get_result_OBUF[0]_inst_i_642/O
                         net (fo=2, unplaced)         0.460     7.806    get_result_OBUF[0]_inst_i_642_n_0
                                                                      r  get_result_OBUF[0]_inst_i_639/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.930 r  get_result_OBUF[0]_inst_i_639/O
                         net (fo=2, unplaced)         0.460     8.390    get_result_OBUF[0]_inst_i_639_n_0
                                                                      r  get_result_OBUF[0]_inst_i_640/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  get_result_OBUF[0]_inst_i_640/O
                         net (fo=1, unplaced)         0.449     8.963    get_result_OBUF[0]_inst_i_640_n_0
                                                                      r  get_result_OBUF[0]_inst_i_506/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.087 r  get_result_OBUF[0]_inst_i_506/O
                         net (fo=1, unplaced)         0.449     9.536    get_result_OBUF[0]_inst_i_506_n_0
                                                                      r  get_result_OBUF[0]_inst_i_368/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.660 r  get_result_OBUF[0]_inst_i_368/O
                         net (fo=1, unplaced)         0.449    10.109    get_result_OBUF[0]_inst_i_368_n_0
                                                                      r  get_result_OBUF[0]_inst_i_249/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.233 r  get_result_OBUF[0]_inst_i_249/O
                         net (fo=1, unplaced)         0.000    10.233    get_result_OBUF[0]_inst_i_249_n_0
                                                                      r  get_result_OBUF[0]_inst_i_154/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.766 r  get_result_OBUF[0]_inst_i_154/CO[3]
                         net (fo=1, unplaced)         0.000    10.766    get_result_OBUF[0]_inst_i_154_n_0
                                                                      r  get_result_OBUF[0]_inst_i_83/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  get_result_OBUF[0]_inst_i_83/CO[3]
                         net (fo=1, unplaced)         0.000    10.883    get_result_OBUF[0]_inst_i_83_n_0
                                                                      r  get_result_OBUF[0]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  get_result_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.000    11.000    get_result_OBUF[0]_inst_i_37_n_0
                                                                      r  get_result_OBUF[0]_inst_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  get_result_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.117    get_result_OBUF[0]_inst_i_16_n_0
                                                                      r  get_result_OBUF[0]_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.234 r  get_result_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    11.234    get_result_OBUF[0]_inst_i_8_n_0
                                                                      r  get_result_OBUF[0]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.486 r  get_result_OBUF[0]_inst_i_5/CO[2]
                         net (fo=1, unplaced)         0.452    11.938    lv_sticky__h92861
                                                                      r  get_result_OBUF[0]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.310    12.248 r  get_result_OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    12.708    get_result_OBUF[0]_inst_i_3_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.832 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    12.832    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.345 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.345    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.462 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.462    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.579 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.579    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.696    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.813    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.930 r  get_result_OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.930    get_result_OBUF[28]_inst_i_2_n_0
                                                                      r  get_result_OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.047 r  get_result_OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.047    get_result_OBUF[32]_inst_i_2_n_0
                                                                      r  get_result_OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.164 r  get_result_OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.164    get_result_OBUF[36]_inst_i_2_n_0
                                                                      r  get_result_OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.281 r  get_result_OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.281    get_result_OBUF[40]_inst_i_2_n_0
                                                                      r  get_result_OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.398 r  get_result_OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.398    get_result_OBUF[44]_inst_i_2_n_0
                                                                      r  get_result_OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.515 r  get_result_OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.515    get_result_OBUF[48]_inst_i_2_n_0
                                                                      r  get_result_OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.632 r  get_result_OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.632    get_result_OBUF[52]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.749 r  get_result_OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.749    get_result_OBUF[55]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.086 r  get_result_OBUF[55]_inst_i_3/O[1]
                         net (fo=54, unplaced)        0.396    15.482    _theResult_____5__h93212[53]
                                                                      r  get_result_OBUF[60]_inst_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    15.788 r  get_result_OBUF[60]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    15.788    get_result_OBUF[60]_inst_i_7_n_0
                                                                      r  get_result_OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.332 r  get_result_OBUF[60]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.978    17.310    IF_IF_IF_uut_ff_stage5_read__313_BITS_22_TO_20_ETC___d1402[2]
                                                                      r  get_result_OBUF[65]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.301    17.611 f  get_result_OBUF[65]_inst_i_4/O
                         net (fo=1, unplaced)         0.665    18.276    get_result_OBUF[65]_inst_i_4_n_0
                                                                      f  get_result_OBUF[65]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    18.400 r  get_result_OBUF[65]_inst_i_3/O
                         net (fo=1, unplaced)         0.449    18.849    get_result_OBUF[65]_inst_i_3_n_0
                                                                      r  get_result_OBUF[65]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.973 r  get_result_OBUF[65]_inst_i_2/O
                         net (fo=63, unplaced)        0.537    19.510    get_result_OBUF[65]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    19.634 r  get_result_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    20.437    get_result_OBUF[12]
                                                                      r  get_result_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.071 r  get_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    23.071    get_result[12]
                                                                      r  get_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.617ns  (logic 10.969ns (53.204%)  route 9.648ns (46.796%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[184]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[184]/Q
                         net (fo=128, unplaced)       0.441     3.373    uut_ff_stage5_reg_n_0_[184]
                                                                      r  get_result_OBUF[55]_inst_i_42/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     4.139 r  get_result_OBUF[55]_inst_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     4.139    get_result_OBUF[55]_inst_i_42_n_0
                                                                      r  get_result_OBUF[67]_inst_i_40/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.476 r  get_result_OBUF[67]_inst_i_40/O[1]
                         net (fo=193, unplaced)       0.727     5.203    resultant_exponent_sub__h92400[6]
                                                                      r  get_result_OBUF[0]_inst_i_460/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.509 r  get_result_OBUF[0]_inst_i_460/O
                         net (fo=67, unplaced)        0.539     6.048    get_result_OBUF[0]_inst_i_460_n_0
                                                                      r  get_result_OBUF[0]_inst_i_761/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.172 f  get_result_OBUF[0]_inst_i_761/O
                         net (fo=3, unplaced)         0.467     6.639    get_result_OBUF[0]_inst_i_761_n_0
                                                                      f  get_result_OBUF[0]_inst_i_771/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.755 r  get_result_OBUF[0]_inst_i_771/O
                         net (fo=3, unplaced)         0.467     7.222    get_result_OBUF[0]_inst_i_771_n_0
                                                                      r  get_result_OBUF[0]_inst_i_642/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.346 r  get_result_OBUF[0]_inst_i_642/O
                         net (fo=2, unplaced)         0.460     7.806    get_result_OBUF[0]_inst_i_642_n_0
                                                                      r  get_result_OBUF[0]_inst_i_639/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.930 r  get_result_OBUF[0]_inst_i_639/O
                         net (fo=2, unplaced)         0.460     8.390    get_result_OBUF[0]_inst_i_639_n_0
                                                                      r  get_result_OBUF[0]_inst_i_640/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  get_result_OBUF[0]_inst_i_640/O
                         net (fo=1, unplaced)         0.449     8.963    get_result_OBUF[0]_inst_i_640_n_0
                                                                      r  get_result_OBUF[0]_inst_i_506/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.087 r  get_result_OBUF[0]_inst_i_506/O
                         net (fo=1, unplaced)         0.449     9.536    get_result_OBUF[0]_inst_i_506_n_0
                                                                      r  get_result_OBUF[0]_inst_i_368/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.660 r  get_result_OBUF[0]_inst_i_368/O
                         net (fo=1, unplaced)         0.449    10.109    get_result_OBUF[0]_inst_i_368_n_0
                                                                      r  get_result_OBUF[0]_inst_i_249/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.233 r  get_result_OBUF[0]_inst_i_249/O
                         net (fo=1, unplaced)         0.000    10.233    get_result_OBUF[0]_inst_i_249_n_0
                                                                      r  get_result_OBUF[0]_inst_i_154/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.766 r  get_result_OBUF[0]_inst_i_154/CO[3]
                         net (fo=1, unplaced)         0.000    10.766    get_result_OBUF[0]_inst_i_154_n_0
                                                                      r  get_result_OBUF[0]_inst_i_83/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  get_result_OBUF[0]_inst_i_83/CO[3]
                         net (fo=1, unplaced)         0.000    10.883    get_result_OBUF[0]_inst_i_83_n_0
                                                                      r  get_result_OBUF[0]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  get_result_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.000    11.000    get_result_OBUF[0]_inst_i_37_n_0
                                                                      r  get_result_OBUF[0]_inst_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  get_result_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.117    get_result_OBUF[0]_inst_i_16_n_0
                                                                      r  get_result_OBUF[0]_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.234 r  get_result_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    11.234    get_result_OBUF[0]_inst_i_8_n_0
                                                                      r  get_result_OBUF[0]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.486 r  get_result_OBUF[0]_inst_i_5/CO[2]
                         net (fo=1, unplaced)         0.452    11.938    lv_sticky__h92861
                                                                      r  get_result_OBUF[0]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.310    12.248 r  get_result_OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    12.708    get_result_OBUF[0]_inst_i_3_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.832 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    12.832    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.345 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.345    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.462 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.462    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.579 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.579    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.696    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.813    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.930 r  get_result_OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.930    get_result_OBUF[28]_inst_i_2_n_0
                                                                      r  get_result_OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.047 r  get_result_OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.047    get_result_OBUF[32]_inst_i_2_n_0
                                                                      r  get_result_OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.164 r  get_result_OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.164    get_result_OBUF[36]_inst_i_2_n_0
                                                                      r  get_result_OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.281 r  get_result_OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.281    get_result_OBUF[40]_inst_i_2_n_0
                                                                      r  get_result_OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.398 r  get_result_OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.398    get_result_OBUF[44]_inst_i_2_n_0
                                                                      r  get_result_OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.515 r  get_result_OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.515    get_result_OBUF[48]_inst_i_2_n_0
                                                                      r  get_result_OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.632 r  get_result_OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.632    get_result_OBUF[52]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.749 r  get_result_OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.749    get_result_OBUF[55]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.086 r  get_result_OBUF[55]_inst_i_3/O[1]
                         net (fo=54, unplaced)        0.396    15.482    _theResult_____5__h93212[53]
                                                                      r  get_result_OBUF[60]_inst_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    15.788 r  get_result_OBUF[60]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    15.788    get_result_OBUF[60]_inst_i_7_n_0
                                                                      r  get_result_OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.332 r  get_result_OBUF[60]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.978    17.310    IF_IF_IF_uut_ff_stage5_read__313_BITS_22_TO_20_ETC___d1402[2]
                                                                      r  get_result_OBUF[65]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.301    17.611 f  get_result_OBUF[65]_inst_i_4/O
                         net (fo=1, unplaced)         0.665    18.276    get_result_OBUF[65]_inst_i_4_n_0
                                                                      f  get_result_OBUF[65]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    18.400 r  get_result_OBUF[65]_inst_i_3/O
                         net (fo=1, unplaced)         0.449    18.849    get_result_OBUF[65]_inst_i_3_n_0
                                                                      r  get_result_OBUF[65]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.973 r  get_result_OBUF[65]_inst_i_2/O
                         net (fo=63, unplaced)        0.537    19.510    get_result_OBUF[65]_inst_i_2_n_0
                                                                      r  get_result_OBUF[13]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    19.634 r  get_result_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    20.437    get_result_OBUF[13]
                                                                      r  get_result_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.071 r  get_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    23.071    get_result[13]
                                                                      r  get_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.617ns  (logic 10.969ns (53.204%)  route 9.648ns (46.796%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[184]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[184]/Q
                         net (fo=128, unplaced)       0.441     3.373    uut_ff_stage5_reg_n_0_[184]
                                                                      r  get_result_OBUF[55]_inst_i_42/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     4.139 r  get_result_OBUF[55]_inst_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     4.139    get_result_OBUF[55]_inst_i_42_n_0
                                                                      r  get_result_OBUF[67]_inst_i_40/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.476 r  get_result_OBUF[67]_inst_i_40/O[1]
                         net (fo=193, unplaced)       0.727     5.203    resultant_exponent_sub__h92400[6]
                                                                      r  get_result_OBUF[0]_inst_i_460/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.509 r  get_result_OBUF[0]_inst_i_460/O
                         net (fo=67, unplaced)        0.539     6.048    get_result_OBUF[0]_inst_i_460_n_0
                                                                      r  get_result_OBUF[0]_inst_i_761/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.172 f  get_result_OBUF[0]_inst_i_761/O
                         net (fo=3, unplaced)         0.467     6.639    get_result_OBUF[0]_inst_i_761_n_0
                                                                      f  get_result_OBUF[0]_inst_i_771/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.755 r  get_result_OBUF[0]_inst_i_771/O
                         net (fo=3, unplaced)         0.467     7.222    get_result_OBUF[0]_inst_i_771_n_0
                                                                      r  get_result_OBUF[0]_inst_i_642/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.346 r  get_result_OBUF[0]_inst_i_642/O
                         net (fo=2, unplaced)         0.460     7.806    get_result_OBUF[0]_inst_i_642_n_0
                                                                      r  get_result_OBUF[0]_inst_i_639/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.930 r  get_result_OBUF[0]_inst_i_639/O
                         net (fo=2, unplaced)         0.460     8.390    get_result_OBUF[0]_inst_i_639_n_0
                                                                      r  get_result_OBUF[0]_inst_i_640/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  get_result_OBUF[0]_inst_i_640/O
                         net (fo=1, unplaced)         0.449     8.963    get_result_OBUF[0]_inst_i_640_n_0
                                                                      r  get_result_OBUF[0]_inst_i_506/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.087 r  get_result_OBUF[0]_inst_i_506/O
                         net (fo=1, unplaced)         0.449     9.536    get_result_OBUF[0]_inst_i_506_n_0
                                                                      r  get_result_OBUF[0]_inst_i_368/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.660 r  get_result_OBUF[0]_inst_i_368/O
                         net (fo=1, unplaced)         0.449    10.109    get_result_OBUF[0]_inst_i_368_n_0
                                                                      r  get_result_OBUF[0]_inst_i_249/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.233 r  get_result_OBUF[0]_inst_i_249/O
                         net (fo=1, unplaced)         0.000    10.233    get_result_OBUF[0]_inst_i_249_n_0
                                                                      r  get_result_OBUF[0]_inst_i_154/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.766 r  get_result_OBUF[0]_inst_i_154/CO[3]
                         net (fo=1, unplaced)         0.000    10.766    get_result_OBUF[0]_inst_i_154_n_0
                                                                      r  get_result_OBUF[0]_inst_i_83/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  get_result_OBUF[0]_inst_i_83/CO[3]
                         net (fo=1, unplaced)         0.000    10.883    get_result_OBUF[0]_inst_i_83_n_0
                                                                      r  get_result_OBUF[0]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  get_result_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.000    11.000    get_result_OBUF[0]_inst_i_37_n_0
                                                                      r  get_result_OBUF[0]_inst_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  get_result_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.117    get_result_OBUF[0]_inst_i_16_n_0
                                                                      r  get_result_OBUF[0]_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.234 r  get_result_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    11.234    get_result_OBUF[0]_inst_i_8_n_0
                                                                      r  get_result_OBUF[0]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.486 r  get_result_OBUF[0]_inst_i_5/CO[2]
                         net (fo=1, unplaced)         0.452    11.938    lv_sticky__h92861
                                                                      r  get_result_OBUF[0]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.310    12.248 r  get_result_OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    12.708    get_result_OBUF[0]_inst_i_3_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.832 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    12.832    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.345 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.345    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.462 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.462    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.579 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.579    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.696    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.813    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.930 r  get_result_OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.930    get_result_OBUF[28]_inst_i_2_n_0
                                                                      r  get_result_OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.047 r  get_result_OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.047    get_result_OBUF[32]_inst_i_2_n_0
                                                                      r  get_result_OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.164 r  get_result_OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.164    get_result_OBUF[36]_inst_i_2_n_0
                                                                      r  get_result_OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.281 r  get_result_OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.281    get_result_OBUF[40]_inst_i_2_n_0
                                                                      r  get_result_OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.398 r  get_result_OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.398    get_result_OBUF[44]_inst_i_2_n_0
                                                                      r  get_result_OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.515 r  get_result_OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.515    get_result_OBUF[48]_inst_i_2_n_0
                                                                      r  get_result_OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.632 r  get_result_OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.632    get_result_OBUF[52]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.749 r  get_result_OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.749    get_result_OBUF[55]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.086 r  get_result_OBUF[55]_inst_i_3/O[1]
                         net (fo=54, unplaced)        0.396    15.482    _theResult_____5__h93212[53]
                                                                      r  get_result_OBUF[60]_inst_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    15.788 r  get_result_OBUF[60]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    15.788    get_result_OBUF[60]_inst_i_7_n_0
                                                                      r  get_result_OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.332 r  get_result_OBUF[60]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.978    17.310    IF_IF_IF_uut_ff_stage5_read__313_BITS_22_TO_20_ETC___d1402[2]
                                                                      r  get_result_OBUF[65]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.301    17.611 f  get_result_OBUF[65]_inst_i_4/O
                         net (fo=1, unplaced)         0.665    18.276    get_result_OBUF[65]_inst_i_4_n_0
                                                                      f  get_result_OBUF[65]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    18.400 r  get_result_OBUF[65]_inst_i_3/O
                         net (fo=1, unplaced)         0.449    18.849    get_result_OBUF[65]_inst_i_3_n_0
                                                                      r  get_result_OBUF[65]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.973 r  get_result_OBUF[65]_inst_i_2/O
                         net (fo=63, unplaced)        0.537    19.510    get_result_OBUF[65]_inst_i_2_n_0
                                                                      r  get_result_OBUF[14]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    19.634 r  get_result_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    20.437    get_result_OBUF[14]
                                                                      r  get_result_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.071 r  get_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    23.071    get_result[14]
                                                                      r  get_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.617ns  (logic 10.969ns (53.204%)  route 9.648ns (46.796%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[184]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[184]/Q
                         net (fo=128, unplaced)       0.441     3.373    uut_ff_stage5_reg_n_0_[184]
                                                                      r  get_result_OBUF[55]_inst_i_42/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     4.139 r  get_result_OBUF[55]_inst_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     4.139    get_result_OBUF[55]_inst_i_42_n_0
                                                                      r  get_result_OBUF[67]_inst_i_40/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.476 r  get_result_OBUF[67]_inst_i_40/O[1]
                         net (fo=193, unplaced)       0.727     5.203    resultant_exponent_sub__h92400[6]
                                                                      r  get_result_OBUF[0]_inst_i_460/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.509 r  get_result_OBUF[0]_inst_i_460/O
                         net (fo=67, unplaced)        0.539     6.048    get_result_OBUF[0]_inst_i_460_n_0
                                                                      r  get_result_OBUF[0]_inst_i_761/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.172 f  get_result_OBUF[0]_inst_i_761/O
                         net (fo=3, unplaced)         0.467     6.639    get_result_OBUF[0]_inst_i_761_n_0
                                                                      f  get_result_OBUF[0]_inst_i_771/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.755 r  get_result_OBUF[0]_inst_i_771/O
                         net (fo=3, unplaced)         0.467     7.222    get_result_OBUF[0]_inst_i_771_n_0
                                                                      r  get_result_OBUF[0]_inst_i_642/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.346 r  get_result_OBUF[0]_inst_i_642/O
                         net (fo=2, unplaced)         0.460     7.806    get_result_OBUF[0]_inst_i_642_n_0
                                                                      r  get_result_OBUF[0]_inst_i_639/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.930 r  get_result_OBUF[0]_inst_i_639/O
                         net (fo=2, unplaced)         0.460     8.390    get_result_OBUF[0]_inst_i_639_n_0
                                                                      r  get_result_OBUF[0]_inst_i_640/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  get_result_OBUF[0]_inst_i_640/O
                         net (fo=1, unplaced)         0.449     8.963    get_result_OBUF[0]_inst_i_640_n_0
                                                                      r  get_result_OBUF[0]_inst_i_506/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.087 r  get_result_OBUF[0]_inst_i_506/O
                         net (fo=1, unplaced)         0.449     9.536    get_result_OBUF[0]_inst_i_506_n_0
                                                                      r  get_result_OBUF[0]_inst_i_368/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.660 r  get_result_OBUF[0]_inst_i_368/O
                         net (fo=1, unplaced)         0.449    10.109    get_result_OBUF[0]_inst_i_368_n_0
                                                                      r  get_result_OBUF[0]_inst_i_249/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.233 r  get_result_OBUF[0]_inst_i_249/O
                         net (fo=1, unplaced)         0.000    10.233    get_result_OBUF[0]_inst_i_249_n_0
                                                                      r  get_result_OBUF[0]_inst_i_154/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.766 r  get_result_OBUF[0]_inst_i_154/CO[3]
                         net (fo=1, unplaced)         0.000    10.766    get_result_OBUF[0]_inst_i_154_n_0
                                                                      r  get_result_OBUF[0]_inst_i_83/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  get_result_OBUF[0]_inst_i_83/CO[3]
                         net (fo=1, unplaced)         0.000    10.883    get_result_OBUF[0]_inst_i_83_n_0
                                                                      r  get_result_OBUF[0]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  get_result_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.000    11.000    get_result_OBUF[0]_inst_i_37_n_0
                                                                      r  get_result_OBUF[0]_inst_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  get_result_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.117    get_result_OBUF[0]_inst_i_16_n_0
                                                                      r  get_result_OBUF[0]_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.234 r  get_result_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    11.234    get_result_OBUF[0]_inst_i_8_n_0
                                                                      r  get_result_OBUF[0]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.486 r  get_result_OBUF[0]_inst_i_5/CO[2]
                         net (fo=1, unplaced)         0.452    11.938    lv_sticky__h92861
                                                                      r  get_result_OBUF[0]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.310    12.248 r  get_result_OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    12.708    get_result_OBUF[0]_inst_i_3_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.832 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    12.832    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.345 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.345    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.462 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.462    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.579 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.579    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.696    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.813    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.930 r  get_result_OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.930    get_result_OBUF[28]_inst_i_2_n_0
                                                                      r  get_result_OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.047 r  get_result_OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.047    get_result_OBUF[32]_inst_i_2_n_0
                                                                      r  get_result_OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.164 r  get_result_OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.164    get_result_OBUF[36]_inst_i_2_n_0
                                                                      r  get_result_OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.281 r  get_result_OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.281    get_result_OBUF[40]_inst_i_2_n_0
                                                                      r  get_result_OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.398 r  get_result_OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.398    get_result_OBUF[44]_inst_i_2_n_0
                                                                      r  get_result_OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.515 r  get_result_OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.515    get_result_OBUF[48]_inst_i_2_n_0
                                                                      r  get_result_OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.632 r  get_result_OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.632    get_result_OBUF[52]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.749 r  get_result_OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.749    get_result_OBUF[55]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.086 r  get_result_OBUF[55]_inst_i_3/O[1]
                         net (fo=54, unplaced)        0.396    15.482    _theResult_____5__h93212[53]
                                                                      r  get_result_OBUF[60]_inst_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    15.788 r  get_result_OBUF[60]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    15.788    get_result_OBUF[60]_inst_i_7_n_0
                                                                      r  get_result_OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.332 r  get_result_OBUF[60]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.978    17.310    IF_IF_IF_uut_ff_stage5_read__313_BITS_22_TO_20_ETC___d1402[2]
                                                                      r  get_result_OBUF[65]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.301    17.611 f  get_result_OBUF[65]_inst_i_4/O
                         net (fo=1, unplaced)         0.665    18.276    get_result_OBUF[65]_inst_i_4_n_0
                                                                      f  get_result_OBUF[65]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    18.400 r  get_result_OBUF[65]_inst_i_3/O
                         net (fo=1, unplaced)         0.449    18.849    get_result_OBUF[65]_inst_i_3_n_0
                                                                      r  get_result_OBUF[65]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.973 r  get_result_OBUF[65]_inst_i_2/O
                         net (fo=63, unplaced)        0.537    19.510    get_result_OBUF[65]_inst_i_2_n_0
                                                                      r  get_result_OBUF[15]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    19.634 r  get_result_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    20.437    get_result_OBUF[15]
                                                                      r  get_result_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.071 r  get_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000    23.071    get_result[15]
                                                                      r  get_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.617ns  (logic 10.969ns (53.204%)  route 9.648ns (46.796%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[184]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[184]/Q
                         net (fo=128, unplaced)       0.441     3.373    uut_ff_stage5_reg_n_0_[184]
                                                                      r  get_result_OBUF[55]_inst_i_42/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     4.139 r  get_result_OBUF[55]_inst_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     4.139    get_result_OBUF[55]_inst_i_42_n_0
                                                                      r  get_result_OBUF[67]_inst_i_40/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.476 r  get_result_OBUF[67]_inst_i_40/O[1]
                         net (fo=193, unplaced)       0.727     5.203    resultant_exponent_sub__h92400[6]
                                                                      r  get_result_OBUF[0]_inst_i_460/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.509 r  get_result_OBUF[0]_inst_i_460/O
                         net (fo=67, unplaced)        0.539     6.048    get_result_OBUF[0]_inst_i_460_n_0
                                                                      r  get_result_OBUF[0]_inst_i_761/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.172 f  get_result_OBUF[0]_inst_i_761/O
                         net (fo=3, unplaced)         0.467     6.639    get_result_OBUF[0]_inst_i_761_n_0
                                                                      f  get_result_OBUF[0]_inst_i_771/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.755 r  get_result_OBUF[0]_inst_i_771/O
                         net (fo=3, unplaced)         0.467     7.222    get_result_OBUF[0]_inst_i_771_n_0
                                                                      r  get_result_OBUF[0]_inst_i_642/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.346 r  get_result_OBUF[0]_inst_i_642/O
                         net (fo=2, unplaced)         0.460     7.806    get_result_OBUF[0]_inst_i_642_n_0
                                                                      r  get_result_OBUF[0]_inst_i_639/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.930 r  get_result_OBUF[0]_inst_i_639/O
                         net (fo=2, unplaced)         0.460     8.390    get_result_OBUF[0]_inst_i_639_n_0
                                                                      r  get_result_OBUF[0]_inst_i_640/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  get_result_OBUF[0]_inst_i_640/O
                         net (fo=1, unplaced)         0.449     8.963    get_result_OBUF[0]_inst_i_640_n_0
                                                                      r  get_result_OBUF[0]_inst_i_506/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.087 r  get_result_OBUF[0]_inst_i_506/O
                         net (fo=1, unplaced)         0.449     9.536    get_result_OBUF[0]_inst_i_506_n_0
                                                                      r  get_result_OBUF[0]_inst_i_368/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.660 r  get_result_OBUF[0]_inst_i_368/O
                         net (fo=1, unplaced)         0.449    10.109    get_result_OBUF[0]_inst_i_368_n_0
                                                                      r  get_result_OBUF[0]_inst_i_249/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.233 r  get_result_OBUF[0]_inst_i_249/O
                         net (fo=1, unplaced)         0.000    10.233    get_result_OBUF[0]_inst_i_249_n_0
                                                                      r  get_result_OBUF[0]_inst_i_154/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.766 r  get_result_OBUF[0]_inst_i_154/CO[3]
                         net (fo=1, unplaced)         0.000    10.766    get_result_OBUF[0]_inst_i_154_n_0
                                                                      r  get_result_OBUF[0]_inst_i_83/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  get_result_OBUF[0]_inst_i_83/CO[3]
                         net (fo=1, unplaced)         0.000    10.883    get_result_OBUF[0]_inst_i_83_n_0
                                                                      r  get_result_OBUF[0]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  get_result_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.000    11.000    get_result_OBUF[0]_inst_i_37_n_0
                                                                      r  get_result_OBUF[0]_inst_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  get_result_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.117    get_result_OBUF[0]_inst_i_16_n_0
                                                                      r  get_result_OBUF[0]_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.234 r  get_result_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    11.234    get_result_OBUF[0]_inst_i_8_n_0
                                                                      r  get_result_OBUF[0]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.486 r  get_result_OBUF[0]_inst_i_5/CO[2]
                         net (fo=1, unplaced)         0.452    11.938    lv_sticky__h92861
                                                                      r  get_result_OBUF[0]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.310    12.248 r  get_result_OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    12.708    get_result_OBUF[0]_inst_i_3_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.832 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    12.832    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.345 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.345    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.462 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.462    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.579 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.579    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.696    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.813    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.930 r  get_result_OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.930    get_result_OBUF[28]_inst_i_2_n_0
                                                                      r  get_result_OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.047 r  get_result_OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.047    get_result_OBUF[32]_inst_i_2_n_0
                                                                      r  get_result_OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.164 r  get_result_OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.164    get_result_OBUF[36]_inst_i_2_n_0
                                                                      r  get_result_OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.281 r  get_result_OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.281    get_result_OBUF[40]_inst_i_2_n_0
                                                                      r  get_result_OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.398 r  get_result_OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.398    get_result_OBUF[44]_inst_i_2_n_0
                                                                      r  get_result_OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.515 r  get_result_OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.515    get_result_OBUF[48]_inst_i_2_n_0
                                                                      r  get_result_OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.632 r  get_result_OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.632    get_result_OBUF[52]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.749 r  get_result_OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.749    get_result_OBUF[55]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.086 r  get_result_OBUF[55]_inst_i_3/O[1]
                         net (fo=54, unplaced)        0.396    15.482    _theResult_____5__h93212[53]
                                                                      r  get_result_OBUF[60]_inst_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    15.788 r  get_result_OBUF[60]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    15.788    get_result_OBUF[60]_inst_i_7_n_0
                                                                      r  get_result_OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.332 r  get_result_OBUF[60]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.978    17.310    IF_IF_IF_uut_ff_stage5_read__313_BITS_22_TO_20_ETC___d1402[2]
                                                                      r  get_result_OBUF[65]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.301    17.611 f  get_result_OBUF[65]_inst_i_4/O
                         net (fo=1, unplaced)         0.665    18.276    get_result_OBUF[65]_inst_i_4_n_0
                                                                      f  get_result_OBUF[65]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    18.400 r  get_result_OBUF[65]_inst_i_3/O
                         net (fo=1, unplaced)         0.449    18.849    get_result_OBUF[65]_inst_i_3_n_0
                                                                      r  get_result_OBUF[65]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.973 r  get_result_OBUF[65]_inst_i_2/O
                         net (fo=63, unplaced)        0.537    19.510    get_result_OBUF[65]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    19.634 r  get_result_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    20.437    get_result_OBUF[16]
                                                                      r  get_result_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.071 r  get_result_OBUF[16]_inst/O
                         net (fo=0)                   0.000    23.071    get_result[16]
                                                                      r  get_result[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.617ns  (logic 10.969ns (53.204%)  route 9.648ns (46.796%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[184]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[184]/Q
                         net (fo=128, unplaced)       0.441     3.373    uut_ff_stage5_reg_n_0_[184]
                                                                      r  get_result_OBUF[55]_inst_i_42/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     4.139 r  get_result_OBUF[55]_inst_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     4.139    get_result_OBUF[55]_inst_i_42_n_0
                                                                      r  get_result_OBUF[67]_inst_i_40/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.476 r  get_result_OBUF[67]_inst_i_40/O[1]
                         net (fo=193, unplaced)       0.727     5.203    resultant_exponent_sub__h92400[6]
                                                                      r  get_result_OBUF[0]_inst_i_460/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.509 r  get_result_OBUF[0]_inst_i_460/O
                         net (fo=67, unplaced)        0.539     6.048    get_result_OBUF[0]_inst_i_460_n_0
                                                                      r  get_result_OBUF[0]_inst_i_761/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.172 f  get_result_OBUF[0]_inst_i_761/O
                         net (fo=3, unplaced)         0.467     6.639    get_result_OBUF[0]_inst_i_761_n_0
                                                                      f  get_result_OBUF[0]_inst_i_771/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.755 r  get_result_OBUF[0]_inst_i_771/O
                         net (fo=3, unplaced)         0.467     7.222    get_result_OBUF[0]_inst_i_771_n_0
                                                                      r  get_result_OBUF[0]_inst_i_642/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.346 r  get_result_OBUF[0]_inst_i_642/O
                         net (fo=2, unplaced)         0.460     7.806    get_result_OBUF[0]_inst_i_642_n_0
                                                                      r  get_result_OBUF[0]_inst_i_639/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.930 r  get_result_OBUF[0]_inst_i_639/O
                         net (fo=2, unplaced)         0.460     8.390    get_result_OBUF[0]_inst_i_639_n_0
                                                                      r  get_result_OBUF[0]_inst_i_640/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  get_result_OBUF[0]_inst_i_640/O
                         net (fo=1, unplaced)         0.449     8.963    get_result_OBUF[0]_inst_i_640_n_0
                                                                      r  get_result_OBUF[0]_inst_i_506/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.087 r  get_result_OBUF[0]_inst_i_506/O
                         net (fo=1, unplaced)         0.449     9.536    get_result_OBUF[0]_inst_i_506_n_0
                                                                      r  get_result_OBUF[0]_inst_i_368/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.660 r  get_result_OBUF[0]_inst_i_368/O
                         net (fo=1, unplaced)         0.449    10.109    get_result_OBUF[0]_inst_i_368_n_0
                                                                      r  get_result_OBUF[0]_inst_i_249/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.233 r  get_result_OBUF[0]_inst_i_249/O
                         net (fo=1, unplaced)         0.000    10.233    get_result_OBUF[0]_inst_i_249_n_0
                                                                      r  get_result_OBUF[0]_inst_i_154/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.766 r  get_result_OBUF[0]_inst_i_154/CO[3]
                         net (fo=1, unplaced)         0.000    10.766    get_result_OBUF[0]_inst_i_154_n_0
                                                                      r  get_result_OBUF[0]_inst_i_83/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  get_result_OBUF[0]_inst_i_83/CO[3]
                         net (fo=1, unplaced)         0.000    10.883    get_result_OBUF[0]_inst_i_83_n_0
                                                                      r  get_result_OBUF[0]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  get_result_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.000    11.000    get_result_OBUF[0]_inst_i_37_n_0
                                                                      r  get_result_OBUF[0]_inst_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  get_result_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.117    get_result_OBUF[0]_inst_i_16_n_0
                                                                      r  get_result_OBUF[0]_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.234 r  get_result_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    11.234    get_result_OBUF[0]_inst_i_8_n_0
                                                                      r  get_result_OBUF[0]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.486 r  get_result_OBUF[0]_inst_i_5/CO[2]
                         net (fo=1, unplaced)         0.452    11.938    lv_sticky__h92861
                                                                      r  get_result_OBUF[0]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.310    12.248 r  get_result_OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    12.708    get_result_OBUF[0]_inst_i_3_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.832 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    12.832    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.345 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.345    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.462 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.462    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.579 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.579    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.696    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.813 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.813    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.930 r  get_result_OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.930    get_result_OBUF[28]_inst_i_2_n_0
                                                                      r  get_result_OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.047 r  get_result_OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.047    get_result_OBUF[32]_inst_i_2_n_0
                                                                      r  get_result_OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.164 r  get_result_OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.164    get_result_OBUF[36]_inst_i_2_n_0
                                                                      r  get_result_OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.281 r  get_result_OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.281    get_result_OBUF[40]_inst_i_2_n_0
                                                                      r  get_result_OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.398 r  get_result_OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.398    get_result_OBUF[44]_inst_i_2_n_0
                                                                      r  get_result_OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.515 r  get_result_OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.515    get_result_OBUF[48]_inst_i_2_n_0
                                                                      r  get_result_OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.632 r  get_result_OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.632    get_result_OBUF[52]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.749 r  get_result_OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.749    get_result_OBUF[55]_inst_i_2_n_0
                                                                      r  get_result_OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.086 r  get_result_OBUF[55]_inst_i_3/O[1]
                         net (fo=54, unplaced)        0.396    15.482    _theResult_____5__h93212[53]
                                                                      r  get_result_OBUF[60]_inst_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    15.788 r  get_result_OBUF[60]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    15.788    get_result_OBUF[60]_inst_i_7_n_0
                                                                      r  get_result_OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.332 r  get_result_OBUF[60]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.978    17.310    IF_IF_IF_uut_ff_stage5_read__313_BITS_22_TO_20_ETC___d1402[2]
                                                                      r  get_result_OBUF[65]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.301    17.611 f  get_result_OBUF[65]_inst_i_4/O
                         net (fo=1, unplaced)         0.665    18.276    get_result_OBUF[65]_inst_i_4_n_0
                                                                      f  get_result_OBUF[65]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    18.400 r  get_result_OBUF[65]_inst_i_3/O
                         net (fo=1, unplaced)         0.449    18.849    get_result_OBUF[65]_inst_i_3_n_0
                                                                      r  get_result_OBUF[65]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.973 r  get_result_OBUF[65]_inst_i_2/O
                         net (fo=63, unplaced)        0.537    19.510    get_result_OBUF[65]_inst_i_2_n_0
                                                                      r  get_result_OBUF[17]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    19.634 r  get_result_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    20.437    get_result_OBUF[17]
                                                                      r  get_result_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.071 r  get_result_OBUF[17]_inst/O
                         net (fo=0)                   0.000    23.071    get_result[17]
                                                                      r  get_result[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_ff_stage5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.396ns (74.828%)  route 0.470ns (25.172%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage5_reg[10]/Q
                         net (fo=1, unplaced)         0.131     0.957    uut_ff_stage5_reg_n_0_[10]
                                                                      f  get_result_OBUF[4]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.055 r  get_result_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.393    get_result_OBUF[4]
                                                                      r  get_result_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.544 r  get_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.544    get_result[4]
                                                                      r  get_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_state_handler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_get_result
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.396ns (71.733%)  route 0.550ns (28.267%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_handler_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_rg_state_handler_reg[1]/Q
                         net (fo=6, unplaced)         0.212     1.037    uut_rg_state_handler[1]
                                                                      f  RDY_get_result_OBUF_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.135 r  RDY_get_result_OBUF_inst_i_1/O
                         net (fo=4, unplaced)         0.338     1.474    RDY_get_result_OBUF
                                                                      r  RDY_get_result_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.625 r  RDY_get_result_OBUF_inst/O
                         net (fo=0)                   0.000     2.625    RDY_get_result
                                                                      r  RDY_get_result (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.396ns (71.362%)  route 0.560ns (28.638%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage5_reg[15]/Q
                         net (fo=17, unplaced)        0.222     1.047    p_0_in44_in
                                                                      f  get_result_OBUF[56]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.145 r  get_result_OBUF[56]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.484    get_result_OBUF[56]
                                                                      r  get_result_OBUF[56]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.635 r  get_result_OBUF[56]_inst/O
                         net (fo=0)                   0.000     2.635    get_result[56]
                                                                      r  get_result[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[68]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.396ns (71.362%)  route 0.560ns (28.638%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage5_reg[17]/Q
                         net (fo=17, unplaced)        0.222     1.047    p_1_in29_in
                                                                      f  get_result_OBUF[68]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.145 r  get_result_OBUF[68]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.484    get_result_OBUF[68]
                                                                      r  get_result_OBUF[68]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.635 r  get_result_OBUF[68]_inst/O
                         net (fo=0)                   0.000     2.635    get_result[68]
                                                                      r  get_result[68] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.396ns (68.512%)  route 0.642ns (31.488%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage5_reg[13]/Q
                         net (fo=15, unplaced)        0.303     1.129    p_1_in33_in
                                                                      f  get_result_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.227 r  get_result_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.565    get_result_OBUF[0]
                                                                      r  get_result_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.716 r  get_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.716    get_result[0]
                                                                      r  get_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.396ns (68.512%)  route 0.642ns (31.488%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage5_reg[18]/Q
                         net (fo=15, unplaced)        0.303     1.129    p_0_in32_in
                                                                      f  get_result_OBUF[58]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.227 r  get_result_OBUF[58]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.565    get_result_OBUF[58]
                                                                      r  get_result_OBUF[58]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.716 r  get_result_OBUF[58]_inst/O
                         net (fo=0)                   0.000     2.716    get_result[58]
                                                                      r  get_result[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.396ns (68.512%)  route 0.642ns (31.488%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage5_reg[18]/Q
                         net (fo=15, unplaced)        0.303     1.129    p_0_in32_in
                                                                      f  get_result_OBUF[59]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.227 r  get_result_OBUF[59]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.565    get_result_OBUF[59]
                                                                      r  get_result_OBUF[59]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.716 r  get_result_OBUF[59]_inst/O
                         net (fo=0)                   0.000     2.716    get_result[59]
                                                                      r  get_result[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.396ns (68.512%)  route 0.642ns (31.488%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage5_reg[18]/Q
                         net (fo=15, unplaced)        0.303     1.129    p_0_in32_in
                                                                      f  get_result_OBUF[60]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.227 r  get_result_OBUF[60]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.565    get_result_OBUF[60]
                                                                      r  get_result_OBUF[60]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.716 r  get_result_OBUF[60]_inst/O
                         net (fo=0)                   0.000     2.716    get_result[60]
                                                                      r  get_result[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.396ns (68.512%)  route 0.642ns (31.488%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage5_reg[18]/Q
                         net (fo=15, unplaced)        0.303     1.129    p_0_in32_in
                                                                      f  get_result_OBUF[61]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.227 r  get_result_OBUF[61]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.565    get_result_OBUF[61]
                                                                      r  get_result_OBUF[61]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.716 r  get_result_OBUF[61]_inst/O
                         net (fo=0)                   0.000     2.716    get_result[61]
                                                                      r  get_result[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.396ns (68.512%)  route 0.642ns (31.488%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage5_reg[18]/Q
                         net (fo=15, unplaced)        0.303     1.129    p_0_in32_in
                                                                      f  get_result_OBUF[62]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.227 r  get_result_OBUF[62]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.565    get_result_OBUF[62]
                                                                      r  get_result_OBUF[62]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.716 r  get_result_OBUF[62]_inst/O
                         net (fo=0)                   0.000     2.716    get_result[62]
                                                                      r  get_result[62] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay          1324 Endpoints
Min Delay          1324 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[200]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.012ns  (logic 11.240ns (80.217%)  route 2.772ns (19.783%))
  Logic Levels:           25  (CARRY4=19 DSP48E1=3 IBUF=1 LUT2=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4_n_105
                                                                      r  uut_ff_input_register[131]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  uut_ff_input_register[131]_i_4/O
                         net (fo=1, unplaced)         0.000    10.895    uut_ff_input_register[131]_i_4_n_0
                                                                      r  uut_ff_input_register_reg[131]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  uut_ff_input_register_reg[131]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    uut_ff_input_register_reg[131]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[135]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  uut_ff_input_register_reg[135]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    uut_ff_input_register_reg[135]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[139]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  uut_ff_input_register_reg[139]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    uut_ff_input_register_reg[139]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[143]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  uut_ff_input_register_reg[143]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    uut_ff_input_register_reg[143]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[147]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  uut_ff_input_register_reg[147]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    uut_ff_input_register_reg[147]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[151]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  uut_ff_input_register_reg[151]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    uut_ff_input_register_reg[151]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[155]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  uut_ff_input_register_reg[155]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    uut_ff_input_register_reg[155]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[159]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  uut_ff_input_register_reg[159]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    uut_ff_input_register_reg[159]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[163]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  uut_ff_input_register_reg[163]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    uut_ff_input_register_reg[163]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[167]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  uut_ff_input_register_reg[167]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    uut_ff_input_register_reg[167]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[171]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  uut_ff_input_register_reg[171]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    uut_ff_input_register_reg[171]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[175]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  uut_ff_input_register_reg[175]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    uut_ff_input_register_reg[175]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[179]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  uut_ff_input_register_reg[179]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    uut_ff_input_register_reg[179]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[183]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  uut_ff_input_register_reg[183]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    uut_ff_input_register_reg[183]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[187]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  uut_ff_input_register_reg[187]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    uut_ff_input_register_reg[187]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[191]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  uut_ff_input_register_reg[191]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    uut_ff_input_register_reg[191]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[195]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  uut_ff_input_register_reg[195]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.300    uut_ff_input_register_reg[195]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[199]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.417 r  uut_ff_input_register_reg[199]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.417    uut_ff_input_register_reg[199]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[200]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.649 r  uut_ff_input_register_reg[200]_i_1/O[0]
                         net (fo=5, unplaced)         0.363    14.012    uut_ff_input_register_reg[200]_i_1_n_7
                         FDRE                                         r  uut_ff_input_register_reg[200]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[200]_rep/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[200]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.012ns  (logic 11.240ns (80.217%)  route 2.772ns (19.783%))
  Logic Levels:           25  (CARRY4=19 DSP48E1=3 IBUF=1 LUT2=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4_n_105
                                                                      r  uut_ff_input_register[131]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  uut_ff_input_register[131]_i_4/O
                         net (fo=1, unplaced)         0.000    10.895    uut_ff_input_register[131]_i_4_n_0
                                                                      r  uut_ff_input_register_reg[131]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  uut_ff_input_register_reg[131]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    uut_ff_input_register_reg[131]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[135]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  uut_ff_input_register_reg[135]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    uut_ff_input_register_reg[135]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[139]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  uut_ff_input_register_reg[139]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    uut_ff_input_register_reg[139]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[143]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  uut_ff_input_register_reg[143]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    uut_ff_input_register_reg[143]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[147]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  uut_ff_input_register_reg[147]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    uut_ff_input_register_reg[147]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[151]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  uut_ff_input_register_reg[151]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    uut_ff_input_register_reg[151]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[155]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  uut_ff_input_register_reg[155]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    uut_ff_input_register_reg[155]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[159]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  uut_ff_input_register_reg[159]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    uut_ff_input_register_reg[159]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[163]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  uut_ff_input_register_reg[163]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    uut_ff_input_register_reg[163]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[167]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  uut_ff_input_register_reg[167]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    uut_ff_input_register_reg[167]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[171]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  uut_ff_input_register_reg[171]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    uut_ff_input_register_reg[171]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[175]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  uut_ff_input_register_reg[175]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    uut_ff_input_register_reg[175]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[179]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  uut_ff_input_register_reg[179]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    uut_ff_input_register_reg[179]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[183]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  uut_ff_input_register_reg[183]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    uut_ff_input_register_reg[183]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[187]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  uut_ff_input_register_reg[187]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    uut_ff_input_register_reg[187]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[191]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  uut_ff_input_register_reg[191]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    uut_ff_input_register_reg[191]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[195]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  uut_ff_input_register_reg[195]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.300    uut_ff_input_register_reg[195]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[199]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.417 r  uut_ff_input_register_reg[199]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.417    uut_ff_input_register_reg[199]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[200]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.649 r  uut_ff_input_register_reg[200]_i_1/O[0]
                         net (fo=5, unplaced)         0.363    14.012    uut_ff_input_register_reg[200]_i_1_n_7
                         FDRE                                         r  uut_ff_input_register_reg[200]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[200]_rep__0/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[200]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.012ns  (logic 11.240ns (80.217%)  route 2.772ns (19.783%))
  Logic Levels:           25  (CARRY4=19 DSP48E1=3 IBUF=1 LUT2=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4_n_105
                                                                      r  uut_ff_input_register[131]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  uut_ff_input_register[131]_i_4/O
                         net (fo=1, unplaced)         0.000    10.895    uut_ff_input_register[131]_i_4_n_0
                                                                      r  uut_ff_input_register_reg[131]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  uut_ff_input_register_reg[131]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    uut_ff_input_register_reg[131]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[135]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  uut_ff_input_register_reg[135]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    uut_ff_input_register_reg[135]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[139]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  uut_ff_input_register_reg[139]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    uut_ff_input_register_reg[139]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[143]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  uut_ff_input_register_reg[143]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    uut_ff_input_register_reg[143]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[147]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  uut_ff_input_register_reg[147]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    uut_ff_input_register_reg[147]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[151]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  uut_ff_input_register_reg[151]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    uut_ff_input_register_reg[151]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[155]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  uut_ff_input_register_reg[155]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    uut_ff_input_register_reg[155]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[159]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  uut_ff_input_register_reg[159]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    uut_ff_input_register_reg[159]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[163]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  uut_ff_input_register_reg[163]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    uut_ff_input_register_reg[163]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[167]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  uut_ff_input_register_reg[167]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    uut_ff_input_register_reg[167]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[171]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  uut_ff_input_register_reg[171]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    uut_ff_input_register_reg[171]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[175]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  uut_ff_input_register_reg[175]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    uut_ff_input_register_reg[175]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[179]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  uut_ff_input_register_reg[179]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    uut_ff_input_register_reg[179]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[183]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  uut_ff_input_register_reg[183]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    uut_ff_input_register_reg[183]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[187]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  uut_ff_input_register_reg[187]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    uut_ff_input_register_reg[187]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[191]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  uut_ff_input_register_reg[191]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    uut_ff_input_register_reg[191]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[195]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  uut_ff_input_register_reg[195]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.300    uut_ff_input_register_reg[195]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[199]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.417 r  uut_ff_input_register_reg[199]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.417    uut_ff_input_register_reg[199]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[200]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.649 r  uut_ff_input_register_reg[200]_i_1/O[0]
                         net (fo=5, unplaced)         0.363    14.012    uut_ff_input_register_reg[200]_i_1_n_7
                         FDRE                                         r  uut_ff_input_register_reg[200]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[200]_rep__1/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[200]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.012ns  (logic 11.240ns (80.217%)  route 2.772ns (19.783%))
  Logic Levels:           25  (CARRY4=19 DSP48E1=3 IBUF=1 LUT2=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4_n_105
                                                                      r  uut_ff_input_register[131]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  uut_ff_input_register[131]_i_4/O
                         net (fo=1, unplaced)         0.000    10.895    uut_ff_input_register[131]_i_4_n_0
                                                                      r  uut_ff_input_register_reg[131]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  uut_ff_input_register_reg[131]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    uut_ff_input_register_reg[131]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[135]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  uut_ff_input_register_reg[135]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    uut_ff_input_register_reg[135]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[139]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  uut_ff_input_register_reg[139]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    uut_ff_input_register_reg[139]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[143]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  uut_ff_input_register_reg[143]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    uut_ff_input_register_reg[143]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[147]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  uut_ff_input_register_reg[147]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    uut_ff_input_register_reg[147]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[151]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  uut_ff_input_register_reg[151]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    uut_ff_input_register_reg[151]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[155]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  uut_ff_input_register_reg[155]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    uut_ff_input_register_reg[155]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[159]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  uut_ff_input_register_reg[159]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    uut_ff_input_register_reg[159]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[163]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  uut_ff_input_register_reg[163]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    uut_ff_input_register_reg[163]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[167]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  uut_ff_input_register_reg[167]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    uut_ff_input_register_reg[167]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[171]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  uut_ff_input_register_reg[171]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    uut_ff_input_register_reg[171]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[175]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  uut_ff_input_register_reg[175]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    uut_ff_input_register_reg[175]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[179]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  uut_ff_input_register_reg[179]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    uut_ff_input_register_reg[179]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[183]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  uut_ff_input_register_reg[183]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    uut_ff_input_register_reg[183]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[187]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  uut_ff_input_register_reg[187]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    uut_ff_input_register_reg[187]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[191]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  uut_ff_input_register_reg[191]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    uut_ff_input_register_reg[191]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[195]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  uut_ff_input_register_reg[195]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.300    uut_ff_input_register_reg[195]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[199]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.417 r  uut_ff_input_register_reg[199]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.417    uut_ff_input_register_reg[199]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[200]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.649 r  uut_ff_input_register_reg[200]_i_1/O[0]
                         net (fo=5, unplaced)         0.363    14.012    uut_ff_input_register_reg[200]_i_1_n_7
                         FDRE                                         r  uut_ff_input_register_reg[200]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[200]_rep__2/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.649ns  (logic 11.240ns (82.351%)  route 2.409ns (17.649%))
  Logic Levels:           25  (CARRY4=19 DSP48E1=3 IBUF=1 LUT2=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4_n_105
                                                                      r  uut_ff_input_register[131]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  uut_ff_input_register[131]_i_4/O
                         net (fo=1, unplaced)         0.000    10.895    uut_ff_input_register[131]_i_4_n_0
                                                                      r  uut_ff_input_register_reg[131]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  uut_ff_input_register_reg[131]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    uut_ff_input_register_reg[131]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[135]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  uut_ff_input_register_reg[135]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    uut_ff_input_register_reg[135]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[139]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  uut_ff_input_register_reg[139]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    uut_ff_input_register_reg[139]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[143]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  uut_ff_input_register_reg[143]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    uut_ff_input_register_reg[143]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[147]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  uut_ff_input_register_reg[147]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    uut_ff_input_register_reg[147]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[151]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  uut_ff_input_register_reg[151]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    uut_ff_input_register_reg[151]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[155]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  uut_ff_input_register_reg[155]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    uut_ff_input_register_reg[155]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[159]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  uut_ff_input_register_reg[159]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    uut_ff_input_register_reg[159]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[163]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  uut_ff_input_register_reg[163]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    uut_ff_input_register_reg[163]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[167]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  uut_ff_input_register_reg[167]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    uut_ff_input_register_reg[167]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[171]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  uut_ff_input_register_reg[171]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    uut_ff_input_register_reg[171]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[175]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  uut_ff_input_register_reg[175]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    uut_ff_input_register_reg[175]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[179]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  uut_ff_input_register_reg[179]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    uut_ff_input_register_reg[179]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[183]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  uut_ff_input_register_reg[183]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    uut_ff_input_register_reg[183]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[187]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  uut_ff_input_register_reg[187]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    uut_ff_input_register_reg[187]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[191]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  uut_ff_input_register_reg[191]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    uut_ff_input_register_reg[191]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[195]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  uut_ff_input_register_reg[195]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.300    uut_ff_input_register_reg[195]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[199]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.417 r  uut_ff_input_register_reg[199]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.417    uut_ff_input_register_reg[199]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[200]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.649 r  uut_ff_input_register_reg[200]_i_1/O[0]
                         net (fo=5, unplaced)         0.000    13.649    uut_ff_input_register_reg[200]_i_1_n_7
                         FDRE                                         r  uut_ff_input_register_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[200]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[197]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.637ns  (logic 11.228ns (82.335%)  route 2.409ns (17.665%))
  Logic Levels:           24  (CARRY4=18 DSP48E1=3 IBUF=1 LUT2=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4_n_105
                                                                      r  uut_ff_input_register[131]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  uut_ff_input_register[131]_i_4/O
                         net (fo=1, unplaced)         0.000    10.895    uut_ff_input_register[131]_i_4_n_0
                                                                      r  uut_ff_input_register_reg[131]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  uut_ff_input_register_reg[131]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    uut_ff_input_register_reg[131]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[135]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  uut_ff_input_register_reg[135]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    uut_ff_input_register_reg[135]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[139]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  uut_ff_input_register_reg[139]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    uut_ff_input_register_reg[139]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[143]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  uut_ff_input_register_reg[143]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    uut_ff_input_register_reg[143]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[147]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  uut_ff_input_register_reg[147]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    uut_ff_input_register_reg[147]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[151]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  uut_ff_input_register_reg[151]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    uut_ff_input_register_reg[151]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[155]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  uut_ff_input_register_reg[155]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    uut_ff_input_register_reg[155]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[159]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  uut_ff_input_register_reg[159]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    uut_ff_input_register_reg[159]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[163]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  uut_ff_input_register_reg[163]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    uut_ff_input_register_reg[163]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[167]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  uut_ff_input_register_reg[167]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    uut_ff_input_register_reg[167]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[171]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  uut_ff_input_register_reg[171]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    uut_ff_input_register_reg[171]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[175]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  uut_ff_input_register_reg[175]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    uut_ff_input_register_reg[175]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[179]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  uut_ff_input_register_reg[179]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    uut_ff_input_register_reg[179]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[183]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  uut_ff_input_register_reg[183]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    uut_ff_input_register_reg[183]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[187]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  uut_ff_input_register_reg[187]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    uut_ff_input_register_reg[187]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[191]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  uut_ff_input_register_reg[191]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    uut_ff_input_register_reg[191]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[195]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  uut_ff_input_register_reg[195]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.300    uut_ff_input_register_reg[195]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[199]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.637 r  uut_ff_input_register_reg[199]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    13.637    uut_ff_input_register_reg[199]_i_1_n_6
                         FDRE                                         r  uut_ff_input_register_reg[197]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[197]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[199]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.631ns  (logic 11.222ns (82.327%)  route 2.409ns (17.673%))
  Logic Levels:           24  (CARRY4=18 DSP48E1=3 IBUF=1 LUT2=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4_n_105
                                                                      r  uut_ff_input_register[131]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  uut_ff_input_register[131]_i_4/O
                         net (fo=1, unplaced)         0.000    10.895    uut_ff_input_register[131]_i_4_n_0
                                                                      r  uut_ff_input_register_reg[131]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  uut_ff_input_register_reg[131]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    uut_ff_input_register_reg[131]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[135]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  uut_ff_input_register_reg[135]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    uut_ff_input_register_reg[135]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[139]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  uut_ff_input_register_reg[139]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    uut_ff_input_register_reg[139]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[143]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  uut_ff_input_register_reg[143]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    uut_ff_input_register_reg[143]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[147]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  uut_ff_input_register_reg[147]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    uut_ff_input_register_reg[147]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[151]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  uut_ff_input_register_reg[151]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    uut_ff_input_register_reg[151]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[155]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  uut_ff_input_register_reg[155]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    uut_ff_input_register_reg[155]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[159]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  uut_ff_input_register_reg[159]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    uut_ff_input_register_reg[159]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[163]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  uut_ff_input_register_reg[163]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    uut_ff_input_register_reg[163]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[167]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  uut_ff_input_register_reg[167]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    uut_ff_input_register_reg[167]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[171]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  uut_ff_input_register_reg[171]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    uut_ff_input_register_reg[171]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[175]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  uut_ff_input_register_reg[175]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    uut_ff_input_register_reg[175]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[179]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  uut_ff_input_register_reg[179]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    uut_ff_input_register_reg[179]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[183]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  uut_ff_input_register_reg[183]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    uut_ff_input_register_reg[183]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[187]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  uut_ff_input_register_reg[187]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    uut_ff_input_register_reg[187]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[191]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  uut_ff_input_register_reg[191]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    uut_ff_input_register_reg[191]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[195]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  uut_ff_input_register_reg[195]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.300    uut_ff_input_register_reg[195]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[199]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.631 r  uut_ff_input_register_reg[199]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    13.631    uut_ff_input_register_reg[199]_i_1_n_4
                         FDRE                                         r  uut_ff_input_register_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[199]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[198]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.556ns  (logic 11.147ns (82.230%)  route 2.409ns (17.770%))
  Logic Levels:           24  (CARRY4=18 DSP48E1=3 IBUF=1 LUT2=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4_n_105
                                                                      r  uut_ff_input_register[131]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  uut_ff_input_register[131]_i_4/O
                         net (fo=1, unplaced)         0.000    10.895    uut_ff_input_register[131]_i_4_n_0
                                                                      r  uut_ff_input_register_reg[131]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  uut_ff_input_register_reg[131]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    uut_ff_input_register_reg[131]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[135]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  uut_ff_input_register_reg[135]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    uut_ff_input_register_reg[135]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[139]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  uut_ff_input_register_reg[139]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    uut_ff_input_register_reg[139]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[143]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  uut_ff_input_register_reg[143]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    uut_ff_input_register_reg[143]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[147]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  uut_ff_input_register_reg[147]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    uut_ff_input_register_reg[147]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[151]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  uut_ff_input_register_reg[151]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    uut_ff_input_register_reg[151]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[155]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  uut_ff_input_register_reg[155]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    uut_ff_input_register_reg[155]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[159]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  uut_ff_input_register_reg[159]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    uut_ff_input_register_reg[159]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[163]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  uut_ff_input_register_reg[163]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    uut_ff_input_register_reg[163]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[167]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  uut_ff_input_register_reg[167]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    uut_ff_input_register_reg[167]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[171]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  uut_ff_input_register_reg[171]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    uut_ff_input_register_reg[171]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[175]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  uut_ff_input_register_reg[175]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    uut_ff_input_register_reg[175]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[179]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  uut_ff_input_register_reg[179]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    uut_ff_input_register_reg[179]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[183]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  uut_ff_input_register_reg[183]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    uut_ff_input_register_reg[183]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[187]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  uut_ff_input_register_reg[187]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    uut_ff_input_register_reg[187]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[191]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  uut_ff_input_register_reg[191]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    uut_ff_input_register_reg[191]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[195]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  uut_ff_input_register_reg[195]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.300    uut_ff_input_register_reg[195]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[199]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.556 r  uut_ff_input_register_reg[199]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    13.556    uut_ff_input_register_reg[199]_i_1_n_5
                         FDRE                                         r  uut_ff_input_register_reg[198]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[198]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[196]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.532ns  (logic 11.123ns (82.198%)  route 2.409ns (17.802%))
  Logic Levels:           24  (CARRY4=18 DSP48E1=3 IBUF=1 LUT2=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4_n_105
                                                                      r  uut_ff_input_register[131]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  uut_ff_input_register[131]_i_4/O
                         net (fo=1, unplaced)         0.000    10.895    uut_ff_input_register[131]_i_4_n_0
                                                                      r  uut_ff_input_register_reg[131]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  uut_ff_input_register_reg[131]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    uut_ff_input_register_reg[131]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[135]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  uut_ff_input_register_reg[135]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    uut_ff_input_register_reg[135]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[139]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  uut_ff_input_register_reg[139]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    uut_ff_input_register_reg[139]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[143]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  uut_ff_input_register_reg[143]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    uut_ff_input_register_reg[143]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[147]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  uut_ff_input_register_reg[147]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    uut_ff_input_register_reg[147]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[151]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  uut_ff_input_register_reg[151]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    uut_ff_input_register_reg[151]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[155]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  uut_ff_input_register_reg[155]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    uut_ff_input_register_reg[155]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[159]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  uut_ff_input_register_reg[159]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    uut_ff_input_register_reg[159]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[163]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  uut_ff_input_register_reg[163]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    uut_ff_input_register_reg[163]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[167]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  uut_ff_input_register_reg[167]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    uut_ff_input_register_reg[167]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[171]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  uut_ff_input_register_reg[171]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    uut_ff_input_register_reg[171]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[175]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  uut_ff_input_register_reg[175]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    uut_ff_input_register_reg[175]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[179]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  uut_ff_input_register_reg[179]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    uut_ff_input_register_reg[179]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[183]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  uut_ff_input_register_reg[183]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    uut_ff_input_register_reg[183]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[187]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  uut_ff_input_register_reg[187]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    uut_ff_input_register_reg[187]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[191]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  uut_ff_input_register_reg[191]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    uut_ff_input_register_reg[191]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[195]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  uut_ff_input_register_reg[195]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.300    uut_ff_input_register_reg[195]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[199]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.532 r  uut_ff_input_register_reg[199]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    13.532    uut_ff_input_register_reg[199]_i_1_n_7
                         FDRE                                         r  uut_ff_input_register_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[196]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.520ns  (logic 11.111ns (82.182%)  route 2.409ns (17.818%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=3 IBUF=1 LUT2=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_502_OR_start_f_ETC___d1518__4_n_105
                                                                      r  uut_ff_input_register[131]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  uut_ff_input_register[131]_i_4/O
                         net (fo=1, unplaced)         0.000    10.895    uut_ff_input_register[131]_i_4_n_0
                                                                      r  uut_ff_input_register_reg[131]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  uut_ff_input_register_reg[131]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    uut_ff_input_register_reg[131]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[135]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  uut_ff_input_register_reg[135]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    uut_ff_input_register_reg[135]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[139]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  uut_ff_input_register_reg[139]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    uut_ff_input_register_reg[139]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[143]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  uut_ff_input_register_reg[143]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    uut_ff_input_register_reg[143]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[147]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  uut_ff_input_register_reg[147]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    uut_ff_input_register_reg[147]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[151]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  uut_ff_input_register_reg[151]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    uut_ff_input_register_reg[151]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[155]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  uut_ff_input_register_reg[155]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    uut_ff_input_register_reg[155]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[159]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  uut_ff_input_register_reg[159]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    uut_ff_input_register_reg[159]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[163]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  uut_ff_input_register_reg[163]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    uut_ff_input_register_reg[163]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[167]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  uut_ff_input_register_reg[167]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    uut_ff_input_register_reg[167]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[171]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  uut_ff_input_register_reg[171]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    uut_ff_input_register_reg[171]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[175]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  uut_ff_input_register_reg[175]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    uut_ff_input_register_reg[175]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[179]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  uut_ff_input_register_reg[179]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    uut_ff_input_register_reg[179]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[183]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  uut_ff_input_register_reg[183]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    uut_ff_input_register_reg[183]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[187]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  uut_ff_input_register_reg[187]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    uut_ff_input_register_reg[187]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[191]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  uut_ff_input_register_reg[191]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    uut_ff_input_register_reg[191]_i_1_n_0
                                                                      r  uut_ff_input_register_reg[195]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.520 r  uut_ff_input_register_reg[195]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    13.520    uut_ff_input_register_reg[195]_i_1_n_6
                         FDRE                                         r  uut_ff_input_register_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[193]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_ff_input_register_reg[100]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=208, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_ff_input_register_reg[100]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[100]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_ff_input_register_reg[101]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=208, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_ff_input_register_reg[101]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[101]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_ff_input_register_reg[102]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=208, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_ff_input_register_reg[102]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[102]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_ff_input_register_reg[103]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=208, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_ff_input_register_reg[103]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[103]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_ff_input_register_reg[104]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=208, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_ff_input_register_reg[104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[104]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_ff_input_register_reg[105]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=208, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_ff_input_register_reg[105]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[105]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_ff_input_register_reg[106]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=208, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_ff_input_register_reg[106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[106]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_ff_input_register_reg[107]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=208, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_ff_input_register_reg[107]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[107]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_ff_input_register_reg[108]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=208, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_ff_input_register_reg[108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[108]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_ff_input_register_reg[109]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=208, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_ff_input_register_reg[109]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=959, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[109]/C





