// Seed: 2225693874
module module_0 ();
  reg id_1, id_2, id_3;
  final id_2 <= id_2;
  assign id_1 = 1 & id_1 + 1;
  initial id_1 <= id_1;
  wire id_4;
  id_5(
      1'h0, 1, 1'b0, id_2
  );
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output tri id_2,
    input wire id_3,
    input supply0 id_4,
    input tri id_5,
    output wor id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri0 id_9,
    output tri1 id_10,
    input tri1 id_11
);
  assign id_10 = 1'b0;
  always @(1'b0) $display(id_11);
  module_0();
endmodule
