Coverage Report by instance with details

=================================================================================
=== Instance: /top/fifo_interface
=== Design Unit: work.fifo_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/fifo_interface --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /top/dut/assertions
=== Design Unit: work.sva
=================================================================================

Assertion Coverage:
    Assertions                       7         7         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/dut/assertions/assert__wr_ack_property
                     sva.sv(42)                         0          1
/top/dut/assertions/assert__overflow_property
                     sva.sv(40)                         0          1
/top/dut/assertions/assert__underflow_property
                     sva.sv(38)                         0          1
/top/dut/assertions/assert__almostfull_property
                     sva.sv(36)                         0          1
/top/dut/assertions/assert__almostempty_property
                     sva.sv(34)                         0          1
/top/dut/assertions/assert__empty_property
                     sva.sv(32)                         0          1
/top/dut/assertions/assert__full_property
                     sva.sv(30)                         0          1

Directive Coverage:
    Directives                       7         7         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/dut/assertions/cover__wr_ack_property 
                                         sva    Verilog  SVA  sva.sv(43)      1368 Covered   
/top/dut/assertions/cover__overflow_property 
                                         sva    Verilog  SVA  sva.sv(41)       409 Covered   
/top/dut/assertions/cover__underflow_property 
                                         sva    Verilog  SVA  sva.sv(39)        96 Covered   
/top/dut/assertions/cover__almostfull_property 
                                         sva    Verilog  SVA  sva.sv(37)      1263 Covered   
/top/dut/assertions/cover__almostempty_property 
                                         sva    Verilog  SVA  sva.sv(35)        40 Covered   
/top/dut/assertions/cover__empty_property 
                                         sva    Verilog  SVA  sva.sv(33)       139 Covered   
/top/dut/assertions/cover__full_property sva    Verilog  SVA  sva.sv(31)       563 Covered   

=================================================================================
=== Instance: /top/dut
=== Design Unit: work.FIFO
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        27         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    7                                       2216     Count coming in to IF
    7               1                         30     	if (!fifo_interface.rst_n) begin
    10              1                       1277     	else if (fifo_interface.rd_en && count != 0) begin
    14              1                        909         else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    15                                       909     Count coming in to IF
    15              1                        104     	 if (fifo_interface.empty && fifo_interface.rd_en ) begin
    18              1                        805     	else fifo_interface.underflow<=0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    22                                      2216     Count coming in to IF
    22              1                         30     	if (!fifo_interface.rst_n) begin
    25              1                       1374     	else if (fifo_interface.wr_en && count < fifo_interface.FIFO_DEPTH ) begin
                                             812     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    33                                       857     Count coming in to IF
    33              1                         30     	if (!fifo_interface.rst_n) begin
    36              1                        827     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                       827     Count coming in to IF
    37              1                        267     		if	( ({fifo_interface.wr_en, fifo_interface.rd_en} == 2'b10) && !fifo_interface.full) 
    39              1                         83     		else if ( ({fifo_interface.wr_en, fifo_interface.rd_en} == 2'b01) && !fifo_interface.empty)
    41              1                          7     			else if (({fifo_interface.wr_en, fifo_interface.rd_en} == 2'b11)  && fifo_interface.empty) /// was missing to react on wr_en and rd_en are high together and the fifo is empty to write only
    43              1                         94     			else if (({fifo_interface.wr_en, fifo_interface.rd_en} == 2'b11)  && fifo_interface.full)   /// was missing to react on wr_en and rd_en are high together and the fifo is full to read only
                                             376     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    49                                      2216     Count coming in to IF
    49              1                         30     	if (!fifo_interface.rst_n) begin
    53              1                        411     	else if (fifo_interface.wr_en && count==8 ) begin
    57              1                       1374     else if (fifo_interface.wr_en && !fifo_interface.full) begin
    61              1                        401             else begin
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    66                                       466     Count coming in to IF
    66              1                        138     assign fifo_interface.full = (count == fifo_interface.FIFO_DEPTH)? 1 : 0;
    66              2                        328     assign fifo_interface.full = (count == fifo_interface.FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                       466     Count coming in to IF
    67              1                         21     assign fifo_interface.empty = (count == 0)? 1 : 0;
    67              2                        445     assign fifo_interface.empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    68                                       466     Count coming in to IF
    68              1                        163     assign fifo_interface.almostfull = (count == fifo_interface.FIFO_DEPTH-1)? 1 : 0; 
    68              2                        303     assign fifo_interface.almostfull = (count == fifo_interface.FIFO_DEPTH-1)? 1 : 0; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    69                                       466     Count coming in to IF
    69              1                         26     assign fifo_interface.almostempty = (count == 1)? 1 : 0;
    69              2                        440     assign fifo_interface.almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      26        25         1    96.15%

================================Condition Details================================

Condition Coverage for instance /top/dut --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       10 Item    1  (fifo_interface.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  fifo_interface.rd_en         Y
          (count != 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  fifo_interface.rd_en_0  -                             
  Row   2:          1  fifo_interface.rd_en_1  (count != 0)                  
  Row   3:          1  (count != 0)_0          fifo_interface.rd_en          
  Row   4:          1  (count != 0)_1          fifo_interface.rd_en          

----------------Focused Condition View-------------------
Line       15 Item    1  (fifo_interface.empty && fifo_interface.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  fifo_interface.empty         Y
  fifo_interface.rd_en         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  fifo_interface.empty_0  -                             
  Row   2:          1  fifo_interface.empty_1  fifo_interface.rd_en          
  Row   3:          1  fifo_interface.rd_en_0  fifo_interface.empty          
  Row   4:          1  fifo_interface.rd_en_1  fifo_interface.empty          

----------------Focused Condition View-------------------
Line       25 Item    1  (fifo_interface.wr_en && (count < fifo_interface.FIFO_DEPTH))
Condition totals: 2 of 2 input terms covered = 100.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
                 fifo_interface.wr_en         Y
  (count < fifo_interface.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:          1  fifo_interface.wr_en_0                 -                             
  Row   2:          1  fifo_interface.wr_en_1                 (count < fifo_interface.FIFO_DEPTH)
  Row   3:          1  (count < fifo_interface.FIFO_DEPTH)_0  fifo_interface.wr_en          
  Row   4:          1  (count < fifo_interface.FIFO_DEPTH)_1  fifo_interface.wr_en          

----------------Focused Condition View-------------------
Line       37 Item    1  ((~fifo_interface.rd_en && fifo_interface.wr_en) && ~fifo_interface.full)
Condition totals: 3 of 3 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  fifo_interface.rd_en         Y
  fifo_interface.wr_en         Y
   fifo_interface.full         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  fifo_interface.rd_en_0  (~fifo_interface.full && fifo_interface.wr_en)
  Row   2:          1  fifo_interface.rd_en_1  -                             
  Row   3:          1  fifo_interface.wr_en_0  ~fifo_interface.rd_en         
  Row   4:          1  fifo_interface.wr_en_1  (~fifo_interface.full && ~fifo_interface.rd_en)
  Row   5:          1  fifo_interface.full_0   (~fifo_interface.rd_en && fifo_interface.wr_en)
  Row   6:          1  fifo_interface.full_1   (~fifo_interface.rd_en && fifo_interface.wr_en)

----------------Focused Condition View-------------------
Line       39 Item    1  ((fifo_interface.rd_en && ~fifo_interface.wr_en) && ~fifo_interface.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  fifo_interface.rd_en         Y
  fifo_interface.wr_en         Y
  fifo_interface.empty         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  fifo_interface.rd_en_0  -                             
  Row   2:          1  fifo_interface.rd_en_1  (~fifo_interface.empty && ~fifo_interface.wr_en)
  Row   3:          1  fifo_interface.wr_en_0  (~fifo_interface.empty && fifo_interface.rd_en)
  Row   4:          1  fifo_interface.wr_en_1  fifo_interface.rd_en          
  Row   5:          1  fifo_interface.empty_0  (fifo_interface.rd_en && ~fifo_interface.wr_en)
  Row   6:          1  fifo_interface.empty_1  (fifo_interface.rd_en && ~fifo_interface.wr_en)

----------------Focused Condition View-------------------
Line       41 Item    1  ((fifo_interface.rd_en && fifo_interface.wr_en) && fifo_interface.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  fifo_interface.rd_en         Y
  fifo_interface.wr_en         Y
  fifo_interface.empty         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  fifo_interface.rd_en_0  -                             
  Row   2:          1  fifo_interface.rd_en_1  (fifo_interface.empty && fifo_interface.wr_en)
  Row   3:          1  fifo_interface.wr_en_0  fifo_interface.rd_en          
  Row   4:          1  fifo_interface.wr_en_1  (fifo_interface.empty && fifo_interface.rd_en)
  Row   5:          1  fifo_interface.empty_0  (fifo_interface.rd_en && fifo_interface.wr_en)
  Row   6:          1  fifo_interface.empty_1  (fifo_interface.rd_en && fifo_interface.wr_en)

----------------Focused Condition View-------------------
Line       43 Item    1  ((fifo_interface.rd_en && fifo_interface.wr_en) && fifo_interface.full)
Condition totals: 3 of 3 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  fifo_interface.rd_en         Y
  fifo_interface.wr_en         Y
   fifo_interface.full         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  fifo_interface.rd_en_0  -                             
  Row   2:          1  fifo_interface.rd_en_1  (fifo_interface.full && fifo_interface.wr_en)
  Row   3:          1  fifo_interface.wr_en_0  fifo_interface.rd_en          
  Row   4:          1  fifo_interface.wr_en_1  (fifo_interface.full && fifo_interface.rd_en)
  Row   5:          1  fifo_interface.full_0   (fifo_interface.rd_en && fifo_interface.wr_en)
  Row   6:          1  fifo_interface.full_1   (fifo_interface.rd_en && fifo_interface.wr_en)

----------------Focused Condition View-------------------
Line       53 Item    1  (fifo_interface.wr_en && (count == 8))
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  fifo_interface.wr_en         Y
          (count == 8)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  fifo_interface.wr_en_0  -                             
  Row   2:          1  fifo_interface.wr_en_1  (count == 8)                  
  Row   3:          1  (count == 8)_0          fifo_interface.wr_en          
  Row   4:          1  (count == 8)_1          fifo_interface.wr_en          

----------------Focused Condition View-------------------
Line       57 Item    1  (fifo_interface.wr_en && ~fifo_interface.full)
Condition totals: 1 of 2 input terms covered = 50.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  fifo_interface.wr_en         Y
   fifo_interface.full         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  fifo_interface.wr_en_0  -                             
  Row   2:          1  fifo_interface.wr_en_1  ~fifo_interface.full          
  Row   3:          1  fifo_interface.full_0   fifo_interface.wr_en          
  Row   4:    ***0***  fifo_interface.full_1   fifo_interface.wr_en          

----------------Focused Condition View-------------------
Line       66 Item    1  (count == fifo_interface.FIFO_DEPTH)
Condition totals: 1 of 1 input term covered = 100.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (count == fifo_interface.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:          1  (count == fifo_interface.FIFO_DEPTH)_0  -                             
  Row   2:          1  (count == fifo_interface.FIFO_DEPTH)_1  -                             

----------------Focused Condition View-------------------
Line       67 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       68 Item    1  (count == (fifo_interface.FIFO_DEPTH - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                                  Input Term   Covered  Reason for no coverage   Hint
                                 -----------  --------  -----------------------  --------------
  (count == (fifo_interface.FIFO_DEPTH - 1))         Y

     Rows:       Hits  FEC Target                                    Non-masking condition(s)      
 ---------  ---------  --------------------                          -------------------------     
  Row   1:          1  (count == (fifo_interface.FIFO_DEPTH - 1))_0  -                             
  Row   2:          1  (count == (fifo_interface.FIFO_DEPTH - 1))_1  -                             

----------------Focused Condition View-------------------
Line       69 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        30         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    1                                                module FIFO(fifo_if.dut fifo_interface);
    2                                                localparam max_fifo_addr = $clog2(fifo_interface.FIFO_DEPTH);
    3                                                reg [fifo_interface.FIFO_WIDTH-1:0] mem [fifo_interface.FIFO_DEPTH-1:0];
    4                                                reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    5                                                reg [max_fifo_addr:0] count;
    6               1                       2216     always @(posedge fifo_interface.clk or negedge fifo_interface.rst_n) begin /// always block in order to read
    7                                                	if (!fifo_interface.rst_n) begin
    8               1                         30     		rd_ptr <= 0;
    9                                                	end
    10                                               	else if (fifo_interface.rd_en && count != 0) begin
    11              1                       1277     		fifo_interface.data_out <= mem[rd_ptr];
    12              1                       1277     		rd_ptr <= rd_ptr + 1;
    13                                               	end
    14                                                   else begin
    15                                               	 if (fifo_interface.empty && fifo_interface.rd_en ) begin
    16              1                        104     	fifo_interface.underflow<=1;                                     // edited as it was combinational and it must be sequential according to the specifications
    17                                               	 end
    18              1                        805     	else fifo_interface.underflow<=0;
    19                                               	end
    20                                               end
    21              1                       2216     always @(posedge fifo_interface.clk or negedge fifo_interface.rst_n) begin      /// always block in order to write
    22                                               	if (!fifo_interface.rst_n) begin
    23              1                         30     		wr_ptr <= 0;
    24                                               	end
    25                                               	else if (fifo_interface.wr_en && count < fifo_interface.FIFO_DEPTH ) begin
    26              1                       1374     		mem[wr_ptr] <= fifo_interface.data_in;
    27              1                       1374     		fifo_interface.wr_ack <= 1;
    28              1                       1374     		wr_ptr <= wr_ptr + 1;
    29                                               	end
    30                                               	
    31                                               	end
    32              1                        857     always @(posedge fifo_interface.clk or negedge fifo_interface.rst_n) begin
    33                                               	if (!fifo_interface.rst_n) begin
    34              1                         30     		count <= 0;
    35                                               	end
    36                                               	else begin
    37                                               		if	( ({fifo_interface.wr_en, fifo_interface.rd_en} == 2'b10) && !fifo_interface.full) 
    38              1                        267     			count <= count + 1;
    39                                               		else if ( ({fifo_interface.wr_en, fifo_interface.rd_en} == 2'b01) && !fifo_interface.empty)
    40              1                         83     			count <= count - 1;
    41                                               			else if (({fifo_interface.wr_en, fifo_interface.rd_en} == 2'b11)  && fifo_interface.empty) /// was missing to react on wr_en and rd_en are high together and the fifo is empty to write only
    42              1                          7     			count <= count + 1;
    43                                               			else if (({fifo_interface.wr_en, fifo_interface.rd_en} == 2'b11)  && fifo_interface.full)   /// was missing to react on wr_en and rd_en are high together and the fifo is full to read only
    44              1                         94     			count <= count - 1;
    45                                               	end
    46                                               end
    47                                               
    48              1                       2216     always @(posedge fifo_interface.clk or negedge fifo_interface.rst_n) begin /// always block for overflow and wr_ack flags
    49                                               	if (!fifo_interface.rst_n) begin
    50              1                         30     		fifo_interface.overflow <= 0;                             // added inorder to the flag down
    51              1                         30             fifo_interface.wr_ack<=0;                                 // added inorder to the flag down
    52                                               	end
    53                                               	else if (fifo_interface.wr_en && count==8 ) begin
    54              1                        411     		fifo_interface.wr_ack<=0;
    55              1                        411     		fifo_interface.overflow<=1;
    56                                               	end
    57                                               else if (fifo_interface.wr_en && !fifo_interface.full) begin
    58              1                       1374             fifo_interface.overflow<=0;
    59              1                       1374             fifo_interface.wr_ack<=1;
    60                                               end
    61                                                       else begin
    62              1                        401             fifo_interface.overflow<=0;
    63              1                        401     fifo_interface.wr_ack<=0;
    64                                               		end
    65                                               end
    66              1                        467     assign fifo_interface.full = (count == fifo_interface.FIFO_DEPTH)? 1 : 0;
    67              1                        467     assign fifo_interface.empty = (count == 0)? 1 : 0;
    68              1                        467     assign fifo_interface.almostfull = (count == fifo_interface.FIFO_DEPTH-1)? 1 : 0; 
    69              1                        467     assign fifo_interface.almostempty = (count == 1)? 1 : 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[3-0]           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         10 
Toggled Node Count   =         10 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         6         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top_module.sv
    4                                                module top ();
    5                                                bit clk;
    6                                                initial begin
    7               1                          1         clk=0;
    8               1                          1         forever begin
    9               1                       4403             #1 clk=~clk;
    9               2                       4402     
    10                                                   end
    11                                               end
    12                                               fifo_if fifo_interface (clk);
    13                                               FIFO dut (fifo_interface);
    14                                               bind FIFO sva assertions (fifo_interface);
    15                                               initial begin
    16              1                          1         uvm_config_db #(virtual fifo_if)::set(null,"uvm_test_top","fifo",fifo_interface);
    17              1                          1         run_test("fifo_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /sequence_item_pack
=== Design Unit: work.sequence_item_pack
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /sequence_item_pack

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequence_item.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     `uvm_object_utils(seq_item_class)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                       2201     Count coming in to IF
    6               2                    ***0***     `uvm_object_utils(seq_item_class)
                                            2201     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     `uvm_object_utils(seq_item_class)
    6               4                    ***0***     `uvm_object_utils(seq_item_class)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                       2201     Count coming in to IF
    6               5                    ***0***     `uvm_object_utils(seq_item_class)
                                            2201     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     `uvm_object_utils(seq_item_class)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /sequence_item_pack --

  File sequence_item.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17         7        10    41.17%

================================Statement Details================================

Statement Coverage for instance /sequence_item_pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequence_item.sv
    1                                                package sequence_item_pack;
    2                                                
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                class seq_item_class extends uvm_sequence_item;
    6               1                    ***0***     `uvm_object_utils(seq_item_class)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                       2201     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                       2201     
    6              10                    ***0***     
    7                                                parameter FIFO_WIDTH = 16;
    8                                                parameter FIFO_DEPTH = 8;
    9                                                rand bit [FIFO_WIDTH-1:0] data_in;
    10                                               rand bit rst_n, wr_en, rd_en;
    11                                               logic [FIFO_WIDTH-1:0] data_out;
    12                                               logic wr_ack, overflow;
    13                                               logic full, empty, almostfull, almostempty, underflow;
    14              1                       6605     integer RD_EN_ON_DIST=0,WR_EN_ON_DIST=0;
    14              2                       6605     
    15                                               
    16                                               
    17                                               function new(string name= "seq_item_class");
    18              1                       6605         super.new(name);
    19              1                       6605         RD_EN_ON_DIST=30;
    20              1                       6605          WR_EN_ON_DIST=70;
    21                                                   endfunction
    22                                                   function string convert2string();
    23              1                    ***0***         return $sformatf ("%s reset =%b ,data in=%d ,write enable=%d , read enable=%d,data_out=%h ,wr_ack=%d,overflow=%d,full=%s,empty=%d ,almost full=%b,almost empty=%d,underflow=%h  ",
    24                                                    super.convert2string(), rst_n,data_in,wr_en,rd_en, data_out,wr_ack,overflow,full,empty ,almostfull,almostempty,underflow ) ;
    25                                                   endfunction
    26                                               
    27                                                   function string convert2string_stim();
    28              1                    ***0***         return $sformatf ("%s reset =%b ,data in=%d ,write enable=%d , read enable=%d ",


=================================================================================
=== Instance: /sequence_pack
=== Design Unit: work.sequence_pack
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/sequence_pack/sequence_class_random/body/#ublk#8313771#83/immed__86
                     sequence.sv(86)                    0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        50        10        40    20.00%

================================Branch Details================================

Branch Coverage for instance /sequence_pack

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequence.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***     `uvm_object_utils(sequence_class_reset)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***     `uvm_object_utils(sequence_class_reset)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***     `uvm_object_utils(sequence_class_reset)
    7               4                    ***0***     `uvm_object_utils(sequence_class_reset)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***     `uvm_object_utils(sequence_class_reset)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***     `uvm_object_utils(sequence_class_reset)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***     `uvm_object_utils(sequence_class_write_only)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                         1     Count coming in to IF
    20              2                    ***0***     `uvm_object_utils(sequence_class_write_only)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              3                    ***0***     `uvm_object_utils(sequence_class_write_only)
    20              4                    ***0***     `uvm_object_utils(sequence_class_write_only)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                         1     Count coming in to IF
    20              5                    ***0***     `uvm_object_utils(sequence_class_write_only)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***     `uvm_object_utils(sequence_class_write_only)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              1                    ***0***     `uvm_object_utils(sequence_class_read_only)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              2                    ***0***     `uvm_object_utils(sequence_class_read_only)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              3                    ***0***     `uvm_object_utils(sequence_class_read_only)
    39              4                    ***0***     `uvm_object_utils(sequence_class_read_only)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              5                    ***0***     `uvm_object_utils(sequence_class_read_only)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              6                    ***0***     `uvm_object_utils(sequence_class_read_only)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              1                    ***0***     `uvm_object_utils(sequence_class_write_and_read)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                         1     Count coming in to IF
    57              2                    ***0***     `uvm_object_utils(sequence_class_write_and_read)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              3                    ***0***     `uvm_object_utils(sequence_class_write_and_read)
    57              4                    ***0***     `uvm_object_utils(sequence_class_write_and_read)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                         1     Count coming in to IF
    57              5                    ***0***     `uvm_object_utils(sequence_class_write_and_read)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              6                    ***0***     `uvm_object_utils(sequence_class_write_and_read)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     `uvm_object_utils(sequence_class_random)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                         1     Count coming in to IF
    76              2                    ***0***     `uvm_object_utils(sequence_class_random)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              3                    ***0***     `uvm_object_utils(sequence_class_random)
    76              4                    ***0***     `uvm_object_utils(sequence_class_random)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                         1     Count coming in to IF
    76              5                    ***0***     `uvm_object_utils(sequence_class_random)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              6                    ***0***     `uvm_object_utils(sequence_class_random)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      10         0        10     0.00%

================================Condition Details================================

Condition Coverage for instance /sequence_pack --

  File sequence.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       20 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       39 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       39 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       57 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       57 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       76 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       76 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      86        46        40    53.48%

================================Statement Details================================

Statement Coverage for instance /sequence_pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequence.sv
    1                                                package sequence_pack;
    2                                                import uvm_pkg::*;
    3                                                import sequence_item_pack::*;
    4                                                
    5                                                `include "uvm_macros.svh"
    6                                                class sequence_class_reset extends uvm_sequence #(seq_item_class);
    7               1                    ***0***     `uvm_object_utils(sequence_class_reset)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                seq_item_class seq_item;
    9                                                function new(string name= "sequence_class_reset");
    10              1                          1         super.new(name); 
    11                                                   endfunction
    12                                                   task body;
    13              1                          1         seq_item =seq_item_class::type_id::create("seq_item");
    14              1                          1         start_item(seq_item);
    15              1                          1         seq_item.rst_n=0;
    16              1                          1         finish_item(seq_item);
    17                                                   endtask
    18                                               endclass
    19                                               class sequence_class_write_only extends uvm_sequence #(seq_item_class);
    20              1                    ***0***     `uvm_object_utils(sequence_class_write_only)
    20              2                    ***0***     
    20              3                    ***0***     
    20              4                    ***0***     
    20              5                    ***0***     
    20              6                          1     
    20              7                    ***0***     
    20              8                    ***0***     
    20              9                          1     
    20             10                    ***0***     
    21                                               seq_item_class seq_item;
    22                                               function new(string name= "sequence_class_write_only");
    23              1                          1         super.new(name); 
    24                                                   endfunction
    25                                                   task body;
    26              1                        100         repeat (100)
    27                                                   begin
    28              1                        100             seq_item =seq_item_class::type_id::create("seq_item");
    29              1                        100              start_item(seq_item);
    30              1                        100              seq_item.wr_en=1;
    31              1                        100              seq_item.rd_en=0;
    32              1                        100              seq_item.rst_n=1;
    33              1                        100       seq_item.data_in=$random;
    34              1                        100     finish_item(seq_item);
    35                                                   end
    36                                                   endtask
    37                                               endclass
    38                                               class sequence_class_read_only extends uvm_sequence #(seq_item_class);
    39              1                    ***0***     `uvm_object_utils(sequence_class_read_only)
    39              2                    ***0***     
    39              3                    ***0***     
    39              4                    ***0***     
    39              5                    ***0***     
    39              6                          1     
    39              7                    ***0***     
    39              8                    ***0***     
    39              9                          1     
    39             10                    ***0***     
    40                                               seq_item_class seq_item;
    41                                               function new(string name= "sequence_class_read_only");
    42              1                          1         super.new(name); 
    43                                                   endfunction
    44                                                   task body;
    45              1                        100         repeat (100)
    46                                                   begin
    47              1                        100             seq_item =seq_item_class::type_id::create("seq_item");
    48              1                        100              start_item(seq_item);
    49              1                        100              seq_item.rd_en=1;
    50              1                        100              seq_item.wr_en=0;
    51              1                        100              seq_item.rst_n=1;
    52              1                        100     finish_item(seq_item);
    53                                                   end
    54                                                   endtask
    55                                               endclass
    56                                               class sequence_class_write_and_read extends uvm_sequence #(seq_item_class);
    57              1                    ***0***     `uvm_object_utils(sequence_class_write_and_read)
    57              2                    ***0***     
    57              3                    ***0***     
    57              4                    ***0***     
    57              5                    ***0***     
    57              6                          1     
    57              7                    ***0***     
    57              8                    ***0***     
    57              9                          1     
    57             10                    ***0***     
    58                                               seq_item_class seq_item;
    59                                               function new(string name= "sequence_class_write_and_read");
    60              1                          1         super.new(name); 
    61                                                   endfunction
    62                                                   task body;
    63              1                       1000         repeat (1000)
    64                                                   begin
    65              1                       1000             seq_item =seq_item_class::type_id::create("seq_item");
    66              1                       1000              start_item(seq_item);
    67              1                       1000              seq_item.rd_en=1;
    68              1                       1000              seq_item.wr_en=1;
    69              1                       1000              seq_item.rst_n=1;
    70              1                       1000       seq_item.data_in=$random;
    71              1                       1000     finish_item(seq_item);
    72                                                   end
    73                                                   endtask
    74                                               endclass
    75                                                   class sequence_class_random extends uvm_sequence #(seq_item_class);
    76              1                    ***0***     `uvm_object_utils(sequence_class_random)
    76              2                    ***0***     
    76              3                    ***0***     
    76              4                    ***0***     
    76              5                    ***0***     
    76              6                          1     
    76              7                    ***0***     
    76              8                    ***0***     
    76              9                          1     
    76             10                    ***0***     
    77                                               seq_item_class seq_item;
    78                                               function new(string name= "sequence_class_random");
    79              1                          1         super.new(name); 
    80                                                   endfunction
    81                                                   task body;
    82              1                       1000         repeat (1000)
    83                                                   begin
    84              1                       1000             seq_item =seq_item_class::type_id::create("seq_item");
    85              1                       1000              start_item(seq_item);
    86                                                       assert(seq_item.randomize());
    87              1                       1000     finish_item(seq_item);


=================================================================================
=== Instance: /fifo_monitor
=== Design Unit: work.fifo_monitor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /fifo_monitor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_monitor.sv
------------------------------------IF Branch------------------------------------
    36                                      2201     Count coming in to IF
    36              1                    ***0***             `uvm_info("run_phase",rsp_seq_item.convert2string(),UVM_HIGH)
                                            2201     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        21         3    87.50%

================================Statement Details================================

Statement Coverage for instance /fifo_monitor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_monitor.sv
    1                                                package fifo_monitor;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                import sequence_item_pack::*;
    5                                                class fifo_monitor extends uvm_monitor;
    6               1                    ***0***     `uvm_component_utils(fifo_monitor)
    6               2                    ***0***     
    6               3                          2     
    7                                                virtual fifo_if fifo_vif;
    8                                                seq_item_class rsp_seq_item;
    9                                                uvm_analysis_port #(seq_item_class) mon_ap;
    10                                                  function new(string name= "fifo_monitor",uvm_component parent =null);
    11              1                          1         super.new(name,parent);
    12                                                   endfunction //new()
    13                                                   function void build_phase (uvm_phase phase);
    14              1                          1         super.build_phase(phase);
    15              1                          1         mon_ap=new("mon_ap",this);
    16                                                   endfunction
    17                                                   task run_phase (uvm_phase phase);
    18              1                          1         super.run_phase(phase);
    19              1                          1         forever begin
    20              1                       2202             rsp_seq_item=seq_item_class::type_id::create("rsp_seq_item");
    21              1                       2202             @(negedge fifo_vif.clk);
    22              1                       2201             rsp_seq_item.rst_n=fifo_vif.rst_n;
    23              1                       2201             rsp_seq_item.data_in=fifo_vif.data_in;
    24              1                       2201             rsp_seq_item.wr_en=fifo_vif.wr_en;
    25              1                       2201             rsp_seq_item.rd_en=fifo_vif.rd_en;
    26              1                       2201             rsp_seq_item.wr_ack=fifo_vif.wr_ack;
    27              1                       2201             rsp_seq_item.empty=fifo_vif.empty;
    28              1                       2201             rsp_seq_item.almostempty=fifo_vif.almostempty;
    29              1                       2201             rsp_seq_item.full=fifo_vif.full;
    30              1                       2201             rsp_seq_item.almostfull=fifo_vif.almostfull;
    31              1                       2201             rsp_seq_item.overflow=fifo_vif.overflow;
    32              1                       2201             rsp_seq_item.underflow=  fifo_vif.underflow;
    33              1                       2201             rsp_seq_item.data_out=fifo_vif.data_out;
    34                                                       
    35              1                       2201             mon_ap.write(rsp_seq_item);
    36              1                    ***0***             `uvm_info("run_phase",rsp_seq_item.convert2string(),UVM_HIGH)


=================================================================================
=== Instance: /fifo_config_pack
=== Design Unit: work.fifo_config_pack
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /fifo_config_pack

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File object_config.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***     `uvm_object_utils (fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***     `uvm_object_utils (fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***     `uvm_object_utils (fifo_config)
    5               4                    ***0***     `uvm_object_utils (fifo_config)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***     `uvm_object_utils (fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***     `uvm_object_utils (fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_config_pack --

  File object_config.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /fifo_config_pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File object_config.sv
    1                                                package fifo_config_pack;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                class fifo_config extends uvm_object;
    5               1                    ***0***     `uvm_object_utils (fifo_config)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                virtual fifo_if fifo_vif;
    7                                                    function new(string name="fifo_config");
    8               1                          1             super.new(name);


=================================================================================
=== Instance: /fifo_driver_pack
=== Design Unit: work.fifo_driver_pack
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /fifo_driver_pack

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_driver.sv
------------------------------------IF Branch------------------------------------
    24                                      2201     Count coming in to IF
    24              1                    ***0***          `uvm_info("run_phase",stim_seq_item.convert2string_stim(),UVM_HIGH)
                                            2201     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /fifo_driver_pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_driver.sv
    1                                                package fifo_driver_pack;
    2                                                import fifo_config_pack::*;
    3                                                import sequence_item_pack::*;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                class fifo_driver extends uvm_driver#(seq_item_class);
    7               1                    ***0***     `uvm_component_utils(fifo_driver)
    7               2                    ***0***     
    7               3                          2     
    8                                                virtual fifo_if fifo_vif;
    9                                                seq_item_class stim_seq_item;
    10                                               
    11                                                   function new(string name="fifo_driver",uvm_component parent=null);
    12              1                          1         super.new(name,parent);
    13                                                   endfunction //new()
    14                                                 
    15                                                    task run_phase(uvm_phase phase);
    16              1                          1          super.run_phase(phase) ;
    17              1                          1          forever begin
    18              1                       2202             stim_seq_item=seq_item_class::type_id::create("stim_seq_item");
    19              1                       2202             seq_item_port.get_next_item(stim_seq_item);
    20              1                       2201          fifo_vif.rst_n=stim_seq_item.rst_n; fifo_vif.wr_en=stim_seq_item.wr_en; fifo_vif.rd_en= stim_seq_item.rd_en;
    20              2                       2201     
    20              3                       2201     
    21              1                       2201           fifo_vif.data_in=stim_seq_item.data_in; 
    22              1                       2201          @ (negedge fifo_vif.clk);
    23              1                       2201          seq_item_port.item_done();
    24              1                    ***0***          `uvm_info("run_phase",stim_seq_item.convert2string_stim(),UVM_HIGH)


=================================================================================
=== Instance: /sequencer_pack
=== Design Unit: work.sequencer_pack
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /sequencer_pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequencer.sv
    1                                                package sequencer_pack;
    2                                                import uvm_pkg::*;
    3                                                
    4                                                import sequence_item_pack::*;
    5                                                `include "uvm_macros.svh"
    6                                                class sequencer_class extends uvm_sequencer #(seq_item_class);
    7               1                    ***0***     `uvm_component_utils (sequencer_class)
    7               2                    ***0***     
    7               3                          2     
    8                                                function new (string name= "sequencer_class",uvm_component parent =null);
    9               1                          1     super.new(name,parent);


=================================================================================
=== Instance: /agent_pack
=== Design Unit: work.agent_pack
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for instance /agent_pack

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File agent.sv
------------------------------------IF Branch------------------------------------
    22                                         1     Count coming in to IF
    22              1                    ***0***              if (!uvm_config_db #(fifo_config)::get(this,"","KEY",cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              1                    ***0***         `uvm_fatal("build_phase","yallahwayyyyyyyy");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /agent_pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File agent.sv
    1                                                package agent_pack;
    2                                                import sequencer_pack::*;
    3                                                import fifo_driver_pack::*;
    4                                                import fifo_monitor::*;
    5                                                import fifo_config_pack::*;
    6                                                import sequence_item_pack::*;
    7                                                import uvm_pkg::*;
    8                                                
    9                                                `include "uvm_macros.svh"
    10                                               class agent_class extends uvm_agent;
    11              1                    ***0***     `uvm_component_utils(agent_class);
    11              2                    ***0***     
    11              3                          2     
    12                                               sequencer_class sqr;
    13                                               fifo_driver driv;
    14                                               fifo_monitor mon;
    15                                               fifo_config cfg;
    16                                               uvm_analysis_port #(seq_item_class) agt_ap;
    17                                                   function new (string name= "agent_class",uvm_component parent =null);
    18              1                          1     super.new(name,parent);
    19                                               endfunction
    20                                                function void build_phase(uvm_phase phase);
    21              1                          1         super.build_phase(phase);
    22                                                        if (!uvm_config_db #(fifo_config)::get(this,"","KEY",cfg))
    23              1                    ***0***         `uvm_fatal("build_phase","yallahwayyyyyyyy");
    24              1                          1          sqr=sequencer_class::type_id::create("sqr",this);
    25              1                          1          driv=fifo_driver::type_id::create("driv",this);
    26              1                          1          mon=fifo_monitor::type_id::create("mon",this);
    27              1                          1          agt_ap=new("agt_ap",this);
    28                                                    endfunction
    29                                                    function void connect_phase(uvm_phase phase);
    30              1                          1         super.connect_phase(phase);
    31              1                          1          driv.fifo_vif=cfg.fifo_vif;
    32              1                          1          mon.fifo_vif=cfg.fifo_vif;
    33              1                          1         driv.seq_item_port.connect(sqr.seq_item_export);
    34              1                          1         mon.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /scoreboard_pack
=== Design Unit: work.scoreboard_pack
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        17        11         6    64.70%

================================Branch Details================================

Branch Coverage for instance /scoreboard_pack

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scoreboard.sv
------------------------------------IF Branch------------------------------------
    32                                      2201     Count coming in to IF
    32              1                    ***0***             if (seq_item_sb.data_out!=data_out_ref ) begin
    36              1                       2201             else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    33                                   ***0***     Count coming in to IF
    33              1                    ***0***                 `uvm_error("run_phase",$sformatf("comparison failed, DUT:%s while ref_out:%h",seq_item_sb.convert2string(),data_out_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    37                                      2201     Count coming in to IF
    37              1                    ***0***                 `uvm_info("run_phase",$sformatf("correct ",seq_item_sb.convert2string()),UVM_HIGH);
                                            2201     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    46                                      2201     Count coming in to IF
    46              1                         15          if (!seq_item_chk.rst_n)
    48              1                       1100     else if (seq_item_chk.rd_en &&seq_item_chk.wr_en &&gold.size()!=0 &&gold.size()!=8)
    53              1                          7     else if (seq_item_chk.rd_en &&seq_item_chk.wr_en &&gold.size()==0)
    55              1                         94     else if(seq_item_chk.rd_en &&seq_item_chk.wr_en &&gold.size()==8)
    57              1                         83     else if (seq_item_chk.rd_en && gold.size()!=0)
    59              1                        267     else if ( gold.size()<8 &&seq_item_chk.wr_en)
                                             635     All False Count
Branch totals: 7 hits of 7 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                         1     Count coming in to IF
    65              1                          1          `uvm_info("report_phase",$sformatf("TOTAL SUCCESSFUL TRANSACTIONS:%d",correct),UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    66                                         1     Count coming in to IF
    66              1                          1          `uvm_info("report_phase",$sformatf("TOTAL FAILED TRANSACTIONS:%d",error),UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15        13         2    86.66%

================================Condition Details================================

Condition Coverage for instance /scoreboard_pack --

  File scoreboard.sv
----------------Focused Condition View-------------------
Line       32 Item    1  (this.seq_item_sb.data_out != this.data_out_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                        Input Term   Covered  Reason for no coverage   Hint
                                       -----------  --------  -----------------------  --------------
  (this.seq_item_sb.data_out != this.data_out_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                          Non-masking condition(s)      
 ---------  ---------  --------------------                                -------------------------     
  Row   1:          1  (this.seq_item_sb.data_out != this.data_out_ref)_0  -                             
  Row   2:    ***0***  (this.seq_item_sb.data_out != this.data_out_ref)_1  -                             

----------------Focused Condition View-------------------
Line       48 Item    1  (seq_item_chk.rd_en && seq_item_chk.wr_en && (size(this.gold) != 0) && (size(this.gold) != 8))
Condition totals: 4 of 4 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
      seq_item_chk.rd_en         Y
      seq_item_chk.wr_en         Y
  (size(this.gold) != 0)         Y
  (size(this.gold) != 8)         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  seq_item_chk.rd_en_0      -                             
  Row   2:          1  seq_item_chk.rd_en_1      (seq_item_chk.wr_en && ((size(this.gold) != 0) && (size(this.gold) != 8)))
  Row   3:          1  seq_item_chk.wr_en_0      seq_item_chk.rd_en            
  Row   4:          1  seq_item_chk.wr_en_1      (seq_item_chk.rd_en && ((size(this.gold) != 0) && (size(this.gold) != 8)))
  Row   5:          1  (size(this.gold) != 0)_0  (seq_item_chk.rd_en && seq_item_chk.wr_en)
  Row   6:          1  (size(this.gold) != 0)_1  (seq_item_chk.rd_en && seq_item_chk.wr_en && (size(this.gold) != 8))
  Row   7:          1  (size(this.gold) != 8)_0  (seq_item_chk.rd_en && seq_item_chk.wr_en && (size(this.gold) != 0))
  Row   8:          1  (size(this.gold) != 8)_1  (seq_item_chk.rd_en && seq_item_chk.wr_en && (size(this.gold) != 0))

----------------Focused Condition View-------------------
Line       53 Item    1  (seq_item_chk.rd_en && seq_item_chk.wr_en && (size(this.gold) == 0))
Condition totals: 3 of 3 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
      seq_item_chk.rd_en         Y
      seq_item_chk.wr_en         Y
  (size(this.gold) == 0)         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  seq_item_chk.rd_en_0      -                             
  Row   2:          1  seq_item_chk.rd_en_1      (seq_item_chk.wr_en && (size(this.gold) == 0))
  Row   3:          1  seq_item_chk.wr_en_0      seq_item_chk.rd_en            
  Row   4:          1  seq_item_chk.wr_en_1      (seq_item_chk.rd_en && (size(this.gold) == 0))
  Row   5:          1  (size(this.gold) == 0)_0  (seq_item_chk.rd_en && seq_item_chk.wr_en)
  Row   6:          1  (size(this.gold) == 0)_1  (seq_item_chk.rd_en && seq_item_chk.wr_en)

----------------Focused Condition View-------------------
Line       55 Item    1  (seq_item_chk.rd_en && seq_item_chk.wr_en && (size(this.gold) == 8))
Condition totals: 2 of 3 input terms covered = 66.66%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
      seq_item_chk.rd_en         Y
      seq_item_chk.wr_en         Y
  (size(this.gold) == 8)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  seq_item_chk.rd_en_0      -                             
  Row   2:          1  seq_item_chk.rd_en_1      (seq_item_chk.wr_en && (size(this.gold) == 8))
  Row   3:          1  seq_item_chk.wr_en_0      seq_item_chk.rd_en            
  Row   4:          1  seq_item_chk.wr_en_1      (seq_item_chk.rd_en && (size(this.gold) == 8))
  Row   5:    ***0***  (size(this.gold) == 8)_0  (seq_item_chk.rd_en && seq_item_chk.wr_en)
  Row   6:          1  (size(this.gold) == 8)_1  (seq_item_chk.rd_en && seq_item_chk.wr_en)

----------------Focused Condition View-------------------
Line       57 Item    1  (seq_item_chk.rd_en && (size(this.gold) != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
      seq_item_chk.rd_en         Y
  (size(this.gold) != 0)         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  seq_item_chk.rd_en_0      -                             
  Row   2:          1  seq_item_chk.rd_en_1      (size(this.gold) != 0)        
  Row   3:          1  (size(this.gold) != 0)_0  seq_item_chk.rd_en            
  Row   4:          1  (size(this.gold) != 0)_1  seq_item_chk.rd_en            

----------------Focused Condition View-------------------
Line       59 Item    1  ((size(this.gold) < 8) && seq_item_chk.wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (size(this.gold) < 8)         Y
     seq_item_chk.wr_en         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (size(this.gold) < 8)_0  -                             
  Row   2:          1  (size(this.gold) < 8)_1  seq_item_chk.wr_en            
  Row   3:          1  seq_item_chk.wr_en_0     (size(this.gold) < 8)         
  Row   4:          1  seq_item_chk.wr_en_1     (size(this.gold) < 8)         


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      29        24         5    82.75%

================================Statement Details================================

Statement Coverage for instance /scoreboard_pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scoreboard.sv
    1                                                package scoreboard_pack;
    2                                                import uvm_pkg::*;
    3                                                import sequence_item_pack::*;
    4                                                `include "uvm_macros.svh"
    5                                                class scoreboard_class extends uvm_scoreboard;
    6               1                    ***0***     `uvm_component_utils(scoreboard_class)
    6               2                    ***0***     
    6               3                          2     
    7                                                uvm_analysis_export #(seq_item_class) sb_export;
    8                                                uvm_tlm_analysis_fifo#(seq_item_class) sb_fifo;
    9                                                seq_item_class seq_item_sb;
    10                                               
    11                                               logic [16-1:0] data_out_ref;
    12              1                          1     int error=0;
    13                                               logic [16-1:0] gold [$];
    14              1                          1     int correct=0;
    15                                               function new(string name= "scoreboard_class",uvm_component parent =null);
    16              1                          1         super.new(name,parent);
    17                                                   endfunction //new()
    18                                                    function void build_phase (uvm_phase phase);
    19              1                          1         super.build_phase(phase);
    20              1                          1         sb_export= new("sb_export",this);
    21              1                          1         sb_fifo=new("sb_fifo",this);
    22                                                    endfunction
    23                                                    function void connect_phase(uvm_phase phase);
    24              1                          1          super.connect_phase(phase);
    25              1                          1          sb_export.connect(sb_fifo.analysis_export);        
    26                                                    endfunction
    27                                                    task  run_phase(uvm_phase phase);
    28              1                          1          super.run_phase(phase);
    29              1                          1          forever begin
    30              1                       2202             sb_fifo.get(seq_item_sb);
    31              1                       2201             ref_model(seq_item_sb);
    32                                                       if (seq_item_sb.data_out!=data_out_ref ) begin
    33              1                    ***0***                 `uvm_error("run_phase",$sformatf("comparison failed, DUT:%s while ref_out:%h",seq_item_sb.convert2string(),data_out_ref));
    34              1                    ***0***                 error++;
    35                                                       end
    36                                                       else begin
    37              1                    ***0***                 `uvm_info("run_phase",$sformatf("correct ",seq_item_sb.convert2string()),UVM_HIGH);
    38              1                       2201                 correct++;
    39                                               
    40                                                       end
    41                                                    end
    42                                                       
    43                                                    endtask //
    44                                               
    45                                                    task  ref_model(seq_item_class seq_item_chk);
    46                                                    if (!seq_item_chk.rst_n)
    47              1                         15     gold.delete();
    48                                               else if (seq_item_chk.rd_en &&seq_item_chk.wr_en &&gold.size()!=0 &&gold.size()!=8)
    49                                               begin
    50              1                       1100       data_out_ref=gold.pop_front();
    51              1                       1100       gold.push_back(seq_item_chk.data_in);
    52                                               end
    53                                               else if (seq_item_chk.rd_en &&seq_item_chk.wr_en &&gold.size()==0)
    54              1                          7     gold.push_back(seq_item_chk.data_in);
    55                                               else if(seq_item_chk.rd_en &&seq_item_chk.wr_en &&gold.size()==8)
    56              1                         94     data_out_ref=gold.pop_front();
    57                                               else if (seq_item_chk.rd_en && gold.size()!=0)
    58              1                         83     data_out_ref=gold.pop_front();
    59                                               else if ( gold.size()<8 &&seq_item_chk.wr_en)
    60              1                        267     gold.push_back(seq_item_chk.data_in);
    61                                                       
    62                                                    endtask //
    63                                                    function void report_phase(uvm_phase phase);
    64              1                          1          super.report_phase(phase);
    65              1                          1          `uvm_info("report_phase",$sformatf("TOTAL SUCCESSFUL TRANSACTIONS:%d",correct),UVM_MEDIUM);
    66              1                          1          `uvm_info("report_phase",$sformatf("TOTAL FAILED TRANSACTIONS:%d",error),UVM_MEDIUM);


=================================================================================
=== Instance: /coverage_collector_pack
=== Design Unit: work.coverage_collector_pack
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         16        na        na        na
            Covergroup Bins         66        66         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage_collector_pack/fifo_coverage_class/g1 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    66         66          -                      
    missing/total bins:                                     0         66          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cv1                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       408          1          -    Covered              
        bin auto[1]                                      1793          1          -    Covered              
    Coverpoint cv2                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       813          1          -    Covered              
        bin auto[1]                                      1388          1          -    Covered              
    Coverpoint cv3                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      1790          1          -    Covered              
        bin auto[1]                                       411          1          -    Covered              
    Coverpoint cv4                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      2161          1          -    Covered              
        bin auto[1]                                        40          1          -    Covered              
    Coverpoint cv5                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      2076          1          -    Covered              
        bin auto[1]                                       125          1          -    Covered              
    Coverpoint cv6                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       932          1          -    Covered              
        bin auto[1]                                      1269          1          -    Covered              
    Coverpoint cv7                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      2091          1          -    Covered              
        bin auto[1]                                       109          1          -    Covered              
    Coverpoint cv8                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      1633          1          -    Covered              
        bin auto[1]                                       568          1          -    Covered              
    Coverpoint cv9                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       827          1          -    Covered              
        bin auto[1]                                      1374          1          -    Covered              
    Cross c1                                          100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[0]>                1204          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 184          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 455          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 134          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 113          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 111          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin read_full                            0                     -    ZERO                 
    Cross c2                                          100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1143          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  39          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  30          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  57          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                  61          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 145          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 559          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 167          1          -    Covered              
    Cross c3                                          100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                   3          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 107          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                   5          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  10          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1201          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  77          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 584          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 214          1          -    Covered              
    Cross c4                                          100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  14          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                   6          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  13          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                   7          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1190          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 178          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 576          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 217          1          -    Covered              
    Cross c5                                          100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  94          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 317          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1110          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 184          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 272          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 224          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin wr_en_overflow                       0                     -    ZERO                 
    Cross c6                                          100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  11          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1193          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  98          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  86          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 589          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 223          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin read_underflow                       0                     -    ZERO                 
    Cross c7                                          100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1107          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 267          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                  97          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 184          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 322          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 224          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin wr_en_ack                            0                     -    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /coverage_collector_pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File coverage_collector.sv
    1                                                package coverage_collector_pack;
    2                                                import sequence_item_pack::*;
    3                                                
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                class fifo_coverage_class extends uvm_component;
    7               1                    ***0***     `uvm_component_utils(fifo_coverage_class)
    7               2                    ***0***     
    7               3                          2     
    8                                                uvm_analysis_export #(seq_item_class) cov_export;
    9                                                uvm_tlm_analysis_fifo #(seq_item_class) cov_fifo;
    10                                               seq_item_class seq_item_cov;
    11                                               covergroup g1;
    12                                                       cv1: coverpoint seq_item_cov.wr_en;
    13                                                       cv2: coverpoint seq_item_cov.rd_en;
    14                                                       cv3: coverpoint seq_item_cov.overflow;
    15                                                       cv4: coverpoint seq_item_cov.almostempty;
    16                                                       cv5: coverpoint seq_item_cov.empty;
    17                                                       cv6: coverpoint seq_item_cov.almostfull;
    18                                                       cv7: coverpoint seq_item_cov.underflow;
    19                                                       cv8: coverpoint seq_item_cov.full;
    20                                                       cv9: coverpoint seq_item_cov.wr_ack;
    21                                                       c1:cross cv1,cv2,cv8
    22                                                       {
    23                                                           ignore_bins read_full = binsof(cv2) intersect {1} && binsof(cv8) intersect {1};
    24                                                       }
    25                                                       c2: cross cv1,cv2,cv6;
    26                                                       c3:cross cv1,cv2,cv5;
    27                                                       c4:cross cv1,cv2,cv4;
    28                                                       c5:cross cv1,cv2,cv3
    29                                                       {
    30                                                           ignore_bins wr_en_overflow = binsof(cv1) intersect{0} && binsof(cv3) intersect{1};
    31                                                       }
    32                                                       c6:cross cv1,cv2,cv7
    33                                                       {
    34                                                           ignore_bins read_underflow = binsof(cv2) intersect{0} && binsof(cv7) intersect{1};
    35                                                       }
    36                                                       c7:cross cv1,cv2,cv9
    37                                                       {
    38                                                           ignore_bins wr_en_ack = binsof(cv1) intersect{0} && binsof(cv9) intersect{1};
    39                                                       }
    40                                               endgroup
    41                                                   function new(string name="fifo_coverage_class",uvm_component parent =null);
    42              1                          1         super.new(name,parent);
    43              1                          1         g1=new();
    44                                                   endfunction //new()
    45                                                   function void build_phase(uvm_phase phase);
    46              1                          1         super.build_phase(phase);
    47              1                          1         cov_export=new("cov_export",this);
    48              1                          1         cov_fifo=new("cov_fifo",this);      
    49                                                   endfunction
    50                                                   function void connect_phase(uvm_phase phase);
    51              1                          1          super.connect_phase(phase) ;
    52              1                          1         cov_export.connect(cov_fifo.analysis_export);
    53                                                    endfunction
    54                                                    task  run_phase(uvm_phase phase);
    55              1                          1          super.run_phase(phase);
    56              1                          1          forever begin
    57              1                       2202             cov_fifo.get(seq_item_cov);
    58              1                       2201             g1.sample();


=================================================================================
=== Instance: /fifo_env_pack
=== Design Unit: work.fifo_env_pack
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      10         8         2    80.00%

================================Statement Details================================

Statement Coverage for instance /fifo_env_pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_env.sv
    1                                                package fifo_env_pack;
    2                                                import uvm_pkg::*;
    3                                                import coverage_collector_pack::*;
    4                                                import scoreboard_pack::*;
    5                                                import agent_pack::*;
    6                                                `include "uvm_macros.svh"
    7                                                class fifo_env extends uvm_env;
    8               1                    ***0***     `uvm_component_utils(fifo_env)
    8               2                    ***0***     
    8               3                          2     
    9                                                agent_class agt;
    10                                               scoreboard_class sb;
    11                                               fifo_coverage_class cov;
    12                                                   function new(string name="fifo_env",uvm_component parent = null);
    13              1                          1         super.new(name,parent);
    14                                                   endfunction //new()
    15                                                   function void build_phase(uvm_phase phase);
    16              1                          1         super.build_phase(phase);
    17              1                          1         agt=agent_class::type_id::create("agt",this);
    18              1                          1         sb=scoreboard_class::type_id::create("sb",this);
    19              1                          1         cov=fifo_coverage_class::type_id::create("cov",this);
    20                                                   endfunction
    21                                                   function void connect_phase(uvm_phase phase);
    22              1                          1         agt.agt_ap.connect(sb.sb_export);
    23              1                          1         agt.agt_ap.connect(cov.cov_export);       


=================================================================================
=== Instance: /fifo_test_pack
=== Design Unit: work.fifo_test_pack
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        24        11        13    45.83%

================================Branch Details================================

Branch Coverage for instance /fifo_test_pack

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_test.sv
------------------------------------IF Branch------------------------------------
    30                                         1     Count coming in to IF
    30              1                    ***0***         if (!uvm_config_db #(virtual fifo_if)::get(this,"","fifo",fifo_config_obj_test.fifo_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    31                                   ***0***     Count coming in to IF
    31              1                    ***0***         `uvm_fatal("build_phase","TEST - unable to get the virtual interface from the data base");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    37                                         1     Count coming in to IF
    37              1                          1         `uvm_info("run_phase","reset_asserted",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              1                          1          `uvm_info("run_phase","reset_deasserted",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    40                                         1     Count coming in to IF
    40              1                          1          `uvm_info("run_phase","random_asserted",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    42                                         1     Count coming in to IF
    42              1                          1          `uvm_info("run_phase","random_deasserted",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    43                                         1     Count coming in to IF
    43              1                          1         `uvm_info("run_phase","inside the write test",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    45                                         1     Count coming in to IF
    45              1                          1         `uvm_info("run_phase","finished the write test",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    46                                         1     Count coming in to IF
    46              1                          1         `uvm_info("run_phase","inside the write and read test",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    48                                         1     Count coming in to IF
    48              1                          1         `uvm_info("run_phase","finished the write and read test",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                         1     Count coming in to IF
    49              1                          1         `uvm_info("run_phase","inside the read test",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                         1     Count coming in to IF
    52              1                          1     `uvm_info("run_phase","finished the read test",UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      32        29         3    90.62%

================================Statement Details================================

Statement Coverage for instance /fifo_test_pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_test.sv
    1                                                package fifo_test_pack;
    2                                                import fifo_env_pack::*;
    3                                                import fifo_config_pack::*;
    4                                                import sequence_pack::*;
    5                                                import uvm_pkg::*;
    6                                                `include "uvm_macros.svh"
    7                                                class fifo_test extends uvm_test;
    8               1                    ***0***     `uvm_component_utils(fifo_test)
    8               2                    ***0***     
    8               3                          4     
    9                                                virtual fifo_if fifo_vif;
    10                                               fifo_config fifo_config_obj_test;
    11                                               sequence_class_reset reset_seq;
    12                                               sequence_class_write_and_read writeandread_seq;
    13                                               sequence_class_write_only write_seq;
    14                                               sequence_class_read_only read_seq;
    15                                               sequence_class_random random_;
    16                                               fifo_env env;
    17                                                   function new(string name= "fifo_test",uvm_component parent =null);
    18              1                          1         super.new(name,parent);
    19                                                   endfunction //new()
    20                                                   function void build_phase (uvm_phase phase);
    21              1                          1         super.build_phase(phase);
    22              1                          1         env=fifo_env::type_id::create("env",this);
    23              1                          1         fifo_config_obj_test=fifo_config::type_id::create("fifo_config_obj_test");
    24              1                          1         writeandread_seq=sequence_class_write_and_read::type_id::create("writeandread_seq",this);
    25              1                          1         reset_seq=sequence_class_reset::type_id::create("reset_seq",this);
    26              1                          1         write_seq=sequence_class_write_only::type_id::create("write_seq",this);
    27              1                          1         read_seq=sequence_class_read_only::type_id::create("read_seq",this);
    28              1                          1     random_=sequence_class_random::type_id::create("random_",this);
    29                                               
    30                                                   if (!uvm_config_db #(virtual fifo_if)::get(this,"","fifo",fifo_config_obj_test.fifo_vif))
    31              1                    ***0***         `uvm_fatal("build_phase","TEST - unable to get the virtual interface from the data base");
    32              1                          1         uvm_config_db #(fifo_config)::set(this,"*","KEY",fifo_config_obj_test);
    33                                                   endfunction
    34                                                   task run_phase(uvm_phase phase);
    35              1                          1         super.run_phase(phase);
    36              1                          1         phase.raise_objection(this);
    37              1                          1         `uvm_info("run_phase","reset_asserted",UVM_MEDIUM)
    38              1                          1         reset_seq.start(env.agt.sqr);
    39              1                          1          `uvm_info("run_phase","reset_deasserted",UVM_MEDIUM)
    40              1                          1          `uvm_info("run_phase","random_asserted",UVM_MEDIUM)
    41              1                          1          random_.start(env.agt.sqr);
    42              1                          1          `uvm_info("run_phase","random_deasserted",UVM_MEDIUM)
    43              1                          1         `uvm_info("run_phase","inside the write test",UVM_MEDIUM)
    44              1                          1         write_seq.start(env.agt.sqr);
    45              1                          1         `uvm_info("run_phase","finished the write test",UVM_MEDIUM)
    46              1                          1         `uvm_info("run_phase","inside the write and read test",UVM_MEDIUM)
    47              1                          1         writeandread_seq.start(env.agt.sqr);
    48              1                          1         `uvm_info("run_phase","finished the write and read test",UVM_MEDIUM)
    49              1                          1         `uvm_info("run_phase","inside the read test",UVM_MEDIUM)
    50              1                          1         read_seq.start(env.agt.sqr);
    51              1                          1         phase.drop_objection(this);
    52              1                          1     `uvm_info("run_phase","finished the read test",UVM_MEDIUM)


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage_collector_pack/fifo_coverage_class/g1 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    66         66          -                      
    missing/total bins:                                     0         66          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cv1                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       408          1          -    Covered              
        bin auto[1]                                      1793          1          -    Covered              
    Coverpoint cv2                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       813          1          -    Covered              
        bin auto[1]                                      1388          1          -    Covered              
    Coverpoint cv3                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      1790          1          -    Covered              
        bin auto[1]                                       411          1          -    Covered              
    Coverpoint cv4                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      2161          1          -    Covered              
        bin auto[1]                                        40          1          -    Covered              
    Coverpoint cv5                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      2076          1          -    Covered              
        bin auto[1]                                       125          1          -    Covered              
    Coverpoint cv6                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       932          1          -    Covered              
        bin auto[1]                                      1269          1          -    Covered              
    Coverpoint cv7                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      2091          1          -    Covered              
        bin auto[1]                                       109          1          -    Covered              
    Coverpoint cv8                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      1633          1          -    Covered              
        bin auto[1]                                       568          1          -    Covered              
    Coverpoint cv9                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       827          1          -    Covered              
        bin auto[1]                                      1374          1          -    Covered              
    Cross c1                                          100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[0]>                1204          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 184          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 455          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 134          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 113          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 111          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin read_full                            0                     -    ZERO                 
    Cross c2                                          100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1143          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  39          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  30          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  57          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                  61          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 145          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 559          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 167          1          -    Covered              
    Cross c3                                          100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                   3          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 107          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                   5          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  10          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1201          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  77          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 584          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 214          1          -    Covered              
    Cross c4                                          100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  14          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                   6          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  13          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                   7          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1190          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 178          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 576          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 217          1          -    Covered              
    Cross c5                                          100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  94          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 317          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1110          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 184          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 272          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 224          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin wr_en_overflow                       0                     -    ZERO                 
    Cross c6                                          100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  11          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1193          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  98          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  86          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 589          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 223          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin read_underflow                       0                     -    ZERO                 
    Cross c7                                          100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1107          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 267          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                  97          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 184          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 322          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 224          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin wr_en_ack                            0                     -    ZERO                 

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/dut/assertions/cover__wr_ack_property 
                                         sva    Verilog  SVA  sva.sv(43)      1368 Covered   
/top/dut/assertions/cover__overflow_property 
                                         sva    Verilog  SVA  sva.sv(41)       409 Covered   
/top/dut/assertions/cover__underflow_property 
                                         sva    Verilog  SVA  sva.sv(39)        96 Covered   
/top/dut/assertions/cover__almostfull_property 
                                         sva    Verilog  SVA  sva.sv(37)      1263 Covered   
/top/dut/assertions/cover__almostempty_property 
                                         sva    Verilog  SVA  sva.sv(35)        40 Covered   
/top/dut/assertions/cover__empty_property 
                                         sva    Verilog  SVA  sva.sv(33)       139 Covered   
/top/dut/assertions/cover__full_property sva    Verilog  SVA  sva.sv(31)       563 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 7

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/dut/assertions/assert__wr_ack_property
                     sva.sv(42)                         0          1
/top/dut/assertions/assert__overflow_property
                     sva.sv(40)                         0          1
/top/dut/assertions/assert__underflow_property
                     sva.sv(38)                         0          1
/top/dut/assertions/assert__almostfull_property
                     sva.sv(36)                         0          1
/top/dut/assertions/assert__almostempty_property
                     sva.sv(34)                         0          1
/top/dut/assertions/assert__empty_property
                     sva.sv(32)                         0          1
/top/dut/assertions/assert__full_property
                     sva.sv(30)                         0          1
/sequence_pack/sequence_class_random/body/#ublk#8313771#83/immed__86
                     sequence.sv(86)                    0          1

Total Coverage By Instance (filtered view): 83.51%

