// Seed: 1845929755
module module_0 (
    output supply0 id_0,
    input wire id_1,
    output supply1 id_2
);
  logic id_4;
  assign id_2 = id_1 || -1 || id_4;
  assign id_0 = id_1;
  assign module_1.type_24 = 0;
  assign id_4 = !id_1;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    input uwire id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    input uwire id_6,
    output wand id_7
    , id_19,
    input tri1 id_8,
    input wor id_9,
    output tri0 id_10,
    output uwire id_11,
    output uwire id_12,
    input wire id_13,
    output wand id_14,
    input supply1 id_15,
    output supply1 id_16,
    output supply1 id_17
);
  wire id_20;
  module_0 modCall_1 (
      id_14,
      id_5,
      id_11
  );
endmodule
