single-cycle-CPU
================
The repository provides one way to realize single-cycle CPU with verilog_VHDL.<br>
The development enviroment is QUARTUS 12.SP1 in Windows.<br>
All .v file are the source code for the single-cycle CPU.<br>
The testbench data is in the simulation file ,whose filetype is named is *.vt.<br>
You can try it at your own risks! Have fun!<br>
/********************************************************/
It is my first commitment!<br>
