[hls]
flow_target=vivado
clock=300MHz
clock_uncertainty=15%
syn.output.format=rtl
syn.file=./src/vision_mark_32.cpp
syn.file_cflags=./src/vision_mark_32.cpp,-I./include/ -I../../common/include/
syn.top=dummy
tb.file=./test/test.cpp
