#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Aug 20 10:18:42 2019
# Process ID: 3940
# Current directory: C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5092 C:\Users\lsneler\Desktop\Repo\JPEG_conv\raw2jpeg\raw2jpeg.xpr
# Log file: C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/vivado.log
# Journal file: C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd}
reset_run impl_1 -prev_step 
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_1]
endgroup
connect_bd_net [get_bd_pins blk_mem_gen_1/clkb] [get_bd_pins clk_wiz_0/clk_out1]
delete_bd_objs [get_bd_nets blk_mem_gen_1_douta]
connect_bd_net [get_bd_pins blk_mem_gen_1/doutb] [get_bd_pins ila_0/probe0]
create_bd_port -dir I GND
set_property location {1293 708} [get_bd_ports GND]
delete_bd_objs [get_bd_ports GND]
startgroup
create_bd_cell -type ip -vlnv domain.local:user:zig_zag:1.0 zig_zag_0
endgroup
connect_bd_net [get_bd_pins zig_zag_0/addr_BRAM] [get_bd_pins blk_mem_gen_1/addrb]
regenerate_bd_layout
connect_bd_net [get_bd_pins zig_zag_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins zig_zag_0/rst] [get_bd_pins controller_0/rst]
connect_bd_net [get_bd_pins zig_zag_0/ce] [get_bd_pins controller_0/ce_zig_zag]
regenerate_bd_layout
connect_bd_net [get_bd_pins blk_mem_gen_1/enb] [get_bd_pins controller_0/ce_zig_zag]
regenerate_bd_layout
save_bd_design
startgroup
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true}] [get_bd_cells blk_mem_gen_1]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
