$date
	Wed Aug 14 17:03:46 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Demux_tb $end
$var wire 4 ! Out [3:0] $end
$var reg 1 " In $end
$var reg 2 # Sel [1:0] $end
$var integer 32 $ i [31:0] $end
$scope module demux0 $end
$var wire 1 " In $end
$var wire 2 % Sel [1:0] $end
$var reg 4 & Out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx1 &
b0 %
b0 $
b0 #
1"
bx1 !
$end
#500
bx11 !
bx11 &
b1 #
b1 %
b1 $
#1000
bx111 !
bx111 &
b10 #
b10 %
b10 $
#1500
b1111 !
b1111 &
b11 #
b11 %
b11 $
#2000
b100 $
