
---------- Begin Simulation Statistics ----------
final_tick                                84093479500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 314738                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692244                       # Number of bytes of host memory used
host_op_rate                                   318878                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   317.72                       # Real time elapsed on the host
host_tick_rate                              264674118                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101315259                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084093                       # Number of seconds simulated
sim_ticks                                 84093479500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.662973                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2779102                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2788500                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            159274                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4416144                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                390                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             594                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              204                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5454119                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  120420                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          192                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101315259                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.681870                       # CPI: cycles per instruction
system.cpu.discardedOps                        414435                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36892684                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48176646                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12286528                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36670948                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.594576                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168186959                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41315674     40.78%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::MemRead               47190316     46.58%     87.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12809011     12.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315259                       # Class of committed instruction
system.cpu.tickCycles                       131516011                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        382802                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       779858                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          672                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1561203                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            673                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84093479500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              67397                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117477                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57342                       # Transaction distribution
system.membus.trans_dist::ReadExReq            140586                       # Transaction distribution
system.membus.trans_dist::ReadExResp           140586                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         67397                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       590785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 590785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20829440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20829440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207983                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207983    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207983                       # Request fanout histogram
system.membus.respLayer1.occupancy         1111445250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           885661000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84093479500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            474419                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       801486                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          453                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          153407                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           306929                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          306929                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           922                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       473497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2340254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2342551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        88000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     93723840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               93811840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          175491                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7518528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           956839                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001011                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031807                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 955873     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    965      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             956839                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1465063500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1170642992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1383000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84093479500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   93                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               573264                       # number of demand (read+write) hits
system.l2.demand_hits::total                   573357                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  93                       # number of overall hits
system.l2.overall_hits::.cpu.data              573264                       # number of overall hits
system.l2.overall_hits::total                  573357                       # number of overall hits
system.l2.demand_misses::.cpu.inst                829                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             207162                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207991                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               829                       # number of overall misses
system.l2.overall_misses::.cpu.data            207162                       # number of overall misses
system.l2.overall_misses::total                207991                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65827500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17221204500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17287032000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65827500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17221204500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17287032000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           780426                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781348                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          780426                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781348                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.899132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.265447                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266195                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.899132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.265447                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266195                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79405.910736                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83129.167029                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83114.327062                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79405.910736                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83129.167029                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83114.327062                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              117477                       # number of writebacks
system.l2.writebacks::total                    117477                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        207154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207983                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       207154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207983                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     57537500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15149126000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15206663500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     57537500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15149126000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15206663500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.899132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.265437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266185                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.899132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.265437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266185                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69405.910736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73129.777846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73114.934874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69405.910736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73129.777846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73114.934874                       # average overall mshr miss latency
system.l2.replacements                         175491                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       684009                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           684009                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       684009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       684009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              430                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          430                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            166343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                166343                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          140586                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140586                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11955022500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11955022500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        306929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            306929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.458041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.458041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85037.076949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85037.076949                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       140586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10549162500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10549162500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.458041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.458041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75037.076949                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75037.076949                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65827500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65827500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.899132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.899132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79405.910736                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79405.910736                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     57537500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57537500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.899132                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.899132                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69405.910736                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69405.910736                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        406921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            406921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        66576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           66576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5266182000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5266182000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       473497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        473497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.140605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.140605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79100.306417                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79100.306417                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        66568                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        66568                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4599963500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4599963500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.140588                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.140588                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69101.723050                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69101.723050                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84093479500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31930.802426                       # Cycle average of tags in use
system.l2.tags.total_refs                     1560904                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    208259                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.495013                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      82.977829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       114.329737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31733.494860                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974451                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          692                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9390                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22577                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12695563                       # Number of tag accesses
system.l2.tags.data_accesses                 12695563                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84093479500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13257856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13310912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7518528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7518528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          207154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              207983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       117477                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             117477                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            630917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         157656171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             158287088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       630917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           630917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       89406789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             89406789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       89406789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           630917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        157656171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            247693877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    117477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    207114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002225878500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7026                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7026                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              543959                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110541                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207983                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     117477                       # Number of write requests accepted
system.mem_ctrls.readBursts                    207983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   117477                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7400                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2776109750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1039715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6675041000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13350.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32100.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   140328                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70722                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117477                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  148339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       114343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.127669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.293141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.152327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77670     67.93%     67.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15572     13.62%     81.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2605      2.28%     83.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1570      1.37%     85.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8827      7.72%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          600      0.52%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1290      1.13%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          524      0.46%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5685      4.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       114343                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.594791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.384763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.971103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6861     97.65%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           32      0.46%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          130      1.85%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7026                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.716624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.686957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4606     65.56%     65.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               57      0.81%     66.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2123     30.22%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              230      3.27%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7026                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13308352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7516864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13310912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7518528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        89.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    158.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84093262000                       # Total gap between requests
system.mem_ctrls.avgGap                     258382.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13255296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7516864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 630916.930961335776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 157625728.877112299204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 89387001.759155422449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       207154                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       117477                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23583750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6651457250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1996890131750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28448.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32108.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16998136.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            406337400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            215973450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           739846800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          302984460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6638112000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20865465030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14720978400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43889697540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.915585                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  38054895750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2808000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43230583750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            410078760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            217958235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           744866220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310109760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6638112000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21442608840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14234962560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43998696375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        523.211748                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  36784624000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2808000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  44500855500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84093479500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84093479500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14389811                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14389811                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14389811                       # number of overall hits
system.cpu.icache.overall_hits::total        14389811                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          922                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            922                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          922                       # number of overall misses
system.cpu.icache.overall_misses::total           922                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69176500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69176500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69176500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69176500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14390733                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14390733                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14390733                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14390733                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75028.741866                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75028.741866                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75028.741866                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75028.741866                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          453                       # number of writebacks
system.cpu.icache.writebacks::total               453                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          922                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          922                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          922                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          922                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68254500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68254500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68254500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68254500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74028.741866                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74028.741866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74028.741866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74028.741866                       # average overall mshr miss latency
system.cpu.icache.replacements                    453                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14389811                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14389811                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          922                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           922                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69176500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69176500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14390733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14390733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75028.741866                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75028.741866                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68254500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68254500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74028.741866                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74028.741866                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84093479500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.714348                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14390733                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               922                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15608.170282                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.714348                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.862723                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.862723                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28782388                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28782388                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84093479500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84093479500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84093479500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     57636095                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57636095                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57636450                       # number of overall hits
system.cpu.dcache.overall_hits::total        57636450                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       803769                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         803769                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       894983                       # number of overall misses
system.cpu.dcache.overall_misses::total        894983                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26476455500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26476455500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26476455500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26476455500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58439864                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58439864                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58531433                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58531433                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013754                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013754                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015291                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015291                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32940.379014                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32940.379014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29583.193759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29583.193759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       684009                       # number of writebacks
system.cpu.dcache.writebacks::total            684009                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        68980                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        68980                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        68980                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        68980                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       734789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       734789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       780426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       780426                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20892635500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20892635500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24452243000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24452243000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013333                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28433.516969                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28433.516969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31331.917440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31331.917440                       # average overall mshr miss latency
system.cpu.dcache.replacements                 779402                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45195690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45195690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       435636                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        435636                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7557626000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7557626000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45631326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45631326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17348.488187                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17348.488187                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       427860                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       427860                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6729301000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6729301000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15727.810499                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15727.810499                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12440405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12440405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       368133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       368133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18918829500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18918829500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028741                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028741                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51391.289289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51391.289289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61204                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61204                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       306929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       306929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14163334500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14163334500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46145.312108                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46145.312108                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          355                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           355                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        91214                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        91214                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91569                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91569                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.996123                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.996123                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        45637                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        45637                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3559607500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3559607500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.498389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.498389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77998.279904                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77998.279904                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84093479500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.175455                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58416952                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            780426                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.852647                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.175455                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          467                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117843444                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117843444                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84093479500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84093479500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
