.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000

.io_tile 6 0
000001110000000010
000100001000000000
000010000000000000
000000110000000001
000000000000000110
000000000000110000
001001010000000100
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000010
000100000000000000
000010000000000000
000001110000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000100000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000100
000001010000000001
000000000000000010
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000001000011101010011100100000000
000000000000000000000000001001011111100011010000000000
111000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000000000000000000001101000001101001010110000000
100000000000001111000011110011001111100110010010000001
000000000000000000000011100000011111010111000100000000
000000000000000000000000001101011100101011000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000001101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000010100000000000010110100000000000
100000000000000000000000001111000000101001010000000000

.logic_tile 2 1
000000000000000000000000000001100000000000001000000000
000000000000000000000010110000100000000000000000001000
000000000000000000000011100111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010111101000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000010110000000000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000101000010100000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000101000000000001001000001100111000000000
000000000000000101000000000000100000110011000000000000

.logic_tile 3 1
000001000000000101000010100000000000000000001000000000
000000000000001111100100000000001000000000000000001000
000000000000001000000000000001100000000000001000000000
000000000000001111000000000000001001000000000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000101000000010101101001001100111000000000
000000000000001101100011100000001011110011000000000000
000000000000000000000000000111101001001100111010000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000011101001001100111010000000
000000000000000000000010110000101011110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000010110000001000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000001111000000000000001111110011000001000000

.logic_tile 4 1
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000010110100000000000
000001000000000101000000000000100000010110100000000000

.logic_tile 5 1
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000101000010100000011111001100111000000000
000000000000000000100110110000011000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000010110000000000110011000000100000
000000000000000000000000000000001001001100111000000000
000000000000001101000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000111000000001000001100111000000000
000000000000000000000010010000001110110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000001001000000000000100000110011000000000000
000000000000000000000111000011101000001100111000000000
000000000000000000000000000000100000110011000000000000

.ramb_tile 6 1
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001110000000000000001000
000000000000001111100000000101100000000000001000000000
000000000000001011100000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001011100111000001100001000000001000000000
000000000000001011100100000000001110000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000010000000001101000000000000000000
000000000000000011100000000001100000000000001000000000
000000000000000001000000000000001001000000000000000000

.logic_tile 8 1
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001111000000000000001000
011000000000000000000000010011100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000100000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000001100110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000001000010000000000110000000001001001100111100000000
000000000000010000000000000000001100110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000010100000000000110011000000000000
000000000000100000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000010100101101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 9 1
000000000010000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001011000000000000000000
000000000010000111100111100000001001110011001000000000
000000000000010000000100000000001111110011000000000000
000000000000000000000000010101001000110011001000000000
000000000000000000000011100000101111001100110000000000
000000000010001000000000000011101001110011001000000000
000010000000000111000000000000001101001100110000000000
000000000000000111000000000111001000110011001000000000
000000000000000000100010000000001111001100110000000000
000001000000000011100000000001101000101010101000000000
000000000000000000000010000000000000101010100000000000
000000000000000000000011100011001000110011001000000000
000000000000000000000100000000001111001100110000000000

.logic_tile 10 1
000001000100000111000110110001000000000000001000000000
000000000000000000100010100000001111000000000000001000
000000000000001001000110100011100000000000001000000000
000000000000000101100000000000001101000000000000000000
000000000000001000000111110001100000000000001000000000
000000000000001111000111110000001001000000000000000000
000000000000000101100000010101000000000000001000000000
000000000000000000000010100000101001000000000000000000
000000000000000000000111100101000001000000001000000000
000010000000000000000000000000101000000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000001011000000000000001010000000000000000000
000000000000000000000010000101100001000000001000000000
000000000000000000000000000000101110000000000000000000
000001000000000111000011100111100001000000001000000000
000000100000000000100100000000101001000000000000000000

.logic_tile 11 1
000001000000000000000111100000000001000000001000000000
000000000000000000000110000000001010000000000000001000
000000000000000000000011100101000000000000001000000000
000000000000000000000100000000101001000000000000000000
000000000000000001000011100011000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000100111100000000001000001000000001000000000
000000000001000000000000000000101001000000000000000000
000000000100001001000110100111100001000000001000000000
000000000000001111000000000000101101000000000000000000
000000001100100000000000000111100001000000001000000000
000000000001010000000010010000101110000000000000000000
000001000000000000000010010111000000000000001000000000
000000000000000000000110100000101111000000000000000000
000000000000000000000010100011000000000000001000000000
000000000000001111000011110000001101000000000000000000

.logic_tile 12 1
000000000100000111000000000000000001000000001000000000
000000000000000000100000000000001101000000000000001000
000000000000001000000000000111100000000000001000000000
000000000000001111000011110000000000000000000000000000
000000000000000000000000000011101001110011001000000000
000000000000000000000000000000101100001100110000000000
000001000000000111100000000001101000101010101000000000
000010100000000000000000000000000000101010100000000000
000001000000000000000000000001001001110011001000000000
000000000000000000000000000000001100001100110000000000
000000000000000000000111010101101000110011001000000000
000000000000000001000111010000001110001100110000000000
000010000000000000000000000111001001110011001000000000
000000000000000001000000000000001001001100110000000000
000000000000000011100000000000001000111100001000000000
000000000000000000100000000000000000111100000000000100

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001100000000000000000000000
110000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000111100101100000000000001000000000
000000000000000101000000000000100000000000000000001000
000010000000000000000010100111000000000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000101000110110000001100000000000000000000
000000000000000111000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000000101000000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000001000000000101100000000000001000000000
000000001000000000100000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001100110011000000010000
011000000000001001100011101111011000000000000000000000
100000000000000001000100000001101110010000000000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000000000010110100000000100
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010001000000110110011011001010000000000000000
000000000000000101000010010111111100000000000000000000
000000000000001101100110000011001101100000000000000000
000000000000000101000000000000011100100000000000000000
000000000000001101100110000000000000001111000000000000
000000000110001001000100000000001111001111000000000100
000000000001010000000000000000000001001111000100000000
000000000000100000000000000000001101001111000000000000

.logic_tile 3 2
000000000000001000000110011101001000100001000110000000
000000000000000001000011111101001000111011010001110000
111000000000000000000110001101100001100000010100000000
100000000000000000000000001111101011110110110001000100
010000000000001000000010100000001000001100110000000000
100000000000000101000010100000011001110011000000000000
000000000000000000000110101011011010101001010110000000
000000000000000000000010101001110000010101010000000100
000000000000000000000110010101001111101100010110000100
000000000000000000000110000000111011101100010000000100
000000000000000000000000000101011010101001010100000100
000000000000000000000000001011110000101010100000000100
000000000000000000000111110000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000000010111001000001100110000000000
100000000000000000000010011001110000110011000000000000

.logic_tile 4 2
000000000000000101000000000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000000000010100101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010100101000001000000001000000000
000000000000000101000010110000001011000000000000000000
000000000000010000000010000101100001000000001000000000
000000000000100000000010110000101001000000000000000000
000000000100000101100110100011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 5 2
000000000000000101000010111101001000110100010110000000
000000000000000000000011111111001100010001110010010001
111000000000000101000010100101111111001110100100000000
100000000000000101000110110000111001001110100000000100
010000000000001011100010101101100001100000010110000001
010000000000000001100110111111101001111001110000000100
000000000000000101000010100111111011000111010100000000
000000000000001101100010100000101000000111010000000100
000000000000000000000000001101000000111001110110000000
000000000110000111000000001111101010100000010000000100
000000000000000000000000000000011111110001010110000000
000000000000000000000000000001011111110010100000000100
000000000000000000000000001000011011111001000100000000
000000000000000000000000000001001111110110000010000110
000000000000100000000010110101011110101001010100000100
000000000001000000000111001001110000101010100010000010

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000010000000010000000000000000000000000000001000000000
000001001010100000000000000000001100000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000100000
000000000000000000000000011011001110100000000000000000
000000000000000000000010001111001110000000000000000000
000000000000000000000000000000011100101000000000000001
000000000000000000000000001101010000010100000000100000
000000000000000101100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000111101110000010000000000100
000000000010000000000010100111101100000000000000000000
000000000000000101000000000011000000010110100000000001
000000000000000101000000000000000000010110100000000000
000000000000000000000110100111100000010110100000000000
000000000000000000000000000000100000010110100000000100

.logic_tile 8 2
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000000000110011000000010010
011000000000000000000000010101001000001100111100000000
000000000000000000000010000000000000110011000000000000
000010100000000001100000000000001000001100111100000000
000011000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010000001001001100111100000000
000000001110000000000010000000001100110011000000000000
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000000000110011000000000000
000010100000001000000000000000001001001100111100000000
000001000000000001000000000000001001110011000000000000
000000000000000001100110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 9 2
000000000000000000000010000101101001110011001000000000
000000000000000000000100000000001011001100110000010000
011000000000001101100000010000001000110011001000000000
000000000100000101000010100000001001110011000000000000
000000000000000000000110110000001000111100001000000000
000000000000000000000010100000000000111100000000000000
000000000000000000000010010000000000001111000000000000
000000000000000001000010000000001100001111000000000001
000000000010000101000000000000000001001111000000000100
000000000000000000100000000000001000001111000000000000
000000000000000000000000000001101011000010000000000000
000000000000000000000000001101111000000000000000000000
000000000000000000000000000000011011001100110100000000
000000000000000000000000000000011111110011000000000000
000000000000000000000110000000011110000011110100000000
000000000000000000000000000000010000000011110000000000

.logic_tile 10 2
000000000000000101100000000101000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000010100000001000000000010101000000000000001000000000
000000000110000101000010100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000010101000000000000001000000000
000000000100000000000011010000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 11 2
000000000000000001000000000101100001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000110010101100000000000001000000000
000000000000000000000110010000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001001100000000000000001000000001000000000
000000000000001001100000000000001001000000000000000000
000000100000000000000000000001100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 12 2
000000000000000000000000000001101101100010000000000000
000000000000000000000000001011111001001000100000000000
000000000000000101000010101011101010111111000000000000
000000000000000000100110110001111111000000000000000000
000000000000001001100010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000000001000000111010000000000000000000000000000
000000000000000011000111110000000000000000000000000000
000000000000000000000010011111001010100000000000000000
000000000000000001000011001101001010000000000000000010
000000000000000101000111001101111100101011010000000000
000000000000000000000010000011011011001011100000000000
000000000000000000000000000111001100101010100000000000
000000000000000000000000000000100000101010100000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000010010011000000000000001000000000
000000000000000000000011100000100000000000000000010000
111000000000000000000000000101001000111101010110000000
100000000000000000000000001001000000111111110000000000
010000000000000001100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001111001111000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111100000010110100000000100
000000000000000000000011100000100000010110100000100000
000000000000000011100000010111100000010110100000000000
000000000000000000100011010000000000010110100000000000

.logic_tile 2 3
000000000000000000000011100000000001000000001000000000
000000000000000111000000000000001101000000000000001000
000000000000000000000000000000011100110011001000000000
000000000000001001000000000000011100110011000010000000
000000000000000000000000000001001000101010101000000000
000000000000000000000000000000100000101010100000000100
000000000000000000000000000001001000101010101000000000
000000000000000000000011100000000000101010100000000001
000000000010000011100000000111001000101010101000000000
000000000000000000100000000000100000101010100000000001
000000000001010000000000010000001001110011001000000100
000000000000100000000011000000001011110011000000000000
000000000000000000000000010111101000101010101000000010
000000000000000000000011000000100000101010100000000000
000000000000000000000000010001101000101010100000000000
000000000000000000000011010000000000101010100000100000

.logic_tile 3 3
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001011000000000000001000
000000000000000101000000000000001011001100111000000000
000000000000000000000000000000011010110011000000000110
000000000000000101000010100001101000001100111000000000
000000000000000101000000000000000000110011000000000001
000000000000000000000000000001001000001100111000000000
000000000000000101000000000000100000110011000000000101
000000000000000000000000010000001001001100111000000000
000000000000000000000010010000001101110011000000000001
000000000000000000000000010101001000001100111000000100
000000000000000000000010010000000000110011000000000001
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000001
000000000010000000000000000000001000001100110000000000
000000000000000000000000000000001010110011000000000110

.logic_tile 4 3
000000000100001111100000010000001000111100001000000000
000000000000001001100010010000000000111100000000010000
111000000000000001100000001000000000010110100000000000
100000000000000000100000000001000000101001010000000000
110000000000000111000110000000000000001111000000000000
010000000000000000100000000000001000001111000000000000
000000000000001111100000000000001010000011110110000000
000000000000000001000000000000010000000011110010000011
000000001000000000000000011111011101000100000000000000
000000000000000000000011111111001010001010100000000000
000000100000000101000000001011101010100000000000000100
000001000000000111000000000101001000000000000001000000
000000000000001000000000000000000000010110100000000000
000000000000000001000000001001000000101001010000000000
000000000000000000000010100000011110010000000000000000
000000000000000000000000000111011000100000000000000000

.logic_tile 5 3
000000000000000101000110100001000000000000001000000000
000000000000000000100010100000100000000000000000001000
000000000000000101000000000011100001000000001000000000
000000000000000101000000000000101000000000000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000010110000101000110011000000000000
000000000000000000000010100101101001001100111000000000
000000000000000000000010100000101111110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101101110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000011100000101011110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000101001110011000000000000
000000001100000000000000000011101000001100111000000000
000000000000000000000011100000101000110011000000000000

.ramb_tile 6 3
000000000000100000000000000000000000000000
000000001111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000111100011000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000011100000000011000001000000001000000000
000010000000000000100000000000101101000000000000000000
000000000001010000000000000001101001001100111010000000
000000000000100000000000000000001111110011000000000000
000000000010000111100111100101101000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000000000000111100001001000001100111000000100
000000000000000000000111100000100000110011000000000000
000000000000000000000011100111101001001100111000000000
000000000110000000000000000000101110110011000000000001
000000000000000000000000000011101001001100111000000000
000000000000000000000010000000101010110011000000000000
000000000000000000000011100111101000001100111000000000
000000000000100001000000000000101111110011000000000000

.logic_tile 8 3
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000001000000000000000001000001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000001000000010100111001000001100111100000000
000010100000010001000010100000100000110011000000000001
000000000000000101000000000000001000001100111100000000
000000000000000101000010100000001101110011000000000000
000000000100000001100110001000001000001100110100000000
000000000000000000000000000001000000110011000000000000
000000000000000000000000001101011010100000000000000000
000000000000000000000000001101101011000000000000000000
000000000000000000000000011011001111100000000000000000
000000000000000000000010001111111110000000000000000000
000000000000000001100110001001100000000000000000000000
000000000000000000000000000101000000010110100000000000

.logic_tile 9 3
000000000010101000000110100000000000001111000000000000
000000000110000101000000000000001000001111000000000000
000000000000001000000000000000000000001111000000000000
000000000000000101000000000000001001001111000000000001
000000000000000000000000010000000000001111000000000000
000000000000000000000010100000001101001111000000000000
000000000000000101000110100000011000000011110000000000
000000000000000000000000000000000000000011110000000100
000000000000000000000110011001001011000000000000000100
000000000000000000000110010101111011000000100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000001100000010111100000010110100000000000
000000000000000000100010010000000000010110100000000000

.logic_tile 10 3
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000011111100000111111110000000000
000000000000000000000010011011100000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 11 3
000000000010000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000010000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001011000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000010000000000000000000001000000001000000000
000000001110000111000000000000001000000000000000001000
000000000000001111000111010000000001000000001000000000
000000000000000111000111010000001000000000000000000000
000000000000000000000000000000001000001100111000000000
000000000001000000000000000000001000110011000000000000
000000000000000011100000000001101000001100111000000000
000000000000000000100000000000101110110011000000000000
000000000000000000000000000111001001001100111000000100
000000000000000000000000000000001010110011000000000000
000001000000000000000000000000001001001100111000000000
000010100000000000000000000000001001110011000000000000
000010100110000011100111000000001000001100111000000000
000001000000001001000000000000001111110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000001110110011000000000000

.logic_tile 13 3
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000101111100100010100000000000
000000000000000000000000000101111011101000100000000000
000000000000001000000110110000000000000000000000000000
000000000000001111000010100000000000000000000000000000
000000000000000101100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000000000000000000010110100000000000
000000001110000000100000001101000000101001010000000000
000000000000000000000000010000011010000011110000000000
000000000000000000000010000000000000000011110000000000
000000000000000000000010000000001100001100110000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000001000010100000000000000000001000000000
000000000000000001100100000000001111000000000000000000
000010111110000000000000010101000000000000001000000000
000000010000001111000011100000000000000000000000000000
000000010000000000000111000000000001000000001000000000
000000010000000001000000000000001010000000000000000000
000000010000000000000000000011100000000000001000000000
000000010000000000000011110000101101000000000000000000
000000010000000000000000000011100001000000001000000000
000000010000000000000000000000001101000000000000000000

.logic_tile 2 4
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000001000000000000011111110001100111000000000
000000000000000011000000000000110000110011000000000000
000000000001011000000000000111001000001100111000000000
000000000000000011000010000000001100110011000000000000
000000000000001000000000000011001000001100111000000000
000000000000001011000000000000001011110011000000000000
000000110000001000000000000101001000001100111000000000
000001010000000011000010000000001100110011000000000000
000000110000000000000000000001101000001100111000000000
000001010000000000000010000000001111110011000000000000
000000010000010000000000010111001000001100111000000000
000000010000000001000011010000101101110011000000000000
000000010000000000000010100011001001001100111000000000
000000010000000000000100000000001010110011000000000000

.logic_tile 3 4
000000000000000111100110100011100001000000001000000000
000000000000000000000000000000001111000000000000001000
000001000000100000000111010101000001000000001000000000
000000000000000000000110100000001011000000000000000000
000000000000000101100011110101000000000000001000000000
000000000000000000000110100000101110000000000000000000
000000000000001101100110100011100000000000001000000000
000000000000000101000011100000101001000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000001011000000000000000000
000000010000000001000000000101100001000000001000000000
000000010000000000000010010000001111000000000000000000
000000010000000001000000000001100001000000001000000000
000000010000000000000000000000101001000000000000000000
000000010100000000000011100101100000000000001000000000
000000010000000000000110000000101000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000001000000000
000000000000001001000000000000001011000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000010100101001000101010101000000000
000000000000000001000010000000000000101010100000000000
000000000001000000000000000001001001110011001000000000
000000000000100001000000000000001111001100110000000000
000000010000000101100000000101101000110011001000000000
000000010000000000000000000000001000001100110000000000
000000010000000000000000000000001000110011001000000000
000000010000000001000000000000001111110011000000000000
000000010000000000000000010000001001110011001000000000
000000010000000000000010100000001100110011000000000000
000000010000000000000000000000001000110011001000000000
000000010000000000000010000000001100110011000000000000

.logic_tile 5 4
000000000000000000000000010011001001001100110000000000
000000000000000000000011010000001101110011000000110000
001000000000000011100000010000001000000011110010000001
000000000000000000000011010000010000000011110000000010
000000000000000000000000011000000000010110100010000001
000000000000000000000011001001000000101001010000000010
000000000000000000000000000111000000001100110000100000
000000000000000000000000001101101101110011000000000000
000000010000000001000111000101000000111111110000000000
000000010000000000000100001111100000000000000000000000
000000010000000000000000010000000001000000100100000000
000000010000000000000011000000001000000000000000000000
000000010000000000000110000011001010001100110000000001
000000010000000000000100001111110000110011000000000000
000000010000000001100000000111100000000000000100000000
000000010000000000000000000000000000000001000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000100000000010101000001000001100110000000000
000000000000000000000011111001001101110011000000010100
000000000000000000000010110000000000001111000000000000
000000000000000000000011100000001011001111000000000000
000000000000000111000111100000001000000011110000000000
000000000000000111000110100000010000000011110000000000
000000000000000000000000001000000000010110100000000000
000000100000000101000010100101000000101001010000000000
000001010000000000000000010001101011001000100000000001
000000110000000000000011011101101101100010000000000000
000000010000000000000000000101001001100010000000000000
000000010000000000000011101001011011000100010000000100
000000010000000000000000000000011000000011110000000000
000000010000000000000000000000010000000011110000000000
000001010000000000000000001000000000010110100000000000
000000110000000000000000001101000000101001010000000000

.logic_tile 8 4
000001000000000111000000010000000001000000001000000000
000000000000000000100011110000001000000000000000001000
000000000000000111000111100000000001000000001000000000
000000000000001001100100000000001111000000000000000000
000100000000100000000000000101101000110011001000000000
000000000000000000000011110000101001001100110000000001
000000000000000000000011100011001000110011001000000000
000000000000000000000110010000101000001100110000000100
000000010010100000000000000001101000110011001000000000
000000011100000000000010010000101101001100110000000100
000000010000000000000000000000001000110011001000000000
000000010000000000000000000000001011110011000000000100
000010010100100000000000000001101000101010101000000100
000001010001010000000000000000000000101010100000000000
000000010000000000000000000101101001110011001000000001
000000010000000000000011110000101011001100110000000000

.logic_tile 9 4
000000000000000000000000000101100000000000001000000000
000010000000000101000000000000100000000000000000001000
000000000000000101000010100000000000000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000000000011110000101010000000000000000000
000000010000000000000000010001100000000000001000000000
000010010000000000000011010000100000000000000000000000
000000010000000000000000000001100000000000001000000000
000000010000000000000011110000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000001000000000101100001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000001000000000000001100000000000001000000000
000000000000001101000011110000101110000000000000000000
000000000000000000000111100101000000000000001000000000
000000000000000001000100000000001101000000000000000000
000000000000001000000000000011000000000000001000000000
000000000000001011000000000000001000000000000000000000
000001010001010111000000010111100000000000001000000000
000000010000000111000011100000101111000000000000000000
000001010000001101100000000011100000000000001000000000
000000110000000101000000000000001100000000000000000000
000000010000001000000110110111000000000000001000000000
000000010110000111000010100000101011000000000000000000
000000010000000001000000000001100001000000001000000000
000000010000000000100011100000001100000000000000000000

.logic_tile 11 4
000010000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000001100000010110100000000000
000000000000001101000010110000100000010110100000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000001000000000000000000000000011110000011110000000000
000010100000000000000000000000010000000011110000000000
000000010000000000000000000000000000001111000000000000
000000010000000000000000000000001001001111000000000000
000000011100000000000000000000011000000011110000000000
000000010000000000000000000000000000000011110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.logic_tile 12 4
000010000000010000000011100001101001001100111000000000
000000001010010000000000000000001010110011000000010001
000000001110100011100010100101101000001100111000000000
000000000001000000100010100000001001110011000000000100
000010101010011000000000000000001000111100001000000000
000000000000000001000010100000000000111100000000000001
000000000000000001000000000000000000001111000000000000
000000000000000101100000000000001011001111000000000000
000010110000010000000000000001100000010110100000000000
000001010000000000000000000000100000010110100000000000
000000010000000000000000000000000001001111000000000000
000000010000000000000000000000001010001111000000000000
000000010000010000000000000000000001001111000000000000
000000010000000000000000000000001001001111000000000000
000000010000000111100111000111111110111111000000000100
000000010000000000000100000101011011010110000000000000

.logic_tile 13 4
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000101000010110111100001000000001000000000
000000000000000101000010100000101110000000000000000000
000000000010000111100110100001100000000000001000000000
000000000000000000100000000000101010000000000000000000
000000000000000101100111100101000000000000001000000000
000000000000001111000000000000101111000000000000000000
000000010000000111000000000111000001000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000111000000000000001100000000000000000000
000000010000000000000000000001100001000000001000000000
000000010000000111000011100000001011000000000000000000
000000010000001000000010000001100001000000001000000000
000000010000000011000000000000101010000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000010000
111000000000000000000000000000001000111100001000000000
100000000000000111000000000000000000111100000000000010
010000000000000000000000000000000000001111000000100000
100000000000000000000000000000001100001111000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000011000000100000110000000
100000010000000000000000000000000000000000000010100010

.logic_tile 2 5
000000000000010000000000000101101001001100110000000000
000000000000000000000000000000101011110011000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000001111000000100001
000000000000000000000000000000001011001111000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000010100001000000000111000101000000000000001000000000
000001000000000000000011100000001111000000000000010000
000000000000000001100000010000001000111100001000000000
000010000000001111000011010000000000111100000000000100
000000000000001000000000011101011001110000000000000000
000000001010000101000011010001101101000000000000000000
000000000000000000000011111011001111100001000000000000
000000000000000000000111001011101111000000000000000001
000000010010000111100110111101101101100010000000000000
000000010000000000000010000111101011001000100000000000
000000010000000001000110010000001001100000100000000000
000000010000001001000010001111011110010000010000000000
000000010001000111000011101001001111000000000000000000
000000010000000111000010010011101001110011000000000000
000000010000001001000011111111100000110000110000000000
000000010000000001000011100011101101000000000000000000

.logic_tile 4 5
000000000000000111000000010101001000101010100000000000
000001000000000000000010000000000000101010100000010000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000001000000111000000000000001011000000000000000000
000000000000000000000110000000011110100000100000000000
000000000000000000000100000001001111010000010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000011100000000001000000000000000100000000
000000010000000000100000000000100000000001000000000000

.logic_tile 5 5
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101110000000000000001000
000000000000000000000111000001100000000000001000000000
000000000000000101000100000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000001000000000000111100000000000001000000000
000000000000000111000000000000001101000000000000000000
000000010000000000000110010111100001000000001000000000
000000010000001111000110010000001101000000000000000000
000000010000000001100000010011000001000000001000000000
000000010000000000100011010000001100000000000000000000
000000010000001001000111110111100000000000001000000000
000000010000000111100011100000101111000000000000000000
000001010000001011100110010111100001000000001000000000
000000110000001001100110010000101010000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000111100010100011100000000000001000000000
000000000000000000000000000000101111000000000000001000
000001000000000111000010100101100001000000001000000000
000010000000001101100010100000001000000000000000000000
000000000011000101000111100101100000000000001000000000
000000000010001111000010100000001010000000000000000000
000000001100000011100000000111100000000000001000000000
000000000000001111100000000000101011000000000000000000
000000011100000000000000000001000000000000001000000000
000000010000000000000000000000101110000000000000000000
000000010000100000000011100001100000000000001000000000
000010110000010000000000000000001000000000000000000000
000000010000000111000111000001100000000000001000000000
000000010000000000000100000000101011000000000000000000
000001011110000000000111000001100000000000001000000000
000010010001000000000100000000101010000000000000000000

.logic_tile 8 5
000000000001100000000000000000001001110011001000000000
000000000000100000000000000000001010110011000000010001
000001000110000000000000000111101000110011001000000000
000010000000000000000000000000101011001100110000000100
000000100000010000000000000000001000111100001000000000
000001000000000000000011110000000000111100000000000001
000000001110000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000010000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000100010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000010100001000000000000000101000000000000001000000000
000000000100100111000000000000100000000000000000010000
000000000000001000000000010111100000000000001000000000
000000000000001011000011010000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000011100000000001100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000010000000000000010000011101001010000000000000000
000000010000000000000000000001101000110000000000100010
000000010000000000000011100101100000010110100000000000
000000010000000000000100000000000000010110100000000000
000000110000010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000100000000001100000000001100001000000001000000000
000001000110000000100000000000001000000000000000010000
000000000000000101100000000000000000000000001000000000
000000000000001101100000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000010010000000000000000000000001111000000000000000000
000000010000000000000000000111100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010010000000000000000000000001000000001000000000
000000010000000000000000000000001111000000000000000000
000000010000000000000110100111100000000000001000000000
000000010000000000000000000000100000000000000000000000

.logic_tile 11 5
000010000001010000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000001000000000000000000000101100000000000001000000000
000000100000000000000011110000100000000000000000000000
000000000101000000000111100111101000001100111000000000
000000000000100000000100000000000000110011000000000000
000000000000101000000010000111001001001100111000000000
000000000001001011000111100000101011110011000000000000
000001010000000000000000000101101001001100111000000000
000000011010000000000000000000101001110011000000000000
000001010000001000000000000101001001001100111000000000
000000110000001011000000000000101011110011000000000000
000010010000000000000010000000001001001100111000000000
000000010000000000000000000000001100110011000000000000
000001011110100000000000000000001001111100001000000000
000000110001000111000000000000001011111100000000000000

.logic_tile 12 5
000010100000100111100011100000000000000000001000000000
000000001010000000100000000000001010000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001000000000000000000000
000010000000000111100000000111000001000000001000000000
000000000000000000000011110000001010000000000000000000
000000000000000111000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010010000000000000000000111000001000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000000000000010011100000000000001000000000
000000010000000001000011010000001001000000000000000000
000011010000000000000000000101000000000000001000000000
000000010000000001000000000000100000000000000000000000
000001011110000000000111000011100001000000001000000000
000000110000000000000011110000001111000000000000000000

.logic_tile 13 5
000000000000000000000011100001000001000000001000000000
000000000000000000000000000000101100000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000010000000000000010110000000000000000001000000000
000000010000000111000110010000001101000000000000000000
000000010000001101000000000011000000000000001000000000
000000010000001001100000000000100000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000000000000000011000000000000001000000000
000000010000000000000000000000100000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000001000000000000101100000010110100000000001
100000000000001011000000000000100000010110100000000000
010000000000000000000010100000001100000100000100000000
100000000000000000000100000000010000000000000011000100
000000000000001000000010100001000000010110100000000000
000000001100000111000110110000100000010110100000000000
000000000000000000000110000000000000001111000000000000
000000000110000000000000000000001011001111000010000000
000000000000000000000000001001111011110011000000000000
000000000000000000000000001101011010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000100000000011100000000000000001000000001000000000
000000000000000000000011100000001000000000000000001000
000000000000000011000111100101000001000000001000000000
000000000000000111000000000000101011000000000000000000
000010000000000111000110100011000001000000001000000000
000000000000000000000010000000101111000000000000000000
000000000000000111000111000101100001000000001000000000
000000000000000001000011100000001000000000000000000000
000000000000100000000011000001000000000000001000000000
000000000001010000000100000000001001000000000000000000
000000100000000000000000000011100000000000001000000000
000000000000000000000011110000101011000000000000000000
000000000000000000000000000101100000000000001000000000
000000001000000000000000000000001010000000000000000000
000000000000000000000011100101100001000000001000000000
000000000000000000000000000000101001000000000000000000

.logic_tile 3 6
000000000000001111100010100001000000000000001000000000
000000000000001111100100000000000000000000000000001000
000000000000000000000000000001000001000000001000000000
000000000000001101000000000000001110000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000010110000001101000000000000000000
000000000000100000000000000111000000000000001000000000
000000000001000000000010010000001110000000000000000000
000000000000000001000010000001100001000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000001001000000000101100000000000001000000000
000000000000000111000010100000101101000000000000000000
000000000000000111000010000111100000000000001000000000
000000000000001111100000000000001001000000000000000000

.logic_tile 4 6
000000000000001000000000000011100000000000001000000000
000000000000001011000011100000001100000000000000001000
000000000110000111100000010111100001000000001000000000
000000000000000000100011000000101000000000000000000000
000000000000001000000011110111100000000000001000000000
000000000000000011000011000000001011000000000000000000
000000000000001111000000000001000000000000001000000000
000000000000000011000000000000101010000000000000000000
000000000000001000000011100101000001000000001000000000
000000000000000111000000000000101010000000000000000000
000000000000000111000000000111000001000000001000000000
000000100000000000000000000000001010000000000000000000
000000100000000111000000000011000001000000001000000000
000001000000000000000011110000101001000000000000000000
000000000000001000000011100001000000000000001000000000
000000000000001011000000000000001111000000000000000000

.logic_tile 5 6
000000000000000000000010000111100000000000001000000000
000000000000000000000100000000001100000000000000010000
001000000000000000000010000000001000111100001000000000
000000000001000000000100000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000000000000001000000100100000000
000000000000010000000000000000001101000000000000000000
000000100000001000000000001000000000010110100010000000
000001001000001001000000000101000000101001010000000000
000000000000000000000110000101111101110011000000000000
000000000000000000000110001001011001000000000010000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000010000000001111100000000011100001000000001000000000
000001000000001011000000000000101101000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000000000000001001000000011011111010100010000000000000
000000000000001011000011000111111000000100010000000000
000000000000000011100000000101001100000000000000000000
000000000000000000000010000001011011100000000000000000
000000000000000000000110010101100000010110100000000000
000000000000000000000011100000100000010110100000000000
000000000000001000000010010011111010011111110000000100
000000000000000011000110001111001101111111010000000000
000001000000000000000000010101000000010110100000000000
000000000100000000000010000000000000010110100000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000101100000000000001000000000
000000000000000000000011100000001001000000000000001000
000000000000000000000010010101100000000000001000000000
000000000000000111000111010000001100000000000000000000
000000000000001001000000010011100001000000001000000000
000000000000000011100011000000001110000000000000000000
000000000000000011100010000001100001000000001000000000
000000000000000001100000000000101101000000000000000000
000000000000001101100000000101000000000000001000000000
000000000000000011000000000000001100000000000000000000
000101000000000001000010000101000000000000001000000000
000000100000000000000000000000001011000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000100000001000000000101100001000000001000000000
000000000000001011000000000000101001000000000000000000

.logic_tile 9 6
000000000100110111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000000001000000000100110010000000000
000000000001000000000000001101001000011001100000000000
000000000000100000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000100000000111100001100000000000001000000000
000000000000000111000100000000100000000000000000010000
000000000000100111000110000000000001000000001000000000
000000000001010000100110010000001001000000000000000000
000000000000001000000111000001100000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000001001100000001111101000011100000000000000
000000001110001001100000001011001100111100000000000000
000100000001110101100110011000000000010110100000000000
000000000100000000000011000101000000101001010000000000
000001001100100000000110000101101101001000100000000000
000010100001010000000000001001011111100010000000000000
000000000000000101100000000001101100000001000000000010
000000000000000000100000001101011110000011000000000000
000000000000000001100000011001011000100010000000000000
000000000000000000000011000101011010001000100000000000

.logic_tile 11 6
000000000000000000000011100001101001000100000000000000
000000000100000000000110100000101001000100000000010000
000000000000000111000111100101101101001000000000000000
000000000000000000000010100101111010000000000000000000
000011000000001101000010100111001110110011000000000000
000000000000000001100000000101011011000000000000000000
000000000000001111100110000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000000011000011000101010100000000000
000000000000000000100010000101000000010101010000000000
000000000000000000000010000111000001110011000000000000
000000000000000000000000001001101110001100110000000000
000000000001000000000011100000000000000000000000000000
000000000000100001000111110000000000000000000000000000
000000000000000000000111001111101000000000000000000000
000000000000001001000000001011111100110011000000000000

.logic_tile 12 6
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001011000000000000010000
000000000000000011100110000000001000111100001000000000
000000000000000000000011100000000000111100000001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000010110100000000000
000000000000000101000000000011000000101001010000000000
000010100001010001000000010111111100000000000000000000
000000000000000000000011011001000000101000000000000000
000000000000001001000000000001000000010110100000000000
000000000000000001000000000000100000010110100000000000
000000001110000001000000001101111001000000000000000000
000000000000000000000000000011011001010000000000000000
000000000000000000000000000011001111111111000000000000
000000000000000001000000000011101000101001000000000000

.logic_tile 13 6
000000000000000000000000000001100000000000001000000000
000000001010000000000000000000000000000000000000010000
000000000000000011100000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000001010000000111000001100000000000001000000000
000000001010000000000100000000000000000000000000000000
000000000000000000000111110000000001000000001000000000
000000000000000000000110100000001000000000000000000000
000010000000000000000000001101101000010100000000000000
000000000000000000000000001101101011001000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000101000000000101000000000000001000000000
000000001000000000100010100000100000000000000000001000
000000000000000000000000000011001000001100111000000000
000000000000001101000000000000110000110011000010000000
000000000000000000000000000101101000001100111000000000
000000000000000000000010100000101111110011000010000000
000000000000000101000010100111001000001100111000000000
000000000000000000100110010000101000110011000000000000
000000000000000000000011100111101001001100111000000000
000000000000000000000010010000101000110011000010000000
000000000000000000010000000101101001001100111000000000
000000000000000000000010010000101111110011000010000000
000000000000000000000011100011001001001100111000000000
000000000000000000000000000000101010110011000001000000
000000000000000000000000000011101000001100111000000000
000000000000000000000011100000101101110011000000000000

.logic_tile 2 7
000001000011010101100110100001100001000000001000000000
000010100000000000000000000000001100000000000000010000
000000000000001011100011110101000001000000001000000000
000000000000000101100010000000101001000000000000000000
000000000000001111000011110000001000111100001000000000
000000000110000111100010100000000000111100000000000000
000000000000001101100000000001101110100010000000000000
000000000000000001000011111101001110000100010000000000
000000000000000000000000011101011101100000000000000000
000000001000001101000011101001011110000000000000000000
000000000000001000000110000111101111001111110000000000
000000000000001101000000001001111010111111110000000000
000000100001001111100110010101101111000100010000000000
000000100000000111000010010101111010010001000000000000
000000000000000001100011100011001101110011000000000000
000000000000000000100100000001101001000000000000000000

.logic_tile 3 7
000000000000000000000000000001100001000000001000000000
000000000000000000000010000000001011000000000000010000
111000000000000111100000000111100001000000001000000000
100000000000001111000000000000001100000000000000000000
010000001110000000000000011101001000010000000000000000
010000000000000000000010100001101110000000000000000000
000000000000001101100010000000000001001111000000000000
000000000000001111000100000000001010001111000000000000
000000000000001000000000010000000000010110100000000000
000000000000000111000010000011000000101001010000000000
000000000000000001100010001000000000010110100000000000
000000000000000000000000001111000000101001010000000000
000000000000000101100000010111000000010110100000000000
000000000000000000000011100000100000010110100000000000
000000000000000001000000001101101100000000000110000000
000000000000000000000010001011010000101000000000100000

.logic_tile 4 7
000000000001000000000110010111100000000000001000000000
000001001010000111000111110000001000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000010100000000000000000000000011100000011110000000000
000000000010000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000100100000000000000000001110001111000000000000
000000001010000000000111100011100000010110100000000000
000000000001010101000000000000000000010110100000000100
000000000000000111100000000000000000000000000000000000
000000001000000000100000000000000000000000000000000000
000000001000000000000000000011101000100000000000000000
000000100000000001000000000000011001100000000000100000

.logic_tile 5 7
000000000000000000000000000101000000000000001000000000
000000000000000000000011100000000000000000000000001000
000000001110000000000000000101000000000000001000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010000111100001000000001000000000
000001000000000001000010000000001111000000000000000000
000000000000000000000000000111100001000000001000000000
000000000110000000000000000000101101000000000000000000
000000000000000111000000010001000001000000001000000000
000000000000000000100011010000101111000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000111100000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000000000000000111100001000000001000000000
000000000000000000000010010000001101000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000100011100000010000000001000000001000000000
000000000001010000100011010000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000100000000000011110011100000000000001000000000
000000000000000001000011000000100000000000000000000000
000000000000100000000000000001000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000001000011100011100001000000001000000000
000000000000000001100000000000001101000000000000000000

.logic_tile 8 7
000000100000000000000000010011000000000000001000000000
000001000000010000000011010000000000000000000000010000
000001000000000000000000000001000000000000001000000000
000010100000000000000000000000100000000000000000000000
000000000100000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000001000000000011100000000000001000000000
000000001010000000000000000000000000000000000000000000
000000000000100001000000000000000001000000001000000000
000000000001010000000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000010000000000000000000000000000000000000000
000001001110100000000000000000000001000000001000000000
000000100001000000000000000000001100000000000000000000

.logic_tile 9 7
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000111100000000011100001000000001000000000
000000000000000000100000000000001100000000000000001000
000000001110001000000111100001100001000000001000000000
000000000000001011000100000000001001000000000000000000
000000000001011111100111100101000001000000001000000000
000000000100001111000111100000001010000000000000000000
000000000000000001000111000111000000000000001000000000
000000000000000000100111100000101000000000000000000000
000000000000000000000010100011100000000000001000000000
000000000000000000000110110000101010000000000000000000
000000000000100111100111100101000001000000001000000000
000000000001011111000100000000101011000000000000000000
000000000000010000000010000101000000000000001000000000
000010000000000000000000000000101101000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101101000000000000000000

.logic_tile 11 7
000000000000000000000000000111100000000000001000000000
000000000000010000000000000000000000000000000000001000
000001000000000000000000000101111100001100111000100000
000000100000000111000000000000100000110011000000000000
000000000001000000000111100000000001000000001000000000
000000000000100000000000000000001000000000000000000000
000000000000001000000010000111100001000000001000000000
000000000000001011000000000000101100000000000000000000
000000000001010000000000000011100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001111000000010101000001000000001000000000
000000000000001011000011000000101100000000000000000000
000000000000100000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000001100001000000010000000001000111100001000000001
000000000000001011000100000000000000111100000000000000

.logic_tile 12 7
000010100000010000000000000001100000000000001000000000
000010000000101111000000000000101000000000000000001000
000000000000000000000011100111100001000000001000000000
000000000000000111000100000000101100000000000000000000
000000000011010000000000000111000000000000001000000000
000000000000100000000000000000101100000000000000000000
000000000000000000000011100111000000000000001000000000
000000000000000000000011100000001101000000000000000000
000000000110001000000010100111100001000000001000000000
000010000110001111000100000000001000000000000000000000
000000000000000001100010100111100001000000001000000000
000000000000000000100110110000001111000000000000000000
000000000000000111100000000101100001000000001000000000
000010000000000000100010110000101101000000000000000000
000000000000000101000111100101100001000000001000000000
000000000000001101100110000000101101000000000000000000

.logic_tile 13 7
000000000000000000000111100000000001000000001000000000
000000000000000000000110010000001010000000000000001000
000000000000001000000000000001100000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000001010111100000010011100000000000001000000000
000000001100000000100011100000101001000000000000000000
000000000000000111100000000011100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000011100000000000001000000000
000000000100001011000011110000101010000000000000000000
000000000000000000000011100011100000000000001000000000
000000000000000111000000000000001011000000000000000000
000000100100000000000000000011100000000000001000000000
000001000000000000000000000000101101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000011001000001100110010000000
000000000000000000000000000000101100110011000000010000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001111001111000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000111000011000000010110100000000000
000000000000000101000110100000000000010110100000000010
000000000000000000000000000011100000010110100000000000
000000000000000101000000000000000000010110100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000010100000010000000011110000000010

.logic_tile 2 8
000001100000000101100000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000001101100010100101100001000000001000000000
000000000000000101000100000000001101000000000000000000
000000000000000000000010100011101000001100111000000000
000000000000000000000100000000101011110011000000000000
000000000000000101000110100111101000001100111000000000
000000000000000000100000000000101000110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000111010101101001001100111000000000
000000000000000000000011000000101101110011000000000000
000000000000000000000000000001101001001100111000000000
000000001000000000000000000000001111110011000000000000
000000000000000000000111000111101001001100111000000000
000000000000000000000000000000101001110011000000000000

.logic_tile 3 8
000000000000000111000000000011100000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000001000000000011100011100001000000001000000000
000000000010000000000000000000101111000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001101000000000000000000
000010000000000000000000010111000000000000001000000000
000000000000000000000011000000101101000000000000000000
000000000000000001000111000011000000000000001000000000
000000000000000001000000000000101000000000000000000000
000000000000000001000000000011100000000000001000000000
000000000010000000000010010000101110000000000000000000
000000000001010001000010000101000001000000001000000000
000000000000000000000000000000101101000000000000000000

.logic_tile 4 8
000000100000000000000010000101100000000000001000000000
000001000100001111000000000000100000000000000000001000
000000000000000000000000010101100000000000001000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000010010001000000000000001000000000
000000000000000000000111110000101000000000000000000000
000000000000000001000111100101000000000000001000000000
000000000000001111000111100000101011000000000000000000
000000000000010000000000000000000001000000001000000000
000000000100000000000000000000001011000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000001010000000111000001000000000000001000000000
000010101000100000000100000000101111000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101010000000000000000000

.logic_tile 5 8
000000000000000000000000010000000001000000001000000000
000001000000000000000011010000001101000000000000010000
111000000000001001000000001001001001000000000000000000
100000000000001111100000001101101010000100000000000100
110010100001010000000000001000011001101101010000000000
010000001000000000000000001111001110011110100000000000
000000000000001000000000011000000000000000000100000001
000000000000000111000011110011000000000010000000000001
000000000000000000000000010011100000100000010001000101
000000001010000000000010000000101111100000010010000101
000000000000000101000110000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000001000000000110000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
010000000000000111100110001000000000010110100100000000
010000000000000000000110111111000000101001010000000010

.ramt_tile 6 8
000000000001010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000100000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000010100000000000000000000101100000000000001000000000
000000000000100000000000000000001101000000000000010000
000000001000000000000000000001100000000000001000000000
000010100000000000000011110000100000000000000000000000
000010100000000000000000000000001000111100001000000000
000000001000000000000000000000000000111100000001000000
000000000000100000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 8 8
000000100001000000000000000101000000000000001000000000
000001000100100000000000000000000000000000000000010000
000001000000000000000000000000000000000000001000000000
000010100000000000000000000000001010000000000000000000
000000000001000000000000000000001000111100001000000001
000000000000100001000000000000000000111100000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000111000000000000001000000000
000000000110000111000000000000100000000000000000001000
000001000000000000000010000111000001000000001000000000
000000100010000000000100000000001001000000000000000000
000000000000100000000000000101101000110011001000000000
000000000000000001000000000000001101001100110000000000
000000001110000000000000000001001000110011001000000000
000000000000000111000000000000001101001100110000000000
000000000000000000000010010001101001110011001000000000
000000000110000000000111010000101100001100110000000000
000000000000000000000000000000001000110011001000000000
000000000000000001000000000000001010110011000000000000
000000000000000111000000000000001000111100001000000000
000000000000000000100011100000000000111100000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 10 8
000010100001010000000000000000000001000000001000000000
000000001010000000000000000000001000000000000000010000
000000000000001000000000000101100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000001001110000101100000010000000001000000001000000000
000010100000000000000010100000001011000000000000000000
000010100000000000000000000101100000000000001000000000
000000000110000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001110000000000000000000001011000000000000000000
000000000001010000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 11 8
000010100100000111000011100000000001000000001000000000
000000000110000000100000000000001011000000000000001000
000000001100100000000000000011011011001100111000000000
000000000001010000000000000000011110110011000001000100
000000000000100111000000000000001000110011001000000000
000000000110000000000000000000001010110011000000000000
000000001110100000000010100000001000110011001000000000
000000000001010000000100000000001100110011000000000000
000010000000001011100000000111101000101010101000000000
000000001010001011000010010000100000101010100000000000
000000000000000000000000000011001000110011001000000000
000000000000000000000000000000001000001100110000000000
000010100000000000000000000000001000110011001000000000
000000000000000000000000000000001101110011000000000000
000000000000100000000000000000001000110011001000000000
000000000001000001000010010000001001110011000000000000

.logic_tile 12 8
000000100001000000000000000111000000000000001000000000
000001000000100000000000000000000000000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000111000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000010000000000000111000000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000010000001010101000000000111000000000000001000000000
000001000110001101100010110000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000

.logic_tile 13 8
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101111000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000010000001010000000000000000001000111100001000000000
000000000000000000000000000000000000111100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000011100000000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000010100111100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000101000000000101001000001100111010000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000

.logic_tile 2 9
000000000000001000000010100111001000101001100100000000
000000000000000001000110100001001111011001010000010010
111000000000000101100010111001101110010110100100000000
100000000000000101000010100101010000010101010000000100
010000000000100101000010111000011000010011100100000000
100000000000000000100010100101001111100011010000000100
000000000000001101000110100111001000111000100100100000
000000000000000101000010100000111011111000100000000000
000000000000000000000111100000011011000111010100000000
000000000000000000000000001111011001001011100000000100
000000000000000000000000000101001110101001010100000000
000000000000000000000000001001010000010101010000100000
000000000000000000000110100011000000010110100100000101
000000000000001101000000001101101111100110010000000000
010000000000000000000000001101101110101001010100000000
100000000000000000000000001001110000010101010000100000

.logic_tile 3 9
000000000000000000000000000101100000000000001000000000
000000000000100000000011100000101001000000000000010000
111000000000000000000111100111000000000000001000000000
000000000000000000000111110000100000000000000000000000
000000000000000000000110001001101001000010000000000000
000000000000000000000000001101101001000000000000000001
000000000000000000000111110000001010000011110100000000
000000000000000000000011100000010000000011110000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000100000000000000110000101100001000000001000000000
000000000010000000000100000000101101000000000000010000
111000000000000000000000000000000001000000001000000000
100000000000000000000000000000001111000000000000000000
010000100000000000000110000000001000111100001000000000
110000001000000000000010010000000000111100000000000001
000000000000000000000110010000000001100000010000000000
000000000000000000000111101101001100010000100000000000
000000100001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000111000000000101100000011001100100000000
000000000000000000100010000000101001011001100000000000
000000000001000000000000001000000000000000000100000000
000000000110000000000000001101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 5 9
000000000000001000000000000011000000000000001000000000
000000000000001111000000000000100000000000000000001000
000000000000010000000000010011100001000000001000000000
000000000000100000000011010000101011000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000010111100001000000001000000000
000000000000000000000011010000101011000000000000000000
000000000000000000000111100101100001000000001000000000
000000000000000000000011110000101110000000000000000000
000000000000000000000000010011000001000000001000000000
000000000000000000000011010000101011000000000000000000
000000100000000000000000000000000000000000001000000000
000001000000000000000011100000001000000000000000000000
000000000000000111000011100000001000111100001010000000
000000000000000000100100000000000000111100000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000100000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000110000000000011110111100000000000001000000000
000000000001010000000011000000000000000000000000000000
000000000010000000000000000001100000000000001000000000
000000000010000000000000000000101111000000000000000000
000011100000000000000000000011000000000000001000000000
000010100001010000000010000000100000000000000000000000
000010000000000000000111000001100000000000001000000000
000000000000000000000111100000101110000000000000000000
000000001000000000000000000001100001000000001000000000
000000000000001001000000000000101001000000000000000000
000010000000000111000010000011000000000000001000000000
000000000000100000000100000000100000000000000000000000
000000000000000001000000000011100001000000001000000000
000000000001000000000000000000001001000000000000000000

.logic_tile 8 9
000010100001000000000000010101100000000000001000000000
000000000000000000000011100000100000000000000000001000
000000001010100111000000000111100001000000001000000000
000000000001010000000000000000101000000000000000000000
000000000011010000000000000011000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000001100000000000000000111100000000000001000000000
000000100001010111000011110000101110000000000000000000
000011000000000000000011100101100001000000001000000000
000000000000000000000000000000001111000000000000000000
000001001010100011100000000001000000000000001000000000
000000101101010000000000000000100000000000000000000000
000000000101000000000000000011100001000000001000000000
000000000110100111000000000000001111000000000000000000
000000001100001000000010000000000001000000001000000000
000000000000001011000000000000001110000000000000000000

.logic_tile 9 9
000000000000100111100111100001000000000000001000000000
000000000101010000100100000000100000000000000000001000
000000000000000000000000000101000000000000001000000000
000000000001010000000000000000000000000000000000000000
000000000001000111000000000011100000000000001000000000
000000000110100000000011100000100000000000000000000000
000000000000000000000011110000000000000000001000000000
000000000000000000000011010000001000000000000000000000
000000000000100000000000000000000001000000001000000000
000001000000000000000000000000001110000000000000000000
000000000000000000000011100011100000000000001000000000
000000000000001111000000000000000000000000000000000000
000000100000010000000000000101100001000000001000000000
000001000000000000000000000000101011000000000000000000
000000000000000111000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 10 9
000000000000000000000000000111100000000000001000000000
000000000100000000000000000000100000000000000000010000
000000000000000000000111100000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000010000000000001001101000000000000000000000
000000000000000000000000000111100000101000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000

.logic_tile 11 9
000010000000010000000111100001001001110011001000000000
000000000000000000000100000000101010001100110000010000
000000000000000000000000000000001000110011001000000000
000000000000000000000000000000001110110011000000000000
000000000001010000000000000000001000111100001000000000
000000000100000000000000000000000000111100000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001001100100000000000000000000001001111000010000011
000010100001000000000010110000001111001111000011100011

.logic_tile 12 9
000000000001000000000000010000000000000000001000000000
000000000000100000000010100000001001000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000000001000111100001000000000
000001001010000000000000000000000000111100000000000001
000001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000111011100101010100000000000
000000000110000111000000000000000000101010100000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000011100101000001000000001000000000
000000000000000000000000000000101101000000000000001000
000000000000000000000000010111100001000000001000000000
000000000000001111000010100000101101000000000000000000
000000001010000000000000000011000001000000001000000000
000000000000000000000011100000001001000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000010011100010100011000001000000001000000000
000000000000000000100111100000101000000000000000000000
000000000000000000000111010011000001000000001000000000
000000000000000111000011100000101110000000000000000000
000000000000000000000111000001000001000000001000000000
000000000000000000000110110000101110000000000000000000
000000000000000101000010000011100001000000001000000000
000000000000001101100110110000001111000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000001000000110010000001000001100110000000000
000000000000001001000110010001000000110011000000010000
111000000000001001100000001011001100111101010100000001
100000000000000011100000001111100000111111111000000000
010000000000000001100011111000011000000001000000000000
110000000000000000100010000001001000000010000000000000
000000000000001000000110011101101000000000000000000000
000000000000001001000110010101111001010000000000000000
000000000000001000000000010000000000001111000000000000
000001000000000011000010100000001000001111000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000001000000000110000101011010100000000000000000
000000000000000000000000000101111111000000000000000000
110000000000000111000000010000000000000000000000000000
110000000000000000100010000000000000000000000000000000

.logic_tile 2 10
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000001101000010101000000001001100110000000000
100000000000000111000000000001001011110011000000000000
110000000000000000000010100000001000000100000100000000
110000000000000000000000000000010000000000000000000000
000000000000000000000000011001100001001100110000000000
000000000000000000000011000001001011110011000000000000
000000000000000000000000000000000000010110100000000000
000000001000000000000000001101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000010100001100000010110100000000000
000000000000000000000000000000100000010110100000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000001000000000000000000001000000001000000000
000000000000100111000000000000001011000000000000001000
000000000000000000000010000101000001000000001000000000
000000000000001111000100000000001111000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000100000000000101110000000000000000000
000000000000100000000111100001000000000000001000000000
000000000001010000000100000000000000000000000000000000
000000000000000001000010000111100001000000001000000000
000000000010000000100100000000101000000000000000000000
000000000000000011100000000011100000000000001000000000
000000000000000000100011110000101100000000000000000000
000000000000000111000000000001100001000000001000000000
000000000000000000100000000000101101000000000000000000
000010000000000000000000000111000001000000001000000000
000001000000000000000011110000001100000000000000000000

.logic_tile 4 10
000000000000000000000010000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000001110000000000010000101000000000000001000000000
000000000000000000000100000000101001000000000000000000
000010000000000011100111000000000001000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000010011100000010111100001000000001000000000
000000000000000000100011010000001111000000000000000000
000000000000001000000111000101000001000000001000000000
000000000000000111000010010000101111000000000000000000

.logic_tile 5 10
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000010000110000001000111100111000000000000001000000000
000000000000001111100010010000001011000000000000000000
000000100010000000000010010101000000000000001000000000
000000000000000000000111100000101111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001011000000000000101100000000000000000000
000000000000000000000000000001100000000000001000000000
000010100000000000000000000000100000000000000000000000
000000000000000011100111000101000001000000001000000000
000000000000000000100100000000101000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000100000000000000000000101011000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000100000000000000011100000000000001000000000
000000000001000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000010101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001010111000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101101000000000000010000
000000000000100000000000000001100000000000001000000000
000000000001001111000000000000000000000000000000000000
000000000010000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000111100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000001010111100011100011100000000000001000000000
000000001000000000100100000000101011000000000000010000
000000000000000000000000000000000000000000001000000000
000000001100000000000000000000001000000000000000000000
000000100000010000000011110001001000111100001000000011
000011000110000000000110100000100000111100000000000000
000000000000000000000010001101101000000000100000000000
000000000000000001000100000101101011000001010000000001
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000010100001010000000000010111100000000000001000000000
000000000000000000000011100000100000000000000000001000
111000100000101001000000000000000001000000001000000000
100000000001001011100000000000001110000000000000000000
010000000010000000000111100000000001000000001000000000
010000000000000000000000000000001111000000000000000000
000000000000000000000110000011100001000000001000000000
000000000000001111000100000000001010000000000000000000
000000000000010000000000000001100000000000001000000000
000000000110000000000000000000001011000000000000000000
000000000000001000000000000001101000111101010000000100
000000000000001011000000000000000000111101010010000001
000000000000110000000000001000000000000000000100000110
000000000000000000000000001101000000000010000011000011
010000000000100000000010000000000000000000000000000000
010000001101000001000110100000000000000000000000000000

.logic_tile 11 10
000000000000000111100000000001100000000000001000000000
000000000100000000100000000000100000000000000000001000
000001000000000000000010100000000001000000001000000000
000000100000000000000011110000001110000000000000000000
000001000000000111100000000011000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000101000000000001100000000000001000000000
000000000000000111100010110000101000000000000000000000
000000000000010111000000000000000001000000001000000000
000010000000000000000000000000001010000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001010000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000011100111100000000000001000000000
000000000100001001000000000000101000000000000000000000

.logic_tile 12 10
000010000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011101001110011001000000000
000000000000000000000000000000101101001100110000000000
000000000001000000000000010111001000101010101000000000
000000000000100000000011100000000000101010100000000000
000000000000000000000000000111101000110011001000000000
000000000000000000000000000000001111001100110000000000
000000000000001011100111010111101001110011001000000000
000000000000001011000011100000001110001100110000000000
000000000000000011100111000000001001110011001000000000
000000000110000000100100000000001111110011000000000000
000000000000000011100111000011101001110011001000000000
000000000000001111100100000000001110001100110000000000

.logic_tile 13 10
000000000000000000000000000001100000000000001000000000
000000001100000000000000000000100000000000000000010000
000000000000000000000110100011000000000000001000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000001000000000
000001000110001101000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000010100000000101000000000000000000000000001000000000
000001001100000000100000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001101000000010001100001000000001000000000
000000000000001001000010010000001100000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000001000000000000000010000000001100000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000001100000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000000000000001010000000000000000000

.logic_tile 2 11
000000000000001000000000010011100000000000001000000000
000000000000000011000011010000000000000000000000001000
000000000000001000000000000111100001000000001000000000
000000001100001011000010100000001010000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000001000000000001000000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000001010000000000000111100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000001100000000001000001000000001000000000
000000001110000000100000000000001111000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101001000000000000000000
000100000000001011100000010000000001000000001000000000
000100000000001001100011010000001110000000000000000000

.logic_tile 3 11
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001000000000000000010000
111000000000000000000000010001001000000100000000000000
100000001110001111000011010000101110000100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001001101110101000000000000000
000000000000000000000011101101100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000001000000001111111010000000000100000000
000000000000000111000000001001110000010100000011000100
010000000000000000000000010111011001000000100000000000
110000000000000000000010000000011011000000100001000001

.logic_tile 4 11
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001001000000000000010000
111000000000000011100000001101101001000100000000000000
100000000000000000100010010111001011000000000000000000
000000000001010111100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
110000000000001000000000001000001010111101110100000010
010001000000000101000000000001001000111110110000000000

.logic_tile 5 11
000000000001010000000000000011100000000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000011110000000001000000001000000000
000000000000000000000010000000001001000000000000000000
000000000000000111000000001111001000101011110000000000
000000000000000000000000000101000000111111110000000100
000000000000010011100110010000000000000000000000000000
000000000000100000100011100000000000000000000000000000
000000000000000111100111001111101101001000000000000000
000000001010001111000100001101101110000000000000000000
000001000000000001000000010000000000000000000000000000
000000100000000000100011000000000000000000000000000000
000000000000001001000000000000001110000010000000000000
000000000000001011000010000111011100000001000000000000
000000100000000001000000001001111100001000000000000000
000001000000000000000010001101111101000000000000000000

.ramb_tile 6 11
000000100100000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010010000000000000000000000000000
000000001010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000011100101100000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000100000000000000000000000001100000000000000000000
000001000000000111000000000000000000000000001000000000
000000000000000000000011100000001111000000000000000000
000000001000000000000000000111100000000000001000000000
000000000000000000000010010000101011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000110000001000111010011100000000000001000000000
000000000000000001100111000000100000000000000000000000
000000000001010000000010000001000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000111000011100001000000001000000000
000010100000000000000100000000001101000000000000000000

.logic_tile 8 11
000000000001000111100000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000011100111100000000000001000000000
000000000000000000000100000000101100000000000000000000
000000000001000000000000000000000000000000001000000000
000000000100100000000000000000001101000000000000000000
000001000000000001000000000000000001000000001000000000
000000100000000000100000000000001001000000000000000000
000010100000000011100011110001000001000000001000000000
000000000000000000000111000000001111000000000000000000
000000001000000000000000000111100001000000001000000000
000000001100000000000000000000101110000000000000000000
000000100001001000000000000111000001000000001000000000
000001000000100011000000000000001111000000000000000000
000000000000001000000010000111100000000000001000000000
000000000000000011000100000000101101000000000000000000

.logic_tile 9 11
000000000000000000000010010000000001000000001000000000
000000000110000000000011110000001010000000000000001000
000000000000010000000000000111100000000000001000000000
000000000000101111000000000000000000000000000000000000
000000000001010000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100111100000000011000000000000001000000000
000000000000010000000000000000100000000000000000000000
000000000100000000000000010011100000000000001000000000
000000000010000000000011100000101001000000000000000000
000000000000000000000011100001100001000000001000000000
000000000000000000000000000000001101000000000000000000
000001100000110000000000010111100001000000001000000000
000000001010000000000011000000101111000000000000000000
000000000000000011100011110111100000000000001000000000
000000001110000000000011000000101111000000000000000000

.logic_tile 10 11
000000000001000001000000000101100000000000001000000000
000000001100100000100000000000000000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000100000000000010110000000000000000000000000000
000001000000000000000000000000000001000000001000000000
000010100000001001000010110000001111000000000000000000
000000000000000001000111100011000000000000001000000000
000000000110000000000000000000000000000000000000000000
000000000000100101100000000011100000000000001000000000
000000000000000000000011100000101000000000000000000000
000000100001000000000000000101100001000000001000000000
000001000000100000000000000000101101000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001011000000000000000000

.logic_tile 11 11
000000000001000000000000000000000001000000001000000000
000000000000100000000000000000001101000000000000010000
000001001100000000000000000011000000000000001000000000
000000000000001101000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000100000
000000001110000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000011000000011110010100100
000000000000000000000010110000000000000011110001100111
000000100001000000000000001000000000010110100010000101
000001000000100000000000000101000000101001010001100011
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000011001001110011001000000000
000000000110000000000000000000101111001100110000010000
000000000000000000000000000000001000111100001000000000
000010000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000001010000000100000000000000000000000000000000

.logic_tile 13 11
000000000000000101100000000001000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000011100000000000000000000000001000000000
000000000000100000100000000000001000000000000000000000
000000000000100000000000001001101000000000000010000000
000000000000000000000000000101000000101000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000001011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000111001000111100001000100000
000000000000000000000000000000000000111100000000110000
111000000000000101100000000000001000000011110000000000
100000000000000000100010110000000000000011110000000001
110000000000000000000110100000000001000000100100000000
110000000000000000000100000000001001000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000010000000000001011001011111001010000000000
000000000000100000000000000001111011100010100000000000

.logic_tile 3 12
000000000000001000000000010101100000000000001000000000
000000000000001101000010110000000000000000000000001000
000000000000001011100000000101100000000000001000000000
000000001100001101100000000000100000000000000000000000
000010000000000000000011100000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000100000000001000000111110001000001000000001000000000
000100000000000111000110110000101101000000000000000000
000000100000000000000000000011100001000000001000000000
000000000000000000000000000000101000000000000000000000
000001000000000000000111000111100001000000001000000000
000000100000000000000000000000101011000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000111000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 4 12
000000000000000111000000000000000000000000001000000000
000000001000000000000000000000001011000000000000001000
111000000000000000000000000101100000000000001000000000
100000001110000000000010010000100000000000000000000000
110000100000000111100110100011100000000000001000000000
010001000010000000000111110000001010000000000000000000
000010100000000000000011100001100000000000001000000000
000001001110000000000100000000101011000000000000000000
000000000000000000000000010111100001000000001000000000
000000000010100000000011000000101001000000000000000000
000010000001010001000000000111000000000000001000000000
000001001110100000000000000000100000000000000000000000
000000000001000000000010000000001000111100001000000000
000001001000000000000000000000000000111100000000000000
000000000001010000000000000000000000000000100110000000
000000001100100000000010000000001000000000000000000000

.logic_tile 5 12
000000000000000000000000000001100000000000001000000000
000000000000000001000000000000100000000000000000001000
000000000000000111100111000001000001000000001000000000
000000000000000111000100000000001010000000000000000000
000000000000100000000000000111100000000000001000000000
000001000100001001000011100000001000000000000000000000
000010100000001000000011100001100000000000001000000000
000001000000001011000000000000001010000000000000000000
000000000001010000000000000101000000000000001000000000
000000000010000111000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000010000001000000000000000101000000000000001000000000
000000001010100000000000000000101000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000001000000000000100000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001010000000000000000000000000000000
000010100000000000000000000000000000000000
000010100001000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000100001000000000000000000000000000000
000001001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000100000000000000000000000000000000
000000000110000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 12
000000000000000000000000010101100000000000001000000000
000000000000000000000011100000000000000000000000010000
111000001000001000000000010001000000000000001000000000
100000000000001011000011010000100000000000000000000000
000000000000000000000000000011001001000100000010000000
000000000110000000000000000000101000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010100100000000000011100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010000000000000000000000001100000101001010110000000
000001000000000000000000000111100000000000000001000100

.logic_tile 8 12
000000100001000000000000000101100000000000001000000000
000001001010000000000011100000000000000000000000010000
000000001000100000000000001001001001010100000000000000
000000100000010000000000000111101011000100000001000000
000000000000010001000110000000000000000000000000000000
000000001010000000100011110000000000000000000000000000
000010000000001111000011110101111010010100000000000000
000001001101010111100110000000010000010100000000000100
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001001001110000000000000000000000000000000000000000
000010000001110000000000000000000000000000000000000000
000010100000000000000000000000001010000000010000000000
000000000100100000000000000101011011000000100000000000
000000001010001000000000000000000000000000000000000000
000000100000001011000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000001000000001000000000
000001000000000000000000000000001101000000000000010000
000000000000000000000000000011000000000000001000000000
000000000001000000000000000000100000000000000000000000
000001000001000000000000001111001001010100000000000010
000000000001100000000000000101101100000100000000000001
000001000000000011100000000000000000000000000000000000
000010001010000000100000000000000000000000000000000000
000000000011110000000000010000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000010100001011000000000010000000000000000000000000000
000001000000100101000010100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001001010000000000011110000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000011001000111100001000100000
000000000000000000000000000000100000111100000000010000
111000000001000000000111001011001000000100000000000010
100000000000000000000100001001101111001100000000000000
110010100000000000000000000000000000001111000010100000
110000000000000000000000000000001110001111000011000111
000100100110000111100000000000000000000000000000000000
000000101011010000100000000000000000000000000000000000
000010100000000000000111010011101111000000000000000100
000000000000000000000111110111101101000000010000000000
000000001010000001100110110111100001001100110110000101
000010100000000000000010100000001100110011000010100110
000000000001000101000010000111000000010110100010000110
000001000000100101000010000000000000010110100011100101
010000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000001011111000000000101100000000000001000000000
100000000000110001000000000000000000000000000000000000
010000000000000000000011110101001000001100111110100011
110000000000000000000010000000100000110011000001100111
000000000000000101100000010111001000001100111110100011
000000001010000000000010000000100000110011000001100111
000000000000000000000000000000001001001100111110100101
000000000000000000000000000000001000110011000011100110
000000000001000001100110000000001001001100111110100101
000000000000100000000000000000001100110011000001100110
000000000000000000000110000101101000001100111100100100
000000000000000000000000000000100000110011000011100011
110000000000000111000000000000001001001100111100100001
110000000000000000100000000000001101110011000011100111

.logic_tile 12 12
000001000000010001000000000111100000000000001000000000
000000100000000000100000000000000000000000000000001000
000001000000000000000000000011000000000000001000000000
000000000000001001000000000000100000000000000000000000
000000100000000000000000000111100001000000001000000000
000001000000000000000000000000101000000000000000000000
000000100001010000000000000111100000000000001000000000
000001001000001001000000000000001000000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000100000000010110000001101000000000000000000
000010100000001101000010110001100001000000001000000000
000000000010000111100110010000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000010001100000000011100001000000001000000000
000000000000001101100010110000001010000000000000000000

.logic_tile 13 12
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000001000111000000000011100000000000001000000000
000000001010000000000000000000001111000000000000000000
000010100110000000000000000011100000000000001000000000
000001000000000000000000000000101101000000000000000000
000000000000000111100000000101100000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000000000111100000010000000001000000001000000000
000000001100000000100011010000001101000000000000000000
000000000000000000000111000011000001000000001000000000
000000000000000001000110000000101000000000000000000000
000010100000000000000000010101100000000000001000000000
000001000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001100000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000100000000000001101001101000000010000000100
000000000001010000000011110111001101000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100111100010101011101100000000000000000000
000000000000000000100000001011011110000100000000100000
000000000000000111100000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100010100000011110000100000100000000
000000000000000000100000000000010000000000000000000000

.logic_tile 2 13
000010100000100000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000101000010100001011011110100010000000000
100000000000000000100100001101111000101000000000000000
110000000000001000000010100011011101111110100000000000
110000000000000011000111111011101111111101100000000000
000000001100000000000010100000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000001000000110010000000000000000000000000000
000000000000001111000010010000000000000000000000000000
000000000000100111000000010011011100000000000000000000
000000000001010000100011011101011010001000000000000001
000000000000000000000111100000011000000011110010000000
000000000000000000000000000000010000000011110010000000
000000000000000000000111100101011100000000000010000000
000000000000000000000000000101111011100000000000000000

.logic_tile 3 13
000000000000000000000000010000001000111100001000000000
000001000000000000000011110000000000111100000000110000
111010000000100111000011101101011011000000000010000000
100001000000010111100111110001101101010000000000000000
010001000000101111100011100001100001000000000000000000
010000000000001111000100000101101000100000010000000000
000000000000101111000011101101011011000000000000000000
000000000000011111000000000001111101010000000001000000
000000000000000000000000010111001011100000000000000000
000001000000000000000010001011101001000000000010000000
000010000001010000000111011011101011101100100000000000
000001001010100000000110000101101000011100100000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011001111000000000010000000000000
000010000000010000000010101101011011010000000000000000
000001001100100000000100000001111101000000000000000010

.logic_tile 4 13
000000000001000111000011100000000000000000001000000000
000000000000001111100100000000001011000000000000001000
000000000000000000000111100101000000000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000000111100110100111000000000000001000000000
000000001100000000000100000000001000000000000000000000
000010100000000000000011100111000001000000001000000000
000001000001000000000100000000101001000000000000000000
000001000000000000000000000001000000000000001000000000
000010000000000000000000000000001111000000000000000000
000010100000000000000000000101100000000000001000000000
000001001110001111000000000000101110000000000000000000
000000000000000000000010000001000000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000001100000000111100000000011100000000000001000000000
000000000010000000000000000000001010000000000000010000
111000000001010011100000010011100000000000001000000000
100000001110100000100011010000100000000000000000000000
010000000000001001000111100000001000111100001000000000
110000000000001111000110000000000000111100000000100000
000000000000000111100011100001111010011100000010000000
000000000000000000100000001101111110111100000000000000
000000100000011000000111101111001100000000010001000101
000000000010000111000000000101111100000000000000000000
000010000000000001000000010111000000101001010010000000
000001001100000000000011010101100000000000000010000101
000000100000001000000111100001000000000000000100000000
000010100010101011000010000000000000000001000001000000
000000000001010101000000001111100000000000000000000000
000000000110100000100000000001000000101001010000000110

.ramb_tile 6 13
000000000001000000000000000000000000000000
000001001000100000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 13
000000000100000111000000000000000000000000001000000000
000000000000000000100000000000001111000000000000001000
000010100000000111100010100111000001000000001000000000
000001100000000000000100000000001000000000000000000000
000001000000000000000011100001100001000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000001100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000110000000000011100111100001000000001000000000
000010100000000000000000000000101000000000000000000000
000010100001010111000010000001000000000000001000000000
000000000000000000000100000000000000000000000000000000
000001001010100111000010000000000001000000001000000000
000010000000010000000100000000001101000000000000000000

.logic_tile 8 13
000000100001100000000000000000000000000000001000000000
000000001000000000000000000000001011000000000000001000
000001000110000000000000000001100000000000001000000000
000010000000000000000011110000100000000000000000000000
000001100001010000000011100000000000000000001000000000
000001000010100000000111110000001111000000000000000000
000000000000000000000000000011000001000000001000000000
000010101111000111000000000000001100000000000000000000
000000100001000000000000000101100000000000001000000000
000011000000100111000000000000000000000000000000000000
000000001010000101000011100111100000000000001000000000
000000000001000000000000000000001011000000000000000000
000000100001000000000011100011100001000000001000000000
000001000110100000000000000000001111000000000000000000
000000000000000101000010100000000001000000001000000000
000010100000000000000100000000001101000000000000000000

.logic_tile 9 13
000010000100001000000000000011000000000000001000000000
000001000100101111000000000000000000000000000000001000
000000000110000101000000000101100000000000001000000000
000000000001010000100000000000000000000000000000000000
000000000001000000000000000001100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000001000100001100000000011100001000000001000000000
000000001110010000100000000000001000000000000000000000
000000000001001001000011100011000000000000001000000000
000001000000100111000000000000100000000000000000000000
000000001100010000000000000111100001000000001000000000
000000100001111111000000000000001000000000000000000000
000000000001010111100000000001100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000100111000000000011000000000000001000000000
000000001000010000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000111100000000000001000000000
000000000000000000000010100000100000000000000000001000
000001100100000000000000000000000000000000001000000000
000011100100000000000000000000001111000000000000000000
000010100000010000000000010111100001000000001000000000
000001000000000101000011100000001110000000000000000000
000000000110000000000000000000000001000000001000000000
000000000001000000000010100000001101000000000000000000
000000101100000000000000000011100000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000101100110100111100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001001000000000000000000
000010000000000101000000010000001000100000000000000010
000001100000000001100010100101001011010000000000000000

.logic_tile 11 13
000000000000000001100010110111001000001100111110100011
000000000000000000000011110000000000110011000011110011
111000100000100000000010100000001000001100110100000000
100001100100000011000000000001000000110011000011000111
010000000000000000000000000000001010000011110010100000
010000000000000000000010100000010000000011110001000100
000000000010000000000011100101100000010110100000000000
000000000000000000000010100000100000010110100000000000
000000000000100000000000000011100000010110100010100101
000000001001000000000000000000000000010110100000000010
000000000000010001100000000000000001001111000010000100
000010000000010000100000000000001001001111000001100110
000000000000001000000000000001000000010110100010000101
000000000000000001000000000000100000010110100011100110
010001001010000000000000000000000001001111000010000110
010000000110000000000000000000001011001111000011000110

.logic_tile 12 13
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000001000111100001010000000
000000000100001101000000000000000000111100000001000000
000000000000000000000010100111101010101010100000000000
000000000000000000000110110000010000101010100000000100
000000100001000101000000000001100000010110100000000000
000001000110110000100000000000000000010110100000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000010100001100000000010000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000000011011000000000000101000000010110100000000000
000000000000000111000000000000100000010110100000000000

.logic_tile 13 13
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000100010000000000000000000000000000110000110000001000
000100010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001111011101000000000000000000
100000000000000000000000000011001101000000100001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000001111000010100000011110000100000100000000
000000010000000111000000000000010000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000010000000110100000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 2 14
000000100000000001100000001011111000110010110000000000
000000000000010000000011101111101010100010010000000000
111010001110000101100000000000000001000000100100000000
100001000000000000000000000000001011000000000000000000
010000100000000101000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001001100010100000011100000001010010000010
000000001110000001100110101011010000000010100000100001
000000010000000111000111000011001111100100010000000000
000000010000000000000100000101001010110100110000000000
000000010000000000000111010111011100101011110000000000
000000010000000000000111000001011101011011110000000000
000000010000001101100000001011011101000000000000000000
000000010000000001000000001101011110010000000001000000
000000010000000001000110000000001001000011000000000000
000000011100000000100100000000011010000011000000100000

.logic_tile 3 14
000000000000001011100000011101011000001001010000000001
000000001010000111000011100101111101010110100000000000
111000000000010000000111000000000001000000100100000000
100000000000100000000100000000001111000000000000000000
010010100000001011100110110000001011010000000000000000
010001000000001111100010000101001100100000000000000000
000000000000001111000010000011011100000000010000000000
000000000000001011000111100001011100000000000000000000
000000010001000111000000011101100000010110100000000000
000000010010100111000011011101100000000000000000000000
000000010000001000000010110011101101000000010000000000
000000011110000001000111010001101101000000000010000000
000000010000000000000000000001111010001000000000000000
000000010100000000000000001101101000000000000010000000
000000010001010000000000010000000000000000000000000000
000000010000100000000010010000000000000000000000000000

.logic_tile 4 14
000001000000001111100010010001000000000000001000000000
000000000000000111100011110000100000000000000000010000
111000000000001000000011110000001000111100001000000010
100000000000000101000111010000000000111100000000000000
010000000100000000000110101011101010100000000000000000
110000000000001111000011110001111001000000000000000001
000000000001010001100000010111111101000000010000000000
000000000000101111100011100101111010000000000010000000
000000110000000011100000000000001100000100000100000001
000001010000010000100000000000000000000000000000000000
000000010000000000000110001001011011100000000000000000
000000010000000000000010011001001111000000000000000000
000000010000000000000000011101101111000000010000000100
000000010000100000000011010001111001000000000000000000
000000010001010000000011110000000001000110000000000000
000000010000100000000010000001001011001001000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001111000000000000001000
000010100000000000000000010111000000000000001000000000
000001000000000000000011110000001010000000000000000000
000000000000000111000000000000000000000000001000000000
000001000000000001100000000000001100000000000000000000
000000000000001000000010000001000000000000001000000000
000000000010000111000100000000100000000000000000000000
000000110000001000000000000101100000000000001000000000
000000010000001011000000000000001010000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001111000000000000000000
000000010001000011100111000101000001000000001000000000
000000010000000000100100000000001001000000000000000000
000010010000000000000000000101100000000000001000000000
000000010000000000000011110000101010000000000000000000

.ramt_tile 6 14
000000101000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010001110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000000011000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010110000000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 7 14
000000000000001000000000000000001000111100001000000010
000000000000101111000000000000000000111100000000010000
111000001000010000000000000000000000000000000000000000
100000000001100000000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001001010010000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000111010000000000000000000000000000000000000000000
000001011001110000000000000001000000000000000100000000
000000111110110000000000000000000000000001000000000100
000000010000000000000111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000010010000000000000000000000000001001111000010000111
000001010000000000000010100000001111001111000011100110

.logic_tile 8 14
000010100001010111100011100001000001000000001000000000
000000000000000000100110110000001110000000000000010000
000010101100000000000000000000000000000000001000000000
000001000001010000000000000000001001000000000000000000
000011100000000000000010100000001000111100001000000010
000000000000000111000100000000000000111100000000000000
000000000000100000000000001001001011000000100000000010
000000000000010000000000001111111100000000000001100000
000000010000000000000110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110001010000000111000101001101000000000000000000
000000010000000000000000001111011111100000000000100000
000000010000000101100010000000000000000000000000000000
000000010000000000000110100000000000000000000000000000

.logic_tile 9 14
000010100100000111100000000001000001000000001000000000
000011000000000000100000000000001010000000000000010000
111000000110000000000000000000000000000000001000000000
100000000000000000000000000000001100000000000000000000
110000100101010111000000001111001000111011110110000000
010011000000010000100000000011101010110011110000000000
000000000000000001100000000000000000010000100010000001
000000000000000000000000000011001000100000010000000001
000011110011100111000000000000000000000000000000000000
000000010000100000000010000000000000000000000000000000
000000010000001000000000000000000000000010000011100110
000000010000000111000000000000000000000000000011100011
000001010001110000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000010000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000010000000101001100110000000000001000000001000000000
000000000000001011100100000000001011000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010010000001011000000000000000000
000000000001001101100010010000000000000000001000000000
000001000000100011000010010000001100000000000000000000
000010010000010001000000000001100001000000001000000000
000000010000000000000000000000101010000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000001100000000000001000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000010100000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000100100001000000110010001100000000000001000000000
000001000000100111000110010000001111000000000000000000
000000000000000000000110000011100001000000001000000000
000000000000000000000100000000001110000000000000000000
000010000001101000000000000111000000000000001000000000
000001000000101001000000000000101001000000000000000000
000000010001010000000011100101100001000000001000000000
000000010000101111000100000000001100000000000000000000
000000010010000101100000000111000001000000001000000000
000001010100011111100000000000001001000000000000000000
000000010000001001000010010111000000000000001000000000
000000010000000111000011100000001011000000000000000000
000001110001010111000000000001100000000000001000000000
000001010000000000100000000000101101000000000000000000

.logic_tile 12 14
000000000000001000000000000000000001000000001000000000
000000000000001011000000000000001010000000000000001000
000010100000100000000000010011100001000000001000000000
000000000000000000000011000000001101000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000100000011100000000011101000001100111000000000
000000001010000000000000000000100000110011000000000000
000000010000000000000000010011101001001100111000000000
000000010000000000000010010000101001110011000000000000
000000110000001000000111110001001001001100111000000000
000011010000001001000110010000001101110011000000000000
000000010000000000000000000000001001001100111000000000
000000110000000000000000000000001111110011000000000000
000000110001010001100110000111101000001100111000000000
000001011010000000100100000000000000110011000010000000

.logic_tile 13 14
000001000110100111000011100000000001000000001000000000
000010000000010000100100000000001010000000000000001000
000000000000000000000000000000000000000000001000000000
000000000100000000000011110000001001000000000000000000
000010100000000111000111100001000001000000001000000000
000011101111001111100011110000001110000000000000000000
000000100000000111000000000001100000000000001000000000
000000000000000000100000000000101000000000000000000000
000000010000000000000000000001000000000000001000000000
000000110000000000000000000000001110000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000101000000000000000000000
000000010001010001000000000101000000000000001000000000
000000011101110000000000000000001010000000000000000000
000000010000000001000000000000000000000000001000000000
000000011000000000000000000000001011000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000010000000000000000000000000000000000000000
100000000000101001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000100100000000
000000010000001011000000000000001111000000000000000000
000000010000000000000000000011011000000000010000000000
000000010000000000000000000111001011000000000010000000
000000010000000000000110100000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000100100000000011100011110000000000000000000100000000
000110000000001101000111111111000000000010000000000000
111000000001001000000110010001011100000001000010000000
100000000000100101000011100111001111000000000000000000
010000000000100000000011100001001011111111010000000000
010000000001010111000000001101101000010111100000000000
000010100000000101000011110000011010000010100000000000
000000001110000101100111110001000000000001010010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000111000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000000010000100000000110011101111000101011010000000010
000000010000001001000011000101011000001011100000000000
000000010000000000000000001101111001010000000000000000
000000010000000000000000001101111101000000000000100010

.logic_tile 3 15
000000000000011000000000000000000001000000001000000000
000000000000000111000000000000001001000000000000001000
000010100000000000000000010111000001000000001000000000
000001000000000000000011000000001101000000000000000000
000000000010000000000000000111000001000000001000000000
000000000000000000000000000000101111000000000000000000
000010000000010000000000000111000001000000001000000000
000001000000100000000000000000101101000000000000000000
000000010000000000000000000011100000000000001000000000
000000010000000000000000000000101000000000000000000000
000010010000000000000111000011100000000000001000000000
000000011110000001000110000000000000000000000000000000
000000010001000001000010000011100001000000001000000000
000000010000000000000010000000101101000000000000000000
000010010000000001000111000111100001000000001000000000
000001011100000000000100000000001101000000000000000000

.logic_tile 4 15
000000000000100000000010000001100000100000010000000000
000000000001010000000011110011101011000000000000000001
111010100000000000000010111101111110010000000000100000
100001000000000000000011110101001101000000000000000000
010000000000000111100011101001011100000000000000000000
010001000000000000100111101101101010010000000000000000
000000000001011111100111001001100000100000010000000000
000000001100001011100100001001101011000000000000000000
000000010000000001000110001111001000000001000000000000
000000010000001111000000001101011010000000000000100000
000010110000010111000000010011101110000010000000000000
000001011110100000100010110000111100000010000000000001
000000010000000000000111101011000000010110100000000001
000000010000001111000000001011001111010000100000000000
000000010000000101000000001000000000000000000100000000
000000010000001101100000000111000000000010000000000000

.logic_tile 5 15
000000000000000111000011110000000000000000001000000000
000000000000000000100110100000001010000000000000010000
111000000000110000000111000000000001000000001000000000
100000000110000000000100000000001001000000000000000000
010000000000000111000111110000001000111100001000000000
010000000010000000000011110000000000111100000000000100
000000000000010000000010000000001110000100000100000000
000010100000100000000000000000010000000000000001000000
000000010000000000000000000000001010110000000000000000
000000010000000000000000000000011011110000000000100000
000000010000000001100000000111111100000000000000000000
000000011110000001100000000001101001000100000010000001
000000010000000000000111100011100001111001110000000000
000000010000000000000100000000001011111001110001000000
000010110000010000000010000000000000000000000000000000
000001011101100000000000000000000000000000000000000000

.ramb_tile 6 15
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010110110000000000000000000000000000
000001010000010000000000000000000000000000
000000010000100000000000000000000000000000
000001010000010000000000000000000000000000
000010011010000000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000001000000000000010100111100000000000001000000000
000000000000000000000010110000101101000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000010110000101111000000000000000000
000001000000000000000010100111100001000000001000000000
000010000001011101000100000000101010000000000000000000
000000110000000000000010100011100001000000001000000000
000001010000000000000000000000001011000000000000000000
000001010000100111000000000000000001000000001000000000
000010011110010000000000000000001001000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001110000000000000000000
000001011010000101000111000001100001000000001000000000
000010010001010000000110100000101100000000000000000000

.logic_tile 8 15
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
111000000111000000000000000000011111110000001000000000
100010000000100000000000000000001111110000000000000110
110000000000000000000110000000001000001100111101100100
110000000000100000000000000000001101110011000011100001
000001000111001000000110000101001000001100111110100101
000000000000100001000000000000100000110011000011100011
000000010000000000000000010101101000001100111110000111
000000010000000000000010000000000000110011000011100011
000001011110100001100000010000001001001100111110000111
000000010000010001000010000000001100110011000011100011
000000010000000000000111100000001001001100111110000101
000000010000000000000000000000001101110011000010100001
110000010000000101100000010101101000001100111100000110
010000010000000000000010100000100000110011000001000111

.logic_tile 9 15
000000001010100000000000000000000000000000000000000000
000010000001011111000011110000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000001011000000000000000000000000000000000000000
010000000000101101000000000000000000000000000000000000
000000000001000001100000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000010000000000000000001101000000100000010000000000
000000010000000000000000000011001000010110100001100101
000000010000001000000010101000000000000000000100000101
000000010000000111000100001011000000000010000011000111
000000010000000000000000000111100001001100110100000001
000000010001000000000000000000101010110011000001000011
010000010001010000000000010000000000000000000000000000
010000010100000000000010000000000000000000000000000000

.logic_tile 10 15
000000000000000000000110000011101000111100001010000010
000000100001000000000000000000000000111100000000010101
000000100000000111100111001000001000000100000000100011
000001000000000000100000000001001001001000000000000100
000000001000000001000010010001101100000000000000000000
000000001100000000000010000101111011001000000000000000
000000100001000011100010001101111010000000000000000000
000001000000100000000000001011011011000000010000000000
000010110001010000000110100000000001001111000000000000
000001010001110000000100000000001101001111000000000000
000000010000000001100010000000000000000000000000000000
000010010000000000100010010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110100010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000100000000000000011100001000000001000000000
000000000001010000000000000000001110000000000000010000
000011100000111000000010100001100001000000001000000000
000000001000000101000100000000001101000000000000000000
000000000110000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000001100001110000000000000000000001000000001000000000
000001000010000000000000000000001001000000000000000000
000001011010000000000000010000000000000000001000000000
000010110000000000000010100000001101000000000000000000
000011010000010001000010000011000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000010000000000000000000000000000001000000000
000000010000100000000000000000001101000000000000000000
000000010000001101100000000011000000000000001000000000
000010010100000101000000000000100000000000000000000000

.logic_tile 12 15
000001000110001001100111110001101001001100111000000000
000000100000000001000111110000101101110011000000010000
000000100101000101000111100000001000001100111000000000
000001000100100000000010100000001001110011000000000000
000000000000000000000000000000001001111100001000000000
000000001110000000000000000000001111111100000000000000
000000100001000000000000010001001000000100000000000000
000001000110110000000010000000001000000100000000000000
000010010000000000000110010000000000010110100000000000
000001010000000000000010100001000000101001010000000000
000000010000000000000000000000011000000011110000000000
000001010000100001000010010000010000000011110000000000
000000010000000000000000000001111111100010000000000000
000000010000000000000000001001011100001000100000000000
000000110001010101100010011111101100100000000000000000
000000010100000000000111111101011101000000000000000000

.logic_tile 13 15
000000000000000000000000000000001000111100001001000000
000000000000000000000000000000000000111100000000010000
000000000000001111100110000111000000010110100000000000
000000001000000111000000000000100000010110100000000000
000000000000010000000000001011011111100010000000000000
000000000000100000000000000011101000000100010000000000
000000100000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000110110000000000000000000000000000
000000010000101000000110011011111110100010000000000000
000000010000001001000110011011101111001000100000000000
000000010000000000000010100001100000010110100000000000
000000011100000000000110000000100000010110100000000000
000000010000000001000010000000011111001100110000000000
000000010000001111000000000000011000110011000000000010

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000100000000010100000000000000000000000000000
000000000001010000000111110000000000000000000000000000
111000000000001000000000010000000000000000000000000000
100000000000000111000011110000000000000000000000000000
010000000000000000000110000000000000000000000000000000
010000000000010000000100000000000000000000000000000000
000000000000000111000000010000001010000100000100000001
000000000000000000000011100000010000000000000000000000
000000000000000101000000001011001110000000000000000000
000000000000000000000010100101001101010000000000100000
000000000000000000000110110011100001100000010000000100
000000000000000000000010000011101101111001110000000000
000000000000001000000000001101101001101101010000000000
000000000000000101000000001001111000111101110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000101000010100101101111000000000000000001
000000000000000000100010110111111111010000000001000000
111010100000001011100011111101011000111110000000000000
100001000000000111000010000101011010101010000000000000
110000000000000101000010100001011100010000000000000000
010000000000000101100110101001011100000000000000000000
000000000000011000000010011001101001100100110000000000
000000000000000001000011101001011110101000110000000000
000000000000001001100110010000001000000100000100000000
000000000000000001000010000000010000000000000000000000
000010000000000000000010000001011000111001110000000000
000000000000000000000000001011111100010100000000000000
000000000000000111000010100111101010100000000000000000
000000000000000000000010010101111111111001010000000000
000000000000000000000011111101011011111101110000000000
000000000000000001000110100001111110111000110000000000

.logic_tile 3 16
000000000000000000000011100001100000000000001000000000
000000000000001101000010000000001101000000000000010000
111000000001010011100111000000000000000000001000000000
100000000100100000100110110000001001000000000000000000
010010100000000000000000001111101000010100000010000000
010000000000000000000000000101000000111100000000000000
000010100000000001100110001111011000000000000010000000
000001001100000000000100001001011111000100000000000000
000000000000000000000010010000000000001111000000000000
000000000010000001000011000000001111001111000000000010
000000000000001000000110000001000001001001000000000000
000000000000000001000000001001001000000000000010100000
000000000000000101000110000011011101101000000000000000
000000000000000000100110110011111011110110110000000000
000000000000000000000000000000011100000100000100000000
000000000000000001000000000000000000000000000000000000

.logic_tile 4 16
000000100001010111000111100011000000000000001000000000
000000000000100000100000000000100000000000000000001000
000010000011010000000000000000000000000000001000000000
000001001100100000000000000000001100000000000000000000
000000000000000000000111110111000000000000001000000000
000000000000000000000111100000101100000000000000000000
000011000000010111000000000011100000000000001000000000
000000001010100000100000000000001000000000000000000000
000000000000000001000010000111000001000000001000000000
000000000000000001000000000000101010000000000000000000
000000001100000000000000000000000000000000001000000000
000000000000000001000000000000001001000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000010000000101011000000000000000000
000010000001000000000000000011100000000000001000000000
000001001101110000000000000000001011000000000000000000

.logic_tile 5 16
000000000000000001000011100001100000000000001000000000
000001000000100000000000000000100000000000000000001000
000010000100010000000011100101100000000000001000000000
000001001110100000000011100000100000000000000000000000
000000000000000001000111100111100000000000001000000000
000000001001000000100100000000000000000000000000000000
000010000001010000000111000111000000000000001000000000
000011101100100000000100000000001000000000000000000000
000000000001000000000000000000000001000000001000000000
000000000010000000000000000000001100000000000000000000
000010000000001000000000000101000000000000001000000000
000001000000001011000000000000101000000000000000000000
000000000000000001000000000001000000000000001000000000
000001000000100000000000000000101010000000000000000000
000010000000000000000000000001100000000000001000000000
000001001110000001000000000000100000000000000000000000

.ramt_tile 6 16
000000000001000000000000000000000000000000
000000000010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001010000000000000000000000000000000
000000000010000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001110000000000000010000
111000000000101000000000000000001000111100001000000000
100000000000001001000000000000000000111100000000000100
010000000000000000000110000000000000001111000010100001
010000000000000000000100000000001011001111000011000011
000000000110000001100000001000000000000000000100000000
000000000000000000100000000011000000000010000001000000
000000000000000000000000000000000001001111000010000001
000010101010000000000000000000001000001111000011100101
000001000000100111000000000000001110000011110010000001
000000000000010000100000000000000000000011110011100001
000000000000001101100000000000001110000011110010000000
000000000000000101000000000000000000000011110001100111
000011000000010001100000000101100000010110100010000010
000001001100100000000000000000000000010110100011100111

.logic_tile 8 16
000000001100001000000000000000001000001100111100000100
000000000000000001000000000000001000110011000011110101
111000100000010001100010110111001000001100110100100100
100011000000101111100010010000000000110011000011100111
110000000010000000000000000000000000010000100010000000
110000000000000000000010100111001000100000010000000101
000000000000000000000000000000000000010110100000100010
000000000100000000000000001101000000101001010011100111
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000100000000000000000000001001111000010000101
000011000110000000000000000000001001001111000010100101
000001000000000001100010000000000001001111000000000101
000000100000000000000000000000001001001111000001100101
010010101000000000000000000000000001001111000000000110
010000000000000000000000000000001000001111000001100100

.logic_tile 9 16
000010000000100000000000010101101011000000000000000000
000001001011000000000010011001101101000000100000000001
000000100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000100000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010010000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000001000110000000000011100000000001000000001000000000
000000100000000000000000000000001010000000000000001000
000010100000001000000000000101000000000000001000000000
000000000000001011000000000000001001000000000000000000
000000000000000001000011100011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000000000001000010000111100000000000001000000000
000000000000000001000000000000101001000000000000000000
000000000000010001000010000101100000000000001000000000
000000001011100000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000010000000000000000000101101000000000000000000
000000000000000000000000000001000001000000001000000000
000000001100000000000000000000101011000000000000000000
000000000000000000000010000001100000000000001000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000001100000010000000000000000001000000000
000000000000000000100010010000001001000000000000010000
000000000101000000000010100001000000000000001000000000
000000000110100000000100000000100000000000000000000000
000000000000000001000000010000000000000000001000000000
000000000000000000000011110000001001000000000000000000
000000100000100000000110000001000000000000001000000000
000000001000001101000100000000100000000000000000000000
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000
000000000000000000000000001111101110100010000000000000
000000000100100000000000000111011011000100010000000000
000000000000000000000110101001111010010111100000000100
000000000000000000000000001101101010000111010000000000
000010100001001001000000000000000000010110100000000000
000000000000110111100000000001000000101001010000000000

.logic_tile 12 16
000011000000010001000111000000000001000000001000000000
000011100000100000100100000000001011000000000000001000
000000000000001011100000010101000000000000001000000000
000001000000101011000011010000000000000000000000000000
000000000000000111000011100001001000001100111000000000
000000000001010111000000000000001011110011000000000000
000011100000000000000111000011001001001100111000000000
000000000100000000000000000000101000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000010010000101101110011000000000000
000000000000000000000000000001101000001100111000000000
000000001000000000000000000000101000110011000000000000
000000000000000000000000000101001000001100111000000001
000010100000000000000000000000000000110011000000000000
000000000001000000000000000001101000001100111000000000
000000001000000000000000000000001000110011000000000000

.logic_tile 13 16
000000000000001000000000000111100000000000001000000000
000000000001001111000011110000100000000000000000001000
000000000000000111100000000111100000000000001000000000
000000000000100000000010100000001111000000000000000000
000000000000000101000010110001100000000000001000000000
000000000000000000000011100000001000000000000000000000
000000000000001000000000010011000000000000001000000000
000000000000001111000011010000101011000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000010000000001001000000000000000000
000000000000000000000010100101000001000000001000000000
000000000000000000000100000000101011000000000000000000
000000001000000000000000010101100000000000001000000000
000000000000000000000011010000001010000000000000000000
000000000000001111100000010001000001000000001000000000
000000000110001011000011010000101101000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000001000000000000000000000000000000000000000
000000000000000111000011110000000000000000000000000000
111000000000000000000000000001011000000000000000000000
100000000000001111000000001111001100001000000010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001100001101000000000101000000000010000000000000
000000000000000101100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001001000000000000001000
111000000000010000000011110101111000001100111010100011
100000000000100000000011110000010000110011000001100111
010000000000000000000010000001101000001100110010100011
010000000000000000000110000000101011110011000010000111
000000000000010011100000001000000000000000000100000000
000000000000100000100000000111000000000010000000000000
000000000000000001100000010000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000000000000000000000000010011101100000000010000000000
000000000000000000000010100011111011000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001110001101000000000000000000000000000000000000

.logic_tile 3 17
000000000000000101100111010000000001000110000010000011
000000000000000000000110101101001010001001000001100101
111000000000000000000000000101101000000000010000000001
100000000000000101000000000001111110000000000000000000
110000000000001101100111001000000000000000000100000000
110000000000001011000100000001000000000010000000000000
000010100000000111000011100011011011100011110000000000
000000000110000000100100001001101111111011110000000000
000000000010000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000001110001111000010001011001110000000000010000100
000000000000001001100010000111111110000010000000000110
000000100000010101100000010001001010000000000000000000
000001000100000000000010100101101110000000100000000010

.logic_tile 4 17
000000000000101000000000000000000000000000001000000000
000000000001010101000011110000001011000000000000010000
111000000001011111000000000001100000000000001000000000
100000001100001011100000000000000000000000000000000000
010000000000000000000111100000001000111100001000000000
010000000000001111000110010000000000111100000000000000
000000100000000001000111110001011101000000000000000000
000000000000000000100110101111001011100000000000000000
000000000000000000000000011101001111001000000000000000
000000000000000000000011011101111100000000000000100000
000000100000000000000000000000000001000110000010000101
000001000000001111000000000101001000001001000010000000
000000000001000000000000010000011110000100000100000000
000000001100000000000011110000000000000000000000000000
000000000000011000000000000011011011000000010000000000
000000001010101001000000000000101011000000010000100000

.logic_tile 5 17
000000000000000000000111110111100001000000001000000000
000000000000000000000110100000001100000000000000010000
111010000111000001100111000001100000000000001000000000
100001001100000111000110010000100000000000000000000000
010010100000100011100110111101101000010000000000000000
110001000001000000100011100001001001000000000000000000
000010000000001000000011111000000000000000000100000000
000001001000001011000110001001000000000010000001000000
000000000000001001000000001011011010000000000000000000
000000000000000011100000001101011111100000000000100000
000010100000000000000000000111100000101001010000000000
000001001000000001000000001101000000000000000000000010
000000000000000000000010010001101000101000000000000000
000000000000000000000010000000010000101000000000000010
000000000000110111000000000101001100010000110000000000
000000000000000001000000000000001111010000110000000010

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001011000000000000001000
000000000000000000000010110001100001000000001000000000
000000000101010000000011110000101011000000000000000000
000000000000100000000110000000000000000000001000000000
000000000001010000000110100000001011000000000000000000
000000000000000001100110010000000000000000001000000000
000000000000010101100110010000001011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000100000000000000000000001100001000000001000000000
000011000000000000000000000000101001000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 17
000001001110000000000010100000000001000000001000000000
000010100000000000000000000000001001000000000000001000
000010100111000101000000000000000000000000001000000000
000010000000100000000010100000001001000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000001111000000000000100000000000000000000000
000000100000100000000010000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000001100000010000000000000000000000000000001000000000
000001000000000000000000000000001010000000000000000000
000000000000100000000000010001100001000000001000000000
000000000001010000000010010000001011000000000000000000
000010100000001000000110010101100001000000001000000000
000000000100011001000110010000101111000000000000000000

.logic_tile 9 17
000000000000001000000000000101000000000000001000000000
000000000000001111000000000000000000000000000000001000
000000000100001000000111000000000000000000001000000000
000010000110001111000000000000001110000000000000000000
000000000000000000000111100001100001000000001000000000
000000000000000001000100000000101000000000000000000000
000011100000000111100111000101000001000000001000000000
000000000100000000100000000000101001000000000000000000
000001001100000000000000000001100000000000001000000000
000011100000000000000000000000101111000000000000000000
000000000010000111000000000101100001000000001000000000
000000000100000000000000000000101100000000000000000000
000001000000000000000011100001100001000000001000000000
000010100000000001000000000000101010000000000000000000
000000000011000000000000000001000001000000001000000000
000000000010100000000000000000001001000000000000000000

.logic_tile 10 17
000001000000000000000000000000000000000000001000000000
000010100000000000000000000000001110000000000000010000
000000000000010000000000010001101000111100001000000100
000000000000000000000011000000100000111100000001000101
000000000000000000000000000101001000101000000000000000
000000000000000000000011100000100000101000000001000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000100110000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000101000000001001100000111111110000100000
000001000000000000000011100111100000000000000000000000
000000000000000000000000000011111010010101010000000000
000000000000000000000000000000110000010101010000000000
000000100000000001100000010000000000000000000000000000
000001001010100000100010010000000000000000000000000000
000000000000000001100000011111111000111100000000000000
000000000000000000000010000101100000000000000000000000
000000100000011000000010000000000000000000000000000000
000010000000000101000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000010011011100000000000000000000
000000000110000011000011111111101100000100000000000000

.logic_tile 12 17
000000000000000000000011100111001000001100111000000000
000000000000000000000110100000001011110011000000010000
000000000000000000000000000011101000111100001000000000
000000000000000000000000000000100000111100000000000000
000001000000001000000111001101001000010100000000000000
000010000000000001000100001101000000000000000000000000
000000000000100101000010100000000000010110100000000000
000000000100000101000000000101000000101001010000000000
000000001010000000000000000001011011100010000000000000
000000000000000000000000001001101100001000100000000000
000011000000011000000000000000011010000011110000000000
000000000000011111000010000000000000000011110000000000
000000000000000000000000001000000000010110100000000000
000010100000001111000000001101000000101001010000000000
000000000001010000000000001000000000010110100000000000
000010000000000000000000000101000000101001010000000000

.logic_tile 13 17
000000000000000101100000010001100000000000001000000000
000000000000000000000011110000001001000000000000010000
000000100000000101100000000101100001000000001000000000
000000000000000000000000000000101010000000000000000000
000010100000000000000110100101100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000001000000010110101000000000000001000000000
000000000000001111000110100000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111100000001011101010000001000000000000
100000000000000000000000000001101011000000000001000000
110000000000000001100000010000000000000000000000000000
010000000000000000100010010000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000000001001111000000000000
000000000000000000000011100000001111001111000010000110
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000001000000000010101000000000000001000000000
000000000000000011000011010000100000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001011000000000000000000
000000000000001000000010000011000001000000001000000000
000000000000000011000000000000101010000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000011000000100000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000010000001000001000000001000000000
000000001010000001000000000000001010000000000000000000

.logic_tile 3 18
000000000000000000000111010111100000000000001000000000
000000000000000111000111110000000000000000000000001000
000000000000000000000111110001000000000000001000000000
000000001100000000000011010000001011000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000011110000101111000000000000000000
000000000000010000000011100000000000000000001000000000
000000000000100111000000000000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001001000000000000000000
000010100000010000000000000101100000000000001000000000
000001000000000000000000000000101011000000000000000000
000000000000000000000010000001100000000000001000000000
000000001010000000000000000000101001000000000000000000
000000100001001000000000000001100000000000001000000000
000001001100100011000000000000100000000000000000000000

.logic_tile 4 18
000000000000000000000111010000000000000000001000000000
000000000010000000000111110000001010000000000000001000
000011000000001000000111100111000001000000001000000000
000001000000000111000000000000101010000000000000000000
000000000000000111000011100101100000000000001000000000
000000000000000000000000000000001001000000000000000000
000010100000011000000000000101000001000000001000000000
000001000100000111000000000000101010000000000000000000
000000000000000000000000000001100000000000001000000000
000000001000000000000000000000100000000000000000000000
000000000000010000000000000000000000000000001000000000
000000001010100000000000000000001001000000000000000000
000000000000000000000011100111100000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000001010000000000000001100000000000001000000000
000000001110100000000010010000001111000000000000000000

.logic_tile 5 18
000000000001010000000111100000000001000000001000000000
000000000000100000000110010000001001000000000000001000
000000000001010000000000010111000000000000001000000000
000000000000000000000011110000000000000000000000000000
000000000000001001000000000011000000000000001000000000
000000000000000011000000000000101010000000000000000000
000010000000000000000111100001000000000000001000000000
000001000100000000000000000000100000000000000000000000
000000000000000000000111000001000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000001010000000000000000000001000000001000000000
000000001110000000000000000000001111000000000000000000
000000000000000011100000000101000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000001010000000000000101100000000000001000000000
000000000000100000000011110000100000000000000000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010100000000000000000000000000000
000010100001010000000000000000000000000000
000000000100000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000

.logic_tile 7 18
000001000000000000000111110101000001000000001000000000
000010100000000000000111110000001000000000000000010000
000001000010001111100000000101000000000000001000000000
000010001010010011100000000000100000000000000000000000
000000001100001000000010000000001000111100001000000000
000000000000001011000000000000000000111100000000000000
000000000000010000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000010100000001011000000000000000000000000000000000000
000001000101010000000000001011001000001001010000000100
000000000000000000000000000001011001010110100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001011000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.logic_tile 8 18
000000001110001000000000010000000000000000001000000000
000000000000001011000010100000001011000000000000010000
000000000000110000000111000001001000010100000000000000
000010000110000000000100000000100000010100000000000000
000001001110000000000111001101101100000000100000000000
000010100000000000000000001101011000000000000001000000
000010100010010000000111000000000000000000000000000000
000001001110010001000000000000000000000000000000000000
000000000000000000000010000000000000001001000000000100
000000000000000001000010001011001100000110000001000000
000010000101011000000000000011101111011100000010000000
000011000100010001000000001111001001111100000000000001
000000000000100001100000010000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000

.logic_tile 9 18
000000000000101000000000000111000000000000001000000000
000000000101001111000000000000101000000000000000010000
000000000001010000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001001110100000000000001011001000010100000000000000
000010100001010000000000000111000000000000000000000000
000001100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000001000000100001000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000111000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000001010011100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000

.logic_tile 10 18
000000000000000000000111000000000000000000001000000000
000000000001000000000110010000001010000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000001000111000011100000000000001000000000
000000000000000001100100000000001011000000000000000000
000000100000000000000010000101100000000000001000000000
000001000000000000000000000000101001000000000000000000
000000000000101000000000000101000000000000001000000000
000000000101001101000000000000001011000000000000000000
000000100000000001000010000111000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000001110000000000010000011100000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000011000000000000001000000000
000000001100000000000000000000001001000000000000000000

.logic_tile 11 18
000000000000001000000011110000000001000000001000000000
000000000000000011000011000000001100000000000000001000
000000000001010111000111000111000000000000001000000000
000001000000010000000100000000001011000000000000000000
000000000000100000000000010000000001000000001000000000
000000000001010000000011000000001010000000000000000000
000000100001100011100111000101100000000000001000000000
000000000000100000100000000000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101000000000000000000000
000010100000000000000000000000000000000000001000000000
000001000000000001000000000000001001000000000000000000
000000000000000011100000000001100000000000001000000000
000000000000000000100000000000101001000000000000000000
000001100001000000000000000000000001000000001000000000
000000000110000000000000000000001000000000000000000000

.logic_tile 12 18
000000000000000000000111000000000001000000001000000000
000000000000000111000100000000001101000000000000001000
000010000000001000000000010011000000000000001000000000
000000001000000011000011010000101110000000000000000000
000000000000001001000000000101100000000000001000000000
000000000000001111000000000000001010000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000010111000000000000101010000000000000000000
000000001110000000000111100011100001000000001000000000
000000000000000000000110000000101001000000000000000000
000011000001000111100111100001000000000000001000000000
000000001010000000100110000000001101000000000000000000
000000000000001111100000000011100001000000001000000000
000000000000000111100000000000001000000000000000000000
000001100100000000000111100111000000000000001000000000
000000000100100000000000000000001001000000000000000000

.logic_tile 13 18
000000000000000000000000010000000000000000001000000000
000000000000000000000011110000001110000000000000010000
000000000000000011100000000111000000000000001000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000011101000000000000010000000
000000000000000000000000001001100000010100000000000000
000000000000000000000111100000000000000000000000000000
000001000010100000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100001010000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000010100111001000101101010000000000
000000000000000000000000000101111101100100010000000000
111000000000000000000000001000000000000000000100000000
100000000000000000000000001011000000000010000000000000
010000000000000001100110010000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000000000000000000111000011011101000000000000000000
000000000000000000000000001101101110000000100000000000
000000000000001011100000000000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000101100110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000001101101100100001010000000000
000000000000000011000000000011101100011001100000000000

.logic_tile 2 19
000000000000100000000111000000000001000000001000000000
000000000001010111000011110000001100000000000000010000
111000000000001000000110110000001000111100001000000000
100000000000001011000011110000000000111100000000000000
010000000000000000000011111111101010101000110000000000
010000000000000000000011010111111000100100110000000000
000000000000000011100110000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000100011100000001101011011001000000000000000
000000000111010000100000000101101000000000000000100000
000010100000000001000000001101011000000001010000000000
000000000000000001000000000011111100111001110000000000
000000000001010000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000101100000011000000000000110000000000000
000000000100000000000010001001001001001001000010000000

.logic_tile 3 19
000000000000001101100111011001001000010100000000000000
000000000000001011000110001101001001000100000000110000
111010000001001011100110110000001110000000110000100000
100001000000100011100011000000001101000000110000000000
010000000000001001100010000011011101100000000000000000
110000000000000011000000001011011001000000000000000000
000000000000011000000110000011011001001000000000000000
000000000110101111000000000101011101000000000000000101
000000000000000001100011000000011010100000000000000000
000000000000000001000011110001001010010000000000000000
000010000000000000000010000000000001000000100100000000
000001000000000000000000000000001001000000000000000000
000000000000100001000000001001101001000000000000000000
000000000001000000000000000001011111010000000001000000
000000000000000000000010100000001101000000010010000000
000000000000000000000100000101001010000000100000000000

.logic_tile 4 19
000000000000000000000110000000000000000000001000000000
000000000000000000000010010000001010000000000000010000
111010100000001111100111001111001001010100000000000000
100001001100000001000000000101001101000100000001000000
010011100000001111100010000011011001100000000010000000
010001000000000011100010011101101000000000000000000000
000000000001011001000010010101100000000000000000000000
000000001110000101000011110101100000010110100000000000
000000000000001001000010000001011001000001000000000000
000000000000000111000000001111111010000000000000000000
000000000001001000000111000111011010000001000000000000
000000000000101011000100000000111100000001000000100001
000000000000000011100110100101101011000000000010000000
000000000000000000000000000011111100000000100000000000
000010000001010000000000010000000001000000100100000000
000001000000100000000011100000001111000000000001000000

.logic_tile 5 19
000010100000000011100111110001100001000000001000000000
000001000000000000100111010000101101000000000000010000
111000000000100000000011110000000000000000001000000000
100000000000001101000011100000001001000000000000000000
110000000000000001000000000111101000000100000000000000
010000000000000000000010110000101100000100000010000000
000000000001010000000111000000001010000010100000000000
000000000000100000000000000011000000000001010010000001
000000000000000001000110001111001010101000000000000001
000000000000000001000010000111110000000000000000000000
000000000000000000000000010101011010000000000000000000
000000000000000000000011000001011100100000000000000000
000000000000000000000000001011001010100000000000000000
000000000000000000000011100001111001000000000000000000
000000000001010001100000010001100000000000000100000001
000000000000100000000010000000100000000001000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000110000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000010000000000000000000000000001100000000000000000000
000010100000000000000010000111100000000000001000000000
000001000000000001000000000000101011000000000000000000
000000001010000000000010000011100000000000001000000000
000000000001000001000000000000101010000000000000000000
000000000000000001000010000101100001000000001000000000
000000000000000000000010000000001101000000000000000000
000000000000000000000000000011000001000000001000000000
000010100000000000000011100000101111000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101110000000000000000000
000010100000000101100000000101100000000000001000000000
000001000000000000100011100000100000000000000000000000

.logic_tile 8 19
000000000000001000000000000001111010000000000000000000
000000000000000001000011101101101100000001000000000000
000010000010000001100111000000000000000000000000000000
000000000110000111000100000000000000000000000000000000
000000000000000000000011111001101010101001010000000000
000000000000000000000010011111010000000010100000000000
000010100001010011100000001001011000000001000000000001
000000000100010001100000001111001111000000000000100010
000000000000101111100111100000000000000000000000000000
000000000001001101100110110000000000000000000000000000
000001000000000000000000000111001100000010100000000000
000000000000000000000000000011110000101001010000000000
000000001100000000000011010011000001100000010000000000
000000000000000000000010111001101010000000000000000000
000000000101000000000010110000000000000000000000000000
000010000100100000000110000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001011000000000000001000
000010000001010011100000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111110000000000000000001000000000
000000000000000001000111010000001100000000000000000000
000000000001000000000000000111000001000000001000000000
000000000000110000000000000000001000000000000000000000
000000000000000101100000000101000000000000001000000000
000000000000001111100011110000100000000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101100000000011000000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000010000000000000000000000000000001000000000
000000000000010000000011110000001010000000000000000000

.logic_tile 10 19
000000000000000011100000010001000000000000001000000000
000000000000000000100011010000000000000000000000010000
000000000000000000000000000000001001111100001000000000
000000000110000000000000000000001111111100000000000000
000000000000000000000111001011101000100000000000000000
000000000000000000000100001111001110110000000000000100
000000100000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000001100010000000001110000000110000000100
000000000000000000000010110000001011000000110000000001
000000000000000101100110100000000000100000010000000100
000001000000000000100000000011001111010000100000000000
000000000000001111000011010011011100111001110000000000
000000000000001011000010111011111111111000110000000000
000000000001010000000110010111001001101001010000000000
000000000000000000000011001111111011000100000000000000

.logic_tile 11 19
000000001100000011100111000001000000000000001000000000
000000000000000000100000000000100000000000000000010000
000001000000101000000000000000001000111100001000000000
000000000000000101000000000000000000111100000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000011000000000000000000000000
000010000000000000000000000011000000111111110000000001
000000000000001001000010000000000001010000100000000000
000000000000001011000000001101001000100000010000000000
000001000000001000000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000011101110000000110000000000
000000000000000000000000000001011101100000110000000000

.logic_tile 12 19
000001000000001000000000010001100001000000001000000000
000010100000000011000011010000001000000000000000010000
000000000000011011100111000001000001000000001000000000
000000000000000011100100000000101001000000000000000000
000001000000000000000000000000000000000000001000000000
000010100000000000000000000000001000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000010000000100000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000001000000000010000111100000000000001000000000
000000001000100000000000000000100000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000111100111000011000001000000001000000000
000000000000000000000100000000001100000000000000000000
000000000000000000000111000101100001000000001000000000
000000000000000001000010000000101100000000000000000000
000000000000000000000000010011000001000000001000000000
000000000000000000000011100000101000000000000000000000
000000000000001000000000000101000001000000001000000000
000000000000000011000010100000001110000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000000111000010100000101011000000000000000000
000000000000000111000000000111100000000000001000000000
000000000000000000100000000000101110000000000000000000
000000000000000101000010100111100001000000001000000000
000000000000000000100110110000101001000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000001000000001101011100000000000000000000
010000000000000000000011101111111010010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000100000001
000000000000000000000000000111000000000010000000000000
000010100000000000000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000111001101111110111111000000000000
100000000000001001000100000111111100010110000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000010001100010100111011000010111110100000000
000000000000000000000100000001100000111111110000000110
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000001101000000110110110000000000
000000000000000000000000001001101110101001010000000000
000000000000000000000110100000000000000000000000000000
000000000000001111000110000000000000000000000000000000
010010100000001001000110000111100000000000000000000101
110000000000001011000100001111000000101001010010100011

.logic_tile 3 20
000000000000000011100011100000000000000000001000000000
000000000000000000000100000000001111000000000000001000
000010000000000000000011100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000111000001100000000000001000000000
000000000000000000000000000000101110000000000000000000
000000100000000111000000000111100000000000001000000000
000001000000000000100000000000101100000000000000000000
000000000000000011100000000011000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000100011100010000000000000000000001000000000
000000000001010000000000000000001011000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 4 20
000000001110000011100000000011000000000000001000000000
000000000000000000100000000000000000000000000000001000
000001000001000000000000000101000000000000001000000000
000010000000100000000000000000100000000000000000000000
000000000000001011100010010011100000000000001000000000
000000000000000011000011010000001010000000000000000000
000001000000000011100000000101100001000000001000000000
000010100000000000000010000000001100000000000000000000
000001000000000001000000000101100000000000001000000000
000010000000000000000000000000100000000000000000000000
000000100000000001000000000111000000000000001000000000
000001000000000000000000000000101010000000000000000000
000000000000000000000010000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000001010000000000000000000101000000000000000000000

.logic_tile 5 20
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010100000001111000000010000000000000000000000000000
100000000110001111000011010000000000000000000000000000
010000000000000000000111101001000000000000000000000000
110000000000000000000100000001000000010110100010000000
000000100001011000000000000000000001000000100100000000
000001000000001011000000000000001000000000000000000000
000000000000000000000000000000011011001100000000000000
000000000000000000000000000000001001001100000000100100
000000100001000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000011100111000011000001000000001000000000
000000000000000000100110010000101000000000000000010000
000000000000001111100010000000000000000000001000000000
000000000000001011100110110000001011000000000000000000
000000000000000001000000011101101000010100000000100000
000000000000000001100011010101100000111100000010000000
000000000000100001100010010000000000000000000000000000
000010100000010000000010010000000000000000000000000000
000000000000000000000111001101000001100000010000000000
000000000000000000000100001101001101000000000000100000
000000000000000000000000000101011101100000000000000000
000000000000001111000010000001001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000001001011000000000000000000100
000000000000000000000000000001111001001001010000000000

.logic_tile 8 20
000000000000000000000000010011000000000000001000000000
000000000000000000000011110000100000000000000000001000
000000000000000000000000000101101110110011001000000000
000000000000000000000000000000011111001100110001000000
000000000000000000000000000111000001000000001000000000
000000000000000001000000000000101011000000000000000000
000000000000001011100111100001000000000000001000000000
000000000000000011100000000000101111000000000000000000
000000000000000000000111000101100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000100000000000000000000000000000000000001000000000
000000000000000000000010000000001010000000000000000000
000000000000001011100111000000001001111100001000000000
000000000000000111100010000000001101111100000000000010
000001000000000000000000000111001000001000000010000001
000000000000000000000000000000001110001000000000000001

.logic_tile 9 20
000000000000001001100000000000000000000000001000000000
000000000000000011100000000000001000000000000000010000
000000000000010000000000010000001000111100001000000000
000000000000000000000010100000001011111100000010000000
000000000000000000000010001111101000000000000000000000
000000000000000000000011100011100000101000000000000000
000000000001010000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000111110011111111000010100000000000
000000000000001101000010011011001001000001110000000001
000000000001000101100000000000000000000000000000000000
000000001010100001000000000000000000000000000000000000
000000000000000000000000000001001100010110000000000000
000000000000000000000000000011011011010110100000000001
000000000000011000000000000011001011000000100000000000
000000000000001011000010000001011011000000000000000001

.logic_tile 10 20
000000000000000001100000011101111000111001110000000000
000000000000000000100010001001101110111101110000000100
000000000000000101000110000101001100101001000000000000
000000000000000000000110100101011101101000000010000000
000000000000001101000000011001001101001001000000000000
000000001110000011000010101111001011000010000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000111100010110000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000001010000000000000001001111111000000000000000
000001000100100000000000001101111001111100000000000000
000000000000000001100010000001100000000110000000000000
000000000000000000000000000000101001000110000000000000
000000000000000000000110100000000000000000000000000000
000000000100000000000100000000000000000000000000000000

.logic_tile 11 20
000000000000001000000000000000000001000000001000000000
000000000000000011000000000000001110000000000000001000
000000000000100011100111000011000000000000001000000000
000000000000000000100000000000101100000000000000000000
000000000000000000000111000001100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000100000001000000000000001010000000000000000000
000000000000000101100000010000000000000000001000000000
000000000000000000100011010000001011000000000000000000
000000100100010000000000000001001001100000000000000100
000001000000000000000000001111001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000001000000000000000000000000000000000000001000000000
000000100000000000000010110000001101000000000000010000
000010000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000010000000000101000000000011000000000000001000000000
000000000000001101100000000000100000000000000000000000
000000000000100000000000000000001000111100001000000000
000000000001010000000010000000000000111100000000000000
000010100000000000000000000001000000010110100000000000
000000000100000000000000000000100000010110100000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000010000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 13 20
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101010000000000000010000
000000000000000111100000000101100001000000001000000000
000000000000000000100000000000101000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100010100011100000000000001000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000001000000001000000000
000000000000000011000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001011000000000000001100000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000011100000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011111001000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111010000000000000000000
000000000000000000000000000001011010100000000001000000

.logic_tile 2 21
000000000000000000000000010111001101111111010000000000
000000000000000000000011000011111000010111100000000000
111000000000001111100000000001101010000010100000000000
100000000110000101100010110000110000000010100001000001
110000000000000111100010010000011100000100000100000000
010000000000000000100011010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000001010000101100000000111011010000000000010000000
000000000000000000000000001101011110100000000000000000
000001000000000011000000010000000000000000000000000000
000010100001000101000010000000000000000000000000000000
000000000000000000000000001101001001000000000000000101
000000000000001111000000000001011110001000000000000000

.logic_tile 3 21
000000000000100101100111000011001000000011100010000000
000000000001000111000011101011001011000010100000010000
111010100000000000000110110001001011000000000000000000
100000000000000111000010000101001111000000010000000000
110000000000000011100111110101111100011100000000000000
110000000000000011100111110111111001111100000000000000
000010100001001111000000011101111001000000000000000000
000000000110100011000011011001001010000000100000000000
000000000000000101100110111011001011100110110000000000
000000000000000000000010000001111111010000110000000000
000000000000000000000010100000011000000011000010000001
000000000000000000000000000000011001000011000000000000
000000000000000001100110011111011111111101010000000000
000000000000000000000010100101101111100000010000000000
000000000000011000000010100000000000000000100100000000
000000000000000001000110000000001000000000000000000000

.logic_tile 4 21
000000000000000111000110010001100000000000001000000000
000000000000000000000111110000000000000000000000010000
111000000000000111000111100000001000111100001000000000
100000000000000000000000000000000000111100000000000000
010000000000000111100000000101001001100000010000000000
010000000000000000100010000101111100010111110000000000
000000000010000101100010000101100000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000001101011010000000000000000000
000000000000001101000000001101101110100000000000000010
000000100000000000000000000101101101000000000000000000
000001000000000101000000001101101001010000000001000000
000000000000000111100000000001001011001000000000000100
000000000000000000000000000011011011000000000000000000
000000000000000000000000000101101100000000000000000000
000000001000000000000000000001101011000100000010000000

.logic_tile 5 21
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000111110101000000000000001000000000
000000000000000000000111110000100000000000000000000000
000010100111001111000000010000000001000000001000000000
000000000000101111000011010000001000000000000000000000
000000000001010000000000000111100001000000001000000000
000000000000100000000000000000101111000000000000000000
000000000000000000000000000011100000000000001000000000
000000001000010000000011110000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010010111100001000000001000000000
000000000000000000000011010000101011000000000000000000

.ramb_tile 6 21
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000100000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 21
000001001110000000000000000001100000000000001000000000
000010100000000000000000000000000000000000000000001000
000000000000000111000000000001100001000000001000000000
000000000000000101000011100000101100000000000000000000
000000000000000111000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000001000000001000000000001100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000001110000101100110100000000000000000001000000000
000000000000000000100110000000001010000000000000000000
000001001010000101100010000000000001000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000000000000001011001001010100000000000000
000000000001010001000010000001101111000100000000000010
000000000000000000000110000101101100001000000000000000
000000000000000000000010001111011110000000000000000000

.logic_tile 8 21
000000000000100111100000000001100000000000001000000000
000000000001010000100000000000000000000000000000001000
000000000000000111100000000001100001000000001000000000
000000000000000000100011110000101111000000000000000000
000000000000000111000011100000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000111000010000101000000000000001000000000
000000000000000001000000000000100000000000000000000000
000000000000100000000010000001000000000000001000000000
000000000001010000000000000000000000000000000000000000
000001000010100000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101011000000000000000000
000001000000000000000000000000000001000000001000000000
000000000000000000000011110000001010000000000000000000

.logic_tile 9 21
000000000000000000000111000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000100000000000111100101100000000000001000000000
000000001010000000000000000000001001000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000111100111000111100000000000001000000000
000000000000000000100011100000000000000000000000000000
000001000000000000000000000001000000000000001000000000
000000100000001111000000000000101100000000000000000000
000010100000000000000011100111000000000000001000000000
000000000100000000000100000000101001000000000000000000
000000000000001000000010000101100001000000001000000000
000000000000001011000000000000101011000000000000000000
000000000000000111000000000101100001000000001000000000
000000001010000000000000000000101101000000000000000000

.logic_tile 10 21
000000000000100000000000000000000000000000001000000000
000000001101000000000000000000001100000000000000001000
000000000000000000000000010011000001000000001000000000
000000000000000000000011000000101011000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000000010001100001000000001000000000
000000000000000000000011000000101100000000000000000000
000000000000001000000000000101100001000000001000000000
000000000000000111000011110000101010000000000000000000
000011100000000001000000000001100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000010000111100001000000001000000000
000000000000000000000111100000001001000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000010001000010000000100000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111111010001000000000000
000100001000000000000000001111001100001000100000000000
000000000000001111000000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000000000100000000000111110011101011101001010000000000
000000000000000000000010000101101101000110100000000000
000000000000000000000000001101101010000000010000000000
000000000000000000000000001101111110000000000000000000
000000000000000101100010000000000000000000000000000000
000000000000010001100010100000000000000000000000000000
000000000000000001100110101111111110000000000000000000
000000000000000000000110001111011111001100110000000000
000000000000000001000010000000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 12 21
000000000000000000000111000111100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000000000011100011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000011100101101001001100111000000000
000000000000000000000011100000001100110011000000000000
000000000000001000000000010011101001001100111010000000
000000000000000011000011000000001011110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000001000000000000000000010101001001001100111000000000
000000000000000001000011010000101111110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000001000010000000001001110011000000000000

.logic_tile 13 21
000000000000000000000000000111000000000000001000000000
000000000001010000000011110000100000000000000000010000
000000000000001000000110110000000000000000001000000000
000000000000000101000010100000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000111000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111101000000000000000000000
000000000000000000000000001001000000101000000001000000
000000000000000000000000001001111010100010000000000000
000000000000000000000000001001001010001000100000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000010110000001001001111000000000000
000000000000001000000000000000000001001111000000000000
000000000000001001000000000000001001001111000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000111011010001100110000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000001100111000000000000000000000000000000
000000000010000000100100000000000000000000000000000000
111000000001010000000000000111011010000000000000000000
100000000000100000000000001001111101000100000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000111100000000000000110000000
000000001100000000000000000000100000000001000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000010110100000000000
000000000000000000000000000001000000101001010000000011

.logic_tile 2 22
000000000000000000000011110101111101111001110000000000
000000000000000000000111011111111110111110100000000000
111000000000000001100010101000000000010110100010000000
100000000000001101100000000001000000101001010010000100
110001000000000000000110000011011000000000000000000000
010000000000000101000000001001111110100000000000000000
000000000000001011100110100000001000101000110000000000
000000000000000001000010001001011110010100110000000000
000000000000000011100010010011101101001001010000000000
000000000000000000000010001111011010101110100000000000
000000000000000001100111100000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001001000010000101101101101001000000000000
000000000000000001000000001101011111101010100000100000
000000000000000011100110100001011000110100010000000000
000000000000000000100000000101101100010100000000000000

.logic_tile 3 22
000000000000010001000111011001001010000000000000000000
000000000000000000100111000101001101100000000001000110
111000000000001101000111000011001010000001000000000000
100000000000000001100110100001111010000000000000000101
110000000000000011100010010111001101100010110000100000
110000000000000001100011011001001001010110110000000000
000000000000000011100010111111111110001000000000000000
000000000000000000100010001001011001000000000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000010000111000000000010000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100110001001101010101100010000000000
000000000000000001100000000001011010011100010000000000
000010000000100011100110001101011011110000010000000000
000000000000000000100100001011011011110110010000000000

.logic_tile 4 22
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000011100000000001100000000000001000000000
000000000000000111000011100000000000000000000000000000
000000000000000111100111100001000000000000001000000000
000000000000000000100100000000000000000000000000000000
000010100000001011100000000101000001000000001000000000
000000000000001011100000000000001000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000001000010110000001010000000000000000000
000000000000000000000000000101001000000000000000000000
000000000000000000000000001111100000010100000000000000

.logic_tile 5 22
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001011000000000000010000
111000000000000000000000000101000000000000001000000000
100000000000000000000011100000000000000000000000000000
110000000000001111100111001101101001000100000010000000
010000000000000011100100001011101100001100000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000100000000000000000000001000000100100000000
000000100001010000000011100000001111000000000000000000
000000000000001000000000010000000000000000000000000000
000000001010000011000010000000000000000000000000000000
000000000000001000000000000101000001100000010000000000
000000000000000011000000001101001001000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000011100000000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000011100000000101000001000000001000000000
000000000000000111000000000000101000000000000000000000
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000010000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 22
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010011111010101000000000000000
000000000001010000000011011111010000000000000000000001
000000000010000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000001000000000000000000000101111111100000000000000000
000010100000000001000000000000111101100000000000000001
000000000000000001000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010000000000101100111100101101010000000000000000000
000001000000000000100100000011011110010000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 9 22
000001000000001000000111010000000000000000001000000000
000010100000001111000011010000001000000000000000010000
111000000000001011100000010111001000100011110100000000
100000000010000011100011001001101110110111110001000000
110000000000001000000111110101001011001000000000000000
010000000000001011000111001001101000000000000000000000
000000000000000001000000000101111111000111110000000000
000000000000000000000011101001011011011111110000000000
000000001100001000000000000111100001010110100000000000
000000000000001101000010001101101100000110000000000000
000000000000000000000000000011101100000010100000000001
000000000000000001000010000000100000000010100000000000
000000000000001000000110010000000001001001000000000000
000000000000000101000010001101001110000110000000100001
000000000000000001100110001000011000100000000000000000
000000000000000000000011100001011111010000000000000000

.logic_tile 10 22
000000000000000011100011100000001000111100001000000000
000000000000000000000010110000000000111100000000010000
111000000000001001100000001101100000101001010100000000
100000000000000101000011100011101000100000011000100000
010000000000101000000010010101011011000000010000100000
010000000001011011000011110000111000000000010000000000
000010000000000111000010110101000001111001110000000000
000000000000000000100110100000101000111001110010000000
000000000000000000000000011111001011101000010100000000
000000000000000000000011011101101110010000101000000001
000000000000000011100000000011000000100000010000000000
000000000000000000000000000000101001100000010000000000
000000000001000000000000011000000000100000010000000000
000000000000000000000010001001001101010000100000000000
010000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000001111000000000000001000001100111000000000
000000000000000011000010100000001000110011000000010000
000000000000000101000000010101101000001100111000000000
000000000000000000000011000000101101110011000000000000
000000000000001000000000000011001000111100001000000001
000000000000000001000000000000100000111100000000000000
000000000000001000000111000000001000000100000000000000
000000000000000001000111100101001100001000000000000000
000000000000000001100010001001111010110011000000000000
000000000000000000000000000111011001000000000000000000
000000000000001001100110000001111110010001000000000000
000000000000001001000000000111101000000100010000000000
000000000000001000000110101011111100000010100000000000
000000000000000011000000000011010000000011110000000000
000000000000000111100110101111011110101000000000000000
000000000000000000000000000101110000000000000000000000

.logic_tile 13 22
000000000000001000000111000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101000111010000000000000000000000000000
000000000000001001000011000000000000000000000000000000
000000000000000101100110100000000000001111000000100000
000000000000000000000000000000001010001111000000000000
000000000000000000000000000101011001100000000000000000
000000000000000000000000001011111000000000010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000001000000101001010000100000
000000000000000000000000001001111100110011000000000000
000000000000000000000000001001011001000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000001100000000111111101010000000000000000
000000000000000000100010011011011110000000000000000001
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111000000000000000000100100000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 23
000000000000000101000000010000000000000000000000000000
000000000000000111000011010000000000000000000000000000
111000000000010101100000000001001101000000000000000001
100000000000000000000000000101111010000100000000000000
110000000000001000000000000000000000000000000000000000
110000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001011111000111001100000000000
000000000000000000000010000101001000110000010000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000111010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
111000000000000101000111010001101001000000000000000000
100000000000000000100011011101111001010000000001000000
110000000000000000000000010000011000000010100000000000
010000000000000000000011000011000000000001010010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101011001000000000010000000
000000000000000000000000001001111001000100000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000001001101101000000000000000000
000000000000000000000000000101001101100000000000100000
111000000000000011100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000

.logic_tile 5 23
000000000000000111100000000101100000000000001000000000
000000000000000111100000000000000000000000000000001000
000000000000001000000111100001000000000000001000000000
000000000000000111000110010000000000000000000000000000
000000000000000000000011100011000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000001111100000010101100000000000001000000000
000000000000001011000011100000001101000000000000000000
000000000000000000000010000001000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000000000001000000001000000000
000000001110000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 23
000000001100001000000111000000000000000000001000000000
000000000000000011000000000000001110000000000000001000
000001000100000000000010000101100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000001110000011100000010011000000000000001000000000
000000000000000000000011010000000000000000000000000000
000001000100001011100000000001000000000000001000000000
000000000000000011000000000000000000000000000000000000
000001000000000011000000000101100000000000001000000000
000010100000000000000010010000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000001110100101100000000001100000000000001000000000
000000000001000000100000000000101010000000000000000000
000000000100000000000000000011000000000000001000000000
000000000000000000000000000000101001000000000000000000

.logic_tile 9 23
000000000000001000000111110000000000000000001000000000
000000000000001011000111000000001000000000000000001000
000000000000001000000000010101100000000000001000000000
000000000000000111000011110000000000000000000000000000
000000001110000111100000000001000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000011100111100101100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000100000000000000111000000000000001000000000
000000000001000000000000000000101010000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000011010000101001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 10 23
000000000000000000000011111011011011001001000000000000
000000000000000000000011011001001010000111000000000000
000000000000000000000011100011001110000010100000000000
000000000000000000000010101011110000000000000000000000
000000000000001111100010101011111010110111110000000000
000000000000001011100000001101111011111111110000000000
000010100000001101000010011000000000100000010000000000
000000000000000011000010001001001111010000100000000000
000000000000000001100010101111001100000000000000000000
000000000000000000000110110101001001100000000000000000
000000000000001000000110000101011100011100000000000000
000000000000001001000000000000001010011100000000000000
000000000000001000000110011111101000000000000000000000
000000000000001111000010110011111101000100000000000000
000000000000000000000000010001101110000010100000000000
000000000000000000000010010000110000000010100000000000

.logic_tile 11 23
000000000000000111000000000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111000000000111100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000010000000001101000000000000000000
000000000000000111000000000111100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000010000011100000000000001000000000
000000000000000111000010000000001111000000000000000000
000000000000000111000000000011000000000000001000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000011111011011111110100000000000
000000000000000000000010001101011001110110110000000010
111000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000000000011100000000101001100001000000000000000
010000000000000000100011100101101111000000000000000000
000000000000000111000111100111011010000000000000000100
000000000000000000000010111011101011010000000000000000
000000000000000111000010000101001100000000000000000000
000000000000000001100010001111101100100000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011100000000000000000100100000000
000000000000001101000100000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001011100111000000000000000000000100000000
110000000000001011100100001001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000101111101000001000000000000
000000000000000000000010001101001111000000000000000100
000000000000000101100000001101001100010000000000000000
000000000000000000100000000011011010000000000000000001
000000000000000000000010010011101110001000000000000000
000000000000000000000110111101011010000000000000000100
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 3 24
000000000000001000000111010011001001000000010000000000
000000000000000011000011011001011001000000000000000100
111000000010000000000110010000000001000000100100000000
100000000000000000000011110000001100000000000000000000
010000000000000000000010010001001010000000000000000000
110000000000000111000010101001101111010000000000000000
000001000000001101000000000001001110000000010000000000
000000000000000001100010000101111001000000000000000100
000000000000000011100110110111101011110000010000000000
000000000000000000100110101111111010111001100000000000
000000000000000101000000001001001101110100010000000000
000000000000000000000000000101011001100100010000000100
000001000000000001100010000001001100001000000000000000
000010100000000000000000001001111111000000000001000000
000000000000000000000111001111101110011001000000000000
000000000000000000000110011101101001110110100000000000

.logic_tile 4 24
000000000000000000000111010101101001000000000000000001
000000000000000000000111001111011101000100000000000000
111000000000100101000000011011111010000000000000000001
100000000000000000100011000101111001100000000000000000
010010100000000000000111101000011101101100010000000000
110001000000000000000000000011011101011100100000000000
000000000000001000000010001101111100000000000000000000
000000000000001111000110110101111001000000010000000000
000000000000100000000000000011111011111000110000000000
000000000001010001000000001001011001111101110000000000
000000000000001001100110100000000001000000100100000000
000000000000000001000010000000001000000000000000000000
000000000000100000000111000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000001011101100010000000000000010
000000000000000000000000000101101001000000000000000000

.logic_tile 5 24
000000000000001000000000010111100000000000001000000000
000000000000000011000011010000101000000000000000010000
111000000000000111100000000001000000000000001000000000
100000000000000000100000000000100000000000000000000000
010000000000000101000110100000001000111100001000100000
110000000000000000100000000000000000111100000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000001101101011101101010000000000
000000000000000000000010001101101000111101110000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101010000000000000010000
111000000000000000000000000000000000000000001000000000
100000000000000000000000000000001011000000000000000000
000000000000000000000000000011101001000100000100000000
000000000000000000000010000000001011000100000000000000
000000000000000001000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000111010000000000000000001000000000
000000000000000000000111000000001001000000000000010000
000000000000000000000111000101101000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000111000010010101001000000100000000000000
000000000000000000000011100101101011000000000000000010
000000000000000000000011100111001010000000000000000000
000000000000000000000000001101101100000000010000100000
000000000000000001100000000001101000000010000000000000
000000000000000000000010000000111110000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001100010100000000000000
000000000000000000000000000000110000010100000000000000

.logic_tile 10 24
000000000000000000000000000000000001111001110100000000
000000000000000101000010100001001000110110111000000000
111000000000000111000110110000000000000000000000000000
100000000000000101000011000000000000000000000000000000
010000000000001000000010110101111110111101010100000000
010000000000001011000010100000100000111101011000000000
000000000000000101000110111000000000000000000100000000
000000000000000000000010001101000000000010001000000000
000000000000000000000000001011101011000000000000000000
000000000000000000000000001101001001100000000000000000
000000000000000001100000000000000001000110000000000000
000000000000000001000000001101001000001001000000000000
000000000000000000000000000001111101000100000000000000
000000000000000000000000001101101010010110100000000000
110000000000001000000000000001000000000000000100000000
010000000000000001000000000000000000000001001000000000

.logic_tile 11 24
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000001010000100000100100000
000000000000000000000000000000010000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
010000000000000000000011110000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111101111101110000000000
000000000000000000000000001011101010111000110000100000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001001101011110101010000000000
000000000000000000000000000101111011111000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001000001111000000000000
000000000000000000000111100000000001000000100100000000
000000000000000000000100000000001110000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000101100000000000000100000000
100000000000000000000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 25
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001111000000101001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000111101101111011101110000100000000
000000000000000101000110101111101000111110100001000000
111000000000001000000000000111101111111111000110000000
100000000000000111000000001001111011111001000000000000
000000000000000000000010100101111110111101010100000000
000000000000000000000000000001100000111100000010000000
000000000000000101100010111111101010101110000100000000
000000000000000001000011011101111001010100000010000000
000000000000000000000000000001011011101010000110000000
000000000000000000000000001001111111010110000000000000
000000000000000000000000001101100001101001010100000000
000000000000000000000000000111101011110110110010000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000010000000000000000000000000000000
110000000000001001000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000100010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000010011100000000000000100000000
000011110000000000000010110000100000000001000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000011110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000001100000000000000100000000
000000010000000000000000000000100000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101000000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000100100100000
100000000000000000000000000000001011000000000000000000
010000000000000000000111010000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000111000000110000110000001000
000000000000000000000000000000100000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000011010000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000011010000000000110000110000000000
000000000000000000000000000000001100110000110000001000
000000000000000000000000000000010000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000110000110000000100
000000000000000000000000000000001110110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000100000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000001110000000000
000000001000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 13 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000

.io_tile 16 31
000000000000000010
000100000000000000
000001111000000000
000000000000000001
000000000000101110
000000000000011100
001000000000000100
000000000000010000
000001011000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000000110000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000100
000011110000000000
000000000000000000
000011110000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000010000000000000
000011110000000001
000000000000001110
000000000000111000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000010000000110010
000001010000110000
000000000000000100
000000000000000001
000010000000000010
000001010000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.extra_bit 0 691 335
.extra_bit 1 690 174
.sym 5 nes_clock$SB_IO_OUT_$glb_clk
.sym 7 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]_$glb_sr
.sym 8 ballvga.ballx_SB_DFFESR_Q_E_$glb_ce
.sym 9 nes_impl.my_out
.sym 10 ballvga.invertx_$glb_clk
.sym 11 ballvga.inverty_$glb_clk
.sym 12 clk_pxl$SB_IO_OUT
.sym 101 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 103 ballvga.ballx[5]
.sym 104 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 105 ballvga.ballx_SB_LUT4_O_I3[6]
.sym 108 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 206 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 250 ballvga.ballx[5]
.sym 267 ballvga.ballx[7]
.sym 281 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 289 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 452 ballvga.invertx
.sym 454 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[8]
.sym 457 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 458 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 567 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[3]
.sym 757 ballvga.ballx[9]
.sym 786 ballvga.invertx
.sym 790 ballvga.ballx[3]
.sym 791 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 795 $PACKER_VCC_NET
.sym 797 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 798 ballvga.ballx[9]
.sym 906 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 907 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[3]
.sym 912 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 973 ballvga.ballx[3]
.sym 975 ballvga.ballx[4]
.sym 984 ballvga.ballx[7]
.sym 1016 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 1131 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 1132 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 1133 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 1134 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 1135 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 1183 ballvga.ballx[4]
.sym 1189 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 1201 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 1237 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 1337 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 1338 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 1339 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 1340 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 1341 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 1342 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 1343 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 1369 col[3]
.sym 1385 col[8]
.sym 1402 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 1428 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 1432 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 1544 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 1545 ballvga.bally[4]
.sym 1548 ballvga.bally[5]
.sym 1549 ballvga.bally[7]
.sym 1551 ballvga.bally[6]
.sym 1594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 1619 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 1637 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 1638 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 1639 col[3]
.sym 1645 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 1647 $PACKER_VCC_NET
.sym 1650 $PACKER_VCC_NET
.sym 1755 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 1756 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 1757 ballvga.diry_SB_DFF_D_Q[0]
.sym 1758 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 1759 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 1760 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 1844 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 1856 nes_latch_SB_LUT4_I1_1_O[1]
.sym 1965 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 1966 ballvga.inverty
.sym 1967 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 1968 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 1969 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 1970 ballvga.changey_SB_LUT4_I3_I2[0]
.sym 1971 ballvga.changey_SB_LUT4_I3_I1[0]
.sym 2031 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 2077 ballvga.changey_SB_LUT4_I3_I1[1]
.sym 2098 brickvga.brick1_SB_DFFE_Q_1_E
.sym 2246 ballvga.inverty_SB_DFFESS_Q_S
.sym 2272 brickvga.del_SB_DFFSR_Q_R
.sym 2295 brickvga.brick1_SB_DFFE_Q_3_E
.sym 2396 ballvga.changey_SB_LUT4_I3_I1[1]
.sym 2398 brickvga.brick1[5]
.sym 2447 brickvga.del_SB_DFFSR_Q_R
.sym 2491 del
.sym 2604 brickvga.brick1_SB_DFFE_Q_2_E
.sym 2608 brickvga.brick1_SB_DFFE_Q_3_E
.sym 2611 brickvga.brick1[3]
.sym 2615 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 2663 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 2814 brickvga.brick1_SB_DFFE_Q_4_E
.sym 2818 brickvga.brick1[1]
.sym 2864 brickvga.brick1_SB_DFFE_Q_1_E
.sym 2868 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 2869 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 2882 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 2884 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_E
.sym 2887 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 2895 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 2904 row[6]
.sym 2905 brickvga.brick1_SB_DFFE_Q_1_E
.sym 2918 brickvga.brick3_SB_DFFE_Q_E
.sym 3029 brickvga.brick3[5]
.sym 3030 brickvga.brick3_SB_DFFE_Q_2_E
.sym 3051 $PACKER_VCC_NET
.sym 3074 $PACKER_VCC_NET
.sym 3101 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 3104 brickvga.brick1_SB_DFFE_Q_4_E
.sym 3106 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 3145 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 3253 brickvga.brick3[9]
.sym 3254 brickvga.brick3_SB_DFFE_Q_E
.sym 3255 brickvga.brick0_SB_LUT4_I1_O[2]
.sym 3256 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 3356 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 3457 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 3459 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 3505 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 3507 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 3527 row[6]
.sym 3549 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 3550 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 3555 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 3558 brickvga.brick0_SB_LUT4_I1_O[2]
.sym 3665 brickvga.brick0_SB_DFFE_Q_4_E
.sym 3667 brickvga.brick0[0]
.sym 3668 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 3714 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 3761 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 3873 brickvga.brick0_SB_LUT4_I1_O[0]
.sym 3874 brickvga.brick0[2]
.sym 3876 brickvga.brick0_SB_DFFE_Q_3_E
.sym 3880 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 3921 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 3937 brickvga.brick0_SB_DFFE_Q_4_E
.sym 3974 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 3975 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 3977 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 3978 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 4087 brickvga.brick2_SB_DFFE_Q_E
.sym 4091 brickvga.brick2[8]
.sym 4195 brickvga.brick0_SB_DFFE_Q_1_E
.sym 4196 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 4206 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 4316 brickvga.brick5[5]
.sym 4319 brickvga.brick5_SB_DFFE_Q_2_E
.sym 4375 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 4398 brickvga.brick5_SB_DFFE_Q_E
.sym 4540 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 4544 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 4546 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 4581 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 4604 brickvga.brick2_SB_DFFE_Q_D
.sym 4614 brickvga.brick5_SB_DFFE_Q_1_E
.sym 4627 brickvga.brick5_SB_DFFE_Q_2_E
.sym 4631 brickvga.brick5_SB_DFFE_Q_2_E
.sym 4636 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 4658 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 4766 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 4771 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_I0[1]
.sym 4836 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 4844 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 4845 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 4883 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 4886 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 4991 brickvga.brick5_SB_LUT4_I0_2_O[1]
.sym 4993 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 4994 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 4995 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 4997 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[1]
.sym 5088 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 5090 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 5093 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 5094 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 5203 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[0]
.sym 5249 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 5251 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 5257 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 5292 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 5409 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 5648 $PACKER_VCC_NET
.sym 6211 $PACKER_VCC_NET
.sym 6219 $PACKER_VCC_NET
.sym 6226 $PACKER_VCC_NET
.sym 6248 $PACKER_VCC_NET
.sym 6280 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 6675 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 6676 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 6677 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 6678 ballvga.dirx_SB_DFF_D_Q[0]
.sym 6679 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 6680 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 6708 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 6721 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 6723 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 6725 ballvga.dirx_SB_DFF_D_Q[1]
.sym 6730 ballvga.ballx[7]
.sym 6735 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 6736 ballvga.dirx_SB_DFF_D_Q[0]
.sym 6738 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 6741 ballvga.ballx[5]
.sym 6746 ballvga.dirx_SB_DFF_D_Q[2]
.sym 6748 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 6750 ballvga.dirx_SB_DFF_D_Q[2]
.sym 6751 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 6760 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 6761 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 6762 ballvga.dirx_SB_DFF_D_Q[2]
.sym 6766 ballvga.dirx_SB_DFF_D_Q[1]
.sym 6768 ballvga.dirx_SB_DFF_D_Q[0]
.sym 6769 ballvga.dirx_SB_DFF_D_Q[2]
.sym 6772 ballvga.ballx[7]
.sym 6790 ballvga.ballx[5]
.sym 6794 ballvga.ballx_SB_DFFESR_Q_E_$glb_ce
.sym 6795 clk_pxl$SB_IO_OUT
.sym 6796 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]_$glb_sr
.sym 6825 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 6826 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 6827 ballvga.ballx[8]
.sym 6829 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 6830 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6831 ballvga.ballx[6]
.sym 6832 ballvga.dirx_SB_DFF_D_Q[2]
.sym 6836 brickvga.brick1_SB_DFFE_Q_2_E
.sym 6837 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 6841 ballvga.dirx_SB_DFF_D_Q[1]
.sym 6843 ballvga.ballx[5]
.sym 6865 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 6880 ballvga.ballx[5]
.sym 6881 ballvga.bally_SB_DFFESR_Q_4_D[9]
.sym 6884 ballvga.bally[5]
.sym 6885 ballvga.ballx[6]
.sym 6887 ballvga.bally[4]
.sym 6890 ballvga.bally[7]
.sym 6902 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 6905 $PACKER_VCC_NET
.sym 6909 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 6913 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 6914 ballvga.ballx_SB_LUT4_O_I3[6]
.sym 6916 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 6917 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 6919 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[3]
.sym 6927 ballvga.ballx_SB_LUT4_O_I3[1]
.sym 6934 $nextpnr_ICESTORM_LC_60$O
.sym 6936 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 6940 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_CI_CO[2]
.sym 6942 ballvga.ballx_SB_LUT4_O_I3[1]
.sym 6943 $PACKER_VCC_NET
.sym 6946 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_CI_CO[3]
.sym 6949 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 6952 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_CI_CO[4]
.sym 6955 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[3]
.sym 6958 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_CI_CO[5]
.sym 6960 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 6964 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_CI_CO[6]
.sym 6966 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 6970 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_CI_CO[7]
.sym 6972 ballvga.ballx_SB_LUT4_O_I3[6]
.sym 6976 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_CI_CO[8]
.sym 6978 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 7009 ballvga.bally_SB_DFFESR_Q_4_D[3]
.sym 7010 ballvga.bally_SB_DFFESR_Q_4_D[4]
.sym 7011 ballvga.bally_SB_DFFESR_Q_4_D[5]
.sym 7012 ballvga.bally_SB_DFFESR_Q_4_D[6]
.sym 7013 ballvga.bally_SB_DFFESR_Q_4_D[7]
.sym 7014 ballvga.bally_SB_DFFESR_Q_4_D[8]
.sym 7015 ballvga.bally_SB_DFFESR_Q_4_D[9]
.sym 7020 ballvga.ballx[3]
.sym 7022 ballvga.ballx[7]
.sym 7023 $PACKER_VCC_NET
.sym 7030 ballvga.ballx[9]
.sym 7032 ballvga.ballx[8]
.sym 7034 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 7035 ballvga.bally[6]
.sym 7037 ballvga.ballx_SB_LUT4_O_I3[1]
.sym 7039 ballvga.bally[2]
.sym 7040 ballvga.bally[3]
.sym 7044 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_CI_CO[8]
.sym 7051 nes_latch_SB_LUT4_I1_1_O[1]
.sym 7052 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 7058 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 7068 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[8]
.sym 7075 ballvga.ballx[9]
.sym 7078 ballvga.ballx[3]
.sym 7079 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 7081 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 7083 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[8]
.sym 7088 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 7089 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 7091 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 7102 ballvga.ballx[9]
.sym 7119 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 7125 ballvga.ballx[3]
.sym 7128 nes_latch_SB_LUT4_I1_1_O[1]
.sym 7129 clk_pxl$SB_IO_OUT
.sym 7156 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[2]
.sym 7157 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[3]
.sym 7158 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 7159 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 7160 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[6]
.sym 7161 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 7162 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 7169 nes_latch_SB_LUT4_I1_1_O[1]
.sym 7176 nes_latch_SB_LUT4_I1_O
.sym 7179 ballvga.bally_SB_DFFESR_Q_4_D[4]
.sym 7180 $PACKER_VCC_NET
.sym 7181 ballvga.bally[8]
.sym 7182 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 7183 ballvga.ballx[2]
.sym 7185 ballvga.bally_SB_DFFESR_Q_4_D[7]
.sym 7189 ballvga.ballx[9]
.sym 7190 $PACKER_VCC_NET
.sym 7204 ballvga.ballx[5]
.sym 7208 ballvga.ballx[6]
.sym 7209 ballvga.ballx[2]
.sym 7211 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 7212 ballvga.ballx[3]
.sym 7214 ballvga.ballx[7]
.sym 7216 ballvga.ballx[8]
.sym 7219 $PACKER_VCC_NET
.sym 7222 ballvga.ballx[4]
.sym 7228 $nextpnr_ICESTORM_LC_123$O
.sym 7231 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 7234 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 7236 ballvga.ballx[2]
.sym 7237 $PACKER_VCC_NET
.sym 7240 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 7243 ballvga.ballx[3]
.sym 7246 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 7249 ballvga.ballx[4]
.sym 7252 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 7254 ballvga.ballx[5]
.sym 7258 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 7261 ballvga.ballx[6]
.sym 7264 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 7266 $PACKER_VCC_NET
.sym 7267 ballvga.ballx[7]
.sym 7270 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 7272 ballvga.ballx[8]
.sym 7273 $PACKER_VCC_NET
.sym 7302 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[9]
.sym 7304 ballvga.ballx_SB_LUT4_O_I3[1]
.sym 7323 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 7329 ballvga.inverty
.sym 7331 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 7332 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 7333 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 7334 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 7335 ballvga.bally_SB_DFFESR_Q_4_D[3]
.sym 7336 col[1]
.sym 7338 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 7347 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 7356 ballvga.ballx[9]
.sym 7359 ballvga.ballx[4]
.sym 7375 $nextpnr_ICESTORM_LC_124$I3
.sym 7378 ballvga.ballx[9]
.sym 7385 $nextpnr_ICESTORM_LC_124$I3
.sym 7390 ballvga.ballx[4]
.sym 7421 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 7422 ballvga.ballx_SB_DFFESR_Q_E_$glb_ce
.sym 7423 clk_pxl$SB_IO_OUT
.sym 7424 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]_$glb_sr
.sym 7472 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 7474 col[8]
.sym 7475 ballvga.bally[4]
.sym 7480 ballvga.bally_SB_DFFESR_Q_4_D[9]
.sym 7481 ballvga.bally[5]
.sym 7483 ballvga.bally[7]
.sym 7484 col[9]
.sym 7492 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 7494 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 7501 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 7502 col[8]
.sym 7504 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 7505 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 7509 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 7530 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 7538 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 7542 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 7549 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 7553 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 7554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 7555 col[8]
.sym 7556 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 7569 ballvga.ballx_SB_DFFESR_Q_E_$glb_ce
.sym 7570 clk_pxl$SB_IO_OUT
.sym 7571 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]_$glb_sr
.sym 7598 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 7599 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 7600 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 7601 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 7602 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 7603 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 7607 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 7612 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 7614 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 7615 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 7618 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 7623 ballvga.bally[6]
.sym 7627 ballvga.bally[3]
.sym 7631 ballvga.bally[2]
.sym 7638 ballvga.bally[4]
.sym 7639 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 7641 ballvga.bally[5]
.sym 7647 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 7650 ballvga.bally[7]
.sym 7651 ballvga.bally[3]
.sym 7652 ballvga.bally[6]
.sym 7655 ballvga.bally[2]
.sym 7656 $PACKER_VCC_NET
.sym 7659 ballvga.bally[8]
.sym 7664 $PACKER_VCC_NET
.sym 7667 $PACKER_VCC_NET
.sym 7669 $nextpnr_ICESTORM_LC_162$O
.sym 7671 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 7675 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 7677 ballvga.bally[2]
.sym 7679 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 7681 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 7683 ballvga.bally[3]
.sym 7684 $PACKER_VCC_NET
.sym 7685 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 7687 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 7689 $PACKER_VCC_NET
.sym 7690 ballvga.bally[4]
.sym 7691 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 7693 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 7695 $PACKER_VCC_NET
.sym 7696 ballvga.bally[5]
.sym 7697 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 7699 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 7701 ballvga.bally[6]
.sym 7702 $PACKER_VCC_NET
.sym 7703 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 7705 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 7707 $PACKER_VCC_NET
.sym 7708 ballvga.bally[7]
.sym 7709 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 7711 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 7713 ballvga.bally[8]
.sym 7714 $PACKER_VCC_NET
.sym 7715 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 7745 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 7746 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 7747 ballvga.diry_SB_DFF_D_Q[1]
.sym 7748 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[5]
.sym 7749 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 7750 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 7756 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 7757 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 7759 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 7761 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 7763 ball_display
.sym 7765 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 7769 ballvga.bally[8]
.sym 7773 $PACKER_VCC_NET
.sym 7774 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 7779 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 7800 ballvga.bally[9]
.sym 7801 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 7802 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 7803 $PACKER_VCC_NET
.sym 7804 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 7814 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 7818 $PACKER_VCC_NET
.sym 7819 ballvga.bally[9]
.sym 7820 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 7825 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 7842 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 7848 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 7862 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 7890 ballvga.bally[9]
.sym 7891 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 7892 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 7893 ballvga.bally[3]
.sym 7894 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 7895 ballvga.bally[2]
.sym 7896 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 7897 ballvga.bally[8]
.sym 7915 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 7921 ballvga.inverty
.sym 7923 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 7925 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 7932 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 7935 ballvga.bally[5]
.sym 7938 ballvga.bally[6]
.sym 7940 ballvga.bally[4]
.sym 7944 ballvga.bally[7]
.sym 7954 ballvga.bally[8]
.sym 7958 ballvga.bally[3]
.sym 7960 ballvga.bally[2]
.sym 7963 $nextpnr_ICESTORM_LC_118$O
.sym 7965 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 7969 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 7971 ballvga.bally[2]
.sym 7975 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 7978 ballvga.bally[3]
.sym 7979 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 7981 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 7983 ballvga.bally[4]
.sym 7985 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 7987 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 7990 ballvga.bally[5]
.sym 7991 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 7993 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 7996 ballvga.bally[6]
.sym 7997 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 7999 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 8002 ballvga.bally[7]
.sym 8003 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 8005 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 8008 ballvga.bally[8]
.sym 8009 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 8038 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 8039 changey
.sym 8040 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 8041 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 8043 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 8061 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 8062 nes_latch_SB_LUT4_I1_1_O[0]
.sym 8069 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 8073 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 8078 ballvga.bally[9]
.sym 8080 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 8081 ballvga.bally[3]
.sym 8082 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 8083 ballvga.bally[2]
.sym 8087 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 8088 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 8089 nes_latch_SB_LUT4_I1_1_O[1]
.sym 8090 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 8092 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 8093 ballvga.bally[8]
.sym 8094 ballvga.changey_SB_LUT4_I3_I1[1]
.sym 8096 changey
.sym 8105 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 8107 ballvga.inverty_SB_DFFESS_Q_S
.sym 8108 ballvga.changey_SB_LUT4_I3_I1[0]
.sym 8111 ballvga.bally[9]
.sym 8114 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 8117 ballvga.changey_SB_LUT4_I3_I1[0]
.sym 8118 changey
.sym 8120 ballvga.changey_SB_LUT4_I3_I1[1]
.sym 8123 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 8125 ballvga.bally[9]
.sym 8126 ballvga.bally[2]
.sym 8129 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 8130 ballvga.bally[8]
.sym 8131 ballvga.bally[3]
.sym 8132 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 8137 ballvga.bally[9]
.sym 8141 ballvga.bally[2]
.sym 8147 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 8148 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 8149 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 8150 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 8157 nes_latch_SB_LUT4_I1_1_O[1]
.sym 8158 clk_pxl$SB_IO_OUT
.sym 8159 ballvga.inverty_SB_DFFESS_Q_S
.sym 8197 $PACKER_VCC_NET
.sym 8204 $PACKER_VCC_NET
.sym 8209 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 8212 nes_latch_SB_LUT4_I1_1_O[0]
.sym 8229 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 8230 ballvga.changey_SB_LUT4_I3_I2[0]
.sym 8231 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 8233 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 8237 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 8243 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 8245 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 8246 $PACKER_VCC_NET
.sym 8253 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 8257 $nextpnr_ICESTORM_LC_91$O
.sym 8259 ballvga.changey_SB_LUT4_I3_I2[0]
.sym 8263 ballvga.changey_SB_LUT4_I3_I2[1]
.sym 8265 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 8266 $PACKER_VCC_NET
.sym 8269 ballvga.changey_SB_LUT4_I3_I2[2]
.sym 8271 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 8275 ballvga.changey_SB_LUT4_I3_I2[3]
.sym 8277 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 8281 ballvga.changey_SB_LUT4_I3_I2[4]
.sym 8284 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 8287 ballvga.changey_SB_LUT4_I3_I2[5]
.sym 8290 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 8293 ballvga.changey_SB_LUT4_I3_I2[6]
.sym 8296 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 8299 $nextpnr_ICESTORM_LC_92$I3
.sym 8302 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 8331 nes_latch_SB_LUT4_I1_1_O[0]
.sym 8332 ballvga.inverty_SB_DFFESS_Q_S
.sym 8333 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0[1]
.sym 8338 brickvga.brick1_SB_LUT4_I0_2_O[2]
.sym 8351 nes_latch_SB_LUT4_I1_1_O[1]
.sym 8356 $PACKER_VCC_NET
.sym 8357 $PACKER_VCC_NET
.sym 8367 $nextpnr_ICESTORM_LC_92$I3
.sym 8394 brickvga.brick1_SB_DFFE_Q_D
.sym 8399 brickvga.brick1_SB_DFFE_Q_2_E
.sym 8408 $nextpnr_ICESTORM_LC_92$I3
.sym 8417 brickvga.brick1_SB_DFFE_Q_D
.sym 8451 brickvga.brick1_SB_DFFE_Q_2_E
.sym 8452 clk_pxl$SB_IO_OUT
.sym 8479 brickvga.brick1_SB_LUT4_I0_I3[3]
.sym 8480 brickvga.brick1_SB_LUT4_I0_2_O[0]
.sym 8481 brickvga.brick1[7]
.sym 8483 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 8484 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 8485 brickvga.brick1_SB_DFFE_Q_1_E
.sym 8486 row[6]
.sym 8489 row[6]
.sym 8502 del
.sym 8503 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 8504 brickvga.brick1_SB_DFFE_Q_D
.sym 8508 del
.sym 8512 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 8521 brickvga.brick1_SB_DFFE_Q_3_E
.sym 8527 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8536 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 8538 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 8540 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 8541 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 8544 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 8548 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 8550 brickvga.brick1_SB_DFFE_Q_D
.sym 8552 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 8553 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8554 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 8555 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 8576 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 8577 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 8578 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 8579 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 8597 brickvga.brick1_SB_DFFE_Q_D
.sym 8598 brickvga.brick1_SB_DFFE_Q_3_E
.sym 8599 clk_pxl$SB_IO_OUT
.sym 8625 brickvga.brick1_SB_LUT4_I0_O[0]
.sym 8626 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[0]
.sym 8628 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 8629 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 8630 brickvga.brick1_SB_LUT4_I0_2_O[1]
.sym 8631 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 8632 brickvga.brick1_SB_DFFE_Q_D
.sym 8638 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 8641 brickvga.brick1_SB_DFFE_Q_3_E
.sym 8647 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8651 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 8653 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 8656 row[6]
.sym 8659 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 8684 brickvga.brick1_SB_DFFE_Q_4_E
.sym 8686 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 8687 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8689 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 8691 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 8697 brickvga.brick1_SB_DFFE_Q_D
.sym 8705 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8706 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 8707 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 8708 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 8732 brickvga.brick1_SB_DFFE_Q_D
.sym 8745 brickvga.brick1_SB_DFFE_Q_4_E
.sym 8746 clk_pxl$SB_IO_OUT
.sym 8772 brickvga.brick3[1]
.sym 8773 brickvga.brick3_SB_DFFE_Q_4_E
.sym 8774 brickvga.brick3_SB_LUT4_I0_2_O[0]
.sym 8775 brickvga.brick3_SB_DFFE_Q_D
.sym 8778 brickvga.567.Y_B_SB_LUT4_O_I1[0]
.sym 8779 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 8787 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 8799 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 8801 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 8802 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 8807 brickvga.brick3[9]
.sym 8815 brickvga.brick3_SB_DFFE_Q_2_E
.sym 8817 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 8823 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 8829 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8837 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 8840 brickvga.brick3_SB_DFFE_Q_D
.sym 8872 brickvga.brick3_SB_DFFE_Q_D
.sym 8876 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 8877 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8878 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 8879 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 8892 brickvga.brick3_SB_DFFE_Q_2_E
.sym 8893 clk_pxl$SB_IO_OUT
.sym 8919 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 8920 brickvga.brick3_SB_LUT4_I0_O[0]
.sym 8921 brickvga.brick3_SB_DFFE_Q_3_E
.sym 8922 brickvga.brick3_SB_LUT4_I0_O[3]
.sym 8923 brickvga.brick3[3]
.sym 8924 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 8925 brickvga.brick3_SB_LUT4_I0_I3[3]
.sym 8926 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 8929 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 8933 brickvga.brick3_SB_DFFE_Q_2_E
.sym 8934 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 8935 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 8936 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 8940 brickvga.brick3_SB_DFFE_Q_4_E
.sym 8944 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 8948 $PACKER_VCC_NET
.sym 8949 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 8951 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 8954 $PACKER_VCC_NET
.sym 8962 brickvga.brick3_SB_DFFE_Q_E
.sym 8963 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 8964 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 8966 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 8971 brickvga.brick3_SB_DFFE_Q_D
.sym 8973 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8974 row[6]
.sym 8977 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 8978 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 8982 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 8983 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 8984 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 9014 brickvga.brick3_SB_DFFE_Q_D
.sym 9017 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 9018 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9019 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9020 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 9023 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9024 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 9025 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 9029 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 9030 row[6]
.sym 9031 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 9032 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 9039 brickvga.brick3_SB_DFFE_Q_E
.sym 9040 clk_pxl$SB_IO_OUT
.sym 9067 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9068 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9069 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9071 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 9079 brickvga.brick3_SB_LUT4_I0_1_I1[1]
.sym 9082 brickvga.brick3_SB_DFFE_Q_E
.sym 9083 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9085 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 9092 del
.sym 9093 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 9095 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 9096 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9099 brickvga.brick0_SB_DFFE_Q_2_E
.sym 9100 brick_display
.sym 9101 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9107 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 9109 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 9111 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 9119 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 9124 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9133 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9146 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9147 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 9148 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9149 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 9158 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 9186 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 9187 clk_pxl$SB_IO_OUT
.sym 9226 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 9228 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 9229 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 9231 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 9234 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9235 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 9236 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9237 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9238 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 9241 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 9244 row[6]
.sym 9259 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 9263 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9264 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9272 brickvga.brick0_SB_DFFE_Q_4_E
.sym 9276 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9285 brickvga.brick0_SB_DFFE_Q_D
.sym 9293 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 9294 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9295 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9296 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9308 brickvga.brick0_SB_DFFE_Q_D
.sym 9313 brickvga.brick0_SB_DFFE_Q_D
.sym 9333 brickvga.brick0_SB_DFFE_Q_4_E
.sym 9334 clk_pxl$SB_IO_OUT
.sym 9361 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9362 brickvga.brick0_SB_LUT4_I0_1_O[3]
.sym 9364 brickvga.brick0_SB_DFFE_Q_2_E
.sym 9365 brickvga.brick0_SB_LUT4_I1_O[1]
.sym 9366 brickvga.brick0[6]
.sym 9367 brickvga.brick0_SB_DFFE_Q_D
.sym 9371 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 9382 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 9386 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9387 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 9388 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 9392 brickvga.brick0_SB_LUT4_I1_I0[0]
.sym 9395 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9404 brickvga.brick0[0]
.sym 9410 brickvga.brick0[2]
.sym 9411 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 9412 brickvga.brick0_SB_DFFE_Q_3_E
.sym 9416 brickvga.brick0_SB_LUT4_I1_O[2]
.sym 9417 brickvga.brick0_SB_LUT4_I1_O[0]
.sym 9418 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9419 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9421 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9422 brickvga.brick0_SB_LUT4_I1_O[1]
.sym 9424 brickvga.brick0_SB_DFFE_Q_D
.sym 9427 brickvga.brick0_SB_LUT4_I0_1_O[3]
.sym 9429 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 9434 brickvga.brick0[2]
.sym 9435 brickvga.brick0_SB_LUT4_I0_1_O[3]
.sym 9436 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9437 brickvga.brick0[0]
.sym 9440 brickvga.brick0_SB_DFFE_Q_D
.sym 9452 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 9453 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9454 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 9455 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9476 brickvga.brick0_SB_LUT4_I1_O[1]
.sym 9477 brickvga.brick0_SB_LUT4_I1_O[2]
.sym 9478 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9479 brickvga.brick0_SB_LUT4_I1_O[0]
.sym 9480 brickvga.brick0_SB_DFFE_Q_3_E
.sym 9481 clk_pxl$SB_IO_OUT
.sym 9508 brickvga.567.Y_B_SB_LUT4_O_I1[2]
.sym 9510 brick_display
.sym 9512 brick_display_SB_DFFSR_Q_R
.sym 9514 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9522 brickvga.brick0[8]
.sym 9523 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 9524 brickvga.brick0_SB_DFFE_Q_D
.sym 9527 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 9535 brickvga.brick2[8]
.sym 9542 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9550 brickvga.brick2_SB_DFFE_Q_E
.sym 9557 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9558 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9571 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9573 brickvga.brick2_SB_DFFE_Q_D
.sym 9579 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 9593 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 9594 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9595 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9596 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9617 brickvga.brick2_SB_DFFE_Q_D
.sym 9627 brickvga.brick2_SB_DFFE_Q_E
.sym 9628 clk_pxl$SB_IO_OUT
.sym 9654 brickvga.brick5_SB_LUT4_I0_2_O[0]
.sym 9655 brickvga.brick2_SB_DFFE_Q_D
.sym 9656 brickvga.brick5[7]
.sym 9659 brickvga.brick5_SB_DFFE_Q_1_E
.sym 9661 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 9671 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9678 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 9680 brick_display
.sym 9681 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 9685 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9688 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9689 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9696 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9697 brickvga.brick5_SB_DFFE_Q_D
.sym 9699 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 9703 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 9710 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9713 brickvga.brick5_SB_DFFE_Q_2_E
.sym 9752 brickvga.brick5_SB_DFFE_Q_D
.sym 9770 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9771 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 9772 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 9773 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9774 brickvga.brick5_SB_DFFE_Q_2_E
.sym 9775 clk_pxl$SB_IO_OUT
.sym 9801 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 9802 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 9803 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 9804 brickvga.brick2_SB_LUT4_I1_O[2]
.sym 9805 brickvga.brick2_SB_LUT4_I1_O[1]
.sym 9806 brickvga.brick2_SB_LUT4_I1_I0[0]
.sym 9807 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 9808 brickvga.brick5_SB_LUT4_I0_I3[3]
.sym 9817 brickvga.brick5_SB_DFFE_Q_D
.sym 9819 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 9822 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_E
.sym 9823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 9825 brickvga.brick5_SB_LUT4_I0_2_O[1]
.sym 9829 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 9833 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9834 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 9835 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 9836 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 9843 brickvga.brick2_SB_DFFE_Q_D
.sym 9845 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 9857 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 9860 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 9861 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9869 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9873 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 9881 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 9882 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9883 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9884 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 9906 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 9917 brickvga.brick2_SB_DFFE_Q_D
.sym 9921 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 9922 clk_pxl$SB_IO_OUT
.sym 9949 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 9952 brickvga.brick5_SB_LUT4_I0_2_O[2]
.sym 9953 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0]
.sym 9969 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 9970 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 9972 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 9973 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 9980 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 9983 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 9990 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 9991 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 10007 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 10012 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10017 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10018 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 10022 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 10023 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10024 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 10025 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10054 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 10068 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 10069 clk_pxl$SB_IO_OUT
.sym 10097 brickvga.brick4[2]
.sym 10099 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 10100 brickvga.brick4_SB_DFFE_Q_3_E
.sym 10101 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 10109 brickvga.brick2_SB_DFFE_Q_2_E
.sym 10113 brickvga.brick2_SB_DFFE_Q_4_E
.sym 10120 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 10121 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 10124 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 10126 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 10138 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 10142 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[1]
.sym 10145 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10146 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 10149 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 10150 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[0]
.sym 10151 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 10152 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 10153 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10154 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 10155 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 10160 row[6]
.sym 10163 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10169 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 10170 row[6]
.sym 10171 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[1]
.sym 10172 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[0]
.sym 10181 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10182 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 10183 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10184 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10187 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 10188 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10189 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 10190 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 10193 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10194 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 10195 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 10196 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10207 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 10215 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 10216 clk_pxl$SB_IO_OUT
.sym 10242 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 10249 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 10269 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 10293 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 10294 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 10353 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 10362 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 10363 clk_pxl$SB_IO_OUT
.sym 10395 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 10409 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 10448 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 10453 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 10488 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 10509 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 10510 clk_pxl$SB_IO_OUT
.sym 10556 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 11043 clk_locked2$SB_IO_OUT
.sym 11053 clk_locked2$SB_IO_OUT
.sym 11117 clk_locked2$SB_IO_OUT
.sym 11231 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 11232 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 11233 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 11234 ballvga.dirx_SB_DFF_D_Q[1]
.sym 11235 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 11236 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 11245 ballvga.bally_SB_DFFESR_Q_4_D[8]
.sym 11273 ballvga.ballx[8]
.sym 11278 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 11281 ballvga.ballx[5]
.sym 11285 ballvga.ballx[6]
.sym 11296 ballvga.ballx[7]
.sym 11298 ballvga.ballx[2]
.sym 11299 ballvga.ballx[3]
.sym 11300 ballvga.ballx[4]
.sym 11303 $nextpnr_ICESTORM_LC_100$O
.sym 11305 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 11309 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 11311 ballvga.ballx[2]
.sym 11315 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 11317 ballvga.ballx[3]
.sym 11319 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 11321 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 11323 ballvga.ballx[4]
.sym 11325 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 11327 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 11329 ballvga.ballx[5]
.sym 11331 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 11333 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 11336 ballvga.ballx[6]
.sym 11337 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 11339 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 11342 ballvga.ballx[7]
.sym 11343 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 11345 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 11347 ballvga.ballx[8]
.sym 11349 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 11357 ballvga.ballx[9]
.sym 11358 ballvga.ballx[7]
.sym 11359 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 11360 ballvga.ballx[2]
.sym 11361 ballvga.ballx[3]
.sym 11362 ballvga.ballx[4]
.sym 11364 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 11374 $PACKER_VCC_NET
.sym 11380 $PACKER_VCC_NET
.sym 11403 ballvga.ballx[9]
.sym 11412 ballvga.ballx[3]
.sym 11414 ballvga.ballx[4]
.sym 11423 ballvga.ballx[7]
.sym 11429 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 11438 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 11439 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 11441 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 11450 ballvga.ballx[9]
.sym 11452 ballvga.ballx[5]
.sym 11453 ballvga.ballx[2]
.sym 11454 ballvga.ballx[3]
.sym 11455 ballvga.ballx[4]
.sym 11457 ballvga.dirx_SB_DFF_D_Q[2]
.sym 11458 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 11459 ballvga.ballx[7]
.sym 11461 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 11469 ballvga.ballx[9]
.sym 11470 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 11473 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 11474 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 11475 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 11476 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 11480 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 11491 ballvga.ballx[7]
.sym 11492 ballvga.ballx[2]
.sym 11493 ballvga.ballx[3]
.sym 11494 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 11498 ballvga.ballx[9]
.sym 11499 ballvga.ballx[4]
.sym 11500 ballvga.ballx[5]
.sym 11505 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 11511 ballvga.dirx_SB_DFF_D_Q[2]
.sym 11514 ballvga.invertx_$glb_clk
.sym 11517 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 11518 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 11519 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 11520 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 11521 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 11522 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 11523 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 11531 ballvga.ballx[2]
.sym 11535 ballvga.ballx[9]
.sym 11537 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 11541 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 11542 ballvga.ballx[2]
.sym 11543 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 11544 ballvga.ballx[3]
.sym 11545 ballvga.bally[9]
.sym 11546 ballvga.ballx[4]
.sym 11547 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 11550 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 11551 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 11557 ballvga.bally[5]
.sym 11560 ballvga.bally[4]
.sym 11561 ballvga.bally[9]
.sym 11571 ballvga.bally[7]
.sym 11574 ballvga.bally[3]
.sym 11579 ballvga.bally[2]
.sym 11583 ballvga.bally[6]
.sym 11587 ballvga.bally[8]
.sym 11589 $nextpnr_ICESTORM_LC_167$O
.sym 11592 ballvga.bally[2]
.sym 11595 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 11598 ballvga.bally[3]
.sym 11599 ballvga.bally[2]
.sym 11601 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 11603 ballvga.bally[4]
.sym 11605 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 11607 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[4]
.sym 11609 ballvga.bally[5]
.sym 11611 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 11613 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[5]
.sym 11615 ballvga.bally[6]
.sym 11617 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[4]
.sym 11619 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[6]
.sym 11622 ballvga.bally[7]
.sym 11623 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[5]
.sym 11625 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[7]
.sym 11627 ballvga.bally[8]
.sym 11629 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[6]
.sym 11633 ballvga.bally[9]
.sym 11635 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[7]
.sym 11650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 11655 ballvga.bally_SB_DFFESR_Q_4_D[3]
.sym 11660 ballvga.inverty
.sym 11665 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 11666 ballvga.bally_SB_DFFESR_Q_4_D[5]
.sym 11668 ballvga.bally_SB_DFFESR_Q_4_D[6]
.sym 11669 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 11672 ballvga.ballx_SB_LUT4_O_I3[1]
.sym 11684 ballvga.ballx[6]
.sym 11688 ballvga.ballx[5]
.sym 11690 ballvga.ballx[4]
.sym 11692 ballvga.ballx[8]
.sym 11696 $PACKER_VCC_NET
.sym 11698 ballvga.ballx[7]
.sym 11702 ballvga.ballx[2]
.sym 11704 ballvga.ballx[3]
.sym 11706 $PACKER_VCC_NET
.sym 11711 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 11712 $nextpnr_ICESTORM_LC_170$O
.sym 11715 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 11718 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 11720 ballvga.ballx[2]
.sym 11722 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 11724 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 11726 ballvga.ballx[3]
.sym 11727 $PACKER_VCC_NET
.sym 11728 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 11730 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 11732 $PACKER_VCC_NET
.sym 11733 ballvga.ballx[4]
.sym 11734 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 11736 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 11738 ballvga.ballx[5]
.sym 11739 $PACKER_VCC_NET
.sym 11740 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 11742 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 11744 ballvga.ballx[6]
.sym 11745 $PACKER_VCC_NET
.sym 11746 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 11748 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 11750 $PACKER_VCC_NET
.sym 11751 ballvga.ballx[7]
.sym 11752 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 11754 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 11756 $PACKER_VCC_NET
.sym 11757 ballvga.ballx[8]
.sym 11758 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 11763 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 11764 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 11765 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 11766 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 11767 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 11768 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 11769 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 11797 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 11798 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 11814 ballvga.ballx[2]
.sym 11817 ballvga.ballx[9]
.sym 11818 $PACKER_VCC_NET
.sym 11837 ballvga.ballx[9]
.sym 11838 $PACKER_VCC_NET
.sym 11839 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 11850 ballvga.ballx[2]
.sym 11911 ball_display
.sym 11913 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 11914 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 11916 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 11920 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 11927 ballvga.bally_SB_DFFESR_Q_4_D[4]
.sym 11928 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 11930 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 11931 col[3]
.sym 11933 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 11935 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 11936 ballvga.bally_SB_DFFESR_Q_4_D[5]
.sym 11937 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 11938 ballvga.bally_SB_DFFESR_Q_4_D[6]
.sym 11939 ballvga.bally_SB_DFFESR_Q_4_D[3]
.sym 11940 col[1]
.sym 11941 ballvga.bally_SB_DFFESR_Q_4_D[7]
.sym 11945 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 11948 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 11957 ballvga.bally[2]
.sym 11958 $nextpnr_ICESTORM_LC_28$O
.sym 11961 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 11964 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 11966 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 11967 col[1]
.sym 11970 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 11972 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 11973 ballvga.bally[2]
.sym 11976 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 11978 ballvga.bally_SB_DFFESR_Q_4_D[3]
.sym 11979 col[3]
.sym 11982 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[4]
.sym 11984 ballvga.bally_SB_DFFESR_Q_4_D[4]
.sym 11985 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 11988 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[5]
.sym 11990 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 11991 ballvga.bally_SB_DFFESR_Q_4_D[5]
.sym 11994 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[6]
.sym 11996 ballvga.bally_SB_DFFESR_Q_4_D[6]
.sym 11997 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 12000 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[7]
.sym 12002 ballvga.bally_SB_DFFESR_Q_4_D[7]
.sym 12003 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 12010 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 12011 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 12012 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 12013 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 12014 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 12015 ball_display
.sym 12022 $PACKER_VCC_NET
.sym 12024 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 12026 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 12027 col[1]
.sym 12029 $PACKER_VCC_NET
.sym 12030 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 12032 ballvga.bally[9]
.sym 12035 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 12039 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 12044 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[7]
.sym 12050 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12052 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 12053 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 12054 col[8]
.sym 12055 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 12056 col[9]
.sym 12057 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 12058 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 12059 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 12060 ballvga.bally_SB_DFFESR_Q_4_D[9]
.sym 12061 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 12062 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 12063 col[1]
.sym 12065 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 12067 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 12069 ballvga.bally_SB_DFFESR_Q_4_D[8]
.sym 12072 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12073 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 12074 col[3]
.sym 12075 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 12076 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 12078 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 12080 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 12081 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[8]
.sym 12083 col[8]
.sym 12084 ballvga.bally_SB_DFFESR_Q_4_D[8]
.sym 12087 $nextpnr_ICESTORM_LC_29$I3
.sym 12089 ballvga.bally_SB_DFFESR_Q_4_D[9]
.sym 12090 col[9]
.sym 12097 $nextpnr_ICESTORM_LC_29$I3
.sym 12100 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 12101 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 12102 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 12103 col[3]
.sym 12106 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 12107 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 12108 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 12109 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12112 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 12113 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 12114 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 12115 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 12118 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 12119 col[1]
.sym 12120 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 12121 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 12124 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12125 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 12126 col[9]
.sym 12127 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 12143 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 12144 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 12149 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 12151 col[1]
.sym 12152 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 12153 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 12154 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 12158 $PACKER_VCC_NET
.sym 12161 $PACKER_VCC_NET
.sym 12173 ballvga.bally[4]
.sym 12176 ballvga.bally[5]
.sym 12177 ballvga.bally[7]
.sym 12179 ballvga.bally[8]
.sym 12183 ballvga.bally[3]
.sym 12185 ballvga.bally[2]
.sym 12187 ballvga.bally[6]
.sym 12194 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 12195 $PACKER_VCC_NET
.sym 12203 $PACKER_VCC_NET
.sym 12204 $nextpnr_ICESTORM_LC_86$O
.sym 12207 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 12210 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12212 ballvga.bally[2]
.sym 12213 $PACKER_VCC_NET
.sym 12216 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12218 $PACKER_VCC_NET
.sym 12219 ballvga.bally[3]
.sym 12220 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12222 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12224 $PACKER_VCC_NET
.sym 12225 ballvga.bally[4]
.sym 12226 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12228 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12230 $PACKER_VCC_NET
.sym 12231 ballvga.bally[5]
.sym 12232 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12234 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12236 ballvga.bally[6]
.sym 12237 $PACKER_VCC_NET
.sym 12238 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12240 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12242 ballvga.bally[7]
.sym 12243 $PACKER_VCC_NET
.sym 12244 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12246 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12248 $PACKER_VCC_NET
.sym 12249 ballvga.bally[8]
.sym 12250 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12256 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 12257 ballvga.diry_SB_DFF_D_Q[2]
.sym 12266 nes_latch_SB_LUT4_I1_1_O[0]
.sym 12268 col[9]
.sym 12275 col[8]
.sym 12282 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 12290 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12295 ballvga.bally[9]
.sym 12297 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 12298 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 12299 ballvga.diry_SB_DFF_D_Q[1]
.sym 12300 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 12301 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 12302 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 12304 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 12305 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 12306 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 12307 ballvga.diry_SB_DFF_D_Q[0]
.sym 12308 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[5]
.sym 12309 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 12310 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 12314 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 12319 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 12322 ballvga.diry_SB_DFF_D_Q[2]
.sym 12328 ballvga.bally[9]
.sym 12329 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 12330 ballvga.diry_SB_DFF_D_Q[2]
.sym 12331 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12334 ballvga.diry_SB_DFF_D_Q[0]
.sym 12335 ballvga.diry_SB_DFF_D_Q[1]
.sym 12337 ballvga.diry_SB_DFF_D_Q[2]
.sym 12340 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[5]
.sym 12342 ballvga.diry_SB_DFF_D_Q[2]
.sym 12343 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 12347 ballvga.diry_SB_DFF_D_Q[2]
.sym 12348 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 12349 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 12352 ballvga.diry_SB_DFF_D_Q[2]
.sym 12354 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 12355 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 12358 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 12359 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 12361 ballvga.diry_SB_DFF_D_Q[2]
.sym 12364 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 12365 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 12366 ballvga.diry_SB_DFF_D_Q[2]
.sym 12370 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 12371 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 12373 ballvga.diry_SB_DFF_D_Q[2]
.sym 12374 ballvga.ballx_SB_DFFESR_Q_E_$glb_ce
.sym 12375 clk_pxl$SB_IO_OUT
.sym 12376 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]_$glb_sr
.sym 12388 brickvga.567.Y_B_SB_LUT4_O_I1[0]
.sym 12391 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 12393 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 12394 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 12396 nes_latch_SB_LUT4_I1_1_O[0]
.sym 12403 brick_display
.sym 12408 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 12411 ball_display
.sym 12421 $PACKER_VCC_NET
.sym 12422 $PACKER_VCC_NET
.sym 12423 ballvga.bally[2]
.sym 12425 ballvga.bally[8]
.sym 12429 ballvga.bally[3]
.sym 12432 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 12438 brickvga.del_SB_DFFSR_Q_R
.sym 12445 ballvga.changey_SB_DFFESR_Q_E
.sym 12457 ballvga.bally[2]
.sym 12459 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 12466 $PACKER_VCC_NET
.sym 12469 ballvga.bally[2]
.sym 12470 $PACKER_VCC_NET
.sym 12471 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 12475 ballvga.bally[3]
.sym 12488 ballvga.bally[8]
.sym 12497 ballvga.changey_SB_DFFESR_Q_E
.sym 12498 clk_pxl$SB_IO_OUT
.sym 12499 brickvga.del_SB_DFFSR_Q_R
.sym 12501 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_O[3]
.sym 12503 ballvga.changey_SB_DFFESR_Q_E
.sym 12506 del
.sym 12507 brickvga.del_SB_DFFSR_Q_R
.sym 12514 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 12521 $PACKER_VCC_NET
.sym 12525 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 12529 del
.sym 12531 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 12541 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 12543 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 12545 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 12547 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 12553 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 12554 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 12562 ballvga.changey_SB_LUT4_I3_I2[0]
.sym 12569 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 12570 $PACKER_VCC_NET
.sym 12571 $PACKER_VCC_NET
.sym 12573 $nextpnr_ICESTORM_LC_135$O
.sym 12575 ballvga.changey_SB_LUT4_I3_I2[0]
.sym 12579 ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 12581 $PACKER_VCC_NET
.sym 12582 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 12585 ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 12587 $PACKER_VCC_NET
.sym 12588 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 12591 ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 12593 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 12597 ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3[4]
.sym 12599 $PACKER_VCC_NET
.sym 12600 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 12603 ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3[5]
.sym 12605 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 12606 $PACKER_VCC_NET
.sym 12609 ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3[6]
.sym 12611 $PACKER_VCC_NET
.sym 12612 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 12615 $nextpnr_ICESTORM_LC_136$I3
.sym 12618 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 12632 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 12633 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 12636 del
.sym 12644 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 12647 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 12649 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 12651 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[7]
.sym 12653 $PACKER_VCC_NET
.sym 12655 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 12656 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 12657 ballvga.inverty_SB_DFFESS_Q_S
.sym 12658 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 12659 $nextpnr_ICESTORM_LC_136$I3
.sym 12669 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 12670 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 12675 row[6]
.sym 12678 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0]
.sym 12682 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0[1]
.sym 12688 $PACKER_VCC_NET
.sym 12691 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 12696 $nextpnr_ICESTORM_LC_136$COUT
.sym 12698 $PACKER_VCC_NET
.sym 12700 $nextpnr_ICESTORM_LC_136$I3
.sym 12706 $nextpnr_ICESTORM_LC_136$COUT
.sym 12711 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 12739 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 12740 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0[1]
.sym 12741 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0]
.sym 12742 row[6]
.sym 12743 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 12744 clk_pxl$SB_IO_OUT
.sym 12746 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[7]
.sym 12747 brickvga.brick1_SB_DFFE_Q_E
.sym 12748 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[1]
.sym 12749 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_E
.sym 12750 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 12751 brickvga.brick1_SB_LUT4_I0_O[3]
.sym 12752 brickvga.brick1[9]
.sym 12753 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 12755 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12758 row[6]
.sym 12759 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 12760 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 12761 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 12766 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0]
.sym 12770 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 12773 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12777 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 12779 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_O[3]
.sym 12780 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 12789 brickvga.brick1_SB_LUT4_I0_2_O[0]
.sym 12792 brickvga.brick1_SB_LUT4_I0_2_O[1]
.sym 12794 brickvga.brick1_SB_DFFE_Q_D
.sym 12795 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 12797 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 12798 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 12802 brickvga.brick1_SB_LUT4_I0_2_O[2]
.sym 12803 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 12805 brickvga.brick1[5]
.sym 12806 brickvga.brick1[7]
.sym 12808 row[6]
.sym 12809 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 12814 brickvga.brick1_SB_DFFE_Q_1_E
.sym 12818 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 12826 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 12827 brickvga.brick1_SB_LUT4_I0_2_O[0]
.sym 12828 brickvga.brick1_SB_LUT4_I0_2_O[1]
.sym 12829 brickvga.brick1_SB_LUT4_I0_2_O[2]
.sym 12832 brickvga.brick1[5]
.sym 12833 brickvga.brick1[7]
.sym 12834 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 12835 row[6]
.sym 12840 brickvga.brick1_SB_DFFE_Q_D
.sym 12850 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 12851 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 12852 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 12853 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 12859 brickvga.brick1_SB_DFFE_Q_D
.sym 12862 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 12863 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 12864 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 12865 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 12866 brickvga.brick1_SB_DFFE_Q_1_E
.sym 12867 clk_pxl$SB_IO_OUT
.sym 12869 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 12870 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[1]
.sym 12871 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_O[1]
.sym 12872 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_E
.sym 12873 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0[1]
.sym 12874 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 12875 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 12879 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 12881 $PACKER_VCC_NET
.sym 12885 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 12887 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 12888 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 12890 brickvga.brick1_SB_DFFE_Q_E
.sym 12892 brickvga.brick1_SB_LUT4_I0_1_I1[1]
.sym 12893 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 12895 brick_display
.sym 12896 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 12899 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12900 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 12904 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 12911 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[0]
.sym 12912 del
.sym 12915 brickvga.brick1[1]
.sym 12919 brickvga.brick1_SB_LUT4_I0_I3[3]
.sym 12921 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 12922 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 12923 brickvga.brick1_SB_LUT4_I0_O[3]
.sym 12924 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 12925 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 12927 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 12929 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 12932 row[6]
.sym 12933 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 12934 brickvga.brick1_SB_LUT4_I0_O[0]
.sym 12935 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[1]
.sym 12939 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 12941 brickvga.brick1[3]
.sym 12943 brickvga.brick1[3]
.sym 12944 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 12945 brickvga.brick1_SB_LUT4_I0_I3[3]
.sym 12946 brickvga.brick1[1]
.sym 12951 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 12961 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 12964 row[6]
.sym 12967 brickvga.brick1_SB_LUT4_I0_I3[3]
.sym 12968 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 12969 brickvga.brick1_SB_LUT4_I0_O[3]
.sym 12970 brickvga.brick1_SB_LUT4_I0_O[0]
.sym 12973 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[0]
.sym 12974 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[1]
.sym 12975 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 12976 row[6]
.sym 12979 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 12980 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 12981 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 12982 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 12987 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 12988 del
.sym 12989 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 12990 clk_pxl$SB_IO_OUT
.sym 13002 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13004 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 13005 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 13006 $PACKER_VCC_NET
.sym 13008 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 13011 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 13013 $PACKER_VCC_NET
.sym 13017 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 13018 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13019 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 13020 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13021 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13022 del
.sym 13023 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 13024 row[6]
.sym 13025 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 13026 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13027 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 13033 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13034 del
.sym 13035 brickvga.brick3_SB_DFFE_Q_4_E
.sym 13036 brickvga.brick3[7]
.sym 13037 brickvga.brick3[5]
.sym 13039 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13040 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 13041 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13044 row[6]
.sym 13045 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 13046 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 13047 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13048 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 13053 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13056 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 13057 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13059 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13060 brickvga.brick3_SB_DFFE_Q_D
.sym 13066 brickvga.brick3_SB_DFFE_Q_D
.sym 13072 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13073 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13074 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13075 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13078 row[6]
.sym 13079 brickvga.brick3[7]
.sym 13080 brickvga.brick3[5]
.sym 13081 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13084 del
.sym 13087 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 13102 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 13103 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 13104 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13105 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 13108 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13109 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 13110 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 13111 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13112 brickvga.brick3_SB_DFFE_Q_4_E
.sym 13113 clk_pxl$SB_IO_OUT
.sym 13117 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 13118 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 13119 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 13120 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 13121 brickvga.brick3_SB_LUT4_I0_2_O[2]
.sym 13122 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0[1]
.sym 13123 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13126 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13127 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13129 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13130 brick_display
.sym 13132 brickvga.brick3[7]
.sym 13134 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 13135 brickvga.brick3_SB_DFFE_Q_D
.sym 13136 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 13137 VSYNC1_SB_DFFE_Q_E
.sym 13138 ballvga.ballx_SB_DFFESR_Q_E
.sym 13142 $PACKER_VCC_NET
.sym 13143 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13145 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13146 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13148 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13149 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 13150 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13157 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13158 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13159 brickvga.brick3_SB_DFFE_Q_D
.sym 13160 brickvga.brick3_SB_LUT4_I0_1_I1[1]
.sym 13161 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13162 brickvga.brick3_SB_LUT4_I0_I3[3]
.sym 13163 brickvga.brick3[9]
.sym 13164 brickvga.brick3[1]
.sym 13165 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13166 brickvga.brick3_SB_LUT4_I0_2_O[0]
.sym 13167 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13168 brickvga.brick3[3]
.sym 13170 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13171 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 13172 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13173 brickvga.brick3_SB_LUT4_I0_O[0]
.sym 13174 brickvga.brick3_SB_DFFE_Q_3_E
.sym 13175 brickvga.brick3_SB_LUT4_I0_O[3]
.sym 13179 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 13181 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13182 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 13183 brickvga.brick3_SB_LUT4_I0_2_O[1]
.sym 13184 row[6]
.sym 13186 brickvga.brick3_SB_LUT4_I0_2_O[2]
.sym 13187 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 13189 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13190 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13191 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 13192 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 13195 brickvga.brick3[3]
.sym 13196 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13197 brickvga.brick3[1]
.sym 13198 brickvga.brick3_SB_LUT4_I0_I3[3]
.sym 13201 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13202 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13203 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13204 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 13207 brickvga.brick3[9]
.sym 13208 brickvga.brick3_SB_LUT4_I0_1_I1[1]
.sym 13209 row[6]
.sym 13210 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13216 brickvga.brick3_SB_DFFE_Q_D
.sym 13219 brickvga.brick3_SB_LUT4_I0_O[3]
.sym 13220 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13221 brickvga.brick3_SB_LUT4_I0_O[0]
.sym 13222 brickvga.brick3_SB_LUT4_I0_I3[3]
.sym 13225 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13226 brickvga.brick3_SB_LUT4_I0_2_O[2]
.sym 13227 brickvga.brick3_SB_LUT4_I0_2_O[1]
.sym 13228 brickvga.brick3_SB_LUT4_I0_2_O[0]
.sym 13231 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13232 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13233 row[6]
.sym 13234 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 13235 brickvga.brick3_SB_DFFE_Q_3_E
.sym 13236 clk_pxl$SB_IO_OUT
.sym 13238 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13239 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 13240 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[1]
.sym 13241 brickvga.brick3_SB_LUT4_I0_2_O[1]
.sym 13244 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 13245 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 13253 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 13258 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 13261 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 13263 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 13264 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 13265 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13266 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13267 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 13268 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 13269 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 13270 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 13271 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13272 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13273 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 13281 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 13285 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 13286 $PACKER_VCC_NET
.sym 13289 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 13290 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 13292 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 13296 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13297 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13301 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 13307 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 13311 $nextpnr_ICESTORM_LC_168$O
.sym 13314 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 13317 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 13319 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 13321 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 13325 $PACKER_VCC_NET
.sym 13326 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 13327 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 13330 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 13342 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13343 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 13344 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 13345 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13358 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 13359 clk_pxl$SB_IO_OUT
.sym 13375 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 13377 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 13378 brickvga.brick0_SB_LUT4_I1_I0[0]
.sym 13379 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13380 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13385 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 13386 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13387 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 13388 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13389 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13390 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 13391 brick_display
.sym 13393 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 13402 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 13404 $PACKER_VCC_NET
.sym 13406 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 13412 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13414 $PACKER_VCC_NET
.sym 13417 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13420 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 13421 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 13430 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 13433 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 13434 $nextpnr_ICESTORM_LC_97$O
.sym 13436 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13440 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 13442 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 13446 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 13449 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13452 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 13454 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 13455 $PACKER_VCC_NET
.sym 13458 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 13460 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 13464 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 13466 $PACKER_VCC_NET
.sym 13467 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 13470 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 13472 $PACKER_VCC_NET
.sym 13473 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 13476 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 13478 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 13479 $PACKER_VCC_NET
.sym 13484 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13485 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13486 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13487 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 13488 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 13489 brickvga.brick0[4]
.sym 13490 brickvga.brick0_SB_DFFE_Q_1_E
.sym 13491 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 13500 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 13505 $PACKER_VCC_NET
.sym 13510 del
.sym 13511 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13513 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 13514 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13516 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 13517 row[6]
.sym 13518 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13519 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 13520 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 13525 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13527 brickvga.brick0_SB_DFFE_Q_2_E
.sym 13528 del
.sym 13529 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13531 brickvga.brick0[8]
.sym 13532 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 13535 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13536 row[6]
.sym 13537 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 13538 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 13540 brickvga.brick0_SB_DFFE_Q_D
.sym 13542 brickvga.brick0_SB_LUT4_I1_I0[0]
.sym 13545 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 13546 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13554 brickvga.brick0[4]
.sym 13555 brickvga.brick0[6]
.sym 13557 $nextpnr_ICESTORM_LC_98$I3
.sym 13560 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 13567 $nextpnr_ICESTORM_LC_98$I3
.sym 13570 brickvga.brick0[4]
.sym 13571 brickvga.brick0[6]
.sym 13572 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13573 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13582 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 13583 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13584 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13585 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 13588 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13589 row[6]
.sym 13590 brickvga.brick0_SB_LUT4_I1_I0[0]
.sym 13591 brickvga.brick0[8]
.sym 13596 brickvga.brick0_SB_DFFE_Q_D
.sym 13600 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 13602 del
.sym 13604 brickvga.brick0_SB_DFFE_Q_2_E
.sym 13605 clk_pxl$SB_IO_OUT
.sym 13621 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 13623 brickvga.brick0_SB_DFFE_Q_2_E
.sym 13625 brickvga.brick5_SB_DFFE_Q_3_E
.sym 13629 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 13630 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13631 $PACKER_VCC_NET
.sym 13633 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 13634 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 13635 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 13636 brickvga.567.Y_B_SB_LUT4_O_I1[1]
.sym 13637 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13638 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13639 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13640 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13641 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13642 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13649 brickvga.567.Y_B_SB_LUT4_O_I1[2]
.sym 13652 brickvga.567.Y_B_SB_LUT4_O_I1[1]
.sym 13655 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 13659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13661 brick_display_SB_DFFSR_Q_R
.sym 13663 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 13665 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 13672 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 13674 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13675 brickvga.567.Y_B_SB_LUT4_O_I1[0]
.sym 13676 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 13677 row[6]
.sym 13679 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 13687 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 13688 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 13689 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 13690 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 13699 brickvga.567.Y_B_SB_LUT4_O_I1[2]
.sym 13700 brickvga.567.Y_B_SB_LUT4_O_I1[0]
.sym 13702 brickvga.567.Y_B_SB_LUT4_O_I1[1]
.sym 13711 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 13712 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13713 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 13723 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13724 row[6]
.sym 13728 clk_pxl$SB_IO_OUT
.sym 13729 brick_display_SB_DFFSR_Q_R
.sym 13730 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 13731 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 13732 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 13733 brickvga.brick2_SB_DFFE_Q_3_E
.sym 13734 brickvga.brick5_SB_LUT4_I0_O[0]
.sym 13735 brickvga.brick5_SB_DFFE_Q_D
.sym 13736 brickvga.del_SB_LUT4_I3_I2[0]
.sym 13737 brickvga.brick2[2]
.sym 13755 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 13757 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13758 row[6]
.sym 13759 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13760 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 13761 row[6]
.sym 13764 brickvga.brick2_SB_DFFE_Q_D
.sym 13765 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13773 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 13775 brickvga.brick5[5]
.sym 13776 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13777 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 13780 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 13781 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13782 del
.sym 13786 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13787 row[6]
.sym 13789 brickvga.brick5_SB_DFFE_Q_1_E
.sym 13790 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13792 brickvga.brick5_SB_DFFE_Q_D
.sym 13795 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 13796 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 13797 brickvga.brick5[7]
.sym 13799 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13804 row[6]
.sym 13805 brickvga.brick5[7]
.sym 13806 brickvga.brick5[5]
.sym 13807 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13811 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 13813 del
.sym 13819 brickvga.brick5_SB_DFFE_Q_D
.sym 13834 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13835 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 13836 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 13837 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13846 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13847 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 13848 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13849 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 13850 brickvga.brick5_SB_DFFE_Q_1_E
.sym 13851 clk_pxl$SB_IO_OUT
.sym 13853 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 13854 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 13855 brickvga.567.Y_B_SB_LUT4_O_I1[1]
.sym 13856 brickvga.brick2_SB_DFFE_Q_1_E
.sym 13857 brickvga.brick2[6]
.sym 13859 brickvga.brick2_SB_LUT4_I0_1_O[3]
.sym 13860 brickvga.brick2_SB_LUT4_I1_O[0]
.sym 13868 brickvga.brick5_SB_DFFE_Q_2_E
.sym 13872 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 13873 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 13874 brickvga.brick5[3]
.sym 13876 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13878 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13879 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13884 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 13886 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 13888 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 13896 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13897 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 13898 brickvga.brick5_SB_LUT4_I0_2_O[2]
.sym 13899 brickvga.brick5_SB_DFFE_Q_D
.sym 13901 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 13902 brickvga.brick5_SB_LUT4_I0_2_O[0]
.sym 13905 brickvga.brick2_SB_LUT4_I1_O[2]
.sym 13906 brickvga.brick2_SB_LUT4_I1_O[1]
.sym 13907 brickvga.brick2[8]
.sym 13908 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13909 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 13911 brickvga.brick5_SB_LUT4_I0_2_O[1]
.sym 13912 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 13913 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13915 brickvga.brick2_SB_LUT4_I1_I0[0]
.sym 13917 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 13918 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 13919 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13921 row[6]
.sym 13923 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 13925 brickvga.brick2_SB_LUT4_I1_O[0]
.sym 13927 row[6]
.sym 13928 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13929 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 13930 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 13933 brickvga.brick5_SB_DFFE_Q_D
.sym 13939 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13940 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13941 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13942 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 13945 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 13947 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 13948 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13951 row[6]
.sym 13952 brickvga.brick2_SB_LUT4_I1_I0[0]
.sym 13953 brickvga.brick2[8]
.sym 13954 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13960 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 13963 brickvga.brick2_SB_LUT4_I1_O[2]
.sym 13964 brickvga.brick2_SB_LUT4_I1_O[1]
.sym 13965 brickvga.brick2_SB_LUT4_I1_O[0]
.sym 13966 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13969 brickvga.brick5_SB_LUT4_I0_2_O[0]
.sym 13970 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 13971 brickvga.brick5_SB_LUT4_I0_2_O[1]
.sym 13972 brickvga.brick5_SB_LUT4_I0_2_O[2]
.sym 13973 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 13974 clk_pxl$SB_IO_OUT
.sym 13977 brickvga.brick2_SB_DFFE_Q_2_E
.sym 13978 brickvga.brick4_SB_DFFE_Q_D
.sym 13981 brickvga.brick2[4]
.sym 13982 brickvga.brick2_SB_DFFE_Q_4_E
.sym 13992 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 13993 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 14001 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 14002 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 14004 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14005 row[6]
.sym 14010 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 14017 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 14018 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 14019 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 14022 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_I0[1]
.sym 14025 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14029 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 14030 row[6]
.sym 14035 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14038 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0]
.sym 14044 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 14056 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14057 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 14058 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 14059 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14074 row[6]
.sym 14075 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0]
.sym 14076 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 14077 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_I0[1]
.sym 14082 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 14096 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 14097 clk_pxl$SB_IO_OUT
.sym 14099 brickvga.brick4_SB_DFFE_Q_1_E
.sym 14100 brickvga.brick4_SB_LUT4_I1_I0[0]
.sym 14101 brickvga.brick4_SB_DFFE_Q_2_E
.sym 14102 brickvga.brick4_SB_DFFE_Q_E
.sym 14103 brickvga.brick4_SB_LUT4_I1_O[0]
.sym 14104 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 14105 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 14106 brickvga.brick4_SB_LUT4_I1_O[1]
.sym 14126 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 14131 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 14132 brickvga.brick4_SB_DFFE_Q_1_E
.sym 14142 brickvga.brick4_SB_DFFE_Q_D
.sym 14148 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 14149 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 14151 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 14152 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 14158 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14161 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 14166 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 14167 brickvga.brick4_SB_DFFE_Q_3_E
.sym 14171 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 14185 brickvga.brick4_SB_DFFE_Q_D
.sym 14197 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 14198 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 14199 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 14200 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 14203 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 14204 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 14205 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 14206 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14209 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 14210 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 14211 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 14212 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 14219 brickvga.brick4_SB_DFFE_Q_3_E
.sym 14220 clk_pxl$SB_IO_OUT
.sym 14227 brickvga.brick4_SB_LUT4_I0_1_O[3]
.sym 14228 brickvga.brick4[4]
.sym 14237 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 14248 brickvga.brick4_SB_DFFE_Q_E
.sym 14249 brickvga.brick4[8]
.sym 14253 brickvga.brick4_SB_DFFE_Q_3_E
.sym 14257 brickvga.brick4_SB_DFFE_Q_D
.sym 14269 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14273 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 14274 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 14275 row[6]
.sym 14282 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 14283 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14299 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 14338 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 14339 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14340 row[6]
.sym 14341 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14342 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 14343 clk_pxl$SB_IO_OUT
.sym 14351 brickvga.brick4[6]
.sym 14388 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 14393 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 14456 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 14465 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 14466 clk_pxl$SB_IO_OUT
.sym 14469 brickvga.brick4[8]
.sym 14482 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 14488 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 15060 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 15063 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 15067 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 15102 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 15103 ballvga.ballx[7]
.sym 15105 ballvga.ballx[2]
.sym 15106 $PACKER_VCC_NET
.sym 15114 ballvga.ballx[3]
.sym 15115 ballvga.ballx[4]
.sym 15116 $PACKER_VCC_NET
.sym 15124 ballvga.ballx[6]
.sym 15128 ballvga.ballx[8]
.sym 15130 ballvga.ballx[5]
.sym 15134 $nextpnr_ICESTORM_LC_73$O
.sym 15137 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 15140 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15142 $PACKER_VCC_NET
.sym 15143 ballvga.ballx[2]
.sym 15146 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 15148 ballvga.ballx[3]
.sym 15149 $PACKER_VCC_NET
.sym 15150 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15152 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 15154 ballvga.ballx[4]
.sym 15155 $PACKER_VCC_NET
.sym 15156 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 15158 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 15160 ballvga.ballx[5]
.sym 15161 $PACKER_VCC_NET
.sym 15162 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 15164 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 15166 ballvga.ballx[6]
.sym 15167 $PACKER_VCC_NET
.sym 15168 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 15170 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 15172 ballvga.ballx[7]
.sym 15173 $PACKER_VCC_NET
.sym 15174 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 15176 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 15178 $PACKER_VCC_NET
.sym 15179 ballvga.ballx[8]
.sym 15180 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 15200 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 15232 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 15245 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 15260 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 15265 ballvga.ballx[9]
.sym 15267 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 15268 ballvga.ballx[2]
.sym 15272 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 15273 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 15275 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 15276 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 15279 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 15280 ballvga.dirx_SB_DFF_D_Q[2]
.sym 15283 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 15284 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 15291 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 15292 $PACKER_VCC_NET
.sym 15295 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 15298 ballvga.dirx_SB_DFF_D_Q[2]
.sym 15299 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 15300 ballvga.ballx[9]
.sym 15301 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 15304 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 15305 ballvga.dirx_SB_DFF_D_Q[2]
.sym 15306 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 15312 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 15313 ballvga.ballx[2]
.sym 15316 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 15317 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 15319 ballvga.dirx_SB_DFF_D_Q[2]
.sym 15323 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 15324 ballvga.dirx_SB_DFF_D_Q[2]
.sym 15325 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 15328 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 15329 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 15331 ballvga.dirx_SB_DFF_D_Q[2]
.sym 15340 ballvga.ballx[2]
.sym 15341 $PACKER_VCC_NET
.sym 15343 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 15344 ballvga.ballx_SB_DFFESR_Q_E_$glb_ce
.sym 15345 clk_pxl$SB_IO_OUT
.sym 15346 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]_$glb_sr
.sym 15347 nes_latch_SB_LUT4_I2_I1[7]
.sym 15348 nes_latch_SB_LUT4_I2_I1[0]
.sym 15349 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 15350 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 15351 nes_latch_SB_LUT4_I1_I0[0]
.sym 15352 nes_latch_SB_LUT4_I1_O
.sym 15353 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 15354 nes_latch_SB_LUT4_I2_O[1]
.sym 15359 paddlevga.paddlex[3]
.sym 15363 paddlevga.paddlex[2]
.sym 15372 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 15376 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 15379 ballvga.ballx[5]
.sym 15381 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 15390 ballvga.ballx[5]
.sym 15393 ballvga.ballx[4]
.sym 15396 ballvga.ballx[9]
.sym 15397 ballvga.ballx[7]
.sym 15399 ballvga.ballx[2]
.sym 15400 ballvga.ballx[3]
.sym 15406 ballvga.ballx[8]
.sym 15410 ballvga.ballx[6]
.sym 15420 $nextpnr_ICESTORM_LC_169$O
.sym 15423 ballvga.ballx[2]
.sym 15426 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 15429 ballvga.ballx[3]
.sym 15430 ballvga.ballx[2]
.sym 15432 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 15434 ballvga.ballx[4]
.sym 15436 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 15438 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 15440 ballvga.ballx[5]
.sym 15442 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 15444 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 15447 ballvga.ballx[6]
.sym 15448 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 15450 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 15452 ballvga.ballx[7]
.sym 15454 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 15456 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 15459 ballvga.ballx[8]
.sym 15460 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 15465 ballvga.ballx[9]
.sym 15466 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 15472 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 15473 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 15474 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 15475 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 15476 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 15477 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 15482 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[8]
.sym 15485 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 15488 nes_latch$SB_IO_OUT
.sym 15495 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 15497 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 15498 nes_latch_SB_LUT4_I2_O[2]
.sym 15499 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 15500 nes_latch_SB_LUT4_I1_O
.sym 15501 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 15502 nes_latch_SB_LUT4_I1_I0[2]
.sym 15503 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 15512 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 15514 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 15517 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 15518 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 15520 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[2]
.sym 15521 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[3]
.sym 15522 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 15523 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 15524 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[6]
.sym 15525 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 15526 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 15532 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 15533 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 15536 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 15541 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 15542 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 15543 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 15545 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 15546 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 15549 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 15551 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[2]
.sym 15552 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 15555 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 15557 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[3]
.sym 15558 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 15561 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 15563 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 15564 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 15567 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 15569 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 15570 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 15573 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 15575 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[6]
.sym 15576 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 15579 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 15581 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 15582 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 15585 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 15587 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 15588 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 15593 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 15595 nes_impl.shift[5]
.sym 15596 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 15600 nes_impl.shift[4]
.sym 15610 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 15616 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 15617 nes_latch_SB_LUT4_I1_I0[3]
.sym 15618 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 15619 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 15620 col[3]
.sym 15622 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15623 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 15624 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 15626 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 15628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 15629 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 15636 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 15637 ballvga.ballx[2]
.sym 15638 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 15639 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 15640 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 15642 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[9]
.sym 15644 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 15648 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 15649 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 15651 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 15652 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 15653 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 15654 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 15655 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 15656 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 15657 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 15658 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15659 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 15660 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 15661 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 15662 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 15663 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 15664 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 15665 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15666 $nextpnr_ICESTORM_LC_30$I3
.sym 15668 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[9]
.sym 15669 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 15676 $nextpnr_ICESTORM_LC_30$I3
.sym 15679 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 15680 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 15681 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 15682 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 15685 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 15686 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 15687 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 15688 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 15691 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 15692 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 15693 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 15694 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 15697 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 15699 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 15700 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 15703 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 15704 ballvga.ballx[2]
.sym 15705 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 15706 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15709 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 15710 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15711 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 15728 row[6]
.sym 15730 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 15731 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 15734 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 15736 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 15737 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 15738 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 15739 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 15740 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 15741 row[6]
.sym 15742 nes_latch_SB_LUT4_I1_1_O[2]
.sym 15743 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 15744 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 15746 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 15749 col[9]
.sym 15750 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 15751 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 15757 col[1]
.sym 15758 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 15760 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 15761 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 15771 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 15775 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 15777 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 15778 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 15780 col[3]
.sym 15781 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 15782 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15783 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 15785 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 15786 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 15788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 15789 $nextpnr_ICESTORM_LC_32$O
.sym 15791 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 15795 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 15797 col[1]
.sym 15798 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 15801 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15803 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 15804 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 15807 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15809 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 15810 col[3]
.sym 15813 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[4]
.sym 15815 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 15816 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15819 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[5]
.sym 15821 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 15822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 15825 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[6]
.sym 15827 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 15828 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 15831 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 15833 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 15834 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 15840 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[8]
.sym 15841 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 15843 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 15844 ball_display_SB_DFFE_Q_E
.sym 15846 nes_latch_SB_LUT4_I1_1_O[2]
.sym 15851 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 15861 ballvga.ballx_SB_LUT4_O_I3[1]
.sym 15863 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 15864 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 15865 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 15866 ball_display_SB_DFFE_Q_E
.sym 15868 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 15869 col[8]
.sym 15870 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 15872 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 15873 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 15874 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 15875 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 15882 ball_display_SB_DFFE_Q_E
.sym 15884 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 15885 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 15890 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 15892 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 15893 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 15895 col[8]
.sym 15896 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 15898 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 15901 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 15903 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 15905 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[8]
.sym 15906 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 15909 col[9]
.sym 15910 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 15912 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[8]
.sym 15914 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 15915 col[8]
.sym 15918 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[9]
.sym 15920 col[9]
.sym 15921 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 15925 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 15926 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 15927 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[8]
.sym 15928 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[9]
.sym 15933 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 15937 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 15943 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 15950 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 15955 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 15956 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 15958 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 15959 ball_display_SB_DFFE_Q_E
.sym 15960 clk_pxl$SB_IO_OUT
.sym 15980 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 15981 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 15983 nes_latch$SB_IO_OUT
.sym 15993 nes_latch_SB_LUT4_I1_I0[2]
.sym 15996 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16004 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 16014 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 16021 $PACKER_VCC_NET
.sym 16023 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16024 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 16026 $PACKER_VCC_NET
.sym 16028 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 16029 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 16032 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16034 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 16035 $nextpnr_ICESTORM_LC_142$O
.sym 16037 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 16041 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[1]
.sym 16043 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16044 $PACKER_VCC_NET
.sym 16047 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[2]
.sym 16049 $PACKER_VCC_NET
.sym 16050 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 16053 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[3]
.sym 16055 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16056 $PACKER_VCC_NET
.sym 16059 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[4]
.sym 16061 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 16062 $PACKER_VCC_NET
.sym 16065 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[5]
.sym 16067 $PACKER_VCC_NET
.sym 16068 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 16071 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[6]
.sym 16073 $PACKER_VCC_NET
.sym 16074 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 16077 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[7]
.sym 16079 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 16080 $PACKER_VCC_NET
.sym 16087 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 16088 ballvga.nextlife_SB_DFFE_Q_E
.sym 16090 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q
.sym 16091 ballvga.nextlife[0]
.sym 16097 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16098 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 16099 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 16100 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 16104 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16105 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16106 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16113 brickvga.del_SB_DFFSR_Q_R
.sym 16115 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 16120 nes_latch_SB_LUT4_I1_I0[3]
.sym 16121 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[7]
.sym 16128 $PACKER_VCC_NET
.sym 16132 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[6]
.sym 16133 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 16137 ballvga.diry_SB_DFF_D_Q[2]
.sym 16140 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 16141 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 16153 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 16158 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[8]
.sym 16160 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 16161 $PACKER_VCC_NET
.sym 16164 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[9]
.sym 16166 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 16171 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 16172 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 16173 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[6]
.sym 16174 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[9]
.sym 16180 ballvga.diry_SB_DFF_D_Q[2]
.sym 16206 ballvga.inverty_$glb_clk
.sym 16221 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 16223 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 16224 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 16225 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16227 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 16228 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[6]
.sym 16229 row[6]
.sym 16232 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 16233 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 16234 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16237 lives_display_SB_LUT4_I1_O[2]
.sym 16238 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 16240 row[6]
.sym 16241 col[9]
.sym 16242 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 16243 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 16249 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16253 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16256 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 16258 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 16264 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 16266 row[6]
.sym 16268 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 16270 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 16271 $PACKER_VCC_NET
.sym 16274 $PACKER_VCC_NET
.sym 16279 $PACKER_VCC_NET
.sym 16281 $nextpnr_ICESTORM_LC_134$O
.sym 16284 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 16287 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[1]
.sym 16289 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 16290 $PACKER_VCC_NET
.sym 16293 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[2]
.sym 16295 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 16296 $PACKER_VCC_NET
.sym 16299 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[3]
.sym 16301 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16305 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[4]
.sym 16307 $PACKER_VCC_NET
.sym 16308 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16311 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[5]
.sym 16313 $PACKER_VCC_NET
.sym 16314 row[6]
.sym 16317 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[6]
.sym 16319 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 16320 $PACKER_VCC_NET
.sym 16323 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[7]
.sym 16325 $PACKER_VCC_NET
.sym 16326 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 16332 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 16338 lives_display
.sym 16347 $PACKER_VCC_NET
.sym 16349 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16353 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16354 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16358 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 16360 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 16367 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[7]
.sym 16374 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 16376 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 16378 brick_display
.sym 16385 brickvga.del_SB_DFFSR_Q_R
.sym 16386 ball_display
.sym 16396 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[7]
.sym 16397 lives_display_SB_LUT4_I1_O[2]
.sym 16402 del
.sym 16404 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[8]
.sym 16407 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 16412 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 16413 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[7]
.sym 16414 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[8]
.sym 16423 ball_display
.sym 16424 brick_display
.sym 16426 lives_display_SB_LUT4_I1_O[2]
.sym 16441 brick_display
.sym 16442 del
.sym 16444 ball_display
.sym 16448 lives_display_SB_LUT4_I1_O[2]
.sym 16449 ball_display
.sym 16450 brick_display
.sym 16452 clk_pxl$SB_IO_OUT
.sym 16453 brickvga.del_SB_DFFSR_Q_R
.sym 16460 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 16461 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0]
.sym 16466 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16470 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_O[3]
.sym 16472 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 16475 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 16477 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 16481 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 16485 nes_latch_SB_LUT4_I1_I0[2]
.sym 16488 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16489 brickvga.del_SB_DFFSR_Q_R
.sym 16495 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16497 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16499 row[6]
.sym 16500 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 16506 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 16507 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 16509 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 16510 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 16518 $PACKER_VCC_NET
.sym 16526 $PACKER_VCC_NET
.sym 16527 $nextpnr_ICESTORM_LC_131$O
.sym 16529 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 16533 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[1]
.sym 16535 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 16539 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[2]
.sym 16542 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16545 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[3]
.sym 16547 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16548 $PACKER_VCC_NET
.sym 16551 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[4]
.sym 16553 $PACKER_VCC_NET
.sym 16554 row[6]
.sym 16557 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[5]
.sym 16559 $PACKER_VCC_NET
.sym 16560 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 16563 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[6]
.sym 16565 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 16566 $PACKER_VCC_NET
.sym 16569 $nextpnr_ICESTORM_LC_132$I3
.sym 16571 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 16585 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16588 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16590 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 16603 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 16604 nes_latch_SB_LUT4_I1_I0[3]
.sym 16606 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 16609 del
.sym 16610 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 16613 $nextpnr_ICESTORM_LC_132$I3
.sym 16620 brickvga.brick1_SB_DFFE_Q_E
.sym 16622 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16623 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 16624 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 16625 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 16626 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 16627 row[6]
.sym 16629 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 16630 brickvga.brick1_SB_LUT4_I0_1_I1[1]
.sym 16631 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 16633 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16636 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[1]
.sym 16640 brickvga.brick1[9]
.sym 16641 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 16644 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 16649 brickvga.brick1_SB_DFFE_Q_D
.sym 16654 $nextpnr_ICESTORM_LC_132$I3
.sym 16657 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 16658 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 16659 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 16660 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 16663 row[6]
.sym 16664 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 16665 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16669 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 16670 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 16671 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 16672 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16675 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[1]
.sym 16676 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 16677 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 16678 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 16681 brickvga.brick1_SB_LUT4_I0_1_I1[1]
.sym 16682 brickvga.brick1[9]
.sym 16683 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 16684 row[6]
.sym 16687 brickvga.brick1_SB_DFFE_Q_D
.sym 16693 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 16694 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 16695 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 16696 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16697 brickvga.brick1_SB_DFFE_Q_E
.sym 16698 clk_pxl$SB_IO_OUT
.sym 16701 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 16702 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 16703 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 16704 brickvga.brick3_SB_LUT4_I0_1_I1[1]
.sym 16705 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[0]
.sym 16706 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[1]
.sym 16707 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 16708 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16711 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 16712 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 16714 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 16715 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 16716 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 16717 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 16719 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 16720 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 16721 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 16722 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 16723 row[6]
.sym 16724 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16725 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16726 row[6]
.sym 16727 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 16729 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 16730 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 16731 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 16732 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 16733 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 16734 row[6]
.sym 16735 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 16741 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 16742 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16743 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 16748 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 16749 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 16750 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16751 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_O[1]
.sym 16752 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 16753 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 16754 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_O[3]
.sym 16755 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 16756 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 16757 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 16758 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 16759 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 16761 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0[1]
.sym 16763 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 16764 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 16771 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 16774 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_O[3]
.sym 16775 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_O[1]
.sym 16776 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 16777 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 16782 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 16786 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16788 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0[1]
.sym 16789 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 16792 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16793 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 16794 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 16795 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 16798 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 16799 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 16804 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16805 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 16806 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 16807 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 16810 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 16811 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 16812 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 16813 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 16820 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 16821 clk_pxl$SB_IO_OUT
.sym 16823 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 16824 nes_latch_SB_LUT4_I1_I0[3]
.sym 16825 brickvga.brick3_SB_DFFE_Q_1_E
.sym 16826 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[3]
.sym 16827 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 16828 lives_display_SB_LUT4_I1_O[1]
.sym 16829 lives_display_SB_LUT4_I2_O[0]
.sym 16830 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0]
.sym 16836 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16837 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 16839 $PACKER_VCC_NET
.sym 16840 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16841 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 16842 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 16843 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16844 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16845 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 16849 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 16853 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 16854 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16855 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[1]
.sym 16856 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 16857 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 16858 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 16864 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16870 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16884 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16886 row[6]
.sym 16887 $PACKER_VCC_NET
.sym 16889 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 16890 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 16891 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 16893 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 16895 $PACKER_VCC_NET
.sym 16896 $nextpnr_ICESTORM_LC_115$O
.sym 16899 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16902 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16904 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 16905 $PACKER_VCC_NET
.sym 16908 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 16910 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 16911 $PACKER_VCC_NET
.sym 16914 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 16916 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 16917 $PACKER_VCC_NET
.sym 16920 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 16922 $PACKER_VCC_NET
.sym 16923 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16926 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[5]
.sym 16928 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16932 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[6]
.sym 16934 $PACKER_VCC_NET
.sym 16935 row[6]
.sym 16938 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[7]
.sym 16940 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 16941 $PACKER_VCC_NET
.sym 16959 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 16960 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 16961 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 16963 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 16964 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 16965 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16966 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 16968 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16969 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 16970 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16971 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 16972 nes_latch_SB_LUT4_I1_I0[2]
.sym 16973 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 16974 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16975 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 16976 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 16977 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 16980 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 16982 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[7]
.sym 16987 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 16989 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 16990 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 16992 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 16993 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 16994 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 17000 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 17002 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0]
.sym 17003 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 17005 $PACKER_VCC_NET
.sym 17006 row[6]
.sym 17007 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 17010 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0[1]
.sym 17012 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17013 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17014 brickvga.brick3_SB_DFFE_Q_D
.sym 17015 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[1]
.sym 17019 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[8]
.sym 17021 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 17022 $PACKER_VCC_NET
.sym 17025 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[2]
.sym 17028 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 17032 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 17033 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[1]
.sym 17035 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[2]
.sym 17038 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 17039 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17040 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17041 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 17046 brickvga.brick3_SB_DFFE_Q_D
.sym 17050 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 17051 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 17052 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 17056 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 17057 row[6]
.sym 17058 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0]
.sym 17059 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0[1]
.sym 17065 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 17066 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 17067 clk_pxl$SB_IO_OUT
.sym 17071 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[9]
.sym 17072 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 17073 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 17074 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 17075 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[0]
.sym 17076 nes_latch_SB_LUT4_I1_I0[2]
.sym 17083 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 17085 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 17087 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 17089 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17091 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17092 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 17094 col[3]
.sym 17095 brickvga.brick0_SB_DFFE_Q_1_E
.sym 17097 del
.sym 17098 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17099 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17100 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17101 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 17102 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 17104 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 17111 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17112 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17113 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 17114 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 17118 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 17119 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17121 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 17123 row[6]
.sym 17125 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 17128 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[1]
.sym 17129 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17134 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 17135 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 17136 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17137 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 17139 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 17140 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[0]
.sym 17143 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 17145 row[6]
.sym 17149 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17150 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 17151 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 17152 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17155 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 17161 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 17162 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[1]
.sym 17163 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[0]
.sym 17164 row[6]
.sym 17179 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 17180 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17181 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 17182 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17185 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 17186 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17187 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 17188 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17189 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 17190 clk_pxl$SB_IO_OUT
.sym 17206 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 17208 row[6]
.sym 17211 row[6]
.sym 17212 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17213 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 17216 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17217 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17218 row[6]
.sym 17219 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17220 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 17221 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 17222 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 17224 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17226 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 17227 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17233 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17235 $PACKER_VCC_NET
.sym 17236 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 17239 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 17240 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 17243 $PACKER_VCC_NET
.sym 17245 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 17248 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 17260 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17261 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 17265 $nextpnr_ICESTORM_LC_71$O
.sym 17267 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 17271 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17273 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17274 $PACKER_VCC_NET
.sym 17277 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17279 $PACKER_VCC_NET
.sym 17280 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17283 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17286 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 17289 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 17291 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 17292 $PACKER_VCC_NET
.sym 17295 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 17297 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 17298 $PACKER_VCC_NET
.sym 17301 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 17303 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 17304 $PACKER_VCC_NET
.sym 17307 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17309 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 17316 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 17317 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 17318 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17319 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 17320 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 17321 brickvga.brick5_SB_DFFE_Q_3_E
.sym 17322 brickvga.brick0[8]
.sym 17327 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 17328 $PACKER_VCC_NET
.sym 17329 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 17331 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 17334 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 17335 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17336 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17339 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 17341 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17342 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17346 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 17349 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17350 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 17351 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17356 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 17357 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17358 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17359 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17360 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 17361 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17362 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 17363 brickvga.brick0_SB_DFFE_Q_D
.sym 17364 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 17365 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 17367 brickvga.brick0_SB_DFFE_Q_1_E
.sym 17368 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 17371 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 17372 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 17373 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 17374 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 17375 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17379 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17381 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 17387 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 17389 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 17390 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17391 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17392 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17397 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17398 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 17401 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 17402 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 17403 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 17404 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17407 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 17408 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 17409 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17410 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 17413 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 17415 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 17416 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 17421 brickvga.brick0_SB_DFFE_Q_D
.sym 17425 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 17426 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17427 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 17428 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17431 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 17433 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 17434 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 17435 brickvga.brick0_SB_DFFE_Q_1_E
.sym 17436 clk_pxl$SB_IO_OUT
.sym 17450 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 17453 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17456 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 17457 row[6]
.sym 17458 row[6]
.sym 17461 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 17462 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 17463 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17464 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 17465 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 17466 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17467 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 17468 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 17471 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17472 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17473 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17480 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 17482 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 17486 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17490 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 17492 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 17496 $PACKER_VCC_NET
.sym 17502 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17504 $PACKER_VCC_NET
.sym 17506 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 17510 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 17511 $nextpnr_ICESTORM_LC_154$O
.sym 17514 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 17517 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[1]
.sym 17520 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17523 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[2]
.sym 17525 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 17526 $PACKER_VCC_NET
.sym 17529 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[3]
.sym 17531 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 17532 $PACKER_VCC_NET
.sym 17535 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[4]
.sym 17537 $PACKER_VCC_NET
.sym 17538 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 17541 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[5]
.sym 17544 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 17547 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[6]
.sym 17550 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 17553 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 17556 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 17562 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 17563 brickvga.brick5_SB_LUT4_I0_O[3]
.sym 17564 brickvga.brick5[1]
.sym 17565 brickvga.brick0_SB_DFFE_Q_E
.sym 17566 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_E
.sym 17567 brickvga.brick5_SB_DFFE_Q_E
.sym 17568 brickvga.brick5_SB_DFFE_Q_4_E
.sym 17576 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17578 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 17580 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 17585 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17586 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17587 brickvga.brick5_SB_DFFE_Q_D
.sym 17589 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 17590 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17593 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 17594 del
.sym 17595 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17597 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 17602 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 17603 brickvga.brick2_SB_DFFE_Q_D
.sym 17604 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 17605 del
.sym 17606 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17608 brickvga.del_SB_LUT4_I3_I2[0]
.sym 17609 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 17610 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 17611 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 17612 brickvga.brick5[3]
.sym 17613 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 17614 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 17615 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17616 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 17619 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 17620 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 17621 brickvga.brick5[1]
.sym 17625 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 17627 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 17628 brickvga.brick5_SB_LUT4_I0_O[3]
.sym 17629 brickvga.brick2_SB_DFFE_Q_3_E
.sym 17630 brickvga.brick5_SB_LUT4_I0_O[0]
.sym 17632 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17633 brickvga.brick5_SB_LUT4_I0_I3[3]
.sym 17635 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 17636 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 17637 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 17638 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 17641 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 17642 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 17643 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17644 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 17647 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 17648 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 17649 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 17650 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 17653 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 17654 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17655 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 17656 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17659 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17660 brickvga.brick5[1]
.sym 17661 brickvga.brick5_SB_LUT4_I0_I3[3]
.sym 17662 brickvga.brick5[3]
.sym 17667 del
.sym 17668 brickvga.del_SB_LUT4_I3_I2[0]
.sym 17671 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17672 brickvga.brick5_SB_LUT4_I0_O[3]
.sym 17673 brickvga.brick5_SB_LUT4_I0_I3[3]
.sym 17674 brickvga.brick5_SB_LUT4_I0_O[0]
.sym 17679 brickvga.brick2_SB_DFFE_Q_D
.sym 17681 brickvga.brick2_SB_DFFE_Q_3_E
.sym 17682 clk_pxl$SB_IO_OUT
.sym 17691 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 17700 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 17701 brickvga.brick5_SB_DFFE_Q_4_E
.sym 17702 row[6]
.sym 17704 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17705 brickvga.brick5_SB_DFFE_Q_4_E
.sym 17710 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 17711 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 17712 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 17715 row[6]
.sym 17716 brickvga.brick5_SB_DFFE_Q_E
.sym 17718 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 17719 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 17726 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 17727 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 17728 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17729 brickvga.brick2[6]
.sym 17730 brickvga.brick2[4]
.sym 17731 brickvga.del_SB_LUT4_I3_I2[0]
.sym 17732 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17733 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17734 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17735 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 17736 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 17738 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 17739 brickvga.brick2_SB_LUT4_I0_1_O[3]
.sym 17740 brickvga.brick2[2]
.sym 17742 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 17743 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17748 brickvga.brick2[0]
.sym 17749 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 17750 brickvga.brick2_SB_DFFE_Q_D
.sym 17752 brickvga.brick2_SB_DFFE_Q_1_E
.sym 17754 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 17756 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 17758 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 17759 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 17760 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17761 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17764 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 17765 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17766 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17767 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 17770 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 17771 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 17772 brickvga.del_SB_LUT4_I3_I2[0]
.sym 17773 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 17776 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17777 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 17778 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17779 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 17782 brickvga.brick2_SB_DFFE_Q_D
.sym 17794 brickvga.brick2[6]
.sym 17795 brickvga.brick2[4]
.sym 17796 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17797 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 17800 brickvga.brick2[0]
.sym 17801 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17802 brickvga.brick2_SB_LUT4_I0_1_O[3]
.sym 17803 brickvga.brick2[2]
.sym 17804 brickvga.brick2_SB_DFFE_Q_1_E
.sym 17805 clk_pxl$SB_IO_OUT
.sym 17807 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 17814 brickvga.brick2[0]
.sym 17825 $PACKER_VCC_NET
.sym 17827 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 17838 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17842 brickvga.brick2_SB_DFFE_Q_D
.sym 17850 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 17851 brickvga.brick2_SB_DFFE_Q_D
.sym 17853 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 17854 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17855 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 17858 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17864 del
.sym 17866 brickvga.brick2_SB_DFFE_Q_2_E
.sym 17887 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17888 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17889 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 17890 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 17893 del
.sym 17896 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 17913 brickvga.brick2_SB_DFFE_Q_D
.sym 17917 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 17918 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17919 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17920 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 17927 brickvga.brick2_SB_DFFE_Q_2_E
.sym 17928 clk_pxl$SB_IO_OUT
.sym 17930 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 17931 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 17932 brickvga.brick4_SB_LUT4_I1_O[2]
.sym 17933 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 17934 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 17935 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 17937 brickvga.brick4_SB_DFFE_Q_4_E
.sym 17948 brickvga.brick4_SB_DFFE_Q_D
.sym 17955 brickvga.brick4_SB_DFFE_Q_D
.sym 17956 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 17971 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17973 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 17974 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17977 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 17978 brickvga.brick4_SB_LUT4_I1_O[1]
.sym 17979 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 17981 brickvga.brick4[2]
.sym 17982 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 17983 brickvga.brick4_SB_LUT4_I1_O[0]
.sym 17984 brickvga.brick4_SB_LUT4_I0_1_O[3]
.sym 17985 row[6]
.sym 17988 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 17989 brickvga.brick4_SB_LUT4_I1_O[2]
.sym 17990 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 17992 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 17996 brickvga.brick4_SB_LUT4_I1_I0[0]
.sym 17998 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 18001 brickvga.brick4[0]
.sym 18002 brickvga.brick4[8]
.sym 18004 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 18005 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 18006 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 18007 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18012 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 18016 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 18017 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18018 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 18019 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 18022 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 18023 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 18024 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18025 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 18028 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 18029 brickvga.brick4[0]
.sym 18030 brickvga.brick4_SB_LUT4_I0_1_O[3]
.sym 18031 brickvga.brick4[2]
.sym 18034 brickvga.brick4_SB_LUT4_I1_O[0]
.sym 18035 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18036 brickvga.brick4_SB_LUT4_I1_O[1]
.sym 18037 brickvga.brick4_SB_LUT4_I1_O[2]
.sym 18040 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 18041 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18042 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 18043 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 18046 row[6]
.sym 18047 brickvga.brick4[8]
.sym 18048 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18049 brickvga.brick4_SB_LUT4_I1_I0[0]
.sym 18050 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 18051 clk_pxl$SB_IO_OUT
.sym 18058 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 18059 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 18076 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18087 brickvga.brick4[0]
.sym 18096 brickvga.brick4_SB_DFFE_Q_2_E
.sym 18100 brickvga.brick4[4]
.sym 18105 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 18106 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 18108 brickvga.brick4[6]
.sym 18115 brickvga.brick4_SB_DFFE_Q_D
.sym 18157 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 18158 brickvga.brick4[4]
.sym 18159 brickvga.brick4[6]
.sym 18160 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 18166 brickvga.brick4_SB_DFFE_Q_D
.sym 18173 brickvga.brick4_SB_DFFE_Q_2_E
.sym 18174 clk_pxl$SB_IO_OUT
.sym 18179 brickvga.brick4[0]
.sym 18219 brickvga.brick4_SB_DFFE_Q_1_E
.sym 18225 brickvga.brick4_SB_DFFE_Q_D
.sym 18287 brickvga.brick4_SB_DFFE_Q_D
.sym 18296 brickvga.brick4_SB_DFFE_Q_1_E
.sym 18297 clk_pxl$SB_IO_OUT
.sym 18315 brickvga.brick4_SB_DFFE_Q_1_E
.sym 18350 brickvga.brick4_SB_DFFE_Q_D
.sym 18351 brickvga.brick4_SB_DFFE_Q_E
.sym 18381 brickvga.brick4_SB_DFFE_Q_D
.sym 18419 brickvga.brick4_SB_DFFE_Q_E
.sym 18420 clk_pxl$SB_IO_OUT
.sym 18892 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[1]
.sym 18893 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 18894 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 18895 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[4]
.sym 18896 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 18897 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[6]
.sym 18898 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[7]
.sym 18955 paddlevga.paddlex[5]
.sym 18956 paddlevga.paddlex[4]
.sym 18961 paddlevga.paddlex[3]
.sym 18967 paddlevga.paddlex[4]
.sym 18984 paddlevga.paddlex[3]
.sym 19009 paddlevga.paddlex[5]
.sym 19015 nes_data$SB_IO_IN
.sym 19019 nes_latch_SB_LUT4_I2_O[2]
.sym 19020 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 19021 paddlevga.paddlex[7]
.sym 19022 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 19023 paddlevga.paddlex[3]
.sym 19024 paddlevga.paddlex[2]
.sym 19025 paddlevga.paddlex[5]
.sym 19026 paddlevga.paddlex[4]
.sym 19053 $PACKER_VCC_NET
.sym 19056 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 19068 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 19074 paddlevga.paddlex[3]
.sym 19076 paddlevga.paddlex[2]
.sym 19078 nes_data$SB_IO_IN
.sym 19079 paddlevga.paddlex[5]
.sym 19081 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 19085 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 19097 nes_latch_SB_LUT4_I2_I1[0]
.sym 19103 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 19104 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 19106 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 19107 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 19110 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 19111 $PACKER_VCC_NET
.sym 19113 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 19115 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 19128 $nextpnr_ICESTORM_LC_37$O
.sym 19130 nes_latch_SB_LUT4_I2_I1[0]
.sym 19134 nes_latch_SB_LUT4_I2_I1[1]
.sym 19136 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 19140 nes_latch_SB_LUT4_I2_I1[2]
.sym 19142 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 19143 $PACKER_VCC_NET
.sym 19146 nes_latch_SB_LUT4_I2_I1[3]
.sym 19148 $PACKER_VCC_NET
.sym 19149 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 19152 nes_latch_SB_LUT4_I2_I1[4]
.sym 19154 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 19158 nes_latch_SB_LUT4_I2_I1[5]
.sym 19161 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 19164 nes_latch_SB_LUT4_I2_I1[6]
.sym 19166 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 19170 $nextpnr_ICESTORM_LC_38$I3
.sym 19173 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 19180 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 19181 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 19182 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[4]
.sym 19183 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[5]
.sym 19184 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[6]
.sym 19185 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[7]
.sym 19191 paddlevga.paddlex[5]
.sym 19195 paddlevga.paddlex[4]
.sym 19197 nes_latch_SB_LUT4_I2_O[2]
.sym 19199 nes_latch_SB_LUT4_I1_O
.sym 19201 paddlevga.paddlex[7]
.sym 19202 paddlevga.paddlex[7]
.sym 19204 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 19206 nes_latch_SB_LUT4_I2_O[0]
.sym 19212 paddlevga.paddlex[4]
.sym 19214 $nextpnr_ICESTORM_LC_38$I3
.sym 19219 nes_latch_SB_LUT4_I2_O[2]
.sym 19220 nes_latch$SB_IO_OUT
.sym 19221 paddlevga.paddlex[7]
.sym 19224 paddlevga.paddlex[2]
.sym 19228 nes_latch_SB_LUT4_I1_I0[3]
.sym 19230 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 19231 nes_latch_SB_LUT4_I1_I0[0]
.sym 19232 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[8]
.sym 19237 nes_latch_SB_LUT4_I1_O
.sym 19239 nes_latch_SB_LUT4_I1_I0[2]
.sym 19240 nes_impl.shift[7]
.sym 19243 nes_latch_SB_LUT4_I2_I1[7]
.sym 19250 nes_impl.shift[6]
.sym 19255 $nextpnr_ICESTORM_LC_38$I3
.sym 19258 paddlevga.paddlex[2]
.sym 19266 nes_latch_SB_LUT4_I2_O[2]
.sym 19273 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 19276 nes_impl.shift[6]
.sym 19277 nes_latch_SB_LUT4_I2_I1[7]
.sym 19278 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[8]
.sym 19279 nes_impl.shift[7]
.sym 19282 nes_latch_SB_LUT4_I1_I0[0]
.sym 19283 nes_latch_SB_LUT4_I1_I0[2]
.sym 19284 nes_latch$SB_IO_OUT
.sym 19285 nes_latch_SB_LUT4_I1_I0[3]
.sym 19288 paddlevga.paddlex[7]
.sym 19294 nes_latch_SB_LUT4_I2_I1[7]
.sym 19296 nes_latch$SB_IO_OUT
.sym 19297 nes_impl.shift[6]
.sym 19298 nes_latch_SB_LUT4_I1_O
.sym 19299 clk_pxl$SB_IO_OUT
.sym 19301 nes_latch_SB_LUT4_I2_O[0]
.sym 19302 paddlevga.paddlex[8]
.sym 19303 paddlevga.paddlex[6]
.sym 19304 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 19305 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 19306 nes_impl.shift[7]
.sym 19307 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 19308 nes_impl.shift[6]
.sym 19314 nes_latch_SB_LUT4_I1_I0[3]
.sym 19321 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 19322 ballvga.invertx
.sym 19328 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 19331 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19332 $PACKER_VCC_NET
.sym 19335 $PACKER_VCC_NET
.sym 19342 $PACKER_VCC_NET
.sym 19350 paddlevga.paddlex[3]
.sym 19352 paddlevga.paddlex[2]
.sym 19353 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 19354 paddlevga.paddlex[5]
.sym 19359 paddlevga.paddlex[8]
.sym 19362 paddlevga.paddlex[7]
.sym 19368 paddlevga.paddlex[6]
.sym 19372 paddlevga.paddlex[4]
.sym 19374 $nextpnr_ICESTORM_LC_137$O
.sym 19377 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 19380 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 19383 paddlevga.paddlex[2]
.sym 19386 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 19388 paddlevga.paddlex[3]
.sym 19390 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 19392 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 19394 $PACKER_VCC_NET
.sym 19395 paddlevga.paddlex[4]
.sym 19396 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 19398 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 19400 paddlevga.paddlex[5]
.sym 19401 $PACKER_VCC_NET
.sym 19402 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 19404 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 19407 paddlevga.paddlex[6]
.sym 19408 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 19410 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 19413 paddlevga.paddlex[7]
.sym 19414 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 19416 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 19419 paddlevga.paddlex[8]
.sym 19420 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 19445 paddlevga.paddlex[8]
.sym 19447 paddlevga.paddlex[6]
.sym 19459 nes_latch_SB_LUT4_I1_1_O[1]
.sym 19460 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 19466 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 19467 nes_impl.shift[5]
.sym 19473 nes_latch_SB_LUT4_I2_O[2]
.sym 19480 nes_impl.shift[6]
.sym 19491 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19494 row[6]
.sym 19499 nes_latch_SB_LUT4_I2_O[2]
.sym 19501 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 19512 nes_impl.shift[6]
.sym 19516 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 19518 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19519 row[6]
.sym 19541 nes_impl.shift[5]
.sym 19545 nes_clock$SB_IO_OUT_$glb_clk
.sym 19548 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[8]
.sym 19550 nes_impl.shift[3]
.sym 19551 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 19552 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 19559 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 19560 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 19565 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 19567 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 19572 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 19573 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 19575 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 19577 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19579 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 19581 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 19582 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[8]
.sym 19588 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 19590 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 19593 ballvga.ballx_SB_LUT4_O_I3[1]
.sym 19594 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 19596 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 19598 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 19599 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 19600 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 19601 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 19604 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 19607 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 19609 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 19613 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 19614 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 19616 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 19619 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 19620 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 19622 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 19623 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 19626 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 19628 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 19629 ballvga.ballx_SB_LUT4_O_I3[1]
.sym 19632 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 19634 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 19635 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 19638 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 19640 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 19641 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 19644 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[4]
.sym 19646 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 19647 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 19650 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[5]
.sym 19652 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 19653 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 19656 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[6]
.sym 19658 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 19659 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 19662 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[7]
.sym 19664 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 19665 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 19680 lives_display
.sym 19684 col[8]
.sym 19690 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 19702 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 19706 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[7]
.sym 19711 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 19713 nes_latch$SB_IO_OUT
.sym 19714 nes_impl.shift[3]
.sym 19731 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 19734 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 19736 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 19739 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 19743 $nextpnr_ICESTORM_LC_31$I3
.sym 19745 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 19746 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 19753 $nextpnr_ICESTORM_LC_31$I3
.sym 19759 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 19770 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 19775 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 19787 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 19788 nes_impl.shift[3]
.sym 19789 nes_latch$SB_IO_OUT
.sym 19794 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 19795 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_E
.sym 19796 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 19797 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 19800 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 19805 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 19807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 19808 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19815 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 19816 col[3]
.sym 19818 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 19819 $PACKER_VCC_NET
.sym 19828 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 19834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 19837 $PACKER_VCC_NET
.sym 19840 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19844 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 19845 $PACKER_VCC_NET
.sym 19846 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 19847 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19848 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 19849 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 19861 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 19866 $nextpnr_ICESTORM_LC_107$O
.sym 19868 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 19872 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 19874 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19878 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19880 $PACKER_VCC_NET
.sym 19881 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 19884 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 19886 $PACKER_VCC_NET
.sym 19887 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 19890 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[4]
.sym 19893 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 19896 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[5]
.sym 19898 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19902 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[6]
.sym 19904 $PACKER_VCC_NET
.sym 19905 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 19908 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 19910 $PACKER_VCC_NET
.sym 19911 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 19923 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[6]
.sym 19928 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 19929 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[9]
.sym 19930 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 19931 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 19934 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 19939 nes_latch_SB_LUT4_I1_1_O[2]
.sym 19943 nes_latch_SB_LUT4_I1_1_O[1]
.sym 19944 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 19946 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 19947 ball_display
.sym 19952 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 19960 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 19967 nes_latch_SB_LUT4_I1_1_O[1]
.sym 19968 ballvga.nextlife_SB_DFFE_Q_E
.sym 19971 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19972 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 19978 nes_latch_SB_LUT4_I1_1_O[0]
.sym 19979 $PACKER_VCC_NET
.sym 19987 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 19989 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[8]
.sym 19991 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19992 $PACKER_VCC_NET
.sym 19995 $nextpnr_ICESTORM_LC_108$I3
.sym 19998 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20005 $nextpnr_ICESTORM_LC_108$I3
.sym 20008 nes_latch_SB_LUT4_I1_1_O[1]
.sym 20010 nes_latch_SB_LUT4_I1_1_O[0]
.sym 20021 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 20022 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 20026 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 20036 ballvga.nextlife_SB_DFFE_Q_E
.sym 20037 clk_pxl$SB_IO_OUT
.sym 20052 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 20053 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20055 col[8]
.sym 20056 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20057 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 20058 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 20059 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 20060 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 20061 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20064 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 20065 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20068 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20069 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20071 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20072 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 20073 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 20074 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20083 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20091 $PACKER_VCC_NET
.sym 20095 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20097 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 20099 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 20105 row[6]
.sym 20106 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 20108 $PACKER_VCC_NET
.sym 20110 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 20111 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 20112 $nextpnr_ICESTORM_LC_81$O
.sym 20114 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 20118 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 20121 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 20124 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 20126 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 20127 $PACKER_VCC_NET
.sym 20130 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 20132 $PACKER_VCC_NET
.sym 20133 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20136 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[4]
.sym 20139 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20142 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[5]
.sym 20144 row[6]
.sym 20145 $PACKER_VCC_NET
.sym 20148 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[6]
.sym 20150 $PACKER_VCC_NET
.sym 20151 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 20154 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 20156 $PACKER_VCC_NET
.sym 20157 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 20164 lives_display_SB_DFFSR_Q_R
.sym 20166 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 20168 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 20169 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 20178 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 20186 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20187 $PACKER_VCC_NET
.sym 20189 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 20192 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 20193 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 20194 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20195 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 20196 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 20197 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 20198 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 20204 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 20208 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 20209 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 20212 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 20216 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 20217 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 20223 lives_display_SB_DFFSR_Q_R
.sym 20231 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 20235 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 20238 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 20242 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 20243 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 20244 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 20245 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 20278 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 20280 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 20281 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 20283 clk_pxl$SB_IO_OUT
.sym 20284 lives_display_SB_DFFSR_Q_R
.sym 20295 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 20302 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 20306 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 20308 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 20309 lives_display_SB_DFFSR_Q_R
.sym 20310 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 20311 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 20316 $PACKER_VCC_NET
.sym 20317 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[9]
.sym 20319 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20320 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 20327 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 20332 $PACKER_VCC_NET
.sym 20335 row[6]
.sym 20336 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 20337 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20341 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20344 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 20347 $PACKER_VCC_NET
.sym 20353 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 20356 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 20358 $nextpnr_ICESTORM_LC_89$O
.sym 20361 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20364 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 20366 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20370 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 20372 $PACKER_VCC_NET
.sym 20373 row[6]
.sym 20376 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 20378 $PACKER_VCC_NET
.sym 20379 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 20382 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[4]
.sym 20384 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 20385 $PACKER_VCC_NET
.sym 20388 $nextpnr_ICESTORM_LC_90$I3
.sym 20390 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 20398 $nextpnr_ICESTORM_LC_90$I3
.sym 20403 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 20405 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 20406 clk_pxl$SB_IO_OUT
.sym 20410 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[9]
.sym 20411 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 20412 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 20413 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 20414 brickvga.brick1_SB_LUT4_I0_1_I1[1]
.sym 20415 nes_latch_SB_LUT4_I1_1_O[1]
.sym 20420 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 20421 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 20422 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 20423 lives_display_SB_LUT4_I1_O[2]
.sym 20424 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 20427 row[6]
.sym 20428 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 20429 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20430 col[9]
.sym 20431 row[6]
.sym 20435 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 20436 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 20437 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 20439 nes_latch_SB_LUT4_I1_1_O[1]
.sym 20440 ball_display
.sym 20441 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 20449 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20450 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 20452 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 20456 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 20458 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 20460 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20464 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 20469 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 20473 $PACKER_VCC_NET
.sym 20476 $PACKER_VCC_NET
.sym 20481 $nextpnr_ICESTORM_LC_145$O
.sym 20484 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20487 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20489 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 20490 $PACKER_VCC_NET
.sym 20493 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 20495 $PACKER_VCC_NET
.sym 20496 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20499 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 20501 $PACKER_VCC_NET
.sym 20502 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 20505 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 20507 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 20508 $PACKER_VCC_NET
.sym 20511 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 20513 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 20514 $PACKER_VCC_NET
.sym 20517 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 20519 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 20523 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 20525 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 20543 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20544 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 20546 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 20548 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 20550 row[6]
.sym 20551 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_E
.sym 20552 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 20553 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 20554 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 20555 brickvga.brick3_SB_LUT4_I0_1_I1[1]
.sym 20556 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 20557 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 20558 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20559 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 20560 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20561 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20563 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20564 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 20565 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 20567 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 20572 nes_latch_SB_LUT4_I1_I0[2]
.sym 20573 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 20574 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20575 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 20576 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0[1]
.sym 20578 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 20579 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20580 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 20582 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20583 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_E
.sym 20584 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 20585 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 20586 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20589 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 20594 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 20595 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 20598 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 20602 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[1]
.sym 20603 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 20604 $nextpnr_ICESTORM_LC_146$I3
.sym 20606 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 20614 $nextpnr_ICESTORM_LC_146$I3
.sym 20617 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0[1]
.sym 20618 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 20619 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20620 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20623 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 20624 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 20625 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 20626 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 20632 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 20635 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20636 nes_latch_SB_LUT4_I1_I0[2]
.sym 20637 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[1]
.sym 20638 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 20641 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0[1]
.sym 20642 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20643 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 20644 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 20647 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 20649 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20651 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_E
.sym 20652 clk_pxl$SB_IO_OUT
.sym 20656 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 20657 brickvga.brick3[7]
.sym 20658 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 20659 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20660 ballvga.ballx_SB_DFFESR_Q_E
.sym 20666 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 20667 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 20669 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20670 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20672 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 20673 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 20674 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 20675 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20676 nes_latch_SB_LUT4_I1_I0[2]
.sym 20678 $PACKER_VCC_NET
.sym 20679 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 20680 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 20681 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20682 lives_display_SB_LUT4_I2_O[0]
.sym 20684 $PACKER_VCC_NET
.sym 20685 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 20686 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 20687 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 20688 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 20689 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 20697 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 20698 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 20701 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 20702 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 20704 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 20705 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 20706 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 20707 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20708 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20710 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 20711 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20712 ball_display
.sym 20714 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[3]
.sym 20716 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 20717 lives_display
.sym 20719 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20722 brick_display
.sym 20723 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 20724 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 20728 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20729 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 20730 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 20734 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20735 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20736 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[3]
.sym 20737 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 20740 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 20741 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 20742 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 20743 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 20746 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 20747 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 20748 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 20752 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 20753 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20754 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 20755 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 20759 lives_display
.sym 20760 ball_display
.sym 20761 brick_display
.sym 20764 lives_display
.sym 20765 ball_display
.sym 20766 brick_display
.sym 20770 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 20774 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 20775 clk_pxl$SB_IO_OUT
.sym 20789 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 20790 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 20793 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 20794 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 20795 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20797 col[3]
.sym 20798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 20799 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 20801 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 20802 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20804 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 20806 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 20808 lives_display_SB_LUT4_I1_O[1]
.sym 20809 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[9]
.sym 20819 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20821 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20828 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20829 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20831 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 20834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 20835 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20837 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 20838 $PACKER_VCC_NET
.sym 20844 $PACKER_VCC_NET
.sym 20850 $nextpnr_ICESTORM_LC_66$O
.sym 20852 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 20856 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 20859 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20862 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 20864 $PACKER_VCC_NET
.sym 20865 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 20868 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 20870 $PACKER_VCC_NET
.sym 20871 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20874 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[4]
.sym 20876 $PACKER_VCC_NET
.sym 20877 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 20880 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 20883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20886 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 20888 $PACKER_VCC_NET
.sym 20889 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20892 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 20894 $PACKER_VCC_NET
.sym 20895 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20902 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 20903 brickvga.brick0_SB_LUT4_I1_I0[0]
.sym 20904 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 20905 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 20906 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 20907 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 20912 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20913 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20914 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20915 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20917 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 20919 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 20920 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 20921 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20922 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 20923 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20924 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 20925 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 20926 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 20927 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 20928 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 20930 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20932 col[3]
.sym 20934 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 20935 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20936 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 20941 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 20943 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 20945 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20946 col[8]
.sym 20949 col[9]
.sym 20951 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 20952 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20954 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 20955 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 20956 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 20959 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 20961 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 20967 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 20969 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 20973 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[8]
.sym 20976 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20979 $nextpnr_ICESTORM_LC_67$I3
.sym 20981 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20989 $nextpnr_ICESTORM_LC_67$I3
.sym 20992 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 20993 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 20994 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 20995 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 20998 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 20999 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 21000 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21001 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21004 col[9]
.sym 21006 col[8]
.sym 21013 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 21017 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 21018 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 21019 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 21020 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 21021 clk_pxl$SB_IO_OUT
.sym 21035 col[9]
.sym 21036 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 21037 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 21038 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 21039 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 21042 col[8]
.sym 21043 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 21047 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 21048 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 21049 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21050 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21051 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 21052 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21054 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21055 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21056 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 21058 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21066 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21067 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 21068 $PACKER_VCC_NET
.sym 21071 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 21073 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21075 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 21076 $PACKER_VCC_NET
.sym 21090 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 21091 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 21094 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 21096 $nextpnr_ICESTORM_LC_27$O
.sym 21099 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21102 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 21104 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 21105 $PACKER_VCC_NET
.sym 21108 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 21110 $PACKER_VCC_NET
.sym 21111 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21114 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 21116 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 21117 $PACKER_VCC_NET
.sym 21120 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 21122 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 21126 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 21129 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 21132 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 21134 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 21138 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 21140 $PACKER_VCC_NET
.sym 21141 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 21148 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 21149 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 21150 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 21151 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_I2[2]
.sym 21152 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 21153 brickvga.brick5[3]
.sym 21158 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 21161 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 21162 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21164 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 21165 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21166 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 21167 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 21168 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21169 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 21170 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 21171 $PACKER_VCC_NET
.sym 21172 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 21173 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21175 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 21176 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21177 $PACKER_VCC_NET
.sym 21178 brickvga.brick0_SB_DFFE_Q_E
.sym 21179 brickvga.brick5_SB_DFFE_Q_D
.sym 21180 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 21182 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 21189 brickvga.brick0_SB_DFFE_Q_E
.sym 21190 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21191 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 21192 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 21194 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 21195 col[3]
.sym 21196 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 21197 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21198 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 21199 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 21200 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 21201 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21202 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21203 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 21204 col[3]
.sym 21206 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 21207 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21210 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 21212 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 21214 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 21217 brickvga.brick0_SB_DFFE_Q_D
.sym 21219 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 21222 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 21226 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 21227 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 21228 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 21229 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 21232 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 21233 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 21234 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 21235 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 21238 col[3]
.sym 21239 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21244 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 21245 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21246 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 21247 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 21251 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 21252 col[3]
.sym 21253 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21256 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 21257 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21258 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21259 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21264 brickvga.brick0_SB_DFFE_Q_D
.sym 21266 brickvga.brick0_SB_DFFE_Q_E
.sym 21267 clk_pxl$SB_IO_OUT
.sym 21271 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 21272 brickvga.brick5[9]
.sym 21273 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 21279 brickvga.brick4_SB_DFFE_Q_4_E
.sym 21282 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21283 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21286 brickvga.brick5_SB_DFFE_Q_D
.sym 21288 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21289 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21292 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 21294 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 21295 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21296 lives_display_SB_LUT4_I1_O[1]
.sym 21298 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 21299 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_I2[1]
.sym 21300 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 21302 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21303 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 21311 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21318 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21319 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21320 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21321 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21323 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 21324 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21327 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21331 $PACKER_VCC_NET
.sym 21337 $PACKER_VCC_NET
.sym 21342 $nextpnr_ICESTORM_LC_160$O
.sym 21344 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21348 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2[1]
.sym 21350 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21354 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2[2]
.sym 21356 $PACKER_VCC_NET
.sym 21357 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21360 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2[3]
.sym 21362 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 21363 $PACKER_VCC_NET
.sym 21366 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2[4]
.sym 21368 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21372 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2[5]
.sym 21374 $PACKER_VCC_NET
.sym 21375 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21378 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2[6]
.sym 21380 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21384 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2[7]
.sym 21386 $PACKER_VCC_NET
.sym 21387 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21405 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 21412 brickvga.brick5_SB_DFFE_Q_E
.sym 21415 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 21420 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21426 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21427 brickvga.brick2_SB_DFFE_Q_4_E
.sym 21428 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2[7]
.sym 21434 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21435 brickvga.brick5_SB_DFFE_Q_4_E
.sym 21436 brickvga.brick5[9]
.sym 21438 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21440 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 21442 row[6]
.sym 21443 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21445 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 21446 brickvga.brick5_SB_DFFE_Q_D
.sym 21448 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21449 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21453 brickvga.brick5_SB_LUT4_I0_1_I1[1]
.sym 21458 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 21465 $nextpnr_ICESTORM_LC_161$I3
.sym 21467 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21475 $nextpnr_ICESTORM_LC_161$I3
.sym 21478 row[6]
.sym 21479 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21480 brickvga.brick5_SB_LUT4_I0_1_I1[1]
.sym 21481 brickvga.brick5[9]
.sym 21485 brickvga.brick5_SB_DFFE_Q_D
.sym 21490 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21491 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21492 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 21493 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 21496 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21497 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21498 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 21499 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21502 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21503 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21504 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21505 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21508 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21509 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21510 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21511 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21512 brickvga.brick5_SB_DFFE_Q_4_E
.sym 21513 clk_pxl$SB_IO_OUT
.sym 21517 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21519 brickvga.brick5_SB_LUT4_I0_1_I1[1]
.sym 21521 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 21535 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 21536 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21537 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21539 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 21540 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21541 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 21543 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21544 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 21546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21548 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 21550 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21557 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21560 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 21561 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21562 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21565 $PACKER_VCC_NET
.sym 21567 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 21568 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21569 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21580 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21582 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 21588 $nextpnr_ICESTORM_LC_144$O
.sym 21591 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21594 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 21596 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 21600 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 21602 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21606 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 21608 $PACKER_VCC_NET
.sym 21609 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21612 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 21614 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21618 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 21620 $PACKER_VCC_NET
.sym 21621 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21624 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 21627 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21631 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 21632 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 21634 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 21656 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21661 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21664 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21666 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21667 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 21668 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_E
.sym 21669 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 21684 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21692 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21696 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21697 brickvga.brick2_SB_DFFE_Q_4_E
.sym 21701 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21705 brickvga.brick2_SB_DFFE_Q_D
.sym 21712 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21713 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21714 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21715 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21754 brickvga.brick2_SB_DFFE_Q_D
.sym 21758 brickvga.brick2_SB_DFFE_Q_4_E
.sym 21759 clk_pxl$SB_IO_OUT
.sym 21763 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 21767 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 21768 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 21773 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21774 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21778 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21779 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 21791 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 21804 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 21805 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21807 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 21808 row[6]
.sym 21813 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 21814 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21816 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21817 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 21818 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 21822 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 21823 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21824 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21825 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 21829 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21835 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21836 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21837 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21838 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21841 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21842 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21843 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21844 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 21847 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 21849 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21850 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 21853 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21854 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 21855 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21856 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21859 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 21860 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21861 row[6]
.sym 21862 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21867 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 21877 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21878 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 21879 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21880 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 21881 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 21882 clk_pxl$SB_IO_OUT
.sym 21885 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 21899 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 21906 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 21930 brickvga.brick4_SB_DFFE_Q_D
.sym 21952 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 21954 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 21990 brickvga.brick4_SB_DFFE_Q_D
.sym 21996 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 22004 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 22005 clk_pxl$SB_IO_OUT
.sym 22048 brickvga.brick4_SB_DFFE_Q_D
.sym 22066 brickvga.brick4_SB_DFFE_Q_4_E
.sym 22100 brickvga.brick4_SB_DFFE_Q_D
.sym 22127 brickvga.brick4_SB_DFFE_Q_4_E
.sym 22128 clk_pxl$SB_IO_OUT
.sym 22757 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 22769 paddlevga.paddlex[2]
.sym 22770 paddlevga.paddlex[5]
.sym 22771 paddlevga.paddlex[4]
.sym 22774 paddlevga.paddlex[7]
.sym 22776 paddlevga.paddlex[3]
.sym 22786 paddlevga.paddlex[8]
.sym 22787 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 22788 paddlevga.paddlex[6]
.sym 22795 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 22796 $nextpnr_ICESTORM_LC_165$O
.sym 22798 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 22802 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22805 paddlevga.paddlex[2]
.sym 22806 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 22808 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 22810 paddlevga.paddlex[3]
.sym 22812 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22814 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 22817 paddlevga.paddlex[4]
.sym 22818 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 22820 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 22823 paddlevga.paddlex[5]
.sym 22824 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 22826 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 22829 paddlevga.paddlex[6]
.sym 22830 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 22832 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 22834 paddlevga.paddlex[7]
.sym 22836 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 22838 nes_latch_SB_LUT4_I2_O[3]
.sym 22840 paddlevga.paddlex[8]
.sym 22842 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 22886 nes_clock$SB_IO_OUT
.sym 22891 paddlevga.paddlex[5]
.sym 22892 ballvga.inverty
.sym 22893 paddlevga.paddlex[4]
.sym 22900 paddlevga.paddlex[7]
.sym 22906 paddlevga.paddlex[8]
.sym 22909 paddlevga.paddlex[6]
.sym 22913 nes_latch_SB_LUT4_I2_O[2]
.sym 22922 nes_latch_SB_LUT4_I2_O[3]
.sym 22928 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[1]
.sym 22929 nes_latch_SB_LUT4_I1_O
.sym 22930 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 22931 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[4]
.sym 22932 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 22933 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[6]
.sym 22934 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[7]
.sym 22935 nes_latch_SB_LUT4_I2_O[2]
.sym 22936 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 22937 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 22938 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 22939 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[4]
.sym 22940 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[5]
.sym 22941 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[6]
.sym 22942 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[7]
.sym 22943 nes_latch_SB_LUT4_I2_O[0]
.sym 22957 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 22958 nes_latch_SB_LUT4_I2_O[1]
.sym 22960 nes_latch_SB_LUT4_I2_O[1]
.sym 22961 nes_latch_SB_LUT4_I2_O[2]
.sym 22962 nes_latch_SB_LUT4_I2_O[0]
.sym 22963 nes_latch_SB_LUT4_I2_O[3]
.sym 22967 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[7]
.sym 22968 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[7]
.sym 22969 nes_latch_SB_LUT4_I2_O[1]
.sym 22972 nes_latch_SB_LUT4_I2_O[1]
.sym 22973 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[6]
.sym 22974 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[6]
.sym 22979 nes_latch_SB_LUT4_I2_O[1]
.sym 22980 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 22981 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[5]
.sym 22984 nes_latch_SB_LUT4_I2_O[1]
.sym 22985 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 22986 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 22990 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[1]
.sym 22992 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 22993 nes_latch_SB_LUT4_I2_O[1]
.sym 22996 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[4]
.sym 22998 nes_latch_SB_LUT4_I2_O[1]
.sym 22999 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[4]
.sym 23002 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 23003 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 23005 nes_latch_SB_LUT4_I2_O[1]
.sym 23006 nes_latch_SB_LUT4_I1_O
.sym 23007 clk_pxl$SB_IO_OUT
.sym 23021 nes_latch_SB_LUT4_I2_O[2]
.sym 23035 $PACKER_VCC_NET
.sym 23040 paddlevga.paddlex[8]
.sym 23042 paddlevga.paddlex[6]
.sym 23051 paddlevga.paddlex[8]
.sym 23052 paddlevga.paddlex[7]
.sym 23053 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 23054 paddlevga.paddlex[3]
.sym 23055 paddlevga.paddlex[2]
.sym 23060 paddlevga.paddlex[6]
.sym 23064 paddlevga.paddlex[5]
.sym 23065 paddlevga.paddlex[4]
.sym 23072 $PACKER_VCC_NET
.sym 23080 $PACKER_VCC_NET
.sym 23082 $nextpnr_ICESTORM_LC_88$O
.sym 23084 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 23088 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 23090 $PACKER_VCC_NET
.sym 23091 paddlevga.paddlex[2]
.sym 23094 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 23096 $PACKER_VCC_NET
.sym 23097 paddlevga.paddlex[3]
.sym 23098 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 23100 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 23102 paddlevga.paddlex[4]
.sym 23103 $PACKER_VCC_NET
.sym 23104 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 23106 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 23108 paddlevga.paddlex[5]
.sym 23109 $PACKER_VCC_NET
.sym 23110 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 23112 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 23114 $PACKER_VCC_NET
.sym 23115 paddlevga.paddlex[6]
.sym 23116 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 23118 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 23120 $PACKER_VCC_NET
.sym 23121 paddlevga.paddlex[7]
.sym 23122 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 23124 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 23126 $PACKER_VCC_NET
.sym 23127 paddlevga.paddlex[8]
.sym 23128 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 23160 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 23168 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 23175 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 23178 nes_data$SB_IO_IN
.sym 23179 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 23183 paddlevga.paddlex[2]
.sym 23190 nes_latch_SB_LUT4_I2_O[2]
.sym 23192 $PACKER_VCC_NET
.sym 23195 $PACKER_VCC_NET
.sym 23200 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 23202 nes_impl.shift[7]
.sym 23207 nes_latch_SB_LUT4_I2_O[2]
.sym 23208 $PACKER_VCC_NET
.sym 23209 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 23215 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 23218 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 23224 paddlevga.paddlex[2]
.sym 23225 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 23226 $PACKER_VCC_NET
.sym 23230 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 23231 paddlevga.paddlex[2]
.sym 23238 nes_data$SB_IO_IN
.sym 23242 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 23243 $PACKER_VCC_NET
.sym 23245 paddlevga.paddlex[2]
.sym 23249 nes_impl.shift[7]
.sym 23253 nes_clock$SB_IO_OUT_$glb_clk
.sym 23281 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 23300 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 23303 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 23308 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 23312 row[6]
.sym 23314 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 23315 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 23317 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 23318 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 23320 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 23321 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 23322 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 23323 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 23324 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 23325 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 23326 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 23327 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 23328 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 23330 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 23331 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 23334 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 23336 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 23337 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 23340 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 23342 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 23343 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 23346 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 23348 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 23349 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 23352 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[4]
.sym 23354 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 23355 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 23358 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[5]
.sym 23360 row[6]
.sym 23361 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 23364 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[6]
.sym 23366 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 23367 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 23370 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[7]
.sym 23372 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 23373 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 23402 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23404 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 23405 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23407 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 23408 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 23411 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 23414 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[7]
.sym 23422 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 23426 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 23432 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 23435 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 23441 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 23442 nes_impl.shift[4]
.sym 23447 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 23451 $nextpnr_ICESTORM_LC_120$I3
.sym 23453 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 23454 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 23461 $nextpnr_ICESTORM_LC_120$I3
.sym 23472 nes_impl.shift[4]
.sym 23476 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 23482 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 23483 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 23484 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 23485 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 23499 nes_clock$SB_IO_OUT_$glb_clk
.sym 23515 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 23517 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 23522 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 23527 $PACKER_VCC_NET
.sym 23528 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 23536 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 23544 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 23548 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 23550 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 23551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 23562 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23564 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 23565 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23571 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 23572 $PACKER_VCC_NET
.sym 23574 $nextpnr_ICESTORM_LC_150$O
.sym 23576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 23580 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 23582 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 23586 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 23589 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23592 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 23594 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 23595 $PACKER_VCC_NET
.sym 23598 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 23600 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23604 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 23606 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 23607 $PACKER_VCC_NET
.sym 23610 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 23612 $PACKER_VCC_NET
.sym 23613 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 23616 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 23618 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 23619 $PACKER_VCC_NET
.sym 23648 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 23652 nes_latch_SB_LUT4_I1_1_O[1]
.sym 23660 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 23667 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[8]
.sym 23669 nes_latch_SB_LUT4_I1_1_O[2]
.sym 23670 nes_latch_SB_LUT4_I1_1_O[1]
.sym 23677 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[9]
.sym 23679 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 23683 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_E
.sym 23686 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q
.sym 23687 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 23688 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 23692 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 23694 nes_latch_SB_LUT4_I1_1_O[0]
.sym 23695 ballvga.nextlife[0]
.sym 23696 nes_latch_SB_LUT4_I1_1_O[2]
.sym 23697 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 23700 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 23704 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 23705 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[8]
.sym 23706 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[9]
.sym 23707 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 23710 nes_latch_SB_LUT4_I1_1_O[2]
.sym 23712 nes_latch_SB_LUT4_I1_1_O[0]
.sym 23713 nes_latch_SB_LUT4_I1_1_O[1]
.sym 23716 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q
.sym 23723 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 23724 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 23740 ballvga.nextlife[0]
.sym 23744 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_E
.sym 23745 clk_pxl$SB_IO_OUT
.sym 23746 nes_latch_SB_LUT4_I1_1_O[2]
.sym 23755 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 23759 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 23765 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 23769 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 23770 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 23771 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 23772 col[1]
.sym 23774 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 23776 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 23788 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 23794 $PACKER_VCC_NET
.sym 23802 $PACKER_VCC_NET
.sym 23806 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 23807 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 23810 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 23814 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 23817 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 23819 row[6]
.sym 23820 $nextpnr_ICESTORM_LC_140$O
.sym 23822 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 23826 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[1]
.sym 23828 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 23829 $PACKER_VCC_NET
.sym 23832 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[2]
.sym 23834 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 23835 $PACKER_VCC_NET
.sym 23838 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[3]
.sym 23840 row[6]
.sym 23841 $PACKER_VCC_NET
.sym 23844 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[4]
.sym 23846 $PACKER_VCC_NET
.sym 23847 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 23850 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[5]
.sym 23852 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 23853 $PACKER_VCC_NET
.sym 23856 $nextpnr_ICESTORM_LC_141$I3
.sym 23859 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 23866 $nextpnr_ICESTORM_LC_141$I3
.sym 23886 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 23894 col[8]
.sym 23896 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 23898 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23899 row[6]
.sym 23900 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 23901 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23903 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 23904 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 23905 col[9]
.sym 23915 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 23916 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23917 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23918 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 23921 $PACKER_VCC_NET
.sym 23922 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 23927 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 23936 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 23938 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 23943 $nextpnr_ICESTORM_LC_103$O
.sym 23945 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 23949 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 23951 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 23952 $PACKER_VCC_NET
.sym 23955 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 23957 $PACKER_VCC_NET
.sym 23958 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 23961 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 23964 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23967 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 23969 $PACKER_VCC_NET
.sym 23970 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 23973 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 23975 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23979 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[6]
.sym 23981 $PACKER_VCC_NET
.sym 23982 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 23985 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[7]
.sym 23987 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 23988 $PACKER_VCC_NET
.sym 24007 $PACKER_VCC_NET
.sym 24011 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24017 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 24018 $PACKER_VCC_NET
.sym 24020 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 24025 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 24029 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[7]
.sym 24040 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 24041 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24043 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24047 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 24048 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 24049 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 24050 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24051 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 24053 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 24055 $PACKER_VCC_NET
.sym 24056 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 24058 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 24059 row[6]
.sym 24060 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 24063 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 24064 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 24066 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[8]
.sym 24068 $PACKER_VCC_NET
.sym 24069 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24072 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 24075 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24079 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 24080 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 24082 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 24091 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 24092 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 24093 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 24094 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 24103 row[6]
.sym 24105 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24106 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 24109 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 24110 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 24111 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 24112 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 24135 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 24141 $PACKER_VCC_NET
.sym 24143 nes_latch_SB_LUT4_I1_1_O[1]
.sym 24146 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 24157 $PACKER_VCC_NET
.sym 24161 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24162 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 24164 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 24165 $PACKER_VCC_NET
.sym 24167 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 24169 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24172 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 24173 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 24185 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 24189 $nextpnr_ICESTORM_LC_62$O
.sym 24191 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 24195 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 24197 $PACKER_VCC_NET
.sym 24198 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24201 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 24203 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 24204 $PACKER_VCC_NET
.sym 24207 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 24209 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24210 $PACKER_VCC_NET
.sym 24213 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 24215 $PACKER_VCC_NET
.sym 24216 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 24219 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 24222 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 24225 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 24227 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 24228 $PACKER_VCC_NET
.sym 24231 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 24233 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 24255 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 24256 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24258 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 24259 lives_display_SB_LUT4_I1_O[2]
.sym 24262 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 24263 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 24267 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 24269 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 24271 col[1]
.sym 24272 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 24275 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 24281 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 24285 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 24286 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 24288 row[6]
.sym 24289 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 24290 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 24291 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_E
.sym 24293 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 24295 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 24296 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 24299 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 24301 $PACKER_VCC_NET
.sym 24302 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 24304 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 24306 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 24307 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 24309 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[0]
.sym 24312 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 24314 $PACKER_VCC_NET
.sym 24315 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 24318 $nextpnr_ICESTORM_LC_63$I3
.sym 24320 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 24328 $nextpnr_ICESTORM_LC_63$I3
.sym 24331 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 24332 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 24333 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 24334 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 24337 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 24338 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 24339 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 24340 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 24343 row[6]
.sym 24344 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 24350 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 24355 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 24356 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[0]
.sym 24359 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_E
.sym 24360 clk_pxl$SB_IO_OUT
.sym 24370 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 24374 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 24375 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 24376 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 24377 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 24378 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 24380 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24381 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 24382 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 24383 $PACKER_VCC_NET
.sym 24384 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24385 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 24386 col[8]
.sym 24388 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24389 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24391 row[6]
.sym 24392 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24393 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 24397 col[9]
.sym 24405 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24409 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24411 $PACKER_VCC_NET
.sym 24412 $PACKER_VCC_NET
.sym 24415 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 24418 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24419 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 24428 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24430 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 24433 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24435 $nextpnr_ICESTORM_LC_52$O
.sym 24438 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 24441 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 24443 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24444 $PACKER_VCC_NET
.sym 24447 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 24450 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 24453 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 24455 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24459 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[4]
.sym 24461 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 24462 $PACKER_VCC_NET
.sym 24465 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[5]
.sym 24468 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24471 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[6]
.sym 24473 $PACKER_VCC_NET
.sym 24474 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24477 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[7]
.sym 24479 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24480 $PACKER_VCC_NET
.sym 24498 $PACKER_VCC_NET
.sym 24502 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 24505 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24514 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24517 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 24519 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 24521 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[7]
.sym 24527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24528 brickvga.brick3_SB_DFFE_Q_1_E
.sym 24529 col[3]
.sym 24533 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24535 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24536 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 24537 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24541 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 24546 col[8]
.sym 24547 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[0]
.sym 24553 brickvga.brick3_SB_DFFE_Q_D
.sym 24557 col[9]
.sym 24558 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[8]
.sym 24561 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24564 $nextpnr_ICESTORM_LC_53$I3
.sym 24567 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24574 $nextpnr_ICESTORM_LC_53$I3
.sym 24580 brickvga.brick3_SB_DFFE_Q_D
.sym 24585 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24586 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 24589 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24590 col[9]
.sym 24591 col[3]
.sym 24592 col[8]
.sym 24596 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[0]
.sym 24597 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 24605 brickvga.brick3_SB_DFFE_Q_1_E
.sym 24606 clk_pxl$SB_IO_OUT
.sym 24621 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24622 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 24623 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24625 col[3]
.sym 24627 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 24629 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 24632 $PACKER_VCC_NET
.sym 24633 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 24635 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 24638 $PACKER_VCC_NET
.sym 24639 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 24640 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 24650 $PACKER_VCC_NET
.sym 24652 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 24655 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 24656 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 24658 $PACKER_VCC_NET
.sym 24660 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 24664 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24669 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 24674 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24677 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 24681 $nextpnr_ICESTORM_LC_72$O
.sym 24683 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 24687 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 24689 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24693 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 24695 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 24699 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 24701 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24702 $PACKER_VCC_NET
.sym 24705 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 24708 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 24711 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 24713 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 24714 $PACKER_VCC_NET
.sym 24717 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 24719 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 24720 $PACKER_VCC_NET
.sym 24723 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 24725 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 24743 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 24746 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 24747 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24748 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 24749 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24750 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 24751 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24752 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24754 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24755 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 24758 ballvga.ballx_SB_DFFESR_Q_E
.sym 24760 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 24762 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 24763 col[1]
.sym 24764 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 24766 brickvga.brick5_SB_DFFE_Q_3_E
.sym 24767 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 24774 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[9]
.sym 24775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24776 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[9]
.sym 24777 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 24778 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 24779 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 24781 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 24782 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 24783 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 24784 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 24786 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 24787 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 24788 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 24789 col[1]
.sym 24792 $PACKER_VCC_NET
.sym 24798 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 24799 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 24800 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 24801 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 24804 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[8]
.sym 24806 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 24807 $PACKER_VCC_NET
.sym 24810 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[9]
.sym 24812 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 24817 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[9]
.sym 24818 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 24819 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[9]
.sym 24820 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[9]
.sym 24823 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 24829 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 24830 col[1]
.sym 24831 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 24832 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 24835 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 24836 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 24842 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 24844 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24848 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 24849 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 24850 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 24851 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_E
.sym 24852 clk_pxl$SB_IO_OUT
.sym 24866 $PACKER_VCC_NET
.sym 24867 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 24868 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 24871 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 24873 lives_display_SB_LUT4_I2_O[0]
.sym 24875 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 24881 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 24883 row[6]
.sym 24885 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 24886 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24897 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24898 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 24901 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 24903 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24904 $PACKER_VCC_NET
.sym 24910 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24914 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 24920 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24925 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24927 $nextpnr_ICESTORM_LC_133$O
.sym 24930 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 24933 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 24935 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24939 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 24941 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 24942 $PACKER_VCC_NET
.sym 24945 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[3]
.sym 24947 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24951 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[4]
.sym 24953 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 24954 $PACKER_VCC_NET
.sym 24957 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[5]
.sym 24960 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24963 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[6]
.sym 24965 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24966 $PACKER_VCC_NET
.sym 24969 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[7]
.sym 24971 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24990 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_I2[1]
.sym 24994 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24996 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 25001 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 25007 brickvga.brick5[3]
.sym 25013 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[7]
.sym 25019 col[3]
.sym 25020 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25021 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25022 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 25024 brickvga.brick5_SB_DFFE_Q_D
.sym 25025 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25027 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25028 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 25033 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25034 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 25035 col[1]
.sym 25036 brickvga.brick5_SB_DFFE_Q_3_E
.sym 25037 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 25040 $PACKER_VCC_NET
.sym 25044 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_I2[1]
.sym 25047 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_I2[2]
.sym 25048 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 25050 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[8]
.sym 25052 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25053 $PACKER_VCC_NET
.sym 25056 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 25059 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25064 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 25065 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 25066 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 25069 col[1]
.sym 25072 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25075 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_I2[2]
.sym 25076 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_I2[1]
.sym 25078 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 25081 col[3]
.sym 25082 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25083 col[1]
.sym 25084 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25087 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 25088 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 25089 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25090 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 25094 brickvga.brick5_SB_DFFE_Q_D
.sym 25097 brickvga.brick5_SB_DFFE_Q_3_E
.sym 25098 clk_pxl$SB_IO_OUT
.sym 25115 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25118 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 25119 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25120 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 25127 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 25130 $PACKER_VCC_NET
.sym 25135 $PACKER_VCC_NET
.sym 25142 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25145 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 25146 brickvga.brick5_SB_DFFE_Q_D
.sym 25147 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 25152 brickvga.brick5_SB_DFFE_Q_E
.sym 25153 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 25186 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 25187 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25194 brickvga.brick5_SB_DFFE_Q_D
.sym 25200 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 25201 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 25220 brickvga.brick5_SB_DFFE_Q_E
.sym 25221 clk_pxl$SB_IO_OUT
.sym 25241 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 25258 ballvga.ballx_SB_DFFESR_Q_E
.sym 25269 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25274 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 25275 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 25276 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25277 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25278 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25286 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25294 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 25295 $PACKER_VCC_NET
.sym 25296 $nextpnr_ICESTORM_LC_106$O
.sym 25299 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 25302 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I3[1]
.sym 25305 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25308 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I3[2]
.sym 25310 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 25314 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I3[3]
.sym 25317 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25320 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I3[4]
.sym 25322 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 25323 $PACKER_VCC_NET
.sym 25326 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I3[5]
.sym 25328 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25332 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I3[6]
.sym 25335 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25338 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I3[7]
.sym 25340 $PACKER_VCC_NET
.sym 25341 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25359 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 25376 row[6]
.sym 25377 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 25382 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I3[7]
.sym 25393 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25395 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 25396 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25398 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 25401 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 25402 $PACKER_VCC_NET
.sym 25405 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_E
.sym 25407 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 25409 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 25411 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25418 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 25419 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I3[8]
.sym 25421 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25422 $PACKER_VCC_NET
.sym 25425 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 25427 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25432 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 25433 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 25434 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 25435 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 25446 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 25456 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 25457 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 25458 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25466 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_E
.sym 25467 clk_pxl$SB_IO_OUT
.sym 25489 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 25491 lives_display_SB_LUT4_I1_O[1]
.sym 25500 $PACKER_VCC_NET
.sym 25503 $PACKER_VCC_NET
.sym 25510 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25511 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 25514 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25516 $PACKER_VCC_NET
.sym 25517 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25521 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 25522 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 25523 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25524 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25529 $PACKER_VCC_NET
.sym 25542 $nextpnr_ICESTORM_LC_104$O
.sym 25544 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 25548 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I2[1]
.sym 25550 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25554 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I2[2]
.sym 25556 $PACKER_VCC_NET
.sym 25557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 25560 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I2[3]
.sym 25562 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25563 $PACKER_VCC_NET
.sym 25566 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I2[4]
.sym 25568 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 25572 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I2[5]
.sym 25574 $PACKER_VCC_NET
.sym 25575 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25578 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I2[6]
.sym 25581 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25584 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I2[7]
.sym 25587 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25628 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I2[7]
.sym 25633 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25635 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25638 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 25642 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 25644 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 25647 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25648 row[6]
.sym 25654 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 25663 $PACKER_VCC_NET
.sym 25665 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I2[8]
.sym 25667 $PACKER_VCC_NET
.sym 25668 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25671 $nextpnr_ICESTORM_LC_105$I3
.sym 25673 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25681 $nextpnr_ICESTORM_LC_105$I3
.sym 25703 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 25708 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25709 row[6]
.sym 25710 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 25711 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 25712 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 25713 clk_pxl$SB_IO_OUT
.sym 25746 ballvga.ballx_SB_DFFESR_Q_E
.sym 25758 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 25769 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 25796 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 25835 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 25836 clk_pxl$SB_IO_OUT
.sym 25852 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 26238 ballvga.ballx_SB_DFFESR_Q_E
.sym 26527 ballvga.inverty
.sym 26528 nes_clock$SB_IO_OUT
.sym 26531 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 26538 ballvga.inverty
.sym 26539 nes_clock$SB_IO_OUT
.sym 26544 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 26630 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[8]
.sym 26631 nes_latch_SB_LUT4_O_I2[1]
.sym 26632 nes_latch$SB_IO_OUT
.sym 26634 nes_clock_SB_LUT4_O_I0[0]
.sym 26635 nes_clock_SB_LUT4_O_I3[0]
.sym 26636 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 26679 paddlevga.paddlex[8]
.sym 26681 paddlevga.paddlex[6]
.sym 26682 nes_clock$SB_IO_OUT
.sym 26687 $PACKER_VCC_NET
.sym 26688 paddlevga.paddlex[3]
.sym 26690 paddlevga.paddlex[2]
.sym 26705 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 26708 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[8]
.sym 26712 nes_latch$SB_IO_OUT
.sym 26714 paddlevga.paddlex[3]
.sym 26721 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 26769 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 26770 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 26771 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 26772 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 26773 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 26774 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 26825 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 26826 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 26827 nes_clock_SB_LUT4_O_I0[0]
.sym 26869 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 26870 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 26871 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 26872 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 26873 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 26874 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 26875 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 26876 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 26915 paddlevga.paddlex[4]
.sym 26919 paddlevga.paddlex[5]
.sym 26921 paddlevga.paddlex[7]
.sym 26922 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 26924 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 26926 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 26927 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 26929 paddlevga.paddlex[2]
.sym 26932 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 26934 $PACKER_VCC_NET
.sym 27018 nes_latch_SB_LUT4_I2_O[2]
.sym 27021 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 27031 nes_latch$SB_IO_OUT
.sym 27035 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 27074 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 27075 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 27076 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 27077 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 27078 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 27079 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 27128 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 27129 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 27130 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 27132 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 27135 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 27138 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 27221 col[1]
.sym 27225 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 27226 $PACKER_VCC_NET
.sym 27227 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 27230 row[6]
.sym 27234 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 27235 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 27236 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27237 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 27239 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 27279 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[9]
.sym 27320 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 27329 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 27339 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 27342 $PACKER_VCC_NET
.sym 27426 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 27427 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 27443 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 27483 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 27532 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 27540 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 27541 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 27542 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 27543 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 27628 $PACKER_VCC_NET
.sym 27629 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 27634 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 27637 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 27639 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 27644 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27645 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 27647 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27687 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 27692 lives_display_SB_LUT4_I1_O[2]
.sym 27728 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 27732 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 27737 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 27741 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 27742 $PACKER_VCC_NET
.sym 27745 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 27746 lives_display_SB_LUT4_I1_O[2]
.sym 27831 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 27834 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 27835 row[6]
.sym 27836 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 27837 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 27838 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 27840 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 27843 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 27848 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 27889 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 27894 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 27896 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 27931 $PACKER_VCC_NET
.sym 27932 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 27937 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 27938 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 27942 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 27946 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 27948 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 27949 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 27950 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 27951 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 27952 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 27954 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28034 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 28037 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 28038 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28040 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 28042 $PACKER_VCC_NET
.sym 28044 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 28045 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28046 row[6]
.sym 28047 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28055 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28094 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 28095 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28096 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 28097 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 28098 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28099 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28100 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28135 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 28136 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 28137 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 28138 VSYNC1_SB_DFFE_Q_E
.sym 28139 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 28141 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 28142 VSYNC1_SB_DFFE_Q_E
.sym 28143 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 28144 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 28146 col[1]
.sym 28148 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 28150 $PACKER_VCC_NET
.sym 28151 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 28152 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28153 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28154 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28155 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 28156 $PACKER_VCC_NET
.sym 28158 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 28239 col[9]
.sym 28241 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28242 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28246 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 28247 col[8]
.sym 28248 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28251 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 28255 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 28299 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[9]
.sym 28302 startdisplay_SB_DFFESS_Q_S[1]
.sym 28342 $PACKER_VCC_NET
.sym 28356 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 28359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 28360 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 28361 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 28362 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28445 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 28449 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 28450 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 28451 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 28453 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28459 startdisplay_SB_DFFESS_Q_S[1]
.sym 28460 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28503 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 28505 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 28506 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[0]
.sym 28508 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28545 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 28551 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 28555 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 28559 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 28560 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28563 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 28564 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 28565 $PACKER_VCC_NET
.sym 28609 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 28610 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[0]
.sym 28647 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 28653 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 28655 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 28665 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 28667 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28708 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 28748 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 28750 $PACKER_VCC_NET
.sym 28755 $PACKER_VCC_NET
.sym 29697 ballvga.ballx_SB_DFFESR_Q_E
.sym 29721 ballvga.ballx_SB_DFFESR_Q_E
.sym 29755 nes_impl.ccount[2]
.sym 29756 nes_impl.ccount[3]
.sym 29757 nes_impl.ccount[4]
.sym 29758 nes_impl.ccount[5]
.sym 29759 nes_impl.ccount[6]
.sym 29760 nes_impl.ccount[7]
.sym 29798 paddlevga.paddlex[8]
.sym 29799 $PACKER_VCC_NET
.sym 29800 paddlevga.paddlex[6]
.sym 29807 $PACKER_VCC_NET
.sym 29808 paddlevga.paddlex[3]
.sym 29810 paddlevga.paddlex[2]
.sym 29817 paddlevga.paddlex[7]
.sym 29821 paddlevga.paddlex[5]
.sym 29823 paddlevga.paddlex[4]
.sym 29824 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 29827 $nextpnr_ICESTORM_LC_76$O
.sym 29830 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 29833 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 29835 paddlevga.paddlex[2]
.sym 29839 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 29842 paddlevga.paddlex[3]
.sym 29845 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 29847 $PACKER_VCC_NET
.sym 29848 paddlevga.paddlex[4]
.sym 29851 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[4]
.sym 29853 paddlevga.paddlex[5]
.sym 29854 $PACKER_VCC_NET
.sym 29857 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[5]
.sym 29860 paddlevga.paddlex[6]
.sym 29863 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[6]
.sym 29865 $PACKER_VCC_NET
.sym 29866 paddlevga.paddlex[7]
.sym 29869 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[7]
.sym 29871 $PACKER_VCC_NET
.sym 29872 paddlevga.paddlex[8]
.sym 29881 nes_clock_SB_LUT4_O_I0[2]
.sym 29882 nes_impl.ccount[9]
.sym 29883 nes_impl.ccount[10]
.sym 29884 nes_impl.ccount[11]
.sym 29885 nes_impl.ccount[12]
.sym 29886 nes_impl.ccount[13]
.sym 29887 nes_impl.ccount[14]
.sym 29888 nes_impl.ccount[15]
.sym 29900 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 29902 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 29903 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 29911 paddlevga.paddlex[7]
.sym 29915 paddlevga.paddlex[5]
.sym 29918 paddlevga.paddlex[4]
.sym 29933 nes_latch$SB_IO_OUT
.sym 29940 nes_clock_SB_LUT4_O_I3[0]
.sym 29942 paddlevga.paddlex[8]
.sym 29944 paddlevga.paddlex[6]
.sym 29953 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[7]
.sym 29968 nes_latch_SB_LUT4_O_I2[1]
.sym 29974 nes_latch_SB_LUT4_I2_O[2]
.sym 29975 nes_impl.ccount[9]
.sym 29980 nes_latch_SB_LUT4_O_I2[0]
.sym 29982 nes_impl.ccount[16]
.sym 29983 nes_impl.ccount[17]
.sym 29989 nes_impl.ccount[15]
.sym 29990 $nextpnr_ICESTORM_LC_77$I3
.sym 29993 nes_latch_SB_LUT4_I2_O[2]
.sym 30000 $nextpnr_ICESTORM_LC_77$I3
.sym 30003 nes_impl.ccount[15]
.sym 30004 nes_impl.ccount[9]
.sym 30005 nes_impl.ccount[17]
.sym 30006 nes_impl.ccount[16]
.sym 30009 nes_latch_SB_LUT4_O_I2[1]
.sym 30012 nes_latch_SB_LUT4_O_I2[0]
.sym 30021 nes_impl.ccount[16]
.sym 30022 nes_impl.ccount[15]
.sym 30023 nes_impl.ccount[9]
.sym 30024 nes_impl.ccount[17]
.sym 30028 nes_impl.ccount[9]
.sym 30034 nes_impl.ccount[15]
.sym 30040 nes_impl.ccount[16]
.sym 30041 nes_impl.ccount[17]
.sym 30042 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 30043 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 30044 nes_impl.ccount[20]
.sym 30045 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 30046 nes_latch_SB_LUT4_O_I2[0]
.sym 30047 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 30066 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 30067 col[8]
.sym 30068 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 30071 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30074 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30084 paddlevga.paddlex[5]
.sym 30086 paddlevga.paddlex[3]
.sym 30094 paddlevga.paddlex[7]
.sym 30096 paddlevga.paddlex[4]
.sym 30099 paddlevga.paddlex[2]
.sym 30100 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 30104 $PACKER_VCC_NET
.sym 30107 paddlevga.paddlex[8]
.sym 30109 paddlevga.paddlex[6]
.sym 30112 $PACKER_VCC_NET
.sym 30113 $nextpnr_ICESTORM_LC_159$O
.sym 30115 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 30119 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 30121 paddlevga.paddlex[2]
.sym 30122 $PACKER_VCC_NET
.sym 30125 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 30127 paddlevga.paddlex[3]
.sym 30128 $PACKER_VCC_NET
.sym 30129 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 30131 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 30133 paddlevga.paddlex[4]
.sym 30135 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 30137 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 30139 paddlevga.paddlex[5]
.sym 30141 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 30143 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 30145 $PACKER_VCC_NET
.sym 30146 paddlevga.paddlex[6]
.sym 30147 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 30149 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 30151 $PACKER_VCC_NET
.sym 30152 paddlevga.paddlex[7]
.sym 30153 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 30155 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 30157 $PACKER_VCC_NET
.sym 30158 paddlevga.paddlex[8]
.sym 30159 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 30165 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 30166 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 30167 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 30168 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 30169 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 30170 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 30187 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30188 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 30190 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 30194 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 30198 col[8]
.sym 30199 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 30206 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30207 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 30210 nes_latch_SB_LUT4_I2_O[2]
.sym 30211 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 30212 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 30213 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 30214 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30215 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 30216 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 30218 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 30222 $PACKER_VCC_NET
.sym 30226 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 30237 nes_latch_SB_LUT4_I2_O[2]
.sym 30239 $PACKER_VCC_NET
.sym 30240 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 30245 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30252 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 30255 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 30261 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 30262 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 30263 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 30264 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 30267 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 30268 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 30269 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 30270 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30276 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 30279 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 30286 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 30287 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 30288 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 30300 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30302 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30303 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 30306 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 30307 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 30311 col[3]
.sym 30312 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 30316 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30318 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 30321 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 30328 row[6]
.sym 30330 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 30331 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 30332 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 30333 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 30334 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 30335 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 30336 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 30337 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 30338 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 30339 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 30340 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 30350 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 30352 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 30354 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 30358 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30359 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 30361 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 30362 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 30365 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 30367 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 30368 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 30371 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 30373 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 30374 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 30377 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 30379 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30380 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 30383 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 30385 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 30386 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 30389 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 30391 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 30392 row[6]
.sym 30395 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 30397 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 30398 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 30401 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 30403 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 30404 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 30421 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 30423 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 30424 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 30427 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 30428 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 30429 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 30430 nes_clock_SB_LUT4_O_I0[0]
.sym 30432 row[6]
.sym 30433 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 30434 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 30436 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 30437 row[6]
.sym 30441 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 30442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30443 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 30444 col[3]
.sym 30445 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 30450 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 30451 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30458 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 30459 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30460 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 30463 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 30464 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 30468 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30469 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30470 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 30472 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 30473 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 30476 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30479 row[6]
.sym 30482 $nextpnr_ICESTORM_LC_143$I3
.sym 30484 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 30485 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 30492 $nextpnr_ICESTORM_LC_143$I3
.sym 30495 row[6]
.sym 30496 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 30497 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 30498 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 30501 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30502 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30503 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 30504 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30508 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 30513 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30514 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 30515 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30516 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 30520 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 30555 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30557 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 30559 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 30560 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 30563 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 30565 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30566 col[8]
.sym 30567 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30576 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 30579 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 30586 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 30587 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30593 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 30595 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30596 $PACKER_VCC_NET
.sym 30601 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 30602 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30604 $PACKER_VCC_NET
.sym 30605 $nextpnr_ICESTORM_LC_138$O
.sym 30608 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 30611 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 30613 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30614 $PACKER_VCC_NET
.sym 30617 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 30619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 30623 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 30626 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30629 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[4]
.sym 30632 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 30635 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[5]
.sym 30637 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30641 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[6]
.sym 30643 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 30644 $PACKER_VCC_NET
.sym 30647 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 30649 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 30650 $PACKER_VCC_NET
.sym 30657 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 30667 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30669 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 30670 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 30686 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 30687 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 30688 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30691 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 30702 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30708 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 30714 $PACKER_VCC_NET
.sym 30728 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[8]
.sym 30730 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 30731 $PACKER_VCC_NET
.sym 30734 $nextpnr_ICESTORM_LC_139$I3
.sym 30736 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30744 $nextpnr_ICESTORM_LC_139$I3
.sym 30791 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 30793 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 30794 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30796 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 30797 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 30798 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30805 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 30806 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 30807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30809 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 30810 col[3]
.sym 30812 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30825 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30826 $PACKER_VCC_NET
.sym 30833 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 30837 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30838 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 30839 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 30844 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 30846 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 30848 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30851 $nextpnr_ICESTORM_LC_111$O
.sym 30853 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 30857 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]
.sym 30859 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30863 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]
.sym 30865 $PACKER_VCC_NET
.sym 30866 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 30869 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2[3]
.sym 30871 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30875 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2[4]
.sym 30877 $PACKER_VCC_NET
.sym 30878 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 30881 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2[5]
.sym 30883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30884 $PACKER_VCC_NET
.sym 30887 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2[6]
.sym 30889 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 30893 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2[7]
.sym 30895 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 30896 $PACKER_VCC_NET
.sym 30903 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 30911 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 30915 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 30916 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 30919 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30921 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 30922 row[6]
.sym 30924 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 30925 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 30926 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30928 row[6]
.sym 30929 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30930 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 30931 col[3]
.sym 30932 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 30933 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 30935 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 30936 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 30937 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2[7]
.sym 30962 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 30964 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30974 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2[8]
.sym 30977 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 30980 $nextpnr_ICESTORM_LC_112$I3
.sym 30982 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30990 $nextpnr_ICESTORM_LC_112$I3
.sym 31035 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 31036 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31045 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31046 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 31047 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31048 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 31049 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 31050 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31051 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31052 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 31053 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 31054 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31055 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 31056 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 31057 col[8]
.sym 31058 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31059 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31068 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31074 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 31075 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31079 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 31085 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31087 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31088 $PACKER_VCC_NET
.sym 31092 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31096 $PACKER_VCC_NET
.sym 31097 $nextpnr_ICESTORM_LC_147$O
.sym 31099 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 31103 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1]
.sym 31106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31109 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2]
.sym 31112 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31115 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I3[3]
.sym 31117 $PACKER_VCC_NET
.sym 31118 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31121 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I3[4]
.sym 31124 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 31127 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I3[5]
.sym 31129 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31133 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I3[6]
.sym 31135 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31136 $PACKER_VCC_NET
.sym 31139 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I3[7]
.sym 31141 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31142 $PACKER_VCC_NET
.sym 31148 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31150 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 31153 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31157 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31159 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31160 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 31161 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31164 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31165 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 31172 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31173 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31174 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 31179 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 31181 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31183 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I3[7]
.sym 31190 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31192 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 31194 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 31200 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31207 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 31212 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 31220 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I3[8]
.sym 31222 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31226 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]
.sym 31228 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31234 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 31235 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 31236 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]
.sym 31263 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 31264 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 31268 clk_pxl$SB_IO_OUT
.sym 31283 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 31284 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31286 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 31291 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 31293 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 31294 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31296 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 31297 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31298 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 31299 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31300 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 31301 col[3]
.sym 31303 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31304 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 31305 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31312 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31316 $PACKER_VCC_NET
.sym 31318 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31322 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31334 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31336 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31338 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31340 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 31342 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31343 $nextpnr_ICESTORM_LC_95$O
.sym 31346 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31349 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 31351 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31352 $PACKER_VCC_NET
.sym 31355 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 31357 $PACKER_VCC_NET
.sym 31358 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 31361 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 31363 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31367 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I2[4]
.sym 31369 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31373 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I2[5]
.sym 31375 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31376 $PACKER_VCC_NET
.sym 31379 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I2[6]
.sym 31381 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31385 $nextpnr_ICESTORM_LC_96$I3
.sym 31388 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31395 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 31396 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 31399 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31405 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 31406 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31407 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 31409 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 31410 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31411 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 31413 row[6]
.sym 31415 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 31416 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 31417 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 31419 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 31420 col[9]
.sym 31421 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31422 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 31423 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31424 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31425 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31426 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 31427 col[3]
.sym 31428 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31429 $nextpnr_ICESTORM_LC_96$I3
.sym 31434 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 31461 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 31464 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 31470 $nextpnr_ICESTORM_LC_96$I3
.sym 31498 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 31511 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 31513 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 31514 clk_pxl$SB_IO_OUT
.sym 31517 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31518 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31519 col[3]
.sym 31520 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31521 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31522 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 31523 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 31529 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31532 $PACKER_VCC_NET
.sym 31534 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31535 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 31536 lives_display_SB_LUT4_I1_O[2]
.sym 31537 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 31538 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 31539 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 31540 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31541 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31542 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 31543 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31544 col[8]
.sym 31545 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 31546 col[9]
.sym 31547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 31549 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31550 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31563 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31564 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31567 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31569 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 31572 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31578 $PACKER_VCC_NET
.sym 31586 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31588 $PACKER_VCC_NET
.sym 31589 $nextpnr_ICESTORM_LC_148$O
.sym 31591 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31595 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 31597 $PACKER_VCC_NET
.sym 31598 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31601 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 31603 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31604 $PACKER_VCC_NET
.sym 31607 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 31609 $PACKER_VCC_NET
.sym 31610 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 31613 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 31615 $PACKER_VCC_NET
.sym 31616 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31619 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 31622 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31625 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 31628 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31631 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 31633 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31634 $PACKER_VCC_NET
.sym 31639 col[8]
.sym 31640 col[9]
.sym 31641 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 31642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31644 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31645 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31646 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 31651 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 31652 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 31654 col[3]
.sym 31655 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 31656 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 31658 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31659 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 31662 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31663 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 31664 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31665 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31666 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31667 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31668 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31669 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31670 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 31671 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 31672 col[8]
.sym 31673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 31674 col[9]
.sym 31675 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 31682 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 31684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31691 col[3]
.sym 31693 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31701 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 31704 col[8]
.sym 31705 col[9]
.sym 31709 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31712 $nextpnr_ICESTORM_LC_149$I3
.sym 31715 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31722 $nextpnr_ICESTORM_LC_149$I3
.sym 31727 col[3]
.sym 31731 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 31739 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31746 col[9]
.sym 31752 col[8]
.sym 31756 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31759 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 31760 clk_pxl$SB_IO_OUT
.sym 31775 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 31776 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31777 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 31780 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31781 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 31782 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 31784 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 31785 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 31786 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 31787 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31789 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 31790 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31791 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 31792 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31793 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31794 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31795 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31796 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 31797 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31806 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31809 $PACKER_VCC_NET
.sym 31810 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31813 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31814 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31815 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 31816 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31817 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31818 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 31835 $nextpnr_ICESTORM_LC_157$O
.sym 31838 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 31841 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 31843 $PACKER_VCC_NET
.sym 31844 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31847 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 31850 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31853 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 31856 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31859 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 31861 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 31862 $PACKER_VCC_NET
.sym 31865 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[5]
.sym 31867 $PACKER_VCC_NET
.sym 31868 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31871 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[6]
.sym 31873 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31874 $PACKER_VCC_NET
.sym 31877 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 31879 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31886 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 31887 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_I2[1]
.sym 31889 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31890 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 31898 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 31904 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31905 row[6]
.sym 31910 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31912 col[9]
.sym 31914 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 31915 col[3]
.sym 31916 col[8]
.sym 31917 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 31919 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 31921 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 31928 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 31929 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 31930 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31931 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 31934 $PACKER_VCC_NET
.sym 31937 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31942 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 31958 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 31960 $PACKER_VCC_NET
.sym 31961 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31964 $nextpnr_ICESTORM_LC_158$I3
.sym 31966 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31974 $nextpnr_ICESTORM_LC_158$I3
.sym 31989 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 31990 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 31991 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 31992 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 32008 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[3]
.sym 32010 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 32011 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 32013 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 32014 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32020 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32022 startdisplay_SB_DFFESS_Q_S[1]
.sym 32024 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 32026 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32027 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 32028 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 32031 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 32033 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 32034 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 32035 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 32036 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 32039 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 32040 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32041 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32043 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 32057 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32060 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 32061 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 32064 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32066 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32067 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32068 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 32071 $PACKER_VCC_NET
.sym 32078 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32079 $PACKER_VCC_NET
.sym 32081 $nextpnr_ICESTORM_LC_22$O
.sym 32083 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 32087 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[1]
.sym 32090 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32093 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[2]
.sym 32095 $PACKER_VCC_NET
.sym 32096 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 32099 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[3]
.sym 32101 $PACKER_VCC_NET
.sym 32102 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32105 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[4]
.sym 32107 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 32108 $PACKER_VCC_NET
.sym 32111 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[5]
.sym 32113 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32114 $PACKER_VCC_NET
.sym 32117 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[6]
.sym 32119 $PACKER_VCC_NET
.sym 32120 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32123 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[7]
.sym 32125 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32132 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 32137 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 32138 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 32143 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32145 row[6]
.sym 32147 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 32148 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 32150 row[6]
.sym 32151 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 32153 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 32155 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32156 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 32157 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 32158 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32159 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32160 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 32161 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32162 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 32163 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 32164 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32165 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32166 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32167 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[7]
.sym 32173 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 32174 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 32175 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 32176 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32177 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 32178 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 32179 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32180 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32181 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32182 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32185 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[0]
.sym 32186 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32187 col[3]
.sym 32191 $PACKER_VCC_NET
.sym 32192 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 32194 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 32204 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[8]
.sym 32206 $PACKER_VCC_NET
.sym 32207 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32210 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[2]
.sym 32213 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32217 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[0]
.sym 32218 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32220 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[2]
.sym 32229 col[3]
.sym 32230 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32231 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 32235 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 32236 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32237 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32238 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 32247 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 32248 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 32249 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 32250 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 32269 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32270 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 32272 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 32275 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 32278 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32279 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32280 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32282 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32283 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 32288 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32289 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32299 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 32300 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 32301 $PACKER_VCC_NET
.sym 32304 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32308 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 32312 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32313 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 32314 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 32316 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32318 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32319 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32321 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32325 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32326 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[0]
.sym 32327 $nextpnr_ICESTORM_LC_99$O
.sym 32329 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 32333 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 32335 $PACKER_VCC_NET
.sym 32336 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32339 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 32341 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32345 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[3]
.sym 32347 $PACKER_VCC_NET
.sym 32348 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32351 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[4]
.sym 32354 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32357 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[3]
.sym 32360 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32364 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 32365 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 32366 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[0]
.sym 32367 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[3]
.sym 32370 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32371 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 32372 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32373 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 32377 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 32379 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 32381 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 32383 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 32389 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32390 startdisplay_SB_DFFESS_Q_S[1]
.sym 32392 brickvga.brick5_SB_DFFE_Q_4_E
.sym 32395 row[6]
.sym 32398 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32399 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 32408 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 32419 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 32422 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 32423 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 32429 $PACKER_VCC_NET
.sym 32450 $nextpnr_ICESTORM_LC_64$O
.sym 32452 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 32456 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 32458 $PACKER_VCC_NET
.sym 32459 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 32462 $nextpnr_ICESTORM_LC_65$I3
.sym 32465 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 32472 $nextpnr_ICESTORM_LC_65$I3
.sym 32514 VSYNC1$SB_IO_OUT
.sym 32527 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 32625 valid1
.sym 32642 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 33559 nes_latch$SB_IO_OUT
.sym 33570 nes_latch$SB_IO_OUT
.sym 33586 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 33587 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 33588 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 33589 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 33590 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 33591 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 33628 nes_impl.ccount[2]
.sym 33632 nes_impl.ccount[6]
.sym 33639 nes_impl.ccount[5]
.sym 33641 nes_impl.ccount[7]
.sym 33645 nes_impl.ccount[3]
.sym 33646 nes_impl.ccount[4]
.sym 33648 nes_impl.ccount[1]
.sym 33657 nes_impl.ccount[0]
.sym 33658 $nextpnr_ICESTORM_LC_75$O
.sym 33661 nes_impl.ccount[0]
.sym 33664 nes_impl.nesclk_SB_CARRY_I1_CO[2]
.sym 33666 nes_impl.ccount[1]
.sym 33670 nes_impl.nesclk_SB_CARRY_I1_CO[3]
.sym 33673 nes_impl.ccount[2]
.sym 33674 nes_impl.nesclk_SB_CARRY_I1_CO[2]
.sym 33676 nes_impl.nesclk_SB_CARRY_I1_CO[4]
.sym 33679 nes_impl.ccount[3]
.sym 33680 nes_impl.nesclk_SB_CARRY_I1_CO[3]
.sym 33682 nes_impl.nesclk_SB_CARRY_I1_CO[5]
.sym 33685 nes_impl.ccount[4]
.sym 33686 nes_impl.nesclk_SB_CARRY_I1_CO[4]
.sym 33688 nes_impl.nesclk_SB_CARRY_I1_CO[6]
.sym 33690 nes_impl.ccount[5]
.sym 33692 nes_impl.nesclk_SB_CARRY_I1_CO[5]
.sym 33694 nes_impl.nesclk_SB_CARRY_I1_CO[7]
.sym 33697 nes_impl.ccount[6]
.sym 33698 nes_impl.nesclk_SB_CARRY_I1_CO[6]
.sym 33700 nes_impl.nesclk_SB_CARRY_I1_CO[8]
.sym 33702 nes_impl.ccount[7]
.sym 33704 nes_impl.nesclk_SB_CARRY_I1_CO[7]
.sym 33706 nes_impl.my_out
.sym 33712 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 33713 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 33714 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 33715 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 33716 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 33717 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 33718 nes_impl.ccount[1]
.sym 33719 nes_impl.ccount[0]
.sym 33727 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33729 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 33731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 33732 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 33733 col[8]
.sym 33734 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 33740 nes_clock_SB_LUT4_O_I0[2]
.sym 33754 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 33784 nes_impl.nesclk_SB_CARRY_I1_CO[8]
.sym 33792 nes_impl.ccount[11]
.sym 33795 nes_impl.ccount[14]
.sym 33798 nes_impl.ccount[9]
.sym 33807 nes_impl.ccount[10]
.sym 33809 nes_impl.ccount[12]
.sym 33813 nes_clock_SB_LUT4_O_I0[2]
.sym 33818 nes_impl.ccount[13]
.sym 33820 nes_impl.ccount[15]
.sym 33821 nes_impl.nesclk_SB_CARRY_I1_CO[9]
.sym 33823 nes_clock_SB_LUT4_O_I0[2]
.sym 33825 nes_impl.nesclk_SB_CARRY_I1_CO[8]
.sym 33827 nes_impl.nesclk_SB_CARRY_I1_CO[10]
.sym 33829 nes_impl.ccount[9]
.sym 33831 nes_impl.nesclk_SB_CARRY_I1_CO[9]
.sym 33833 nes_impl.nesclk_SB_CARRY_I1_CO[11]
.sym 33836 nes_impl.ccount[10]
.sym 33837 nes_impl.nesclk_SB_CARRY_I1_CO[10]
.sym 33839 nes_impl.nesclk_SB_CARRY_I1_CO[12]
.sym 33842 nes_impl.ccount[11]
.sym 33843 nes_impl.nesclk_SB_CARRY_I1_CO[11]
.sym 33845 nes_impl.nesclk_SB_CARRY_I1_CO[13]
.sym 33848 nes_impl.ccount[12]
.sym 33849 nes_impl.nesclk_SB_CARRY_I1_CO[12]
.sym 33851 nes_impl.nesclk_SB_CARRY_I1_CO[14]
.sym 33853 nes_impl.ccount[13]
.sym 33855 nes_impl.nesclk_SB_CARRY_I1_CO[13]
.sym 33857 nes_impl.nesclk_SB_CARRY_I1_CO[15]
.sym 33860 nes_impl.ccount[14]
.sym 33861 nes_impl.nesclk_SB_CARRY_I1_CO[14]
.sym 33863 nes_impl.nesclk_SB_CARRY_I1_CO[16]
.sym 33865 nes_impl.ccount[15]
.sym 33867 nes_impl.nesclk_SB_CARRY_I1_CO[15]
.sym 33869 nes_impl.my_out
.sym 33871 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 33872 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 33873 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 33874 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 33875 nes_clock_SB_LUT4_O_I0[1]
.sym 33876 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 33877 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 33878 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 33888 col[8]
.sym 33895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 33896 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 33898 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 33899 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 33903 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 33904 nes_clock$SB_IO_OUT
.sym 33905 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 33907 nes_impl.nesclk_SB_CARRY_I1_CO[16]
.sym 33916 nes_impl.ccount[20]
.sym 33920 nes_impl.ccount[16]
.sym 33922 nes_impl.ccount[10]
.sym 33923 nes_impl.ccount[11]
.sym 33924 nes_impl.ccount[12]
.sym 33925 nes_impl.ccount[13]
.sym 33926 nes_impl.ccount[14]
.sym 33929 nes_impl.ccount[17]
.sym 33931 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 33938 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 33941 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 33943 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 33944 nes_impl.nesclk_SB_CARRY_I1_CO[17]
.sym 33946 nes_impl.ccount[16]
.sym 33948 nes_impl.nesclk_SB_CARRY_I1_CO[16]
.sym 33950 nes_impl.nesclk_SB_CARRY_I1_CO[18]
.sym 33953 nes_impl.ccount[17]
.sym 33954 nes_impl.nesclk_SB_CARRY_I1_CO[17]
.sym 33956 nes_impl.nesclk_SB_CARRY_I1_CO[19]
.sym 33958 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 33960 nes_impl.nesclk_SB_CARRY_I1_CO[18]
.sym 33962 nes_impl.nesclk_SB_CARRY_I1_CO[20]
.sym 33965 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 33966 nes_impl.nesclk_SB_CARRY_I1_CO[19]
.sym 33969 nes_impl.ccount[20]
.sym 33972 nes_impl.nesclk_SB_CARRY_I1_CO[20]
.sym 33975 nes_impl.ccount[14]
.sym 33976 nes_impl.ccount[11]
.sym 33977 nes_impl.ccount[10]
.sym 33978 nes_impl.ccount[13]
.sym 33981 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 33982 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 33983 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 33984 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 33987 nes_impl.ccount[12]
.sym 33988 nes_impl.ccount[20]
.sym 33992 nes_impl.my_out
.sym 34011 ballvga.invertx
.sym 34013 col[3]
.sym 34014 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 34015 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34018 nes_clock_SB_LUT4_O_I0[2]
.sym 34019 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 34020 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 34021 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 34022 nes_clock_SB_LUT4_O_I0[1]
.sym 34023 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34024 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 34025 $PACKER_VCC_NET
.sym 34029 $PACKER_VCC_NET
.sym 34036 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 34037 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 34039 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34040 row[6]
.sym 34042 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 34045 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 34049 $PACKER_VCC_NET
.sym 34050 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 34053 $PACKER_VCC_NET
.sym 34065 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 34067 $nextpnr_ICESTORM_LC_82$O
.sym 34070 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34073 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 34076 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 34079 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 34081 $PACKER_VCC_NET
.sym 34082 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 34083 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 34085 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 34087 $PACKER_VCC_NET
.sym 34088 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 34089 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 34091 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 34093 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 34094 $PACKER_VCC_NET
.sym 34095 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 34097 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 34100 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 34101 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 34103 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 34105 row[6]
.sym 34107 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 34109 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 34111 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 34112 $PACKER_VCC_NET
.sym 34113 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 34121 nes_clock$SB_IO_OUT
.sym 34122 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 34125 col[8]
.sym 34128 col[8]
.sym 34129 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 34130 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 34131 col[3]
.sym 34132 nes_clock_SB_LUT4_O_I3[0]
.sym 34133 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 34136 row[6]
.sym 34138 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 34139 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34142 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 34144 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 34145 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 34149 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 34150 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 34153 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 34168 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 34171 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 34189 $PACKER_VCC_NET
.sym 34190 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 34193 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 34194 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 34196 $nextpnr_ICESTORM_LC_83$I3
.sym 34198 $PACKER_VCC_NET
.sym 34199 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 34200 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 34206 $nextpnr_ICESTORM_LC_83$I3
.sym 34241 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 34249 col[9]
.sym 34250 col[9]
.sym 34251 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34254 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 34256 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 34263 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 34264 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 34265 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34270 col[9]
.sym 34283 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34285 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 34287 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 34288 col[9]
.sym 34289 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 34290 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 34291 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 34293 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34294 col[3]
.sym 34296 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 34297 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 34298 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 34302 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 34304 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 34309 col[8]
.sym 34310 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 34313 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 34315 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34316 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34319 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 34321 col[3]
.sym 34322 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 34325 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 34327 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 34328 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 34331 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 34333 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 34334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 34337 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[4]
.sym 34339 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 34340 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 34343 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[5]
.sym 34345 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 34346 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 34349 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[6]
.sym 34351 col[8]
.sym 34352 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 34355 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[7]
.sym 34357 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 34358 col[9]
.sym 34373 col[3]
.sym 34387 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 34391 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 34392 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 34394 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 34395 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 34396 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 34397 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 34399 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[7]
.sym 34406 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 34421 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 34425 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34436 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[8]
.sym 34438 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 34442 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[9]
.sym 34444 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 34448 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[10]
.sym 34450 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34454 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[11]
.sym 34457 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34460 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[12]
.sym 34462 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34466 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[13]
.sym 34469 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34472 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[14]
.sym 34474 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34478 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[15]
.sym 34481 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34488 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 34489 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 34490 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 34491 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 34492 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 34497 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 34501 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 34502 col[3]
.sym 34504 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34510 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34512 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 34513 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 34514 col[8]
.sym 34515 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34516 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 34517 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34521 $PACKER_VCC_NET
.sym 34522 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[15]
.sym 34535 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34559 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[16]
.sym 34561 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34565 $nextpnr_ICESTORM_LC_94$I3
.sym 34568 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34575 $nextpnr_ICESTORM_LC_94$I3
.sym 34619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 34632 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 34633 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 34637 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 34639 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 34641 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 34643 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 34644 col[3]
.sym 34652 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34655 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34662 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 34664 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 34669 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 34671 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 34674 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34678 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 34681 $PACKER_VCC_NET
.sym 34682 $nextpnr_ICESTORM_LC_16$O
.sym 34684 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 34688 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 34690 $PACKER_VCC_NET
.sym 34691 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34694 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 34696 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 34697 $PACKER_VCC_NET
.sym 34700 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 34702 $PACKER_VCC_NET
.sym 34703 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34706 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[4]
.sym 34708 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 34709 $PACKER_VCC_NET
.sym 34712 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[5]
.sym 34714 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34718 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[6]
.sym 34720 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 34721 $PACKER_VCC_NET
.sym 34724 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[7]
.sym 34727 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 34734 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 34735 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 34746 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34747 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 34749 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 34750 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34751 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 34752 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 34753 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 34755 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 34756 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 34757 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 34760 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 34764 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 34765 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 34766 col[9]
.sym 34767 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 34768 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[7]
.sym 34777 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34792 $PACKER_VCC_NET
.sym 34795 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34805 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[8]
.sym 34807 $PACKER_VCC_NET
.sym 34808 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34811 $nextpnr_ICESTORM_LC_17$I3
.sym 34813 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34821 $nextpnr_ICESTORM_LC_17$I3
.sym 34865 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 34873 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34879 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 34880 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 34882 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 34883 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 34886 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 34888 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 34889 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 34897 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 34903 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 34909 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 34913 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 34914 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34915 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 34920 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 34924 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 34927 $PACKER_VCC_NET
.sym 34928 $nextpnr_ICESTORM_LC_49$O
.sym 34931 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 34934 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 34936 $PACKER_VCC_NET
.sym 34937 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 34940 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34943 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34946 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 34949 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 34952 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 34954 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 34955 $PACKER_VCC_NET
.sym 34958 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 34960 $PACKER_VCC_NET
.sym 34961 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 34964 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 34966 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 34967 $PACKER_VCC_NET
.sym 34970 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 34972 $PACKER_VCC_NET
.sym 34973 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 34980 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 34988 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 34990 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 34993 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34999 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 35001 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 35002 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35003 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35004 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35006 col[8]
.sym 35009 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35011 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35012 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35013 $PACKER_VCC_NET
.sym 35014 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 35021 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 35028 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35029 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 35030 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 35031 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 35032 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35033 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 35034 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 35047 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35051 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35053 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 35058 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35059 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 35060 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 35061 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35071 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35073 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 35088 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35090 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 35091 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 35112 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 35113 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 35114 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 35116 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 35117 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 35118 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 35119 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 35120 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35122 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 35124 row[6]
.sym 35127 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 35128 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 35129 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35131 col[3]
.sym 35133 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35134 VSYNC1_SB_DFFE_Q_E
.sym 35135 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35136 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 35148 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35152 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35153 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 35154 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 35158 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35163 $PACKER_VCC_NET
.sym 35165 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35169 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 35171 $PACKER_VCC_NET
.sym 35173 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35174 $nextpnr_ICESTORM_LC_121$O
.sym 35177 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 35180 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[1]
.sym 35182 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35186 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[2]
.sym 35189 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 35192 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[3]
.sym 35194 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35195 $PACKER_VCC_NET
.sym 35198 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[4]
.sym 35200 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 35204 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[5]
.sym 35206 $PACKER_VCC_NET
.sym 35207 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35210 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[6]
.sym 35212 $PACKER_VCC_NET
.sym 35213 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35216 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[7]
.sym 35219 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35226 HSYNC1$SB_IO_OUT
.sym 35227 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 35229 $PACKER_VCC_NET
.sym 35234 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 35237 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 35238 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 35239 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 35240 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35241 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 35243 row[6]
.sym 35244 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35245 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 35246 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 35247 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35248 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 35249 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 35250 col[9]
.sym 35251 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35253 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35254 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 35255 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35256 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 35257 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 35258 lives_display_SB_LUT4_I1_O[2]
.sym 35259 col[3]
.sym 35260 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[7]
.sym 35266 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35267 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35268 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35273 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 35276 col[3]
.sym 35284 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 35286 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35292 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 35294 $PACKER_VCC_NET
.sym 35295 col[1]
.sym 35296 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 35297 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[8]
.sym 35299 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35300 $PACKER_VCC_NET
.sym 35303 $nextpnr_ICESTORM_LC_122$I3
.sym 35306 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35313 $nextpnr_ICESTORM_LC_122$I3
.sym 35316 col[1]
.sym 35317 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35318 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35319 col[3]
.sym 35334 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 35335 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 35336 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 35337 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 35351 VSYNC1_SB_DFFE_Q_E
.sym 35352 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35353 col[1]
.sym 35356 $PACKER_VCC_NET
.sym 35362 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 35363 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 35364 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35365 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 35367 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35370 HSYNC1$SB_IO_OUT
.sym 35371 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35372 VSYNC1_SB_DFFE_Q_E
.sym 35373 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35374 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35375 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 35376 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 35377 $PACKER_VCC_NET
.sym 35378 VSYNC1_SB_DFFE_Q_E
.sym 35380 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 35382 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 35399 col[3]
.sym 35400 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35403 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35406 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35408 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 35409 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35410 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 35415 VSYNC1_SB_DFFE_Q_E
.sym 35417 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35418 col[1]
.sym 35420 $nextpnr_ICESTORM_LC_166$O
.sym 35423 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35426 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 35429 col[1]
.sym 35430 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35432 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 35435 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35436 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 35438 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 35440 col[3]
.sym 35442 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 35444 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 35446 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35448 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 35450 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 35453 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35454 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 35456 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 35459 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 35460 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 35462 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 35464 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35466 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 35467 VSYNC1_SB_DFFE_Q_E
.sym 35468 clk_pxl$SB_IO_OUT
.sym 35469 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 35470 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 35480 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 35483 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 35484 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35488 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35489 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 35490 col[3]
.sym 35492 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35494 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 35495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35496 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35497 col[3]
.sym 35498 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35499 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35500 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35501 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35502 col[8]
.sym 35503 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 35504 col[9]
.sym 35505 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35506 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 35511 col[8]
.sym 35515 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 35516 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35517 col[1]
.sym 35518 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35521 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35536 col[9]
.sym 35538 VSYNC1_SB_DFFE_Q_E
.sym 35543 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 35546 col[8]
.sym 35547 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 35551 col[9]
.sym 35553 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 35556 col[9]
.sym 35558 col[8]
.sym 35562 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35582 col[1]
.sym 35588 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35590 VSYNC1_SB_DFFE_Q_E
.sym 35591 clk_pxl$SB_IO_OUT
.sym 35592 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 35605 col[8]
.sym 35606 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 35607 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35609 col[9]
.sym 35610 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 35611 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 35613 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 35614 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35616 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35618 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35620 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 35621 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 35622 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35623 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 35624 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35626 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35627 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 35628 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 35637 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 35639 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35640 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35642 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35649 $PACKER_VCC_NET
.sym 35660 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35662 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 35664 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35665 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35666 $nextpnr_ICESTORM_LC_25$O
.sym 35669 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35672 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 35675 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 35678 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 35680 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35684 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 35687 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 35690 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 35693 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35696 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 35699 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35702 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 35704 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35705 $PACKER_VCC_NET
.sym 35708 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 35710 $PACKER_VCC_NET
.sym 35711 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35718 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 35728 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35729 col[9]
.sym 35730 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 35731 col[8]
.sym 35735 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 35736 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 35738 row[6]
.sym 35739 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 35741 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 35743 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35744 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 35745 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35747 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35748 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35749 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 35750 lives_display_SB_LUT4_I1_O[2]
.sym 35751 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 35752 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 35757 col[8]
.sym 35759 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[9]
.sym 35764 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 35768 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35769 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35772 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35773 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 35775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35776 col[9]
.sym 35777 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 35782 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 35783 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_I2[1]
.sym 35789 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 35792 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35797 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[9]
.sym 35799 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 35802 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35803 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35804 col[8]
.sym 35805 col[9]
.sym 35814 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35816 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 35820 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_I2[1]
.sym 35821 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 35822 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 35823 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 35852 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35853 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 35854 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35856 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 35857 col[9]
.sym 35858 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 35859 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 35862 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 35863 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 35864 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 35865 $PACKER_VCC_NET
.sym 35868 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 35869 $PACKER_VCC_NET
.sym 35870 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 35873 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 35874 lives_display_SB_LUT4_I2_O[0]
.sym 35880 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[3]
.sym 35882 col[3]
.sym 35884 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 35885 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 35887 col[9]
.sym 35890 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 35891 col[8]
.sym 35892 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35893 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35896 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35897 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 35898 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 35899 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 35906 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35907 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 35910 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 35911 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 35913 col[8]
.sym 35914 col[9]
.sym 35915 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35916 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35925 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 35926 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 35928 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 35931 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 35932 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[3]
.sym 35933 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35934 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 35943 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 35944 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 35946 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 35949 col[3]
.sym 35950 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 35951 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35963 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 35964 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 35966 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 35968 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 35969 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 35976 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35982 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 35984 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35986 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 35988 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35989 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 35991 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35992 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 35993 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35995 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 35996 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35997 col[3]
.sym 36005 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 36011 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 36015 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 36016 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 36018 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 36022 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 36025 $PACKER_VCC_NET
.sym 36027 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 36028 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 36029 $PACKER_VCC_NET
.sym 36030 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 36035 $nextpnr_ICESTORM_LC_68$O
.sym 36037 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 36041 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[1]
.sym 36043 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 36044 $PACKER_VCC_NET
.sym 36045 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 36047 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[2]
.sym 36049 $PACKER_VCC_NET
.sym 36050 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 36053 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[3]
.sym 36055 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 36056 $PACKER_VCC_NET
.sym 36059 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[4]
.sym 36061 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 36062 $PACKER_VCC_NET
.sym 36065 $nextpnr_ICESTORM_LC_69$I3
.sym 36068 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 36071 $nextpnr_ICESTORM_LC_69$COUT
.sym 36074 $PACKER_VCC_NET
.sym 36075 $nextpnr_ICESTORM_LC_69$I3
.sym 36079 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 36080 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 36081 $nextpnr_ICESTORM_LC_69$COUT
.sym 36109 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 36110 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36112 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36113 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 36118 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36119 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 36120 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 36127 row[6]
.sym 36131 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 36132 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 36135 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 36137 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 36138 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 36139 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36141 $PACKER_VCC_NET
.sym 36145 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 36156 $PACKER_VCC_NET
.sym 36158 $nextpnr_ICESTORM_LC_9$O
.sym 36160 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 36164 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 36166 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 36167 $PACKER_VCC_NET
.sym 36170 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 36173 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36176 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 36178 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 36182 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 36184 row[6]
.sym 36188 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 36190 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 36194 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 36196 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 36197 $PACKER_VCC_NET
.sym 36200 $nextpnr_ICESTORM_LC_10$I3
.sym 36203 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 36209 VSYNC1$SB_IO_OUT
.sym 36210 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 36211 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 36212 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 36213 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 36214 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 36215 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 36224 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36228 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 36230 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 36235 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36236 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36238 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 36241 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 36242 lives_display_SB_LUT4_I1_O[2]
.sym 36244 $nextpnr_ICESTORM_LC_10$I3
.sym 36259 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36261 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36263 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36265 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 36270 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36271 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 36274 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36276 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 36279 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 36285 $nextpnr_ICESTORM_LC_10$I3
.sym 36294 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 36295 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36297 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36307 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36308 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 36309 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 36318 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 36319 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36320 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36321 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36350 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36351 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 36355 lives_display_SB_LUT4_I2_O[0]
.sym 36356 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 36360 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 36361 $PACKER_VCC_NET
.sym 36362 lives_display_SB_LUT4_I2_O[0]
.sym 36365 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 36366 $PACKER_VCC_NET
.sym 36372 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36375 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36379 $PACKER_VCC_NET
.sym 36381 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36382 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36384 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 36385 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36389 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 36390 $PACKER_VCC_NET
.sym 36397 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 36404 $nextpnr_ICESTORM_LC_80$O
.sym 36407 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 36410 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 36412 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36416 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 36418 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 36422 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 36424 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36428 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 36430 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 36434 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 36436 $PACKER_VCC_NET
.sym 36437 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36440 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 36442 $PACKER_VCC_NET
.sym 36443 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36446 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 36448 $PACKER_VCC_NET
.sym 36449 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36455 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 36456 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 36457 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 36458 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 36461 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 36467 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36468 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 36469 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36472 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36474 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36478 lives_display_SB_LUT4_I1_O[1]
.sym 36490 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 36505 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36508 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36510 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 36516 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 36521 $PACKER_VCC_NET
.sym 36527 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 36529 $PACKER_VCC_NET
.sym 36530 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36533 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 36536 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36541 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 36542 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 36543 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 36575 clk_pxl$SB_IO_OUT
.sym 36582 valid1_SB_LUT4_I3_O
.sym 36712 rgb[3]$SB_IO_OUT
.sym 36722 rgb[4]$SB_IO_OUT
.sym 37462 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 37466 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 37468 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 37471 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 37473 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 37478 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 37479 $PACKER_VCC_NET
.sym 37482 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 37483 $PACKER_VCC_NET
.sym 37488 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 37489 $nextpnr_ICESTORM_LC_155$O
.sym 37492 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 37495 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 37498 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 37501 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 37504 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 37505 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 37507 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 37509 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 37510 $PACKER_VCC_NET
.sym 37511 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 37513 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 37515 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 37516 $PACKER_VCC_NET
.sym 37517 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 37519 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 37521 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 37522 $PACKER_VCC_NET
.sym 37523 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 37525 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 37527 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 37529 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 37531 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 37533 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 37534 $PACKER_VCC_NET
.sym 37535 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 37556 nes_clock$SB_IO_OUT
.sym 37561 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 37562 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 37563 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 37564 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 37566 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 37573 $PACKER_VCC_NET
.sym 37576 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 37577 $PACKER_VCC_NET
.sym 37597 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[1]
.sym 37607 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 37609 col[9]
.sym 37615 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 37623 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 37624 nes_impl.ccount[12]
.sym 37625 nes_impl.ccount[13]
.sym 37626 nes_impl.ccount[14]
.sym 37630 nes_impl.ccount[10]
.sym 37631 nes_impl.ccount[11]
.sym 37632 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 37634 nes_impl.ccount[1]
.sym 37635 $PACKER_VCC_NET
.sym 37637 nes_impl.ccount[17]
.sym 37651 nes_impl.ccount[0]
.sym 37652 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 37654 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 37655 $PACKER_VCC_NET
.sym 37656 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 37658 $nextpnr_ICESTORM_LC_156$I3
.sym 37661 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 37662 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 37668 $nextpnr_ICESTORM_LC_156$I3
.sym 37673 nes_impl.ccount[17]
.sym 37679 nes_impl.ccount[12]
.sym 37683 nes_impl.ccount[10]
.sym 37684 nes_impl.ccount[14]
.sym 37685 nes_impl.ccount[13]
.sym 37686 nes_impl.ccount[11]
.sym 37691 nes_impl.ccount[0]
.sym 37692 nes_impl.ccount[1]
.sym 37698 nes_impl.ccount[0]
.sym 37700 nes_impl.my_out
.sym 37705 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[18]
.sym 37708 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[1]
.sym 37723 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 37726 col[1]
.sym 37727 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 37729 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 37734 nes_clock$SB_IO_OUT
.sym 37736 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 37743 nes_impl.ccount[16]
.sym 37746 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 37747 nes_impl.ccount[20]
.sym 37753 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 37756 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 37758 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 37761 nes_impl.ccount[10]
.sym 37762 nes_impl.ccount[11]
.sym 37772 nes_impl.ccount[13]
.sym 37773 nes_impl.ccount[14]
.sym 37778 nes_impl.ccount[16]
.sym 37784 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 37790 nes_impl.ccount[10]
.sym 37797 nes_impl.ccount[20]
.sym 37800 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 37801 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 37802 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 37803 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 37806 nes_impl.ccount[11]
.sym 37815 nes_impl.ccount[14]
.sym 37819 nes_impl.ccount[13]
.sym 37838 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 37841 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 37851 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[18]
.sym 37855 $PACKER_VCC_NET
.sym 37858 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 37866 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 37871 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 37872 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 37873 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 37874 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 37876 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 37880 nes_clock_SB_LUT4_O_I3[0]
.sym 37884 $PACKER_VCC_NET
.sym 37888 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 37898 $nextpnr_ICESTORM_LC_93$O
.sym 37900 nes_clock_SB_LUT4_O_I3[0]
.sym 37904 nes_clock_SB_LUT4_O_I3[1]
.sym 37907 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 37910 nes_clock_SB_LUT4_O_I3[2]
.sym 37912 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 37916 nes_clock_SB_LUT4_O_I3[3]
.sym 37918 $PACKER_VCC_NET
.sym 37919 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 37922 nes_clock_SB_LUT4_O_I3[4]
.sym 37924 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 37928 nes_clock_SB_LUT4_O_I3[5]
.sym 37930 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 37934 nes_clock_SB_LUT4_O_I3[6]
.sym 37937 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 37940 nes_clock_SB_LUT4_O_I3[7]
.sym 37942 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 37960 col[9]
.sym 37968 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 37976 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 37977 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 37982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 37984 nes_clock_SB_LUT4_O_I3[7]
.sym 37989 nes_clock_SB_LUT4_O_I0[1]
.sym 37993 nes_clock_SB_LUT4_O_I0[2]
.sym 37995 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 37999 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 38002 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 38008 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 38012 nes_clock_SB_LUT4_O_I0[0]
.sym 38018 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 38021 nes_clock_SB_LUT4_O_I3[8]
.sym 38023 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 38027 nes_clock_SB_LUT4_O_I3[9]
.sym 38029 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 38033 nes_clock_SB_LUT4_O_I3[10]
.sym 38035 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 38039 nes_clock_SB_LUT4_O_I0[3]
.sym 38041 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 38046 nes_clock_SB_LUT4_O_I0[1]
.sym 38047 nes_clock_SB_LUT4_O_I0[0]
.sym 38048 nes_clock_SB_LUT4_O_I0[2]
.sym 38049 nes_clock_SB_LUT4_O_I0[3]
.sym 38053 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 38074 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[3]
.sym 38075 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 38076 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 38077 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 38078 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 38095 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38096 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 38098 col[9]
.sym 38101 col[8]
.sym 38102 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38105 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 38113 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38126 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38151 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38153 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38207 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38210 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 38211 $PACKER_VCC_NET
.sym 38213 col[8]
.sym 38214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 38218 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 38222 col[1]
.sym 38226 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 38327 $PACKER_VCC_NET
.sym 38331 col[3]
.sym 38335 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38336 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38337 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 38342 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 38344 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 38346 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2[8]
.sym 38347 $PACKER_VCC_NET
.sym 38350 col[1]
.sym 38351 $PACKER_VCC_NET
.sym 38358 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 38365 $PACKER_VCC_NET
.sym 38366 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 38370 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 38376 $PACKER_VCC_NET
.sym 38377 $PACKER_VCC_NET
.sym 38378 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 38383 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 38384 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 38390 $nextpnr_ICESTORM_LC_56$O
.sym 38392 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 38396 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 38398 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 38399 $PACKER_VCC_NET
.sym 38402 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 38404 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 38405 $PACKER_VCC_NET
.sym 38406 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 38408 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 38410 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 38411 $PACKER_VCC_NET
.sym 38412 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 38414 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 38416 $PACKER_VCC_NET
.sym 38417 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 38418 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 38420 $nextpnr_ICESTORM_LC_57$I3
.sym 38423 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 38424 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 38430 $nextpnr_ICESTORM_LC_57$I3
.sym 38442 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 38451 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 38454 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 38459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 38464 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 38467 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 38469 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 38470 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 38472 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38473 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 38474 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38482 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38484 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 38490 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38491 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 38495 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 38496 $PACKER_VCC_NET
.sym 38501 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38504 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 38510 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 38513 $nextpnr_ICESTORM_LC_7$O
.sym 38515 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 38519 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 38521 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38525 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 38527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 38531 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 38534 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38537 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 38540 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 38543 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 38545 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38549 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 38551 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 38552 $PACKER_VCC_NET
.sym 38555 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 38558 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 38568 HSYNC1_SB_DFFE_Q_E
.sym 38569 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38579 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 38583 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 38585 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 38587 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 38588 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 38589 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 38592 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 38593 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 38594 col[9]
.sym 38595 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 38597 col[8]
.sym 38598 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38599 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 38605 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 38607 $PACKER_VCC_NET
.sym 38614 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 38615 $PACKER_VCC_NET
.sym 38616 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2[8]
.sym 38619 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 38627 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 38636 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 38638 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 38639 $PACKER_VCC_NET
.sym 38642 $nextpnr_ICESTORM_LC_8$I3
.sym 38645 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 38648 $nextpnr_ICESTORM_LC_8$COUT
.sym 38650 $PACKER_VCC_NET
.sym 38652 $nextpnr_ICESTORM_LC_8$I3
.sym 38655 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2[8]
.sym 38656 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 38657 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 38658 $nextpnr_ICESTORM_LC_8$COUT
.sym 38697 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 38699 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38700 $PACKER_VCC_NET
.sym 38703 $PACKER_VCC_NET
.sym 38710 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 38712 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 38713 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 38714 col[1]
.sym 38716 HSYNC1_SB_DFFE_Q_E
.sym 38717 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 38718 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38729 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 38730 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 38731 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 38740 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 38745 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38750 $PACKER_VCC_NET
.sym 38753 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 38756 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 38757 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 38758 $PACKER_VCC_NET
.sym 38759 $nextpnr_ICESTORM_LC_6$O
.sym 38762 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 38765 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 38767 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 38771 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 38773 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 38777 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3[3]
.sym 38779 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38783 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3[4]
.sym 38785 $PACKER_VCC_NET
.sym 38786 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 38789 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3[5]
.sym 38791 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 38792 $PACKER_VCC_NET
.sym 38795 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3[6]
.sym 38797 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 38798 $PACKER_VCC_NET
.sym 38801 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3[7]
.sym 38803 $PACKER_VCC_NET
.sym 38804 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 38809 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 38810 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 38811 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 38813 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 38814 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38815 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 38824 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38825 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 38827 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 38830 col[3]
.sym 38832 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38834 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 38836 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38838 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 38840 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 38842 col[1]
.sym 38843 $PACKER_VCC_NET
.sym 38844 HSYNC1_SB_DFFE_Q_E
.sym 38845 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3[7]
.sym 38863 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 38868 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 38870 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 38872 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 38876 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 38882 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3[8]
.sym 38885 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 38888 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 38890 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 38895 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 38896 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 38897 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 38898 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 38939 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 38944 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 38945 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 38948 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 38949 col[9]
.sym 38951 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 38953 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 38954 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 38955 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 38956 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 38957 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 38959 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 38960 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 38961 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 38962 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38963 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38964 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 38965 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38966 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 38967 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 38973 row[6]
.sym 38978 $PACKER_VCC_NET
.sym 38986 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38989 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 38990 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38992 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 38993 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 38998 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 39002 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 39005 $nextpnr_ICESTORM_LC_11$O
.sym 39007 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39011 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 39013 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 39017 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 39019 $PACKER_VCC_NET
.sym 39020 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 39023 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 39025 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 39026 $PACKER_VCC_NET
.sym 39029 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 39031 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39035 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 39037 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 39038 $PACKER_VCC_NET
.sym 39041 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 39043 $PACKER_VCC_NET
.sym 39044 row[6]
.sym 39047 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 39049 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 39067 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 39068 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 39069 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 39071 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 39073 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39075 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 39077 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 39080 col[1]
.sym 39081 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 39082 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 39084 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 39085 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 39088 col[8]
.sym 39090 col[9]
.sym 39091 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 39097 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 39105 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 39109 $PACKER_VCC_NET
.sym 39113 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 39114 HSYNC1_SB_DFFE_Q_E
.sym 39116 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 39122 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 39128 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 39130 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 39131 $PACKER_VCC_NET
.sym 39134 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 39137 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 39141 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 39142 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 39143 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 39144 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 39147 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 39149 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 39175 HSYNC1_SB_DFFE_Q_E
.sym 39176 clk_pxl$SB_IO_OUT
.sym 39178 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 39179 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 39180 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 39181 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 39182 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 39190 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 39191 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 39192 $PACKER_VCC_NET
.sym 39193 col[9]
.sym 39195 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 39196 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 39197 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39198 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 39199 col[3]
.sym 39200 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 39201 col[8]
.sym 39202 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 39203 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39204 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 39205 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 39206 col[1]
.sym 39209 $PACKER_VCC_NET
.sym 39210 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 39211 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 39213 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 39219 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 39221 VSYNC1_SB_DFFE_Q_E
.sym 39223 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 39227 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 39232 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 39239 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 39242 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 39249 col[1]
.sym 39276 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 39277 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 39278 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 39282 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 39289 col[1]
.sym 39290 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 39298 VSYNC1_SB_DFFE_Q_E
.sym 39299 clk_pxl$SB_IO_OUT
.sym 39300 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 39309 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 39313 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 39314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 39315 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 39316 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 39317 VSYNC1_SB_DFFE_Q_E
.sym 39320 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 39323 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 39326 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 39327 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 39329 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 39330 VSYNC1_SB_DFFE_Q_E
.sym 39331 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39332 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 39333 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 39334 col[1]
.sym 39335 $PACKER_VCC_NET
.sym 39344 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 39350 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 39356 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39364 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 39375 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 39376 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39377 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 39378 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 39425 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 39426 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 39438 col[3]
.sym 39440 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 39449 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 39450 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 39452 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 39456 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 39458 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 39459 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 39465 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 39469 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 39472 $PACKER_VCC_NET
.sym 39473 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39476 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 39478 row[6]
.sym 39480 $PACKER_VCC_NET
.sym 39486 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 39489 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 39492 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39497 $nextpnr_ICESTORM_LC_114$O
.sym 39499 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39503 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 39506 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 39509 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 39511 $PACKER_VCC_NET
.sym 39512 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 39515 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 39517 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 39518 $PACKER_VCC_NET
.sym 39521 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 39523 $PACKER_VCC_NET
.sym 39524 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39527 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 39529 $PACKER_VCC_NET
.sym 39530 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 39533 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 39535 $PACKER_VCC_NET
.sym 39536 row[6]
.sym 39539 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 39541 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 39542 $PACKER_VCC_NET
.sym 39567 VSYNC1_SB_DFFE_Q_E
.sym 39568 $PACKER_VCC_NET
.sym 39570 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 39572 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 39573 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 39576 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 39577 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39582 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 39583 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 39588 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 39605 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 39613 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 39614 $PACKER_VCC_NET
.sym 39617 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 39620 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[8]
.sym 39622 $PACKER_VCC_NET
.sym 39623 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 39626 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 39628 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 39633 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 39634 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 39636 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 39671 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 39672 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2[1]
.sym 39674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 39675 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39676 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39677 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 39684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 39686 col[3]
.sym 39687 col[8]
.sym 39688 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 39689 col[9]
.sym 39690 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 39692 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 39694 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 39697 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 39701 $PACKER_VCC_NET
.sym 39702 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 39703 col[1]
.sym 39704 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 39705 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 39713 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 39716 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 39719 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 39721 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 39722 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 39727 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39728 $PACKER_VCC_NET
.sym 39729 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 39736 $PACKER_VCC_NET
.sym 39741 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 39743 $nextpnr_ICESTORM_LC_54$O
.sym 39746 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 39749 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 39751 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 39755 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 39758 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39761 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 39763 $PACKER_VCC_NET
.sym 39764 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 39767 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[4]
.sym 39769 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 39773 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[5]
.sym 39776 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 39779 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[6]
.sym 39781 $PACKER_VCC_NET
.sym 39782 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 39785 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[7]
.sym 39788 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 39793 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[0]
.sym 39794 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 39795 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 39798 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 39799 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39817 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2[1]
.sym 39819 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 39821 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 39822 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[1]
.sym 39823 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39824 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 39826 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[0]
.sym 39827 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 39828 VSYNC1_SB_DFFE_Q_E
.sym 39829 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[7]
.sym 39834 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 39835 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 39840 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 39844 $PACKER_VCC_NET
.sym 39845 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 39848 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 39850 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 39852 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 39853 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 39854 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 39855 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 39862 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 39864 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 39866 $nextpnr_ICESTORM_LC_55$I3
.sym 39869 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 39872 $nextpnr_ICESTORM_LC_55$COUT
.sym 39875 $PACKER_VCC_NET
.sym 39876 $nextpnr_ICESTORM_LC_55$I3
.sym 39879 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 39880 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 39882 $nextpnr_ICESTORM_LC_55$COUT
.sym 39891 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 39892 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 39893 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 39894 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 39903 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 39904 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 39905 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 39906 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 39909 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 39910 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 39911 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 39912 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 39932 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 39940 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 39942 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 39945 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 39946 startdisplay[5]
.sym 39947 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 39949 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 39950 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 39951 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 39960 $PACKER_VCC_NET
.sym 39964 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39970 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 39971 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39972 $PACKER_VCC_NET
.sym 39973 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39980 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39981 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39984 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 39986 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 39989 $nextpnr_ICESTORM_LC_26$O
.sym 39991 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39995 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 39997 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 39998 $PACKER_VCC_NET
.sym 40001 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 40003 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40004 $PACKER_VCC_NET
.sym 40007 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 40009 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 40013 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 40015 $PACKER_VCC_NET
.sym 40016 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40019 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 40021 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40022 $PACKER_VCC_NET
.sym 40025 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 40027 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40028 $PACKER_VCC_NET
.sym 40031 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 40033 $PACKER_VCC_NET
.sym 40034 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40039 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 40040 startdisplay[5]
.sym 40041 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[1]
.sym 40042 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 40043 startdisplay[4]
.sym 40044 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 40045 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 40059 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 40065 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 40067 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 40069 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40070 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 40072 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 40074 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 40075 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 40080 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40082 col[3]
.sym 40083 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40084 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 40085 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 40086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 40088 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 40090 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 40091 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 40093 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40094 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 40096 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 40098 VSYNC1_SB_DFFE_Q_E
.sym 40100 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 40102 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 40104 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 40106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 40107 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 40109 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 40110 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 40111 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 40112 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 40115 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40119 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40120 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 40121 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 40122 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 40125 col[3]
.sym 40126 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 40127 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 40128 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 40131 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40132 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40133 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 40134 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 40137 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 40138 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 40139 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 40144 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 40146 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 40149 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 40151 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 40155 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 40157 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 40158 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 40159 VSYNC1_SB_DFFE_Q_E
.sym 40160 clk_pxl$SB_IO_OUT
.sym 40162 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 40163 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 40164 startdisplay_SB_DFFESS_Q_E
.sym 40165 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O[0]
.sym 40166 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 40167 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 40168 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 40169 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2[2]
.sym 40174 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 40183 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 40193 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 40195 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 40203 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40205 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40206 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40207 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40209 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40212 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40216 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 40218 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 40229 $PACKER_VCC_NET
.sym 40235 $nextpnr_ICESTORM_LC_39$O
.sym 40238 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40241 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 40243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 40247 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 40249 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40253 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 40255 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 40259 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[4]
.sym 40261 $PACKER_VCC_NET
.sym 40262 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40265 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[5]
.sym 40267 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40268 $PACKER_VCC_NET
.sym 40271 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[6]
.sym 40273 $PACKER_VCC_NET
.sym 40274 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40277 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[7]
.sym 40279 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40285 startdisplay[1]
.sym 40287 startdisplay[3]
.sym 40288 lives_display_SB_LUT4_I2_O[2]
.sym 40289 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 40290 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 40291 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 40292 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 40303 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 40307 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40311 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 40321 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[7]
.sym 40328 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40329 lives_display_SB_LUT4_I1_O[2]
.sym 40333 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 40335 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 40336 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 40337 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 40341 $PACKER_VCC_NET
.sym 40343 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 40344 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 40351 lives_display_SB_LUT4_I1_O[1]
.sym 40353 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 40358 $nextpnr_ICESTORM_LC_40$I3
.sym 40361 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40364 $nextpnr_ICESTORM_LC_40$COUT
.sym 40366 $PACKER_VCC_NET
.sym 40368 $nextpnr_ICESTORM_LC_40$I3
.sym 40371 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 40372 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 40373 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 40374 $nextpnr_ICESTORM_LC_40$COUT
.sym 40377 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 40378 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 40379 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 40380 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 40384 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 40385 lives_display_SB_LUT4_I1_O[1]
.sym 40386 lives_display_SB_LUT4_I1_O[2]
.sym 40402 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 40404 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 40408 rgb[4]$SB_IO_OUT
.sym 40409 rgb[5]$SB_IO_OUT
.sym 40410 rgb[1]$SB_IO_OUT
.sym 40411 rgb[2]$SB_IO_OUT
.sym 40412 rgb[3]$SB_IO_OUT
.sym 40413 rgb[0]$SB_IO_OUT
.sym 40422 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 40434 startdisplay[5]
.sym 40475 valid1
.sym 40512 valid1
.sym 40544 lives_display_SB_LUT4_I2_O[0]
.sym 40551 lives_display_SB_LUT4_I2_O[0]
.sym 40552 rgb[5]$SB_IO_OUT
.sym 41173 clk_12M$SB_IO_IN
.sym 41256 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 41270 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 41289 col[1]
.sym 41290 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 41291 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 41292 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 41293 col[3]
.sym 41295 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 41296 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 41298 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 41299 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 41301 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 41302 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 41307 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41308 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[1]
.sym 41315 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 41317 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 41319 col[8]
.sym 41320 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.sym 41322 col[1]
.sym 41323 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 41326 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.sym 41328 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[1]
.sym 41329 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41332 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.sym 41334 col[3]
.sym 41335 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 41338 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[3]
.sym 41340 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 41341 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 41344 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[4]
.sym 41346 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 41347 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 41350 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[5]
.sym 41352 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 41353 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 41356 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[6]
.sym 41358 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 41359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 41362 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[7]
.sym 41364 col[8]
.sym 41365 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 41386 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 41387 col[1]
.sym 41394 col[1]
.sym 41409 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 41420 col[3]
.sym 41429 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 41446 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[7]
.sym 41452 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 41459 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 41461 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 41469 col[9]
.sym 41483 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[8]
.sym 41485 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 41486 col[9]
.sym 41489 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[9]
.sym 41492 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 41495 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[10]
.sym 41497 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 41501 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[11]
.sym 41504 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 41507 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[12]
.sym 41509 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 41513 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[13]
.sym 41516 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 41519 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[14]
.sym 41521 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 41525 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[15]
.sym 41528 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 41537 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 41558 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 41560 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 41561 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 41563 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 41565 row[6]
.sym 41569 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[15]
.sym 41596 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 41600 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 41604 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 41606 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[16]
.sym 41608 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 41612 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[17]
.sym 41615 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 41618 $nextpnr_ICESTORM_LC_61$I3
.sym 41620 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 41628 $nextpnr_ICESTORM_LC_61$I3
.sym 41643 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 41644 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 41657 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 41658 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 41659 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 41660 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 41661 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 41680 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 41682 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 41690 $PACKER_VCC_NET
.sym 41698 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 41701 col[8]
.sym 41703 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 41705 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 41708 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 41709 col[1]
.sym 41713 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 41714 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 41715 col[3]
.sym 41717 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 41718 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 41721 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41723 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 41724 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 41726 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 41727 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 41729 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 41731 col[1]
.sym 41732 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 41735 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 41737 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 41738 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41741 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 41743 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 41744 col[3]
.sym 41747 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 41749 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 41750 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 41753 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 41755 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 41756 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 41759 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 41761 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 41762 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 41765 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 41767 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 41768 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 41771 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 41773 col[8]
.sym 41774 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 41781 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 41782 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 41783 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 41784 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 41785 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 41786 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 41790 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 41799 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 41806 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 41807 col[3]
.sym 41812 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 41815 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 41821 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 41824 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 41825 col[9]
.sym 41851 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 41852 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 41854 col[9]
.sym 41855 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 41858 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 41861 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 41864 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 41867 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 41870 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 41872 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 41876 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 41879 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 41882 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 41884 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 41888 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 41891 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 41894 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 41896 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 41902 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 41903 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 41904 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 41906 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 41907 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 41909 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 41916 col[1]
.sym 41922 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 41926 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 41927 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 41931 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 41932 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 41933 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 41934 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 41938 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 41943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 41946 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41948 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 41949 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 41950 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 41951 col[8]
.sym 41954 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[18]
.sym 41955 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 41956 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 41960 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 41961 col[9]
.sym 41962 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[3]
.sym 41966 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 41968 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 41972 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 41973 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 41975 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 41977 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 41981 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 41984 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 41987 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 41989 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 41994 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 41995 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 41996 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 41997 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 42000 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 42006 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42007 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 42008 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 42009 col[9]
.sym 42012 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[18]
.sym 42013 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 42014 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 42015 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[3]
.sym 42018 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 42019 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42020 col[8]
.sym 42021 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 42026 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 42032 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 42035 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 42036 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 42039 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2[8]
.sym 42041 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 42044 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 42047 col[1]
.sym 42050 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 42052 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 42053 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 42054 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 42056 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 42057 row[6]
.sym 42059 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 42067 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 42070 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 42073 col[3]
.sym 42074 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42075 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 42076 col[8]
.sym 42077 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 42079 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 42080 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 42081 col[9]
.sym 42084 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 42085 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 42086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42087 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42089 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 42093 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 42098 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.sym 42100 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42101 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42104 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[1]
.sym 42106 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 42107 col[3]
.sym 42110 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 42112 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42113 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 42116 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 42118 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 42119 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 42122 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[4]
.sym 42124 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 42125 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 42128 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[5]
.sym 42130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 42131 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 42134 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[6]
.sym 42136 col[8]
.sym 42137 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 42140 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 42142 col[9]
.sym 42143 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 42149 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 42150 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 42151 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 42152 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 42153 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 42154 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 42155 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 42171 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 42172 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42174 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 42181 $PACKER_VCC_NET
.sym 42183 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 42184 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 42193 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 42202 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 42203 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 42221 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[8]
.sym 42224 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 42227 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[9]
.sym 42229 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 42233 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[10]
.sym 42235 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 42239 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[11]
.sym 42242 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 42245 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[12]
.sym 42247 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 42251 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[13]
.sym 42254 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 42257 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[14]
.sym 42259 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 42263 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[15]
.sym 42266 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 42271 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 42272 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 42273 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 42278 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 42281 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 42284 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 42296 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42298 col[3]
.sym 42303 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 42305 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 42306 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 42307 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[15]
.sym 42319 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 42341 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 42342 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 42344 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[16]
.sym 42346 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 42350 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 42353 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 42357 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 42358 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 42360 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 42404 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 42411 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 42414 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 42418 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42422 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 42423 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 42425 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 42426 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 42427 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 42428 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 42429 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 42437 HSYNC1_SB_DFFE_Q_E
.sym 42439 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 42440 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 42446 $PACKER_VCC_NET
.sym 42447 $PACKER_VCC_NET
.sym 42450 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 42455 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 42463 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 42465 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42466 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 42467 $nextpnr_ICESTORM_LC_2$O
.sym 42469 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42473 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 42476 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 42479 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]
.sym 42482 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 42485 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]
.sym 42487 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 42488 $PACKER_VCC_NET
.sym 42491 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 42493 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 42494 $PACKER_VCC_NET
.sym 42499 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 42501 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 42504 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 42514 HSYNC1_SB_DFFE_Q_E
.sym 42515 clk_pxl$SB_IO_OUT
.sym 42516 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 42519 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 42522 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 42523 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42531 HSYNC1_SB_DFFE_Q_E
.sym 42532 $PACKER_VCC_NET
.sym 42535 $PACKER_VCC_NET
.sym 42541 row[6]
.sym 42542 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 42543 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 42544 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 42546 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 42547 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 42548 HSYNC1_SB_DFFE_Q_E
.sym 42549 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 42550 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42551 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 42552 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 42559 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 42568 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 42570 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 42572 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 42575 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 42577 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42579 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 42580 $PACKER_VCC_NET
.sym 42588 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42590 $nextpnr_ICESTORM_LC_127$O
.sym 42592 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 42596 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 42598 $PACKER_VCC_NET
.sym 42599 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42602 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 42604 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 42608 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 42611 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42614 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 42616 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 42620 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 42622 $PACKER_VCC_NET
.sym 42623 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 42626 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 42628 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 42629 $PACKER_VCC_NET
.sym 42632 $nextpnr_ICESTORM_LC_128$I3
.sym 42635 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 42642 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 42643 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 42644 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 42645 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 42646 row[6]
.sym 42647 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 42651 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42664 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42665 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 42666 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 42667 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 42668 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 42670 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 42671 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 42672 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42673 $PACKER_VCC_NET
.sym 42675 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 42676 $nextpnr_ICESTORM_LC_128$I3
.sym 42688 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 42694 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 42699 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 42700 $PACKER_VCC_NET
.sym 42702 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 42703 row[6]
.sym 42704 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 42705 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 42706 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 42707 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 42708 HSYNC1_SB_DFFE_Q_E
.sym 42710 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42713 $nextpnr_ICESTORM_LC_128$COUT
.sym 42715 $PACKER_VCC_NET
.sym 42717 $nextpnr_ICESTORM_LC_128$I3
.sym 42720 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 42721 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 42722 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 42723 $nextpnr_ICESTORM_LC_128$COUT
.sym 42728 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 42738 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 42739 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 42740 row[6]
.sym 42741 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 42745 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42746 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 42751 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 42760 HSYNC1_SB_DFFE_Q_E
.sym 42761 clk_pxl$SB_IO_OUT
.sym 42762 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 42763 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 42764 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 42765 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 42766 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 42767 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 42768 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 42769 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42770 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 42773 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 42774 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 42776 row[6]
.sym 42777 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 42778 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 42780 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 42781 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 42786 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 42787 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 42788 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 42789 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 42790 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 42791 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 42792 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42793 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 42794 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 42795 row[6]
.sym 42796 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 42797 col[3]
.sym 42798 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 42806 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 42812 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 42814 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 42818 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 42825 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 42827 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 42830 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 42832 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42833 $PACKER_VCC_NET
.sym 42834 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42836 $nextpnr_ICESTORM_LC_5$O
.sym 42838 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42842 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 42845 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 42848 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 42850 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42851 $PACKER_VCC_NET
.sym 42854 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 42857 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 42860 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 42862 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 42866 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 42868 $PACKER_VCC_NET
.sym 42869 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 42872 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 42875 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 42879 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 42881 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 42882 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 42899 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42900 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 42903 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 42905 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 42907 HSYNC1_SB_DFFE_Q_E
.sym 42909 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 42910 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 42913 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 42914 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 42915 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42916 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 42917 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 42918 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42919 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 42920 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 42931 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 42932 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 42934 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 42937 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 42939 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 42940 $PACKER_VCC_NET
.sym 42941 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42942 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 42944 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42959 $nextpnr_ICESTORM_LC_84$O
.sym 42961 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 42965 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[1]
.sym 42968 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42971 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[2]
.sym 42974 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 42977 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[3]
.sym 42980 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42983 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[4]
.sym 42985 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 42986 $PACKER_VCC_NET
.sym 42989 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[5]
.sym 42991 $PACKER_VCC_NET
.sym 42992 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 42995 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[6]
.sym 42997 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 43001 $nextpnr_ICESTORM_LC_85$I3
.sym 43003 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 43022 col[1]
.sym 43033 row[6]
.sym 43034 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 43036 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 43041 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 43042 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43044 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 43045 $nextpnr_ICESTORM_LC_85$I3
.sym 43053 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 43055 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 43057 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 43059 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 43060 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 43061 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 43063 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 43065 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 43069 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43071 $PACKER_VCC_NET
.sym 43072 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 43073 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 43082 $nextpnr_ICESTORM_LC_85$COUT
.sym 43084 $PACKER_VCC_NET
.sym 43086 $nextpnr_ICESTORM_LC_85$I3
.sym 43089 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 43091 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 43092 $nextpnr_ICESTORM_LC_85$COUT
.sym 43095 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 43096 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 43097 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 43098 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43101 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 43102 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 43103 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 43104 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 43109 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 43136 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 43137 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 43138 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 43139 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[11]
.sym 43144 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 43148 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 43150 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 43154 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 43157 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 43158 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 43159 $PACKER_VCC_NET
.sym 43160 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 43162 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 43163 lives_display_SB_LUT4_I1_O[2]
.sym 43164 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 43166 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 43176 $PACKER_VCC_NET
.sym 43177 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 43182 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 43184 $PACKER_VCC_NET
.sym 43185 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 43186 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43188 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 43190 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43192 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 43204 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 43205 $nextpnr_ICESTORM_LC_23$O
.sym 43208 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43211 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 43213 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 43214 $PACKER_VCC_NET
.sym 43217 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 43219 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43223 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 43225 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 43226 $PACKER_VCC_NET
.sym 43229 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 43231 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 43232 $PACKER_VCC_NET
.sym 43235 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[5]
.sym 43237 $PACKER_VCC_NET
.sym 43238 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 43241 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[6]
.sym 43243 $PACKER_VCC_NET
.sym 43244 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 43247 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 43249 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 43256 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 43257 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 43259 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 43262 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 43267 col[1]
.sym 43268 col[9]
.sym 43276 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[4]
.sym 43277 col[8]
.sym 43279 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 43280 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43281 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 43282 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 43283 row[6]
.sym 43284 col[3]
.sym 43286 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 43287 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 43288 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 43289 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 43290 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 43291 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 43302 $PACKER_VCC_NET
.sym 43306 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43321 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 43328 $nextpnr_ICESTORM_LC_24$I3
.sym 43331 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 43334 $nextpnr_ICESTORM_LC_24$COUT
.sym 43336 $PACKER_VCC_NET
.sym 43338 $nextpnr_ICESTORM_LC_24$I3
.sym 43342 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43344 $nextpnr_ICESTORM_LC_24$COUT
.sym 43390 $PACKER_VCC_NET
.sym 43402 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43403 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 43404 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43405 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 43407 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43408 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 43410 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 43411 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 43412 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 43421 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 43422 $PACKER_VCC_NET
.sym 43427 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 43428 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43430 $PACKER_VCC_NET
.sym 43434 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 43435 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 43440 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43442 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 43446 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 43451 $nextpnr_ICESTORM_LC_101$O
.sym 43454 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43457 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43459 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 43460 $PACKER_VCC_NET
.sym 43463 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 43465 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43466 $PACKER_VCC_NET
.sym 43469 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 43471 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 43472 $PACKER_VCC_NET
.sym 43475 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 43477 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 43478 $PACKER_VCC_NET
.sym 43481 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 43483 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 43487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 43489 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 43490 $PACKER_VCC_NET
.sym 43493 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 43495 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 43496 $PACKER_VCC_NET
.sym 43502 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 43504 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 43505 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 43508 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 43515 VSYNC1_SB_DFFE_Q_E
.sym 43517 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 43523 col[1]
.sym 43526 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 43527 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 43529 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 43530 row[6]
.sym 43532 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 43534 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43536 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 43537 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 43543 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 43544 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 43553 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 43556 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43559 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 43560 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 43561 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 43563 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43565 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 43566 col[1]
.sym 43567 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[1]
.sym 43568 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43569 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43572 $PACKER_VCC_NET
.sym 43573 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43574 $nextpnr_ICESTORM_LC_102$I3
.sym 43576 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 43580 $nextpnr_ICESTORM_LC_102$COUT
.sym 43583 $PACKER_VCC_NET
.sym 43584 $nextpnr_ICESTORM_LC_102$I3
.sym 43587 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43588 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43589 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[1]
.sym 43590 $nextpnr_ICESTORM_LC_102$COUT
.sym 43601 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 43602 col[1]
.sym 43605 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 43607 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43611 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 43612 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 43613 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43614 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 43617 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43618 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43619 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43620 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 43629 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 43649 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43650 startdisplay_SB_DFFESS_Q_S[1]
.sym 43651 lives_display_SB_LUT4_I1_O[2]
.sym 43652 $PACKER_VCC_NET
.sym 43653 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 43655 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 43656 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43658 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 43659 $PACKER_VCC_NET
.sym 43666 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 43667 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 43670 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43671 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43672 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 43673 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 43674 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 43675 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 43679 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43680 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 43682 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 43683 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43684 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 43690 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43692 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 43696 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 43698 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43699 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43700 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43701 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43704 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 43705 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 43706 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 43707 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43710 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 43711 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 43712 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 43713 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 43728 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 43729 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 43730 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 43731 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 43735 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 43736 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 43748 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 43750 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 43751 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43753 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43763 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43777 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 43794 $PACKER_VCC_NET
.sym 43801 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 43802 $PACKER_VCC_NET
.sym 43804 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 43806 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43809 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43814 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 43815 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43816 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43818 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 43820 $nextpnr_ICESTORM_LC_12$O
.sym 43823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 43826 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 43828 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43829 $PACKER_VCC_NET
.sym 43832 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 43834 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 43838 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 43840 $PACKER_VCC_NET
.sym 43841 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43844 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 43846 $PACKER_VCC_NET
.sym 43847 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 43850 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 43852 $PACKER_VCC_NET
.sym 43853 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 43856 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 43858 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43859 $PACKER_VCC_NET
.sym 43862 $nextpnr_ICESTORM_LC_13$I3
.sym 43864 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43886 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 43889 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 43899 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43901 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43903 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 43906 $nextpnr_ICESTORM_LC_13$I3
.sym 43912 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2[1]
.sym 43913 startdisplay_SB_DFFESS_Q_E
.sym 43914 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 43915 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 43916 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 43917 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 43919 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[0]
.sym 43921 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 43922 startdisplay_SB_DFFESS_Q_S[1]
.sym 43924 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 43925 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 43926 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2[2]
.sym 43929 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 43932 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 43937 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[1]
.sym 43940 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 43947 $nextpnr_ICESTORM_LC_13$I3
.sym 43950 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 43951 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2[2]
.sym 43952 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2[1]
.sym 43957 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 43958 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 43959 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 43963 startdisplay_SB_DFFESS_Q_S[1]
.sym 43964 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 43968 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2[2]
.sym 43969 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[1]
.sym 43970 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 43971 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[0]
.sym 43975 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 43976 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 43980 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 43982 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 43990 startdisplay_SB_DFFESS_Q_E
.sym 43991 clk_pxl$SB_IO_OUT
.sym 43992 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 44012 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 44013 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 44017 startdisplay_SB_DFFESS_Q_S[1]
.sym 44022 startdisplay[4]
.sym 44036 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 44037 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 44040 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 44041 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 44042 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 44043 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 44045 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 44046 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 44047 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 44048 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 44049 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 44051 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 44052 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 44053 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 44054 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 44057 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2[2]
.sym 44058 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 44060 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 44061 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O[0]
.sym 44064 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 44067 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 44068 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 44069 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 44070 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 44073 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 44074 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 44076 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O[0]
.sym 44079 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 44080 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2[2]
.sym 44081 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 44082 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 44085 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 44087 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 44091 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 44092 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 44093 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 44094 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 44098 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 44099 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 44100 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 44103 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 44104 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 44105 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 44106 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 44110 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 44112 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O[0]
.sym 44117 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 44149 $PACKER_VCC_NET
.sym 44151 lives_display_SB_LUT4_I1_O[2]
.sym 44157 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 44159 startdisplay_SB_DFFESS_Q_E
.sym 44161 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 44162 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 44163 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 44164 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 44165 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44167 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 44168 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O[0]
.sym 44170 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 44171 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 44172 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 44177 startdisplay_SB_DFFESS_Q_S[1]
.sym 44178 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 44185 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 44190 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 44192 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 44203 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 44205 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 44208 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 44214 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 44215 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 44216 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 44217 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44220 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 44222 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 44226 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O[0]
.sym 44227 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 44228 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 44229 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 44233 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 44236 startdisplay_SB_DFFESS_Q_E
.sym 44237 clk_pxl$SB_IO_OUT
.sym 44238 startdisplay_SB_DFFESS_Q_S[1]
.sym 44280 startdisplay[1]
.sym 44282 startdisplay[3]
.sym 44283 lives_display_SB_LUT4_I2_O[0]
.sym 44284 lives_display_SB_LUT4_I2_O[0]
.sym 44291 lives_display_SB_LUT4_I2_O[2]
.sym 44292 startdisplay[4]
.sym 44293 valid1_SB_LUT4_I3_O
.sym 44294 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 44295 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 44307 startdisplay[5]
.sym 44308 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 44311 lives_display_SB_LUT4_I1_O[2]
.sym 44313 lives_display_SB_LUT4_I1_O[2]
.sym 44314 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 44315 lives_display_SB_LUT4_I2_O[0]
.sym 44316 startdisplay[4]
.sym 44319 lives_display_SB_LUT4_I2_O[0]
.sym 44320 lives_display_SB_LUT4_I1_O[2]
.sym 44321 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 44322 startdisplay[5]
.sym 44325 startdisplay[1]
.sym 44326 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 44328 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 44331 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 44332 lives_display_SB_LUT4_I1_O[2]
.sym 44333 lives_display_SB_LUT4_I2_O[0]
.sym 44334 lives_display_SB_LUT4_I2_O[2]
.sym 44337 startdisplay[3]
.sym 44338 lives_display_SB_LUT4_I2_O[0]
.sym 44339 lives_display_SB_LUT4_I1_O[2]
.sym 44340 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 44343 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 44344 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 44345 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 44360 clk_pxl$SB_IO_OUT
.sym 44361 valid1_SB_LUT4_I3_O
.sym 44376 rgb[0]$SB_IO_OUT
.sym 44380 rgb[1]$SB_IO_OUT
.sym 44382 rgb[2]$SB_IO_OUT
.sym 44866 clk_12M$SB_IO_IN
.sym 45021 clk_12M$SB_IO_IN
.sym 45045 clk_12M$SB_IO_IN
.sym 45079 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 45080 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 45081 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 45082 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 45083 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 45084 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 45121 col[3]
.sym 45122 col[1]
.sym 45126 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 45128 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 45130 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 45132 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 45135 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 45136 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 45138 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 45141 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 45145 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 45146 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 45147 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 45149 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 45150 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 45151 $nextpnr_ICESTORM_LC_18$O
.sym 45154 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 45157 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 45159 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 45160 col[1]
.sym 45163 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 45165 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 45166 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 45169 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 45171 col[3]
.sym 45172 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 45175 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[4]
.sym 45177 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 45178 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 45181 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[5]
.sym 45183 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 45184 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 45187 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[6]
.sym 45189 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 45190 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 45193 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[7]
.sym 45195 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 45196 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 45205 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 45206 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 45210 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 45211 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 45212 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 45217 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 45226 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 45228 row[6]
.sym 45247 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 45248 col[3]
.sym 45253 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 45256 ballvga.invertx
.sym 45259 col[9]
.sym 45260 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 45261 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 45262 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 45264 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 45267 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 45269 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 45270 col[8]
.sym 45276 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 45277 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[7]
.sym 45283 col[9]
.sym 45288 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 45289 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 45294 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 45295 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 45304 col[8]
.sym 45314 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[8]
.sym 45316 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 45317 col[8]
.sym 45320 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[9]
.sym 45322 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 45323 col[9]
.sym 45326 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[10]
.sym 45329 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 45332 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[11]
.sym 45335 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 45338 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[12]
.sym 45340 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 45344 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[13]
.sym 45347 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 45350 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[14]
.sym 45352 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 45356 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[15]
.sym 45359 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 45366 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 45367 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 45368 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 45369 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 45370 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 45371 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 45388 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 45389 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 45390 row[6]
.sym 45395 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 45396 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 45400 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[15]
.sym 45419 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 45437 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[16]
.sym 45439 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 45443 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[17]
.sym 45446 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 45449 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[18]
.sym 45451 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 45455 $nextpnr_ICESTORM_LC_19$I3
.sym 45458 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 45465 $nextpnr_ICESTORM_LC_19$I3
.sym 45487 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 45488 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 45489 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 45490 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 45491 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 45492 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 45493 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 45494 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 45500 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 45515 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 45516 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 45518 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 45520 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 45522 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 45530 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 45531 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 45532 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 45534 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 45559 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 45568 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 45574 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 45582 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 45587 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 45594 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 45620 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 45635 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 45637 col[3]
.sym 45638 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 45640 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 45644 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 45657 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 45662 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 45663 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 45665 $PACKER_VCC_NET
.sym 45666 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 45671 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 45678 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 45679 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 45683 $nextpnr_ICESTORM_LC_35$O
.sym 45685 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 45689 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 45691 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 45695 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 45697 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 45699 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 45701 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 45703 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 45704 $PACKER_VCC_NET
.sym 45705 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 45707 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 45709 $PACKER_VCC_NET
.sym 45710 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 45711 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 45713 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 45715 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 45716 $PACKER_VCC_NET
.sym 45717 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 45719 $nextpnr_ICESTORM_LC_36$I3
.sym 45722 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 45723 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 45725 $nextpnr_ICESTORM_LC_36$COUT
.sym 45728 $PACKER_VCC_NET
.sym 45729 $nextpnr_ICESTORM_LC_36$I3
.sym 45734 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2[8]
.sym 45736 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 45737 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 45738 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 45739 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 45740 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 45751 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 45753 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 45758 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 45759 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 45760 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 45761 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 45763 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 45765 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 45766 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 45767 col[8]
.sym 45768 col[9]
.sym 45769 $nextpnr_ICESTORM_LC_36$COUT
.sym 45776 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 45777 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 45779 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 45780 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 45781 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 45782 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 45783 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 45785 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 45786 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 45787 col[1]
.sym 45789 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 45791 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 45792 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 45797 col[3]
.sym 45798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 45800 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 45801 $PACKER_VCC_NET
.sym 45802 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 45805 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 45808 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 45809 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 45810 $nextpnr_ICESTORM_LC_36$COUT
.sym 45813 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 45814 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 45815 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 45816 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 45819 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 45820 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 45821 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 45822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 45831 col[1]
.sym 45834 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 45837 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 45838 $PACKER_VCC_NET
.sym 45839 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 45849 col[3]
.sym 45850 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 45851 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 45852 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 45873 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 45882 row[6]
.sym 45883 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 45885 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 45886 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 45887 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 45888 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 45891 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 45901 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 45908 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 45909 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 45912 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 45917 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 45918 $PACKER_VCC_NET
.sym 45919 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 45925 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 45928 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 45929 $nextpnr_ICESTORM_LC_116$O
.sym 45931 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 45935 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45937 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 45939 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 45941 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 45944 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 45947 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 45949 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 45950 $PACKER_VCC_NET
.sym 45953 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 45955 $PACKER_VCC_NET
.sym 45956 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 45959 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 45961 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 45962 $PACKER_VCC_NET
.sym 45965 $nextpnr_ICESTORM_LC_117$I3
.sym 45967 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 45975 $nextpnr_ICESTORM_LC_117$I3
.sym 45994 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 45995 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 46004 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46006 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 46014 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 46021 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46023 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 46029 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 46035 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 46036 $PACKER_VCC_NET
.sym 46037 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46038 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 46048 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 46050 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 46052 $nextpnr_ICESTORM_LC_163$O
.sym 46055 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 46058 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 46060 $PACKER_VCC_NET
.sym 46061 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 46062 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 46064 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 46067 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 46068 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 46070 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 46073 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46074 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 46076 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 46078 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 46080 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 46082 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 46084 $PACKER_VCC_NET
.sym 46085 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46086 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 46088 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 46091 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 46092 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 46094 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 46097 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 46098 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 46104 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[17]
.sym 46108 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 46112 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 46115 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46121 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 46126 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46131 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 46132 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 46136 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 46138 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 46146 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 46156 $PACKER_VCC_NET
.sym 46167 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 46173 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46175 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 46177 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 46178 $PACKER_VCC_NET
.sym 46179 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 46181 $nextpnr_ICESTORM_LC_164$I3
.sym 46184 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 46185 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 46191 $nextpnr_ICESTORM_LC_164$I3
.sym 46220 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46227 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 46228 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 46229 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 46230 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 46231 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 46232 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 46236 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 46250 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46251 col[8]
.sym 46252 col[9]
.sym 46253 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 46255 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 46257 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 46258 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 46259 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 46260 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 46267 $PACKER_VCC_NET
.sym 46272 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46273 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 46275 $PACKER_VCC_NET
.sym 46278 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 46279 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 46280 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46283 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 46294 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 46297 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 46298 $nextpnr_ICESTORM_LC_3$O
.sym 46300 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 46304 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 46307 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 46310 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 46312 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 46316 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[3]
.sym 46318 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46319 $PACKER_VCC_NET
.sym 46322 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[4]
.sym 46325 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 46328 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[5]
.sym 46331 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46334 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[6]
.sym 46336 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 46337 $PACKER_VCC_NET
.sym 46340 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[7]
.sym 46342 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 46343 $PACKER_VCC_NET
.sym 46348 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 46349 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 46359 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 46365 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 46368 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46372 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 46373 row[6]
.sym 46374 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 46375 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 46376 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46380 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 46381 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 46382 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 46383 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 46384 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[7]
.sym 46393 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 46402 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 46407 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 46411 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 46421 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[8]
.sym 46424 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 46427 $nextpnr_ICESTORM_LC_4$I3
.sym 46429 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 46437 $nextpnr_ICESTORM_LC_4$I3
.sym 46455 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 46458 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 46481 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 46495 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 46496 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46497 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 46498 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 46499 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 46500 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 46501 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 46502 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 46504 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46516 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 46517 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46522 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 46523 HSYNC1_SB_DFFE_Q_E
.sym 46525 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 46526 row[6]
.sym 46533 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 46535 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 46539 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 46541 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 46544 $nextpnr_ICESTORM_LC_70$O
.sym 46546 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46550 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 46552 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 46556 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 46558 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 46560 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 46562 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 46564 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 46566 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 46568 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 46571 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 46572 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 46574 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 46577 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 46578 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 46580 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 46582 row[6]
.sym 46584 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 46586 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 46589 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 46590 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 46591 HSYNC1_SB_DFFE_Q_E
.sym 46592 clk_pxl$SB_IO_OUT
.sym 46593 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 46595 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 46596 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 46597 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 46598 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 46600 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 46601 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 46616 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 46618 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 46619 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 46620 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 46621 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 46622 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46623 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 46625 col[3]
.sym 46626 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 46627 row[6]
.sym 46628 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 46629 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 46630 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 46636 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 46637 HSYNC1_SB_DFFE_Q_E
.sym 46638 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 46639 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 46642 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 46645 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 46649 row[6]
.sym 46650 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 46656 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 46659 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 46667 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 46669 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 46671 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 46674 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 46677 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 46683 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 46687 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 46693 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 46700 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 46705 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 46712 row[6]
.sym 46714 HSYNC1_SB_DFFE_Q_E
.sym 46715 clk_pxl$SB_IO_OUT
.sym 46716 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 46719 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 46720 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 46721 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 46722 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 46723 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 46724 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 46729 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 46733 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 46738 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 46739 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46741 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 46742 col[8]
.sym 46743 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46744 col[9]
.sym 46745 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 46746 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 46747 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 46748 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 46751 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 46761 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 46762 col[1]
.sym 46764 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 46765 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 46769 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 46770 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 46774 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 46777 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 46778 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 46779 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 46782 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 46783 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 46784 $PACKER_VCC_NET
.sym 46785 col[3]
.sym 46787 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46790 $nextpnr_ICESTORM_LC_43$O
.sym 46793 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 46796 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[1]
.sym 46798 col[1]
.sym 46799 $PACKER_VCC_NET
.sym 46802 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[2]
.sym 46804 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 46805 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46808 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[3]
.sym 46810 col[3]
.sym 46811 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 46814 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[4]
.sym 46816 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 46817 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 46820 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[5]
.sym 46822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 46823 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 46826 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[6]
.sym 46828 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 46829 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 46832 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[7]
.sym 46834 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 46835 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 46840 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10]
.sym 46841 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[11]
.sym 46842 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 46843 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 46844 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 46845 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 46846 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 46847 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 46857 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 46864 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 46866 row[6]
.sym 46868 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 46869 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 46871 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 46873 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46874 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 46876 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[7]
.sym 46885 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 46888 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[11]
.sym 46899 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 46902 col[8]
.sym 46904 col[9]
.sym 46909 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 46910 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 46913 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[8]
.sym 46915 col[8]
.sym 46916 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 46919 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[9]
.sym 46921 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 46922 col[9]
.sym 46925 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[10]
.sym 46927 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 46931 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[11]
.sym 46934 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[11]
.sym 46937 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[12]
.sym 46940 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 46943 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[13]
.sym 46945 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 46949 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[14]
.sym 46952 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 46955 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[15]
.sym 46957 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 46965 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 46966 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 46967 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[7]
.sym 46968 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[8]
.sym 46969 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[9]
.sym 46970 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[10]
.sym 46979 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 46981 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 46983 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 46984 col[3]
.sym 46987 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 46988 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 46992 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 46994 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 46995 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 46997 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 46998 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 46999 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[15]
.sym 47005 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[11]
.sym 47006 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 47011 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 47013 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 47014 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[4]
.sym 47016 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 47019 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 47031 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 47032 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 47033 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47036 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[16]
.sym 47039 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 47042 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[17]
.sym 47044 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 47048 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2[18]
.sym 47051 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 47054 $nextpnr_ICESTORM_LC_44$I3
.sym 47056 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 47064 $nextpnr_ICESTORM_LC_44$I3
.sym 47067 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 47068 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47069 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[4]
.sym 47070 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 47073 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 47074 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 47075 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 47076 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 47079 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[11]
.sym 47086 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[11]
.sym 47087 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 47088 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 47089 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 47090 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 47091 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 47092 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 47093 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 47110 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47111 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 47112 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 47113 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 47114 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 47115 row[6]
.sym 47117 col[3]
.sym 47118 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47119 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47120 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 47121 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 47132 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 47133 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 47140 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[8]
.sym 47141 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[9]
.sym 47144 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 47145 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 47147 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 47150 col[9]
.sym 47153 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 47155 col[3]
.sym 47157 col[8]
.sym 47166 col[3]
.sym 47167 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 47173 col[9]
.sym 47175 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[9]
.sym 47184 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[8]
.sym 47185 col[8]
.sym 47187 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 47202 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 47203 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 47204 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 47205 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 47234 col[8]
.sym 47235 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 47236 col[9]
.sym 47238 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 47239 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 47243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 47244 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 47250 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 47252 $PACKER_VCC_NET
.sym 47253 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 47255 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 47257 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 47260 $PACKER_VCC_NET
.sym 47263 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 47265 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 47270 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47275 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 47282 $nextpnr_ICESTORM_LC_47$O
.sym 47285 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47288 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_I0[1]
.sym 47290 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 47291 $PACKER_VCC_NET
.sym 47294 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_I0[2]
.sym 47297 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 47300 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_I0[3]
.sym 47302 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 47306 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_I0[4]
.sym 47308 $PACKER_VCC_NET
.sym 47309 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 47312 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_I0[5]
.sym 47315 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 47318 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_I0[6]
.sym 47320 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 47321 $PACKER_VCC_NET
.sym 47324 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_I0[7]
.sym 47327 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 47344 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 47351 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 47361 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 47363 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 47365 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 47366 row[6]
.sym 47368 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_I0[7]
.sym 47374 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 47376 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 47377 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 47384 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47389 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47392 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 47393 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 47400 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 47405 $nextpnr_ICESTORM_LC_48$I3
.sym 47407 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 47415 $nextpnr_ICESTORM_LC_48$I3
.sym 47424 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47425 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47430 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47432 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 47448 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 47449 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 47450 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 47451 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 47459 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[19]
.sym 47460 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 47461 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 47462 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 47468 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 47479 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47480 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 47482 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47485 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 47486 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 47487 col[9]
.sym 47488 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 47489 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47490 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 47496 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 47501 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 47503 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 47507 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 47508 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 47513 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 47514 $PACKER_VCC_NET
.sym 47522 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 47525 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 47528 $nextpnr_ICESTORM_LC_151$O
.sym 47531 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 47534 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 47536 $PACKER_VCC_NET
.sym 47537 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 47540 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 47542 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 47546 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 47549 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 47552 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 47555 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 47559 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 47560 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 47561 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 47562 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 47580 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 47581 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 47582 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 47583 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 47584 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 47585 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[9]
.sym 47605 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 47607 row[6]
.sym 47611 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47612 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47613 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47627 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 47628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 47629 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 47633 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 47634 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 47639 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47640 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 47641 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47644 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 47645 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 47646 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 47647 col[9]
.sym 47648 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 47649 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47650 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 47658 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 47659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47660 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 47661 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 47670 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 47671 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47672 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 47676 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 47677 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 47678 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 47679 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 47688 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 47689 col[9]
.sym 47690 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 47691 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47701 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[10]
.sym 47702 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[11]
.sym 47703 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 47704 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 47705 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 47706 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47707 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47708 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47716 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 47726 col[8]
.sym 47727 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 47731 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 47732 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 47735 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 47838 VSYNC1$SB_IO_OUT
.sym 47866 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 47870 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 47881 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47886 $PACKER_VCC_NET
.sym 47889 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47891 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 47892 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 47894 $PACKER_VCC_NET
.sym 47895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 47897 $nextpnr_ICESTORM_LC_33$O
.sym 47899 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47903 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 47905 $PACKER_VCC_NET
.sym 47906 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 47909 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I1[2]
.sym 47911 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 47912 $PACKER_VCC_NET
.sym 47915 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I1[3]
.sym 47918 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 47921 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I1[4]
.sym 47924 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47927 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I1[5]
.sym 47929 $PACKER_VCC_NET
.sym 47930 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 47933 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I1[6]
.sym 47935 $PACKER_VCC_NET
.sym 47936 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 47939 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I1[7]
.sym 47941 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47983 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I1[7]
.sym 48002 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 48020 $nextpnr_ICESTORM_LC_34$I3
.sym 48022 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 48030 $nextpnr_ICESTORM_LC_34$I3
.sym 48344 rgb[3]$SB_IO_OUT
.sym 48688 $PACKER_GND_NET
.sym 48819 $PACKER_GND_NET
.sym 48832 rgb[3]$SB_IO_OUT
.sym 48882 ballvga.invertx
.sym 48893 ballvga.invertx
.sym 48951 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 48954 row[6]
.sym 48956 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 48963 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 48970 $PACKER_VCC_NET
.sym 48972 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 48973 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 48974 $PACKER_VCC_NET
.sym 48979 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 48982 $nextpnr_ICESTORM_LC_109$O
.sym 48985 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 48988 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 48990 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 48994 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 48996 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 48997 $PACKER_VCC_NET
.sym 48998 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 49000 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 49002 row[6]
.sym 49004 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 49006 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 49008 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 49009 $PACKER_VCC_NET
.sym 49010 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 49012 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 49014 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 49015 $PACKER_VCC_NET
.sym 49016 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 49018 $nextpnr_ICESTORM_LC_110$I3
.sym 49020 $PACKER_VCC_NET
.sym 49021 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 49022 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 49028 $nextpnr_ICESTORM_LC_110$I3
.sym 49049 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 49056 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 49064 $PACKER_VCC_NET
.sym 49068 $PACKER_VCC_NET
.sym 49075 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 49078 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49079 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 49085 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49105 nes_clock$SB_IO_OUT
.sym 49118 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 49119 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 49120 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 49121 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 49122 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 49124 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 49125 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 49127 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 49129 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 49131 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 49132 col[8]
.sym 49133 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49135 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 49136 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 49138 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 49139 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49140 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 49146 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 49147 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 49148 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 49149 col[8]
.sym 49152 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 49153 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 49154 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49155 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 49176 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 49177 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 49178 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 49179 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 49182 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49183 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 49184 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 49185 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 49189 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 49191 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 49196 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 49199 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 49200 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 49201 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 49202 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 49236 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 49240 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49241 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 49242 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 49243 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 49249 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 49260 $PACKER_VCC_NET
.sym 49261 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 49263 row[6]
.sym 49268 $nextpnr_ICESTORM_LC_129$O
.sym 49271 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49274 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 49277 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 49280 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 49283 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 49284 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 49286 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 49288 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 49289 $PACKER_VCC_NET
.sym 49290 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 49292 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 49294 $PACKER_VCC_NET
.sym 49295 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 49296 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 49298 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 49301 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 49302 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 49304 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 49307 row[6]
.sym 49308 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 49310 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 49312 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 49313 $PACKER_VCC_NET
.sym 49314 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 49332 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49337 col[3]
.sym 49342 $PACKER_VCC_NET
.sym 49346 $PACKER_VCC_NET
.sym 49347 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49349 col[8]
.sym 49350 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 49352 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 49354 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 49362 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 49364 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 49365 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 49366 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 49367 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 49369 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 49371 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 49372 $PACKER_VCC_NET
.sym 49388 col[9]
.sym 49390 col[3]
.sym 49391 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 49393 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 49394 $PACKER_VCC_NET
.sym 49395 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 49397 $nextpnr_ICESTORM_LC_130$I3
.sym 49399 $PACKER_VCC_NET
.sym 49400 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 49401 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 49407 $nextpnr_ICESTORM_LC_130$I3
.sym 49412 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 49417 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 49424 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 49430 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 49434 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 49435 col[9]
.sym 49436 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 49437 col[3]
.sym 49457 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 49459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49466 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 49469 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49470 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 49471 col[3]
.sym 49473 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 49483 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 49485 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 49491 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 49492 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 49495 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 49502 $PACKER_VCC_NET
.sym 49504 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 49506 $PACKER_VCC_NET
.sym 49512 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 49513 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 49514 $nextpnr_ICESTORM_LC_14$O
.sym 49517 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 49520 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 49522 $PACKER_VCC_NET
.sym 49523 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 49526 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2[2]
.sym 49528 $PACKER_VCC_NET
.sym 49529 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 49532 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2[3]
.sym 49534 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 49538 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2[4]
.sym 49540 $PACKER_VCC_NET
.sym 49541 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 49544 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2[5]
.sym 49546 $PACKER_VCC_NET
.sym 49547 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 49550 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2[6]
.sym 49552 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 49556 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2[7]
.sym 49558 $PACKER_VCC_NET
.sym 49559 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 49568 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 49580 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 49587 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 49590 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 49592 col[9]
.sym 49598 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 49600 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2[7]
.sym 49607 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 49610 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 49611 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 49612 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 49616 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 49617 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 49622 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 49623 col[9]
.sym 49625 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 49626 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 49630 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 49633 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 49637 $nextpnr_ICESTORM_LC_15$I3
.sym 49640 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 49647 $nextpnr_ICESTORM_LC_15$I3
.sym 49656 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 49662 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 49663 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 49665 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 49669 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 49674 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 49675 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 49676 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 49677 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 49680 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 49681 col[9]
.sym 49682 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 49683 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 49701 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 49720 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 49728 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 49732 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 49735 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49742 col[8]
.sym 49743 col[9]
.sym 49744 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49747 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 49749 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 49750 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 49751 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 49753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 49754 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 49756 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 49757 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 49758 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 49759 col[3]
.sym 49760 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 49762 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49763 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 49766 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 49768 col[3]
.sym 49769 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 49772 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 49774 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 49775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49778 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 49780 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 49781 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 49784 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[4]
.sym 49786 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 49787 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 49790 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[5]
.sym 49792 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 49793 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 49796 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[6]
.sym 49798 col[8]
.sym 49799 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 49802 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[7]
.sym 49804 col[9]
.sym 49805 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 49812 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 49822 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 49828 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 49830 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 49831 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49833 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 49834 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49840 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49841 col[8]
.sym 49842 $PACKER_VCC_NET
.sym 49845 $PACKER_VCC_NET
.sym 49846 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[7]
.sym 49875 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 49876 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 49877 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 49883 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[8]
.sym 49885 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 49889 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[9]
.sym 49891 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 49895 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[10]
.sym 49897 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 49901 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[11]
.sym 49904 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 49907 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[12]
.sym 49909 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 49913 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[13]
.sym 49916 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 49919 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[14]
.sym 49921 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 49925 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[15]
.sym 49928 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 49963 col[3]
.sym 49964 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 49965 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49967 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 49968 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 49969 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[15]
.sym 49976 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 49995 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 49998 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 50006 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[16]
.sym 50009 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 50012 $nextpnr_ICESTORM_LC_87$I3
.sym 50014 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 50022 $nextpnr_ICESTORM_LC_87$I3
.sym 50044 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 50046 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 50081 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[17]
.sym 50082 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 50086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 50088 col[9]
.sym 50091 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 50111 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 50117 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 50118 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 50119 $PACKER_VCC_NET
.sym 50120 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 50122 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 50124 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 50125 $PACKER_VCC_NET
.sym 50126 row[6]
.sym 50128 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 50129 $nextpnr_ICESTORM_LC_125$O
.sym 50131 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 50135 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 50138 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 50141 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 50143 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 50144 $PACKER_VCC_NET
.sym 50145 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 50147 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 50149 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 50151 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 50153 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 50155 $PACKER_VCC_NET
.sym 50156 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 50157 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 50159 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 50161 row[6]
.sym 50162 $PACKER_VCC_NET
.sym 50163 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 50165 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 50168 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 50169 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 50171 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 50173 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 50174 $PACKER_VCC_NET
.sym 50175 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 50181 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 50212 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 50215 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 50239 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 50251 $PACKER_VCC_NET
.sym 50252 $nextpnr_ICESTORM_LC_126$I3
.sym 50254 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 50255 $PACKER_VCC_NET
.sym 50256 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 50262 $nextpnr_ICESTORM_LC_126$I3
.sym 50325 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 50326 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50328 col[8]
.sym 50331 $PACKER_VCC_NET
.sym 50336 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50337 $PACKER_VCC_NET
.sym 50344 $PACKER_VCC_NET
.sym 50347 $PACKER_VCC_NET
.sym 50355 $PACKER_VCC_NET
.sym 50361 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 50363 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 50364 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 50365 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 50366 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 50371 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 50372 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 50373 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 50375 $nextpnr_ICESTORM_LC_45$O
.sym 50377 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 50381 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 50383 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 50387 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 50389 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 50390 $PACKER_VCC_NET
.sym 50393 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 50395 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 50396 $PACKER_VCC_NET
.sym 50399 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 50402 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 50405 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 50407 $PACKER_VCC_NET
.sym 50408 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 50411 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 50413 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 50417 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 50419 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 50420 $PACKER_VCC_NET
.sym 50425 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 50437 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 50452 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 50453 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 50458 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 50460 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 50461 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 50470 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 50476 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 50477 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 50479 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 50489 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 50494 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 50498 $nextpnr_ICESTORM_LC_46$I3
.sym 50500 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 50508 $nextpnr_ICESTORM_LC_46$I3
.sym 50512 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 50514 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 50518 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 50526 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 50535 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 50542 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 50572 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 50575 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 50589 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 50595 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 50602 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 50607 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 50609 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 50611 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 50612 $PACKER_VCC_NET
.sym 50618 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 50620 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 50621 $nextpnr_ICESTORM_LC_152$O
.sym 50624 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 50627 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 50629 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 50630 $PACKER_VCC_NET
.sym 50633 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 50636 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 50637 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 50639 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 50641 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 50643 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 50645 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 50647 $PACKER_VCC_NET
.sym 50648 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 50649 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 50651 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 50653 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 50654 $PACKER_VCC_NET
.sym 50655 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 50657 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 50660 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 50661 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 50663 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 50665 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 50667 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 50671 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 50672 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 50673 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 50674 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 50676 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 50677 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 50678 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[4]
.sym 50694 HSYNC1$SB_IO_OUT
.sym 50697 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 50707 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 50712 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10]
.sym 50713 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[11]
.sym 50714 col[3]
.sym 50715 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 50717 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 50718 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 50719 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 50726 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 50730 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 50731 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 50732 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 50734 $PACKER_VCC_NET
.sym 50741 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 50742 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 50743 $PACKER_VCC_NET
.sym 50744 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 50746 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 50747 $PACKER_VCC_NET
.sym 50748 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 50750 $nextpnr_ICESTORM_LC_153$I3
.sym 50753 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 50754 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 50756 $nextpnr_ICESTORM_LC_153$COUT
.sym 50759 $PACKER_VCC_NET
.sym 50760 $nextpnr_ICESTORM_LC_153$I3
.sym 50764 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10]
.sym 50765 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[11]
.sym 50766 $nextpnr_ICESTORM_LC_153$COUT
.sym 50769 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10]
.sym 50778 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 50781 col[3]
.sym 50782 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 50783 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 50784 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 50787 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 50788 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 50789 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 50790 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 50806 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 50807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 50818 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50820 $PACKER_VCC_NET
.sym 50822 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[9]
.sym 50829 $PACKER_VCC_NET
.sym 50836 $PACKER_VCC_NET
.sym 50838 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 50839 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 50840 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 50841 row[6]
.sym 50843 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 50844 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 50846 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 50850 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 50853 $PACKER_VCC_NET
.sym 50867 $nextpnr_ICESTORM_LC_78$O
.sym 50870 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 50873 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 50875 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 50879 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 50881 $PACKER_VCC_NET
.sym 50882 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 50883 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 50885 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 50887 $PACKER_VCC_NET
.sym 50888 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 50889 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 50891 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 50893 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 50894 $PACKER_VCC_NET
.sym 50895 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 50897 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 50899 row[6]
.sym 50900 $PACKER_VCC_NET
.sym 50901 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 50903 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 50905 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 50907 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 50909 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 50911 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 50912 $PACKER_VCC_NET
.sym 50913 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 50929 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 50936 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50940 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 50941 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 50943 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 50953 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 50960 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 50961 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 50966 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[11]
.sym 50969 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 50970 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[7]
.sym 50971 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[8]
.sym 50973 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[10]
.sym 50978 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 50980 $PACKER_VCC_NET
.sym 50982 $PACKER_VCC_NET
.sym 50990 $nextpnr_ICESTORM_LC_79$I3
.sym 50992 $PACKER_VCC_NET
.sym 50993 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 50994 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 50996 $nextpnr_ICESTORM_LC_79$COUT
.sym 50998 $PACKER_VCC_NET
.sym 51000 $nextpnr_ICESTORM_LC_79$I3
.sym 51003 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[10]
.sym 51004 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[11]
.sym 51006 $nextpnr_ICESTORM_LC_79$COUT
.sym 51009 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[11]
.sym 51015 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 51016 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 51017 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 51018 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[7]
.sym 51024 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[8]
.sym 51027 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[10]
.sym 51033 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[7]
.sym 51044 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 51047 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 51057 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 51061 col[8]
.sym 51063 col[9]
.sym 51067 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 51075 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 51081 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 51084 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 51085 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 51087 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 51089 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 51090 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51093 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51099 $PACKER_VCC_NET
.sym 51100 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 51102 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 51103 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 51104 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51105 col[1]
.sym 51106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 51112 col[3]
.sym 51113 $nextpnr_ICESTORM_LC_50$O
.sym 51116 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 51119 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 51121 $PACKER_VCC_NET
.sym 51122 col[1]
.sym 51125 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 51127 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51128 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51131 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 51133 col[3]
.sym 51134 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 51137 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 51139 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51140 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 51143 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 51145 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 51146 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 51149 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 51151 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 51152 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 51155 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 51157 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 51158 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 51184 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 51188 $PACKER_VCC_NET
.sym 51199 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 51204 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 51206 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 51208 row[6]
.sym 51209 col[8]
.sym 51211 col[9]
.sym 51235 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 51236 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 51238 col[8]
.sym 51239 row[6]
.sym 51242 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 51244 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 51245 col[9]
.sym 51248 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 51251 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 51254 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 51256 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 51260 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[12]
.sym 51263 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 51266 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[13]
.sym 51268 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 51272 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[14]
.sym 51275 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 51278 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[15]
.sym 51280 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 51298 col[3]
.sym 51303 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51310 $PACKER_VCC_NET
.sym 51312 col[8]
.sym 51314 col[9]
.sym 51315 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 51316 col[3]
.sym 51317 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 51318 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51319 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 51320 $PACKER_VCC_NET
.sym 51322 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[15]
.sym 51329 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 51339 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 51340 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 51345 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 51359 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[16]
.sym 51362 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 51365 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[17]
.sym 51367 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 51371 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[18]
.sym 51374 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 51377 $nextpnr_ICESTORM_LC_51$I3
.sym 51379 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 51387 $nextpnr_ICESTORM_LC_51$I3
.sym 51391 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 51399 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 51403 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 51413 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 51414 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 51415 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 51416 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 51421 col[8]
.sym 51431 col[9]
.sym 51433 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 51442 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 51453 row[6]
.sym 51457 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 51460 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 51461 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 51462 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 51464 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 51470 $PACKER_VCC_NET
.sym 51472 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 51478 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51480 $PACKER_VCC_NET
.sym 51482 $nextpnr_ICESTORM_LC_41$O
.sym 51484 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51488 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 51490 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 51494 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 51496 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 51497 $PACKER_VCC_NET
.sym 51498 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 51500 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 51502 $PACKER_VCC_NET
.sym 51503 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 51504 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 51506 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 51508 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 51510 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 51512 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 51514 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 51515 $PACKER_VCC_NET
.sym 51516 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 51518 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 51520 row[6]
.sym 51522 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 51524 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 51526 $PACKER_VCC_NET
.sym 51527 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 51528 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 51534 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 51535 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 51538 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 51539 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 51568 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 51573 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 51574 row[6]
.sym 51575 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 51578 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 51579 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 51581 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[10]
.sym 51585 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 51587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51588 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 51590 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[11]
.sym 51592 $PACKER_VCC_NET
.sym 51593 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51594 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51596 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 51597 col[8]
.sym 51600 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 51602 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 51604 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 51605 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 51608 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 51609 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 51611 $nextpnr_ICESTORM_LC_42$I3
.sym 51613 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 51614 $PACKER_VCC_NET
.sym 51615 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 51617 $nextpnr_ICESTORM_LC_42$COUT
.sym 51619 $PACKER_VCC_NET
.sym 51621 $nextpnr_ICESTORM_LC_42$I3
.sym 51624 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[10]
.sym 51626 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[11]
.sym 51627 $nextpnr_ICESTORM_LC_42$COUT
.sym 51630 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 51631 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 51632 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 51633 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51636 col[8]
.sym 51637 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 51638 row[6]
.sym 51639 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 51642 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51643 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51645 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 51648 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 51649 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 51651 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 52039 rgb[4]$SB_IO_OUT
.sym 52172 rgb[5]$SB_IO_OUT
.sym 52661 rgb[5]$SB_IO_OUT
.sym 52687 rgb[3]$SB_IO_OUT
.sym 52698 rgb[3]$SB_IO_OUT
.sym 52713 nes_clock$SB_IO_OUT
.sym 52730 nes_clock$SB_IO_OUT
.sym 52929 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 53061 col[1]
.sym 53075 col[3]
.sym 53077 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 53078 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 53080 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 53082 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 53084 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53089 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 53094 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 53106 col[3]
.sym 53107 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 53108 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 53109 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 53124 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 53133 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 53138 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 53139 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53143 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 53194 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 53195 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 53196 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 53197 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 53199 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 53201 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 53202 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 53203 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 53205 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 53207 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 53210 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 53214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 53216 col[3]
.sym 53218 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53221 col[1]
.sym 53222 $nextpnr_ICESTORM_LC_113$O
.sym 53225 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 53228 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 53230 col[1]
.sym 53231 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53234 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 53236 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 53237 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 53240 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 53242 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 53243 col[3]
.sym 53246 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[4]
.sym 53248 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 53249 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 53252 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[5]
.sym 53254 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 53255 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 53258 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[6]
.sym 53260 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 53261 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 53264 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[7]
.sym 53266 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 53267 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 53290 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 53308 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[7]
.sym 53316 col[8]
.sym 53329 col[9]
.sym 53331 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 53332 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 53333 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 53334 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 53345 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[8]
.sym 53347 col[8]
.sym 53348 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 53351 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[9]
.sym 53353 col[9]
.sym 53354 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 53357 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[10]
.sym 53359 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 53363 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[11]
.sym 53365 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 53369 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[12]
.sym 53372 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 53375 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[13]
.sym 53377 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 53381 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[14]
.sym 53384 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 53387 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[15]
.sym 53389 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 53431 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[15]
.sym 53441 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 53447 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 53450 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 53451 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 53468 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[16]
.sym 53470 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 53474 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[17]
.sym 53477 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 53480 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[18]
.sym 53482 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 53486 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 53489 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 53493 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 53494 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 53495 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 53496 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 53549 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 53550 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 53561 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 53562 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 53563 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 53568 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 53569 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 53572 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 53575 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 53577 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 53579 $PACKER_VCC_NET
.sym 53582 $PACKER_VCC_NET
.sym 53591 $nextpnr_ICESTORM_LC_0$O
.sym 53594 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 53597 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[1]
.sym 53599 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 53603 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[2]
.sym 53605 $PACKER_VCC_NET
.sym 53606 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 53609 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[3]
.sym 53611 $PACKER_VCC_NET
.sym 53612 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 53615 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[4]
.sym 53617 $PACKER_VCC_NET
.sym 53618 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 53621 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[5]
.sym 53623 $PACKER_VCC_NET
.sym 53624 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 53627 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[6]
.sym 53629 $PACKER_VCC_NET
.sym 53630 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 53633 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[7]
.sym 53635 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 53655 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 53677 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[7]
.sym 53703 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 53708 $PACKER_VCC_NET
.sym 53709 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 53714 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[8]
.sym 53716 $PACKER_VCC_NET
.sym 53717 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 53720 $nextpnr_ICESTORM_LC_1$I3
.sym 53723 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 53730 $nextpnr_ICESTORM_LC_1$I3
.sym 53808 col[8]
.sym 53809 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 53811 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 53815 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 53822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 53823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 53824 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 53825 col[9]
.sym 53827 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 53828 col[3]
.sym 53831 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 53832 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 53833 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 53834 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 53835 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 53836 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 53837 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 53839 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 53840 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 53843 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 53845 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 53846 col[3]
.sym 53849 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 53851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 53852 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 53855 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 53857 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 53858 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 53861 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[4]
.sym 53863 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 53864 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 53867 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[5]
.sym 53869 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 53870 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 53873 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[6]
.sym 53875 col[8]
.sym 53876 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 53879 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[7]
.sym 53881 col[9]
.sym 53882 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 53905 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 53922 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 53923 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[7]
.sym 53935 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 53944 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 53953 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 53960 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[8]
.sym 53962 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 53966 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[9]
.sym 53968 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 53972 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[10]
.sym 53975 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 53978 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[11]
.sym 53980 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 53984 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[12]
.sym 53987 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 53990 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[13]
.sym 53992 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 53996 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[14]
.sym 53999 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 54002 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[15]
.sym 54004 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 54034 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 54036 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 54042 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 54046 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[15]
.sym 54052 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 54056 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[17]
.sym 54064 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 54083 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[16]
.sym 54085 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 54089 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[17]
.sym 54092 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 54096 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 54097 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[17]
.sym 54099 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[17]
.sym 54152 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 54179 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 54186 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 54187 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 54191 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 54192 $PACKER_VCC_NET
.sym 54194 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 54196 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 54197 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 54200 $PACKER_VCC_NET
.sym 54202 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 54206 $nextpnr_ICESTORM_LC_20$O
.sym 54208 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 54212 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 54214 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 54215 $PACKER_VCC_NET
.sym 54218 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 54220 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 54221 $PACKER_VCC_NET
.sym 54224 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 54226 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 54230 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 54233 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 54236 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[5]
.sym 54238 $PACKER_VCC_NET
.sym 54239 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 54242 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[6]
.sym 54244 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 54248 $nextpnr_ICESTORM_LC_21$I3
.sym 54251 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 54274 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 54285 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 54289 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54292 $nextpnr_ICESTORM_LC_21$I3
.sym 54333 $nextpnr_ICESTORM_LC_21$I3
.sym 54406 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[4]
.sym 54409 col[9]
.sym 54412 col[8]
.sym 54414 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 54421 $PACKER_VCC_NET
.sym 54423 col[3]
.sym 54426 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 54428 col[8]
.sym 54429 $PACKER_VCC_NET
.sym 54430 col[9]
.sym 54431 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 54433 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54445 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 54449 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54452 $nextpnr_ICESTORM_LC_58$O
.sym 54455 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54458 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1[1]
.sym 54461 col[3]
.sym 54464 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1[2]
.sym 54466 $PACKER_VCC_NET
.sym 54467 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54470 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1[3]
.sym 54472 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 54473 $PACKER_VCC_NET
.sym 54476 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1[4]
.sym 54478 $PACKER_VCC_NET
.sym 54479 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 54482 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1[5]
.sym 54484 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 54485 $PACKER_VCC_NET
.sym 54488 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1[6]
.sym 54490 col[8]
.sym 54491 $PACKER_VCC_NET
.sym 54494 $nextpnr_ICESTORM_LC_59$I3
.sym 54497 col[9]
.sym 54514 col[8]
.sym 54515 $PACKER_VCC_NET
.sym 54517 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 54518 col[9]
.sym 54519 col[3]
.sym 54521 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54522 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 54538 $nextpnr_ICESTORM_LC_59$I3
.sym 54547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 54548 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 54550 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[4]
.sym 54561 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 54562 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 54563 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 54565 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 54566 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 54569 col[9]
.sym 54570 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 54571 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 54572 col[8]
.sym 54574 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 54579 $nextpnr_ICESTORM_LC_59$I3
.sym 54583 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 54588 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 54589 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 54590 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 54591 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 54597 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 54606 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 54607 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 54608 col[9]
.sym 54609 col[8]
.sym 54613 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[4]
.sym 54620 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 54621 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 54666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54668 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 54671 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 54672 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 54675 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 54676 col[3]
.sym 54677 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 54678 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 54680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 54684 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 54689 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 54692 $PACKER_VCC_NET
.sym 54694 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54695 col[1]
.sym 54696 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 54698 $nextpnr_ICESTORM_LC_74$O
.sym 54700 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 54704 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[1]
.sym 54706 col[1]
.sym 54707 $PACKER_VCC_NET
.sym 54710 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[2]
.sym 54712 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 54713 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54716 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[3]
.sym 54718 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 54719 col[3]
.sym 54722 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[4]
.sym 54724 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54725 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 54728 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[5]
.sym 54730 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 54731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 54734 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[6]
.sym 54736 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 54737 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 54740 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[7]
.sym 54742 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 54743 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 54762 col[3]
.sym 54764 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 54773 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 54784 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[7]
.sym 54790 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 54791 col[8]
.sym 54794 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 54800 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 54801 col[9]
.sym 54803 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 54804 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 54821 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[8]
.sym 54823 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 54824 col[8]
.sym 54827 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[9]
.sym 54829 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 54830 col[9]
.sym 54833 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[10]
.sym 54835 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 54839 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[11]
.sym 54841 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 54845 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[12]
.sym 54847 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 54851 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[13]
.sym 54854 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 54857 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[14]
.sym 54859 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 54863 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[15]
.sym 54866 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 54896 col[1]
.sym 54907 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[15]
.sym 54914 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 54917 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[9]
.sym 54935 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 54937 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 54944 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[16]
.sym 54947 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 54950 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[17]
.sym 54952 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 54956 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[18]
.sym 54959 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 54962 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 54964 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 54969 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 54970 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 54972 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 54987 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[9]
.sym 55040 col[3]
.sym 55042 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 55043 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55045 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 55046 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 55049 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55051 $PACKER_VCC_NET
.sym 55053 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 55055 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55056 col[1]
.sym 55057 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 55060 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 55064 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 55065 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 55066 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 55067 $nextpnr_ICESTORM_LC_119$O
.sym 55070 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 55073 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55075 $PACKER_VCC_NET
.sym 55076 col[1]
.sym 55079 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55081 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55082 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55085 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 55087 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 55088 col[3]
.sym 55091 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 55093 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55094 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 55097 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 55099 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 55100 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 55103 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 55105 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 55106 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 55109 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 55111 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 55112 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 55119 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 55123 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 55153 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 55163 col[9]
.sym 55171 col[8]
.sym 55172 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 55173 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 55178 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 55179 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 55186 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 55190 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 55192 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 55193 col[8]
.sym 55196 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 55198 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 55199 col[9]
.sym 55202 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10]
.sym 55204 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 55208 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[11]
.sym 55210 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 55214 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[12]
.sym 55216 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 55220 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[13]
.sym 55223 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 55226 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[14]
.sym 55228 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 55232 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[15]
.sym 55235 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 55244 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 55276 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[15]
.sym 55283 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 55285 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 55287 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 55288 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[9]
.sym 55289 col[9]
.sym 55294 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 55307 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 55309 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[19]
.sym 55313 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[16]
.sym 55315 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 55319 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[17]
.sym 55322 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 55325 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[18]
.sym 55327 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 55331 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[19]
.sym 55334 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 55338 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 55339 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[19]
.sym 55341 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[19]
.sym 55344 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[9]
.sym 55345 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 55346 col[9]
.sym 55347 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 55352 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 55358 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[9]
.sym 55379 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 55404 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[10]
.sym 55407 col[8]
.sym 55408 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 55409 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 55410 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 55411 col[3]
.sym 55413 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[11]
.sym 55415 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 55423 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 55426 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 55451 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[11]
.sym 55455 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 55456 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 55457 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 55458 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 55473 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[10]
.sym 55479 col[3]
.sym 55480 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 55481 col[8]
.sym 55482 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 56012 rgb[2]$SB_IO_OUT
.sym 56496 rgb[2]$SB_IO_OUT
.sym 56515 rgb[5]$SB_IO_OUT
.sym 56535 rgb[5]$SB_IO_OUT
.sym 58365 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 58853 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 58858 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 58975 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 58992 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 59018 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 59033 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 59060 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 59123 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59135 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 59169 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 59171 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59703 rgb[1]$SB_IO_OUT
.sym 59705 rgb[0]$SB_IO_OUT
.sym 60189 clk_12M$SB_IO_IN
.sym 60370 rgb[2]$SB_IO_OUT
.sym 62317 HSYNC1$SB_IO_OUT
.sym 62809 HSYNC1$SB_IO_OUT
.sym 63160 VSYNC1$SB_IO_OUT
.sym 63301 HSYNC1$SB_IO_OUT
.sym 63672 rgb[4]$SB_IO_OUT
.sym 63793 HSYNC1$SB_IO_OUT
.sym 63915 $PACKER_VCC_NET
.sym 64160 rgb[4]$SB_IO_OUT
.sym 64172 $PACKER_GND_NET
.sym 64174 $PACKER_GND_NET
.sym 64198 $PACKER_GND_NET
.sym 67375 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 67612 $PACKER_VCC_NET
.sym 67863 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 67994 HSYNC1$SB_IO_OUT
.sym 68005 $PACKER_VCC_NET
.sym 68006 rgb[2]$SB_IO_OUT
.sym 68009 rgb[4]$SB_IO_OUT
.sym 68018 rgb[4]$SB_IO_OUT
.sym 68024 rgb[2]$SB_IO_OUT
.sym 68029 $PACKER_VCC_NET
.sym 68033 HSYNC1$SB_IO_OUT
.sym 68185 clk_12M$SB_IO_IN
.sym 69097 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 70573 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 71325 clk_12M$SB_IO_IN
.sym 71331 rgb[0]$SB_IO_OUT
.sym 71332 rgb[1]$SB_IO_OUT
.sym 71813 rgb[1]$SB_IO_OUT
.sym 71819 rgb[0]$SB_IO_OUT
.sym 71864 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 71922 clk_12M$SB_IO_IN
.sym 72559 clk_12M$SB_IO_IN
.sym 74035 clk_12M$SB_IO_IN
.sym 74788 VSYNC1$SB_IO_OUT
.sym 75288 VSYNC1$SB_IO_OUT
.sym 75668 rgb[0]$SB_IO_OUT
.sym 75671 rgb[1]$SB_IO_OUT
.sym 75683 rgb[0]$SB_IO_OUT
.sym 75685 rgb[1]$SB_IO_OUT
.sym 78235 $PACKER_VCC_NET
.sym 78861 VSYNC1$SB_IO_OUT
.sym 78867 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 78868 VSYNC1$SB_IO_OUT
.sym 78871 HSYNC1$SB_IO_OUT
.sym 78879 VSYNC1$SB_IO_OUT
.sym 78887 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 78891 HSYNC1$SB_IO_OUT
.sym 80696 $PACKER_VCC_NET
.sym 90394 clk_pxl$SB_IO_OUT
.sym 90412 clk_pxl$SB_IO_OUT
.sym 90420 clk_pxl$SB_IO_OUT
.sym 94278 clk_pxl$SB_IO_OUT
.sym 94286 clk_pxl$SB_IO_OUT
.sym 94339 clk_pxl$SB_IO_OUT
.sym 103394 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 103395 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 103396 ballvga.dirx_SB_DFF_D_Q[2]
.sym 103402 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 103403 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 103404 ballvga.dirx_SB_DFF_D_Q[2]
.sym 103406 ballvga.dirx_SB_DFF_D_Q[0]
.sym 103407 ballvga.dirx_SB_DFF_D_Q[1]
.sym 103408 ballvga.dirx_SB_DFF_D_Q[2]
.sym 103412 ballvga.ballx[7]
.sym 103424 ballvga.ballx[5]
.sym 103426 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 103430 $PACKER_VCC_NET
.sym 103431 ballvga.ballx_SB_LUT4_O_I3[1]
.sym 103435 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 103439 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[3]
.sym 103443 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 103447 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 103451 ballvga.ballx_SB_LUT4_O_I3[6]
.sym 103455 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 103459 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[8]
.sym 103462 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 103463 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 103464 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 103472 ballvga.ballx[9]
.sym 103484 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 103488 ballvga.ballx[3]
.sym 103490 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 103494 ballvga.ballx[2]
.sym 103495 $PACKER_VCC_NET
.sym 103498 ballvga.ballx[3]
.sym 103502 ballvga.ballx[4]
.sym 103506 ballvga.ballx[5]
.sym 103510 ballvga.ballx[6]
.sym 103514 ballvga.ballx[7]
.sym 103515 $PACKER_VCC_NET
.sym 103518 ballvga.ballx[8]
.sym 103519 $PACKER_VCC_NET
.sym 103522 ballvga.ballx[9]
.sym 103528 $nextpnr_ICESTORM_LC_124$I3
.sym 103532 ballvga.ballx[4]
.sym 103549 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 103560 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 103561 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 103568 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 103572 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 103573 col[8]
.sym 103574 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 103575 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 103576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 103586 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 103590 ballvga.bally[2]
.sym 103592 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 103594 ballvga.bally[3]
.sym 103595 $PACKER_VCC_NET
.sym 103596 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 103598 ballvga.bally[4]
.sym 103599 $PACKER_VCC_NET
.sym 103600 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 103602 ballvga.bally[5]
.sym 103603 $PACKER_VCC_NET
.sym 103604 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 103606 ballvga.bally[6]
.sym 103607 $PACKER_VCC_NET
.sym 103608 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 103610 ballvga.bally[7]
.sym 103611 $PACKER_VCC_NET
.sym 103612 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 103614 ballvga.bally[8]
.sym 103615 $PACKER_VCC_NET
.sym 103616 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 103618 ballvga.bally[9]
.sym 103619 $PACKER_VCC_NET
.sym 103620 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 103624 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 103636 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 103640 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 103648 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 103650 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 103655 ballvga.bally[2]
.sym 103659 ballvga.bally[3]
.sym 103660 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 103663 ballvga.bally[4]
.sym 103664 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 103667 ballvga.bally[5]
.sym 103668 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 103671 ballvga.bally[6]
.sym 103672 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 103675 ballvga.bally[7]
.sym 103676 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 103679 ballvga.bally[8]
.sym 103680 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 103683 ballvga.bally[9]
.sym 103684 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 103686 ballvga.changey_SB_LUT4_I3_I1[0]
.sym 103687 ballvga.changey_SB_LUT4_I3_I1[1]
.sym 103688 changey
.sym 103690 ballvga.bally[2]
.sym 103691 ballvga.bally[9]
.sym 103692 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 103693 ballvga.bally[8]
.sym 103694 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 103695 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 103696 ballvga.bally[3]
.sym 103700 ballvga.bally[9]
.sym 103704 ballvga.bally[2]
.sym 103705 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 103706 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 103707 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 103708 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 103714 ballvga.changey_SB_LUT4_I3_I2[0]
.sym 103718 $PACKER_VCC_NET
.sym 103719 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 103723 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 103727 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 103731 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 103735 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 103739 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 103743 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 103748 $nextpnr_ICESTORM_LC_92$I3
.sym 103753 brickvga.brick1_SB_DFFE_Q_D
.sym 103777 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 103778 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 103779 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 103780 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 103793 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 103794 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 103795 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 103796 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 103805 brickvga.brick1_SB_DFFE_Q_D
.sym 103813 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 103814 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 103815 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 103816 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 103829 brickvga.brick1_SB_DFFE_Q_D
.sym 103857 brickvga.brick3_SB_DFFE_Q_D
.sym 103861 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 103862 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 103863 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 103864 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 103885 brickvga.brick3_SB_DFFE_Q_D
.sym 103889 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 103890 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 103891 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 103892 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 103894 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 103895 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 103896 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 103897 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 103898 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 103899 row[6]
.sym 103900 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 103909 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 103910 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 103911 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 103912 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 103917 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 103941 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 103942 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 103943 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 103944 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 103949 brickvga.brick0_SB_DFFE_Q_D
.sym 103956 brickvga.brick0_SB_DFFE_Q_D
.sym 103969 brickvga.brick0[0]
.sym 103970 brickvga.brick0[2]
.sym 103971 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 103972 brickvga.brick0_SB_LUT4_I0_1_O[3]
.sym 103973 brickvga.brick0_SB_DFFE_Q_D
.sym 103981 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 103982 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 103983 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 103984 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 103997 brickvga.brick0_SB_LUT4_I1_O[0]
.sym 103998 brickvga.brick0_SB_LUT4_I1_O[1]
.sym 103999 brickvga.brick0_SB_LUT4_I1_O[2]
.sym 104000 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104009 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104010 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 104011 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104012 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 104025 brickvga.brick2_SB_DFFE_Q_D
.sym 104049 brickvga.brick5_SB_DFFE_Q_D
.sym 104061 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104062 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 104063 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 104064 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104069 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104070 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104071 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 104072 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 104085 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 104096 brickvga.brick2_SB_DFFE_Q_D
.sym 104097 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104098 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104099 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 104100 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 104117 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 104129 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[0]
.sym 104130 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[1]
.sym 104131 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 104132 row[6]
.sym 104137 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104138 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 104139 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 104140 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104141 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104142 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 104143 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 104144 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104145 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104146 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 104147 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 104148 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104153 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 104185 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 104209 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 104324 clk_locked2$SB_IO_OUT
.sym 104354 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 104359 ballvga.ballx[2]
.sym 104363 ballvga.ballx[3]
.sym 104364 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 104367 ballvga.ballx[4]
.sym 104368 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 104371 ballvga.ballx[5]
.sym 104372 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 104375 ballvga.ballx[6]
.sym 104376 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 104379 ballvga.ballx[7]
.sym 104380 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 104383 ballvga.ballx[8]
.sym 104384 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 104387 ballvga.ballx[9]
.sym 104388 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 104389 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 104390 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 104391 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 104392 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 104396 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 104401 ballvga.ballx[2]
.sym 104402 ballvga.ballx[7]
.sym 104403 ballvga.ballx[3]
.sym 104404 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 104406 ballvga.ballx[4]
.sym 104407 ballvga.ballx[5]
.sym 104408 ballvga.ballx[9]
.sym 104412 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 104416 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104418 ballvga.bally[2]
.sym 104423 ballvga.bally[3]
.sym 104424 ballvga.bally[2]
.sym 104427 ballvga.bally[4]
.sym 104428 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 104431 ballvga.bally[5]
.sym 104432 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 104435 ballvga.bally[6]
.sym 104436 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[4]
.sym 104439 ballvga.bally[7]
.sym 104440 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[5]
.sym 104443 ballvga.bally[8]
.sym 104444 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[6]
.sym 104447 ballvga.bally[9]
.sym 104448 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[7]
.sym 104450 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 104454 ballvga.ballx[2]
.sym 104456 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 104458 ballvga.ballx[3]
.sym 104459 $PACKER_VCC_NET
.sym 104460 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 104462 ballvga.ballx[4]
.sym 104463 $PACKER_VCC_NET
.sym 104464 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 104466 ballvga.ballx[5]
.sym 104467 $PACKER_VCC_NET
.sym 104468 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 104470 ballvga.ballx[6]
.sym 104471 $PACKER_VCC_NET
.sym 104472 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 104474 ballvga.ballx[7]
.sym 104475 $PACKER_VCC_NET
.sym 104476 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 104478 ballvga.ballx[8]
.sym 104479 $PACKER_VCC_NET
.sym 104480 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 104482 ballvga.ballx[9]
.sym 104483 $PACKER_VCC_NET
.sym 104484 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 104492 ballvga.ballx[2]
.sym 104514 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 104518 col[1]
.sym 104519 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 104522 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104523 ballvga.bally[2]
.sym 104526 col[3]
.sym 104527 ballvga.bally_SB_DFFESR_Q_4_D[3]
.sym 104530 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 104531 ballvga.bally_SB_DFFESR_Q_4_D[4]
.sym 104534 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 104535 ballvga.bally_SB_DFFESR_Q_4_D[5]
.sym 104538 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 104539 ballvga.bally_SB_DFFESR_Q_4_D[6]
.sym 104542 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 104543 ballvga.bally_SB_DFFESR_Q_4_D[7]
.sym 104546 col[8]
.sym 104547 ballvga.bally_SB_DFFESR_Q_4_D[8]
.sym 104550 col[9]
.sym 104551 ballvga.bally_SB_DFFESR_Q_4_D[9]
.sym 104556 $nextpnr_ICESTORM_LC_29$I3
.sym 104557 col[3]
.sym 104558 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 104559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 104560 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 104561 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 104562 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 104563 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 104564 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 104565 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 104566 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 104567 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 104568 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 104569 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 104570 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 104571 col[1]
.sym 104572 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 104573 col[9]
.sym 104574 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 104575 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 104576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104578 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 104582 ballvga.bally[2]
.sym 104583 $PACKER_VCC_NET
.sym 104586 ballvga.bally[3]
.sym 104587 $PACKER_VCC_NET
.sym 104588 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 104590 ballvga.bally[4]
.sym 104591 $PACKER_VCC_NET
.sym 104592 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 104594 ballvga.bally[5]
.sym 104595 $PACKER_VCC_NET
.sym 104596 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 104598 ballvga.bally[6]
.sym 104599 $PACKER_VCC_NET
.sym 104600 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 104602 ballvga.bally[7]
.sym 104603 $PACKER_VCC_NET
.sym 104604 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 104606 ballvga.bally[8]
.sym 104607 $PACKER_VCC_NET
.sym 104608 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 104609 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 104610 ballvga.bally[9]
.sym 104611 ballvga.diry_SB_DFF_D_Q[2]
.sym 104612 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 104614 ballvga.diry_SB_DFF_D_Q[0]
.sym 104615 ballvga.diry_SB_DFF_D_Q[1]
.sym 104616 ballvga.diry_SB_DFF_D_Q[2]
.sym 104618 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 104619 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[5]
.sym 104620 ballvga.diry_SB_DFF_D_Q[2]
.sym 104622 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 104623 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 104624 ballvga.diry_SB_DFF_D_Q[2]
.sym 104626 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 104627 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 104628 ballvga.diry_SB_DFF_D_Q[2]
.sym 104630 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 104631 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 104632 ballvga.diry_SB_DFF_D_Q[2]
.sym 104634 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 104635 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 104636 ballvga.diry_SB_DFF_D_Q[2]
.sym 104638 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 104639 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 104640 ballvga.diry_SB_DFF_D_Q[2]
.sym 104647 ballvga.bally[2]
.sym 104648 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 104649 $PACKER_VCC_NET
.sym 104654 ballvga.bally[2]
.sym 104655 $PACKER_VCC_NET
.sym 104656 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 104660 ballvga.bally[3]
.sym 104668 ballvga.bally[8]
.sym 104674 ballvga.changey_SB_LUT4_I3_I2[0]
.sym 104678 $PACKER_VCC_NET
.sym 104679 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 104682 $PACKER_VCC_NET
.sym 104683 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 104687 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 104690 $PACKER_VCC_NET
.sym 104691 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 104694 $PACKER_VCC_NET
.sym 104695 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 104698 $PACKER_VCC_NET
.sym 104699 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 104703 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 104706 $PACKER_VCC_NET
.sym 104708 $nextpnr_ICESTORM_LC_136$I3
.sym 104712 $nextpnr_ICESTORM_LC_136$COUT
.sym 104713 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 104733 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0]
.sym 104734 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_I0[1]
.sym 104735 row[6]
.sym 104736 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 104741 brickvga.brick1_SB_LUT4_I0_2_O[0]
.sym 104742 brickvga.brick1_SB_LUT4_I0_2_O[1]
.sym 104743 brickvga.brick1_SB_LUT4_I0_2_O[2]
.sym 104744 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104745 brickvga.brick1[5]
.sym 104746 brickvga.brick1[7]
.sym 104747 row[6]
.sym 104748 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 104749 brickvga.brick1_SB_DFFE_Q_D
.sym 104757 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104758 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104759 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 104760 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 104764 brickvga.brick1_SB_DFFE_Q_D
.sym 104765 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104766 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 104767 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 104768 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104769 brickvga.brick1[1]
.sym 104770 brickvga.brick1[3]
.sym 104771 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104772 brickvga.brick1_SB_LUT4_I0_I3[3]
.sym 104773 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 104783 row[6]
.sym 104784 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 104785 brickvga.brick1_SB_LUT4_I0_O[0]
.sym 104786 brickvga.brick1_SB_LUT4_I0_I3[3]
.sym 104787 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104788 brickvga.brick1_SB_LUT4_I0_O[3]
.sym 104789 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[0]
.sym 104790 brickvga.brick1_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[1]
.sym 104791 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 104792 row[6]
.sym 104793 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104794 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 104795 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 104796 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104799 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 104800 del
.sym 104801 brickvga.brick3_SB_DFFE_Q_D
.sym 104805 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104806 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104807 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 104808 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 104809 brickvga.brick3[5]
.sym 104810 brickvga.brick3[7]
.sym 104811 row[6]
.sym 104812 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 104815 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 104816 del
.sym 104825 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 104826 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 104827 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 104828 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 104829 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 104830 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 104831 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 104832 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 104833 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 104834 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 104835 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 104836 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 104837 brickvga.brick3[1]
.sym 104838 brickvga.brick3[3]
.sym 104839 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104840 brickvga.brick3_SB_LUT4_I0_I3[3]
.sym 104841 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104842 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104843 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 104844 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 104845 brickvga.brick3[9]
.sym 104846 brickvga.brick3_SB_LUT4_I0_1_I1[1]
.sym 104847 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104848 row[6]
.sym 104849 brickvga.brick3_SB_DFFE_Q_D
.sym 104853 brickvga.brick3_SB_LUT4_I0_O[0]
.sym 104854 brickvga.brick3_SB_LUT4_I0_I3[3]
.sym 104855 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104856 brickvga.brick3_SB_LUT4_I0_O[3]
.sym 104857 brickvga.brick3_SB_LUT4_I0_2_O[0]
.sym 104858 brickvga.brick3_SB_LUT4_I0_2_O[1]
.sym 104859 brickvga.brick3_SB_LUT4_I0_2_O[2]
.sym 104860 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104861 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 104862 brickvga.brick0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 104863 row[6]
.sym 104864 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 104866 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 104871 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 104872 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 104874 $PACKER_VCC_NET
.sym 104875 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 104876 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 104877 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 104885 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104886 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 104887 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 104888 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104898 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 104903 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 104907 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 104910 $PACKER_VCC_NET
.sym 104911 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 104915 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 104918 $PACKER_VCC_NET
.sym 104919 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 104922 $PACKER_VCC_NET
.sym 104923 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 104926 $PACKER_VCC_NET
.sym 104927 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 104931 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 104936 $nextpnr_ICESTORM_LC_98$I3
.sym 104937 brickvga.brick0[4]
.sym 104938 brickvga.brick0[6]
.sym 104939 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104940 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 104945 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104946 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 104947 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 104948 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 104949 brickvga.brick0_SB_LUT4_I1_I0[0]
.sym 104950 brickvga.brick0[8]
.sym 104951 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104952 row[6]
.sym 104953 brickvga.brick0_SB_DFFE_Q_D
.sym 104959 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 104960 del
.sym 104965 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 104966 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 104967 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 104968 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 104974 brickvga.567.Y_B_SB_LUT4_O_I1[0]
.sym 104975 brickvga.567.Y_B_SB_LUT4_O_I1[1]
.sym 104976 brickvga.567.Y_B_SB_LUT4_O_I1[2]
.sym 104982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 104983 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 104984 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 104991 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 104992 row[6]
.sym 104993 brickvga.brick5[5]
.sym 104994 brickvga.brick5[7]
.sym 104995 row[6]
.sym 104996 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 104999 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 105000 del
.sym 105001 brickvga.brick5_SB_DFFE_Q_D
.sym 105013 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105014 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 105015 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 105016 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105021 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105022 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105023 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 105024 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 105025 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 105026 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 105027 row[6]
.sym 105028 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 105032 brickvga.brick5_SB_DFFE_Q_D
.sym 105033 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105034 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 105035 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105036 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 105038 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 105039 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 105040 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105041 brickvga.brick2_SB_LUT4_I1_I0[0]
.sym 105042 brickvga.brick2[8]
.sym 105043 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105044 row[6]
.sym 105045 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 105049 brickvga.brick2_SB_LUT4_I1_O[0]
.sym 105050 brickvga.brick2_SB_LUT4_I1_O[1]
.sym 105051 brickvga.brick2_SB_LUT4_I1_O[2]
.sym 105052 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105053 brickvga.brick5_SB_LUT4_I0_2_O[0]
.sym 105054 brickvga.brick5_SB_LUT4_I0_2_O[1]
.sym 105055 brickvga.brick5_SB_LUT4_I0_2_O[2]
.sym 105056 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105061 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105062 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105063 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 105064 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105073 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0]
.sym 105074 brickvga.brick5_SB_LUT4_I0_2_O_SB_LUT4_O_I0[1]
.sym 105075 row[6]
.sym 105076 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 105077 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 105097 brickvga.brick4_SB_DFFE_Q_D
.sym 105105 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105106 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105107 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 105108 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 105109 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105110 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105111 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 105112 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 105113 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105114 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 105115 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 105116 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105121 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 105149 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 105150 brickvga.brick2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 105151 row[6]
.sym 105152 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 105177 brickvga.brick2_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 105314 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 105318 ballvga.ballx[2]
.sym 105319 $PACKER_VCC_NET
.sym 105322 ballvga.ballx[3]
.sym 105323 $PACKER_VCC_NET
.sym 105324 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 105326 ballvga.ballx[4]
.sym 105327 $PACKER_VCC_NET
.sym 105328 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 105330 ballvga.ballx[5]
.sym 105331 $PACKER_VCC_NET
.sym 105332 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 105334 ballvga.ballx[6]
.sym 105335 $PACKER_VCC_NET
.sym 105336 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 105338 ballvga.ballx[7]
.sym 105339 $PACKER_VCC_NET
.sym 105340 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 105342 ballvga.ballx[8]
.sym 105343 $PACKER_VCC_NET
.sym 105344 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 105345 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 105346 ballvga.ballx[9]
.sym 105347 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105348 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 105350 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 105351 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 105352 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105355 ballvga.ballx[2]
.sym 105356 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 105358 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 105359 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 105360 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105362 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 105363 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 105364 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105366 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 105367 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 105368 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105374 ballvga.ballx[2]
.sym 105375 $PACKER_VCC_NET
.sym 105376 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 105378 ballvga.ballx[2]
.sym 105383 ballvga.ballx[3]
.sym 105384 ballvga.ballx[2]
.sym 105387 ballvga.ballx[4]
.sym 105388 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 105391 ballvga.ballx[5]
.sym 105392 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 105395 ballvga.ballx[6]
.sym 105396 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 105399 ballvga.ballx[7]
.sym 105400 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 105403 ballvga.ballx[8]
.sym 105404 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 105407 ballvga.ballx[9]
.sym 105408 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 105410 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 105411 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 105414 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[2]
.sym 105415 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 105418 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[3]
.sym 105419 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105422 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 105423 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 105426 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 105427 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 105430 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[6]
.sym 105431 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 105434 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 105435 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 105438 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 105439 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 105442 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[9]
.sym 105443 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 105448 $nextpnr_ICESTORM_LC_30$I3
.sym 105449 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 105450 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 105451 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 105452 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105453 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 105454 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 105455 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 105456 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 105457 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 105458 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 105459 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 105460 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 105462 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 105463 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 105464 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 105465 ballvga.ballx[2]
.sym 105466 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 105467 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 105468 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 105470 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 105471 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105472 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 105474 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 105478 col[1]
.sym 105479 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 105482 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105483 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 105486 col[3]
.sym 105487 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 105490 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105491 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 105494 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105495 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 105498 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 105499 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 105502 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105503 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 105506 col[8]
.sym 105507 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 105510 col[9]
.sym 105511 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 105513 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 105514 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 105515 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[8]
.sym 105516 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[9]
.sym 105520 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 105524 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 105528 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 105532 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 105534 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 105535 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 105536 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 105538 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 105542 $PACKER_VCC_NET
.sym 105543 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 105546 $PACKER_VCC_NET
.sym 105547 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 105550 $PACKER_VCC_NET
.sym 105551 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105554 $PACKER_VCC_NET
.sym 105555 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 105558 $PACKER_VCC_NET
.sym 105559 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 105562 $PACKER_VCC_NET
.sym 105563 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 105566 $PACKER_VCC_NET
.sym 105567 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 105570 $PACKER_VCC_NET
.sym 105571 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 105575 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 105577 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 105578 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 105579 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[6]
.sym 105580 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[9]
.sym 105584 ballvga.diry_SB_DFF_D_Q[2]
.sym 105602 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 105606 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 105607 $PACKER_VCC_NET
.sym 105610 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 105611 $PACKER_VCC_NET
.sym 105614 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 105618 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 105619 $PACKER_VCC_NET
.sym 105622 row[6]
.sym 105623 $PACKER_VCC_NET
.sym 105626 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 105627 $PACKER_VCC_NET
.sym 105630 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 105631 $PACKER_VCC_NET
.sym 105634 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 105638 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 105639 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[7]
.sym 105640 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[8]
.sym 105646 lives_display_SB_LUT4_I1_O[2]
.sym 105647 brick_display
.sym 105648 ball_display
.sym 105658 del
.sym 105659 ball_display
.sym 105660 brick_display
.sym 105662 brick_display
.sym 105663 lives_display_SB_LUT4_I1_O[2]
.sym 105664 ball_display
.sym 105666 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 105670 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 105674 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 105678 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 105679 $PACKER_VCC_NET
.sym 105682 row[6]
.sym 105683 $PACKER_VCC_NET
.sym 105686 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 105687 $PACKER_VCC_NET
.sym 105690 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 105691 $PACKER_VCC_NET
.sym 105694 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 105700 $nextpnr_ICESTORM_LC_132$I3
.sym 105701 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105702 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 105703 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105704 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105706 row[6]
.sym 105707 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 105708 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 105709 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105710 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105711 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105712 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105713 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 105714 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[1]
.sym 105715 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 105716 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 105717 brickvga.brick1[9]
.sym 105718 brickvga.brick1_SB_LUT4_I0_1_I1[1]
.sym 105719 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105720 row[6]
.sym 105721 brickvga.brick1_SB_DFFE_Q_D
.sym 105725 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105726 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105727 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105728 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105729 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 105730 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_O[1]
.sym 105731 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 105732 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_O[3]
.sym 105733 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 105738 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 105739 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 105740 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0[1]
.sym 105741 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105742 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105743 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105744 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 105747 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 105748 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 105749 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105750 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105751 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105752 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105753 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 105754 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 105755 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 105756 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 105762 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 105766 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 105767 $PACKER_VCC_NET
.sym 105770 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 105771 $PACKER_VCC_NET
.sym 105774 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 105775 $PACKER_VCC_NET
.sym 105778 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 105779 $PACKER_VCC_NET
.sym 105782 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 105786 row[6]
.sym 105787 $PACKER_VCC_NET
.sym 105790 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 105791 $PACKER_VCC_NET
.sym 105794 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 105795 $PACKER_VCC_NET
.sym 105798 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 105802 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 105803 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[1]
.sym 105804 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[2]
.sym 105805 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105806 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105807 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 105808 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 105812 brickvga.brick3_SB_DFFE_Q_D
.sym 105814 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 105815 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 105816 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 105817 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0]
.sym 105818 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_I0[1]
.sym 105819 row[6]
.sym 105820 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 105821 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 105827 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 105828 row[6]
.sym 105829 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105830 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105831 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 105832 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105833 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 105837 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[0]
.sym 105838 brickvga.brick3_SB_LUT4_I0_2_O_SB_LUT4_O_1_I0[1]
.sym 105839 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 105840 row[6]
.sym 105849 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105850 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 105851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105852 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 105853 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105854 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105855 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 105856 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 105858 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 105862 $PACKER_VCC_NET
.sym 105863 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105866 $PACKER_VCC_NET
.sym 105867 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 105871 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 105874 $PACKER_VCC_NET
.sym 105875 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 105878 $PACKER_VCC_NET
.sym 105879 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 105882 $PACKER_VCC_NET
.sym 105883 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 105887 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 105889 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 105890 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 105891 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 105892 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 105895 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 105896 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 105897 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 105898 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 105899 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 105900 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 105901 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 105902 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 105903 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 105904 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 105906 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 105907 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 105908 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 105909 brickvga.brick0_SB_DFFE_Q_D
.sym 105913 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105914 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105915 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 105916 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105918 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 105919 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 105920 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 105922 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 105927 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105930 $PACKER_VCC_NET
.sym 105931 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 105934 $PACKER_VCC_NET
.sym 105935 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 105938 $PACKER_VCC_NET
.sym 105939 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 105943 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 105947 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 105951 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 105953 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 105954 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 105955 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 105956 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 105957 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 105958 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 105959 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 105960 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 105961 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105962 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 105963 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 105964 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 105965 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105966 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105967 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 105968 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 105969 brickvga.brick5[1]
.sym 105970 brickvga.brick5[3]
.sym 105971 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105972 brickvga.brick5_SB_LUT4_I0_I3[3]
.sym 105975 brickvga.del_SB_LUT4_I3_I2[0]
.sym 105976 del
.sym 105977 brickvga.brick5_SB_LUT4_I0_O[0]
.sym 105978 brickvga.brick5_SB_LUT4_I0_I3[3]
.sym 105979 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105980 brickvga.brick5_SB_LUT4_I0_O[3]
.sym 105981 brickvga.brick2_SB_DFFE_Q_D
.sym 105985 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 105986 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105987 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 105988 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105989 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 105990 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105991 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 105992 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105993 brickvga.del_SB_LUT4_I3_I2[0]
.sym 105994 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 105995 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 105996 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 105997 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105998 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 105999 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 106000 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106001 brickvga.brick2_SB_DFFE_Q_D
.sym 106009 brickvga.brick2[4]
.sym 106010 brickvga.brick2[6]
.sym 106011 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106012 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 106013 brickvga.brick2[0]
.sym 106014 brickvga.brick2[2]
.sym 106015 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106016 brickvga.brick2_SB_LUT4_I0_1_O[3]
.sym 106021 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106022 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 106023 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 106024 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106027 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 106028 del
.sym 106037 brickvga.brick2_SB_DFFE_Q_D
.sym 106041 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106042 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106043 brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O_I3[2]
.sym 106044 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 106049 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106050 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 106051 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 106052 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106053 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 106057 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106058 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 106059 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 106060 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106061 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106062 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 106063 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106064 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 106065 brickvga.brick4[0]
.sym 106066 brickvga.brick4[2]
.sym 106067 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106068 brickvga.brick4_SB_LUT4_I0_1_O[3]
.sym 106069 brickvga.brick4_SB_LUT4_I1_O[0]
.sym 106070 brickvga.brick4_SB_LUT4_I1_O[1]
.sym 106071 brickvga.brick4_SB_LUT4_I1_O[2]
.sym 106072 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106073 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106074 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106075 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106076 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 106077 brickvga.brick4_SB_LUT4_I1_I0[0]
.sym 106078 brickvga.brick4[8]
.sym 106079 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106080 row[6]
.sym 106101 brickvga.brick4[4]
.sym 106102 brickvga.brick4[6]
.sym 106103 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106104 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 106105 brickvga.brick4_SB_DFFE_Q_D
.sym 106137 brickvga.brick4_SB_DFFE_Q_D
.sym 106149 brickvga.brick4_SB_DFFE_Q_D
.sym 106276 paddlevga.paddlex[4]
.sym 106288 paddlevga.paddlex[3]
.sym 106304 paddlevga.paddlex[5]
.sym 106306 nes_latch_SB_LUT4_I2_I1[0]
.sym 106311 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 106314 $PACKER_VCC_NET
.sym 106315 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 106318 $PACKER_VCC_NET
.sym 106319 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 106323 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 106327 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 106331 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 106335 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 106340 $nextpnr_ICESTORM_LC_38$I3
.sym 106344 paddlevga.paddlex[2]
.sym 106348 nes_latch_SB_LUT4_I2_O[2]
.sym 106352 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 106353 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[8]
.sym 106354 nes_latch_SB_LUT4_I2_I1[7]
.sym 106355 nes_impl.shift[6]
.sym 106356 nes_impl.shift[7]
.sym 106357 nes_latch_SB_LUT4_I1_I0[0]
.sym 106358 nes_latch$SB_IO_OUT
.sym 106359 nes_latch_SB_LUT4_I1_I0[2]
.sym 106360 nes_latch_SB_LUT4_I1_I0[3]
.sym 106364 paddlevga.paddlex[7]
.sym 106366 nes_latch_SB_LUT4_I2_I1[7]
.sym 106367 nes_latch$SB_IO_OUT
.sym 106368 nes_impl.shift[6]
.sym 106370 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 106375 paddlevga.paddlex[2]
.sym 106379 paddlevga.paddlex[3]
.sym 106380 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 106382 $PACKER_VCC_NET
.sym 106383 paddlevga.paddlex[4]
.sym 106384 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 106386 $PACKER_VCC_NET
.sym 106387 paddlevga.paddlex[5]
.sym 106388 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 106391 paddlevga.paddlex[6]
.sym 106392 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 106395 paddlevga.paddlex[7]
.sym 106396 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 106399 paddlevga.paddlex[8]
.sym 106400 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 106403 nes_latch_SB_LUT4_I2_O[2]
.sym 106404 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 106409 nes_impl.shift[6]
.sym 106414 row[6]
.sym 106415 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 106416 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106429 nes_impl.shift[5]
.sym 106434 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 106435 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106438 ballvga.ballx_SB_LUT4_O_I3[1]
.sym 106439 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 106442 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 106443 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106446 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 106447 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 106450 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 106451 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 106454 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 106455 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 106458 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 106459 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 106462 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 106463 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 106466 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 106467 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 106472 $nextpnr_ICESTORM_LC_31$I3
.sym 106476 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 106484 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 106488 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 106494 nes_latch$SB_IO_OUT
.sym 106495 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 106496 nes_impl.shift[3]
.sym 106498 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 106503 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106506 $PACKER_VCC_NET
.sym 106507 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 106510 $PACKER_VCC_NET
.sym 106511 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106515 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 106519 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106522 $PACKER_VCC_NET
.sym 106523 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106526 $PACKER_VCC_NET
.sym 106527 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106530 $PACKER_VCC_NET
.sym 106531 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106535 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106540 $nextpnr_ICESTORM_LC_108$I3
.sym 106543 nes_latch_SB_LUT4_I1_1_O[1]
.sym 106544 nes_latch_SB_LUT4_I1_1_O[0]
.sym 106551 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 106552 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 106553 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 106562 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 106566 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 106570 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 106571 $PACKER_VCC_NET
.sym 106574 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106575 $PACKER_VCC_NET
.sym 106578 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 106582 row[6]
.sym 106583 $PACKER_VCC_NET
.sym 106586 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 106587 $PACKER_VCC_NET
.sym 106590 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 106591 $PACKER_VCC_NET
.sym 106594 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 106597 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 106598 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 106599 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 106600 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 106622 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 106623 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 106624 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 106626 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106630 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 106634 row[6]
.sym 106635 $PACKER_VCC_NET
.sym 106638 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 106639 $PACKER_VCC_NET
.sym 106642 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 106643 $PACKER_VCC_NET
.sym 106646 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 106652 $nextpnr_ICESTORM_LC_90$I3
.sym 106653 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 106658 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106662 $PACKER_VCC_NET
.sym 106663 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 106666 $PACKER_VCC_NET
.sym 106667 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106670 $PACKER_VCC_NET
.sym 106671 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 106674 $PACKER_VCC_NET
.sym 106675 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 106678 $PACKER_VCC_NET
.sym 106679 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 106683 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 106687 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 106691 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 106696 $nextpnr_ICESTORM_LC_146$I3
.sym 106697 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0[1]
.sym 106698 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 106699 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106700 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 106701 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106702 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106703 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 106704 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106705 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 106709 nes_latch_SB_LUT4_I1_I0[2]
.sym 106710 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[1]
.sym 106711 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 106712 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 106713 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 106714 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0[1]
.sym 106715 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 106716 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106719 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 106720 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106722 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 106723 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 106724 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 106725 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106726 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 106727 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 106728 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[3]
.sym 106729 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106730 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 106731 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 106732 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106734 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 106735 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 106736 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 106737 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106738 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106739 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 106740 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 106742 lives_display
.sym 106743 brick_display
.sym 106744 ball_display
.sym 106746 brick_display
.sym 106747 lives_display
.sym 106748 ball_display
.sym 106749 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 106754 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 106759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106762 $PACKER_VCC_NET
.sym 106763 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 106766 $PACKER_VCC_NET
.sym 106767 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106770 $PACKER_VCC_NET
.sym 106771 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 106775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106778 $PACKER_VCC_NET
.sym 106779 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106782 $PACKER_VCC_NET
.sym 106783 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106787 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106791 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106796 $nextpnr_ICESTORM_LC_67$I3
.sym 106797 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106798 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106799 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106800 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 106801 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106802 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 106803 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 106804 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106807 col[8]
.sym 106808 col[9]
.sym 106809 brickvga.brick3_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 106814 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106815 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 106816 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 106818 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106822 $PACKER_VCC_NET
.sym 106823 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 106826 $PACKER_VCC_NET
.sym 106827 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106830 $PACKER_VCC_NET
.sym 106831 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 106835 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 106839 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 106843 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 106846 $PACKER_VCC_NET
.sym 106847 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 106851 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 106853 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 106854 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 106855 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 106856 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 106857 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 106858 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 106859 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 106860 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 106863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106864 col[3]
.sym 106865 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106866 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 106867 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 106868 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 106870 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106871 col[3]
.sym 106872 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 106873 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106874 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106875 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 106876 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 106877 brickvga.brick0_SB_DFFE_Q_D
.sym 106882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 106890 $PACKER_VCC_NET
.sym 106891 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106894 $PACKER_VCC_NET
.sym 106895 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 106899 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106902 $PACKER_VCC_NET
.sym 106903 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106907 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106910 $PACKER_VCC_NET
.sym 106911 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106915 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106920 $nextpnr_ICESTORM_LC_161$I3
.sym 106921 brickvga.brick5[9]
.sym 106922 brickvga.brick5_SB_LUT4_I0_1_I1[1]
.sym 106923 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106924 row[6]
.sym 106925 brickvga.brick5_SB_DFFE_Q_D
.sym 106929 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106930 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 106931 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106932 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 106933 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106934 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 106935 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106936 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 106937 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106938 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106939 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106940 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 106941 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106942 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 106943 brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 106944 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106946 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106951 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 106955 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106958 $PACKER_VCC_NET
.sym 106959 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106963 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106966 $PACKER_VCC_NET
.sym 106967 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106971 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106974 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 106975 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 106976 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 106977 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106978 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106979 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 106980 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 107005 brickvga.brick2_SB_DFFE_Q_D
.sym 107009 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 107010 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 107011 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 107012 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 107013 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 107014 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 107015 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 107016 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 107018 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 107019 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 107020 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 107021 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 107022 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 107023 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 107024 brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O_I3[1]
.sym 107025 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107026 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 107027 row[6]
.sym 107028 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 107029 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 107037 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 107038 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 107039 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 107040 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 107064 brickvga.brick4_SB_DFFE_Q_D
.sym 107065 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 107085 brickvga.brick4_SB_DFFE_Q_D
.sym 107234 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 107239 paddlevga.paddlex[2]
.sym 107240 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 107243 paddlevga.paddlex[3]
.sym 107244 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 107247 paddlevga.paddlex[4]
.sym 107248 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 107251 paddlevga.paddlex[5]
.sym 107252 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 107255 paddlevga.paddlex[6]
.sym 107256 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 107259 paddlevga.paddlex[7]
.sym 107260 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 107263 paddlevga.paddlex[8]
.sym 107264 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 107265 nes_latch_SB_LUT4_I2_O[0]
.sym 107266 nes_latch_SB_LUT4_I2_O[1]
.sym 107267 nes_latch_SB_LUT4_I2_O[2]
.sym 107268 nes_latch_SB_LUT4_I2_O[3]
.sym 107270 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[7]
.sym 107271 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[7]
.sym 107272 nes_latch_SB_LUT4_I2_O[1]
.sym 107274 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[6]
.sym 107275 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[6]
.sym 107276 nes_latch_SB_LUT4_I2_O[1]
.sym 107278 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 107279 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[5]
.sym 107280 nes_latch_SB_LUT4_I2_O[1]
.sym 107282 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 107283 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]
.sym 107284 nes_latch_SB_LUT4_I2_O[1]
.sym 107286 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[1]
.sym 107287 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 107288 nes_latch_SB_LUT4_I2_O[1]
.sym 107290 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[4]
.sym 107291 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[4]
.sym 107292 nes_latch_SB_LUT4_I2_O[1]
.sym 107294 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 107295 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 107296 nes_latch_SB_LUT4_I2_O[1]
.sym 107298 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 107302 paddlevga.paddlex[2]
.sym 107303 $PACKER_VCC_NET
.sym 107306 paddlevga.paddlex[3]
.sym 107307 $PACKER_VCC_NET
.sym 107308 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 107310 paddlevga.paddlex[4]
.sym 107311 $PACKER_VCC_NET
.sym 107312 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 107314 paddlevga.paddlex[5]
.sym 107315 $PACKER_VCC_NET
.sym 107316 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 107318 paddlevga.paddlex[6]
.sym 107319 $PACKER_VCC_NET
.sym 107320 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 107322 paddlevga.paddlex[7]
.sym 107323 $PACKER_VCC_NET
.sym 107324 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 107326 paddlevga.paddlex[8]
.sym 107327 $PACKER_VCC_NET
.sym 107328 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 107330 nes_latch_SB_LUT4_I2_O[2]
.sym 107331 $PACKER_VCC_NET
.sym 107332 nes_latch_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 107336 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 107340 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 107342 paddlevga.paddlex[2]
.sym 107343 $PACKER_VCC_NET
.sym 107344 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 107347 paddlevga.paddlex[2]
.sym 107348 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 107349 nes_data$SB_IO_IN
.sym 107354 paddlevga.paddlex[2]
.sym 107355 $PACKER_VCC_NET
.sym 107356 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 107357 nes_impl.shift[7]
.sym 107362 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 107363 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 107366 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 107367 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 107370 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 107371 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 107374 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107375 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 107378 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 107379 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 107382 row[6]
.sym 107383 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 107386 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 107387 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 107390 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 107391 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 107394 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 107395 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 107400 $nextpnr_ICESTORM_LC_120$I3
.sym 107405 nes_impl.shift[4]
.sym 107412 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107413 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 107414 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107415 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 107416 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 107426 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107431 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 107435 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107438 $PACKER_VCC_NET
.sym 107439 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 107443 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107446 $PACKER_VCC_NET
.sym 107447 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107450 $PACKER_VCC_NET
.sym 107451 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107454 $PACKER_VCC_NET
.sym 107455 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107459 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107461 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[8]
.sym 107462 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[9]
.sym 107463 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 107464 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 107466 nes_latch_SB_LUT4_I1_1_O[0]
.sym 107467 nes_latch_SB_LUT4_I1_1_O[1]
.sym 107468 nes_latch_SB_LUT4_I1_1_O[2]
.sym 107469 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q
.sym 107475 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 107476 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 107488 ballvga.nextlife[0]
.sym 107490 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 107494 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107495 $PACKER_VCC_NET
.sym 107498 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 107499 $PACKER_VCC_NET
.sym 107502 row[6]
.sym 107503 $PACKER_VCC_NET
.sym 107506 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 107507 $PACKER_VCC_NET
.sym 107510 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 107511 $PACKER_VCC_NET
.sym 107514 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 107520 $nextpnr_ICESTORM_LC_141$I3
.sym 107522 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 107526 $PACKER_VCC_NET
.sym 107527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107530 $PACKER_VCC_NET
.sym 107531 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 107535 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107538 $PACKER_VCC_NET
.sym 107539 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 107543 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107546 $PACKER_VCC_NET
.sym 107547 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107550 $PACKER_VCC_NET
.sym 107551 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107554 $PACKER_VCC_NET
.sym 107555 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107559 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107562 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 107563 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 107564 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 107569 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 107570 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 107571 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 107572 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 107578 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107579 row[6]
.sym 107580 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 107581 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 107582 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107583 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 107584 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 107586 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 107590 $PACKER_VCC_NET
.sym 107591 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107594 $PACKER_VCC_NET
.sym 107595 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 107598 $PACKER_VCC_NET
.sym 107599 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107602 $PACKER_VCC_NET
.sym 107603 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 107607 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 107610 $PACKER_VCC_NET
.sym 107611 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 107615 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 107618 $PACKER_VCC_NET
.sym 107619 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 107623 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 107628 $nextpnr_ICESTORM_LC_63$I3
.sym 107629 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 107630 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 107631 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 107632 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 107633 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 107634 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 107635 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 107636 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 107639 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 107640 row[6]
.sym 107641 brickvga.brick1_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 107647 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 107648 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[0]
.sym 107650 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 107654 $PACKER_VCC_NET
.sym 107655 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 107663 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107666 $PACKER_VCC_NET
.sym 107667 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 107671 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107674 $PACKER_VCC_NET
.sym 107675 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107678 $PACKER_VCC_NET
.sym 107679 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107683 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107687 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107692 $nextpnr_ICESTORM_LC_53$I3
.sym 107693 brickvga.brick3_SB_DFFE_Q_D
.sym 107699 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107700 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107701 col[9]
.sym 107702 col[3]
.sym 107703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107704 col[8]
.sym 107707 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[0]
.sym 107708 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 107714 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 107719 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107723 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 107726 $PACKER_VCC_NET
.sym 107727 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107731 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 107734 $PACKER_VCC_NET
.sym 107735 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 107738 $PACKER_VCC_NET
.sym 107739 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 107743 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 107746 $PACKER_VCC_NET
.sym 107747 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 107751 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 107753 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 107754 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[9]
.sym 107755 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[9]
.sym 107756 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[9]
.sym 107757 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 107761 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 107762 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107763 col[1]
.sym 107764 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 107767 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 107768 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 107771 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 107772 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107774 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 107775 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 107776 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107778 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 107783 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107786 $PACKER_VCC_NET
.sym 107787 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 107791 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107794 $PACKER_VCC_NET
.sym 107795 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 107799 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107802 $PACKER_VCC_NET
.sym 107803 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107807 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107810 $PACKER_VCC_NET
.sym 107811 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107815 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107818 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 107819 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 107820 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 107823 col[1]
.sym 107824 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 107826 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 107827 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_I2[1]
.sym 107828 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_I2[2]
.sym 107829 col[3]
.sym 107830 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 107831 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107832 col[1]
.sym 107833 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 107834 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 107835 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107836 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 107837 brickvga.brick5_SB_DFFE_Q_D
.sym 107851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107852 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 107853 brickvga.brick5_SB_DFFE_Q_D
.sym 107859 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 107860 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 107874 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 107879 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107883 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 107887 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107890 $PACKER_VCC_NET
.sym 107891 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 107895 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107899 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107902 $PACKER_VCC_NET
.sym 107903 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107906 $PACKER_VCC_NET
.sym 107907 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107911 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107913 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 107914 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 107915 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 107916 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 107921 brickvga.brick5_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.sym 107930 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 107931 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 107932 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107938 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 107943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107946 $PACKER_VCC_NET
.sym 107947 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 107950 $PACKER_VCC_NET
.sym 107951 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107955 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 107958 $PACKER_VCC_NET
.sym 107959 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107963 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107967 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107970 $PACKER_VCC_NET
.sym 107971 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107975 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107980 $nextpnr_ICESTORM_LC_105$I3
.sym 107993 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 107997 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 107998 brickvga.brick4_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 107999 row[6]
.sym 108000 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 108005 brickvga.brick4_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 108194 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 108198 paddlevga.paddlex[2]
.sym 108202 paddlevga.paddlex[3]
.sym 108206 paddlevga.paddlex[4]
.sym 108207 $PACKER_VCC_NET
.sym 108210 paddlevga.paddlex[5]
.sym 108211 $PACKER_VCC_NET
.sym 108214 paddlevga.paddlex[6]
.sym 108218 paddlevga.paddlex[7]
.sym 108219 $PACKER_VCC_NET
.sym 108222 paddlevga.paddlex[8]
.sym 108223 $PACKER_VCC_NET
.sym 108226 nes_latch_SB_LUT4_I2_O[2]
.sym 108232 $nextpnr_ICESTORM_LC_77$I3
.sym 108233 nes_impl.ccount[15]
.sym 108234 nes_impl.ccount[16]
.sym 108235 nes_impl.ccount[17]
.sym 108236 nes_impl.ccount[9]
.sym 108239 nes_latch_SB_LUT4_O_I2[0]
.sym 108240 nes_latch_SB_LUT4_O_I2[1]
.sym 108245 nes_impl.ccount[15]
.sym 108246 nes_impl.ccount[16]
.sym 108247 nes_impl.ccount[17]
.sym 108248 nes_impl.ccount[9]
.sym 108252 nes_impl.ccount[9]
.sym 108256 nes_impl.ccount[15]
.sym 108258 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 108262 paddlevga.paddlex[2]
.sym 108263 $PACKER_VCC_NET
.sym 108266 paddlevga.paddlex[3]
.sym 108267 $PACKER_VCC_NET
.sym 108268 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 108270 paddlevga.paddlex[4]
.sym 108272 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 108274 paddlevga.paddlex[5]
.sym 108276 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 108278 paddlevga.paddlex[6]
.sym 108279 $PACKER_VCC_NET
.sym 108280 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 108282 paddlevga.paddlex[7]
.sym 108283 $PACKER_VCC_NET
.sym 108284 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 108286 paddlevga.paddlex[8]
.sym 108287 $PACKER_VCC_NET
.sym 108288 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 108290 nes_latch_SB_LUT4_I2_O[2]
.sym 108291 $PACKER_VCC_NET
.sym 108292 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 108296 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 108300 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 108304 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 108305 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 108306 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 108307 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 108308 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 108309 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108310 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 108311 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 108312 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 108316 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 108320 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 108322 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 108323 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 108326 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 108327 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 108330 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 108331 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 108334 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108335 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 108338 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 108339 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 108342 row[6]
.sym 108343 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 108346 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 108347 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 108350 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 108351 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 108354 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 108355 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 108360 $nextpnr_ICESTORM_LC_143$I3
.sym 108361 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 108362 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 108363 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 108364 row[6]
.sym 108365 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108366 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 108367 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 108368 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 108372 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 108373 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 108374 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 108375 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108376 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108380 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 108386 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 108390 $PACKER_VCC_NET
.sym 108391 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108395 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 108399 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108403 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 108407 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108410 $PACKER_VCC_NET
.sym 108411 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108414 $PACKER_VCC_NET
.sym 108415 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108418 $PACKER_VCC_NET
.sym 108419 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108423 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108428 $nextpnr_ICESTORM_LC_139$I3
.sym 108450 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 108455 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108458 $PACKER_VCC_NET
.sym 108459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 108463 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108466 $PACKER_VCC_NET
.sym 108467 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 108470 $PACKER_VCC_NET
.sym 108471 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108475 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108478 $PACKER_VCC_NET
.sym 108479 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108483 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108487 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108492 $nextpnr_ICESTORM_LC_112$I3
.sym 108514 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 108519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108523 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 108526 $PACKER_VCC_NET
.sym 108527 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108531 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 108535 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108538 $PACKER_VCC_NET
.sym 108539 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108542 $PACKER_VCC_NET
.sym 108543 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108547 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108551 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108554 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 108555 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 108556 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]
.sym 108575 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 108576 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 108578 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 108582 $PACKER_VCC_NET
.sym 108583 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108586 $PACKER_VCC_NET
.sym 108587 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 108591 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108595 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108598 $PACKER_VCC_NET
.sym 108599 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108603 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108607 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108612 $nextpnr_ICESTORM_LC_96$I3
.sym 108629 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 108640 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 108642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108646 $PACKER_VCC_NET
.sym 108647 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 108650 $PACKER_VCC_NET
.sym 108651 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108654 $PACKER_VCC_NET
.sym 108655 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 108658 $PACKER_VCC_NET
.sym 108659 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108663 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108667 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108670 $PACKER_VCC_NET
.sym 108671 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108675 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108680 $nextpnr_ICESTORM_LC_149$I3
.sym 108684 col[3]
.sym 108685 brickvga.brick0_SB_LUT4_I1_I0_SB_DFFE_Q_D
.sym 108692 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 108696 col[9]
.sym 108700 col[8]
.sym 108704 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 108706 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 108710 $PACKER_VCC_NET
.sym 108711 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108715 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 108719 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108722 $PACKER_VCC_NET
.sym 108723 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 108726 $PACKER_VCC_NET
.sym 108727 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108730 $PACKER_VCC_NET
.sym 108731 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108735 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108738 $PACKER_VCC_NET
.sym 108739 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108743 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108748 $nextpnr_ICESTORM_LC_158$I3
.sym 108757 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 108758 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 108759 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 108760 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 108770 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 108775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108778 $PACKER_VCC_NET
.sym 108779 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 108782 $PACKER_VCC_NET
.sym 108783 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108786 $PACKER_VCC_NET
.sym 108787 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 108790 $PACKER_VCC_NET
.sym 108791 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108794 $PACKER_VCC_NET
.sym 108795 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108799 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108802 $PACKER_VCC_NET
.sym 108803 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108807 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108810 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[0]
.sym 108811 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 108812 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[2]
.sym 108818 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 108819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108820 col[3]
.sym 108821 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 108822 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 108823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 108824 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 108829 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 108830 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 108831 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 108832 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 108834 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 108838 $PACKER_VCC_NET
.sym 108839 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108843 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108846 $PACKER_VCC_NET
.sym 108847 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108851 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108855 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108857 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[0]
.sym 108858 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 108859 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 108860 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[3]
.sym 108861 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 108862 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 108863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 108864 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 108866 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 108870 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 108871 $PACKER_VCC_NET
.sym 108874 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 108880 $nextpnr_ICESTORM_LC_65$I3
.sym 109154 nes_impl.ccount[0]
.sym 109159 nes_impl.ccount[1]
.sym 109163 nes_impl.ccount[2]
.sym 109164 nes_impl.nesclk_SB_CARRY_I1_CO[2]
.sym 109167 nes_impl.ccount[3]
.sym 109168 nes_impl.nesclk_SB_CARRY_I1_CO[3]
.sym 109171 nes_impl.ccount[4]
.sym 109172 nes_impl.nesclk_SB_CARRY_I1_CO[4]
.sym 109175 nes_impl.ccount[5]
.sym 109176 nes_impl.nesclk_SB_CARRY_I1_CO[5]
.sym 109179 nes_impl.ccount[6]
.sym 109180 nes_impl.nesclk_SB_CARRY_I1_CO[6]
.sym 109183 nes_impl.ccount[7]
.sym 109184 nes_impl.nesclk_SB_CARRY_I1_CO[7]
.sym 109187 nes_clock_SB_LUT4_O_I0[2]
.sym 109188 nes_impl.nesclk_SB_CARRY_I1_CO[8]
.sym 109191 nes_impl.ccount[9]
.sym 109192 nes_impl.nesclk_SB_CARRY_I1_CO[9]
.sym 109195 nes_impl.ccount[10]
.sym 109196 nes_impl.nesclk_SB_CARRY_I1_CO[10]
.sym 109199 nes_impl.ccount[11]
.sym 109200 nes_impl.nesclk_SB_CARRY_I1_CO[11]
.sym 109203 nes_impl.ccount[12]
.sym 109204 nes_impl.nesclk_SB_CARRY_I1_CO[12]
.sym 109207 nes_impl.ccount[13]
.sym 109208 nes_impl.nesclk_SB_CARRY_I1_CO[13]
.sym 109211 nes_impl.ccount[14]
.sym 109212 nes_impl.nesclk_SB_CARRY_I1_CO[14]
.sym 109215 nes_impl.ccount[15]
.sym 109216 nes_impl.nesclk_SB_CARRY_I1_CO[15]
.sym 109219 nes_impl.ccount[16]
.sym 109220 nes_impl.nesclk_SB_CARRY_I1_CO[16]
.sym 109223 nes_impl.ccount[17]
.sym 109224 nes_impl.nesclk_SB_CARRY_I1_CO[17]
.sym 109227 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 109228 nes_impl.nesclk_SB_CARRY_I1_CO[18]
.sym 109231 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 109232 nes_impl.nesclk_SB_CARRY_I1_CO[19]
.sym 109235 nes_impl.ccount[20]
.sym 109236 nes_impl.nesclk_SB_CARRY_I1_CO[20]
.sym 109237 nes_impl.ccount[10]
.sym 109238 nes_impl.ccount[11]
.sym 109239 nes_impl.ccount[13]
.sym 109240 nes_impl.ccount[14]
.sym 109241 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 109242 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 109243 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 109244 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 109247 nes_impl.ccount[20]
.sym 109248 nes_impl.ccount[12]
.sym 109250 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109254 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 109258 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 109259 $PACKER_VCC_NET
.sym 109260 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 109262 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 109263 $PACKER_VCC_NET
.sym 109264 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 109266 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109267 $PACKER_VCC_NET
.sym 109268 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 109270 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 109272 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 109274 row[6]
.sym 109276 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 109278 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 109279 $PACKER_VCC_NET
.sym 109280 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 109282 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 109284 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 109286 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 109287 $PACKER_VCC_NET
.sym 109288 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 109292 $nextpnr_ICESTORM_LC_83$I3
.sym 109314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109315 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109318 col[3]
.sym 109319 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 109322 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 109323 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 109326 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 109327 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 109330 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 109331 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 109334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109335 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 109338 col[8]
.sym 109339 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 109342 col[9]
.sym 109343 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 109347 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 109351 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 109355 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109359 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109363 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109367 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109371 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109375 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109379 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109383 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109388 $nextpnr_ICESTORM_LC_94$I3
.sym 109410 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 109414 $PACKER_VCC_NET
.sym 109415 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109418 $PACKER_VCC_NET
.sym 109419 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 109422 $PACKER_VCC_NET
.sym 109423 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109426 $PACKER_VCC_NET
.sym 109427 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 109431 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109434 $PACKER_VCC_NET
.sym 109435 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109439 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109442 $PACKER_VCC_NET
.sym 109443 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109447 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109452 $nextpnr_ICESTORM_LC_17$I3
.sym 109474 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 109478 $PACKER_VCC_NET
.sym 109479 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 109483 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109487 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 109490 $PACKER_VCC_NET
.sym 109491 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 109494 $PACKER_VCC_NET
.sym 109495 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 109498 $PACKER_VCC_NET
.sym 109499 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 109502 $PACKER_VCC_NET
.sym 109503 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 109507 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 109509 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 109510 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 109511 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 109512 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 109519 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109520 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 109530 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 109531 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109532 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109538 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 109543 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 109550 $PACKER_VCC_NET
.sym 109551 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109555 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 109558 $PACKER_VCC_NET
.sym 109559 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109562 $PACKER_VCC_NET
.sym 109563 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109567 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109570 $PACKER_VCC_NET
.sym 109571 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109575 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109580 $nextpnr_ICESTORM_LC_122$I3
.sym 109581 col[1]
.sym 109582 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109583 col[3]
.sym 109584 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 109593 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 109594 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 109595 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 109596 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 109602 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 109607 col[1]
.sym 109608 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 109611 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109612 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 109615 col[3]
.sym 109616 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 109619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 109620 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 109623 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 109624 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 109627 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 109628 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 109631 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109632 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 109635 col[8]
.sym 109636 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 109639 col[9]
.sym 109640 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 109643 col[9]
.sym 109644 col[8]
.sym 109648 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109656 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109660 col[1]
.sym 109664 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 109666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109671 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 109675 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109679 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 109683 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109687 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109690 $PACKER_VCC_NET
.sym 109691 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109694 $PACKER_VCC_NET
.sym 109695 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109699 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109703 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[9]
.sym 109704 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 109705 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 109706 col[9]
.sym 109707 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 109708 col[8]
.sym 109715 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 109716 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109717 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 109718 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 109719 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_I2[1]
.sym 109720 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 109729 col[8]
.sym 109730 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 109732 col[9]
.sym 109738 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 109739 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 109740 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 109741 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 109742 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 109743 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 109744 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[3]
.sym 109750 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 109751 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 109752 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 109754 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 109755 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109756 col[3]
.sym 109762 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 109766 $PACKER_VCC_NET
.sym 109767 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 109768 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 109770 $PACKER_VCC_NET
.sym 109771 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 109774 $PACKER_VCC_NET
.sym 109775 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 109778 $PACKER_VCC_NET
.sym 109779 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 109783 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 109786 $PACKER_VCC_NET
.sym 109788 $nextpnr_ICESTORM_LC_69$I3
.sym 109790 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 109791 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 109792 $nextpnr_ICESTORM_LC_69$COUT
.sym 109794 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 109798 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 109799 $PACKER_VCC_NET
.sym 109802 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109806 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 109810 row[6]
.sym 109814 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 109818 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 109819 $PACKER_VCC_NET
.sym 109822 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 109828 $nextpnr_ICESTORM_LC_10$I3
.sym 109834 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 109835 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109836 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 109842 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 109843 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 109844 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 109849 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 109850 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109851 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 109852 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 109858 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 109863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109867 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 109871 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109875 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 109878 $PACKER_VCC_NET
.sym 109879 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109882 $PACKER_VCC_NET
.sym 109883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109886 $PACKER_VCC_NET
.sym 109887 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109890 $PACKER_VCC_NET
.sym 109891 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109895 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109898 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 109899 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 109900 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 110114 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 110119 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 110123 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 110124 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 110126 $PACKER_VCC_NET
.sym 110127 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110128 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 110130 $PACKER_VCC_NET
.sym 110131 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 110132 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 110134 $PACKER_VCC_NET
.sym 110135 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 110136 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 110139 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 110140 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 110142 $PACKER_VCC_NET
.sym 110143 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 110144 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 110146 $PACKER_VCC_NET
.sym 110147 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 110148 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 110151 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 110152 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 110156 $nextpnr_ICESTORM_LC_156$I3
.sym 110160 nes_impl.ccount[17]
.sym 110164 nes_impl.ccount[12]
.sym 110165 nes_impl.ccount[10]
.sym 110166 nes_impl.ccount[11]
.sym 110167 nes_impl.ccount[13]
.sym 110168 nes_impl.ccount[14]
.sym 110171 nes_impl.ccount[1]
.sym 110172 nes_impl.ccount[0]
.sym 110176 nes_impl.ccount[0]
.sym 110180 nes_impl.ccount[16]
.sym 110184 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 110188 nes_impl.ccount[10]
.sym 110192 nes_impl.ccount[20]
.sym 110193 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 110194 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 110195 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 110196 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 110200 nes_impl.ccount[11]
.sym 110204 nes_impl.ccount[14]
.sym 110208 nes_impl.ccount[13]
.sym 110210 nes_clock_SB_LUT4_O_I3[0]
.sym 110215 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 110219 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 110222 $PACKER_VCC_NET
.sym 110223 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 110227 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110231 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110235 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110239 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110243 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110247 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 110251 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 110255 nes_clock_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 110257 nes_clock_SB_LUT4_O_I0[0]
.sym 110258 nes_clock_SB_LUT4_O_I0[1]
.sym 110259 nes_clock_SB_LUT4_O_I0[2]
.sym 110260 nes_clock_SB_LUT4_O_I0[3]
.sym 110264 nes_clock_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 110278 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110280 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110338 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 110342 $PACKER_VCC_NET
.sym 110343 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 110346 $PACKER_VCC_NET
.sym 110347 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 110348 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 110350 $PACKER_VCC_NET
.sym 110351 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 110352 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 110354 $PACKER_VCC_NET
.sym 110355 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 110356 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 110359 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 110360 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 110364 $nextpnr_ICESTORM_LC_57$I3
.sym 110370 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 110375 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110379 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 110383 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110387 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 110391 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110394 $PACKER_VCC_NET
.sym 110395 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110399 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110402 $PACKER_VCC_NET
.sym 110403 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110407 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110410 $PACKER_VCC_NET
.sym 110412 $nextpnr_ICESTORM_LC_8$I3
.sym 110413 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 110414 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 110415 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2[8]
.sym 110416 $nextpnr_ICESTORM_LC_8$COUT
.sym 110434 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 110439 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 110443 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 110447 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110450 $PACKER_VCC_NET
.sym 110451 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 110454 $PACKER_VCC_NET
.sym 110455 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 110458 $PACKER_VCC_NET
.sym 110459 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 110462 $PACKER_VCC_NET
.sym 110463 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 110467 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 110471 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 110473 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 110474 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 110475 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 110476 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 110498 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110502 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110506 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 110507 $PACKER_VCC_NET
.sym 110510 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 110511 $PACKER_VCC_NET
.sym 110514 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 110518 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 110519 $PACKER_VCC_NET
.sym 110522 row[6]
.sym 110523 $PACKER_VCC_NET
.sym 110526 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110530 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 110531 $PACKER_VCC_NET
.sym 110534 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 110537 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 110538 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 110539 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 110540 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 110543 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 110544 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 110578 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 110579 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 110580 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 110581 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[0]
.sym 110587 col[1]
.sym 110588 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 110593 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 110594 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 110595 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 110596 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 110626 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110630 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110634 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 110635 $PACKER_VCC_NET
.sym 110638 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 110639 $PACKER_VCC_NET
.sym 110642 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 110643 $PACKER_VCC_NET
.sym 110646 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 110647 $PACKER_VCC_NET
.sym 110650 row[6]
.sym 110651 $PACKER_VCC_NET
.sym 110654 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110655 $PACKER_VCC_NET
.sym 110658 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 110659 $PACKER_VCC_NET
.sym 110662 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 110666 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 110667 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 110668 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 110690 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 110695 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 110699 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110702 $PACKER_VCC_NET
.sym 110703 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 110707 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 110711 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 110714 $PACKER_VCC_NET
.sym 110715 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 110719 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 110723 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 110726 $PACKER_VCC_NET
.sym 110728 $nextpnr_ICESTORM_LC_55$I3
.sym 110730 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 110731 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 110732 $nextpnr_ICESTORM_LC_55$COUT
.sym 110737 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 110738 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 110739 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 110740 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 110745 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 110746 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 110747 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 110748 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 110749 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 110750 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 110751 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 110752 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 110754 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110758 $PACKER_VCC_NET
.sym 110759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 110762 $PACKER_VCC_NET
.sym 110763 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110767 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 110770 $PACKER_VCC_NET
.sym 110771 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110774 $PACKER_VCC_NET
.sym 110775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110778 $PACKER_VCC_NET
.sym 110779 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110782 $PACKER_VCC_NET
.sym 110783 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110787 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110789 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110790 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 110791 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 110792 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 110793 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 110794 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 110795 col[3]
.sym 110796 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 110797 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 110798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110799 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110800 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 110802 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 110803 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 110804 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 110807 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 110808 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 110811 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 110812 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 110814 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 110815 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 110816 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 110818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 110827 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110831 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 110834 $PACKER_VCC_NET
.sym 110835 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110838 $PACKER_VCC_NET
.sym 110839 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110842 $PACKER_VCC_NET
.sym 110843 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110847 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110851 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110854 $PACKER_VCC_NET
.sym 110856 $nextpnr_ICESTORM_LC_40$I3
.sym 110857 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 110858 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 110859 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 110860 $nextpnr_ICESTORM_LC_40$COUT
.sym 110861 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 110862 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 110863 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 110864 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 110866 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 110867 lives_display_SB_LUT4_I1_O[1]
.sym 110868 lives_display_SB_LUT4_I1_O[2]
.sym 110879 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 110880 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 110904 valid1
.sym 111074 col[1]
.sym 111075 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 111078 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111079 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[1]
.sym 111082 col[3]
.sym 111083 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 111086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 111087 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 111090 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 111091 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 111094 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 111095 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 111098 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 111099 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 111102 col[8]
.sym 111103 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 111106 col[9]
.sym 111107 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 111111 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 111115 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 111119 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 111123 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 111127 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 111131 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 111135 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 111139 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 111143 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 111147 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 111152 $nextpnr_ICESTORM_LC_61$I3
.sym 111163 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 111164 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 111170 col[1]
.sym 111171 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111174 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111175 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 111178 col[3]
.sym 111179 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 111182 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 111183 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111186 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 111187 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111190 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 111191 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 111194 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 111195 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 111198 col[8]
.sym 111199 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111202 col[9]
.sym 111203 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111207 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 111211 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 111215 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 111219 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 111223 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 111227 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 111231 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 111235 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 111239 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 111243 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 111245 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 111246 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 111247 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 111248 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 111252 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 111253 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 111254 col[9]
.sym 111255 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 111256 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111257 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I0[18]
.sym 111258 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 111259 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 111260 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[3]
.sym 111261 col[8]
.sym 111262 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 111263 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 111264 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 111266 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111267 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111270 col[3]
.sym 111271 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 111274 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 111275 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 111278 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 111279 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 111282 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 111283 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 111286 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 111287 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 111290 col[8]
.sym 111291 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 111294 col[9]
.sym 111295 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 111299 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 111303 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 111307 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 111311 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 111315 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 111319 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 111323 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 111327 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 111331 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 111335 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 111338 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 111339 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 111340 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 111362 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 111367 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 111371 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 111374 $PACKER_VCC_NET
.sym 111375 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 111378 $PACKER_VCC_NET
.sym 111379 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 111383 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 111384 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 111385 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 111394 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 111398 $PACKER_VCC_NET
.sym 111399 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111403 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 111407 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 111411 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 111414 $PACKER_VCC_NET
.sym 111415 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 111418 $PACKER_VCC_NET
.sym 111419 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 111423 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 111426 $PACKER_VCC_NET
.sym 111428 $nextpnr_ICESTORM_LC_128$I3
.sym 111429 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 111430 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 111431 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 111432 $nextpnr_ICESTORM_LC_128$COUT
.sym 111436 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 111441 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 111442 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 111443 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 111444 row[6]
.sym 111447 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 111448 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111452 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 111458 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111463 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 111466 $PACKER_VCC_NET
.sym 111467 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 111471 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 111475 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 111478 $PACKER_VCC_NET
.sym 111479 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 111483 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 111486 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 111487 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 111488 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 111490 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 111495 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111499 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 111503 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 111506 $PACKER_VCC_NET
.sym 111507 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 111510 $PACKER_VCC_NET
.sym 111511 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 111515 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 111519 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 111522 $PACKER_VCC_NET
.sym 111524 $nextpnr_ICESTORM_LC_85$I3
.sym 111526 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 111527 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 111528 $nextpnr_ICESTORM_LC_85$COUT
.sym 111529 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 111530 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 111531 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 111532 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111533 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 111534 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 111535 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 111536 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 111540 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 111554 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 111558 $PACKER_VCC_NET
.sym 111559 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 111563 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111566 $PACKER_VCC_NET
.sym 111567 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 111570 $PACKER_VCC_NET
.sym 111571 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 111574 $PACKER_VCC_NET
.sym 111575 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 111578 $PACKER_VCC_NET
.sym 111579 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 111583 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 111587 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 111590 $PACKER_VCC_NET
.sym 111592 $nextpnr_ICESTORM_LC_24$I3
.sym 111595 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 111596 $nextpnr_ICESTORM_LC_24$COUT
.sym 111618 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 111622 $PACKER_VCC_NET
.sym 111623 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 111626 $PACKER_VCC_NET
.sym 111627 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111630 $PACKER_VCC_NET
.sym 111631 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 111634 $PACKER_VCC_NET
.sym 111635 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 111639 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 111642 $PACKER_VCC_NET
.sym 111643 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 111646 $PACKER_VCC_NET
.sym 111647 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 111651 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 111654 $PACKER_VCC_NET
.sym 111656 $nextpnr_ICESTORM_LC_102$I3
.sym 111657 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111658 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111659 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[1]
.sym 111660 $nextpnr_ICESTORM_LC_102$COUT
.sym 111667 col[1]
.sym 111668 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 111671 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 111672 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 111673 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 111674 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 111675 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 111676 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111677 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111678 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 111679 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111680 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 111681 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 111682 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111683 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 111684 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 111685 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 111686 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 111687 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111688 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 111689 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 111690 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 111691 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 111692 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 111701 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 111702 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 111703 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 111704 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 111707 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 111708 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 111714 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 111718 $PACKER_VCC_NET
.sym 111719 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111723 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 111726 $PACKER_VCC_NET
.sym 111727 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111730 $PACKER_VCC_NET
.sym 111731 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 111734 $PACKER_VCC_NET
.sym 111735 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 111738 $PACKER_VCC_NET
.sym 111739 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111743 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111748 $nextpnr_ICESTORM_LC_13$I3
.sym 111750 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 111751 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2[1]
.sym 111752 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2[2]
.sym 111754 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 111755 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 111756 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 111759 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 111760 startdisplay_SB_DFFESS_Q_S[1]
.sym 111761 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[0]
.sym 111762 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0[1]
.sym 111763 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 111764 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2[2]
.sym 111767 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 111768 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 111771 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 111772 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 111777 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 111778 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 111779 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 111780 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 111782 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O[0]
.sym 111783 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 111784 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 111785 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 111786 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I2[2]
.sym 111787 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 111788 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 111791 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 111792 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 111793 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 111794 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 111795 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 111796 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 111798 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 111799 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 111800 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 111801 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 111802 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 111803 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 111804 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 111807 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O[0]
.sym 111808 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 111811 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 111812 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 111819 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 111820 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 111821 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 111825 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 111826 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 111827 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 111828 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 111831 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 111832 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 111833 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 111834 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 111835 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O[0]
.sym 111836 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 111837 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 111841 lives_display_SB_LUT4_I1_O[2]
.sym 111842 lives_display_SB_LUT4_I2_O[0]
.sym 111843 startdisplay[4]
.sym 111844 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 111845 lives_display_SB_LUT4_I1_O[2]
.sym 111846 lives_display_SB_LUT4_I2_O[0]
.sym 111847 startdisplay[5]
.sym 111848 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 111850 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 111851 startdisplay[1]
.sym 111852 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111853 lives_display_SB_LUT4_I2_O[0]
.sym 111854 lives_display_SB_LUT4_I1_O[2]
.sym 111855 lives_display_SB_LUT4_I2_O[2]
.sym 111856 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 111857 lives_display_SB_LUT4_I2_O[0]
.sym 111858 lives_display_SB_LUT4_I1_O[2]
.sym 111859 startdisplay[3]
.sym 111860 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 111862 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 111863 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 111864 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 112034 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 112038 col[1]
.sym 112039 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 112042 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112043 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 112046 col[3]
.sym 112047 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 112050 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112051 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 112054 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 112055 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 112058 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 112059 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 112062 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 112063 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 112066 col[8]
.sym 112067 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 112070 col[9]
.sym 112071 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 112075 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 112079 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 112083 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 112087 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 112091 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 112095 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 112099 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 112103 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 112107 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 112111 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 112116 $nextpnr_ICESTORM_LC_19$I3
.sym 112136 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 112140 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 112144 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 112148 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 112152 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 112162 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112167 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 112171 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 112172 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112174 $PACKER_VCC_NET
.sym 112175 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 112176 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 112178 $PACKER_VCC_NET
.sym 112179 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 112180 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 112182 $PACKER_VCC_NET
.sym 112183 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 112184 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 112187 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 112188 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 112190 $PACKER_VCC_NET
.sym 112192 $nextpnr_ICESTORM_LC_36$I3
.sym 112194 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 112195 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 112196 $nextpnr_ICESTORM_LC_36$COUT
.sym 112197 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 112198 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 112199 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 112200 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 112201 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 112202 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 112203 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 112204 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 112211 col[1]
.sym 112212 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112214 $PACKER_VCC_NET
.sym 112215 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 112216 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 112221 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 112222 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 112223 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 112224 col[3]
.sym 112226 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112231 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 112232 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112235 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 112238 $PACKER_VCC_NET
.sym 112239 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 112242 $PACKER_VCC_NET
.sym 112243 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 112246 $PACKER_VCC_NET
.sym 112247 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 112251 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 112256 $nextpnr_ICESTORM_LC_117$I3
.sym 112258 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 112262 $PACKER_VCC_NET
.sym 112263 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 112264 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 112267 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 112268 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 112271 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112272 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 112275 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 112276 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 112278 $PACKER_VCC_NET
.sym 112279 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 112280 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 112283 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 112284 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 112287 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 112288 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 112290 $PACKER_VCC_NET
.sym 112291 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 112292 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 112295 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 112296 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 112300 $nextpnr_ICESTORM_LC_164$I3
.sym 112320 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112322 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 112327 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 112331 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 112334 $PACKER_VCC_NET
.sym 112335 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112339 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 112343 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 112346 $PACKER_VCC_NET
.sym 112347 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 112350 $PACKER_VCC_NET
.sym 112351 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 112355 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 112359 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 112364 $nextpnr_ICESTORM_LC_4$I3
.sym 112376 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 112380 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 112386 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112391 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 112395 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 112396 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 112399 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 112400 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 112403 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 112404 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 112407 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 112408 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 112411 row[6]
.sym 112412 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 112415 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 112416 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 112419 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 112420 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 112423 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 112424 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 112428 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 112432 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 112436 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 112440 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 112444 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 112448 row[6]
.sym 112450 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 112454 col[1]
.sym 112455 $PACKER_VCC_NET
.sym 112458 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112459 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 112462 col[3]
.sym 112463 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 112466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112467 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 112470 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 112471 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 112474 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 112475 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 112478 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 112479 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 112482 col[8]
.sym 112483 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 112486 col[9]
.sym 112487 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 112491 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 112495 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[11]
.sym 112499 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 112503 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 112507 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 112511 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 112515 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 112519 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 112523 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 112527 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 112532 $nextpnr_ICESTORM_LC_44$I3
.sym 112533 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112534 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[4]
.sym 112535 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 112536 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 112537 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 112538 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 112539 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 112540 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 112544 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[11]
.sym 112551 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 112552 col[3]
.sym 112555 col[9]
.sym 112556 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[9]
.sym 112562 col[8]
.sym 112563 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[8]
.sym 112564 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 112573 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 112574 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 112575 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 112576 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 112578 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 112582 $PACKER_VCC_NET
.sym 112583 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 112587 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112591 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 112594 $PACKER_VCC_NET
.sym 112595 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 112599 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 112602 $PACKER_VCC_NET
.sym 112603 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 112607 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 112611 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 112616 $nextpnr_ICESTORM_LC_48$I3
.sym 112623 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112624 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112627 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 112628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 112637 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 112638 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 112639 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 112640 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 112642 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 112646 $PACKER_VCC_NET
.sym 112647 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 112651 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 112655 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 112659 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 112661 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 112662 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 112663 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 112664 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 112677 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 112678 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 112679 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 112680 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 112685 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 112686 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 112687 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 112688 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 112689 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 112690 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 112691 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 112692 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 112697 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112698 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 112699 col[9]
.sym 112700 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 112738 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112742 $PACKER_VCC_NET
.sym 112743 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 112746 $PACKER_VCC_NET
.sym 112747 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112751 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[0]
.sym 112755 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112758 $PACKER_VCC_NET
.sym 112759 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 112762 $PACKER_VCC_NET
.sym 112763 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 112767 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 112771 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 112776 $nextpnr_ICESTORM_LC_34$I3
.sym 112994 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 112998 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 113002 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 113003 $PACKER_VCC_NET
.sym 113004 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 113006 row[6]
.sym 113008 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 113010 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 113011 $PACKER_VCC_NET
.sym 113012 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 113014 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 113015 $PACKER_VCC_NET
.sym 113016 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 113018 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 113019 $PACKER_VCC_NET
.sym 113020 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 113024 $nextpnr_ICESTORM_LC_110$I3
.sym 113025 col[8]
.sym 113026 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 113027 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 113028 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 113029 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 113030 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113031 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 113032 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 113045 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 113046 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 113047 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 113048 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 113049 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 113050 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113051 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113052 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 113054 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 113056 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 113058 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113062 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 113066 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 113068 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 113070 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 113071 $PACKER_VCC_NET
.sym 113072 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 113074 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 113075 $PACKER_VCC_NET
.sym 113076 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 113078 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 113080 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 113082 row[6]
.sym 113084 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 113086 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 113087 $PACKER_VCC_NET
.sym 113088 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 113090 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 113091 $PACKER_VCC_NET
.sym 113092 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 113094 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 113095 $PACKER_VCC_NET
.sym 113096 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 113100 $nextpnr_ICESTORM_LC_130$I3
.sym 113104 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 113108 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 113112 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 113116 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 113117 col[3]
.sym 113118 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 113119 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 113120 col[9]
.sym 113122 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113126 $PACKER_VCC_NET
.sym 113127 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 113130 $PACKER_VCC_NET
.sym 113131 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 113135 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 113138 $PACKER_VCC_NET
.sym 113139 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 113142 $PACKER_VCC_NET
.sym 113143 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 113147 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 113150 $PACKER_VCC_NET
.sym 113151 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 113155 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 113160 $nextpnr_ICESTORM_LC_15$I3
.sym 113168 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 113170 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 113171 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 113172 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 113176 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 113177 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 113178 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113179 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 113180 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 113181 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113182 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 113183 col[9]
.sym 113184 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 113186 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113187 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 113190 col[3]
.sym 113191 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 113194 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113195 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 113198 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113199 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 113202 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 113203 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 113206 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 113207 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 113210 col[8]
.sym 113211 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 113214 col[9]
.sym 113215 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 113219 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 113223 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 113227 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 113231 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 113235 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 113239 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 113243 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 113247 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 113251 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 113255 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 113260 $nextpnr_ICESTORM_LC_87$I3
.sym 113274 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 113276 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 113282 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 113286 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 113290 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 113291 $PACKER_VCC_NET
.sym 113292 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 113294 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 113296 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 113298 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 113299 $PACKER_VCC_NET
.sym 113300 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 113302 row[6]
.sym 113303 $PACKER_VCC_NET
.sym 113304 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 113306 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 113308 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 113310 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 113311 $PACKER_VCC_NET
.sym 113312 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 113314 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 113315 $PACKER_VCC_NET
.sym 113316 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 113320 $nextpnr_ICESTORM_LC_126$I3
.sym 113346 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113351 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 113354 $PACKER_VCC_NET
.sym 113355 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 113358 $PACKER_VCC_NET
.sym 113359 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 113363 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 113366 $PACKER_VCC_NET
.sym 113367 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 113371 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 113374 $PACKER_VCC_NET
.sym 113375 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 113379 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 113384 $nextpnr_ICESTORM_LC_46$I3
.sym 113387 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113388 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 113392 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 113396 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 113404 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 113408 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 113410 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 113414 $PACKER_VCC_NET
.sym 113415 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113419 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 113420 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 113423 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 113424 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 113426 $PACKER_VCC_NET
.sym 113427 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 113428 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 113430 $PACKER_VCC_NET
.sym 113431 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 113432 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 113435 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 113436 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 113439 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 113440 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 113442 $PACKER_VCC_NET
.sym 113443 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 113444 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 113447 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 113448 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 113450 $PACKER_VCC_NET
.sym 113452 $nextpnr_ICESTORM_LC_153$I3
.sym 113454 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10]
.sym 113455 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[11]
.sym 113456 $nextpnr_ICESTORM_LC_153$COUT
.sym 113460 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10]
.sym 113464 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 113465 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 113466 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 113467 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 113468 col[3]
.sym 113469 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113470 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 113471 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 113472 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 113474 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 113478 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 113482 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 113483 $PACKER_VCC_NET
.sym 113484 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 113486 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 113487 $PACKER_VCC_NET
.sym 113488 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 113490 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 113491 $PACKER_VCC_NET
.sym 113492 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 113494 row[6]
.sym 113495 $PACKER_VCC_NET
.sym 113496 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 113498 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 113500 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 113502 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 113503 $PACKER_VCC_NET
.sym 113504 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 113506 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 113507 $PACKER_VCC_NET
.sym 113508 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 113510 $PACKER_VCC_NET
.sym 113512 $nextpnr_ICESTORM_LC_79$I3
.sym 113514 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[10]
.sym 113515 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[11]
.sym 113516 $nextpnr_ICESTORM_LC_79$COUT
.sym 113520 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[11]
.sym 113521 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 113522 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[7]
.sym 113523 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 113524 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113528 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[8]
.sym 113532 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[10]
.sym 113536 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[7]
.sym 113538 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 113542 col[1]
.sym 113543 $PACKER_VCC_NET
.sym 113546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113547 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113550 col[3]
.sym 113551 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 113554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113555 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 113558 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113559 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 113562 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 113563 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 113566 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 113567 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 113570 col[8]
.sym 113571 row[6]
.sym 113574 col[9]
.sym 113575 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 113579 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 113583 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 113587 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 113591 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 113595 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 113599 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 113603 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 113607 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 113611 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 113615 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 113620 $nextpnr_ICESTORM_LC_51$I3
.sym 113624 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 113628 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 113632 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 113634 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113638 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 113642 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 113643 $PACKER_VCC_NET
.sym 113644 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 113646 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 113647 $PACKER_VCC_NET
.sym 113648 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 113650 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 113652 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 113654 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 113655 $PACKER_VCC_NET
.sym 113656 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 113658 row[6]
.sym 113660 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 113662 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 113663 $PACKER_VCC_NET
.sym 113664 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 113666 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 113668 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 113670 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 113671 $PACKER_VCC_NET
.sym 113672 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 113674 $PACKER_VCC_NET
.sym 113676 $nextpnr_ICESTORM_LC_42$I3
.sym 113678 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[10]
.sym 113679 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[11]
.sym 113680 $nextpnr_ICESTORM_LC_42$COUT
.sym 113681 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 113682 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 113683 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 113684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113685 col[8]
.sym 113686 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 113687 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 113688 row[6]
.sym 113690 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113691 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 113692 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 113694 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 113695 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 113696 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 114021 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 114022 col[3]
.sym 114023 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114024 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 114036 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 114040 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 114042 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 114044 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114048 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 114050 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 114054 col[1]
.sym 114055 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114058 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114059 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 114062 col[3]
.sym 114063 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 114066 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114067 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 114070 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 114071 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 114074 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 114075 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 114078 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 114079 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 114082 col[8]
.sym 114083 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 114086 col[9]
.sym 114087 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 114091 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 114095 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 114099 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 114103 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 114107 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 114111 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 114115 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 114119 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 114123 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 114127 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 114129 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 114130 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 114131 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 114132 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 114146 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 114151 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 114154 $PACKER_VCC_NET
.sym 114155 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 114158 $PACKER_VCC_NET
.sym 114159 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 114162 $PACKER_VCC_NET
.sym 114163 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 114166 $PACKER_VCC_NET
.sym 114167 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 114170 $PACKER_VCC_NET
.sym 114171 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 114175 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 114178 $PACKER_VCC_NET
.sym 114179 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 114183 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 114188 $nextpnr_ICESTORM_LC_1$I3
.sym 114210 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114211 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 114214 col[3]
.sym 114215 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 114218 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114219 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 114222 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 114223 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 114226 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 114227 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 114230 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 114231 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 114234 col[8]
.sym 114235 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 114238 col[9]
.sym 114239 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 114243 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 114247 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 114251 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 114255 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 114259 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 114263 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 114267 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 114271 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 114275 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 114279 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 114282 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 114283 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[17]
.sym 114284 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[17]
.sym 114306 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 114310 $PACKER_VCC_NET
.sym 114311 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 114314 $PACKER_VCC_NET
.sym 114315 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 114319 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 114323 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[5]
.sym 114326 $PACKER_VCC_NET
.sym 114327 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[6]
.sym 114331 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[7]
.sym 114335 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1[8]
.sym 114340 $nextpnr_ICESTORM_LC_21$I3
.sym 114370 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114374 col[3]
.sym 114378 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114379 $PACKER_VCC_NET
.sym 114382 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 114383 $PACKER_VCC_NET
.sym 114386 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 114387 $PACKER_VCC_NET
.sym 114390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 114391 $PACKER_VCC_NET
.sym 114394 col[8]
.sym 114395 $PACKER_VCC_NET
.sym 114398 col[9]
.sym 114404 $nextpnr_ICESTORM_LC_59$I3
.sym 114408 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 114409 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 114410 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 114411 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 114412 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 114416 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 114421 col[8]
.sym 114422 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 114423 col[9]
.sym 114424 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 114428 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[4]
.sym 114430 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 114432 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 114434 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 114438 col[1]
.sym 114439 $PACKER_VCC_NET
.sym 114442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114443 nes_latch_SB_LUT4_I1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2[0]
.sym 114446 col[3]
.sym 114447 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 114450 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114451 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 114454 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 114455 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 114458 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 114459 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 114462 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 114463 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 114466 col[8]
.sym 114467 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 114470 col[9]
.sym 114471 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 114475 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 114479 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 114483 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 114487 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 114491 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 114495 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 114499 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 114503 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 114507 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 114511 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 114514 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 114515 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 114516 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 114528 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[9]
.sym 114530 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 114534 col[1]
.sym 114535 $PACKER_VCC_NET
.sym 114538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114539 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114542 col[3]
.sym 114543 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 114546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114547 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 114550 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 114551 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 114554 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 114555 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 114558 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 114559 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 114562 col[8]
.sym 114563 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 114566 col[9]
.sym 114567 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 114571 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 114575 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 114579 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 114583 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 114587 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 114591 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 114595 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 114599 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 114603 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 114607 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 114610 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 114611 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[19]
.sym 114612 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[19]
.sym 114613 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 114614 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 114615 col[9]
.sym 114616 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[9]
.sym 114620 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 114624 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[9]
.sym 114636 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[11]
.sym 114637 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 114638 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 114639 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 114640 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 114652 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[10]
.sym 114653 col[8]
.sym 114654 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 114655 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 114656 col[3]
.sym 115532 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 115548 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 115570 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 115572 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 123572 clk_pxl$SB_IO_OUT
