// Seed: 1575045737
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_5 = 0;
  wire id_9 = id_4;
endmodule
module module_1 (
    input uwire id_0,
    input tri1  id_1,
    input uwire id_2,
    input tri1  id_3
);
  tri1 id_5 = -1 != id_3;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire  id_6;
  logic id_7 = 1;
endmodule
