// Seed: 10899220
module module_0 (
    id_1
);
  input wire id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input logic id_0
);
  if (1) begin : LABEL_0
    assign id_2 = 1;
  end else begin : LABEL_0
    final id_3 <= 1'b0;
    assign id_3 = {1 - id_3{id_0}};
  end
  always begin : LABEL_0
    id_4 <= id_0;
    if (id_4) begin : LABEL_0
      id_4 = 1'b0;
    end
    id_4 = 1;
  end
  supply1 id_5;
  assign id_5 = id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_5 = 1;
  module_0 modCall_1 (id_8);
  assign id_5 = 1;
  wire id_9;
endmodule
