library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity test is
end entity;
architecture test_a of test is
component shift is
port(
   clk,clr : in std_logic;
   d:in std_logic_vector(3 downto 0);
   s : in std_logic_vector(1 downto 0);
    q : out std_logic_vector(3 downto 0));
 end component;
    signal clk,clr: std_logic:='0';
    signal d:std_logic_vector(3 down to 0):="1111";
    signal q: std_logic_vector(3 downto 0):="0000";
    signal s: std_logic_vector(1 downto 0):="00";
    begin
    uut: shift port map(clk,clr,d,s,q);
    clk<=not clk after 2ns;
    clr<=not clr after 100ns;
    s<=s+1 after 20ns; 
    end architecture;