m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim
vcounter
Z1 !s110 1649348342
!i10b 1
!s100 z9lJVKVCV1R]aR=B[O<K=0
ILk??P9XX9`ZK^jZGIUkCC0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1649347360
8D:/Digital_Logic_Design/Pratice/Homework 2/counter.v
FD:/Digital_Logic_Design/Pratice/Homework 2/counter.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1649348342.000000
!s107 D:/Digital_Logic_Design/Pratice/Homework 2/counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 2|D:/Digital_Logic_Design/Pratice/Homework 2/counter.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+D:/Digital_Logic_Design/Pratice/Homework 2}
Z7 tCvgOpt 0
vdebounce
R1
!i10b 1
!s100 A2RP7<O[[e`hfV]QLAi3a3
IXfB4iZ<Q6<F]5]H_minbS0
R2
R0
w1649243969
8D:/Digital_Logic_Design/Pratice/Homework 2/debounce.v
FD:/Digital_Logic_Design/Pratice/Homework 2/debounce.v
L0 1
R3
r1
!s85 0
31
Z8 !s108 1649348341.000000
!s107 D:/Digital_Logic_Design/Pratice/Homework 2/debounce.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 2|D:/Digital_Logic_Design/Pratice/Homework 2/debounce.v|
!i113 1
R5
R6
R7
vedge_detect
Z9 !s110 1649348341
!i10b 1
!s100 4gcD@dCnd<o99[hE]RmB22
II?`z_9P5Lm0M3CYgndFP>3
R2
R0
w1647496879
8D:/Digital_Logic_Design/Pratice/Homework 2/edge_detect.v
FD:/Digital_Logic_Design/Pratice/Homework 2/edge_detect.v
L0 2
R3
r1
!s85 0
31
R8
!s107 D:/Digital_Logic_Design/Pratice/Homework 2/edge_detect.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 2|D:/Digital_Logic_Design/Pratice/Homework 2/edge_detect.v|
!i113 1
R5
R6
R7
vlab2
R9
!i10b 1
!s100 hOKa:[CD5Z668ijH^eV1k2
I0JT3QMIY43@`YIK>H`aRB0
R2
R0
w1649348078
8D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v
FD:/Digital_Logic_Design/Pratice/Homework 2/lab2.v
L0 1
R3
r1
!s85 0
31
R8
!s107 D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 2|D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v|
!i113 1
R5
R6
R7
vlab2_tb
R1
!i10b 1
!s100 FDkjfhjOZI8Ho8eVPeSfz1
II2WR?FeYLCfcPgf86MKh[2
R2
R0
w1649348156
8D:/Digital_Logic_Design/Pratice/Homework 2/lab2_tb.v
FD:/Digital_Logic_Design/Pratice/Homework 2/lab2_tb.v
L0 3
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Pratice/Homework 2/lab2_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 2|D:/Digital_Logic_Design/Pratice/Homework 2/lab2_tb.v|
!i113 1
R5
R6
R7
vlcm_ctrl
R1
!i10b 1
!s100 Sg6VOWF^6;RTa7b?Q?LSR2
I4YCFca>Wa3gFBV8?P=IDS0
R2
R0
w1649348303
8D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v
FD:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 2|D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v|
!i113 1
R5
R6
R7
vmod_1sec
R9
!i10b 1
!s100 ohkGZm_bF[0>O1WHRKO]80
IG@KDdjG6SI6D?B<az993b1
R2
R0
w1649346314
8D:/Digital_Logic_Design/Pratice/Homework 2/mod_1sec.v
FD:/Digital_Logic_Design/Pratice/Homework 2/mod_1sec.v
L0 1
R3
r1
!s85 0
31
R8
!s107 D:/Digital_Logic_Design/Pratice/Homework 2/mod_1sec.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 2|D:/Digital_Logic_Design/Pratice/Homework 2/mod_1sec.v|
!i113 1
R5
R6
R7
