
C:\Users\labuser\Desktop\E-Design2018\edesign19231865\Debug\edesign19231865.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ecc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ec  0800805c  0800805c  0001805c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008248  08008248  00018248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800824c  0800824c  0001824c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000022c  20000000  08008250  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002022c  2**0
                  CONTENTS
  7 .bss          000003fc  20000230  20000230  00020230  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  2000062c  2000062c  00020230  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003d4bb  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000059ab  00000000  00000000  0005d717  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00013079  00000000  00000000  000630c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001208  00000000  00000000  00076140  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00002378  00000000  00000000  00077348  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00023f35  00000000  00000000  000796c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0001767d  00000000  00000000  0009d5f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000b3631  00000000  00000000  000b4c72  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  001682a3  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000043a8  00000000  00000000  00168320  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000230 	.word	0x20000230
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008044 	.word	0x08008044

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000234 	.word	0x20000234
 80001cc:	08008044 	.word	0x08008044

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2uiz>:
 8000b50:	004a      	lsls	r2, r1, #1
 8000b52:	d211      	bcs.n	8000b78 <__aeabi_d2uiz+0x28>
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d211      	bcs.n	8000b7e <__aeabi_d2uiz+0x2e>
 8000b5a:	d50d      	bpl.n	8000b78 <__aeabi_d2uiz+0x28>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d40e      	bmi.n	8000b84 <__aeabi_d2uiz+0x34>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	fa23 f002 	lsr.w	r0, r3, r2
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_d2uiz+0x3a>
 8000b84:	f04f 30ff 	mov.w	r0, #4294967295
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0000 	mov.w	r0, #0
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_frsub>:
 8000b90:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b94:	e002      	b.n	8000b9c <__addsf3>
 8000b96:	bf00      	nop

08000b98 <__aeabi_fsub>:
 8000b98:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b9c <__addsf3>:
 8000b9c:	0042      	lsls	r2, r0, #1
 8000b9e:	bf1f      	itttt	ne
 8000ba0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ba4:	ea92 0f03 	teqne	r2, r3
 8000ba8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bac:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bb0:	d06a      	beq.n	8000c88 <__addsf3+0xec>
 8000bb2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bb6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bba:	bfc1      	itttt	gt
 8000bbc:	18d2      	addgt	r2, r2, r3
 8000bbe:	4041      	eorgt	r1, r0
 8000bc0:	4048      	eorgt	r0, r1
 8000bc2:	4041      	eorgt	r1, r0
 8000bc4:	bfb8      	it	lt
 8000bc6:	425b      	neglt	r3, r3
 8000bc8:	2b19      	cmp	r3, #25
 8000bca:	bf88      	it	hi
 8000bcc:	4770      	bxhi	lr
 8000bce:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bd2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bda:	bf18      	it	ne
 8000bdc:	4240      	negne	r0, r0
 8000bde:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000be2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000be6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bea:	bf18      	it	ne
 8000bec:	4249      	negne	r1, r1
 8000bee:	ea92 0f03 	teq	r2, r3
 8000bf2:	d03f      	beq.n	8000c74 <__addsf3+0xd8>
 8000bf4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bf8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bfc:	eb10 000c 	adds.w	r0, r0, ip
 8000c00:	f1c3 0320 	rsb	r3, r3, #32
 8000c04:	fa01 f103 	lsl.w	r1, r1, r3
 8000c08:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0c:	d502      	bpl.n	8000c14 <__addsf3+0x78>
 8000c0e:	4249      	negs	r1, r1
 8000c10:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c14:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c18:	d313      	bcc.n	8000c42 <__addsf3+0xa6>
 8000c1a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c1e:	d306      	bcc.n	8000c2e <__addsf3+0x92>
 8000c20:	0840      	lsrs	r0, r0, #1
 8000c22:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c26:	f102 0201 	add.w	r2, r2, #1
 8000c2a:	2afe      	cmp	r2, #254	; 0xfe
 8000c2c:	d251      	bcs.n	8000cd2 <__addsf3+0x136>
 8000c2e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c36:	bf08      	it	eq
 8000c38:	f020 0001 	biceq.w	r0, r0, #1
 8000c3c:	ea40 0003 	orr.w	r0, r0, r3
 8000c40:	4770      	bx	lr
 8000c42:	0049      	lsls	r1, r1, #1
 8000c44:	eb40 0000 	adc.w	r0, r0, r0
 8000c48:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c4c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c50:	d1ed      	bne.n	8000c2e <__addsf3+0x92>
 8000c52:	fab0 fc80 	clz	ip, r0
 8000c56:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c5a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c5e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c62:	bfaa      	itet	ge
 8000c64:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c68:	4252      	neglt	r2, r2
 8000c6a:	4318      	orrge	r0, r3
 8000c6c:	bfbc      	itt	lt
 8000c6e:	40d0      	lsrlt	r0, r2
 8000c70:	4318      	orrlt	r0, r3
 8000c72:	4770      	bx	lr
 8000c74:	f092 0f00 	teq	r2, #0
 8000c78:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c7c:	bf06      	itte	eq
 8000c7e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c82:	3201      	addeq	r2, #1
 8000c84:	3b01      	subne	r3, #1
 8000c86:	e7b5      	b.n	8000bf4 <__addsf3+0x58>
 8000c88:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c8c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c90:	bf18      	it	ne
 8000c92:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c96:	d021      	beq.n	8000cdc <__addsf3+0x140>
 8000c98:	ea92 0f03 	teq	r2, r3
 8000c9c:	d004      	beq.n	8000ca8 <__addsf3+0x10c>
 8000c9e:	f092 0f00 	teq	r2, #0
 8000ca2:	bf08      	it	eq
 8000ca4:	4608      	moveq	r0, r1
 8000ca6:	4770      	bx	lr
 8000ca8:	ea90 0f01 	teq	r0, r1
 8000cac:	bf1c      	itt	ne
 8000cae:	2000      	movne	r0, #0
 8000cb0:	4770      	bxne	lr
 8000cb2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cb6:	d104      	bne.n	8000cc2 <__addsf3+0x126>
 8000cb8:	0040      	lsls	r0, r0, #1
 8000cba:	bf28      	it	cs
 8000cbc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cc0:	4770      	bx	lr
 8000cc2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cc6:	bf3c      	itt	cc
 8000cc8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ccc:	4770      	bxcc	lr
 8000cce:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cd2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cd6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cda:	4770      	bx	lr
 8000cdc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ce0:	bf16      	itet	ne
 8000ce2:	4608      	movne	r0, r1
 8000ce4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ce8:	4601      	movne	r1, r0
 8000cea:	0242      	lsls	r2, r0, #9
 8000cec:	bf06      	itte	eq
 8000cee:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cf2:	ea90 0f01 	teqeq	r0, r1
 8000cf6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cfa:	4770      	bx	lr

08000cfc <__aeabi_ui2f>:
 8000cfc:	f04f 0300 	mov.w	r3, #0
 8000d00:	e004      	b.n	8000d0c <__aeabi_i2f+0x8>
 8000d02:	bf00      	nop

08000d04 <__aeabi_i2f>:
 8000d04:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d08:	bf48      	it	mi
 8000d0a:	4240      	negmi	r0, r0
 8000d0c:	ea5f 0c00 	movs.w	ip, r0
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d18:	4601      	mov	r1, r0
 8000d1a:	f04f 0000 	mov.w	r0, #0
 8000d1e:	e01c      	b.n	8000d5a <__aeabi_l2f+0x2a>

08000d20 <__aeabi_ul2f>:
 8000d20:	ea50 0201 	orrs.w	r2, r0, r1
 8000d24:	bf08      	it	eq
 8000d26:	4770      	bxeq	lr
 8000d28:	f04f 0300 	mov.w	r3, #0
 8000d2c:	e00a      	b.n	8000d44 <__aeabi_l2f+0x14>
 8000d2e:	bf00      	nop

08000d30 <__aeabi_l2f>:
 8000d30:	ea50 0201 	orrs.w	r2, r0, r1
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d3c:	d502      	bpl.n	8000d44 <__aeabi_l2f+0x14>
 8000d3e:	4240      	negs	r0, r0
 8000d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d44:	ea5f 0c01 	movs.w	ip, r1
 8000d48:	bf02      	ittt	eq
 8000d4a:	4684      	moveq	ip, r0
 8000d4c:	4601      	moveq	r1, r0
 8000d4e:	2000      	moveq	r0, #0
 8000d50:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d54:	bf08      	it	eq
 8000d56:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d5a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d5e:	fabc f28c 	clz	r2, ip
 8000d62:	3a08      	subs	r2, #8
 8000d64:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d68:	db10      	blt.n	8000d8c <__aeabi_l2f+0x5c>
 8000d6a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6e:	4463      	add	r3, ip
 8000d70:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d74:	f1c2 0220 	rsb	r2, r2, #32
 8000d78:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d7c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d80:	eb43 0002 	adc.w	r0, r3, r2
 8000d84:	bf08      	it	eq
 8000d86:	f020 0001 	biceq.w	r0, r0, #1
 8000d8a:	4770      	bx	lr
 8000d8c:	f102 0220 	add.w	r2, r2, #32
 8000d90:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d94:	f1c2 0220 	rsb	r2, r2, #32
 8000d98:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d9c:	fa21 f202 	lsr.w	r2, r1, r2
 8000da0:	eb43 0002 	adc.w	r0, r3, r2
 8000da4:	bf08      	it	eq
 8000da6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000daa:	4770      	bx	lr

08000dac <__aeabi_f2ulz>:
 8000dac:	b5d0      	push	{r4, r6, r7, lr}
 8000dae:	f7ff fbcb 	bl	8000548 <__aeabi_f2d>
 8000db2:	2200      	movs	r2, #0
 8000db4:	4b0e      	ldr	r3, [pc, #56]	; (8000df0 <__aeabi_f2ulz+0x44>)
 8000db6:	4606      	mov	r6, r0
 8000db8:	460f      	mov	r7, r1
 8000dba:	f7ff fc19 	bl	80005f0 <__aeabi_dmul>
 8000dbe:	f7ff fec7 	bl	8000b50 <__aeabi_d2uiz>
 8000dc2:	4604      	mov	r4, r0
 8000dc4:	f7ff fb9e 	bl	8000504 <__aeabi_ui2d>
 8000dc8:	2200      	movs	r2, #0
 8000dca:	4b0a      	ldr	r3, [pc, #40]	; (8000df4 <__aeabi_f2ulz+0x48>)
 8000dcc:	f7ff fc10 	bl	80005f0 <__aeabi_dmul>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	460b      	mov	r3, r1
 8000dd4:	4630      	mov	r0, r6
 8000dd6:	4639      	mov	r1, r7
 8000dd8:	f7ff fa56 	bl	8000288 <__aeabi_dsub>
 8000ddc:	f7ff feb8 	bl	8000b50 <__aeabi_d2uiz>
 8000de0:	4623      	mov	r3, r4
 8000de2:	2200      	movs	r2, #0
 8000de4:	ea42 0200 	orr.w	r2, r2, r0
 8000de8:	4610      	mov	r0, r2
 8000dea:	4619      	mov	r1, r3
 8000dec:	bdd0      	pop	{r4, r6, r7, pc}
 8000dee:	bf00      	nop
 8000df0:	3df00000 	.word	0x3df00000
 8000df4:	41f00000 	.word	0x41f00000

08000df8 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8000df8:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <HAL_InitTick+0x24>)
 8000dfa:	4a09      	ldr	r2, [pc, #36]	; (8000e20 <HAL_InitTick+0x28>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
{
 8000dfe:	b510      	push	{r4, lr}
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8000e00:	fba2 2303 	umull	r2, r3, r2, r3
{
 8000e04:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8000e06:	0998      	lsrs	r0, r3, #6
 8000e08:	f000 fca8 	bl	800175c <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000e0c:	4621      	mov	r1, r4
 8000e0e:	2200      	movs	r2, #0
 8000e10:	f04f 30ff 	mov.w	r0, #4294967295
 8000e14:	f000 fc60 	bl	80016d8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000e18:	2000      	movs	r0, #0
 8000e1a:	bd10      	pop	{r4, pc}
 8000e1c:	20000000 	.word	0x20000000
 8000e20:	10624dd3 	.word	0x10624dd3

08000e24 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e24:	4a07      	ldr	r2, [pc, #28]	; (8000e44 <HAL_Init+0x20>)
{
 8000e26:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e28:	6813      	ldr	r3, [r2, #0]
 8000e2a:	f043 0310 	orr.w	r3, r3, #16
 8000e2e:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e30:	2003      	movs	r0, #3
 8000e32:	f000 fc3f 	bl	80016b4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e36:	2000      	movs	r0, #0
 8000e38:	f7ff ffde 	bl	8000df8 <HAL_InitTick>
  HAL_MspInit();
 8000e3c:	f005 fb28 	bl	8006490 <HAL_MspInit>
}
 8000e40:	2000      	movs	r0, #0
 8000e42:	bd08      	pop	{r3, pc}
 8000e44:	40022000 	.word	0x40022000

08000e48 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000e48:	4a02      	ldr	r2, [pc, #8]	; (8000e54 <HAL_IncTick+0xc>)
 8000e4a:	6813      	ldr	r3, [r2, #0]
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	6013      	str	r3, [r2, #0]
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	2000032c 	.word	0x2000032c

08000e58 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000e58:	4b01      	ldr	r3, [pc, #4]	; (8000e60 <HAL_GetTick+0x8>)
 8000e5a:	6818      	ldr	r0, [r3, #0]
}
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	2000032c 	.word	0x2000032c

08000e64 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000e64:	b530      	push	{r4, r5, lr}
 8000e66:	b083      	sub	sp, #12
 8000e68:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e6a:	f7ff fff5 	bl	8000e58 <HAL_GetTick>
  uint32_t wait = Delay;
 8000e6e:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e70:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000e72:	4605      	mov	r5, r0
  {
     wait++;
 8000e74:	bf18      	it	ne
 8000e76:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000e78:	f7ff ffee 	bl	8000e58 <HAL_GetTick>
 8000e7c:	1b40      	subs	r0, r0, r5
 8000e7e:	42a0      	cmp	r0, r4
 8000e80:	d3fa      	bcc.n	8000e78 <HAL_Delay+0x14>
  {
  }
}
 8000e82:	b003      	add	sp, #12
 8000e84:	bd30      	pop	{r4, r5, pc}
 8000e86:	bf00      	nop

08000e88 <HAL_ADC_ConvHalfCpltCallback>:
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop

08000e8c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop

08000e90 <ADC_Disable>:
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000e90:	6802      	ldr	r2, [r0, #0]
{
 8000e92:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000e94:	6893      	ldr	r3, [r2, #8]
 8000e96:	f003 0303 	and.w	r3, r3, #3
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	d002      	beq.n	8000ea4 <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000e9e:	2300      	movs	r3, #0
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000ea4:	6811      	ldr	r1, [r2, #0]
 8000ea6:	07c9      	lsls	r1, r1, #31
 8000ea8:	d5f9      	bpl.n	8000e9e <ADC_Disable+0xe>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8000eaa:	6891      	ldr	r1, [r2, #8]
 8000eac:	f001 010d 	and.w	r1, r1, #13
 8000eb0:	2901      	cmp	r1, #1
 8000eb2:	d009      	beq.n	8000ec8 <ADC_Disable+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000eb4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8000eb6:	f042 0210 	orr.w	r2, r2, #16
 8000eba:	6442      	str	r2, [r0, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ebc:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8000ebe:	f042 0201 	orr.w	r2, r2, #1
 8000ec2:	6482      	str	r2, [r0, #72]	; 0x48
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_ADC_DISABLE(hadc);
 8000ec8:	6893      	ldr	r3, [r2, #8]
 8000eca:	2103      	movs	r1, #3
 8000ecc:	f043 0302 	orr.w	r3, r3, #2
 8000ed0:	6093      	str	r3, [r2, #8]
 8000ed2:	6011      	str	r1, [r2, #0]
 8000ed4:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8000ed6:	f7ff ffbf 	bl	8000e58 <HAL_GetTick>
 8000eda:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000edc:	6823      	ldr	r3, [r4, #0]
 8000ede:	689b      	ldr	r3, [r3, #8]
 8000ee0:	07db      	lsls	r3, r3, #31
 8000ee2:	d5dc      	bpl.n	8000e9e <ADC_Disable+0xe>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000ee4:	f7ff ffb8 	bl	8000e58 <HAL_GetTick>
 8000ee8:	1b40      	subs	r0, r0, r5
 8000eea:	2802      	cmp	r0, #2
 8000eec:	d9f6      	bls.n	8000edc <ADC_Disable+0x4c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000eee:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000ef0:	f043 0310 	orr.w	r3, r3, #16
 8000ef4:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ef6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000ef8:	f043 0301 	orr.w	r3, r3, #1
 8000efc:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 8000efe:	2301      	movs	r3, #1
 8000f00:	e7ce      	b.n	8000ea0 <ADC_Disable+0x10>
 8000f02:	bf00      	nop

08000f04 <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000f04:	6802      	ldr	r2, [r0, #0]
{
 8000f06:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000f08:	6893      	ldr	r3, [r2, #8]
 8000f0a:	f003 0303 	and.w	r3, r3, #3
 8000f0e:	2b01      	cmp	r3, #1
 8000f10:	d00d      	beq.n	8000f2e <ADC_Enable+0x2a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8000f12:	6891      	ldr	r1, [r2, #8]
 8000f14:	4b17      	ldr	r3, [pc, #92]	; (8000f74 <ADC_Enable+0x70>)
 8000f16:	4219      	tst	r1, r3
 8000f18:	d00e      	beq.n	8000f38 <ADC_Enable+0x34>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f1a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000f1c:	f043 0310 	orr.w	r3, r3, #16
 8000f20:	6443      	str	r3, [r0, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f22:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000f24:	f043 0301 	orr.w	r3, r3, #1
 8000f28:	6483      	str	r3, [r0, #72]	; 0x48
      return HAL_ERROR;
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000f2e:	6813      	ldr	r3, [r2, #0]
 8000f30:	07d9      	lsls	r1, r3, #31
 8000f32:	d5ee      	bpl.n	8000f12 <ADC_Enable+0xe>
  return HAL_OK;
 8000f34:	2000      	movs	r0, #0
 8000f36:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 8000f38:	6893      	ldr	r3, [r2, #8]
 8000f3a:	f043 0301 	orr.w	r3, r3, #1
 8000f3e:	6093      	str	r3, [r2, #8]
 8000f40:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();  
 8000f42:	f7ff ff89 	bl	8000e58 <HAL_GetTick>
 8000f46:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000f48:	e004      	b.n	8000f54 <ADC_Enable+0x50>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000f4a:	f7ff ff85 	bl	8000e58 <HAL_GetTick>
 8000f4e:	1b40      	subs	r0, r0, r5
 8000f50:	2802      	cmp	r0, #2
 8000f52:	d804      	bhi.n	8000f5e <ADC_Enable+0x5a>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000f54:	6823      	ldr	r3, [r4, #0]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	07db      	lsls	r3, r3, #31
 8000f5a:	d5f6      	bpl.n	8000f4a <ADC_Enable+0x46>
 8000f5c:	e7ea      	b.n	8000f34 <ADC_Enable+0x30>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f5e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000f60:	f043 0310 	orr.w	r3, r3, #16
 8000f64:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f66:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000f68:	f043 0301 	orr.w	r3, r3, #1
 8000f6c:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 8000f6e:	2001      	movs	r0, #1
 8000f70:	bd38      	pop	{r3, r4, r5, pc}
 8000f72:	bf00      	nop
 8000f74:	8000003f 	.word	0x8000003f

08000f78 <ADC_DMAError>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000f78:	6a40      	ldr	r0, [r0, #36]	; 0x24
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000f7a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000f7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f80:	6443      	str	r3, [r0, #68]	; 0x44
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000f82:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000f84:	f043 0304 	orr.w	r3, r3, #4
 8000f88:	6483      	str	r3, [r0, #72]	; 0x48
  HAL_ADC_ErrorCallback(hadc); 
 8000f8a:	f7ff bf7f 	b.w	8000e8c <HAL_ADC_ErrorCallback>
 8000f8e:	bf00      	nop

08000f90 <ADC_DMAHalfConvCplt>:
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000f90:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000f92:	f7ff bf79 	b.w	8000e88 <HAL_ADC_ConvHalfCpltCallback>
 8000f96:	bf00      	nop

08000f98 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000f98:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000f9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f9c:	f012 0f50 	tst.w	r2, #80	; 0x50
 8000fa0:	d118      	bne.n	8000fd4 <ADC_DMAConvCplt+0x3c>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000fa2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000fa4:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000fa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000faa:	645a      	str	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000fac:	68ca      	ldr	r2, [r1, #12]
 8000fae:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8000fb2:	d10c      	bne.n	8000fce <ADC_DMAConvCplt+0x36>
 8000fb4:	69da      	ldr	r2, [r3, #28]
 8000fb6:	b952      	cbnz	r2, 8000fce <ADC_DMAConvCplt+0x36>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000fb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000fba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000fbe:	645a      	str	r2, [r3, #68]	; 0x44
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000fc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000fc2:	04d2      	lsls	r2, r2, #19
 8000fc4:	d403      	bmi.n	8000fce <ADC_DMAConvCplt+0x36>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000fc6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000fc8:	f042 0201 	orr.w	r2, r2, #1
 8000fcc:	645a      	str	r2, [r3, #68]	; 0x44
    HAL_ADC_ConvCpltCallback(hadc); 
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f003 bfc6 	b.w	8004f60 <HAL_ADC_ConvCpltCallback>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd8:	4718      	bx	r3
 8000fda:	bf00      	nop

08000fdc <HAL_ADC_Init>:
{
 8000fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fde:	b097      	sub	sp, #92	; 0x5c
  __IO uint32_t wait_loop_index = 0U;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	9300      	str	r3, [sp, #0]
  if(hadc == NULL)
 8000fe4:	2800      	cmp	r0, #0
 8000fe6:	f000 809d 	beq.w	8001124 <HAL_ADC_Init+0x148>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fea:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000fec:	f013 0310 	ands.w	r3, r3, #16
 8000ff0:	4604      	mov	r4, r0
 8000ff2:	d117      	bne.n	8001024 <HAL_ADC_Init+0x48>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000ff4:	6c45      	ldr	r5, [r0, #68]	; 0x44
 8000ff6:	2d00      	cmp	r5, #0
 8000ff8:	f000 8087 	beq.w	800110a <HAL_ADC_Init+0x12e>
 8000ffc:	6822      	ldr	r2, [r4, #0]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000ffe:	6891      	ldr	r1, [r2, #8]
 8001000:	00c9      	lsls	r1, r1, #3
 8001002:	d576      	bpl.n	80010f2 <HAL_ADC_Init+0x116>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001004:	6891      	ldr	r1, [r2, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001006:	008f      	lsls	r7, r1, #2
 8001008:	d473      	bmi.n	80010f2 <HAL_ADC_Init+0x116>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800100a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800100c:	06ce      	lsls	r6, r1, #27
 800100e:	d400      	bmi.n	8001012 <HAL_ADC_Init+0x36>
 8001010:	b163      	cbz	r3, 800102c <HAL_ADC_Init+0x50>
    ADC_STATE_CLR_SET(hadc->State,
 8001012:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001014:	f023 0312 	bic.w	r3, r3, #18
 8001018:	f043 0310 	orr.w	r3, r3, #16
    tmp_hal_status = HAL_ERROR; 
 800101c:	2001      	movs	r0, #1
    ADC_STATE_CLR_SET(hadc->State,
 800101e:	6463      	str	r3, [r4, #68]	; 0x44
}
 8001020:	b017      	add	sp, #92	; 0x5c
 8001022:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001024:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001026:	06db      	lsls	r3, r3, #27
 8001028:	d4f3      	bmi.n	8001012 <HAL_ADC_Init+0x36>
 800102a:	6802      	ldr	r2, [r0, #0]
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800102c:	6890      	ldr	r0, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 800102e:	f010 0004 	ands.w	r0, r0, #4
 8001032:	d1ee      	bne.n	8001012 <HAL_ADC_Init+0x36>
    ADC_STATE_CLR_SET(hadc->State,
 8001034:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001036:	f421 7181 	bic.w	r1, r1, #258	; 0x102
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800103a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 800103e:	f041 0102 	orr.w	r1, r1, #2
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001042:	bf08      	it	eq
 8001044:	4b65      	ldreq	r3, [pc, #404]	; (80011dc <HAL_ADC_Init+0x200>)
    ADC_STATE_CLR_SET(hadc->State,
 8001046:	6461      	str	r1, [r4, #68]	; 0x44
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001048:	bf18      	it	ne
 800104a:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
 800104e:	9301      	str	r3, [sp, #4]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001050:	6893      	ldr	r3, [r2, #8]
 8001052:	f003 0303 	and.w	r3, r3, #3
 8001056:	2b01      	cmp	r3, #1
 8001058:	f000 809c 	beq.w	8001194 <HAL_ADC_Init+0x1b8>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800105c:	9901      	ldr	r1, [sp, #4]
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800105e:	688b      	ldr	r3, [r1, #8]
 8001060:	f003 0303 	and.w	r3, r3, #3
 8001064:	2b01      	cmp	r3, #1
 8001066:	d060      	beq.n	800112a <HAL_ADC_Init+0x14e>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001068:	495d      	ldr	r1, [pc, #372]	; (80011e0 <HAL_ADC_Init+0x204>)
 800106a:	6865      	ldr	r5, [r4, #4]
 800106c:	688b      	ldr	r3, [r1, #8]
 800106e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001072:	432b      	orrs	r3, r5
 8001074:	608b      	str	r3, [r1, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8001076:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 8001078:	68e1      	ldr	r1, [r4, #12]
 800107a:	68a3      	ldr	r3, [r4, #8]
 800107c:	69e6      	ldr	r6, [r4, #28]
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800107e:	6a65      	ldr	r5, [r4, #36]	; 0x24
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8001080:	2f01      	cmp	r7, #1
 8001082:	ea43 0301 	orr.w	r3, r3, r1
 8001086:	bf18      	it	ne
 8001088:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 800108c:	ea43 3346 	orr.w	r3, r3, r6, lsl #13
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001090:	2d01      	cmp	r5, #1
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8001092:	ea40 0003 	orr.w	r0, r0, r3
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001096:	f000 8086 	beq.w	80011a6 <HAL_ADC_Init+0x1ca>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800109a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800109c:	2b01      	cmp	r3, #1
 800109e:	d002      	beq.n	80010a6 <HAL_ADC_Init+0xca>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80010a0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80010a2:	430b      	orrs	r3, r1
 80010a4:	4318      	orrs	r0, r3
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80010a6:	6893      	ldr	r3, [r2, #8]
 80010a8:	f013 0f0c 	tst.w	r3, #12
 80010ac:	d10b      	bne.n	80010c6 <HAL_ADC_Init+0xea>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80010ae:	68d1      	ldr	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80010b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80010b2:	69a5      	ldr	r5, [r4, #24]
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80010b4:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80010b8:	005b      	lsls	r3, r3, #1
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80010ba:	f021 0102 	bic.w	r1, r1, #2
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80010be:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80010c2:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80010c4:	4318      	orrs	r0, r3
    MODIFY_REG(hadc->Instance->CFGR,
 80010c6:	68d5      	ldr	r5, [r2, #12]
 80010c8:	4b46      	ldr	r3, [pc, #280]	; (80011e4 <HAL_ADC_Init+0x208>)
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80010ca:	6921      	ldr	r1, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 80010cc:	402b      	ands	r3, r5
 80010ce:	4303      	orrs	r3, r0
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80010d0:	2901      	cmp	r1, #1
    MODIFY_REG(hadc->Instance->CFGR,
 80010d2:	60d3      	str	r3, [r2, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80010d4:	d06f      	beq.n	80011b6 <HAL_ADC_Init+0x1da>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80010d6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80010d8:	f023 030f 	bic.w	r3, r3, #15
 80010dc:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 80010de:	2000      	movs	r0, #0
 80010e0:	64a0      	str	r0, [r4, #72]	; 0x48
    ADC_STATE_CLR_SET(hadc->State,
 80010e2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80010e4:	f023 0303 	bic.w	r3, r3, #3
 80010e8:	f043 0301 	orr.w	r3, r3, #1
 80010ec:	6463      	str	r3, [r4, #68]	; 0x44
}
 80010ee:	b017      	add	sp, #92	; 0x5c
 80010f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ADC_STATE_CLR_SET(hadc->State,
 80010f2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80010f4:	f023 0312 	bic.w	r3, r3, #18
 80010f8:	f043 0310 	orr.w	r3, r3, #16
 80010fc:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010fe:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001100:	f043 0301 	orr.w	r3, r3, #1
 8001104:	64a3      	str	r3, [r4, #72]	; 0x48
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001106:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001108:	e783      	b.n	8001012 <HAL_ADC_Init+0x36>
      ADC_CLEAR_ERRORCODE(hadc);
 800110a:	6485      	str	r5, [r0, #72]	; 0x48
      hadc->InjectionConfig.ChannelCount = 0U;
 800110c:	6505      	str	r5, [r0, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 800110e:	64c5      	str	r5, [r0, #76]	; 0x4c
      hadc->Lock = HAL_UNLOCKED;
 8001110:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
      HAL_ADC_MspInit(hadc);
 8001114:	f005 f9fa 	bl	800650c <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001118:	6822      	ldr	r2, [r4, #0]
 800111a:	6893      	ldr	r3, [r2, #8]
 800111c:	00de      	lsls	r6, r3, #3
 800111e:	d508      	bpl.n	8001132 <HAL_ADC_Init+0x156>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001120:	462b      	mov	r3, r5
 8001122:	e76c      	b.n	8000ffe <HAL_ADC_Init+0x22>
    return HAL_ERROR;
 8001124:	2001      	movs	r0, #1
}
 8001126:	b017      	add	sp, #92	; 0x5c
 8001128:	bdf0      	pop	{r4, r5, r6, r7, pc}
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800112a:	680b      	ldr	r3, [r1, #0]
 800112c:	07d9      	lsls	r1, r3, #31
 800112e:	d4a2      	bmi.n	8001076 <HAL_ADC_Init+0x9a>
 8001130:	e79a      	b.n	8001068 <HAL_ADC_Init+0x8c>
        tmp_hal_status = ADC_Disable(hadc);
 8001132:	4620      	mov	r0, r4
 8001134:	f7ff feac 	bl	8000e90 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001138:	6c62      	ldr	r2, [r4, #68]	; 0x44
        tmp_hal_status = ADC_Disable(hadc);
 800113a:	4603      	mov	r3, r0
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800113c:	06d0      	lsls	r0, r2, #27
 800113e:	f53f af5d 	bmi.w	8000ffc <HAL_ADC_Init+0x20>
 8001142:	2b00      	cmp	r3, #0
 8001144:	f47f af5a 	bne.w	8000ffc <HAL_ADC_Init+0x20>
          ADC_STATE_CLR_SET(hadc->State,
 8001148:	6c60      	ldr	r0, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800114a:	6822      	ldr	r2, [r4, #0]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800114c:	4926      	ldr	r1, [pc, #152]	; (80011e8 <HAL_ADC_Init+0x20c>)
 800114e:	4d27      	ldr	r5, [pc, #156]	; (80011ec <HAL_ADC_Init+0x210>)
 8001150:	6809      	ldr	r1, [r1, #0]
          ADC_STATE_CLR_SET(hadc->State,
 8001152:	f420 5088 	bic.w	r0, r0, #4352	; 0x1100
 8001156:	f020 0002 	bic.w	r0, r0, #2
 800115a:	f040 0002 	orr.w	r0, r0, #2
 800115e:	6460      	str	r0, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001160:	6890      	ldr	r0, [r2, #8]
 8001162:	f020 5040 	bic.w	r0, r0, #805306368	; 0x30000000
 8001166:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001168:	fba5 0101 	umull	r0, r1, r5, r1
 800116c:	0c89      	lsrs	r1, r1, #18
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800116e:	6890      	ldr	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001170:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8001174:	0049      	lsls	r1, r1, #1
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001176:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 800117a:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800117c:	9100      	str	r1, [sp, #0]
          while(wait_loop_index != 0U)
 800117e:	9900      	ldr	r1, [sp, #0]
 8001180:	2900      	cmp	r1, #0
 8001182:	f43f af3c 	beq.w	8000ffe <HAL_ADC_Init+0x22>
            wait_loop_index--;
 8001186:	9900      	ldr	r1, [sp, #0]
 8001188:	3901      	subs	r1, #1
 800118a:	9100      	str	r1, [sp, #0]
          while(wait_loop_index != 0U)
 800118c:	9900      	ldr	r1, [sp, #0]
 800118e:	2900      	cmp	r1, #0
 8001190:	d1f9      	bne.n	8001186 <HAL_ADC_Init+0x1aa>
 8001192:	e734      	b.n	8000ffe <HAL_ADC_Init+0x22>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001194:	6813      	ldr	r3, [r2, #0]
 8001196:	07dd      	lsls	r5, r3, #31
 8001198:	f53f af6d 	bmi.w	8001076 <HAL_ADC_Init+0x9a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800119c:	9901      	ldr	r1, [sp, #4]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800119e:	2900      	cmp	r1, #0
 80011a0:	f43f af62 	beq.w	8001068 <HAL_ADC_Init+0x8c>
 80011a4:	e75b      	b.n	800105e <HAL_ADC_Init+0x82>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80011a6:	b976      	cbnz	r6, 80011c6 <HAL_ADC_Init+0x1ea>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80011a8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80011aa:	3b01      	subs	r3, #1
 80011ac:	ea40 4343 	orr.w	r3, r0, r3, lsl #17
 80011b0:	f443 3080 	orr.w	r0, r3, #65536	; 0x10000
 80011b4:	e771      	b.n	800109a <HAL_ADC_Init+0xbe>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80011b6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80011b8:	6a23      	ldr	r3, [r4, #32]
 80011ba:	f021 010f 	bic.w	r1, r1, #15
 80011be:	3b01      	subs	r3, #1
 80011c0:	430b      	orrs	r3, r1
 80011c2:	6313      	str	r3, [r2, #48]	; 0x30
 80011c4:	e78b      	b.n	80010de <HAL_ADC_Init+0x102>
        ADC_STATE_CLR_SET(hadc->State,
 80011c6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80011c8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80011cc:	f043 0320 	orr.w	r3, r3, #32
 80011d0:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011d2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80011d4:	f043 0301 	orr.w	r3, r3, #1
 80011d8:	64a3      	str	r3, [r4, #72]	; 0x48
 80011da:	e75e      	b.n	800109a <HAL_ADC_Init+0xbe>
 80011dc:	50000100 	.word	0x50000100
 80011e0:	50000300 	.word	0x50000300
 80011e4:	fff0c007 	.word	0xfff0c007
 80011e8:	20000000 	.word	0x20000000
 80011ec:	431bde83 	.word	0x431bde83

080011f0 <HAL_ADC_Start_DMA>:
{
 80011f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80011f4:	6803      	ldr	r3, [r0, #0]
 80011f6:	689c      	ldr	r4, [r3, #8]
 80011f8:	f014 0404 	ands.w	r4, r4, #4
 80011fc:	d003      	beq.n	8001206 <HAL_ADC_Start_DMA+0x16>
    tmp_hal_status = HAL_BUSY;
 80011fe:	2402      	movs	r4, #2
}
 8001200:	4620      	mov	r0, r4
 8001202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_LOCK(hadc);
 8001206:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800120a:	2b01      	cmp	r3, #1
 800120c:	4605      	mov	r5, r0
 800120e:	d0f6      	beq.n	80011fe <HAL_ADC_Start_DMA+0xe>
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8001210:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 80012f8 <HAL_ADC_Start_DMA+0x108>
 8001214:	f8d9 6008 	ldr.w	r6, [r9, #8]
    __HAL_LOCK(hadc);
 8001218:	2701      	movs	r7, #1
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800121a:	f016 061f 	ands.w	r6, r6, #31
    __HAL_LOCK(hadc);
 800121e:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8001222:	d005      	beq.n	8001230 <HAL_ADC_Start_DMA+0x40>
      __HAL_UNLOCK(hadc);
 8001224:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
      tmp_hal_status = HAL_ERROR;
 8001228:	463c      	mov	r4, r7
}
 800122a:	4620      	mov	r0, r4
 800122c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001230:	4690      	mov	r8, r2
 8001232:	460f      	mov	r7, r1
      tmp_hal_status = ADC_Enable(hadc);
 8001234:	f7ff fe66 	bl	8000f04 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8001238:	4604      	mov	r4, r0
 800123a:	2800      	cmp	r0, #0
 800123c:	d13d      	bne.n	80012ba <HAL_ADC_Start_DMA+0xca>
        ADC_STATE_CLR_SET(hadc->State,
 800123e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8001240:	6829      	ldr	r1, [r5, #0]
 8001242:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001246:	f023 0301 	bic.w	r3, r3, #1
 800124a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800124e:	646b      	str	r3, [r5, #68]	; 0x44
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001250:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8001254:	06d8      	lsls	r0, r3, #27
 8001256:	d033      	beq.n	80012c0 <HAL_ADC_Start_DMA+0xd0>
 8001258:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 800125c:	d030      	beq.n	80012c0 <HAL_ADC_Start_DMA+0xd0>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800125e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001260:	4a21      	ldr	r2, [pc, #132]	; (80012e8 <HAL_ADC_Start_DMA+0xf8>)
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001262:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001266:	4291      	cmp	r1, r2
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001268:	646b      	str	r3, [r5, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800126a:	d037      	beq.n	80012dc <HAL_ADC_Start_DMA+0xec>
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800126c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800126e:	6be8      	ldr	r0, [r5, #60]	; 0x3c
 8001270:	4a1e      	ldr	r2, [pc, #120]	; (80012ec <HAL_ADC_Start_DMA+0xfc>)
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001272:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001276:	bf1c      	itt	ne
 8001278:	6cab      	ldrne	r3, [r5, #72]	; 0x48
 800127a:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 800127e:	64ab      	str	r3, [r5, #72]	; 0x48
        __HAL_UNLOCK(hadc);
 8001280:	2600      	movs	r6, #0
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001282:	4b1b      	ldr	r3, [pc, #108]	; (80012f0 <HAL_ADC_Start_DMA+0x100>)
        __HAL_UNLOCK(hadc);
 8001284:	f885 6040 	strb.w	r6, [r5, #64]	; 0x40
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001288:	6282      	str	r2, [r0, #40]	; 0x28
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800128a:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800128c:	4a19      	ldr	r2, [pc, #100]	; (80012f4 <HAL_ADC_Start_DMA+0x104>)
 800128e:	6302      	str	r2, [r0, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001290:	231c      	movs	r3, #28
 8001292:	600b      	str	r3, [r1, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001294:	684b      	ldr	r3, [r1, #4]
 8001296:	f043 0310 	orr.w	r3, r3, #16
 800129a:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800129c:	68ce      	ldr	r6, [r1, #12]
 800129e:	f046 0601 	orr.w	r6, r6, #1
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80012a2:	4643      	mov	r3, r8
 80012a4:	463a      	mov	r2, r7
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80012a6:	60ce      	str	r6, [r1, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80012a8:	3140      	adds	r1, #64	; 0x40
 80012aa:	f000 fabb 	bl	8001824 <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80012ae:	682a      	ldr	r2, [r5, #0]
 80012b0:	6893      	ldr	r3, [r2, #8]
 80012b2:	f043 0304 	orr.w	r3, r3, #4
 80012b6:	6093      	str	r3, [r2, #8]
 80012b8:	e7a2      	b.n	8001200 <HAL_ADC_Start_DMA+0x10>
        __HAL_UNLOCK(hadc);
 80012ba:	f885 6040 	strb.w	r6, [r5, #64]	; 0x40
 80012be:	e79f      	b.n	8001200 <HAL_ADC_Start_DMA+0x10>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80012c0:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80012c2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80012c6:	646b      	str	r3, [r5, #68]	; 0x44
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80012c8:	68cb      	ldr	r3, [r1, #12]
 80012ca:	019a      	lsls	r2, r3, #6
 80012cc:	d5ce      	bpl.n	800126c <HAL_ADC_Start_DMA+0x7c>
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80012ce:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80012d0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80012d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80012d8:	646b      	str	r3, [r5, #68]	; 0x44
 80012da:	e7c7      	b.n	800126c <HAL_ADC_Start_DMA+0x7c>
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80012dc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80012e0:	68db      	ldr	r3, [r3, #12]
 80012e2:	019b      	lsls	r3, r3, #6
 80012e4:	d5c2      	bpl.n	800126c <HAL_ADC_Start_DMA+0x7c>
 80012e6:	e7f2      	b.n	80012ce <HAL_ADC_Start_DMA+0xde>
 80012e8:	50000100 	.word	0x50000100
 80012ec:	08000f99 	.word	0x08000f99
 80012f0:	08000f91 	.word	0x08000f91
 80012f4:	08000f79 	.word	0x08000f79
 80012f8:	50000300 	.word	0x50000300

080012fc <HAL_ADCEx_Calibration_Start>:
{
 80012fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 80012fe:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001302:	2b01      	cmp	r3, #1
 8001304:	d102      	bne.n	800130c <HAL_ADCEx_Calibration_Start+0x10>
 8001306:	2502      	movs	r5, #2
}
 8001308:	4628      	mov	r0, r5
 800130a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hadc);
 800130c:	2701      	movs	r7, #1
 800130e:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
 8001312:	4604      	mov	r4, r0
 8001314:	460e      	mov	r6, r1
  tmp_hal_status = ADC_Disable(hadc);
 8001316:	f7ff fdbb 	bl	8000e90 <ADC_Disable>
  if (tmp_hal_status == HAL_OK)
 800131a:	4605      	mov	r5, r0
 800131c:	b9f0      	cbnz	r0, 800135c <HAL_ADCEx_Calibration_Start+0x60>
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 800131e:	6823      	ldr	r3, [r4, #0]
    hadc->State = HAL_ADC_STATE_READY;
 8001320:	6467      	str	r7, [r4, #68]	; 0x44
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8001322:	689a      	ldr	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001324:	42be      	cmp	r6, r7
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8001326:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800132a:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800132c:	d026      	beq.n	800137c <HAL_ADCEx_Calibration_Start+0x80>
    hadc->Instance->CR |= ADC_CR_ADCAL;
 800132e:	689a      	ldr	r2, [r3, #8]
 8001330:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001334:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 8001336:	f7ff fd8f 	bl	8000e58 <HAL_GetTick>
 800133a:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800133c:	e004      	b.n	8001348 <HAL_ADCEx_Calibration_Start+0x4c>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800133e:	f7ff fd8b 	bl	8000e58 <HAL_GetTick>
 8001342:	1b80      	subs	r0, r0, r6
 8001344:	280a      	cmp	r0, #10
 8001346:	d80e      	bhi.n	8001366 <HAL_ADCEx_Calibration_Start+0x6a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001348:	6823      	ldr	r3, [r4, #0]
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	2b00      	cmp	r3, #0
 800134e:	dbf6      	blt.n	800133e <HAL_ADCEx_Calibration_Start+0x42>
    ADC_STATE_CLR_SET(hadc->State,
 8001350:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001352:	f023 0303 	bic.w	r3, r3, #3
 8001356:	f043 0301 	orr.w	r3, r3, #1
 800135a:	6463      	str	r3, [r4, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 800135c:	2300      	movs	r3, #0
 800135e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8001362:	4628      	mov	r0, r5
 8001364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ADC_STATE_CLR_SET(hadc->State,
 8001366:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001368:	f023 0312 	bic.w	r3, r3, #18
 800136c:	f043 0310 	orr.w	r3, r3, #16
        __HAL_UNLOCK(hadc);
 8001370:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 8001372:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 8001374:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        return HAL_ERROR;
 8001378:	2501      	movs	r5, #1
 800137a:	e7c5      	b.n	8001308 <HAL_ADCEx_Calibration_Start+0xc>
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 800137c:	689a      	ldr	r2, [r3, #8]
 800137e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	e7d3      	b.n	800132e <HAL_ADCEx_Calibration_Start+0x32>
 8001386:	bf00      	nop

08001388 <HAL_ADC_ConfigChannel>:
{
 8001388:	b5f0      	push	{r4, r5, r6, r7, lr}
 800138a:	4603      	mov	r3, r0
 800138c:	b097      	sub	sp, #92	; 0x5c
  __HAL_LOCK(hadc);
 800138e:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
  __IO uint32_t wait_loop_index = 0U;
 8001392:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 8001394:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0U;
 8001396:	9000      	str	r0, [sp, #0]
  __HAL_LOCK(hadc);
 8001398:	d047      	beq.n	800142a <HAL_ADC_ConfigChannel+0xa2>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800139a:	681a      	ldr	r2, [r3, #0]
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800139c:	68cc      	ldr	r4, [r1, #12]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800139e:	6895      	ldr	r5, [r2, #8]
  __HAL_LOCK(hadc);
 80013a0:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80013a2:	076d      	lsls	r5, r5, #29
  __HAL_LOCK(hadc);
 80013a4:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80013a8:	d508      	bpl.n	80013bc <HAL_ADC_ConfigChannel+0x34>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013ac:	f042 0220 	orr.w	r2, r2, #32
 80013b0:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 80013b2:	2200      	movs	r2, #0
 80013b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80013b8:	b017      	add	sp, #92	; 0x5c
 80013ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (sConfig->Rank < 5U)
 80013bc:	6848      	ldr	r0, [r1, #4]
 80013be:	2804      	cmp	r0, #4
 80013c0:	d936      	bls.n	8001430 <HAL_ADC_ConfigChannel+0xa8>
    else if (sConfig->Rank < 10U)
 80013c2:	2809      	cmp	r0, #9
 80013c4:	d871      	bhi.n	80014aa <HAL_ADC_ConfigChannel+0x122>
      MODIFY_REG(hadc->Instance->SQR2,
 80013c6:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80013ca:	0040      	lsls	r0, r0, #1
 80013cc:	381e      	subs	r0, #30
 80013ce:	6b56      	ldr	r6, [r2, #52]	; 0x34
 80013d0:	680d      	ldr	r5, [r1, #0]
 80013d2:	271f      	movs	r7, #31
 80013d4:	4087      	lsls	r7, r0
 80013d6:	ea26 0607 	bic.w	r6, r6, r7
 80013da:	fa05 f000 	lsl.w	r0, r5, r0
 80013de:	4330      	orrs	r0, r6
 80013e0:	6350      	str	r0, [r2, #52]	; 0x34
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80013e2:	6890      	ldr	r0, [r2, #8]
 80013e4:	f010 0f0c 	tst.w	r0, #12
 80013e8:	d133      	bne.n	8001452 <HAL_ADC_ConfigChannel+0xca>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80013ea:	2d09      	cmp	r5, #9
 80013ec:	d94f      	bls.n	800148e <HAL_ADC_ConfigChannel+0x106>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80013ee:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 80013f2:	3f1e      	subs	r7, #30
 80013f4:	6990      	ldr	r0, [r2, #24]
 80013f6:	688e      	ldr	r6, [r1, #8]
 80013f8:	f04f 0e07 	mov.w	lr, #7
 80013fc:	fa0e fe07 	lsl.w	lr, lr, r7
 8001400:	ea20 000e 	bic.w	r0, r0, lr
 8001404:	40be      	lsls	r6, r7
 8001406:	4330      	orrs	r0, r6
 8001408:	6190      	str	r0, [r2, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800140a:	68d0      	ldr	r0, [r2, #12]
    switch (sConfig->OffsetNumber)
 800140c:	690e      	ldr	r6, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800140e:	694f      	ldr	r7, [r1, #20]
 8001410:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 8001414:	0040      	lsls	r0, r0, #1
    switch (sConfig->OffsetNumber)
 8001416:	3e01      	subs	r6, #1
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001418:	fa07 f000 	lsl.w	r0, r7, r0
    switch (sConfig->OffsetNumber)
 800141c:	2e03      	cmp	r6, #3
 800141e:	f200 80cf 	bhi.w	80015c0 <HAL_ADC_ConfigChannel+0x238>
 8001422:	e8df f006 	tbb	[pc, r6]
 8001426:	747e      	.short	0x747e
 8001428:	606a      	.short	0x606a
  __HAL_LOCK(hadc);
 800142a:	2002      	movs	r0, #2
}
 800142c:	b017      	add	sp, #92	; 0x5c
 800142e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->SQR1,
 8001430:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001434:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8001436:	680d      	ldr	r5, [r1, #0]
 8001438:	0040      	lsls	r0, r0, #1
 800143a:	271f      	movs	r7, #31
 800143c:	4087      	lsls	r7, r0
 800143e:	ea26 0607 	bic.w	r6, r6, r7
 8001442:	fa05 f000 	lsl.w	r0, r5, r0
 8001446:	4330      	orrs	r0, r6
 8001448:	6310      	str	r0, [r2, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800144a:	6890      	ldr	r0, [r2, #8]
 800144c:	f010 0f0c 	tst.w	r0, #12
 8001450:	d0cb      	beq.n	80013ea <HAL_ADC_ConfigChannel+0x62>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001452:	6890      	ldr	r0, [r2, #8]
 8001454:	f000 0003 	and.w	r0, r0, #3
 8001458:	2801      	cmp	r0, #1
 800145a:	d014      	beq.n	8001486 <HAL_ADC_ConfigChannel+0xfe>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800145c:	2c01      	cmp	r4, #1
 800145e:	f000 8093 	beq.w	8001588 <HAL_ADC_ConfigChannel+0x200>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001462:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8001466:	2001      	movs	r0, #1
 8001468:	40a8      	lsls	r0, r5
 800146a:	ea21 0100 	bic.w	r1, r1, r0
 800146e:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001472:	2d10      	cmp	r5, #16
 8001474:	f000 8083 	beq.w	800157e <HAL_ADC_ConfigChannel+0x1f6>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001478:	2d11      	cmp	r5, #17
 800147a:	f000 809c 	beq.w	80015b6 <HAL_ADC_ConfigChannel+0x22e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800147e:	2d12      	cmp	r5, #18
 8001480:	d059      	beq.n	8001536 <HAL_ADC_ConfigChannel+0x1ae>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001482:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001484:	e795      	b.n	80013b2 <HAL_ADC_ConfigChannel+0x2a>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001486:	6810      	ldr	r0, [r2, #0]
 8001488:	07c0      	lsls	r0, r0, #31
 800148a:	d5e7      	bpl.n	800145c <HAL_ADC_ConfigChannel+0xd4>
 800148c:	e7f9      	b.n	8001482 <HAL_ADC_ConfigChannel+0xfa>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800148e:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 8001492:	6950      	ldr	r0, [r2, #20]
 8001494:	688e      	ldr	r6, [r1, #8]
 8001496:	2707      	movs	r7, #7
 8001498:	fa07 f70e 	lsl.w	r7, r7, lr
 800149c:	ea20 0007 	bic.w	r0, r0, r7
 80014a0:	fa06 f60e 	lsl.w	r6, r6, lr
 80014a4:	4330      	orrs	r0, r6
 80014a6:	6150      	str	r0, [r2, #20]
 80014a8:	e7af      	b.n	800140a <HAL_ADC_ConfigChannel+0x82>
    else if (sConfig->Rank < 15U)
 80014aa:	280e      	cmp	r0, #14
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80014ac:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80014b0:	ea4f 0040 	mov.w	r0, r0, lsl #1
    else if (sConfig->Rank < 15U)
 80014b4:	d80b      	bhi.n	80014ce <HAL_ADC_ConfigChannel+0x146>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80014b6:	383c      	subs	r0, #60	; 0x3c
 80014b8:	6b96      	ldr	r6, [r2, #56]	; 0x38
 80014ba:	680d      	ldr	r5, [r1, #0]
 80014bc:	271f      	movs	r7, #31
 80014be:	4087      	lsls	r7, r0
 80014c0:	ea26 0607 	bic.w	r6, r6, r7
 80014c4:	fa05 f000 	lsl.w	r0, r5, r0
 80014c8:	4330      	orrs	r0, r6
 80014ca:	6390      	str	r0, [r2, #56]	; 0x38
 80014cc:	e789      	b.n	80013e2 <HAL_ADC_ConfigChannel+0x5a>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80014ce:	385a      	subs	r0, #90	; 0x5a
 80014d0:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
 80014d2:	680d      	ldr	r5, [r1, #0]
 80014d4:	271f      	movs	r7, #31
 80014d6:	4087      	lsls	r7, r0
 80014d8:	ea26 0607 	bic.w	r6, r6, r7
 80014dc:	fa05 f000 	lsl.w	r0, r5, r0
 80014e0:	4330      	orrs	r0, r6
 80014e2:	63d0      	str	r0, [r2, #60]	; 0x3c
 80014e4:	e77d      	b.n	80013e2 <HAL_ADC_ConfigChannel+0x5a>
      MODIFY_REG(hadc->Instance->OFR4               ,
 80014e6:	6ed7      	ldr	r7, [r2, #108]	; 0x6c
 80014e8:	4e6d      	ldr	r6, [pc, #436]	; (80016a0 <HAL_ADC_ConfigChannel+0x318>)
 80014ea:	403e      	ands	r6, r7
 80014ec:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 80014f0:	f046 4700 	orr.w	r7, r6, #2147483648	; 0x80000000
 80014f4:	4338      	orrs	r0, r7
 80014f6:	66d0      	str	r0, [r2, #108]	; 0x6c
      break;
 80014f8:	e7ab      	b.n	8001452 <HAL_ADC_ConfigChannel+0xca>
      MODIFY_REG(hadc->Instance->OFR3               ,
 80014fa:	6e97      	ldr	r7, [r2, #104]	; 0x68
 80014fc:	4e68      	ldr	r6, [pc, #416]	; (80016a0 <HAL_ADC_ConfigChannel+0x318>)
 80014fe:	403e      	ands	r6, r7
 8001500:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8001504:	f046 4700 	orr.w	r7, r6, #2147483648	; 0x80000000
 8001508:	4338      	orrs	r0, r7
 800150a:	6690      	str	r0, [r2, #104]	; 0x68
      break;
 800150c:	e7a1      	b.n	8001452 <HAL_ADC_ConfigChannel+0xca>
      MODIFY_REG(hadc->Instance->OFR2               ,
 800150e:	6e57      	ldr	r7, [r2, #100]	; 0x64
 8001510:	4e63      	ldr	r6, [pc, #396]	; (80016a0 <HAL_ADC_ConfigChannel+0x318>)
 8001512:	403e      	ands	r6, r7
 8001514:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8001518:	f046 4700 	orr.w	r7, r6, #2147483648	; 0x80000000
 800151c:	4338      	orrs	r0, r7
 800151e:	6650      	str	r0, [r2, #100]	; 0x64
      break;
 8001520:	e797      	b.n	8001452 <HAL_ADC_ConfigChannel+0xca>
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001522:	6e17      	ldr	r7, [r2, #96]	; 0x60
 8001524:	4e5e      	ldr	r6, [pc, #376]	; (80016a0 <HAL_ADC_ConfigChannel+0x318>)
 8001526:	403e      	ands	r6, r7
 8001528:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 800152c:	f046 4700 	orr.w	r7, r6, #2147483648	; 0x80000000
 8001530:	4338      	orrs	r0, r7
 8001532:	6610      	str	r0, [r2, #96]	; 0x60
      break;
 8001534:	e78d      	b.n	8001452 <HAL_ADC_ConfigChannel+0xca>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001536:	495b      	ldr	r1, [pc, #364]	; (80016a4 <HAL_ADC_ConfigChannel+0x31c>)
 8001538:	6889      	ldr	r1, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800153a:	024c      	lsls	r4, r1, #9
 800153c:	d4a1      	bmi.n	8001482 <HAL_ADC_ConfigChannel+0xfa>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800153e:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8001542:	bf0c      	ite	eq
 8001544:	4958      	ldreq	r1, [pc, #352]	; (80016a8 <HAL_ADC_ConfigChannel+0x320>)
 8001546:	f04f 41a0 	movne.w	r1, #1342177280	; 0x50000000
 800154a:	9101      	str	r1, [sp, #4]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800154c:	6891      	ldr	r1, [r2, #8]
 800154e:	f001 0103 	and.w	r1, r1, #3
 8001552:	2901      	cmp	r1, #1
 8001554:	d05d      	beq.n	8001612 <HAL_ADC_ConfigChannel+0x28a>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001556:	9801      	ldr	r0, [sp, #4]
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001558:	6881      	ldr	r1, [r0, #8]
 800155a:	f001 0103 	and.w	r1, r1, #3
 800155e:	2901      	cmp	r1, #1
 8001560:	d05e      	beq.n	8001620 <HAL_ADC_ConfigChannel+0x298>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001562:	2d10      	cmp	r5, #16
 8001564:	d074      	beq.n	8001650 <HAL_ADC_ConfigChannel+0x2c8>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001566:	2d11      	cmp	r5, #17
 8001568:	f000 808f 	beq.w	800168a <HAL_ADC_ConfigChannel+0x302>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800156c:	2d12      	cmp	r5, #18
 800156e:	d188      	bne.n	8001482 <HAL_ADC_ConfigChannel+0xfa>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001570:	494c      	ldr	r1, [pc, #304]	; (80016a4 <HAL_ADC_ConfigChannel+0x31c>)
 8001572:	688a      	ldr	r2, [r1, #8]
 8001574:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001578:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800157a:	2000      	movs	r0, #0
 800157c:	e719      	b.n	80013b2 <HAL_ADC_ConfigChannel+0x2a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800157e:	4949      	ldr	r1, [pc, #292]	; (80016a4 <HAL_ADC_ConfigChannel+0x31c>)
 8001580:	6889      	ldr	r1, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001582:	020f      	lsls	r7, r1, #8
 8001584:	d5db      	bpl.n	800153e <HAL_ADC_ConfigChannel+0x1b6>
 8001586:	e77c      	b.n	8001482 <HAL_ADC_ConfigChannel+0xfa>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001588:	f8d2 00b0 	ldr.w	r0, [r2, #176]	; 0xb0
 800158c:	40ac      	lsls	r4, r5
 800158e:	4304      	orrs	r4, r0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001590:	2d09      	cmp	r5, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001592:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001596:	d92e      	bls.n	80015f6 <HAL_ADC_ConfigChannel+0x26e>
        MODIFY_REG(hadc->Instance->SMPR2,
 8001598:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 800159c:	688e      	ldr	r6, [r1, #8]
 800159e:	6994      	ldr	r4, [r2, #24]
 80015a0:	f1a0 011b 	sub.w	r1, r0, #27
 80015a4:	2707      	movs	r7, #7
 80015a6:	408f      	lsls	r7, r1
 80015a8:	fa06 f001 	lsl.w	r0, r6, r1
 80015ac:	ea24 0107 	bic.w	r1, r4, r7
 80015b0:	4301      	orrs	r1, r0
 80015b2:	6191      	str	r1, [r2, #24]
 80015b4:	e75d      	b.n	8001472 <HAL_ADC_ConfigChannel+0xea>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80015b6:	493b      	ldr	r1, [pc, #236]	; (80016a4 <HAL_ADC_ConfigChannel+0x31c>)
 80015b8:	6889      	ldr	r1, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80015ba:	01ce      	lsls	r6, r1, #7
 80015bc:	d5bf      	bpl.n	800153e <HAL_ADC_ConfigChannel+0x1b6>
 80015be:	e760      	b.n	8001482 <HAL_ADC_ConfigChannel+0xfa>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80015c0:	6e16      	ldr	r6, [r2, #96]	; 0x60
 80015c2:	06a8      	lsls	r0, r5, #26
 80015c4:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80015c8:	4286      	cmp	r6, r0
 80015ca:	d037      	beq.n	800163c <HAL_ADC_ConfigChannel+0x2b4>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80015cc:	6e56      	ldr	r6, [r2, #100]	; 0x64
 80015ce:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80015d2:	42b0      	cmp	r0, r6
 80015d4:	d02d      	beq.n	8001632 <HAL_ADC_ConfigChannel+0x2aa>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80015d6:	6e96      	ldr	r6, [r2, #104]	; 0x68
 80015d8:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80015dc:	42b0      	cmp	r0, r6
 80015de:	d032      	beq.n	8001646 <HAL_ADC_ConfigChannel+0x2be>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80015e0:	6ed6      	ldr	r6, [r2, #108]	; 0x6c
 80015e2:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80015e6:	42b0      	cmp	r0, r6
 80015e8:	f47f af33 	bne.w	8001452 <HAL_ADC_ConfigChannel+0xca>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80015ec:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80015ee:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80015f2:	66d0      	str	r0, [r2, #108]	; 0x6c
 80015f4:	e72d      	b.n	8001452 <HAL_ADC_ConfigChannel+0xca>
        MODIFY_REG(hadc->Instance->SMPR1,
 80015f6:	1c68      	adds	r0, r5, #1
 80015f8:	688e      	ldr	r6, [r1, #8]
 80015fa:	6954      	ldr	r4, [r2, #20]
 80015fc:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 8001600:	2707      	movs	r7, #7
 8001602:	408f      	lsls	r7, r1
 8001604:	fa06 f001 	lsl.w	r0, r6, r1
 8001608:	ea24 0107 	bic.w	r1, r4, r7
 800160c:	4301      	orrs	r1, r0
 800160e:	6151      	str	r1, [r2, #20]
 8001610:	e732      	b.n	8001478 <HAL_ADC_ConfigChannel+0xf0>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001612:	6811      	ldr	r1, [r2, #0]
 8001614:	07c8      	lsls	r0, r1, #31
 8001616:	d406      	bmi.n	8001626 <HAL_ADC_ConfigChannel+0x29e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001618:	9801      	ldr	r0, [sp, #4]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800161a:	2800      	cmp	r0, #0
 800161c:	d0a1      	beq.n	8001562 <HAL_ADC_ConfigChannel+0x1da>
 800161e:	e79b      	b.n	8001558 <HAL_ADC_ConfigChannel+0x1d0>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001620:	6801      	ldr	r1, [r0, #0]
 8001622:	07c9      	lsls	r1, r1, #31
 8001624:	d59d      	bpl.n	8001562 <HAL_ADC_ConfigChannel+0x1da>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001626:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001628:	f042 0220 	orr.w	r2, r2, #32
 800162c:	645a      	str	r2, [r3, #68]	; 0x44
        tmp_hal_status = HAL_ERROR;
 800162e:	2001      	movs	r0, #1
 8001630:	e6bf      	b.n	80013b2 <HAL_ADC_ConfigChannel+0x2a>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001632:	6e56      	ldr	r6, [r2, #100]	; 0x64
 8001634:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
 8001638:	6656      	str	r6, [r2, #100]	; 0x64
 800163a:	e7cc      	b.n	80015d6 <HAL_ADC_ConfigChannel+0x24e>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800163c:	6e16      	ldr	r6, [r2, #96]	; 0x60
 800163e:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
 8001642:	6616      	str	r6, [r2, #96]	; 0x60
 8001644:	e7c2      	b.n	80015cc <HAL_ADC_ConfigChannel+0x244>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001646:	6e96      	ldr	r6, [r2, #104]	; 0x68
 8001648:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
 800164c:	6696      	str	r6, [r2, #104]	; 0x68
 800164e:	e7c7      	b.n	80015e0 <HAL_ADC_ConfigChannel+0x258>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001650:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8001654:	f47f af15 	bne.w	8001482 <HAL_ADC_ConfigChannel+0xfa>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001658:	4912      	ldr	r1, [pc, #72]	; (80016a4 <HAL_ADC_ConfigChannel+0x31c>)
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800165a:	4c14      	ldr	r4, [pc, #80]	; (80016ac <HAL_ADC_ConfigChannel+0x324>)
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800165c:	688a      	ldr	r2, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800165e:	4814      	ldr	r0, [pc, #80]	; (80016b0 <HAL_ADC_ConfigChannel+0x328>)
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001660:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001664:	608a      	str	r2, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001666:	220a      	movs	r2, #10
 8001668:	6821      	ldr	r1, [r4, #0]
 800166a:	fbb1 f1f0 	udiv	r1, r1, r0
 800166e:	fb02 f201 	mul.w	r2, r2, r1
 8001672:	9200      	str	r2, [sp, #0]
          while(wait_loop_index != 0U)
 8001674:	9a00      	ldr	r2, [sp, #0]
 8001676:	2a00      	cmp	r2, #0
 8001678:	f43f af03 	beq.w	8001482 <HAL_ADC_ConfigChannel+0xfa>
            wait_loop_index--;
 800167c:	9a00      	ldr	r2, [sp, #0]
 800167e:	3a01      	subs	r2, #1
 8001680:	9200      	str	r2, [sp, #0]
          while(wait_loop_index != 0U)
 8001682:	9a00      	ldr	r2, [sp, #0]
 8001684:	2a00      	cmp	r2, #0
 8001686:	d1f9      	bne.n	800167c <HAL_ADC_ConfigChannel+0x2f4>
 8001688:	e6fb      	b.n	8001482 <HAL_ADC_ConfigChannel+0xfa>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800168a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800168e:	f47f aef8 	bne.w	8001482 <HAL_ADC_ConfigChannel+0xfa>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001692:	4904      	ldr	r1, [pc, #16]	; (80016a4 <HAL_ADC_ConfigChannel+0x31c>)
 8001694:	688a      	ldr	r2, [r1, #8]
 8001696:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800169a:	608a      	str	r2, [r1, #8]
 800169c:	e6f1      	b.n	8001482 <HAL_ADC_ConfigChannel+0xfa>
 800169e:	bf00      	nop
 80016a0:	83fff000 	.word	0x83fff000
 80016a4:	50000300 	.word	0x50000300
 80016a8:	50000100 	.word	0x50000100
 80016ac:	20000000 	.word	0x20000000
 80016b0:	000f4240 	.word	0x000f4240

080016b4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016b4:	4a07      	ldr	r2, [pc, #28]	; (80016d4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80016b6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016b8:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 80016bc:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80016be:	0200      	lsls	r0, r0, #8
 80016c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016c4:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 80016c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80016cc:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80016ce:	60d3      	str	r3, [r2, #12]
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	e000ed00 	.word	0xe000ed00

080016d8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016d8:	4b18      	ldr	r3, [pc, #96]	; (800173c <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016da:	b470      	push	{r4, r5, r6}
 80016dc:	68dc      	ldr	r4, [r3, #12]
 80016de:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016e2:	f1c4 0607 	rsb	r6, r4, #7
 80016e6:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016e8:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016ec:	bf28      	it	cs
 80016ee:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016f0:	2b06      	cmp	r3, #6
 80016f2:	d917      	bls.n	8001724 <HAL_NVIC_SetPriority+0x4c>
 80016f4:	3c03      	subs	r4, #3
 80016f6:	2501      	movs	r5, #1
 80016f8:	40a5      	lsls	r5, r4
 80016fa:	3d01      	subs	r5, #1
 80016fc:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016fe:	2301      	movs	r3, #1
 8001700:	40b3      	lsls	r3, r6
 8001702:	3b01      	subs	r3, #1
 8001704:	4019      	ands	r1, r3
 8001706:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) < 0)
 8001708:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800170a:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) < 0)
 800170e:	db0c      	blt.n	800172a <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001710:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001714:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001718:	0109      	lsls	r1, r1, #4
 800171a:	b2c9      	uxtb	r1, r1
 800171c:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001720:	bc70      	pop	{r4, r5, r6}
 8001722:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001724:	2200      	movs	r2, #0
 8001726:	4614      	mov	r4, r2
 8001728:	e7e9      	b.n	80016fe <HAL_NVIC_SetPriority+0x26>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800172a:	4b05      	ldr	r3, [pc, #20]	; (8001740 <HAL_NVIC_SetPriority+0x68>)
 800172c:	f000 000f 	and.w	r0, r0, #15
 8001730:	0109      	lsls	r1, r1, #4
 8001732:	4403      	add	r3, r0
 8001734:	b2c9      	uxtb	r1, r1
 8001736:	7619      	strb	r1, [r3, #24]
 8001738:	bc70      	pop	{r4, r5, r6}
 800173a:	4770      	bx	lr
 800173c:	e000ed00 	.word	0xe000ed00
 8001740:	e000ecfc 	.word	0xe000ecfc

08001744 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001744:	f000 011f 	and.w	r1, r0, #31
 8001748:	2301      	movs	r3, #1
 800174a:	0940      	lsrs	r0, r0, #5
 800174c:	4a02      	ldr	r2, [pc, #8]	; (8001758 <HAL_NVIC_EnableIRQ+0x14>)
 800174e:	408b      	lsls	r3, r1
 8001750:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	e000e100 	.word	0xe000e100

0800175c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800175c:	3801      	subs	r0, #1
 800175e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001762:	d20e      	bcs.n	8001782 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001764:	4b08      	ldr	r3, [pc, #32]	; (8001788 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001766:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001768:	4c08      	ldr	r4, [pc, #32]	; (800178c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800176a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800176c:	20f0      	movs	r0, #240	; 0xf0
 800176e:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001772:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001774:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001776:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800177a:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 800177c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001780:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001782:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	e000e010 	.word	0xe000e010
 800178c:	e000ed00 	.word	0xe000ed00

08001790 <HAL_SYSTICK_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001790:	4a04      	ldr	r2, [pc, #16]	; (80017a4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001792:	6813      	ldr	r3, [r2, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001794:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001796:	bf0c      	ite	eq
 8001798:	f043 0304 	orreq.w	r3, r3, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800179c:	f023 0304 	bicne.w	r3, r3, #4
 80017a0:	6013      	str	r3, [r2, #0]
 80017a2:	4770      	bx	lr
 80017a4:	e000e010 	.word	0xe000e010

080017a8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop

080017ac <HAL_SYSTICK_IRQHandler>:
{
 80017ac:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80017ae:	f7ff fffb 	bl	80017a8 <HAL_SYSTICK_Callback>
 80017b2:	bd08      	pop	{r3, pc}

080017b4 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80017b4:	2800      	cmp	r0, #0
 80017b6:	d02d      	beq.n	8001814 <HAL_DMA_Init+0x60>
{ 
 80017b8:	b4f0      	push	{r4, r5, r6, r7}
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017ba:	6842      	ldr	r2, [r0, #4]
 80017bc:	6887      	ldr	r7, [r0, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017be:	68c6      	ldr	r6, [r0, #12]
 80017c0:	6904      	ldr	r4, [r0, #16]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80017c2:	4915      	ldr	r1, [pc, #84]	; (8001818 <HAL_DMA_Init+0x64>)
 80017c4:	4603      	mov	r3, r0
  tmp |=  hdma->Init.Direction        |
 80017c6:	433a      	orrs	r2, r7
  tmp = hdma->Instance->CCR;
 80017c8:	6800      	ldr	r0, [r0, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017ca:	695d      	ldr	r5, [r3, #20]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80017cc:	4f13      	ldr	r7, [pc, #76]	; (800181c <HAL_DMA_Init+0x68>)
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017ce:	4332      	orrs	r2, r6
 80017d0:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017d2:	699e      	ldr	r6, [r3, #24]
  tmp = hdma->Instance->CCR;
 80017d4:	6804      	ldr	r4, [r0, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017d6:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80017d8:	69dd      	ldr	r5, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017da:	4332      	orrs	r2, r6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80017dc:	4401      	add	r1, r0
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80017de:	f424 547f 	bic.w	r4, r4, #16320	; 0x3fc0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80017e2:	fba7 6101 	umull	r6, r1, r7, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80017e6:	432a      	orrs	r2, r5
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80017e8:	f024 0430 	bic.w	r4, r4, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 80017ec:	4322      	orrs	r2, r4
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80017ee:	0909      	lsrs	r1, r1, #4
  hdma->Instance->CCR = tmp;  
 80017f0:	6002      	str	r2, [r0, #0]
  hdma->DmaBaseAddress = DMA1;
 80017f2:	4c0b      	ldr	r4, [pc, #44]	; (8001820 <HAL_DMA_Init+0x6c>)
 80017f4:	63dc      	str	r4, [r3, #60]	; 0x3c
  hdma->XferCpltCallback = NULL;
 80017f6:	2000      	movs	r0, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80017f8:	0089      	lsls	r1, r1, #2
  hdma->State = HAL_DMA_STATE_READY;
 80017fa:	2201      	movs	r2, #1
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80017fc:	6419      	str	r1, [r3, #64]	; 0x40
  hdma->XferCpltCallback = NULL;
 80017fe:	6298      	str	r0, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8001800:	62d8      	str	r0, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001802:	6318      	str	r0, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001804:	6358      	str	r0, [r3, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001806:	6398      	str	r0, [r3, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 8001808:	f883 0020 	strb.w	r0, [r3, #32]
  hdma->State = HAL_DMA_STATE_READY;
 800180c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}  
 8001810:	bcf0      	pop	{r4, r5, r6, r7}
 8001812:	4770      	bx	lr
    return HAL_ERROR;
 8001814:	2001      	movs	r0, #1
 8001816:	4770      	bx	lr
 8001818:	bffdfff8 	.word	0xbffdfff8
 800181c:	cccccccd 	.word	0xcccccccd
 8001820:	40020000 	.word	0x40020000

08001824 <HAL_DMA_Start_IT>:
{
 8001824:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8001826:	f890 4020 	ldrb.w	r4, [r0, #32]
 800182a:	2c01      	cmp	r4, #1
 800182c:	d00b      	beq.n	8001846 <HAL_DMA_Start_IT+0x22>
  if(HAL_DMA_STATE_READY == hdma->State)
 800182e:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8001832:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8001834:	42ac      	cmp	r4, r5
  __HAL_LOCK(hdma);
 8001836:	f880 5020 	strb.w	r5, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800183a:	d006      	beq.n	800184a <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma); 
 800183c:	2300      	movs	r3, #0
 800183e:	f880 3020 	strb.w	r3, [r0, #32]
    status = HAL_BUSY;
 8001842:	2002      	movs	r0, #2
 8001844:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hdma);
 8001846:	2002      	movs	r0, #2
} 
 8001848:	bdf0      	pop	{r4, r5, r6, r7, pc}
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800184a:	6805      	ldr	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800184c:	6c07      	ldr	r7, [r0, #64]	; 0x40
 800184e:	f8d0 e03c 	ldr.w	lr, [r0, #60]	; 0x3c
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001852:	2600      	movs	r6, #0
 8001854:	6386      	str	r6, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001856:	682e      	ldr	r6, [r5, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001858:	40bc      	lsls	r4, r7
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800185a:	f026 0601 	bic.w	r6, r6, #1
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800185e:	6847      	ldr	r7, [r0, #4]
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001860:	f04f 0c02 	mov.w	ip, #2
 8001864:	f880 c021 	strb.w	ip, [r0, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001868:	602e      	str	r6, [r5, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800186a:	f8ce 4004 	str.w	r4, [lr, #4]
  hdma->Instance->CNDTR = DataLength;
 800186e:	606b      	str	r3, [r5, #4]
    if(NULL != hdma->XferHalfCpltCallback )
 8001870:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001872:	2f10      	cmp	r7, #16
    hdma->Instance->CPAR = DstAddress;
 8001874:	bf0b      	itete	eq
 8001876:	60aa      	streq	r2, [r5, #8]
    hdma->Instance->CPAR = SrcAddress;
 8001878:	60a9      	strne	r1, [r5, #8]
    hdma->Instance->CMAR = SrcAddress;
 800187a:	60e9      	streq	r1, [r5, #12]
    hdma->Instance->CMAR = DstAddress;
 800187c:	60ea      	strne	r2, [r5, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 800187e:	b14b      	cbz	r3, 8001894 <HAL_DMA_Start_IT+0x70>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001880:	682b      	ldr	r3, [r5, #0]
 8001882:	f043 030e 	orr.w	r3, r3, #14
 8001886:	602b      	str	r3, [r5, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001888:	682b      	ldr	r3, [r5, #0]
 800188a:	f043 0301 	orr.w	r3, r3, #1
 800188e:	602b      	str	r3, [r5, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001890:	2000      	movs	r0, #0
 8001892:	bdf0      	pop	{r4, r5, r6, r7, pc}
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001894:	682b      	ldr	r3, [r5, #0]
 8001896:	f043 030a 	orr.w	r3, r3, #10
 800189a:	602b      	str	r3, [r5, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800189c:	682b      	ldr	r3, [r5, #0]
 800189e:	f023 0304 	bic.w	r3, r3, #4
 80018a2:	602b      	str	r3, [r5, #0]
 80018a4:	e7f0      	b.n	8001888 <HAL_DMA_Start_IT+0x64>
 80018a6:	bf00      	nop

080018a8 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80018a8:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 80018ac:	2a02      	cmp	r2, #2
{  
 80018ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80018b0:	d003      	beq.n	80018ba <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018b2:	2204      	movs	r2, #4
 80018b4:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 80018b6:	2001      	movs	r0, #1
 80018b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80018ba:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80018bc:	6c01      	ldr	r1, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80018be:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80018c0:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
    if(hdma->XferAbortCallback != NULL)
 80018c2:	6b46      	ldr	r6, [r0, #52]	; 0x34
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80018c4:	f024 040e 	bic.w	r4, r4, #14
 80018c8:	6014      	str	r4, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80018ca:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80018cc:	2501      	movs	r5, #1
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80018ce:	f024 0401 	bic.w	r4, r4, #1
 80018d2:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80018d4:	fa05 f101 	lsl.w	r1, r5, r1
    __HAL_UNLOCK(hdma);
 80018d8:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80018da:	6079      	str	r1, [r7, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80018dc:	f880 5021 	strb.w	r5, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80018e0:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80018e4:	b116      	cbz	r6, 80018ec <HAL_DMA_Abort_IT+0x44>
      hdma->XferAbortCallback(hdma);
 80018e6:	47b0      	blx	r6
  HAL_StatusTypeDef status = HAL_OK;
 80018e8:	4620      	mov	r0, r4
 80018ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80018ec:	4630      	mov	r0, r6
}
 80018ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080018f0 <HAL_DMA_IRQHandler>:
{
 80018f0:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80018f2:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80018f4:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80018f6:	6829      	ldr	r1, [r5, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80018f8:	6804      	ldr	r4, [r0, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80018fa:	2304      	movs	r3, #4
 80018fc:	4093      	lsls	r3, r2
 80018fe:	4219      	tst	r1, r3
  uint32_t source_it = hdma->Instance->CCR;
 8001900:	6826      	ldr	r6, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001902:	d00d      	beq.n	8001920 <HAL_DMA_IRQHandler+0x30>
 8001904:	0777      	lsls	r7, r6, #29
 8001906:	d50b      	bpl.n	8001920 <HAL_DMA_IRQHandler+0x30>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001908:	6822      	ldr	r2, [r4, #0]
 800190a:	0692      	lsls	r2, r2, #26
 800190c:	d403      	bmi.n	8001916 <HAL_DMA_IRQHandler+0x26>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800190e:	6822      	ldr	r2, [r4, #0]
 8001910:	f022 0204 	bic.w	r2, r2, #4
 8001914:	6022      	str	r2, [r4, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8001916:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001918:	606b      	str	r3, [r5, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 800191a:	b1c2      	cbz	r2, 800194e <HAL_DMA_IRQHandler+0x5e>
}  
 800191c:	bcf0      	pop	{r4, r5, r6, r7}
  		hdma->XferCpltCallback(hdma);
 800191e:	4710      	bx	r2
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001920:	2302      	movs	r3, #2
 8001922:	4093      	lsls	r3, r2
 8001924:	4219      	tst	r1, r3
 8001926:	d014      	beq.n	8001952 <HAL_DMA_IRQHandler+0x62>
 8001928:	07b7      	lsls	r7, r6, #30
 800192a:	d512      	bpl.n	8001952 <HAL_DMA_IRQHandler+0x62>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800192c:	6822      	ldr	r2, [r4, #0]
 800192e:	0692      	lsls	r2, r2, #26
 8001930:	d406      	bmi.n	8001940 <HAL_DMA_IRQHandler+0x50>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001932:	6822      	ldr	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8001934:	2101      	movs	r1, #1
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001936:	f022 020a 	bic.w	r2, r2, #10
 800193a:	6022      	str	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 800193c:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
  	if(hdma->XferCpltCallback != NULL)
 8001940:	6a82      	ldr	r2, [r0, #40]	; 0x28
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001942:	606b      	str	r3, [r5, #4]
  	__HAL_UNLOCK(hdma);
 8001944:	2300      	movs	r3, #0
 8001946:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 800194a:	2a00      	cmp	r2, #0
 800194c:	d1e6      	bne.n	800191c <HAL_DMA_IRQHandler+0x2c>
}  
 800194e:	bcf0      	pop	{r4, r5, r6, r7}
 8001950:	4770      	bx	lr
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001952:	2308      	movs	r3, #8
 8001954:	4093      	lsls	r3, r2
 8001956:	420b      	tst	r3, r1
 8001958:	d0f9      	beq.n	800194e <HAL_DMA_IRQHandler+0x5e>
 800195a:	0733      	lsls	r3, r6, #28
 800195c:	d5f7      	bpl.n	800194e <HAL_DMA_IRQHandler+0x5e>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800195e:	6821      	ldr	r1, [r4, #0]
    if(hdma->XferErrorCallback != NULL)
 8001960:	6b06      	ldr	r6, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001962:	2301      	movs	r3, #1
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001964:	f021 010e 	bic.w	r1, r1, #14
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001968:	fa03 f202 	lsl.w	r2, r3, r2
    __HAL_UNLOCK(hdma); 
 800196c:	2700      	movs	r7, #0
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800196e:	6021      	str	r1, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001970:	606a      	str	r2, [r5, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001972:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8001974:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 8001978:	f880 7020 	strb.w	r7, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 800197c:	2e00      	cmp	r6, #0
 800197e:	d0e6      	beq.n	800194e <HAL_DMA_IRQHandler+0x5e>
    	hdma->XferErrorCallback(hdma);
 8001980:	4633      	mov	r3, r6
}  
 8001982:	bcf0      	pop	{r4, r5, r6, r7}
    	hdma->XferErrorCallback(hdma);
 8001984:	4718      	bx	r3
 8001986:	bf00      	nop

08001988 <FLASH_SetErrorCode>:
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0U;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001988:	4b0c      	ldr	r3, [pc, #48]	; (80019bc <FLASH_SetErrorCode+0x34>)
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	f013 0310 	ands.w	r3, r3, #16
 8001990:	d005      	beq.n	800199e <FLASH_SetErrorCode+0x16>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001992:	4a0b      	ldr	r2, [pc, #44]	; (80019c0 <FLASH_SetErrorCode+0x38>)
 8001994:	69d3      	ldr	r3, [r2, #28]
 8001996:	f043 0302 	orr.w	r3, r3, #2
 800199a:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_WRPERR;
 800199c:	2310      	movs	r3, #16
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800199e:	4a07      	ldr	r2, [pc, #28]	; (80019bc <FLASH_SetErrorCode+0x34>)
 80019a0:	68d2      	ldr	r2, [r2, #12]
 80019a2:	0752      	lsls	r2, r2, #29
 80019a4:	d506      	bpl.n	80019b4 <FLASH_SetErrorCode+0x2c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80019a6:	4906      	ldr	r1, [pc, #24]	; (80019c0 <FLASH_SetErrorCode+0x38>)
 80019a8:	69ca      	ldr	r2, [r1, #28]
 80019aa:	f042 0201 	orr.w	r2, r2, #1
    flags |= FLASH_FLAG_PGERR;
 80019ae:	f043 0304 	orr.w	r3, r3, #4
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80019b2:	61ca      	str	r2, [r1, #28]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80019b4:	4a01      	ldr	r2, [pc, #4]	; (80019bc <FLASH_SetErrorCode+0x34>)
 80019b6:	60d3      	str	r3, [r2, #12]
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	40022000 	.word	0x40022000
 80019c0:	20000330 	.word	0x20000330

080019c4 <HAL_FLASH_Unlock>:
  if (HAL_IS_BIT_SET(FLASH->CR, FLASH_CR_LOCK))
 80019c4:	4b05      	ldr	r3, [pc, #20]	; (80019dc <HAL_FLASH_Unlock+0x18>)
 80019c6:	691a      	ldr	r2, [r3, #16]
 80019c8:	0612      	lsls	r2, r2, #24
 80019ca:	d505      	bpl.n	80019d8 <HAL_FLASH_Unlock+0x14>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80019cc:	4904      	ldr	r1, [pc, #16]	; (80019e0 <HAL_FLASH_Unlock+0x1c>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80019ce:	4a05      	ldr	r2, [pc, #20]	; (80019e4 <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80019d0:	6059      	str	r1, [r3, #4]
  return HAL_OK; 
 80019d2:	2000      	movs	r0, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80019d4:	605a      	str	r2, [r3, #4]
  return HAL_OK; 
 80019d6:	4770      	bx	lr
    return HAL_ERROR;
 80019d8:	2001      	movs	r0, #1
}
 80019da:	4770      	bx	lr
 80019dc:	40022000 	.word	0x40022000
 80019e0:	45670123 	.word	0x45670123
 80019e4:	cdef89ab 	.word	0xcdef89ab

080019e8 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80019e8:	4a03      	ldr	r2, [pc, #12]	; (80019f8 <HAL_FLASH_Lock+0x10>)
 80019ea:	6913      	ldr	r3, [r2, #16]
 80019ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019f0:	6113      	str	r3, [r2, #16]
}
 80019f2:	2000      	movs	r0, #0
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40022000 	.word	0x40022000

080019fc <FLASH_WaitForLastOperation>:
{
 80019fc:	b570      	push	{r4, r5, r6, lr}
 80019fe:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8001a00:	f7ff fa2a 	bl	8000e58 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001a04:	4c10      	ldr	r4, [pc, #64]	; (8001a48 <FLASH_WaitForLastOperation+0x4c>)
  uint32_t tickstart = HAL_GetTick();
 8001a06:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001a08:	e001      	b.n	8001a0e <FLASH_WaitForLastOperation+0x12>
    if (Timeout != HAL_MAX_DELAY)
 8001a0a:	1c6b      	adds	r3, r5, #1
 8001a0c:	d113      	bne.n	8001a36 <FLASH_WaitForLastOperation+0x3a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001a0e:	68e3      	ldr	r3, [r4, #12]
 8001a10:	07d8      	lsls	r0, r3, #31
 8001a12:	d4fa      	bmi.n	8001a0a <FLASH_WaitForLastOperation+0xe>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001a14:	68e3      	ldr	r3, [r4, #12]
 8001a16:	0699      	lsls	r1, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001a18:	bf44      	itt	mi
 8001a1a:	2320      	movmi	r3, #32
 8001a1c:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001a1e:	4b0a      	ldr	r3, [pc, #40]	; (8001a48 <FLASH_WaitForLastOperation+0x4c>)
 8001a20:	68da      	ldr	r2, [r3, #12]
 8001a22:	06d2      	lsls	r2, r2, #27
 8001a24:	d403      	bmi.n	8001a2e <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001a26:	68d8      	ldr	r0, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001a28:	f010 0004 	ands.w	r0, r0, #4
 8001a2c:	d002      	beq.n	8001a34 <FLASH_WaitForLastOperation+0x38>
    FLASH_SetErrorCode();
 8001a2e:	f7ff ffab 	bl	8001988 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001a32:	2001      	movs	r0, #1
}
 8001a34:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001a36:	b125      	cbz	r5, 8001a42 <FLASH_WaitForLastOperation+0x46>
 8001a38:	f7ff fa0e 	bl	8000e58 <HAL_GetTick>
 8001a3c:	1b80      	subs	r0, r0, r6
 8001a3e:	4285      	cmp	r5, r0
 8001a40:	d2e5      	bcs.n	8001a0e <FLASH_WaitForLastOperation+0x12>
        return HAL_TIMEOUT;
 8001a42:	2003      	movs	r0, #3
 8001a44:	bd70      	pop	{r4, r5, r6, pc}
 8001a46:	bf00      	nop
 8001a48:	40022000 	.word	0x40022000

08001a4c <HAL_FLASH_Program>:
{
 8001a4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(&pFlash);
 8001a50:	4f26      	ldr	r7, [pc, #152]	; (8001aec <HAL_FLASH_Program+0xa0>)
 8001a52:	7e3c      	ldrb	r4, [r7, #24]
 8001a54:	2c01      	cmp	r4, #1
 8001a56:	d102      	bne.n	8001a5e <HAL_FLASH_Program+0x12>
 8001a58:	2002      	movs	r0, #2
}
 8001a5a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a5e:	461e      	mov	r6, r3
 8001a60:	4604      	mov	r4, r0
  __HAL_LOCK(&pFlash);
 8001a62:	2301      	movs	r3, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001a64:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001a68:	4690      	mov	r8, r2
 8001a6a:	468b      	mov	fp, r1
  __HAL_LOCK(&pFlash);
 8001a6c:	763b      	strb	r3, [r7, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001a6e:	f7ff ffc5 	bl	80019fc <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8001a72:	bba8      	cbnz	r0, 8001ae0 <HAL_FLASH_Program+0x94>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001a74:	2c01      	cmp	r4, #1
 8001a76:	d037      	beq.n	8001ae8 <HAL_FLASH_Program+0x9c>
      nbiterations = 4U;
 8001a78:	2c02      	cmp	r4, #2
 8001a7a:	bf0c      	ite	eq
 8001a7c:	2002      	moveq	r0, #2
 8001a7e:	2004      	movne	r0, #4
 8001a80:	3801      	subs	r0, #1
 8001a82:	b2c0      	uxtb	r0, r0
 8001a84:	f10b 0902 	add.w	r9, fp, #2
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001a88:	f8df a064 	ldr.w	sl, [pc, #100]	; 8001af0 <HAL_FLASH_Program+0xa4>
      nbiterations = 4U;
 8001a8c:	2500      	movs	r5, #0
 8001a8e:	eb09 0940 	add.w	r9, r9, r0, lsl #1
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001a92:	f1c5 0220 	rsb	r2, r5, #32
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001a96:	2300      	movs	r3, #0
 8001a98:	61fb      	str	r3, [r7, #28]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001a9a:	fa06 f202 	lsl.w	r2, r6, r2
 8001a9e:	fa28 f005 	lsr.w	r0, r8, r5
 8001aa2:	f1a5 0120 	sub.w	r1, r5, #32
 8001aa6:	4310      	orrs	r0, r2
 8001aa8:	fa26 f101 	lsr.w	r1, r6, r1
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001aac:	f8da 2010 	ldr.w	r2, [sl, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001ab0:	4308      	orrs	r0, r1
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001ab2:	f042 0201 	orr.w	r2, r2, #1
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001ab6:	b284      	uxth	r4, r0
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001ab8:	f8ca 2010 	str.w	r2, [sl, #16]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001abc:	f24c 3050 	movw	r0, #50000	; 0xc350
  *(__IO uint16_t*)Address = Data;
 8001ac0:	f8ab 4000 	strh.w	r4, [fp]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001ac4:	f7ff ff9a 	bl	80019fc <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001ac8:	f8da 2010 	ldr.w	r2, [sl, #16]
 8001acc:	f022 0201 	bic.w	r2, r2, #1
 8001ad0:	f10b 0b02 	add.w	fp, fp, #2
 8001ad4:	3510      	adds	r5, #16
 8001ad6:	f8ca 2010 	str.w	r2, [sl, #16]
      if (status != HAL_OK)
 8001ada:	b908      	cbnz	r0, 8001ae0 <HAL_FLASH_Program+0x94>
    for (index = 0U; index < nbiterations; index++)
 8001adc:	45cb      	cmp	fp, r9
 8001ade:	d1d8      	bne.n	8001a92 <HAL_FLASH_Program+0x46>
  __HAL_UNLOCK(&pFlash);
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	763b      	strb	r3, [r7, #24]
  return status;
 8001ae4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      nbiterations = 1U;
 8001ae8:	4620      	mov	r0, r4
 8001aea:	e7c9      	b.n	8001a80 <HAL_FLASH_Program+0x34>
 8001aec:	20000330 	.word	0x20000330
 8001af0:	40022000 	.word	0x40022000

08001af4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af4:	468c      	mov	ip, r1
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001af6:	6809      	ldr	r1, [r1, #0]
 8001af8:	2900      	cmp	r1, #0
 8001afa:	f000 80d9 	beq.w	8001cb0 <HAL_GPIO_Init+0x1bc>
{
 8001afe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b02:	f8df e1c0 	ldr.w	lr, [pc, #448]	; 8001cc4 <HAL_GPIO_Init+0x1d0>
{
 8001b06:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001b08:	2500      	movs	r5, #0
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001b0a:	f04f 0801 	mov.w	r8, #1
 8001b0e:	e079      	b.n	8001c04 <HAL_GPIO_Init+0x110>
 8001b10:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b14:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 8001b16:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b1a:	fa03 f309 	lsl.w	r3, r3, r9
 8001b1e:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b20:	f004 0603 	and.w	r6, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b24:	ea0b 0b03 	and.w	fp, fp, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b28:	fa06 f609 	lsl.w	r6, r6, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b2c:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b30:	ea46 060b 	orr.w	r6, r6, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b34:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 8001b38:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b3a:	f240 8098 	bls.w	8001c6e <HAL_GPIO_Init+0x17a>
      temp = GPIOx->PUPDR;
 8001b3e:	68c6      	ldr	r6, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b40:	f8dc 2008 	ldr.w	r2, [ip, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b44:	4033      	ands	r3, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b46:	fa02 f209 	lsl.w	r2, r2, r9
 8001b4a:	431a      	orrs	r2, r3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b4c:	00e3      	lsls	r3, r4, #3
      GPIOx->PUPDR = temp;
 8001b4e:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b50:	d554      	bpl.n	8001bfc <HAL_GPIO_Init+0x108>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b52:	4b58      	ldr	r3, [pc, #352]	; (8001cb4 <HAL_GPIO_Init+0x1c0>)
 8001b54:	4a57      	ldr	r2, [pc, #348]	; (8001cb4 <HAL_GPIO_Init+0x1c0>)
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	f043 0301 	orr.w	r3, r3, #1
 8001b5c:	6193      	str	r3, [r2, #24]
 8001b5e:	6993      	ldr	r3, [r2, #24]
 8001b60:	f025 0603 	bic.w	r6, r5, #3
 8001b64:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001b68:	f003 0301 	and.w	r3, r3, #1
 8001b6c:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8001b70:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001b72:	f005 0303 	and.w	r3, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b76:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8001b78:	68b2      	ldr	r2, [r6, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	f04f 090f 	mov.w	r9, #15
 8001b80:	fa09 f903 	lsl.w	r9, r9, r3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001b84:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001b88:	ea22 0a09 	bic.w	sl, r2, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001b8c:	f000 8086 	beq.w	8001c9c <HAL_GPIO_Init+0x1a8>
 8001b90:	4a49      	ldr	r2, [pc, #292]	; (8001cb8 <HAL_GPIO_Init+0x1c4>)
 8001b92:	4290      	cmp	r0, r2
 8001b94:	f000 8084 	beq.w	8001ca0 <HAL_GPIO_Init+0x1ac>
 8001b98:	4a48      	ldr	r2, [pc, #288]	; (8001cbc <HAL_GPIO_Init+0x1c8>)
 8001b9a:	4290      	cmp	r0, r2
 8001b9c:	f000 8083 	beq.w	8001ca6 <HAL_GPIO_Init+0x1b2>
 8001ba0:	4a47      	ldr	r2, [pc, #284]	; (8001cc0 <HAL_GPIO_Init+0x1cc>)
 8001ba2:	4290      	cmp	r0, r2
 8001ba4:	bf0b      	itete	eq
 8001ba6:	f04f 0903 	moveq.w	r9, #3
 8001baa:	2205      	movne	r2, #5
 8001bac:	fa09 f303 	lsleq.w	r3, r9, r3
 8001bb0:	fa02 f303 	lslne.w	r3, r2, r3
 8001bb4:	ea43 030a 	orr.w	r3, r3, sl
        SYSCFG->EXTICR[position >> 2] = temp;
 8001bb8:	60b3      	str	r3, [r6, #8]
        temp = EXTI->IMR;
 8001bba:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 8001bbe:	43fa      	mvns	r2, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bc0:	03e6      	lsls	r6, r4, #15
        temp &= ~((uint32_t)iocurrent);
 8001bc2:	bf54      	ite	pl
 8001bc4:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001bc6:	433b      	orrmi	r3, r7
        }
        EXTI->IMR = temp;
 8001bc8:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 8001bcc:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bd0:	03a6      	lsls	r6, r4, #14
        temp &= ~((uint32_t)iocurrent);
 8001bd2:	bf54      	ite	pl
 8001bd4:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001bd6:	433b      	orrmi	r3, r7
        }
        EXTI->EMR = temp;
 8001bd8:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bdc:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001be0:	02e6      	lsls	r6, r4, #11
        temp &= ~((uint32_t)iocurrent);
 8001be2:	bf54      	ite	pl
 8001be4:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001be6:	433b      	orrmi	r3, r7
        }
        EXTI->RTSR = temp;
 8001be8:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 8001bec:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bf0:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001bf2:	bf54      	ite	pl
 8001bf4:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001bf6:	433b      	orrmi	r3, r7
        }
        EXTI->FTSR = temp;
 8001bf8:	f8ce 300c 	str.w	r3, [lr, #12]
      }
    }
    
    position++;
 8001bfc:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001bfe:	fa31 f305 	lsrs.w	r3, r1, r5
 8001c02:	d048      	beq.n	8001c96 <HAL_GPIO_Init+0x1a2>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001c04:	fa08 f205 	lsl.w	r2, r8, r5
    if(iocurrent)
 8001c08:	ea12 0701 	ands.w	r7, r2, r1
 8001c0c:	d0f6      	beq.n	8001bfc <HAL_GPIO_Init+0x108>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c0e:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8001c12:	f024 0a10 	bic.w	sl, r4, #16
 8001c16:	f1ba 0f02 	cmp.w	sl, #2
 8001c1a:	f47f af79 	bne.w	8001b10 <HAL_GPIO_Init+0x1c>
        temp = GPIOx->AFR[position >> 3];
 8001c1e:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 8001c22:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c26:	f005 0307 	and.w	r3, r5, #7
        temp = GPIOx->AFR[position >> 3];
 8001c2a:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	f04f 0a0f 	mov.w	sl, #15
 8001c34:	fa0a fb03 	lsl.w	fp, sl, r3
 8001c38:	ea26 0a0b 	bic.w	sl, r6, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c3c:	f8dc 6010 	ldr.w	r6, [ip, #16]
 8001c40:	fa06 f303 	lsl.w	r3, r6, r3
 8001c44:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->AFR[position >> 3] = temp;
 8001c48:	f8c9 3020 	str.w	r3, [r9, #32]
 8001c4c:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c50:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 8001c52:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c56:	fa03 f309 	lsl.w	r3, r3, r9
 8001c5a:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c5c:	f004 0603 	and.w	r6, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c60:	ea03 0a0a 	and.w	sl, r3, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c64:	fa06 f609 	lsl.w	r6, r6, r9
 8001c68:	ea46 060a 	orr.w	r6, r6, sl
      GPIOx->MODER = temp;
 8001c6c:	6006      	str	r6, [r0, #0]
        temp = GPIOx->OSPEEDR;
 8001c6e:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c70:	ea06 0a03 	and.w	sl, r6, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c74:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8001c78:	fa06 f609 	lsl.w	r6, r6, r9
 8001c7c:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 8001c80:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001c82:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001c86:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c8a:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001c8e:	40ae      	lsls	r6, r5
 8001c90:	4316      	orrs	r6, r2
        GPIOx->OTYPER = temp;
 8001c92:	6046      	str	r6, [r0, #4]
 8001c94:	e753      	b.n	8001b3e <HAL_GPIO_Init+0x4a>
  }
}
 8001c96:	b003      	add	sp, #12
 8001c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	e789      	b.n	8001bb4 <HAL_GPIO_Init+0xc0>
 8001ca0:	fa08 f303 	lsl.w	r3, r8, r3
 8001ca4:	e786      	b.n	8001bb4 <HAL_GPIO_Init+0xc0>
 8001ca6:	f04f 0902 	mov.w	r9, #2
 8001caa:	fa09 f303 	lsl.w	r3, r9, r3
 8001cae:	e781      	b.n	8001bb4 <HAL_GPIO_Init+0xc0>
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	48000400 	.word	0x48000400
 8001cbc:	48000800 	.word	0x48000800
 8001cc0:	48000c00 	.word	0x48000c00
 8001cc4:	40010400 	.word	0x40010400

08001cc8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001cc8:	6903      	ldr	r3, [r0, #16]
 8001cca:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001ccc:	bf14      	ite	ne
 8001cce:	2001      	movne	r0, #1
 8001cd0:	2000      	moveq	r0, #0
 8001cd2:	4770      	bx	lr

08001cd4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cd4:	b90a      	cbnz	r2, 8001cda <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001cd6:	6281      	str	r1, [r0, #40]	; 0x28
 8001cd8:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001cda:	6181      	str	r1, [r0, #24]
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop

08001ce0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop

08001ce4 <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001ce4:	4a04      	ldr	r2, [pc, #16]	; (8001cf8 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001ce6:	6951      	ldr	r1, [r2, #20]
 8001ce8:	4201      	tst	r1, r0
 8001cea:	d100      	bne.n	8001cee <HAL_GPIO_EXTI_IRQHandler+0xa>
 8001cec:	4770      	bx	lr
{
 8001cee:	b508      	push	{r3, lr}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001cf0:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001cf2:	f7ff fff5 	bl	8001ce0 <HAL_GPIO_EXTI_Callback>
 8001cf6:	bd08      	pop	{r3, pc}
 8001cf8:	40010400 	.word	0x40010400

08001cfc <I2C_Disable_IRQ>:
  */
static HAL_StatusTypeDef I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001cfc:	f011 0301 	ands.w	r3, r1, #1
 8001d00:	d007      	beq.n	8001d12 <I2C_Disable_IRQ+0x16>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if ((hi2c->State & HAL_I2C_STATE_LISTEN) != HAL_I2C_STATE_LISTEN)
 8001d02:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001d06:	f003 0328 	and.w	r3, r3, #40	; 0x28
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001d0a:	2b28      	cmp	r3, #40	; 0x28
 8001d0c:	bf0c      	ite	eq
 8001d0e:	2342      	moveq	r3, #66	; 0x42
 8001d10:	23f2      	movne	r3, #242	; 0xf2
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001d12:	078a      	lsls	r2, r1, #30
 8001d14:	d509      	bpl.n	8001d2a <I2C_Disable_IRQ+0x2e>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;

    if ((hi2c->State & HAL_I2C_STATE_LISTEN) != HAL_I2C_STATE_LISTEN)
 8001d16:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8001d1a:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8001d1e:	2a28      	cmp	r2, #40	; 0x28
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8001d20:	bf0c      	ite	eq
 8001d22:	f043 0344 	orreq.w	r3, r3, #68	; 0x44
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001d26:	f043 03f4 	orrne.w	r3, r3, #244	; 0xf4
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001d2a:	074a      	lsls	r2, r1, #29
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
  }

  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 8001d2c:	f001 0211 	and.w	r2, r1, #17
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001d30:	bf48      	it	mi
 8001d32:	f043 03b8 	orrmi.w	r3, r3, #184	; 0xb8
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
  }

  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8001d36:	f001 0112 	and.w	r1, r1, #18
  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 8001d3a:	2a11      	cmp	r2, #17
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001d3c:	bf08      	it	eq
 8001d3e:	f043 0390 	orreq.w	r3, r3, #144	; 0x90
  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8001d42:	2912      	cmp	r1, #18
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001d44:	6801      	ldr	r1, [r0, #0]
 8001d46:	680a      	ldr	r2, [r1, #0]
    tmpisr |= I2C_IT_TCI;
 8001d48:	bf08      	it	eq
 8001d4a:	f043 0360 	orreq.w	r3, r3, #96	; 0x60
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001d4e:	ea22 0303 	bic.w	r3, r2, r3
 8001d52:	600b      	str	r3, [r1, #0]

  return HAL_OK;
}
 8001d54:	2000      	movs	r0, #0
 8001d56:	4770      	bx	lr

08001d58 <I2C_WaitOnFlagUntilTimeout>:
{
 8001d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d5c:	4680      	mov	r8, r0
 8001d5e:	460f      	mov	r7, r1
 8001d60:	4616      	mov	r6, r2
 8001d62:	461d      	mov	r5, r3
 8001d64:	f8d8 4000 	ldr.w	r4, [r8]
 8001d68:	e001      	b.n	8001d6e <I2C_WaitOnFlagUntilTimeout+0x16>
    if (Timeout != HAL_MAX_DELAY)
 8001d6a:	1c6b      	adds	r3, r5, #1
 8001d6c:	d10a      	bne.n	8001d84 <I2C_WaitOnFlagUntilTimeout+0x2c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d6e:	69a0      	ldr	r0, [r4, #24]
 8001d70:	ea37 0300 	bics.w	r3, r7, r0
 8001d74:	bf0c      	ite	eq
 8001d76:	2001      	moveq	r0, #1
 8001d78:	2000      	movne	r0, #0
 8001d7a:	42b0      	cmp	r0, r6
 8001d7c:	d0f5      	beq.n	8001d6a <I2C_WaitOnFlagUntilTimeout+0x12>
  return HAL_OK;
 8001d7e:	2000      	movs	r0, #0
}
 8001d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d84:	b12d      	cbz	r5, 8001d92 <I2C_WaitOnFlagUntilTimeout+0x3a>
 8001d86:	f7ff f867 	bl	8000e58 <HAL_GetTick>
 8001d8a:	9b06      	ldr	r3, [sp, #24]
 8001d8c:	1ac0      	subs	r0, r0, r3
 8001d8e:	4285      	cmp	r5, r0
 8001d90:	d2e8      	bcs.n	8001d64 <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d92:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8001d94:	2220      	movs	r2, #32
 8001d96:	f888 2041 	strb.w	r2, [r8, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 8001d9a:	f888 3040 	strb.w	r3, [r8, #64]	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d9e:	f888 3042 	strb.w	r3, [r8, #66]	; 0x42
        return HAL_TIMEOUT;
 8001da2:	2003      	movs	r0, #3
 8001da4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001da8 <I2C_IsAcknowledgeFailed.part.0>:
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
 8001da8:	b570      	push	{r4, r5, r6, lr}
 8001daa:	4605      	mov	r5, r0
 8001dac:	460c      	mov	r4, r1
 8001dae:	4616      	mov	r6, r2
 8001db0:	6828      	ldr	r0, [r5, #0]
 8001db2:	e001      	b.n	8001db8 <I2C_IsAcknowledgeFailed.part.0+0x10>
      if (Timeout != HAL_MAX_DELAY)
 8001db4:	1c63      	adds	r3, r4, #1
 8001db6:	d122      	bne.n	8001dfe <I2C_IsAcknowledgeFailed.part.0+0x56>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001db8:	6983      	ldr	r3, [r0, #24]
 8001dba:	0699      	lsls	r1, r3, #26
 8001dbc:	d5fa      	bpl.n	8001db4 <I2C_IsAcknowledgeFailed.part.0+0xc>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001dbe:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001dc0:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001dc2:	61c2      	str	r2, [r0, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001dc4:	61c3      	str	r3, [r0, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001dc6:	6983      	ldr	r3, [r0, #24]
 8001dc8:	079a      	lsls	r2, r3, #30
    hi2c->Instance->TXDR = 0x00U;
 8001dca:	bf44      	itt	mi
 8001dcc:	2300      	movmi	r3, #0
 8001dce:	6283      	strmi	r3, [r0, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001dd0:	6983      	ldr	r3, [r0, #24]
 8001dd2:	07db      	lsls	r3, r3, #31
 8001dd4:	d403      	bmi.n	8001dde <I2C_IsAcknowledgeFailed.part.0+0x36>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001dd6:	6983      	ldr	r3, [r0, #24]
 8001dd8:	f043 0301 	orr.w	r3, r3, #1
 8001ddc:	6183      	str	r3, [r0, #24]
    I2C_RESET_CR2(hi2c);
 8001dde:	6843      	ldr	r3, [r0, #4]
 8001de0:	4a0f      	ldr	r2, [pc, #60]	; (8001e20 <I2C_IsAcknowledgeFailed.part.0+0x78>)
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001de2:	2404      	movs	r4, #4
    I2C_RESET_CR2(hi2c);
 8001de4:	4013      	ands	r3, r2
    hi2c->State = HAL_I2C_STATE_READY;
 8001de6:	2120      	movs	r1, #32
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001de8:	2200      	movs	r2, #0
    I2C_RESET_CR2(hi2c);
 8001dea:	6043      	str	r3, [r0, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001dec:	646c      	str	r4, [r5, #68]	; 0x44
    return HAL_ERROR;
 8001dee:	2001      	movs	r0, #1
    hi2c->State = HAL_I2C_STATE_READY;
 8001df0:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001df4:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001df8:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 8001dfc:	bd70      	pop	{r4, r5, r6, pc}
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001dfe:	b124      	cbz	r4, 8001e0a <I2C_IsAcknowledgeFailed.part.0+0x62>
 8001e00:	f7ff f82a 	bl	8000e58 <HAL_GetTick>
 8001e04:	1b80      	subs	r0, r0, r6
 8001e06:	4284      	cmp	r4, r0
 8001e08:	d2d2      	bcs.n	8001db0 <I2C_IsAcknowledgeFailed.part.0+0x8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e0a:	2300      	movs	r3, #0
          hi2c->State = HAL_I2C_STATE_READY;
 8001e0c:	2220      	movs	r2, #32
 8001e0e:	f885 2041 	strb.w	r2, [r5, #65]	; 0x41
          __HAL_UNLOCK(hi2c);
 8001e12:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e16:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
          return HAL_TIMEOUT;
 8001e1a:	2003      	movs	r0, #3
 8001e1c:	bd70      	pop	{r4, r5, r6, pc}
 8001e1e:	bf00      	nop
 8001e20:	fe00e800 	.word	0xfe00e800

08001e24 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001e24:	b570      	push	{r4, r5, r6, lr}
 8001e26:	4605      	mov	r5, r0
 8001e28:	460c      	mov	r4, r1
 8001e2a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001e2c:	e001      	b.n	8001e32 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
    if (Timeout != HAL_MAX_DELAY)
 8001e2e:	1c61      	adds	r1, r4, #1
 8001e30:	d111      	bne.n	8001e56 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001e32:	682b      	ldr	r3, [r5, #0]
 8001e34:	699a      	ldr	r2, [r3, #24]
 8001e36:	0792      	lsls	r2, r2, #30
 8001e38:	d40b      	bmi.n	8001e52 <I2C_WaitOnTXISFlagUntilTimeout+0x2e>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e3a:	699b      	ldr	r3, [r3, #24]
 8001e3c:	06d8      	lsls	r0, r3, #27
 8001e3e:	d5f6      	bpl.n	8001e2e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
 8001e40:	4632      	mov	r2, r6
 8001e42:	4621      	mov	r1, r4
 8001e44:	4628      	mov	r0, r5
 8001e46:	f7ff ffaf 	bl	8001da8 <I2C_IsAcknowledgeFailed.part.0>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e4a:	2800      	cmp	r0, #0
 8001e4c:	d0ef      	beq.n	8001e2e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      return HAL_ERROR;
 8001e4e:	2001      	movs	r0, #1
}
 8001e50:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8001e52:	2000      	movs	r0, #0
 8001e54:	bd70      	pop	{r4, r5, r6, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001e56:	b124      	cbz	r4, 8001e62 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001e58:	f7fe fffe 	bl	8000e58 <HAL_GetTick>
 8001e5c:	1b80      	subs	r0, r0, r6
 8001e5e:	4284      	cmp	r4, r0
 8001e60:	d2e7      	bcs.n	8001e32 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e62:	6c6b      	ldr	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001e64:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e66:	2200      	movs	r2, #0
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e68:	430b      	orrs	r3, r1
 8001e6a:	646b      	str	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8001e6c:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
      hi2c->State = HAL_I2C_STATE_READY;
 8001e70:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 8001e74:	2003      	movs	r0, #3
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e76:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
 8001e7a:	bd70      	pop	{r4, r5, r6, pc}

08001e7c <I2C_RequestMemoryWrite>:
{
 8001e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  tmpreg = hi2c->Instance->CR2;
 8001e7e:	6806      	ldr	r6, [r0, #0]
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8001e80:	f8df e074 	ldr.w	lr, [pc, #116]	; 8001ef8 <I2C_RequestMemoryWrite+0x7c>
  tmpreg = hi2c->Instance->CR2;
 8001e84:	6874      	ldr	r4, [r6, #4]
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8001e86:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001e8a:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8001e8e:	ea04 040e 	and.w	r4, r4, lr
 8001e92:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
{
 8001e96:	b083      	sub	sp, #12
 8001e98:	4321      	orrs	r1, r4
 8001e9a:	461f      	mov	r7, r3
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
{
 8001ea2:	4614      	mov	r4, r2
  hi2c->Instance->CR2 = tmpreg;
 8001ea4:	6071      	str	r1, [r6, #4]
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ea6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001ea8:	9908      	ldr	r1, [sp, #32]
{
 8001eaa:	4605      	mov	r5, r0
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001eac:	f7ff ffba 	bl	8001e24 <I2C_WaitOnTXISFlagUntilTimeout>
 8001eb0:	b950      	cbnz	r0, 8001ec8 <I2C_RequestMemoryWrite+0x4c>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001eb2:	2f01      	cmp	r7, #1
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001eb4:	682b      	ldr	r3, [r5, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001eb6:	d00e      	beq.n	8001ed6 <I2C_RequestMemoryWrite+0x5a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001eb8:	0a22      	lsrs	r2, r4, #8
 8001eba:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ebc:	9908      	ldr	r1, [sp, #32]
 8001ebe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001ec0:	4628      	mov	r0, r5
 8001ec2:	f7ff ffaf 	bl	8001e24 <I2C_WaitOnTXISFlagUntilTimeout>
 8001ec6:	b128      	cbz	r0, 8001ed4 <I2C_RequestMemoryWrite+0x58>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ec8:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8001eca:	2b04      	cmp	r3, #4
 8001ecc:	d011      	beq.n	8001ef2 <I2C_RequestMemoryWrite+0x76>
      return HAL_TIMEOUT;
 8001ece:	2003      	movs	r0, #3
}
 8001ed0:	b003      	add	sp, #12
 8001ed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001ed4:	682b      	ldr	r3, [r5, #0]
 8001ed6:	b2e4      	uxtb	r4, r4
 8001ed8:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001eda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001edc:	9300      	str	r3, [sp, #0]
 8001ede:	4628      	mov	r0, r5
 8001ee0:	9b08      	ldr	r3, [sp, #32]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2180      	movs	r1, #128	; 0x80
 8001ee6:	f7ff ff37 	bl	8001d58 <I2C_WaitOnFlagUntilTimeout>
 8001eea:	2800      	cmp	r0, #0
 8001eec:	d1ef      	bne.n	8001ece <I2C_RequestMemoryWrite+0x52>
}
 8001eee:	b003      	add	sp, #12
 8001ef0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8001ef2:	2001      	movs	r0, #1
}
 8001ef4:	b003      	add	sp, #12
 8001ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ef8:	fc009800 	.word	0xfc009800

08001efc <I2C_RequestMemoryRead>:
{
 8001efc:	b5f0      	push	{r4, r5, r6, r7, lr}
  tmpreg = hi2c->Instance->CR2;
 8001efe:	6806      	ldr	r6, [r0, #0]
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8001f00:	f8df e070 	ldr.w	lr, [pc, #112]	; 8001f74 <I2C_RequestMemoryRead+0x78>
  tmpreg = hi2c->Instance->CR2;
 8001f04:	6874      	ldr	r4, [r6, #4]
 8001f06:	f3c1 0109 	ubfx	r1, r1, #0, #10
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8001f0a:	ea04 040e 	and.w	r4, r4, lr
 8001f0e:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
{
 8001f12:	b083      	sub	sp, #12
 8001f14:	4321      	orrs	r1, r4
 8001f16:	461f      	mov	r7, r3
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
{
 8001f1e:	4614      	mov	r4, r2
  hi2c->Instance->CR2 = tmpreg;
 8001f20:	6071      	str	r1, [r6, #4]
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001f24:	9908      	ldr	r1, [sp, #32]
{
 8001f26:	4605      	mov	r5, r0
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f28:	f7ff ff7c 	bl	8001e24 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f2c:	b950      	cbnz	r0, 8001f44 <I2C_RequestMemoryRead+0x48>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f2e:	2f01      	cmp	r7, #1
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f30:	682b      	ldr	r3, [r5, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f32:	d00e      	beq.n	8001f52 <I2C_RequestMemoryRead+0x56>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001f34:	0a22      	lsrs	r2, r4, #8
 8001f36:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f38:	9908      	ldr	r1, [sp, #32]
 8001f3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001f3c:	4628      	mov	r0, r5
 8001f3e:	f7ff ff71 	bl	8001e24 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f42:	b128      	cbz	r0, 8001f50 <I2C_RequestMemoryRead+0x54>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f44:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8001f46:	2b04      	cmp	r3, #4
 8001f48:	d011      	beq.n	8001f6e <I2C_RequestMemoryRead+0x72>
      return HAL_TIMEOUT;
 8001f4a:	2003      	movs	r0, #3
}
 8001f4c:	b003      	add	sp, #12
 8001f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f50:	682b      	ldr	r3, [r5, #0]
 8001f52:	b2e4      	uxtb	r4, r4
 8001f54:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	4628      	mov	r0, r5
 8001f5c:	9b08      	ldr	r3, [sp, #32]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	2140      	movs	r1, #64	; 0x40
 8001f62:	f7ff fef9 	bl	8001d58 <I2C_WaitOnFlagUntilTimeout>
 8001f66:	2800      	cmp	r0, #0
 8001f68:	d1ef      	bne.n	8001f4a <I2C_RequestMemoryRead+0x4e>
}
 8001f6a:	b003      	add	sp, #12
 8001f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8001f6e:	2001      	movs	r0, #1
}
 8001f70:	b003      	add	sp, #12
 8001f72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f74:	fc009800 	.word	0xfc009800

08001f78 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001f78:	b570      	push	{r4, r5, r6, lr}
 8001f7a:	4605      	mov	r5, r0
 8001f7c:	460c      	mov	r4, r1
 8001f7e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f80:	682b      	ldr	r3, [r5, #0]
 8001f82:	699a      	ldr	r2, [r3, #24]
 8001f84:	0692      	lsls	r2, r2, #26
 8001f86:	d41e      	bmi.n	8001fc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x4e>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f88:	699b      	ldr	r3, [r3, #24]
 8001f8a:	06d9      	lsls	r1, r3, #27
 8001f8c:	d412      	bmi.n	8001fb4 <I2C_WaitOnSTOPFlagUntilTimeout+0x3c>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001f8e:	b124      	cbz	r4, 8001f9a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
 8001f90:	f7fe ff62 	bl	8000e58 <HAL_GetTick>
 8001f94:	1b80      	subs	r0, r0, r6
 8001f96:	4284      	cmp	r4, r0
 8001f98:	d2f2      	bcs.n	8001f80 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f9a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001f9c:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f9e:	2200      	movs	r2, #0
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fa0:	430b      	orrs	r3, r1
 8001fa2:	646b      	str	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8001fa4:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
      hi2c->State = HAL_I2C_STATE_READY;
 8001fa8:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 8001fac:	2003      	movs	r0, #3
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fae:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
 8001fb2:	bd70      	pop	{r4, r5, r6, pc}
 8001fb4:	4632      	mov	r2, r6
 8001fb6:	4621      	mov	r1, r4
 8001fb8:	4628      	mov	r0, r5
 8001fba:	f7ff fef5 	bl	8001da8 <I2C_IsAcknowledgeFailed.part.0>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fbe:	2800      	cmp	r0, #0
 8001fc0:	d0e5      	beq.n	8001f8e <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
      return HAL_ERROR;
 8001fc2:	2001      	movs	r0, #1
}
 8001fc4:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8001fc6:	2000      	movs	r0, #0
 8001fc8:	bd70      	pop	{r4, r5, r6, pc}
 8001fca:	bf00      	nop

08001fcc <HAL_I2C_Init>:
  if (hi2c == NULL)
 8001fcc:	2800      	cmp	r0, #0
 8001fce:	d051      	beq.n	8002074 <HAL_I2C_Init+0xa8>
{
 8001fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001fd2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001fd6:	4604      	mov	r4, r0
 8001fd8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d040      	beq.n	8002062 <HAL_I2C_Init+0x96>
  __HAL_I2C_DISABLE(hi2c);
 8001fe0:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001fe2:	68e0      	ldr	r0, [r4, #12]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001fe4:	2224      	movs	r2, #36	; 0x24
 8001fe6:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8001fea:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001fec:	6862      	ldr	r2, [r4, #4]
  __HAL_I2C_DISABLE(hi2c);
 8001fee:	f021 0101 	bic.w	r1, r1, #1
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ff2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
  __HAL_I2C_DISABLE(hi2c);
 8001ff6:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ff8:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ffa:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ffc:	2801      	cmp	r0, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ffe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002002:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002004:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002006:	d031      	beq.n	800206c <HAL_I2C_Init+0xa0>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002008:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800200c:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800200e:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002010:	bf04      	itt	eq
 8002012:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8002016:	605a      	streq	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002018:	6859      	ldr	r1, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800201a:	6922      	ldr	r2, [r4, #16]
 800201c:	f8d4 e014 	ldr.w	lr, [r4, #20]
 8002020:	69a7      	ldr	r7, [r4, #24]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002022:	69e0      	ldr	r0, [r4, #28]
 8002024:	6a26      	ldr	r6, [r4, #32]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002026:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 800202a:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800202e:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002030:	68dd      	ldr	r5, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002032:	ea42 020e 	orr.w	r2, r2, lr
 8002036:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800203a:	4330      	orrs	r0, r6
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800203c:	f425 4500 	bic.w	r5, r5, #32768	; 0x8000
 8002040:	60dd      	str	r5, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002042:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002044:	6018      	str	r0, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8002046:	6819      	ldr	r1, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002048:	2200      	movs	r2, #0
  __HAL_I2C_ENABLE(hi2c);
 800204a:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 800204e:	2520      	movs	r5, #32
  __HAL_I2C_ENABLE(hi2c);
 8002050:	6019      	str	r1, [r3, #0]
  return HAL_OK;
 8002052:	4610      	mov	r0, r2
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002054:	6462      	str	r2, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002056:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800205a:	6322      	str	r2, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800205c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  return HAL_OK;
 8002060:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002062:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8002066:	f004 faa3 	bl	80065b0 <HAL_I2C_MspInit>
 800206a:	e7b9      	b.n	8001fe0 <HAL_I2C_Init+0x14>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800206c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002070:	609a      	str	r2, [r3, #8]
 8002072:	e7d1      	b.n	8002018 <HAL_I2C_Init+0x4c>
    return HAL_ERROR;
 8002074:	2001      	movs	r0, #1
 8002076:	4770      	bx	lr

08002078 <HAL_I2C_Mem_Write>:
{
 8002078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800207c:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
{
 8002080:	b082      	sub	sp, #8
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002082:	2c20      	cmp	r4, #32
{
 8002084:	f8bd 502c 	ldrh.w	r5, [sp, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002088:	d003      	beq.n	8002092 <HAL_I2C_Mem_Write+0x1a>
    return HAL_BUSY;
 800208a:	2002      	movs	r0, #2
}
 800208c:	b002      	add	sp, #8
 800208e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((pData == NULL) || (Size == 0U))
 8002092:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8002094:	2c00      	cmp	r4, #0
 8002096:	d03b      	beq.n	8002110 <HAL_I2C_Mem_Write+0x98>
 8002098:	2d00      	cmp	r5, #0
 800209a:	d039      	beq.n	8002110 <HAL_I2C_Mem_Write+0x98>
    __HAL_LOCK(hi2c);
 800209c:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 80020a0:	2c01      	cmp	r4, #1
 80020a2:	d0f2      	beq.n	800208a <HAL_I2C_Mem_Write+0x12>
 80020a4:	461f      	mov	r7, r3
 80020a6:	2301      	movs	r3, #1
 80020a8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80020ac:	4690      	mov	r8, r2
 80020ae:	4689      	mov	r9, r1
 80020b0:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 80020b2:	f7fe fed1 	bl	8000e58 <HAL_GetTick>
 80020b6:	4682      	mov	sl, r0
 80020b8:	e005      	b.n	80020c6 <HAL_I2C_Mem_Write+0x4e>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80020ba:	f7fe fecd 	bl	8000e58 <HAL_GetTick>
 80020be:	eba0 000a 	sub.w	r0, r0, sl
 80020c2:	2819      	cmp	r0, #25
 80020c4:	d826      	bhi.n	8002114 <HAL_I2C_Mem_Write+0x9c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020c6:	6823      	ldr	r3, [r4, #0]
 80020c8:	699e      	ldr	r6, [r3, #24]
 80020ca:	f416 4600 	ands.w	r6, r6, #32768	; 0x8000
 80020ce:	d1f4      	bne.n	80020ba <HAL_I2C_Mem_Write+0x42>
    hi2c->pBuffPtr  = pData;
 80020d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80020d2:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80020d4:	2021      	movs	r0, #33	; 0x21
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80020d6:	2140      	movs	r1, #64	; 0x40
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80020d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    hi2c->XferISR   = NULL;
 80020da:	6366      	str	r6, [r4, #52]	; 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80020dc:	4642      	mov	r2, r8
 80020de:	9300      	str	r3, [sp, #0]
 80020e0:	f8cd a004 	str.w	sl, [sp, #4]
 80020e4:	463b      	mov	r3, r7
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80020e6:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80020ea:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80020ee:	4620      	mov	r0, r4
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020f0:	6466      	str	r6, [r4, #68]	; 0x44
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80020f2:	4649      	mov	r1, r9
    hi2c->XferCount = Size;
 80020f4:	8565      	strh	r5, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80020f6:	f7ff fec1 	bl	8001e7c <I2C_RequestMemoryWrite>
 80020fa:	b1a8      	cbz	r0, 8002128 <HAL_I2C_Mem_Write+0xb0>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020fc:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80020fe:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002102:	2b04      	cmp	r3, #4
 8002104:	d004      	beq.n	8002110 <HAL_I2C_Mem_Write+0x98>
          return HAL_TIMEOUT;
 8002106:	2003      	movs	r0, #3
 8002108:	e7c0      	b.n	800208c <HAL_I2C_Mem_Write+0x14>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800210a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800210c:	2b04      	cmp	r3, #4
 800210e:	d1fa      	bne.n	8002106 <HAL_I2C_Mem_Write+0x8e>
        return HAL_ERROR;
 8002110:	2001      	movs	r0, #1
 8002112:	e7bb      	b.n	800208c <HAL_I2C_Mem_Write+0x14>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002114:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8002116:	2220      	movs	r2, #32
 8002118:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 800211c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002120:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      return HAL_TIMEOUT;
 8002124:	2003      	movs	r0, #3
 8002126:	e7b1      	b.n	800208c <HAL_I2C_Mem_Write+0x14>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002128:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800212a:	b29b      	uxth	r3, r3
 800212c:	2bff      	cmp	r3, #255	; 0xff
 800212e:	d959      	bls.n	80021e4 <HAL_I2C_Mem_Write+0x16c>
  tmpreg = hi2c->Instance->CR2;
 8002130:	6820      	ldr	r0, [r4, #0]
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002132:	4d40      	ldr	r5, [pc, #256]	; (8002234 <HAL_I2C_Mem_Write+0x1bc>)
  tmpreg = hi2c->Instance->CR2;
 8002134:	6842      	ldr	r2, [r0, #4]
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8002136:	f3c9 0109 	ubfx	r1, r9, #0, #10
 800213a:	f041 73ff 	orr.w	r3, r1, #33423360	; 0x1fe0000
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 800213e:	402a      	ands	r2, r5
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8002140:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002144:	4313      	orrs	r3, r2
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002146:	22ff      	movs	r2, #255	; 0xff
 8002148:	8522      	strh	r2, [r4, #40]	; 0x28
  hi2c->Instance->CR2 = tmpreg;
 800214a:	6043      	str	r3, [r0, #4]
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 800214c:	b28d      	uxth	r5, r1
 800214e:	f045 76ff 	orr.w	r6, r5, #33423360	; 0x1fe0000
 8002152:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
 8002156:	e003      	b.n	8002160 <HAL_I2C_Mem_Write+0xe8>
    while (hi2c->XferCount > 0U);
 8002158:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800215a:	b29b      	uxth	r3, r3
 800215c:	2b00      	cmp	r3, #0
 800215e:	d052      	beq.n	8002206 <HAL_I2C_Mem_Write+0x18e>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002160:	4652      	mov	r2, sl
 8002162:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002164:	4620      	mov	r0, r4
 8002166:	f7ff fe5d 	bl	8001e24 <I2C_WaitOnTXISFlagUntilTimeout>
 800216a:	2800      	cmp	r0, #0
 800216c:	d1cd      	bne.n	800210a <HAL_I2C_Mem_Write+0x92>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 800216e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002170:	6821      	ldr	r1, [r4, #0]
      hi2c->XferSize--;
 8002172:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8002174:	1c58      	adds	r0, r3, #1
 8002176:	6260      	str	r0, [r4, #36]	; 0x24
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	628b      	str	r3, [r1, #40]	; 0x28
      hi2c->XferCount--;
 800217c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800217e:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8002180:	3b01      	subs	r3, #1
 8002182:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8002184:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8002186:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002188:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 800218a:	2a00      	cmp	r2, #0
 800218c:	d1e4      	bne.n	8002158 <HAL_I2C_Mem_Write+0xe0>
 800218e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002190:	b29b      	uxth	r3, r3
 8002192:	2b00      	cmp	r3, #0
 8002194:	d0e0      	beq.n	8002158 <HAL_I2C_Mem_Write+0xe0>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002196:	2180      	movs	r1, #128	; 0x80
 8002198:	f8cd a000 	str.w	sl, [sp]
 800219c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800219e:	4620      	mov	r0, r4
 80021a0:	f7ff fdda 	bl	8001d58 <I2C_WaitOnFlagUntilTimeout>
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80021a4:	4923      	ldr	r1, [pc, #140]	; (8002234 <HAL_I2C_Mem_Write+0x1bc>)
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80021a6:	f04f 0eff 	mov.w	lr, #255	; 0xff
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80021aa:	460f      	mov	r7, r1
 80021ac:	f045 7200 	orr.w	r2, r5, #33554432	; 0x2000000
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80021b0:	2800      	cmp	r0, #0
 80021b2:	d1a8      	bne.n	8002106 <HAL_I2C_Mem_Write+0x8e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021b4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	4573      	cmp	r3, lr
 80021ba:	d907      	bls.n	80021cc <HAL_I2C_Mem_Write+0x154>
  tmpreg = hi2c->Instance->CR2;
 80021bc:	6822      	ldr	r2, [r4, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80021be:	f8a4 e028 	strh.w	lr, [r4, #40]	; 0x28
  tmpreg = hi2c->Instance->CR2;
 80021c2:	6853      	ldr	r3, [r2, #4]
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80021c4:	400b      	ands	r3, r1
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 80021c6:	4333      	orrs	r3, r6
  hi2c->Instance->CR2 = tmpreg;
 80021c8:	6053      	str	r3, [r2, #4]
 80021ca:	e7c5      	b.n	8002158 <HAL_I2C_Mem_Write+0xe0>
  tmpreg = hi2c->Instance->CR2;
 80021cc:	6820      	ldr	r0, [r4, #0]
          hi2c->XferSize = hi2c->XferCount;
 80021ce:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  tmpreg = hi2c->Instance->CR2;
 80021d0:	6843      	ldr	r3, [r0, #4]
          hi2c->XferSize = hi2c->XferCount;
 80021d2:	b289      	uxth	r1, r1
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80021d4:	403b      	ands	r3, r7
 80021d6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 80021d8:	b2cf      	uxtb	r7, r1
 80021da:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
          hi2c->XferSize = hi2c->XferCount;
 80021de:	8521      	strh	r1, [r4, #40]	; 0x28
  hi2c->Instance->CR2 = tmpreg;
 80021e0:	6043      	str	r3, [r0, #4]
 80021e2:	e7b9      	b.n	8002158 <HAL_I2C_Mem_Write+0xe0>
  tmpreg = hi2c->Instance->CR2;
 80021e4:	6825      	ldr	r5, [r4, #0]
      hi2c->XferSize = hi2c->XferCount;
 80021e6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80021e8:	4812      	ldr	r0, [pc, #72]	; (8002234 <HAL_I2C_Mem_Write+0x1bc>)
  tmpreg = hi2c->Instance->CR2;
 80021ea:	686b      	ldr	r3, [r5, #4]
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 80021ec:	f3c9 0109 	ubfx	r1, r9, #0, #10
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80021f0:	4018      	ands	r0, r3
      hi2c->XferSize = hi2c->XferCount;
 80021f2:	b292      	uxth	r2, r2
 80021f4:	f041 7300 	orr.w	r3, r1, #33554432	; 0x2000000
 80021f8:	4303      	orrs	r3, r0
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 80021fa:	b2d0      	uxtb	r0, r2
 80021fc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
      hi2c->XferSize = hi2c->XferCount;
 8002200:	8522      	strh	r2, [r4, #40]	; 0x28
  hi2c->Instance->CR2 = tmpreg;
 8002202:	606b      	str	r3, [r5, #4]
 8002204:	e7a2      	b.n	800214c <HAL_I2C_Mem_Write+0xd4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002206:	4652      	mov	r2, sl
 8002208:	990c      	ldr	r1, [sp, #48]	; 0x30
 800220a:	4620      	mov	r0, r4
 800220c:	f7ff feb4 	bl	8001f78 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002210:	2800      	cmp	r0, #0
 8002212:	f47f af7a 	bne.w	800210a <HAL_I2C_Mem_Write+0x92>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002216:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8002218:	4d07      	ldr	r5, [pc, #28]	; (8002238 <HAL_I2C_Mem_Write+0x1c0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800221a:	2120      	movs	r1, #32
 800221c:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800221e:	685a      	ldr	r2, [r3, #4]
 8002220:	402a      	ands	r2, r5
 8002222:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002224:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002228:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800222c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002230:	e72c      	b.n	800208c <HAL_I2C_Mem_Write+0x14>
 8002232:	bf00      	nop
 8002234:	fc009800 	.word	0xfc009800
 8002238:	fe00e800 	.word	0xfe00e800

0800223c <HAL_I2C_Mem_Read>:
{
 800223c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002240:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
{
 8002244:	b082      	sub	sp, #8
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002246:	2c20      	cmp	r4, #32
{
 8002248:	f8bd 502c 	ldrh.w	r5, [sp, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_READY)
 800224c:	d003      	beq.n	8002256 <HAL_I2C_Mem_Read+0x1a>
    return HAL_BUSY;
 800224e:	2002      	movs	r0, #2
}
 8002250:	b002      	add	sp, #8
 8002252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((pData == NULL) || (Size == 0U))
 8002256:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8002258:	2c00      	cmp	r4, #0
 800225a:	d043      	beq.n	80022e4 <HAL_I2C_Mem_Read+0xa8>
 800225c:	2d00      	cmp	r5, #0
 800225e:	d041      	beq.n	80022e4 <HAL_I2C_Mem_Read+0xa8>
    __HAL_LOCK(hi2c);
 8002260:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8002264:	2c01      	cmp	r4, #1
 8002266:	d0f2      	beq.n	800224e <HAL_I2C_Mem_Read+0x12>
 8002268:	461f      	mov	r7, r3
 800226a:	2301      	movs	r3, #1
 800226c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8002270:	4690      	mov	r8, r2
 8002272:	4689      	mov	r9, r1
 8002274:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8002276:	f7fe fdef 	bl	8000e58 <HAL_GetTick>
 800227a:	4682      	mov	sl, r0
 800227c:	e005      	b.n	800228a <HAL_I2C_Mem_Read+0x4e>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800227e:	f7fe fdeb 	bl	8000e58 <HAL_GetTick>
 8002282:	eba0 000a 	sub.w	r0, r0, sl
 8002286:	2819      	cmp	r0, #25
 8002288:	d82e      	bhi.n	80022e8 <HAL_I2C_Mem_Read+0xac>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800228a:	6823      	ldr	r3, [r4, #0]
 800228c:	699e      	ldr	r6, [r3, #24]
 800228e:	f416 4600 	ands.w	r6, r6, #32768	; 0x8000
 8002292:	d1f4      	bne.n	800227e <HAL_I2C_Mem_Read+0x42>
    hi2c->pBuffPtr  = pData;
 8002294:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002296:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002298:	2022      	movs	r0, #34	; 0x22
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800229a:	2140      	movs	r1, #64	; 0x40
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800229c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    hi2c->XferISR   = NULL;
 800229e:	6366      	str	r6, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80022a0:	4642      	mov	r2, r8
 80022a2:	9300      	str	r3, [sp, #0]
 80022a4:	f8cd a004 	str.w	sl, [sp, #4]
 80022a8:	463b      	mov	r3, r7
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80022aa:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80022ae:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80022b2:	4620      	mov	r0, r4
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022b4:	6466      	str	r6, [r4, #68]	; 0x44
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80022b6:	4649      	mov	r1, r9
    hi2c->XferCount = Size;
 80022b8:	8565      	strh	r5, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80022ba:	f7ff fe1f 	bl	8001efc <I2C_RequestMemoryRead>
 80022be:	b1e8      	cbz	r0, 80022fc <HAL_I2C_Mem_Read+0xc0>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022c0:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80022c2:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022c6:	2b04      	cmp	r3, #4
 80022c8:	d00c      	beq.n	80022e4 <HAL_I2C_Mem_Read+0xa8>
        return HAL_TIMEOUT;
 80022ca:	2003      	movs	r0, #3
 80022cc:	e7c0      	b.n	8002250 <HAL_I2C_Mem_Read+0x14>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022ce:	4652      	mov	r2, sl
 80022d0:	990c      	ldr	r1, [sp, #48]	; 0x30
 80022d2:	4620      	mov	r0, r4
 80022d4:	f7ff fe50 	bl	8001f78 <I2C_WaitOnSTOPFlagUntilTimeout>
 80022d8:	2800      	cmp	r0, #0
 80022da:	f000 8083 	beq.w	80023e4 <HAL_I2C_Mem_Read+0x1a8>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022de:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80022e0:	2b04      	cmp	r3, #4
 80022e2:	d1f2      	bne.n	80022ca <HAL_I2C_Mem_Read+0x8e>
        return HAL_ERROR;
 80022e4:	2001      	movs	r0, #1
 80022e6:	e7b3      	b.n	8002250 <HAL_I2C_Mem_Read+0x14>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80022e8:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 80022ea:	2220      	movs	r2, #32
 80022ec:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 80022f0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80022f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      return HAL_TIMEOUT;
 80022f8:	2003      	movs	r0, #3
 80022fa:	e7a9      	b.n	8002250 <HAL_I2C_Mem_Read+0x14>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022fc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80022fe:	b29b      	uxth	r3, r3
 8002300:	2bff      	cmp	r3, #255	; 0xff
 8002302:	d95c      	bls.n	80023be <HAL_I2C_Mem_Read+0x182>
  tmpreg = hi2c->Instance->CR2;
 8002304:	6820      	ldr	r0, [r4, #0]
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002306:	4d3e      	ldr	r5, [pc, #248]	; (8002400 <HAL_I2C_Mem_Read+0x1c4>)
  tmpreg = hi2c->Instance->CR2;
 8002308:	6842      	ldr	r2, [r0, #4]
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 800230a:	f3c9 0109 	ubfx	r1, r9, #0, #10
 800230e:	f041 73ff 	orr.w	r3, r1, #33423360	; 0x1fe0000
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002312:	402a      	ands	r2, r5
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8002314:	f443 3392 	orr.w	r3, r3, #74752	; 0x12400
 8002318:	4313      	orrs	r3, r2
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800231a:	22ff      	movs	r2, #255	; 0xff
 800231c:	8522      	strh	r2, [r4, #40]	; 0x28
  hi2c->Instance->CR2 = tmpreg;
 800231e:	6043      	str	r3, [r0, #4]
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8002320:	b28d      	uxth	r5, r1
 8002322:	f045 76ff 	orr.w	r6, r5, #33423360	; 0x1fe0000
 8002326:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
 800232a:	e003      	b.n	8002334 <HAL_I2C_Mem_Read+0xf8>
    while (hi2c->XferCount > 0U);
 800232c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800232e:	b29b      	uxth	r3, r3
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0cc      	beq.n	80022ce <HAL_I2C_Mem_Read+0x92>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002334:	f8cd a000 	str.w	sl, [sp]
 8002338:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800233a:	2200      	movs	r2, #0
 800233c:	2104      	movs	r1, #4
 800233e:	4620      	mov	r0, r4
 8002340:	f7ff fd0a 	bl	8001d58 <I2C_WaitOnFlagUntilTimeout>
 8002344:	2800      	cmp	r0, #0
 8002346:	d1c0      	bne.n	80022ca <HAL_I2C_Mem_Read+0x8e>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8002348:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800234a:	6822      	ldr	r2, [r4, #0]
 800234c:	1c59      	adds	r1, r3, #1
 800234e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002350:	6261      	str	r1, [r4, #36]	; 0x24
 8002352:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8002354:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002356:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002358:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 800235a:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 800235c:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 800235e:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8002360:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002362:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8002364:	2a00      	cmp	r2, #0
 8002366:	d1e1      	bne.n	800232c <HAL_I2C_Mem_Read+0xf0>
 8002368:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800236a:	b29b      	uxth	r3, r3
 800236c:	2b00      	cmp	r3, #0
 800236e:	d0dd      	beq.n	800232c <HAL_I2C_Mem_Read+0xf0>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002370:	2180      	movs	r1, #128	; 0x80
 8002372:	f8cd a000 	str.w	sl, [sp]
 8002376:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002378:	4620      	mov	r0, r4
 800237a:	f7ff fced 	bl	8001d58 <I2C_WaitOnFlagUntilTimeout>
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 800237e:	4920      	ldr	r1, [pc, #128]	; (8002400 <HAL_I2C_Mem_Read+0x1c4>)
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002380:	f04f 0eff 	mov.w	lr, #255	; 0xff
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002384:	460f      	mov	r7, r1
 8002386:	f045 7200 	orr.w	r2, r5, #33554432	; 0x2000000
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800238a:	2800      	cmp	r0, #0
 800238c:	d19d      	bne.n	80022ca <HAL_I2C_Mem_Read+0x8e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800238e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002390:	b29b      	uxth	r3, r3
 8002392:	4573      	cmp	r3, lr
 8002394:	d907      	bls.n	80023a6 <HAL_I2C_Mem_Read+0x16a>
  tmpreg = hi2c->Instance->CR2;
 8002396:	6822      	ldr	r2, [r4, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002398:	f8a4 e028 	strh.w	lr, [r4, #40]	; 0x28
  tmpreg = hi2c->Instance->CR2;
 800239c:	6853      	ldr	r3, [r2, #4]
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 800239e:	400b      	ands	r3, r1
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 80023a0:	4333      	orrs	r3, r6
  hi2c->Instance->CR2 = tmpreg;
 80023a2:	6053      	str	r3, [r2, #4]
 80023a4:	e7c2      	b.n	800232c <HAL_I2C_Mem_Read+0xf0>
  tmpreg = hi2c->Instance->CR2;
 80023a6:	6820      	ldr	r0, [r4, #0]
          hi2c->XferSize = hi2c->XferCount;
 80023a8:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  tmpreg = hi2c->Instance->CR2;
 80023aa:	6843      	ldr	r3, [r0, #4]
          hi2c->XferSize = hi2c->XferCount;
 80023ac:	b289      	uxth	r1, r1
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80023ae:	403b      	ands	r3, r7
 80023b0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 80023b2:	b2cf      	uxtb	r7, r1
 80023b4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
          hi2c->XferSize = hi2c->XferCount;
 80023b8:	8521      	strh	r1, [r4, #40]	; 0x28
  hi2c->Instance->CR2 = tmpreg;
 80023ba:	6043      	str	r3, [r0, #4]
 80023bc:	e7b6      	b.n	800232c <HAL_I2C_Mem_Read+0xf0>
  tmpreg = hi2c->Instance->CR2;
 80023be:	6825      	ldr	r5, [r4, #0]
      hi2c->XferSize = hi2c->XferCount;
 80023c0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80023c2:	4e0f      	ldr	r6, [pc, #60]	; (8002400 <HAL_I2C_Mem_Read+0x1c4>)
  tmpreg = hi2c->Instance->CR2;
 80023c4:	6868      	ldr	r0, [r5, #4]
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 80023c6:	f3c9 0109 	ubfx	r1, r9, #0, #10
 80023ca:	f041 7300 	orr.w	r3, r1, #33554432	; 0x2000000
      hi2c->XferSize = hi2c->XferCount;
 80023ce:	b292      	uxth	r2, r2
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80023d0:	4030      	ands	r0, r6
 80023d2:	f443 5310 	orr.w	r3, r3, #9216	; 0x2400
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 80023d6:	b2d6      	uxtb	r6, r2
 80023d8:	4303      	orrs	r3, r0
 80023da:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
      hi2c->XferSize = hi2c->XferCount;
 80023de:	8522      	strh	r2, [r4, #40]	; 0x28
  hi2c->Instance->CR2 = tmpreg;
 80023e0:	606b      	str	r3, [r5, #4]
 80023e2:	e79d      	b.n	8002320 <HAL_I2C_Mem_Read+0xe4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023e4:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 80023e6:	4d07      	ldr	r5, [pc, #28]	; (8002404 <HAL_I2C_Mem_Read+0x1c8>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023e8:	2120      	movs	r1, #32
 80023ea:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80023ec:	685a      	ldr	r2, [r3, #4]
 80023ee:	402a      	ands	r2, r5
 80023f0:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80023f2:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80023f6:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80023fa:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80023fe:	e727      	b.n	8002250 <HAL_I2C_Mem_Read+0x14>
 8002400:	fc009800 	.word	0xfc009800
 8002404:	fe00e800 	.word	0xfe00e800

08002408 <HAL_I2C_Master_Sequential_Transmit_IT>:
{
 8002408:	b4f0      	push	{r4, r5, r6, r7}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800240a:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 800240e:	2c20      	cmp	r4, #32
 8002410:	d002      	beq.n	8002418 <HAL_I2C_Master_Sequential_Transmit_IT+0x10>
    return HAL_BUSY;
 8002412:	2002      	movs	r0, #2
}
 8002414:	bcf0      	pop	{r4, r5, r6, r7}
 8002416:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8002418:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 800241c:	2c01      	cmp	r4, #1
 800241e:	d0f8      	beq.n	8002412 <HAL_I2C_Master_Sequential_Transmit_IT+0xa>
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002420:	2400      	movs	r4, #0
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002422:	2621      	movs	r6, #33	; 0x21
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002424:	2510      	movs	r5, #16
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002426:	f880 6041 	strb.w	r6, [r0, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800242a:	f880 5042 	strb.w	r5, [r0, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800242e:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->XferCount   = Size;
 8002430:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 8002432:	9b04      	ldr	r3, [sp, #16]
 8002434:	62c3      	str	r3, [r0, #44]	; 0x2c
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002436:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8002438:	4c18      	ldr	r4, [pc, #96]	; (800249c <HAL_I2C_Master_Sequential_Transmit_IT+0x94>)
    hi2c->pBuffPtr    = pData;
 800243a:	6242      	str	r2, [r0, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800243c:	b29b      	uxth	r3, r3
    __HAL_LOCK(hi2c);
 800243e:	2201      	movs	r2, #1
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002440:	2bff      	cmp	r3, #255	; 0xff
    __HAL_LOCK(hi2c);
 8002442:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8002446:	6344      	str	r4, [r0, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002448:	d820      	bhi.n	800248c <HAL_I2C_Master_Sequential_Transmit_IT+0x84>
      hi2c->XferSize = hi2c->XferCount;
 800244a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
      xfermode = hi2c->XferOptions;
 800244c:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
      hi2c->XferSize = hi2c->XferCount;
 800244e:	b29b      	uxth	r3, r3
 8002450:	b2dc      	uxtb	r4, r3
 8002452:	8503      	strh	r3, [r0, #40]	; 0x28
 8002454:	0424      	lsls	r4, r4, #16
  tmpreg = hi2c->Instance->CR2;
 8002456:	6802      	ldr	r2, [r0, #0]
    if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002458:	6b05      	ldr	r5, [r0, #48]	; 0x30
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 800245a:	4e11      	ldr	r6, [pc, #68]	; (80024a0 <HAL_I2C_Master_Sequential_Transmit_IT+0x98>)
  tmpreg = hi2c->Instance->CR2;
 800245c:	6853      	ldr	r3, [r2, #4]
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 800245e:	f3c1 0109 	ubfx	r1, r1, #0, #10
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002462:	4033      	ands	r3, r6
 8002464:	4319      	orrs	r1, r3
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 8002466:	2d11      	cmp	r5, #17
 8002468:	ea41 0107 	orr.w	r1, r1, r7
 800246c:	bf0c      	ite	eq
 800246e:	2300      	moveq	r3, #0
 8002470:	f44f 5300 	movne.w	r3, #8192	; 0x2000
 8002474:	4321      	orrs	r1, r4
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8002476:	4319      	orrs	r1, r3
  hi2c->Instance->CR2 = tmpreg;
 8002478:	6051      	str	r1, [r2, #4]
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800247a:	6811      	ldr	r1, [r2, #0]
    __HAL_UNLOCK(hi2c);
 800247c:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800247e:	f041 01f2 	orr.w	r1, r1, #242	; 0xf2
    __HAL_UNLOCK(hi2c);
 8002482:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_OK;
 8002486:	4618      	mov	r0, r3
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002488:	6011      	str	r1, [r2, #0]
    return HAL_OK;
 800248a:	e7c3      	b.n	8002414 <HAL_I2C_Master_Sequential_Transmit_IT+0xc>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800248c:	23ff      	movs	r3, #255	; 0xff
 800248e:	8503      	strh	r3, [r0, #40]	; 0x28
 8002490:	f44f 047f 	mov.w	r4, #16711680	; 0xff0000
      xfermode = I2C_RELOAD_MODE;
 8002494:	f04f 7780 	mov.w	r7, #16777216	; 0x1000000
 8002498:	e7dd      	b.n	8002456 <HAL_I2C_Master_Sequential_Transmit_IT+0x4e>
 800249a:	bf00      	nop
 800249c:	08002b21 	.word	0x08002b21
 80024a0:	fc009800 	.word	0xfc009800

080024a4 <HAL_I2C_Master_Sequential_Receive_IT>:
{
 80024a4:	b4f0      	push	{r4, r5, r6, r7}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80024a6:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 80024aa:	2c20      	cmp	r4, #32
 80024ac:	d002      	beq.n	80024b4 <HAL_I2C_Master_Sequential_Receive_IT+0x10>
    return HAL_BUSY;
 80024ae:	2002      	movs	r0, #2
}
 80024b0:	bcf0      	pop	{r4, r5, r6, r7}
 80024b2:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80024b4:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 80024b8:	2c01      	cmp	r4, #1
 80024ba:	d0f8      	beq.n	80024ae <HAL_I2C_Master_Sequential_Receive_IT+0xa>
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024bc:	2400      	movs	r4, #0
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80024be:	2622      	movs	r6, #34	; 0x22
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80024c0:	2510      	movs	r5, #16
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80024c2:	f880 6041 	strb.w	r6, [r0, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80024c6:	f880 5042 	strb.w	r5, [r0, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024ca:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->XferCount   = Size;
 80024cc:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 80024ce:	9b04      	ldr	r3, [sp, #16]
 80024d0:	62c3      	str	r3, [r0, #44]	; 0x2c
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024d2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
    hi2c->XferISR     = I2C_Master_ISR_IT;
 80024d4:	4c18      	ldr	r4, [pc, #96]	; (8002538 <HAL_I2C_Master_Sequential_Receive_IT+0x94>)
    hi2c->pBuffPtr    = pData;
 80024d6:	6242      	str	r2, [r0, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024d8:	b29b      	uxth	r3, r3
    __HAL_LOCK(hi2c);
 80024da:	2201      	movs	r2, #1
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024dc:	2bff      	cmp	r3, #255	; 0xff
    __HAL_LOCK(hi2c);
 80024de:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    hi2c->XferISR     = I2C_Master_ISR_IT;
 80024e2:	6344      	str	r4, [r0, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024e4:	d820      	bhi.n	8002528 <HAL_I2C_Master_Sequential_Receive_IT+0x84>
      hi2c->XferSize = hi2c->XferCount;
 80024e6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
      xfermode = hi2c->XferOptions;
 80024e8:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
      hi2c->XferSize = hi2c->XferCount;
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	b2dc      	uxtb	r4, r3
 80024ee:	8503      	strh	r3, [r0, #40]	; 0x28
 80024f0:	0424      	lsls	r4, r4, #16
  tmpreg = hi2c->Instance->CR2;
 80024f2:	6802      	ldr	r2, [r0, #0]
    if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80024f4:	6b05      	ldr	r5, [r0, #48]	; 0x30
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80024f6:	4e11      	ldr	r6, [pc, #68]	; (800253c <HAL_I2C_Master_Sequential_Receive_IT+0x98>)
  tmpreg = hi2c->Instance->CR2;
 80024f8:	6853      	ldr	r3, [r2, #4]
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 80024fa:	f3c1 0109 	ubfx	r1, r1, #0, #10
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80024fe:	4033      	ands	r3, r6
 8002500:	4319      	orrs	r1, r3
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 8002502:	2d12      	cmp	r5, #18
 8002504:	ea41 0107 	orr.w	r1, r1, r7
 8002508:	bf0c      	ite	eq
 800250a:	2300      	moveq	r3, #0
 800250c:	f44f 5310 	movne.w	r3, #9216	; 0x2400
 8002510:	4321      	orrs	r1, r4
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8002512:	4319      	orrs	r1, r3
  hi2c->Instance->CR2 = tmpreg;
 8002514:	6051      	str	r1, [r2, #4]
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002516:	6811      	ldr	r1, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8002518:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800251a:	f041 01f4 	orr.w	r1, r1, #244	; 0xf4
    __HAL_UNLOCK(hi2c);
 800251e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_OK;
 8002522:	4618      	mov	r0, r3
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002524:	6011      	str	r1, [r2, #0]
    return HAL_OK;
 8002526:	e7c3      	b.n	80024b0 <HAL_I2C_Master_Sequential_Receive_IT+0xc>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002528:	23ff      	movs	r3, #255	; 0xff
 800252a:	8503      	strh	r3, [r0, #40]	; 0x28
 800252c:	f44f 047f 	mov.w	r4, #16711680	; 0xff0000
      xfermode = I2C_RELOAD_MODE;
 8002530:	f04f 7780 	mov.w	r7, #16777216	; 0x1000000
 8002534:	e7dd      	b.n	80024f2 <HAL_I2C_Master_Sequential_Receive_IT+0x4e>
 8002536:	bf00      	nop
 8002538:	08002b21 	.word	0x08002b21
 800253c:	fc009800 	.word	0xfc009800

08002540 <HAL_I2C_EV_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002540:	6803      	ldr	r3, [r0, #0]
{
 8002542:	b410      	push	{r4}
  if (hi2c->XferISR != NULL)
 8002544:	6b44      	ldr	r4, [r0, #52]	; 0x34
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002546:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002548:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 800254a:	b11c      	cbz	r4, 8002554 <HAL_I2C_EV_IRQHandler+0x14>
    hi2c->XferISR(hi2c, itflags, itsources);
 800254c:	4623      	mov	r3, r4
}
 800254e:	f85d 4b04 	ldr.w	r4, [sp], #4
    hi2c->XferISR(hi2c, itflags, itsources);
 8002552:	4718      	bx	r3
}
 8002554:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop

0800255c <HAL_I2C_MasterTxCpltCallback>:
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop

08002560 <I2C_ITMasterSequentialCplt>:
{
 8002560:	b538      	push	{r3, r4, r5, lr}
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002562:	2500      	movs	r5, #0
 8002564:	f880 5042 	strb.w	r5, [r0, #66]	; 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002568:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800256c:	2b21      	cmp	r3, #33	; 0x21
{
 800256e:	4604      	mov	r4, r0
    hi2c->State         = HAL_I2C_STATE_READY;
 8002570:	f04f 0220 	mov.w	r2, #32
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002574:	d00d      	beq.n	8002592 <I2C_ITMasterSequentialCplt+0x32>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002576:	2312      	movs	r3, #18
    hi2c->State         = HAL_I2C_STATE_READY;
 8002578:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    hi2c->XferISR       = NULL;
 800257c:	6345      	str	r5, [r0, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800257e:	2102      	movs	r1, #2
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002580:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002582:	f7ff fbbb 	bl	8001cfc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002586:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800258a:	4620      	mov	r0, r4
 800258c:	f002 fcfc 	bl	8004f88 <HAL_I2C_MasterRxCpltCallback>
 8002590:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002592:	2311      	movs	r3, #17
    hi2c->State         = HAL_I2C_STATE_READY;
 8002594:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    hi2c->XferISR       = NULL;
 8002598:	6345      	str	r5, [r0, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800259a:	2101      	movs	r1, #1
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800259c:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800259e:	f7ff fbad 	bl	8001cfc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80025a2:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80025a6:	4620      	mov	r0, r4
 80025a8:	f7ff ffd8 	bl	800255c <HAL_I2C_MasterTxCpltCallback>
 80025ac:	bd38      	pop	{r3, r4, r5, pc}
 80025ae:	bf00      	nop

080025b0 <HAL_I2C_SlaveTxCpltCallback>:
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop

080025b4 <HAL_I2C_SlaveRxCpltCallback>:
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop

080025b8 <I2C_ITSlaveSequentialCplt>:
{
 80025b8:	b538      	push	{r3, r4, r5, lr}
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ba:	2500      	movs	r5, #0
 80025bc:	f880 5042 	strb.w	r5, [r0, #66]	; 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80025c0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80025c4:	2b29      	cmp	r3, #41	; 0x29
{
 80025c6:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80025c8:	d012      	beq.n	80025f0 <I2C_ITSlaveSequentialCplt+0x38>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80025ca:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80025ce:	2b2a      	cmp	r3, #42	; 0x2a
 80025d0:	d000      	beq.n	80025d4 <I2C_ITSlaveSequentialCplt+0x1c>
 80025d2:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80025d4:	2228      	movs	r2, #40	; 0x28
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80025d6:	2322      	movs	r3, #34	; 0x22
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80025d8:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80025dc:	2102      	movs	r1, #2
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80025de:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80025e0:	f7ff fb8c 	bl	8001cfc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80025e4:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80025e8:	4620      	mov	r0, r4
 80025ea:	f7ff ffe3 	bl	80025b4 <HAL_I2C_SlaveRxCpltCallback>
 80025ee:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80025f0:	2228      	movs	r2, #40	; 0x28
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80025f2:	2321      	movs	r3, #33	; 0x21
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80025f4:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80025f8:	2101      	movs	r1, #1
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80025fa:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80025fc:	f7ff fb7e 	bl	8001cfc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002600:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002604:	4620      	mov	r0, r4
 8002606:	f7ff ffd3 	bl	80025b0 <HAL_I2C_SlaveTxCpltCallback>
 800260a:	bd38      	pop	{r3, r4, r5, pc}

0800260c <HAL_I2C_AddrCallback>:
{
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop

08002610 <HAL_I2C_ListenCpltCallback>:
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop

08002614 <I2C_ITListenCplt>:
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002614:	4b16      	ldr	r3, [pc, #88]	; (8002670 <I2C_ITListenCplt+0x5c>)
{
 8002616:	b510      	push	{r4, lr}
  hi2c->State = HAL_I2C_STATE_READY;
 8002618:	2220      	movs	r2, #32
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800261a:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800261c:	2300      	movs	r3, #0
 800261e:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->XferISR = NULL;
 8002620:	6343      	str	r3, [r0, #52]	; 0x34
  hi2c->State = HAL_I2C_STATE_READY;
 8002622:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002626:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  if (((ITFlags & I2C_FLAG_RXNE) != RESET))
 800262a:	074b      	lsls	r3, r1, #29
{
 800262c:	4604      	mov	r4, r0
  if (((ITFlags & I2C_FLAG_RXNE) != RESET))
 800262e:	d511      	bpl.n	8002654 <I2C_ITListenCplt+0x40>
    (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8002630:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002632:	6802      	ldr	r2, [r0, #0]
 8002634:	1c59      	adds	r1, r3, #1
 8002636:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002638:	6241      	str	r1, [r0, #36]	; 0x24
 800263a:	701a      	strb	r2, [r3, #0]
    if ((hi2c->XferSize > 0U))
 800263c:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 800263e:	b14b      	cbz	r3, 8002654 <I2C_ITListenCplt+0x40>
      hi2c->XferCount--;
 8002640:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002642:	3a01      	subs	r2, #1
 8002644:	b292      	uxth	r2, r2
 8002646:	8542      	strh	r2, [r0, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002648:	6c42      	ldr	r2, [r0, #68]	; 0x44
      hi2c->XferSize--;
 800264a:	3b01      	subs	r3, #1
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800264c:	f042 0204 	orr.w	r2, r2, #4
      hi2c->XferSize--;
 8002650:	8503      	strh	r3, [r0, #40]	; 0x28
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002652:	6442      	str	r2, [r0, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002654:	2107      	movs	r1, #7
 8002656:	4620      	mov	r0, r4
 8002658:	f7ff fb50 	bl	8001cfc <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800265c:	6822      	ldr	r2, [r4, #0]
 800265e:	2110      	movs	r1, #16
  __HAL_UNLOCK(hi2c);
 8002660:	2300      	movs	r3, #0
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002662:	61d1      	str	r1, [r2, #28]
  HAL_I2C_ListenCpltCallback(hi2c);
 8002664:	4620      	mov	r0, r4
  __HAL_UNLOCK(hi2c);
 8002666:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 800266a:	f7ff ffd1 	bl	8002610 <HAL_I2C_ListenCpltCallback>
 800266e:	bd10      	pop	{r4, pc}
 8002670:	ffff0000 	.word	0xffff0000

08002674 <HAL_I2C_ErrorCallback>:
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop

08002678 <HAL_I2C_AbortCpltCallback>:
{
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop

0800267c <I2C_ITError>:
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800267c:	2300      	movs	r3, #0
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800267e:	4a3a      	ldr	r2, [pc, #232]	; (8002768 <I2C_ITError+0xec>)
{
 8002680:	b570      	push	{r4, r5, r6, lr}
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002682:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002686:	62c2      	str	r2, [r0, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8002688:	8543      	strh	r3, [r0, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 800268a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800268c:	4319      	orrs	r1, r3
 800268e:	6441      	str	r1, [r0, #68]	; 0x44
  if ((hi2c->State == HAL_I2C_STATE_LISTEN)         ||
 8002690:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002694:	2b28      	cmp	r3, #40	; 0x28
{
 8002696:	4604      	mov	r4, r0
  if ((hi2c->State == HAL_I2C_STATE_LISTEN)         ||
 8002698:	d02c      	beq.n	80026f4 <I2C_ITError+0x78>
      (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800269a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
  if ((hi2c->State == HAL_I2C_STATE_LISTEN)         ||
 800269e:	2b29      	cmp	r3, #41	; 0x29
 80026a0:	d028      	beq.n	80026f4 <I2C_ITError+0x78>
      (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80026a2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
      (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80026a6:	2b2a      	cmp	r3, #42	; 0x2a
 80026a8:	d024      	beq.n	80026f4 <I2C_ITError+0x78>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80026aa:	2107      	movs	r1, #7
 80026ac:	f7ff fb26 	bl	8001cfc <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80026b0:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80026b4:	6822      	ldr	r2, [r4, #0]
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80026b6:	2b60      	cmp	r3, #96	; 0x60
      hi2c->State         = HAL_I2C_STATE_READY;
 80026b8:	bf1c      	itt	ne
 80026ba:	2320      	movne	r3, #32
 80026bc:	f884 3041 	strbne.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80026c0:	2300      	movs	r3, #0
 80026c2:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80026c4:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80026c6:	6813      	ldr	r3, [r2, #0]
 80026c8:	f413 4380 	ands.w	r3, r3, #16384	; 0x4000
 80026cc:	d022      	beq.n	8002714 <I2C_ITError+0x98>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80026ce:	6813      	ldr	r3, [r2, #0]
    hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80026d0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80026d2:	4e26      	ldr	r6, [pc, #152]	; (800276c <I2C_ITError+0xf0>)
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80026d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    __HAL_UNLOCK(hi2c);
 80026d8:	2500      	movs	r5, #0
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80026da:	6013      	str	r3, [r2, #0]
    if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80026dc:	4608      	mov	r0, r1
    hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80026de:	634e      	str	r6, [r1, #52]	; 0x34
    __HAL_UNLOCK(hi2c);
 80026e0:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80026e4:	f7ff f8e0 	bl	80018a8 <HAL_DMA_Abort_IT>
 80026e8:	b308      	cbz	r0, 800272e <I2C_ITError+0xb2>
      hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80026ea:	6ba0      	ldr	r0, [r4, #56]	; 0x38
}
 80026ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80026f0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80026f2:	4718      	bx	r3
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80026f4:	2103      	movs	r1, #3
 80026f6:	4620      	mov	r0, r4
 80026f8:	f7ff fb00 	bl	8001cfc <I2C_Disable_IRQ>
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80026fc:	4a1c      	ldr	r2, [pc, #112]	; (8002770 <I2C_ITError+0xf4>)
 80026fe:	6362      	str	r2, [r4, #52]	; 0x34
    hi2c->PreviousState = I2C_STATE_NONE;
 8002700:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002702:	2128      	movs	r1, #40	; 0x28
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8002704:	6822      	ldr	r2, [r4, #0]
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002706:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800270a:	6323      	str	r3, [r4, #48]	; 0x30
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800270c:	6813      	ldr	r3, [r2, #0]
 800270e:	f413 4380 	ands.w	r3, r3, #16384	; 0x4000
 8002712:	d1dc      	bne.n	80026ce <I2C_ITError+0x52>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8002714:	6811      	ldr	r1, [r2, #0]
 8002716:	f411 4100 	ands.w	r1, r1, #32768	; 0x8000
 800271a:	d109      	bne.n	8002730 <I2C_ITError+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800271c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002720:	2b60      	cmp	r3, #96	; 0x60
 8002722:	d018      	beq.n	8002756 <I2C_ITError+0xda>
    __HAL_UNLOCK(hi2c);
 8002724:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8002728:	4620      	mov	r0, r4
 800272a:	f7ff ffa3 	bl	8002674 <HAL_I2C_ErrorCallback>
 800272e:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002730:	6811      	ldr	r1, [r2, #0]
    hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002732:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8002734:	4e0d      	ldr	r6, [pc, #52]	; (800276c <I2C_ITError+0xf0>)
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002736:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 800273a:	6011      	str	r1, [r2, #0]
    if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800273c:	4628      	mov	r0, r5
    hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800273e:	636e      	str	r6, [r5, #52]	; 0x34
    __HAL_UNLOCK(hi2c);
 8002740:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002744:	f7ff f8b0 	bl	80018a8 <HAL_DMA_Abort_IT>
 8002748:	2800      	cmp	r0, #0
 800274a:	d0f0      	beq.n	800272e <I2C_ITError+0xb2>
      hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800274c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
}
 800274e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002752:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002754:	4718      	bx	r3
    hi2c->State = HAL_I2C_STATE_READY;
 8002756:	2320      	movs	r3, #32
    __HAL_UNLOCK(hi2c);
 8002758:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800275c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    HAL_I2C_AbortCpltCallback(hi2c);
 8002760:	4620      	mov	r0, r4
 8002762:	f7ff ff89 	bl	8002678 <HAL_I2C_AbortCpltCallback>
 8002766:	bd70      	pop	{r4, r5, r6, pc}
 8002768:	ffff0000 	.word	0xffff0000
 800276c:	08002d05 	.word	0x08002d05
 8002770:	08002881 	.word	0x08002881

08002774 <I2C_ITSlaveCplt>:
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002774:	6803      	ldr	r3, [r0, #0]
{
 8002776:	b570      	push	{r4, r5, r6, lr}
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002778:	2208      	movs	r2, #8
{
 800277a:	4604      	mov	r4, r0
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800277c:	2620      	movs	r6, #32
 800277e:	61de      	str	r6, [r3, #28]
{
 8002780:	460d      	mov	r5, r1
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002782:	61da      	str	r2, [r3, #28]
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8002784:	2107      	movs	r1, #7
 8002786:	f7ff fab9 	bl	8001cfc <I2C_Disable_IRQ>
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800278a:	6823      	ldr	r3, [r4, #0]
  I2C_RESET_CR2(hi2c);
 800278c:	483a      	ldr	r0, [pc, #232]	; (8002878 <I2C_ITSlaveCplt+0x104>)
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800278e:	6859      	ldr	r1, [r3, #4]
 8002790:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8002794:	6059      	str	r1, [r3, #4]
  I2C_RESET_CR2(hi2c);
 8002796:	685a      	ldr	r2, [r3, #4]
 8002798:	4002      	ands	r2, r0
 800279a:	605a      	str	r2, [r3, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800279c:	699a      	ldr	r2, [r3, #24]
 800279e:	0792      	lsls	r2, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 80027a0:	bf44      	itt	mi
 80027a2:	2200      	movmi	r2, #0
 80027a4:	629a      	strmi	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027a6:	699a      	ldr	r2, [r3, #24]
 80027a8:	07d6      	lsls	r6, r2, #31
 80027aa:	d403      	bmi.n	80027b4 <I2C_ITSlaveCplt+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80027ac:	699a      	ldr	r2, [r3, #24]
 80027ae:	f042 0201 	orr.w	r2, r2, #1
 80027b2:	619a      	str	r2, [r3, #24]
  if (((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) ||
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	0450      	lsls	r0, r2, #17
 80027b8:	d42c      	bmi.n	8002814 <I2C_ITSlaveCplt+0xa0>
      ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN))
 80027ba:	681a      	ldr	r2, [r3, #0]
  if (((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) ||
 80027bc:	0411      	lsls	r1, r2, #16
 80027be:	d429      	bmi.n	8002814 <I2C_ITSlaveCplt+0xa0>
  if (hi2c->XferCount != 0U)
 80027c0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80027c2:	b292      	uxth	r2, r2
 80027c4:	b11a      	cbz	r2, 80027ce <I2C_ITSlaveCplt+0x5a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80027c6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80027c8:	f042 0204 	orr.w	r2, r2, #4
 80027cc:	6462      	str	r2, [r4, #68]	; 0x44
  if (((ITFlags & I2C_FLAG_RXNE) != RESET))
 80027ce:	076a      	lsls	r2, r5, #29
 80027d0:	d506      	bpl.n	80027e0 <I2C_ITSlaveCplt+0x6c>
    (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80027d2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80027d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d6:	1c51      	adds	r1, r2, #1
 80027d8:	6261      	str	r1, [r4, #36]	; 0x24
 80027da:	7013      	strb	r3, [r2, #0]
    if ((hi2c->XferSize > 0U))
 80027dc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80027de:	bb73      	cbnz	r3, 800283e <I2C_ITSlaveCplt+0xca>
  hi2c->PreviousState = I2C_STATE_NONE;
 80027e0:	2300      	movs	r3, #0
 80027e2:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80027e8:	6c62      	ldr	r2, [r4, #68]	; 0x44
  hi2c->XferISR = NULL;
 80027ea:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80027ec:	2a00      	cmp	r2, #0
 80027ee:	d131      	bne.n	8002854 <I2C_ITSlaveCplt+0xe0>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80027f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80027f2:	4922      	ldr	r1, [pc, #136]	; (800287c <I2C_ITSlaveCplt+0x108>)
 80027f4:	428b      	cmp	r3, r1
 80027f6:	d118      	bne.n	800282a <I2C_ITSlaveCplt+0xb6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80027f8:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80027fc:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002800:	2b22      	cmp	r3, #34	; 0x22
    hi2c->State = HAL_I2C_STATE_READY;
 8002802:	f04f 0320 	mov.w	r3, #32
 8002806:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800280a:	4620      	mov	r0, r4
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800280c:	d030      	beq.n	8002870 <I2C_ITSlaveCplt+0xfc>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800280e:	f7ff fecf 	bl	80025b0 <HAL_I2C_SlaveTxCpltCallback>
 8002812:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->XferCount = I2C_GET_DMA_REMAIN_DATA(hi2c);
 8002814:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 8002818:	2a21      	cmp	r2, #33	; 0x21
 800281a:	bf0c      	ite	eq
 800281c:	6ba2      	ldreq	r2, [r4, #56]	; 0x38
 800281e:	6be2      	ldrne	r2, [r4, #60]	; 0x3c
 8002820:	6812      	ldr	r2, [r2, #0]
 8002822:	6852      	ldr	r2, [r2, #4]
 8002824:	b292      	uxth	r2, r2
 8002826:	8562      	strh	r2, [r4, #42]	; 0x2a
 8002828:	e7ca      	b.n	80027c0 <I2C_ITSlaveCplt+0x4c>
    hi2c->State = HAL_I2C_STATE_READY;
 800282a:	2320      	movs	r3, #32
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800282c:	62e1      	str	r1, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hi2c);
 800282e:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8002832:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    HAL_I2C_ListenCpltCallback(hi2c);
 8002836:	4620      	mov	r0, r4
 8002838:	f7ff feea 	bl	8002610 <HAL_I2C_ListenCpltCallback>
 800283c:	bd70      	pop	{r4, r5, r6, pc}
      hi2c->XferCount--;
 800283e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002840:	3a01      	subs	r2, #1
 8002842:	b292      	uxth	r2, r2
 8002844:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002846:	6c62      	ldr	r2, [r4, #68]	; 0x44
      hi2c->XferSize--;
 8002848:	3b01      	subs	r3, #1
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800284a:	f042 0204 	orr.w	r2, r2, #4
      hi2c->XferSize--;
 800284e:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002850:	6462      	str	r2, [r4, #68]	; 0x44
 8002852:	e7c5      	b.n	80027e0 <I2C_ITSlaveCplt+0x6c>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002854:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002856:	4620      	mov	r0, r4
 8002858:	f7ff ff10 	bl	800267c <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800285c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002860:	2b28      	cmp	r3, #40	; 0x28
 8002862:	d1d6      	bne.n	8002812 <I2C_ITSlaveCplt+0x9e>
      I2C_ITListenCplt(hi2c, ITFlags);
 8002864:	4629      	mov	r1, r5
 8002866:	4620      	mov	r0, r4
}
 8002868:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      I2C_ITListenCplt(hi2c, ITFlags);
 800286c:	f7ff bed2 	b.w	8002614 <I2C_ITListenCplt>
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002870:	f7ff fea0 	bl	80025b4 <HAL_I2C_SlaveRxCpltCallback>
 8002874:	bd70      	pop	{r4, r5, r6, pc}
 8002876:	bf00      	nop
 8002878:	fe00e800 	.word	0xfe00e800
 800287c:	ffff0000 	.word	0xffff0000

08002880 <I2C_Slave_ISR_IT>:
  __HAL_LOCK(hi2c);
 8002880:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002884:	2b01      	cmp	r3, #1
 8002886:	d06b      	beq.n	8002960 <I2C_Slave_ISR_IT+0xe0>
{
 8002888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hi2c);
 800288c:	2301      	movs	r3, #1
 800288e:	4616      	mov	r6, r2
  if (((ITFlags & I2C_FLAG_AF) != RESET) && ((ITSources & I2C_IT_NACKI) != RESET))
 8002890:	06ca      	lsls	r2, r1, #27
{
 8002892:	b082      	sub	sp, #8
 8002894:	460d      	mov	r5, r1
 8002896:	4604      	mov	r4, r0
  __HAL_LOCK(hi2c);
 8002898:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (((ITFlags & I2C_FLAG_AF) != RESET) && ((ITSources & I2C_IT_NACKI) != RESET))
 800289c:	d427      	bmi.n	80028ee <I2C_Slave_ISR_IT+0x6e>
  else if (((ITFlags & I2C_FLAG_RXNE) != RESET) && ((ITSources & I2C_IT_RXI) != RESET))
 800289e:	0769      	lsls	r1, r5, #29
 80028a0:	d54b      	bpl.n	800293a <I2C_Slave_ISR_IT+0xba>
 80028a2:	0772      	lsls	r2, r6, #29
 80028a4:	d549      	bpl.n	800293a <I2C_Slave_ISR_IT+0xba>
    if (hi2c->XferCount > 0U)
 80028a6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	b163      	cbz	r3, 80028c6 <I2C_Slave_ISR_IT+0x46>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80028ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80028ae:	6822      	ldr	r2, [r4, #0]
 80028b0:	1c59      	adds	r1, r3, #1
 80028b2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028b4:	6261      	str	r1, [r4, #36]	; 0x24
 80028b6:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 80028b8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80028ba:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80028bc:	3b01      	subs	r3, #1
 80028be:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80028c0:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80028c2:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80028c4:	8522      	strh	r2, [r4, #40]	; 0x28
    if ((hi2c->XferCount == 0U) && \
 80028c6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	b933      	cbnz	r3, 80028da <I2C_Slave_ISR_IT+0x5a>
        (hi2c->XferOptions != I2C_NO_OPTION_FRAME))
 80028cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if ((hi2c->XferCount == 0U) && \
 80028ce:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80028d2:	d002      	beq.n	80028da <I2C_Slave_ISR_IT+0x5a>
        I2C_ITSlaveSequentialCplt(hi2c);
 80028d4:	4620      	mov	r0, r4
 80028d6:	f7ff fe6f 	bl	80025b8 <I2C_ITSlaveSequentialCplt>
  if (((ITFlags & I2C_FLAG_STOPF) != RESET) && ((ITSources & I2C_IT_STOPI) != RESET))
 80028da:	06aa      	lsls	r2, r5, #26
 80028dc:	d501      	bpl.n	80028e2 <I2C_Slave_ISR_IT+0x62>
 80028de:	06b3      	lsls	r3, r6, #26
 80028e0:	d440      	bmi.n	8002964 <I2C_Slave_ISR_IT+0xe4>
  __HAL_UNLOCK(hi2c);
 80028e2:	2000      	movs	r0, #0
 80028e4:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 80028e8:	b002      	add	sp, #8
 80028ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((ITFlags & I2C_FLAG_AF) != RESET) && ((ITSources & I2C_IT_NACKI) != RESET))
 80028ee:	06f3      	lsls	r3, r6, #27
 80028f0:	d5d5      	bpl.n	800289e <I2C_Slave_ISR_IT+0x1e>
    if (hi2c->XferCount == 0U)
 80028f2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d13d      	bne.n	8002976 <I2C_Slave_ISR_IT+0xf6>
      if (((hi2c->XferOptions == I2C_FIRST_AND_LAST_FRAME) || (hi2c->XferOptions == I2C_LAST_FRAME)) && \
 80028fa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80028fc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002900:	d05c      	beq.n	80029bc <I2C_Slave_ISR_IT+0x13c>
 8002902:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002904:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002908:	d058      	beq.n	80029bc <I2C_Slave_ISR_IT+0x13c>
      else if ((hi2c->XferOptions != I2C_NO_OPTION_FRAME) && (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800290a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800290c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002910:	d02d      	beq.n	800296e <I2C_Slave_ISR_IT+0xee>
 8002912:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002916:	2b29      	cmp	r3, #41	; 0x29
 8002918:	d129      	bne.n	800296e <I2C_Slave_ISR_IT+0xee>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800291a:	6823      	ldr	r3, [r4, #0]
 800291c:	2210      	movs	r2, #16
 800291e:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002920:	699a      	ldr	r2, [r3, #24]
 8002922:	0797      	lsls	r7, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 8002924:	bf44      	itt	mi
 8002926:	2200      	movmi	r2, #0
 8002928:	629a      	strmi	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800292a:	699a      	ldr	r2, [r3, #24]
 800292c:	07d0      	lsls	r0, r2, #31
 800292e:	d4d1      	bmi.n	80028d4 <I2C_Slave_ISR_IT+0x54>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002930:	699a      	ldr	r2, [r3, #24]
 8002932:	f042 0201 	orr.w	r2, r2, #1
 8002936:	619a      	str	r2, [r3, #24]
 8002938:	e7cc      	b.n	80028d4 <I2C_Slave_ISR_IT+0x54>
  else if (((ITFlags & I2C_FLAG_ADDR) != RESET) && ((ITSources & I2C_IT_ADDRI) != RESET))
 800293a:	072b      	lsls	r3, r5, #28
 800293c:	d501      	bpl.n	8002942 <I2C_Slave_ISR_IT+0xc2>
 800293e:	0737      	lsls	r7, r6, #28
 8002940:	d421      	bmi.n	8002986 <I2C_Slave_ISR_IT+0x106>
  else if (((ITFlags & I2C_FLAG_TXIS) != RESET) && ((ITSources & I2C_IT_TXI) != RESET))
 8002942:	07a8      	lsls	r0, r5, #30
 8002944:	d5c9      	bpl.n	80028da <I2C_Slave_ISR_IT+0x5a>
 8002946:	07b1      	lsls	r1, r6, #30
 8002948:	d5c7      	bpl.n	80028da <I2C_Slave_ISR_IT+0x5a>
    if (hi2c->XferCount > 0U)
 800294a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800294c:	b29b      	uxth	r3, r3
 800294e:	bb3b      	cbnz	r3, 80029a0 <I2C_Slave_ISR_IT+0x120>
      if ((hi2c->XferOptions == I2C_NEXT_FRAME) || (hi2c->XferOptions == I2C_FIRST_FRAME))
 8002950:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002952:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002956:	d0bd      	beq.n	80028d4 <I2C_Slave_ISR_IT+0x54>
 8002958:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800295a:	2b00      	cmp	r3, #0
 800295c:	d0ba      	beq.n	80028d4 <I2C_Slave_ISR_IT+0x54>
 800295e:	e7bc      	b.n	80028da <I2C_Slave_ISR_IT+0x5a>
  __HAL_LOCK(hi2c);
 8002960:	2002      	movs	r0, #2
 8002962:	4770      	bx	lr
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8002964:	4629      	mov	r1, r5
 8002966:	4620      	mov	r0, r4
 8002968:	f7ff ff04 	bl	8002774 <I2C_ITSlaveCplt>
 800296c:	e7b9      	b.n	80028e2 <I2C_Slave_ISR_IT+0x62>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800296e:	6823      	ldr	r3, [r4, #0]
 8002970:	2210      	movs	r2, #16
 8002972:	61da      	str	r2, [r3, #28]
 8002974:	e7b1      	b.n	80028da <I2C_Slave_ISR_IT+0x5a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002976:	6803      	ldr	r3, [r0, #0]
 8002978:	2210      	movs	r2, #16
 800297a:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800297c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800297e:	f043 0304 	orr.w	r3, r3, #4
 8002982:	6443      	str	r3, [r0, #68]	; 0x44
 8002984:	e7a9      	b.n	80028da <I2C_Slave_ISR_IT+0x5a>
  if ((hi2c->State & HAL_I2C_STATE_LISTEN) == HAL_I2C_STATE_LISTEN)
 8002986:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800298a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800298e:	2b28      	cmp	r3, #40	; 0x28
 8002990:	d01d      	beq.n	80029ce <I2C_Slave_ISR_IT+0x14e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002992:	6822      	ldr	r2, [r4, #0]
 8002994:	2108      	movs	r1, #8
    __HAL_UNLOCK(hi2c);
 8002996:	2300      	movs	r3, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002998:	61d1      	str	r1, [r2, #28]
    __HAL_UNLOCK(hi2c);
 800299a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800299e:	e79c      	b.n	80028da <I2C_Slave_ISR_IT+0x5a>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80029a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80029a2:	6821      	ldr	r1, [r4, #0]
      hi2c->XferSize--;
 80029a4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80029a6:	1c58      	adds	r0, r3, #1
 80029a8:	6260      	str	r0, [r4, #36]	; 0x24
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	628b      	str	r3, [r1, #40]	; 0x28
      hi2c->XferCount--;
 80029ae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80029b0:	3b01      	subs	r3, #1
 80029b2:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80029b4:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80029b6:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80029b8:	8522      	strh	r2, [r4, #40]	; 0x28
 80029ba:	e78e      	b.n	80028da <I2C_Slave_ISR_IT+0x5a>
          (hi2c->State == HAL_I2C_STATE_LISTEN))
 80029bc:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
      if (((hi2c->XferOptions == I2C_FIRST_AND_LAST_FRAME) || (hi2c->XferOptions == I2C_LAST_FRAME)) && \
 80029c0:	2b28      	cmp	r3, #40	; 0x28
 80029c2:	d1a2      	bne.n	800290a <I2C_Slave_ISR_IT+0x8a>
        I2C_ITListenCplt(hi2c, ITFlags);
 80029c4:	4629      	mov	r1, r5
 80029c6:	4620      	mov	r0, r4
 80029c8:	f7ff fe24 	bl	8002614 <I2C_ITListenCplt>
 80029cc:	e785      	b.n	80028da <I2C_Slave_ISR_IT+0x5a>
    transferdirection = I2C_GET_DIR(hi2c);
 80029ce:	6823      	ldr	r3, [r4, #0]
 80029d0:	6999      	ldr	r1, [r3, #24]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80029d2:	699f      	ldr	r7, [r3, #24]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80029d4:	6898      	ldr	r0, [r3, #8]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80029d6:	68da      	ldr	r2, [r3, #12]
    transferdirection = I2C_GET_DIR(hi2c);
 80029d8:	f3c1 4800 	ubfx	r8, r1, #16, #1
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80029dc:	68e1      	ldr	r1, [r4, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80029de:	0c3f      	lsrs	r7, r7, #16
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80029e0:	2902      	cmp	r1, #2
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80029e2:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80029e6:	d11a      	bne.n	8002a1e <I2C_Slave_ISR_IT+0x19e>
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80029e8:	f3c0 0009 	ubfx	r0, r0, #0, #10
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 80029ec:	ea87 17d0 	eor.w	r7, r7, r0, lsr #7
 80029f0:	f017 0706 	ands.w	r7, r7, #6
 80029f4:	d120      	bne.n	8002a38 <I2C_Slave_ISR_IT+0x1b8>
        hi2c->AddrEventCount++;
 80029f6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80029f8:	3201      	adds	r2, #1
 80029fa:	64a2      	str	r2, [r4, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80029fc:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80029fe:	2a02      	cmp	r2, #2
 8002a00:	f47f af6b 	bne.w	80028da <I2C_Slave_ISR_IT+0x5a>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002a04:	f04f 0e08 	mov.w	lr, #8
          hi2c->AddrEventCount = 0U;
 8002a08:	64a7      	str	r7, [r4, #72]	; 0x48
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002a0a:	4602      	mov	r2, r0
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002a0c:	f8c3 e01c 	str.w	lr, [r3, #28]
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002a10:	4641      	mov	r1, r8
 8002a12:	4620      	mov	r0, r4
          __HAL_UNLOCK(hi2c);
 8002a14:	f884 7040 	strb.w	r7, [r4, #64]	; 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002a18:	f7ff fdf8 	bl	800260c <HAL_I2C_AddrCallback>
 8002a1c:	e75d      	b.n	80028da <I2C_Slave_ISR_IT+0x5a>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002a1e:	2104      	movs	r1, #4
 8002a20:	4620      	mov	r0, r4
 8002a22:	f7ff f96b 	bl	8001cfc <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002a26:	2300      	movs	r3, #0
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002a28:	463a      	mov	r2, r7
 8002a2a:	4641      	mov	r1, r8
      __HAL_UNLOCK(hi2c);
 8002a2c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002a30:	4620      	mov	r0, r4
 8002a32:	f7ff fdeb 	bl	800260c <HAL_I2C_AddrCallback>
 8002a36:	e750      	b.n	80028da <I2C_Slave_ISR_IT+0x5a>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002a38:	2104      	movs	r1, #4
 8002a3a:	4620      	mov	r0, r4
 8002a3c:	9201      	str	r2, [sp, #4]
 8002a3e:	f7ff f95d 	bl	8001cfc <I2C_Disable_IRQ>
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002a42:	9a01      	ldr	r2, [sp, #4]
        __HAL_UNLOCK(hi2c);
 8002a44:	2300      	movs	r3, #0
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002a46:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002a4a:	4641      	mov	r1, r8
        __HAL_UNLOCK(hi2c);
 8002a4c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002a50:	4620      	mov	r0, r4
 8002a52:	f7ff fddb 	bl	800260c <HAL_I2C_AddrCallback>
 8002a56:	e740      	b.n	80028da <I2C_Slave_ISR_IT+0x5a>

08002a58 <I2C_ITMasterCplt>:
{
 8002a58:	b538      	push	{r3, r4, r5, lr}
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a5a:	6803      	ldr	r3, [r0, #0]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002a5c:	4d2e      	ldr	r5, [pc, #184]	; (8002b18 <I2C_ITMasterCplt+0xc0>)
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a5e:	2220      	movs	r2, #32
 8002a60:	61da      	str	r2, [r3, #28]
  I2C_RESET_CR2(hi2c);
 8002a62:	685a      	ldr	r2, [r3, #4]
{
 8002a64:	4604      	mov	r4, r0
  I2C_RESET_CR2(hi2c);
 8002a66:	482d      	ldr	r0, [pc, #180]	; (8002b1c <I2C_ITMasterCplt+0xc4>)
 8002a68:	4002      	ands	r2, r0
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a6a:	2000      	movs	r0, #0
  I2C_RESET_CR2(hi2c);
 8002a6c:	605a      	str	r2, [r3, #4]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a6e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->XferISR       = NULL;
 8002a70:	6360      	str	r0, [r4, #52]	; 0x34
  if ((ITFlags & I2C_FLAG_AF) != RESET)
 8002a72:	06c8      	lsls	r0, r1, #27
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002a74:	62e5      	str	r5, [r4, #44]	; 0x2c
  if ((ITFlags & I2C_FLAG_AF) != RESET)
 8002a76:	d505      	bpl.n	8002a84 <I2C_ITMasterCplt+0x2c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a78:	2210      	movs	r2, #16
 8002a7a:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002a7c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002a7e:	f042 0204 	orr.w	r2, r2, #4
 8002a82:	6462      	str	r2, [r4, #68]	; 0x44
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002a84:	699a      	ldr	r2, [r3, #24]
 8002a86:	0791      	lsls	r1, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 8002a88:	bf44      	itt	mi
 8002a8a:	2200      	movmi	r2, #0
 8002a8c:	629a      	strmi	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a8e:	699a      	ldr	r2, [r3, #24]
 8002a90:	07d2      	lsls	r2, r2, #31
 8002a92:	d403      	bmi.n	8002a9c <I2C_ITMasterCplt+0x44>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002a94:	699a      	ldr	r2, [r3, #24]
 8002a96:	f042 0201 	orr.w	r2, r2, #1
 8002a9a:	619a      	str	r2, [r3, #24]
  I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8002a9c:	2103      	movs	r1, #3
 8002a9e:	4620      	mov	r0, r4
 8002aa0:	f7ff f92c 	bl	8001cfc <I2C_Disable_IRQ>
  if ((hi2c->ErrorCode != HAL_I2C_ERROR_NONE) || (hi2c->State == HAL_I2C_STATE_ABORT))
 8002aa4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002aa6:	b963      	cbnz	r3, 8002ac2 <I2C_ITMasterCplt+0x6a>
 8002aa8:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 8002aac:	2a60      	cmp	r2, #96	; 0x60
 8002aae:	d008      	beq.n	8002ac2 <I2C_ITMasterCplt+0x6a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002ab0:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 8002ab4:	2a21      	cmp	r2, #33	; 0x21
 8002ab6:	d00a      	beq.n	8002ace <I2C_ITMasterCplt+0x76>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002ab8:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 8002abc:	2a22      	cmp	r2, #34	; 0x22
 8002abe:	d015      	beq.n	8002aec <I2C_ITMasterCplt+0x94>
 8002ac0:	bd38      	pop	{r3, r4, r5, pc}
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002ac2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002ac4:	4620      	mov	r0, r4
}
 8002ac6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002aca:	f7ff bdd7 	b.w	800267c <I2C_ITError>
    hi2c->State = HAL_I2C_STATE_READY;
 8002ace:	2220      	movs	r2, #32
 8002ad0:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002ad4:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002ad8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002adc:	2a40      	cmp	r2, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ade:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002ae2:	4620      	mov	r0, r4
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002ae4:	d011      	beq.n	8002b0a <I2C_ITMasterCplt+0xb2>
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002ae6:	f7ff fd39 	bl	800255c <HAL_I2C_MasterTxCpltCallback>
 8002aea:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8002aec:	2220      	movs	r2, #32
 8002aee:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002af2:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002af6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002afa:	2a40      	cmp	r2, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002afc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002b00:	4620      	mov	r0, r4
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002b02:	d005      	beq.n	8002b10 <I2C_ITMasterCplt+0xb8>
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002b04:	f002 fa40 	bl	8004f88 <HAL_I2C_MasterRxCpltCallback>
 8002b08:	bd38      	pop	{r3, r4, r5, pc}
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002b0a:	f002 fa31 	bl	8004f70 <HAL_I2C_MemTxCpltCallback>
 8002b0e:	bd38      	pop	{r3, r4, r5, pc}
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002b10:	f002 fa34 	bl	8004f7c <HAL_I2C_MemRxCpltCallback>
 8002b14:	bd38      	pop	{r3, r4, r5, pc}
 8002b16:	bf00      	nop
 8002b18:	ffff0000 	.word	0xffff0000
 8002b1c:	fe00e800 	.word	0xfe00e800

08002b20 <I2C_Master_ISR_IT>:
{
 8002b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 8002b22:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d062      	beq.n	8002bf0 <I2C_Master_ISR_IT+0xd0>
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (((ITFlags & I2C_FLAG_AF) != RESET) && ((ITSources & I2C_IT_NACKI) != RESET))
 8002b30:	06cb      	lsls	r3, r1, #27
 8002b32:	4616      	mov	r6, r2
 8002b34:	460d      	mov	r5, r1
 8002b36:	4604      	mov	r4, r0
 8002b38:	d40c      	bmi.n	8002b54 <I2C_Master_ISR_IT+0x34>
  else if (((ITFlags & I2C_FLAG_RXNE) != RESET) && ((ITSources & I2C_IT_RXI) != RESET))
 8002b3a:	076a      	lsls	r2, r5, #29
 8002b3c:	d520      	bpl.n	8002b80 <I2C_Master_ISR_IT+0x60>
 8002b3e:	0773      	lsls	r3, r6, #29
 8002b40:	d51e      	bpl.n	8002b80 <I2C_Master_ISR_IT+0x60>
    (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8002b42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b44:	6822      	ldr	r2, [r4, #0]
 8002b46:	1c59      	adds	r1, r3, #1
 8002b48:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002b4a:	6261      	str	r1, [r4, #36]	; 0x24
 8002b4c:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002b4e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize--;
 8002b50:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002b52:	e021      	b.n	8002b98 <I2C_Master_ISR_IT+0x78>
  if (((ITFlags & I2C_FLAG_AF) != RESET) && ((ITSources & I2C_IT_NACKI) != RESET))
 8002b54:	06d7      	lsls	r7, r2, #27
 8002b56:	d5f0      	bpl.n	8002b3a <I2C_Master_ISR_IT+0x1a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b58:	6803      	ldr	r3, [r0, #0]
 8002b5a:	2210      	movs	r2, #16
 8002b5c:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002b5e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002b60:	f042 0204 	orr.w	r2, r2, #4
 8002b64:	6442      	str	r2, [r0, #68]	; 0x44
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002b66:	699a      	ldr	r2, [r3, #24]
 8002b68:	0790      	lsls	r0, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 8002b6a:	bf44      	itt	mi
 8002b6c:	2200      	movmi	r2, #0
 8002b6e:	629a      	strmi	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b70:	699a      	ldr	r2, [r3, #24]
 8002b72:	07d1      	lsls	r1, r2, #31
 8002b74:	d415      	bmi.n	8002ba2 <I2C_Master_ISR_IT+0x82>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002b76:	699a      	ldr	r2, [r3, #24]
 8002b78:	f042 0201 	orr.w	r2, r2, #1
 8002b7c:	619a      	str	r2, [r3, #24]
 8002b7e:	e010      	b.n	8002ba2 <I2C_Master_ISR_IT+0x82>
  else if (((ITFlags & I2C_FLAG_TXIS) != RESET) && ((ITSources & I2C_IT_TXI) != RESET))
 8002b80:	07af      	lsls	r7, r5, #30
 8002b82:	d516      	bpl.n	8002bb2 <I2C_Master_ISR_IT+0x92>
 8002b84:	07b0      	lsls	r0, r6, #30
 8002b86:	d514      	bpl.n	8002bb2 <I2C_Master_ISR_IT+0x92>
    hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8002b88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b8a:	6821      	ldr	r1, [r4, #0]
    hi2c->XferSize--;
 8002b8c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8002b8e:	1c58      	adds	r0, r3, #1
 8002b90:	6260      	str	r0, [r4, #36]	; 0x24
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	628b      	str	r3, [r1, #40]	; 0x28
    hi2c->XferCount--;
 8002b96:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002b98:	3b01      	subs	r3, #1
 8002b9a:	b29b      	uxth	r3, r3
    hi2c->XferSize--;
 8002b9c:	3a01      	subs	r2, #1
    hi2c->XferCount--;
 8002b9e:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize--;
 8002ba0:	8522      	strh	r2, [r4, #40]	; 0x28
  if (((ITFlags & I2C_FLAG_STOPF) != RESET) && ((ITSources & I2C_IT_STOPI) != RESET))
 8002ba2:	06aa      	lsls	r2, r5, #26
 8002ba4:	d501      	bpl.n	8002baa <I2C_Master_ISR_IT+0x8a>
 8002ba6:	06b3      	lsls	r3, r6, #26
 8002ba8:	d438      	bmi.n	8002c1c <I2C_Master_ISR_IT+0xfc>
  __HAL_UNLOCK(hi2c);
 8002baa:	2000      	movs	r0, #0
 8002bac:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
 8002bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (((ITFlags & I2C_FLAG_TCR) != RESET) && ((ITSources & I2C_IT_TCI) != RESET))
 8002bb2:	0629      	lsls	r1, r5, #24
 8002bb4:	d51e      	bpl.n	8002bf4 <I2C_Master_ISR_IT+0xd4>
 8002bb6:	0672      	lsls	r2, r6, #25
 8002bb8:	d5f3      	bpl.n	8002ba2 <I2C_Master_ISR_IT+0x82>
    if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8002bba:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d132      	bne.n	8002c26 <I2C_Master_ISR_IT+0x106>
 8002bc0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002bc2:	b29b      	uxth	r3, r3
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d02e      	beq.n	8002c26 <I2C_Master_ISR_IT+0x106>
      devaddress = (hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002bc8:	6822      	ldr	r2, [r4, #0]
 8002bca:	6851      	ldr	r1, [r2, #4]
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bcc:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 8002bce:	b280      	uxth	r0, r0
 8002bd0:	28ff      	cmp	r0, #255	; 0xff
      devaddress = (hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002bd2:	f3c1 0109 	ubfx	r1, r1, #0, #10
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bd6:	d933      	bls.n	8002c40 <I2C_Master_ISR_IT+0x120>
  tmpreg = hi2c->Instance->CR2;
 8002bd8:	6853      	ldr	r3, [r2, #4]
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002bda:	4829      	ldr	r0, [pc, #164]	; (8002c80 <I2C_Master_ISR_IT+0x160>)
 8002bdc:	4003      	ands	r3, r0
 8002bde:	f043 73ff 	orr.w	r3, r3, #33423360	; 0x1fe0000
 8002be2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8002be6:	430b      	orrs	r3, r1
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002be8:	21ff      	movs	r1, #255	; 0xff
 8002bea:	8521      	strh	r1, [r4, #40]	; 0x28
  hi2c->Instance->CR2 = tmpreg;
 8002bec:	6053      	str	r3, [r2, #4]
 8002bee:	e7d8      	b.n	8002ba2 <I2C_Master_ISR_IT+0x82>
  __HAL_LOCK(hi2c);
 8002bf0:	2002      	movs	r0, #2
}
 8002bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (((ITFlags & I2C_FLAG_TC) != RESET) && ((ITSources & I2C_IT_TCI) != RESET))
 8002bf4:	066f      	lsls	r7, r5, #25
 8002bf6:	d5d4      	bpl.n	8002ba2 <I2C_Master_ISR_IT+0x82>
 8002bf8:	0670      	lsls	r0, r6, #25
 8002bfa:	d5d2      	bpl.n	8002ba2 <I2C_Master_ISR_IT+0x82>
    if (hi2c->XferCount == 0U)
 8002bfc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	b9cb      	cbnz	r3, 8002c36 <I2C_Master_ISR_IT+0x116>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002c02:	6823      	ldr	r3, [r4, #0]
 8002c04:	685a      	ldr	r2, [r3, #4]
 8002c06:	0191      	lsls	r1, r2, #6
 8002c08:	d4cb      	bmi.n	8002ba2 <I2C_Master_ISR_IT+0x82>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002c0a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002c0c:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002c10:	d10d      	bne.n	8002c2e <I2C_Master_ISR_IT+0x10e>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002c12:	685a      	ldr	r2, [r3, #4]
 8002c14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c18:	605a      	str	r2, [r3, #4]
 8002c1a:	e7c2      	b.n	8002ba2 <I2C_Master_ISR_IT+0x82>
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002c1c:	4629      	mov	r1, r5
 8002c1e:	4620      	mov	r0, r4
 8002c20:	f7ff ff1a 	bl	8002a58 <I2C_ITMasterCplt>
 8002c24:	e7c1      	b.n	8002baa <I2C_Master_ISR_IT+0x8a>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002c26:	6823      	ldr	r3, [r4, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	019b      	lsls	r3, r3, #6
 8002c2c:	d403      	bmi.n	8002c36 <I2C_Master_ISR_IT+0x116>
        I2C_ITMasterSequentialCplt(hi2c);
 8002c2e:	4620      	mov	r0, r4
 8002c30:	f7ff fc96 	bl	8002560 <I2C_ITMasterSequentialCplt>
 8002c34:	e7b5      	b.n	8002ba2 <I2C_Master_ISR_IT+0x82>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002c36:	2140      	movs	r1, #64	; 0x40
 8002c38:	4620      	mov	r0, r4
 8002c3a:	f7ff fd1f 	bl	800267c <I2C_ITError>
 8002c3e:	e7b0      	b.n	8002ba2 <I2C_Master_ISR_IT+0x82>
        hi2c->XferSize = hi2c->XferCount;
 8002c40:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002c42:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        hi2c->XferSize = hi2c->XferCount;
 8002c44:	b280      	uxth	r0, r0
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002c46:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
        hi2c->XferSize = hi2c->XferCount;
 8002c4a:	8520      	strh	r0, [r4, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002c4c:	d00c      	beq.n	8002c68 <I2C_Master_ISR_IT+0x148>
          I2C_TransferConfig(hi2c, devaddress, hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 8002c4e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002c50:	f8df e02c 	ldr.w	lr, [pc, #44]	; 8002c80 <I2C_Master_ISR_IT+0x160>
  tmpreg = hi2c->Instance->CR2;
 8002c54:	6853      	ldr	r3, [r2, #4]
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002c56:	ea03 030e 	and.w	r3, r3, lr
 8002c5a:	433b      	orrs	r3, r7
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8002c5c:	b2c0      	uxtb	r0, r0
 8002c5e:	430b      	orrs	r3, r1
 8002c60:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  hi2c->Instance->CR2 = tmpreg;
 8002c64:	6053      	str	r3, [r2, #4]
 8002c66:	e79c      	b.n	8002ba2 <I2C_Master_ISR_IT+0x82>
  tmpreg = hi2c->Instance->CR2;
 8002c68:	6853      	ldr	r3, [r2, #4]
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002c6a:	4f05      	ldr	r7, [pc, #20]	; (8002c80 <I2C_Master_ISR_IT+0x160>)
 8002c6c:	403b      	ands	r3, r7
 8002c6e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8002c72:	b2c0      	uxtb	r0, r0
 8002c74:	430b      	orrs	r3, r1
 8002c76:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  hi2c->Instance->CR2 = tmpreg;
 8002c7a:	6050      	str	r0, [r2, #4]
 8002c7c:	e791      	b.n	8002ba2 <I2C_Master_ISR_IT+0x82>
 8002c7e:	bf00      	nop
 8002c80:	fc009800 	.word	0xfc009800

08002c84 <HAL_I2C_ER_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002c84:	6802      	ldr	r2, [r0, #0]
 8002c86:	6993      	ldr	r3, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002c88:	6811      	ldr	r1, [r2, #0]
{
 8002c8a:	b410      	push	{r4}
  if (((itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8002c8c:	05dc      	lsls	r4, r3, #23
 8002c8e:	d51a      	bpl.n	8002cc6 <HAL_I2C_ER_IRQHandler+0x42>
 8002c90:	060c      	lsls	r4, r1, #24
 8002c92:	d525      	bpl.n	8002ce0 <HAL_I2C_ER_IRQHandler+0x5c>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002c94:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8002c96:	f041 0101 	orr.w	r1, r1, #1
 8002c9a:	6441      	str	r1, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002c9c:	f44f 7480 	mov.w	r4, #256	; 0x100
  if (((itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8002ca0:	0559      	lsls	r1, r3, #21
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002ca2:	61d4      	str	r4, [r2, #28]
  if (((itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8002ca4:	d52a      	bpl.n	8002cfc <HAL_I2C_ER_IRQHandler+0x78>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002ca6:	6c41      	ldr	r1, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002ca8:	f44f 6480 	mov.w	r4, #1024	; 0x400
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002cac:	f041 0108 	orr.w	r1, r1, #8
  if (((itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8002cb0:	059b      	lsls	r3, r3, #22
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002cb2:	6441      	str	r1, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002cb4:	61d4      	str	r4, [r2, #28]
  if (((itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8002cb6:	d419      	bmi.n	8002cec <HAL_I2C_ER_IRQHandler+0x68>
  if ((hi2c->ErrorCode & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002cb8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002cba:	f013 0f0b 	tst.w	r3, #11
 8002cbe:	d10a      	bne.n	8002cd6 <HAL_I2C_ER_IRQHandler+0x52>
}
 8002cc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002cc4:	4770      	bx	lr
  if (((itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8002cc6:	055c      	lsls	r4, r3, #21
 8002cc8:	d50c      	bpl.n	8002ce4 <HAL_I2C_ER_IRQHandler+0x60>
 8002cca:	0609      	lsls	r1, r1, #24
 8002ccc:	d4eb      	bmi.n	8002ca6 <HAL_I2C_ER_IRQHandler+0x22>
  if ((hi2c->ErrorCode & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002cce:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002cd0:	f013 0f0b 	tst.w	r3, #11
 8002cd4:	d0f4      	beq.n	8002cc0 <HAL_I2C_ER_IRQHandler+0x3c>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002cd6:	6c41      	ldr	r1, [r0, #68]	; 0x44
}
 8002cd8:	f85d 4b04 	ldr.w	r4, [sp], #4
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002cdc:	f7ff bcce 	b.w	800267c <I2C_ITError>
  if (((itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8002ce0:	055c      	lsls	r4, r3, #21
 8002ce2:	d4e9      	bmi.n	8002cb8 <HAL_I2C_ER_IRQHandler+0x34>
  if (((itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8002ce4:	059c      	lsls	r4, r3, #22
 8002ce6:	d5e7      	bpl.n	8002cb8 <HAL_I2C_ER_IRQHandler+0x34>
 8002ce8:	060b      	lsls	r3, r1, #24
 8002cea:	d5e5      	bpl.n	8002cb8 <HAL_I2C_ER_IRQHandler+0x34>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002cec:	6c43      	ldr	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002cee:	f44f 7100 	mov.w	r1, #512	; 0x200
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002cf2:	f043 0302 	orr.w	r3, r3, #2
 8002cf6:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002cf8:	61d1      	str	r1, [r2, #28]
 8002cfa:	e7dd      	b.n	8002cb8 <HAL_I2C_ER_IRQHandler+0x34>
  if (((itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8002cfc:	059b      	lsls	r3, r3, #22
 8002cfe:	d4f5      	bmi.n	8002cec <HAL_I2C_ER_IRQHandler+0x68>
 8002d00:	e7da      	b.n	8002cb8 <HAL_I2C_ER_IRQHandler+0x34>
 8002d02:	bf00      	nop

08002d04 <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d04:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002d06:	6802      	ldr	r2, [r0, #0]
  hi2c->hdmarx->XferAbortCallback = NULL;
 8002d08:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002d0a:	6853      	ldr	r3, [r2, #4]
 8002d0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
{
 8002d10:	b510      	push	{r4, lr}
  hi2c->hdmatx->XferAbortCallback = NULL;
 8002d12:	6b84      	ldr	r4, [r0, #56]	; 0x38
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002d14:	6053      	str	r3, [r2, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002d16:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
  hi2c->hdmatx->XferAbortCallback = NULL;
 8002d1a:	2300      	movs	r3, #0
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002d1c:	2a60      	cmp	r2, #96	; 0x60
  hi2c->hdmatx->XferAbortCallback = NULL;
 8002d1e:	6363      	str	r3, [r4, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 8002d20:	634b      	str	r3, [r1, #52]	; 0x34
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002d22:	d002      	beq.n	8002d2a <I2C_DMAAbort+0x26>
    HAL_I2C_ErrorCallback(hi2c);
 8002d24:	f7ff fca6 	bl	8002674 <HAL_I2C_ErrorCallback>
 8002d28:	bd10      	pop	{r4, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8002d2a:	2320      	movs	r3, #32
 8002d2c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2C_AbortCpltCallback(hi2c);
 8002d30:	f7ff fca2 	bl	8002678 <HAL_I2C_AbortCpltCallback>
 8002d34:	bd10      	pop	{r4, pc}
 8002d36:	bf00      	nop

08002d38 <HAL_I2C_GetState>:
  return hi2c->State;
 8002d38:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
}
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop

08002d40 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d40:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	2b20      	cmp	r3, #32
 8002d48:	d001      	beq.n	8002d4e <HAL_I2CEx_ConfigAnalogFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002d4a:	2002      	movs	r0, #2
 8002d4c:	4770      	bx	lr
 8002d4e:	4602      	mov	r2, r0
    __HAL_LOCK(hi2c);
 8002d50:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8002d54:	2801      	cmp	r0, #1
 8002d56:	d0f8      	beq.n	8002d4a <HAL_I2CEx_ConfigAnalogFilter+0xa>
{
 8002d58:	b410      	push	{r4}
    __HAL_I2C_DISABLE(hi2c);
 8002d5a:	6810      	ldr	r0, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d5c:	2424      	movs	r4, #36	; 0x24
 8002d5e:	f882 4041 	strb.w	r4, [r2, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8002d62:	6804      	ldr	r4, [r0, #0]
 8002d64:	f024 0401 	bic.w	r4, r4, #1
 8002d68:	6004      	str	r4, [r0, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002d6a:	6804      	ldr	r4, [r0, #0]
 8002d6c:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8002d70:	6004      	str	r4, [r0, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8002d72:	6804      	ldr	r4, [r0, #0]
 8002d74:	4321      	orrs	r1, r4
 8002d76:	6001      	str	r1, [r0, #0]
    __HAL_I2C_ENABLE(hi2c);
 8002d78:	6801      	ldr	r1, [r0, #0]
    __HAL_UNLOCK(hi2c);
 8002d7a:	2400      	movs	r4, #0
    __HAL_I2C_ENABLE(hi2c);
 8002d7c:	f041 0101 	orr.w	r1, r1, #1
 8002d80:	6001      	str	r1, [r0, #0]
    return HAL_OK;
 8002d82:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 8002d84:	f882 4040 	strb.w	r4, [r2, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8002d88:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
  }
}
 8002d8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop

08002d94 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d94:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b20      	cmp	r3, #32
 8002d9c:	d001      	beq.n	8002da2 <HAL_I2CEx_ConfigDigitalFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002d9e:	2002      	movs	r0, #2
 8002da0:	4770      	bx	lr
 8002da2:	4602      	mov	r2, r0
    __HAL_LOCK(hi2c);
 8002da4:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8002da8:	2801      	cmp	r0, #1
 8002daa:	d0f8      	beq.n	8002d9e <HAL_I2CEx_ConfigDigitalFilter+0xa>
{
 8002dac:	b410      	push	{r4}
    __HAL_I2C_DISABLE(hi2c);
 8002dae:	6810      	ldr	r0, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002db0:	2424      	movs	r4, #36	; 0x24
 8002db2:	f882 4041 	strb.w	r4, [r2, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8002db6:	6804      	ldr	r4, [r0, #0]
 8002db8:	f024 0401 	bic.w	r4, r4, #1
 8002dbc:	6004      	str	r4, [r0, #0]
    tmpreg = hi2c->Instance->CR1;
 8002dbe:	6804      	ldr	r4, [r0, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8002dc0:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 8002dc4:	ea44 2101 	orr.w	r1, r4, r1, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 8002dc8:	6001      	str	r1, [r0, #0]
    __HAL_I2C_ENABLE(hi2c);
 8002dca:	6801      	ldr	r1, [r0, #0]
    __HAL_UNLOCK(hi2c);
 8002dcc:	2400      	movs	r4, #0
    __HAL_I2C_ENABLE(hi2c);
 8002dce:	f041 0101 	orr.w	r1, r1, #1
 8002dd2:	6001      	str	r1, [r0, #0]
    return HAL_OK;
 8002dd4:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 8002dd6:	f882 4040 	strb.w	r4, [r2, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8002dda:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
  }
}
 8002dde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <HAL_PWR_EnableBkUpAccess>:
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR, PWR_CR_DBP);  
 8002de4:	4a02      	ldr	r2, [pc, #8]	; (8002df0 <HAL_PWR_EnableBkUpAccess+0xc>)
 8002de6:	6813      	ldr	r3, [r2, #0]
 8002de8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dec:	6013      	str	r3, [r2, #0]
 8002dee:	4770      	bx	lr
 8002df0:	40007000 	.word	0x40007000

08002df4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002df4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002df8:	6803      	ldr	r3, [r0, #0]
 8002dfa:	07d9      	lsls	r1, r3, #31
{
 8002dfc:	b083      	sub	sp, #12
 8002dfe:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e00:	d543      	bpl.n	8002e8a <HAL_RCC_OscConfig+0x96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002e02:	49c0      	ldr	r1, [pc, #768]	; (8003104 <HAL_RCC_OscConfig+0x310>)
 8002e04:	684a      	ldr	r2, [r1, #4]
 8002e06:	f002 020c 	and.w	r2, r2, #12
 8002e0a:	2a04      	cmp	r2, #4
 8002e0c:	f000 8184 	beq.w	8003118 <HAL_RCC_OscConfig+0x324>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e10:	684a      	ldr	r2, [r1, #4]
 8002e12:	f002 020c 	and.w	r2, r2, #12
 8002e16:	2a08      	cmp	r2, #8
 8002e18:	f000 817a 	beq.w	8003110 <HAL_RCC_OscConfig+0x31c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e1c:	6863      	ldr	r3, [r4, #4]
 8002e1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e22:	f000 823d 	beq.w	80032a0 <HAL_RCC_OscConfig+0x4ac>
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	f000 81a1 	beq.w	800316e <HAL_RCC_OscConfig+0x37a>
 8002e2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e30:	f000 8297 	beq.w	8003362 <HAL_RCC_OscConfig+0x56e>
 8002e34:	4bb3      	ldr	r3, [pc, #716]	; (8003104 <HAL_RCC_OscConfig+0x310>)
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002e3c:	601a      	str	r2, [r3, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e44:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e46:	4daf      	ldr	r5, [pc, #700]	; (8003104 <HAL_RCC_OscConfig+0x310>)
 8002e48:	68a2      	ldr	r2, [r4, #8]
 8002e4a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002e4c:	f023 030f 	bic.w	r3, r3, #15
 8002e50:	4313      	orrs	r3, r2
 8002e52:	62eb      	str	r3, [r5, #44]	; 0x2c

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e54:	f7fe f800 	bl	8000e58 <HAL_GetTick>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e58:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 8002e5c:	4607      	mov	r7, r0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e5e:	2601      	movs	r6, #1
 8002e60:	e005      	b.n	8002e6e <HAL_RCC_OscConfig+0x7a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e62:	f7fd fff9 	bl	8000e58 <HAL_GetTick>
 8002e66:	1bc0      	subs	r0, r0, r7
 8002e68:	2864      	cmp	r0, #100	; 0x64
 8002e6a:	f200 81b9 	bhi.w	80031e0 <HAL_RCC_OscConfig+0x3ec>
 8002e6e:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e72:	682a      	ldr	r2, [r5, #0]
 8002e74:	fa98 f3a8 	rbit	r3, r8
 8002e78:	fab3 f383 	clz	r3, r3
 8002e7c:	f003 031f 	and.w	r3, r3, #31
 8002e80:	fa06 f303 	lsl.w	r3, r6, r3
 8002e84:	4213      	tst	r3, r2
 8002e86:	d0ec      	beq.n	8002e62 <HAL_RCC_OscConfig+0x6e>
 8002e88:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e8a:	079f      	lsls	r7, r3, #30
 8002e8c:	d542      	bpl.n	8002f14 <HAL_RCC_OscConfig+0x120>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002e8e:	4a9d      	ldr	r2, [pc, #628]	; (8003104 <HAL_RCC_OscConfig+0x310>)
 8002e90:	6851      	ldr	r1, [r2, #4]
 8002e92:	f011 0f0c 	tst.w	r1, #12
 8002e96:	f000 80f7 	beq.w	8003088 <HAL_RCC_OscConfig+0x294>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002e9a:	6851      	ldr	r1, [r2, #4]
 8002e9c:	f001 010c 	and.w	r1, r1, #12
 8002ea0:	2908      	cmp	r1, #8
 8002ea2:	f000 80ed 	beq.w	8003080 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ea6:	6922      	ldr	r2, [r4, #16]
 8002ea8:	2a00      	cmp	r2, #0
 8002eaa:	f000 81d3 	beq.w	8003254 <HAL_RCC_OscConfig+0x460>
 8002eae:	2201      	movs	r2, #1
 8002eb0:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002eb4:	fab3 f383 	clz	r3, r3
 8002eb8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002ebc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ec0:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ec2:	4616      	mov	r6, r2
        __HAL_RCC_HSI_ENABLE();
 8002ec4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002ec6:	f7fd ffc7 	bl	8000e58 <HAL_GetTick>
 8002eca:	f04f 0802 	mov.w	r8, #2
 8002ece:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ed0:	4d8c      	ldr	r5, [pc, #560]	; (8003104 <HAL_RCC_OscConfig+0x310>)
 8002ed2:	e005      	b.n	8002ee0 <HAL_RCC_OscConfig+0xec>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ed4:	f7fd ffc0 	bl	8000e58 <HAL_GetTick>
 8002ed8:	1bc0      	subs	r0, r0, r7
 8002eda:	2802      	cmp	r0, #2
 8002edc:	f200 8180 	bhi.w	80031e0 <HAL_RCC_OscConfig+0x3ec>
 8002ee0:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ee4:	682a      	ldr	r2, [r5, #0]
 8002ee6:	fa98 f3a8 	rbit	r3, r8
 8002eea:	fab3 f383 	clz	r3, r3
 8002eee:	f003 031f 	and.w	r3, r3, #31
 8002ef2:	fa06 f303 	lsl.w	r3, r6, r3
 8002ef6:	4213      	tst	r3, r2
 8002ef8:	d0ec      	beq.n	8002ed4 <HAL_RCC_OscConfig+0xe0>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002efa:	6829      	ldr	r1, [r5, #0]
 8002efc:	22f8      	movs	r2, #248	; 0xf8
 8002efe:	fa92 f2a2 	rbit	r2, r2
 8002f02:	6963      	ldr	r3, [r4, #20]
 8002f04:	fab2 f282 	clz	r2, r2
 8002f08:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 8002f0c:	4093      	lsls	r3, r2
 8002f0e:	430b      	orrs	r3, r1
 8002f10:	602b      	str	r3, [r5, #0]
 8002f12:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f14:	071d      	lsls	r5, r3, #28
 8002f16:	d44f      	bmi.n	8002fb8 <HAL_RCC_OscConfig+0x1c4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f18:	0758      	lsls	r0, r3, #29
 8002f1a:	d57b      	bpl.n	8003014 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f1c:	4b79      	ldr	r3, [pc, #484]	; (8003104 <HAL_RCC_OscConfig+0x310>)
 8002f1e:	69da      	ldr	r2, [r3, #28]
 8002f20:	00d1      	lsls	r1, r2, #3
 8002f22:	f100 8110 	bmi.w	8003146 <HAL_RCC_OscConfig+0x352>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f26:	69da      	ldr	r2, [r3, #28]
 8002f28:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002f2c:	61da      	str	r2, [r3, #28]
 8002f2e:	69db      	ldr	r3, [r3, #28]
 8002f30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f34:	9301      	str	r3, [sp, #4]
 8002f36:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002f38:	f04f 0801 	mov.w	r8, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f3c:	4d72      	ldr	r5, [pc, #456]	; (8003108 <HAL_RCC_OscConfig+0x314>)
 8002f3e:	682b      	ldr	r3, [r5, #0]
 8002f40:	05da      	lsls	r2, r3, #23
 8002f42:	f140 813d 	bpl.w	80031c0 <HAL_RCC_OscConfig+0x3cc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f46:	68e3      	ldr	r3, [r4, #12]
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	f000 81af 	beq.w	80032ac <HAL_RCC_OscConfig+0x4b8>
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	f000 8154 	beq.w	80031fc <HAL_RCC_OscConfig+0x408>
 8002f54:	2b05      	cmp	r3, #5
 8002f56:	4b6b      	ldr	r3, [pc, #428]	; (8003104 <HAL_RCC_OscConfig+0x310>)
 8002f58:	6a1a      	ldr	r2, [r3, #32]
 8002f5a:	f000 820f 	beq.w	800337c <HAL_RCC_OscConfig+0x588>
 8002f5e:	f022 0201 	bic.w	r2, r2, #1
 8002f62:	621a      	str	r2, [r3, #32]
 8002f64:	6a1a      	ldr	r2, [r3, #32]
 8002f66:	f022 0204 	bic.w	r2, r2, #4
 8002f6a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f6c:	f7fd ff74 	bl	8000e58 <HAL_GetTick>
 8002f70:	f04f 0902 	mov.w	r9, #2
 8002f74:	4607      	mov	r7, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f76:	4e63      	ldr	r6, [pc, #396]	; (8003104 <HAL_RCC_OscConfig+0x310>)
 8002f78:	2501      	movs	r5, #1
 8002f7a:	e015      	b.n	8002fa8 <HAL_RCC_OscConfig+0x1b4>
 8002f7c:	fa99 f3a9 	rbit	r3, r9
 8002f80:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8002f82:	fa99 f3a9 	rbit	r3, r9
 8002f86:	fab3 f383 	clz	r3, r3
 8002f8a:	f003 031f 	and.w	r3, r3, #31
 8002f8e:	fa05 f303 	lsl.w	r3, r5, r3
 8002f92:	4213      	tst	r3, r2
 8002f94:	f040 8128 	bne.w	80031e8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f98:	f7fd ff5e 	bl	8000e58 <HAL_GetTick>
 8002f9c:	f241 3388 	movw	r3, #5000	; 0x1388
 8002fa0:	1bc0      	subs	r0, r0, r7
 8002fa2:	4298      	cmp	r0, r3
 8002fa4:	f200 811c 	bhi.w	80031e0 <HAL_RCC_OscConfig+0x3ec>
 8002fa8:	fa99 f3a9 	rbit	r3, r9
 8002fac:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d0e3      	beq.n	8002f7c <HAL_RCC_OscConfig+0x188>
 8002fb4:	6a32      	ldr	r2, [r6, #32]
 8002fb6:	e7e4      	b.n	8002f82 <HAL_RCC_OscConfig+0x18e>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fb8:	69a2      	ldr	r2, [r4, #24]
 8002fba:	2a00      	cmp	r2, #0
 8002fbc:	d07b      	beq.n	80030b6 <HAL_RCC_OscConfig+0x2c2>
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	fa92 f1a2 	rbit	r1, r2
      __HAL_RCC_LSI_ENABLE();
 8002fc4:	4b51      	ldr	r3, [pc, #324]	; (800310c <HAL_RCC_OscConfig+0x318>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fc6:	4e4f      	ldr	r6, [pc, #316]	; (8003104 <HAL_RCC_OscConfig+0x310>)
      __HAL_RCC_LSI_ENABLE();
 8002fc8:	fab1 f181 	clz	r1, r1
 8002fcc:	440b      	add	r3, r1
 8002fce:	009b      	lsls	r3, r3, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fd0:	4615      	mov	r5, r2
      __HAL_RCC_LSI_ENABLE();
 8002fd2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002fd4:	f7fd ff40 	bl	8000e58 <HAL_GetTick>
 8002fd8:	f04f 0802 	mov.w	r8, #2
 8002fdc:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fde:	e005      	b.n	8002fec <HAL_RCC_OscConfig+0x1f8>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fe0:	f7fd ff3a 	bl	8000e58 <HAL_GetTick>
 8002fe4:	1bc0      	subs	r0, r0, r7
 8002fe6:	2802      	cmp	r0, #2
 8002fe8:	f200 80fa 	bhi.w	80031e0 <HAL_RCC_OscConfig+0x3ec>
 8002fec:	fa98 f3a8 	rbit	r3, r8
 8002ff0:	fa98 f3a8 	rbit	r3, r8
 8002ff4:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ff8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8002ffa:	fa98 f3a8 	rbit	r3, r8
 8002ffe:	fab3 f383 	clz	r3, r3
 8003002:	f003 031f 	and.w	r3, r3, #31
 8003006:	fa05 f303 	lsl.w	r3, r5, r3
 800300a:	4213      	tst	r3, r2
 800300c:	d0e8      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x1ec>
 800300e:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003010:	0758      	lsls	r0, r3, #29
 8003012:	d483      	bmi.n	8002f1c <HAL_RCC_OscConfig+0x128>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003014:	69e3      	ldr	r3, [r4, #28]
 8003016:	b37b      	cbz	r3, 8003078 <HAL_RCC_OscConfig+0x284>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003018:	4d3a      	ldr	r5, [pc, #232]	; (8003104 <HAL_RCC_OscConfig+0x310>)
 800301a:	686a      	ldr	r2, [r5, #4]
 800301c:	f002 020c 	and.w	r2, r2, #12
 8003020:	2a08      	cmp	r2, #8
 8003022:	d044      	beq.n	80030ae <HAL_RCC_OscConfig+0x2ba>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003024:	2b02      	cmp	r3, #2
 8003026:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800302a:	f000 8145 	beq.w	80032b8 <HAL_RCC_OscConfig+0x4c4>
 800302e:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003032:	fab3 f383 	clz	r3, r3
 8003036:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800303a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003044:	f7fd ff08 	bl	8000e58 <HAL_GetTick>
 8003048:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 800304c:	4607      	mov	r7, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800304e:	2601      	movs	r6, #1
 8003050:	e005      	b.n	800305e <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003052:	f7fd ff01 	bl	8000e58 <HAL_GetTick>
 8003056:	1bc0      	subs	r0, r0, r7
 8003058:	2802      	cmp	r0, #2
 800305a:	f200 80c1 	bhi.w	80031e0 <HAL_RCC_OscConfig+0x3ec>
 800305e:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003062:	682a      	ldr	r2, [r5, #0]
 8003064:	fa94 f3a4 	rbit	r3, r4
 8003068:	fab3 f383 	clz	r3, r3
 800306c:	f003 031f 	and.w	r3, r3, #31
 8003070:	fa06 f303 	lsl.w	r3, r6, r3
 8003074:	4213      	tst	r3, r2
 8003076:	d1ec      	bne.n	8003052 <HAL_RCC_OscConfig+0x25e>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8003078:	2000      	movs	r0, #0
}
 800307a:	b003      	add	sp, #12
 800307c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003080:	6852      	ldr	r2, [r2, #4]
 8003082:	03d6      	lsls	r6, r2, #15
 8003084:	f53f af0f 	bmi.w	8002ea6 <HAL_RCC_OscConfig+0xb2>
 8003088:	2202      	movs	r2, #2
 800308a:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800308e:	491d      	ldr	r1, [pc, #116]	; (8003104 <HAL_RCC_OscConfig+0x310>)
 8003090:	6808      	ldr	r0, [r1, #0]
 8003092:	fa92 f2a2 	rbit	r2, r2
 8003096:	fab2 f282 	clz	r2, r2
 800309a:	f002 021f 	and.w	r2, r2, #31
 800309e:	2101      	movs	r1, #1
 80030a0:	fa01 f202 	lsl.w	r2, r1, r2
 80030a4:	4202      	tst	r2, r0
 80030a6:	d051      	beq.n	800314c <HAL_RCC_OscConfig+0x358>
 80030a8:	6922      	ldr	r2, [r4, #16]
 80030aa:	428a      	cmp	r2, r1
 80030ac:	d04e      	beq.n	800314c <HAL_RCC_OscConfig+0x358>
        return HAL_ERROR;
 80030ae:	2001      	movs	r0, #1
}
 80030b0:	b003      	add	sp, #12
 80030b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80030b6:	2501      	movs	r5, #1
 80030b8:	fa95 f1a5 	rbit	r1, r5
      __HAL_RCC_LSI_DISABLE();
 80030bc:	4b13      	ldr	r3, [pc, #76]	; (800310c <HAL_RCC_OscConfig+0x318>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030be:	4e11      	ldr	r6, [pc, #68]	; (8003104 <HAL_RCC_OscConfig+0x310>)
      __HAL_RCC_LSI_DISABLE();
 80030c0:	fab1 f181 	clz	r1, r1
 80030c4:	440b      	add	r3, r1
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	f04f 0802 	mov.w	r8, #2
 80030cc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80030ce:	f7fd fec3 	bl	8000e58 <HAL_GetTick>
 80030d2:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030d4:	e004      	b.n	80030e0 <HAL_RCC_OscConfig+0x2ec>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030d6:	f7fd febf 	bl	8000e58 <HAL_GetTick>
 80030da:	1bc0      	subs	r0, r0, r7
 80030dc:	2802      	cmp	r0, #2
 80030de:	d87f      	bhi.n	80031e0 <HAL_RCC_OscConfig+0x3ec>
 80030e0:	fa98 f3a8 	rbit	r3, r8
 80030e4:	fa98 f3a8 	rbit	r3, r8
 80030e8:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030ec:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80030ee:	fa98 f3a8 	rbit	r3, r8
 80030f2:	fab3 f383 	clz	r3, r3
 80030f6:	f003 031f 	and.w	r3, r3, #31
 80030fa:	fa05 f303 	lsl.w	r3, r5, r3
 80030fe:	4213      	tst	r3, r2
 8003100:	d1e9      	bne.n	80030d6 <HAL_RCC_OscConfig+0x2e2>
 8003102:	e784      	b.n	800300e <HAL_RCC_OscConfig+0x21a>
 8003104:	40021000 	.word	0x40021000
 8003108:	40007000 	.word	0x40007000
 800310c:	10908120 	.word	0x10908120
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003110:	684a      	ldr	r2, [r1, #4]
 8003112:	03d2      	lsls	r2, r2, #15
 8003114:	f57f ae82 	bpl.w	8002e1c <HAL_RCC_OscConfig+0x28>
 8003118:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800311c:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003120:	499a      	ldr	r1, [pc, #616]	; (800338c <HAL_RCC_OscConfig+0x598>)
 8003122:	6808      	ldr	r0, [r1, #0]
 8003124:	fa92 f2a2 	rbit	r2, r2
 8003128:	fab2 f282 	clz	r2, r2
 800312c:	f002 021f 	and.w	r2, r2, #31
 8003130:	2101      	movs	r1, #1
 8003132:	fa01 f202 	lsl.w	r2, r1, r2
 8003136:	4202      	tst	r2, r0
 8003138:	f43f aea7 	beq.w	8002e8a <HAL_RCC_OscConfig+0x96>
 800313c:	6862      	ldr	r2, [r4, #4]
 800313e:	2a00      	cmp	r2, #0
 8003140:	f47f aea3 	bne.w	8002e8a <HAL_RCC_OscConfig+0x96>
 8003144:	e7b3      	b.n	80030ae <HAL_RCC_OscConfig+0x2ba>
    FlagStatus       pwrclkchanged = RESET;
 8003146:	f04f 0800 	mov.w	r8, #0
 800314a:	e6f7      	b.n	8002f3c <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800314c:	4d8f      	ldr	r5, [pc, #572]	; (800338c <HAL_RCC_OscConfig+0x598>)
 800314e:	21f8      	movs	r1, #248	; 0xf8
 8003150:	6828      	ldr	r0, [r5, #0]
 8003152:	fa91 f1a1 	rbit	r1, r1
 8003156:	6962      	ldr	r2, [r4, #20]
 8003158:	fab1 f181 	clz	r1, r1
 800315c:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 8003160:	408a      	lsls	r2, r1
 8003162:	4302      	orrs	r2, r0
 8003164:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003166:	071d      	lsls	r5, r3, #28
 8003168:	f57f aed6 	bpl.w	8002f18 <HAL_RCC_OscConfig+0x124>
 800316c:	e724      	b.n	8002fb8 <HAL_RCC_OscConfig+0x1c4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800316e:	4d87      	ldr	r5, [pc, #540]	; (800338c <HAL_RCC_OscConfig+0x598>)
 8003170:	682b      	ldr	r3, [r5, #0]
 8003172:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003176:	602b      	str	r3, [r5, #0]
 8003178:	682b      	ldr	r3, [r5, #0]
 800317a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800317e:	602b      	str	r3, [r5, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003180:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003182:	68a2      	ldr	r2, [r4, #8]
 8003184:	f023 030f 	bic.w	r3, r3, #15
 8003188:	4313      	orrs	r3, r2
 800318a:	62eb      	str	r3, [r5, #44]	; 0x2c
        tickstart = HAL_GetTick();
 800318c:	f7fd fe64 	bl	8000e58 <HAL_GetTick>
 8003190:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 8003194:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003196:	2601      	movs	r6, #1
 8003198:	e004      	b.n	80031a4 <HAL_RCC_OscConfig+0x3b0>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800319a:	f7fd fe5d 	bl	8000e58 <HAL_GetTick>
 800319e:	1bc0      	subs	r0, r0, r7
 80031a0:	2864      	cmp	r0, #100	; 0x64
 80031a2:	d81d      	bhi.n	80031e0 <HAL_RCC_OscConfig+0x3ec>
 80031a4:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031a8:	682a      	ldr	r2, [r5, #0]
 80031aa:	fa98 f3a8 	rbit	r3, r8
 80031ae:	fab3 f383 	clz	r3, r3
 80031b2:	f003 031f 	and.w	r3, r3, #31
 80031b6:	fa06 f303 	lsl.w	r3, r6, r3
 80031ba:	4213      	tst	r3, r2
 80031bc:	d1ed      	bne.n	800319a <HAL_RCC_OscConfig+0x3a6>
 80031be:	e663      	b.n	8002e88 <HAL_RCC_OscConfig+0x94>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031c0:	682b      	ldr	r3, [r5, #0]
 80031c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031c6:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80031c8:	f7fd fe46 	bl	8000e58 <HAL_GetTick>
 80031cc:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ce:	682b      	ldr	r3, [r5, #0]
 80031d0:	05db      	lsls	r3, r3, #23
 80031d2:	f53f aeb8 	bmi.w	8002f46 <HAL_RCC_OscConfig+0x152>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031d6:	f7fd fe3f 	bl	8000e58 <HAL_GetTick>
 80031da:	1b80      	subs	r0, r0, r6
 80031dc:	2864      	cmp	r0, #100	; 0x64
 80031de:	d9f6      	bls.n	80031ce <HAL_RCC_OscConfig+0x3da>
            return HAL_TIMEOUT;
 80031e0:	2003      	movs	r0, #3
}
 80031e2:	b003      	add	sp, #12
 80031e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(pwrclkchanged == SET)
 80031e8:	f1b8 0f00 	cmp.w	r8, #0
 80031ec:	f43f af12 	beq.w	8003014 <HAL_RCC_OscConfig+0x220>
      __HAL_RCC_PWR_CLK_DISABLE();
 80031f0:	4a66      	ldr	r2, [pc, #408]	; (800338c <HAL_RCC_OscConfig+0x598>)
 80031f2:	69d3      	ldr	r3, [r2, #28]
 80031f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031f8:	61d3      	str	r3, [r2, #28]
 80031fa:	e70b      	b.n	8003014 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031fc:	4d63      	ldr	r5, [pc, #396]	; (800338c <HAL_RCC_OscConfig+0x598>)
 80031fe:	6a2b      	ldr	r3, [r5, #32]
 8003200:	f023 0301 	bic.w	r3, r3, #1
 8003204:	622b      	str	r3, [r5, #32]
 8003206:	6a2b      	ldr	r3, [r5, #32]
 8003208:	f023 0304 	bic.w	r3, r3, #4
 800320c:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800320e:	f7fd fe23 	bl	8000e58 <HAL_GetTick>
 8003212:	f04f 0902 	mov.w	r9, #2
 8003216:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003218:	2601      	movs	r6, #1
 800321a:	e013      	b.n	8003244 <HAL_RCC_OscConfig+0x450>
 800321c:	fa99 f3a9 	rbit	r3, r9
 8003220:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003222:	fa99 f3a9 	rbit	r3, r9
 8003226:	fab3 f383 	clz	r3, r3
 800322a:	f003 031f 	and.w	r3, r3, #31
 800322e:	fa06 f303 	lsl.w	r3, r6, r3
 8003232:	4213      	tst	r3, r2
 8003234:	d0d8      	beq.n	80031e8 <HAL_RCC_OscConfig+0x3f4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003236:	f7fd fe0f 	bl	8000e58 <HAL_GetTick>
 800323a:	f241 3388 	movw	r3, #5000	; 0x1388
 800323e:	1bc0      	subs	r0, r0, r7
 8003240:	4298      	cmp	r0, r3
 8003242:	d8cd      	bhi.n	80031e0 <HAL_RCC_OscConfig+0x3ec>
 8003244:	fa99 f3a9 	rbit	r3, r9
 8003248:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800324c:	2b00      	cmp	r3, #0
 800324e:	d0e5      	beq.n	800321c <HAL_RCC_OscConfig+0x428>
 8003250:	6a2a      	ldr	r2, [r5, #32]
 8003252:	e7e6      	b.n	8003222 <HAL_RCC_OscConfig+0x42e>
 8003254:	2501      	movs	r5, #1
 8003256:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 800325a:	fab3 f383 	clz	r3, r3
 800325e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003262:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	f04f 0802 	mov.w	r8, #2
 800326c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800326e:	f7fd fdf3 	bl	8000e58 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003272:	4e46      	ldr	r6, [pc, #280]	; (800338c <HAL_RCC_OscConfig+0x598>)
        tickstart = HAL_GetTick();
 8003274:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003276:	e004      	b.n	8003282 <HAL_RCC_OscConfig+0x48e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003278:	f7fd fdee 	bl	8000e58 <HAL_GetTick>
 800327c:	1bc0      	subs	r0, r0, r7
 800327e:	2802      	cmp	r0, #2
 8003280:	d8ae      	bhi.n	80031e0 <HAL_RCC_OscConfig+0x3ec>
 8003282:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003286:	6832      	ldr	r2, [r6, #0]
 8003288:	fa98 f3a8 	rbit	r3, r8
 800328c:	fab3 f383 	clz	r3, r3
 8003290:	f003 031f 	and.w	r3, r3, #31
 8003294:	fa05 f303 	lsl.w	r3, r5, r3
 8003298:	4213      	tst	r3, r2
 800329a:	d1ed      	bne.n	8003278 <HAL_RCC_OscConfig+0x484>
 800329c:	6823      	ldr	r3, [r4, #0]
 800329e:	e639      	b.n	8002f14 <HAL_RCC_OscConfig+0x120>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032a0:	4a3a      	ldr	r2, [pc, #232]	; (800338c <HAL_RCC_OscConfig+0x598>)
 80032a2:	6813      	ldr	r3, [r2, #0]
 80032a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032a8:	6013      	str	r3, [r2, #0]
 80032aa:	e5cc      	b.n	8002e46 <HAL_RCC_OscConfig+0x52>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032ac:	4a37      	ldr	r2, [pc, #220]	; (800338c <HAL_RCC_OscConfig+0x598>)
 80032ae:	6a13      	ldr	r3, [r2, #32]
 80032b0:	f043 0301 	orr.w	r3, r3, #1
 80032b4:	6213      	str	r3, [r2, #32]
 80032b6:	e659      	b.n	8002f6c <HAL_RCC_OscConfig+0x178>
 80032b8:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80032bc:	fab3 f383 	clz	r3, r3
 80032c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80032c4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	2200      	movs	r2, #0
 80032cc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80032ce:	f7fd fdc3 	bl	8000e58 <HAL_GetTick>
 80032d2:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 80032d6:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032d8:	2601      	movs	r6, #1
 80032da:	e005      	b.n	80032e8 <HAL_RCC_OscConfig+0x4f4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032dc:	f7fd fdbc 	bl	8000e58 <HAL_GetTick>
 80032e0:	1bc0      	subs	r0, r0, r7
 80032e2:	2802      	cmp	r0, #2
 80032e4:	f63f af7c 	bhi.w	80031e0 <HAL_RCC_OscConfig+0x3ec>
 80032e8:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032ec:	682a      	ldr	r2, [r5, #0]
 80032ee:	fa98 f3a8 	rbit	r3, r8
 80032f2:	fab3 f383 	clz	r3, r3
 80032f6:	f003 031f 	and.w	r3, r3, #31
 80032fa:	fa06 f303 	lsl.w	r3, r6, r3
 80032fe:	4213      	tst	r3, r2
 8003300:	d1ec      	bne.n	80032dc <HAL_RCC_OscConfig+0x4e8>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003302:	686a      	ldr	r2, [r5, #4]
 8003304:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003306:	6a21      	ldr	r1, [r4, #32]
 8003308:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800330c:	430b      	orrs	r3, r1
 800330e:	4313      	orrs	r3, r2
 8003310:	606b      	str	r3, [r5, #4]
 8003312:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003316:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 800331a:	fab3 f383 	clz	r3, r3
 800331e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003322:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 800332c:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 800332e:	f7fd fd93 	bl	8000e58 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003332:	4e16      	ldr	r6, [pc, #88]	; (800338c <HAL_RCC_OscConfig+0x598>)
        tickstart = HAL_GetTick();
 8003334:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003336:	2501      	movs	r5, #1
 8003338:	e005      	b.n	8003346 <HAL_RCC_OscConfig+0x552>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800333a:	f7fd fd8d 	bl	8000e58 <HAL_GetTick>
 800333e:	1bc0      	subs	r0, r0, r7
 8003340:	2802      	cmp	r0, #2
 8003342:	f63f af4d 	bhi.w	80031e0 <HAL_RCC_OscConfig+0x3ec>
 8003346:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800334a:	6832      	ldr	r2, [r6, #0]
 800334c:	fa94 f3a4 	rbit	r3, r4
 8003350:	fab3 f383 	clz	r3, r3
 8003354:	f003 031f 	and.w	r3, r3, #31
 8003358:	fa05 f303 	lsl.w	r3, r5, r3
 800335c:	4213      	tst	r3, r2
 800335e:	d0ec      	beq.n	800333a <HAL_RCC_OscConfig+0x546>
 8003360:	e68a      	b.n	8003078 <HAL_RCC_OscConfig+0x284>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003362:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003366:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003370:	601a      	str	r2, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003378:	601a      	str	r2, [r3, #0]
 800337a:	e564      	b.n	8002e46 <HAL_RCC_OscConfig+0x52>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800337c:	f042 0204 	orr.w	r2, r2, #4
 8003380:	621a      	str	r2, [r3, #32]
 8003382:	6a1a      	ldr	r2, [r3, #32]
 8003384:	f042 0201 	orr.w	r2, r2, #1
 8003388:	621a      	str	r2, [r3, #32]
 800338a:	e5ef      	b.n	8002f6c <HAL_RCC_OscConfig+0x178>
 800338c:	40021000 	.word	0x40021000

08003390 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8003390:	4a14      	ldr	r2, [pc, #80]	; (80033e4 <HAL_RCC_GetSysClockFreq+0x54>)
 8003392:	6853      	ldr	r3, [r2, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003394:	f003 010c 	and.w	r1, r3, #12
 8003398:	2908      	cmp	r1, #8
 800339a:	d121      	bne.n	80033e0 <HAL_RCC_GetSysClockFreq+0x50>
 800339c:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 80033a0:	fa91 f1a1 	rbit	r1, r1
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80033a4:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 80033a8:	fab1 f181 	clz	r1, r1
 80033ac:	fa20 f101 	lsr.w	r1, r0, r1
 80033b0:	480d      	ldr	r0, [pc, #52]	; (80033e8 <HAL_RCC_GetSysClockFreq+0x58>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80033b2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80033b4:	5c40      	ldrb	r0, [r0, r1]
 80033b6:	210f      	movs	r1, #15
 80033b8:	fa91 f1a1 	rbit	r1, r1
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80033bc:	03db      	lsls	r3, r3, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80033be:	fab1 f181 	clz	r1, r1
 80033c2:	f002 020f 	and.w	r2, r2, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80033c6:	bf4c      	ite	mi
 80033c8:	4b08      	ldrmi	r3, [pc, #32]	; (80033ec <HAL_RCC_GetSysClockFreq+0x5c>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 80033ca:	4b09      	ldrpl	r3, [pc, #36]	; (80033f0 <HAL_RCC_GetSysClockFreq+0x60>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80033cc:	fa22 f201 	lsr.w	r2, r2, r1
 80033d0:	4908      	ldr	r1, [pc, #32]	; (80033f4 <HAL_RCC_GetSysClockFreq+0x64>)
 80033d2:	5c8a      	ldrb	r2, [r1, r2]
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80033d4:	bf48      	it	mi
 80033d6:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 80033da:	fb03 f000 	mul.w	r0, r3, r0
 80033de:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80033e0:	4802      	ldr	r0, [pc, #8]	; (80033ec <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80033e2:	4770      	bx	lr
 80033e4:	40021000 	.word	0x40021000
 80033e8:	0800805c 	.word	0x0800805c
 80033ec:	007a1200 	.word	0x007a1200
 80033f0:	003d0900 	.word	0x003d0900
 80033f4:	0800806c 	.word	0x0800806c

080033f8 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80033f8:	4a5f      	ldr	r2, [pc, #380]	; (8003578 <HAL_RCC_ClockConfig+0x180>)
 80033fa:	6813      	ldr	r3, [r2, #0]
 80033fc:	f003 0307 	and.w	r3, r3, #7
 8003400:	428b      	cmp	r3, r1
 8003402:	d20b      	bcs.n	800341c <HAL_RCC_ClockConfig+0x24>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003404:	6813      	ldr	r3, [r2, #0]
 8003406:	f023 0307 	bic.w	r3, r3, #7
 800340a:	430b      	orrs	r3, r1
 800340c:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800340e:	6813      	ldr	r3, [r2, #0]
 8003410:	f003 0307 	and.w	r3, r3, #7
 8003414:	4299      	cmp	r1, r3
 8003416:	d001      	beq.n	800341c <HAL_RCC_ClockConfig+0x24>
      return HAL_ERROR;
 8003418:	2001      	movs	r0, #1
}
 800341a:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800341c:	6803      	ldr	r3, [r0, #0]
{
 800341e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003422:	079c      	lsls	r4, r3, #30
 8003424:	d506      	bpl.n	8003434 <HAL_RCC_ClockConfig+0x3c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003426:	4c55      	ldr	r4, [pc, #340]	; (800357c <HAL_RCC_ClockConfig+0x184>)
 8003428:	6885      	ldr	r5, [r0, #8]
 800342a:	6862      	ldr	r2, [r4, #4]
 800342c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003430:	432a      	orrs	r2, r5
 8003432:	6062      	str	r2, [r4, #4]
 8003434:	460c      	mov	r4, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003436:	07d9      	lsls	r1, r3, #31
 8003438:	4606      	mov	r6, r0
 800343a:	d531      	bpl.n	80034a0 <HAL_RCC_ClockConfig+0xa8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800343c:	6842      	ldr	r2, [r0, #4]
 800343e:	2a01      	cmp	r2, #1
 8003440:	f000 8087 	beq.w	8003552 <HAL_RCC_ClockConfig+0x15a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003444:	2a02      	cmp	r2, #2
 8003446:	bf0c      	ite	eq
 8003448:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 800344c:	2302      	movne	r3, #2
 800344e:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003452:	494a      	ldr	r1, [pc, #296]	; (800357c <HAL_RCC_ClockConfig+0x184>)
 8003454:	6808      	ldr	r0, [r1, #0]
 8003456:	fa93 f3a3 	rbit	r3, r3
 800345a:	fab3 f383 	clz	r3, r3
 800345e:	f003 031f 	and.w	r3, r3, #31
 8003462:	2101      	movs	r1, #1
 8003464:	fa01 f303 	lsl.w	r3, r1, r3
 8003468:	4203      	tst	r3, r0
 800346a:	d029      	beq.n	80034c0 <HAL_RCC_ClockConfig+0xc8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800346c:	4d43      	ldr	r5, [pc, #268]	; (800357c <HAL_RCC_ClockConfig+0x184>)
 800346e:	686b      	ldr	r3, [r5, #4]
 8003470:	f023 0303 	bic.w	r3, r3, #3
 8003474:	4313      	orrs	r3, r2
 8003476:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8003478:	f7fd fcee 	bl	8000e58 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800347c:	6873      	ldr	r3, [r6, #4]
 800347e:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 8003480:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003482:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003486:	d023      	beq.n	80034d0 <HAL_RCC_ClockConfig+0xd8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003488:	2b02      	cmp	r3, #2
 800348a:	d105      	bne.n	8003498 <HAL_RCC_ClockConfig+0xa0>
 800348c:	e058      	b.n	8003540 <HAL_RCC_ClockConfig+0x148>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800348e:	f7fd fce3 	bl	8000e58 <HAL_GetTick>
 8003492:	1bc0      	subs	r0, r0, r7
 8003494:	4540      	cmp	r0, r8
 8003496:	d859      	bhi.n	800354c <HAL_RCC_ClockConfig+0x154>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003498:	686b      	ldr	r3, [r5, #4]
 800349a:	f013 0f0c 	tst.w	r3, #12
 800349e:	d1f6      	bne.n	800348e <HAL_RCC_ClockConfig+0x96>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80034a0:	4a35      	ldr	r2, [pc, #212]	; (8003578 <HAL_RCC_ClockConfig+0x180>)
 80034a2:	6813      	ldr	r3, [r2, #0]
 80034a4:	f003 0307 	and.w	r3, r3, #7
 80034a8:	429c      	cmp	r4, r3
 80034aa:	d217      	bcs.n	80034dc <HAL_RCC_ClockConfig+0xe4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ac:	6813      	ldr	r3, [r2, #0]
 80034ae:	f023 0307 	bic.w	r3, r3, #7
 80034b2:	4323      	orrs	r3, r4
 80034b4:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80034b6:	6813      	ldr	r3, [r2, #0]
 80034b8:	f003 0307 	and.w	r3, r3, #7
 80034bc:	429c      	cmp	r4, r3
 80034be:	d00d      	beq.n	80034dc <HAL_RCC_ClockConfig+0xe4>
      return HAL_ERROR;
 80034c0:	2001      	movs	r0, #1
 80034c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034c6:	f7fd fcc7 	bl	8000e58 <HAL_GetTick>
 80034ca:	1bc0      	subs	r0, r0, r7
 80034cc:	4540      	cmp	r0, r8
 80034ce:	d83d      	bhi.n	800354c <HAL_RCC_ClockConfig+0x154>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80034d0:	686b      	ldr	r3, [r5, #4]
 80034d2:	f003 030c 	and.w	r3, r3, #12
 80034d6:	2b04      	cmp	r3, #4
 80034d8:	d1f5      	bne.n	80034c6 <HAL_RCC_ClockConfig+0xce>
 80034da:	e7e1      	b.n	80034a0 <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034dc:	6833      	ldr	r3, [r6, #0]
 80034de:	075a      	lsls	r2, r3, #29
 80034e0:	d506      	bpl.n	80034f0 <HAL_RCC_ClockConfig+0xf8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034e2:	4926      	ldr	r1, [pc, #152]	; (800357c <HAL_RCC_ClockConfig+0x184>)
 80034e4:	68f0      	ldr	r0, [r6, #12]
 80034e6:	684a      	ldr	r2, [r1, #4]
 80034e8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80034ec:	4302      	orrs	r2, r0
 80034ee:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034f0:	071b      	lsls	r3, r3, #28
 80034f2:	d507      	bpl.n	8003504 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034f4:	4a21      	ldr	r2, [pc, #132]	; (800357c <HAL_RCC_ClockConfig+0x184>)
 80034f6:	6931      	ldr	r1, [r6, #16]
 80034f8:	6853      	ldr	r3, [r2, #4]
 80034fa:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80034fe:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003502:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003504:	f7ff ff44 	bl	8003390 <HAL_RCC_GetSysClockFreq>
 8003508:	4b1c      	ldr	r3, [pc, #112]	; (800357c <HAL_RCC_ClockConfig+0x184>)
 800350a:	4601      	mov	r1, r0
 800350c:	22f0      	movs	r2, #240	; 0xf0
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	fa92 f2a2 	rbit	r2, r2
 8003514:	fab2 f282 	clz	r2, r2
 8003518:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800351c:	40d3      	lsrs	r3, r2
 800351e:	4818      	ldr	r0, [pc, #96]	; (8003580 <HAL_RCC_ClockConfig+0x188>)
 8003520:	4a18      	ldr	r2, [pc, #96]	; (8003584 <HAL_RCC_ClockConfig+0x18c>)
 8003522:	5cc3      	ldrb	r3, [r0, r3]
  HAL_InitTick (TICK_INT_PRIORITY);
 8003524:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003526:	fa21 f303 	lsr.w	r3, r1, r3
 800352a:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800352c:	f7fd fc64 	bl	8000df8 <HAL_InitTick>
  return HAL_OK;
 8003530:	2000      	movs	r0, #0
}
 8003532:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003536:	f7fd fc8f 	bl	8000e58 <HAL_GetTick>
 800353a:	1bc0      	subs	r0, r0, r7
 800353c:	4540      	cmp	r0, r8
 800353e:	d805      	bhi.n	800354c <HAL_RCC_ClockConfig+0x154>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003540:	686b      	ldr	r3, [r5, #4]
 8003542:	f003 030c 	and.w	r3, r3, #12
 8003546:	2b08      	cmp	r3, #8
 8003548:	d1f5      	bne.n	8003536 <HAL_RCC_ClockConfig+0x13e>
 800354a:	e7a9      	b.n	80034a0 <HAL_RCC_ClockConfig+0xa8>
          return HAL_TIMEOUT;
 800354c:	2003      	movs	r0, #3
 800354e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003552:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003556:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800355a:	4908      	ldr	r1, [pc, #32]	; (800357c <HAL_RCC_ClockConfig+0x184>)
 800355c:	6809      	ldr	r1, [r1, #0]
 800355e:	fa93 f3a3 	rbit	r3, r3
 8003562:	fab3 f383 	clz	r3, r3
 8003566:	f003 031f 	and.w	r3, r3, #31
 800356a:	fa02 f303 	lsl.w	r3, r2, r3
 800356e:	420b      	tst	r3, r1
 8003570:	f47f af7c 	bne.w	800346c <HAL_RCC_ClockConfig+0x74>
 8003574:	e7a4      	b.n	80034c0 <HAL_RCC_ClockConfig+0xc8>
 8003576:	bf00      	nop
 8003578:	40022000 	.word	0x40022000
 800357c:	40021000 	.word	0x40021000
 8003580:	080080b8 	.word	0x080080b8
 8003584:	20000000 	.word	0x20000000

08003588 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8003588:	4b01      	ldr	r3, [pc, #4]	; (8003590 <HAL_RCC_GetHCLKFreq+0x8>)
}
 800358a:	6818      	ldr	r0, [r3, #0]
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	20000000 	.word	0x20000000

08003594 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003594:	4b08      	ldr	r3, [pc, #32]	; (80035b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003596:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	fa92 f2a2 	rbit	r2, r2
 80035a0:	fab2 f282 	clz	r2, r2
 80035a4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80035a8:	40d3      	lsrs	r3, r2
 80035aa:	4904      	ldr	r1, [pc, #16]	; (80035bc <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 80035ac:	4a04      	ldr	r2, [pc, #16]	; (80035c0 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80035ae:	5ccb      	ldrb	r3, [r1, r3]
 80035b0:	6810      	ldr	r0, [r2, #0]
}    
 80035b2:	40d8      	lsrs	r0, r3
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	40021000 	.word	0x40021000
 80035bc:	080080c8 	.word	0x080080c8
 80035c0:	20000000 	.word	0x20000000

080035c4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80035c4:	4b08      	ldr	r3, [pc, #32]	; (80035e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035c6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	fa92 f2a2 	rbit	r2, r2
 80035d0:	fab2 f282 	clz	r2, r2
 80035d4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80035d8:	40d3      	lsrs	r3, r2
 80035da:	4904      	ldr	r1, [pc, #16]	; (80035ec <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 80035dc:	4a04      	ldr	r2, [pc, #16]	; (80035f0 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80035de:	5ccb      	ldrb	r3, [r1, r3]
 80035e0:	6810      	ldr	r0, [r2, #0]
} 
 80035e2:	40d8      	lsrs	r0, r3
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	40021000 	.word	0x40021000
 80035ec:	080080c8 	.word	0x080080c8
 80035f0:	20000000 	.word	0x20000000

080035f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80035f8:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80035fa:	6800      	ldr	r0, [r0, #0]
 80035fc:	03c5      	lsls	r5, r0, #15
{
 80035fe:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003600:	d538      	bpl.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x80>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003602:	4b5a      	ldr	r3, [pc, #360]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8003604:	69da      	ldr	r2, [r3, #28]
 8003606:	00d1      	lsls	r1, r2, #3
 8003608:	d567      	bpl.n	80036da <HAL_RCCEx_PeriphCLKConfig+0xe6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800360a:	4d59      	ldr	r5, [pc, #356]	; (8003770 <HAL_RCCEx_PeriphCLKConfig+0x17c>)
 800360c:	682b      	ldr	r3, [r5, #0]
 800360e:	05da      	lsls	r2, r3, #23
    FlagStatus       pwrclkchanged = RESET;
 8003610:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003614:	d570      	bpl.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x104>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003616:	4d55      	ldr	r5, [pc, #340]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8003618:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800361a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800361e:	d01f      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8003620:	6861      	ldr	r1, [r4, #4]
 8003622:	f401 7240 	and.w	r2, r1, #768	; 0x300
 8003626:	4293      	cmp	r3, r2
 8003628:	d01b      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800362a:	6a29      	ldr	r1, [r5, #32]
 800362c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003630:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8003634:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003638:	4f4e      	ldr	r7, [pc, #312]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 800363a:	fab2 f282 	clz	r2, r2
 800363e:	443a      	add	r2, r7
 8003640:	0092      	lsls	r2, r2, #2
 8003642:	f04f 0e01 	mov.w	lr, #1
 8003646:	f8c2 e000 	str.w	lr, [r2]
 800364a:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 800364e:	fab3 f383 	clz	r3, r3
 8003652:	443b      	add	r3, r7
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	2200      	movs	r2, #0
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003658:	07cf      	lsls	r7, r1, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 800365a:	601a      	str	r2, [r3, #0]
      RCC->BDCR = temp_reg;
 800365c:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800365e:	d461      	bmi.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8003660:	6861      	ldr	r1, [r4, #4]
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003662:	4a42      	ldr	r2, [pc, #264]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8003664:	6a13      	ldr	r3, [r2, #32]
 8003666:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800366a:	430b      	orrs	r3, r1
 800366c:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800366e:	2e00      	cmp	r6, #0
 8003670:	d153      	bne.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x126>
 8003672:	6820      	ldr	r0, [r4, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003674:	07c5      	lsls	r5, r0, #31
 8003676:	d506      	bpl.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003678:	4a3c      	ldr	r2, [pc, #240]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 800367a:	68a1      	ldr	r1, [r4, #8]
 800367c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800367e:	f023 0303 	bic.w	r3, r3, #3
 8003682:	430b      	orrs	r3, r1
 8003684:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003686:	0681      	lsls	r1, r0, #26
 8003688:	d506      	bpl.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800368a:	4a38      	ldr	r2, [pc, #224]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 800368c:	68e1      	ldr	r1, [r4, #12]
 800368e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003690:	f023 0310 	bic.w	r3, r3, #16
 8003694:	430b      	orrs	r3, r1
 8003696:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003698:	0602      	lsls	r2, r0, #24
 800369a:	d506      	bpl.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800369c:	4a33      	ldr	r2, [pc, #204]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 800369e:	6921      	ldr	r1, [r4, #16]
 80036a0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80036a2:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80036a6:	430b      	orrs	r3, r1
 80036a8:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80036aa:	04c3      	lsls	r3, r0, #19
 80036ac:	d40d      	bmi.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0xd6>
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80036ae:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 80036b2:	d007      	beq.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0xd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80036b4:	4a2d      	ldr	r2, [pc, #180]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80036b6:	69a1      	ldr	r1, [r4, #24]
 80036b8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80036ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80036be:	430b      	orrs	r3, r1
 80036c0:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80036c2:	2000      	movs	r0, #0
}
 80036c4:	b003      	add	sp, #12
 80036c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80036ca:	4a28      	ldr	r2, [pc, #160]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80036cc:	6961      	ldr	r1, [r4, #20]
 80036ce:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80036d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80036d4:	430b      	orrs	r3, r1
 80036d6:	6313      	str	r3, [r2, #48]	; 0x30
 80036d8:	e7e9      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0xba>
      __HAL_RCC_PWR_CLK_ENABLE();
 80036da:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036dc:	4d24      	ldr	r5, [pc, #144]	; (8003770 <HAL_RCCEx_PeriphCLKConfig+0x17c>)
      __HAL_RCC_PWR_CLK_ENABLE();
 80036de:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80036e2:	61da      	str	r2, [r3, #28]
 80036e4:	69db      	ldr	r3, [r3, #28]
 80036e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036ea:	9301      	str	r3, [sp, #4]
 80036ec:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ee:	682b      	ldr	r3, [r5, #0]
 80036f0:	05da      	lsls	r2, r3, #23
      pwrclkchanged = SET;
 80036f2:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036f6:	d48e      	bmi.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x22>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036f8:	682b      	ldr	r3, [r5, #0]
 80036fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036fe:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8003700:	f7fd fbaa 	bl	8000e58 <HAL_GetTick>
 8003704:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003706:	682b      	ldr	r3, [r5, #0]
 8003708:	05db      	lsls	r3, r3, #23
 800370a:	d484      	bmi.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x22>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800370c:	f7fd fba4 	bl	8000e58 <HAL_GetTick>
 8003710:	1bc0      	subs	r0, r0, r7
 8003712:	2864      	cmp	r0, #100	; 0x64
 8003714:	d9f7      	bls.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x112>
          return HAL_TIMEOUT;
 8003716:	2003      	movs	r0, #3
 8003718:	e7d4      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      __HAL_RCC_PWR_CLK_DISABLE();
 800371a:	69d3      	ldr	r3, [r2, #28]
 800371c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003720:	61d3      	str	r3, [r2, #28]
 8003722:	e7a6      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003724:	4677      	mov	r7, lr
        tickstart = HAL_GetTick();
 8003726:	f7fd fb97 	bl	8000e58 <HAL_GetTick>
 800372a:	f04f 0902 	mov.w	r9, #2
 800372e:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003730:	e014      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003732:	fa99 f3a9 	rbit	r3, r9
 8003736:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003738:	fa99 f3a9 	rbit	r3, r9
 800373c:	fab3 f383 	clz	r3, r3
 8003740:	f003 031f 	and.w	r3, r3, #31
 8003744:	fa07 f303 	lsl.w	r3, r7, r3
 8003748:	4213      	tst	r3, r2
 800374a:	d189      	bne.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x6c>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800374c:	f7fd fb84 	bl	8000e58 <HAL_GetTick>
 8003750:	f241 3388 	movw	r3, #5000	; 0x1388
 8003754:	eba0 0008 	sub.w	r0, r0, r8
 8003758:	4298      	cmp	r0, r3
 800375a:	d8dc      	bhi.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x122>
 800375c:	fa99 f3a9 	rbit	r3, r9
 8003760:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003764:	2b00      	cmp	r3, #0
 8003766:	d0e4      	beq.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x13e>
 8003768:	6a2a      	ldr	r2, [r5, #32]
 800376a:	e7e5      	b.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x144>
 800376c:	40021000 	.word	0x40021000
 8003770:	40007000 	.word	0x40007000
 8003774:	10908100 	.word	0x10908100

08003778 <HAL_RTC_GetTime>:

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003778:	6803      	ldr	r3, [r0, #0]
{
 800377a:	b5f0      	push	{r4, r5, r6, r7, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800377c:	6a9d      	ldr	r5, [r3, #40]	; 0x28

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800377e:	691c      	ldr	r4, [r3, #16]
  
  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK); 
 8003780:	681b      	ldr	r3, [r3, #0]
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003782:	604d      	str	r5, [r1, #4]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK); 
 8003784:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003788:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
  
  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800378c:	0c18      	lsrs	r0, r3, #16
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 800378e:	f3c3 2706 	ubfx	r7, r3, #8, #7
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003792:	f3c4 040e 	ubfx	r4, r4, #0, #15
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8003796:	b2db      	uxtb	r3, r3
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U); 
 8003798:	f000 0e40 	and.w	lr, r0, #64	; 0x40
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800379c:	f000 063f 	and.w	r6, r0, #63	; 0x3f
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80037a0:	608c      	str	r4, [r1, #8]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U); 
 80037a2:	f881 e003 	strb.w	lr, [r1, #3]
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80037a6:	700e      	strb	r6, [r1, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 80037a8:	704f      	strb	r7, [r1, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80037aa:	708b      	strb	r3, [r1, #2]
  
  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80037ac:	b9ba      	cbnz	r2, 80037de <HAL_RTC_GetTime+0x66>
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 80037ae:	093d      	lsrs	r5, r7, #4
 80037b0:	091c      	lsrs	r4, r3, #4
 80037b2:	0936      	lsrs	r6, r6, #4
 80037b4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 80037b8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80037bc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  return (tmp + (Value & (uint8_t)0x0FU));
 80037c0:	f000 000f 	and.w	r0, r0, #15
 80037c4:	f007 070f 	and.w	r7, r7, #15
 80037c8:	f003 030f 	and.w	r3, r3, #15
 80037cc:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 80037d0:	eb07 0545 	add.w	r5, r7, r5, lsl #1
 80037d4:	eb03 0444 	add.w	r4, r3, r4, lsl #1
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80037d8:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80037da:	704d      	strb	r5, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);  
 80037dc:	708c      	strb	r4, [r1, #2]
}
 80037de:	2000      	movs	r0, #0
 80037e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037e2:	bf00      	nop

080037e4 <HAL_RTC_GetDate>:
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK); 
 80037e4:	6803      	ldr	r3, [r0, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80037ec:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
{
 80037f0:	b4f0      	push	{r4, r5, r6, r7}
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80037f2:	f3c3 2407 	ubfx	r4, r3, #8, #8
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80037f6:	b2dd      	uxtb	r5, r3
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 80037f8:	f3c3 3742 	ubfx	r7, r3, #13, #3
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80037fc:	f004 061f 	and.w	r6, r4, #31
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8003800:	0c1b      	lsrs	r3, r3, #16
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 8003802:	700f      	strb	r7, [r1, #0]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8003804:	704e      	strb	r6, [r1, #1]
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8003806:	70cb      	strb	r3, [r1, #3]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003808:	708d      	strb	r5, [r1, #2]
  if(Format == RTC_FORMAT_BIN)
 800380a:	b9ba      	cbnz	r2, 800383c <HAL_RTC_GetDate+0x58>
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 800380c:	0936      	lsrs	r6, r6, #4
 800380e:	0928      	lsrs	r0, r5, #4
 8003810:	091a      	lsrs	r2, r3, #4
 8003812:	00b7      	lsls	r7, r6, #2
 8003814:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  return (tmp + (Value & (uint8_t)0x0FU));
 8003818:	f004 040f 	and.w	r4, r4, #15
 800381c:	f005 050f 	and.w	r5, r5, #15
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 8003820:	443e      	add	r6, r7
 8003822:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  return (tmp + (Value & (uint8_t)0x0FU));
 8003826:	f003 030f 	and.w	r3, r3, #15
 800382a:	eb05 0040 	add.w	r0, r5, r0, lsl #1
 800382e:	eb04 0446 	add.w	r4, r4, r6, lsl #1
 8003832:	eb03 0342 	add.w	r3, r3, r2, lsl #1
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);  
 8003836:	7088      	strb	r0, [r1, #2]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003838:	704c      	strb	r4, [r1, #1]
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800383a:	70cb      	strb	r3, [r1, #3]
}
 800383c:	2000      	movs	r0, #0
 800383e:	bcf0      	pop	{r4, r5, r6, r7}
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop

08003844 <HAL_RTC_WaitForSynchro>:
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003844:	6802      	ldr	r2, [r0, #0]
{
 8003846:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003848:	68d3      	ldr	r3, [r2, #12]
 800384a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800384e:	60d3      	str	r3, [r2, #12]
{
 8003850:	4604      	mov	r4, r0
  tickstart = HAL_GetTick();
 8003852:	f7fd fb01 	bl	8000e58 <HAL_GetTick>
 8003856:	4605      	mov	r5, r0
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003858:	e005      	b.n	8003866 <HAL_RTC_WaitForSynchro+0x22>
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 800385a:	f7fd fafd 	bl	8000e58 <HAL_GetTick>
 800385e:	1b40      	subs	r0, r0, r5
 8003860:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003864:	d805      	bhi.n	8003872 <HAL_RTC_WaitForSynchro+0x2e>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003866:	6823      	ldr	r3, [r4, #0]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	069b      	lsls	r3, r3, #26
 800386c:	d5f5      	bpl.n	800385a <HAL_RTC_WaitForSynchro+0x16>
  return HAL_OK;
 800386e:	2000      	movs	r0, #0
 8003870:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 8003872:	2003      	movs	r0, #3
}
 8003874:	bd38      	pop	{r3, r4, r5, pc}
 8003876:	bf00      	nop

08003878 <RTC_EnterInitMode>:
{
 8003878:	b538      	push	{r3, r4, r5, lr}
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800387a:	6803      	ldr	r3, [r0, #0]
 800387c:	68da      	ldr	r2, [r3, #12]
 800387e:	0652      	lsls	r2, r2, #25
 8003880:	d501      	bpl.n	8003886 <RTC_EnterInitMode+0xe>
  return HAL_OK;  
 8003882:	2000      	movs	r0, #0
 8003884:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003886:	f04f 32ff 	mov.w	r2, #4294967295
 800388a:	60da      	str	r2, [r3, #12]
 800388c:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 800388e:	f7fd fae3 	bl	8000e58 <HAL_GetTick>
 8003892:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003894:	6823      	ldr	r3, [r4, #0]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	065b      	lsls	r3, r3, #25
 800389a:	d4f2      	bmi.n	8003882 <RTC_EnterInitMode+0xa>
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 800389c:	f7fd fadc 	bl	8000e58 <HAL_GetTick>
 80038a0:	1b40      	subs	r0, r0, r5
 80038a2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80038a6:	d9f5      	bls.n	8003894 <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 80038a8:	2003      	movs	r0, #3
}
 80038aa:	bd38      	pop	{r3, r4, r5, pc}

080038ac <HAL_RTC_Init>:
{
 80038ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hrtc == NULL)
 80038ae:	2800      	cmp	r0, #0
 80038b0:	d050      	beq.n	8003954 <HAL_RTC_Init+0xa8>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80038b2:	7f43      	ldrb	r3, [r0, #29]
 80038b4:	4604      	mov	r4, r0
 80038b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d03f      	beq.n	800393e <HAL_RTC_Init+0x92>
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038be:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;  
 80038c0:	2002      	movs	r0, #2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038c2:	21ca      	movs	r1, #202	; 0xca
 80038c4:	2253      	movs	r2, #83	; 0x53
  hrtc->State = HAL_RTC_STATE_BUSY;  
 80038c6:	7760      	strb	r0, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038c8:	6259      	str	r1, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80038ca:	4620      	mov	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038cc:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80038ce:	f7ff ffd3 	bl	8003878 <RTC_EnterInitMode>
 80038d2:	4605      	mov	r5, r0
 80038d4:	2800      	cmp	r0, #0
 80038d6:	d12a      	bne.n	800392e <HAL_RTC_Init+0x82>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80038d8:	6823      	ldr	r3, [r4, #0]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80038da:	6862      	ldr	r2, [r4, #4]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80038dc:	6899      	ldr	r1, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80038de:	6927      	ldr	r7, [r4, #16]
 80038e0:	6966      	ldr	r6, [r4, #20]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80038e2:	68e0      	ldr	r0, [r4, #12]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80038e4:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 80038e8:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 80038ec:	6099      	str	r1, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80038ee:	6899      	ldr	r1, [r3, #8]
 80038f0:	433a      	orrs	r2, r7
 80038f2:	4332      	orrs	r2, r6
 80038f4:	430a      	orrs	r2, r1
 80038f6:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80038f8:	6118      	str	r0, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80038fa:	691a      	ldr	r2, [r3, #16]
 80038fc:	68a1      	ldr	r1, [r4, #8]
 80038fe:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003902:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003904:	68da      	ldr	r2, [r3, #12]
 8003906:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800390a:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800390c:	689a      	ldr	r2, [r3, #8]
 800390e:	0692      	lsls	r2, r2, #26
 8003910:	d519      	bpl.n	8003946 <HAL_RTC_Init+0x9a>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8003912:	6c19      	ldr	r1, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 8003914:	69a6      	ldr	r6, [r4, #24]
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8003916:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 800391a:	6419      	str	r1, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 800391c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 800391e:	20ff      	movs	r0, #255	; 0xff
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 8003920:	4332      	orrs	r2, r6
    hrtc->State = HAL_RTC_STATE_READY;
 8003922:	2101      	movs	r1, #1
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 8003924:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8003926:	6258      	str	r0, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8003928:	7761      	strb	r1, [r4, #29]
}
 800392a:	4628      	mov	r0, r5
 800392c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800392e:	6822      	ldr	r2, [r4, #0]
 8003930:	21ff      	movs	r1, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003932:	2304      	movs	r3, #4
        return HAL_ERROR;
 8003934:	2501      	movs	r5, #1
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003936:	6251      	str	r1, [r2, #36]	; 0x24
}
 8003938:	4628      	mov	r0, r5
        hrtc->State = HAL_RTC_STATE_ERROR;
 800393a:	7763      	strb	r3, [r4, #29]
}
 800393c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Lock = HAL_UNLOCKED;
 800393e:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8003940:	f002 fe70 	bl	8006624 <HAL_RTC_MspInit>
 8003944:	e7bb      	b.n	80038be <HAL_RTC_Init+0x12>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003946:	4620      	mov	r0, r4
 8003948:	f7ff ff7c 	bl	8003844 <HAL_RTC_WaitForSynchro>
 800394c:	2800      	cmp	r0, #0
 800394e:	d1ee      	bne.n	800392e <HAL_RTC_Init+0x82>
 8003950:	6823      	ldr	r3, [r4, #0]
 8003952:	e7de      	b.n	8003912 <HAL_RTC_Init+0x66>
     return HAL_ERROR;
 8003954:	2501      	movs	r5, #1
}
 8003956:	4628      	mov	r0, r5
 8003958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800395a:	bf00      	nop

0800395c <HAL_RTC_SetTime>:
{
 800395c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 800395e:	7f03      	ldrb	r3, [r0, #28]
 8003960:	2b01      	cmp	r3, #1
 8003962:	d07b      	beq.n	8003a5c <HAL_RTC_SetTime+0x100>
 8003964:	460e      	mov	r6, r1
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003966:	2302      	movs	r3, #2
  __HAL_LOCK(hrtc);
 8003968:	2101      	movs	r1, #1
 800396a:	7701      	strb	r1, [r0, #28]
 800396c:	4605      	mov	r5, r0
  hrtc->State = HAL_RTC_STATE_BUSY;
 800396e:	7743      	strb	r3, [r0, #29]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003970:	6801      	ldr	r1, [r0, #0]
  if(Format == RTC_FORMAT_BIN)
 8003972:	2a00      	cmp	r2, #0
 8003974:	d039      	beq.n	80039ea <HAL_RTC_SetTime+0x8e>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003976:	688c      	ldr	r4, [r1, #8]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003978:	7870      	ldrb	r0, [r6, #1]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800397a:	7832      	ldrb	r2, [r6, #0]
              ((uint32_t)sTime->Seconds) | \
 800397c:	78b3      	ldrb	r3, [r6, #2]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800397e:	f014 0440 	ands.w	r4, r4, #64	; 0x40
 8003982:	bf14      	ite	ne
 8003984:	78f4      	ldrbne	r4, [r6, #3]
      sTime->TimeFormat = 0x00U;
 8003986:	70f4      	strbeq	r4, [r6, #3]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003988:	ea4f 2000 	mov.w	r0, r0, lsl #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800398c:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8003990:	bf18      	it	ne
 8003992:	0424      	lslne	r4, r4, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003994:	4318      	orrs	r0, r3
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003996:	4304      	orrs	r4, r0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003998:	22ca      	movs	r2, #202	; 0xca
 800399a:	2353      	movs	r3, #83	; 0x53
 800399c:	624a      	str	r2, [r1, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800399e:	4628      	mov	r0, r5
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80039a0:	624b      	str	r3, [r1, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80039a2:	f7ff ff69 	bl	8003878 <RTC_EnterInitMode>
 80039a6:	4607      	mov	r7, r0
 80039a8:	2800      	cmp	r0, #0
 80039aa:	d15a      	bne.n	8003a62 <HAL_RTC_SetTime+0x106>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80039ac:	682b      	ldr	r3, [r5, #0]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80039ae:	68f2      	ldr	r2, [r6, #12]
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80039b0:	f004 307f 	and.w	r0, r4, #2139062143	; 0x7f7f7f7f
 80039b4:	f020 40fe 	bic.w	r0, r0, #2130706432	; 0x7f000000
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80039b8:	6934      	ldr	r4, [r6, #16]
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80039ba:	6018      	str	r0, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 80039bc:	6899      	ldr	r1, [r3, #8]
 80039be:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 80039c2:	6099      	str	r1, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80039c4:	6899      	ldr	r1, [r3, #8]
 80039c6:	4322      	orrs	r2, r4
 80039c8:	430a      	orrs	r2, r1
 80039ca:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80039cc:	68da      	ldr	r2, [r3, #12]
 80039ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039d2:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80039d4:	689a      	ldr	r2, [r3, #8]
 80039d6:	0692      	lsls	r2, r2, #26
 80039d8:	d54d      	bpl.n	8003a76 <HAL_RTC_SetTime+0x11a>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039da:	20ff      	movs	r0, #255	; 0xff
   hrtc->State = HAL_RTC_STATE_READY;
 80039dc:	2101      	movs	r1, #1
   __HAL_UNLOCK(hrtc); 
 80039de:	2200      	movs	r2, #0
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039e0:	6258      	str	r0, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 80039e2:	7769      	strb	r1, [r5, #29]
   __HAL_UNLOCK(hrtc); 
 80039e4:	772a      	strb	r2, [r5, #28]
}
 80039e6:	4638      	mov	r0, r7
 80039e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80039ea:	688f      	ldr	r7, [r1, #8]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80039ec:	7830      	ldrb	r0, [r6, #0]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80039ee:	f017 0740 	ands.w	r7, r7, #64	; 0x40
 80039f2:	bf16      	itet	ne
 80039f4:	78f7      	ldrbne	r7, [r6, #3]
      sTime->TimeFormat = 0x00U;
 80039f6:	70f7      	strbeq	r7, [r6, #3]
 80039f8:	043f      	lslne	r7, r7, #16
  while(Value >= 10U)
 80039fa:	2809      	cmp	r0, #9
 80039fc:	f04f 0400 	mov.w	r4, #0
 8003a00:	d907      	bls.n	8003a12 <HAL_RTC_SetTime+0xb6>
    Value -= 10U;
 8003a02:	380a      	subs	r0, #10
 8003a04:	b2c0      	uxtb	r0, r0
  while(Value >= 10U)
 8003a06:	2809      	cmp	r0, #9
    bcdhigh++;
 8003a08:	f104 0401 	add.w	r4, r4, #1
  while(Value >= 10U)
 8003a0c:	d8f9      	bhi.n	8003a02 <HAL_RTC_SetTime+0xa6>
 8003a0e:	0124      	lsls	r4, r4, #4
 8003a10:	b2e4      	uxtb	r4, r4
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003a12:	7873      	ldrb	r3, [r6, #1]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003a14:	4320      	orrs	r0, r4
  while(Value >= 10U)
 8003a16:	2b09      	cmp	r3, #9
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003a18:	ea4f 4400 	mov.w	r4, r0, lsl #16
  while(Value >= 10U)
 8003a1c:	d939      	bls.n	8003a92 <HAL_RTC_SetTime+0x136>
 8003a1e:	2000      	movs	r0, #0
    Value -= 10U;
 8003a20:	3b0a      	subs	r3, #10
 8003a22:	b2db      	uxtb	r3, r3
  while(Value >= 10U)
 8003a24:	2b09      	cmp	r3, #9
    bcdhigh++;
 8003a26:	f100 0001 	add.w	r0, r0, #1
  while(Value >= 10U)
 8003a2a:	d8f9      	bhi.n	8003a20 <HAL_RTC_SetTime+0xc4>
 8003a2c:	0100      	lsls	r0, r0, #4
 8003a2e:	fa5f fe80 	uxtb.w	lr, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8003a32:	78b0      	ldrb	r0, [r6, #2]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003a34:	ea43 030e 	orr.w	r3, r3, lr
  while(Value >= 10U)
 8003a38:	2809      	cmp	r0, #9
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003a3a:	ea4f 2303 	mov.w	r3, r3, lsl #8
  while(Value >= 10U)
 8003a3e:	d92b      	bls.n	8003a98 <HAL_RTC_SetTime+0x13c>
    Value -= 10U;
 8003a40:	380a      	subs	r0, #10
 8003a42:	b2c0      	uxtb	r0, r0
  while(Value >= 10U)
 8003a44:	2809      	cmp	r0, #9
    bcdhigh++;
 8003a46:	f102 0201 	add.w	r2, r2, #1
  while(Value >= 10U)
 8003a4a:	d8f9      	bhi.n	8003a40 <HAL_RTC_SetTime+0xe4>
 8003a4c:	0112      	lsls	r2, r2, #4
 8003a4e:	b2d2      	uxtb	r2, r2
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003a50:	433c      	orrs	r4, r7
 8003a52:	4323      	orrs	r3, r4
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8003a54:	4310      	orrs	r0, r2
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003a56:	ea43 0400 	orr.w	r4, r3, r0
 8003a5a:	e79d      	b.n	8003998 <HAL_RTC_SetTime+0x3c>
  __HAL_LOCK(hrtc);
 8003a5c:	2702      	movs	r7, #2
}
 8003a5e:	4638      	mov	r0, r7
 8003a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8003a62:	6829      	ldr	r1, [r5, #0]
 8003a64:	20ff      	movs	r0, #255	; 0xff
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003a66:	2204      	movs	r2, #4
    __HAL_UNLOCK(hrtc);
 8003a68:	2300      	movs	r3, #0
    return HAL_ERROR;
 8003a6a:	2701      	movs	r7, #1
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8003a6c:	6248      	str	r0, [r1, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003a6e:	776a      	strb	r2, [r5, #29]
    __HAL_UNLOCK(hrtc);
 8003a70:	772b      	strb	r3, [r5, #28]
}
 8003a72:	4638      	mov	r0, r7
 8003a74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003a76:	4628      	mov	r0, r5
 8003a78:	f7ff fee4 	bl	8003844 <HAL_RTC_WaitForSynchro>
 8003a7c:	b908      	cbnz	r0, 8003a82 <HAL_RTC_SetTime+0x126>
 8003a7e:	682b      	ldr	r3, [r5, #0]
 8003a80:	e7ab      	b.n	80039da <HAL_RTC_SetTime+0x7e>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8003a82:	682a      	ldr	r2, [r5, #0]
 8003a84:	21ff      	movs	r1, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003a86:	2304      	movs	r3, #4
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8003a88:	6251      	str	r1, [r2, #36]	; 0x24
        __HAL_UNLOCK(hrtc);
 8003a8a:	772f      	strb	r7, [r5, #28]
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003a8c:	776b      	strb	r3, [r5, #29]
        return HAL_ERROR;
 8003a8e:	2701      	movs	r7, #1
 8003a90:	e7a9      	b.n	80039e6 <HAL_RTC_SetTime+0x8a>
  while(Value >= 10U)
 8003a92:	f04f 0e00 	mov.w	lr, #0
 8003a96:	e7cc      	b.n	8003a32 <HAL_RTC_SetTime+0xd6>
 8003a98:	2200      	movs	r2, #0
 8003a9a:	e7d9      	b.n	8003a50 <HAL_RTC_SetTime+0xf4>

08003a9c <HAL_RTC_SetDate>:
 __HAL_LOCK(hrtc);
 8003a9c:	7f03      	ldrb	r3, [r0, #28]
 8003a9e:	2b01      	cmp	r3, #1
{
 8003aa0:	b570      	push	{r4, r5, r6, lr}
 __HAL_LOCK(hrtc);
 8003aa2:	d063      	beq.n	8003b6c <HAL_RTC_SetDate+0xd0>
 8003aa4:	4604      	mov	r4, r0
  hrtc->State = HAL_RTC_STATE_BUSY; 
 8003aa6:	2302      	movs	r3, #2
 __HAL_LOCK(hrtc);
 8003aa8:	2001      	movs	r0, #1
 8003aaa:	7720      	strb	r0, [r4, #28]
  hrtc->State = HAL_RTC_STATE_BUSY; 
 8003aac:	7763      	strb	r3, [r4, #29]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003aae:	b34a      	cbz	r2, 8003b04 <HAL_RTC_SetDate+0x68>
                  (((uint32_t)sDate->Month) << 8U) | \
 8003ab0:	7848      	ldrb	r0, [r1, #1]
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003ab2:	78ca      	ldrb	r2, [r1, #3]
                  ((uint32_t)sDate->Date) | \
 8003ab4:	788b      	ldrb	r3, [r1, #2]
                  (((uint32_t)sDate->WeekDay) << 13U));  
 8003ab6:	780d      	ldrb	r5, [r1, #0]
                  (((uint32_t)sDate->Month) << 8U) | \
 8003ab8:	0200      	lsls	r0, r0, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003aba:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8003abe:	4318      	orrs	r0, r3
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003ac0:	ea40 3545 	orr.w	r5, r0, r5, lsl #13
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ac4:	6823      	ldr	r3, [r4, #0]
 8003ac6:	21ca      	movs	r1, #202	; 0xca
 8003ac8:	2253      	movs	r2, #83	; 0x53
 8003aca:	6259      	str	r1, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003acc:	4620      	mov	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ace:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003ad0:	f7ff fed2 	bl	8003878 <RTC_EnterInitMode>
 8003ad4:	4606      	mov	r6, r0
 8003ad6:	2800      	cmp	r0, #0
 8003ad8:	d14b      	bne.n	8003b72 <HAL_RTC_SetDate+0xd6>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003ada:	6823      	ldr	r3, [r4, #0]
 8003adc:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8003ae0:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
 8003ae4:	605d      	str	r5, [r3, #4]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003ae6:	68da      	ldr	r2, [r3, #12]
 8003ae8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003aec:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003aee:	689a      	ldr	r2, [r3, #8]
 8003af0:	0692      	lsls	r2, r2, #26
 8003af2:	d54e      	bpl.n	8003b92 <HAL_RTC_SetDate+0xf6>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8003af4:	20ff      	movs	r0, #255	; 0xff
    hrtc->State = HAL_RTC_STATE_READY ;
 8003af6:	2101      	movs	r1, #1
    __HAL_UNLOCK(hrtc);
 8003af8:	2200      	movs	r2, #0
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8003afa:	6258      	str	r0, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8003afc:	7761      	strb	r1, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8003afe:	7722      	strb	r2, [r4, #28]
}
 8003b00:	4630      	mov	r0, r6
 8003b02:	bd70      	pop	{r4, r5, r6, pc}
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003b04:	784e      	ldrb	r6, [r1, #1]
 8003b06:	06f0      	lsls	r0, r6, #27
 8003b08:	d43d      	bmi.n	8003b86 <HAL_RTC_SetDate+0xea>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003b0a:	78cb      	ldrb	r3, [r1, #3]
  while(Value >= 10U)
 8003b0c:	2b09      	cmp	r3, #9
 8003b0e:	f04f 0000 	mov.w	r0, #0
 8003b12:	d907      	bls.n	8003b24 <HAL_RTC_SetDate+0x88>
    Value -= 10U;
 8003b14:	3b0a      	subs	r3, #10
 8003b16:	b2db      	uxtb	r3, r3
  while(Value >= 10U)
 8003b18:	2b09      	cmp	r3, #9
    bcdhigh++;
 8003b1a:	f100 0001 	add.w	r0, r0, #1
  while(Value >= 10U)
 8003b1e:	d8f9      	bhi.n	8003b14 <HAL_RTC_SetDate+0x78>
 8003b20:	0100      	lsls	r0, r0, #4
 8003b22:	b2c0      	uxtb	r0, r0
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003b24:	4303      	orrs	r3, r0
  while(Value >= 10U)
 8003b26:	2e09      	cmp	r6, #9
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003b28:	ea4f 4303 	mov.w	r3, r3, lsl #16
  while(Value >= 10U)
 8003b2c:	d93f      	bls.n	8003bae <HAL_RTC_SetDate+0x112>
 8003b2e:	2000      	movs	r0, #0
    Value -= 10U;
 8003b30:	f1a6 050a 	sub.w	r5, r6, #10
 8003b34:	b2ee      	uxtb	r6, r5
  while(Value >= 10U)
 8003b36:	2e09      	cmp	r6, #9
    bcdhigh++;
 8003b38:	f100 0001 	add.w	r0, r0, #1
  while(Value >= 10U)
 8003b3c:	d8f8      	bhi.n	8003b30 <HAL_RTC_SetDate+0x94>
 8003b3e:	0105      	lsls	r5, r0, #4
 8003b40:	b2ed      	uxtb	r5, r5
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8003b42:	7888      	ldrb	r0, [r1, #2]
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003b44:	4335      	orrs	r5, r6
  while(Value >= 10U)
 8003b46:	2809      	cmp	r0, #9
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003b48:	ea4f 2505 	mov.w	r5, r5, lsl #8
  while(Value >= 10U)
 8003b4c:	d931      	bls.n	8003bb2 <HAL_RTC_SetDate+0x116>
    Value -= 10U;
 8003b4e:	380a      	subs	r0, #10
 8003b50:	b2c0      	uxtb	r0, r0
  while(Value >= 10U)
 8003b52:	2809      	cmp	r0, #9
    bcdhigh++;
 8003b54:	f102 0201 	add.w	r2, r2, #1
  while(Value >= 10U)
 8003b58:	d8f9      	bhi.n	8003b4e <HAL_RTC_SetDate+0xb2>
 8003b5a:	0112      	lsls	r2, r2, #4
 8003b5c:	b2d2      	uxtb	r2, r2
                 ((uint32_t)sDate->WeekDay << 13U));   
 8003b5e:	7809      	ldrb	r1, [r1, #0]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003b60:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
 8003b64:	431d      	orrs	r5, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8003b66:	4310      	orrs	r0, r2
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003b68:	4305      	orrs	r5, r0
 8003b6a:	e7ab      	b.n	8003ac4 <HAL_RTC_SetDate+0x28>
 __HAL_LOCK(hrtc);
 8003b6c:	2602      	movs	r6, #2
}
 8003b6e:	4630      	mov	r0, r6
 8003b70:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8003b72:	6821      	ldr	r1, [r4, #0]
 8003b74:	20ff      	movs	r0, #255	; 0xff
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003b76:	2204      	movs	r2, #4
    __HAL_UNLOCK(hrtc);
 8003b78:	2300      	movs	r3, #0
    return HAL_ERROR;
 8003b7a:	2601      	movs	r6, #1
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8003b7c:	6248      	str	r0, [r1, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003b7e:	7762      	strb	r2, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8003b80:	7723      	strb	r3, [r4, #28]
}
 8003b82:	4630      	mov	r0, r6
 8003b84:	bd70      	pop	{r4, r5, r6, pc}
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003b86:	f026 0510 	bic.w	r5, r6, #16
 8003b8a:	350a      	adds	r5, #10
 8003b8c:	b2ee      	uxtb	r6, r5
 8003b8e:	704e      	strb	r6, [r1, #1]
 8003b90:	e7bb      	b.n	8003b0a <HAL_RTC_SetDate+0x6e>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003b92:	4620      	mov	r0, r4
 8003b94:	f7ff fe56 	bl	8003844 <HAL_RTC_WaitForSynchro>
 8003b98:	b908      	cbnz	r0, 8003b9e <HAL_RTC_SetDate+0x102>
 8003b9a:	6823      	ldr	r3, [r4, #0]
 8003b9c:	e7aa      	b.n	8003af4 <HAL_RTC_SetDate+0x58>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8003b9e:	6822      	ldr	r2, [r4, #0]
 8003ba0:	21ff      	movs	r1, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003ba2:	2304      	movs	r3, #4
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8003ba4:	6251      	str	r1, [r2, #36]	; 0x24
        __HAL_UNLOCK(hrtc);
 8003ba6:	7726      	strb	r6, [r4, #28]
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003ba8:	7763      	strb	r3, [r4, #29]
        return HAL_ERROR;
 8003baa:	2601      	movs	r6, #1
 8003bac:	e7a8      	b.n	8003b00 <HAL_RTC_SetDate+0x64>
  while(Value >= 10U)
 8003bae:	2500      	movs	r5, #0
 8003bb0:	e7c7      	b.n	8003b42 <HAL_RTC_SetDate+0xa6>
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	e7d3      	b.n	8003b5e <HAL_RTC_SetDate+0xc2>
 8003bb6:	bf00      	nop

08003bb8 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8003bb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003bbc:	7f03      	ldrb	r3, [r0, #28]
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d058      	beq.n	8003c74 <HAL_RTCEx_SetWakeUpTimer_IT+0xbc>

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003bc2:	6803      	ldr	r3, [r0, #0]
 8003bc4:	4605      	mov	r5, r0
 8003bc6:	4617      	mov	r7, r2
 8003bc8:	4688      	mov	r8, r1
 8003bca:	2253      	movs	r2, #83	; 0x53
 8003bcc:	21ca      	movs	r1, #202	; 0xca
  __HAL_LOCK(hrtc);
 8003bce:	2401      	movs	r4, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003bd0:	2002      	movs	r0, #2
 8003bd2:	7768      	strb	r0, [r5, #29]
  __HAL_LOCK(hrtc);
 8003bd4:	772c      	strb	r4, [r5, #28]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003bd6:	6259      	str	r1, [r3, #36]	; 0x24
 8003bd8:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET){
 8003bda:	689a      	ldr	r2, [r3, #8]
 8003bdc:	0551      	lsls	r1, r2, #21
 8003bde:	d50d      	bpl.n	8003bfc <HAL_RTCEx_SetWakeUpTimer_IT+0x44>
    tickstart = HAL_GetTick();
 8003be0:	f7fd f93a 	bl	8000e58 <HAL_GetTick>
 8003be4:	4604      	mov	r4, r0
 
   /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
   while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET)
 8003be6:	e005      	b.n	8003bf4 <HAL_RTCEx_SetWakeUpTimer_IT+0x3c>
   {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003be8:	f7fd f936 	bl	8000e58 <HAL_GetTick>
 8003bec:	1b00      	subs	r0, r0, r4
 8003bee:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003bf2:	d84b      	bhi.n	8003c8c <HAL_RTCEx_SetWakeUpTimer_IT+0xd4>
   while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET)
 8003bf4:	682b      	ldr	r3, [r5, #0]
 8003bf6:	68da      	ldr	r2, [r3, #12]
 8003bf8:	0752      	lsls	r2, r2, #29
 8003bfa:	d4f5      	bmi.n	8003be8 <HAL_RTCEx_SetWakeUpTimer_IT+0x30>
      }
    }
  }

  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8003bfc:	689a      	ldr	r2, [r3, #8]
 8003bfe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c02:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003c04:	68da      	ldr	r2, [r3, #12]
 8003c06:	b2d2      	uxtb	r2, r2
 8003c08:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003c0c:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003c0e:	f7fd f923 	bl	8000e58 <HAL_GetTick>
 8003c12:	4681      	mov	r9, r0

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 8003c14:	e006      	b.n	8003c24 <HAL_RTCEx_SetWakeUpTimer_IT+0x6c>
  {
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8003c16:	f7fd f91f 	bl	8000e58 <HAL_GetTick>
 8003c1a:	eba0 0009 	sub.w	r0, r0, r9
 8003c1e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003c22:	d82a      	bhi.n	8003c7a <HAL_RTCEx_SetWakeUpTimer_IT+0xc2>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 8003c24:	682e      	ldr	r6, [r5, #0]
 8003c26:	68f4      	ldr	r4, [r6, #12]
 8003c28:	f014 0404 	ands.w	r4, r4, #4
 8003c2c:	d0f3      	beq.n	8003c16 <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
      return HAL_TIMEOUT;
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8003c2e:	f8c6 8014 	str.w	r8, [r6, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8003c32:	68b2      	ldr	r2, [r6, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003c34:	4b1a      	ldr	r3, [pc, #104]	; (8003ca0 <HAL_RTCEx_SetWakeUpTimer_IT+0xe8>)
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8003c36:	f022 0207 	bic.w	r2, r2, #7
 8003c3a:	60b2      	str	r2, [r6, #8]
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8003c3c:	68b2      	ldr	r2, [r6, #8]
 8003c3e:	4317      	orrs	r7, r2
 8003c40:	60b7      	str	r7, [r6, #8]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003c48:	601a      	str	r2, [r3, #0]

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8003c4a:	689a      	ldr	r2, [r3, #8]
 8003c4c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003c50:	609a      	str	r2, [r3, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 8003c52:	68b3      	ldr	r3, [r6, #8]
 8003c54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c58:	60b3      	str	r3, [r6, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003c5a:	68b3      	ldr	r3, [r6, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003c5c:	2200      	movs	r2, #0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c5e:	24ff      	movs	r4, #255	; 0xff
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003c60:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  hrtc->State = HAL_RTC_STATE_READY;
 8003c64:	2101      	movs	r1, #1
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003c66:	60b3      	str	r3, [r6, #8]

  return HAL_OK;
 8003c68:	4610      	mov	r0, r2
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c6a:	6274      	str	r4, [r6, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 8003c6c:	7769      	strb	r1, [r5, #29]
  __HAL_UNLOCK(hrtc);
 8003c6e:	772a      	strb	r2, [r5, #28]
  return HAL_OK;
 8003c70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hrtc);
 8003c74:	2002      	movs	r0, #2
}
 8003c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c7a:	682a      	ldr	r2, [r5, #0]
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c7e:	21ff      	movs	r1, #255	; 0xff
 8003c80:	6251      	str	r1, [r2, #36]	; 0x24
      return HAL_TIMEOUT;
 8003c82:	4618      	mov	r0, r3
      __HAL_UNLOCK(hrtc);
 8003c84:	772c      	strb	r4, [r5, #28]
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003c86:	776b      	strb	r3, [r5, #29]
      return HAL_TIMEOUT;
 8003c88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
       __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c8c:	6829      	ldr	r1, [r5, #0]
       hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
       __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c90:	20ff      	movs	r0, #255	; 0xff
       __HAL_UNLOCK(hrtc);
 8003c92:	2200      	movs	r2, #0
       __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c94:	6248      	str	r0, [r1, #36]	; 0x24
       return HAL_TIMEOUT;
 8003c96:	4618      	mov	r0, r3
       hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003c98:	776b      	strb	r3, [r5, #29]
       __HAL_UNLOCK(hrtc);
 8003c9a:	772a      	strb	r2, [r5, #28]
       return HAL_TIMEOUT;
 8003c9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ca0:	40010400 	.word	0x40010400

08003ca4 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != RESET)
 8003ca4:	6803      	ldr	r3, [r0, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	055b      	lsls	r3, r3, #21
{
 8003caa:	b510      	push	{r4, lr}
 8003cac:	4604      	mov	r4, r0
  if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != RESET)
 8003cae:	d507      	bpl.n	8003cc0 <HAL_RTCEx_WakeUpTimerIRQHandler+0x1c>
  {
    /* WAKEUPTIMER callback */
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8003cb0:	f001 f958 	bl	8004f64 <HAL_RTCEx_WakeUpTimerEventCallback>
    
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003cb4:	6822      	ldr	r2, [r4, #0]
 8003cb6:	68d3      	ldr	r3, [r2, #12]
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	f463 6390 	orn	r3, r3, #1152	; 0x480
 8003cbe:	60d3      	str	r3, [r2, #12]
  }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8003cc0:	4a03      	ldr	r2, [pc, #12]	; (8003cd0 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2c>)
 8003cc2:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  
  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003cc6:	2301      	movs	r3, #1
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8003cc8:	6151      	str	r1, [r2, #20]
  hrtc->State = HAL_RTC_STATE_READY;
 8003cca:	7763      	strb	r3, [r4, #29]
 8003ccc:	bd10      	pop	{r4, pc}
 8003cce:	bf00      	nop
 8003cd0:	40010400 	.word	0x40010400

08003cd4 <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
  
  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8003cd4:	6803      	ldr	r3, [r0, #0]
 8003cd6:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8003cd8:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop

08003ce0 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8003ce0:	6803      	ldr	r3, [r0, #0]
 8003ce2:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8003ce4:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop

08003cec <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003cec:	6803      	ldr	r3, [r0, #0]
 8003cee:	68da      	ldr	r2, [r3, #12]
 8003cf0:	f042 0201 	orr.w	r2, r2, #1
 8003cf4:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	f042 0201 	orr.w	r2, r2, #1
 8003cfc:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8003cfe:	2000      	movs	r0, #0
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop

08003d04 <HAL_TIM_Base_Stop_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003d04:	6803      	ldr	r3, [r0, #0]
 8003d06:	68da      	ldr	r2, [r3, #12]
 8003d08:	f022 0201 	bic.w	r2, r2, #1
 8003d0c:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003d0e:	6a19      	ldr	r1, [r3, #32]
 8003d10:	f241 1211 	movw	r2, #4369	; 0x1111
 8003d14:	4211      	tst	r1, r2
 8003d16:	d108      	bne.n	8003d2a <HAL_TIM_Base_Stop_IT+0x26>
 8003d18:	6a19      	ldr	r1, [r3, #32]
 8003d1a:	f240 4244 	movw	r2, #1092	; 0x444
 8003d1e:	4211      	tst	r1, r2
 8003d20:	d103      	bne.n	8003d2a <HAL_TIM_Base_Stop_IT+0x26>
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	f022 0201 	bic.w	r2, r2, #1
 8003d28:	601a      	str	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
}
 8003d2a:	2000      	movs	r0, #0
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop

08003d30 <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
  
  /* Process Locked */
  __HAL_LOCK(htim);
 8003d30:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d040      	beq.n	8003dba <HAL_TIM_ConfigClockSource+0x8a>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003d38:	2202      	movs	r2, #2
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d3a:	6803      	ldr	r3, [r0, #0]
{
 8003d3c:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8003d3e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8003d42:	689d      	ldr	r5, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8003d44:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d46:	4a5d      	ldr	r2, [pc, #372]	; (8003ebc <HAL_TIM_ConfigClockSource+0x18c>)
  switch (sClockSourceConfig->ClockSource)
 8003d48:	2c40      	cmp	r4, #64	; 0x40
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d4a:	ea02 0205 	and.w	r2, r2, r5
  __HAL_LOCK(htim);
 8003d4e:	f04f 0501 	mov.w	r5, #1
 8003d52:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 8003d56:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8003d58:	d079      	beq.n	8003e4e <HAL_TIM_ConfigClockSource+0x11e>
 8003d5a:	d918      	bls.n	8003d8e <HAL_TIM_ConfigClockSource+0x5e>
 8003d5c:	2c70      	cmp	r4, #112	; 0x70
 8003d5e:	d062      	beq.n	8003e26 <HAL_TIM_ConfigClockSource+0xf6>
 8003d60:	d92d      	bls.n	8003dbe <HAL_TIM_ConfigClockSource+0x8e>
 8003d62:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8003d66:	d057      	beq.n	8003e18 <HAL_TIM_ConfigClockSource+0xe8>
 8003d68:	f5b4 5f00 	cmp.w	r4, #8192	; 0x2000
 8003d6c:	d11c      	bne.n	8003da8 <HAL_TIM_ConfigClockSource+0x78>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d6e:	688a      	ldr	r2, [r1, #8]
 8003d70:	684d      	ldr	r5, [r1, #4]
 8003d72:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8003d74:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d76:	432a      	orrs	r2, r5
 8003d78:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d7c:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d80:	430a      	orrs	r2, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d82:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d84:	689a      	ldr	r2, [r3, #8]
 8003d86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d8a:	609a      	str	r2, [r3, #8]
    break;
 8003d8c:	e00c      	b.n	8003da8 <HAL_TIM_ConfigClockSource+0x78>
  switch (sClockSourceConfig->ClockSource)
 8003d8e:	2c10      	cmp	r4, #16
 8003d90:	d032      	beq.n	8003df8 <HAL_TIM_ConfigClockSource+0xc8>
 8003d92:	d938      	bls.n	8003e06 <HAL_TIM_ConfigClockSource+0xd6>
 8003d94:	2c20      	cmp	r4, #32
 8003d96:	d072      	beq.n	8003e7e <HAL_TIM_ConfigClockSource+0x14e>
 8003d98:	2c30      	cmp	r4, #48	; 0x30
 8003d9a:	d105      	bne.n	8003da8 <HAL_TIM_ConfigClockSource+0x78>
   tmpsmcr = TIMx->SMCR;
 8003d9c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003d9e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003da2:	f042 0237 	orr.w	r2, r2, #55	; 0x37
   TIMx->SMCR = tmpsmcr;
 8003da6:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(htim);
 8003da8:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8003daa:	2201      	movs	r2, #1
 8003dac:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003db0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8003db4:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8003db6:	4618      	mov	r0, r3
}
 8003db8:	4770      	bx	lr
  __HAL_LOCK(htim);
 8003dba:	2002      	movs	r0, #2
 8003dbc:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8003dbe:	2c50      	cmp	r4, #80	; 0x50
 8003dc0:	d064      	beq.n	8003e8c <HAL_TIM_ConfigClockSource+0x15c>
 8003dc2:	2c60      	cmp	r4, #96	; 0x60
 8003dc4:	d1f0      	bne.n	8003da8 <HAL_TIM_ConfigClockSource+0x78>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dc6:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8003dc8:	684d      	ldr	r5, [r1, #4]
 8003dca:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dcc:	f024 0410 	bic.w	r4, r4, #16
 8003dd0:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003dd2:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8003dd4:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003dd6:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003dda:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003dde:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003de2:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8003de6:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8003de8:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8003dea:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003dec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003df0:	f042 0267 	orr.w	r2, r2, #103	; 0x67
   TIMx->SMCR = tmpsmcr;
 8003df4:	609a      	str	r2, [r3, #8]
 8003df6:	e7d7      	b.n	8003da8 <HAL_TIM_ConfigClockSource+0x78>
   tmpsmcr = TIMx->SMCR;
 8003df8:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003dfa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003dfe:	f042 0217 	orr.w	r2, r2, #23
   TIMx->SMCR = tmpsmcr;
 8003e02:	609a      	str	r2, [r3, #8]
 8003e04:	e7d0      	b.n	8003da8 <HAL_TIM_ConfigClockSource+0x78>
  switch (sClockSourceConfig->ClockSource)
 8003e06:	2c00      	cmp	r4, #0
 8003e08:	d1ce      	bne.n	8003da8 <HAL_TIM_ConfigClockSource+0x78>
   tmpsmcr = TIMx->SMCR;
 8003e0a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003e0c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003e10:	f042 0207 	orr.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8003e14:	609a      	str	r2, [r3, #8]
 8003e16:	e7c7      	b.n	8003da8 <HAL_TIM_ConfigClockSource+0x78>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8003e18:	689a      	ldr	r2, [r3, #8]
 8003e1a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003e1e:	f022 0207 	bic.w	r2, r2, #7
 8003e22:	609a      	str	r2, [r3, #8]
    break;
 8003e24:	e7c0      	b.n	8003da8 <HAL_TIM_ConfigClockSource+0x78>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e26:	688a      	ldr	r2, [r1, #8]
 8003e28:	684d      	ldr	r5, [r1, #4]
 8003e2a:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8003e2c:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e2e:	432a      	orrs	r2, r5
 8003e30:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e34:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e38:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 8003e3a:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8003e3c:	689a      	ldr	r2, [r3, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e3e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003e42:	f022 0277 	bic.w	r2, r2, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e46:	f042 0277 	orr.w	r2, r2, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8003e4a:	609a      	str	r2, [r3, #8]
    break;
 8003e4c:	e7ac      	b.n	8003da8 <HAL_TIM_ConfigClockSource+0x78>
  tmpccer = TIMx->CCER;
 8003e4e:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e50:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8003e52:	684c      	ldr	r4, [r1, #4]
 8003e54:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e56:	f026 0601 	bic.w	r6, r6, #1
 8003e5a:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8003e5c:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e5e:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e62:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e66:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8003e6a:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8003e6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e6e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8003e70:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003e72:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003e76:	f042 0247 	orr.w	r2, r2, #71	; 0x47
   TIMx->SMCR = tmpsmcr;
 8003e7a:	609a      	str	r2, [r3, #8]
 8003e7c:	e794      	b.n	8003da8 <HAL_TIM_ConfigClockSource+0x78>
   tmpsmcr = TIMx->SMCR;
 8003e7e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003e80:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003e84:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   TIMx->SMCR = tmpsmcr;
 8003e88:	609a      	str	r2, [r3, #8]
 8003e8a:	e78d      	b.n	8003da8 <HAL_TIM_ConfigClockSource+0x78>
  tmpccer = TIMx->CCER;
 8003e8c:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e8e:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8003e90:	684c      	ldr	r4, [r1, #4]
 8003e92:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e94:	f026 0601 	bic.w	r6, r6, #1
 8003e98:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8003e9a:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e9c:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ea0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ea4:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8003ea8:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8003eaa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003eac:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8003eae:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003eb0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003eb4:	f042 0257 	orr.w	r2, r2, #87	; 0x57
   TIMx->SMCR = tmpsmcr;
 8003eb8:	609a      	str	r2, [r3, #8]
 8003eba:	e775      	b.n	8003da8 <HAL_TIM_ConfigClockSource+0x78>
 8003ebc:	fffe0088 	.word	0xfffe0088

08003ec0 <HAL_TIM_OC_DelayElapsedCallback>:
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop

08003ec4 <HAL_TIM_PWM_PulseFinishedCallback>:
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop

08003ec8 <HAL_TIM_TriggerCallback>:
 8003ec8:	4770      	bx	lr
 8003eca:	bf00      	nop

08003ecc <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ecc:	6803      	ldr	r3, [r0, #0]
 8003ece:	691a      	ldr	r2, [r3, #16]
 8003ed0:	0791      	lsls	r1, r2, #30
{
 8003ed2:	b510      	push	{r4, lr}
 8003ed4:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ed6:	d502      	bpl.n	8003ede <HAL_TIM_IRQHandler+0x12>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8003ed8:	68da      	ldr	r2, [r3, #12]
 8003eda:	0792      	lsls	r2, r2, #30
 8003edc:	d465      	bmi.n	8003faa <HAL_TIM_IRQHandler+0xde>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003ede:	691a      	ldr	r2, [r3, #16]
 8003ee0:	0752      	lsls	r2, r2, #29
 8003ee2:	d502      	bpl.n	8003eea <HAL_TIM_IRQHandler+0x1e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8003ee4:	68da      	ldr	r2, [r3, #12]
 8003ee6:	0750      	lsls	r0, r2, #29
 8003ee8:	d44c      	bmi.n	8003f84 <HAL_TIM_IRQHandler+0xb8>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003eea:	691a      	ldr	r2, [r3, #16]
 8003eec:	0711      	lsls	r1, r2, #28
 8003eee:	d502      	bpl.n	8003ef6 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8003ef0:	68da      	ldr	r2, [r3, #12]
 8003ef2:	0712      	lsls	r2, r2, #28
 8003ef4:	d434      	bmi.n	8003f60 <HAL_TIM_IRQHandler+0x94>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ef6:	691a      	ldr	r2, [r3, #16]
 8003ef8:	06d0      	lsls	r0, r2, #27
 8003efa:	d502      	bpl.n	8003f02 <HAL_TIM_IRQHandler+0x36>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003efc:	68da      	ldr	r2, [r3, #12]
 8003efe:	06d1      	lsls	r1, r2, #27
 8003f00:	d41e      	bmi.n	8003f40 <HAL_TIM_IRQHandler+0x74>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f02:	691a      	ldr	r2, [r3, #16]
 8003f04:	07d2      	lsls	r2, r2, #31
 8003f06:	d502      	bpl.n	8003f0e <HAL_TIM_IRQHandler+0x42>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003f08:	68da      	ldr	r2, [r3, #12]
 8003f0a:	07d0      	lsls	r0, r2, #31
 8003f0c:	d46b      	bmi.n	8003fe6 <HAL_TIM_IRQHandler+0x11a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f0e:	691a      	ldr	r2, [r3, #16]
 8003f10:	0611      	lsls	r1, r2, #24
 8003f12:	d502      	bpl.n	8003f1a <HAL_TIM_IRQHandler+0x4e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003f14:	68da      	ldr	r2, [r3, #12]
 8003f16:	0612      	lsls	r2, r2, #24
 8003f18:	d46d      	bmi.n	8003ff6 <HAL_TIM_IRQHandler+0x12a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003f1a:	691a      	ldr	r2, [r3, #16]
 8003f1c:	05d0      	lsls	r0, r2, #23
 8003f1e:	d502      	bpl.n	8003f26 <HAL_TIM_IRQHandler+0x5a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003f20:	68da      	ldr	r2, [r3, #12]
 8003f22:	0611      	lsls	r1, r2, #24
 8003f24:	d46f      	bmi.n	8004006 <HAL_TIM_IRQHandler+0x13a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003f26:	691a      	ldr	r2, [r3, #16]
 8003f28:	0652      	lsls	r2, r2, #25
 8003f2a:	d502      	bpl.n	8003f32 <HAL_TIM_IRQHandler+0x66>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003f2c:	68da      	ldr	r2, [r3, #12]
 8003f2e:	0650      	lsls	r0, r2, #25
 8003f30:	d451      	bmi.n	8003fd6 <HAL_TIM_IRQHandler+0x10a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003f32:	691a      	ldr	r2, [r3, #16]
 8003f34:	0691      	lsls	r1, r2, #26
 8003f36:	d502      	bpl.n	8003f3e <HAL_TIM_IRQHandler+0x72>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8003f38:	68da      	ldr	r2, [r3, #12]
 8003f3a:	0692      	lsls	r2, r2, #26
 8003f3c:	d443      	bmi.n	8003fc6 <HAL_TIM_IRQHandler+0xfa>
 8003f3e:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003f40:	f06f 0210 	mvn.w	r2, #16
 8003f44:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f46:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f48:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f4a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f4e:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003f50:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f52:	d06c      	beq.n	800402e <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_IC_CaptureCallback(htim);
 8003f54:	f001 f805 	bl	8004f62 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f58:	2200      	movs	r2, #0
 8003f5a:	6823      	ldr	r3, [r4, #0]
 8003f5c:	7722      	strb	r2, [r4, #28]
 8003f5e:	e7d0      	b.n	8003f02 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003f60:	f06f 0208 	mvn.w	r2, #8
 8003f64:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f66:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f68:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f6a:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f6c:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003f6e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f70:	d15a      	bne.n	8004028 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f72:	f7ff ffa5 	bl	8003ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8003f76:	4620      	mov	r0, r4
 8003f78:	f7ff ffa4 	bl	8003ec4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	6823      	ldr	r3, [r4, #0]
 8003f80:	7722      	strb	r2, [r4, #28]
 8003f82:	e7b8      	b.n	8003ef6 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003f84:	f06f 0204 	mvn.w	r2, #4
 8003f88:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f8a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f8c:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f8e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f92:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003f94:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f96:	d144      	bne.n	8004022 <HAL_TIM_IRQHandler+0x156>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f98:	f7ff ff92 	bl	8003ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f9c:	4620      	mov	r0, r4
 8003f9e:	f7ff ff91 	bl	8003ec4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	6823      	ldr	r3, [r4, #0]
 8003fa6:	7722      	strb	r2, [r4, #28]
 8003fa8:	e79f      	b.n	8003eea <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003faa:	f06f 0202 	mvn.w	r2, #2
 8003fae:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fb0:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fb2:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fb4:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fb6:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fb8:	d02d      	beq.n	8004016 <HAL_TIM_IRQHandler+0x14a>
          HAL_TIM_IC_CaptureCallback(htim);
 8003fba:	f000 ffd2 	bl	8004f62 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	6823      	ldr	r3, [r4, #0]
 8003fc2:	7722      	strb	r2, [r4, #28]
 8003fc4:	e78b      	b.n	8003ede <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003fc6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8003fca:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003fcc:	611a      	str	r2, [r3, #16]
}
 8003fce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8003fd2:	f000 b8d5 	b.w	8004180 <HAL_TIMEx_CommutationCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003fd6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003fda:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003fdc:	4620      	mov	r0, r4
 8003fde:	f7ff ff73 	bl	8003ec8 <HAL_TIM_TriggerCallback>
 8003fe2:	6823      	ldr	r3, [r4, #0]
 8003fe4:	e7a5      	b.n	8003f32 <HAL_TIM_IRQHandler+0x66>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003fe6:	f06f 0201 	mvn.w	r2, #1
 8003fea:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003fec:	4620      	mov	r0, r4
 8003fee:	f000 ffd1 	bl	8004f94 <HAL_TIM_PeriodElapsedCallback>
 8003ff2:	6823      	ldr	r3, [r4, #0]
 8003ff4:	e78b      	b.n	8003f0e <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003ff6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ffa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003ffc:	4620      	mov	r0, r4
 8003ffe:	f000 f8c1 	bl	8004184 <HAL_TIMEx_BreakCallback>
 8004002:	6823      	ldr	r3, [r4, #0]
 8004004:	e789      	b.n	8003f1a <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004006:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800400a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800400c:	4620      	mov	r0, r4
 800400e:	f000 f8bb 	bl	8004188 <HAL_TIMEx_Break2Callback>
 8004012:	6823      	ldr	r3, [r4, #0]
 8004014:	e787      	b.n	8003f26 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004016:	f7ff ff53 	bl	8003ec0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800401a:	4620      	mov	r0, r4
 800401c:	f7ff ff52 	bl	8003ec4 <HAL_TIM_PWM_PulseFinishedCallback>
 8004020:	e7cd      	b.n	8003fbe <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 8004022:	f000 ff9e 	bl	8004f62 <HAL_TIM_IC_CaptureCallback>
 8004026:	e7bc      	b.n	8003fa2 <HAL_TIM_IRQHandler+0xd6>
        HAL_TIM_IC_CaptureCallback(htim);
 8004028:	f000 ff9b 	bl	8004f62 <HAL_TIM_IC_CaptureCallback>
 800402c:	e7a6      	b.n	8003f7c <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800402e:	f7ff ff47 	bl	8003ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004032:	4620      	mov	r0, r4
 8004034:	f7ff ff46 	bl	8003ec4 <HAL_TIM_PWM_PulseFinishedCallback>
 8004038:	e78e      	b.n	8003f58 <HAL_TIM_IRQHandler+0x8c>
 800403a:	bf00      	nop

0800403c <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800403c:	4a2d      	ldr	r2, [pc, #180]	; (80040f4 <TIM_Base_SetConfig+0xb8>)
  tmpcr1 = TIMx->CR1;
 800403e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004040:	4290      	cmp	r0, r2
{
 8004042:	b4f0      	push	{r4, r5, r6, r7}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004044:	d04e      	beq.n	80040e4 <TIM_Base_SetConfig+0xa8>
 8004046:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800404a:	d02f      	beq.n	80040ac <TIM_Base_SetConfig+0x70>
 800404c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004050:	4290      	cmp	r0, r2
 8004052:	d02b      	beq.n	80040ac <TIM_Base_SetConfig+0x70>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004054:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 8004058:	4290      	cmp	r0, r2
 800405a:	d014      	beq.n	8004086 <TIM_Base_SetConfig+0x4a>
 800405c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004060:	4290      	cmp	r0, r2
 8004062:	d010      	beq.n	8004086 <TIM_Base_SetConfig+0x4a>
 8004064:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004068:	4290      	cmp	r0, r2
 800406a:	d00c      	beq.n	8004086 <TIM_Base_SetConfig+0x4a>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800406c:	694d      	ldr	r5, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800406e:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8004070:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004072:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004076:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8004078:	6003      	str	r3, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 800407a:	2301      	movs	r3, #1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800407c:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800407e:	6282      	str	r2, [r0, #40]	; 0x28
}
 8004080:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->EGR = TIM_EGR_UG;
 8004082:	6143      	str	r3, [r0, #20]
}
 8004084:	4770      	bx	lr
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004086:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004088:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~TIM_CR1_CKD;
 800408a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800408e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004090:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004094:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004096:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004098:	688b      	ldr	r3, [r1, #8]
 800409a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800409c:	680b      	ldr	r3, [r1, #0]
 800409e:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80040a0:	690b      	ldr	r3, [r1, #16]
 80040a2:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80040a4:	2301      	movs	r3, #1
 80040a6:	6143      	str	r3, [r0, #20]
}
 80040a8:	bcf0      	pop	{r4, r5, r6, r7}
 80040aa:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80040ac:	684e      	ldr	r6, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040ae:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040b0:	694a      	ldr	r2, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040b2:	688f      	ldr	r7, [r1, #8]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80040b4:	680d      	ldr	r5, [r1, #0]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80040ba:	4333      	orrs	r3, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80040bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040c0:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040c6:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80040c8:	6003      	str	r3, [r0, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80040ca:	4b0b      	ldr	r3, [pc, #44]	; (80040f8 <TIM_Base_SetConfig+0xbc>)
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040cc:	62c7      	str	r7, [r0, #44]	; 0x2c
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80040ce:	4298      	cmp	r0, r3
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80040d0:	6285      	str	r5, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80040d2:	d0e5      	beq.n	80040a0 <TIM_Base_SetConfig+0x64>
 80040d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80040d8:	4298      	cmp	r0, r3
 80040da:	d0e1      	beq.n	80040a0 <TIM_Base_SetConfig+0x64>
  TIMx->EGR = TIM_EGR_UG;
 80040dc:	2301      	movs	r3, #1
 80040de:	6143      	str	r3, [r0, #20]
}
 80040e0:	bcf0      	pop	{r4, r5, r6, r7}
 80040e2:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80040e4:	684d      	ldr	r5, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040e6:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040e8:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80040ee:	432b      	orrs	r3, r5
 80040f0:	e7cb      	b.n	800408a <TIM_Base_SetConfig+0x4e>
 80040f2:	bf00      	nop
 80040f4:	40012c00 	.word	0x40012c00
 80040f8:	40014400 	.word	0x40014400

080040fc <HAL_TIM_Base_Init>:
  if(htim == NULL)
 80040fc:	b1b8      	cbz	r0, 800412e <HAL_TIM_Base_Init+0x32>
  if(htim->State == HAL_TIM_STATE_RESET)
 80040fe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{ 
 8004102:	b510      	push	{r4, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8004104:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004108:	4604      	mov	r4, r0
 800410a:	b15b      	cbz	r3, 8004124 <HAL_TIM_Base_Init+0x28>
  htim->State= HAL_TIM_STATE_BUSY;
 800410c:	2302      	movs	r3, #2
 800410e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8004112:	6820      	ldr	r0, [r4, #0]
 8004114:	1d21      	adds	r1, r4, #4
 8004116:	f7ff ff91 	bl	800403c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800411a:	2301      	movs	r3, #1
 800411c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8004120:	2000      	movs	r0, #0
 8004122:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004124:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004128:	f002 fa9c 	bl	8006664 <HAL_TIM_Base_MspInit>
 800412c:	e7ee      	b.n	800410c <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 800412e:	2001      	movs	r0, #1
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop

08004134 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8004134:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004138:	2b01      	cmp	r3, #1
 800413a:	d016      	beq.n	800416a <HAL_TIMEx_MasterConfigSynchronization+0x36>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800413c:	6802      	ldr	r2, [r0, #0]
{
 800413e:	b470      	push	{r4, r5, r6}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004140:	4d0e      	ldr	r5, [pc, #56]	; (800417c <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  tmpcr2 = htim->Instance->CR2;
 8004142:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8004144:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004146:	42aa      	cmp	r2, r5
 8004148:	d012      	beq.n	8004170 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800414a:	680e      	ldr	r6, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800414c:	688d      	ldr	r5, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800414e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004152:	f024 0180 	bic.w	r1, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004156:	4333      	orrs	r3, r6
  htim->Instance->CR2 = tmpcr2;
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 8004158:	2400      	movs	r4, #0
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800415a:	4329      	orrs	r1, r5
  htim->Instance->CR2 = tmpcr2;
 800415c:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR = tmpsmcr;
 800415e:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8004160:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  
  return HAL_OK;
} 
 8004164:	4620      	mov	r0, r4
 8004166:	bc70      	pop	{r4, r5, r6}
 8004168:	4770      	bx	lr
  __HAL_LOCK(htim);
 800416a:	2302      	movs	r3, #2
} 
 800416c:	4618      	mov	r0, r3
 800416e:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004170:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004172:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004176:	432b      	orrs	r3, r5
 8004178:	e7e7      	b.n	800414a <HAL_TIMEx_MasterConfigSynchronization+0x16>
 800417a:	bf00      	nop
 800417c:	40012c00 	.word	0x40012c00

08004180 <HAL_TIMEx_CommutationCallback>:
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop

08004184 <HAL_TIMEx_BreakCallback>:
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop

08004188 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop

0800418c <HAL_UART_Transmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800418c:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8004190:	2b20      	cmp	r3, #32
 8004192:	d001      	beq.n	8004198 <HAL_UART_Transmit_IT+0xc>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8004194:	2002      	movs	r0, #2
 8004196:	4770      	bx	lr
    if((pData == NULL ) || (Size == 0U))
 8004198:	b1c9      	cbz	r1, 80041ce <HAL_UART_Transmit_IT+0x42>
 800419a:	b1c2      	cbz	r2, 80041ce <HAL_UART_Transmit_IT+0x42>
    __HAL_LOCK(huart);
 800419c:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d0f7      	beq.n	8004194 <HAL_UART_Transmit_IT+0x8>
{
 80041a4:	b430      	push	{r4, r5}
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041a6:	2300      	movs	r3, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80041a8:	6805      	ldr	r5, [r0, #0]
    huart->TxXferCount = Size;
 80041aa:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041ae:	2421      	movs	r4, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041b0:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041b2:	f880 4069 	strb.w	r4, [r0, #105]	; 0x69
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80041b6:	682c      	ldr	r4, [r5, #0]
    huart->pTxBuffPtr = pData;
 80041b8:	64c1      	str	r1, [r0, #76]	; 0x4c
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80041ba:	f044 0480 	orr.w	r4, r4, #128	; 0x80
    huart->TxXferSize = Size;
 80041be:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
    __HAL_UNLOCK(huart);
 80041c2:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    return HAL_OK;
 80041c6:	4618      	mov	r0, r3
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80041c8:	602c      	str	r4, [r5, #0]
  }
}
 80041ca:	bc30      	pop	{r4, r5}
 80041cc:	4770      	bx	lr
      return HAL_ERROR;
 80041ce:	2001      	movs	r0, #1
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop

080041d4 <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80041d4:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 80041d8:	2b20      	cmp	r3, #32
 80041da:	d001      	beq.n	80041e0 <HAL_UART_Receive_IT+0xc>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80041dc:	2002      	movs	r0, #2
  }
}
 80041de:	4770      	bx	lr
    if((pData == NULL ) || (Size == 0U))
 80041e0:	b349      	cbz	r1, 8004236 <HAL_UART_Receive_IT+0x62>
 80041e2:	b342      	cbz	r2, 8004236 <HAL_UART_Receive_IT+0x62>
    __HAL_LOCK(huart);
 80041e4:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d0f7      	beq.n	80041dc <HAL_UART_Receive_IT+0x8>
    UART_MASK_COMPUTATION(huart);
 80041ec:	6883      	ldr	r3, [r0, #8]
    huart->pRxBuffPtr = pData;
 80041ee:	6541      	str	r1, [r0, #84]	; 0x54
    UART_MASK_COMPUTATION(huart);
 80041f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    __HAL_LOCK(huart);
 80041f4:	f04f 0101 	mov.w	r1, #1
    huart->RxXferSize = Size;
 80041f8:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 80041fc:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    __HAL_LOCK(huart);
 8004200:	f880 1068 	strb.w	r1, [r0, #104]	; 0x68
    UART_MASK_COMPUTATION(huart);
 8004204:	d027      	beq.n	8004256 <HAL_UART_Receive_IT+0x82>
 8004206:	b9c3      	cbnz	r3, 800423a <HAL_UART_Receive_IT+0x66>
 8004208:	6903      	ldr	r3, [r0, #16]
 800420a:	b303      	cbz	r3, 800424e <HAL_UART_Receive_IT+0x7a>
 800420c:	237f      	movs	r3, #127	; 0x7f
 800420e:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004212:	6802      	ldr	r2, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004214:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004216:	2122      	movs	r1, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004218:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800421a:	f880 106a 	strb.w	r1, [r0, #106]	; 0x6a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800421e:	6891      	ldr	r1, [r2, #8]
    __HAL_UNLOCK(huart);
 8004220:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004224:	f041 0101 	orr.w	r1, r1, #1
 8004228:	6091      	str	r1, [r2, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800422a:	6811      	ldr	r1, [r2, #0]
 800422c:	f441 7190 	orr.w	r1, r1, #288	; 0x120
    return HAL_OK;
 8004230:	4618      	mov	r0, r3
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004232:	6011      	str	r1, [r2, #0]
    return HAL_OK;
 8004234:	4770      	bx	lr
      return HAL_ERROR;
 8004236:	2001      	movs	r0, #1
 8004238:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 800423a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800423e:	d1e8      	bne.n	8004212 <HAL_UART_Receive_IT+0x3e>
 8004240:	6903      	ldr	r3, [r0, #16]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d0e2      	beq.n	800420c <HAL_UART_Receive_IT+0x38>
 8004246:	233f      	movs	r3, #63	; 0x3f
 8004248:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 800424c:	e7e1      	b.n	8004212 <HAL_UART_Receive_IT+0x3e>
 800424e:	23ff      	movs	r3, #255	; 0xff
 8004250:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8004254:	e7dd      	b.n	8004212 <HAL_UART_Receive_IT+0x3e>
 8004256:	6903      	ldr	r3, [r0, #16]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d1f8      	bne.n	800424e <HAL_UART_Receive_IT+0x7a>
 800425c:	f240 13ff 	movw	r3, #511	; 0x1ff
 8004260:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8004264:	e7d5      	b.n	8004212 <HAL_UART_Receive_IT+0x3e>
 8004266:	bf00      	nop

08004268 <HAL_UART_TxCpltCallback>:
 8004268:	4770      	bx	lr
 800426a:	bf00      	nop

0800426c <HAL_UART_ErrorCallback>:
 800426c:	4770      	bx	lr
 800426e:	bf00      	nop

08004270 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004270:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8004272:	6a43      	ldr	r3, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8004274:	2200      	movs	r2, #0
 8004276:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;

  HAL_UART_ErrorCallback(huart);
 800427a:	4618      	mov	r0, r3
  huart->TxXferCount = 0U;
 800427c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8004280:	f7ff fff4 	bl	800426c <HAL_UART_ErrorCallback>
 8004284:	bd08      	pop	{r3, pc}
 8004286:	bf00      	nop

08004288 <UART_SetConfig>:
{
 8004288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800428a:	6804      	ldr	r4, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800428c:	6907      	ldr	r7, [r0, #16]
 800428e:	6883      	ldr	r3, [r0, #8]
 8004290:	6946      	ldr	r6, [r0, #20]
 8004292:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8004294:	4a62      	ldr	r2, [pc, #392]	; (8004420 <UART_SetConfig+0x198>)
{
 8004296:	4605      	mov	r5, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004298:	433b      	orrs	r3, r7
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800429a:	6820      	ldr	r0, [r4, #0]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800429c:	6a2f      	ldr	r7, [r5, #32]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800429e:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80042a0:	4002      	ands	r2, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80042a2:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80042a4:	4313      	orrs	r3, r2
 80042a6:	6023      	str	r3, [r4, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042a8:	6862      	ldr	r2, [r4, #4]
 80042aa:	68ee      	ldr	r6, [r5, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80042ac:	69ab      	ldr	r3, [r5, #24]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042ae:	485d      	ldr	r0, [pc, #372]	; (8004424 <UART_SetConfig+0x19c>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042b0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80042b4:	4332      	orrs	r2, r6
 80042b6:	6062      	str	r2, [r4, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80042b8:	68a2      	ldr	r2, [r4, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80042ba:	433b      	orrs	r3, r7
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80042bc:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 80042c0:	4313      	orrs	r3, r2
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042c2:	4284      	cmp	r4, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80042c4:	60a3      	str	r3, [r4, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042c6:	d01b      	beq.n	8004300 <UART_SetConfig+0x78>
 80042c8:	4b57      	ldr	r3, [pc, #348]	; (8004428 <UART_SetConfig+0x1a0>)
 80042ca:	429c      	cmp	r4, r3
 80042cc:	d00a      	beq.n	80042e4 <UART_SetConfig+0x5c>
 80042ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80042d2:	429c      	cmp	r4, r3
 80042d4:	d006      	beq.n	80042e4 <UART_SetConfig+0x5c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042d6:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80042da:	d158      	bne.n	800438e <UART_SetConfig+0x106>
 80042dc:	2300      	movs	r3, #0
        ret = HAL_ERROR;
 80042de:	2001      	movs	r0, #1
    huart->Instance->BRR = brrtemp;
 80042e0:	60e3      	str	r3, [r4, #12]
 80042e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042e4:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80042e8:	d053      	beq.n	8004392 <UART_SetConfig+0x10a>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80042ea:	f7ff f953 	bl	8003594 <HAL_RCC_GetPCLK1Freq>
 80042ee:	686b      	ldr	r3, [r5, #4]
 80042f0:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80042f4:	fbb0 f0f3 	udiv	r0, r0, r3
 80042f8:	b280      	uxth	r0, r0
 80042fa:	60e0      	str	r0, [r4, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 80042fc:	2000      	movs	r0, #0
        break;
 80042fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004300:	4b4a      	ldr	r3, [pc, #296]	; (800442c <UART_SetConfig+0x1a4>)
 8004302:	4a4b      	ldr	r2, [pc, #300]	; (8004430 <UART_SetConfig+0x1a8>)
 8004304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004306:	f003 0303 	and.w	r3, r3, #3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800430a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800430e:	5cd3      	ldrb	r3, [r2, r3]
 8004310:	d051      	beq.n	80043b6 <UART_SetConfig+0x12e>
    switch (clocksource)
 8004312:	2b08      	cmp	r3, #8
 8004314:	d83b      	bhi.n	800438e <UART_SetConfig+0x106>
 8004316:	a201      	add	r2, pc, #4	; (adr r2, 800431c <UART_SetConfig+0x94>)
 8004318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800431c:	080042eb 	.word	0x080042eb
 8004320:	08004389 	.word	0x08004389
 8004324:	0800436f 	.word	0x0800436f
 8004328:	0800438f 	.word	0x0800438f
 800432c:	08004357 	.word	0x08004357
 8004330:	0800438f 	.word	0x0800438f
 8004334:	0800438f 	.word	0x0800438f
 8004338:	0800438f 	.word	0x0800438f
 800433c:	08004341 	.word	0x08004341
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004340:	686a      	ldr	r2, [r5, #4]
 8004342:	4938      	ldr	r1, [pc, #224]	; (8004424 <UART_SetConfig+0x19c>)
 8004344:	0853      	lsrs	r3, r2, #1
 8004346:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800434a:	fbb3 f3f2 	udiv	r3, r3, r2
 800434e:	b29b      	uxth	r3, r3
 8004350:	60cb      	str	r3, [r1, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004352:	2000      	movs	r0, #0
        break;
 8004354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004356:	f7ff f81b 	bl	8003390 <HAL_RCC_GetSysClockFreq>
 800435a:	686b      	ldr	r3, [r5, #4]
 800435c:	4a31      	ldr	r2, [pc, #196]	; (8004424 <UART_SetConfig+0x19c>)
 800435e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8004362:	fbb0 f0f3 	udiv	r0, r0, r3
 8004366:	b280      	uxth	r0, r0
 8004368:	60d0      	str	r0, [r2, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800436a:	2000      	movs	r0, #0
        break;
 800436c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800436e:	686a      	ldr	r2, [r5, #4]
 8004370:	492c      	ldr	r1, [pc, #176]	; (8004424 <UART_SetConfig+0x19c>)
 8004372:	0853      	lsrs	r3, r2, #1
 8004374:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8004378:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 800437c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004380:	b29b      	uxth	r3, r3
 8004382:	60cb      	str	r3, [r1, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004384:	2000      	movs	r0, #0
        break;
 8004386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004388:	f7ff f91c 	bl	80035c4 <HAL_RCC_GetPCLK2Freq>
 800438c:	e7e5      	b.n	800435a <UART_SetConfig+0xd2>
        ret = HAL_ERROR;
 800438e:	2001      	movs	r0, #1
  return ret;
 8004390:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004392:	f7ff f8ff 	bl	8003594 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004396:	686a      	ldr	r2, [r5, #4]
 8004398:	682c      	ldr	r4, [r5, #0]
 800439a:	0853      	lsrs	r3, r2, #1
 800439c:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80043a0:	fbb0 f0f2 	udiv	r0, r0, r2
 80043a4:	f3c0 0342 	ubfx	r3, r0, #1, #3
 80043a8:	f020 000f 	bic.w	r0, r0, #15
 80043ac:	4303      	orrs	r3, r0
 80043ae:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80043b0:	2000      	movs	r0, #0
    huart->Instance->BRR = brrtemp;
 80043b2:	60e3      	str	r3, [r4, #12]
 80043b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (clocksource)
 80043b6:	2b08      	cmp	r3, #8
 80043b8:	d890      	bhi.n	80042dc <UART_SetConfig+0x54>
 80043ba:	a201      	add	r2, pc, #4	; (adr r2, 80043c0 <UART_SetConfig+0x138>)
 80043bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043c0:	08004393 	.word	0x08004393
 80043c4:	080043e5 	.word	0x080043e5
 80043c8:	0800440d 	.word	0x0800440d
 80043cc:	080042dd 	.word	0x080042dd
 80043d0:	08004407 	.word	0x08004407
 80043d4:	080042dd 	.word	0x080042dd
 80043d8:	080042dd 	.word	0x080042dd
 80043dc:	080042dd 	.word	0x080042dd
 80043e0:	080043eb 	.word	0x080043eb
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80043e4:	f7ff f8ee 	bl	80035c4 <HAL_RCC_GetPCLK2Freq>
 80043e8:	e7d5      	b.n	8004396 <UART_SetConfig+0x10e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80043ea:	686b      	ldr	r3, [r5, #4]
 80043ec:	085a      	lsrs	r2, r3, #1
 80043ee:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 80043f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80043f6:	f3c2 0342 	ubfx	r3, r2, #1, #3
 80043fa:	f022 020f 	bic.w	r2, r2, #15
 80043fe:	4313      	orrs	r3, r2
 8004400:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8004402:	2000      	movs	r0, #0
        break;
 8004404:	e76c      	b.n	80042e0 <UART_SetConfig+0x58>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004406:	f7fe ffc3 	bl	8003390 <HAL_RCC_GetSysClockFreq>
 800440a:	e7c4      	b.n	8004396 <UART_SetConfig+0x10e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800440c:	686a      	ldr	r2, [r5, #4]
 800440e:	0853      	lsrs	r3, r2, #1
 8004410:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8004414:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8004418:	fbb3 f2f2 	udiv	r2, r3, r2
 800441c:	e7eb      	b.n	80043f6 <UART_SetConfig+0x16e>
 800441e:	bf00      	nop
 8004420:	efff69f3 	.word	0xefff69f3
 8004424:	40013800 	.word	0x40013800
 8004428:	40004400 	.word	0x40004400
 800442c:	40021000 	.word	0x40021000
 8004430:	0800807c 	.word	0x0800807c

08004434 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004434:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004436:	07da      	lsls	r2, r3, #31
{
 8004438:	b410      	push	{r4}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800443a:	d506      	bpl.n	800444a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800443c:	6801      	ldr	r1, [r0, #0]
 800443e:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8004440:	684a      	ldr	r2, [r1, #4]
 8004442:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004446:	4322      	orrs	r2, r4
 8004448:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800444a:	079c      	lsls	r4, r3, #30
 800444c:	d506      	bpl.n	800445c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800444e:	6801      	ldr	r1, [r0, #0]
 8004450:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8004452:	684a      	ldr	r2, [r1, #4]
 8004454:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004458:	4322      	orrs	r2, r4
 800445a:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800445c:	0759      	lsls	r1, r3, #29
 800445e:	d506      	bpl.n	800446e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004460:	6801      	ldr	r1, [r0, #0]
 8004462:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8004464:	684a      	ldr	r2, [r1, #4]
 8004466:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800446a:	4322      	orrs	r2, r4
 800446c:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800446e:	071a      	lsls	r2, r3, #28
 8004470:	d506      	bpl.n	8004480 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004472:	6801      	ldr	r1, [r0, #0]
 8004474:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8004476:	684a      	ldr	r2, [r1, #4]
 8004478:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800447c:	4322      	orrs	r2, r4
 800447e:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004480:	06dc      	lsls	r4, r3, #27
 8004482:	d506      	bpl.n	8004492 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004484:	6801      	ldr	r1, [r0, #0]
 8004486:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8004488:	688a      	ldr	r2, [r1, #8]
 800448a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800448e:	4322      	orrs	r2, r4
 8004490:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004492:	0699      	lsls	r1, r3, #26
 8004494:	d506      	bpl.n	80044a4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004496:	6801      	ldr	r1, [r0, #0]
 8004498:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800449a:	688a      	ldr	r2, [r1, #8]
 800449c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80044a0:	4322      	orrs	r2, r4
 80044a2:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80044a4:	065a      	lsls	r2, r3, #25
 80044a6:	d509      	bpl.n	80044bc <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80044a8:	6801      	ldr	r1, [r0, #0]
 80044aa:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80044ac:	684a      	ldr	r2, [r1, #4]
 80044ae:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80044b2:	4322      	orrs	r2, r4
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80044b4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80044b8:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80044ba:	d00b      	beq.n	80044d4 <UART_AdvFeatureConfig+0xa0>
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80044bc:	061b      	lsls	r3, r3, #24
 80044be:	d506      	bpl.n	80044ce <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80044c0:	6802      	ldr	r2, [r0, #0]
 80044c2:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80044c4:	6853      	ldr	r3, [r2, #4]
 80044c6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80044ca:	430b      	orrs	r3, r1
 80044cc:	6053      	str	r3, [r2, #4]
}
 80044ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044d2:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80044d4:	684a      	ldr	r2, [r1, #4]
 80044d6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80044d8:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80044dc:	4322      	orrs	r2, r4
 80044de:	604a      	str	r2, [r1, #4]
 80044e0:	e7ec      	b.n	80044bc <UART_AdvFeatureConfig+0x88>
 80044e2:	bf00      	nop

080044e4 <UART_WaitOnFlagUntilTimeout>:
{
 80044e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044e8:	9d08      	ldr	r5, [sp, #32]
 80044ea:	4680      	mov	r8, r0
 80044ec:	460f      	mov	r7, r1
 80044ee:	4616      	mov	r6, r2
 80044f0:	4699      	mov	r9, r3
 80044f2:	f8d8 4000 	ldr.w	r4, [r8]
 80044f6:	e001      	b.n	80044fc <UART_WaitOnFlagUntilTimeout+0x18>
    if(Timeout != HAL_MAX_DELAY)
 80044f8:	1c6b      	adds	r3, r5, #1
 80044fa:	d10a      	bne.n	8004512 <UART_WaitOnFlagUntilTimeout+0x2e>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044fc:	69e0      	ldr	r0, [r4, #28]
 80044fe:	ea37 0300 	bics.w	r3, r7, r0
 8004502:	bf0c      	ite	eq
 8004504:	2001      	moveq	r0, #1
 8004506:	2000      	movne	r0, #0
 8004508:	42b0      	cmp	r0, r6
 800450a:	d0f5      	beq.n	80044f8 <UART_WaitOnFlagUntilTimeout+0x14>
  return HAL_OK;
 800450c:	2000      	movs	r0, #0
}
 800450e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004512:	b13d      	cbz	r5, 8004524 <UART_WaitOnFlagUntilTimeout+0x40>
 8004514:	f7fc fca0 	bl	8000e58 <HAL_GetTick>
 8004518:	eba0 0009 	sub.w	r0, r0, r9
 800451c:	4285      	cmp	r5, r0
 800451e:	d2e8      	bcs.n	80044f2 <UART_WaitOnFlagUntilTimeout+0xe>
 8004520:	f8d8 4000 	ldr.w	r4, [r8]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004524:	6823      	ldr	r3, [r4, #0]
 8004526:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800452a:	6023      	str	r3, [r4, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800452c:	68a3      	ldr	r3, [r4, #8]
        huart->gState  = HAL_UART_STATE_READY;
 800452e:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004530:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8004534:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004536:	60a3      	str	r3, [r4, #8]
        __HAL_UNLOCK(huart);
 8004538:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 800453a:	f888 2069 	strb.w	r2, [r8, #105]	; 0x69
        __HAL_UNLOCK(huart);
 800453e:	f888 1068 	strb.w	r1, [r8, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8004542:	f888 206a 	strb.w	r2, [r8, #106]	; 0x6a
 8004546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800454a:	bf00      	nop

0800454c <UART_CheckIdleState>:
{
 800454c:	b570      	push	{r4, r5, r6, lr}
 800454e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004550:	2500      	movs	r5, #0
{
 8004552:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004554:	66c5      	str	r5, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8004556:	f7fc fc7f 	bl	8000e58 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800455a:	6823      	ldr	r3, [r4, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 8004560:	4606      	mov	r6, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004562:	d40c      	bmi.n	800457e <UART_CheckIdleState+0x32>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	075b      	lsls	r3, r3, #29
 8004568:	d417      	bmi.n	800459a <UART_CheckIdleState+0x4e>
  huart->gState  = HAL_UART_STATE_READY;
 800456a:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800456c:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 800456e:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8004572:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8004576:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
}
 800457a:	b002      	add	sp, #8
 800457c:	bd70      	pop	{r4, r5, r6, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800457e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004582:	9300      	str	r3, [sp, #0]
 8004584:	462a      	mov	r2, r5
 8004586:	4603      	mov	r3, r0
 8004588:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800458c:	4620      	mov	r0, r4
 800458e:	f7ff ffa9 	bl	80044e4 <UART_WaitOnFlagUntilTimeout>
 8004592:	b180      	cbz	r0, 80045b6 <UART_CheckIdleState+0x6a>
      return HAL_TIMEOUT;
 8004594:	2003      	movs	r0, #3
}
 8004596:	b002      	add	sp, #8
 8004598:	bd70      	pop	{r4, r5, r6, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800459a:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 800459e:	9200      	str	r2, [sp, #0]
 80045a0:	4633      	mov	r3, r6
 80045a2:	2200      	movs	r2, #0
 80045a4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80045a8:	4620      	mov	r0, r4
 80045aa:	f7ff ff9b 	bl	80044e4 <UART_WaitOnFlagUntilTimeout>
 80045ae:	2800      	cmp	r0, #0
 80045b0:	d0db      	beq.n	800456a <UART_CheckIdleState+0x1e>
      return HAL_TIMEOUT;
 80045b2:	2003      	movs	r0, #3
 80045b4:	e7ef      	b.n	8004596 <UART_CheckIdleState+0x4a>
 80045b6:	6823      	ldr	r3, [r4, #0]
 80045b8:	e7d4      	b.n	8004564 <UART_CheckIdleState+0x18>
 80045ba:	bf00      	nop

080045bc <HAL_UART_Init>:
  if(huart == NULL)
 80045bc:	b390      	cbz	r0, 8004624 <HAL_UART_Init+0x68>
  if(huart->gState == HAL_UART_STATE_RESET)
 80045be:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
{
 80045c2:	b510      	push	{r4, lr}
  if(huart->gState == HAL_UART_STATE_RESET)
 80045c4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80045c8:	4604      	mov	r4, r0
 80045ca:	b303      	cbz	r3, 800460e <HAL_UART_Init+0x52>
  __HAL_UART_DISABLE(huart);
 80045cc:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80045ce:	2324      	movs	r3, #36	; 0x24
 80045d0:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 80045d4:	6813      	ldr	r3, [r2, #0]
 80045d6:	f023 0301 	bic.w	r3, r3, #1
 80045da:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80045dc:	4620      	mov	r0, r4
 80045de:	f7ff fe53 	bl	8004288 <UART_SetConfig>
 80045e2:	2801      	cmp	r0, #1
 80045e4:	d018      	beq.n	8004618 <HAL_UART_Init+0x5c>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80045e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80045e8:	b9c3      	cbnz	r3, 800461c <HAL_UART_Init+0x60>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045ea:	6823      	ldr	r3, [r4, #0]
 80045ec:	685a      	ldr	r2, [r3, #4]
 80045ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045f4:	689a      	ldr	r2, [r3, #8]
 80045f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045fa:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8004602:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8004604:	601a      	str	r2, [r3, #0]
}
 8004606:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 800460a:	f7ff bf9f 	b.w	800454c <UART_CheckIdleState>
    huart->Lock = HAL_UNLOCKED;
 800460e:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8004612:	f002 f845 	bl	80066a0 <HAL_UART_MspInit>
 8004616:	e7d9      	b.n	80045cc <HAL_UART_Init+0x10>
}
 8004618:	2001      	movs	r0, #1
 800461a:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 800461c:	4620      	mov	r0, r4
 800461e:	f7ff ff09 	bl	8004434 <UART_AdvFeatureConfig>
 8004622:	e7e2      	b.n	80045ea <HAL_UART_Init+0x2e>
}
 8004624:	2001      	movs	r0, #1
 8004626:	4770      	bx	lr

08004628 <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004628:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800462c:	2b21      	cmp	r3, #33	; 0x21
 800462e:	d001      	beq.n	8004634 <UART_Transmit_IT+0xc>
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 8004630:	2002      	movs	r0, #2
  }
}
 8004632:	4770      	bx	lr
    if(huart->TxXferCount == 0U)
 8004634:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8004638:	b29b      	uxth	r3, r3
 800463a:	b18b      	cbz	r3, 8004660 <UART_Transmit_IT+0x38>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800463c:	6883      	ldr	r3, [r0, #8]
 800463e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004642:	d018      	beq.n	8004676 <UART_Transmit_IT+0x4e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8004644:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8004646:	6802      	ldr	r2, [r0, #0]
 8004648:	1c59      	adds	r1, r3, #1
 800464a:	64c1      	str	r1, [r0, #76]	; 0x4c
 800464c:	781b      	ldrb	r3, [r3, #0]
 800464e:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8004650:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8004654:	3b01      	subs	r3, #1
 8004656:	b29b      	uxth	r3, r3
 8004658:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
      return HAL_OK;
 800465c:	2000      	movs	r0, #0
 800465e:	4770      	bx	lr
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004660:	6802      	ldr	r2, [r0, #0]
 8004662:	6811      	ldr	r1, [r2, #0]
 8004664:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004668:	6011      	str	r1, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800466a:	6811      	ldr	r1, [r2, #0]
 800466c:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8004670:	4618      	mov	r0, r3
 8004672:	6011      	str	r1, [r2, #0]
 8004674:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004676:	6903      	ldr	r3, [r0, #16]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d1e3      	bne.n	8004644 <UART_Transmit_IT+0x1c>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800467c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800467e:	6801      	ldr	r1, [r0, #0]
 8004680:	f833 2b02 	ldrh.w	r2, [r3], #2
 8004684:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004688:	850a      	strh	r2, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800468a:	64c3      	str	r3, [r0, #76]	; 0x4c
 800468c:	e7e0      	b.n	8004650 <UART_Transmit_IT+0x28>
 800468e:	bf00      	nop

08004690 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004690:	b538      	push	{r3, r4, r5, lr}
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004692:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8004696:	2b22      	cmp	r3, #34	; 0x22
 8004698:	d006      	beq.n	80046a8 <UART_Receive_IT+0x18>
    return HAL_OK;
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800469a:	6802      	ldr	r2, [r0, #0]
 800469c:	6993      	ldr	r3, [r2, #24]
 800469e:	f043 0308 	orr.w	r3, r3, #8
 80046a2:	6193      	str	r3, [r2, #24]

    return HAL_BUSY;
 80046a4:	2002      	movs	r0, #2
 80046a6:	bd38      	pop	{r3, r4, r5, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80046a8:	6803      	ldr	r3, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046aa:	6882      	ldr	r2, [r0, #8]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80046ac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
  uint16_t  uhMask = huart->Mask;
 80046ae:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046b2:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80046b6:	b29b      	uxth	r3, r3
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046b8:	d01d      	beq.n	80046f6 <UART_Receive_IT+0x66>
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 80046ba:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80046bc:	400b      	ands	r3, r1
 80046be:	1c51      	adds	r1, r2, #1
 80046c0:	6541      	str	r1, [r0, #84]	; 0x54
 80046c2:	7013      	strb	r3, [r2, #0]
    if(--huart->RxXferCount == 0U)
 80046c4:	f8b0 405a 	ldrh.w	r4, [r0, #90]	; 0x5a
 80046c8:	3c01      	subs	r4, #1
 80046ca:	b2a4      	uxth	r4, r4
 80046cc:	f8a0 405a 	strh.w	r4, [r0, #90]	; 0x5a
 80046d0:	b10c      	cbz	r4, 80046d6 <UART_Receive_IT+0x46>
    return HAL_OK;
 80046d2:	2000      	movs	r0, #0
  }
}
 80046d4:	bd38      	pop	{r3, r4, r5, pc}
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046d6:	6803      	ldr	r3, [r0, #0]
 80046d8:	6819      	ldr	r1, [r3, #0]
 80046da:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 80046de:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046e0:	6899      	ldr	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 80046e2:	2520      	movs	r5, #32
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046e4:	f021 0101 	bic.w	r1, r1, #1
 80046e8:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 80046ea:	f880 506a 	strb.w	r5, [r0, #106]	; 0x6a
      HAL_UART_RxCpltCallback(huart);
 80046ee:	f000 fc27 	bl	8004f40 <HAL_UART_RxCpltCallback>
 80046f2:	4620      	mov	r0, r4
 80046f4:	bd38      	pop	{r3, r4, r5, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046f6:	6902      	ldr	r2, [r0, #16]
 80046f8:	2a00      	cmp	r2, #0
 80046fa:	d1de      	bne.n	80046ba <UART_Receive_IT+0x2a>
      *tmp = (uint16_t)(uhdata & uhMask);
 80046fc:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80046fe:	400b      	ands	r3, r1
 8004700:	f822 3b02 	strh.w	r3, [r2], #2
      huart->pRxBuffPtr +=2U;
 8004704:	6542      	str	r2, [r0, #84]	; 0x54
 8004706:	e7dd      	b.n	80046c4 <UART_Receive_IT+0x34>

08004708 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004708:	6803      	ldr	r3, [r0, #0]
 800470a:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800470c:	6819      	ldr	r1, [r3, #0]
{
 800470e:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8004710:	0715      	lsls	r5, r2, #28
{
 8004712:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8004714:	d110      	bne.n	8004738 <HAL_UART_IRQHandler+0x30>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004716:	0696      	lsls	r6, r2, #26
 8004718:	d45b      	bmi.n	80047d2 <HAL_UART_IRQHandler+0xca>
  cr3its = READ_REG(huart->Instance->CR3);
 800471a:	6898      	ldr	r0, [r3, #8]
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 800471c:	02d5      	lsls	r5, r2, #11
 800471e:	d501      	bpl.n	8004724 <HAL_UART_IRQHandler+0x1c>
 8004720:	0240      	lsls	r0, r0, #9
 8004722:	d47f      	bmi.n	8004824 <HAL_UART_IRQHandler+0x11c>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004724:	0616      	lsls	r6, r2, #24
 8004726:	d502      	bpl.n	800472e <HAL_UART_IRQHandler+0x26>
 8004728:	060d      	lsls	r5, r1, #24
 800472a:	f100 808c 	bmi.w	8004846 <HAL_UART_IRQHandler+0x13e>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800472e:	0650      	lsls	r0, r2, #25
 8004730:	d501      	bpl.n	8004736 <HAL_UART_IRQHandler+0x2e>
 8004732:	064a      	lsls	r2, r1, #25
 8004734:	d464      	bmi.n	8004800 <HAL_UART_IRQHandler+0xf8>
 8004736:	bd70      	pop	{r4, r5, r6, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 8004738:	6898      	ldr	r0, [r3, #8]
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 800473a:	f010 0501 	ands.w	r5, r0, #1
 800473e:	d04e      	beq.n	80047de <HAL_UART_IRQHandler+0xd6>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004740:	07d6      	lsls	r6, r2, #31
 8004742:	d507      	bpl.n	8004754 <HAL_UART_IRQHandler+0x4c>
 8004744:	05c8      	lsls	r0, r1, #23
 8004746:	d505      	bpl.n	8004754 <HAL_UART_IRQHandler+0x4c>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8004748:	2001      	movs	r0, #1
 800474a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800474c:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800474e:	f040 0001 	orr.w	r0, r0, #1
 8004752:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004754:	0796      	lsls	r6, r2, #30
 8004756:	d548      	bpl.n	80047ea <HAL_UART_IRQHandler+0xe2>
 8004758:	b13d      	cbz	r5, 800476a <HAL_UART_IRQHandler+0x62>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 800475a:	2002      	movs	r0, #2
 800475c:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800475e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8004760:	f040 0004 	orr.w	r0, r0, #4
 8004764:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004766:	0750      	lsls	r0, r2, #29
 8004768:	d443      	bmi.n	80047f2 <HAL_UART_IRQHandler+0xea>
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 800476a:	0710      	lsls	r0, r2, #28
 800476c:	d503      	bpl.n	8004776 <HAL_UART_IRQHandler+0x6e>
 800476e:	068e      	lsls	r6, r1, #26
 8004770:	d451      	bmi.n	8004816 <HAL_UART_IRQHandler+0x10e>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004772:	2d00      	cmp	r5, #0
 8004774:	d14f      	bne.n	8004816 <HAL_UART_IRQHandler+0x10e>
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004776:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8004778:	2800      	cmp	r0, #0
 800477a:	d0dc      	beq.n	8004736 <HAL_UART_IRQHandler+0x2e>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800477c:	0690      	lsls	r0, r2, #26
 800477e:	d501      	bpl.n	8004784 <HAL_UART_IRQHandler+0x7c>
 8004780:	0689      	lsls	r1, r1, #26
 8004782:	d465      	bmi.n	8004850 <HAL_UART_IRQHandler+0x148>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8004784:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8004786:	0712      	lsls	r2, r2, #28
 8004788:	d403      	bmi.n	8004792 <HAL_UART_IRQHandler+0x8a>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 800478a:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800478c:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8004790:	d063      	beq.n	800485a <HAL_UART_IRQHandler+0x152>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004798:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800479a:	689a      	ldr	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 800479c:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800479e:	f022 0201 	bic.w	r2, r2, #1
 80047a2:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 80047a4:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047a8:	689a      	ldr	r2, [r3, #8]
 80047aa:	0656      	lsls	r6, r2, #25
 80047ac:	d547      	bpl.n	800483e <HAL_UART_IRQHandler+0x136>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047ae:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 80047b0:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047b6:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 80047b8:	2800      	cmp	r0, #0
 80047ba:	d040      	beq.n	800483e <HAL_UART_IRQHandler+0x136>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80047bc:	4b29      	ldr	r3, [pc, #164]	; (8004864 <HAL_UART_IRQHandler+0x15c>)
 80047be:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80047c0:	f7fd f872 	bl	80018a8 <HAL_DMA_Abort_IT>
 80047c4:	2800      	cmp	r0, #0
 80047c6:	d0b6      	beq.n	8004736 <HAL_UART_IRQHandler+0x2e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80047c8:	6e60      	ldr	r0, [r4, #100]	; 0x64
}
 80047ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80047ce:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80047d0:	4718      	bx	r3
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80047d2:	068d      	lsls	r5, r1, #26
 80047d4:	d5a1      	bpl.n	800471a <HAL_UART_IRQHandler+0x12>
}
 80047d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80047da:	f7ff bf59 	b.w	8004690 <UART_Receive_IT>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 80047de:	f411 7f90 	tst.w	r1, #288	; 0x120
 80047e2:	d09b      	beq.n	800471c <HAL_UART_IRQHandler+0x14>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80047e4:	07d6      	lsls	r6, r2, #31
 80047e6:	d5b5      	bpl.n	8004754 <HAL_UART_IRQHandler+0x4c>
 80047e8:	e7ac      	b.n	8004744 <HAL_UART_IRQHandler+0x3c>
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80047ea:	0756      	lsls	r6, r2, #29
 80047ec:	d5bd      	bpl.n	800476a <HAL_UART_IRQHandler+0x62>
 80047ee:	2d00      	cmp	r5, #0
 80047f0:	d0bb      	beq.n	800476a <HAL_UART_IRQHandler+0x62>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 80047f2:	2004      	movs	r0, #4
 80047f4:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80047f6:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80047f8:	f040 0002 	orr.w	r0, r0, #2
 80047fc:	66e0      	str	r0, [r4, #108]	; 0x6c
 80047fe:	e7b4      	b.n	800476a <HAL_UART_IRQHandler+0x62>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004800:	681a      	ldr	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004802:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004804:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004808:	601a      	str	r2, [r3, #0]
  HAL_UART_TxCpltCallback(huart);
 800480a:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 800480c:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
  HAL_UART_TxCpltCallback(huart);
 8004810:	f7ff fd2a 	bl	8004268 <HAL_UART_TxCpltCallback>
 8004814:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8004816:	2008      	movs	r0, #8
 8004818:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800481a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800481c:	f040 0008 	orr.w	r0, r0, #8
 8004820:	66e0      	str	r0, [r4, #108]	; 0x6c
 8004822:	e7a8      	b.n	8004776 <HAL_UART_IRQHandler+0x6e>
    huart->gState  = HAL_UART_STATE_READY;
 8004824:	2220      	movs	r2, #32
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8004826:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 800482a:	6219      	str	r1, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800482c:	4620      	mov	r0, r4
    huart->gState  = HAL_UART_STATE_READY;
 800482e:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
    huart->RxState = HAL_UART_STATE_READY;
 8004832:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
}
 8004836:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800483a:	f000 b815 	b.w	8004868 <HAL_UARTEx_WakeupCallback>
            HAL_UART_ErrorCallback(huart);
 800483e:	4620      	mov	r0, r4
 8004840:	f7ff fd14 	bl	800426c <HAL_UART_ErrorCallback>
 8004844:	bd70      	pop	{r4, r5, r6, pc}
    UART_Transmit_IT(huart);
 8004846:	4620      	mov	r0, r4
}
 8004848:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    UART_Transmit_IT(huart);
 800484c:	f7ff beec 	b.w	8004628 <UART_Transmit_IT>
        UART_Receive_IT(huart);
 8004850:	4620      	mov	r0, r4
 8004852:	f7ff ff1d 	bl	8004690 <UART_Receive_IT>
 8004856:	6823      	ldr	r3, [r4, #0]
 8004858:	e794      	b.n	8004784 <HAL_UART_IRQHandler+0x7c>
        HAL_UART_ErrorCallback(huart);
 800485a:	4620      	mov	r0, r4
 800485c:	f7ff fd06 	bl	800426c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004860:	66e5      	str	r5, [r4, #108]	; 0x6c
 8004862:	bd70      	pop	{r4, r5, r6, pc}
 8004864:	08004271 	.word	0x08004271

08004868 <HAL_UARTEx_WakeupCallback>:
  * @brief  UART wakeup from Stop mode callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004868:	4770      	bx	lr
 800486a:	bf00      	nop

0800486c <adc_comms>:
extern ADC_HandleTypeDef hadc2;


void adc_comms(){

	adc_raw_voltage =  ADC1_buffer[0];
 800486c:	4b77      	ldr	r3, [pc, #476]	; (8004a4c <adc_comms+0x1e0>)
	raw_ambient_temp = ADC1_buffer[2];
	raw_geyser_temp = ADC1_buffer[3];


	//Converting Voltage
	adc_buffer_voltage = ((float)(adc_raw_voltage-2072.202f)/0.008629f)*((float)(adc_raw_voltage-2072.202f)/0.008629f)+adc_buffer_voltage;
 800486e:	eddf 7a78 	vldr	s15, [pc, #480]	; 8004a50 <adc_comms+0x1e4>
	adc_raw_voltage =  ADC1_buffer[0];
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	4877      	ldr	r0, [pc, #476]	; (8004a54 <adc_comms+0x1e8>)
 8004876:	6813      	ldr	r3, [r2, #0]
	adc_raw_current =	ADC1_buffer[1];
 8004878:	4977      	ldr	r1, [pc, #476]	; (8004a58 <adc_comms+0x1ec>)
void adc_comms(){
 800487a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	adc_buffer_voltage = ((float)(adc_raw_voltage-2072.202f)/0.008629f)*((float)(adc_raw_voltage-2072.202f)/0.008629f)+adc_buffer_voltage;
 800487e:	ee07 3a10 	vmov	s14, r3
void adc_comms(){
 8004882:	ed2d 8b02 	vpush	{d8}
	adc_buffer_voltage = ((float)(adc_raw_voltage-2072.202f)/0.008629f)*((float)(adc_raw_voltage-2072.202f)/0.008629f)+adc_buffer_voltage;
 8004886:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800488a:	ed9f 8a74 	vldr	s16, [pc, #464]	; 8004a5c <adc_comms+0x1f0>
 800488e:	4f74      	ldr	r7, [pc, #464]	; (8004a60 <adc_comms+0x1f4>)
	raw_ambient_temp = ADC1_buffer[2];
 8004890:	f8df a210 	ldr.w	sl, [pc, #528]	; 8004aa4 <adc_comms+0x238>
	raw_geyser_temp = ADC1_buffer[3];
 8004894:	f8df 9210 	ldr.w	r9, [pc, #528]	; 8004aa8 <adc_comms+0x23c>
	adc_raw_current =	ADC1_buffer[1];
 8004898:	6856      	ldr	r6, [r2, #4]
	raw_ambient_temp = ADC1_buffer[2];
 800489a:	6895      	ldr	r5, [r2, #8]
	raw_geyser_temp = ADC1_buffer[3];
 800489c:	68d4      	ldr	r4, [r2, #12]
	adc_raw_voltage =  ADC1_buffer[0];
 800489e:	6003      	str	r3, [r0, #0]
	adc_buffer_voltage = ((float)(adc_raw_voltage-2072.202f)/0.008629f)*((float)(adc_raw_voltage-2072.202f)/0.008629f)+adc_buffer_voltage;
 80048a0:	ee37 7a48 	vsub.f32	s14, s14, s16
	adc_raw_current =	ADC1_buffer[1];
 80048a4:	600e      	str	r6, [r1, #0]
	adc_buffer_voltage = ((float)(adc_raw_voltage-2072.202f)/0.008629f)*((float)(adc_raw_voltage-2072.202f)/0.008629f)+adc_buffer_voltage;
 80048a6:	eec7 8a27 	vdiv.f32	s17, s14, s15
 80048aa:	e9d7 0100 	ldrd	r0, r1, [r7]
	raw_ambient_temp = ADC1_buffer[2];
 80048ae:	f8ca 5000 	str.w	r5, [sl]
	raw_geyser_temp = ADC1_buffer[3];
 80048b2:	f8c9 4000 	str.w	r4, [r9]
	adc_buffer_voltage = ((float)(adc_raw_voltage-2072.202f)/0.008629f)*((float)(adc_raw_voltage-2072.202f)/0.008629f)+adc_buffer_voltage;
 80048b6:	f7fc fa33 	bl	8000d20 <__aeabi_ul2f>

	//Converting Current
	adc_buffer_current = ((adc_raw_current-2072.202f)/0.14603f)*((adc_raw_current-2072.202f)/0.14603f)+adc_buffer_current;
 80048ba:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8004aac <adc_comms+0x240>
	adc_buffer_voltage = ((float)(adc_raw_voltage-2072.202f)/0.008629f)*((float)(adc_raw_voltage-2072.202f)/0.008629f)+adc_buffer_voltage;
 80048be:	ee07 0a90 	vmov	s15, r0
 80048c2:	eee8 7aa8 	vfma.f32	s15, s17, s17
 80048c6:	ee17 0a90 	vmov	r0, s15
 80048ca:	f7fc fa6f 	bl	8000dac <__aeabi_f2ulz>
	adc_buffer_current = ((adc_raw_current-2072.202f)/0.14603f)*((adc_raw_current-2072.202f)/0.14603f)+adc_buffer_current;
 80048ce:	ee07 6a90 	vmov	s15, r6
 80048d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048d6:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8004a64 <adc_comms+0x1f8>
 80048da:	ee77 7ac8 	vsub.f32	s15, s15, s16
	adc_buffer_voltage = ((float)(adc_raw_voltage-2072.202f)/0.008629f)*((float)(adc_raw_voltage-2072.202f)/0.008629f)+adc_buffer_voltage;
 80048de:	e9c7 0100 	strd	r0, r1, [r7]
	adc_buffer_current = ((adc_raw_current-2072.202f)/0.14603f)*((adc_raw_current-2072.202f)/0.14603f)+adc_buffer_current;
 80048e2:	ee87 8a87 	vdiv.f32	s16, s15, s14
 80048e6:	e9d8 0100 	ldrd	r0, r1, [r8]
 80048ea:	f7fc fa19 	bl	8000d20 <__aeabi_ul2f>
 80048ee:	ee07 0a90 	vmov	s15, r0
 80048f2:	eee8 7a08 	vfma.f32	s15, s16, s16
 80048f6:	ee17 0a90 	vmov	r0, s15
 80048fa:	f7fc fa57 	bl	8000dac <__aeabi_f2ulz>

	//Converting Ambient temperature
	if( (raw_ambient_temp-615.f)/12.3f < 100){
 80048fe:	ee07 5a90 	vmov	s15, r5
 8004902:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8004a68 <adc_comms+0x1fc>
 8004906:	ed9f 6a59 	vldr	s12, [pc, #356]	; 8004a6c <adc_comms+0x200>
 800490a:	eddf 6a59 	vldr	s13, [pc, #356]	; 8004a70 <adc_comms+0x204>
 800490e:	eef8 7a67 	vcvt.f32.u32	s15, s15
	adc_buffer_current = ((adc_raw_current-2072.202f)/0.14603f)*((adc_raw_current-2072.202f)/0.14603f)+adc_buffer_current;
 8004912:	e9c8 0100 	strd	r0, r1, [r8]
	if( (raw_ambient_temp-615.f)/12.3f < 100){
 8004916:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800491a:	ee87 7a86 	vdiv.f32	s14, s15, s12
 800491e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8004922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004926:	d41d      	bmi.n	8004964 <adc_comms+0xf8>
		raw_ambient_temp = (raw_ambient_temp-615.0f)/12.3f;
		sprintf(ambient_temp,"%ld", raw_ambient_temp);
	}
	//Converting Geyser Temperature
	if( (raw_geyser_temp-615.f)/12.3f < 100){
 8004928:	ee07 4a90 	vmov	s15, r4
 800492c:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8004a68 <adc_comms+0x1fc>
 8004930:	ed9f 6a4e 	vldr	s12, [pc, #312]	; 8004a6c <adc_comms+0x200>
 8004934:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8004a70 <adc_comms+0x204>
 8004938:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800493c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004940:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8004944:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8004948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800494c:	d418      	bmi.n	8004980 <adc_comms+0x114>
		geyser_temp_int = raw_geyser_temp;
		sprintf(geyser_temp,"%lu", raw_geyser_temp);
		sprintf(segment_val, "%lu", raw_geyser_temp);
	}

	adc_counter += 1;
 800494e:	4c49      	ldr	r4, [pc, #292]	; (8004a74 <adc_comms+0x208>)
 8004950:	8823      	ldrh	r3, [r4, #0]
 8004952:	3301      	adds	r3, #1
 8004954:	b29b      	uxth	r3, r3
	if(adc_counter == 80){
 8004956:	2b50      	cmp	r3, #80	; 0x50
	adc_counter += 1;
 8004958:	8023      	strh	r3, [r4, #0]
	if(adc_counter == 80){
 800495a:	d028      	beq.n	80049ae <adc_comms+0x142>

		adc_buffer_voltage = 0;
		adc_buffer_current = 0;
	}

}
 800495c:	ecbd 8b02 	vpop	{d8}
 8004960:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		raw_ambient_temp = (raw_ambient_temp-615.0f)/12.3f;
 8004964:	eefc 7ac7 	vcvt.u32.f32	s15, s14
		sprintf(ambient_temp,"%ld", raw_ambient_temp);
 8004968:	4b43      	ldr	r3, [pc, #268]	; (8004a78 <adc_comms+0x20c>)
 800496a:	4944      	ldr	r1, [pc, #272]	; (8004a7c <adc_comms+0x210>)
 800496c:	6818      	ldr	r0, [r3, #0]
		raw_ambient_temp = (raw_ambient_temp-615.0f)/12.3f;
 800496e:	edca 7a00 	vstr	s15, [sl]
 8004972:	ee17 2a90 	vmov	r2, s15
		sprintf(ambient_temp,"%ld", raw_ambient_temp);
 8004976:	f002 fda5 	bl	80074c4 <siprintf>
 800497a:	f8d9 4000 	ldr.w	r4, [r9]
 800497e:	e7d3      	b.n	8004928 <adc_comms+0xbc>
		raw_geyser_temp = (raw_geyser_temp-615.f)/12.3f;
 8004980:	eefc 7ac7 	vcvt.u32.f32	s15, s14
		sprintf(geyser_temp,"%lu", raw_geyser_temp);
 8004984:	4a3e      	ldr	r2, [pc, #248]	; (8004a80 <adc_comms+0x214>)
		geyser_temp_int = raw_geyser_temp;
 8004986:	4c3f      	ldr	r4, [pc, #252]	; (8004a84 <adc_comms+0x218>)
		sprintf(geyser_temp,"%lu", raw_geyser_temp);
 8004988:	6810      	ldr	r0, [r2, #0]
 800498a:	493f      	ldr	r1, [pc, #252]	; (8004a88 <adc_comms+0x21c>)
		raw_geyser_temp = (raw_geyser_temp-615.f)/12.3f;
 800498c:	edc9 7a00 	vstr	s15, [r9]
 8004990:	ee17 3a90 	vmov	r3, s15
		sprintf(geyser_temp,"%lu", raw_geyser_temp);
 8004994:	ee17 2a90 	vmov	r2, s15
		geyser_temp_int = raw_geyser_temp;
 8004998:	7023      	strb	r3, [r4, #0]
		sprintf(geyser_temp,"%lu", raw_geyser_temp);
 800499a:	f002 fd93 	bl	80074c4 <siprintf>
		sprintf(segment_val, "%lu", raw_geyser_temp);
 800499e:	4b3b      	ldr	r3, [pc, #236]	; (8004a8c <adc_comms+0x220>)
 80049a0:	f8d9 2000 	ldr.w	r2, [r9]
 80049a4:	6818      	ldr	r0, [r3, #0]
 80049a6:	4938      	ldr	r1, [pc, #224]	; (8004a88 <adc_comms+0x21c>)
 80049a8:	f002 fd8c 	bl	80074c4 <siprintf>
 80049ac:	e7cf      	b.n	800494e <adc_comms+0xe2>
		*voltage_int_rms = sqrt(adc_buffer_voltage/80.f);
 80049ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80049b2:	f7fc f9b5 	bl	8000d20 <__aeabi_ul2f>
 80049b6:	ed9f 8a36 	vldr	s16, [pc, #216]	; 8004a90 <adc_comms+0x224>
 80049ba:	4e36      	ldr	r6, [pc, #216]	; (8004a94 <adc_comms+0x228>)
		*current_int_rms = sqrt(adc_buffer_current/80.f);
 80049bc:	4d36      	ldr	r5, [pc, #216]	; (8004a98 <adc_comms+0x22c>)
		*voltage_int_rms = sqrt(adc_buffer_voltage/80.f);
 80049be:	f8d6 9000 	ldr.w	r9, [r6]
 80049c2:	ee07 0a10 	vmov	s14, r0
 80049c6:	eec7 7a08 	vdiv.f32	s15, s14, s16
 80049ca:	ee17 0a90 	vmov	r0, s15
 80049ce:	f7fb fdbb 	bl	8000548 <__aeabi_f2d>
 80049d2:	ec41 0b10 	vmov	d0, r0, r1
 80049d6:	f003 fa15 	bl	8007e04 <sqrt>
 80049da:	ec51 0b10 	vmov	r0, r1, d0
 80049de:	f7fc f8b7 	bl	8000b50 <__aeabi_d2uiz>
 80049e2:	f8c9 0000 	str.w	r0, [r9]
		*current_int_rms = sqrt(adc_buffer_current/80.f);
 80049e6:	e9d8 0100 	ldrd	r0, r1, [r8]
 80049ea:	f7fc f999 	bl	8000d20 <__aeabi_ul2f>
 80049ee:	ee07 0a10 	vmov	s14, r0
 80049f2:	eec7 7a08 	vdiv.f32	s15, s14, s16
 80049f6:	ee17 0a90 	vmov	r0, s15
 80049fa:	f7fb fda5 	bl	8000548 <__aeabi_f2d>
 80049fe:	ec41 0b10 	vmov	d0, r0, r1
 8004a02:	f8d5 9000 	ldr.w	r9, [r5]
 8004a06:	f003 f9fd 	bl	8007e04 <sqrt>
 8004a0a:	ec51 0b10 	vmov	r0, r1, d0
 8004a0e:	f7fc f89f 	bl	8000b50 <__aeabi_d2uiz>
		sprintf(voltage_rms,"%lu", *voltage_int_rms);
 8004a12:	6832      	ldr	r2, [r6, #0]
 8004a14:	4b21      	ldr	r3, [pc, #132]	; (8004a9c <adc_comms+0x230>)
		*current_int_rms = sqrt(adc_buffer_current/80.f);
 8004a16:	f8c9 0000 	str.w	r0, [r9]
		sprintf(voltage_rms,"%lu", *voltage_int_rms);
 8004a1a:	6812      	ldr	r2, [r2, #0]
 8004a1c:	6818      	ldr	r0, [r3, #0]
 8004a1e:	491a      	ldr	r1, [pc, #104]	; (8004a88 <adc_comms+0x21c>)
 8004a20:	f002 fd50 	bl	80074c4 <siprintf>
		sprintf(current_rms,"%lu", *current_int_rms);
 8004a24:	4b1e      	ldr	r3, [pc, #120]	; (8004aa0 <adc_comms+0x234>)
 8004a26:	682a      	ldr	r2, [r5, #0]
 8004a28:	6818      	ldr	r0, [r3, #0]
 8004a2a:	6812      	ldr	r2, [r2, #0]
 8004a2c:	4916      	ldr	r1, [pc, #88]	; (8004a88 <adc_comms+0x21c>)
 8004a2e:	f002 fd49 	bl	80074c4 <siprintf>
}
 8004a32:	ecbd 8b02 	vpop	{d8}
		adc_buffer_voltage = 0;
 8004a36:	2300      	movs	r3, #0
 8004a38:	2200      	movs	r2, #0
 8004a3a:	e9c7 2300 	strd	r2, r3, [r7]
		adc_buffer_current = 0;
 8004a3e:	e9c8 2300 	strd	r2, r3, [r8]
		adc_counter = 0;
 8004a42:	2300      	movs	r3, #0
 8004a44:	8023      	strh	r3, [r4, #0]
}
 8004a46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a4a:	bf00      	nop
 8004a4c:	2000024c 	.word	0x2000024c
 8004a50:	3c0d60a6 	.word	0x3c0d60a6
 8004a54:	20000270 	.word	0x20000270
 8004a58:	2000026c 	.word	0x2000026c
 8004a5c:	4501833b 	.word	0x4501833b
 8004a60:	20000260 	.word	0x20000260
 8004a64:	3e1588e3 	.word	0x3e1588e3
 8004a68:	4419c000 	.word	0x4419c000
 8004a6c:	4144cccd 	.word	0x4144cccd
 8004a70:	42c80000 	.word	0x42c80000
 8004a74:	20000268 	.word	0x20000268
 8004a78:	20000274 	.word	0x20000274
 8004a7c:	08008080 	.word	0x08008080
 8004a80:	2000029c 	.word	0x2000029c
 8004a84:	200002a0 	.word	0x200002a0
 8004a88:	08008084 	.word	0x08008084
 8004a8c:	200002e0 	.word	0x200002e0
 8004a90:	42a00000 	.word	0x42a00000
 8004a94:	20000314 	.word	0x20000314
 8004a98:	2000027c 	.word	0x2000027c
 8004a9c:	20000318 	.word	0x20000318
 8004aa0:	20000280 	.word	0x20000280
 8004aa4:	200002d0 	.word	0x200002d0
 8004aa8:	200002d4 	.word	0x200002d4
 8004aac:	20000258 	.word	0x20000258

08004ab0 <write2Flash>:
extern RTC_HandleTypeDef hrtc;




void write2Flash(){
 8004ab0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	if(log_counter <= 100){
 8004ab4:	4d07      	ldr	r5, [pc, #28]	; (8004ad4 <write2Flash+0x24>)
 8004ab6:	782b      	ldrb	r3, [r5, #0]
 8004ab8:	2b64      	cmp	r3, #100	; 0x64
 8004aba:	d90f      	bls.n	8004adc <write2Flash+0x2c>
 8004abc:	4c06      	ldr	r4, [pc, #24]	; (8004ad8 <write2Flash+0x28>)
			HAL_FLASH_Lock();
		}

	}

			memset(flash_stored, 0x00, 50);
 8004abe:	6820      	ldr	r0, [r4, #0]
 8004ac0:	2232      	movs	r2, #50	; 0x32
 8004ac2:	2100      	movs	r1, #0
 8004ac4:	f002 fc39 	bl	800733a <memset>


			log_counter += 1;
 8004ac8:	782b      	ldrb	r3, [r5, #0]
 8004aca:	3301      	adds	r3, #1
 8004acc:	702b      	strb	r3, [r5, #0]
 8004ace:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ad2:	bf00      	nop
 8004ad4:	200002bc 	.word	0x200002bc
 8004ad8:	20000298 	.word	0x20000298
		HAL_RTC_GetTime(&hrtc,time,RTC_FORMAT_BIN);
 8004adc:	f8df 8370 	ldr.w	r8, [pc, #880]	; 8004e50 <write2Flash+0x3a0>
		log_empty = 0;
 8004ae0:	4bc4      	ldr	r3, [pc, #784]	; (8004df4 <write2Flash+0x344>)
		HAL_RTC_GetTime(&hrtc,time,RTC_FORMAT_BIN);
 8004ae2:	f8d8 1000 	ldr.w	r1, [r8]
 8004ae6:	48c4      	ldr	r0, [pc, #784]	; (8004df8 <write2Flash+0x348>)
		memcpy(flash_stored+strlen((char*)flash_stored),loggingIdentifier,strlen(loggingIdentifier));
 8004ae8:	4cc4      	ldr	r4, [pc, #784]	; (8004dfc <write2Flash+0x34c>)
		memcpy(flash_stored+strlen((char*)flash_stored),comma,1 );
 8004aea:	4ec5      	ldr	r6, [pc, #788]	; (8004e00 <write2Flash+0x350>)
		itoa((time->Hours),temp_time_var,10  );
 8004aec:	4fc5      	ldr	r7, [pc, #788]	; (8004e04 <write2Flash+0x354>)
		log_empty = 0;
 8004aee:	f04f 0900 	mov.w	r9, #0
		HAL_RTC_GetTime(&hrtc,time,RTC_FORMAT_BIN);
 8004af2:	464a      	mov	r2, r9
		log_empty = 0;
 8004af4:	f883 9000 	strb.w	r9, [r3]
		HAL_RTC_GetTime(&hrtc,time,RTC_FORMAT_BIN);
 8004af8:	f7fe fe3e 	bl	8003778 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc,date,RTC_FORMAT_BIN);
 8004afc:	4bc2      	ldr	r3, [pc, #776]	; (8004e08 <write2Flash+0x358>)
 8004afe:	48be      	ldr	r0, [pc, #760]	; (8004df8 <write2Flash+0x348>)
 8004b00:	6819      	ldr	r1, [r3, #0]
 8004b02:	464a      	mov	r2, r9
 8004b04:	f7fe fe6e 	bl	80037e4 <HAL_RTC_GetDate>
		memcpy(flash_stored+strlen((char*)flash_stored),loggingIdentifier,strlen(loggingIdentifier));
 8004b08:	f8d4 9000 	ldr.w	r9, [r4]
 8004b0c:	4648      	mov	r0, r9
 8004b0e:	f7fb fb5f 	bl	80001d0 <strlen>
 8004b12:	4682      	mov	sl, r0
 8004b14:	48bd      	ldr	r0, [pc, #756]	; (8004e0c <write2Flash+0x35c>)
 8004b16:	f7fb fb5b 	bl	80001d0 <strlen>
 8004b1a:	49bc      	ldr	r1, [pc, #752]	; (8004e0c <write2Flash+0x35c>)
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	eb09 000a 	add.w	r0, r9, sl
 8004b22:	f002 fbff 	bl	8007324 <memcpy>
		memcpy(flash_stored+strlen((char*)flash_stored),comma,1 );
 8004b26:	f8d4 9000 	ldr.w	r9, [r4]
 8004b2a:	4648      	mov	r0, r9
 8004b2c:	f7fb fb50 	bl	80001d0 <strlen>
 8004b30:	7833      	ldrb	r3, [r6, #0]
 8004b32:	f809 3000 	strb.w	r3, [r9, r0]
		itoa((time->Hours),temp_time_var,10  );
 8004b36:	f8d8 3000 	ldr.w	r3, [r8]
 8004b3a:	6839      	ldr	r1, [r7, #0]
 8004b3c:	7818      	ldrb	r0, [r3, #0]
 8004b3e:	220a      	movs	r2, #10
 8004b40:	f002 fbe6 	bl	8007310 <itoa>
		memcpy(flash_stored+strlen((char*)flash_stored),temp_time_var,strlen(temp_time_var));
 8004b44:	f8d4 9000 	ldr.w	r9, [r4]
 8004b48:	4648      	mov	r0, r9
 8004b4a:	f7fb fb41 	bl	80001d0 <strlen>
 8004b4e:	f8d7 a000 	ldr.w	sl, [r7]
 8004b52:	4683      	mov	fp, r0
 8004b54:	4650      	mov	r0, sl
 8004b56:	f7fb fb3b 	bl	80001d0 <strlen>
 8004b5a:	4651      	mov	r1, sl
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	eb09 000b 	add.w	r0, r9, fp
 8004b62:	f002 fbdf 	bl	8007324 <memcpy>
		memcpy(flash_stored+strlen((char*)flash_stored),comma,1 );
 8004b66:	f8d4 9000 	ldr.w	r9, [r4]
 8004b6a:	4648      	mov	r0, r9
 8004b6c:	f7fb fb30 	bl	80001d0 <strlen>
 8004b70:	7833      	ldrb	r3, [r6, #0]
 8004b72:	f809 3000 	strb.w	r3, [r9, r0]
		itoa((time->Minutes),temp_time_var,10  );
 8004b76:	f8d8 3000 	ldr.w	r3, [r8]
 8004b7a:	6839      	ldr	r1, [r7, #0]
 8004b7c:	7858      	ldrb	r0, [r3, #1]
 8004b7e:	220a      	movs	r2, #10
 8004b80:	f002 fbc6 	bl	8007310 <itoa>
		memcpy(flash_stored+strlen((char*)flash_stored),temp_time_var,strlen(temp_time_var));
 8004b84:	f8d4 9000 	ldr.w	r9, [r4]
 8004b88:	4648      	mov	r0, r9
 8004b8a:	f7fb fb21 	bl	80001d0 <strlen>
 8004b8e:	f8d7 a000 	ldr.w	sl, [r7]
 8004b92:	4683      	mov	fp, r0
 8004b94:	4650      	mov	r0, sl
 8004b96:	f7fb fb1b 	bl	80001d0 <strlen>
 8004b9a:	4651      	mov	r1, sl
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	eb09 000b 	add.w	r0, r9, fp
 8004ba2:	f002 fbbf 	bl	8007324 <memcpy>
		memcpy(flash_stored+strlen((char*)flash_stored),comma,1 );
 8004ba6:	f8d4 9000 	ldr.w	r9, [r4]
 8004baa:	4648      	mov	r0, r9
 8004bac:	f7fb fb10 	bl	80001d0 <strlen>
 8004bb0:	7833      	ldrb	r3, [r6, #0]
 8004bb2:	f809 3000 	strb.w	r3, [r9, r0]
		itoa((time->Seconds),temp_time_var,10  );
 8004bb6:	f8d8 3000 	ldr.w	r3, [r8]
 8004bba:	6839      	ldr	r1, [r7, #0]
 8004bbc:	7898      	ldrb	r0, [r3, #2]
 8004bbe:	220a      	movs	r2, #10
 8004bc0:	f002 fba6 	bl	8007310 <itoa>
		memcpy(flash_stored+strlen((char*)flash_stored),temp_time_var,strlen(temp_time_var));
 8004bc4:	f8d4 8000 	ldr.w	r8, [r4]
 8004bc8:	4640      	mov	r0, r8
 8004bca:	f7fb fb01 	bl	80001d0 <strlen>
 8004bce:	683f      	ldr	r7, [r7, #0]
 8004bd0:	4681      	mov	r9, r0
 8004bd2:	4638      	mov	r0, r7
 8004bd4:	f7fb fafc 	bl	80001d0 <strlen>
 8004bd8:	4639      	mov	r1, r7
 8004bda:	4602      	mov	r2, r0
 8004bdc:	eb08 0009 	add.w	r0, r8, r9
 8004be0:	f002 fba0 	bl	8007324 <memcpy>
		memcpy(flash_stored+strlen((char*)flash_stored),comma,1 );
 8004be4:	6827      	ldr	r7, [r4, #0]
 8004be6:	4638      	mov	r0, r7
 8004be8:	f7fb faf2 	bl	80001d0 <strlen>
 8004bec:	7833      	ldrb	r3, [r6, #0]
 8004bee:	543b      	strb	r3, [r7, r0]
		memcpy(flash_stored+strlen((char*)flash_stored),current_rms,strlen(current_rms));
 8004bf0:	6827      	ldr	r7, [r4, #0]
 8004bf2:	4638      	mov	r0, r7
 8004bf4:	f7fb faec 	bl	80001d0 <strlen>
 8004bf8:	4b85      	ldr	r3, [pc, #532]	; (8004e10 <write2Flash+0x360>)
 8004bfa:	f8d3 8000 	ldr.w	r8, [r3]
 8004bfe:	4681      	mov	r9, r0
 8004c00:	4640      	mov	r0, r8
 8004c02:	f7fb fae5 	bl	80001d0 <strlen>
 8004c06:	4641      	mov	r1, r8
 8004c08:	4602      	mov	r2, r0
 8004c0a:	eb07 0009 	add.w	r0, r7, r9
 8004c0e:	f002 fb89 	bl	8007324 <memcpy>
		memcpy(flash_stored+strlen((char*)flash_stored),comma,1 );
 8004c12:	6827      	ldr	r7, [r4, #0]
 8004c14:	4638      	mov	r0, r7
 8004c16:	f7fb fadb 	bl	80001d0 <strlen>
 8004c1a:	7833      	ldrb	r3, [r6, #0]
 8004c1c:	543b      	strb	r3, [r7, r0]
		memcpy(flash_stored+strlen((char*)flash_stored),voltage_rms,strlen(voltage_rms) );
 8004c1e:	6827      	ldr	r7, [r4, #0]
 8004c20:	4638      	mov	r0, r7
 8004c22:	f7fb fad5 	bl	80001d0 <strlen>
 8004c26:	4b7b      	ldr	r3, [pc, #492]	; (8004e14 <write2Flash+0x364>)
 8004c28:	f8d3 8000 	ldr.w	r8, [r3]
 8004c2c:	4681      	mov	r9, r0
 8004c2e:	4640      	mov	r0, r8
 8004c30:	f7fb face 	bl	80001d0 <strlen>
 8004c34:	4641      	mov	r1, r8
 8004c36:	4602      	mov	r2, r0
 8004c38:	eb07 0009 	add.w	r0, r7, r9
 8004c3c:	f002 fb72 	bl	8007324 <memcpy>
		memcpy(flash_stored+strlen((char*)flash_stored),comma,1 );
 8004c40:	6827      	ldr	r7, [r4, #0]
 8004c42:	4638      	mov	r0, r7
 8004c44:	f7fb fac4 	bl	80001d0 <strlen>
 8004c48:	7833      	ldrb	r3, [r6, #0]
 8004c4a:	543b      	strb	r3, [r7, r0]
		memcpy(flash_stored+strlen((char*)flash_stored),ambient_temp,strlen(ambient_temp) );
 8004c4c:	6827      	ldr	r7, [r4, #0]
 8004c4e:	4638      	mov	r0, r7
 8004c50:	f7fb fabe 	bl	80001d0 <strlen>
 8004c54:	4b70      	ldr	r3, [pc, #448]	; (8004e18 <write2Flash+0x368>)
 8004c56:	f8d3 8000 	ldr.w	r8, [r3]
 8004c5a:	4681      	mov	r9, r0
 8004c5c:	4640      	mov	r0, r8
 8004c5e:	f7fb fab7 	bl	80001d0 <strlen>
 8004c62:	4641      	mov	r1, r8
 8004c64:	4602      	mov	r2, r0
 8004c66:	eb07 0009 	add.w	r0, r7, r9
 8004c6a:	f002 fb5b 	bl	8007324 <memcpy>
		memcpy(flash_stored+strlen((char*)flash_stored),comma,1 );
 8004c6e:	6827      	ldr	r7, [r4, #0]
 8004c70:	4638      	mov	r0, r7
 8004c72:	f7fb faad 	bl	80001d0 <strlen>
 8004c76:	7833      	ldrb	r3, [r6, #0]
 8004c78:	543b      	strb	r3, [r7, r0]
		memcpy(flash_stored+strlen((char*)flash_stored),geyser_temp,strlen(geyser_temp) );
 8004c7a:	6827      	ldr	r7, [r4, #0]
 8004c7c:	4638      	mov	r0, r7
 8004c7e:	f7fb faa7 	bl	80001d0 <strlen>
 8004c82:	4b66      	ldr	r3, [pc, #408]	; (8004e1c <write2Flash+0x36c>)
 8004c84:	f8d3 8000 	ldr.w	r8, [r3]
 8004c88:	4681      	mov	r9, r0
 8004c8a:	4640      	mov	r0, r8
 8004c8c:	f7fb faa0 	bl	80001d0 <strlen>
 8004c90:	4641      	mov	r1, r8
 8004c92:	4602      	mov	r2, r0
 8004c94:	eb07 0009 	add.w	r0, r7, r9
 8004c98:	f002 fb44 	bl	8007324 <memcpy>
		memcpy(flash_stored+strlen((char*)flash_stored),comma,1 );
 8004c9c:	6827      	ldr	r7, [r4, #0]
 8004c9e:	4638      	mov	r0, r7
 8004ca0:	f7fb fa96 	bl	80001d0 <strlen>
 8004ca4:	7833      	ldrb	r3, [r6, #0]
 8004ca6:	543b      	strb	r3, [r7, r0]
		memcpy(flash_stored+strlen((char*)flash_stored),total_water,strlen(total_water) );
 8004ca8:	6827      	ldr	r7, [r4, #0]
 8004caa:	4638      	mov	r0, r7
 8004cac:	f7fb fa90 	bl	80001d0 <strlen>
 8004cb0:	4b5b      	ldr	r3, [pc, #364]	; (8004e20 <write2Flash+0x370>)
 8004cb2:	f8d3 8000 	ldr.w	r8, [r3]
 8004cb6:	4681      	mov	r9, r0
 8004cb8:	4640      	mov	r0, r8
 8004cba:	f7fb fa89 	bl	80001d0 <strlen>
 8004cbe:	4641      	mov	r1, r8
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	eb07 0009 	add.w	r0, r7, r9
 8004cc6:	f002 fb2d 	bl	8007324 <memcpy>
		memcpy(flash_stored+strlen((char*)flash_stored),comma,1 );
 8004cca:	6827      	ldr	r7, [r4, #0]
 8004ccc:	4638      	mov	r0, r7
 8004cce:	f7fb fa7f 	bl	80001d0 <strlen>
 8004cd2:	7833      	ldrb	r3, [r6, #0]
 8004cd4:	543b      	strb	r3, [r7, r0]
		memcpy(flash_stored+strlen((char*)flash_stored),heater_state,strlen(heater_state));
 8004cd6:	6827      	ldr	r7, [r4, #0]
 8004cd8:	4638      	mov	r0, r7
 8004cda:	f7fb fa79 	bl	80001d0 <strlen>
 8004cde:	4b51      	ldr	r3, [pc, #324]	; (8004e24 <write2Flash+0x374>)
 8004ce0:	f8d3 8000 	ldr.w	r8, [r3]
 8004ce4:	4681      	mov	r9, r0
 8004ce6:	4640      	mov	r0, r8
 8004ce8:	f7fb fa72 	bl	80001d0 <strlen>
 8004cec:	4641      	mov	r1, r8
 8004cee:	4602      	mov	r2, r0
 8004cf0:	eb07 0009 	add.w	r0, r7, r9
 8004cf4:	f002 fb16 	bl	8007324 <memcpy>
		memcpy(flash_stored+strlen((char*)flash_stored),comma,1 );
 8004cf8:	6827      	ldr	r7, [r4, #0]
 8004cfa:	4638      	mov	r0, r7
 8004cfc:	f7fb fa68 	bl	80001d0 <strlen>
 8004d00:	7833      	ldrb	r3, [r6, #0]
 8004d02:	543b      	strb	r3, [r7, r0]
		if(valve_state == valve_OPEN){
 8004d04:	4a48      	ldr	r2, [pc, #288]	; (8004e28 <write2Flash+0x378>)
 8004d06:	4b49      	ldr	r3, [pc, #292]	; (8004e2c <write2Flash+0x37c>)
 8004d08:	6816      	ldr	r6, [r2, #0]
			memcpy(flash_stored+strlen((char*)flash_stored), valve_state,strlen(valve_state) -1);
 8004d0a:	6827      	ldr	r7, [r4, #0]
		if(valve_state == valve_OPEN){
 8004d0c:	429e      	cmp	r6, r3
			memcpy(flash_stored+strlen((char*)flash_stored), valve_state,strlen(valve_state) -1);
 8004d0e:	4638      	mov	r0, r7
		if(valve_state == valve_OPEN){
 8004d10:	f000 80dd 	beq.w	8004ece <write2Flash+0x41e>
			memcpy(flash_stored+strlen((char*)flash_stored), valve_state,strlen(valve_state) );
 8004d14:	f7fb fa5c 	bl	80001d0 <strlen>
 8004d18:	4680      	mov	r8, r0
 8004d1a:	4630      	mov	r0, r6
 8004d1c:	f7fb fa58 	bl	80001d0 <strlen>
 8004d20:	4631      	mov	r1, r6
 8004d22:	4602      	mov	r2, r0
 8004d24:	eb07 0008 	add.w	r0, r7, r8
 8004d28:	f002 fafc 	bl	8007324 <memcpy>
		memcpy(flash_stored+strlen((char*)flash_stored), endSimbol,2 );
 8004d2c:	6826      	ldr	r6, [r4, #0]
 8004d2e:	4630      	mov	r0, r6
 8004d30:	f7fb fa4e 	bl	80001d0 <strlen>
 8004d34:	4b3e      	ldr	r3, [pc, #248]	; (8004e30 <write2Flash+0x380>)
 8004d36:	881b      	ldrh	r3, [r3, #0]
 8004d38:	5233      	strh	r3, [r6, r0]
		if(log_counter == 0){
 8004d3a:	782b      	ldrb	r3, [r5, #0]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	f000 8089 	beq.w	8004e54 <write2Flash+0x3a4>
			HAL_FLASH_Unlock();
 8004d42:	f7fc fe3f 	bl	80019c4 <HAL_FLASH_Unlock>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08008800+64*log_counter, *((uint64_t*)(flash_stored)) );
 8004d46:	7829      	ldrb	r1, [r5, #0]
 8004d48:	6823      	ldr	r3, [r4, #0]
 8004d4a:	f101 1120 	add.w	r1, r1, #2097184	; 0x200020
 8004d4e:	f501 7100 	add.w	r1, r1, #512	; 0x200
 8004d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d56:	0189      	lsls	r1, r1, #6
 8004d58:	2003      	movs	r0, #3
 8004d5a:	f7fc fe77 	bl	8001a4c <HAL_FLASH_Program>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08008808+64*log_counter, *((uint64_t*)(flash_stored)+1) );
 8004d5e:	7828      	ldrb	r0, [r5, #0]
 8004d60:	6823      	ldr	r3, [r4, #0]
 8004d62:	4934      	ldr	r1, [pc, #208]	; (8004e34 <write2Flash+0x384>)
 8004d64:	2640      	movs	r6, #64	; 0x40
 8004d66:	fb06 1100 	mla	r1, r6, r0, r1
 8004d6a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004d6e:	2003      	movs	r0, #3
 8004d70:	f7fc fe6c 	bl	8001a4c <HAL_FLASH_Program>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08008810+64*log_counter, *((uint64_t*)(flash_stored)+2) );
 8004d74:	7829      	ldrb	r1, [r5, #0]
 8004d76:	6823      	ldr	r3, [r4, #0]
 8004d78:	4a2f      	ldr	r2, [pc, #188]	; (8004e38 <write2Flash+0x388>)
 8004d7a:	2003      	movs	r0, #3
 8004d7c:	fb06 2101 	mla	r1, r6, r1, r2
 8004d80:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004d84:	f7fc fe62 	bl	8001a4c <HAL_FLASH_Program>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08008818+64*log_counter, *((uint64_t*)(flash_stored)+3) );
 8004d88:	7829      	ldrb	r1, [r5, #0]
 8004d8a:	6823      	ldr	r3, [r4, #0]
 8004d8c:	4a2b      	ldr	r2, [pc, #172]	; (8004e3c <write2Flash+0x38c>)
 8004d8e:	2003      	movs	r0, #3
 8004d90:	fb06 2101 	mla	r1, r6, r1, r2
 8004d94:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004d98:	f7fc fe58 	bl	8001a4c <HAL_FLASH_Program>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08008820+64*log_counter, *((uint64_t*)(flash_stored)+4) );
 8004d9c:	7829      	ldrb	r1, [r5, #0]
 8004d9e:	6823      	ldr	r3, [r4, #0]
 8004da0:	4a27      	ldr	r2, [pc, #156]	; (8004e40 <write2Flash+0x390>)
 8004da2:	2003      	movs	r0, #3
 8004da4:	fb06 2101 	mla	r1, r6, r1, r2
 8004da8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004dac:	f7fc fe4e 	bl	8001a4c <HAL_FLASH_Program>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08008828+64*log_counter, *((uint64_t*)(flash_stored)+5) );
 8004db0:	7829      	ldrb	r1, [r5, #0]
 8004db2:	6823      	ldr	r3, [r4, #0]
 8004db4:	4a23      	ldr	r2, [pc, #140]	; (8004e44 <write2Flash+0x394>)
 8004db6:	2003      	movs	r0, #3
 8004db8:	fb06 2101 	mla	r1, r6, r1, r2
 8004dbc:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8004dc0:	f7fc fe44 	bl	8001a4c <HAL_FLASH_Program>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08008830+64*log_counter, *((uint64_t*)(flash_stored)+6) );
 8004dc4:	7829      	ldrb	r1, [r5, #0]
 8004dc6:	6823      	ldr	r3, [r4, #0]
 8004dc8:	4a1f      	ldr	r2, [pc, #124]	; (8004e48 <write2Flash+0x398>)
 8004dca:	2003      	movs	r0, #3
 8004dcc:	fb06 2101 	mla	r1, r6, r1, r2
 8004dd0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8004dd4:	f7fc fe3a 	bl	8001a4c <HAL_FLASH_Program>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08008838+64*log_counter, *((uint64_t*)(flash_stored)+7) );
 8004dd8:	7829      	ldrb	r1, [r5, #0]
 8004dda:	4a1c      	ldr	r2, [pc, #112]	; (8004e4c <write2Flash+0x39c>)
 8004ddc:	6823      	ldr	r3, [r4, #0]
 8004dde:	fb06 2101 	mla	r1, r6, r1, r2
 8004de2:	2003      	movs	r0, #3
 8004de4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8004de8:	f7fc fe30 	bl	8001a4c <HAL_FLASH_Program>
			HAL_FLASH_Lock();
 8004dec:	f7fc fdfc 	bl	80019e8 <HAL_FLASH_Lock>
 8004df0:	e665      	b.n	8004abe <write2Flash+0xe>
 8004df2:	bf00      	nop
 8004df4:	2000001a 	.word	0x2000001a
 8004df8:	200004a8 	.word	0x200004a8
 8004dfc:	20000298 	.word	0x20000298
 8004e00:	20000004 	.word	0x20000004
 8004e04:	200002ec 	.word	0x200002ec
 8004e08:	20000284 	.word	0x20000284
 8004e0c:	2000001c 	.word	0x2000001c
 8004e10:	20000280 	.word	0x20000280
 8004e14:	20000318 	.word	0x20000318
 8004e18:	20000274 	.word	0x20000274
 8004e1c:	2000029c 	.word	0x2000029c
 8004e20:	200002fc 	.word	0x200002fc
 8004e24:	200002b0 	.word	0x200002b0
 8004e28:	20000310 	.word	0x20000310
 8004e2c:	20000054 	.word	0x20000054
 8004e30:	20000008 	.word	0x20000008
 8004e34:	08008808 	.word	0x08008808
 8004e38:	08008810 	.word	0x08008810
 8004e3c:	08008818 	.word	0x08008818
 8004e40:	08008820 	.word	0x08008820
 8004e44:	08008828 	.word	0x08008828
 8004e48:	08008830 	.word	0x08008830
 8004e4c:	08008838 	.word	0x08008838
 8004e50:	200002f8 	.word	0x200002f8
			HAL_FLASH_Unlock();
 8004e54:	f7fc fdb6 	bl	80019c4 <HAL_FLASH_Unlock>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08008800, *((uint64_t*)(flash_stored)) );
 8004e58:	6823      	ldr	r3, [r4, #0]
 8004e5a:	4923      	ldr	r1, [pc, #140]	; (8004ee8 <write2Flash+0x438>)
 8004e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e60:	2003      	movs	r0, #3
 8004e62:	f7fc fdf3 	bl	8001a4c <HAL_FLASH_Program>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08008808, *((uint64_t*)(flash_stored)+1) );
 8004e66:	6823      	ldr	r3, [r4, #0]
 8004e68:	4920      	ldr	r1, [pc, #128]	; (8004eec <write2Flash+0x43c>)
 8004e6a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004e6e:	2003      	movs	r0, #3
 8004e70:	f7fc fdec 	bl	8001a4c <HAL_FLASH_Program>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08008810, *((uint64_t*)(flash_stored)+2) );
 8004e74:	6823      	ldr	r3, [r4, #0]
 8004e76:	491e      	ldr	r1, [pc, #120]	; (8004ef0 <write2Flash+0x440>)
 8004e78:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004e7c:	2003      	movs	r0, #3
 8004e7e:	f7fc fde5 	bl	8001a4c <HAL_FLASH_Program>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08008818, *((uint64_t*)(flash_stored)+3) );
 8004e82:	6823      	ldr	r3, [r4, #0]
 8004e84:	491b      	ldr	r1, [pc, #108]	; (8004ef4 <write2Flash+0x444>)
 8004e86:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004e8a:	2003      	movs	r0, #3
 8004e8c:	f7fc fdde 	bl	8001a4c <HAL_FLASH_Program>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08008820, *((uint64_t*)(flash_stored)+4) );
 8004e90:	6823      	ldr	r3, [r4, #0]
 8004e92:	4919      	ldr	r1, [pc, #100]	; (8004ef8 <write2Flash+0x448>)
 8004e94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004e98:	2003      	movs	r0, #3
 8004e9a:	f7fc fdd7 	bl	8001a4c <HAL_FLASH_Program>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08008828, *((uint64_t*)(flash_stored)+5) );
 8004e9e:	6823      	ldr	r3, [r4, #0]
 8004ea0:	4916      	ldr	r1, [pc, #88]	; (8004efc <write2Flash+0x44c>)
 8004ea2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8004ea6:	2003      	movs	r0, #3
 8004ea8:	f7fc fdd0 	bl	8001a4c <HAL_FLASH_Program>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08008830, *((uint64_t*)(flash_stored)+6) );
 8004eac:	6823      	ldr	r3, [r4, #0]
 8004eae:	4914      	ldr	r1, [pc, #80]	; (8004f00 <write2Flash+0x450>)
 8004eb0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8004eb4:	2003      	movs	r0, #3
 8004eb6:	f7fc fdc9 	bl	8001a4c <HAL_FLASH_Program>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08008838, *((uint64_t*)(flash_stored)+7) );
 8004eba:	6823      	ldr	r3, [r4, #0]
 8004ebc:	4911      	ldr	r1, [pc, #68]	; (8004f04 <write2Flash+0x454>)
 8004ebe:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8004ec2:	2003      	movs	r0, #3
 8004ec4:	f7fc fdc2 	bl	8001a4c <HAL_FLASH_Program>
			HAL_FLASH_Lock();
 8004ec8:	f7fc fd8e 	bl	80019e8 <HAL_FLASH_Lock>
 8004ecc:	e5f7      	b.n	8004abe <write2Flash+0xe>
			memcpy(flash_stored+strlen((char*)flash_stored), valve_state,strlen(valve_state) -1);
 8004ece:	f7fb f97f 	bl	80001d0 <strlen>
 8004ed2:	4680      	mov	r8, r0
 8004ed4:	4630      	mov	r0, r6
 8004ed6:	f7fb f97b 	bl	80001d0 <strlen>
 8004eda:	4631      	mov	r1, r6
 8004edc:	1e42      	subs	r2, r0, #1
 8004ede:	eb07 0008 	add.w	r0, r7, r8
 8004ee2:	f002 fa1f 	bl	8007324 <memcpy>
 8004ee6:	e721      	b.n	8004d2c <write2Flash+0x27c>
 8004ee8:	08008800 	.word	0x08008800
 8004eec:	08008808 	.word	0x08008808
 8004ef0:	08008810 	.word	0x08008810
 8004ef4:	08008818 	.word	0x08008818
 8004ef8:	08008820 	.word	0x08008820
 8004efc:	08008828 	.word	0x08008828
 8004f00:	08008830 	.word	0x08008830
 8004f04:	08008838 	.word	0x08008838

08004f08 <logPosition>:
}


void logPosition(){
	uint32_t* mem = (uint32_t*)(0x08008800);
	while(*mem != 0xFFFFFFFF){
 8004f08:	4b0a      	ldr	r3, [pc, #40]	; (8004f34 <logPosition+0x2c>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	d00f      	beq.n	8004f30 <logPosition+0x28>
 8004f10:	4909      	ldr	r1, [pc, #36]	; (8004f38 <logPosition+0x30>)
 8004f12:	780a      	ldrb	r2, [r1, #0]
		log_counter += 1;
 8004f14:	3201      	adds	r2, #1
 8004f16:	b2d2      	uxtb	r2, r2
		mem = (uint32_t*)(0x08008800 + 64*log_counter);
 8004f18:	f102 1320 	add.w	r3, r2, #2097184	; 0x200020
 8004f1c:	f503 7300 	add.w	r3, r3, #512	; 0x200
	while(*mem != 0xFFFFFFFF){
 8004f20:	019b      	lsls	r3, r3, #6
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	3301      	adds	r3, #1
 8004f26:	d1f5      	bne.n	8004f14 <logPosition+0xc>
 8004f28:	4b04      	ldr	r3, [pc, #16]	; (8004f3c <logPosition+0x34>)
 8004f2a:	700a      	strb	r2, [r1, #0]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	701a      	strb	r2, [r3, #0]
 8004f30:	4770      	bx	lr
 8004f32:	bf00      	nop
 8004f34:	08008800 	.word	0x08008800
 8004f38:	200002bc 	.word	0x200002bc
 8004f3c:	2000001a 	.word	0x2000001a

08004f40 <HAL_UART_RxCpltCallback>:
extern TIM_HandleTypeDef htim3;
extern UART_HandleTypeDef huart1;
extern ADC_HandleTypeDef hadc2;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8004f40:	b508      	push	{r3, lr}
	rx_flag = 1;
 8004f42:	2201      	movs	r2, #1
 8004f44:	4b03      	ldr	r3, [pc, #12]	; (8004f54 <HAL_UART_RxCpltCallback+0x14>)
 8004f46:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_buffer, 1);
 8004f48:	4903      	ldr	r1, [pc, #12]	; (8004f58 <HAL_UART_RxCpltCallback+0x18>)
 8004f4a:	4804      	ldr	r0, [pc, #16]	; (8004f5c <HAL_UART_RxCpltCallback+0x1c>)
 8004f4c:	f7ff f942 	bl	80041d4 <HAL_UART_Receive_IT>
 8004f50:	bd08      	pop	{r3, pc}
 8004f52:	bf00      	nop
 8004f54:	200002dd 	.word	0x200002dd
 8004f58:	200005e4 	.word	0x200005e4
 8004f5c:	20000438 	.word	0x20000438

08004f60 <HAL_ADC_ConvCpltCallback>:

}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8004f60:	4770      	bx	lr

08004f62 <HAL_TIM_IC_CaptureCallback>:
//	adc_flag = 1;
}

void  HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef * htim){
 8004f62:	4770      	bx	lr

08004f64 <HAL_RTCEx_WakeUpTimerEventCallback>:
//	tim3_flag = 1;
}

void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
rtcSecFlag = 1; // Flag to indicate 1 second period
 8004f64:	2201      	movs	r2, #1
 8004f66:	4b01      	ldr	r3, [pc, #4]	; (8004f6c <HAL_RTCEx_WakeUpTimerEventCallback+0x8>)
 8004f68:	701a      	strb	r2, [r3, #0]
 8004f6a:	4770      	bx	lr
 8004f6c:	200002dc 	.word	0x200002dc

08004f70 <HAL_I2C_MemTxCpltCallback>:
}

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c){
	rtcSecFlag = 1; // Flag to indicate 1 second period
 8004f70:	2201      	movs	r2, #1
 8004f72:	4b01      	ldr	r3, [pc, #4]	; (8004f78 <HAL_I2C_MemTxCpltCallback+0x8>)
 8004f74:	701a      	strb	r2, [r3, #0]
 8004f76:	4770      	bx	lr
 8004f78:	200002dc 	.word	0x200002dc

08004f7c <HAL_I2C_MemRxCpltCallback>:
}

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){
	rtcSecFlag = 1; // Flag to indicate 1 second period
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	4b01      	ldr	r3, [pc, #4]	; (8004f84 <HAL_I2C_MemRxCpltCallback+0x8>)
 8004f80:	701a      	strb	r2, [r3, #0]
 8004f82:	4770      	bx	lr
 8004f84:	200002dc 	.word	0x200002dc

08004f88 <HAL_I2C_MasterRxCpltCallback>:

}

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c){
	rtcSecFlag = 1; // Flag to indicate 1 second period
 8004f88:	2201      	movs	r2, #1
 8004f8a:	4b01      	ldr	r3, [pc, #4]	; (8004f90 <HAL_I2C_MasterRxCpltCallback+0x8>)
 8004f8c:	701a      	strb	r2, [r3, #0]
 8004f8e:	4770      	bx	lr
 8004f90:	200002dc 	.word	0x200002dc

08004f94 <HAL_TIM_PeriodElapsedCallback>:

}
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8004f94:	b508      	push	{r3, lr}

	tim2_flag = 0;
 8004f96:	2300      	movs	r3, #0
 8004f98:	4a03      	ldr	r2, [pc, #12]	; (8004fa8 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8004f9a:	7013      	strb	r3, [r2, #0]
	pump_flag = 0;
 8004f9c:	4a03      	ldr	r2, [pc, #12]	; (8004fac <HAL_TIM_PeriodElapsedCallback+0x18>)
 8004f9e:	7013      	strb	r3, [r2, #0]
	HAL_TIM_Base_Stop_IT(&htim2);
 8004fa0:	4803      	ldr	r0, [pc, #12]	; (8004fb0 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8004fa2:	f7fe feaf 	bl	8003d04 <HAL_TIM_Base_Stop_IT>
 8004fa6:	bd08      	pop	{r3, pc}
 8004fa8:	200002f4 	.word	0x200002f4
 8004fac:	200002cc 	.word	0x200002cc
 8004fb0:	200004e0 	.word	0x200004e0

08004fb4 <heating_control>:
		}
	}
}


void heating_control(){
 8004fb4:	b430      	push	{r4, r5}

	if( (heater_state == heater_OFF) && !(geyser_temp_int < (*set_temp - 5) ) && !(geyser_temp_int > (*set_temp+5 ))){
 8004fb6:	4c1c      	ldr	r4, [pc, #112]	; (8005028 <heating_control+0x74>)
 8004fb8:	4d1c      	ldr	r5, [pc, #112]	; (800502c <heating_control+0x78>)
 8004fba:	6823      	ldr	r3, [r4, #0]
 8004fbc:	42ab      	cmp	r3, r5
 8004fbe:	d004      	beq.n	8004fca <heating_control+0x16>
	}
	else if( (heater_state == heater_OFF) && (geyser_temp_int < (*set_temp - 5 )) && !(geyser_temp_int > (*set_temp+5 ))){
		heater_state = heater_ON;
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
	}
	else if( (heater_state == heater_ON) && !(geyser_temp_int < (*set_temp - 5 )) && !(geyser_temp_int > (*set_temp+5 ))){
 8004fc0:	4a1b      	ldr	r2, [pc, #108]	; (8005030 <heating_control+0x7c>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d011      	beq.n	8004fea <heating_control+0x36>
	}
	else if( (heater_state == heater_ON) && (geyser_temp_int < (*set_temp - 5)) && !(geyser_temp_int > (*set_temp+5 ))){
		heater_state = heater_ON;
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
	}
}
 8004fc6:	bc30      	pop	{r4, r5}
 8004fc8:	4770      	bx	lr
	if( (heater_state == heater_OFF) && !(geyser_temp_int < (*set_temp - 5) ) && !(geyser_temp_int > (*set_temp+5 ))){
 8004fca:	4a1a      	ldr	r2, [pc, #104]	; (8005034 <heating_control+0x80>)
 8004fcc:	491a      	ldr	r1, [pc, #104]	; (8005038 <heating_control+0x84>)
 8004fce:	6812      	ldr	r2, [r2, #0]
 8004fd0:	7808      	ldrb	r0, [r1, #0]
 8004fd2:	7811      	ldrb	r1, [r2, #0]
 8004fd4:	1f4a      	subs	r2, r1, #5
 8004fd6:	4290      	cmp	r0, r2
 8004fd8:	db1a      	blt.n	8005010 <heating_control+0x5c>
		heater_state = heater_OFF;
 8004fda:	6025      	str	r5, [r4, #0]
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004fe2:	4816      	ldr	r0, [pc, #88]	; (800503c <heating_control+0x88>)
}
 8004fe4:	bc30      	pop	{r4, r5}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);
 8004fe6:	f7fc be75 	b.w	8001cd4 <HAL_GPIO_WritePin>
	else if( (heater_state == heater_ON) && !(geyser_temp_int < (*set_temp - 5 )) && !(geyser_temp_int > (*set_temp+5 ))){
 8004fea:	4b12      	ldr	r3, [pc, #72]	; (8005034 <heating_control+0x80>)
 8004fec:	4912      	ldr	r1, [pc, #72]	; (8005038 <heating_control+0x84>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	7808      	ldrb	r0, [r1, #0]
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	1f59      	subs	r1, r3, #5
 8004ff6:	4288      	cmp	r0, r1
 8004ff8:	db11      	blt.n	800501e <heating_control+0x6a>
 8004ffa:	3305      	adds	r3, #5
 8004ffc:	4298      	cmp	r0, r3
 8004ffe:	dcec      	bgt.n	8004fda <heating_control+0x26>
		heater_state = heater_ON;
 8005000:	6022      	str	r2, [r4, #0]
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
 8005002:	480e      	ldr	r0, [pc, #56]	; (800503c <heating_control+0x88>)
 8005004:	2200      	movs	r2, #0
 8005006:	f44f 4180 	mov.w	r1, #16384	; 0x4000
}
 800500a:	bc30      	pop	{r4, r5}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
 800500c:	f7fc be62 	b.w	8001cd4 <HAL_GPIO_WritePin>
	else if( (heater_state == heater_OFF) && (geyser_temp_int < (*set_temp - 5 )) && !(geyser_temp_int > (*set_temp+5 ))){
 8005010:	1d4a      	adds	r2, r1, #5
 8005012:	4290      	cmp	r0, r2
 8005014:	4a06      	ldr	r2, [pc, #24]	; (8005030 <heating_control+0x7c>)
 8005016:	ddf3      	ble.n	8005000 <heating_control+0x4c>
	else if( (heater_state == heater_ON) && !(geyser_temp_int < (*set_temp - 5 )) && !(geyser_temp_int > (*set_temp+5 ))){
 8005018:	4293      	cmp	r3, r2
 800501a:	d1d4      	bne.n	8004fc6 <heating_control+0x12>
 800501c:	460b      	mov	r3, r1
	else if( (heater_state == heater_ON) && (geyser_temp_int < (*set_temp - 5)) && !(geyser_temp_int > (*set_temp+5 ))){
 800501e:	3305      	adds	r3, #5
 8005020:	4298      	cmp	r0, r3
 8005022:	dcd0      	bgt.n	8004fc6 <heating_control+0x12>
 8005024:	e7ec      	b.n	8005000 <heating_control+0x4c>
 8005026:	bf00      	nop
 8005028:	200002b0 	.word	0x200002b0
 800502c:	20000014 	.word	0x20000014
 8005030:	20000018 	.word	0x20000018
 8005034:	200002e4 	.word	0x200002e4
 8005038:	200002a0 	.word	0x200002a0
 800503c:	48000400 	.word	0x48000400

08005040 <heating_scheduling>:
void heating_scheduling(){
 8005040:	b538      	push	{r3, r4, r5, lr}
	if(auto_heating == 1){
 8005042:	4b62      	ldr	r3, [pc, #392]	; (80051cc <heating_scheduling+0x18c>)
 8005044:	781b      	ldrb	r3, [r3, #0]
 8005046:	2b01      	cmp	r3, #1
 8005048:	d000      	beq.n	800504c <heating_scheduling+0xc>
 800504a:	bd38      	pop	{r3, r4, r5, pc}
		HAL_RTC_GetTime(&hrtc,time,RTC_FORMAT_BIN);
 800504c:	4c60      	ldr	r4, [pc, #384]	; (80051d0 <heating_scheduling+0x190>)
 800504e:	4861      	ldr	r0, [pc, #388]	; (80051d4 <heating_scheduling+0x194>)
 8005050:	6821      	ldr	r1, [r4, #0]
 8005052:	2200      	movs	r2, #0
 8005054:	f7fe fb90 	bl	8003778 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc,date,RTC_FORMAT_BIN);
 8005058:	4b5f      	ldr	r3, [pc, #380]	; (80051d8 <heating_scheduling+0x198>)
 800505a:	485e      	ldr	r0, [pc, #376]	; (80051d4 <heating_scheduling+0x194>)
 800505c:	6819      	ldr	r1, [r3, #0]
 800505e:	2200      	movs	r2, #0
 8005060:	f7fe fbc0 	bl	80037e4 <HAL_RTC_GetDate>
		if( (time->Hours - heating_schedule[0].Hours) > 0 && (time->Hours - heating_schedule[1].Hours) < 0){
 8005064:	6820      	ldr	r0, [r4, #0]
 8005066:	4b5d      	ldr	r3, [pc, #372]	; (80051dc <heating_scheduling+0x19c>)
 8005068:	7802      	ldrb	r2, [r0, #0]
 800506a:	7819      	ldrb	r1, [r3, #0]
 800506c:	1a54      	subs	r4, r2, r1
 800506e:	2c00      	cmp	r4, #0
 8005070:	dd03      	ble.n	800507a <heating_scheduling+0x3a>
 8005072:	7d1c      	ldrb	r4, [r3, #20]
 8005074:	1b14      	subs	r4, r2, r4
 8005076:	2c00      	cmp	r4, #0
 8005078:	db4e      	blt.n	8005118 <heating_scheduling+0xd8>
		else if( (time->Hours - heating_schedule[0].Hours == 0 || time->Hours - heating_schedule[1].Hours == 0 )
 800507a:	428a      	cmp	r2, r1
 800507c:	d050      	beq.n	8005120 <heating_scheduling+0xe0>
 800507e:	7d19      	ldrb	r1, [r3, #20]
 8005080:	4291      	cmp	r1, r2
 8005082:	f000 8082 	beq.w	800518a <heating_scheduling+0x14a>
		else if( (time->Hours - heating_schedule[2].Hours) > 0 && (time->Hours - heating_schedule[3].Hours) < 0){
 8005086:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 800508a:	1a54      	subs	r4, r2, r1
 800508c:	2c00      	cmp	r4, #0
 800508e:	dd04      	ble.n	800509a <heating_scheduling+0x5a>
 8005090:	f893 403c 	ldrb.w	r4, [r3, #60]	; 0x3c
 8005094:	1b14      	subs	r4, r2, r4
 8005096:	2c00      	cmp	r4, #0
 8005098:	db3e      	blt.n	8005118 <heating_scheduling+0xd8>
		else if( (time->Hours - heating_schedule[2].Hours == 0 || time->Hours - heating_schedule[3].Hours == 0 )
 800509a:	428a      	cmp	r2, r1
 800509c:	d01e      	beq.n	80050dc <heating_scheduling+0x9c>
 800509e:	f893 103c 	ldrb.w	r1, [r3, #60]	; 0x3c
 80050a2:	4291      	cmp	r1, r2
 80050a4:	d07c      	beq.n	80051a0 <heating_scheduling+0x160>
		else if( (time->Hours - heating_schedule[4].Hours) > 0 && (time->Hours - heating_schedule[5].Hours) < 0){
 80050a6:	f893 1050 	ldrb.w	r1, [r3, #80]	; 0x50
 80050aa:	1a54      	subs	r4, r2, r1
 80050ac:	2c00      	cmp	r4, #0
 80050ae:	dd04      	ble.n	80050ba <heating_scheduling+0x7a>
 80050b0:	f893 4064 	ldrb.w	r4, [r3, #100]	; 0x64
 80050b4:	1b14      	subs	r4, r2, r4
 80050b6:	2c00      	cmp	r4, #0
 80050b8:	db2e      	blt.n	8005118 <heating_scheduling+0xd8>
		else if( (time->Hours - heating_schedule[4].Hours == 0 || time->Hours - heating_schedule[5].Hours == 0 )
 80050ba:	428a      	cmp	r2, r1
 80050bc:	d048      	beq.n	8005150 <heating_scheduling+0x110>
 80050be:	f893 1064 	ldrb.w	r1, [r3, #100]	; 0x64
 80050c2:	4291      	cmp	r1, r2
 80050c4:	d073      	beq.n	80051ae <heating_scheduling+0x16e>
			heater_state = heater_OFF;
 80050c6:	4b46      	ldr	r3, [pc, #280]	; (80051e0 <heating_scheduling+0x1a0>)
 80050c8:	4a46      	ldr	r2, [pc, #280]	; (80051e4 <heating_scheduling+0x1a4>)
 80050ca:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);
 80050cc:	4846      	ldr	r0, [pc, #280]	; (80051e8 <heating_scheduling+0x1a8>)
 80050ce:	2201      	movs	r2, #1
 80050d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
}
 80050d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);
 80050d8:	f7fc bdfc 	b.w	8001cd4 <HAL_GPIO_WritePin>
				&& ( (time->Minutes - heating_schedule[2].Minutes > 0) && (time->Minutes - heating_schedule[3].Minutes < 0) ) ){
 80050dc:	7841      	ldrb	r1, [r0, #1]
 80050de:	f893 4029 	ldrb.w	r4, [r3, #41]	; 0x29
 80050e2:	1b0c      	subs	r4, r1, r4
 80050e4:	2c00      	cmp	r4, #0
 80050e6:	dd04      	ble.n	80050f2 <heating_scheduling+0xb2>
 80050e8:	f893 403d 	ldrb.w	r4, [r3, #61]	; 0x3d
 80050ec:	1b0c      	subs	r4, r1, r4
 80050ee:	2c00      	cmp	r4, #0
 80050f0:	db12      	blt.n	8005118 <heating_scheduling+0xd8>
				&& ( (time->Minutes - heating_schedule[2].Minutes == 0) || (time->Minutes - heating_schedule[3].Minutes == 0) )
 80050f2:	f893 4029 	ldrb.w	r4, [r3, #41]	; 0x29
 80050f6:	428c      	cmp	r4, r1
 80050f8:	d003      	beq.n	8005102 <heating_scheduling+0xc2>
 80050fa:	f893 403d 	ldrb.w	r4, [r3, #61]	; 0x3d
 80050fe:	428c      	cmp	r4, r1
 8005100:	d1d1      	bne.n	80050a6 <heating_scheduling+0x66>
				&& ( (time->Seconds - heating_schedule[2].Seconds > 0) && (time->Seconds - heating_schedule[3].Seconds < 0) ) ){
 8005102:	7881      	ldrb	r1, [r0, #2]
 8005104:	f893 402a 	ldrb.w	r4, [r3, #42]	; 0x2a
 8005108:	1b0c      	subs	r4, r1, r4
 800510a:	2c00      	cmp	r4, #0
 800510c:	ddcb      	ble.n	80050a6 <heating_scheduling+0x66>
 800510e:	f893 403e 	ldrb.w	r4, [r3, #62]	; 0x3e
 8005112:	1b09      	subs	r1, r1, r4
 8005114:	2900      	cmp	r1, #0
 8005116:	dac6      	bge.n	80050a6 <heating_scheduling+0x66>
}
 8005118:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			heating_control();
 800511c:	f7ff bf4a 	b.w	8004fb4 <heating_control>
				&& ( (time->Minutes - heating_schedule[0].Minutes > 0) && (time->Minutes - heating_schedule[1].Minutes < 0) ) ){
 8005120:	7841      	ldrb	r1, [r0, #1]
 8005122:	785c      	ldrb	r4, [r3, #1]
 8005124:	1b0d      	subs	r5, r1, r4
 8005126:	2d00      	cmp	r5, #0
 8005128:	dd03      	ble.n	8005132 <heating_scheduling+0xf2>
 800512a:	7d5d      	ldrb	r5, [r3, #21]
 800512c:	1b4d      	subs	r5, r1, r5
 800512e:	2d00      	cmp	r5, #0
 8005130:	dbf2      	blt.n	8005118 <heating_scheduling+0xd8>
				&& ( (time->Minutes - heating_schedule[0].Minutes == 0) || (time->Minutes - heating_schedule[1].Minutes == 0) )
 8005132:	42a1      	cmp	r1, r4
 8005134:	d002      	beq.n	800513c <heating_scheduling+0xfc>
 8005136:	7d5c      	ldrb	r4, [r3, #21]
 8005138:	428c      	cmp	r4, r1
 800513a:	d1a4      	bne.n	8005086 <heating_scheduling+0x46>
				&& ( (time->Seconds - heating_schedule[0].Seconds > 0) && (time->Seconds - heating_schedule[1].Seconds < 0) ) ){
 800513c:	7881      	ldrb	r1, [r0, #2]
 800513e:	789c      	ldrb	r4, [r3, #2]
 8005140:	1b0c      	subs	r4, r1, r4
 8005142:	2c00      	cmp	r4, #0
 8005144:	dd9f      	ble.n	8005086 <heating_scheduling+0x46>
 8005146:	7d9c      	ldrb	r4, [r3, #22]
 8005148:	1b09      	subs	r1, r1, r4
 800514a:	2900      	cmp	r1, #0
 800514c:	da9b      	bge.n	8005086 <heating_scheduling+0x46>
 800514e:	e7e3      	b.n	8005118 <heating_scheduling+0xd8>
				&& ( (time->Minutes - heating_schedule[4].Minutes > 0) && (time->Minutes - heating_schedule[5].Minutes < 0) ) ){
 8005150:	7841      	ldrb	r1, [r0, #1]
 8005152:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
 8005156:	1a8c      	subs	r4, r1, r2
 8005158:	2c00      	cmp	r4, #0
 800515a:	dd04      	ble.n	8005166 <heating_scheduling+0x126>
 800515c:	f893 4065 	ldrb.w	r4, [r3, #101]	; 0x65
 8005160:	1b0c      	subs	r4, r1, r4
 8005162:	2c00      	cmp	r4, #0
 8005164:	dbd8      	blt.n	8005118 <heating_scheduling+0xd8>
				&& ( (time->Minutes - heating_schedule[4].Minutes == 0) || (time->Minutes - heating_schedule[5].Minutes == 0) )
 8005166:	4291      	cmp	r1, r2
 8005168:	d003      	beq.n	8005172 <heating_scheduling+0x132>
 800516a:	f893 2065 	ldrb.w	r2, [r3, #101]	; 0x65
 800516e:	428a      	cmp	r2, r1
 8005170:	d1a9      	bne.n	80050c6 <heating_scheduling+0x86>
				&& ( (time->Seconds - heating_schedule[4].Seconds > 0) && (time->Seconds - heating_schedule[5].Seconds < 0) ) ){
 8005172:	7882      	ldrb	r2, [r0, #2]
 8005174:	f893 1052 	ldrb.w	r1, [r3, #82]	; 0x52
 8005178:	1a51      	subs	r1, r2, r1
 800517a:	2900      	cmp	r1, #0
 800517c:	dda3      	ble.n	80050c6 <heating_scheduling+0x86>
 800517e:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8005182:	1ad2      	subs	r2, r2, r3
 8005184:	2a00      	cmp	r2, #0
 8005186:	da9e      	bge.n	80050c6 <heating_scheduling+0x86>
 8005188:	e7c6      	b.n	8005118 <heating_scheduling+0xd8>
				&& ( (time->Minutes - heating_schedule[0].Minutes > 0) && (time->Minutes - heating_schedule[1].Minutes < 0) ) ){
 800518a:	7841      	ldrb	r1, [r0, #1]
 800518c:	785c      	ldrb	r4, [r3, #1]
 800518e:	1b0c      	subs	r4, r1, r4
 8005190:	2c00      	cmp	r4, #0
 8005192:	dd03      	ble.n	800519c <heating_scheduling+0x15c>
 8005194:	7d5c      	ldrb	r4, [r3, #21]
 8005196:	1b0c      	subs	r4, r1, r4
 8005198:	2c00      	cmp	r4, #0
 800519a:	dbbd      	blt.n	8005118 <heating_scheduling+0xd8>
 800519c:	785c      	ldrb	r4, [r3, #1]
 800519e:	e7c8      	b.n	8005132 <heating_scheduling+0xf2>
				&& ( (time->Minutes - heating_schedule[2].Minutes > 0) && (time->Minutes - heating_schedule[3].Minutes < 0) ) ){
 80051a0:	7841      	ldrb	r1, [r0, #1]
 80051a2:	f893 4029 	ldrb.w	r4, [r3, #41]	; 0x29
 80051a6:	1b0c      	subs	r4, r1, r4
 80051a8:	2c00      	cmp	r4, #0
 80051aa:	dda2      	ble.n	80050f2 <heating_scheduling+0xb2>
 80051ac:	e79c      	b.n	80050e8 <heating_scheduling+0xa8>
				&& ( (time->Minutes - heating_schedule[4].Minutes > 0) && (time->Minutes - heating_schedule[5].Minutes < 0) ) ){
 80051ae:	7841      	ldrb	r1, [r0, #1]
 80051b0:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
 80051b4:	1a8a      	subs	r2, r1, r2
 80051b6:	2a00      	cmp	r2, #0
 80051b8:	dd04      	ble.n	80051c4 <heating_scheduling+0x184>
 80051ba:	f893 2065 	ldrb.w	r2, [r3, #101]	; 0x65
 80051be:	1a8a      	subs	r2, r1, r2
 80051c0:	2a00      	cmp	r2, #0
 80051c2:	dba9      	blt.n	8005118 <heating_scheduling+0xd8>
 80051c4:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
 80051c8:	e7cd      	b.n	8005166 <heating_scheduling+0x126>
 80051ca:	bf00      	nop
 80051cc:	20000278 	.word	0x20000278
 80051d0:	200002f8 	.word	0x200002f8
 80051d4:	200004a8 	.word	0x200004a8
 80051d8:	20000284 	.word	0x20000284
 80051dc:	20000568 	.word	0x20000568
 80051e0:	200002b0 	.word	0x200002b0
 80051e4:	20000014 	.word	0x20000014
 80051e8:	48000400 	.word	0x48000400

080051ec <init_iqs263>:
extern I2C_HandleTypeDef hi2c1;

//unsigned char sliderCoords;                     // variable identified with a Slide event
//unsigned char data_buffer[30];
//unsigned char events = 0;                       // variable identified with all events
int init_iqs263(){
 80051ec:	b570      	push	{r4, r5, r6, lr}
 80051ee:	b086      	sub	sp, #24
	// READING DEVICE INFORMATION
//	 data_buffer[0] = SYSTEM_FLAGS_VAL;
	 while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1){}; // Waiting for device
 80051f0:	2110      	movs	r1, #16
 80051f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80051f6:	f7fc fd67 	bl	8001cc8 <HAL_GPIO_ReadPin>
 80051fa:	2801      	cmp	r0, #1
 80051fc:	d0f8      	beq.n	80051f0 <init_iqs263+0x4>
	 uint8_t sysflag_byte[] = {0};
 80051fe:	aa06      	add	r2, sp, #24
 8005200:	2300      	movs	r3, #0
 8005202:	f802 3d04 	strb.w	r3, [r2, #-4]!
	 HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, (uint8_t)SYS_FLAGS, I2C_MEMADD_SIZE_8BIT,  sysflag_byte, 1,50);
 8005206:	2132      	movs	r1, #50	; 0x32
 8005208:	2301      	movs	r3, #1
 800520a:	48cf      	ldr	r0, [pc, #828]	; (8005548 <init_iqs263+0x35c>)
 800520c:	9200      	str	r2, [sp, #0]
 800520e:	9102      	str	r1, [sp, #8]
 8005210:	9301      	str	r3, [sp, #4]
 8005212:	461a      	mov	r2, r3
 8005214:	2188      	movs	r1, #136	; 0x88
	 while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 8005216:	4604      	mov	r4, r0
	 HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, (uint8_t)SYS_FLAGS, I2C_MEMADD_SIZE_8BIT,  sysflag_byte, 1,50);
 8005218:	f7fc ff2e 	bl	8002078 <HAL_I2C_Mem_Write>
	 while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 800521c:	4620      	mov	r0, r4
 800521e:	f7fd fd8b 	bl	8002d38 <HAL_I2C_GetState>
 8005222:	2820      	cmp	r0, #32
 8005224:	d1fa      	bne.n	800521c <init_iqs263+0x30>

	 	HAL_Delay(42);
 8005226:	202a      	movs	r0, #42	; 0x2a
	    // Set active channels
	 data_buffer[0] = ACTIVE_CHS;
 8005228:	4dc8      	ldr	r5, [pc, #800]	; (800554c <init_iqs263+0x360>)
	 	HAL_Delay(42);
 800522a:	f7fb fe1b 	bl	8000e64 <HAL_Delay>
	 data_buffer[0] = ACTIVE_CHS;
 800522e:	230f      	movs	r3, #15
 8005230:	702b      	strb	r3, [r5, #0]
	 while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1){}; // Waiting for device
 8005232:	2110      	movs	r1, #16
 8005234:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005238:	f7fc fd46 	bl	8001cc8 <HAL_GPIO_ReadPin>
 800523c:	2801      	cmp	r0, #1
 800523e:	d0f8      	beq.n	8005232 <init_iqs263+0x46>
	 HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, ACTIVE_CHANNELS, I2C_MEMADD_SIZE_8BIT,  data_buffer, 1,50);
 8005240:	2232      	movs	r2, #50	; 0x32
 8005242:	2301      	movs	r3, #1
 8005244:	48c0      	ldr	r0, [pc, #768]	; (8005548 <init_iqs263+0x35c>)
 8005246:	9202      	str	r2, [sp, #8]
 8005248:	9500      	str	r5, [sp, #0]
 800524a:	9301      	str	r3, [sp, #4]
 800524c:	220d      	movs	r2, #13
 800524e:	2188      	movs	r1, #136	; 0x88
	 while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 8005250:	4606      	mov	r6, r0
	 HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, ACTIVE_CHANNELS, I2C_MEMADD_SIZE_8BIT,  data_buffer, 1,50);
 8005252:	f7fc ff11 	bl	8002078 <HAL_I2C_Mem_Write>
	 while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 8005256:	4630      	mov	r0, r6
 8005258:	f7fd fd6e 	bl	8002d38 <HAL_I2C_GetState>
 800525c:	2820      	cmp	r0, #32
 800525e:	4604      	mov	r4, r0
 8005260:	d1f9      	bne.n	8005256 <init_iqs263+0x6a>
	 HAL_Delay(42);
 8005262:	202a      	movs	r0, #42	; 0x2a
 8005264:	f7fb fdfe 	bl	8000e64 <HAL_Delay>
	 // Setup touch and prox thresholds for each channel
	 data_buffer[0] = PROX_THRESHOLD;
 8005268:	2608      	movs	r6, #8
	 data_buffer[1] = TOUCH_THRESHOLD_CH1;
	 data_buffer[2] = TOUCH_THRESHOLD_CH2;
	 data_buffer[3] = TOUCH_THRESHOLD_CH3;
	 data_buffer[4] = MOVEMENT_THRESHOLD;
 800526a:	2003      	movs	r0, #3
	 data_buffer[5] = RESEED_BLOCK;
 800526c:	2100      	movs	r1, #0
	 data_buffer[6] = HALT_TIME;
 800526e:	2214      	movs	r2, #20
	 data_buffer[7] = I2C_TIMEOUT;
 8005270:	2304      	movs	r3, #4
	 data_buffer[1] = TOUCH_THRESHOLD_CH1;
 8005272:	706c      	strb	r4, [r5, #1]
	 data_buffer[2] = TOUCH_THRESHOLD_CH2;
 8005274:	70ac      	strb	r4, [r5, #2]
	 data_buffer[3] = TOUCH_THRESHOLD_CH3;
 8005276:	70ec      	strb	r4, [r5, #3]
	 data_buffer[0] = PROX_THRESHOLD;
 8005278:	702e      	strb	r6, [r5, #0]
	 data_buffer[4] = MOVEMENT_THRESHOLD;
 800527a:	7128      	strb	r0, [r5, #4]
	 data_buffer[5] = RESEED_BLOCK;
 800527c:	7169      	strb	r1, [r5, #5]
	 data_buffer[6] = HALT_TIME;
 800527e:	71aa      	strb	r2, [r5, #6]
	 data_buffer[7] = I2C_TIMEOUT;
 8005280:	71eb      	strb	r3, [r5, #7]

	 while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1){}; // Waiting for device
 8005282:	2110      	movs	r1, #16
 8005284:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005288:	f7fc fd1e 	bl	8001cc8 <HAL_GPIO_ReadPin>
 800528c:	2801      	cmp	r0, #1
 800528e:	d0f8      	beq.n	8005282 <init_iqs263+0x96>
	 HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, THRESHOLDS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 8,50);
 8005290:	2232      	movs	r2, #50	; 0x32
 8005292:	2308      	movs	r3, #8
 8005294:	48ac      	ldr	r0, [pc, #688]	; (8005548 <init_iqs263+0x35c>)
 8005296:	9202      	str	r2, [sp, #8]
 8005298:	9301      	str	r3, [sp, #4]
 800529a:	9500      	str	r5, [sp, #0]
 800529c:	2301      	movs	r3, #1
 800529e:	220a      	movs	r2, #10
 80052a0:	2188      	movs	r1, #136	; 0x88
	 while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 80052a2:	4604      	mov	r4, r0
	 HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, THRESHOLDS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 8,50);
 80052a4:	f7fc fee8 	bl	8002078 <HAL_I2C_Mem_Write>
	 while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 80052a8:	4620      	mov	r0, r4
 80052aa:	f7fd fd45 	bl	8002d38 <HAL_I2C_GetState>
 80052ae:	2820      	cmp	r0, #32
 80052b0:	d1fa      	bne.n	80052a8 <init_iqs263+0xbc>
	 HAL_Delay(42);
 80052b2:	202a      	movs	r0, #42	; 0x2a
 80052b4:	f7fb fdd6 	bl	8000e64 <HAL_Delay>

	// Set the ATI Targets (Target Counts)
	data_buffer[0] = ATI_TARGET_TOUCH;
 80052b8:	2230      	movs	r2, #48	; 0x30
	data_buffer[1] = ATI_TARGET_PROX;
 80052ba:	2340      	movs	r3, #64	; 0x40
	data_buffer[0] = ATI_TARGET_TOUCH;
 80052bc:	702a      	strb	r2, [r5, #0]
	data_buffer[1] = ATI_TARGET_PROX;
 80052be:	706b      	strb	r3, [r5, #1]
	while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1){}; // Waiting for device
 80052c0:	2110      	movs	r1, #16
 80052c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80052c6:	f7fc fcff 	bl	8001cc8 <HAL_GPIO_ReadPin>
 80052ca:	2801      	cmp	r0, #1
 80052cc:	d0f8      	beq.n	80052c0 <init_iqs263+0xd4>
	HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, TIMINGS_AND_TARGETS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 2,50);
 80052ce:	2232      	movs	r2, #50	; 0x32
 80052d0:	2302      	movs	r3, #2
 80052d2:	489d      	ldr	r0, [pc, #628]	; (8005548 <init_iqs263+0x35c>)
 80052d4:	9202      	str	r2, [sp, #8]
 80052d6:	9301      	str	r3, [sp, #4]
 80052d8:	9500      	str	r5, [sp, #0]
 80052da:	2301      	movs	r3, #1
 80052dc:	220b      	movs	r2, #11
 80052de:	2188      	movs	r1, #136	; 0x88
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 80052e0:	4604      	mov	r4, r0
	HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, TIMINGS_AND_TARGETS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 2,50);
 80052e2:	f7fc fec9 	bl	8002078 <HAL_I2C_Mem_Write>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 80052e6:	4620      	mov	r0, r4
 80052e8:	f7fd fd26 	bl	8002d38 <HAL_I2C_GetState>
 80052ec:	2820      	cmp	r0, #32
 80052ee:	d1fa      	bne.n	80052e6 <init_iqs263+0xfa>
	HAL_Delay(42);
 80052f0:	202a      	movs	r0, #42	; 0x2a
 80052f2:	f7fb fdb7 	bl	8000e64 <HAL_Delay>
	// Set the BASE value for each channel
	data_buffer[0] = MULTIPLIERS_CH0;
 80052f6:	2308      	movs	r3, #8
 80052f8:	702b      	strb	r3, [r5, #0]
	data_buffer[1] = MULTIPLIERS_CH1;
 80052fa:	706b      	strb	r3, [r5, #1]
	data_buffer[2] = MULTIPLIERS_CH2;
 80052fc:	70ab      	strb	r3, [r5, #2]
	data_buffer[3] = MULTIPLIERS_CH3;
 80052fe:	70eb      	strb	r3, [r5, #3]

	while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1){}; // Waiting for device
 8005300:	2110      	movs	r1, #16
 8005302:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005306:	f7fc fcdf 	bl	8001cc8 <HAL_GPIO_ReadPin>
 800530a:	2801      	cmp	r0, #1
 800530c:	d0f8      	beq.n	8005300 <init_iqs263+0x114>
	HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, MULTIPLIERS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 4,50);
 800530e:	2232      	movs	r2, #50	; 0x32
 8005310:	2304      	movs	r3, #4
 8005312:	488d      	ldr	r0, [pc, #564]	; (8005548 <init_iqs263+0x35c>)
 8005314:	9202      	str	r2, [sp, #8]
 8005316:	9301      	str	r3, [sp, #4]
 8005318:	9500      	str	r5, [sp, #0]
 800531a:	2301      	movs	r3, #1
 800531c:	2207      	movs	r2, #7
 800531e:	2188      	movs	r1, #136	; 0x88
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 8005320:	4604      	mov	r4, r0
	HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, MULTIPLIERS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 4,50);
 8005322:	f7fc fea9 	bl	8002078 <HAL_I2C_Mem_Write>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 8005326:	4620      	mov	r0, r4
 8005328:	f7fd fd06 	bl	8002d38 <HAL_I2C_GetState>
 800532c:	2820      	cmp	r0, #32
 800532e:	d1fa      	bne.n	8005326 <init_iqs263+0x13a>
	HAL_Delay(42);
 8005330:	202a      	movs	r0, #42	; 0x2a
 8005332:	f7fb fd97 	bl	8000e64 <HAL_Delay>

//	while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1()){}; // Waiting for device
//	HAL_I2C_Mem_Read( &hi2c1, IQS263_ADD, PROX_SETTINGS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 5,50);
//	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};

	while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1){}; // Waiting for device
 8005336:	2110      	movs	r1, #16
 8005338:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800533c:	f7fc fcc4 	bl	8001cc8 <HAL_GPIO_ReadPin>
 8005340:	2801      	cmp	r0, #1
 8005342:	d0f8      	beq.n	8005336 <init_iqs263+0x14a>
	HAL_I2C_Mem_Read( &hi2c1, IQS263_ADD, PROX_SETTINGS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 5,50);
 8005344:	2232      	movs	r2, #50	; 0x32
 8005346:	2305      	movs	r3, #5
 8005348:	487f      	ldr	r0, [pc, #508]	; (8005548 <init_iqs263+0x35c>)
 800534a:	9202      	str	r2, [sp, #8]
 800534c:	9301      	str	r3, [sp, #4]
 800534e:	9500      	str	r5, [sp, #0]
 8005350:	2301      	movs	r3, #1
 8005352:	2209      	movs	r2, #9
 8005354:	2188      	movs	r1, #136	; 0x88
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 8005356:	4604      	mov	r4, r0
	HAL_I2C_Mem_Read( &hi2c1, IQS263_ADD, PROX_SETTINGS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 5,50);
 8005358:	f7fc ff70 	bl	800223c <HAL_I2C_Mem_Read>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 800535c:	4620      	mov	r0, r4
 800535e:	f7fd fceb 	bl	8002d38 <HAL_I2C_GetState>
 8005362:	2820      	cmp	r0, #32
 8005364:	d1fa      	bne.n	800535c <init_iqs263+0x170>
	HAL_Delay(42);
 8005366:	202a      	movs	r0, #42	; 0x2a
 8005368:	f7fb fd7c 	bl	8000e64 <HAL_Delay>
	// Setup prox settings
//	data_buffer[0] = 0;
	data_buffer[0] = PROXSETTINGS0_VAL;
 800536c:	2300      	movs	r3, #0
	data_buffer[1] = PROXSETTINGS1_VAL;
 800536e:	211d      	movs	r1, #29
//	data_buffer[2] = 8;
	data_buffer[2] = PROXSETTINGS2_VAL;
 8005370:	2204      	movs	r2, #4
	data_buffer[0] = PROXSETTINGS0_VAL;
 8005372:	702b      	strb	r3, [r5, #0]
	data_buffer[3] = PROXSETTINGS3_VAL;
 8005374:	70eb      	strb	r3, [r5, #3]
	data_buffer[4] = EVENT_MASK_VAL;
 8005376:	712b      	strb	r3, [r5, #4]
	data_buffer[1] = PROXSETTINGS1_VAL;
 8005378:	7069      	strb	r1, [r5, #1]
	data_buffer[2] = PROXSETTINGS2_VAL;
 800537a:	70aa      	strb	r2, [r5, #2]


	while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1){}; // Waiting for device
 800537c:	2110      	movs	r1, #16
 800537e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005382:	f7fc fca1 	bl	8001cc8 <HAL_GPIO_ReadPin>
 8005386:	2801      	cmp	r0, #1
 8005388:	d0f8      	beq.n	800537c <init_iqs263+0x190>
	HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, PROX_SETTINGS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 5,50);
 800538a:	2232      	movs	r2, #50	; 0x32
 800538c:	2305      	movs	r3, #5
 800538e:	486e      	ldr	r0, [pc, #440]	; (8005548 <init_iqs263+0x35c>)
 8005390:	9202      	str	r2, [sp, #8]
 8005392:	9301      	str	r3, [sp, #4]
 8005394:	9500      	str	r5, [sp, #0]
 8005396:	2301      	movs	r3, #1
 8005398:	2209      	movs	r2, #9
 800539a:	2188      	movs	r1, #136	; 0x88
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 800539c:	4604      	mov	r4, r0
	HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, PROX_SETTINGS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 5,50);
 800539e:	f7fc fe6b 	bl	8002078 <HAL_I2C_Mem_Write>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 80053a2:	4620      	mov	r0, r4
 80053a4:	f7fd fcc8 	bl	8002d38 <HAL_I2C_GetState>
 80053a8:	2820      	cmp	r0, #32
 80053aa:	d1fa      	bne.n	80053a2 <init_iqs263+0x1b6>
	HAL_Delay(42);
 80053ac:	202a      	movs	r0, #42	; 0x2a
 80053ae:	f7fb fd59 	bl	8000e64 <HAL_Delay>
//	data_buffer[1] = 0;
//	data_buffer[2] = 0;
//	data_buffer[3] = 0;
//	data_buffer[4] = 0;

	while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1){}; // Waiting for device
 80053b2:	2110      	movs	r1, #16
 80053b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80053b8:	f7fc fc86 	bl	8001cc8 <HAL_GPIO_ReadPin>
 80053bc:	2801      	cmp	r0, #1
 80053be:	d0f8      	beq.n	80053b2 <init_iqs263+0x1c6>
	HAL_I2C_Mem_Read( &hi2c1, IQS263_ADD, PROX_SETTINGS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 5,50);
 80053c0:	2232      	movs	r2, #50	; 0x32
 80053c2:	2305      	movs	r3, #5
 80053c4:	4860      	ldr	r0, [pc, #384]	; (8005548 <init_iqs263+0x35c>)
 80053c6:	9202      	str	r2, [sp, #8]
 80053c8:	9301      	str	r3, [sp, #4]
 80053ca:	9500      	str	r5, [sp, #0]
 80053cc:	2301      	movs	r3, #1
 80053ce:	2209      	movs	r2, #9
 80053d0:	2188      	movs	r1, #136	; 0x88
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 80053d2:	4604      	mov	r4, r0
	HAL_I2C_Mem_Read( &hi2c1, IQS263_ADD, PROX_SETTINGS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 5,50);
 80053d4:	f7fc ff32 	bl	800223c <HAL_I2C_Mem_Read>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 80053d8:	4620      	mov	r0, r4
 80053da:	f7fd fcad 	bl	8002d38 <HAL_I2C_GetState>
 80053de:	2820      	cmp	r0, #32
 80053e0:	d1fa      	bne.n	80053d8 <init_iqs263+0x1ec>
	HAL_Delay(42);
 80053e2:	202a      	movs	r0, #42	; 0x2a
 80053e4:	f7fb fd3e 	bl	8000e64 <HAL_Delay>

    // Setup Compensation (PCC)
    data_buffer[0] = COMPENSATION_CH0;
    data_buffer[1] = COMPENSATION_CH1;
 80053e8:	2349      	movs	r3, #73	; 0x49
    data_buffer[0] = COMPENSATION_CH0;
 80053ea:	2151      	movs	r1, #81	; 0x51
    data_buffer[2] = COMPENSATION_CH2;
 80053ec:	224a      	movs	r2, #74	; 0x4a
    data_buffer[0] = COMPENSATION_CH0;
 80053ee:	7029      	strb	r1, [r5, #0]
    data_buffer[1] = COMPENSATION_CH1;
 80053f0:	706b      	strb	r3, [r5, #1]
    data_buffer[3] = COMPENSATION_CH3;
 80053f2:	70eb      	strb	r3, [r5, #3]
    data_buffer[2] = COMPENSATION_CH2;
 80053f4:	70aa      	strb	r2, [r5, #2]

    while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1){}; // Waiting for device
 80053f6:	2110      	movs	r1, #16
 80053f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80053fc:	f7fc fc64 	bl	8001cc8 <HAL_GPIO_ReadPin>
 8005400:	2801      	cmp	r0, #1
 8005402:	d0f8      	beq.n	80053f6 <init_iqs263+0x20a>
    HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, COMPENSATION, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 4,50);
 8005404:	2232      	movs	r2, #50	; 0x32
 8005406:	2304      	movs	r3, #4
 8005408:	484f      	ldr	r0, [pc, #316]	; (8005548 <init_iqs263+0x35c>)
 800540a:	9202      	str	r2, [sp, #8]
 800540c:	9301      	str	r3, [sp, #4]
 800540e:	9500      	str	r5, [sp, #0]
 8005410:	2301      	movs	r3, #1
 8005412:	2208      	movs	r2, #8
 8005414:	2188      	movs	r1, #136	; 0x88
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 8005416:	4604      	mov	r4, r0
    HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, COMPENSATION, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 4,50);
 8005418:	f7fc fe2e 	bl	8002078 <HAL_I2C_Mem_Write>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 800541c:	4620      	mov	r0, r4
 800541e:	f7fd fc8b 	bl	8002d38 <HAL_I2C_GetState>
 8005422:	2820      	cmp	r0, #32
 8005424:	d1fa      	bne.n	800541c <init_iqs263+0x230>
	HAL_Delay(42);
 8005426:	202a      	movs	r0, #42	; 0x2a
 8005428:	f7fb fd1c 	bl	8000e64 <HAL_Delay>

	// Set timings on the IQS263
	data_buffer[0] = LOW_POWER;
 800542c:	2300      	movs	r3, #0
 800542e:	702b      	strb	r3, [r5, #0]
	while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1){}; // Waiting for device
 8005430:	2110      	movs	r1, #16
 8005432:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005436:	f7fc fc47 	bl	8001cc8 <HAL_GPIO_ReadPin>
 800543a:	2801      	cmp	r0, #1
 800543c:	d0f8      	beq.n	8005430 <init_iqs263+0x244>
	HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, TIMINGS_AND_TARGETS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 1,50);
 800543e:	2232      	movs	r2, #50	; 0x32
 8005440:	2301      	movs	r3, #1
 8005442:	4841      	ldr	r0, [pc, #260]	; (8005548 <init_iqs263+0x35c>)
 8005444:	9202      	str	r2, [sp, #8]
 8005446:	9500      	str	r5, [sp, #0]
 8005448:	9301      	str	r3, [sp, #4]
 800544a:	220b      	movs	r2, #11
 800544c:	2188      	movs	r1, #136	; 0x88
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 800544e:	4604      	mov	r4, r0
	HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, TIMINGS_AND_TARGETS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 1,50);
 8005450:	f7fc fe12 	bl	8002078 <HAL_I2C_Mem_Write>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 8005454:	4620      	mov	r0, r4
 8005456:	f7fd fc6f 	bl	8002d38 <HAL_I2C_GetState>
 800545a:	2820      	cmp	r0, #32
 800545c:	d1fa      	bne.n	8005454 <init_iqs263+0x268>
	HAL_Delay(42);
 800545e:	202a      	movs	r0, #42	; 0x2a
 8005460:	f7fb fd00 	bl	8000e64 <HAL_Delay>
	// Set gesture timers on IQS263
	data_buffer[0] = TAP_TIMER;
 8005464:	2105      	movs	r1, #5
	data_buffer[1] = FLICK_TIMER;
 8005466:	2251      	movs	r2, #81	; 0x51
	data_buffer[2] = FLICK_THRESHOLD;
 8005468:	2333      	movs	r3, #51	; 0x33
	data_buffer[0] = TAP_TIMER;
 800546a:	7029      	strb	r1, [r5, #0]
	data_buffer[1] = FLICK_TIMER;
 800546c:	706a      	strb	r2, [r5, #1]
	data_buffer[2] = FLICK_THRESHOLD;
 800546e:	70ab      	strb	r3, [r5, #2]
	while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1){}; // Waiting for device
 8005470:	2110      	movs	r1, #16
 8005472:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005476:	f7fc fc27 	bl	8001cc8 <HAL_GPIO_ReadPin>
 800547a:	2801      	cmp	r0, #1
 800547c:	d0f8      	beq.n	8005470 <init_iqs263+0x284>
	HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, GESTURE_TIMERS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 3,50);
 800547e:	2232      	movs	r2, #50	; 0x32
 8005480:	2303      	movs	r3, #3
 8005482:	4831      	ldr	r0, [pc, #196]	; (8005548 <init_iqs263+0x35c>)
 8005484:	9202      	str	r2, [sp, #8]
 8005486:	9301      	str	r3, [sp, #4]
 8005488:	9500      	str	r5, [sp, #0]
 800548a:	2301      	movs	r3, #1
 800548c:	220c      	movs	r2, #12
 800548e:	2188      	movs	r1, #136	; 0x88
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 8005490:	4604      	mov	r4, r0
	HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, GESTURE_TIMERS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 3,50);
 8005492:	f7fc fdf1 	bl	8002078 <HAL_I2C_Mem_Write>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 8005496:	4620      	mov	r0, r4
 8005498:	f7fd fc4e 	bl	8002d38 <HAL_I2C_GetState>
 800549c:	2820      	cmp	r0, #32
 800549e:	d1fa      	bne.n	8005496 <init_iqs263+0x2aa>
	HAL_Delay(42);
 80054a0:	202a      	movs	r0, #42	; 0x2a
 80054a2:	f7fb fcdf 	bl	8000e64 <HAL_Delay>

	// Redo ati
	data_buffer[0] = 0x10;
 80054a6:	2310      	movs	r3, #16
 80054a8:	702b      	strb	r3, [r5, #0]
	while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1){}; // Waiting for device
 80054aa:	2110      	movs	r1, #16
 80054ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80054b0:	f7fc fc0a 	bl	8001cc8 <HAL_GPIO_ReadPin>
 80054b4:	2801      	cmp	r0, #1
 80054b6:	d0f8      	beq.n	80054aa <init_iqs263+0x2be>
	HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, PROX_SETTINGS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 1,50);
 80054b8:	2232      	movs	r2, #50	; 0x32
 80054ba:	2301      	movs	r3, #1
 80054bc:	4822      	ldr	r0, [pc, #136]	; (8005548 <init_iqs263+0x35c>)
 80054be:	9202      	str	r2, [sp, #8]
 80054c0:	9500      	str	r5, [sp, #0]
 80054c2:	9301      	str	r3, [sp, #4]
 80054c4:	2209      	movs	r2, #9
 80054c6:	2188      	movs	r1, #136	; 0x88
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 80054c8:	4604      	mov	r4, r0
	HAL_I2C_Mem_Write( &hi2c1, IQS263_ADD, PROX_SETTINGS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 1,50);
 80054ca:	f7fc fdd5 	bl	8002078 <HAL_I2C_Mem_Write>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 80054ce:	4620      	mov	r0, r4
 80054d0:	f7fd fc32 	bl	8002d38 <HAL_I2C_GetState>
 80054d4:	2820      	cmp	r0, #32
 80054d6:	d1fa      	bne.n	80054ce <init_iqs263+0x2e2>
	HAL_Delay(42);
 80054d8:	202a      	movs	r0, #42	; 0x2a
 80054da:	f7fb fcc3 	bl	8000e64 <HAL_Delay>
	do
	    {
			HAL_Delay(10);
	        while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1){}; // Waiting for device
	        HAL_I2C_Mem_Read( &hi2c1, IQS263_ADD, SYS_FLAGS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 1,50);
 80054de:	4c1a      	ldr	r4, [pc, #104]	; (8005548 <init_iqs263+0x35c>)
			HAL_Delay(10);
 80054e0:	200a      	movs	r0, #10
 80054e2:	f7fb fcbf 	bl	8000e64 <HAL_Delay>
	        while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1){}; // Waiting for device
 80054e6:	2110      	movs	r1, #16
 80054e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80054ec:	f7fc fbec 	bl	8001cc8 <HAL_GPIO_ReadPin>
 80054f0:	2801      	cmp	r0, #1
 80054f2:	d0f8      	beq.n	80054e6 <init_iqs263+0x2fa>
	        HAL_I2C_Mem_Read( &hi2c1, IQS263_ADD, SYS_FLAGS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 1,50);
 80054f4:	2232      	movs	r2, #50	; 0x32
 80054f6:	2301      	movs	r3, #1
 80054f8:	9202      	str	r2, [sp, #8]
 80054fa:	9500      	str	r5, [sp, #0]
 80054fc:	9301      	str	r3, [sp, #4]
 80054fe:	461a      	mov	r2, r3
 8005500:	2188      	movs	r1, #136	; 0x88
 8005502:	4620      	mov	r0, r4
 8005504:	f7fc fe9a 	bl	800223c <HAL_I2C_Mem_Read>
	        while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 8005508:	4620      	mov	r0, r4
 800550a:	f7fd fc15 	bl	8002d38 <HAL_I2C_GetState>
 800550e:	2820      	cmp	r0, #32
 8005510:	d1fa      	bne.n	8005508 <init_iqs263+0x31c>
	        HAL_Delay(42);
 8005512:	202a      	movs	r0, #42	; 0x2a
 8005514:	f7fb fca6 	bl	8000e64 <HAL_Delay>
	    }
	    while ((data_buffer[0] & 0b00000100) == 0b00000100);
 8005518:	782b      	ldrb	r3, [r5, #0]
 800551a:	075b      	lsls	r3, r3, #29
 800551c:	d4e0      	bmi.n	80054e0 <init_iqs263+0x2f4>

	// read the error bit to determine if ATI error occured
	while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1){}; // Waiting for device
 800551e:	2110      	movs	r1, #16
 8005520:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005524:	f7fc fbd0 	bl	8001cc8 <HAL_GPIO_ReadPin>
 8005528:	2801      	cmp	r0, #1
 800552a:	d0f8      	beq.n	800551e <init_iqs263+0x332>
	HAL_I2C_Mem_Read( &hi2c1, IQS263_ADD, PROX_SETTINGS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 2,50);
 800552c:	2232      	movs	r2, #50	; 0x32
 800552e:	2302      	movs	r3, #2
 8005530:	4805      	ldr	r0, [pc, #20]	; (8005548 <init_iqs263+0x35c>)
 8005532:	9202      	str	r2, [sp, #8]
 8005534:	9301      	str	r3, [sp, #4]
 8005536:	9500      	str	r5, [sp, #0]
 8005538:	2301      	movs	r3, #1
 800553a:	2209      	movs	r2, #9
 800553c:	2188      	movs	r1, #136	; 0x88
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 800553e:	4604      	mov	r4, r0
	HAL_I2C_Mem_Read( &hi2c1, IQS263_ADD, PROX_SETTINGS, I2C_MEMADD_SIZE_8BIT,  &data_buffer[0], 2,50);
 8005540:	f7fc fe7c 	bl	800223c <HAL_I2C_Mem_Read>
 8005544:	e004      	b.n	8005550 <init_iqs263+0x364>
 8005546:	bf00      	nop
 8005548:	200003a4 	.word	0x200003a4
 800554c:	200005fc 	.word	0x200005fc
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){};
 8005550:	4620      	mov	r0, r4
 8005552:	f7fd fbf1 	bl	8002d38 <HAL_I2C_GetState>
 8005556:	2820      	cmp	r0, #32
 8005558:	d1fa      	bne.n	8005550 <init_iqs263+0x364>
	HAL_Delay(42);
 800555a:	202a      	movs	r0, #42	; 0x2a
 800555c:	f7fb fc82 	bl	8000e64 <HAL_Delay>
	if ( (data_buffer[1] & 0x02) == 0x02){
 8005560:	786b      	ldrb	r3, [r5, #1]
		return -1;
	}
	return 1;
 8005562:	f013 0f02 	tst.w	r3, #2
}
 8005566:	bf14      	ite	ne
 8005568:	f04f 30ff 	movne.w	r0, #4294967295
 800556c:	2001      	moveq	r0, #1
 800556e:	b006      	add	sp, #24
 8005570:	bd70      	pop	{r4, r5, r6, pc}
 8005572:	bf00      	nop

08005574 <handleEvents>:

void handleEvents(void){
 8005574:	b570      	push	{r4, r5, r6, lr}

//	uint8_t recv_buffer[16];
//	uint8_t touch_bytes_buffer[2] = {0x03, 0x0};
	display_set_temp = 0;
 8005576:	4d4a      	ldr	r5, [pc, #296]	; (80056a0 <handleEvents+0x12c>)
 8005578:	2300      	movs	r3, #0
void handleEvents(void){
 800557a:	b084      	sub	sp, #16
	display_set_temp = 0;
 800557c:	702b      	strb	r3, [r5, #0]

//	 uint16_t detected_channel = 0;
		while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==1);
 800557e:	2110      	movs	r1, #16
 8005580:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005584:	f7fc fba0 	bl	8001cc8 <HAL_GPIO_ReadPin>
 8005588:	2801      	cmp	r0, #1
 800558a:	d0f8      	beq.n	800557e <handleEvents+0xa>
		//select sysflags
		uint8_t sysflag_buffer[] = {SYS_FLAGS, 0, 0, 0};
 800558c:	2400      	movs	r4, #0
 800558e:	2601      	movs	r6, #1
	    HAL_I2C_Master_Sequential_Transmit_IT(&hi2c1, IQS263_ADD, sysflag_buffer, 1, I2C_FIRST_FRAME);
 8005590:	9400      	str	r4, [sp, #0]
 8005592:	4633      	mov	r3, r6
 8005594:	aa03      	add	r2, sp, #12
 8005596:	2188      	movs	r1, #136	; 0x88
 8005598:	4842      	ldr	r0, [pc, #264]	; (80056a4 <handleEvents+0x130>)
		uint8_t sysflag_buffer[] = {SYS_FLAGS, 0, 0, 0};
 800559a:	f88d 400d 	strb.w	r4, [sp, #13]
 800559e:	f88d 400e 	strb.w	r4, [sp, #14]
 80055a2:	f88d 400f 	strb.w	r4, [sp, #15]
 80055a6:	f88d 600c 	strb.w	r6, [sp, #12]
	    HAL_I2C_Master_Sequential_Transmit_IT(&hi2c1, IQS263_ADD, sysflag_buffer, 1, I2C_FIRST_FRAME);
 80055aa:	f7fc ff2d 	bl	8002408 <HAL_I2C_Master_Sequential_Transmit_IT>
	    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 80055ae:	4c3d      	ldr	r4, [pc, #244]	; (80056a4 <handleEvents+0x130>)
 80055b0:	4620      	mov	r0, r4
 80055b2:	f7fd fbc1 	bl	8002d38 <HAL_I2C_GetState>
 80055b6:	2820      	cmp	r0, #32
 80055b8:	d1fa      	bne.n	80055b0 <handleEvents+0x3c>

		// Get sysflags byte
	    HAL_I2C_Master_Sequential_Receive_IT(&hi2c1, (uint16_t)IQS263_ADD, &recv_buffer[1], 1, I2C_NEXT_FRAME);
 80055ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055be:	4839      	ldr	r0, [pc, #228]	; (80056a4 <handleEvents+0x130>)
 80055c0:	9300      	str	r3, [sp, #0]
 80055c2:	4a39      	ldr	r2, [pc, #228]	; (80056a8 <handleEvents+0x134>)
 80055c4:	2301      	movs	r3, #1
 80055c6:	2188      	movs	r1, #136	; 0x88
	    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 80055c8:	4604      	mov	r4, r0
	    HAL_I2C_Master_Sequential_Receive_IT(&hi2c1, (uint16_t)IQS263_ADD, &recv_buffer[1], 1, I2C_NEXT_FRAME);
 80055ca:	f7fc ff6b 	bl	80024a4 <HAL_I2C_Master_Sequential_Receive_IT>
	    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 80055ce:	4620      	mov	r0, r4
 80055d0:	f7fd fbb2 	bl	8002d38 <HAL_I2C_GetState>
 80055d4:	2820      	cmp	r0, #32
 80055d6:	d1fa      	bne.n	80055ce <handleEvents+0x5a>

		//select touch event
	    HAL_I2C_Master_Sequential_Transmit_IT(&hi2c1, IQS263_ADD, touch_bytes_buffer, 1, I2C_FIRST_FRAME);
 80055d8:	2300      	movs	r3, #0
 80055da:	4832      	ldr	r0, [pc, #200]	; (80056a4 <handleEvents+0x130>)
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	4a33      	ldr	r2, [pc, #204]	; (80056ac <handleEvents+0x138>)
 80055e0:	2301      	movs	r3, #1
 80055e2:	2188      	movs	r1, #136	; 0x88
	    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 80055e4:	4604      	mov	r4, r0
	    HAL_I2C_Master_Sequential_Transmit_IT(&hi2c1, IQS263_ADD, touch_bytes_buffer, 1, I2C_FIRST_FRAME);
 80055e6:	f7fc ff0f 	bl	8002408 <HAL_I2C_Master_Sequential_Transmit_IT>
	    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 80055ea:	4620      	mov	r0, r4
 80055ec:	f7fd fba4 	bl	8002d38 <HAL_I2C_GetState>
 80055f0:	2820      	cmp	r0, #32
 80055f2:	d1fa      	bne.n	80055ea <handleEvents+0x76>

		// Get touch event byte
	    HAL_I2C_Master_Sequential_Receive_IT(&hi2c1, (uint16_t)IQS263_ADD, &recv_buffer[2], 1, I2C_NEXT_FRAME);
 80055f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055f8:	482a      	ldr	r0, [pc, #168]	; (80056a4 <handleEvents+0x130>)
 80055fa:	9300      	str	r3, [sp, #0]
 80055fc:	4a2c      	ldr	r2, [pc, #176]	; (80056b0 <handleEvents+0x13c>)
 80055fe:	2301      	movs	r3, #1
 8005600:	2188      	movs	r1, #136	; 0x88
	    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 8005602:	4604      	mov	r4, r0
	    HAL_I2C_Master_Sequential_Receive_IT(&hi2c1, (uint16_t)IQS263_ADD, &recv_buffer[2], 1, I2C_NEXT_FRAME);
 8005604:	f7fc ff4e 	bl	80024a4 <HAL_I2C_Master_Sequential_Receive_IT>
	    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 8005608:	4620      	mov	r0, r4
 800560a:	f7fd fb95 	bl	8002d38 <HAL_I2C_GetState>
 800560e:	2820      	cmp	r0, #32
 8005610:	d1fa      	bne.n	8005608 <handleEvents+0x94>



		//Part 2 coords
		// Select coord register
		uint8_t coordinates_buffer[2] = {0x02};
 8005612:	aa04      	add	r2, sp, #16
 8005614:	2300      	movs	r3, #0
 8005616:	2102      	movs	r1, #2
		HAL_I2C_Master_Sequential_Transmit_IT(&hi2c1, IQS263_ADD, coordinates_buffer, 1, I2C_FIRST_FRAME);
 8005618:	4822      	ldr	r0, [pc, #136]	; (80056a4 <handleEvents+0x130>)
		uint8_t coordinates_buffer[2] = {0x02};
 800561a:	f8ad 3008 	strh.w	r3, [sp, #8]
 800561e:	f802 1d08 	strb.w	r1, [r2, #-8]!
		HAL_I2C_Master_Sequential_Transmit_IT(&hi2c1, IQS263_ADD, coordinates_buffer, 1, I2C_FIRST_FRAME);
 8005622:	9300      	str	r3, [sp, #0]
 8005624:	2188      	movs	r1, #136	; 0x88
 8005626:	2301      	movs	r3, #1
	    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 8005628:	4604      	mov	r4, r0
		HAL_I2C_Master_Sequential_Transmit_IT(&hi2c1, IQS263_ADD, coordinates_buffer, 1, I2C_FIRST_FRAME);
 800562a:	f7fc feed 	bl	8002408 <HAL_I2C_Master_Sequential_Transmit_IT>
	    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 800562e:	4620      	mov	r0, r4
 8005630:	f7fd fb82 	bl	8002d38 <HAL_I2C_GetState>
 8005634:	2820      	cmp	r0, #32
 8005636:	d1fa      	bne.n	800562e <handleEvents+0xba>

		// Read coord register of 3 bytes
//

	    HAL_I2C_Master_Sequential_Receive_IT(&hi2c1, (uint16_t)IQS263_ADD, &recv_buffer[4], 3, I2C_LAST_FRAME);
 8005638:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800563c:	4819      	ldr	r0, [pc, #100]	; (80056a4 <handleEvents+0x130>)
 800563e:	9300      	str	r3, [sp, #0]
 8005640:	4a1c      	ldr	r2, [pc, #112]	; (80056b4 <handleEvents+0x140>)
 8005642:	2303      	movs	r3, #3
 8005644:	2188      	movs	r1, #136	; 0x88
	    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 8005646:	4604      	mov	r4, r0
	    HAL_I2C_Master_Sequential_Receive_IT(&hi2c1, (uint16_t)IQS263_ADD, &recv_buffer[4], 3, I2C_LAST_FRAME);
 8005648:	f7fc ff2c 	bl	80024a4 <HAL_I2C_Master_Sequential_Receive_IT>
	    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 800564c:	4620      	mov	r0, r4
 800564e:	f7fd fb73 	bl	8002d38 <HAL_I2C_GetState>
 8005652:	2820      	cmp	r0, #32
 8005654:	d1fa      	bne.n	800564c <handleEvents+0xd8>


		if ((recv_buffer[2]&0x40)== 0x40)	// flick right
 8005656:	4a18      	ldr	r2, [pc, #96]	; (80056b8 <handleEvents+0x144>)
 8005658:	7893      	ldrb	r3, [r2, #2]
 800565a:	065c      	lsls	r4, r3, #25
 800565c:	d412      	bmi.n	8005684 <handleEvents+0x110>
			if(*set_temp + 1 <= 100){
			*set_temp += 1;
			display_set_temp = 1;
			}
		}
		else if((recv_buffer[2]&0x80)== 0x80) //flick left
 800565e:	0618      	lsls	r0, r3, #24
 8005660:	d402      	bmi.n	8005668 <handleEvents+0xf4>
				*set_temp -= 1;
				display_set_temp = 1;
			}
		}

		else if((recv_buffer[3]&0x02) == 0x02) // most left position on slider
 8005662:	78d3      	ldrb	r3, [r2, #3]
 8005664:	0799      	lsls	r1, r3, #30
 8005666:	d509      	bpl.n	800567c <handleEvents+0x108>
		{
			if(*set_temp - 1 >= 0 ){
 8005668:	4b14      	ldr	r3, [pc, #80]	; (80056bc <handleEvents+0x148>)
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	7813      	ldrb	r3, [r2, #0]
 800566e:	b11b      	cbz	r3, 8005678 <handleEvents+0x104>
				*set_temp -= 1;
 8005670:	3b01      	subs	r3, #1
				display_set_temp = 1;
 8005672:	2101      	movs	r1, #1
				*set_temp -= 1;
 8005674:	7013      	strb	r3, [r2, #0]
				display_set_temp = 1;
 8005676:	7029      	strb	r1, [r5, #0]
			if(*set_temp +1 <= 100){
				*set_temp += 1;
				display_set_temp = 1;
			}
		}
}
 8005678:	b004      	add	sp, #16
 800567a:	bd70      	pop	{r4, r5, r6, pc}
		else if((recv_buffer[3]&0x04) == 0x04)	// middle position on slider
 800567c:	075a      	lsls	r2, r3, #29
 800567e:	d40c      	bmi.n	800569a <handleEvents+0x126>
		else if ((recv_buffer[3]&0x08) == 0x08)	// right most position on slider
 8005680:	071b      	lsls	r3, r3, #28
 8005682:	d5f9      	bpl.n	8005678 <handleEvents+0x104>
			if(*set_temp +1 <= 100){
 8005684:	4b0d      	ldr	r3, [pc, #52]	; (80056bc <handleEvents+0x148>)
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	7813      	ldrb	r3, [r2, #0]
 800568a:	2b63      	cmp	r3, #99	; 0x63
 800568c:	dcf4      	bgt.n	8005678 <handleEvents+0x104>
				*set_temp += 1;
 800568e:	3301      	adds	r3, #1
				display_set_temp = 1;
 8005690:	2101      	movs	r1, #1
				*set_temp += 1;
 8005692:	7013      	strb	r3, [r2, #0]
				display_set_temp = 1;
 8005694:	7029      	strb	r1, [r5, #0]
}
 8005696:	b004      	add	sp, #16
 8005698:	bd70      	pop	{r4, r5, r6, pc}
			display_set_temp = 1;
 800569a:	2301      	movs	r3, #1
 800569c:	702b      	strb	r3, [r5, #0]
 800569e:	e7eb      	b.n	8005678 <handleEvents+0x104>
 80056a0:	20000288 	.word	0x20000288
 80056a4:	200003a4 	.word	0x200003a4
 80056a8:	200005e9 	.word	0x200005e9
 80056ac:	20000048 	.word	0x20000048
 80056b0:	200005ea 	.word	0x200005ea
 80056b4:	200005ec 	.word	0x200005ec
 80056b8:	200005e8 	.word	0x200005e8
 80056bc:	200002e4 	.word	0x200002e4

080056c0 <init_peripherals>:
extern TIM_HandleTypeDef htim3;
extern UART_HandleTypeDef huart1;
extern ADC_HandleTypeDef hadc2;
extern RTC_HandleTypeDef hrtc;

void init_peripherals(){
 80056c0:	b570      	push	{r4, r5, r6, lr}

	//A
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET); 		// 7_SEG_1
 80056c2:	2201      	movs	r2, #1
 80056c4:	2120      	movs	r1, #32
 80056c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056ca:	f7fc fb03 	bl	8001cd4 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_SET);		// 7_SEG_3
 80056ce:	2201      	movs	r2, #1
 80056d0:	2180      	movs	r1, #128	; 0x80
 80056d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056d6:	f7fc fafd 	bl	8001cd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);		// 7_SEG_7
 80056da:	2201      	movs	r2, #1
 80056dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80056e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056e4:	f7fc faf6 	bl	8001cd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);		// 7_SEG_6
 80056e8:	2201      	movs	r2, #1
 80056ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80056ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056f2:	f7fc faef 	bl	8001cd4 <HAL_GPIO_WritePin>

	// B
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,GPIO_PIN_SET);		// D4
 80056f6:	4c8e      	ldr	r4, [pc, #568]	; (8005930 <init_peripherals+0x270>)
 80056f8:	2201      	movs	r2, #1
 80056fa:	2108      	movs	r1, #8
 80056fc:	4620      	mov	r0, r4
 80056fe:	f7fc fae9 	bl	8001cd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_SET);		// D2
 8005702:	2201      	movs	r2, #1
 8005704:	2110      	movs	r1, #16
 8005706:	4620      	mov	r0, r4
 8005708:	f7fc fae4 	bl	8001cd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_SET);		// D3
 800570c:	2201      	movs	r2, #1
 800570e:	2120      	movs	r1, #32
 8005710:	4620      	mov	r0, r4
 8005712:	f7fc fadf 	bl	8001cd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);		// 7_SEG_4
 8005716:	2201      	movs	r2, #1
 8005718:	2140      	movs	r1, #64	; 0x40
 800571a:	4620      	mov	r0, r4
 800571c:	f7fc fada 	bl	8001cd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_SET);		// D1
 8005720:	2201      	movs	r2, #1
 8005722:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005726:	4620      	mov	r0, r4
 8005728:	f7fc fad4 	bl	8001cd4 <HAL_GPIO_WritePin>
	// C
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);		// 7_SEG_5
 800572c:	2201      	movs	r2, #1
 800572e:	2180      	movs	r1, #128	; 0x80
 8005730:	4880      	ldr	r0, [pc, #512]	; (8005934 <init_peripherals+0x274>)
 8005732:	f7fc facf 	bl	8001cd4 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);		// Heater
 8005736:	2200      	movs	r2, #0
 8005738:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800573c:	4620      	mov	r0, r4
 800573e:	f7fc fac9 	bl	8001cd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_SET);		// Valve
 8005742:	2201      	movs	r2, #1
 8005744:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005748:	4620      	mov	r0, r4
 800574a:	f7fc fac3 	bl	8001cd4 <HAL_GPIO_WritePin>

	studentnumber = (uint8_t*)malloc(15);
 800574e:	200f      	movs	r0, #15
 8005750:	f001 fde0 	bl	8007314 <malloc>
 8005754:	4b78      	ldr	r3, [pc, #480]	; (8005938 <init_peripherals+0x278>)
 8005756:	6018      	str	r0, [r3, #0]
	memset(studentnumber, 0x00, 15);
 8005758:	2400      	movs	r4, #0
 800575a:	6004      	str	r4, [r0, #0]
 800575c:	6044      	str	r4, [r0, #4]
 800575e:	6084      	str	r4, [r0, #8]
 8005760:	f8c0 400b 	str.w	r4, [r0, #11]

	return_value = (uint8_t*)malloc(50);
 8005764:	2032      	movs	r0, #50	; 0x32
 8005766:	f001 fdd5 	bl	8007314 <malloc>
 800576a:	4b74      	ldr	r3, [pc, #464]	; (800593c <init_peripherals+0x27c>)
 800576c:	6018      	str	r0, [r3, #0]
	memset(return_value, 0x00, 50);
 800576e:	2232      	movs	r2, #50	; 0x32
 8005770:	4621      	mov	r1, r4
 8005772:	f001 fde2 	bl	800733a <memset>

	uart_command = (uint8_t*)malloc(60);
 8005776:	203c      	movs	r0, #60	; 0x3c
 8005778:	f001 fdcc 	bl	8007314 <malloc>
 800577c:	4e70      	ldr	r6, [pc, #448]	; (8005940 <init_peripherals+0x280>)
 800577e:	6030      	str	r0, [r6, #0]
	memset(uart_command, 0x00, 60);
 8005780:	253c      	movs	r5, #60	; 0x3c
 8005782:	462a      	mov	r2, r5
 8005784:	4621      	mov	r1, r4
 8005786:	f001 fdd8 	bl	800733a <memset>

	uart_command_copy = (uint8_t*)malloc(60);
 800578a:	4628      	mov	r0, r5
 800578c:	f001 fdc2 	bl	8007314 <malloc>
 8005790:	4b6c      	ldr	r3, [pc, #432]	; (8005944 <init_peripherals+0x284>)
 8005792:	6018      	str	r0, [r3, #0]
	memset(uart_command, 0x00, 60);
 8005794:	462a      	mov	r2, r5
 8005796:	4621      	mov	r1, r4
 8005798:	6830      	ldr	r0, [r6, #0]
 800579a:	f001 fdce 	bl	800733a <memset>



	set_temp = (uint8_t*)malloc(4);
 800579e:	2004      	movs	r0, #4
 80057a0:	f001 fdb8 	bl	8007314 <malloc>
 80057a4:	4b68      	ldr	r3, [pc, #416]	; (8005948 <init_peripherals+0x288>)
 80057a6:	6018      	str	r0, [r3, #0]
	memset(set_temp, 0x00, 4);
 80057a8:	6004      	str	r4, [r0, #0]
	*set_temp = 0;
 80057aa:	7004      	strb	r4, [r0, #0]
//	segment_val =set_temp;
	//	  memset(segment_val, 0x00, 4);
	segment_val = (char*)malloc(4);
 80057ac:	2004      	movs	r0, #4
 80057ae:	f001 fdb1 	bl	8007314 <malloc>
 80057b2:	4b66      	ldr	r3, [pc, #408]	; (800594c <init_peripherals+0x28c>)
 80057b4:	6018      	str	r0, [r3, #0]
	memset(segment_val, 0x00, 4);
 80057b6:	6004      	str	r4, [r0, #0]
//
	temp_val = (char*)malloc(4);
 80057b8:	2004      	movs	r0, #4
 80057ba:	f001 fdab 	bl	8007314 <malloc>
 80057be:	4b64      	ldr	r3, [pc, #400]	; (8005950 <init_peripherals+0x290>)
 80057c0:	6018      	str	r0, [r3, #0]
	memset(temp_val, 0x00, 4);
 80057c2:	6004      	str	r4, [r0, #0]

	ADC1_buffer = (uint32_t*)malloc(5*sizeof(uint32_t));
 80057c4:	2014      	movs	r0, #20
 80057c6:	f001 fda5 	bl	8007314 <malloc>
 80057ca:	4b62      	ldr	r3, [pc, #392]	; (8005954 <init_peripherals+0x294>)
 80057cc:	6018      	str	r0, [r3, #0]
	memset(ADC1_buffer, 0x00, 5);
 80057ce:	6004      	str	r4, [r0, #0]
 80057d0:	7104      	strb	r4, [r0, #4]

	ADC2_buffer = (uint32_t*)malloc(5*sizeof(uint32_t));
 80057d2:	2014      	movs	r0, #20
 80057d4:	f001 fd9e 	bl	8007314 <malloc>
 80057d8:	4b5f      	ldr	r3, [pc, #380]	; (8005958 <init_peripherals+0x298>)
 80057da:	6018      	str	r0, [r3, #0]
	memset(ADC2_buffer, 0x00, 5);
 80057dc:	6004      	str	r4, [r0, #0]
 80057de:	7104      	strb	r4, [r0, #4]

	voltage_rms =(char*)malloc(3*sizeof(char));
 80057e0:	2003      	movs	r0, #3
 80057e2:	f001 fd97 	bl	8007314 <malloc>
 80057e6:	4b5d      	ldr	r3, [pc, #372]	; (800595c <init_peripherals+0x29c>)
 80057e8:	6018      	str	r0, [r3, #0]
	memset(voltage_rms, 0x00, 3);
 80057ea:	8004      	strh	r4, [r0, #0]
 80057ec:	7084      	strb	r4, [r0, #2]

	current_rms =(char*)malloc(4*sizeof(char));
 80057ee:	2004      	movs	r0, #4
 80057f0:	f001 fd90 	bl	8007314 <malloc>
 80057f4:	4b5a      	ldr	r3, [pc, #360]	; (8005960 <init_peripherals+0x2a0>)
 80057f6:	6018      	str	r0, [r3, #0]
	memset(current_rms, 0x00, 4);
 80057f8:	6004      	str	r4, [r0, #0]

	total_water =(char*)malloc(20*sizeof(char));
 80057fa:	2014      	movs	r0, #20
 80057fc:	f001 fd8a 	bl	8007314 <malloc>
 8005800:	4a58      	ldr	r2, [pc, #352]	; (8005964 <init_peripherals+0x2a4>)
 8005802:	6010      	str	r0, [r2, #0]
	memset(total_water, 0x00, 20);
 8005804:	6004      	str	r4, [r0, #0]
 8005806:	6044      	str	r4, [r0, #4]
 8005808:	6084      	str	r4, [r0, #8]
 800580a:	60c4      	str	r4, [r0, #12]
 800580c:	6104      	str	r4, [r0, #16]
	sprintf(total_water,"%lu", water_acc);
 800580e:	4b56      	ldr	r3, [pc, #344]	; (8005968 <init_peripherals+0x2a8>)
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	4956      	ldr	r1, [pc, #344]	; (800596c <init_peripherals+0x2ac>)
 8005814:	f001 fe56 	bl	80074c4 <siprintf>


	voltage_int_rms = (uint32_t*)malloc(4*sizeof(uint32_t));
 8005818:	2010      	movs	r0, #16
 800581a:	f001 fd7b 	bl	8007314 <malloc>
 800581e:	4b54      	ldr	r3, [pc, #336]	; (8005970 <init_peripherals+0x2b0>)
 8005820:	6018      	str	r0, [r3, #0]
	current_int_rms = (uint32_t*)malloc(4*sizeof(uint32_t));
 8005822:	2010      	movs	r0, #16
 8005824:	f001 fd76 	bl	8007314 <malloc>
 8005828:	4b52      	ldr	r3, [pc, #328]	; (8005974 <init_peripherals+0x2b4>)
 800582a:	6018      	str	r0, [r3, #0]

	ambient_temp = (char*)malloc(4*sizeof(char));
 800582c:	2004      	movs	r0, #4
 800582e:	f001 fd71 	bl	8007314 <malloc>
 8005832:	4b51      	ldr	r3, [pc, #324]	; (8005978 <init_peripherals+0x2b8>)
 8005834:	6018      	str	r0, [r3, #0]
	geyser_temp = (char*)malloc(4*sizeof(char));
 8005836:	2004      	movs	r0, #4
 8005838:	f001 fd6c 	bl	8007314 <malloc>
 800583c:	4b4f      	ldr	r3, [pc, #316]	; (800597c <init_peripherals+0x2bc>)
 800583e:	6018      	str	r0, [r3, #0]

	//HEATER
	heater_state = (char*)malloc(5*sizeof(char));
	heater_state = heater_OFF;
 8005840:	4a4f      	ldr	r2, [pc, #316]	; (8005980 <init_peripherals+0x2c0>)
 8005842:	4b50      	ldr	r3, [pc, #320]	; (8005984 <init_peripherals+0x2c4>)
 8005844:	601a      	str	r2, [r3, #0]

	//Valve
	valve_state = (char*)malloc(8*sizeof(char));
	valve_state = valve_CLOSE;
 8005846:	4a50      	ldr	r2, [pc, #320]	; (8005988 <init_peripherals+0x2c8>)
 8005848:	4b50      	ldr	r3, [pc, #320]	; (800598c <init_peripherals+0x2cc>)
 800584a:	601a      	str	r2, [r3, #0]

	// Heating schedule
	heat_schedule1 = (char*)malloc(15*sizeof(char));
 800584c:	200f      	movs	r0, #15
 800584e:	f001 fd61 	bl	8007314 <malloc>
 8005852:	4e4f      	ldr	r6, [pc, #316]	; (8005990 <init_peripherals+0x2d0>)
 8005854:	6030      	str	r0, [r6, #0]
	memset(heat_schedule1, 0x00, 15);
 8005856:	6004      	str	r4, [r0, #0]
 8005858:	6044      	str	r4, [r0, #4]
 800585a:	6084      	str	r4, [r0, #8]
 800585c:	f8c0 400b 	str.w	r4, [r0, #11]
	heat_schedule2 = (char*)malloc(15*sizeof(char));
 8005860:	200f      	movs	r0, #15
 8005862:	f001 fd57 	bl	8007314 <malloc>
 8005866:	4d4b      	ldr	r5, [pc, #300]	; (8005994 <init_peripherals+0x2d4>)
 8005868:	6028      	str	r0, [r5, #0]
	memset(heat_schedule2, 0x00, 15);
 800586a:	6004      	str	r4, [r0, #0]
 800586c:	6044      	str	r4, [r0, #4]
 800586e:	6084      	str	r4, [r0, #8]
 8005870:	f8c0 400b 	str.w	r4, [r0, #11]
	heat_schedule3 = (char*)malloc(15*sizeof(char));
 8005874:	200f      	movs	r0, #15
 8005876:	f001 fd4d 	bl	8007314 <malloc>
 800587a:	4b47      	ldr	r3, [pc, #284]	; (8005998 <init_peripherals+0x2d8>)
 800587c:	6018      	str	r0, [r3, #0]
	memset(heat_schedule3, 0x00, 15);
 800587e:	6004      	str	r4, [r0, #0]
 8005880:	6044      	str	r4, [r0, #4]
 8005882:	6084      	str	r4, [r0, #8]
 8005884:	f8c0 400b 	str.w	r4, [r0, #11]

	heating_schedule_info[0] = heat_schedule1;
 8005888:	4b44      	ldr	r3, [pc, #272]	; (800599c <init_peripherals+0x2dc>)
 800588a:	6832      	ldr	r2, [r6, #0]
 800588c:	601a      	str	r2, [r3, #0]
	heating_schedule_info[1] = heat_schedule2;
 800588e:	682a      	ldr	r2, [r5, #0]
 8005890:	605a      	str	r2, [r3, #4]
	heating_schedule_info[2] = heat_schedule3;
 8005892:	6098      	str	r0, [r3, #8]

	heating_info = (char*)malloc(20*sizeof(char));
 8005894:	2014      	movs	r0, #20
 8005896:	f001 fd3d 	bl	8007314 <malloc>
 800589a:	4b41      	ldr	r3, [pc, #260]	; (80059a0 <init_peripherals+0x2e0>)
 800589c:	6018      	str	r0, [r3, #0]
	memset(heating_info, 0x00, 10);
 800589e:	6004      	str	r4, [r0, #0]
 80058a0:	6044      	str	r4, [r0, #4]
 80058a2:	8104      	strh	r4, [r0, #8]

	heating_time_size = 0;
 80058a4:	4b3f      	ldr	r3, [pc, #252]	; (80059a4 <init_peripherals+0x2e4>)
 80058a6:	601c      	str	r4, [r3, #0]


	// Initiliazing the RTC
	time = malloc(6*sizeof(uint32_t));
 80058a8:	2018      	movs	r0, #24
 80058aa:	f001 fd33 	bl	8007314 <malloc>
 80058ae:	4e3e      	ldr	r6, [pc, #248]	; (80059a8 <init_peripherals+0x2e8>)
 80058b0:	6030      	str	r0, [r6, #0]
	memset(time, 0x00, 6);
 80058b2:	6004      	str	r4, [r0, #0]
 80058b4:	8084      	strh	r4, [r0, #4]
//
	time->Hours = 0x0;
 80058b6:	7004      	strb	r4, [r0, #0]
	time->Minutes = 0x0;
 80058b8:	7044      	strb	r4, [r0, #1]
	time->Seconds = 0x0;
 80058ba:	7084      	strb	r4, [r0, #2]
	time->DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80058bc:	60c4      	str	r4, [r0, #12]
	time->StoreOperation = RTC_STOREOPERATION_RESET;
 80058be:	6104      	str	r4, [r0, #16]

	date = malloc(sizeof(uint32_t));
 80058c0:	2004      	movs	r0, #4
 80058c2:	f001 fd27 	bl	8007314 <malloc>
 80058c6:	4b39      	ldr	r3, [pc, #228]	; (80059ac <init_peripherals+0x2ec>)
 80058c8:	6018      	str	r0, [r3, #0]
	memset(date,0x00,1);

	date->WeekDay = RTC_WEEKDAY_MONDAY;
 80058ca:	2501      	movs	r5, #1
 80058cc:	7005      	strb	r5, [r0, #0]
	date->Month = RTC_MONTH_JANUARY;
 80058ce:	7045      	strb	r5, [r0, #1]
	date->Date = 0x1;
 80058d0:	7085      	strb	r5, [r0, #2]
	date->Year = 0x0;
 80058d2:	70c4      	strb	r4, [r0, #3]


//	*heating_schedule = malloc(3*6*sizeof(uint32_t));
//	memset(heating_schedule, 0x00, 18);

	log_receiced_num = (uint8_t*)malloc(3*sizeof(uint8_t));
 80058d4:	2003      	movs	r0, #3
 80058d6:	f001 fd1d 	bl	8007314 <malloc>
 80058da:	4b35      	ldr	r3, [pc, #212]	; (80059b0 <init_peripherals+0x2f0>)
 80058dc:	6018      	str	r0, [r3, #0]
	memset(log_receiced_num, 0x00, 3);
 80058de:	8004      	strh	r4, [r0, #0]
 80058e0:	7084      	strb	r4, [r0, #2]
	// FLASH
	flash_stored = (uint8_t*)malloc(70*sizeof(uint8_t));
 80058e2:	2046      	movs	r0, #70	; 0x46
 80058e4:	f001 fd16 	bl	8007314 <malloc>
 80058e8:	4b32      	ldr	r3, [pc, #200]	; (80059b4 <init_peripherals+0x2f4>)
 80058ea:	6018      	str	r0, [r3, #0]
	memset(flash_stored, 0x00, 70);
 80058ec:	2246      	movs	r2, #70	; 0x46
 80058ee:	4621      	mov	r1, r4
 80058f0:	f001 fd23 	bl	800733a <memset>


	new_time = malloc(6*sizeof(uint32_t));
 80058f4:	2018      	movs	r0, #24
 80058f6:	f001 fd0d 	bl	8007314 <malloc>
 80058fa:	4b2f      	ldr	r3, [pc, #188]	; (80059b8 <init_peripherals+0x2f8>)
 80058fc:	6018      	str	r0, [r3, #0]
	memset(new_time, 0x00, 6);
 80058fe:	6004      	str	r4, [r0, #0]
 8005900:	8084      	strh	r4, [r0, #4]

	temp_time_var = (char*)malloc(3*sizeof(uint8_t));
 8005902:	2003      	movs	r0, #3
 8005904:	f001 fd06 	bl	8007314 <malloc>
 8005908:	4b2c      	ldr	r3, [pc, #176]	; (80059bc <init_peripherals+0x2fc>)
 800590a:	6018      	str	r0, [r3, #0]
	memset(temp_time_var, 0x00, 3);
 800590c:	8004      	strh	r4, [r0, #0]
 800590e:	7084      	strb	r4, [r0, #2]

	flash_error = (uint32_t*)malloc(1*sizeof(uint32_t));
 8005910:	2004      	movs	r0, #4
 8005912:	f001 fcff 	bl	8007314 <malloc>
 8005916:	4b2a      	ldr	r3, [pc, #168]	; (80059c0 <init_peripherals+0x300>)
 8005918:	6018      	str	r0, [r3, #0]
	pEraseInit = (FLASH_EraseInitTypeDef*)malloc(4*sizeof(uint32_t));
 800591a:	2010      	movs	r0, #16
 800591c:	f001 fcfa 	bl	8007314 <malloc>
 8005920:	4b28      	ldr	r3, [pc, #160]	; (80059c4 <init_peripherals+0x304>)
 8005922:	6018      	str	r0, [r3, #0]

	// get time
	HAL_RTC_GetTime(&hrtc, time, RTC_FORMAT_BCD);
 8005924:	462a      	mov	r2, r5
 8005926:	6831      	ldr	r1, [r6, #0]
 8005928:	4827      	ldr	r0, [pc, #156]	; (80059c8 <init_peripherals+0x308>)
 800592a:	f7fd ff25 	bl	8003778 <HAL_RTC_GetTime>
 800592e:	bd70      	pop	{r4, r5, r6, pc}
 8005930:	48000400 	.word	0x48000400
 8005934:	48000800 	.word	0x48000800
 8005938:	200005e0 	.word	0x200005e0
 800593c:	200002d8 	.word	0x200002d8
 8005940:	20000304 	.word	0x20000304
 8005944:	20000308 	.word	0x20000308
 8005948:	200002e4 	.word	0x200002e4
 800594c:	200002e0 	.word	0x200002e0
 8005950:	200002f0 	.word	0x200002f0
 8005954:	2000024c 	.word	0x2000024c
 8005958:	20000250 	.word	0x20000250
 800595c:	20000318 	.word	0x20000318
 8005960:	20000280 	.word	0x20000280
 8005964:	200002fc 	.word	0x200002fc
 8005968:	2000031c 	.word	0x2000031c
 800596c:	08008084 	.word	0x08008084
 8005970:	20000314 	.word	0x20000314
 8005974:	2000027c 	.word	0x2000027c
 8005978:	20000274 	.word	0x20000274
 800597c:	2000029c 	.word	0x2000029c
 8005980:	20000014 	.word	0x20000014
 8005984:	200002b0 	.word	0x200002b0
 8005988:	2000004c 	.word	0x2000004c
 800598c:	20000310 	.word	0x20000310
 8005990:	200002a4 	.word	0x200002a4
 8005994:	200002a8 	.word	0x200002a8
 8005998:	200002ac 	.word	0x200002ac
 800599c:	2000061c 	.word	0x2000061c
 80059a0:	200002b4 	.word	0x200002b4
 80059a4:	200005f8 	.word	0x200005f8
 80059a8:	200002f8 	.word	0x200002f8
 80059ac:	20000284 	.word	0x20000284
 80059b0:	200002c0 	.word	0x200002c0
 80059b4:	20000298 	.word	0x20000298
 80059b8:	200002c4 	.word	0x200002c4
 80059bc:	200002ec 	.word	0x200002ec
 80059c0:	20000290 	.word	0x20000290
 80059c4:	200002c8 	.word	0x200002c8
 80059c8:	200004a8 	.word	0x200004a8

080059cc <liters_pumped>:

void liters_pumped(){

	//tim3_now = htim3.Instance->CNT; // timer value

	if(tim2_flag == 0){
 80059cc:	4b0a      	ldr	r3, [pc, #40]	; (80059f8 <liters_pumped+0x2c>)
 80059ce:	781a      	ldrb	r2, [r3, #0]
 80059d0:	b102      	cbz	r2, 80059d4 <liters_pumped+0x8>
 80059d2:	4770      	bx	lr
void liters_pumped(){
 80059d4:	b510      	push	{r4, lr}
		tim2_flag = 1;
		water_acc+=100;
 80059d6:	4c09      	ldr	r4, [pc, #36]	; (80059fc <liters_pumped+0x30>)
		HAL_TIM_Base_Start_IT(&htim2);
 80059d8:	4809      	ldr	r0, [pc, #36]	; (8005a00 <liters_pumped+0x34>)
		water_acc+=100;
 80059da:	6822      	ldr	r2, [r4, #0]
		tim2_flag = 1;
 80059dc:	2101      	movs	r1, #1
		water_acc+=100;
 80059de:	3264      	adds	r2, #100	; 0x64
 80059e0:	6022      	str	r2, [r4, #0]
		tim2_flag = 1;
 80059e2:	7019      	strb	r1, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim2);
 80059e4:	f7fe f982 	bl	8003cec <HAL_TIM_Base_Start_IT>
//		htim2.Instance->CNT = 0;

		sprintf(total_water,"%lu", water_acc);
 80059e8:	4b06      	ldr	r3, [pc, #24]	; (8005a04 <liters_pumped+0x38>)
 80059ea:	6822      	ldr	r2, [r4, #0]
 80059ec:	6818      	ldr	r0, [r3, #0]
 80059ee:	4906      	ldr	r1, [pc, #24]	; (8005a08 <liters_pumped+0x3c>)
//		water_acc+=100;
//		sprintf(total_water,"%lu", water_acc);
//		valve_trig = 0;
//	}

}
 80059f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		sprintf(total_water,"%lu", water_acc);
 80059f4:	f001 bd66 	b.w	80074c4 <siprintf>
 80059f8:	200002f4 	.word	0x200002f4
 80059fc:	2000031c 	.word	0x2000031c
 8005a00:	200004e0 	.word	0x200004e0
 8005a04:	200002fc 	.word	0x200002fc
 8005a08:	08008084 	.word	0x08008084

08005a0c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8005a0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a10:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a12:	4b55      	ldr	r3, [pc, #340]	; (8005b68 <MX_GPIO_Init+0x15c>)
 8005a14:	695a      	ldr	r2, [r3, #20]
 8005a16:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8005a1a:	615a      	str	r2, [r3, #20]
 8005a1c:	695a      	ldr	r2, [r3, #20]
 8005a1e:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8005a22:	9201      	str	r2, [sp, #4]
 8005a24:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005a26:	695a      	ldr	r2, [r3, #20]
 8005a28:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005a2c:	615a      	str	r2, [r3, #20]
 8005a2e:	695a      	ldr	r2, [r3, #20]
 8005a30:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8005a34:	9202      	str	r2, [sp, #8]
 8005a36:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a38:	695a      	ldr	r2, [r3, #20]
 8005a3a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005a3e:	615a      	str	r2, [r3, #20]
 8005a40:	695a      	ldr	r2, [r3, #20]
 8005a42:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005a46:	9203      	str	r2, [sp, #12]
 8005a48:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a4a:	695a      	ldr	r2, [r3, #20]
 8005a4c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005a50:	615a      	str	r2, [r3, #20]
 8005a52:	695b      	ldr	r3, [r3, #20]
 8005a54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a58:	9304      	str	r3, [sp, #16]
 8005a5a:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, w_RDY_Pin|s_RDY_Pin, GPIO_PIN_SET);
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	2112      	movs	r1, #18
 8005a60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005a64:	f7fc f936 	bl	8001cd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG_1_Pin|SEG_2_Pin|SEG_3_Pin|SEG_7_Pin 
 8005a68:	2200      	movs	r2, #0
 8005a6a:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 8005a6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005a72:	f7fc f92f 	bl	8001cd4 <HAL_GPIO_WritePin>
                          |SEG_6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_8_Digit_1_Pin|VALVE_CONTROL_Pin|HEATER_CONTROL_Pin|SEG_11_Digit_4_Pin 
 8005a76:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8005b7c <MX_GPIO_Init+0x170>
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	f246 4178 	movw	r1, #25720	; 0x6478
 8005a80:	4640      	mov	r0, r8
 8005a82:	f7fc f927 	bl	8001cd4 <HAL_GPIO_WritePin>
                          |SEG_9_Digit_2_Pin|SEG_10_Digit_3_Pin|SEG_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 8005a86:	4e39      	ldr	r6, [pc, #228]	; (8005b6c <MX_GPIO_Init+0x160>)
 8005a88:	2200      	movs	r2, #0
 8005a8a:	2180      	movs	r1, #128	; 0x80
 8005a8c:	4630      	mov	r0, r6
 8005a8e:	f7fc f921 	bl	8001cd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8005a92:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005a96:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005a98:	4b35      	ldr	r3, [pc, #212]	; (8005b70 <MX_GPIO_Init+0x164>)
 8005a9a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a9c:	2400      	movs	r4, #0
 8005a9e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005aa0:	a905      	add	r1, sp, #20
 8005aa2:	4630      	mov	r0, r6
 8005aa4:	f7fc f826 	bl	8001af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C_SCL_Pin I2C_SDA_Pin */
  GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 8005aa8:	2303      	movs	r3, #3
 8005aaa:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005aac:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005aae:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ab0:	a905      	add	r1, sp, #20
 8005ab2:	4630      	mov	r0, r6
 8005ab4:	f7fc f81e 	bl	8001af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_TOGGLE_Pin */
  GPIO_InitStruct.Pin = TOUCH_TOGGLE_Pin;
 8005ab8:	2501      	movs	r5, #1
 8005aba:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005abc:	4b2d      	ldr	r3, [pc, #180]	; (8005b74 <MX_GPIO_Init+0x168>)
 8005abe:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005ac0:	2702      	movs	r7, #2
 8005ac2:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(TOUCH_TOGGLE_GPIO_Port, &GPIO_InitStruct);
 8005ac4:	a905      	add	r1, sp, #20
 8005ac6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005aca:	f7fc f813 	bl	8001af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : w_RDY_Pin s_RDY_Pin */
  GPIO_InitStruct.Pin = w_RDY_Pin|s_RDY_Pin;
 8005ace:	2312      	movs	r3, #18
 8005ad0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8005ad2:	2311      	movs	r3, #17
 8005ad4:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005ad6:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ad8:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ada:	a905      	add	r1, sp, #20
 8005adc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005ae0:	f7fc f808 	bl	8001af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_1_Pin SEG_2_Pin SEG_3_Pin SEG_7_Pin 
                           SEG_6_Pin */
  GPIO_InitStruct.Pin = SEG_1_Pin|SEG_2_Pin|SEG_3_Pin|SEG_7_Pin 
 8005ae4:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8005ae8:	9305      	str	r3, [sp, #20]
                          |SEG_6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005aea:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005aec:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005aee:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005af0:	a905      	add	r1, sp, #20
 8005af2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005af6:	f7fb fffd 	bl	8001af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005afa:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005afc:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005afe:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b00:	a905      	add	r1, sp, #20
 8005b02:	4640      	mov	r0, r8
 8005b04:	f7fb fff6 	bl	8001af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_8_Digit_1_Pin VALVE_CONTROL_Pin HEATER_CONTROL_Pin SEG_11_Digit_4_Pin 
                           SEG_9_Digit_2_Pin SEG_10_Digit_3_Pin SEG_4_Pin */
  GPIO_InitStruct.Pin = SEG_8_Digit_1_Pin|VALVE_CONTROL_Pin|HEATER_CONTROL_Pin|SEG_11_Digit_4_Pin 
 8005b08:	f246 4378 	movw	r3, #25720	; 0x6478
 8005b0c:	9305      	str	r3, [sp, #20]
                          |SEG_9_Digit_2_Pin|SEG_10_Digit_3_Pin|SEG_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b0e:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b10:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b12:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b14:	a905      	add	r1, sp, #20
 8005b16:	4640      	mov	r0, r8
 8005b18:	f7fb ffec 	bl	8001af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLOW_TRIG_Pin */
  GPIO_InitStruct.Pin = FLOW_TRIG_Pin;
 8005b1c:	2340      	movs	r3, #64	; 0x40
 8005b1e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8005b20:	4b15      	ldr	r3, [pc, #84]	; (8005b78 <MX_GPIO_Init+0x16c>)
 8005b22:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005b24:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(FLOW_TRIG_GPIO_Port, &GPIO_InitStruct);
 8005b26:	a905      	add	r1, sp, #20
 8005b28:	4630      	mov	r0, r6
 8005b2a:	f7fb ffe3 	bl	8001af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SEG_5_Pin */
  GPIO_InitStruct.Pin = SEG_5_Pin;
 8005b2e:	2380      	movs	r3, #128	; 0x80
 8005b30:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b32:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b34:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b36:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(SEG_5_GPIO_Port, &GPIO_InitStruct);
 8005b38:	a905      	add	r1, sp, #20
 8005b3a:	4630      	mov	r0, r6
 8005b3c:	f7fb ffda 	bl	8001af4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8005b40:	4622      	mov	r2, r4
 8005b42:	4621      	mov	r1, r4
 8005b44:	2006      	movs	r0, #6
 8005b46:	f7fb fdc7 	bl	80016d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8005b4a:	2006      	movs	r0, #6
 8005b4c:	f7fb fdfa 	bl	8001744 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 1);
 8005b50:	462a      	mov	r2, r5
 8005b52:	4621      	mov	r1, r4
 8005b54:	2017      	movs	r0, #23
 8005b56:	f7fb fdbf 	bl	80016d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8005b5a:	2017      	movs	r0, #23
 8005b5c:	f7fb fdf2 	bl	8001744 <HAL_NVIC_EnableIRQ>

}
 8005b60:	b00a      	add	sp, #40	; 0x28
 8005b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b66:	bf00      	nop
 8005b68:	40021000 	.word	0x40021000
 8005b6c:	48000800 	.word	0x48000800
 8005b70:	10110000 	.word	0x10110000
 8005b74:	10210000 	.word	0x10210000
 8005b78:	10310000 	.word	0x10310000
 8005b7c:	48000400 	.word	0x48000400

08005b80 <MX_DMA_Init>:
{
 8005b80:	b500      	push	{lr}
 8005b82:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005b84:	4b0a      	ldr	r3, [pc, #40]	; (8005bb0 <MX_DMA_Init+0x30>)
 8005b86:	695a      	ldr	r2, [r3, #20]
 8005b88:	f042 0201 	orr.w	r2, r2, #1
 8005b8c:	615a      	str	r2, [r3, #20]
 8005b8e:	695b      	ldr	r3, [r3, #20]
 8005b90:	f003 0301 	and.w	r3, r3, #1
 8005b94:	9301      	str	r3, [sp, #4]
 8005b96:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 1);
 8005b98:	2201      	movs	r2, #1
 8005b9a:	2100      	movs	r1, #0
 8005b9c:	200c      	movs	r0, #12
 8005b9e:	f7fb fd9b 	bl	80016d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8005ba2:	200c      	movs	r0, #12
 8005ba4:	f7fb fdce 	bl	8001744 <HAL_NVIC_EnableIRQ>
}
 8005ba8:	b003      	add	sp, #12
 8005baa:	f85d fb04 	ldr.w	pc, [sp], #4
 8005bae:	bf00      	nop
 8005bb0:	40021000 	.word	0x40021000

08005bb4 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8005bb4:	e7fe      	b.n	8005bb4 <_Error_Handler>
	...

08005bb8 <MX_TIM2_Init>:
{
 8005bb8:	b500      	push	{lr}
 8005bba:	b089      	sub	sp, #36	; 0x24
  htim2.Instance = TIM2;
 8005bbc:	4818      	ldr	r0, [pc, #96]	; (8005c20 <MX_TIM2_Init+0x68>)
 8005bbe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005bc2:	6003      	str	r3, [r0, #0]
  htim2.Init.Prescaler = 1;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 326400;
 8005bcc:	4a15      	ldr	r2, [pc, #84]	; (8005c24 <MX_TIM2_Init+0x6c>)
 8005bce:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005bd0:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005bd2:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005bd4:	f7fe fa92 	bl	80040fc <HAL_TIM_Base_Init>
 8005bd8:	b998      	cbnz	r0, 8005c02 <MX_TIM2_Init+0x4a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005bda:	a908      	add	r1, sp, #32
 8005bdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005be0:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005be4:	480e      	ldr	r0, [pc, #56]	; (8005c20 <MX_TIM2_Init+0x68>)
 8005be6:	f7fe f8a3 	bl	8003d30 <HAL_TIM_ConfigClockSource>
 8005bea:	b978      	cbnz	r0, 8005c0c <MX_TIM2_Init+0x54>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005bec:	2300      	movs	r3, #0
 8005bee:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bf0:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005bf2:	a901      	add	r1, sp, #4
 8005bf4:	480a      	ldr	r0, [pc, #40]	; (8005c20 <MX_TIM2_Init+0x68>)
 8005bf6:	f7fe fa9d 	bl	8004134 <HAL_TIMEx_MasterConfigSynchronization>
 8005bfa:	b960      	cbnz	r0, 8005c16 <MX_TIM2_Init+0x5e>
}
 8005bfc:	b009      	add	sp, #36	; 0x24
 8005bfe:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8005c02:	f240 119f 	movw	r1, #415	; 0x19f
 8005c06:	4808      	ldr	r0, [pc, #32]	; (8005c28 <MX_TIM2_Init+0x70>)
 8005c08:	f7ff ffd4 	bl	8005bb4 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005c0c:	f240 11a5 	movw	r1, #421	; 0x1a5
 8005c10:	4805      	ldr	r0, [pc, #20]	; (8005c28 <MX_TIM2_Init+0x70>)
 8005c12:	f7ff ffcf 	bl	8005bb4 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005c16:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8005c1a:	4803      	ldr	r0, [pc, #12]	; (8005c28 <MX_TIM2_Init+0x70>)
 8005c1c:	f7ff ffca 	bl	8005bb4 <_Error_Handler>
 8005c20:	200004e0 	.word	0x200004e0
 8005c24:	0004fb00 	.word	0x0004fb00
 8005c28:	08008088 	.word	0x08008088

08005c2c <MX_USART1_UART_Init>:
{
 8005c2c:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8005c2e:	480c      	ldr	r0, [pc, #48]	; (8005c60 <MX_USART1_UART_Init+0x34>)
 8005c30:	4b0c      	ldr	r3, [pc, #48]	; (8005c64 <MX_USART1_UART_Init+0x38>)
 8005c32:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8005c34:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8005c38:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005c3e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005c40:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005c42:	220c      	movs	r2, #12
 8005c44:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005c46:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005c48:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005c4a:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005c4c:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005c4e:	f7fe fcb5 	bl	80045bc <HAL_UART_Init>
 8005c52:	b900      	cbnz	r0, 8005c56 <MX_USART1_UART_Init+0x2a>
 8005c54:	bd08      	pop	{r3, pc}
    _Error_Handler(__FILE__, __LINE__);
 8005c56:	f240 11c1 	movw	r1, #449	; 0x1c1
 8005c5a:	4803      	ldr	r0, [pc, #12]	; (8005c68 <MX_USART1_UART_Init+0x3c>)
 8005c5c:	f7ff ffaa 	bl	8005bb4 <_Error_Handler>
 8005c60:	20000438 	.word	0x20000438
 8005c64:	40013800 	.word	0x40013800
 8005c68:	08008088 	.word	0x08008088

08005c6c <MX_ADC2_Init>:
{
 8005c6c:	b500      	push	{lr}
 8005c6e:	b087      	sub	sp, #28
  hadc2.Instance = ADC2;
 8005c70:	482d      	ldr	r0, [pc, #180]	; (8005d28 <MX_ADC2_Init+0xbc>)
 8005c72:	4b2e      	ldr	r3, [pc, #184]	; (8005d2c <MX_ADC2_Init+0xc0>)
 8005c74:	6003      	str	r3, [r0, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8005c76:	2300      	movs	r3, #0
 8005c78:	6043      	str	r3, [r0, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005c7a:	6083      	str	r3, [r0, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	6102      	str	r2, [r0, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8005c80:	61c2      	str	r2, [r0, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005c82:	6243      	str	r3, [r0, #36]	; 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005c84:	6303      	str	r3, [r0, #48]	; 0x30
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005c86:	62c2      	str	r2, [r0, #44]	; 0x2c
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005c88:	60c3      	str	r3, [r0, #12]
  hadc2.Init.NbrOfConversion = 4;
 8005c8a:	2104      	movs	r1, #4
 8005c8c:	6201      	str	r1, [r0, #32]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8005c8e:	6342      	str	r2, [r0, #52]	; 0x34
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005c90:	6141      	str	r1, [r0, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8005c92:	6183      	str	r3, [r0, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8005c94:	6382      	str	r2, [r0, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005c96:	f7fb f9a1 	bl	8000fdc <HAL_ADC_Init>
 8005c9a:	bb60      	cbnz	r0, 8005cf6 <MX_ADC2_Init+0x8a>
  sConfig.Channel = ADC_CHANNEL_8;
 8005c9c:	2308      	movs	r3, #8
 8005c9e:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	9301      	str	r3, [sp, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	9303      	str	r3, [sp, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 8005ca8:	2207      	movs	r2, #7
 8005caa:	9202      	str	r2, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005cac:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 0;
 8005cae:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005cb0:	4669      	mov	r1, sp
 8005cb2:	481d      	ldr	r0, [pc, #116]	; (8005d28 <MX_ADC2_Init+0xbc>)
 8005cb4:	f7fb fb68 	bl	8001388 <HAL_ADC_ConfigChannel>
 8005cb8:	bb10      	cbnz	r0, 8005d00 <MX_ADC2_Init+0x94>
  sConfig.Channel = ADC_CHANNEL_9;
 8005cba:	2309      	movs	r3, #9
 8005cbc:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005cbe:	2302      	movs	r3, #2
 8005cc0:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005cc2:	4669      	mov	r1, sp
 8005cc4:	4818      	ldr	r0, [pc, #96]	; (8005d28 <MX_ADC2_Init+0xbc>)
 8005cc6:	f7fb fb5f 	bl	8001388 <HAL_ADC_ConfigChannel>
 8005cca:	b9f0      	cbnz	r0, 8005d0a <MX_ADC2_Init+0x9e>
  sConfig.Channel = ADC_CHANNEL_12;
 8005ccc:	230c      	movs	r3, #12
 8005cce:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8005cd0:	2303      	movs	r3, #3
 8005cd2:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005cd4:	4669      	mov	r1, sp
 8005cd6:	4814      	ldr	r0, [pc, #80]	; (8005d28 <MX_ADC2_Init+0xbc>)
 8005cd8:	f7fb fb56 	bl	8001388 <HAL_ADC_ConfigChannel>
 8005cdc:	b9d0      	cbnz	r0, 8005d14 <MX_ADC2_Init+0xa8>
  sConfig.Channel = ADC_CHANNEL_15;
 8005cde:	230f      	movs	r3, #15
 8005ce0:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8005ce2:	2304      	movs	r3, #4
 8005ce4:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005ce6:	4669      	mov	r1, sp
 8005ce8:	480f      	ldr	r0, [pc, #60]	; (8005d28 <MX_ADC2_Init+0xbc>)
 8005cea:	f7fb fb4d 	bl	8001388 <HAL_ADC_ConfigChannel>
 8005cee:	b9b0      	cbnz	r0, 8005d1e <MX_ADC2_Init+0xb2>
}
 8005cf0:	b007      	add	sp, #28
 8005cf2:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8005cf6:	f240 1109 	movw	r1, #265	; 0x109
 8005cfa:	480d      	ldr	r0, [pc, #52]	; (8005d30 <MX_ADC2_Init+0xc4>)
 8005cfc:	f7ff ff5a 	bl	8005bb4 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005d00:	f44f 718b 	mov.w	r1, #278	; 0x116
 8005d04:	480a      	ldr	r0, [pc, #40]	; (8005d30 <MX_ADC2_Init+0xc4>)
 8005d06:	f7ff ff55 	bl	8005bb4 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005d0a:	f240 111f 	movw	r1, #287	; 0x11f
 8005d0e:	4808      	ldr	r0, [pc, #32]	; (8005d30 <MX_ADC2_Init+0xc4>)
 8005d10:	f7ff ff50 	bl	8005bb4 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005d14:	f44f 7194 	mov.w	r1, #296	; 0x128
 8005d18:	4805      	ldr	r0, [pc, #20]	; (8005d30 <MX_ADC2_Init+0xc4>)
 8005d1a:	f7ff ff4b 	bl	8005bb4 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005d1e:	f240 1131 	movw	r1, #305	; 0x131
 8005d22:	4803      	ldr	r0, [pc, #12]	; (8005d30 <MX_ADC2_Init+0xc4>)
 8005d24:	f7ff ff46 	bl	8005bb4 <_Error_Handler>
 8005d28:	20000350 	.word	0x20000350
 8005d2c:	50000100 	.word	0x50000100
 8005d30:	08008088 	.word	0x08008088

08005d34 <MX_RTC_Init>:
{
 8005d34:	b500      	push	{lr}
 8005d36:	b087      	sub	sp, #28
  hrtc.Instance = RTC;
 8005d38:	482c      	ldr	r0, [pc, #176]	; (8005dec <MX_RTC_Init+0xb8>)
 8005d3a:	4b2d      	ldr	r3, [pc, #180]	; (8005df0 <MX_RTC_Init+0xbc>)
 8005d3c:	6003      	str	r3, [r0, #0]
if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0) != 0x32F2){
 8005d3e:	2100      	movs	r1, #0
 8005d40:	f7fd ffce 	bl	8003ce0 <HAL_RTCEx_BKUPRead>
 8005d44:	f243 23f2 	movw	r3, #13042	; 0x32f2
 8005d48:	4298      	cmp	r0, r3
 8005d4a:	d037      	beq.n	8005dbc <MX_RTC_Init+0x88>
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8005d4c:	4827      	ldr	r0, [pc, #156]	; (8005dec <MX_RTC_Init+0xb8>)
 8005d4e:	2300      	movs	r3, #0
 8005d50:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 8005d52:	227f      	movs	r2, #127	; 0x7f
 8005d54:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 8005d56:	22ff      	movs	r2, #255	; 0xff
 8005d58:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005d5a:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8005d5c:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8005d5e:	6183      	str	r3, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8005d60:	f7fd fda4 	bl	80038ac <HAL_RTC_Init>
 8005d64:	bb68      	cbnz	r0, 8005dc2 <MX_RTC_Init+0x8e>
  sTime.Hours = 0x0;
 8005d66:	2300      	movs	r3, #0
 8005d68:	f88d 3004 	strb.w	r3, [sp, #4]
  sTime.Minutes = 0x0;
 8005d6c:	f88d 3005 	strb.w	r3, [sp, #5]
  sTime.Seconds = 0x0;
 8005d70:	f88d 3006 	strb.w	r3, [sp, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8005d74:	9304      	str	r3, [sp, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8005d76:	9305      	str	r3, [sp, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8005d78:	2201      	movs	r2, #1
 8005d7a:	a901      	add	r1, sp, #4
 8005d7c:	481b      	ldr	r0, [pc, #108]	; (8005dec <MX_RTC_Init+0xb8>)
 8005d7e:	f7fd fded 	bl	800395c <HAL_RTC_SetTime>
 8005d82:	bb18      	cbnz	r0, 8005dcc <MX_RTC_Init+0x98>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8005d84:	2201      	movs	r2, #1
 8005d86:	f88d 2000 	strb.w	r2, [sp]
  sDate.Month = RTC_MONTH_JANUARY;
 8005d8a:	f88d 2001 	strb.w	r2, [sp, #1]
  sDate.Date = 0x1;
 8005d8e:	f88d 2002 	strb.w	r2, [sp, #2]
  sDate.Year = 0x0;
 8005d92:	2300      	movs	r3, #0
 8005d94:	f88d 3003 	strb.w	r3, [sp, #3]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8005d98:	4669      	mov	r1, sp
 8005d9a:	4814      	ldr	r0, [pc, #80]	; (8005dec <MX_RTC_Init+0xb8>)
 8005d9c:	f7fd fe7e 	bl	8003a9c <HAL_RTC_SetDate>
 8005da0:	b9c8      	cbnz	r0, 8005dd6 <MX_RTC_Init+0xa2>
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 2048, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8005da2:	2200      	movs	r2, #0
 8005da4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005da8:	4810      	ldr	r0, [pc, #64]	; (8005dec <MX_RTC_Init+0xb8>)
 8005daa:	f7fd ff05 	bl	8003bb8 <HAL_RTCEx_SetWakeUpTimer_IT>
 8005dae:	b9b8      	cbnz	r0, 8005de0 <MX_RTC_Init+0xac>
    HAL_RTCEx_BKUPWrite(&hrtc,RTC_BKP_DR0,0x32F2);
 8005db0:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8005db4:	2100      	movs	r1, #0
 8005db6:	480d      	ldr	r0, [pc, #52]	; (8005dec <MX_RTC_Init+0xb8>)
 8005db8:	f7fd ff8c 	bl	8003cd4 <HAL_RTCEx_BKUPWrite>
}
 8005dbc:	b007      	add	sp, #28
 8005dbe:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8005dc2:	f240 116b 	movw	r1, #363	; 0x16b
 8005dc6:	480b      	ldr	r0, [pc, #44]	; (8005df4 <MX_RTC_Init+0xc0>)
 8005dc8:	f7ff fef4 	bl	8005bb4 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005dcc:	f240 1177 	movw	r1, #375	; 0x177
 8005dd0:	4808      	ldr	r0, [pc, #32]	; (8005df4 <MX_RTC_Init+0xc0>)
 8005dd2:	f7ff feef 	bl	8005bb4 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005dd6:	f240 1181 	movw	r1, #385	; 0x181
 8005dda:	4806      	ldr	r0, [pc, #24]	; (8005df4 <MX_RTC_Init+0xc0>)
 8005ddc:	f7ff feea 	bl	8005bb4 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005de0:	f44f 71c4 	mov.w	r1, #392	; 0x188
 8005de4:	4803      	ldr	r0, [pc, #12]	; (8005df4 <MX_RTC_Init+0xc0>)
 8005de6:	f7ff fee5 	bl	8005bb4 <_Error_Handler>
 8005dea:	bf00      	nop
 8005dec:	200004a8 	.word	0x200004a8
 8005df0:	40002800 	.word	0x40002800
 8005df4:	08008088 	.word	0x08008088

08005df8 <MX_I2C1_Init>:
{
 8005df8:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 8005dfa:	4816      	ldr	r0, [pc, #88]	; (8005e54 <MX_I2C1_Init+0x5c>)
 8005dfc:	4b16      	ldr	r3, [pc, #88]	; (8005e58 <MX_I2C1_Init+0x60>)
 8005dfe:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8005e00:	f240 230b 	movw	r3, #523	; 0x20b
 8005e04:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8005e06:	2300      	movs	r3, #0
 8005e08:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005e0e:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8005e10:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005e12:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005e14:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005e16:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005e18:	f7fc f8d8 	bl	8001fcc <HAL_I2C_Init>
 8005e1c:	b950      	cbnz	r0, 8005e34 <MX_I2C1_Init+0x3c>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005e1e:	2100      	movs	r1, #0
 8005e20:	480c      	ldr	r0, [pc, #48]	; (8005e54 <MX_I2C1_Init+0x5c>)
 8005e22:	f7fc ff8d 	bl	8002d40 <HAL_I2CEx_ConfigAnalogFilter>
 8005e26:	b950      	cbnz	r0, 8005e3e <MX_I2C1_Init+0x46>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8005e28:	2100      	movs	r1, #0
 8005e2a:	480a      	ldr	r0, [pc, #40]	; (8005e54 <MX_I2C1_Init+0x5c>)
 8005e2c:	f7fc ffb2 	bl	8002d94 <HAL_I2CEx_ConfigDigitalFilter>
 8005e30:	b950      	cbnz	r0, 8005e48 <MX_I2C1_Init+0x50>
 8005e32:	bd08      	pop	{r3, pc}
    _Error_Handler(__FILE__, __LINE__);
 8005e34:	f240 1145 	movw	r1, #325	; 0x145
 8005e38:	4808      	ldr	r0, [pc, #32]	; (8005e5c <MX_I2C1_Init+0x64>)
 8005e3a:	f7ff febb 	bl	8005bb4 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005e3e:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8005e42:	4806      	ldr	r0, [pc, #24]	; (8005e5c <MX_I2C1_Init+0x64>)
 8005e44:	f7ff feb6 	bl	8005bb4 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005e48:	f240 1153 	movw	r1, #339	; 0x153
 8005e4c:	4803      	ldr	r0, [pc, #12]	; (8005e5c <MX_I2C1_Init+0x64>)
 8005e4e:	f7ff feb1 	bl	8005bb4 <_Error_Handler>
 8005e52:	bf00      	nop
 8005e54:	200003a4 	.word	0x200003a4
 8005e58:	40005400 	.word	0x40005400
 8005e5c:	08008088 	.word	0x08008088

08005e60 <SystemClock_Config>:
{
 8005e60:	b500      	push	{lr}
 8005e62:	b097      	sub	sp, #92	; 0x5c
  HAL_PWR_EnableBkUpAccess();
 8005e64:	f7fc ffbe 	bl	8002de4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8005e68:	4a29      	ldr	r2, [pc, #164]	; (8005f10 <SystemClock_Config+0xb0>)
 8005e6a:	6a13      	ldr	r3, [r2, #32]
 8005e6c:	f023 0318 	bic.w	r3, r3, #24
 8005e70:	6213      	str	r3, [r2, #32]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8005e72:	2306      	movs	r3, #6
 8005e74:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8005e76:	2301      	movs	r3, #1
 8005e78:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005e7a:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8005e7c:	2310      	movs	r3, #16
 8005e7e:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005e80:	2302      	movs	r3, #2
 8005e82:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005e84:	2300      	movs	r3, #0
 8005e86:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8005e88:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8005e8c:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005e8e:	a80c      	add	r0, sp, #48	; 0x30
 8005e90:	f7fc ffb0 	bl	8002df4 <HAL_RCC_OscConfig>
 8005e94:	bb80      	cbnz	r0, 8005ef8 <SystemClock_Config+0x98>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005e96:	230f      	movs	r3, #15
 8005e98:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005e9a:	2102      	movs	r1, #2
 8005e9c:	9108      	str	r1, [sp, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005ea2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005ea6:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005ea8:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005eaa:	a807      	add	r0, sp, #28
 8005eac:	f7fd faa4 	bl	80033f8 <HAL_RCC_ClockConfig>
 8005eb0:	bb30      	cbnz	r0, 8005f00 <SystemClock_Config+0xa0>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8005eb2:	4b18      	ldr	r3, [pc, #96]	; (8005f14 <SystemClock_Config+0xb4>)
 8005eb4:	9300      	str	r3, [sp, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	9302      	str	r3, [sp, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV64;
 8005eba:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8005ebe:	9204      	str	r2, [sp, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8005ec0:	9303      	str	r3, [sp, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8005ec2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005ec6:	9301      	str	r3, [sp, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005ec8:	4668      	mov	r0, sp
 8005eca:	f7fd fb93 	bl	80035f4 <HAL_RCCEx_PeriphCLKConfig>
 8005ece:	b9d8      	cbnz	r0, 8005f08 <SystemClock_Config+0xa8>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8005ed0:	f7fd fb5a 	bl	8003588 <HAL_RCC_GetHCLKFreq>
 8005ed4:	4b10      	ldr	r3, [pc, #64]	; (8005f18 <SystemClock_Config+0xb8>)
 8005ed6:	fba3 3000 	umull	r3, r0, r3, r0
 8005eda:	0980      	lsrs	r0, r0, #6
 8005edc:	f7fb fc3e 	bl	800175c <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8005ee0:	2004      	movs	r0, #4
 8005ee2:	f7fb fc55 	bl	8001790 <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 2);
 8005ee6:	2202      	movs	r2, #2
 8005ee8:	2100      	movs	r1, #0
 8005eea:	f04f 30ff 	mov.w	r0, #4294967295
 8005eee:	f7fb fbf3 	bl	80016d8 <HAL_NVIC_SetPriority>
}
 8005ef2:	b017      	add	sp, #92	; 0x5c
 8005ef4:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8005ef8:	21c9      	movs	r1, #201	; 0xc9
 8005efa:	4808      	ldr	r0, [pc, #32]	; (8005f1c <SystemClock_Config+0xbc>)
 8005efc:	f7ff fe5a 	bl	8005bb4 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005f00:	21d7      	movs	r1, #215	; 0xd7
 8005f02:	4806      	ldr	r0, [pc, #24]	; (8005f1c <SystemClock_Config+0xbc>)
 8005f04:	f7ff fe56 	bl	8005bb4 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005f08:	21e2      	movs	r1, #226	; 0xe2
 8005f0a:	4804      	ldr	r0, [pc, #16]	; (8005f1c <SystemClock_Config+0xbc>)
 8005f0c:	f7ff fe52 	bl	8005bb4 <_Error_Handler>
 8005f10:	40021000 	.word	0x40021000
 8005f14:	000100a1 	.word	0x000100a1
 8005f18:	10624dd3 	.word	0x10624dd3
 8005f1c:	08008088 	.word	0x08008088

08005f20 <main>:
{
 8005f20:	b510      	push	{r4, lr}
  HAL_Init();
 8005f22:	f7fa ff7f 	bl	8000e24 <HAL_Init>
  SystemClock_Config();
 8005f26:	f7ff ff9b 	bl	8005e60 <SystemClock_Config>
  MX_GPIO_Init();
 8005f2a:	f7ff fd6f 	bl	8005a0c <MX_GPIO_Init>
  MX_DMA_Init();
 8005f2e:	f7ff fe27 	bl	8005b80 <MX_DMA_Init>
  MX_TIM2_Init();
 8005f32:	f7ff fe41 	bl	8005bb8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8005f36:	f7ff fe79 	bl	8005c2c <MX_USART1_UART_Init>
  MX_ADC2_Init();
 8005f3a:	f7ff fe97 	bl	8005c6c <MX_ADC2_Init>
  MX_RTC_Init();
 8005f3e:	f7ff fef9 	bl	8005d34 <MX_RTC_Init>
  MX_I2C1_Init();
 8005f42:	f7ff ff59 	bl	8005df8 <MX_I2C1_Init>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8005f46:	4c15      	ldr	r4, [pc, #84]	; (8005f9c <main+0x7c>)
 8005f48:	2100      	movs	r1, #0
 8005f4a:	4620      	mov	r0, r4
 8005f4c:	f7fb f9d6 	bl	80012fc <HAL_ADCEx_Calibration_Start>
  init_peripherals();
 8005f50:	f7ff fbb6 	bl	80056c0 <init_peripherals>
  HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_buffer, 1);
 8005f54:	2201      	movs	r2, #1
 8005f56:	4912      	ldr	r1, [pc, #72]	; (8005fa0 <main+0x80>)
 8005f58:	4812      	ldr	r0, [pc, #72]	; (8005fa4 <main+0x84>)
 8005f5a:	f7fe f93b 	bl	80041d4 <HAL_UART_Receive_IT>
 HAL_ADC_Start_DMA(&hadc2, ADC1_buffer, 4);
 8005f5e:	2204      	movs	r2, #4
 8005f60:	4b11      	ldr	r3, [pc, #68]	; (8005fa8 <main+0x88>)
 8005f62:	6819      	ldr	r1, [r3, #0]
 8005f64:	4620      	mov	r0, r4
 8005f66:	f7fb f943 	bl	80011f0 <HAL_ADC_Start_DMA>
 	 HAL_RTC_GetTime(&hrtc,time,RTC_FORMAT_BIN);
 8005f6a:	4c10      	ldr	r4, [pc, #64]	; (8005fac <main+0x8c>)
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	4b10      	ldr	r3, [pc, #64]	; (8005fb0 <main+0x90>)
 8005f70:	6819      	ldr	r1, [r3, #0]
 8005f72:	4620      	mov	r0, r4
 8005f74:	f7fd fc00 	bl	8003778 <HAL_RTC_GetTime>
 	 HAL_RTC_GetDate(&hrtc,date,RTC_FORMAT_BIN);
 8005f78:	2200      	movs	r2, #0
 8005f7a:	4b0e      	ldr	r3, [pc, #56]	; (8005fb4 <main+0x94>)
 8005f7c:	6819      	ldr	r1, [r3, #0]
 8005f7e:	4620      	mov	r0, r4
 8005f80:	f7fd fc30 	bl	80037e4 <HAL_RTC_GetDate>
  int i2c_state = init_iqs263();
 8005f84:	f7ff f932 	bl	80051ec <init_iqs263>
 8005f88:	4604      	mov	r4, r0
  logPosition();
 8005f8a:	f7fe ffbd 	bl	8004f08 <logPosition>
  while (i2c_state)
 8005f8e:	e001      	b.n	8005f94 <main+0x74>
	  mainLoop();
 8005f90:	f001 f8de 	bl	8007150 <mainLoop>
  while (i2c_state)
 8005f94:	2c00      	cmp	r4, #0
 8005f96:	d1fb      	bne.n	8005f90 <main+0x70>
}
 8005f98:	2000      	movs	r0, #0
 8005f9a:	bd10      	pop	{r4, pc}
 8005f9c:	20000350 	.word	0x20000350
 8005fa0:	200005e4 	.word	0x200005e4
 8005fa4:	20000438 	.word	0x20000438
 8005fa8:	2000024c 	.word	0x2000024c
 8005fac:	200004a8 	.word	0x200004a8
 8005fb0:	200002f8 	.word	0x200002f8
 8005fb4:	20000284 	.word	0x20000284

08005fb8 <seven_segment>:
extern UART_HandleTypeDef huart1;
extern ADC_HandleTypeDef hadc2;



void seven_segment(){
 8005fb8:	b538      	push	{r3, r4, r5, lr}
	if(display_set_temp){
 8005fba:	4b37      	ldr	r3, [pc, #220]	; (8006098 <seven_segment+0xe0>)
 8005fbc:	781b      	ldrb	r3, [r3, #0]
 8005fbe:	b94b      	cbnz	r3, 8005fd4 <seven_segment+0x1c>
		sprintf(segment_val, "%d", *set_temp);
	}

	if(segment_counter == 0){	// Left Most Digit
 8005fc0:	4d36      	ldr	r5, [pc, #216]	; (800609c <seven_segment+0xe4>)
 8005fc2:	782c      	ldrb	r4, [r5, #0]
 8005fc4:	b194      	cbz	r4, 8005fec <seven_segment+0x34>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_SET);		// D3
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,GPIO_PIN_SET);		// D4
		seven_segment_display(segment_val[segment_counter]-48 );
		segment_counter += 1;
	}
	else if( segment_counter == 1){		// Middle left Digit
 8005fc6:	2c01      	cmp	r4, #1
 8005fc8:	d051      	beq.n	800606e <seven_segment+0xb6>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_SET);		// D3
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,GPIO_PIN_SET);		// D4
		seven_segment_display(segment_val[segment_counter]-48);
		segment_counter += 1;
	}
	else if( segment_counter == 2){		// Middle Right Digit
 8005fca:	2c02      	cmp	r4, #2
 8005fcc:	d057      	beq.n	800607e <seven_segment+0xc6>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_RESET);		// D3
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,GPIO_PIN_SET);		// D4
		seven_segment_display(segment_val[segment_counter]-48);
		segment_counter += 1;
	}
	else if( segment_counter == 3){ // Right Most Digit
 8005fce:	2c03      	cmp	r4, #3
 8005fd0:	d02d      	beq.n	800602e <seven_segment+0x76>
 8005fd2:	bd38      	pop	{r3, r4, r5, pc}
		sprintf(segment_val, "%d", *set_temp);
 8005fd4:	4b32      	ldr	r3, [pc, #200]	; (80060a0 <seven_segment+0xe8>)
 8005fd6:	4a33      	ldr	r2, [pc, #204]	; (80060a4 <seven_segment+0xec>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
	if(segment_counter == 0){	// Left Most Digit
 8005fda:	4d30      	ldr	r5, [pc, #192]	; (800609c <seven_segment+0xe4>)
		sprintf(segment_val, "%d", *set_temp);
 8005fdc:	6810      	ldr	r0, [r2, #0]
 8005fde:	4932      	ldr	r1, [pc, #200]	; (80060a8 <seven_segment+0xf0>)
 8005fe0:	781a      	ldrb	r2, [r3, #0]
 8005fe2:	f001 fa6f 	bl	80074c4 <siprintf>
	if(segment_counter == 0){	// Left Most Digit
 8005fe6:	782c      	ldrb	r4, [r5, #0]
 8005fe8:	2c00      	cmp	r4, #0
 8005fea:	d1ec      	bne.n	8005fc6 <seven_segment+0xe>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_RESET);	// D1
 8005fec:	4622      	mov	r2, r4
 8005fee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005ff2:	482e      	ldr	r0, [pc, #184]	; (80060ac <seven_segment+0xf4>)
 8005ff4:	f7fb fe6e 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_SET);		// D2
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	2110      	movs	r1, #16
 8005ffc:	482b      	ldr	r0, [pc, #172]	; (80060ac <seven_segment+0xf4>)
 8005ffe:	f7fb fe69 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_SET);		// D3
 8006002:	2201      	movs	r2, #1
 8006004:	2120      	movs	r1, #32
 8006006:	4829      	ldr	r0, [pc, #164]	; (80060ac <seven_segment+0xf4>)
 8006008:	f7fb fe64 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,GPIO_PIN_SET);		// D4
 800600c:	2201      	movs	r2, #1
 800600e:	2108      	movs	r1, #8
 8006010:	4826      	ldr	r0, [pc, #152]	; (80060ac <seven_segment+0xf4>)
 8006012:	f7fb fe5f 	bl	8001cd4 <HAL_GPIO_WritePin>
		seven_segment_display(segment_val[segment_counter]-48 );
 8006016:	4a23      	ldr	r2, [pc, #140]	; (80060a4 <seven_segment+0xec>)
 8006018:	782b      	ldrb	r3, [r5, #0]
 800601a:	6812      	ldr	r2, [r2, #0]
 800601c:	5cd0      	ldrb	r0, [r2, r3]
 800601e:	3830      	subs	r0, #48	; 0x30
 8006020:	b2c0      	uxtb	r0, r0
 8006022:	f000 f845 	bl	80060b0 <seven_segment_display>
		segment_counter += 1;
 8006026:	782b      	ldrb	r3, [r5, #0]
 8006028:	3301      	adds	r3, #1
 800602a:	702b      	strb	r3, [r5, #0]
 800602c:	bd38      	pop	{r3, r4, r5, pc}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_SET);		// D1
 800602e:	2201      	movs	r2, #1
 8006030:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006034:	481d      	ldr	r0, [pc, #116]	; (80060ac <seven_segment+0xf4>)
 8006036:	f7fb fe4d 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_SET);		// D2
 800603a:	2201      	movs	r2, #1
 800603c:	2110      	movs	r1, #16
 800603e:	481b      	ldr	r0, [pc, #108]	; (80060ac <seven_segment+0xf4>)
 8006040:	f7fb fe48 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_SET);		// D3
 8006044:	2201      	movs	r2, #1
 8006046:	2120      	movs	r1, #32
 8006048:	4818      	ldr	r0, [pc, #96]	; (80060ac <seven_segment+0xf4>)
 800604a:	f7fb fe43 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,GPIO_PIN_RESET);		// D4
 800604e:	2200      	movs	r2, #0
 8006050:	2108      	movs	r1, #8
 8006052:	4816      	ldr	r0, [pc, #88]	; (80060ac <seven_segment+0xf4>)
 8006054:	f7fb fe3e 	bl	8001cd4 <HAL_GPIO_WritePin>
		seven_segment_display(segment_val[segment_counter]-48);
 8006058:	4a12      	ldr	r2, [pc, #72]	; (80060a4 <seven_segment+0xec>)
 800605a:	782b      	ldrb	r3, [r5, #0]
 800605c:	6812      	ldr	r2, [r2, #0]
 800605e:	5cd0      	ldrb	r0, [r2, r3]
 8006060:	3830      	subs	r0, #48	; 0x30
 8006062:	b2c0      	uxtb	r0, r0
 8006064:	f000 f824 	bl	80060b0 <seven_segment_display>
		segment_counter = 0;
 8006068:	2300      	movs	r3, #0
 800606a:	702b      	strb	r3, [r5, #0]
 800606c:	bd38      	pop	{r3, r4, r5, pc}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_SET);		// D1
 800606e:	4622      	mov	r2, r4
 8006070:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006074:	480d      	ldr	r0, [pc, #52]	; (80060ac <seven_segment+0xf4>)
 8006076:	f7fb fe2d 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_RESET);		// D2
 800607a:	2200      	movs	r2, #0
 800607c:	e7bd      	b.n	8005ffa <seven_segment+0x42>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_SET);		// D1
 800607e:	2201      	movs	r2, #1
 8006080:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006084:	4809      	ldr	r0, [pc, #36]	; (80060ac <seven_segment+0xf4>)
 8006086:	f7fb fe25 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_SET);		// D2
 800608a:	2201      	movs	r2, #1
 800608c:	2110      	movs	r1, #16
 800608e:	4807      	ldr	r0, [pc, #28]	; (80060ac <seven_segment+0xf4>)
 8006090:	f7fb fe20 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_RESET);		// D3
 8006094:	2200      	movs	r2, #0
 8006096:	e7b5      	b.n	8006004 <seven_segment+0x4c>
 8006098:	20000288 	.word	0x20000288
 800609c:	200002de 	.word	0x200002de
 80060a0:	200002e4 	.word	0x200002e4
 80060a4:	200002e0 	.word	0x200002e0
 80060a8:	08008098 	.word	0x08008098
 80060ac:	48000400 	.word	0x48000400

080060b0 <seven_segment_display>:
extern TIM_HandleTypeDef htim3;
extern UART_HandleTypeDef huart1;
extern ADC_HandleTypeDef hadc2;


void seven_segment_display(uint8_t num){
 80060b0:	b508      	push	{r3, lr}
	switch(num){
 80060b2:	2809      	cmp	r0, #9
 80060b4:	f200 81bf 	bhi.w	8006436 <seven_segment_display+0x386>
 80060b8:	e8df f010 	tbh	[pc, r0, lsl #1]
 80060bc:	006c003b 	.word	0x006c003b
 80060c0:	00c40098 	.word	0x00c40098
 80060c4:	011200e8 	.word	0x011200e8
 80060c8:	016a013e 	.word	0x016a013e
 80060cc:	000a018c 	.word	0x000a018c
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
		break;
	case 9:
		//ON
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 80060d0:	2200      	movs	r2, #0
 80060d2:	2120      	movs	r1, #32
 80060d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80060d8:	f7fb fdfc 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//B
 80060dc:	2200      	movs	r2, #0
 80060de:	2140      	movs	r1, #64	; 0x40
 80060e0:	48e9      	ldr	r0, [pc, #932]	; (8006488 <seven_segment_display+0x3d8>)
 80060e2:	f7fb fdf7 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 80060e6:	2200      	movs	r2, #0
 80060e8:	2180      	movs	r1, #128	; 0x80
 80060ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80060ee:	f7fb fdf1 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 80060f2:	2200      	movs	r2, #0
 80060f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80060f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80060fc:	f7fb fdea 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 8006100:	2200      	movs	r2, #0
 8006102:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006106:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800610a:	f7fb fde3 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 800610e:	2200      	movs	r2, #0
 8006110:	2140      	movs	r1, #64	; 0x40
 8006112:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006116:	f7fb fddd 	bl	8001cd4 <HAL_GPIO_WritePin>
		//OFF
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 800611a:	48dc      	ldr	r0, [pc, #880]	; (800648c <seven_segment_display+0x3dc>)
 800611c:	2201      	movs	r2, #1
 800611e:	2180      	movs	r1, #128	; 0x80
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//G
 8006120:	f7fb fdd8 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);//D
 8006124:	2201      	movs	r2, #1
 8006126:	2140      	movs	r1, #64	; 0x40
 8006128:	48d7      	ldr	r0, [pc, #860]	; (8006488 <seven_segment_display+0x3d8>)

	}



}
 800612a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);//D
 800612e:	f7fb bdd1 	b.w	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 8006132:	2200      	movs	r2, #0
 8006134:	2140      	movs	r1, #64	; 0x40
 8006136:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800613a:	f7fb fdcb 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 800613e:	2200      	movs	r2, #0
 8006140:	2120      	movs	r1, #32
 8006142:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006146:	f7fb fdc5 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//B
 800614a:	2200      	movs	r2, #0
 800614c:	2140      	movs	r1, #64	; 0x40
 800614e:	48ce      	ldr	r0, [pc, #824]	; (8006488 <seven_segment_display+0x3d8>)
 8006150:	f7fb fdc0 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 8006154:	2200      	movs	r2, #0
 8006156:	2180      	movs	r1, #128	; 0x80
 8006158:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800615c:	f7fb fdba 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//D
 8006160:	2200      	movs	r2, #0
 8006162:	2140      	movs	r1, #64	; 0x40
 8006164:	48c8      	ldr	r0, [pc, #800]	; (8006488 <seven_segment_display+0x3d8>)
 8006166:	f7fb fdb5 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);//E
 800616a:	2200      	movs	r2, #0
 800616c:	2180      	movs	r1, #128	; 0x80
 800616e:	48c7      	ldr	r0, [pc, #796]	; (800648c <seven_segment_display+0x3dc>)
 8006170:	f7fb fdb0 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 8006174:	2200      	movs	r2, #0
 8006176:	f44f 7180 	mov.w	r1, #256	; 0x100
 800617a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800617e:	f7fb fda9 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//G
 8006182:	2201      	movs	r2, #1
 8006184:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006188:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 800618c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//G
 8006190:	f7fb bda0 	b.w	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 8006194:	2200      	movs	r2, #0
 8006196:	2140      	movs	r1, #64	; 0x40
 8006198:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800619c:	f7fb fd9a 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);
 80061a0:	2200      	movs	r2, #0
 80061a2:	2180      	movs	r1, #128	; 0x80
 80061a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80061a8:	f7fb fd94 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
 80061ac:	2201      	movs	r2, #1
 80061ae:	2120      	movs	r1, #32
 80061b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80061b4:	f7fb fd8e 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);
 80061b8:	2201      	movs	r2, #1
 80061ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80061be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80061c2:	f7fb fd87 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);
 80061c6:	2201      	movs	r2, #1
 80061c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80061cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80061d0:	f7fb fd80 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);
 80061d4:	48ac      	ldr	r0, [pc, #688]	; (8006488 <seven_segment_display+0x3d8>)
 80061d6:	2201      	movs	r2, #1
 80061d8:	2140      	movs	r1, #64	; 0x40
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);//F
 80061da:	f7fb fd7b 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 80061de:	2201      	movs	r2, #1
 80061e0:	2180      	movs	r1, #128	; 0x80
 80061e2:	48aa      	ldr	r0, [pc, #680]	; (800648c <seven_segment_display+0x3dc>)
}
 80061e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 80061e8:	f7fb bd74 	b.w	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);//A
 80061ec:	2200      	movs	r2, #0
 80061ee:	2120      	movs	r1, #32
 80061f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80061f4:	f7fb fd6e 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);//B
 80061f8:	2200      	movs	r2, #0
 80061fa:	2140      	movs	r1, #64	; 0x40
 80061fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006200:	f7fb fd68 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 8006204:	2200      	movs	r2, #0
 8006206:	f44f 7100 	mov.w	r1, #512	; 0x200
 800620a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800620e:	f7fb fd61 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);//E
 8006212:	2200      	movs	r2, #0
 8006214:	2180      	movs	r1, #128	; 0x80
 8006216:	489d      	ldr	r0, [pc, #628]	; (800648c <seven_segment_display+0x3dc>)
 8006218:	f7fb fd5c 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//B
 800621c:	2200      	movs	r2, #0
 800621e:	2140      	movs	r1, #64	; 0x40
 8006220:	4899      	ldr	r0, [pc, #612]	; (8006488 <seven_segment_display+0x3d8>)
 8006222:	f7fb fd57 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);//F
 8006226:	2201      	movs	r2, #1
 8006228:	f44f 7180 	mov.w	r1, #256	; 0x100
 800622c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006230:	f7fb fd50 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_SET);//C
 8006234:	2201      	movs	r2, #1
 8006236:	2180      	movs	r1, #128	; 0x80
 8006238:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 800623c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_SET);//C
 8006240:	f7fb bd48 	b.w	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 8006244:	2200      	movs	r2, #0
 8006246:	2120      	movs	r1, #32
 8006248:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800624c:	f7fb fd42 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET); //B
 8006250:	2200      	movs	r2, #0
 8006252:	2140      	movs	r1, #64	; 0x40
 8006254:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006258:	f7fb fd3c 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 800625c:	2200      	movs	r2, #0
 800625e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006262:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006266:	f7fb fd35 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 800626a:	2200      	movs	r2, #0
 800626c:	2180      	movs	r1, #128	; 0x80
 800626e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006272:	f7fb fd2f 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//D
 8006276:	2200      	movs	r2, #0
 8006278:	2140      	movs	r1, #64	; 0x40
 800627a:	4883      	ldr	r0, [pc, #524]	; (8006488 <seven_segment_display+0x3d8>)
 800627c:	f7fb fd2a 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);//F
 8006280:	2201      	movs	r2, #1
 8006282:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006286:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800628a:	e7a6      	b.n	80061da <seven_segment_display+0x12a>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 800628c:	2200      	movs	r2, #0
 800628e:	2140      	movs	r1, #64	; 0x40
 8006290:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006294:	f7fb fd1e 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 8006298:	2200      	movs	r2, #0
 800629a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800629e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80062a2:	f7fb fd17 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 80062a6:	2200      	movs	r2, #0
 80062a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80062ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80062b0:	f7fb fd10 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 80062b4:	2200      	movs	r2, #0
 80062b6:	2180      	movs	r1, #128	; 0x80
 80062b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80062bc:	f7fb fd0a 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET); //A
 80062c0:	2201      	movs	r2, #1
 80062c2:	2120      	movs	r1, #32
 80062c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80062c8:	f7fb fd04 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 80062cc:	2201      	movs	r2, #1
 80062ce:	2180      	movs	r1, #128	; 0x80
 80062d0:	486e      	ldr	r0, [pc, #440]	; (800648c <seven_segment_display+0x3dc>)
 80062d2:	f7fb fcff 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET); //A
 80062d6:	2201      	movs	r2, #1
 80062d8:	2120      	movs	r1, #32
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//G
 80062da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80062de:	e71f      	b.n	8006120 <seven_segment_display+0x70>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 80062e0:	2200      	movs	r2, #0
 80062e2:	2120      	movs	r1, #32
 80062e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80062e8:	f7fb fcf4 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 80062ec:	2200      	movs	r2, #0
 80062ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80062f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80062f6:	f7fb fced 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 80062fa:	2200      	movs	r2, #0
 80062fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006300:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006304:	f7fb fce6 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 8006308:	2200      	movs	r2, #0
 800630a:	2180      	movs	r1, #128	; 0x80
 800630c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006310:	f7fb fce0 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_SET); //B
 8006314:	2201      	movs	r2, #1
 8006316:	2140      	movs	r1, #64	; 0x40
 8006318:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800631c:	f7fb fcda 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 8006320:	2201      	movs	r2, #1
 8006322:	2180      	movs	r1, #128	; 0x80
 8006324:	4859      	ldr	r0, [pc, #356]	; (800648c <seven_segment_display+0x3dc>)
 8006326:	f7fb fcd5 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//d
 800632a:	2200      	movs	r2, #0
 800632c:	2140      	movs	r1, #64	; 0x40
 800632e:	4856      	ldr	r0, [pc, #344]	; (8006488 <seven_segment_display+0x3d8>)
}
 8006330:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//d
 8006334:	f7fb bcce 	b.w	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 8006338:	2200      	movs	r2, #0
 800633a:	2120      	movs	r1, #32
 800633c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006340:	f7fb fcc8 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 8006344:	2200      	movs	r2, #0
 8006346:	f44f 7180 	mov.w	r1, #256	; 0x100
 800634a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800634e:	f7fb fcc1 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 8006352:	2200      	movs	r2, #0
 8006354:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006358:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800635c:	f7fb fcba 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 8006360:	2200      	movs	r2, #0
 8006362:	2180      	movs	r1, #128	; 0x80
 8006364:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006368:	f7fb fcb4 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//D
 800636c:	2200      	movs	r2, #0
 800636e:	2140      	movs	r1, #64	; 0x40
 8006370:	4845      	ldr	r0, [pc, #276]	; (8006488 <seven_segment_display+0x3d8>)
 8006372:	f7fb fcaf 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);//E
 8006376:	4845      	ldr	r0, [pc, #276]	; (800648c <seven_segment_display+0x3dc>)
 8006378:	2200      	movs	r2, #0
 800637a:	2180      	movs	r1, #128	; 0x80
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//
 800637c:	f7fb fcaa 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_SET);
 8006380:	2201      	movs	r2, #1
 8006382:	2140      	movs	r1, #64	; 0x40
 8006384:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 8006388:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_SET);
 800638c:	f7fb bca2 	b.w	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 8006390:	2200      	movs	r2, #0
 8006392:	2120      	movs	r1, #32
 8006394:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006398:	f7fb fc9c 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);//B
 800639c:	2200      	movs	r2, #0
 800639e:	2140      	movs	r1, #64	; 0x40
 80063a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80063a4:	f7fb fc96 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 80063a8:	2200      	movs	r2, #0
 80063aa:	2180      	movs	r1, #128	; 0x80
 80063ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80063b0:	f7fb fc90 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 80063b4:	2201      	movs	r2, #1
 80063b6:	2180      	movs	r1, #128	; 0x80
 80063b8:	4834      	ldr	r0, [pc, #208]	; (800648c <seven_segment_display+0x3dc>)
 80063ba:	f7fb fc8b 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);//F
 80063be:	2201      	movs	r2, #1
 80063c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80063c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80063c8:	f7fb fc84 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//G
 80063cc:	2201      	movs	r2, #1
 80063ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80063d2:	e782      	b.n	80062da <seven_segment_display+0x22a>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 80063d4:	2200      	movs	r2, #0
 80063d6:	2140      	movs	r1, #64	; 0x40
 80063d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80063dc:	f7fb fc7a 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 80063e0:	2200      	movs	r2, #0
 80063e2:	2120      	movs	r1, #32
 80063e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80063e8:	f7fb fc74 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//B
 80063ec:	2200      	movs	r2, #0
 80063ee:	2140      	movs	r1, #64	; 0x40
 80063f0:	4825      	ldr	r0, [pc, #148]	; (8006488 <seven_segment_display+0x3d8>)
 80063f2:	f7fb fc6f 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 80063f6:	2200      	movs	r2, #0
 80063f8:	2180      	movs	r1, #128	; 0x80
 80063fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80063fe:	f7fb fc69 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//D
 8006402:	2200      	movs	r2, #0
 8006404:	2140      	movs	r1, #64	; 0x40
 8006406:	4820      	ldr	r0, [pc, #128]	; (8006488 <seven_segment_display+0x3d8>)
 8006408:	f7fb fc64 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);//E
 800640c:	2200      	movs	r2, #0
 800640e:	2180      	movs	r1, #128	; 0x80
 8006410:	481e      	ldr	r0, [pc, #120]	; (800648c <seven_segment_display+0x3dc>)
 8006412:	f7fb fc5f 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 8006416:	2200      	movs	r2, #0
 8006418:	f44f 7180 	mov.w	r1, #256	; 0x100
 800641c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006420:	f7fb fc58 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 8006424:	2200      	movs	r2, #0
 8006426:	f44f 7100 	mov.w	r1, #512	; 0x200
 800642a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 800642e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 8006432:	f7fb bc4f 	b.w	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET); //A
 8006436:	2201      	movs	r2, #1
 8006438:	2120      	movs	r1, #32
 800643a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800643e:	f7fb fc49 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);//B
 8006442:	2201      	movs	r2, #1
 8006444:	2140      	movs	r1, #64	; 0x40
 8006446:	4810      	ldr	r0, [pc, #64]	; (8006488 <seven_segment_display+0x3d8>)
 8006448:	f7fb fc44 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_SET);//C
 800644c:	2201      	movs	r2, #1
 800644e:	2180      	movs	r1, #128	; 0x80
 8006450:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006454:	f7fb fc3e 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);//D
 8006458:	2201      	movs	r2, #1
 800645a:	2140      	movs	r1, #64	; 0x40
 800645c:	480a      	ldr	r0, [pc, #40]	; (8006488 <seven_segment_display+0x3d8>)
 800645e:	f7fb fc39 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 8006462:	2201      	movs	r2, #1
 8006464:	2180      	movs	r1, #128	; 0x80
 8006466:	4809      	ldr	r0, [pc, #36]	; (800648c <seven_segment_display+0x3dc>)
 8006468:	f7fb fc34 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);//F
 800646c:	2201      	movs	r2, #1
 800646e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006472:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006476:	f7fb fc2d 	bl	8001cd4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//
 800647a:	2201      	movs	r2, #1
 800647c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006480:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006484:	e77a      	b.n	800637c <seven_segment_display+0x2cc>
 8006486:	bf00      	nop
 8006488:	48000400 	.word	0x48000400
 800648c:	48000800 	.word	0x48000800

08006490 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006490:	4b1d      	ldr	r3, [pc, #116]	; (8006508 <HAL_MspInit+0x78>)
{
 8006492:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006494:	699a      	ldr	r2, [r3, #24]
 8006496:	f042 0201 	orr.w	r2, r2, #1
 800649a:	619a      	str	r2, [r3, #24]
 800649c:	699b      	ldr	r3, [r3, #24]
{
 800649e:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064a0:	f003 0301 	and.w	r3, r3, #1
 80064a4:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80064a6:	2007      	movs	r0, #7
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064a8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80064aa:	f7fb f903 	bl	80016b4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 2);
 80064ae:	2202      	movs	r2, #2
 80064b0:	2100      	movs	r1, #0
 80064b2:	f06f 000b 	mvn.w	r0, #11
 80064b6:	f7fb f90f 	bl	80016d8 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 2);
 80064ba:	2202      	movs	r2, #2
 80064bc:	2100      	movs	r1, #0
 80064be:	f06f 000a 	mvn.w	r0, #10
 80064c2:	f7fb f909 	bl	80016d8 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 2);
 80064c6:	2202      	movs	r2, #2
 80064c8:	2100      	movs	r1, #0
 80064ca:	f06f 0009 	mvn.w	r0, #9
 80064ce:	f7fb f903 	bl	80016d8 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 2);
 80064d2:	2202      	movs	r2, #2
 80064d4:	2100      	movs	r1, #0
 80064d6:	f06f 0004 	mvn.w	r0, #4
 80064da:	f7fb f8fd 	bl	80016d8 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 2);
 80064de:	2202      	movs	r2, #2
 80064e0:	2100      	movs	r1, #0
 80064e2:	f06f 0003 	mvn.w	r0, #3
 80064e6:	f7fb f8f7 	bl	80016d8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 2);
 80064ea:	2202      	movs	r2, #2
 80064ec:	2100      	movs	r1, #0
 80064ee:	f06f 0001 	mvn.w	r0, #1
 80064f2:	f7fb f8f1 	bl	80016d8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 2);
 80064f6:	2202      	movs	r2, #2
 80064f8:	2100      	movs	r1, #0
 80064fa:	f04f 30ff 	mov.w	r0, #4294967295
 80064fe:	f7fb f8eb 	bl	80016d8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006502:	b003      	add	sp, #12
 8006504:	f85d fb04 	ldr.w	pc, [sp], #4
 8006508:	40021000 	.word	0x40021000

0800650c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC2)
 800650c:	4b21      	ldr	r3, [pc, #132]	; (8006594 <HAL_ADC_MspInit+0x88>)
 800650e:	6802      	ldr	r2, [r0, #0]
 8006510:	429a      	cmp	r2, r3
 8006512:	d000      	beq.n	8006516 <HAL_ADC_MspInit+0xa>
 8006514:	4770      	bx	lr
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8006516:	4b20      	ldr	r3, [pc, #128]	; (8006598 <HAL_ADC_MspInit+0x8c>)
{
 8006518:	b5f0      	push	{r4, r5, r6, r7, lr}
    __HAL_RCC_ADC12_CLK_ENABLE();
 800651a:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel2;
 800651c:	4d1f      	ldr	r5, [pc, #124]	; (800659c <HAL_ADC_MspInit+0x90>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 800651e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006522:	615a      	str	r2, [r3, #20]
 8006524:	695b      	ldr	r3, [r3, #20]
{
 8006526:	b087      	sub	sp, #28
    __HAL_RCC_ADC12_CLK_ENABLE();
 8006528:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800652c:	2600      	movs	r6, #0
    __HAL_RCC_ADC12_CLK_ENABLE();
 800652e:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006530:	2703      	movs	r7, #3
    GPIO_InitStruct.Pin = VOLTAGE_RMS_Pin|CURRENT_RMS_Pin;
 8006532:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006534:	a901      	add	r1, sp, #4
 8006536:	4604      	mov	r4, r0
 8006538:	4819      	ldr	r0, [pc, #100]	; (80065a0 <HAL_ADC_MspInit+0x94>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 800653a:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Pin = VOLTAGE_RMS_Pin|CURRENT_RMS_Pin;
 800653c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800653e:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006540:	9603      	str	r6, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006542:	f7fb fad7 	bl	8001af4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = AMBIENT_TEMP_Pin|GEYSER_TEMP_Pin;
 8006546:	f248 0304 	movw	r3, #32772	; 0x8004
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800654a:	a901      	add	r1, sp, #4
 800654c:	4815      	ldr	r0, [pc, #84]	; (80065a4 <HAL_ADC_MspInit+0x98>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800654e:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pin = AMBIENT_TEMP_Pin|GEYSER_TEMP_Pin;
 8006550:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006552:	9603      	str	r6, [sp, #12]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8006554:	2780      	movs	r7, #128	; 0x80
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006556:	f7fb facd 	bl	8001af4 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 800655a:	f8df e050 	ldr.w	lr, [pc, #80]	; 80065ac <HAL_ADC_MspInit+0xa0>
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800655e:	606e      	str	r6, [r5, #4]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006560:	f44f 7100 	mov.w	r1, #512	; 0x200
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006564:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8006568:	2320      	movs	r3, #32
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800656a:	4628      	mov	r0, r5
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800656c:	60ae      	str	r6, [r5, #8]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800656e:	61ee      	str	r6, [r5, #28]
    hdma_adc2.Instance = DMA1_Channel2;
 8006570:	f8c5 e000 	str.w	lr, [r5]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8006574:	60ef      	str	r7, [r5, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006576:	6129      	str	r1, [r5, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006578:	616a      	str	r2, [r5, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800657a:	61ab      	str	r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800657c:	f7fb f91a 	bl	80017b4 <HAL_DMA_Init>
 8006580:	b918      	cbnz	r0, 800658a <HAL_ADC_MspInit+0x7e>
    {
      _Error_Handler(__FILE__, __LINE__);
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8006582:	63e5      	str	r5, [r4, #60]	; 0x3c
 8006584:	626c      	str	r4, [r5, #36]	; 0x24
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8006586:	b007      	add	sp, #28
 8006588:	bdf0      	pop	{r4, r5, r6, r7, pc}
      _Error_Handler(__FILE__, __LINE__);
 800658a:	217a      	movs	r1, #122	; 0x7a
 800658c:	4806      	ldr	r0, [pc, #24]	; (80065a8 <HAL_ADC_MspInit+0x9c>)
 800658e:	f7ff fb11 	bl	8005bb4 <_Error_Handler>
 8006592:	e7f6      	b.n	8006582 <HAL_ADC_MspInit+0x76>
 8006594:	50000100 	.word	0x50000100
 8006598:	40021000 	.word	0x40021000
 800659c:	20000520 	.word	0x20000520
 80065a0:	48000800 	.word	0x48000800
 80065a4:	48000400 	.word	0x48000400
 80065a8:	0800809c 	.word	0x0800809c
 80065ac:	4002001c 	.word	0x4002001c

080065b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 80065b0:	6802      	ldr	r2, [r0, #0]
 80065b2:	4b19      	ldr	r3, [pc, #100]	; (8006618 <HAL_I2C_MspInit+0x68>)
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d000      	beq.n	80065ba <HAL_I2C_MspInit+0xa>
 80065b8:	4770      	bx	lr
{
 80065ba:	b570      	push	{r4, r5, r6, lr}
    */
    GPIO_InitStruct.Pin = I2C_SCLB8_Pin|I2C_SDAB9_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80065bc:	2304      	movs	r3, #4
{
 80065be:	b086      	sub	sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065c0:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065c2:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80065c6:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = I2C_SCLB8_Pin|I2C_SDAB9_Pin;
 80065c8:	f44f 7640 	mov.w	r6, #768	; 0x300
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80065cc:	2512      	movs	r5, #18
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065ce:	4813      	ldr	r0, [pc, #76]	; (800661c <HAL_I2C_MspInit+0x6c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80065d0:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80065d2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = I2C_SCLB8_Pin|I2C_SDAB9_Pin;
 80065d4:	9601      	str	r6, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80065d6:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065d8:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065da:	f7fb fa8b 	bl	8001af4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80065de:	4b10      	ldr	r3, [pc, #64]	; (8006620 <HAL_I2C_MspInit+0x70>)
 80065e0:	69da      	ldr	r2, [r3, #28]
 80065e2:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80065e6:	61da      	str	r2, [r3, #28]
 80065e8:	69db      	ldr	r3, [r3, #28]
 80065ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80065ee:	4622      	mov	r2, r4
 80065f0:	4621      	mov	r1, r4
    __HAL_RCC_I2C1_CLK_ENABLE();
 80065f2:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80065f4:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 80065f6:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80065f8:	f7fb f86e 	bl	80016d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80065fc:	201f      	movs	r0, #31
 80065fe:	f7fb f8a1 	bl	8001744 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8006602:	4622      	mov	r2, r4
 8006604:	4621      	mov	r1, r4
 8006606:	2020      	movs	r0, #32
 8006608:	f7fb f866 	bl	80016d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800660c:	2020      	movs	r0, #32
 800660e:	f7fb f899 	bl	8001744 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8006612:	b006      	add	sp, #24
 8006614:	bd70      	pop	{r4, r5, r6, pc}
 8006616:	bf00      	nop
 8006618:	40005400 	.word	0x40005400
 800661c:	48000400 	.word	0x48000400
 8006620:	40021000 	.word	0x40021000

08006624 <HAL_RTC_MspInit>:
  }

}

void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8006624:	b508      	push	{r3, lr}

  if(hrtc->Instance==RTC)
 8006626:	6802      	ldr	r2, [r0, #0]
 8006628:	4b0c      	ldr	r3, [pc, #48]	; (800665c <HAL_RTC_MspInit+0x38>)
 800662a:	429a      	cmp	r2, r3
 800662c:	d000      	beq.n	8006630 <HAL_RTC_MspInit+0xc>
 800662e:	bd08      	pop	{r3, pc}
 8006630:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006634:	fa92 f2a2 	rbit	r2, r2
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8006638:	4b09      	ldr	r3, [pc, #36]	; (8006660 <HAL_RTC_MspInit+0x3c>)
 800663a:	fab2 f282 	clz	r2, r2
 800663e:	4413      	add	r3, r2
 8006640:	009b      	lsls	r3, r3, #2
 8006642:	2101      	movs	r1, #1
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8006644:	2200      	movs	r2, #0
    __HAL_RCC_RTC_ENABLE();
 8006646:	6019      	str	r1, [r3, #0]
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8006648:	2003      	movs	r0, #3
 800664a:	4611      	mov	r1, r2
 800664c:	f7fb f844 	bl	80016d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8006650:	2003      	movs	r0, #3
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8006652:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8006656:	f7fb b875 	b.w	8001744 <HAL_NVIC_EnableIRQ>
 800665a:	bf00      	nop
 800665c:	40002800 	.word	0x40002800
 8006660:	10908100 	.word	0x10908100

08006664 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8006664:	6803      	ldr	r3, [r0, #0]
 8006666:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800666a:	d000      	beq.n	800666e <HAL_TIM_Base_MspInit+0xa>
 800666c:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800666e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
{
 8006672:	b500      	push	{lr}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006674:	69da      	ldr	r2, [r3, #28]
 8006676:	f042 0201 	orr.w	r2, r2, #1
 800667a:	61da      	str	r2, [r3, #28]
 800667c:	69db      	ldr	r3, [r3, #28]
{
 800667e:	b083      	sub	sp, #12
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006680:	f003 0301 	and.w	r3, r3, #1
 8006684:	9301      	str	r3, [sp, #4]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 2);
 8006686:	2202      	movs	r2, #2
 8006688:	2100      	movs	r1, #0
 800668a:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 800668c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 2);
 800668e:	f7fb f823 	bl	80016d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8006692:	201c      	movs	r0, #28
 8006694:	f7fb f856 	bl	8001744 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8006698:	b003      	add	sp, #12
 800669a:	f85d fb04 	ldr.w	pc, [sp], #4
 800669e:	bf00      	nop

080066a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 80066a0:	6802      	ldr	r2, [r0, #0]
 80066a2:	4b14      	ldr	r3, [pc, #80]	; (80066f4 <HAL_UART_MspInit+0x54>)
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d000      	beq.n	80066aa <HAL_UART_MspInit+0xa>
 80066a8:	4770      	bx	lr
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80066aa:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
{
 80066ae:	b5f0      	push	{r4, r5, r6, r7, lr}
    __HAL_RCC_USART1_CLK_ENABLE();
 80066b0:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80066b2:	4811      	ldr	r0, [pc, #68]	; (80066f8 <HAL_UART_MspInit+0x58>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80066b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80066b8:	619a      	str	r2, [r3, #24]
 80066ba:	699b      	ldr	r3, [r3, #24]
{
 80066bc:	b087      	sub	sp, #28
    __HAL_RCC_USART1_CLK_ENABLE();
 80066be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80066c2:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066c4:	2400      	movs	r4, #0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80066c6:	2307      	movs	r3, #7
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80066c8:	2203      	movs	r2, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80066ca:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80066cc:	2630      	movs	r6, #48	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066ce:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80066d0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80066d2:	9204      	str	r2, [sp, #16]
    __HAL_RCC_USART1_CLK_ENABLE();
 80066d4:	9f00      	ldr	r7, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80066d6:	9601      	str	r6, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066d8:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066da:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80066dc:	f7fb fa0a 	bl	8001af4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80066e0:	4622      	mov	r2, r4
 80066e2:	4621      	mov	r1, r4
 80066e4:	2025      	movs	r0, #37	; 0x25
 80066e6:	f7fa fff7 	bl	80016d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80066ea:	2025      	movs	r0, #37	; 0x25
 80066ec:	f7fb f82a 	bl	8001744 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80066f0:	b007      	add	sp, #28
 80066f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066f4:	40013800 	.word	0x40013800
 80066f8:	48000800 	.word	0x48000800

080066fc <SVC_Handler>:
 80066fc:	4770      	bx	lr
 80066fe:	bf00      	nop

08006700 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8006700:	4770      	bx	lr
 8006702:	bf00      	nop

08006704 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8006704:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006706:	f7fa fb9f 	bl	8000e48 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */
  systick_flag = 1;
 800670a:	4c06      	ldr	r4, [pc, #24]	; (8006724 <SysTick_Handler+0x20>)
  HAL_SYSTICK_IRQHandler();
 800670c:	f7fb f84e 	bl	80017ac <HAL_SYSTICK_IRQHandler>
  RTC_timer_flag = 1;
 8006710:	4805      	ldr	r0, [pc, #20]	; (8006728 <SysTick_Handler+0x24>)
  flash_flag = 1;
 8006712:	4906      	ldr	r1, [pc, #24]	; (800672c <SysTick_Handler+0x28>)
  adc_flag = 1;
 8006714:	4a06      	ldr	r2, [pc, #24]	; (8006730 <SysTick_Handler+0x2c>)
  systick_flag = 1;
 8006716:	2301      	movs	r3, #1
 8006718:	7023      	strb	r3, [r4, #0]
  RTC_timer_flag = 1;
 800671a:	7003      	strb	r3, [r0, #0]
  flash_flag = 1;
 800671c:	700b      	strb	r3, [r1, #0]
  adc_flag = 1;
 800671e:	7013      	strb	r3, [r2, #0]
 8006720:	bd10      	pop	{r4, pc}
 8006722:	bf00      	nop
 8006724:	200002e9 	.word	0x200002e9
 8006728:	20000254 	.word	0x20000254
 800672c:	20000294 	.word	0x20000294
 8006730:	2000026a 	.word	0x2000026a

08006734 <RTC_WKUP_IRQHandler>:
void RTC_WKUP_IRQHandler(void)
{
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8006734:	4801      	ldr	r0, [pc, #4]	; (800673c <RTC_WKUP_IRQHandler+0x8>)
 8006736:	f7fd bab5 	b.w	8003ca4 <HAL_RTCEx_WakeUpTimerIRQHandler>
 800673a:	bf00      	nop
 800673c:	200004a8 	.word	0x200004a8

08006740 <EXTI0_IRQHandler>:

/**
* @brief This function handles EXTI line 0 interrupt.
*/
void EXTI0_IRQHandler(void)
{
 8006740:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8006742:	2001      	movs	r0, #1
 8006744:	f7fb face 	bl	8001ce4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  touch_flag = 1;
 8006748:	4b01      	ldr	r3, [pc, #4]	; (8006750 <EXTI0_IRQHandler+0x10>)
 800674a:	2201      	movs	r2, #1
 800674c:	701a      	strb	r2, [r3, #0]
 800674e:	bd08      	pop	{r3, pc}
 8006750:	20000300 	.word	0x20000300

08006754 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8006754:	4801      	ldr	r0, [pc, #4]	; (800675c <DMA1_Channel2_IRQHandler+0x8>)
 8006756:	f7fb b8cb 	b.w	80018f0 <HAL_DMA_IRQHandler>
 800675a:	bf00      	nop
 800675c:	20000520 	.word	0x20000520

08006760 <EXTI9_5_IRQHandler>:

/**
* @brief This function handles EXTI line[9:5] interrupts.
*/
void EXTI9_5_IRQHandler(void)
{
 8006760:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8006762:	2040      	movs	r0, #64	; 0x40
 8006764:	f7fb fabe 	bl	8001ce4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  pump_flag = 1;
 8006768:	4b01      	ldr	r3, [pc, #4]	; (8006770 <EXTI9_5_IRQHandler+0x10>)
 800676a:	2201      	movs	r2, #1
 800676c:	701a      	strb	r2, [r3, #0]
 800676e:	bd08      	pop	{r3, pc}
 8006770:	200002cc 	.word	0x200002cc

08006774 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006774:	4801      	ldr	r0, [pc, #4]	; (800677c <TIM2_IRQHandler+0x8>)
 8006776:	f7fd bba9 	b.w	8003ecc <HAL_TIM_IRQHandler>
 800677a:	bf00      	nop
 800677c:	200004e0 	.word	0x200004e0

08006780 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8006780:	4801      	ldr	r0, [pc, #4]	; (8006788 <I2C1_EV_IRQHandler+0x8>)
 8006782:	f7fb bedd 	b.w	8002540 <HAL_I2C_EV_IRQHandler>
 8006786:	bf00      	nop
 8006788:	200003a4 	.word	0x200003a4

0800678c <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800678c:	4801      	ldr	r0, [pc, #4]	; (8006794 <I2C1_ER_IRQHandler+0x8>)
 800678e:	f7fc ba79 	b.w	8002c84 <HAL_I2C_ER_IRQHandler>
 8006792:	bf00      	nop
 8006794:	200003a4 	.word	0x200003a4

08006798 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006798:	4801      	ldr	r0, [pc, #4]	; (80067a0 <USART1_IRQHandler+0x8>)
 800679a:	f7fd bfb5 	b.w	8004708 <HAL_UART_IRQHandler>
 800679e:	bf00      	nop
 80067a0:	20000438 	.word	0x20000438

080067a4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80067a4:	4917      	ldr	r1, [pc, #92]	; (8006804 <SystemInit+0x60>)
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80067a6:	4b18      	ldr	r3, [pc, #96]	; (8006808 <SystemInit+0x64>)

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80067a8:	4a18      	ldr	r2, [pc, #96]	; (800680c <SystemInit+0x68>)

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80067aa:	4819      	ldr	r0, [pc, #100]	; (8006810 <SystemInit+0x6c>)
{
 80067ac:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80067ae:	f8d1 4088 	ldr.w	r4, [r1, #136]	; 0x88
 80067b2:	f444 0470 	orr.w	r4, r4, #15728640	; 0xf00000
 80067b6:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
  RCC->CR |= 0x00000001U;
 80067ba:	681c      	ldr	r4, [r3, #0]
 80067bc:	f044 0401 	orr.w	r4, r4, #1
 80067c0:	601c      	str	r4, [r3, #0]
  RCC->CFGR &= 0xF87FC00CU;
 80067c2:	685c      	ldr	r4, [r3, #4]
 80067c4:	4022      	ands	r2, r4
 80067c6:	605a      	str	r2, [r3, #4]
  RCC->CR &= 0xFEF6FFFFU;
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80067ce:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80067d2:	601a      	str	r2, [r3, #0]
  RCC->CR &= 0xFFFBFFFFU;
 80067d4:	681a      	ldr	r2, [r3, #0]
 80067d6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80067da:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= 0xFF80FFFFU;
 80067dc:	685a      	ldr	r2, [r3, #4]
 80067de:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80067e2:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80067e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067e6:	f022 020f 	bic.w	r2, r2, #15
 80067ea:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->CFGR3 &= 0xFF00FCCCU;
 80067ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80067ee:	2400      	movs	r4, #0
  RCC->CFGR3 &= 0xFF00FCCCU;
 80067f0:	4010      	ands	r0, r2

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80067f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  RCC->CFGR3 &= 0xFF00FCCCU;
 80067f6:	6318      	str	r0, [r3, #48]	; 0x30
  RCC->CIR = 0x00000000U;
 80067f8:	609c      	str	r4, [r3, #8]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80067fa:	608a      	str	r2, [r1, #8]
#endif
}
 80067fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	e000ed00 	.word	0xe000ed00
 8006808:	40021000 	.word	0x40021000
 800680c:	f87fc00c 	.word	0xf87fc00c
 8006810:	ff00fccc 	.word	0xff00fccc

08006814 <uart_comms>:
extern ADC_HandleTypeDef hadc2;
extern RTC_HandleTypeDef hrtc;



void uart_comms(){
 8006814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	//HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_buffer, 1);
	rx_flag = 0;
	uart_command[uart_counter] = rx_buffer;
 8006818:	4ca4      	ldr	r4, [pc, #656]	; (8006aac <uart_comms+0x298>)
 800681a:	4da5      	ldr	r5, [pc, #660]	; (8006ab0 <uart_comms+0x29c>)
 800681c:	49a5      	ldr	r1, [pc, #660]	; (8006ab4 <uart_comms+0x2a0>)
 800681e:	7823      	ldrb	r3, [r4, #0]
 8006820:	682a      	ldr	r2, [r5, #0]
	rx_flag = 0;
 8006822:	4ea5      	ldr	r6, [pc, #660]	; (8006ab8 <uart_comms+0x2a4>)
	uart_command[uart_counter] = rx_buffer;
 8006824:	7808      	ldrb	r0, [r1, #0]
	rx_flag = 0;
 8006826:	2100      	movs	r1, #0
 8006828:	7031      	strb	r1, [r6, #0]
	uart_command[uart_counter] = rx_buffer;
 800682a:	54d0      	strb	r0, [r2, r3]
	if(uart_command[0] == '$'){
 800682c:	682a      	ldr	r2, [r5, #0]
 800682e:	7813      	ldrb	r3, [r2, #0]
 8006830:	2b24      	cmp	r3, #36	; 0x24
void uart_comms(){
 8006832:	b083      	sub	sp, #12

		uart_counter += 1;
 8006834:	7823      	ldrb	r3, [r4, #0]
	if(uart_command[0] == '$'){
 8006836:	d006      	beq.n	8006846 <uart_comms+0x32>
		}
		memset(uart_command,0x00, 60);

		uart_counter = 0;
	}
	else if(uart_counter > 59 ){
 8006838:	2b3b      	cmp	r3, #59	; 0x3b
		uart_counter = 0;
 800683a:	bf84      	itt	hi
 800683c:	2300      	movhi	r3, #0
 800683e:	7023      	strbhi	r3, [r4, #0]
	}
}
 8006840:	b003      	add	sp, #12
 8006842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uart_counter += 1;
 8006846:	3301      	adds	r3, #1
 8006848:	b2db      	uxtb	r3, r3
 800684a:	7023      	strb	r3, [r4, #0]
	if(uart_command[0] == '$' && uart_command[uart_counter-1] == '\n' && uart_command[uart_counter - 2] == '\r' && uart_counter > 2){
 800684c:	7810      	ldrb	r0, [r2, #0]
 800684e:	2824      	cmp	r0, #36	; 0x24
 8006850:	d1f2      	bne.n	8006838 <uart_comms+0x24>
 8006852:	441a      	add	r2, r3
 8006854:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 8006858:	280a      	cmp	r0, #10
 800685a:	d1ed      	bne.n	8006838 <uart_comms+0x24>
 800685c:	f812 2c02 	ldrb.w	r2, [r2, #-2]
 8006860:	2a0d      	cmp	r2, #13
 8006862:	d1e9      	bne.n	8006838 <uart_comms+0x24>
 8006864:	2b02      	cmp	r3, #2
 8006866:	d9eb      	bls.n	8006840 <uart_comms+0x2c>
		memset(return_value,0x00, 50);
 8006868:	4e94      	ldr	r6, [pc, #592]	; (8006abc <uart_comms+0x2a8>)
		uart_command_copy = uart_command;
 800686a:	4f95      	ldr	r7, [pc, #596]	; (8006ac0 <uart_comms+0x2ac>)
		memset(return_value,0x00, 50);
 800686c:	6830      	ldr	r0, [r6, #0]
 800686e:	2232      	movs	r2, #50	; 0x32
 8006870:	f000 fd63 	bl	800733a <memset>
		uart_command_copy = uart_command;
 8006874:	682a      	ldr	r2, [r5, #0]
 8006876:	603a      	str	r2, [r7, #0]
		switch(uart_command[1]){
 8006878:	7853      	ldrb	r3, [r2, #1]
 800687a:	3b41      	subs	r3, #65	; 0x41
 800687c:	2b0b      	cmp	r3, #11
 800687e:	f200 810d 	bhi.w	8006a9c <uart_comms+0x288>
 8006882:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006886:	02f5      	.short	0x02f5
 8006888:	02b50354 	.word	0x02b50354
 800688c:	0312032d 	.word	0x0312032d
 8006890:	0276028e 	.word	0x0276028e
 8006894:	013d01a9 	.word	0x013d01a9
 8006898:	0048020c 	.word	0x0048020c
 800689c:	000c      	.short	0x000c
			memset(log_receiced_num,0x00,2);
 800689e:	f8df 8258 	ldr.w	r8, [pc, #600]	; 8006af8 <uart_comms+0x2e4>
 80068a2:	f8d8 3000 	ldr.w	r3, [r8]
 80068a6:	2700      	movs	r7, #0
 80068a8:	801f      	strh	r7, [r3, #0]
			memcpy(log_receiced_num,(uart_command+3), strlen((char*)uart_command)-5);
 80068aa:	682e      	ldr	r6, [r5, #0]
 80068ac:	4630      	mov	r0, r6
 80068ae:	f7f9 fc8f 	bl	80001d0 <strlen>
 80068b2:	1cf1      	adds	r1, r6, #3
 80068b4:	1f42      	subs	r2, r0, #5
 80068b6:	f8d8 0000 	ldr.w	r0, [r8]
 80068ba:	f000 fd33 	bl	8007324 <memcpy>
			*log_receiced_num = strtol((char*)log_receiced_num,NULL,10);
 80068be:	f8d8 6000 	ldr.w	r6, [r8]
 80068c2:	220a      	movs	r2, #10
 80068c4:	4639      	mov	r1, r7
 80068c6:	4630      	mov	r0, r6
 80068c8:	f000 fef4 	bl	80076b4 <strtol>
 80068cc:	7030      	strb	r0, [r6, #0]
			if(*log_receiced_num >= log_counter || log_empty){
 80068ce:	f8d8 3000 	ldr.w	r3, [r8]
 80068d2:	4a7c      	ldr	r2, [pc, #496]	; (8006ac4 <uart_comms+0x2b0>)
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	7812      	ldrb	r2, [r2, #0]
 80068d8:	429a      	cmp	r2, r3
 80068da:	f240 834a 	bls.w	8006f72 <uart_comms+0x75e>
 80068de:	4a7a      	ldr	r2, [pc, #488]	; (8006ac8 <uart_comms+0x2b4>)
 80068e0:	7816      	ldrb	r6, [r2, #0]
 80068e2:	2e00      	cmp	r6, #0
 80068e4:	f040 8345 	bne.w	8006f72 <uart_comms+0x75e>
 80068e8:	f8df a210 	ldr.w	sl, [pc, #528]	; 8006afc <uart_comms+0x2e8>
					HAL_UART_Transmit_IT(&huart1,(uint8_t*)(flash_mem_start+64*(*log_receiced_num)), strlen((char*)(flash_mem_start+64*(*log_receiced_num))));
 80068ec:	f8df 9204 	ldr.w	r9, [pc, #516]	; 8006af4 <uart_comms+0x2e0>
 80068f0:	f8da 7000 	ldr.w	r7, [sl]
 80068f4:	eb07 1783 	add.w	r7, r7, r3, lsl #6
 80068f8:	4638      	mov	r0, r7
 80068fa:	f7f9 fc69 	bl	80001d0 <strlen>
 80068fe:	4639      	mov	r1, r7
 8006900:	b282      	uxth	r2, r0
 8006902:	4648      	mov	r0, r9
 8006904:	f7fd fc42 	bl	800418c <HAL_UART_Transmit_IT>
				for(int i = 0; i<=*log_receiced_num;i++){
 8006908:	f8d8 3000 	ldr.w	r3, [r8]
 800690c:	781b      	ldrb	r3, [r3, #0]
 800690e:	3601      	adds	r6, #1
 8006910:	42b3      	cmp	r3, r6
 8006912:	daed      	bge.n	80068f0 <uart_comms+0xdc>
 8006914:	e0c2      	b.n	8006a9c <uart_comms+0x288>
			memcpy(return_value, uart_command, 2);
 8006916:	6833      	ldr	r3, [r6, #0]
 8006918:	8812      	ldrh	r2, [r2, #0]
			memcpy(return_value+2,comma,1 );
 800691a:	4f6c      	ldr	r7, [pc, #432]	; (8006acc <uart_comms+0x2b8>)
			memcpy(return_value, uart_command, 2);
 800691c:	801a      	strh	r2, [r3, #0]
			memcpy(return_value+2,comma,1 );
 800691e:	6832      	ldr	r2, [r6, #0]
 8006920:	f897 9000 	ldrb.w	r9, [r7]
			memcpy(return_value+3,current_rms,strlen(current_rms));
 8006924:	4b6a      	ldr	r3, [pc, #424]	; (8006ad0 <uart_comms+0x2bc>)
			memcpy(return_value+2,comma,1 );
 8006926:	f882 9002 	strb.w	r9, [r2, #2]
			memcpy(return_value+3,current_rms,strlen(current_rms));
 800692a:	f8d3 8000 	ldr.w	r8, [r3]
 800692e:	4640      	mov	r0, r8
 8006930:	f7f9 fc4e 	bl	80001d0 <strlen>
 8006934:	6833      	ldr	r3, [r6, #0]
 8006936:	4602      	mov	r2, r0
 8006938:	4641      	mov	r1, r8
 800693a:	1cd8      	adds	r0, r3, #3
 800693c:	f000 fcf2 	bl	8007324 <memcpy>
			memcpy(return_value+strlen((char*)return_value),comma,1 );
 8006940:	f8d6 8000 	ldr.w	r8, [r6]
 8006944:	4640      	mov	r0, r8
 8006946:	f7f9 fc43 	bl	80001d0 <strlen>
 800694a:	f808 9000 	strb.w	r9, [r8, r0]
			memcpy(return_value+strlen((char*)return_value),voltage_rms,strlen(voltage_rms) );
 800694e:	f8d6 8000 	ldr.w	r8, [r6]
 8006952:	4640      	mov	r0, r8
 8006954:	f7f9 fc3c 	bl	80001d0 <strlen>
 8006958:	4b5e      	ldr	r3, [pc, #376]	; (8006ad4 <uart_comms+0x2c0>)
 800695a:	f8d3 9000 	ldr.w	r9, [r3]
 800695e:	4682      	mov	sl, r0
 8006960:	4648      	mov	r0, r9
 8006962:	f7f9 fc35 	bl	80001d0 <strlen>
 8006966:	4649      	mov	r1, r9
 8006968:	4602      	mov	r2, r0
 800696a:	eb08 000a 	add.w	r0, r8, sl
 800696e:	f000 fcd9 	bl	8007324 <memcpy>
			memcpy(return_value+strlen((char*)return_value),comma,1 );
 8006972:	f8d6 8000 	ldr.w	r8, [r6]
 8006976:	4640      	mov	r0, r8
 8006978:	f7f9 fc2a 	bl	80001d0 <strlen>
 800697c:	783b      	ldrb	r3, [r7, #0]
 800697e:	f808 3000 	strb.w	r3, [r8, r0]
			memcpy(return_value+strlen((char*)return_value),ambient_temp,strlen(ambient_temp) );
 8006982:	f8d6 8000 	ldr.w	r8, [r6]
 8006986:	4640      	mov	r0, r8
 8006988:	f7f9 fc22 	bl	80001d0 <strlen>
 800698c:	4b52      	ldr	r3, [pc, #328]	; (8006ad8 <uart_comms+0x2c4>)
 800698e:	f8d3 9000 	ldr.w	r9, [r3]
 8006992:	4682      	mov	sl, r0
 8006994:	4648      	mov	r0, r9
 8006996:	f7f9 fc1b 	bl	80001d0 <strlen>
 800699a:	4649      	mov	r1, r9
 800699c:	4602      	mov	r2, r0
 800699e:	eb08 000a 	add.w	r0, r8, sl
 80069a2:	f000 fcbf 	bl	8007324 <memcpy>
			memcpy(return_value+strlen((char*)return_value),comma,1 );
 80069a6:	f8d6 8000 	ldr.w	r8, [r6]
 80069aa:	4640      	mov	r0, r8
 80069ac:	f7f9 fc10 	bl	80001d0 <strlen>
 80069b0:	783b      	ldrb	r3, [r7, #0]
 80069b2:	f808 3000 	strb.w	r3, [r8, r0]
			memcpy(return_value+strlen((char*)return_value),geyser_temp,strlen(geyser_temp) );
 80069b6:	f8d6 8000 	ldr.w	r8, [r6]
 80069ba:	4640      	mov	r0, r8
 80069bc:	f7f9 fc08 	bl	80001d0 <strlen>
 80069c0:	4b46      	ldr	r3, [pc, #280]	; (8006adc <uart_comms+0x2c8>)
 80069c2:	f8d3 9000 	ldr.w	r9, [r3]
 80069c6:	4682      	mov	sl, r0
 80069c8:	4648      	mov	r0, r9
 80069ca:	f7f9 fc01 	bl	80001d0 <strlen>
 80069ce:	4649      	mov	r1, r9
 80069d0:	4602      	mov	r2, r0
 80069d2:	eb08 000a 	add.w	r0, r8, sl
 80069d6:	f000 fca5 	bl	8007324 <memcpy>
			memcpy(return_value+strlen((char*)return_value),comma,1 );
 80069da:	f8d6 8000 	ldr.w	r8, [r6]
 80069de:	4640      	mov	r0, r8
 80069e0:	f7f9 fbf6 	bl	80001d0 <strlen>
 80069e4:	783b      	ldrb	r3, [r7, #0]
 80069e6:	f808 3000 	strb.w	r3, [r8, r0]
			memcpy(return_value+strlen((char*)return_value),total_water,strlen(total_water) );
 80069ea:	f8d6 8000 	ldr.w	r8, [r6]
 80069ee:	4640      	mov	r0, r8
 80069f0:	f7f9 fbee 	bl	80001d0 <strlen>
 80069f4:	4b3a      	ldr	r3, [pc, #232]	; (8006ae0 <uart_comms+0x2cc>)
 80069f6:	f8d3 9000 	ldr.w	r9, [r3]
 80069fa:	4682      	mov	sl, r0
 80069fc:	4648      	mov	r0, r9
 80069fe:	f7f9 fbe7 	bl	80001d0 <strlen>
 8006a02:	4649      	mov	r1, r9
 8006a04:	4602      	mov	r2, r0
 8006a06:	eb08 000a 	add.w	r0, r8, sl
 8006a0a:	f000 fc8b 	bl	8007324 <memcpy>
			memcpy(return_value+strlen((char*)return_value),comma,1 );
 8006a0e:	f8d6 8000 	ldr.w	r8, [r6]
 8006a12:	4640      	mov	r0, r8
 8006a14:	f7f9 fbdc 	bl	80001d0 <strlen>
 8006a18:	783b      	ldrb	r3, [r7, #0]
 8006a1a:	f808 3000 	strb.w	r3, [r8, r0]
			memcpy(return_value+strlen((char*)return_value),heater_state,strlen(heater_state));
 8006a1e:	f8d6 8000 	ldr.w	r8, [r6]
 8006a22:	4640      	mov	r0, r8
 8006a24:	f7f9 fbd4 	bl	80001d0 <strlen>
 8006a28:	4b2e      	ldr	r3, [pc, #184]	; (8006ae4 <uart_comms+0x2d0>)
 8006a2a:	f8d3 9000 	ldr.w	r9, [r3]
 8006a2e:	4682      	mov	sl, r0
 8006a30:	4648      	mov	r0, r9
 8006a32:	f7f9 fbcd 	bl	80001d0 <strlen>
 8006a36:	4649      	mov	r1, r9
 8006a38:	4602      	mov	r2, r0
 8006a3a:	eb08 000a 	add.w	r0, r8, sl
 8006a3e:	f000 fc71 	bl	8007324 <memcpy>
			memcpy(return_value+strlen((char*)return_value),comma,1 );
 8006a42:	f8d6 8000 	ldr.w	r8, [r6]
 8006a46:	4640      	mov	r0, r8
 8006a48:	f7f9 fbc2 	bl	80001d0 <strlen>
 8006a4c:	783b      	ldrb	r3, [r7, #0]
 8006a4e:	f808 3000 	strb.w	r3, [r8, r0]
			if(valve_state == valve_OPEN){
 8006a52:	4a25      	ldr	r2, [pc, #148]	; (8006ae8 <uart_comms+0x2d4>)
 8006a54:	4b25      	ldr	r3, [pc, #148]	; (8006aec <uart_comms+0x2d8>)
 8006a56:	6817      	ldr	r7, [r2, #0]
				memcpy(return_value+strlen((char*)return_value), valve_state,strlen(valve_state) -1);
 8006a58:	f8d6 8000 	ldr.w	r8, [r6]
			if(valve_state == valve_OPEN){
 8006a5c:	429f      	cmp	r7, r3
				memcpy(return_value+strlen((char*)return_value), valve_state,strlen(valve_state) -1);
 8006a5e:	4640      	mov	r0, r8
			if(valve_state == valve_OPEN){
 8006a60:	f000 8330 	beq.w	80070c4 <uart_comms+0x8b0>
				memcpy(return_value+strlen((char*)return_value), valve_state,strlen(valve_state) );
 8006a64:	f7f9 fbb4 	bl	80001d0 <strlen>
 8006a68:	4681      	mov	r9, r0
 8006a6a:	4638      	mov	r0, r7
 8006a6c:	f7f9 fbb0 	bl	80001d0 <strlen>
 8006a70:	4639      	mov	r1, r7
 8006a72:	4602      	mov	r2, r0
 8006a74:	eb08 0009 	add.w	r0, r8, r9
 8006a78:	f000 fc54 	bl	8007324 <memcpy>
			memcpy(return_value+strlen((char*)return_value), endSimbol,2 );
 8006a7c:	6837      	ldr	r7, [r6, #0]
 8006a7e:	4638      	mov	r0, r7
 8006a80:	f7f9 fba6 	bl	80001d0 <strlen>
 8006a84:	4b1a      	ldr	r3, [pc, #104]	; (8006af0 <uart_comms+0x2dc>)
 8006a86:	881b      	ldrh	r3, [r3, #0]
 8006a88:	523b      	strh	r3, [r7, r0]
			HAL_UART_Transmit_IT(&huart1,(uint8_t*)return_value, strlen((char*)return_value));
 8006a8a:	6836      	ldr	r6, [r6, #0]
 8006a8c:	4630      	mov	r0, r6
 8006a8e:	f7f9 fb9f 	bl	80001d0 <strlen>
 8006a92:	4631      	mov	r1, r6
 8006a94:	b282      	uxth	r2, r0
 8006a96:	4817      	ldr	r0, [pc, #92]	; (8006af4 <uart_comms+0x2e0>)
 8006a98:	f7fd fb78 	bl	800418c <HAL_UART_Transmit_IT>
		memset(uart_command,0x00, 60);
 8006a9c:	6828      	ldr	r0, [r5, #0]
 8006a9e:	223c      	movs	r2, #60	; 0x3c
 8006aa0:	2100      	movs	r1, #0
 8006aa2:	f000 fc4a 	bl	800733a <memset>
		uart_counter = 0;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	7023      	strb	r3, [r4, #0]
 8006aaa:	e6c9      	b.n	8006840 <uart_comms+0x2c>
 8006aac:	2000030c 	.word	0x2000030c
 8006ab0:	20000304 	.word	0x20000304
 8006ab4:	200005e4 	.word	0x200005e4
 8006ab8:	200002dd 	.word	0x200002dd
 8006abc:	200002d8 	.word	0x200002d8
 8006ac0:	20000308 	.word	0x20000308
 8006ac4:	200002bc 	.word	0x200002bc
 8006ac8:	2000001a 	.word	0x2000001a
 8006acc:	20000004 	.word	0x20000004
 8006ad0:	20000280 	.word	0x20000280
 8006ad4:	20000318 	.word	0x20000318
 8006ad8:	20000274 	.word	0x20000274
 8006adc:	2000029c 	.word	0x2000029c
 8006ae0:	200002fc 	.word	0x200002fc
 8006ae4:	200002b0 	.word	0x200002b0
 8006ae8:	20000310 	.word	0x20000310
 8006aec:	20000054 	.word	0x20000054
 8006af0:	20000008 	.word	0x20000008
 8006af4:	20000438 	.word	0x20000438
 8006af8:	200002c0 	.word	0x200002c0
 8006afc:	20000010 	.word	0x20000010
			HAL_RTC_GetTime(&hrtc,time,RTC_FORMAT_BIN);
 8006b00:	f8df 8368 	ldr.w	r8, [pc, #872]	; 8006e6c <uart_comms+0x658>
 8006b04:	48c8      	ldr	r0, [pc, #800]	; (8006e28 <uart_comms+0x614>)
 8006b06:	f8d8 1000 	ldr.w	r1, [r8]
			memcpy(return_value+2,comma,1);
 8006b0a:	f8df 9348 	ldr.w	r9, [pc, #840]	; 8006e54 <uart_comms+0x640>
			itoa((time->Hours),temp_time_var,10  );
 8006b0e:	4fc7      	ldr	r7, [pc, #796]	; (8006e2c <uart_comms+0x618>)
			HAL_RTC_GetTime(&hrtc,time,RTC_FORMAT_BIN);
 8006b10:	2200      	movs	r2, #0
 8006b12:	f7fc fe31 	bl	8003778 <HAL_RTC_GetTime>
			HAL_RTC_GetDate(&hrtc,date,RTC_FORMAT_BIN);
 8006b16:	4bc6      	ldr	r3, [pc, #792]	; (8006e30 <uart_comms+0x61c>)
 8006b18:	48c3      	ldr	r0, [pc, #780]	; (8006e28 <uart_comms+0x614>)
 8006b1a:	6819      	ldr	r1, [r3, #0]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	f7fc fe61 	bl	80037e4 <HAL_RTC_GetDate>
			memcpy(return_value, uart_command, 2);
 8006b22:	682a      	ldr	r2, [r5, #0]
 8006b24:	6833      	ldr	r3, [r6, #0]
 8006b26:	8812      	ldrh	r2, [r2, #0]
 8006b28:	801a      	strh	r2, [r3, #0]
			memcpy(return_value+2,comma,1);
 8006b2a:	6833      	ldr	r3, [r6, #0]
 8006b2c:	f899 2000 	ldrb.w	r2, [r9]
 8006b30:	709a      	strb	r2, [r3, #2]
			itoa((time->Hours),temp_time_var,10  );
 8006b32:	f8d8 3000 	ldr.w	r3, [r8]
 8006b36:	6839      	ldr	r1, [r7, #0]
 8006b38:	7818      	ldrb	r0, [r3, #0]
 8006b3a:	220a      	movs	r2, #10
 8006b3c:	f000 fbe8 	bl	8007310 <itoa>
			memcpy(return_value+strlen((char*)return_value),temp_time_var,strlen(temp_time_var));
 8006b40:	f8d6 a000 	ldr.w	sl, [r6]
 8006b44:	4650      	mov	r0, sl
 8006b46:	f7f9 fb43 	bl	80001d0 <strlen>
 8006b4a:	f8d7 b000 	ldr.w	fp, [r7]
 8006b4e:	9001      	str	r0, [sp, #4]
 8006b50:	4658      	mov	r0, fp
 8006b52:	f7f9 fb3d 	bl	80001d0 <strlen>
 8006b56:	9b01      	ldr	r3, [sp, #4]
 8006b58:	4602      	mov	r2, r0
 8006b5a:	4659      	mov	r1, fp
 8006b5c:	eb0a 0003 	add.w	r0, sl, r3
 8006b60:	f000 fbe0 	bl	8007324 <memcpy>
			memcpy(return_value+strlen((char*)return_value),comma,1 );
 8006b64:	f8d6 a000 	ldr.w	sl, [r6]
 8006b68:	4650      	mov	r0, sl
 8006b6a:	f7f9 fb31 	bl	80001d0 <strlen>
 8006b6e:	f899 3000 	ldrb.w	r3, [r9]
 8006b72:	f80a 3000 	strb.w	r3, [sl, r0]
			itoa((time->Minutes),temp_time_var,10  );
 8006b76:	f8d8 3000 	ldr.w	r3, [r8]
 8006b7a:	6839      	ldr	r1, [r7, #0]
 8006b7c:	7858      	ldrb	r0, [r3, #1]
 8006b7e:	220a      	movs	r2, #10
 8006b80:	f000 fbc6 	bl	8007310 <itoa>
			memcpy(return_value+strlen((char*)return_value),temp_time_var,strlen(temp_time_var));
 8006b84:	f8d6 a000 	ldr.w	sl, [r6]
 8006b88:	4650      	mov	r0, sl
 8006b8a:	f7f9 fb21 	bl	80001d0 <strlen>
 8006b8e:	f8d7 b000 	ldr.w	fp, [r7]
 8006b92:	9001      	str	r0, [sp, #4]
 8006b94:	4658      	mov	r0, fp
 8006b96:	f7f9 fb1b 	bl	80001d0 <strlen>
 8006b9a:	9b01      	ldr	r3, [sp, #4]
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	4659      	mov	r1, fp
 8006ba0:	eb0a 0003 	add.w	r0, sl, r3
 8006ba4:	f000 fbbe 	bl	8007324 <memcpy>
			memcpy(return_value+strlen((char*)return_value),comma,1 );
 8006ba8:	f8d6 a000 	ldr.w	sl, [r6]
 8006bac:	4650      	mov	r0, sl
 8006bae:	f7f9 fb0f 	bl	80001d0 <strlen>
 8006bb2:	f899 3000 	ldrb.w	r3, [r9]
 8006bb6:	f80a 3000 	strb.w	r3, [sl, r0]
			itoa((time->Seconds),temp_time_var,10  );
 8006bba:	f8d8 3000 	ldr.w	r3, [r8]
 8006bbe:	6839      	ldr	r1, [r7, #0]
 8006bc0:	7898      	ldrb	r0, [r3, #2]
 8006bc2:	220a      	movs	r2, #10
 8006bc4:	f000 fba4 	bl	8007310 <itoa>
			memcpy(return_value+strlen((char*)return_value),temp_time_var,strlen(temp_time_var));
 8006bc8:	f8d6 8000 	ldr.w	r8, [r6]
 8006bcc:	4640      	mov	r0, r8
 8006bce:	f7f9 faff 	bl	80001d0 <strlen>
 8006bd2:	683f      	ldr	r7, [r7, #0]
 8006bd4:	4681      	mov	r9, r0
 8006bd6:	e748      	b.n	8006a6a <uart_comms+0x256>
			memcpy(return_value, uart_command, 2);
 8006bd8:	6833      	ldr	r3, [r6, #0]
 8006bda:	8812      	ldrh	r2, [r2, #0]
 8006bdc:	801a      	strh	r2, [r3, #0]
			memcpy(return_value+2,endSimbol, 2);
 8006bde:	4a95      	ldr	r2, [pc, #596]	; (8006e34 <uart_comms+0x620>)
 8006be0:	6833      	ldr	r3, [r6, #0]
 8006be2:	8812      	ldrh	r2, [r2, #0]
 8006be4:	805a      	strh	r2, [r3, #2]
			HAL_UART_Transmit_IT(&huart1,return_value, strlen((char*)return_value));
 8006be6:	f8d6 b000 	ldr.w	fp, [r6]
			__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc); // Disable write protection
 8006bea:	4e8f      	ldr	r6, [pc, #572]	; (8006e28 <uart_comms+0x614>)
			time->Hours = strtol(heating_info, NULL,10);
 8006bec:	f8df 827c 	ldr.w	r8, [pc, #636]	; 8006e6c <uart_comms+0x658>
			heating_info = strtok((char*)uart_command_copy, "$H,");
 8006bf0:	f8df 9254 	ldr.w	r9, [pc, #596]	; 8006e48 <uart_comms+0x634>
			HAL_RTC_SetDate(&hrtc, date, RTC_FORMAT_BIN);
 8006bf4:	f8df a238 	ldr.w	sl, [pc, #568]	; 8006e30 <uart_comms+0x61c>
			HAL_UART_Transmit_IT(&huart1,return_value, strlen((char*)return_value));
 8006bf8:	4658      	mov	r0, fp
 8006bfa:	f7f9 fae9 	bl	80001d0 <strlen>
 8006bfe:	4659      	mov	r1, fp
 8006c00:	b282      	uxth	r2, r0
 8006c02:	488d      	ldr	r0, [pc, #564]	; (8006e38 <uart_comms+0x624>)
 8006c04:	f7fd fac2 	bl	800418c <HAL_UART_Transmit_IT>
			__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc); // Disable write protection
 8006c08:	6833      	ldr	r3, [r6, #0]
 8006c0a:	2253      	movs	r2, #83	; 0x53
 8006c0c:	21ca      	movs	r1, #202	; 0xca
 8006c0e:	6259      	str	r1, [r3, #36]	; 0x24
			RTC_EnterInitMode(&hrtc); // Enter init mode
 8006c10:	4630      	mov	r0, r6
			__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc); // Disable write protection
 8006c12:	625a      	str	r2, [r3, #36]	; 0x24
			RTC_EnterInitMode(&hrtc); // Enter init mode
 8006c14:	f7fc fe30 	bl	8003878 <RTC_EnterInitMode>
			heating_info = strtok((char*)uart_command_copy, "$H,");
 8006c18:	6838      	ldr	r0, [r7, #0]
 8006c1a:	4988      	ldr	r1, [pc, #544]	; (8006e3c <uart_comms+0x628>)
 8006c1c:	f000 fc76 	bl	800750c <strtok>
			time->Hours = strtol(heating_info, NULL,10);
 8006c20:	220a      	movs	r2, #10
 8006c22:	2100      	movs	r1, #0
 8006c24:	f8d8 7000 	ldr.w	r7, [r8]
			heating_info = strtok((char*)uart_command_copy, "$H,");
 8006c28:	f8c9 0000 	str.w	r0, [r9]
			time->Hours = strtol(heating_info, NULL,10);
 8006c2c:	f000 fd42 	bl	80076b4 <strtol>
			heating_info = (strtok(NULL, ","));
 8006c30:	4983      	ldr	r1, [pc, #524]	; (8006e40 <uart_comms+0x62c>)
			time->Hours = strtol(heating_info, NULL,10);
 8006c32:	7038      	strb	r0, [r7, #0]
			heating_info = (strtok(NULL, ","));
 8006c34:	2000      	movs	r0, #0
 8006c36:	f000 fc69 	bl	800750c <strtok>
			time->Minutes = strtol(heating_info, NULL,10);
 8006c3a:	220a      	movs	r2, #10
 8006c3c:	2100      	movs	r1, #0
 8006c3e:	f8d8 7000 	ldr.w	r7, [r8]
			heating_info = (strtok(NULL, ","));
 8006c42:	f8c9 0000 	str.w	r0, [r9]
			time->Minutes = strtol(heating_info, NULL,10);
 8006c46:	f000 fd35 	bl	80076b4 <strtol>
			heating_info = (strtok(NULL, ",\r\n"));
 8006c4a:	497e      	ldr	r1, [pc, #504]	; (8006e44 <uart_comms+0x630>)
			time->Minutes = strtol(heating_info, NULL,10);
 8006c4c:	7078      	strb	r0, [r7, #1]
			heating_info = (strtok(NULL, ",\r\n"));
 8006c4e:	2000      	movs	r0, #0
 8006c50:	f000 fc5c 	bl	800750c <strtok>
			time->Seconds = strtol(heating_info, NULL,10);
 8006c54:	220a      	movs	r2, #10
 8006c56:	2100      	movs	r1, #0
 8006c58:	f8d8 7000 	ldr.w	r7, [r8]
			heating_info = (strtok(NULL, ",\r\n"));
 8006c5c:	f8c9 0000 	str.w	r0, [r9]
			time->Seconds = strtol(heating_info, NULL,10);
 8006c60:	f000 fd28 	bl	80076b4 <strtol>
 8006c64:	70b8      	strb	r0, [r7, #2]
			HAL_RTC_SetTime(&hrtc, time, RTC_FORMAT_BIN);
 8006c66:	f8d8 1000 	ldr.w	r1, [r8]
 8006c6a:	4630      	mov	r0, r6
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	f7fc fe75 	bl	800395c <HAL_RTC_SetTime>
			HAL_RTC_SetDate(&hrtc, date, RTC_FORMAT_BIN);
 8006c72:	f8da 1000 	ldr.w	r1, [sl]
 8006c76:	4630      	mov	r0, r6
 8006c78:	2200      	movs	r2, #0
 8006c7a:	f7fc ff0f 	bl	8003a9c <HAL_RTC_SetDate>
			__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 8006c7e:	6833      	ldr	r3, [r6, #0]
			HAL_RTC_GetTime(&hrtc,time,RTC_FORMAT_BIN);
 8006c80:	f8d8 1000 	ldr.w	r1, [r8]
			__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 8006c84:	22ff      	movs	r2, #255	; 0xff
 8006c86:	625a      	str	r2, [r3, #36]	; 0x24
			HAL_RTC_GetTime(&hrtc,time,RTC_FORMAT_BIN);
 8006c88:	4630      	mov	r0, r6
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f7fc fd74 	bl	8003778 <HAL_RTC_GetTime>
			HAL_RTC_GetDate(&hrtc,date,RTC_FORMAT_BIN);
 8006c90:	f8da 1000 	ldr.w	r1, [sl]
 8006c94:	4630      	mov	r0, r6
 8006c96:	2200      	movs	r2, #0
 8006c98:	f7fc fda4 	bl	80037e4 <HAL_RTC_GetDate>
			break;
 8006c9c:	e6fe      	b.n	8006a9c <uart_comms+0x288>
			memcpy(return_value, uart_command, 2);
 8006c9e:	6833      	ldr	r3, [r6, #0]
 8006ca0:	8812      	ldrh	r2, [r2, #0]
 8006ca2:	801a      	strh	r2, [r3, #0]
			memcpy(return_value+2, endSimbol,2 );
 8006ca4:	4a63      	ldr	r2, [pc, #396]	; (8006e34 <uart_comms+0x620>)
 8006ca6:	6833      	ldr	r3, [r6, #0]
 8006ca8:	8812      	ldrh	r2, [r2, #0]
 8006caa:	805a      	strh	r2, [r3, #2]
			HAL_UART_Transmit_IT(&huart1,return_value, strlen((char*)return_value));
 8006cac:	6836      	ldr	r6, [r6, #0]
 8006cae:	4630      	mov	r0, r6
 8006cb0:	f7f9 fa8e 	bl	80001d0 <strlen>
 8006cb4:	4631      	mov	r1, r6
 8006cb6:	b282      	uxth	r2, r0
 8006cb8:	485f      	ldr	r0, [pc, #380]	; (8006e38 <uart_comms+0x624>)
 8006cba:	f7fd fa67 	bl	800418c <HAL_UART_Transmit_IT>
			if(uart_command[3] == '1'){ // first heating schedule
 8006cbe:	682b      	ldr	r3, [r5, #0]
 8006cc0:	78db      	ldrb	r3, [r3, #3]
 8006cc2:	2b31      	cmp	r3, #49	; 0x31
 8006cc4:	f000 81b1 	beq.w	800702a <uart_comms+0x816>
			else if(uart_command[3] == '2'){ // second heating schedule
 8006cc8:	2b32      	cmp	r3, #50	; 0x32
 8006cca:	f000 815f 	beq.w	8006f8c <uart_comms+0x778>
			else if(uart_command[3] == '3'){ // 3rd heating schedule
 8006cce:	2b33      	cmp	r3, #51	; 0x33
 8006cd0:	f47f aee4 	bne.w	8006a9c <uart_comms+0x288>
				heating_info = strtok((char*)uart_command_copy, ",");
 8006cd4:	6838      	ldr	r0, [r7, #0]
 8006cd6:	495a      	ldr	r1, [pc, #360]	; (8006e40 <uart_comms+0x62c>)
 8006cd8:	4e5b      	ldr	r6, [pc, #364]	; (8006e48 <uart_comms+0x634>)
				heating_schedule[4].Hours = strtol(heating_info, NULL,10);
 8006cda:	4f5c      	ldr	r7, [pc, #368]	; (8006e4c <uart_comms+0x638>)
				heating_info = strtok((char*)uart_command_copy, ",");
 8006cdc:	f000 fc16 	bl	800750c <strtok>
				heating_info = (strtok(NULL, ","));
 8006ce0:	4957      	ldr	r1, [pc, #348]	; (8006e40 <uart_comms+0x62c>)
				heating_info = strtok((char*)uart_command_copy, ",");
 8006ce2:	6030      	str	r0, [r6, #0]
				heating_info = (strtok(NULL, ","));
 8006ce4:	2000      	movs	r0, #0
 8006ce6:	f000 fc11 	bl	800750c <strtok>
				heating_info = (strtok(NULL, ","));
 8006cea:	4955      	ldr	r1, [pc, #340]	; (8006e40 <uart_comms+0x62c>)
				heating_info = (strtok(NULL, ","));
 8006cec:	6030      	str	r0, [r6, #0]
				heating_info = (strtok(NULL, ","));
 8006cee:	2000      	movs	r0, #0
 8006cf0:	f000 fc0c 	bl	800750c <strtok>
				heating_schedule[4].Hours = strtol(heating_info, NULL,10);
 8006cf4:	220a      	movs	r2, #10
 8006cf6:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, ","));
 8006cf8:	6030      	str	r0, [r6, #0]
				heating_schedule[4].Hours = strtol(heating_info, NULL,10);
 8006cfa:	f000 fcdb 	bl	80076b4 <strtol>
				heating_info = (strtok(NULL, ","));
 8006cfe:	4950      	ldr	r1, [pc, #320]	; (8006e40 <uart_comms+0x62c>)
				heating_schedule[4].Hours = strtol(heating_info, NULL,10);
 8006d00:	f887 0050 	strb.w	r0, [r7, #80]	; 0x50
				heating_info = (strtok(NULL, ","));
 8006d04:	2000      	movs	r0, #0
 8006d06:	f000 fc01 	bl	800750c <strtok>
				heating_schedule[4].Minutes = strtol(heating_info, NULL,10);
 8006d0a:	220a      	movs	r2, #10
 8006d0c:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, ","));
 8006d0e:	6030      	str	r0, [r6, #0]
				heating_schedule[4].Minutes = strtol(heating_info, NULL,10);
 8006d10:	f000 fcd0 	bl	80076b4 <strtol>
				heating_info = (strtok(NULL, ","));
 8006d14:	494a      	ldr	r1, [pc, #296]	; (8006e40 <uart_comms+0x62c>)
				heating_schedule[4].Minutes = strtol(heating_info, NULL,10);
 8006d16:	f887 0051 	strb.w	r0, [r7, #81]	; 0x51
				heating_info = (strtok(NULL, ","));
 8006d1a:	2000      	movs	r0, #0
 8006d1c:	f000 fbf6 	bl	800750c <strtok>
				heating_schedule[4].Seconds = strtol(heating_info, NULL,10);
 8006d20:	220a      	movs	r2, #10
 8006d22:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, ","));
 8006d24:	6030      	str	r0, [r6, #0]
				heating_schedule[4].Seconds = strtol(heating_info, NULL,10);
 8006d26:	f000 fcc5 	bl	80076b4 <strtol>
				heating_info = (strtok(NULL, ","));
 8006d2a:	4945      	ldr	r1, [pc, #276]	; (8006e40 <uart_comms+0x62c>)
				heating_schedule[4].Seconds = strtol(heating_info, NULL,10);
 8006d2c:	f887 0052 	strb.w	r0, [r7, #82]	; 0x52
				heating_info = (strtok(NULL, ","));
 8006d30:	2000      	movs	r0, #0
 8006d32:	f000 fbeb 	bl	800750c <strtok>
				heating_schedule[5].Hours = strtol(heating_info, NULL,10);
 8006d36:	220a      	movs	r2, #10
 8006d38:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, ","));
 8006d3a:	6030      	str	r0, [r6, #0]
				heating_schedule[5].Hours = strtol(heating_info, NULL,10);
 8006d3c:	f000 fcba 	bl	80076b4 <strtol>
				heating_info = (strtok(NULL, ","));
 8006d40:	493f      	ldr	r1, [pc, #252]	; (8006e40 <uart_comms+0x62c>)
				heating_schedule[5].Hours = strtol(heating_info, NULL,10);
 8006d42:	f887 0064 	strb.w	r0, [r7, #100]	; 0x64
				heating_info = (strtok(NULL, ","));
 8006d46:	2000      	movs	r0, #0
 8006d48:	f000 fbe0 	bl	800750c <strtok>
				heating_schedule[5].Minutes = strtol(heating_info, NULL,10);
 8006d4c:	220a      	movs	r2, #10
 8006d4e:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, ","));
 8006d50:	6030      	str	r0, [r6, #0]
				heating_schedule[5].Minutes = strtol(heating_info, NULL,10);
 8006d52:	f000 fcaf 	bl	80076b4 <strtol>
				heating_info = (strtok(NULL, "\r\n"));
 8006d56:	493e      	ldr	r1, [pc, #248]	; (8006e50 <uart_comms+0x63c>)
				heating_schedule[5].Minutes = strtol(heating_info, NULL,10);
 8006d58:	f887 0065 	strb.w	r0, [r7, #101]	; 0x65
				heating_info = (strtok(NULL, "\r\n"));
 8006d5c:	2000      	movs	r0, #0
 8006d5e:	f000 fbd5 	bl	800750c <strtok>
				heating_schedule[5].Seconds = strtol(heating_info, NULL,10);
 8006d62:	220a      	movs	r2, #10
 8006d64:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, "\r\n"));
 8006d66:	6030      	str	r0, [r6, #0]
				heating_schedule[5].Seconds = strtol(heating_info, NULL,10);
 8006d68:	f000 fca4 	bl	80076b4 <strtol>
 8006d6c:	f887 0066 	strb.w	r0, [r7, #102]	; 0x66
 8006d70:	e694      	b.n	8006a9c <uart_comms+0x288>
			memcpy(return_value, uart_command, 2);
 8006d72:	6833      	ldr	r3, [r6, #0]
 8006d74:	8812      	ldrh	r2, [r2, #0]
 8006d76:	801a      	strh	r2, [r3, #0]
			memcpy(return_value+2, comma, 1);
 8006d78:	4b36      	ldr	r3, [pc, #216]	; (8006e54 <uart_comms+0x640>)
 8006d7a:	6832      	ldr	r2, [r6, #0]
 8006d7c:	7819      	ldrb	r1, [r3, #0]
			sprintf(temp_val,"%d", *set_temp);
 8006d7e:	4b36      	ldr	r3, [pc, #216]	; (8006e58 <uart_comms+0x644>)
			memcpy(return_value+2, comma, 1);
 8006d80:	7091      	strb	r1, [r2, #2]
			sprintf(temp_val,"%d", *set_temp);
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4f35      	ldr	r7, [pc, #212]	; (8006e5c <uart_comms+0x648>)
 8006d86:	781a      	ldrb	r2, [r3, #0]
 8006d88:	4935      	ldr	r1, [pc, #212]	; (8006e60 <uart_comms+0x64c>)
 8006d8a:	6838      	ldr	r0, [r7, #0]
 8006d8c:	f000 fb9a 	bl	80074c4 <siprintf>
			memcpy(return_value+3, temp_val, strlen(temp_val));
 8006d90:	683f      	ldr	r7, [r7, #0]
 8006d92:	4638      	mov	r0, r7
 8006d94:	f7f9 fa1c 	bl	80001d0 <strlen>
 8006d98:	6833      	ldr	r3, [r6, #0]
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	4639      	mov	r1, r7
 8006d9e:	1cd8      	adds	r0, r3, #3
 8006da0:	e66a      	b.n	8006a78 <uart_comms+0x264>
			memcpy(return_value, uart_command,2);
 8006da2:	6833      	ldr	r3, [r6, #0]
 8006da4:	8812      	ldrh	r2, [r2, #0]
 8006da6:	801a      	strh	r2, [r3, #0]
			memcpy(return_value+2,endSimbol, 2);
 8006da8:	4a22      	ldr	r2, [pc, #136]	; (8006e34 <uart_comms+0x620>)
 8006daa:	6833      	ldr	r3, [r6, #0]
 8006dac:	8812      	ldrh	r2, [r2, #0]
 8006dae:	805a      	strh	r2, [r3, #2]
			HAL_UART_Transmit_IT(&huart1,(uint8_t*)return_value, strlen((char*)return_value));
 8006db0:	6837      	ldr	r7, [r6, #0]
			memset(temp_val, 0x00, 4);
 8006db2:	4e2a      	ldr	r6, [pc, #168]	; (8006e5c <uart_comms+0x648>)
			HAL_UART_Transmit_IT(&huart1,(uint8_t*)return_value, strlen((char*)return_value));
 8006db4:	4638      	mov	r0, r7
 8006db6:	f7f9 fa0b 	bl	80001d0 <strlen>
 8006dba:	4639      	mov	r1, r7
 8006dbc:	b282      	uxth	r2, r0
 8006dbe:	481e      	ldr	r0, [pc, #120]	; (8006e38 <uart_comms+0x624>)
 8006dc0:	f7fd f9e4 	bl	800418c <HAL_UART_Transmit_IT>
			sizeOfTemp = uart_counter - 5;
 8006dc4:	7823      	ldrb	r3, [r4, #0]
			memset(temp_val, 0x00, 4);
 8006dc6:	6831      	ldr	r1, [r6, #0]
			sizeOfTemp = uart_counter - 5;
 8006dc8:	4a26      	ldr	r2, [pc, #152]	; (8006e64 <uart_comms+0x650>)
 8006dca:	3b05      	subs	r3, #5
			memset(temp_val, 0x00, 4);
 8006dcc:	2700      	movs	r7, #0
			sizeOfTemp = uart_counter - 5;
 8006dce:	7013      	strb	r3, [r2, #0]
			memset(temp_val, 0x00, 4);
 8006dd0:	600f      	str	r7, [r1, #0]
			memcpy(temp_val, uart_command+3, sizeOfTemp * sizeof(uint8_t) );
 8006dd2:	6829      	ldr	r1, [r5, #0]
 8006dd4:	7812      	ldrb	r2, [r2, #0]
 8006dd6:	6830      	ldr	r0, [r6, #0]
 8006dd8:	3103      	adds	r1, #3
 8006dda:	f000 faa3 	bl	8007324 <memcpy>
			*set_temp = strtol(temp_val, NULL,10);
 8006dde:	4b1e      	ldr	r3, [pc, #120]	; (8006e58 <uart_comms+0x644>)
 8006de0:	6830      	ldr	r0, [r6, #0]
 8006de2:	681e      	ldr	r6, [r3, #0]
 8006de4:	4639      	mov	r1, r7
 8006de6:	220a      	movs	r2, #10
 8006de8:	f000 fc64 	bl	80076b4 <strtol>
 8006dec:	7030      	strb	r0, [r6, #0]
			break;
 8006dee:	e655      	b.n	8006a9c <uart_comms+0x288>
			memcpy(return_value, uart_command, 2);
 8006df0:	6833      	ldr	r3, [r6, #0]
 8006df2:	8812      	ldrh	r2, [r2, #0]
 8006df4:	801a      	strh	r2, [r3, #0]
			memcpy(return_value+2, endSimbol,2 );
 8006df6:	4a0f      	ldr	r2, [pc, #60]	; (8006e34 <uart_comms+0x620>)
 8006df8:	6833      	ldr	r3, [r6, #0]
 8006dfa:	8812      	ldrh	r2, [r2, #0]
 8006dfc:	805a      	strh	r2, [r3, #2]
			HAL_UART_Transmit_IT(&huart1, return_value, strlen((char*)return_value));
 8006dfe:	6836      	ldr	r6, [r6, #0]
 8006e00:	4630      	mov	r0, r6
 8006e02:	f7f9 f9e5 	bl	80001d0 <strlen>
 8006e06:	4631      	mov	r1, r6
 8006e08:	b282      	uxth	r2, r0
 8006e0a:	480b      	ldr	r0, [pc, #44]	; (8006e38 <uart_comms+0x624>)
 8006e0c:	f7fd f9be 	bl	800418c <HAL_UART_Transmit_IT>
			if(uart_command[3]=='0'){
 8006e10:	682b      	ldr	r3, [r5, #0]
 8006e12:	78db      	ldrb	r3, [r3, #3]
 8006e14:	2b30      	cmp	r3, #48	; 0x30
 8006e16:	f000 8151 	beq.w	80070bc <uart_comms+0x8a8>
			else if(uart_command[3] == '1'){
 8006e1a:	2b31      	cmp	r3, #49	; 0x31
 8006e1c:	f47f ae3e 	bne.w	8006a9c <uart_comms+0x288>
				auto_heating = 1;
 8006e20:	4b11      	ldr	r3, [pc, #68]	; (8006e68 <uart_comms+0x654>)
 8006e22:	2201      	movs	r2, #1
 8006e24:	701a      	strb	r2, [r3, #0]
 8006e26:	e639      	b.n	8006a9c <uart_comms+0x288>
 8006e28:	200004a8 	.word	0x200004a8
 8006e2c:	200002ec 	.word	0x200002ec
 8006e30:	20000284 	.word	0x20000284
 8006e34:	20000008 	.word	0x20000008
 8006e38:	20000438 	.word	0x20000438
 8006e3c:	080080d0 	.word	0x080080d0
 8006e40:	080080d4 	.word	0x080080d4
 8006e44:	080080d8 	.word	0x080080d8
 8006e48:	200002b4 	.word	0x200002b4
 8006e4c:	20000568 	.word	0x20000568
 8006e50:	080080dc 	.word	0x080080dc
 8006e54:	20000004 	.word	0x20000004
 8006e58:	200002e4 	.word	0x200002e4
 8006e5c:	200002f0 	.word	0x200002f0
 8006e60:	08008098 	.word	0x08008098
 8006e64:	200002e8 	.word	0x200002e8
 8006e68:	20000278 	.word	0x20000278
 8006e6c:	200002f8 	.word	0x200002f8
			memcpy(studentnumber, uart_command, 2 );
 8006e70:	4ba4      	ldr	r3, [pc, #656]	; (8007104 <uart_comms+0x8f0>)
 8006e72:	8810      	ldrh	r0, [r2, #0]
 8006e74:	681a      	ldr	r2, [r3, #0]
			memcpy(studentnumber+2,comma,1);
 8006e76:	49a4      	ldr	r1, [pc, #656]	; (8007108 <uart_comms+0x8f4>)
			memcpy(studentnumber, uart_command, 2 );
 8006e78:	8010      	strh	r0, [r2, #0]
			memcpy(studentnumber+2,comma,1);
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	7809      	ldrb	r1, [r1, #0]
 8006e7e:	7091      	strb	r1, [r2, #2]
			memcpy(studentnumber+3 ,studentnumber1,8 );
 8006e80:	4aa2      	ldr	r2, [pc, #648]	; (800710c <uart_comms+0x8f8>)
 8006e82:	6818      	ldr	r0, [r3, #0]
 8006e84:	6811      	ldr	r1, [r2, #0]
 8006e86:	6856      	ldr	r6, [r2, #4]
 8006e88:	f8c0 1003 	str.w	r1, [r0, #3]
			memcpy(studentnumber+11,endSimbol,sizeof(endSimbol));
 8006e8c:	4aa0      	ldr	r2, [pc, #640]	; (8007110 <uart_comms+0x8fc>)
			memcpy(studentnumber+3 ,studentnumber1,8 );
 8006e8e:	f8c0 6007 	str.w	r6, [r0, #7]
			memcpy(studentnumber+11,endSimbol,sizeof(endSimbol));
 8006e92:	6819      	ldr	r1, [r3, #0]
 8006e94:	6813      	ldr	r3, [r2, #0]
 8006e96:	6852      	ldr	r2, [r2, #4]
 8006e98:	f8c1 200f 	str.w	r2, [r1, #15]
 8006e9c:	f8c1 300b 	str.w	r3, [r1, #11]
			HAL_UART_Transmit_IT(&huart1, ((uint8_t*)studentnumber), 13);
 8006ea0:	220d      	movs	r2, #13
 8006ea2:	489c      	ldr	r0, [pc, #624]	; (8007114 <uart_comms+0x900>)
 8006ea4:	f7fd f972 	bl	800418c <HAL_UART_Transmit_IT>
			break;
 8006ea8:	e5f8      	b.n	8006a9c <uart_comms+0x288>
			memcpy(return_value, uart_command, 2);
 8006eaa:	6833      	ldr	r3, [r6, #0]
 8006eac:	8812      	ldrh	r2, [r2, #0]
 8006eae:	801a      	strh	r2, [r3, #0]
			memcpy(return_value+2, endSimbol,2 );
 8006eb0:	4a97      	ldr	r2, [pc, #604]	; (8007110 <uart_comms+0x8fc>)
 8006eb2:	6833      	ldr	r3, [r6, #0]
 8006eb4:	8812      	ldrh	r2, [r2, #0]
 8006eb6:	805a      	strh	r2, [r3, #2]
			HAL_UART_Transmit_IT(&huart1, return_value, strlen((char*)return_value));
 8006eb8:	6836      	ldr	r6, [r6, #0]
 8006eba:	4630      	mov	r0, r6
 8006ebc:	f7f9 f988 	bl	80001d0 <strlen>
 8006ec0:	4631      	mov	r1, r6
 8006ec2:	b282      	uxth	r2, r0
 8006ec4:	4893      	ldr	r0, [pc, #588]	; (8007114 <uart_comms+0x900>)
 8006ec6:	f7fd f961 	bl	800418c <HAL_UART_Transmit_IT>
			if(uart_command[3]=='0'){ // logging disable
 8006eca:	682b      	ldr	r3, [r5, #0]
 8006ecc:	78db      	ldrb	r3, [r3, #3]
 8006ece:	2b30      	cmp	r3, #48	; 0x30
 8006ed0:	d058      	beq.n	8006f84 <uart_comms+0x770>
			else if(uart_command[3] == '1'){ // logging enable
 8006ed2:	2b31      	cmp	r3, #49	; 0x31
 8006ed4:	f47f ade2 	bne.w	8006a9c <uart_comms+0x288>
				enableFlashLogging = 1;
 8006ed8:	4b8f      	ldr	r3, [pc, #572]	; (8007118 <uart_comms+0x904>)
 8006eda:	2201      	movs	r2, #1
 8006edc:	701a      	strb	r2, [r3, #0]
 8006ede:	e5dd      	b.n	8006a9c <uart_comms+0x288>
			memcpy(return_value, uart_command, 2);
 8006ee0:	6833      	ldr	r3, [r6, #0]
 8006ee2:	8812      	ldrh	r2, [r2, #0]
 8006ee4:	801a      	strh	r2, [r3, #0]
			memcpy(return_value+2, endSimbol,2 );
 8006ee6:	4a8a      	ldr	r2, [pc, #552]	; (8007110 <uart_comms+0x8fc>)
 8006ee8:	6833      	ldr	r3, [r6, #0]
 8006eea:	8812      	ldrh	r2, [r2, #0]
 8006eec:	805a      	strh	r2, [r3, #2]
			HAL_UART_Transmit_IT(&huart1, return_value,  strlen((char*)return_value));
 8006eee:	6836      	ldr	r6, [r6, #0]
 8006ef0:	4630      	mov	r0, r6
 8006ef2:	f7f9 f96d 	bl	80001d0 <strlen>
 8006ef6:	4631      	mov	r1, r6
 8006ef8:	b282      	uxth	r2, r0
 8006efa:	4886      	ldr	r0, [pc, #536]	; (8007114 <uart_comms+0x900>)
 8006efc:	f7fd f946 	bl	800418c <HAL_UART_Transmit_IT>
			if(auto_heating == 0){	// if auto heating off
 8006f00:	4b86      	ldr	r3, [pc, #536]	; (800711c <uart_comms+0x908>)
 8006f02:	781a      	ldrb	r2, [r3, #0]
 8006f04:	2a00      	cmp	r2, #0
 8006f06:	f47f adc9 	bne.w	8006a9c <uart_comms+0x288>
				if(uart_command[3]=='0'){
 8006f0a:	682b      	ldr	r3, [r5, #0]
 8006f0c:	78db      	ldrb	r3, [r3, #3]
 8006f0e:	2b30      	cmp	r3, #48	; 0x30
 8006f10:	f000 80ef 	beq.w	80070f2 <uart_comms+0x8de>
				else if(uart_command[3] == '1'){
 8006f14:	2b31      	cmp	r3, #49	; 0x31
 8006f16:	f47f adc1 	bne.w	8006a9c <uart_comms+0x288>
					heater_state = heater_ON;
 8006f1a:	4b81      	ldr	r3, [pc, #516]	; (8007120 <uart_comms+0x90c>)
 8006f1c:	4a81      	ldr	r2, [pc, #516]	; (8007124 <uart_comms+0x910>)
 8006f1e:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);	// Heater
 8006f20:	4881      	ldr	r0, [pc, #516]	; (8007128 <uart_comms+0x914>)
 8006f22:	2201      	movs	r2, #1
 8006f24:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006f28:	f7fa fed4 	bl	8001cd4 <HAL_GPIO_WritePin>
 8006f2c:	e5b6      	b.n	8006a9c <uart_comms+0x288>
			memcpy(return_value, uart_command, 2);
 8006f2e:	6833      	ldr	r3, [r6, #0]
 8006f30:	8812      	ldrh	r2, [r2, #0]
 8006f32:	801a      	strh	r2, [r3, #0]
			memcpy(return_value+2, endSimbol,2 );
 8006f34:	4a76      	ldr	r2, [pc, #472]	; (8007110 <uart_comms+0x8fc>)
 8006f36:	6833      	ldr	r3, [r6, #0]
 8006f38:	8812      	ldrh	r2, [r2, #0]
 8006f3a:	805a      	strh	r2, [r3, #2]
			HAL_UART_Transmit_IT(&huart1, return_value,  strlen((char*)return_value));
 8006f3c:	6836      	ldr	r6, [r6, #0]
 8006f3e:	4630      	mov	r0, r6
 8006f40:	f7f9 f946 	bl	80001d0 <strlen>
 8006f44:	4631      	mov	r1, r6
 8006f46:	b282      	uxth	r2, r0
 8006f48:	4872      	ldr	r0, [pc, #456]	; (8007114 <uart_comms+0x900>)
 8006f4a:	f7fd f91f 	bl	800418c <HAL_UART_Transmit_IT>
			if(uart_command[3]=='1'){
 8006f4e:	682b      	ldr	r3, [r5, #0]
 8006f50:	78db      	ldrb	r3, [r3, #3]
 8006f52:	2b31      	cmp	r3, #49	; 0x31
 8006f54:	f000 80c3 	beq.w	80070de <uart_comms+0x8ca>
			else if(uart_command[3] == '0'){
 8006f58:	2b30      	cmp	r3, #48	; 0x30
 8006f5a:	f47f ad9f 	bne.w	8006a9c <uart_comms+0x288>
				valve_state=valve_CLOSE;
 8006f5e:	4b73      	ldr	r3, [pc, #460]	; (800712c <uart_comms+0x918>)
 8006f60:	4a73      	ldr	r2, [pc, #460]	; (8007130 <uart_comms+0x91c>)
 8006f62:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);		// Valve
 8006f64:	4870      	ldr	r0, [pc, #448]	; (8007128 <uart_comms+0x914>)
 8006f66:	2200      	movs	r2, #0
 8006f68:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006f6c:	f7fa feb2 	bl	8001cd4 <HAL_GPIO_WritePin>
 8006f70:	e594      	b.n	8006a9c <uart_comms+0x288>
				HAL_UART_Transmit_IT(&huart1,(uint8_t*)noLoggingData, strlen((char*)noLoggingData));
 8006f72:	4870      	ldr	r0, [pc, #448]	; (8007134 <uart_comms+0x920>)
 8006f74:	f7f9 f92c 	bl	80001d0 <strlen>
 8006f78:	496e      	ldr	r1, [pc, #440]	; (8007134 <uart_comms+0x920>)
 8006f7a:	b282      	uxth	r2, r0
 8006f7c:	4865      	ldr	r0, [pc, #404]	; (8007114 <uart_comms+0x900>)
 8006f7e:	f7fd f905 	bl	800418c <HAL_UART_Transmit_IT>
 8006f82:	e58b      	b.n	8006a9c <uart_comms+0x288>
				enableFlashLogging = 0;
 8006f84:	4b64      	ldr	r3, [pc, #400]	; (8007118 <uart_comms+0x904>)
 8006f86:	2200      	movs	r2, #0
 8006f88:	701a      	strb	r2, [r3, #0]
 8006f8a:	e587      	b.n	8006a9c <uart_comms+0x288>
				heating_info = strtok((char*)uart_command_copy, ",");
 8006f8c:	6838      	ldr	r0, [r7, #0]
 8006f8e:	496a      	ldr	r1, [pc, #424]	; (8007138 <uart_comms+0x924>)
 8006f90:	4e6a      	ldr	r6, [pc, #424]	; (800713c <uart_comms+0x928>)
				heating_schedule[2].Hours = strtol(heating_info, NULL,10);
 8006f92:	4f6b      	ldr	r7, [pc, #428]	; (8007140 <uart_comms+0x92c>)
				heating_info = strtok((char*)uart_command_copy, ",");
 8006f94:	f000 faba 	bl	800750c <strtok>
				heating_info = (strtok(NULL, ","));
 8006f98:	4967      	ldr	r1, [pc, #412]	; (8007138 <uart_comms+0x924>)
				heating_info = strtok((char*)uart_command_copy, ",");
 8006f9a:	6030      	str	r0, [r6, #0]
				heating_info = (strtok(NULL, ","));
 8006f9c:	2000      	movs	r0, #0
 8006f9e:	f000 fab5 	bl	800750c <strtok>
				heating_info = (strtok(NULL, ","));
 8006fa2:	4965      	ldr	r1, [pc, #404]	; (8007138 <uart_comms+0x924>)
				heating_info = (strtok(NULL, ","));
 8006fa4:	6030      	str	r0, [r6, #0]
				heating_info = (strtok(NULL, ","));
 8006fa6:	2000      	movs	r0, #0
 8006fa8:	f000 fab0 	bl	800750c <strtok>
				heating_schedule[2].Hours = strtol(heating_info, NULL,10);
 8006fac:	220a      	movs	r2, #10
 8006fae:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, ","));
 8006fb0:	6030      	str	r0, [r6, #0]
				heating_schedule[2].Hours = strtol(heating_info, NULL,10);
 8006fb2:	f000 fb7f 	bl	80076b4 <strtol>
				heating_info = (strtok(NULL, ","));
 8006fb6:	4960      	ldr	r1, [pc, #384]	; (8007138 <uart_comms+0x924>)
				heating_schedule[2].Hours = strtol(heating_info, NULL,10);
 8006fb8:	f887 0028 	strb.w	r0, [r7, #40]	; 0x28
				heating_info = (strtok(NULL, ","));
 8006fbc:	2000      	movs	r0, #0
 8006fbe:	f000 faa5 	bl	800750c <strtok>
				heating_schedule[2].Minutes = strtol(heating_info, NULL,10);
 8006fc2:	220a      	movs	r2, #10
 8006fc4:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, ","));
 8006fc6:	6030      	str	r0, [r6, #0]
				heating_schedule[2].Minutes = strtol(heating_info, NULL,10);
 8006fc8:	f000 fb74 	bl	80076b4 <strtol>
				heating_info = (strtok(NULL, ","));
 8006fcc:	495a      	ldr	r1, [pc, #360]	; (8007138 <uart_comms+0x924>)
				heating_schedule[2].Minutes = strtol(heating_info, NULL,10);
 8006fce:	f887 0029 	strb.w	r0, [r7, #41]	; 0x29
				heating_info = (strtok(NULL, ","));
 8006fd2:	2000      	movs	r0, #0
 8006fd4:	f000 fa9a 	bl	800750c <strtok>
				heating_schedule[2].Seconds = strtol(heating_info, NULL,10);
 8006fd8:	220a      	movs	r2, #10
 8006fda:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, ","));
 8006fdc:	6030      	str	r0, [r6, #0]
				heating_schedule[2].Seconds = strtol(heating_info, NULL,10);
 8006fde:	f000 fb69 	bl	80076b4 <strtol>
				heating_info = (strtok(NULL, ","));
 8006fe2:	4955      	ldr	r1, [pc, #340]	; (8007138 <uart_comms+0x924>)
				heating_schedule[2].Seconds = strtol(heating_info, NULL,10);
 8006fe4:	f887 002a 	strb.w	r0, [r7, #42]	; 0x2a
				heating_info = (strtok(NULL, ","));
 8006fe8:	2000      	movs	r0, #0
 8006fea:	f000 fa8f 	bl	800750c <strtok>
				heating_schedule[3].Hours = strtol(heating_info, NULL,10);
 8006fee:	220a      	movs	r2, #10
 8006ff0:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, ","));
 8006ff2:	6030      	str	r0, [r6, #0]
				heating_schedule[3].Hours = strtol(heating_info, NULL,10);
 8006ff4:	f000 fb5e 	bl	80076b4 <strtol>
				heating_info = (strtok(NULL, ","));
 8006ff8:	494f      	ldr	r1, [pc, #316]	; (8007138 <uart_comms+0x924>)
				heating_schedule[3].Hours = strtol(heating_info, NULL,10);
 8006ffa:	f887 003c 	strb.w	r0, [r7, #60]	; 0x3c
				heating_info = (strtok(NULL, ","));
 8006ffe:	2000      	movs	r0, #0
 8007000:	f000 fa84 	bl	800750c <strtok>
				heating_schedule[3].Minutes = strtol(heating_info, NULL,10);
 8007004:	220a      	movs	r2, #10
 8007006:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, ","));
 8007008:	6030      	str	r0, [r6, #0]
				heating_schedule[3].Minutes = strtol(heating_info, NULL,10);
 800700a:	f000 fb53 	bl	80076b4 <strtol>
				heating_info = (strtok(NULL, "\r\n"));
 800700e:	494d      	ldr	r1, [pc, #308]	; (8007144 <uart_comms+0x930>)
				heating_schedule[3].Minutes = strtol(heating_info, NULL,10);
 8007010:	f887 003d 	strb.w	r0, [r7, #61]	; 0x3d
				heating_info = (strtok(NULL, "\r\n"));
 8007014:	2000      	movs	r0, #0
 8007016:	f000 fa79 	bl	800750c <strtok>
				heating_schedule[3].Seconds = strtol(heating_info, NULL,10);
 800701a:	220a      	movs	r2, #10
 800701c:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, "\r\n"));
 800701e:	6030      	str	r0, [r6, #0]
				heating_schedule[3].Seconds = strtol(heating_info, NULL,10);
 8007020:	f000 fb48 	bl	80076b4 <strtol>
 8007024:	f887 003e 	strb.w	r0, [r7, #62]	; 0x3e
 8007028:	e538      	b.n	8006a9c <uart_comms+0x288>
				heating_info = strtok((char*)uart_command_copy, ",");
 800702a:	6838      	ldr	r0, [r7, #0]
 800702c:	4942      	ldr	r1, [pc, #264]	; (8007138 <uart_comms+0x924>)
 800702e:	4e43      	ldr	r6, [pc, #268]	; (800713c <uart_comms+0x928>)
				heating_schedule[0].Hours = strtol(heating_info, NULL,10);
 8007030:	4f43      	ldr	r7, [pc, #268]	; (8007140 <uart_comms+0x92c>)
				heating_info = strtok((char*)uart_command_copy, ",");
 8007032:	f000 fa6b 	bl	800750c <strtok>
				heating_info = (strtok(NULL, ","));
 8007036:	4940      	ldr	r1, [pc, #256]	; (8007138 <uart_comms+0x924>)
				heating_info = strtok((char*)uart_command_copy, ",");
 8007038:	6030      	str	r0, [r6, #0]
				heating_info = (strtok(NULL, ","));
 800703a:	2000      	movs	r0, #0
 800703c:	f000 fa66 	bl	800750c <strtok>
				heating_info = (strtok(NULL, ","));
 8007040:	493d      	ldr	r1, [pc, #244]	; (8007138 <uart_comms+0x924>)
				heating_info = (strtok(NULL, ","));
 8007042:	6030      	str	r0, [r6, #0]
				heating_info = (strtok(NULL, ","));
 8007044:	2000      	movs	r0, #0
 8007046:	f000 fa61 	bl	800750c <strtok>
				heating_schedule[0].Hours = strtol(heating_info, NULL,10);
 800704a:	220a      	movs	r2, #10
 800704c:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, ","));
 800704e:	6030      	str	r0, [r6, #0]
				heating_schedule[0].Hours = strtol(heating_info, NULL,10);
 8007050:	f000 fb30 	bl	80076b4 <strtol>
				heating_info = (strtok(NULL, ","));
 8007054:	4938      	ldr	r1, [pc, #224]	; (8007138 <uart_comms+0x924>)
				heating_schedule[0].Hours = strtol(heating_info, NULL,10);
 8007056:	7038      	strb	r0, [r7, #0]
				heating_info = (strtok(NULL, ","));
 8007058:	2000      	movs	r0, #0
 800705a:	f000 fa57 	bl	800750c <strtok>
				heating_schedule[0].Minutes = strtol(heating_info, NULL,10);
 800705e:	220a      	movs	r2, #10
 8007060:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, ","));
 8007062:	6030      	str	r0, [r6, #0]
				heating_schedule[0].Minutes = strtol(heating_info, NULL,10);
 8007064:	f000 fb26 	bl	80076b4 <strtol>
				heating_info = (strtok(NULL, ","));
 8007068:	4933      	ldr	r1, [pc, #204]	; (8007138 <uart_comms+0x924>)
				heating_schedule[0].Minutes = strtol(heating_info, NULL,10);
 800706a:	7078      	strb	r0, [r7, #1]
				heating_info = (strtok(NULL, ","));
 800706c:	2000      	movs	r0, #0
 800706e:	f000 fa4d 	bl	800750c <strtok>
				heating_schedule[0].Seconds = strtol(heating_info, NULL,10);
 8007072:	220a      	movs	r2, #10
 8007074:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, ","));
 8007076:	6030      	str	r0, [r6, #0]
				heating_schedule[0].Seconds = strtol(heating_info, NULL,10);
 8007078:	f000 fb1c 	bl	80076b4 <strtol>
				heating_info = (strtok(NULL, ","));
 800707c:	492e      	ldr	r1, [pc, #184]	; (8007138 <uart_comms+0x924>)
				heating_schedule[0].Seconds = strtol(heating_info, NULL,10);
 800707e:	70b8      	strb	r0, [r7, #2]
				heating_info = (strtok(NULL, ","));
 8007080:	2000      	movs	r0, #0
 8007082:	f000 fa43 	bl	800750c <strtok>
				heating_schedule[1].Hours = strtol(heating_info, NULL,10);
 8007086:	220a      	movs	r2, #10
 8007088:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, ","));
 800708a:	6030      	str	r0, [r6, #0]
				heating_schedule[1].Hours = strtol(heating_info, NULL,10);
 800708c:	f000 fb12 	bl	80076b4 <strtol>
				heating_info = (strtok(NULL, ","));
 8007090:	4929      	ldr	r1, [pc, #164]	; (8007138 <uart_comms+0x924>)
				heating_schedule[1].Hours = strtol(heating_info, NULL,10);
 8007092:	7538      	strb	r0, [r7, #20]
				heating_info = (strtok(NULL, ","));
 8007094:	2000      	movs	r0, #0
 8007096:	f000 fa39 	bl	800750c <strtok>
				heating_schedule[1].Minutes = strtol(heating_info, NULL,10);
 800709a:	220a      	movs	r2, #10
 800709c:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, ","));
 800709e:	6030      	str	r0, [r6, #0]
				heating_schedule[1].Minutes = strtol(heating_info, NULL,10);
 80070a0:	f000 fb08 	bl	80076b4 <strtol>
				heating_info = (strtok(NULL, "\r\n"));
 80070a4:	4927      	ldr	r1, [pc, #156]	; (8007144 <uart_comms+0x930>)
				heating_schedule[1].Minutes = strtol(heating_info, NULL,10);
 80070a6:	7578      	strb	r0, [r7, #21]
				heating_info = (strtok(NULL, "\r\n"));
 80070a8:	2000      	movs	r0, #0
 80070aa:	f000 fa2f 	bl	800750c <strtok>
				heating_schedule[1].Seconds = strtol(heating_info, NULL,10);
 80070ae:	220a      	movs	r2, #10
 80070b0:	2100      	movs	r1, #0
				heating_info = (strtok(NULL, "\r\n"));
 80070b2:	6030      	str	r0, [r6, #0]
				heating_schedule[1].Seconds = strtol(heating_info, NULL,10);
 80070b4:	f000 fafe 	bl	80076b4 <strtol>
 80070b8:	75b8      	strb	r0, [r7, #22]
 80070ba:	e4ef      	b.n	8006a9c <uart_comms+0x288>
				auto_heating = 0;
 80070bc:	4b17      	ldr	r3, [pc, #92]	; (800711c <uart_comms+0x908>)
 80070be:	2200      	movs	r2, #0
 80070c0:	701a      	strb	r2, [r3, #0]
 80070c2:	e4eb      	b.n	8006a9c <uart_comms+0x288>
				memcpy(return_value+strlen((char*)return_value), valve_state,strlen(valve_state) -1);
 80070c4:	f7f9 f884 	bl	80001d0 <strlen>
 80070c8:	4681      	mov	r9, r0
 80070ca:	4638      	mov	r0, r7
 80070cc:	f7f9 f880 	bl	80001d0 <strlen>
 80070d0:	4639      	mov	r1, r7
 80070d2:	1e42      	subs	r2, r0, #1
 80070d4:	eb08 0009 	add.w	r0, r8, r9
 80070d8:	f000 f924 	bl	8007324 <memcpy>
 80070dc:	e4ce      	b.n	8006a7c <uart_comms+0x268>
				valve_state = valve_OPEN;
 80070de:	4b13      	ldr	r3, [pc, #76]	; (800712c <uart_comms+0x918>)
 80070e0:	4a19      	ldr	r2, [pc, #100]	; (8007148 <uart_comms+0x934>)
 80070e2:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_SET);		// Valve
 80070e4:	4810      	ldr	r0, [pc, #64]	; (8007128 <uart_comms+0x914>)
 80070e6:	2201      	movs	r2, #1
 80070e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80070ec:	f7fa fdf2 	bl	8001cd4 <HAL_GPIO_WritePin>
 80070f0:	e4d4      	b.n	8006a9c <uart_comms+0x288>
					heater_state = heater_OFF;
 80070f2:	4b0b      	ldr	r3, [pc, #44]	; (8007120 <uart_comms+0x90c>)
 80070f4:	4915      	ldr	r1, [pc, #84]	; (800714c <uart_comms+0x938>)
 80070f6:	6019      	str	r1, [r3, #0]
					HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);	// Heater
 80070f8:	480b      	ldr	r0, [pc, #44]	; (8007128 <uart_comms+0x914>)
 80070fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80070fe:	f7fa fde9 	bl	8001cd4 <HAL_GPIO_WritePin>
 8007102:	e4cb      	b.n	8006a9c <uart_comms+0x288>
 8007104:	200005e0 	.word	0x200005e0
 8007108:	20000004 	.word	0x20000004
 800710c:	20000040 	.word	0x20000040
 8007110:	20000008 	.word	0x20000008
 8007114:	20000438 	.word	0x20000438
 8007118:	20000289 	.word	0x20000289
 800711c:	20000278 	.word	0x20000278
 8007120:	200002b0 	.word	0x200002b0
 8007124:	20000018 	.word	0x20000018
 8007128:	48000400 	.word	0x48000400
 800712c:	20000310 	.word	0x20000310
 8007130:	2000004c 	.word	0x2000004c
 8007134:	20000020 	.word	0x20000020
 8007138:	080080d4 	.word	0x080080d4
 800713c:	200002b4 	.word	0x200002b4
 8007140:	20000568 	.word	0x20000568
 8007144:	080080dc 	.word	0x080080dc
 8007148:	20000054 	.word	0x20000054
 800714c:	20000014 	.word	0x20000014

08007150 <mainLoop>:
ADC_ChannelConfTypeDef Channel_4;
extern uint32_t uwTick;



void mainLoop(){
 8007150:	b510      	push	{r4, lr}
	  if(rx_flag == 1 ){ 	// UART Comms
 8007152:	4b31      	ldr	r3, [pc, #196]	; (8007218 <mainLoop+0xc8>)
 8007154:	781a      	ldrb	r2, [r3, #0]
 8007156:	2a01      	cmp	r2, #1
 8007158:	d058      	beq.n	800720c <mainLoop+0xbc>
		  rx_flag = 0;
		  uart_comms();
	  }

	  // Seven Segment
	  if(systick_flag == 1){
 800715a:	4b30      	ldr	r3, [pc, #192]	; (800721c <mainLoop+0xcc>)
		  systick_flag = 0;
		  i2c_counter += 1;
 800715c:	4c30      	ldr	r4, [pc, #192]	; (8007220 <mainLoop+0xd0>)
	  if(systick_flag == 1){
 800715e:	781a      	ldrb	r2, [r3, #0]
 8007160:	2a01      	cmp	r2, #1
 8007162:	d03c      	beq.n	80071de <mainLoop+0x8e>
		  seven_segment();
//		  HAL_ADC_Start_DMA(&hadc2, ADC1_buffer, 7);
	  }

	  if(i2c_counter == 150){
 8007164:	6823      	ldr	r3, [r4, #0]
 8007166:	2b96      	cmp	r3, #150	; 0x96
 8007168:	d043      	beq.n	80071f2 <mainLoop+0xa2>
		  i2c_counter = 0;
		  handleEvents();
	  }

	  // ADC conversion
	  if(adc_flag == 1){
 800716a:	4b2e      	ldr	r3, [pc, #184]	; (8007224 <mainLoop+0xd4>)
 800716c:	781a      	ldrb	r2, [r3, #0]
 800716e:	2a01      	cmp	r2, #1
 8007170:	d047      	beq.n	8007202 <mainLoop+0xb2>
		  adc_flag = 0;
		  adc_comms();
	  }
	  // Nothing at the moment
	  if(touch_flag == 1 ){
 8007172:	4b2d      	ldr	r3, [pc, #180]	; (8007228 <mainLoop+0xd8>)
 8007174:	781a      	ldrb	r2, [r3, #0]
 8007176:	2a01      	cmp	r2, #1
		  touch_flag = 0;
 8007178:	bf04      	itt	eq
 800717a:	2200      	moveq	r2, #0
 800717c:	701a      	strbeq	r2, [r3, #0]
		  // do something
	  }
	  // scheduling of heating and RTC
	  if(RTC_timer_flag == 1){
 800717e:	4b2b      	ldr	r3, [pc, #172]	; (800722c <mainLoop+0xdc>)
 8007180:	781a      	ldrb	r2, [r3, #0]
 8007182:	2a01      	cmp	r2, #1
 8007184:	d011      	beq.n	80071aa <mainLoop+0x5a>
			  heating_scheduling();
		  }
	  }

	  // Writing to FLASH
	  if(flash_flag){
 8007186:	4b2a      	ldr	r3, [pc, #168]	; (8007230 <mainLoop+0xe0>)
 8007188:	781a      	ldrb	r2, [r3, #0]
 800718a:	b14a      	cbz	r2, 80071a0 <mainLoop+0x50>
		  flash_flag = 0;
		  flash_counter += 1;
 800718c:	4929      	ldr	r1, [pc, #164]	; (8007234 <mainLoop+0xe4>)
 800718e:	680a      	ldr	r2, [r1, #0]
		  if(flash_counter == 10000){
 8007190:	f242 7410 	movw	r4, #10000	; 0x2710
		  flash_counter += 1;
 8007194:	3201      	adds	r2, #1
		  flash_flag = 0;
 8007196:	2000      	movs	r0, #0
		  if(flash_counter == 10000){
 8007198:	42a2      	cmp	r2, r4
		  flash_flag = 0;
 800719a:	7018      	strb	r0, [r3, #0]
		  if(flash_counter == 10000){
 800719c:	d013      	beq.n	80071c6 <mainLoop+0x76>
		  flash_counter += 1;
 800719e:	600a      	str	r2, [r1, #0]
			  write2Flash();
		  	  }
		  }
	  }
	  // Pumping is occurring
	  if(pump_flag == 1){
 80071a0:	4b25      	ldr	r3, [pc, #148]	; (8007238 <mainLoop+0xe8>)
 80071a2:	781b      	ldrb	r3, [r3, #0]
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	d016      	beq.n	80071d6 <mainLoop+0x86>
 80071a8:	bd10      	pop	{r4, pc}
		  fake_RTC_timer += 1;
 80071aa:	4924      	ldr	r1, [pc, #144]	; (800723c <mainLoop+0xec>)
 80071ac:	880a      	ldrh	r2, [r1, #0]
 80071ae:	3201      	adds	r2, #1
 80071b0:	b292      	uxth	r2, r2
		  RTC_timer_flag = 0;
 80071b2:	2000      	movs	r0, #0
		  if(fake_RTC_timer == 1000){
 80071b4:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
		  fake_RTC_timer += 1;
 80071b8:	800a      	strh	r2, [r1, #0]
		  RTC_timer_flag = 0;
 80071ba:	7018      	strb	r0, [r3, #0]
		  if(fake_RTC_timer == 1000){
 80071bc:	d1e3      	bne.n	8007186 <mainLoop+0x36>
			  fake_RTC_timer = 0;
 80071be:	8008      	strh	r0, [r1, #0]
			  heating_scheduling();
 80071c0:	f7fd ff3e 	bl	8005040 <heating_scheduling>
 80071c4:	e7df      	b.n	8007186 <mainLoop+0x36>
			  if(enableFlashLogging){
 80071c6:	4b1e      	ldr	r3, [pc, #120]	; (8007240 <mainLoop+0xf0>)
			  flash_counter = 0;
 80071c8:	6008      	str	r0, [r1, #0]
			  if(enableFlashLogging){
 80071ca:	781b      	ldrb	r3, [r3, #0]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d0e7      	beq.n	80071a0 <mainLoop+0x50>
			  write2Flash();
 80071d0:	f7fd fc6e 	bl	8004ab0 <write2Flash>
 80071d4:	e7e4      	b.n	80071a0 <mainLoop+0x50>
		  liters_pumped();
	  }



}
 80071d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		  liters_pumped();
 80071da:	f7fe bbf7 	b.w	80059cc <liters_pumped>
		  i2c_counter += 1;
 80071de:	6822      	ldr	r2, [r4, #0]
		  systick_flag = 0;
 80071e0:	2100      	movs	r1, #0
		  i2c_counter += 1;
 80071e2:	3201      	adds	r2, #1
		  systick_flag = 0;
 80071e4:	7019      	strb	r1, [r3, #0]
		  i2c_counter += 1;
 80071e6:	6022      	str	r2, [r4, #0]
		  seven_segment();
 80071e8:	f7fe fee6 	bl	8005fb8 <seven_segment>
	  if(i2c_counter == 150){
 80071ec:	6823      	ldr	r3, [r4, #0]
 80071ee:	2b96      	cmp	r3, #150	; 0x96
 80071f0:	d1bb      	bne.n	800716a <mainLoop+0x1a>
		  i2c_counter = 0;
 80071f2:	2300      	movs	r3, #0
 80071f4:	6023      	str	r3, [r4, #0]
		  handleEvents();
 80071f6:	f7fe f9bd 	bl	8005574 <handleEvents>
	  if(adc_flag == 1){
 80071fa:	4b0a      	ldr	r3, [pc, #40]	; (8007224 <mainLoop+0xd4>)
 80071fc:	781a      	ldrb	r2, [r3, #0]
 80071fe:	2a01      	cmp	r2, #1
 8007200:	d1b7      	bne.n	8007172 <mainLoop+0x22>
		  adc_flag = 0;
 8007202:	2200      	movs	r2, #0
 8007204:	701a      	strb	r2, [r3, #0]
		  adc_comms();
 8007206:	f7fd fb31 	bl	800486c <adc_comms>
 800720a:	e7b2      	b.n	8007172 <mainLoop+0x22>
		  rx_flag = 0;
 800720c:	2200      	movs	r2, #0
 800720e:	701a      	strb	r2, [r3, #0]
		  uart_comms();
 8007210:	f7ff fb00 	bl	8006814 <uart_comms>
 8007214:	e7a1      	b.n	800715a <mainLoop+0xa>
 8007216:	bf00      	nop
 8007218:	200002dd 	.word	0x200002dd
 800721c:	200002e9 	.word	0x200002e9
 8007220:	200002b8 	.word	0x200002b8
 8007224:	2000026a 	.word	0x2000026a
 8007228:	20000300 	.word	0x20000300
 800722c:	20000254 	.word	0x20000254
 8007230:	20000294 	.word	0x20000294
 8007234:	2000028c 	.word	0x2000028c
 8007238:	200002cc 	.word	0x200002cc
 800723c:	2000028a 	.word	0x2000028a
 8007240:	20000289 	.word	0x20000289

08007244 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007244:	f8df d034 	ldr.w	sp, [pc, #52]	; 800727c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8007248:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800724a:	e003      	b.n	8007254 <LoopCopyDataInit>

0800724c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800724c:	4b0c      	ldr	r3, [pc, #48]	; (8007280 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800724e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8007250:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8007252:	3104      	adds	r1, #4

08007254 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8007254:	480b      	ldr	r0, [pc, #44]	; (8007284 <LoopForever+0xa>)
	ldr	r3, =_edata
 8007256:	4b0c      	ldr	r3, [pc, #48]	; (8007288 <LoopForever+0xe>)
	adds	r2, r0, r1
 8007258:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800725a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800725c:	d3f6      	bcc.n	800724c <CopyDataInit>
	ldr	r2, =_sbss
 800725e:	4a0b      	ldr	r2, [pc, #44]	; (800728c <LoopForever+0x12>)
	b	LoopFillZerobss
 8007260:	e002      	b.n	8007268 <LoopFillZerobss>

08007262 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8007262:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8007264:	f842 3b04 	str.w	r3, [r2], #4

08007268 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8007268:	4b09      	ldr	r3, [pc, #36]	; (8007290 <LoopForever+0x16>)
	cmp	r2, r3
 800726a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800726c:	d3f9      	bcc.n	8007262 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800726e:	f7ff fa99 	bl	80067a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007272:	f000 f811 	bl	8007298 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007276:	f7fe fe53 	bl	8005f20 <main>

0800727a <LoopForever>:

LoopForever:
    b LoopForever
 800727a:	e7fe      	b.n	800727a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800727c:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8007280:	08008250 	.word	0x08008250
	ldr	r0, =_sdata
 8007284:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8007288:	2000022c 	.word	0x2000022c
	ldr	r2, =_sbss
 800728c:	20000230 	.word	0x20000230
	ldr	r3, = _ebss
 8007290:	2000062c 	.word	0x2000062c

08007294 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007294:	e7fe      	b.n	8007294 <ADC1_2_IRQHandler>
	...

08007298 <__libc_init_array>:
 8007298:	b570      	push	{r4, r5, r6, lr}
 800729a:	4e0d      	ldr	r6, [pc, #52]	; (80072d0 <__libc_init_array+0x38>)
 800729c:	4c0d      	ldr	r4, [pc, #52]	; (80072d4 <__libc_init_array+0x3c>)
 800729e:	1ba4      	subs	r4, r4, r6
 80072a0:	10a4      	asrs	r4, r4, #2
 80072a2:	2500      	movs	r5, #0
 80072a4:	42a5      	cmp	r5, r4
 80072a6:	d109      	bne.n	80072bc <__libc_init_array+0x24>
 80072a8:	4e0b      	ldr	r6, [pc, #44]	; (80072d8 <__libc_init_array+0x40>)
 80072aa:	4c0c      	ldr	r4, [pc, #48]	; (80072dc <__libc_init_array+0x44>)
 80072ac:	f000 feca 	bl	8008044 <_init>
 80072b0:	1ba4      	subs	r4, r4, r6
 80072b2:	10a4      	asrs	r4, r4, #2
 80072b4:	2500      	movs	r5, #0
 80072b6:	42a5      	cmp	r5, r4
 80072b8:	d105      	bne.n	80072c6 <__libc_init_array+0x2e>
 80072ba:	bd70      	pop	{r4, r5, r6, pc}
 80072bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80072c0:	4798      	blx	r3
 80072c2:	3501      	adds	r5, #1
 80072c4:	e7ee      	b.n	80072a4 <__libc_init_array+0xc>
 80072c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80072ca:	4798      	blx	r3
 80072cc:	3501      	adds	r5, #1
 80072ce:	e7f2      	b.n	80072b6 <__libc_init_array+0x1e>
 80072d0:	08008248 	.word	0x08008248
 80072d4:	08008248 	.word	0x08008248
 80072d8:	08008248 	.word	0x08008248
 80072dc:	0800824c 	.word	0x0800824c

080072e0 <__itoa>:
 80072e0:	1e93      	subs	r3, r2, #2
 80072e2:	2b22      	cmp	r3, #34	; 0x22
 80072e4:	b510      	push	{r4, lr}
 80072e6:	460c      	mov	r4, r1
 80072e8:	d904      	bls.n	80072f4 <__itoa+0x14>
 80072ea:	2300      	movs	r3, #0
 80072ec:	700b      	strb	r3, [r1, #0]
 80072ee:	461c      	mov	r4, r3
 80072f0:	4620      	mov	r0, r4
 80072f2:	bd10      	pop	{r4, pc}
 80072f4:	2a0a      	cmp	r2, #10
 80072f6:	d109      	bne.n	800730c <__itoa+0x2c>
 80072f8:	2800      	cmp	r0, #0
 80072fa:	da07      	bge.n	800730c <__itoa+0x2c>
 80072fc:	232d      	movs	r3, #45	; 0x2d
 80072fe:	700b      	strb	r3, [r1, #0]
 8007300:	4240      	negs	r0, r0
 8007302:	2101      	movs	r1, #1
 8007304:	4421      	add	r1, r4
 8007306:	f000 f9eb 	bl	80076e0 <__utoa>
 800730a:	e7f1      	b.n	80072f0 <__itoa+0x10>
 800730c:	2100      	movs	r1, #0
 800730e:	e7f9      	b.n	8007304 <__itoa+0x24>

08007310 <itoa>:
 8007310:	f7ff bfe6 	b.w	80072e0 <__itoa>

08007314 <malloc>:
 8007314:	4b02      	ldr	r3, [pc, #8]	; (8007320 <malloc+0xc>)
 8007316:	4601      	mov	r1, r0
 8007318:	6818      	ldr	r0, [r3, #0]
 800731a:	f000 b865 	b.w	80073e8 <_malloc_r>
 800731e:	bf00      	nop
 8007320:	20000058 	.word	0x20000058

08007324 <memcpy>:
 8007324:	b510      	push	{r4, lr}
 8007326:	1e43      	subs	r3, r0, #1
 8007328:	440a      	add	r2, r1
 800732a:	4291      	cmp	r1, r2
 800732c:	d100      	bne.n	8007330 <memcpy+0xc>
 800732e:	bd10      	pop	{r4, pc}
 8007330:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007334:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007338:	e7f7      	b.n	800732a <memcpy+0x6>

0800733a <memset>:
 800733a:	4402      	add	r2, r0
 800733c:	4603      	mov	r3, r0
 800733e:	4293      	cmp	r3, r2
 8007340:	d100      	bne.n	8007344 <memset+0xa>
 8007342:	4770      	bx	lr
 8007344:	f803 1b01 	strb.w	r1, [r3], #1
 8007348:	e7f9      	b.n	800733e <memset+0x4>
	...

0800734c <_free_r>:
 800734c:	b538      	push	{r3, r4, r5, lr}
 800734e:	4605      	mov	r5, r0
 8007350:	2900      	cmp	r1, #0
 8007352:	d045      	beq.n	80073e0 <_free_r+0x94>
 8007354:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007358:	1f0c      	subs	r4, r1, #4
 800735a:	2b00      	cmp	r3, #0
 800735c:	bfb8      	it	lt
 800735e:	18e4      	addlt	r4, r4, r3
 8007360:	f000 fa13 	bl	800778a <__malloc_lock>
 8007364:	4a1f      	ldr	r2, [pc, #124]	; (80073e4 <_free_r+0x98>)
 8007366:	6813      	ldr	r3, [r2, #0]
 8007368:	4610      	mov	r0, r2
 800736a:	b933      	cbnz	r3, 800737a <_free_r+0x2e>
 800736c:	6063      	str	r3, [r4, #4]
 800736e:	6014      	str	r4, [r2, #0]
 8007370:	4628      	mov	r0, r5
 8007372:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007376:	f000 ba09 	b.w	800778c <__malloc_unlock>
 800737a:	42a3      	cmp	r3, r4
 800737c:	d90c      	bls.n	8007398 <_free_r+0x4c>
 800737e:	6821      	ldr	r1, [r4, #0]
 8007380:	1862      	adds	r2, r4, r1
 8007382:	4293      	cmp	r3, r2
 8007384:	bf04      	itt	eq
 8007386:	681a      	ldreq	r2, [r3, #0]
 8007388:	685b      	ldreq	r3, [r3, #4]
 800738a:	6063      	str	r3, [r4, #4]
 800738c:	bf04      	itt	eq
 800738e:	1852      	addeq	r2, r2, r1
 8007390:	6022      	streq	r2, [r4, #0]
 8007392:	6004      	str	r4, [r0, #0]
 8007394:	e7ec      	b.n	8007370 <_free_r+0x24>
 8007396:	4613      	mov	r3, r2
 8007398:	685a      	ldr	r2, [r3, #4]
 800739a:	b10a      	cbz	r2, 80073a0 <_free_r+0x54>
 800739c:	42a2      	cmp	r2, r4
 800739e:	d9fa      	bls.n	8007396 <_free_r+0x4a>
 80073a0:	6819      	ldr	r1, [r3, #0]
 80073a2:	1858      	adds	r0, r3, r1
 80073a4:	42a0      	cmp	r0, r4
 80073a6:	d10b      	bne.n	80073c0 <_free_r+0x74>
 80073a8:	6820      	ldr	r0, [r4, #0]
 80073aa:	4401      	add	r1, r0
 80073ac:	1858      	adds	r0, r3, r1
 80073ae:	4282      	cmp	r2, r0
 80073b0:	6019      	str	r1, [r3, #0]
 80073b2:	d1dd      	bne.n	8007370 <_free_r+0x24>
 80073b4:	6810      	ldr	r0, [r2, #0]
 80073b6:	6852      	ldr	r2, [r2, #4]
 80073b8:	605a      	str	r2, [r3, #4]
 80073ba:	4401      	add	r1, r0
 80073bc:	6019      	str	r1, [r3, #0]
 80073be:	e7d7      	b.n	8007370 <_free_r+0x24>
 80073c0:	d902      	bls.n	80073c8 <_free_r+0x7c>
 80073c2:	230c      	movs	r3, #12
 80073c4:	602b      	str	r3, [r5, #0]
 80073c6:	e7d3      	b.n	8007370 <_free_r+0x24>
 80073c8:	6820      	ldr	r0, [r4, #0]
 80073ca:	1821      	adds	r1, r4, r0
 80073cc:	428a      	cmp	r2, r1
 80073ce:	bf04      	itt	eq
 80073d0:	6811      	ldreq	r1, [r2, #0]
 80073d2:	6852      	ldreq	r2, [r2, #4]
 80073d4:	6062      	str	r2, [r4, #4]
 80073d6:	bf04      	itt	eq
 80073d8:	1809      	addeq	r1, r1, r0
 80073da:	6021      	streq	r1, [r4, #0]
 80073dc:	605c      	str	r4, [r3, #4]
 80073de:	e7c7      	b.n	8007370 <_free_r+0x24>
 80073e0:	bd38      	pop	{r3, r4, r5, pc}
 80073e2:	bf00      	nop
 80073e4:	20000320 	.word	0x20000320

080073e8 <_malloc_r>:
 80073e8:	b570      	push	{r4, r5, r6, lr}
 80073ea:	1ccd      	adds	r5, r1, #3
 80073ec:	f025 0503 	bic.w	r5, r5, #3
 80073f0:	3508      	adds	r5, #8
 80073f2:	2d0c      	cmp	r5, #12
 80073f4:	bf38      	it	cc
 80073f6:	250c      	movcc	r5, #12
 80073f8:	2d00      	cmp	r5, #0
 80073fa:	4606      	mov	r6, r0
 80073fc:	db01      	blt.n	8007402 <_malloc_r+0x1a>
 80073fe:	42a9      	cmp	r1, r5
 8007400:	d903      	bls.n	800740a <_malloc_r+0x22>
 8007402:	230c      	movs	r3, #12
 8007404:	6033      	str	r3, [r6, #0]
 8007406:	2000      	movs	r0, #0
 8007408:	bd70      	pop	{r4, r5, r6, pc}
 800740a:	f000 f9be 	bl	800778a <__malloc_lock>
 800740e:	4a23      	ldr	r2, [pc, #140]	; (800749c <_malloc_r+0xb4>)
 8007410:	6814      	ldr	r4, [r2, #0]
 8007412:	4621      	mov	r1, r4
 8007414:	b991      	cbnz	r1, 800743c <_malloc_r+0x54>
 8007416:	4c22      	ldr	r4, [pc, #136]	; (80074a0 <_malloc_r+0xb8>)
 8007418:	6823      	ldr	r3, [r4, #0]
 800741a:	b91b      	cbnz	r3, 8007424 <_malloc_r+0x3c>
 800741c:	4630      	mov	r0, r6
 800741e:	f000 f841 	bl	80074a4 <_sbrk_r>
 8007422:	6020      	str	r0, [r4, #0]
 8007424:	4629      	mov	r1, r5
 8007426:	4630      	mov	r0, r6
 8007428:	f000 f83c 	bl	80074a4 <_sbrk_r>
 800742c:	1c43      	adds	r3, r0, #1
 800742e:	d126      	bne.n	800747e <_malloc_r+0x96>
 8007430:	230c      	movs	r3, #12
 8007432:	6033      	str	r3, [r6, #0]
 8007434:	4630      	mov	r0, r6
 8007436:	f000 f9a9 	bl	800778c <__malloc_unlock>
 800743a:	e7e4      	b.n	8007406 <_malloc_r+0x1e>
 800743c:	680b      	ldr	r3, [r1, #0]
 800743e:	1b5b      	subs	r3, r3, r5
 8007440:	d41a      	bmi.n	8007478 <_malloc_r+0x90>
 8007442:	2b0b      	cmp	r3, #11
 8007444:	d90f      	bls.n	8007466 <_malloc_r+0x7e>
 8007446:	600b      	str	r3, [r1, #0]
 8007448:	50cd      	str	r5, [r1, r3]
 800744a:	18cc      	adds	r4, r1, r3
 800744c:	4630      	mov	r0, r6
 800744e:	f000 f99d 	bl	800778c <__malloc_unlock>
 8007452:	f104 000b 	add.w	r0, r4, #11
 8007456:	1d23      	adds	r3, r4, #4
 8007458:	f020 0007 	bic.w	r0, r0, #7
 800745c:	1ac3      	subs	r3, r0, r3
 800745e:	d01b      	beq.n	8007498 <_malloc_r+0xb0>
 8007460:	425a      	negs	r2, r3
 8007462:	50e2      	str	r2, [r4, r3]
 8007464:	bd70      	pop	{r4, r5, r6, pc}
 8007466:	428c      	cmp	r4, r1
 8007468:	bf0d      	iteet	eq
 800746a:	6863      	ldreq	r3, [r4, #4]
 800746c:	684b      	ldrne	r3, [r1, #4]
 800746e:	6063      	strne	r3, [r4, #4]
 8007470:	6013      	streq	r3, [r2, #0]
 8007472:	bf18      	it	ne
 8007474:	460c      	movne	r4, r1
 8007476:	e7e9      	b.n	800744c <_malloc_r+0x64>
 8007478:	460c      	mov	r4, r1
 800747a:	6849      	ldr	r1, [r1, #4]
 800747c:	e7ca      	b.n	8007414 <_malloc_r+0x2c>
 800747e:	1cc4      	adds	r4, r0, #3
 8007480:	f024 0403 	bic.w	r4, r4, #3
 8007484:	42a0      	cmp	r0, r4
 8007486:	d005      	beq.n	8007494 <_malloc_r+0xac>
 8007488:	1a21      	subs	r1, r4, r0
 800748a:	4630      	mov	r0, r6
 800748c:	f000 f80a 	bl	80074a4 <_sbrk_r>
 8007490:	3001      	adds	r0, #1
 8007492:	d0cd      	beq.n	8007430 <_malloc_r+0x48>
 8007494:	6025      	str	r5, [r4, #0]
 8007496:	e7d9      	b.n	800744c <_malloc_r+0x64>
 8007498:	bd70      	pop	{r4, r5, r6, pc}
 800749a:	bf00      	nop
 800749c:	20000320 	.word	0x20000320
 80074a0:	20000324 	.word	0x20000324

080074a4 <_sbrk_r>:
 80074a4:	b538      	push	{r3, r4, r5, lr}
 80074a6:	4c06      	ldr	r4, [pc, #24]	; (80074c0 <_sbrk_r+0x1c>)
 80074a8:	2300      	movs	r3, #0
 80074aa:	4605      	mov	r5, r0
 80074ac:	4608      	mov	r0, r1
 80074ae:	6023      	str	r3, [r4, #0]
 80074b0:	f000 fdba 	bl	8008028 <_sbrk>
 80074b4:	1c43      	adds	r3, r0, #1
 80074b6:	d102      	bne.n	80074be <_sbrk_r+0x1a>
 80074b8:	6823      	ldr	r3, [r4, #0]
 80074ba:	b103      	cbz	r3, 80074be <_sbrk_r+0x1a>
 80074bc:	602b      	str	r3, [r5, #0]
 80074be:	bd38      	pop	{r3, r4, r5, pc}
 80074c0:	20000628 	.word	0x20000628

080074c4 <siprintf>:
 80074c4:	b40e      	push	{r1, r2, r3}
 80074c6:	b500      	push	{lr}
 80074c8:	b09c      	sub	sp, #112	; 0x70
 80074ca:	f44f 7102 	mov.w	r1, #520	; 0x208
 80074ce:	ab1d      	add	r3, sp, #116	; 0x74
 80074d0:	f8ad 1014 	strh.w	r1, [sp, #20]
 80074d4:	9002      	str	r0, [sp, #8]
 80074d6:	9006      	str	r0, [sp, #24]
 80074d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80074dc:	480a      	ldr	r0, [pc, #40]	; (8007508 <siprintf+0x44>)
 80074de:	9104      	str	r1, [sp, #16]
 80074e0:	9107      	str	r1, [sp, #28]
 80074e2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80074e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80074ea:	f8ad 1016 	strh.w	r1, [sp, #22]
 80074ee:	6800      	ldr	r0, [r0, #0]
 80074f0:	9301      	str	r3, [sp, #4]
 80074f2:	a902      	add	r1, sp, #8
 80074f4:	f000 f9a6 	bl	8007844 <_svfiprintf_r>
 80074f8:	9b02      	ldr	r3, [sp, #8]
 80074fa:	2200      	movs	r2, #0
 80074fc:	701a      	strb	r2, [r3, #0]
 80074fe:	b01c      	add	sp, #112	; 0x70
 8007500:	f85d eb04 	ldr.w	lr, [sp], #4
 8007504:	b003      	add	sp, #12
 8007506:	4770      	bx	lr
 8007508:	20000058 	.word	0x20000058

0800750c <strtok>:
 800750c:	4b13      	ldr	r3, [pc, #76]	; (800755c <strtok+0x50>)
 800750e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007512:	681d      	ldr	r5, [r3, #0]
 8007514:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8007516:	4606      	mov	r6, r0
 8007518:	460f      	mov	r7, r1
 800751a:	b9b4      	cbnz	r4, 800754a <strtok+0x3e>
 800751c:	2050      	movs	r0, #80	; 0x50
 800751e:	f7ff fef9 	bl	8007314 <malloc>
 8007522:	65a8      	str	r0, [r5, #88]	; 0x58
 8007524:	6004      	str	r4, [r0, #0]
 8007526:	6044      	str	r4, [r0, #4]
 8007528:	6084      	str	r4, [r0, #8]
 800752a:	60c4      	str	r4, [r0, #12]
 800752c:	6104      	str	r4, [r0, #16]
 800752e:	6144      	str	r4, [r0, #20]
 8007530:	6184      	str	r4, [r0, #24]
 8007532:	6284      	str	r4, [r0, #40]	; 0x28
 8007534:	62c4      	str	r4, [r0, #44]	; 0x2c
 8007536:	6304      	str	r4, [r0, #48]	; 0x30
 8007538:	6344      	str	r4, [r0, #52]	; 0x34
 800753a:	6384      	str	r4, [r0, #56]	; 0x38
 800753c:	63c4      	str	r4, [r0, #60]	; 0x3c
 800753e:	6404      	str	r4, [r0, #64]	; 0x40
 8007540:	6444      	str	r4, [r0, #68]	; 0x44
 8007542:	6484      	str	r4, [r0, #72]	; 0x48
 8007544:	64c4      	str	r4, [r0, #76]	; 0x4c
 8007546:	7704      	strb	r4, [r0, #28]
 8007548:	6244      	str	r4, [r0, #36]	; 0x24
 800754a:	6daa      	ldr	r2, [r5, #88]	; 0x58
 800754c:	4639      	mov	r1, r7
 800754e:	4630      	mov	r0, r6
 8007550:	2301      	movs	r3, #1
 8007552:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007556:	f000 b803 	b.w	8007560 <__strtok_r>
 800755a:	bf00      	nop
 800755c:	20000058 	.word	0x20000058

08007560 <__strtok_r>:
 8007560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007562:	b918      	cbnz	r0, 800756c <__strtok_r+0xc>
 8007564:	6810      	ldr	r0, [r2, #0]
 8007566:	b908      	cbnz	r0, 800756c <__strtok_r+0xc>
 8007568:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800756a:	4620      	mov	r0, r4
 800756c:	4604      	mov	r4, r0
 800756e:	460f      	mov	r7, r1
 8007570:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007574:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007578:	b91e      	cbnz	r6, 8007582 <__strtok_r+0x22>
 800757a:	b965      	cbnz	r5, 8007596 <__strtok_r+0x36>
 800757c:	6015      	str	r5, [r2, #0]
 800757e:	4628      	mov	r0, r5
 8007580:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007582:	42b5      	cmp	r5, r6
 8007584:	d1f6      	bne.n	8007574 <__strtok_r+0x14>
 8007586:	2b00      	cmp	r3, #0
 8007588:	d1ef      	bne.n	800756a <__strtok_r+0xa>
 800758a:	6014      	str	r4, [r2, #0]
 800758c:	7003      	strb	r3, [r0, #0]
 800758e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007590:	461c      	mov	r4, r3
 8007592:	e00c      	b.n	80075ae <__strtok_r+0x4e>
 8007594:	b915      	cbnz	r5, 800759c <__strtok_r+0x3c>
 8007596:	f814 3b01 	ldrb.w	r3, [r4], #1
 800759a:	460e      	mov	r6, r1
 800759c:	f816 5b01 	ldrb.w	r5, [r6], #1
 80075a0:	42ab      	cmp	r3, r5
 80075a2:	d1f7      	bne.n	8007594 <__strtok_r+0x34>
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d0f3      	beq.n	8007590 <__strtok_r+0x30>
 80075a8:	2300      	movs	r3, #0
 80075aa:	f804 3c01 	strb.w	r3, [r4, #-1]
 80075ae:	6014      	str	r4, [r2, #0]
 80075b0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080075b2 <_strtol_l.isra.0>:
 80075b2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075b6:	4680      	mov	r8, r0
 80075b8:	4689      	mov	r9, r1
 80075ba:	4692      	mov	sl, r2
 80075bc:	461f      	mov	r7, r3
 80075be:	468b      	mov	fp, r1
 80075c0:	465d      	mov	r5, fp
 80075c2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80075c4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80075c8:	f000 f8ca 	bl	8007760 <__locale_ctype_ptr_l>
 80075cc:	4420      	add	r0, r4
 80075ce:	7846      	ldrb	r6, [r0, #1]
 80075d0:	f016 0608 	ands.w	r6, r6, #8
 80075d4:	d10b      	bne.n	80075ee <_strtol_l.isra.0+0x3c>
 80075d6:	2c2d      	cmp	r4, #45	; 0x2d
 80075d8:	d10b      	bne.n	80075f2 <_strtol_l.isra.0+0x40>
 80075da:	782c      	ldrb	r4, [r5, #0]
 80075dc:	2601      	movs	r6, #1
 80075de:	f10b 0502 	add.w	r5, fp, #2
 80075e2:	b167      	cbz	r7, 80075fe <_strtol_l.isra.0+0x4c>
 80075e4:	2f10      	cmp	r7, #16
 80075e6:	d114      	bne.n	8007612 <_strtol_l.isra.0+0x60>
 80075e8:	2c30      	cmp	r4, #48	; 0x30
 80075ea:	d00a      	beq.n	8007602 <_strtol_l.isra.0+0x50>
 80075ec:	e011      	b.n	8007612 <_strtol_l.isra.0+0x60>
 80075ee:	46ab      	mov	fp, r5
 80075f0:	e7e6      	b.n	80075c0 <_strtol_l.isra.0+0xe>
 80075f2:	2c2b      	cmp	r4, #43	; 0x2b
 80075f4:	bf04      	itt	eq
 80075f6:	782c      	ldrbeq	r4, [r5, #0]
 80075f8:	f10b 0502 	addeq.w	r5, fp, #2
 80075fc:	e7f1      	b.n	80075e2 <_strtol_l.isra.0+0x30>
 80075fe:	2c30      	cmp	r4, #48	; 0x30
 8007600:	d127      	bne.n	8007652 <_strtol_l.isra.0+0xa0>
 8007602:	782b      	ldrb	r3, [r5, #0]
 8007604:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007608:	2b58      	cmp	r3, #88	; 0x58
 800760a:	d14b      	bne.n	80076a4 <_strtol_l.isra.0+0xf2>
 800760c:	786c      	ldrb	r4, [r5, #1]
 800760e:	2710      	movs	r7, #16
 8007610:	3502      	adds	r5, #2
 8007612:	2e00      	cmp	r6, #0
 8007614:	bf0c      	ite	eq
 8007616:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800761a:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800761e:	2200      	movs	r2, #0
 8007620:	fbb1 fef7 	udiv	lr, r1, r7
 8007624:	4610      	mov	r0, r2
 8007626:	fb07 1c1e 	mls	ip, r7, lr, r1
 800762a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800762e:	2b09      	cmp	r3, #9
 8007630:	d811      	bhi.n	8007656 <_strtol_l.isra.0+0xa4>
 8007632:	461c      	mov	r4, r3
 8007634:	42a7      	cmp	r7, r4
 8007636:	dd1d      	ble.n	8007674 <_strtol_l.isra.0+0xc2>
 8007638:	1c53      	adds	r3, r2, #1
 800763a:	d007      	beq.n	800764c <_strtol_l.isra.0+0x9a>
 800763c:	4586      	cmp	lr, r0
 800763e:	d316      	bcc.n	800766e <_strtol_l.isra.0+0xbc>
 8007640:	d101      	bne.n	8007646 <_strtol_l.isra.0+0x94>
 8007642:	45a4      	cmp	ip, r4
 8007644:	db13      	blt.n	800766e <_strtol_l.isra.0+0xbc>
 8007646:	fb00 4007 	mla	r0, r0, r7, r4
 800764a:	2201      	movs	r2, #1
 800764c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007650:	e7eb      	b.n	800762a <_strtol_l.isra.0+0x78>
 8007652:	270a      	movs	r7, #10
 8007654:	e7dd      	b.n	8007612 <_strtol_l.isra.0+0x60>
 8007656:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800765a:	2b19      	cmp	r3, #25
 800765c:	d801      	bhi.n	8007662 <_strtol_l.isra.0+0xb0>
 800765e:	3c37      	subs	r4, #55	; 0x37
 8007660:	e7e8      	b.n	8007634 <_strtol_l.isra.0+0x82>
 8007662:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007666:	2b19      	cmp	r3, #25
 8007668:	d804      	bhi.n	8007674 <_strtol_l.isra.0+0xc2>
 800766a:	3c57      	subs	r4, #87	; 0x57
 800766c:	e7e2      	b.n	8007634 <_strtol_l.isra.0+0x82>
 800766e:	f04f 32ff 	mov.w	r2, #4294967295
 8007672:	e7eb      	b.n	800764c <_strtol_l.isra.0+0x9a>
 8007674:	1c53      	adds	r3, r2, #1
 8007676:	d108      	bne.n	800768a <_strtol_l.isra.0+0xd8>
 8007678:	2322      	movs	r3, #34	; 0x22
 800767a:	f8c8 3000 	str.w	r3, [r8]
 800767e:	4608      	mov	r0, r1
 8007680:	f1ba 0f00 	cmp.w	sl, #0
 8007684:	d107      	bne.n	8007696 <_strtol_l.isra.0+0xe4>
 8007686:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800768a:	b106      	cbz	r6, 800768e <_strtol_l.isra.0+0xdc>
 800768c:	4240      	negs	r0, r0
 800768e:	f1ba 0f00 	cmp.w	sl, #0
 8007692:	d00c      	beq.n	80076ae <_strtol_l.isra.0+0xfc>
 8007694:	b122      	cbz	r2, 80076a0 <_strtol_l.isra.0+0xee>
 8007696:	3d01      	subs	r5, #1
 8007698:	f8ca 5000 	str.w	r5, [sl]
 800769c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076a0:	464d      	mov	r5, r9
 80076a2:	e7f9      	b.n	8007698 <_strtol_l.isra.0+0xe6>
 80076a4:	2430      	movs	r4, #48	; 0x30
 80076a6:	2f00      	cmp	r7, #0
 80076a8:	d1b3      	bne.n	8007612 <_strtol_l.isra.0+0x60>
 80076aa:	2708      	movs	r7, #8
 80076ac:	e7b1      	b.n	8007612 <_strtol_l.isra.0+0x60>
 80076ae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080076b4 <strtol>:
 80076b4:	4b08      	ldr	r3, [pc, #32]	; (80076d8 <strtol+0x24>)
 80076b6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80076b8:	681c      	ldr	r4, [r3, #0]
 80076ba:	4d08      	ldr	r5, [pc, #32]	; (80076dc <strtol+0x28>)
 80076bc:	6a23      	ldr	r3, [r4, #32]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	bf08      	it	eq
 80076c2:	462b      	moveq	r3, r5
 80076c4:	9300      	str	r3, [sp, #0]
 80076c6:	4613      	mov	r3, r2
 80076c8:	460a      	mov	r2, r1
 80076ca:	4601      	mov	r1, r0
 80076cc:	4620      	mov	r0, r4
 80076ce:	f7ff ff70 	bl	80075b2 <_strtol_l.isra.0>
 80076d2:	b003      	add	sp, #12
 80076d4:	bd30      	pop	{r4, r5, pc}
 80076d6:	bf00      	nop
 80076d8:	20000058 	.word	0x20000058
 80076dc:	200000bc 	.word	0x200000bc

080076e0 <__utoa>:
 80076e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076e2:	4c1e      	ldr	r4, [pc, #120]	; (800775c <__utoa+0x7c>)
 80076e4:	b08b      	sub	sp, #44	; 0x2c
 80076e6:	4603      	mov	r3, r0
 80076e8:	460f      	mov	r7, r1
 80076ea:	466d      	mov	r5, sp
 80076ec:	f104 0e20 	add.w	lr, r4, #32
 80076f0:	6820      	ldr	r0, [r4, #0]
 80076f2:	6861      	ldr	r1, [r4, #4]
 80076f4:	462e      	mov	r6, r5
 80076f6:	c603      	stmia	r6!, {r0, r1}
 80076f8:	3408      	adds	r4, #8
 80076fa:	4574      	cmp	r4, lr
 80076fc:	4635      	mov	r5, r6
 80076fe:	d1f7      	bne.n	80076f0 <__utoa+0x10>
 8007700:	7921      	ldrb	r1, [r4, #4]
 8007702:	7131      	strb	r1, [r6, #4]
 8007704:	1e91      	subs	r1, r2, #2
 8007706:	6820      	ldr	r0, [r4, #0]
 8007708:	6030      	str	r0, [r6, #0]
 800770a:	2922      	cmp	r1, #34	; 0x22
 800770c:	f04f 0100 	mov.w	r1, #0
 8007710:	d904      	bls.n	800771c <__utoa+0x3c>
 8007712:	7039      	strb	r1, [r7, #0]
 8007714:	460f      	mov	r7, r1
 8007716:	4638      	mov	r0, r7
 8007718:	b00b      	add	sp, #44	; 0x2c
 800771a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800771c:	1e78      	subs	r0, r7, #1
 800771e:	4606      	mov	r6, r0
 8007720:	fbb3 f5f2 	udiv	r5, r3, r2
 8007724:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8007728:	fb02 3315 	mls	r3, r2, r5, r3
 800772c:	4473      	add	r3, lr
 800772e:	1c4c      	adds	r4, r1, #1
 8007730:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8007734:	f806 3f01 	strb.w	r3, [r6, #1]!
 8007738:	462b      	mov	r3, r5
 800773a:	b965      	cbnz	r5, 8007756 <__utoa+0x76>
 800773c:	553d      	strb	r5, [r7, r4]
 800773e:	187a      	adds	r2, r7, r1
 8007740:	1acc      	subs	r4, r1, r3
 8007742:	42a3      	cmp	r3, r4
 8007744:	dae7      	bge.n	8007716 <__utoa+0x36>
 8007746:	7844      	ldrb	r4, [r0, #1]
 8007748:	7815      	ldrb	r5, [r2, #0]
 800774a:	f800 5f01 	strb.w	r5, [r0, #1]!
 800774e:	3301      	adds	r3, #1
 8007750:	f802 4901 	strb.w	r4, [r2], #-1
 8007754:	e7f4      	b.n	8007740 <__utoa+0x60>
 8007756:	4621      	mov	r1, r4
 8007758:	e7e2      	b.n	8007720 <__utoa+0x40>
 800775a:	bf00      	nop
 800775c:	080080e0 	.word	0x080080e0

08007760 <__locale_ctype_ptr_l>:
 8007760:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8007764:	4770      	bx	lr

08007766 <__ascii_mbtowc>:
 8007766:	b082      	sub	sp, #8
 8007768:	b901      	cbnz	r1, 800776c <__ascii_mbtowc+0x6>
 800776a:	a901      	add	r1, sp, #4
 800776c:	b142      	cbz	r2, 8007780 <__ascii_mbtowc+0x1a>
 800776e:	b14b      	cbz	r3, 8007784 <__ascii_mbtowc+0x1e>
 8007770:	7813      	ldrb	r3, [r2, #0]
 8007772:	600b      	str	r3, [r1, #0]
 8007774:	7812      	ldrb	r2, [r2, #0]
 8007776:	1c10      	adds	r0, r2, #0
 8007778:	bf18      	it	ne
 800777a:	2001      	movne	r0, #1
 800777c:	b002      	add	sp, #8
 800777e:	4770      	bx	lr
 8007780:	4610      	mov	r0, r2
 8007782:	e7fb      	b.n	800777c <__ascii_mbtowc+0x16>
 8007784:	f06f 0001 	mvn.w	r0, #1
 8007788:	e7f8      	b.n	800777c <__ascii_mbtowc+0x16>

0800778a <__malloc_lock>:
 800778a:	4770      	bx	lr

0800778c <__malloc_unlock>:
 800778c:	4770      	bx	lr

0800778e <__ssputs_r>:
 800778e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007792:	688e      	ldr	r6, [r1, #8]
 8007794:	429e      	cmp	r6, r3
 8007796:	4682      	mov	sl, r0
 8007798:	460c      	mov	r4, r1
 800779a:	4691      	mov	r9, r2
 800779c:	4698      	mov	r8, r3
 800779e:	d835      	bhi.n	800780c <__ssputs_r+0x7e>
 80077a0:	898a      	ldrh	r2, [r1, #12]
 80077a2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80077a6:	d031      	beq.n	800780c <__ssputs_r+0x7e>
 80077a8:	6825      	ldr	r5, [r4, #0]
 80077aa:	6909      	ldr	r1, [r1, #16]
 80077ac:	1a6f      	subs	r7, r5, r1
 80077ae:	6965      	ldr	r5, [r4, #20]
 80077b0:	2302      	movs	r3, #2
 80077b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077b6:	fb95 f5f3 	sdiv	r5, r5, r3
 80077ba:	f108 0301 	add.w	r3, r8, #1
 80077be:	443b      	add	r3, r7
 80077c0:	429d      	cmp	r5, r3
 80077c2:	bf38      	it	cc
 80077c4:	461d      	movcc	r5, r3
 80077c6:	0553      	lsls	r3, r2, #21
 80077c8:	d531      	bpl.n	800782e <__ssputs_r+0xa0>
 80077ca:	4629      	mov	r1, r5
 80077cc:	f7ff fe0c 	bl	80073e8 <_malloc_r>
 80077d0:	4606      	mov	r6, r0
 80077d2:	b950      	cbnz	r0, 80077ea <__ssputs_r+0x5c>
 80077d4:	230c      	movs	r3, #12
 80077d6:	f8ca 3000 	str.w	r3, [sl]
 80077da:	89a3      	ldrh	r3, [r4, #12]
 80077dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077e0:	81a3      	strh	r3, [r4, #12]
 80077e2:	f04f 30ff 	mov.w	r0, #4294967295
 80077e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077ea:	463a      	mov	r2, r7
 80077ec:	6921      	ldr	r1, [r4, #16]
 80077ee:	f7ff fd99 	bl	8007324 <memcpy>
 80077f2:	89a3      	ldrh	r3, [r4, #12]
 80077f4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80077f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077fc:	81a3      	strh	r3, [r4, #12]
 80077fe:	6126      	str	r6, [r4, #16]
 8007800:	6165      	str	r5, [r4, #20]
 8007802:	443e      	add	r6, r7
 8007804:	1bed      	subs	r5, r5, r7
 8007806:	6026      	str	r6, [r4, #0]
 8007808:	60a5      	str	r5, [r4, #8]
 800780a:	4646      	mov	r6, r8
 800780c:	4546      	cmp	r6, r8
 800780e:	bf28      	it	cs
 8007810:	4646      	movcs	r6, r8
 8007812:	4632      	mov	r2, r6
 8007814:	4649      	mov	r1, r9
 8007816:	6820      	ldr	r0, [r4, #0]
 8007818:	f000 faab 	bl	8007d72 <memmove>
 800781c:	68a3      	ldr	r3, [r4, #8]
 800781e:	1b9b      	subs	r3, r3, r6
 8007820:	60a3      	str	r3, [r4, #8]
 8007822:	6823      	ldr	r3, [r4, #0]
 8007824:	441e      	add	r6, r3
 8007826:	6026      	str	r6, [r4, #0]
 8007828:	2000      	movs	r0, #0
 800782a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800782e:	462a      	mov	r2, r5
 8007830:	f000 fab9 	bl	8007da6 <_realloc_r>
 8007834:	4606      	mov	r6, r0
 8007836:	2800      	cmp	r0, #0
 8007838:	d1e1      	bne.n	80077fe <__ssputs_r+0x70>
 800783a:	6921      	ldr	r1, [r4, #16]
 800783c:	4650      	mov	r0, sl
 800783e:	f7ff fd85 	bl	800734c <_free_r>
 8007842:	e7c7      	b.n	80077d4 <__ssputs_r+0x46>

08007844 <_svfiprintf_r>:
 8007844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007848:	b09d      	sub	sp, #116	; 0x74
 800784a:	4680      	mov	r8, r0
 800784c:	9303      	str	r3, [sp, #12]
 800784e:	898b      	ldrh	r3, [r1, #12]
 8007850:	061c      	lsls	r4, r3, #24
 8007852:	460d      	mov	r5, r1
 8007854:	4616      	mov	r6, r2
 8007856:	d50f      	bpl.n	8007878 <_svfiprintf_r+0x34>
 8007858:	690b      	ldr	r3, [r1, #16]
 800785a:	b96b      	cbnz	r3, 8007878 <_svfiprintf_r+0x34>
 800785c:	2140      	movs	r1, #64	; 0x40
 800785e:	f7ff fdc3 	bl	80073e8 <_malloc_r>
 8007862:	6028      	str	r0, [r5, #0]
 8007864:	6128      	str	r0, [r5, #16]
 8007866:	b928      	cbnz	r0, 8007874 <_svfiprintf_r+0x30>
 8007868:	230c      	movs	r3, #12
 800786a:	f8c8 3000 	str.w	r3, [r8]
 800786e:	f04f 30ff 	mov.w	r0, #4294967295
 8007872:	e0c5      	b.n	8007a00 <_svfiprintf_r+0x1bc>
 8007874:	2340      	movs	r3, #64	; 0x40
 8007876:	616b      	str	r3, [r5, #20]
 8007878:	2300      	movs	r3, #0
 800787a:	9309      	str	r3, [sp, #36]	; 0x24
 800787c:	2320      	movs	r3, #32
 800787e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007882:	2330      	movs	r3, #48	; 0x30
 8007884:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007888:	f04f 0b01 	mov.w	fp, #1
 800788c:	4637      	mov	r7, r6
 800788e:	463c      	mov	r4, r7
 8007890:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007894:	2b00      	cmp	r3, #0
 8007896:	d13c      	bne.n	8007912 <_svfiprintf_r+0xce>
 8007898:	ebb7 0a06 	subs.w	sl, r7, r6
 800789c:	d00b      	beq.n	80078b6 <_svfiprintf_r+0x72>
 800789e:	4653      	mov	r3, sl
 80078a0:	4632      	mov	r2, r6
 80078a2:	4629      	mov	r1, r5
 80078a4:	4640      	mov	r0, r8
 80078a6:	f7ff ff72 	bl	800778e <__ssputs_r>
 80078aa:	3001      	adds	r0, #1
 80078ac:	f000 80a3 	beq.w	80079f6 <_svfiprintf_r+0x1b2>
 80078b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078b2:	4453      	add	r3, sl
 80078b4:	9309      	str	r3, [sp, #36]	; 0x24
 80078b6:	783b      	ldrb	r3, [r7, #0]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	f000 809c 	beq.w	80079f6 <_svfiprintf_r+0x1b2>
 80078be:	2300      	movs	r3, #0
 80078c0:	f04f 32ff 	mov.w	r2, #4294967295
 80078c4:	9304      	str	r3, [sp, #16]
 80078c6:	9307      	str	r3, [sp, #28]
 80078c8:	9205      	str	r2, [sp, #20]
 80078ca:	9306      	str	r3, [sp, #24]
 80078cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80078d0:	931a      	str	r3, [sp, #104]	; 0x68
 80078d2:	2205      	movs	r2, #5
 80078d4:	7821      	ldrb	r1, [r4, #0]
 80078d6:	4850      	ldr	r0, [pc, #320]	; (8007a18 <_svfiprintf_r+0x1d4>)
 80078d8:	f7f8 fc82 	bl	80001e0 <memchr>
 80078dc:	1c67      	adds	r7, r4, #1
 80078de:	9b04      	ldr	r3, [sp, #16]
 80078e0:	b9d8      	cbnz	r0, 800791a <_svfiprintf_r+0xd6>
 80078e2:	06d9      	lsls	r1, r3, #27
 80078e4:	bf44      	itt	mi
 80078e6:	2220      	movmi	r2, #32
 80078e8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80078ec:	071a      	lsls	r2, r3, #28
 80078ee:	bf44      	itt	mi
 80078f0:	222b      	movmi	r2, #43	; 0x2b
 80078f2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80078f6:	7822      	ldrb	r2, [r4, #0]
 80078f8:	2a2a      	cmp	r2, #42	; 0x2a
 80078fa:	d016      	beq.n	800792a <_svfiprintf_r+0xe6>
 80078fc:	9a07      	ldr	r2, [sp, #28]
 80078fe:	2100      	movs	r1, #0
 8007900:	200a      	movs	r0, #10
 8007902:	4627      	mov	r7, r4
 8007904:	3401      	adds	r4, #1
 8007906:	783b      	ldrb	r3, [r7, #0]
 8007908:	3b30      	subs	r3, #48	; 0x30
 800790a:	2b09      	cmp	r3, #9
 800790c:	d951      	bls.n	80079b2 <_svfiprintf_r+0x16e>
 800790e:	b1c9      	cbz	r1, 8007944 <_svfiprintf_r+0x100>
 8007910:	e011      	b.n	8007936 <_svfiprintf_r+0xf2>
 8007912:	2b25      	cmp	r3, #37	; 0x25
 8007914:	d0c0      	beq.n	8007898 <_svfiprintf_r+0x54>
 8007916:	4627      	mov	r7, r4
 8007918:	e7b9      	b.n	800788e <_svfiprintf_r+0x4a>
 800791a:	4a3f      	ldr	r2, [pc, #252]	; (8007a18 <_svfiprintf_r+0x1d4>)
 800791c:	1a80      	subs	r0, r0, r2
 800791e:	fa0b f000 	lsl.w	r0, fp, r0
 8007922:	4318      	orrs	r0, r3
 8007924:	9004      	str	r0, [sp, #16]
 8007926:	463c      	mov	r4, r7
 8007928:	e7d3      	b.n	80078d2 <_svfiprintf_r+0x8e>
 800792a:	9a03      	ldr	r2, [sp, #12]
 800792c:	1d11      	adds	r1, r2, #4
 800792e:	6812      	ldr	r2, [r2, #0]
 8007930:	9103      	str	r1, [sp, #12]
 8007932:	2a00      	cmp	r2, #0
 8007934:	db01      	blt.n	800793a <_svfiprintf_r+0xf6>
 8007936:	9207      	str	r2, [sp, #28]
 8007938:	e004      	b.n	8007944 <_svfiprintf_r+0x100>
 800793a:	4252      	negs	r2, r2
 800793c:	f043 0302 	orr.w	r3, r3, #2
 8007940:	9207      	str	r2, [sp, #28]
 8007942:	9304      	str	r3, [sp, #16]
 8007944:	783b      	ldrb	r3, [r7, #0]
 8007946:	2b2e      	cmp	r3, #46	; 0x2e
 8007948:	d10e      	bne.n	8007968 <_svfiprintf_r+0x124>
 800794a:	787b      	ldrb	r3, [r7, #1]
 800794c:	2b2a      	cmp	r3, #42	; 0x2a
 800794e:	f107 0101 	add.w	r1, r7, #1
 8007952:	d132      	bne.n	80079ba <_svfiprintf_r+0x176>
 8007954:	9b03      	ldr	r3, [sp, #12]
 8007956:	1d1a      	adds	r2, r3, #4
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	9203      	str	r2, [sp, #12]
 800795c:	2b00      	cmp	r3, #0
 800795e:	bfb8      	it	lt
 8007960:	f04f 33ff 	movlt.w	r3, #4294967295
 8007964:	3702      	adds	r7, #2
 8007966:	9305      	str	r3, [sp, #20]
 8007968:	4c2c      	ldr	r4, [pc, #176]	; (8007a1c <_svfiprintf_r+0x1d8>)
 800796a:	7839      	ldrb	r1, [r7, #0]
 800796c:	2203      	movs	r2, #3
 800796e:	4620      	mov	r0, r4
 8007970:	f7f8 fc36 	bl	80001e0 <memchr>
 8007974:	b138      	cbz	r0, 8007986 <_svfiprintf_r+0x142>
 8007976:	2340      	movs	r3, #64	; 0x40
 8007978:	1b00      	subs	r0, r0, r4
 800797a:	fa03 f000 	lsl.w	r0, r3, r0
 800797e:	9b04      	ldr	r3, [sp, #16]
 8007980:	4303      	orrs	r3, r0
 8007982:	9304      	str	r3, [sp, #16]
 8007984:	3701      	adds	r7, #1
 8007986:	7839      	ldrb	r1, [r7, #0]
 8007988:	4825      	ldr	r0, [pc, #148]	; (8007a20 <_svfiprintf_r+0x1dc>)
 800798a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800798e:	2206      	movs	r2, #6
 8007990:	1c7e      	adds	r6, r7, #1
 8007992:	f7f8 fc25 	bl	80001e0 <memchr>
 8007996:	2800      	cmp	r0, #0
 8007998:	d035      	beq.n	8007a06 <_svfiprintf_r+0x1c2>
 800799a:	4b22      	ldr	r3, [pc, #136]	; (8007a24 <_svfiprintf_r+0x1e0>)
 800799c:	b9fb      	cbnz	r3, 80079de <_svfiprintf_r+0x19a>
 800799e:	9b03      	ldr	r3, [sp, #12]
 80079a0:	3307      	adds	r3, #7
 80079a2:	f023 0307 	bic.w	r3, r3, #7
 80079a6:	3308      	adds	r3, #8
 80079a8:	9303      	str	r3, [sp, #12]
 80079aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ac:	444b      	add	r3, r9
 80079ae:	9309      	str	r3, [sp, #36]	; 0x24
 80079b0:	e76c      	b.n	800788c <_svfiprintf_r+0x48>
 80079b2:	fb00 3202 	mla	r2, r0, r2, r3
 80079b6:	2101      	movs	r1, #1
 80079b8:	e7a3      	b.n	8007902 <_svfiprintf_r+0xbe>
 80079ba:	2300      	movs	r3, #0
 80079bc:	9305      	str	r3, [sp, #20]
 80079be:	4618      	mov	r0, r3
 80079c0:	240a      	movs	r4, #10
 80079c2:	460f      	mov	r7, r1
 80079c4:	3101      	adds	r1, #1
 80079c6:	783a      	ldrb	r2, [r7, #0]
 80079c8:	3a30      	subs	r2, #48	; 0x30
 80079ca:	2a09      	cmp	r2, #9
 80079cc:	d903      	bls.n	80079d6 <_svfiprintf_r+0x192>
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d0ca      	beq.n	8007968 <_svfiprintf_r+0x124>
 80079d2:	9005      	str	r0, [sp, #20]
 80079d4:	e7c8      	b.n	8007968 <_svfiprintf_r+0x124>
 80079d6:	fb04 2000 	mla	r0, r4, r0, r2
 80079da:	2301      	movs	r3, #1
 80079dc:	e7f1      	b.n	80079c2 <_svfiprintf_r+0x17e>
 80079de:	ab03      	add	r3, sp, #12
 80079e0:	9300      	str	r3, [sp, #0]
 80079e2:	462a      	mov	r2, r5
 80079e4:	4b10      	ldr	r3, [pc, #64]	; (8007a28 <_svfiprintf_r+0x1e4>)
 80079e6:	a904      	add	r1, sp, #16
 80079e8:	4640      	mov	r0, r8
 80079ea:	f3af 8000 	nop.w
 80079ee:	f1b0 3fff 	cmp.w	r0, #4294967295
 80079f2:	4681      	mov	r9, r0
 80079f4:	d1d9      	bne.n	80079aa <_svfiprintf_r+0x166>
 80079f6:	89ab      	ldrh	r3, [r5, #12]
 80079f8:	065b      	lsls	r3, r3, #25
 80079fa:	f53f af38 	bmi.w	800786e <_svfiprintf_r+0x2a>
 80079fe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a00:	b01d      	add	sp, #116	; 0x74
 8007a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a06:	ab03      	add	r3, sp, #12
 8007a08:	9300      	str	r3, [sp, #0]
 8007a0a:	462a      	mov	r2, r5
 8007a0c:	4b06      	ldr	r3, [pc, #24]	; (8007a28 <_svfiprintf_r+0x1e4>)
 8007a0e:	a904      	add	r1, sp, #16
 8007a10:	4640      	mov	r0, r8
 8007a12:	f000 f881 	bl	8007b18 <_printf_i>
 8007a16:	e7ea      	b.n	80079ee <_svfiprintf_r+0x1aa>
 8007a18:	0800810f 	.word	0x0800810f
 8007a1c:	08008115 	.word	0x08008115
 8007a20:	08008119 	.word	0x08008119
 8007a24:	00000000 	.word	0x00000000
 8007a28:	0800778f 	.word	0x0800778f

08007a2c <_printf_common>:
 8007a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a30:	4691      	mov	r9, r2
 8007a32:	461f      	mov	r7, r3
 8007a34:	688a      	ldr	r2, [r1, #8]
 8007a36:	690b      	ldr	r3, [r1, #16]
 8007a38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	bfb8      	it	lt
 8007a40:	4613      	movlt	r3, r2
 8007a42:	f8c9 3000 	str.w	r3, [r9]
 8007a46:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007a4a:	4606      	mov	r6, r0
 8007a4c:	460c      	mov	r4, r1
 8007a4e:	b112      	cbz	r2, 8007a56 <_printf_common+0x2a>
 8007a50:	3301      	adds	r3, #1
 8007a52:	f8c9 3000 	str.w	r3, [r9]
 8007a56:	6823      	ldr	r3, [r4, #0]
 8007a58:	0699      	lsls	r1, r3, #26
 8007a5a:	bf42      	ittt	mi
 8007a5c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007a60:	3302      	addmi	r3, #2
 8007a62:	f8c9 3000 	strmi.w	r3, [r9]
 8007a66:	6825      	ldr	r5, [r4, #0]
 8007a68:	f015 0506 	ands.w	r5, r5, #6
 8007a6c:	d107      	bne.n	8007a7e <_printf_common+0x52>
 8007a6e:	f104 0a19 	add.w	sl, r4, #25
 8007a72:	68e3      	ldr	r3, [r4, #12]
 8007a74:	f8d9 2000 	ldr.w	r2, [r9]
 8007a78:	1a9b      	subs	r3, r3, r2
 8007a7a:	429d      	cmp	r5, r3
 8007a7c:	db29      	blt.n	8007ad2 <_printf_common+0xa6>
 8007a7e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007a82:	6822      	ldr	r2, [r4, #0]
 8007a84:	3300      	adds	r3, #0
 8007a86:	bf18      	it	ne
 8007a88:	2301      	movne	r3, #1
 8007a8a:	0692      	lsls	r2, r2, #26
 8007a8c:	d42e      	bmi.n	8007aec <_printf_common+0xc0>
 8007a8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a92:	4639      	mov	r1, r7
 8007a94:	4630      	mov	r0, r6
 8007a96:	47c0      	blx	r8
 8007a98:	3001      	adds	r0, #1
 8007a9a:	d021      	beq.n	8007ae0 <_printf_common+0xb4>
 8007a9c:	6823      	ldr	r3, [r4, #0]
 8007a9e:	68e5      	ldr	r5, [r4, #12]
 8007aa0:	f8d9 2000 	ldr.w	r2, [r9]
 8007aa4:	f003 0306 	and.w	r3, r3, #6
 8007aa8:	2b04      	cmp	r3, #4
 8007aaa:	bf08      	it	eq
 8007aac:	1aad      	subeq	r5, r5, r2
 8007aae:	68a3      	ldr	r3, [r4, #8]
 8007ab0:	6922      	ldr	r2, [r4, #16]
 8007ab2:	bf0c      	ite	eq
 8007ab4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ab8:	2500      	movne	r5, #0
 8007aba:	4293      	cmp	r3, r2
 8007abc:	bfc4      	itt	gt
 8007abe:	1a9b      	subgt	r3, r3, r2
 8007ac0:	18ed      	addgt	r5, r5, r3
 8007ac2:	f04f 0900 	mov.w	r9, #0
 8007ac6:	341a      	adds	r4, #26
 8007ac8:	454d      	cmp	r5, r9
 8007aca:	d11b      	bne.n	8007b04 <_printf_common+0xd8>
 8007acc:	2000      	movs	r0, #0
 8007ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	4652      	mov	r2, sl
 8007ad6:	4639      	mov	r1, r7
 8007ad8:	4630      	mov	r0, r6
 8007ada:	47c0      	blx	r8
 8007adc:	3001      	adds	r0, #1
 8007ade:	d103      	bne.n	8007ae8 <_printf_common+0xbc>
 8007ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ae4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ae8:	3501      	adds	r5, #1
 8007aea:	e7c2      	b.n	8007a72 <_printf_common+0x46>
 8007aec:	18e1      	adds	r1, r4, r3
 8007aee:	1c5a      	adds	r2, r3, #1
 8007af0:	2030      	movs	r0, #48	; 0x30
 8007af2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007af6:	4422      	add	r2, r4
 8007af8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007afc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007b00:	3302      	adds	r3, #2
 8007b02:	e7c4      	b.n	8007a8e <_printf_common+0x62>
 8007b04:	2301      	movs	r3, #1
 8007b06:	4622      	mov	r2, r4
 8007b08:	4639      	mov	r1, r7
 8007b0a:	4630      	mov	r0, r6
 8007b0c:	47c0      	blx	r8
 8007b0e:	3001      	adds	r0, #1
 8007b10:	d0e6      	beq.n	8007ae0 <_printf_common+0xb4>
 8007b12:	f109 0901 	add.w	r9, r9, #1
 8007b16:	e7d7      	b.n	8007ac8 <_printf_common+0x9c>

08007b18 <_printf_i>:
 8007b18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007b1c:	4617      	mov	r7, r2
 8007b1e:	7e0a      	ldrb	r2, [r1, #24]
 8007b20:	b085      	sub	sp, #20
 8007b22:	2a6e      	cmp	r2, #110	; 0x6e
 8007b24:	4698      	mov	r8, r3
 8007b26:	4606      	mov	r6, r0
 8007b28:	460c      	mov	r4, r1
 8007b2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b2c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8007b30:	f000 80bc 	beq.w	8007cac <_printf_i+0x194>
 8007b34:	d81a      	bhi.n	8007b6c <_printf_i+0x54>
 8007b36:	2a63      	cmp	r2, #99	; 0x63
 8007b38:	d02e      	beq.n	8007b98 <_printf_i+0x80>
 8007b3a:	d80a      	bhi.n	8007b52 <_printf_i+0x3a>
 8007b3c:	2a00      	cmp	r2, #0
 8007b3e:	f000 80c8 	beq.w	8007cd2 <_printf_i+0x1ba>
 8007b42:	2a58      	cmp	r2, #88	; 0x58
 8007b44:	f000 808a 	beq.w	8007c5c <_printf_i+0x144>
 8007b48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b4c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8007b50:	e02a      	b.n	8007ba8 <_printf_i+0x90>
 8007b52:	2a64      	cmp	r2, #100	; 0x64
 8007b54:	d001      	beq.n	8007b5a <_printf_i+0x42>
 8007b56:	2a69      	cmp	r2, #105	; 0x69
 8007b58:	d1f6      	bne.n	8007b48 <_printf_i+0x30>
 8007b5a:	6821      	ldr	r1, [r4, #0]
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007b62:	d023      	beq.n	8007bac <_printf_i+0x94>
 8007b64:	1d11      	adds	r1, r2, #4
 8007b66:	6019      	str	r1, [r3, #0]
 8007b68:	6813      	ldr	r3, [r2, #0]
 8007b6a:	e027      	b.n	8007bbc <_printf_i+0xa4>
 8007b6c:	2a73      	cmp	r2, #115	; 0x73
 8007b6e:	f000 80b4 	beq.w	8007cda <_printf_i+0x1c2>
 8007b72:	d808      	bhi.n	8007b86 <_printf_i+0x6e>
 8007b74:	2a6f      	cmp	r2, #111	; 0x6f
 8007b76:	d02a      	beq.n	8007bce <_printf_i+0xb6>
 8007b78:	2a70      	cmp	r2, #112	; 0x70
 8007b7a:	d1e5      	bne.n	8007b48 <_printf_i+0x30>
 8007b7c:	680a      	ldr	r2, [r1, #0]
 8007b7e:	f042 0220 	orr.w	r2, r2, #32
 8007b82:	600a      	str	r2, [r1, #0]
 8007b84:	e003      	b.n	8007b8e <_printf_i+0x76>
 8007b86:	2a75      	cmp	r2, #117	; 0x75
 8007b88:	d021      	beq.n	8007bce <_printf_i+0xb6>
 8007b8a:	2a78      	cmp	r2, #120	; 0x78
 8007b8c:	d1dc      	bne.n	8007b48 <_printf_i+0x30>
 8007b8e:	2278      	movs	r2, #120	; 0x78
 8007b90:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8007b94:	496e      	ldr	r1, [pc, #440]	; (8007d50 <_printf_i+0x238>)
 8007b96:	e064      	b.n	8007c62 <_printf_i+0x14a>
 8007b98:	681a      	ldr	r2, [r3, #0]
 8007b9a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8007b9e:	1d11      	adds	r1, r2, #4
 8007ba0:	6019      	str	r1, [r3, #0]
 8007ba2:	6813      	ldr	r3, [r2, #0]
 8007ba4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e0a3      	b.n	8007cf4 <_printf_i+0x1dc>
 8007bac:	f011 0f40 	tst.w	r1, #64	; 0x40
 8007bb0:	f102 0104 	add.w	r1, r2, #4
 8007bb4:	6019      	str	r1, [r3, #0]
 8007bb6:	d0d7      	beq.n	8007b68 <_printf_i+0x50>
 8007bb8:	f9b2 3000 	ldrsh.w	r3, [r2]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	da03      	bge.n	8007bc8 <_printf_i+0xb0>
 8007bc0:	222d      	movs	r2, #45	; 0x2d
 8007bc2:	425b      	negs	r3, r3
 8007bc4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007bc8:	4962      	ldr	r1, [pc, #392]	; (8007d54 <_printf_i+0x23c>)
 8007bca:	220a      	movs	r2, #10
 8007bcc:	e017      	b.n	8007bfe <_printf_i+0xe6>
 8007bce:	6820      	ldr	r0, [r4, #0]
 8007bd0:	6819      	ldr	r1, [r3, #0]
 8007bd2:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007bd6:	d003      	beq.n	8007be0 <_printf_i+0xc8>
 8007bd8:	1d08      	adds	r0, r1, #4
 8007bda:	6018      	str	r0, [r3, #0]
 8007bdc:	680b      	ldr	r3, [r1, #0]
 8007bde:	e006      	b.n	8007bee <_printf_i+0xd6>
 8007be0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007be4:	f101 0004 	add.w	r0, r1, #4
 8007be8:	6018      	str	r0, [r3, #0]
 8007bea:	d0f7      	beq.n	8007bdc <_printf_i+0xc4>
 8007bec:	880b      	ldrh	r3, [r1, #0]
 8007bee:	4959      	ldr	r1, [pc, #356]	; (8007d54 <_printf_i+0x23c>)
 8007bf0:	2a6f      	cmp	r2, #111	; 0x6f
 8007bf2:	bf14      	ite	ne
 8007bf4:	220a      	movne	r2, #10
 8007bf6:	2208      	moveq	r2, #8
 8007bf8:	2000      	movs	r0, #0
 8007bfa:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8007bfe:	6865      	ldr	r5, [r4, #4]
 8007c00:	60a5      	str	r5, [r4, #8]
 8007c02:	2d00      	cmp	r5, #0
 8007c04:	f2c0 809c 	blt.w	8007d40 <_printf_i+0x228>
 8007c08:	6820      	ldr	r0, [r4, #0]
 8007c0a:	f020 0004 	bic.w	r0, r0, #4
 8007c0e:	6020      	str	r0, [r4, #0]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d13f      	bne.n	8007c94 <_printf_i+0x17c>
 8007c14:	2d00      	cmp	r5, #0
 8007c16:	f040 8095 	bne.w	8007d44 <_printf_i+0x22c>
 8007c1a:	4675      	mov	r5, lr
 8007c1c:	2a08      	cmp	r2, #8
 8007c1e:	d10b      	bne.n	8007c38 <_printf_i+0x120>
 8007c20:	6823      	ldr	r3, [r4, #0]
 8007c22:	07da      	lsls	r2, r3, #31
 8007c24:	d508      	bpl.n	8007c38 <_printf_i+0x120>
 8007c26:	6923      	ldr	r3, [r4, #16]
 8007c28:	6862      	ldr	r2, [r4, #4]
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	bfde      	ittt	le
 8007c2e:	2330      	movle	r3, #48	; 0x30
 8007c30:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007c34:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007c38:	ebae 0305 	sub.w	r3, lr, r5
 8007c3c:	6123      	str	r3, [r4, #16]
 8007c3e:	f8cd 8000 	str.w	r8, [sp]
 8007c42:	463b      	mov	r3, r7
 8007c44:	aa03      	add	r2, sp, #12
 8007c46:	4621      	mov	r1, r4
 8007c48:	4630      	mov	r0, r6
 8007c4a:	f7ff feef 	bl	8007a2c <_printf_common>
 8007c4e:	3001      	adds	r0, #1
 8007c50:	d155      	bne.n	8007cfe <_printf_i+0x1e6>
 8007c52:	f04f 30ff 	mov.w	r0, #4294967295
 8007c56:	b005      	add	sp, #20
 8007c58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c5c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8007c60:	493c      	ldr	r1, [pc, #240]	; (8007d54 <_printf_i+0x23c>)
 8007c62:	6822      	ldr	r2, [r4, #0]
 8007c64:	6818      	ldr	r0, [r3, #0]
 8007c66:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007c6a:	f100 0504 	add.w	r5, r0, #4
 8007c6e:	601d      	str	r5, [r3, #0]
 8007c70:	d001      	beq.n	8007c76 <_printf_i+0x15e>
 8007c72:	6803      	ldr	r3, [r0, #0]
 8007c74:	e002      	b.n	8007c7c <_printf_i+0x164>
 8007c76:	0655      	lsls	r5, r2, #25
 8007c78:	d5fb      	bpl.n	8007c72 <_printf_i+0x15a>
 8007c7a:	8803      	ldrh	r3, [r0, #0]
 8007c7c:	07d0      	lsls	r0, r2, #31
 8007c7e:	bf44      	itt	mi
 8007c80:	f042 0220 	orrmi.w	r2, r2, #32
 8007c84:	6022      	strmi	r2, [r4, #0]
 8007c86:	b91b      	cbnz	r3, 8007c90 <_printf_i+0x178>
 8007c88:	6822      	ldr	r2, [r4, #0]
 8007c8a:	f022 0220 	bic.w	r2, r2, #32
 8007c8e:	6022      	str	r2, [r4, #0]
 8007c90:	2210      	movs	r2, #16
 8007c92:	e7b1      	b.n	8007bf8 <_printf_i+0xe0>
 8007c94:	4675      	mov	r5, lr
 8007c96:	fbb3 f0f2 	udiv	r0, r3, r2
 8007c9a:	fb02 3310 	mls	r3, r2, r0, r3
 8007c9e:	5ccb      	ldrb	r3, [r1, r3]
 8007ca0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007ca4:	4603      	mov	r3, r0
 8007ca6:	2800      	cmp	r0, #0
 8007ca8:	d1f5      	bne.n	8007c96 <_printf_i+0x17e>
 8007caa:	e7b7      	b.n	8007c1c <_printf_i+0x104>
 8007cac:	6808      	ldr	r0, [r1, #0]
 8007cae:	681a      	ldr	r2, [r3, #0]
 8007cb0:	6949      	ldr	r1, [r1, #20]
 8007cb2:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007cb6:	d004      	beq.n	8007cc2 <_printf_i+0x1aa>
 8007cb8:	1d10      	adds	r0, r2, #4
 8007cba:	6018      	str	r0, [r3, #0]
 8007cbc:	6813      	ldr	r3, [r2, #0]
 8007cbe:	6019      	str	r1, [r3, #0]
 8007cc0:	e007      	b.n	8007cd2 <_printf_i+0x1ba>
 8007cc2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007cc6:	f102 0004 	add.w	r0, r2, #4
 8007cca:	6018      	str	r0, [r3, #0]
 8007ccc:	6813      	ldr	r3, [r2, #0]
 8007cce:	d0f6      	beq.n	8007cbe <_printf_i+0x1a6>
 8007cd0:	8019      	strh	r1, [r3, #0]
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	6123      	str	r3, [r4, #16]
 8007cd6:	4675      	mov	r5, lr
 8007cd8:	e7b1      	b.n	8007c3e <_printf_i+0x126>
 8007cda:	681a      	ldr	r2, [r3, #0]
 8007cdc:	1d11      	adds	r1, r2, #4
 8007cde:	6019      	str	r1, [r3, #0]
 8007ce0:	6815      	ldr	r5, [r2, #0]
 8007ce2:	6862      	ldr	r2, [r4, #4]
 8007ce4:	2100      	movs	r1, #0
 8007ce6:	4628      	mov	r0, r5
 8007ce8:	f7f8 fa7a 	bl	80001e0 <memchr>
 8007cec:	b108      	cbz	r0, 8007cf2 <_printf_i+0x1da>
 8007cee:	1b40      	subs	r0, r0, r5
 8007cf0:	6060      	str	r0, [r4, #4]
 8007cf2:	6863      	ldr	r3, [r4, #4]
 8007cf4:	6123      	str	r3, [r4, #16]
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007cfc:	e79f      	b.n	8007c3e <_printf_i+0x126>
 8007cfe:	6923      	ldr	r3, [r4, #16]
 8007d00:	462a      	mov	r2, r5
 8007d02:	4639      	mov	r1, r7
 8007d04:	4630      	mov	r0, r6
 8007d06:	47c0      	blx	r8
 8007d08:	3001      	adds	r0, #1
 8007d0a:	d0a2      	beq.n	8007c52 <_printf_i+0x13a>
 8007d0c:	6823      	ldr	r3, [r4, #0]
 8007d0e:	079b      	lsls	r3, r3, #30
 8007d10:	d507      	bpl.n	8007d22 <_printf_i+0x20a>
 8007d12:	2500      	movs	r5, #0
 8007d14:	f104 0919 	add.w	r9, r4, #25
 8007d18:	68e3      	ldr	r3, [r4, #12]
 8007d1a:	9a03      	ldr	r2, [sp, #12]
 8007d1c:	1a9b      	subs	r3, r3, r2
 8007d1e:	429d      	cmp	r5, r3
 8007d20:	db05      	blt.n	8007d2e <_printf_i+0x216>
 8007d22:	68e0      	ldr	r0, [r4, #12]
 8007d24:	9b03      	ldr	r3, [sp, #12]
 8007d26:	4298      	cmp	r0, r3
 8007d28:	bfb8      	it	lt
 8007d2a:	4618      	movlt	r0, r3
 8007d2c:	e793      	b.n	8007c56 <_printf_i+0x13e>
 8007d2e:	2301      	movs	r3, #1
 8007d30:	464a      	mov	r2, r9
 8007d32:	4639      	mov	r1, r7
 8007d34:	4630      	mov	r0, r6
 8007d36:	47c0      	blx	r8
 8007d38:	3001      	adds	r0, #1
 8007d3a:	d08a      	beq.n	8007c52 <_printf_i+0x13a>
 8007d3c:	3501      	adds	r5, #1
 8007d3e:	e7eb      	b.n	8007d18 <_printf_i+0x200>
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d1a7      	bne.n	8007c94 <_printf_i+0x17c>
 8007d44:	780b      	ldrb	r3, [r1, #0]
 8007d46:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007d4a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d4e:	e765      	b.n	8007c1c <_printf_i+0x104>
 8007d50:	08008131 	.word	0x08008131
 8007d54:	08008120 	.word	0x08008120

08007d58 <__ascii_wctomb>:
 8007d58:	b149      	cbz	r1, 8007d6e <__ascii_wctomb+0x16>
 8007d5a:	2aff      	cmp	r2, #255	; 0xff
 8007d5c:	bf85      	ittet	hi
 8007d5e:	238a      	movhi	r3, #138	; 0x8a
 8007d60:	6003      	strhi	r3, [r0, #0]
 8007d62:	700a      	strbls	r2, [r1, #0]
 8007d64:	f04f 30ff 	movhi.w	r0, #4294967295
 8007d68:	bf98      	it	ls
 8007d6a:	2001      	movls	r0, #1
 8007d6c:	4770      	bx	lr
 8007d6e:	4608      	mov	r0, r1
 8007d70:	4770      	bx	lr

08007d72 <memmove>:
 8007d72:	4288      	cmp	r0, r1
 8007d74:	b510      	push	{r4, lr}
 8007d76:	eb01 0302 	add.w	r3, r1, r2
 8007d7a:	d803      	bhi.n	8007d84 <memmove+0x12>
 8007d7c:	1e42      	subs	r2, r0, #1
 8007d7e:	4299      	cmp	r1, r3
 8007d80:	d10c      	bne.n	8007d9c <memmove+0x2a>
 8007d82:	bd10      	pop	{r4, pc}
 8007d84:	4298      	cmp	r0, r3
 8007d86:	d2f9      	bcs.n	8007d7c <memmove+0xa>
 8007d88:	1881      	adds	r1, r0, r2
 8007d8a:	1ad2      	subs	r2, r2, r3
 8007d8c:	42d3      	cmn	r3, r2
 8007d8e:	d100      	bne.n	8007d92 <memmove+0x20>
 8007d90:	bd10      	pop	{r4, pc}
 8007d92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d96:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007d9a:	e7f7      	b.n	8007d8c <memmove+0x1a>
 8007d9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007da0:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007da4:	e7eb      	b.n	8007d7e <memmove+0xc>

08007da6 <_realloc_r>:
 8007da6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007da8:	4607      	mov	r7, r0
 8007daa:	4614      	mov	r4, r2
 8007dac:	460e      	mov	r6, r1
 8007dae:	b921      	cbnz	r1, 8007dba <_realloc_r+0x14>
 8007db0:	4611      	mov	r1, r2
 8007db2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007db6:	f7ff bb17 	b.w	80073e8 <_malloc_r>
 8007dba:	b922      	cbnz	r2, 8007dc6 <_realloc_r+0x20>
 8007dbc:	f7ff fac6 	bl	800734c <_free_r>
 8007dc0:	4625      	mov	r5, r4
 8007dc2:	4628      	mov	r0, r5
 8007dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007dc6:	f000 f814 	bl	8007df2 <_malloc_usable_size_r>
 8007dca:	4284      	cmp	r4, r0
 8007dcc:	d90f      	bls.n	8007dee <_realloc_r+0x48>
 8007dce:	4621      	mov	r1, r4
 8007dd0:	4638      	mov	r0, r7
 8007dd2:	f7ff fb09 	bl	80073e8 <_malloc_r>
 8007dd6:	4605      	mov	r5, r0
 8007dd8:	2800      	cmp	r0, #0
 8007dda:	d0f2      	beq.n	8007dc2 <_realloc_r+0x1c>
 8007ddc:	4631      	mov	r1, r6
 8007dde:	4622      	mov	r2, r4
 8007de0:	f7ff faa0 	bl	8007324 <memcpy>
 8007de4:	4631      	mov	r1, r6
 8007de6:	4638      	mov	r0, r7
 8007de8:	f7ff fab0 	bl	800734c <_free_r>
 8007dec:	e7e9      	b.n	8007dc2 <_realloc_r+0x1c>
 8007dee:	4635      	mov	r5, r6
 8007df0:	e7e7      	b.n	8007dc2 <_realloc_r+0x1c>

08007df2 <_malloc_usable_size_r>:
 8007df2:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8007df6:	2800      	cmp	r0, #0
 8007df8:	f1a0 0004 	sub.w	r0, r0, #4
 8007dfc:	bfbc      	itt	lt
 8007dfe:	580b      	ldrlt	r3, [r1, r0]
 8007e00:	18c0      	addlt	r0, r0, r3
 8007e02:	4770      	bx	lr

08007e04 <sqrt>:
 8007e04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007e08:	ed2d 8b02 	vpush	{d8}
 8007e0c:	b08b      	sub	sp, #44	; 0x2c
 8007e0e:	ec55 4b10 	vmov	r4, r5, d0
 8007e12:	f000 f851 	bl	8007eb8 <__ieee754_sqrt>
 8007e16:	4b26      	ldr	r3, [pc, #152]	; (8007eb0 <sqrt+0xac>)
 8007e18:	eeb0 8a40 	vmov.f32	s16, s0
 8007e1c:	eef0 8a60 	vmov.f32	s17, s1
 8007e20:	f993 6000 	ldrsb.w	r6, [r3]
 8007e24:	1c73      	adds	r3, r6, #1
 8007e26:	d02a      	beq.n	8007e7e <sqrt+0x7a>
 8007e28:	4622      	mov	r2, r4
 8007e2a:	462b      	mov	r3, r5
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	4629      	mov	r1, r5
 8007e30:	f7f8 fe78 	bl	8000b24 <__aeabi_dcmpun>
 8007e34:	4607      	mov	r7, r0
 8007e36:	bb10      	cbnz	r0, 8007e7e <sqrt+0x7a>
 8007e38:	f04f 0800 	mov.w	r8, #0
 8007e3c:	f04f 0900 	mov.w	r9, #0
 8007e40:	4642      	mov	r2, r8
 8007e42:	464b      	mov	r3, r9
 8007e44:	4620      	mov	r0, r4
 8007e46:	4629      	mov	r1, r5
 8007e48:	f7f8 fe44 	bl	8000ad4 <__aeabi_dcmplt>
 8007e4c:	b1b8      	cbz	r0, 8007e7e <sqrt+0x7a>
 8007e4e:	2301      	movs	r3, #1
 8007e50:	9300      	str	r3, [sp, #0]
 8007e52:	4b18      	ldr	r3, [pc, #96]	; (8007eb4 <sqrt+0xb0>)
 8007e54:	9301      	str	r3, [sp, #4]
 8007e56:	9708      	str	r7, [sp, #32]
 8007e58:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8007e5c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007e60:	b9b6      	cbnz	r6, 8007e90 <sqrt+0x8c>
 8007e62:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8007e66:	4668      	mov	r0, sp
 8007e68:	f000 f8d6 	bl	8008018 <matherr>
 8007e6c:	b1d0      	cbz	r0, 8007ea4 <sqrt+0xa0>
 8007e6e:	9b08      	ldr	r3, [sp, #32]
 8007e70:	b11b      	cbz	r3, 8007e7a <sqrt+0x76>
 8007e72:	f000 f8d3 	bl	800801c <__errno>
 8007e76:	9b08      	ldr	r3, [sp, #32]
 8007e78:	6003      	str	r3, [r0, #0]
 8007e7a:	ed9d 8b06 	vldr	d8, [sp, #24]
 8007e7e:	eeb0 0a48 	vmov.f32	s0, s16
 8007e82:	eef0 0a68 	vmov.f32	s1, s17
 8007e86:	b00b      	add	sp, #44	; 0x2c
 8007e88:	ecbd 8b02 	vpop	{d8}
 8007e8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e90:	4642      	mov	r2, r8
 8007e92:	464b      	mov	r3, r9
 8007e94:	4640      	mov	r0, r8
 8007e96:	4649      	mov	r1, r9
 8007e98:	f7f8 fcd4 	bl	8000844 <__aeabi_ddiv>
 8007e9c:	2e02      	cmp	r6, #2
 8007e9e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007ea2:	d1e0      	bne.n	8007e66 <sqrt+0x62>
 8007ea4:	f000 f8ba 	bl	800801c <__errno>
 8007ea8:	2321      	movs	r3, #33	; 0x21
 8007eaa:	6003      	str	r3, [r0, #0]
 8007eac:	e7df      	b.n	8007e6e <sqrt+0x6a>
 8007eae:	bf00      	nop
 8007eb0:	20000228 	.word	0x20000228
 8007eb4:	08008243 	.word	0x08008243

08007eb8 <__ieee754_sqrt>:
 8007eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ebc:	ec55 4b10 	vmov	r4, r5, d0
 8007ec0:	4e54      	ldr	r6, [pc, #336]	; (8008014 <__ieee754_sqrt+0x15c>)
 8007ec2:	43ae      	bics	r6, r5
 8007ec4:	ee10 0a10 	vmov	r0, s0
 8007ec8:	462b      	mov	r3, r5
 8007eca:	462a      	mov	r2, r5
 8007ecc:	4621      	mov	r1, r4
 8007ece:	d113      	bne.n	8007ef8 <__ieee754_sqrt+0x40>
 8007ed0:	ee10 2a10 	vmov	r2, s0
 8007ed4:	462b      	mov	r3, r5
 8007ed6:	ee10 0a10 	vmov	r0, s0
 8007eda:	4629      	mov	r1, r5
 8007edc:	f7f8 fb88 	bl	80005f0 <__aeabi_dmul>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	460b      	mov	r3, r1
 8007ee4:	4620      	mov	r0, r4
 8007ee6:	4629      	mov	r1, r5
 8007ee8:	f7f8 f9d0 	bl	800028c <__adddf3>
 8007eec:	4604      	mov	r4, r0
 8007eee:	460d      	mov	r5, r1
 8007ef0:	ec45 4b10 	vmov	d0, r4, r5
 8007ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ef8:	2d00      	cmp	r5, #0
 8007efa:	dc10      	bgt.n	8007f1e <__ieee754_sqrt+0x66>
 8007efc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007f00:	4330      	orrs	r0, r6
 8007f02:	d0f5      	beq.n	8007ef0 <__ieee754_sqrt+0x38>
 8007f04:	b15d      	cbz	r5, 8007f1e <__ieee754_sqrt+0x66>
 8007f06:	ee10 2a10 	vmov	r2, s0
 8007f0a:	462b      	mov	r3, r5
 8007f0c:	4620      	mov	r0, r4
 8007f0e:	4629      	mov	r1, r5
 8007f10:	f7f8 f9ba 	bl	8000288 <__aeabi_dsub>
 8007f14:	4602      	mov	r2, r0
 8007f16:	460b      	mov	r3, r1
 8007f18:	f7f8 fc94 	bl	8000844 <__aeabi_ddiv>
 8007f1c:	e7e6      	b.n	8007eec <__ieee754_sqrt+0x34>
 8007f1e:	151b      	asrs	r3, r3, #20
 8007f20:	d10c      	bne.n	8007f3c <__ieee754_sqrt+0x84>
 8007f22:	2a00      	cmp	r2, #0
 8007f24:	d06d      	beq.n	8008002 <__ieee754_sqrt+0x14a>
 8007f26:	2000      	movs	r0, #0
 8007f28:	02d6      	lsls	r6, r2, #11
 8007f2a:	d56e      	bpl.n	800800a <__ieee754_sqrt+0x152>
 8007f2c:	1e44      	subs	r4, r0, #1
 8007f2e:	1b1b      	subs	r3, r3, r4
 8007f30:	f1c0 0420 	rsb	r4, r0, #32
 8007f34:	fa21 f404 	lsr.w	r4, r1, r4
 8007f38:	4322      	orrs	r2, r4
 8007f3a:	4081      	lsls	r1, r0
 8007f3c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007f40:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8007f44:	07dd      	lsls	r5, r3, #31
 8007f46:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007f4a:	bf42      	ittt	mi
 8007f4c:	0052      	lslmi	r2, r2, #1
 8007f4e:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8007f52:	0049      	lslmi	r1, r1, #1
 8007f54:	1058      	asrs	r0, r3, #1
 8007f56:	2500      	movs	r5, #0
 8007f58:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8007f5c:	441a      	add	r2, r3
 8007f5e:	0049      	lsls	r1, r1, #1
 8007f60:	2316      	movs	r3, #22
 8007f62:	462c      	mov	r4, r5
 8007f64:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8007f68:	19a7      	adds	r7, r4, r6
 8007f6a:	4297      	cmp	r7, r2
 8007f6c:	bfde      	ittt	le
 8007f6e:	1bd2      	suble	r2, r2, r7
 8007f70:	19bc      	addle	r4, r7, r6
 8007f72:	19ad      	addle	r5, r5, r6
 8007f74:	0052      	lsls	r2, r2, #1
 8007f76:	3b01      	subs	r3, #1
 8007f78:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8007f7c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007f80:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007f84:	d1f0      	bne.n	8007f68 <__ieee754_sqrt+0xb0>
 8007f86:	f04f 0e20 	mov.w	lr, #32
 8007f8a:	469c      	mov	ip, r3
 8007f8c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8007f90:	42a2      	cmp	r2, r4
 8007f92:	eb06 070c 	add.w	r7, r6, ip
 8007f96:	dc02      	bgt.n	8007f9e <__ieee754_sqrt+0xe6>
 8007f98:	d112      	bne.n	8007fc0 <__ieee754_sqrt+0x108>
 8007f9a:	428f      	cmp	r7, r1
 8007f9c:	d810      	bhi.n	8007fc0 <__ieee754_sqrt+0x108>
 8007f9e:	2f00      	cmp	r7, #0
 8007fa0:	eb07 0c06 	add.w	ip, r7, r6
 8007fa4:	da34      	bge.n	8008010 <__ieee754_sqrt+0x158>
 8007fa6:	f1bc 0f00 	cmp.w	ip, #0
 8007faa:	db31      	blt.n	8008010 <__ieee754_sqrt+0x158>
 8007fac:	f104 0801 	add.w	r8, r4, #1
 8007fb0:	1b12      	subs	r2, r2, r4
 8007fb2:	428f      	cmp	r7, r1
 8007fb4:	bf88      	it	hi
 8007fb6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8007fba:	1bc9      	subs	r1, r1, r7
 8007fbc:	4433      	add	r3, r6
 8007fbe:	4644      	mov	r4, r8
 8007fc0:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8007fc4:	f1be 0e01 	subs.w	lr, lr, #1
 8007fc8:	443a      	add	r2, r7
 8007fca:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007fce:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007fd2:	d1dd      	bne.n	8007f90 <__ieee754_sqrt+0xd8>
 8007fd4:	430a      	orrs	r2, r1
 8007fd6:	d006      	beq.n	8007fe6 <__ieee754_sqrt+0x12e>
 8007fd8:	1c5c      	adds	r4, r3, #1
 8007fda:	bf13      	iteet	ne
 8007fdc:	3301      	addne	r3, #1
 8007fde:	3501      	addeq	r5, #1
 8007fe0:	4673      	moveq	r3, lr
 8007fe2:	f023 0301 	bicne.w	r3, r3, #1
 8007fe6:	106a      	asrs	r2, r5, #1
 8007fe8:	085b      	lsrs	r3, r3, #1
 8007fea:	07e9      	lsls	r1, r5, #31
 8007fec:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8007ff0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8007ff4:	bf48      	it	mi
 8007ff6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8007ffa:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8007ffe:	461c      	mov	r4, r3
 8008000:	e776      	b.n	8007ef0 <__ieee754_sqrt+0x38>
 8008002:	0aca      	lsrs	r2, r1, #11
 8008004:	3b15      	subs	r3, #21
 8008006:	0549      	lsls	r1, r1, #21
 8008008:	e78b      	b.n	8007f22 <__ieee754_sqrt+0x6a>
 800800a:	0052      	lsls	r2, r2, #1
 800800c:	3001      	adds	r0, #1
 800800e:	e78b      	b.n	8007f28 <__ieee754_sqrt+0x70>
 8008010:	46a0      	mov	r8, r4
 8008012:	e7cd      	b.n	8007fb0 <__ieee754_sqrt+0xf8>
 8008014:	7ff00000 	.word	0x7ff00000

08008018 <matherr>:
 8008018:	2000      	movs	r0, #0
 800801a:	4770      	bx	lr

0800801c <__errno>:
 800801c:	4b01      	ldr	r3, [pc, #4]	; (8008024 <__errno+0x8>)
 800801e:	6818      	ldr	r0, [r3, #0]
 8008020:	4770      	bx	lr
 8008022:	bf00      	nop
 8008024:	20000058 	.word	0x20000058

08008028 <_sbrk>:
 8008028:	4b04      	ldr	r3, [pc, #16]	; (800803c <_sbrk+0x14>)
 800802a:	6819      	ldr	r1, [r3, #0]
 800802c:	4602      	mov	r2, r0
 800802e:	b909      	cbnz	r1, 8008034 <_sbrk+0xc>
 8008030:	4903      	ldr	r1, [pc, #12]	; (8008040 <_sbrk+0x18>)
 8008032:	6019      	str	r1, [r3, #0]
 8008034:	6818      	ldr	r0, [r3, #0]
 8008036:	4402      	add	r2, r0
 8008038:	601a      	str	r2, [r3, #0]
 800803a:	4770      	bx	lr
 800803c:	20000328 	.word	0x20000328
 8008040:	2000062c 	.word	0x2000062c

08008044 <_init>:
 8008044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008046:	bf00      	nop
 8008048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800804a:	bc08      	pop	{r3}
 800804c:	469e      	mov	lr, r3
 800804e:	4770      	bx	lr

08008050 <_fini>:
 8008050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008052:	bf00      	nop
 8008054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008056:	bc08      	pop	{r3}
 8008058:	469e      	mov	lr, r3
 800805a:	4770      	bx	lr
