// Seed: 2232177532
module module_0;
  wire id_2;
endmodule
module module_1;
  generate
    assign id_1 = 1'b0;
    tri1 id_2;
  endgenerate
  module_0();
  integer id_3;
  assign id_2 = 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  reg  id_4;
  module_0();
  always @(posedge 1) begin
    id_4 = 1;
    id_4 <= id_2;
    assert (~1'b0);
  end
  wire id_5;
  wire id_6;
endmodule
module module_3 (
    output uwire id_0,
    output tri1  id_1
);
  assign id_0 = 1;
  module_0();
endmodule
