
---------- Begin Simulation Statistics ----------
final_tick                               371605769000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 222544                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707976                       # Number of bytes of host memory used
host_op_rate                                   409874                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   449.35                       # Real time elapsed on the host
host_tick_rate                              826986352                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184176409                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.371606                       # Number of seconds simulated
sim_ticks                                371605769000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955622                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561273                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565962                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562283                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 29                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             199                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              170                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570579                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2715                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184176409                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.716058                       # CPI: cycles per instruction
system.cpu.discardedOps                          4273                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894241                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086341                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169195                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       154349661                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.269102                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        371605769                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640473     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84338620     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184176409                       # Class of committed instruction
system.cpu.tickCycles                       217256108                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1315690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2632003                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1316628                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          279                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2633509                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            281                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371605769000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                436                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1315401                       # Transaction distribution
system.membus.trans_dist::CleanEvict              275                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315891                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315891                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           436                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3948330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3948330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673722368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673722368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316327                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316327    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316327                       # Request fanout histogram
system.membus.respLayer1.occupancy        22797938500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23678419000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371605769000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               762                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2631580                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          215                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             777                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1316119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1316119                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           340                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          422                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3949495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3950390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       142080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673976320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              674118400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1315944                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336742656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2632825                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000153                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012432                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2632424     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    399      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2632825                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13164661000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11848875993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3060000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371605769000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   60                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  487                       # number of demand (read+write) hits
system.l2.demand_hits::total                      547                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  60                       # number of overall hits
system.l2.overall_hits::.cpu.data                 487                       # number of overall hits
system.l2.overall_hits::total                     547                       # number of overall hits
system.l2.demand_misses::.cpu.inst                280                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316054                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316334                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               280                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316054                       # number of overall misses
system.l2.overall_misses::total               1316334                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34434000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 164580018000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164614452000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34434000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 164580018000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164614452000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              340                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1316541                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1316881                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             340                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1316541                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1316881                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.823529                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999630                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999585                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.823529                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999630                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999585                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 122978.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 125055.672488                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125055.230663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 122978.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 125055.672488                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125055.230663                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1315401                       # number of writebacks
system.l2.writebacks::total                   1315401                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316327                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316327                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28834000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 138258068000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 138286902000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28834000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 138258068000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 138286902000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.823529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999579                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.823529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999579                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 102978.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 105055.570204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105055.128399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 102978.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 105055.570204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105055.128399                       # average overall mshr miss latency
system.l2.replacements                        1315944                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1316179                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1316179                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1316179                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1316179                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          202                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              202                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          202                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          202                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               228                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   228                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315891                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315891                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 164558022000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  164558022000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1316119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1316119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125054.447519                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125054.447519                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 138240202000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 138240202000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 105054.447519                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105054.447519                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             60                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 60                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          280                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              280                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34434000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34434000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.823529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.823529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 122978.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 122978.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          280                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          280                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28834000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28834000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.823529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 102978.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 102978.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     21996000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21996000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          422                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           422                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.386256                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.386256                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 134944.785276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 134944.785276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     17866000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17866000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.369668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.369668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 114525.641026                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114525.641026                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371605769000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.722514                       # Cycle average of tags in use
system.l2.tags.total_refs                     2633369                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316456                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000347                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.075536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.673309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       510.973670                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999458                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22383568                       # Number of tag accesses
system.l2.tags.data_accesses                 22383568                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371605769000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          71680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336908032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336979712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        71680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         71680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336742656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336742656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1316047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1316327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1315401                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1315401                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            192893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         906627561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             906820454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       192893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           192893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      906182530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            906182530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      906182530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           192893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        906627561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1813002984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5261604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002248358750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       264256                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       264256                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7972961                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5015550                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316327                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1315401                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265308                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5261604                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            328984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            329152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            329049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328984                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 144719111750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26326540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            243443636750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27485.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46235.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4739223                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4727896                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265308                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5261604                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1316098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1316101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1316194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1316199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 258328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 258334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 263372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 263383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 264256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 264265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 264255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 264262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 264283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 264274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 264273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 264269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 264269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 264267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 264262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 264259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 264256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 264256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 259234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 259223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1059772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    635.722310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   507.381694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.773269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21240      2.00%      2.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16195      1.53%      3.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       433363     40.89%     44.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10082      0.95%     45.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        52279      4.93%     50.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6522      0.62%     50.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42484      4.01%     54.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14445      1.36%     56.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       463162     43.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1059772                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       264256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.925012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.903353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.774350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        264254    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        264256                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       264256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.910939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.905446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.449223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              895      0.34%      0.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.00%      0.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10044      3.80%      4.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.00%      4.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20           253262     95.84%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               30      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        264256                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336979712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336741440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336979712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336742656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       906.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       906.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    906.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    906.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  371605716000                       # Total gap between requests
system.mem_ctrls.avgGap                     141202.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        71680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336908032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336741440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 192892.592041540687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 906627560.994619607925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 906179257.943651676178                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5264188                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5261604                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     49086000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 243394550750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8942649967500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     43826.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46235.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1699605.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3783021900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2010720030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18795421680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13731732000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29333694000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      85333859820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      70836523200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       223824972630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.318347                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 180458206250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12408500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 178739062750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3783764460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2011114710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18798877440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13733741700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29333694000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      85338766380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70832391360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       223832350050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        602.338200                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 180447177000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12408500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 178750092000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    371605769000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371605769000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31735188                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31735188                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31735188                       # number of overall hits
system.cpu.icache.overall_hits::total        31735188                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          340                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            340                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          340                       # number of overall misses
system.cpu.icache.overall_misses::total           340                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37932000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37932000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37932000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37932000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31735528                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31735528                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31735528                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31735528                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 111564.705882                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 111564.705882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 111564.705882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 111564.705882                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          215                       # number of writebacks
system.cpu.icache.writebacks::total               215                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          340                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          340                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          340                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          340                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37252000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37252000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37252000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37252000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 109564.705882                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 109564.705882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 109564.705882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 109564.705882                       # average overall mshr miss latency
system.cpu.icache.replacements                    215                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31735188                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31735188                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          340                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           340                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37932000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37932000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31735528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31735528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 111564.705882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 111564.705882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37252000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37252000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 109564.705882                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 109564.705882                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371605769000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           122.160614                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31735528                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               340                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          93339.788235                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   122.160614                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954380                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954380                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63471396                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63471396                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371605769000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 371605769000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371605769000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     83750186                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83750186                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83750233                       # number of overall hits
system.cpu.dcache.overall_hits::total        83750233                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2631762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2631762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2631786                       # number of overall misses
system.cpu.dcache.overall_misses::total       2631786                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 351425676000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 351425676000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 351425676000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 351425676000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86381948                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86381948                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86382019                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86382019                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030467                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030467                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030467                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030467                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 133532.468362                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 133532.468362                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 133531.250641                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 133531.250641                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1316179                       # number of writebacks
system.cpu.dcache.writebacks::total           1316179                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315233                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315233                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1316529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1316529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1316541                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1316541                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 168544493000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 168544493000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 168546172000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 168546172000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015241                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015241                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015241                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015241                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 128021.861273                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 128021.861273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 128021.969692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 128021.969692                       # average overall mshr miss latency
system.cpu.dcache.replacements                1316413                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          431                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           431                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     33764000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33764000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78338.747100                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78338.747100                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     30328000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     30328000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73970.731707                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73970.731707                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81706918                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81706918                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 351391912000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 351391912000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031200                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031200                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 133541.508841                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 133541.508841                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315212                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315212                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1316119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1316119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 168514165000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 168514165000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 128038.699388                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 128038.699388                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           47                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            47                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.338028                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.338028                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1679000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1679000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.169014                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.169014                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 139916.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 139916.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371605769000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.982292                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85066842                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1316541                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.613895                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.982292                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         174080715                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        174080715                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371605769000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 371605769000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
