

================================================================
== Vitis HLS Report for 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3'
================================================================
* Date:           Wed Jan  3 23:38:49 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.791 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_199_2_VITIS_LOOP_233_3  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 7 2 
6 --> 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_48 = alloca i32 1"   --->   Operation 8 'alloca' 'i_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%xDiff_2_phi = alloca i32 1"   --->   Operation 9 'alloca' 'xDiff_2_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%yDiff_2_phi = alloca i32 1"   --->   Operation 10 'alloca' 'yDiff_2_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shape_idx_load_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %shape_idx_load"   --->   Operation 13 'read' 'shape_idx_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%CGRA_NumTiles_shapes_values_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %CGRA_NumTiles_shapes_values_load"   --->   Operation 14 'read' 'CGRA_NumTiles_shapes_values_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub_ln192_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln192"   --->   Operation 15 'read' 'sub_ln192_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%and_ln218_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and_ln218"   --->   Operation 16 'read' 'and_ln218_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cmp77_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp77"   --->   Operation 17 'read' 'cmp77_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Tile2XY_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %Tile2XY_1_load"   --->   Operation 18 'read' 'Tile2XY_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%and_ln205_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and_ln205"   --->   Operation 19 'read' 'and_ln205_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cmp28_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp28"   --->   Operation 20 'read' 'cmp28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Tile2XY_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %Tile2XY_0_load"   --->   Operation 21 'read' 'Tile2XY_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %i_48"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.57>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_49 = load i2 %i" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 26 'load' 'i_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i2 %i_49" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 28 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%bpsStride_0_addr = getelementptr i1 %bpsStride_0, i64 0, i64 %zext_ln199" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 29 'getelementptr' 'bpsStride_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.75ns)   --->   "%xDiff = load i2 %bpsStride_0_addr" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 30 'load' 'xDiff' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 3> <ROM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%bpsStride_1_addr = getelementptr i1 %bpsStride_1, i64 0, i64 %zext_ln199" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 31 'getelementptr' 'bpsStride_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.75ns)   --->   "%yDiff = load i2 %bpsStride_1_addr" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 32 'load' 'yDiff' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 3> <ROM>
ST_2 : Operation 33 [1/1] (1.07ns)   --->   "%icmp_ln199 = icmp_eq  i6 %indvar_flatten_load, i6 %sub_ln192_read" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 33 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_48_load_1 = load i4 %i_48" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 34 'load' 'i_48_load_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.96ns)   --->   "%icmp_ln233 = icmp_ult  i4 %i_48_load_1, i4 %CGRA_NumTiles_shapes_values_load_read" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 35 'icmp' 'icmp_ln233' <Predicate = (!icmp_ln199)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.83ns)   --->   "%select_ln199 = select i1 %icmp_ln233, i4 %i_48_load_1, i4 0" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 36 'select' 'select_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %shape_idx_load_read, i4 %select_ln199" [DynMap/DynMap_4HLS.cpp:234]   --->   Operation 37 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i9 %tmp_27" [DynMap/DynMap_4HLS.cpp:234]   --->   Operation 38 'zext' 'zext_ln234' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%allocated_tiles_shapes_values_addr = getelementptr i4 %allocated_tiles_shapes_values, i64 0, i64 %zext_ln234" [DynMap/DynMap_4HLS.cpp:234]   --->   Operation 39 'getelementptr' 'allocated_tiles_shapes_values_addr' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.77ns)   --->   "%allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:234]   --->   Operation 40 'load' 'allocated_tiles_shapes_values_load' <Predicate = (!icmp_ln199)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 41 [1/2] (1.75ns)   --->   "%xDiff = load i2 %bpsStride_0_addr" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 41 'load' 'xDiff' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 3> <ROM>
ST_3 : Operation 42 [1/2] (1.75ns)   --->   "%yDiff = load i2 %bpsStride_1_addr" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 42 'load' 'yDiff' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 3> <ROM>
ST_3 : Operation 43 [1/1] (0.63ns)   --->   "%add_ln199 = add i2 %i_49, i2 1" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 43 'add' 'add_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln199_1 = zext i2 %add_ln199" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 44 'zext' 'zext_ln199_1' <Predicate = (!icmp_ln199 & !icmp_ln233)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%bpsStride_0_addr_1 = getelementptr i1 %bpsStride_0, i64 0, i64 %zext_ln199_1" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 45 'getelementptr' 'bpsStride_0_addr_1' <Predicate = (!icmp_ln199 & !and_ln205_read & !icmp_ln233)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (1.75ns)   --->   "%bpsStride_0_load = load i2 %bpsStride_0_addr_1" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 46 'load' 'bpsStride_0_load' <Predicate = (!icmp_ln199 & !and_ln205_read & !icmp_ln233)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 3> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%bpsStride_1_addr_1 = getelementptr i1 %bpsStride_1, i64 0, i64 %zext_ln199_1" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 47 'getelementptr' 'bpsStride_1_addr_1' <Predicate = (!icmp_ln199 & !and_ln218_read & !icmp_ln233)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.75ns)   --->   "%bpsStride_1_load = load i2 %bpsStride_1_addr_1" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 48 'load' 'bpsStride_1_load' <Predicate = (!icmp_ln199 & !and_ln218_read & !icmp_ln233)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 3> <ROM>
ST_3 : Operation 49 [1/1] (0.81ns)   --->   "%select_ln199_2 = select i1 %icmp_ln233, i2 %i_49, i2 %add_ln199" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 49 'select' 'select_ln199_2' <Predicate = (!icmp_ln199)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/2] (2.77ns)   --->   "%allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:234]   --->   Operation 50 'load' 'allocated_tiles_shapes_values_load' <Predicate = (!icmp_ln199)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i1 %xDiff" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 51 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.63ns)   --->   "%x_2 = sub i2 %Tile2XY_0_load_read, i2 %zext_ln202" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 52 'sub' 'x_2' <Predicate = (!cmp28_read & !and_ln205_read & icmp_ln233)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xDiff_2)   --->   "%select_ln197 = select i1 %xDiff, i2 3, i2 0" [DynMap/DynMap_4HLS.cpp:197]   --->   Operation 53 'select' 'select_ln197' <Predicate = (!cmp28_read & !and_ln205_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xDiff_2)   --->   "%xDiff_1 = select i1 %cmp28_read, i2 %zext_ln202, i2 %select_ln197" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 54 'select' 'xDiff_1' <Predicate = (!and_ln205_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.81ns) (out node of the LUT)   --->   "%xDiff_2 = select i1 %and_ln205_read, i2 0, i2 %xDiff_1" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 55 'select' 'xDiff_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.63ns)   --->   "%empty = add i2 %zext_ln202, i2 %Tile2XY_0_load_read" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 56 'add' 'empty' <Predicate = (cmp28_read & !and_ln205_read & icmp_ln233)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %yDiff" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 57 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.63ns)   --->   "%y_2 = sub i2 %Tile2XY_1_load_read, i2 %zext_ln215" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 58 'sub' 'y_2' <Predicate = (!cmp77_read & !and_ln218_read & icmp_ln233)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node yDiff_2)   --->   "%select_ln197_1 = select i1 %yDiff, i2 3, i2 0" [DynMap/DynMap_4HLS.cpp:197]   --->   Operation 59 'select' 'select_ln197_1' <Predicate = (!cmp77_read & !and_ln218_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node yDiff_2)   --->   "%yDiff_1 = select i1 %cmp77_read, i2 %zext_ln215, i2 %select_ln197_1" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 60 'select' 'yDiff_1' <Predicate = (!and_ln218_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.81ns) (out node of the LUT)   --->   "%yDiff_2 = select i1 %and_ln218_read, i2 0, i2 %yDiff_1" [DynMap/DynMap_4HLS.cpp:218]   --->   Operation 61 'select' 'yDiff_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.63ns)   --->   "%empty_226 = add i2 %zext_ln215, i2 %Tile2XY_1_load_read" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 62 'add' 'empty_226' <Predicate = (cmp77_read & !and_ln218_read & icmp_ln233)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%empty_227 = select i1 %cmp77_read, i2 %empty_226, i2 %y_2" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 63 'select' 'empty_227' <Predicate = (!and_ln218_read & icmp_ln233)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.81ns) (out node of the LUT)   --->   "%y = select i1 %and_ln218_read, i2 %Tile2XY_1_load_read, i2 %empty_227" [DynMap/DynMap_4HLS.cpp:218]   --->   Operation 64 'select' 'y' <Predicate = (icmp_ln233)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln205)   --->   "%empty_228 = select i1 %cmp28_read, i2 %empty, i2 %x_2" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 65 'select' 'empty_228' <Predicate = (!and_ln205_read & icmp_ln233)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln205 = select i1 %and_ln205_read, i2 %Tile2XY_0_load_read, i2 %empty_228" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 66 'select' 'select_ln205' <Predicate = (icmp_ln233)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln205, i2 %y" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 67 'bitconcatenate' 'tmp' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.28ns)   --->   "%add_ln199_1 = add i6 %indvar_flatten_load, i6 1" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 69 'add' 'add_ln199_1' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %.loopexit, void %.loopexit39_ifconv.loopexit.exitStub" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 70 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (1.75ns)   --->   "%bpsStride_0_load = load i2 %bpsStride_0_addr_1" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 71 'load' 'bpsStride_0_load' <Predicate = (!icmp_ln199 & !and_ln205_read & !icmp_ln233)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 3> <ROM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%xDiff_cast_mid1 = zext i1 %bpsStride_0_load" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 72 'zext' 'xDiff_cast_mid1' <Predicate = (!icmp_ln199 & !and_ln205_read & !icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.63ns)   --->   "%x_2_mid1 = sub i2 %Tile2XY_0_load_read, i2 %xDiff_cast_mid1" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 73 'sub' 'x_2_mid1' <Predicate = (!icmp_ln199 & !cmp28_read & !and_ln205_read & !icmp_ln233)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.63ns)   --->   "%p_mid1 = add i2 %xDiff_cast_mid1, i2 %Tile2XY_0_load_read" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 74 'add' 'p_mid1' <Predicate = (!icmp_ln199 & cmp28_read & !and_ln205_read & !icmp_ln233)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/2] (1.75ns)   --->   "%bpsStride_1_load = load i2 %bpsStride_1_addr_1" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 75 'load' 'bpsStride_1_load' <Predicate = (!icmp_ln199 & !and_ln218_read & !icmp_ln233)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 3> <ROM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%yDiff_cast_mid1 = zext i1 %bpsStride_1_load" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 76 'zext' 'yDiff_cast_mid1' <Predicate = (!icmp_ln199 & !and_ln218_read & !icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.63ns)   --->   "%y_2_mid1 = sub i2 %Tile2XY_1_load_read, i2 %yDiff_cast_mid1" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 77 'sub' 'y_2_mid1' <Predicate = (!icmp_ln199 & !cmp77_read & !and_ln218_read & !icmp_ln233)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.63ns)   --->   "%p_mid112 = add i2 %yDiff_cast_mid1, i2 %Tile2XY_1_load_read" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 78 'add' 'p_mid112' <Predicate = (!icmp_ln199 & cmp77_read & !and_ln218_read & !icmp_ln233)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%p_mid114 = select i1 %cmp77_read, i2 %p_mid112, i2 %y_2_mid1" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 79 'select' 'p_mid114' <Predicate = (!icmp_ln199 & !and_ln218_read & !icmp_ln233)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%select_ln218 = select i1 %and_ln218_read, i2 %Tile2XY_1_load_read, i2 %p_mid114" [DynMap/DynMap_4HLS.cpp:218]   --->   Operation 80 'select' 'select_ln218' <Predicate = (!icmp_ln199 & !icmp_ln233)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%empty_229 = select i1 %cmp28_read, i2 %p_mid1, i2 %x_2_mid1" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 81 'select' 'empty_229' <Predicate = (!icmp_ln199 & !and_ln205_read & !icmp_ln233)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%select_ln205_1 = select i1 %and_ln205_read, i2 %Tile2XY_0_load_read, i2 %empty_229" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 82 'select' 'select_ln205_1' <Predicate = (!icmp_ln199 & !icmp_ln233)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln205_1, i2 %select_ln218" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 83 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln199 & !icmp_ln233)> <Delay = 0.81>
ST_4 : Operation 84 [1/1] (0.83ns) (out node of the LUT)   --->   "%select_ln199_1 = select i1 %icmp_ln233, i4 %tmp, i4 %tmp_s" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 84 'select' 'select_ln199_1' <Predicate = (!icmp_ln199)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln199_2 = zext i4 %select_ln199_1" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 85 'zext' 'zext_ln199_2' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%xy2Tile_addr = getelementptr i4 %xy2Tile, i64 0, i64 %zext_ln199_2" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 86 'getelementptr' 'xy2Tile_addr' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (1.75ns)   --->   "%xy2Tile_load = load i4 %xy2Tile_addr" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 87 'load' 'xy2Tile_load' <Predicate = (!icmp_ln199)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 16> <ROM>

State 5 <SV = 4> <Delay = 4.01>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%xDiff_2_phi_load_1 = load i2 %xDiff_2_phi" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 88 'load' 'xDiff_2_phi_load_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%yDiff_2_phi_load_1 = load i2 %yDiff_2_phi" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 89 'load' 'yDiff_2_phi_load_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_199_2_VITIS_LOOP_233_3_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 91 [1/2] (1.75ns)   --->   "%xy2Tile_load = load i4 %xy2Tile_addr" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 91 'load' 'xy2Tile_load' <Predicate = (!icmp_ln199)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 16> <ROM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 92 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.81ns)   --->   "%select_ln199_3 = select i1 %icmp_ln233, i2 %yDiff_2_phi_load_1, i2 %yDiff_2" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 93 'select' 'select_ln199_3' <Predicate = (!icmp_ln199)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.81ns)   --->   "%select_ln199_4 = select i1 %icmp_ln233, i2 %xDiff_2_phi_load_1, i2 %xDiff_2" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 94 'select' 'select_ln199_4' <Predicate = (!icmp_ln199)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 95 'specloopname' 'specloopname_ln233' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.96ns)   --->   "%icmp_ln234 = icmp_eq  i4 %allocated_tiles_shapes_values_load, i4 %xy2Tile_load" [DynMap/DynMap_4HLS.cpp:234]   --->   Operation 96 'icmp' 'icmp_ln234' <Predicate = (!icmp_ln199)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %icmp_ln234, void, void %.critedge.exitStub" [DynMap/DynMap_4HLS.cpp:234]   --->   Operation 97 'br' 'br_ln234' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.99ns)   --->   "%i_50 = add i4 %select_ln199, i4 1" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 98 'add' 'i_50' <Predicate = (!icmp_ln199 & !icmp_ln234)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.29ns)   --->   "%store_ln199 = store i6 %add_ln199_1, i6 %indvar_flatten" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 99 'store' 'store_ln199' <Predicate = (!icmp_ln199 & !icmp_ln234)> <Delay = 1.29>
ST_5 : Operation 100 [1/1] (1.29ns)   --->   "%store_ln199 = store i2 %select_ln199_2, i2 %i" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 100 'store' 'store_ln199' <Predicate = (!icmp_ln199 & !icmp_ln234)> <Delay = 1.29>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln199 = store i2 %select_ln199_3, i2 %yDiff_2_phi" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 101 'store' 'store_ln199' <Predicate = (!icmp_ln199 & !icmp_ln234)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln199 = store i2 %select_ln199_4, i2 %xDiff_2_phi" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 102 'store' 'store_ln199' <Predicate = (!icmp_ln199 & !icmp_ln234)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.29ns)   --->   "%store_ln233 = store i4 %i_50, i4 %i_48" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 103 'store' 'store_ln233' <Predicate = (!icmp_ln199 & !icmp_ln234)> <Delay = 1.29>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 104 'br' 'br_ln0' <Predicate = (!icmp_ln199 & !icmp_ln234)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln199 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %yDiff_2_phi_out, i2 %yDiff_2_phi_load_1" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 105 'write' 'write_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln199 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %xDiff_2_phi_out, i2 %xDiff_2_phi_load_1" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 106 'write' 'write_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln233 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %i_50_out, i4 %i_48_load_1" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 107 'write' 'write_ln233' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln205 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %xDiff_2_out, i2 %xDiff_2" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 108 'write' 'write_ln205' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %yDiff_2_out, i2 %yDiff_2" [DynMap/DynMap_4HLS.cpp:218]   --->   Operation 109 'write' 'write_ln218' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln199)> <Delay = 1.29>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %.loopexit39_ifconv.loopexit.exitStub, i1 0, void %.critedge.exitStub"   --->   Operation 111 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.29>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%i_48_load = load i4 %i_48"   --->   Operation 113 'load' 'i_48_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%xDiff_2_phi_load = load i2 %xDiff_2_phi"   --->   Operation 114 'load' 'xDiff_2_phi_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%yDiff_2_phi_load = load i2 %yDiff_2_phi"   --->   Operation 115 'load' 'yDiff_2_phi_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %yDiff_2_phi_out, i2 %yDiff_2_phi_load"   --->   Operation 116 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %xDiff_2_phi_out, i2 %xDiff_2_phi_load"   --->   Operation 117 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %i_50_out, i4 %i_48_load"   --->   Operation 118 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln205 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %xDiff_2_out, i2 %xDiff_2" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 119 'write' 'write_ln205' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %yDiff_2_out, i2 %yDiff_2" [DynMap/DynMap_4HLS.cpp:218]   --->   Operation 120 'write' 'write_ln218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 121 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [23]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [33]  (1.3 ns)

 <State 2>: 4.57ns
The critical path consists of the following:
	'load' operation ('i_48_load_1', DynMap/DynMap_4HLS.cpp:233) on local variable 'i' [67]  (0 ns)
	'icmp' operation ('icmp_ln233', DynMap/DynMap_4HLS.cpp:233) [72]  (0.965 ns)
	'select' operation ('select_ln199', DynMap/DynMap_4HLS.cpp:199) [73]  (0.836 ns)
	'getelementptr' operation ('allocated_tiles_shapes_values_addr', DynMap/DynMap_4HLS.cpp:234) [101]  (0 ns)
	'load' operation ('allocated_tiles_shapes_values_load', DynMap/DynMap_4HLS.cpp:234) on array 'allocated_tiles_shapes_values' [102]  (2.77 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'load' operation ('allocated_tiles_shapes_values_load', DynMap/DynMap_4HLS.cpp:234) on array 'allocated_tiles_shapes_values' [102]  (2.77 ns)

 <State 4>: 5.79ns
The critical path consists of the following:
	'load' operation ('bpsStride_0_load', DynMap/DynMap_4HLS.cpp:202) on array 'bpsStride_0' [76]  (1.75 ns)
	'sub' operation ('x_2_mid1', DynMap/DynMap_4HLS.cpp:202) [78]  (0.632 ns)
	'select' operation ('empty_229', DynMap/DynMap_4HLS.cpp:202) [87]  (0 ns)
	'select' operation ('select_ln205_1', DynMap/DynMap_4HLS.cpp:205) [88]  (0 ns)
	'select' operation ('select_ln199_1', DynMap/DynMap_4HLS.cpp:199) [90]  (0.836 ns)
	'getelementptr' operation ('xy2Tile_addr', DynMap/DynMap_4HLS.cpp:199) [92]  (0 ns)
	'load' operation ('xy2Tile_load', DynMap/DynMap_4HLS.cpp:199) on array 'xy2Tile' [93]  (1.75 ns)
	blocking operation 0.813 ns on control path)

 <State 5>: 4.02ns
The critical path consists of the following:
	'load' operation ('xy2Tile_load', DynMap/DynMap_4HLS.cpp:199) on array 'xy2Tile' [93]  (1.75 ns)
	'icmp' operation ('icmp_ln234', DynMap/DynMap_4HLS.cpp:234) [103]  (0.965 ns)
	blocking operation 1.3 ns on control path)

 <State 6>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [131]  (1.3 ns)
	'phi' operation ('UnifiedRetVal') [131]  (0 ns)

 <State 7>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [131]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
