{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700230652087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700230652088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 11:17:32 2023 " "Processing started: Fri Nov 17 11:17:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700230652088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700230652088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProj -c finalProj " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProj -c finalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700230652088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700230652179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700230652179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGASyncEnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGASyncEnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGASyncEnt-VGASyncEnt_arch " "Found design unit 1: VGASyncEnt-VGASyncEnt_arch" {  } { { "VGASyncEnt.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/VGASyncEnt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700230657292 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGASyncEnt " "Found entity 1: VGASyncEnt" {  } { { "VGASyncEnt.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/VGASyncEnt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700230657292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700230657292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RGBtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RGBtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGBtest-RGBtest_arch " "Found design unit 1: RGBtest-RGBtest_arch" {  } { { "RGBtest.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/RGBtest.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700230657292 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGBtest " "Found entity 1: RGBtest" {  } { { "RGBtest.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/RGBtest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700230657292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700230657292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGASyncEnt " "Elaborating entity \"VGASyncEnt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700230657326 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_20Hz VGASyncEnt.vhd(8) " "VHDL Signal Declaration warning at VGASyncEnt.vhd(8): used implicit default value for signal \"clk_20Hz\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGASyncEnt.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/VGASyncEnt.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700230657327 "|VGASyncEnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lines VGASyncEnt.vhd(32) " "VHDL Process Statement warning at VGASyncEnt.vhd(32): signal \"lines\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGASyncEnt.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/VGASyncEnt.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700230657328 "|VGASyncEnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vA VGASyncEnt.vhd(32) " "VHDL Process Statement warning at VGASyncEnt.vhd(32): signal \"vA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGASyncEnt.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/VGASyncEnt.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700230657328 "|VGASyncEnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vB VGASyncEnt.vhd(32) " "VHDL Process Statement warning at VGASyncEnt.vhd(32): signal \"vB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGASyncEnt.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/VGASyncEnt.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700230657328 "|VGASyncEnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_cycle VGASyncEnt.vhd(33) " "VHDL Process Statement warning at VGASyncEnt.vhd(33): signal \"clock_cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGASyncEnt.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/VGASyncEnt.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700230657328 "|VGASyncEnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hA VGASyncEnt.vhd(33) " "VHDL Process Statement warning at VGASyncEnt.vhd(33): signal \"hA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGASyncEnt.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/VGASyncEnt.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700230657328 "|VGASyncEnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hB VGASyncEnt.vhd(33) " "VHDL Process Statement warning at VGASyncEnt.vhd(33): signal \"hB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGASyncEnt.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/VGASyncEnt.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700230657328 "|VGASyncEnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vPos_s VGASyncEnt.vhd(34) " "VHDL Process Statement warning at VGASyncEnt.vhd(34): signal \"vPos_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGASyncEnt.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/VGASyncEnt.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700230657328 "|VGASyncEnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hPos_s VGASyncEnt.vhd(34) " "VHDL Process Statement warning at VGASyncEnt.vhd(34): signal \"hPos_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGASyncEnt.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/VGASyncEnt.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700230657328 "|VGASyncEnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vSync_s VGASyncEnt.vhd(35) " "VHDL Process Statement warning at VGASyncEnt.vhd(35): signal \"vSync_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGASyncEnt.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/VGASyncEnt.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700230657328 "|VGASyncEnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hSync_s VGASyncEnt.vhd(35) " "VHDL Process Statement warning at VGASyncEnt.vhd(35): signal \"hSync_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGASyncEnt.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/VGASyncEnt.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700230657328 "|VGASyncEnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hEn VGASyncEnt.vhd(36) " "VHDL Process Statement warning at VGASyncEnt.vhd(36): signal \"hEn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGASyncEnt.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/VGASyncEnt.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700230657328 "|VGASyncEnt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vEn VGASyncEnt.vhd(36) " "VHDL Process Statement warning at VGASyncEnt.vhd(36): signal \"vEn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGASyncEnt.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/VGASyncEnt.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700230657328 "|VGASyncEnt"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clk_20Hz GND " "Pin \"clk_20Hz\" is stuck at GND" {  } { { "VGASyncEnt.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/PROJETOFINAL/VGASyncEnt.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700230657713 "|VGASyncEnt|clk_20Hz"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700230657713 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700230657765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700230658090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700230658090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700230658118 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700230658118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700230658118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700230658118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1007 " "Peak virtual memory: 1007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700230658122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 11:17:38 2023 " "Processing ended: Fri Nov 17 11:17:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700230658122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700230658122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700230658122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700230658122 ""}
