
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 50 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 50 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9141944 heartbeat IPC: 1.94335 cumulative IPC: 1.94335 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14115258 heartbeat IPC: 2.01073 cumulative IPC: 1.97647 (Simulation time: 0 hr 3 min 7 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18714549 heartbeat IPC: 2.17425 cumulative IPC: 2.03827 (Simulation time: 0 hr 4 min 14 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23748570 heartbeat IPC: 1.98648 cumulative IPC: 2.02507 (Simulation time: 0 hr 5 min 23 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28528989 heartbeat IPC: 2.09187 cumulative IPC: 2.03809 (Simulation time: 0 hr 6 min 32 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33018958 heartbeat IPC: 2.22719 cumulative IPC: 2.06734 (Simulation time: 0 hr 7 min 37 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37362606 heartbeat IPC: 2.30221 cumulative IPC: 2.09792 (Simulation time: 0 hr 8 min 42 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 41715881 heartbeat IPC: 2.29712 cumulative IPC: 2.12091 (Simulation time: 0 hr 9 min 46 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46051623 heartbeat IPC: 2.30641 cumulative IPC: 2.14003 (Simulation time: 0 hr 10 min 48 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 50398936 heartbeat IPC: 2.30027 cumulative IPC: 2.15504 (Simulation time: 0 hr 11 min 50 sec) 
Finished CPU 0 instructions: 100000001 cycles: 46402747 cumulative IPC: 2.15504 (Simulation time: 0 hr 11 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.15504 instructions: 100000001 cycles: 46402747
cpu0_DTLB TOTAL     ACCESS:   40467034  HIT:   40459085  MISS:       7949
cpu0_DTLB LOAD      ACCESS:   32304000  HIT:   32301134  MISS:       2866
cpu0_DTLB RFO       ACCESS:    8163034  HIT:    8157951  MISS:       5083
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.6369 cycles
cpu0_ITLB TOTAL     ACCESS:     799151  HIT:     799044  MISS:        107
cpu0_ITLB LOAD      ACCESS:     799151  HIT:     799044  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64590  HIT:      64254  MISS:        336
cpu0_L1I LOAD      ACCESS:      64590  HIT:      64254  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 319.315 cycles
cpu0_STLB TOTAL     ACCESS:       8056  HIT:       7276  MISS:        780
cpu0_STLB LOAD      ACCESS:       2973  HIT:       2806  MISS:        167
cpu0_STLB RFO       ACCESS:       5083  HIT:       4470  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 178.888 cycles
cpu0_L1D TOTAL     ACCESS:   32337102  HIT:   31871384  MISS:     465718
cpu0_L1D LOAD      ACCESS:   28658077  HIT:   28501527  MISS:     156550
cpu0_L1D RFO       ACCESS:    3678254  HIT:    3369269  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        771  HIT:        588  MISS:        183
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 324.069 cycles
cpu0_L2C TOTAL     ACCESS:     772856  HIT:     485664  MISS:     287192
cpu0_L2C LOAD      ACCESS:     156886  HIT:     142196  MISS:      14690
cpu0_L2C RFO       ACCESS:     308985  HIT:      36537  MISS:     272448
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306802  HIT:     306765  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        183  HIT:        166  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 508.027 cycles
LLC TOTAL     ACCESS:     558035  HIT:     276339  MISS:     281696
LLC LOAD      ACCESS:      14690  HIT:      11752  MISS:       2938
LLC RFO       ACCESS:     272307  HIT:     115491  MISS:     156816
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     271021  HIT:     149087  MISS:     121934
LLC TRANSLATION ACCESS:         17  HIT:          9  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 496.541 cycles
Insertion Distribution: 
	LOAD 0 0 4202 35 
	RFO 6073 0 46952 134534 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 122567 
	 0 0 15 5 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2372  ROW_BUFFER_MISS:     157385
 DBUS AVG_CONGESTED_CYCLE:    3.99102
 WQ ROW_BUFFER_HIT:      14401  ROW_BUFFER_MISS:     137988  FULL:       1973


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.943
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

