C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis   -part M2S010  -package TQ144  -grade STD    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\synlog\report\MyFirstProject_fpga_mapper.xml  -top_level_module  work.MyFirstProject  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.edn   -freq 100.000   -tcl  E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\designer\MyFirstProject\synthesis.fdc  E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\synwork\MyFirstProject_prem.srd  -sap  E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.sap  -otap  E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.tap  -omap  E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.map  -devicelib  C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.v  -sap  E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.sap  -ologparam  E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\syntmp\MyFirstProject.plg  -osyn  E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.srm  -prjdir  E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\  -prjname  MyFirstProject_syn  -log  E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\synlog\MyFirstProject_fpga_mapper.srr 
rc:1 success:1 runtime:2
file:E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\scratchproject.prs|io:o|time:1505822120|size:2831|exec:0
file:E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.edn|io:o|time:1505822123|size:119930|exec:0
file:E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\designer\MyFirstProject\synthesis.fdc|io:i|time:1505822119|size:54|exec:0
file:E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\synwork\MyFirstProject_prem.srd|io:i|time:1505822122|size:58128|exec:0
file:E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.sap|io:o|time:1505822122|size:1039|exec:0
file:E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.tap|io:o|time:0|size:0|exec:0
file:E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.map|io:o|time:1505822124|size:28|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1487934428|size:16359|exec:0
file:E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.sap|io:o|time:1505822122|size:1039|exec:0
file:E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\syntmp\MyFirstProject.plg|io:o|time:1505822124|size:701|exec:0
file:E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.srm|io:o|time:1505822123|size:6669|exec:0
file:E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\synlog\MyFirstProject_fpga_mapper.srr|io:o|time:1505822124|size:17832|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\m_generic.exe|io:i|time:1485297362|size:17958400|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_generic.exe|io:i|time:1485298914|size:32495616|exec:1
