# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2.3.srcs/sources_1/new/lab2.3" \

# Do not sort compile order
nosort
