Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Tue Sep 27 14:10:30 2022
| Host              : c2 running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing -max_paths 10 -file ./report/simd_array_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.412ns (25.323%)  route 1.215ns (74.677%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     0.000    bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.078     0.078 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]/Q
                         net (fo=5, unplaced)         0.172     0.250    bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.400 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/m_axi_gmem0_WVALID_INST_0_i_1/O
                         net (fo=6, unplaced)         0.207     0.607    bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]_0
                         LUT6 (Prop_LUT6_I4_O)        0.038     0.645 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/bus_equal_gen.WLAST_Dummy_i_3/O
                         net (fo=7, unplaced)         0.210     0.855    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mOutPtr_reg[0]_0
                         LUT4 (Prop_LUT4_I1_O)        0.038     0.893 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_43/O
                         net (fo=9, unplaced)         0.216     1.109    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_43_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.147 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_42/O
                         net (fo=3, unplaced)         0.191     1.338    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_42_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.408 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_2/O
                         net (fo=2, unplaced)         0.219     1.627    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/rnext[6]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     3.000    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.279     2.686    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                          2.686    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.380ns (24.611%)  route 1.164ns (75.389%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     0.000    bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.078     0.078 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]/Q
                         net (fo=5, unplaced)         0.172     0.250    bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.400 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/m_axi_gmem0_WVALID_INST_0_i_1/O
                         net (fo=6, unplaced)         0.207     0.607    bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]_0
                         LUT6 (Prop_LUT6_I4_O)        0.038     0.645 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/bus_equal_gen.WLAST_Dummy_i_3/O
                         net (fo=7, unplaced)         0.210     0.855    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mOutPtr_reg[0]_0
                         LUT4 (Prop_LUT4_I1_O)        0.038     0.893 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_43/O
                         net (fo=9, unplaced)         0.216     1.109    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_43_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.147 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_42/O
                         net (fo=3, unplaced)         0.191     1.338    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_42_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.038     1.376 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_1/O
                         net (fo=2, unplaced)         0.168     1.544    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/rnext[7]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     3.000    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.274     2.691    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                          2.691    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/DINADIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.329ns (21.875%)  route 1.175ns (78.125%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/Q
                         net (fo=2, unplaced)         0.092     0.169    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_5_0[10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.269 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_6/O
                         net (fo=1, unplaced)         0.185     0.454    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_6_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.492 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_3/O
                         net (fo=11, unplaced)        0.220     0.712    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/opcode_read_reg_920_reg[9]
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.750 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/mem_reg_i_79/O
                         net (fo=18, unplaced)        0.232     0.982    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.020 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_44/O
                         net (fo=32, unplaced)        0.245     1.265    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_44_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.303 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_24/O
                         net (fo=2, unplaced)         0.201     1.504    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_24_n_0
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     3.000    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_DINADIN[0])
                                                     -0.307     2.658    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                          2.658    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.380ns (25.300%)  route 1.122ns (74.700%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     0.000    bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.078     0.078 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]/Q
                         net (fo=5, unplaced)         0.172     0.250    bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.400 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/m_axi_gmem0_WVALID_INST_0_i_1/O
                         net (fo=6, unplaced)         0.207     0.607    bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]_0
                         LUT6 (Prop_LUT6_I4_O)        0.038     0.645 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/bus_equal_gen.WLAST_Dummy_i_3/O
                         net (fo=7, unplaced)         0.210     0.855    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mOutPtr_reg[0]_0
                         LUT4 (Prop_LUT4_I1_O)        0.038     0.893 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_43/O
                         net (fo=9, unplaced)         0.216     1.109    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_43_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.147 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_42/O
                         net (fo=3, unplaced)         0.191     1.338    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_42_n_0
                         LUT2 (Prop_LUT2_I1_O)        0.038     1.376 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_3/O
                         net (fo=2, unplaced)         0.126     1.502    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/rnext[5]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     3.000    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.294     2.671    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/DINADIN[7]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.329ns (21.919%)  route 1.172ns (78.081%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/Q
                         net (fo=2, unplaced)         0.092     0.169    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_5_0[10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.269 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_6/O
                         net (fo=1, unplaced)         0.185     0.454    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_6_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.492 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_3/O
                         net (fo=11, unplaced)        0.220     0.712    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/opcode_read_reg_920_reg[9]
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.750 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/mem_reg_i_79/O
                         net (fo=18, unplaced)        0.232     0.982    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.020 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_44/O
                         net (fo=32, unplaced)        0.245     1.265    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_44_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.303 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_17/O
                         net (fo=2, unplaced)         0.198     1.501    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_17_n_0
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     3.000    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_DINADIN[7])
                                                     -0.270     2.695    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                          2.695    
                         arrival time                          -1.501    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/DINBDIN[7]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.329ns (21.948%)  route 1.170ns (78.052%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/Q
                         net (fo=2, unplaced)         0.092     0.169    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_5_0[10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.269 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_6/O
                         net (fo=1, unplaced)         0.185     0.454    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_6_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.492 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_3/O
                         net (fo=11, unplaced)        0.220     0.712    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/opcode_read_reg_920_reg[9]
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.750 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/mem_reg_i_79/O
                         net (fo=18, unplaced)        0.232     0.982    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.020 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_44/O
                         net (fo=32, unplaced)        0.245     1.265    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_44_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.303 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_33/O
                         net (fo=2, unplaced)         0.196     1.499    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_33_n_0
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/DINBDIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     3.000    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_DINBDIN[7])
                                                     -0.269     2.696    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                          2.696    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/DINBDIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.329ns (21.992%)  route 1.167ns (78.008%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/Q
                         net (fo=2, unplaced)         0.092     0.169    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_5_0[10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.269 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_6/O
                         net (fo=1, unplaced)         0.185     0.454    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_6_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.492 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_3/O
                         net (fo=11, unplaced)        0.220     0.712    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/opcode_read_reg_920_reg[9]
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.750 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/mem_reg_i_79/O
                         net (fo=18, unplaced)        0.232     0.982    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.020 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_44/O
                         net (fo=32, unplaced)        0.245     1.265    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_44_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.303 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_40/O
                         net (fo=2, unplaced)         0.193     1.496    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_40_n_0
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     3.000    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_DINBDIN[0])
                                                     -0.268     2.697    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                          2.697    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/DINADIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.329ns (22.457%)  route 1.136ns (77.543%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/Q
                         net (fo=2, unplaced)         0.092     0.169    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_5_0[10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.269 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_6/O
                         net (fo=1, unplaced)         0.185     0.454    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_6_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.492 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_3/O
                         net (fo=11, unplaced)        0.220     0.712    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/opcode_read_reg_920_reg[9]
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.750 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/mem_reg_i_79/O
                         net (fo=18, unplaced)        0.232     0.982    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.020 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_44/O
                         net (fo=32, unplaced)        0.245     1.265    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_44_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.303 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_16/O
                         net (fo=2, unplaced)         0.162     1.465    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_16_n_0
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     3.000    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_DINADIN[8])
                                                     -0.285     2.680    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                          2.680    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/DINADIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.329ns (22.643%)  route 1.124ns (77.357%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/Q
                         net (fo=2, unplaced)         0.092     0.169    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_5_0[10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.269 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_6/O
                         net (fo=1, unplaced)         0.185     0.454    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_6_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.492 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_3/O
                         net (fo=11, unplaced)        0.220     0.712    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/opcode_read_reg_920_reg[9]
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.750 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/mem_reg_i_79/O
                         net (fo=18, unplaced)        0.232     0.982    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.020 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_44/O
                         net (fo=32, unplaced)        0.245     1.265    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_44_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.303 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_22/O
                         net (fo=2, unplaced)         0.150     1.453    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_22_n_0
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     3.000    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_DINADIN[2])
                                                     -0.285     2.680    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                          2.680    
                         arrival time                          -1.453    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/DINADIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.329ns (22.705%)  route 1.120ns (77.295%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/opcode_read_reg_920_reg[12]/Q
                         net (fo=2, unplaced)         0.092     0.169    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_5_0[10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.269 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_6/O
                         net (fo=1, unplaced)         0.185     0.454    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_6_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.492 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_3/O
                         net (fo=11, unplaced)        0.220     0.712    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/opcode_read_reg_920_reg[9]
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.750 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_resp_to_user/mem_reg_i_79/O
                         net (fo=18, unplaced)        0.232     0.982    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.020 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_44/O
                         net (fo=32, unplaced)        0.245     1.265    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_44_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.303 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_9__1/O
                         net (fo=2, unplaced)         0.146     1.449    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_9__1_n_0
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     3.000    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_DINADIN[15])
                                                     -0.288     2.677    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                          2.677    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                  1.228    




