$date
	Sat Apr 20 14:24:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BiDir_ShiftRegister_tb $end
$var wire 3 ! output_data [2:0] $end
$var reg 1 " CLK $end
$var reg 1 # RST $end
$var reg 1 $ dir $end
$var reg 1 % input_data $end
$var integer 32 & clk_pulse [31:0] $end
$scope module BiDir_ShiftRegister_inst $end
$var wire 1 " CLK $end
$var wire 1 # RST $end
$var wire 1 $ dir $end
$var wire 1 % input_data $end
$var parameter 32 ' N $end
$var reg 3 ( output_data [2:0] $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 '
$end
#0
$dumpvars
bx )
bx (
b0 &
x%
x$
x#
0"
bx !
$end
#1
b0xx !
b0xx (
b10 )
b1 &
1"
0%
1$
0#
#2
b10 &
0"
#3
b10x !
b10x (
b10 )
1%
b11 &
1"
#4
b100 &
0"
#5
b110 !
b110 (
b10 )
b101 &
1"
#6
b110 &
0"
#7
b111 !
b111 (
b10 )
b111 &
1"
#8
b1000 &
0"
#9
b10 )
b1001 &
1"
#10
b1010 &
0"
#11
b10 )
b1011 &
1"
#12
b1100 &
0"
#13
b10 )
b1101 &
1"
#14
b1110 &
0"
#15
b11 !
b11 (
b10 )
0%
b1111 &
1"
#16
b10000 &
0"
#17
b101 !
b101 (
b10 )
1%
b10001 &
1"
#18
b10010 &
0"
#19
b110 !
b110 (
b10 )
b10011 &
1"
#20
b10100 &
0"
#21
b11 !
b11 (
b10 )
0%
b10101 &
1"
#22
b10110 &
0"
#23
b101 !
b101 (
b10 )
1%
b10111 &
1"
#24
b11000 &
0"
#25
b110 !
b110 (
b10 )
b11001 &
1"
#26
b11010 &
0"
#27
b11 !
b11 (
b10 )
0%
b11011 &
1"
#28
b11100 &
0"
#29
b101 !
b101 (
b10 )
1%
b11101 &
1"
#30
b11110 &
0"
#31
b10 !
b10 (
b10 )
0$
0%
b11111 &
1"
#32
b100000 &
0"
#33
b101 !
b101 (
b10 )
1%
b100001 &
1"
#34
b100010 &
0"
#35
b10 !
b10 (
b10 )
0%
b100011 &
1"
#36
b100100 &
0"
#37
b101 !
b101 (
b10 )
1%
b100101 &
1"
#38
b100110 &
0"
#39
b11 !
b11 (
b10 )
b100111 &
1"
#40
b101000 &
0"
#41
b110 !
b110 (
b10 )
0%
b101001 &
1"
#42
b101010 &
0"
#43
b101 !
b101 (
b10 )
1%
b101011 &
1"
#44
b101100 &
0"
#45
b10 !
b10 (
b10 )
0%
b101101 &
1"
#46
b101110 &
0"
#47
b100 !
b100 (
b10 )
b101111 &
1"
#48
b110000 &
0"
#49
b0 !
b0 (
b10 )
b110001 &
1"
#50
b110010 &
0"
#51
b1 !
b1 (
b10 )
1%
b110011 &
1"
#52
b110100 &
0"
#53
b10 !
b10 (
b10 )
0%
b110101 &
1"
#54
b110110 &
0"
#55
b101 !
b101 (
b10 )
1%
b110111 &
1"
#56
b111000 &
0"
#57
b11 !
b11 (
b10 )
b111001 &
1"
#58
b111010 &
0"
#59
b111 !
b111 (
b10 )
b111011 &
1"
#60
b111100 &
0"
#61
b0 !
b0 (
b10 )
1#
b111101 &
1"
#62
b111110 &
0"
#63
b10 )
0%
b111111 &
1"
#64
b1000000 &
0"
#65
