$date
	Sat Nov 14 21:05:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module hello_world_tb $end
$var wire 1 ! b $end
$var reg 1 " a $end
$var reg 1 # c $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 ! b $end
$var wire 1 # c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0"
0!
$end
#30
1!
1"
#60
0!
0"
#90
1!
1"
#120
