np	,	V_24
a370_get_tclk_freq	,	F_1
mult	,	V_12
A370_CPU_TO_HCLK	,	V_18
a370_get_clk_ratio	,	F_6
__iomem	,	T_3
A370_CPU_TO_NBCLK	,	V_16
cgnp	,	V_25
tclk_freq_select	,	V_2
a370_hclk_ratios	,	V_19
SARL_A370_SSCG_ENABLE	,	V_22
a370_dramclk_ratios	,	V_21
device_node	,	V_23
cpu_freq	,	V_6
a370_clk_init	,	F_8
a370_tclk_freqs	,	V_5
cpu_freq_select	,	V_7
u32	,	T_1
of_find_compatible_node	,	F_9
mvebu_clk_gating_setup	,	F_11
a370_gating_desc	,	V_27
SARL_A370_PCLK_FREQ_OPT	,	V_8
id	,	V_11
mvebu_coreclk_setup	,	F_10
ARRAY_SIZE	,	F_4
"CPU freq select unsupported %d\n"	,	L_1
a370_coreclks	,	V_26
SARL_A370_TCLK_FREQ_OPT_MASK	,	V_4
a370_nbclk_ratios	,	V_17
u8	,	T_4
readl	,	F_2
a370_cpu_freqs	,	V_10
sar	,	V_1
"marvell,armada-370-gating-clock"	,	L_2
a370_get_cpu_freq	,	F_3
a370_is_sscg_enabled	,	F_7
SARL_A370_PCLK_FREQ_OPT_MASK	,	V_9
A370_CPU_TO_DRAMCLK	,	V_20
opt	,	V_13
SARL_A370_TCLK_FREQ_OPT	,	V_3
SARL_A370_FAB_FREQ_OPT	,	V_14
__init	,	T_2
pr_err	,	F_5
SARL_A370_FAB_FREQ_OPT_MASK	,	V_15
