0.7
2020.1
May 27 2020
20:09:33
C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim/detect_machine_tb_time_impl.v,1704549419,verilog,,C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v,,detect_machine;glbl,,,,,,,,
C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v,1704373364,verilog,,,,detect_machine_tb,,,,,,,,
