
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse twofish.vhd
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2852.445 ; gain = 2.020 ; free physical = 299579 ; free virtual = 383550
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256" "*.svh"]] 
# }
# synth_design -top twofish_whit_keysched256 \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top twofish_whit_keysched256 -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 48982
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2852.594 ; gain = 0.000 ; free physical = 299066 ; free virtual = 383038
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'twofish_whit_keysched256' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:7535]
INFO: [Synth 8-3491] module 'h_256' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6676' bound to instance 'upper_h1' of component 'h_256' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:7648]
INFO: [Synth 8-638] synthesizing module 'h_256' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6687]
INFO: [Synth 8-3491] module 'q1' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:199' bound to instance 'first_q1_1' of component 'q1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6732]
INFO: [Synth 8-638] synthesizing module 'q1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'q1' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:207]
INFO: [Synth 8-3491] module 'q0' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:44' bound to instance 'first_q0_1' of component 'q0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6738]
INFO: [Synth 8-638] synthesizing module 'q0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'q0' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:51]
INFO: [Synth 8-3491] module 'q0' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:44' bound to instance 'first_q0_2' of component 'q0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6744]
INFO: [Synth 8-3491] module 'q1' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:199' bound to instance 'first_q1_2' of component 'q1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6750]
INFO: [Synth 8-3491] module 'q1' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:199' bound to instance 'second_q1_1' of component 'q1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6761]
INFO: [Synth 8-3491] module 'q1' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:199' bound to instance 'second_q1_2' of component 'q1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6767]
INFO: [Synth 8-3491] module 'q0' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:44' bound to instance 'second_q0_1' of component 'q0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6773]
INFO: [Synth 8-3491] module 'q0' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:44' bound to instance 'second_q0_2' of component 'q0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6779]
INFO: [Synth 8-3491] module 'q0' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:44' bound to instance 'third_q0_1' of component 'q0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6790]
INFO: [Synth 8-3491] module 'q1' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:199' bound to instance 'third_q1_1' of component 'q1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6795]
INFO: [Synth 8-3491] module 'q0' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:44' bound to instance 'third_q0_2' of component 'q0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6800]
INFO: [Synth 8-3491] module 'q1' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:199' bound to instance 'third_q1_2' of component 'q1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6805]
INFO: [Synth 8-3491] module 'q0' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:44' bound to instance 'fourth_q0_1' of component 'q0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6816]
INFO: [Synth 8-3491] module 'q0' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:44' bound to instance 'fourth_q0_2' of component 'q0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6821]
INFO: [Synth 8-3491] module 'q1' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:199' bound to instance 'fourth_q1_1' of component 'q1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6826]
INFO: [Synth 8-3491] module 'q1' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:199' bound to instance 'fourth_q1_2' of component 'q1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6831]
INFO: [Synth 8-3491] module 'q1' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:199' bound to instance 'fifth_q1_1' of component 'q1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6841]
INFO: [Synth 8-3491] module 'q0' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:44' bound to instance 'fifth_q0_1' of component 'q0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6846]
INFO: [Synth 8-3491] module 'q1' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:199' bound to instance 'fifth_q1_2' of component 'q1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6851]
INFO: [Synth 8-3491] module 'q0' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:44' bound to instance 'fifth_q0_2' of component 'q0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6856]
INFO: [Synth 8-3491] module 'mds' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:423' bound to instance 'mds_table' of component 'mds' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6863]
INFO: [Synth 8-638] synthesizing module 'mds' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:438]
INFO: [Synth 8-3491] module 'mul_ef' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:355' bound to instance 'y0_times_ef' of component 'mul_ef' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:465]
INFO: [Synth 8-638] synthesizing module 'mul_ef' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:363]
INFO: [Synth 8-256] done synthesizing module 'mul_ef' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:363]
INFO: [Synth 8-3491] module 'mul_5b' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:391' bound to instance 'y0_times_5b' of component 'mul_5b' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:471]
INFO: [Synth 8-638] synthesizing module 'mul_5b' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:398]
INFO: [Synth 8-256] done synthesizing module 'mul_5b' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:398]
INFO: [Synth 8-3491] module 'mul_ef' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:355' bound to instance 'y1_times_ef' of component 'mul_ef' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:477]
INFO: [Synth 8-3491] module 'mul_5b' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:391' bound to instance 'y1_times_5b' of component 'mul_5b' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:483]
INFO: [Synth 8-3491] module 'mul_ef' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:355' bound to instance 'y2_times_ef' of component 'mul_ef' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:489]
INFO: [Synth 8-3491] module 'mul_5b' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:391' bound to instance 'y2_times_5b' of component 'mul_5b' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:495]
INFO: [Synth 8-3491] module 'mul_ef' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:355' bound to instance 'y3_times_ef' of component 'mul_ef' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:501]
INFO: [Synth 8-3491] module 'mul_5b' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:391' bound to instance 'y3_times_5b' of component 'mul_5b' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:507]
INFO: [Synth 8-256] done synthesizing module 'mds' (5#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'h_256' (6#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6687]
INFO: [Synth 8-3491] module 'h_256' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6676' bound to instance 'lower_h1' of component 'h_256' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:7659]
INFO: [Synth 8-637] synthesizing blackbox instance 'pht_transform1' of component 'pht' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:7674]
INFO: [Synth 8-3491] module 'h_256' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6676' bound to instance 'upper_h2' of component 'h_256' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:7688]
INFO: [Synth 8-3491] module 'h_256' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6676' bound to instance 'lower_h2' of component 'h_256' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:7699]
INFO: [Synth 8-637] synthesizing blackbox instance 'pht_transform2' of component 'pht' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:7714]
INFO: [Synth 8-3491] module 'h_256' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6676' bound to instance 'upper_h3' of component 'h_256' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:7728]
INFO: [Synth 8-3491] module 'h_256' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6676' bound to instance 'lower_h3' of component 'h_256' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:7739]
INFO: [Synth 8-637] synthesizing blackbox instance 'pht_transform3' of component 'pht' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:7754]
INFO: [Synth 8-3491] module 'h_256' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6676' bound to instance 'upper_h4' of component 'h_256' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:7768]
INFO: [Synth 8-3491] module 'h_256' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:6676' bound to instance 'lower_h4' of component 'h_256' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:7779]
INFO: [Synth 8-637] synthesizing blackbox instance 'pht_transform4' of component 'pht' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:7794]
INFO: [Synth 8-256] done synthesizing module 'twofish_whit_keysched256' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:7535]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2852.594 ; gain = 0.000 ; free physical = 299428 ; free virtual = 383410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2852.594 ; gain = 0.000 ; free physical = 300450 ; free virtual = 384428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 300411 ; free virtual = 384389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 300494 ; free virtual = 384472
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'h_256:/first_q1_1' (q1) to 'h_256:/first_q1_2'
INFO: [Synth 8-223] decloning instance 'h_256:/first_q0_1' (q0) to 'h_256:/first_q0_2'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 32    
	   4 Input      8 Bit         XORs := 32    
	   3 Input      4 Bit         XORs := 288   
	   2 Input      4 Bit         XORs := 288   
	   2 Input      1 Bit         XORs := 544   
	   3 Input      1 Bit         XORs := 160   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:48 ; elapsed = 00:02:55 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 322831 ; free virtual = 406863
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:02:56 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 323441 ; free virtual = 407472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:52 ; elapsed = 00:02:59 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 323188 ; free virtual = 407220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:57 ; elapsed = 00:03:04 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 323126 ; free virtual = 407154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:57 ; elapsed = 00:03:04 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 323117 ; free virtual = 407146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:57 ; elapsed = 00:03:04 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 323117 ; free virtual = 407146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:57 ; elapsed = 00:03:04 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 323117 ; free virtual = 407146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:57 ; elapsed = 00:03:04 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 323117 ; free virtual = 407146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:57 ; elapsed = 00:03:04 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 323117 ; free virtual = 407146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pht           |         4|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |pht_bbox |     4|
|5     |LUT2     |   370|
|6     |LUT3     |    64|
|7     |LUT4     |    76|
|8     |LUT5     |   549|
|9     |LUT6     |  2247|
|10    |IBUF     |   256|
|11    |OBUF     |   256|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4074|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:57 ; elapsed = 00:03:04 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 323117 ; free virtual = 407146
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:57 ; elapsed = 00:03:04 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 323119 ; free virtual = 407147
Synthesis Optimization Complete : Time (s): cpu = 00:02:57 ; elapsed = 00:03:04 . Memory (MB): peak = 2860.453 ; gain = 7.859 ; free physical = 323119 ; free virtual = 407147
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2881.555 ; gain = 0.000 ; free physical = 323161 ; free virtual = 407190
WARNING: [Netlist 29-101] Netlist 'twofish_whit_keysched256' is not ideal for floorplanning, since the cellview 'twofish_whit_keysched256' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'pht' instantiated as 'pht_transform1'. 4 instances of this cell are unresolved black boxes. [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/twofish.vhd:7674]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2881.555 ; gain = 0.000 ; free physical = 323769 ; free virtual = 407798
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2e18de27
INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:10 ; elapsed = 00:03:10 . Memory (MB): peak = 2881.555 ; gain = 29.109 ; free physical = 323974 ; free virtual = 408003
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/util_temp_twofish_whit_keysched256_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/timing_temp_twofish_whit_keysched256_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2986.223 ; gain = 104.668 ; free physical = 323570 ; free virtual = 407599
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/power_temp_twofish_whit_keysched256_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/twofish_256/power_temp_twofish_whit_keysched256_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.082 ; gain = 46.859 ; free physical = 323543 ; free virtual = 407572
INFO: [Common 17-206] Exiting Vivado at Wed May  4 17:00:12 2022...
real 231.57
user 233.09
sys 11.68
