<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LPCOpen Platform: CHIP: LPC13xx Clock Control block driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform
   &#160;<span id="projectnumber">v1.03</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for NXP LPC Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___c_l_o_c_k__13_x_x.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CHIP: LPC13xx Clock Control block driver</div>  </div>
<div class="ingroups"><a class="el" href="group___c_h_i_p__13_x_x___drivers.html">LPC13xx chip specific drivers</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___c_l_o_c_k__13_x_x___o_p_t_i_o_n_s"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x___o_p_t_i_o_n_s.html">CHIP: LPC13xx Clock Control driver options</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadec816f1cc26d1b3c4a954d5e791e9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gadec816f1cc26d1b3c4a954d5e791e9c0">SYSCTL_IRC_FREQ</a>&#160;&#160;&#160;(12000000)</td></tr>
<tr class="separator:gadec816f1cc26d1b3c4a954d5e791e9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gad62d0d49b3bbe1a99c92a4edf29e5c30"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gad62d0d49b3bbe1a99c92a4edf29e5c30">CHIP_SYSCTL_PLLCLKSRC_T</a> { <br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a37d972735f72955a65f80ab847e79b01">SYSCTL_PLLCLKSRC_IRC</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30af9e797188ff50eb46eff50659e4dbe5b">SYSCTL_PLLCLKSRC_MAINOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a52faf797cfb96cda0687491a1f934c41">SYSCTL_PLLCLKSRC_RESERVED1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a4601189c3ae5266a2082616dbc4fab88">SYSCTL_PLLCLKSRC_RESERVED2</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a37d972735f72955a65f80ab847e79b01">SYSCTL_PLLCLKSRC_IRC</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30acb025d21277a73d25f3086ef405344cd">SYSCTL_PLLCLKSRC_SYSOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a52faf797cfb96cda0687491a1f934c41">SYSCTL_PLLCLKSRC_RESERVED1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a4601189c3ae5266a2082616dbc4fab88">SYSCTL_PLLCLKSRC_RESERVED2</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a37d972735f72955a65f80ab847e79b01">SYSCTL_PLLCLKSRC_IRC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30af9e797188ff50eb46eff50659e4dbe5b">SYSCTL_PLLCLKSRC_MAINOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a52faf797cfb96cda0687491a1f934c41">SYSCTL_PLLCLKSRC_RESERVED1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a4601189c3ae5266a2082616dbc4fab88">SYSCTL_PLLCLKSRC_RESERVED2</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a37d972735f72955a65f80ab847e79b01">SYSCTL_PLLCLKSRC_IRC</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30acb025d21277a73d25f3086ef405344cd">SYSCTL_PLLCLKSRC_SYSOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a7e344210c9ee2a95648e631fd06fd725">SYSCTL_PLLCLKSRC_RESERVED</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#ggad62d0d49b3bbe1a99c92a4edf29e5c30a940cd48158affc7f8c410f08d4d7bbdb">SYSCTL_PLLCLKSRC_EXT_CLKIN</a>
<br/>
 }</td></tr>
<tr class="separator:gad62d0d49b3bbe1a99c92a4edf29e5c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de6d7e62fb6ffa2486df859e0ea2791"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga4de6d7e62fb6ffa2486df859e0ea2791">CHIP_WDTLFO_OSC_T</a> { <br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a00b717eac9d82eb53204fafc4a24d20e">WDTLFO_OSC_ILLEGAL</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a9d5ce7c463d889b447a61c7a9b485194">WDTLFO_OSC_0_60</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a122e7a533598abd278528a7600f38d98">WDTLFO_OSC_1_05</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791ac5a3acdcbcc47efb228c31f4c997bd82">WDTLFO_OSC_1_40</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a37b5aecf0a07d628c22a63cf55b1889a">WDTLFO_OSC_1_75</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a5161871736e5c7e91c785297c058e499">WDTLFO_OSC_2_10</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a33c76fcb7d1898176715c4a7552570ff">WDTLFO_OSC_2_40</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791acc596e9bc42552c4b28bbc3c1102926d">WDTLFO_OSC_2_70</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791acad3a2b9baadc71787d5e1b1cf2f6fdb">WDTLFO_OSC_3_00</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a70046a051de2e55a10b17b187da4af52">WDTLFO_OSC_3_25</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791ab99312b75254335a483c93eefbdf6fbd">WDTLFO_OSC_3_50</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791acf30baab85c586e421a7bf5fe9f661ef">WDTLFO_OSC_3_75</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a515a6e3bc93a00162f1f0552d1a81dff">WDTLFO_OSC_4_00</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a93b63ffa802f7d3b907865d0b5d9a903">WDTLFO_OSC_4_20</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791ada9ec9277bd20edcac235aed591e657b">WDTLFO_OSC_4_40</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a75531fa9be4c2a746f4c199e0217cbe5">WDTLFO_OSC_4_60</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a00b717eac9d82eb53204fafc4a24d20e">WDTLFO_OSC_ILLEGAL</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a9d5ce7c463d889b447a61c7a9b485194">WDTLFO_OSC_0_60</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a122e7a533598abd278528a7600f38d98">WDTLFO_OSC_1_05</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791ac5a3acdcbcc47efb228c31f4c997bd82">WDTLFO_OSC_1_40</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a37b5aecf0a07d628c22a63cf55b1889a">WDTLFO_OSC_1_75</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a5161871736e5c7e91c785297c058e499">WDTLFO_OSC_2_10</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a33c76fcb7d1898176715c4a7552570ff">WDTLFO_OSC_2_40</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791acc596e9bc42552c4b28bbc3c1102926d">WDTLFO_OSC_2_70</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791acad3a2b9baadc71787d5e1b1cf2f6fdb">WDTLFO_OSC_3_00</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a70046a051de2e55a10b17b187da4af52">WDTLFO_OSC_3_25</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791ab99312b75254335a483c93eefbdf6fbd">WDTLFO_OSC_3_50</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791acf30baab85c586e421a7bf5fe9f661ef">WDTLFO_OSC_3_75</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a515a6e3bc93a00162f1f0552d1a81dff">WDTLFO_OSC_4_00</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a93b63ffa802f7d3b907865d0b5d9a903">WDTLFO_OSC_4_20</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791ada9ec9277bd20edcac235aed591e657b">WDTLFO_OSC_4_40</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a75531fa9be4c2a746f4c199e0217cbe5">WDTLFO_OSC_4_60</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a00b717eac9d82eb53204fafc4a24d20e">WDTLFO_OSC_ILLEGAL</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a9d5ce7c463d889b447a61c7a9b485194">WDTLFO_OSC_0_60</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a122e7a533598abd278528a7600f38d98">WDTLFO_OSC_1_05</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791ac5a3acdcbcc47efb228c31f4c997bd82">WDTLFO_OSC_1_40</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a37b5aecf0a07d628c22a63cf55b1889a">WDTLFO_OSC_1_75</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a5161871736e5c7e91c785297c058e499">WDTLFO_OSC_2_10</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a33c76fcb7d1898176715c4a7552570ff">WDTLFO_OSC_2_40</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791acc596e9bc42552c4b28bbc3c1102926d">WDTLFO_OSC_2_70</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791acad3a2b9baadc71787d5e1b1cf2f6fdb">WDTLFO_OSC_3_00</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a70046a051de2e55a10b17b187da4af52">WDTLFO_OSC_3_25</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791ab99312b75254335a483c93eefbdf6fbd">WDTLFO_OSC_3_50</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791acf30baab85c586e421a7bf5fe9f661ef">WDTLFO_OSC_3_75</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a515a6e3bc93a00162f1f0552d1a81dff">WDTLFO_OSC_4_00</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a93b63ffa802f7d3b907865d0b5d9a903">WDTLFO_OSC_4_20</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791ada9ec9277bd20edcac235aed591e657b">WDTLFO_OSC_4_40</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga4de6d7e62fb6ffa2486df859e0ea2791a75531fa9be4c2a746f4c199e0217cbe5">WDTLFO_OSC_4_60</a>
<br/>
 }</td></tr>
<tr class="separator:ga4de6d7e62fb6ffa2486df859e0ea2791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12683fb0d46e215dcea8978a9a49c4b6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga12683fb0d46e215dcea8978a9a49c4b6">CHIP_SYSCTL_MAINCLKSRC_T</a> { <br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga12683fb0d46e215dcea8978a9a49c4b6a41a8ba076cd57444f65738f58af313ac">SYSCTL_MAINCLKSRC_IRC</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga12683fb0d46e215dcea8978a9a49c4b6a254236145522680bd65f696503a2be68">SYSCTL_MAINCLKSRC_PLLIN</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga12683fb0d46e215dcea8978a9a49c4b6a1852ca5d703aadc63f8fa579d6d0ec54">SYSCTL_MAINCLKSRC_LFOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga12683fb0d46e215dcea8978a9a49c4b6a3bbf7db262a214e29f7b97afe00b80c4">SYSCTL_MAINCLKSRC_WDTOSC</a> = SYSCTL_MAINCLKSRC_LFOSC, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga12683fb0d46e215dcea8978a9a49c4b6af8643f094004f07ce74762b8a01b3322">SYSCTL_MAINCLKSRC_PLLOUT</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga12683fb0d46e215dcea8978a9a49c4b6a41a8ba076cd57444f65738f58af313ac">SYSCTL_MAINCLKSRC_IRC</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga12683fb0d46e215dcea8978a9a49c4b6a254236145522680bd65f696503a2be68">SYSCTL_MAINCLKSRC_PLLIN</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga12683fb0d46e215dcea8978a9a49c4b6a3bbf7db262a214e29f7b97afe00b80c4">SYSCTL_MAINCLKSRC_WDTOSC</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga12683fb0d46e215dcea8978a9a49c4b6af8643f094004f07ce74762b8a01b3322">SYSCTL_MAINCLKSRC_PLLOUT</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga12683fb0d46e215dcea8978a9a49c4b6a41a8ba076cd57444f65738f58af313ac">SYSCTL_MAINCLKSRC_IRC</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga12683fb0d46e215dcea8978a9a49c4b6a254236145522680bd65f696503a2be68">SYSCTL_MAINCLKSRC_PLLIN</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga12683fb0d46e215dcea8978a9a49c4b6a3bbf7db262a214e29f7b97afe00b80c4">SYSCTL_MAINCLKSRC_WDTOSC</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga12683fb0d46e215dcea8978a9a49c4b6af8643f094004f07ce74762b8a01b3322">SYSCTL_MAINCLKSRC_PLLOUT</a>
<br/>
 }</td></tr>
<tr class="separator:ga12683fb0d46e215dcea8978a9a49c4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5dbe058e6fe8dc20c806e1067e902f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga9b5dbe058e6fe8dc20c806e1067e902f">CHIP_SYSCTL_CLOCK_T</a> { <br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faa6cb856a769f453f8b05021f81c1c712">SYSCTL_CLOCK_SYS</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fab681b08828130b4828253da5ff5be5ea">SYSCTL_CLOCK_ROM</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faba2049c6ce563e8760af4d89d46e4409">SYSCTL_CLOCK_RAM</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac437d566e2f4529e42dcc6e4404c31dd">SYSCTL_CLOCK_FLASHREG</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa7f97a8e728dd93c71e68467b73c92218">SYSCTL_CLOCK_FLASHARRAY</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa3cc11516ab792afc292c3f87dd34ceff">SYSCTL_CLOCK_I2C</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa38b4384a5ad94c76d25aa81dd97e2d52">SYSCTL_CLOCK_GPIO</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa3f25a65ca258d9df22d65390c83a302b">SYSCTL_CLOCK_CT16B0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa4a847ce6b03767a448bc5acf2da7fcae">SYSCTL_CLOCK_CT16B1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faafb4cb5ba53538b8198c2e85be44dd76">SYSCTL_CLOCK_CT32B0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa9c017dc0d0627e684b53ea164cb0a739">SYSCTL_CLOCK_CT32B1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faa89c9c84ce5480d449a1c02c9fe3e970">SYSCTL_CLOCK_SSP0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fadbdc5e66061c50a150c2e83f34937d35">SYSCTL_CLOCK_UART0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac4fd0cef82c82f7fc5983d88ae5b1634">SYSCTL_CLOCK_ADC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa5f4623f14aa1579125fc92c7a93bdea9">SYSCTL_CLOCK_RESERVED14</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa1cd2e6ee0f28cddbd057da4375273ae0">SYSCTL_CLOCK_WDT</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa235689bcebf465bbe8c17a7926991154">SYSCTL_CLOCK_IOCON</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa2571e7747355f763169942295112729f">SYSCTL_CLOCK_RESERVED17</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa43b7f1867997b2ac597faf58b498709b">SYSCTL_CLOCK_SSP1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa345b2d29508ad540b72b99c9a7f35612">SYSCTL_CLOCK_PINT</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa4a52934520cc3bb8b23d45a11777dda6">SYSCTL_CLOCK_RESERVED20</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa218926facb75904c7e8231f35e7c5240">SYSCTL_CLOCK_RESERVED21</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faf7714ebe2a600120147070cb9a26b7cb">SYSCTL_CLOCK_RESERVED22</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa63a0089374ff26ead3fcd55df7e4e66d">SYSCTL_CLOCK_P0INT</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa786702866a182233ea2a1b5fcd32e68d">SYSCTL_CLOCK_GROUP0INT</a> = SYSCTL_CLOCK_P0INT, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fabe2a6f0052a204d9e5f1985ee4e6334c">SYSCTL_CLOCK_P1INT</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa171dcd72627cceb2f7777854360239f3">SYSCTL_CLOCK_GROUP1INT</a> = SYSCTL_CLOCK_P1INT, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faf5a23bb389d944cf9ea688745e2c285a">SYSCTL_CLOCK_RESERVED25</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa67fea0dfa98da3052096a9732f6e456c">SYSCTL_CLOCK_RESERVED26</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faa5f9fa7e6ed74fb065702060ce4fac34">SYSCTL_CLOCK_RESERVED27</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faa6cb856a769f453f8b05021f81c1c712">SYSCTL_CLOCK_SYS</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fab681b08828130b4828253da5ff5be5ea">SYSCTL_CLOCK_ROM</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faba2049c6ce563e8760af4d89d46e4409">SYSCTL_CLOCK_RAM</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac437d566e2f4529e42dcc6e4404c31dd">SYSCTL_CLOCK_FLASHREG</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa7f97a8e728dd93c71e68467b73c92218">SYSCTL_CLOCK_FLASHARRAY</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa3cc11516ab792afc292c3f87dd34ceff">SYSCTL_CLOCK_I2C</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa38b4384a5ad94c76d25aa81dd97e2d52">SYSCTL_CLOCK_GPIO</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa3f25a65ca258d9df22d65390c83a302b">SYSCTL_CLOCK_CT16B0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa4a847ce6b03767a448bc5acf2da7fcae">SYSCTL_CLOCK_CT16B1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faafb4cb5ba53538b8198c2e85be44dd76">SYSCTL_CLOCK_CT32B0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa9c017dc0d0627e684b53ea164cb0a739">SYSCTL_CLOCK_CT32B1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faa89c9c84ce5480d449a1c02c9fe3e970">SYSCTL_CLOCK_SSP0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fadbdc5e66061c50a150c2e83f34937d35">SYSCTL_CLOCK_UART0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac4fd0cef82c82f7fc5983d88ae5b1634">SYSCTL_CLOCK_ADC</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa8f762d4d116ca94819a7b12a93902766">SYSCTL_CLOCK_USB</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa1cd2e6ee0f28cddbd057da4375273ae0">SYSCTL_CLOCK_WDT</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa235689bcebf465bbe8c17a7926991154">SYSCTL_CLOCK_IOCON</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa2571e7747355f763169942295112729f">SYSCTL_CLOCK_RESERVED17</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa43b7f1867997b2ac597faf58b498709b">SYSCTL_CLOCK_SSP1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa674049386c6b9e2abaec3be16d269edc">SYSCTL_CLOCK_LCD</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa56ba4c9be10a5ad04802118bcfc93462">SYSCTL_CLOCK_TIMER0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa8c317a092452670b72d96b7541054481">SYSCTL_CLOCK_TIMER1</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fadbdc5e66061c50a150c2e83f34937d35">SYSCTL_CLOCK_UART0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac74cbe5e9b1b6843d4d2ccf1683c823b">SYSCTL_CLOCK_UART1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fab7a975f0650a55512d609c6105ddb5a7">SYSCTL_CLOCK_PWM0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fad2c05edf717b8e25d5818ef40e6f6b7e">SYSCTL_CLOCK_PWM1</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fad2b351e81e7d26de1380a45fd54fba34">SYSCTL_CLOCK_I2C0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac71d21170ee435409de6b2db27e8a9c7">SYSCTL_CLOCK_UART4</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa584cca9c1a5b27c2644d5c35e45968e9">SYSCTL_CLOCK_RTC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa43b7f1867997b2ac597faf58b498709b">SYSCTL_CLOCK_SSP1</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faed88ac3ef7c5427178494034a8b51866">SYSCTL_CLOCK_EMC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac4fd0cef82c82f7fc5983d88ae5b1634">SYSCTL_CLOCK_ADC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa3b2121b4604dda5ba85332c6f855192c">SYSCTL_CLOCK_CAN1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa87fcb2dcc94fa2a6532820e016d19d72">SYSCTL_CLOCK_CAN2</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa38b4384a5ad94c76d25aa81dd97e2d52">SYSCTL_CLOCK_GPIO</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faa8abb0f86c39bf3c59b7fc09387374f4">SYSCTL_CLOCK_SPIFI</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa24c6fa5a8ddc63ef563ade2ad3ffdbab">SYSCTL_CLOCK_MCPWM</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac08c68359b2ad88c0e76b7044e75166a">SYSCTL_CLOCK_QEI</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa049f8753b4621c998b51e56d55d4e5c4">SYSCTL_CLOCK_I2C1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faf43b8d96372c74b0b80e96e42add4b49">SYSCTL_CLOCK_SSP2</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faa89c9c84ce5480d449a1c02c9fe3e970">SYSCTL_CLOCK_SSP0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa90c809bf197e7ebb605891a01a541141">SYSCTL_CLOCK_TIMER2</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fabfb3c4bdb298080f7a1a054d37d44404">SYSCTL_CLOCK_TIMER3</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa4cc9e0a3d0bc512079f7b78778afc3d4">SYSCTL_CLOCK_UART2</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faafa2fc465c99af3c97c72989094b39ce">SYSCTL_CLOCK_UART3</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faf818e9967f8246970e2bcadef157da38">SYSCTL_CLOCK_I2C2</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa885559e474e10e471f8af9ce731dd295">SYSCTL_CLOCK_I2S</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa927e0c9c2e98efe3dcfda56209c8560a">SYSCTL_CLOCK_SDC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa195ba2cfb4c74845e67c57ff9aa7731e">SYSCTL_CLOCK_GPDMA</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fabfe552c78fb92a868d403e54989720e4">SYSCTL_CLOCK_ENET</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa8f762d4d116ca94819a7b12a93902766">SYSCTL_CLOCK_USB</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa87ab2286d3631b07746cda6b4c30b3fb">SYSCTL_CLOCK_RSVD32</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa8f86898e13192c9222dd36a1b371a9ee">SYSCTL_CLOCK_RSVD33</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fae52409dbf8fae7cd74062cbd52dd7898">SYSCTL_CLOCK_RSVD34</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa9223baa387951ae98e14628c3bc7b238">SYSCTL_CLOCK_RSVD35</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faa6cb856a769f453f8b05021f81c1c712">SYSCTL_CLOCK_SYS</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fab681b08828130b4828253da5ff5be5ea">SYSCTL_CLOCK_ROM</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902faba2049c6ce563e8760af4d89d46e4409">SYSCTL_CLOCK_RAM</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac437d566e2f4529e42dcc6e4404c31dd">SYSCTL_CLOCK_FLASHREG</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa86b107e54a135e54c45a892e42061aa6">SYSCTL_CLOCK_FLASH</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa3cc11516ab792afc292c3f87dd34ceff">SYSCTL_CLOCK_I2C</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa38b4384a5ad94c76d25aa81dd97e2d52">SYSCTL_CLOCK_GPIO</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fabe7fdfb92d7b162317ea925a8ab5fe50">SYSCTL_CLOCK_SWM</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa257ab82ca76b7bc28e7d25635a19afce">SYSCTL_CLOCK_SCT</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac5a08d37a0305aac95540fa45cf55eca">SYSCTL_CLOCK_WKT</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa5da5aaec2afe80e08b82db2badf78cc5">SYSCTL_CLOCK_MRT</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fab434a64c16312c065064ae20a143cf27">SYSCTL_CLOCK_SPI0</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa086012b3f1ab1f06475483927e6226e1">SYSCTL_CLOCK_SPI1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa46edab98a8128a0b3b0eb9e6b8820c11">SYSCTL_CLOCK_CRC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fadbdc5e66061c50a150c2e83f34937d35">SYSCTL_CLOCK_UART0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fac74cbe5e9b1b6843d4d2ccf1683c823b">SYSCTL_CLOCK_UART1</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa4cc9e0a3d0bc512079f7b78778afc3d4">SYSCTL_CLOCK_UART2</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa68d8eb98cfea0799bc39c0410ca494e7">SYSCTL_CLOCK_WWDT</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa235689bcebf465bbe8c17a7926991154">SYSCTL_CLOCK_IOCON</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga9b5dbe058e6fe8dc20c806e1067e902fa9397a8728c2780a28d79b73a8495ab87">SYSCTL_CLOCK_ACOMP</a>
<br/>
 }</td></tr>
<tr class="separator:ga9b5dbe058e6fe8dc20c806e1067e902f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6116ed8cf14d985f3fa79829a7505026"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga6116ed8cf14d985f3fa79829a7505026">CHIP_SYSCTL_USBCLKSRC_T</a> { <br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gga6116ed8cf14d985f3fa79829a7505026ad7e1750f46015d487c972258bdb664e3">SYSCTL_USBCLKSRC_PLLOUT</a> = 0, 
<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gga6116ed8cf14d985f3fa79829a7505026a5c573664158c5433b07f7cd18f279066">SYSCTL_USBCLKSRC_MAINSYSCLK</a>, 
<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gga6116ed8cf14d985f3fa79829a7505026a3ebbbf99b1deb65f6b624149d14c1beb">SYSCTL_USBCLKSRC_SYSCLK</a>, 
<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gga6116ed8cf14d985f3fa79829a7505026aeab3df3138cbe305eb987768d360f45b">SYSCTL_USBCLKSRC_MAINPLL</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gga6116ed8cf14d985f3fa79829a7505026a4bbad6784c46e0e17846393115601319">SYSCTL_USBCLKSRC_USBPLL</a>, 
<a class="el" href="group___c_l_o_c_k__17_x_x__40_x_x.html#gga6116ed8cf14d985f3fa79829a7505026a6fdd4143a8cda72bbcbf602b96ff66b2">SYSCTL_USBCLKSRC_RESERVED</a>
<br/>
 }</td></tr>
<tr class="separator:ga6116ed8cf14d985f3fa79829a7505026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157c4adb8f619a3aaf58dacca66a9292"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga157c4adb8f619a3aaf58dacca66a9292">CHIP_SYSCTL_CLKOUTSRC_T</a> { <br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632">SYSCTL_CLKOUTSRC_IRC</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292a03ace6cf39b89cd24da3b4e5b6dc98ec">SYSCTL_CLKOUTSRC_MAINOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292add56544023a16922faa0862a78fba1d7">SYSCTL_CLKOUTSRC_WDTOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292a541d919687d19ffe49ad366b5d9a5f6e">SYSCTL_CLKOUTSRC_LFOSC</a> = SYSCTL_CLKOUTSRC_WDTOSC, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292ab63a85f6329dbfa52cd20d152ac3aaf4">SYSCTL_CLKOUTSRC_MAINSYSCLK</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632">SYSCTL_CLKOUTSRC_IRC</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292ac10181aa45291fab14775ac9ed8231bd">SYSCTL_CLKOUTSRC_SYSOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292add56544023a16922faa0862a78fba1d7">SYSCTL_CLKOUTSRC_WDTOSC</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292ab63a85f6329dbfa52cd20d152ac3aaf4">SYSCTL_CLKOUTSRC_MAINSYSCLK</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292a32bae97d5425bfbadf2a694c17ee58e3">SYSCTL_CLKOUTSRC_CPU</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292a03ace6cf39b89cd24da3b4e5b6dc98ec">SYSCTL_CLKOUTSRC_MAINOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632">SYSCTL_CLKOUTSRC_IRC</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292a6a2451b3a2bf139576123b5c739c710b">SYSCTL_CLKOUTSRC_USB</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292a11372deae97553a10a9304034bb987cc">SYSCTL_CLKOUTSRC_RTC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292ae5bd27ebb2ad906e08227184842503e2">SYSCTL_CLKOUTSRC_SPIFI</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292aea495475cf6b307768e012e9483b5de7">SYSCTL_CLKOUTSRC_WATCHDOGOSC</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292af57c5a24cde3e3c43fc4f95549099943">SYSCTL_CLKOUTSRC_RESERVED3</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632">SYSCTL_CLKOUTSRC_IRC</a> = 0, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292ac10181aa45291fab14775ac9ed8231bd">SYSCTL_CLKOUTSRC_SYSOSC</a>, 
<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292add56544023a16922faa0862a78fba1d7">SYSCTL_CLKOUTSRC_WDTOSC</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_o_c_k__8_x_x.html#gga157c4adb8f619a3aaf58dacca66a9292ab63a85f6329dbfa52cd20d152ac3aaf4">SYSCTL_CLKOUTSRC_MAINSYSCLK</a>
<br/>
 }</td></tr>
<tr class="separator:ga157c4adb8f619a3aaf58dacca66a9292"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga12233d99167af6d5f6a7c7605f829828"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga12233d99167af6d5f6a7c7605f829828">Chip_Clock_SetupSystemPLL</a> (uint8_t msel, uint8_t psel)</td></tr>
<tr class="memdesc:ga12233d99167af6d5f6a7c7605f829828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set System PLL divider values.  <a href="#ga12233d99167af6d5f6a7c7605f829828"></a><br/></td></tr>
<tr class="separator:ga12233d99167af6d5f6a7c7605f829828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633cab69c30773ac0f667b3ecd0bc65c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga633cab69c30773ac0f667b3ecd0bc65c">Chip_Clock_IsSystemPLLLocked</a> (void)</td></tr>
<tr class="memdesc:ga633cab69c30773ac0f667b3ecd0bc65c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read System PLL lock status.  <a href="#ga633cab69c30773ac0f667b3ecd0bc65c"></a><br/></td></tr>
<tr class="separator:ga633cab69c30773ac0f667b3ecd0bc65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f54350df545676dc012275d9a703846"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga1f54350df545676dc012275d9a703846">Chip_Clock_SetSystemPllSource</a> (<a class="el" href="group___c_l_o_c_k__11_x_x.html#gad62d0d49b3bbe1a99c92a4edf29e5c30">CHIP_SYSCTL_PLLCLKSRC_T</a> src)</td></tr>
<tr class="memdesc:ga1f54350df545676dc012275d9a703846"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set System PLL clock source.  <a href="#ga1f54350df545676dc012275d9a703846"></a><br/></td></tr>
<tr class="separator:ga1f54350df545676dc012275d9a703846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae508f14d860289fe5a414480f05e31dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gae508f14d860289fe5a414480f05e31dd">Chip_Clock_SetupUSBPLL</a> (uint8_t msel, uint8_t psel)</td></tr>
<tr class="memdesc:gae508f14d860289fe5a414480f05e31dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set USB PLL divider values.  <a href="#gae508f14d860289fe5a414480f05e31dd"></a><br/></td></tr>
<tr class="separator:gae508f14d860289fe5a414480f05e31dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a614530296b96ef560bd2986277c3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gae0a614530296b96ef560bd2986277c3e">Chip_Clock_IsUSBPLLLocked</a> (void)</td></tr>
<tr class="memdesc:gae0a614530296b96ef560bd2986277c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read USB PLL lock status.  <a href="#gae0a614530296b96ef560bd2986277c3e"></a><br/></td></tr>
<tr class="separator:gae0a614530296b96ef560bd2986277c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13c9a0f981cfdbad89a7c3af31760cf3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga13c9a0f981cfdbad89a7c3af31760cf3">Chip_Clock_SetUSBPllSource</a> (<a class="el" href="group___c_l_o_c_k__11_x_x.html#gad62d0d49b3bbe1a99c92a4edf29e5c30">CHIP_SYSCTL_PLLCLKSRC_T</a> src)</td></tr>
<tr class="memdesc:ga13c9a0f981cfdbad89a7c3af31760cf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set USB PLL clock source.  <a href="#ga13c9a0f981cfdbad89a7c3af31760cf3"></a><br/></td></tr>
<tr class="separator:ga13c9a0f981cfdbad89a7c3af31760cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a7a60dff3adbd9924d2269dc59e765"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga10a7a60dff3adbd9924d2269dc59e765">Chip_Clock_SetPLLBypass</a> (bool bypass, bool highfr)</td></tr>
<tr class="memdesc:ga10a7a60dff3adbd9924d2269dc59e765"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bypass System Oscillator and set oscillator frequency range.  <a href="#ga10a7a60dff3adbd9924d2269dc59e765"></a><br/></td></tr>
<tr class="separator:ga10a7a60dff3adbd9924d2269dc59e765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc85398d0ce3cce5d2a498b9088582b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga4fc85398d0ce3cce5d2a498b9088582b">Chip_Clock_SetWDTOSC</a> (<a class="el" href="group___c_l_o_c_k__11_x_x.html#ga4de6d7e62fb6ffa2486df859e0ea2791">CHIP_WDTLFO_OSC_T</a> wdtclk, uint8_t div)</td></tr>
<tr class="memdesc:ga4fc85398d0ce3cce5d2a498b9088582b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup Watchdog oscillator rate and divider.  <a href="#ga4fc85398d0ce3cce5d2a498b9088582b"></a><br/></td></tr>
<tr class="separator:ga4fc85398d0ce3cce5d2a498b9088582b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5064f30c38618c89611ad4cf3f87dac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gaa5064f30c38618c89611ad4cf3f87dac">Chip_Clock_SetMainClockSource</a> (<a class="el" href="group___c_l_o_c_k__11_x_x.html#ga12683fb0d46e215dcea8978a9a49c4b6">CHIP_SYSCTL_MAINCLKSRC_T</a> src)</td></tr>
<tr class="memdesc:gaa5064f30c38618c89611ad4cf3f87dac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set main system clock source.  <a href="#gaa5064f30c38618c89611ad4cf3f87dac"></a><br/></td></tr>
<tr class="separator:gaa5064f30c38618c89611ad4cf3f87dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195bc19c94855e1e895da558f3e7d2dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <br class="typebreak"/>
<a class="el" href="group___c_l_o_c_k__11_x_x.html#ga12683fb0d46e215dcea8978a9a49c4b6">CHIP_SYSCTL_MAINCLKSRC_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga195bc19c94855e1e895da558f3e7d2dd">Chip_Clock_GetMainClockSource</a> (void)</td></tr>
<tr class="memdesc:ga195bc19c94855e1e895da558f3e7d2dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the main clock source.  <a href="#ga195bc19c94855e1e895da558f3e7d2dd"></a><br/></td></tr>
<tr class="separator:ga195bc19c94855e1e895da558f3e7d2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e3bc030aab3ed25bd85f2530cfa700"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gaa8e3bc030aab3ed25bd85f2530cfa700">Chip_Clock_SetSysClockDiv</a> (<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> div)</td></tr>
<tr class="memdesc:gaa8e3bc030aab3ed25bd85f2530cfa700"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set system clock divider.  <a href="#gaa8e3bc030aab3ed25bd85f2530cfa700"></a><br/></td></tr>
<tr class="separator:gaa8e3bc030aab3ed25bd85f2530cfa700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1affd6a0ce5e46a69abba2065123d35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gad1affd6a0ce5e46a69abba2065123d35">Chip_Clock_EnablePeriphClock</a> (<a class="el" href="group___c_l_o_c_k__11_x_x.html#ga9b5dbe058e6fe8dc20c806e1067e902f">CHIP_SYSCTL_CLOCK_T</a> clk)</td></tr>
<tr class="memdesc:gad1affd6a0ce5e46a69abba2065123d35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable a system or peripheral clock.  <a href="#gad1affd6a0ce5e46a69abba2065123d35"></a><br/></td></tr>
<tr class="separator:gad1affd6a0ce5e46a69abba2065123d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a26a2650d86eb81b3e1912fee5e9e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga29a26a2650d86eb81b3e1912fee5e9e3">Chip_Clock_DisablePeriphClock</a> (<a class="el" href="group___c_l_o_c_k__11_x_x.html#ga9b5dbe058e6fe8dc20c806e1067e902f">CHIP_SYSCTL_CLOCK_T</a> clk)</td></tr>
<tr class="memdesc:ga29a26a2650d86eb81b3e1912fee5e9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable a system or peripheral clock.  <a href="#ga29a26a2650d86eb81b3e1912fee5e9e3"></a><br/></td></tr>
<tr class="separator:ga29a26a2650d86eb81b3e1912fee5e9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91fc2cb6a9ba3121c70dce23d2f46b24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga91fc2cb6a9ba3121c70dce23d2f46b24">Chip_Clock_SetSSP0ClockDiv</a> (<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> div)</td></tr>
<tr class="memdesc:ga91fc2cb6a9ba3121c70dce23d2f46b24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SSP0 divider.  <a href="#ga91fc2cb6a9ba3121c70dce23d2f46b24"></a><br/></td></tr>
<tr class="separator:ga91fc2cb6a9ba3121c70dce23d2f46b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcf7c327f083059fa769c41f18a562af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gadcf7c327f083059fa769c41f18a562af">Chip_Clock_GetSSP0ClockDiv</a> (void)</td></tr>
<tr class="memdesc:gadcf7c327f083059fa769c41f18a562af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return SSP0 divider.  <a href="#gadcf7c327f083059fa769c41f18a562af"></a><br/></td></tr>
<tr class="separator:gadcf7c327f083059fa769c41f18a562af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5cb733198e0d5cd2544976e73e5365"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga6a5cb733198e0d5cd2544976e73e5365">Chip_Clock_SetUARTClockDiv</a> (<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> div)</td></tr>
<tr class="memdesc:ga6a5cb733198e0d5cd2544976e73e5365"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set UART divider clock.  <a href="#ga6a5cb733198e0d5cd2544976e73e5365"></a><br/></td></tr>
<tr class="separator:ga6a5cb733198e0d5cd2544976e73e5365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964fc2a2d354ad8db585683ff2728fa9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga964fc2a2d354ad8db585683ff2728fa9">Chip_Clock_GetUARTClockDiv</a> (void)</td></tr>
<tr class="memdesc:ga964fc2a2d354ad8db585683ff2728fa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return UART divider.  <a href="#ga964fc2a2d354ad8db585683ff2728fa9"></a><br/></td></tr>
<tr class="separator:ga964fc2a2d354ad8db585683ff2728fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d06d4f94b7a2b5595806f6c1bbd9589"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga7d06d4f94b7a2b5595806f6c1bbd9589">Chip_Clock_SetSSP1ClockDiv</a> (<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> div)</td></tr>
<tr class="memdesc:ga7d06d4f94b7a2b5595806f6c1bbd9589"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SSP1 divider clock.  <a href="#ga7d06d4f94b7a2b5595806f6c1bbd9589"></a><br/></td></tr>
<tr class="separator:ga7d06d4f94b7a2b5595806f6c1bbd9589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c1de45e38f39e1768805a49831995a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga40c1de45e38f39e1768805a49831995a">Chip_Clock_GetSSP1ClockDiv</a> (void)</td></tr>
<tr class="memdesc:ga40c1de45e38f39e1768805a49831995a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return SSP1 divider.  <a href="#ga40c1de45e38f39e1768805a49831995a"></a><br/></td></tr>
<tr class="separator:ga40c1de45e38f39e1768805a49831995a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6aaa6e96db5a0bf05d98b0545d89001"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gad6aaa6e96db5a0bf05d98b0545d89001">Chip_Clock_SetTraceClockDiv</a> (<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> div)</td></tr>
<tr class="memdesc:gad6aaa6e96db5a0bf05d98b0545d89001"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ARM trace clock divider.  <a href="#gad6aaa6e96db5a0bf05d98b0545d89001"></a><br/></td></tr>
<tr class="separator:gad6aaa6e96db5a0bf05d98b0545d89001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b698f7434fbd1c0e874fb7ece422a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga46b698f7434fbd1c0e874fb7ece422a6">Chip_Clock_GetTraceClockDiv</a> (void)</td></tr>
<tr class="memdesc:ga46b698f7434fbd1c0e874fb7ece422a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return ARM trace clock divider.  <a href="#ga46b698f7434fbd1c0e874fb7ece422a6"></a><br/></td></tr>
<tr class="separator:ga46b698f7434fbd1c0e874fb7ece422a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65e73548b1131fe4091da5aaea8abda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gac65e73548b1131fe4091da5aaea8abda">Chip_Clock_SetSystickClockDiv</a> (<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> div)</td></tr>
<tr class="memdesc:gac65e73548b1131fe4091da5aaea8abda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SYSTICK clock divider.  <a href="#gac65e73548b1131fe4091da5aaea8abda"></a><br/></td></tr>
<tr class="separator:gac65e73548b1131fe4091da5aaea8abda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375822786c9a60ee028d0e6a2c46176d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga375822786c9a60ee028d0e6a2c46176d">Chip_Clock_GetSystickClockDiv</a> (void)</td></tr>
<tr class="memdesc:ga375822786c9a60ee028d0e6a2c46176d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return SYSTICK clock divider.  <a href="#ga375822786c9a60ee028d0e6a2c46176d"></a><br/></td></tr>
<tr class="separator:ga375822786c9a60ee028d0e6a2c46176d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb61c36e90a040eb21ed27fa53b35ad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga7fb61c36e90a040eb21ed27fa53b35ad">Chip_Clock_SetUSBClockSource</a> (<a class="el" href="group___c_l_o_c_k__13_x_x.html#ga6116ed8cf14d985f3fa79829a7505026">CHIP_SYSCTL_USBCLKSRC_T</a> src, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> div)</td></tr>
<tr class="memdesc:ga7fb61c36e90a040eb21ed27fa53b35ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set USB clock source and divider.  <a href="#ga7fb61c36e90a040eb21ed27fa53b35ad"></a><br/></td></tr>
<tr class="separator:ga7fb61c36e90a040eb21ed27fa53b35ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8ed739d1ffa5480fc028b08a751d28"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga0e8ed739d1ffa5480fc028b08a751d28">Chip_Clock_SetCLKOUTSource</a> (<a class="el" href="group___c_l_o_c_k__11_x_x.html#ga157c4adb8f619a3aaf58dacca66a9292">CHIP_SYSCTL_CLKOUTSRC_T</a> src, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> div)</td></tr>
<tr class="memdesc:ga0e8ed739d1ffa5480fc028b08a751d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set CLKOUT clock source and divider.  <a href="#ga0e8ed739d1ffa5480fc028b08a751d28"></a><br/></td></tr>
<tr class="separator:ga0e8ed739d1ffa5480fc028b08a751d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ea9f95eed11d2bfa470b473232456e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga32ea9f95eed11d2bfa470b473232456e">Chip_Clock_GetMainOscRate</a> (void)</td></tr>
<tr class="memdesc:ga32ea9f95eed11d2bfa470b473232456e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the main oscillator clock rate.  <a href="#ga32ea9f95eed11d2bfa470b473232456e"></a><br/></td></tr>
<tr class="separator:ga32ea9f95eed11d2bfa470b473232456e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8db0ad49f51bf5d6870181e77249c2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gaa8db0ad49f51bf5d6870181e77249c2b">Chip_Clock_GetIntOscRate</a> (void)</td></tr>
<tr class="memdesc:gaa8db0ad49f51bf5d6870181e77249c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the internal oscillator (IRC) clock rate.  <a href="#gaa8db0ad49f51bf5d6870181e77249c2b"></a><br/></td></tr>
<tr class="separator:gaa8db0ad49f51bf5d6870181e77249c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef33fa02a961503d6a385eb30a4ed3dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gaef33fa02a961503d6a385eb30a4ed3dd">Chip_Clock_GetWDTOSCRate</a> (void)</td></tr>
<tr class="memdesc:gaef33fa02a961503d6a385eb30a4ed3dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return estimated watchdog oscillator rate.  <a href="#gaef33fa02a961503d6a385eb30a4ed3dd"></a><br/></td></tr>
<tr class="separator:gaef33fa02a961503d6a385eb30a4ed3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafecd9f2b70abff298d40a816ecfeaa55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gafecd9f2b70abff298d40a816ecfeaa55">Chip_Clock_GetSystemPllInClockRate</a> (void)</td></tr>
<tr class="memdesc:gafecd9f2b70abff298d40a816ecfeaa55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return System PLL input clock rate.  <a href="#gafecd9f2b70abff298d40a816ecfeaa55"></a><br/></td></tr>
<tr class="separator:gafecd9f2b70abff298d40a816ecfeaa55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d353a7a7dd17d5ed681802ba5d12925"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga3d353a7a7dd17d5ed681802ba5d12925">Chip_Clock_GetSystemPllOutClockRate</a> (void)</td></tr>
<tr class="memdesc:ga3d353a7a7dd17d5ed681802ba5d12925"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return System PLL output clock rate.  <a href="#ga3d353a7a7dd17d5ed681802ba5d12925"></a><br/></td></tr>
<tr class="separator:ga3d353a7a7dd17d5ed681802ba5d12925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad8913b85ef6e1b2ccdd37cb68bdd754"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gaad8913b85ef6e1b2ccdd37cb68bdd754">Chip_Clock_GetUSBPllInClockRate</a> (void)</td></tr>
<tr class="memdesc:gaad8913b85ef6e1b2ccdd37cb68bdd754"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return USB PLL input clock rate.  <a href="#gaad8913b85ef6e1b2ccdd37cb68bdd754"></a><br/></td></tr>
<tr class="separator:gaad8913b85ef6e1b2ccdd37cb68bdd754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8dce429cbdd8ae510d7ee463f07da4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gad8dce429cbdd8ae510d7ee463f07da4e">Chip_Clock_GetUSBPllOutClockRate</a> (void)</td></tr>
<tr class="memdesc:gad8dce429cbdd8ae510d7ee463f07da4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return USB PLL output clock rate.  <a href="#gad8dce429cbdd8ae510d7ee463f07da4e"></a><br/></td></tr>
<tr class="separator:gad8dce429cbdd8ae510d7ee463f07da4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5319079ca1531102c01860d05a69960"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gaf5319079ca1531102c01860d05a69960">Chip_Clock_GetMainClockRate</a> (void)</td></tr>
<tr class="memdesc:gaf5319079ca1531102c01860d05a69960"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return main clock rate.  <a href="#gaf5319079ca1531102c01860d05a69960"></a><br/></td></tr>
<tr class="separator:gaf5319079ca1531102c01860d05a69960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3dd97239f9db511dbc71c531132cc08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__13_x_x.html#gaf3dd97239f9db511dbc71c531132cc08">Chip_Clock_GetSystemClockRate</a> (void)</td></tr>
<tr class="memdesc:gaf3dd97239f9db511dbc71c531132cc08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return system clock rate.  <a href="#gaf3dd97239f9db511dbc71c531132cc08"></a><br/></td></tr>
<tr class="separator:gaf3dd97239f9db511dbc71c531132cc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gadec816f1cc26d1b3c4a954d5e791e9c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_IRC_FREQ&#160;&#160;&#160;(12000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal oscillator frequency </p>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00058">58</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga157c4adb8f619a3aaf58dacca66a9292"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__11_x_x.html#ga157c4adb8f619a3aaf58dacca66a9292">CHIP_SYSCTL_CLKOUTSRC_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock sources for CLKOUT </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632"></a>SYSCTL_CLKOUTSRC_IRC</em>&nbsp;</td><td>
<p>Internal oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a03ace6cf39b89cd24da3b4e5b6dc98ec"></a>SYSCTL_CLKOUTSRC_MAINOSC</em>&nbsp;</td><td>
<p>Main oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292add56544023a16922faa0862a78fba1d7"></a>SYSCTL_CLKOUTSRC_WDTOSC</em>&nbsp;</td><td>
<p>Watchdog oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a541d919687d19ffe49ad366b5d9a5f6e"></a>SYSCTL_CLKOUTSRC_LFOSC</em>&nbsp;</td><td>
<p>LF oscillator rate (LPC11A/Exx only) for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292ab63a85f6329dbfa52cd20d152ac3aaf4"></a>SYSCTL_CLKOUTSRC_MAINSYSCLK</em>&nbsp;</td><td>
<p>Main system clock for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632"></a>SYSCTL_CLKOUTSRC_IRC</em>&nbsp;</td><td>
<p>Internal oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292ac10181aa45291fab14775ac9ed8231bd"></a>SYSCTL_CLKOUTSRC_SYSOSC</em>&nbsp;</td><td>
<p>Main oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292add56544023a16922faa0862a78fba1d7"></a>SYSCTL_CLKOUTSRC_WDTOSC</em>&nbsp;</td><td>
<p>Watchdog oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292ab63a85f6329dbfa52cd20d152ac3aaf4"></a>SYSCTL_CLKOUTSRC_MAINSYSCLK</em>&nbsp;</td><td>
<p>Main system clock for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a32bae97d5425bfbadf2a694c17ee58e3"></a>SYSCTL_CLKOUTSRC_CPU</em>&nbsp;</td><td>
<p>CPU clock as CLKOUT source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a03ace6cf39b89cd24da3b4e5b6dc98ec"></a>SYSCTL_CLKOUTSRC_MAINOSC</em>&nbsp;</td><td>
<p>Main oscillator clock as CLKOUT source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632"></a>SYSCTL_CLKOUTSRC_IRC</em>&nbsp;</td><td>
<p>IRC oscillator clock as CLKOUT source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a6a2451b3a2bf139576123b5c739c710b"></a>SYSCTL_CLKOUTSRC_USB</em>&nbsp;</td><td>
<p>USB clock as CLKOUT source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a11372deae97553a10a9304034bb987cc"></a>SYSCTL_CLKOUTSRC_RTC</em>&nbsp;</td><td>
<p><a class="el" href="struct_r_t_c.html">RTC</a> clock as CLKOUT source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292ae5bd27ebb2ad906e08227184842503e2"></a>SYSCTL_CLKOUTSRC_SPIFI</em>&nbsp;</td><td>
<p>SPIFI clock as CLKOUT source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292aea495475cf6b307768e012e9483b5de7"></a>SYSCTL_CLKOUTSRC_WATCHDOGOSC</em>&nbsp;</td><td>
<p>Watchdog oscillator as CLKOUT source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292af57c5a24cde3e3c43fc4f95549099943"></a>SYSCTL_CLKOUTSRC_RESERVED3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632"></a>SYSCTL_CLKOUTSRC_IRC</em>&nbsp;</td><td>
<p>Internal oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292ac10181aa45291fab14775ac9ed8231bd"></a>SYSCTL_CLKOUTSRC_SYSOSC</em>&nbsp;</td><td>
<p>System oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292add56544023a16922faa0862a78fba1d7"></a>SYSCTL_CLKOUTSRC_WDTOSC</em>&nbsp;</td><td>
<p>Watchdog oscillator for CLKOUT </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292ab63a85f6329dbfa52cd20d152ac3aaf4"></a>SYSCTL_CLKOUTSRC_MAINSYSCLK</em>&nbsp;</td><td>
<p>Main system clock for CLKOUT </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00430">430</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b5dbe058e6fe8dc20c806e1067e902f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__11_x_x.html#ga9b5dbe058e6fe8dc20c806e1067e902f">CHIP_SYSCTL_CLOCK_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System and peripheral clocks </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faa6cb856a769f453f8b05021f81c1c712"></a>SYSCTL_CLOCK_SYS</em>&nbsp;</td><td>
<p>0: System clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fab681b08828130b4828253da5ff5be5ea"></a>SYSCTL_CLOCK_ROM</em>&nbsp;</td><td>
<p>1: ROM clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faba2049c6ce563e8760af4d89d46e4409"></a>SYSCTL_CLOCK_RAM</em>&nbsp;</td><td>
<p>2: RAM clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac437d566e2f4529e42dcc6e4404c31dd"></a>SYSCTL_CLOCK_FLASHREG</em>&nbsp;</td><td>
<p>3: FLASH register interface clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa7f97a8e728dd93c71e68467b73c92218"></a>SYSCTL_CLOCK_FLASHARRAY</em>&nbsp;</td><td>
<p>4: FLASH array access clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa3cc11516ab792afc292c3f87dd34ceff"></a>SYSCTL_CLOCK_I2C</em>&nbsp;</td><td>
<p>5: I2C clock, not on LPC110x </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa38b4384a5ad94c76d25aa81dd97e2d52"></a>SYSCTL_CLOCK_GPIO</em>&nbsp;</td><td>
<p>6: GPIO clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa3f25a65ca258d9df22d65390c83a302b"></a>SYSCTL_CLOCK_CT16B0</em>&nbsp;</td><td>
<p>7: 16-bit Counter/timer 0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa4a847ce6b03767a448bc5acf2da7fcae"></a>SYSCTL_CLOCK_CT16B1</em>&nbsp;</td><td>
<p>8: 16-bit Counter/timer 1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faafb4cb5ba53538b8198c2e85be44dd76"></a>SYSCTL_CLOCK_CT32B0</em>&nbsp;</td><td>
<p>9: 32-bit Counter/timer 0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa9c017dc0d0627e684b53ea164cb0a739"></a>SYSCTL_CLOCK_CT32B1</em>&nbsp;</td><td>
<p>10: 32-bit Counter/timer 1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faa89c9c84ce5480d449a1c02c9fe3e970"></a>SYSCTL_CLOCK_SSP0</em>&nbsp;</td><td>
<p>11: SSP0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fadbdc5e66061c50a150c2e83f34937d35"></a>SYSCTL_CLOCK_UART0</em>&nbsp;</td><td>
<p>12: UART0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac4fd0cef82c82f7fc5983d88ae5b1634"></a>SYSCTL_CLOCK_ADC</em>&nbsp;</td><td>
<p>13: ADC clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa5f4623f14aa1579125fc92c7a93bdea9"></a>SYSCTL_CLOCK_RESERVED14</em>&nbsp;</td><td>
<p>14: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa1cd2e6ee0f28cddbd057da4375273ae0"></a>SYSCTL_CLOCK_WDT</em>&nbsp;</td><td>
<p>15: Watchdog timer clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa235689bcebf465bbe8c17a7926991154"></a>SYSCTL_CLOCK_IOCON</em>&nbsp;</td><td>
<p>16: IOCON block clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa2571e7747355f763169942295112729f"></a>SYSCTL_CLOCK_RESERVED17</em>&nbsp;</td><td>
<p>17: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa43b7f1867997b2ac597faf58b498709b"></a>SYSCTL_CLOCK_SSP1</em>&nbsp;</td><td>
<p>18: SSP1 clock, LPC11A/C/E/Uxx only </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa345b2d29508ad540b72b99c9a7f35612"></a>SYSCTL_CLOCK_PINT</em>&nbsp;</td><td>
<p>19: GPIO Pin int register interface clock, LPC11A/E/Uxx only </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa4a52934520cc3bb8b23d45a11777dda6"></a>SYSCTL_CLOCK_RESERVED20</em>&nbsp;</td><td>
<p>20: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa218926facb75904c7e8231f35e7c5240"></a>SYSCTL_CLOCK_RESERVED21</em>&nbsp;</td><td>
<p>21: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faf7714ebe2a600120147070cb9a26b7cb"></a>SYSCTL_CLOCK_RESERVED22</em>&nbsp;</td><td>
<p>22: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa63a0089374ff26ead3fcd55df7e4e66d"></a>SYSCTL_CLOCK_P0INT</em>&nbsp;</td><td>
<p>23: GPIO GROUP1 interrupt register clock, LPC11Axx only </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa786702866a182233ea2a1b5fcd32e68d"></a>SYSCTL_CLOCK_GROUP0INT</em>&nbsp;</td><td>
<p>23: GPIO GROUP0 interrupt register interface clock, LPC11E/Uxx only </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fabe2a6f0052a204d9e5f1985ee4e6334c"></a>SYSCTL_CLOCK_P1INT</em>&nbsp;</td><td>
<p>24: GPIO GROUP1 interrupt register clock, LPC11Axx only </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa171dcd72627cceb2f7777854360239f3"></a>SYSCTL_CLOCK_GROUP1INT</em>&nbsp;</td><td>
<p>24: GPIO GROUP1 interrupt register interface clock, LPC11E/Uxx only </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faf5a23bb389d944cf9ea688745e2c285a"></a>SYSCTL_CLOCK_RESERVED25</em>&nbsp;</td><td>
<p>25: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa67fea0dfa98da3052096a9732f6e456c"></a>SYSCTL_CLOCK_RESERVED26</em>&nbsp;</td><td>
<p>26: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faa5f9fa7e6ed74fb065702060ce4fac34"></a>SYSCTL_CLOCK_RESERVED27</em>&nbsp;</td><td>
<p>27: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faa6cb856a769f453f8b05021f81c1c712"></a>SYSCTL_CLOCK_SYS</em>&nbsp;</td><td>
<p>0: System clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fab681b08828130b4828253da5ff5be5ea"></a>SYSCTL_CLOCK_ROM</em>&nbsp;</td><td>
<p>1: ROM clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faba2049c6ce563e8760af4d89d46e4409"></a>SYSCTL_CLOCK_RAM</em>&nbsp;</td><td>
<p>2: RAM clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac437d566e2f4529e42dcc6e4404c31dd"></a>SYSCTL_CLOCK_FLASHREG</em>&nbsp;</td><td>
<p>3: FLASH register interface clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa7f97a8e728dd93c71e68467b73c92218"></a>SYSCTL_CLOCK_FLASHARRAY</em>&nbsp;</td><td>
<p>4: FLASH array access clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa3cc11516ab792afc292c3f87dd34ceff"></a>SYSCTL_CLOCK_I2C</em>&nbsp;</td><td>
<p>5: I2C clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa38b4384a5ad94c76d25aa81dd97e2d52"></a>SYSCTL_CLOCK_GPIO</em>&nbsp;</td><td>
<p>6: GPIO clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa3f25a65ca258d9df22d65390c83a302b"></a>SYSCTL_CLOCK_CT16B0</em>&nbsp;</td><td>
<p>7: 16-bit Counter/timer 0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa4a847ce6b03767a448bc5acf2da7fcae"></a>SYSCTL_CLOCK_CT16B1</em>&nbsp;</td><td>
<p>8: 16-bit Counter/timer 1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faafb4cb5ba53538b8198c2e85be44dd76"></a>SYSCTL_CLOCK_CT32B0</em>&nbsp;</td><td>
<p>9: 32-bit Counter/timer 0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa9c017dc0d0627e684b53ea164cb0a739"></a>SYSCTL_CLOCK_CT32B1</em>&nbsp;</td><td>
<p>10: 32-bit Counter/timer 1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faa89c9c84ce5480d449a1c02c9fe3e970"></a>SYSCTL_CLOCK_SSP0</em>&nbsp;</td><td>
<p>11: SSP0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fadbdc5e66061c50a150c2e83f34937d35"></a>SYSCTL_CLOCK_UART0</em>&nbsp;</td><td>
<p>12: UART0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac4fd0cef82c82f7fc5983d88ae5b1634"></a>SYSCTL_CLOCK_ADC</em>&nbsp;</td><td>
<p>13: ADC clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa8f762d4d116ca94819a7b12a93902766"></a>SYSCTL_CLOCK_USB</em>&nbsp;</td><td>
<p>14: USBREG clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa1cd2e6ee0f28cddbd057da4375273ae0"></a>SYSCTL_CLOCK_WDT</em>&nbsp;</td><td>
<p>15: Watchdog timer clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa235689bcebf465bbe8c17a7926991154"></a>SYSCTL_CLOCK_IOCON</em>&nbsp;</td><td>
<p>16: IOCON block clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa2571e7747355f763169942295112729f"></a>SYSCTL_CLOCK_RESERVED17</em>&nbsp;</td><td>
<p>17: Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa43b7f1867997b2ac597faf58b498709b"></a>SYSCTL_CLOCK_SSP1</em>&nbsp;</td><td>
<p>18: SSP1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa674049386c6b9e2abaec3be16d269edc"></a>SYSCTL_CLOCK_LCD</em>&nbsp;</td><td>
<p>LCD clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa56ba4c9be10a5ad04802118bcfc93462"></a>SYSCTL_CLOCK_TIMER0</em>&nbsp;</td><td>
<p>Timer 0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa8c317a092452670b72d96b7541054481"></a>SYSCTL_CLOCK_TIMER1</em>&nbsp;</td><td>
<p>Timer 1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fadbdc5e66061c50a150c2e83f34937d35"></a>SYSCTL_CLOCK_UART0</em>&nbsp;</td><td>
<p>UART 0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac74cbe5e9b1b6843d4d2ccf1683c823b"></a>SYSCTL_CLOCK_UART1</em>&nbsp;</td><td>
<p>UART 1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fab7a975f0650a55512d609c6105ddb5a7"></a>SYSCTL_CLOCK_PWM0</em>&nbsp;</td><td>
<p>PWM0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fad2c05edf717b8e25d5818ef40e6f6b7e"></a>SYSCTL_CLOCK_PWM1</em>&nbsp;</td><td>
<p>PWM1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fad2b351e81e7d26de1380a45fd54fba34"></a>SYSCTL_CLOCK_I2C0</em>&nbsp;</td><td>
<p>I2C0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac71d21170ee435409de6b2db27e8a9c7"></a>SYSCTL_CLOCK_UART4</em>&nbsp;</td><td>
<p>UART 4 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa584cca9c1a5b27c2644d5c35e45968e9"></a>SYSCTL_CLOCK_RTC</em>&nbsp;</td><td>
<p><a class="el" href="struct_r_t_c.html">RTC</a> clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa43b7f1867997b2ac597faf58b498709b"></a>SYSCTL_CLOCK_SSP1</em>&nbsp;</td><td>
<p>SSP1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faed88ac3ef7c5427178494034a8b51866"></a>SYSCTL_CLOCK_EMC</em>&nbsp;</td><td>
<p>EMC clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac4fd0cef82c82f7fc5983d88ae5b1634"></a>SYSCTL_CLOCK_ADC</em>&nbsp;</td><td>
<p>ADC clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa3b2121b4604dda5ba85332c6f855192c"></a>SYSCTL_CLOCK_CAN1</em>&nbsp;</td><td>
<p>CAN1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa87fcb2dcc94fa2a6532820e016d19d72"></a>SYSCTL_CLOCK_CAN2</em>&nbsp;</td><td>
<p>CAN2 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa38b4384a5ad94c76d25aa81dd97e2d52"></a>SYSCTL_CLOCK_GPIO</em>&nbsp;</td><td>
<p>GPIO clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faa8abb0f86c39bf3c59b7fc09387374f4"></a>SYSCTL_CLOCK_SPIFI</em>&nbsp;</td><td>
<p>SPIFI clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa24c6fa5a8ddc63ef563ade2ad3ffdbab"></a>SYSCTL_CLOCK_MCPWM</em>&nbsp;</td><td>
<p>MCPWM clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac08c68359b2ad88c0e76b7044e75166a"></a>SYSCTL_CLOCK_QEI</em>&nbsp;</td><td>
<p>QEI clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa049f8753b4621c998b51e56d55d4e5c4"></a>SYSCTL_CLOCK_I2C1</em>&nbsp;</td><td>
<p>I2C1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faf43b8d96372c74b0b80e96e42add4b49"></a>SYSCTL_CLOCK_SSP2</em>&nbsp;</td><td>
<p>SSP2 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faa89c9c84ce5480d449a1c02c9fe3e970"></a>SYSCTL_CLOCK_SSP0</em>&nbsp;</td><td>
<p>SSP0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa90c809bf197e7ebb605891a01a541141"></a>SYSCTL_CLOCK_TIMER2</em>&nbsp;</td><td>
<p>Timer 2 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fabfb3c4bdb298080f7a1a054d37d44404"></a>SYSCTL_CLOCK_TIMER3</em>&nbsp;</td><td>
<p>Timer 3 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa4cc9e0a3d0bc512079f7b78778afc3d4"></a>SYSCTL_CLOCK_UART2</em>&nbsp;</td><td>
<p>UART 2 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faafa2fc465c99af3c97c72989094b39ce"></a>SYSCTL_CLOCK_UART3</em>&nbsp;</td><td>
<p>UART 3 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faf818e9967f8246970e2bcadef157da38"></a>SYSCTL_CLOCK_I2C2</em>&nbsp;</td><td>
<p>I2C2 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa885559e474e10e471f8af9ce731dd295"></a>SYSCTL_CLOCK_I2S</em>&nbsp;</td><td>
<p>I2S clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa927e0c9c2e98efe3dcfda56209c8560a"></a>SYSCTL_CLOCK_SDC</em>&nbsp;</td><td>
<p>SD Card interface clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa195ba2cfb4c74845e67c57ff9aa7731e"></a>SYSCTL_CLOCK_GPDMA</em>&nbsp;</td><td>
<p>GP DMA clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fabfe552c78fb92a868d403e54989720e4"></a>SYSCTL_CLOCK_ENET</em>&nbsp;</td><td>
<p>EMAC/Ethernet clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa8f762d4d116ca94819a7b12a93902766"></a>SYSCTL_CLOCK_USB</em>&nbsp;</td><td>
<p>USB clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa87ab2286d3631b07746cda6b4c30b3fb"></a>SYSCTL_CLOCK_RSVD32</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa8f86898e13192c9222dd36a1b371a9ee"></a>SYSCTL_CLOCK_RSVD33</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fae52409dbf8fae7cd74062cbd52dd7898"></a>SYSCTL_CLOCK_RSVD34</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa9223baa387951ae98e14628c3bc7b238"></a>SYSCTL_CLOCK_RSVD35</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faa6cb856a769f453f8b05021f81c1c712"></a>SYSCTL_CLOCK_SYS</em>&nbsp;</td><td>
<p>System clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fab681b08828130b4828253da5ff5be5ea"></a>SYSCTL_CLOCK_ROM</em>&nbsp;</td><td>
<p>ROM clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902faba2049c6ce563e8760af4d89d46e4409"></a>SYSCTL_CLOCK_RAM</em>&nbsp;</td><td>
<p>RAM clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac437d566e2f4529e42dcc6e4404c31dd"></a>SYSCTL_CLOCK_FLASHREG</em>&nbsp;</td><td>
<p>FLASH register interface clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa86b107e54a135e54c45a892e42061aa6"></a>SYSCTL_CLOCK_FLASH</em>&nbsp;</td><td>
<p>FLASH array access clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa3cc11516ab792afc292c3f87dd34ceff"></a>SYSCTL_CLOCK_I2C</em>&nbsp;</td><td>
<p>I2C clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa38b4384a5ad94c76d25aa81dd97e2d52"></a>SYSCTL_CLOCK_GPIO</em>&nbsp;</td><td>
<p>GPIO clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fabe7fdfb92d7b162317ea925a8ab5fe50"></a>SYSCTL_CLOCK_SWM</em>&nbsp;</td><td>
<p>Switch matrix clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa257ab82ca76b7bc28e7d25635a19afce"></a>SYSCTL_CLOCK_SCT</em>&nbsp;</td><td>
<p>State configurable timer clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac5a08d37a0305aac95540fa45cf55eca"></a>SYSCTL_CLOCK_WKT</em>&nbsp;</td><td>
<p>Self wake-up timer clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa5da5aaec2afe80e08b82db2badf78cc5"></a>SYSCTL_CLOCK_MRT</em>&nbsp;</td><td>
<p>Multi-rate timer clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fab434a64c16312c065064ae20a143cf27"></a>SYSCTL_CLOCK_SPI0</em>&nbsp;</td><td>
<p>SPI0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa086012b3f1ab1f06475483927e6226e1"></a>SYSCTL_CLOCK_SPI1</em>&nbsp;</td><td>
<p>SPI01 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa46edab98a8128a0b3b0eb9e6b8820c11"></a>SYSCTL_CLOCK_CRC</em>&nbsp;</td><td>
<p>CRC clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fadbdc5e66061c50a150c2e83f34937d35"></a>SYSCTL_CLOCK_UART0</em>&nbsp;</td><td>
<p>UART0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fac74cbe5e9b1b6843d4d2ccf1683c823b"></a>SYSCTL_CLOCK_UART1</em>&nbsp;</td><td>
<p>UART1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa4cc9e0a3d0bc512079f7b78778afc3d4"></a>SYSCTL_CLOCK_UART2</em>&nbsp;</td><td>
<p>UART2 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa68d8eb98cfea0799bc39c0410ca494e7"></a>SYSCTL_CLOCK_WWDT</em>&nbsp;</td><td>
<p>Watchdog clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa235689bcebf465bbe8c17a7926991154"></a>SYSCTL_CLOCK_IOCON</em>&nbsp;</td><td>
<p>IOCON clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9b5dbe058e6fe8dc20c806e1067e902fa9397a8728c2780a28d79b73a8495ab87"></a>SYSCTL_CLOCK_ACOMP</em>&nbsp;</td><td>
<p>Analog comparator clock </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00218">218</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12683fb0d46e215dcea8978a9a49c4b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__11_x_x.html#ga12683fb0d46e215dcea8978a9a49c4b6">CHIP_SYSCTL_MAINCLKSRC_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock sources for main system clock </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga12683fb0d46e215dcea8978a9a49c4b6a41a8ba076cd57444f65738f58af313ac"></a>SYSCTL_MAINCLKSRC_IRC</em>&nbsp;</td><td>
<p>Internal oscillator </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga12683fb0d46e215dcea8978a9a49c4b6a254236145522680bd65f696503a2be68"></a>SYSCTL_MAINCLKSRC_PLLIN</em>&nbsp;</td><td>
<p>System PLL input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga12683fb0d46e215dcea8978a9a49c4b6a1852ca5d703aadc63f8fa579d6d0ec54"></a>SYSCTL_MAINCLKSRC_LFOSC</em>&nbsp;</td><td>
<p>LF oscillator rate (11Axx only) </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga12683fb0d46e215dcea8978a9a49c4b6a3bbf7db262a214e29f7b97afe00b80c4"></a>SYSCTL_MAINCLKSRC_WDTOSC</em>&nbsp;</td><td>
<p>Watchdog oscillator rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga12683fb0d46e215dcea8978a9a49c4b6af8643f094004f07ce74762b8a01b3322"></a>SYSCTL_MAINCLKSRC_PLLOUT</em>&nbsp;</td><td>
<p>System PLL output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga12683fb0d46e215dcea8978a9a49c4b6a41a8ba076cd57444f65738f58af313ac"></a>SYSCTL_MAINCLKSRC_IRC</em>&nbsp;</td><td>
<p>Internal oscillator </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga12683fb0d46e215dcea8978a9a49c4b6a254236145522680bd65f696503a2be68"></a>SYSCTL_MAINCLKSRC_PLLIN</em>&nbsp;</td><td>
<p>System PLL input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga12683fb0d46e215dcea8978a9a49c4b6a3bbf7db262a214e29f7b97afe00b80c4"></a>SYSCTL_MAINCLKSRC_WDTOSC</em>&nbsp;</td><td>
<p>Watchdog oscillator rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga12683fb0d46e215dcea8978a9a49c4b6af8643f094004f07ce74762b8a01b3322"></a>SYSCTL_MAINCLKSRC_PLLOUT</em>&nbsp;</td><td>
<p>System PLL output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga12683fb0d46e215dcea8978a9a49c4b6a41a8ba076cd57444f65738f58af313ac"></a>SYSCTL_MAINCLKSRC_IRC</em>&nbsp;</td><td>
<p>Internal oscillator </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga12683fb0d46e215dcea8978a9a49c4b6a254236145522680bd65f696503a2be68"></a>SYSCTL_MAINCLKSRC_PLLIN</em>&nbsp;</td><td>
<p>System PLL input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga12683fb0d46e215dcea8978a9a49c4b6a3bbf7db262a214e29f7b97afe00b80c4"></a>SYSCTL_MAINCLKSRC_WDTOSC</em>&nbsp;</td><td>
<p>Watchdog oscillator rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga12683fb0d46e215dcea8978a9a49c4b6af8643f094004f07ce74762b8a01b3322"></a>SYSCTL_MAINCLKSRC_PLLOUT</em>&nbsp;</td><td>
<p>System PLL output </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00178">178</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad62d0d49b3bbe1a99c92a4edf29e5c30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__11_x_x.html#gad62d0d49b3bbe1a99c92a4edf29e5c30">CHIP_SYSCTL_PLLCLKSRC_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock sources for system and USB PLLs </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a37d972735f72955a65f80ab847e79b01"></a>SYSCTL_PLLCLKSRC_IRC</em>&nbsp;</td><td>
<p>Internal oscillator in </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30af9e797188ff50eb46eff50659e4dbe5b"></a>SYSCTL_PLLCLKSRC_MAINOSC</em>&nbsp;</td><td>
<p>Crystal (main) oscillator in </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a52faf797cfb96cda0687491a1f934c41"></a>SYSCTL_PLLCLKSRC_RESERVED1</em>&nbsp;</td><td>
<p>Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a4601189c3ae5266a2082616dbc4fab88"></a>SYSCTL_PLLCLKSRC_RESERVED2</em>&nbsp;</td><td>
<p>Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a37d972735f72955a65f80ab847e79b01"></a>SYSCTL_PLLCLKSRC_IRC</em>&nbsp;</td><td>
<p>Internal oscillator in </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30acb025d21277a73d25f3086ef405344cd"></a>SYSCTL_PLLCLKSRC_SYSOSC</em>&nbsp;</td><td>
<p>Crystal (main) oscillator in </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a52faf797cfb96cda0687491a1f934c41"></a>SYSCTL_PLLCLKSRC_RESERVED1</em>&nbsp;</td><td>
<p>Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a4601189c3ae5266a2082616dbc4fab88"></a>SYSCTL_PLLCLKSRC_RESERVED2</em>&nbsp;</td><td>
<p>Reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a37d972735f72955a65f80ab847e79b01"></a>SYSCTL_PLLCLKSRC_IRC</em>&nbsp;</td><td>
<p>PLL is sourced from the internal oscillator (IRC) </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30af9e797188ff50eb46eff50659e4dbe5b"></a>SYSCTL_PLLCLKSRC_MAINOSC</em>&nbsp;</td><td>
<p>PLL is sourced from the main oscillator </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a52faf797cfb96cda0687491a1f934c41"></a>SYSCTL_PLLCLKSRC_RESERVED1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a4601189c3ae5266a2082616dbc4fab88"></a>SYSCTL_PLLCLKSRC_RESERVED2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a37d972735f72955a65f80ab847e79b01"></a>SYSCTL_PLLCLKSRC_IRC</em>&nbsp;</td><td>
<p>Internal oscillator </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30acb025d21277a73d25f3086ef405344cd"></a>SYSCTL_PLLCLKSRC_SYSOSC</em>&nbsp;</td><td>
<p>Crystal (system) oscillator </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a7e344210c9ee2a95648e631fd06fd725"></a>SYSCTL_PLLCLKSRC_RESERVED</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad62d0d49b3bbe1a99c92a4edf29e5c30a940cd48158affc7f8c410f08d4d7bbdb"></a>SYSCTL_PLLCLKSRC_EXT_CLKIN</em>&nbsp;</td><td>
<p>External clock input </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00084">84</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6116ed8cf14d985f3fa79829a7505026"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__13_x_x.html#ga6116ed8cf14d985f3fa79829a7505026">CHIP_SYSCTL_USBCLKSRC_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock sources for USB </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga6116ed8cf14d985f3fa79829a7505026ad7e1750f46015d487c972258bdb664e3"></a>SYSCTL_USBCLKSRC_PLLOUT</em>&nbsp;</td><td>
<p>USB PLL out </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6116ed8cf14d985f3fa79829a7505026a5c573664158c5433b07f7cd18f279066"></a>SYSCTL_USBCLKSRC_MAINSYSCLK</em>&nbsp;</td><td>
<p>Main system clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6116ed8cf14d985f3fa79829a7505026a3ebbbf99b1deb65f6b624149d14c1beb"></a>SYSCTL_USBCLKSRC_SYSCLK</em>&nbsp;</td><td>
<p>SYSCLK clock as USB divider source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6116ed8cf14d985f3fa79829a7505026aeab3df3138cbe305eb987768d360f45b"></a>SYSCTL_USBCLKSRC_MAINPLL</em>&nbsp;</td><td>
<p>PLL0 clock as USB divider source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6116ed8cf14d985f3fa79829a7505026a4bbad6784c46e0e17846393115601319"></a>SYSCTL_USBCLKSRC_USBPLL</em>&nbsp;</td><td>
<p>PLL1 clock as USB divider source </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6116ed8cf14d985f3fa79829a7505026a6fdd4143a8cda72bbcbf602b96ff66b2"></a>SYSCTL_USBCLKSRC_RESERVED</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00386">386</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4de6d7e62fb6ffa2486df859e0ea2791"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__11_x_x.html#ga4de6d7e62fb6ffa2486df859e0ea2791">CHIP_WDTLFO_OSC_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog and low frequency oscillator frequencies plus or minus 40% </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a00b717eac9d82eb53204fafc4a24d20e"></a>WDTLFO_OSC_ILLEGAL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a9d5ce7c463d889b447a61c7a9b485194"></a>WDTLFO_OSC_0_60</em>&nbsp;</td><td>
<p>0.6 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a122e7a533598abd278528a7600f38d98"></a>WDTLFO_OSC_1_05</em>&nbsp;</td><td>
<p>1.05 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791ac5a3acdcbcc47efb228c31f4c997bd82"></a>WDTLFO_OSC_1_40</em>&nbsp;</td><td>
<p>1.4 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a37b5aecf0a07d628c22a63cf55b1889a"></a>WDTLFO_OSC_1_75</em>&nbsp;</td><td>
<p>1.75 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a5161871736e5c7e91c785297c058e499"></a>WDTLFO_OSC_2_10</em>&nbsp;</td><td>
<p>2.1 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a33c76fcb7d1898176715c4a7552570ff"></a>WDTLFO_OSC_2_40</em>&nbsp;</td><td>
<p>2.4 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791acc596e9bc42552c4b28bbc3c1102926d"></a>WDTLFO_OSC_2_70</em>&nbsp;</td><td>
<p>2.7 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791acad3a2b9baadc71787d5e1b1cf2f6fdb"></a>WDTLFO_OSC_3_00</em>&nbsp;</td><td>
<p>3.0 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a70046a051de2e55a10b17b187da4af52"></a>WDTLFO_OSC_3_25</em>&nbsp;</td><td>
<p>3.25 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791ab99312b75254335a483c93eefbdf6fbd"></a>WDTLFO_OSC_3_50</em>&nbsp;</td><td>
<p>3.5 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791acf30baab85c586e421a7bf5fe9f661ef"></a>WDTLFO_OSC_3_75</em>&nbsp;</td><td>
<p>3.75 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a515a6e3bc93a00162f1f0552d1a81dff"></a>WDTLFO_OSC_4_00</em>&nbsp;</td><td>
<p>4.0 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a93b63ffa802f7d3b907865d0b5d9a903"></a>WDTLFO_OSC_4_20</em>&nbsp;</td><td>
<p>4.2 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791ada9ec9277bd20edcac235aed591e657b"></a>WDTLFO_OSC_4_40</em>&nbsp;</td><td>
<p>4.4 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a75531fa9be4c2a746f4c199e0217cbe5"></a>WDTLFO_OSC_4_60</em>&nbsp;</td><td>
<p>4.6 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a00b717eac9d82eb53204fafc4a24d20e"></a>WDTLFO_OSC_ILLEGAL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a9d5ce7c463d889b447a61c7a9b485194"></a>WDTLFO_OSC_0_60</em>&nbsp;</td><td>
<p>0.6 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a122e7a533598abd278528a7600f38d98"></a>WDTLFO_OSC_1_05</em>&nbsp;</td><td>
<p>1.05 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791ac5a3acdcbcc47efb228c31f4c997bd82"></a>WDTLFO_OSC_1_40</em>&nbsp;</td><td>
<p>1.4 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a37b5aecf0a07d628c22a63cf55b1889a"></a>WDTLFO_OSC_1_75</em>&nbsp;</td><td>
<p>1.75 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a5161871736e5c7e91c785297c058e499"></a>WDTLFO_OSC_2_10</em>&nbsp;</td><td>
<p>2.1 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a33c76fcb7d1898176715c4a7552570ff"></a>WDTLFO_OSC_2_40</em>&nbsp;</td><td>
<p>2.4 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791acc596e9bc42552c4b28bbc3c1102926d"></a>WDTLFO_OSC_2_70</em>&nbsp;</td><td>
<p>2.7 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791acad3a2b9baadc71787d5e1b1cf2f6fdb"></a>WDTLFO_OSC_3_00</em>&nbsp;</td><td>
<p>3.0 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a70046a051de2e55a10b17b187da4af52"></a>WDTLFO_OSC_3_25</em>&nbsp;</td><td>
<p>3.25 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791ab99312b75254335a483c93eefbdf6fbd"></a>WDTLFO_OSC_3_50</em>&nbsp;</td><td>
<p>3.5 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791acf30baab85c586e421a7bf5fe9f661ef"></a>WDTLFO_OSC_3_75</em>&nbsp;</td><td>
<p>3.75 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a515a6e3bc93a00162f1f0552d1a81dff"></a>WDTLFO_OSC_4_00</em>&nbsp;</td><td>
<p>4.0 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a93b63ffa802f7d3b907865d0b5d9a903"></a>WDTLFO_OSC_4_20</em>&nbsp;</td><td>
<p>4.2 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791ada9ec9277bd20edcac235aed591e657b"></a>WDTLFO_OSC_4_40</em>&nbsp;</td><td>
<p>4.4 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a75531fa9be4c2a746f4c199e0217cbe5"></a>WDTLFO_OSC_4_60</em>&nbsp;</td><td>
<p>4.6 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a00b717eac9d82eb53204fafc4a24d20e"></a>WDTLFO_OSC_ILLEGAL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a9d5ce7c463d889b447a61c7a9b485194"></a>WDTLFO_OSC_0_60</em>&nbsp;</td><td>
<p>0.6 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a122e7a533598abd278528a7600f38d98"></a>WDTLFO_OSC_1_05</em>&nbsp;</td><td>
<p>1.05 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791ac5a3acdcbcc47efb228c31f4c997bd82"></a>WDTLFO_OSC_1_40</em>&nbsp;</td><td>
<p>1.4 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a37b5aecf0a07d628c22a63cf55b1889a"></a>WDTLFO_OSC_1_75</em>&nbsp;</td><td>
<p>1.75 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a5161871736e5c7e91c785297c058e499"></a>WDTLFO_OSC_2_10</em>&nbsp;</td><td>
<p>2.1 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a33c76fcb7d1898176715c4a7552570ff"></a>WDTLFO_OSC_2_40</em>&nbsp;</td><td>
<p>2.4 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791acc596e9bc42552c4b28bbc3c1102926d"></a>WDTLFO_OSC_2_70</em>&nbsp;</td><td>
<p>2.7 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791acad3a2b9baadc71787d5e1b1cf2f6fdb"></a>WDTLFO_OSC_3_00</em>&nbsp;</td><td>
<p>3.0 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a70046a051de2e55a10b17b187da4af52"></a>WDTLFO_OSC_3_25</em>&nbsp;</td><td>
<p>3.25 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791ab99312b75254335a483c93eefbdf6fbd"></a>WDTLFO_OSC_3_50</em>&nbsp;</td><td>
<p>3.5 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791acf30baab85c586e421a7bf5fe9f661ef"></a>WDTLFO_OSC_3_75</em>&nbsp;</td><td>
<p>3.75 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a515a6e3bc93a00162f1f0552d1a81dff"></a>WDTLFO_OSC_4_00</em>&nbsp;</td><td>
<p>4.0 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a93b63ffa802f7d3b907865d0b5d9a903"></a>WDTLFO_OSC_4_20</em>&nbsp;</td><td>
<p>4.2 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791ada9ec9277bd20edcac235aed591e657b"></a>WDTLFO_OSC_4_40</em>&nbsp;</td><td>
<p>4.4 MHz watchdog/LFO rate </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga4de6d7e62fb6ffa2486df859e0ea2791a75531fa9be4c2a746f4c199e0217cbe5"></a>WDTLFO_OSC_4_60</em>&nbsp;</td><td>
<p>4.6 MHz watchdog/LFO rate </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00144">144</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga29a26a2650d86eb81b3e1912fee5e9e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_DisablePeriphClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__11_x_x.html#ga9b5dbe058e6fe8dc20c806e1067e902f">CHIP_SYSCTL_CLOCK_T</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable a system or peripheral clock. </p>
<p>Disables power and clocking for a peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>: Clock to disable </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00266">266</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1affd6a0ce5e46a69abba2065123d35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_EnablePeriphClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__11_x_x.html#ga9b5dbe058e6fe8dc20c806e1067e902f">CHIP_SYSCTL_CLOCK_T</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable a system or peripheral clock. </p>
<p>Enables power and clocking for a peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>: Clock to enable </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00256">256</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8db0ad49f51bf5d6870181e77249c2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetIntOscRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the internal oscillator (IRC) clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>internal oscillator (IRC) clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00462">462</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5319079ca1531102c01860d05a69960"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetMainClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return main clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>main clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__11xx_8c_source.html#l00248">248</a> of file <a class="el" href="clock__11xx_8c_source.html">clock_11xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga195bc19c94855e1e895da558f3e7d2dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="group___c_l_o_c_k__11_x_x.html#ga12683fb0d46e215dcea8978a9a49c4b6">CHIP_SYSCTL_MAINCLKSRC_T</a> Chip_Clock_GetMainClockSource </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the main clock source. </p>
<dl class="section return"><dt>Returns</dt><dd>Which clock is used for the core clock source? </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00198">198</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga32ea9f95eed11d2bfa470b473232456e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetMainOscRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the main oscillator clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>main oscillator clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00453">453</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadcf7c327f083059fa769c41f18a562af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetSSP0ClockDiv </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return SSP0 divider. </p>
<dl class="section return"><dt>Returns</dt><dd>divider for SSP0 clock </dd></dl>
<dl class="section note"><dt>Note</dt><dd>A value of 0 means the clock is disabled. </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00288">288</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40c1de45e38f39e1768805a49831995a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetSSP1ClockDiv </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return SSP1 divider. </p>
<dl class="section return"><dt>Returns</dt><dd>divider for SSP1 clock </dd></dl>
<dl class="section note"><dt>Note</dt><dd>A value of 0 means the clock is disabled. </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00334">334</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3dd97239f9db511dbc71c531132cc08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetSystemClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return system clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>system clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__11xx_8c_source.html#l00281">281</a> of file <a class="el" href="clock__11xx_8c_source.html">clock_11xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafecd9f2b70abff298d40a816ecfeaa55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetSystemPllInClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return System PLL input clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>System PLL input clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__11xx_8c_source.html#l00183">183</a> of file <a class="el" href="clock__11xx_8c_source.html">clock_11xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d353a7a7dd17d5ed681802ba5d12925"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetSystemPllOutClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return System PLL output clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>System PLL output clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__11xx_8c_source.html#l00210">210</a> of file <a class="el" href="clock__11xx_8c_source.html">clock_11xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga375822786c9a60ee028d0e6a2c46176d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetSystickClockDiv </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return SYSTICK clock divider. </p>
<dl class="section return"><dt>Returns</dt><dd>divider for SYSTICK clock </dd></dl>
<dl class="section note"><dt>Note</dt><dd>A value of 0 means the clock is disabled. </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00378">378</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga46b698f7434fbd1c0e874fb7ece422a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetTraceClockDiv </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return ARM trace clock divider. </p>
<dl class="section return"><dt>Returns</dt><dd>divider for ARM trace clock </dd></dl>
<dl class="section note"><dt>Note</dt><dd>A value of 0 means the clock is disabled. </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00356">356</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga964fc2a2d354ad8db585683ff2728fa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetUARTClockDiv </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return UART divider. </p>
<dl class="section return"><dt>Returns</dt><dd>divider for UART clock </dd></dl>
<dl class="section note"><dt>Note</dt><dd>A value of 0 means the clock is disabled. </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00312">312</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad8913b85ef6e1b2ccdd37cb68bdd754"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetUSBPllInClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return USB PLL input clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>USB PLL input clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8c_source.html#l00203">203</a> of file <a class="el" href="clock__13xx_8c_source.html">clock_13xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad8dce429cbdd8ae510d7ee463f07da4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetUSBPllOutClockRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return USB PLL output clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>USB PLL output clock rate </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8c_source.html#l00224">224</a> of file <a class="el" href="clock__13xx_8c_source.html">clock_13xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaef33fa02a961503d6a385eb30a4ed3dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetWDTOSCRate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return estimated watchdog oscillator rate. </p>
<dl class="section return"><dt>Returns</dt><dd>Estimated watchdog oscillator rate </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This rate is accurate to plus or minus 40%. </dd></dl>

<p>Definition at line <a class="el" href="clock__11xx_8c_source.html#l00168">168</a> of file <a class="el" href="clock__11xx_8c_source.html">clock_11xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga633cab69c30773ac0f667b3ecd0bc65c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool Chip_Clock_IsSystemPLLLocked </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read System PLL lock status. </p>
<dl class="section return"><dt>Returns</dt><dd>true of the PLL is locked. false if not locked </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00076">76</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae0a614530296b96ef560bd2986277c3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool Chip_Clock_IsUSBPLLLocked </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read USB PLL lock status. </p>
<dl class="section return"><dt>Returns</dt><dd>true of the PLL is locked. false if not locked </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00116">116</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e8ed739d1ffa5480fc028b08a751d28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetCLKOUTSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__11_x_x.html#ga157c4adb8f619a3aaf58dacca66a9292">CHIP_SYSCTL_CLKOUTSRC_T</a>&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set CLKOUT clock source and divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">src</td><td>: Clock source for CLKOUT </td></tr>
    <tr><td class="paramname">div</td><td>: divider for CLKOUT clock </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use 0 to disable, or a divider value of 1 to 255. The CLKOUT clock rate is the clock source divided by the divider. This function will also toggle the clock source update register to update the clock source. </dd></dl>

<p>Definition at line <a class="el" href="clock__11xx_8c_source.html#l00157">157</a> of file <a class="el" href="clock__11xx_8c_source.html">clock_11xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa5064f30c38618c89611ad4cf3f87dac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetMainClockSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__11_x_x.html#ga12683fb0d46e215dcea8978a9a49c4b6">CHIP_SYSCTL_MAINCLKSRC_T</a>&#160;</td>
          <td class="paramname"><em>src</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set main system clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">src</td><td>: Clock source for main system </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function will also toggle the clock source update register to update the clock source. </dd></dl>

<p>Definition at line <a class="el" href="clock__11xx_8c_source.html#l00124">124</a> of file <a class="el" href="clock__11xx_8c_source.html">clock_11xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga10a7a60dff3adbd9924d2269dc59e765"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetPLLBypass </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bypass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>highfr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bypass System Oscillator and set oscillator frequency range. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bypass</td><td>: Flag to bypass oscillator </td></tr>
    <tr><td class="paramname">highfr</td><td>: Flag to set oscillator range from 15-25 MHz </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Sets the PLL input to bypass the oscillator. This would be used if an external clock that is not an oscillator is attached to the XTALIN pin. </dd></dl>

<p>Definition at line <a class="el" href="clock__11xx_8c_source.html#l00098">98</a> of file <a class="el" href="clock__11xx_8c_source.html">clock_11xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga91fc2cb6a9ba3121c70dce23d2f46b24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_SetSSP0ClockDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SSP0 divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div</td><td>: divider for SSP0 clock </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use 0 to disable, or a divider value of 1 to 255. The SSP0 clock rate is the main system clock divided by this value. </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00278">278</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d06d4f94b7a2b5595806f6c1bbd9589"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_SetSSP1ClockDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SSP1 divider clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div</td><td>: divider for SSP1 clock </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use 0 to disable, or a divider value of 1 to 255. The SSP1 clock rate is the main system clock divided by this value. </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00324">324</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8e3bc030aab3ed25bd85f2530cfa700"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_SetSysClockDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set system clock divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div</td><td>: divider for system clock </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use 0 to disable, or a divider value of 1 to 255. The system clock rate is the main system clock divided by this value. </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00210">210</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f54350df545676dc012275d9a703846"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetSystemPllSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__11_x_x.html#gad62d0d49b3bbe1a99c92a4edf29e5c30">CHIP_SYSCTL_PLLCLKSRC_T</a>&#160;</td>
          <td class="paramname"><em>src</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set System PLL clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">src</td><td>: Clock source for system PLL </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function will also toggle the clock source update register to update the clock source. </dd></dl>

<p>Definition at line <a class="el" href="clock__11xx_8c_source.html#l00090">90</a> of file <a class="el" href="clock__11xx_8c_source.html">clock_11xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gac65e73548b1131fe4091da5aaea8abda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_SetSystickClockDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SYSTICK clock divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div</td><td>: divider for SYSTICK clock </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use 0 to disable, or a divider value of 1 to 255. The SYSTICK clock rate is the main system clock divided by this value. </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00368">368</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad6aaa6e96db5a0bf05d98b0545d89001"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_SetTraceClockDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set ARM trace clock divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div</td><td>: divider for ARM trace clock </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use 0 to disable, or a divider value of 1 to 255. The ARM trace clock rate is the main system clock divided by this value. </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00346">346</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a5cb733198e0d5cd2544976e73e5365"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_SetUARTClockDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set UART divider clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div</td><td>: divider for UART clock </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use 0 to disable, or a divider value of 1 to 255. The UART clock rate is the main system clock divided by this value. <br/>
 For the LPC1311/13/42/43, the UART pins must be configured in the *IOCON block before the UART clock can be enabled </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00302">302</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12233d99167af6d5f6a7c7605f829828"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_SetupSystemPLL </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>msel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>psel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set System PLL divider values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">msel</td><td>: PLL feedback divider value. M = msel + 1. </td></tr>
    <tr><td class="paramname">psel</td><td>: PLL post divider value. P = (1&lt;&lt;psel). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>See the user manual for how to setup the PLL. </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00067">67</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae508f14d860289fe5a414480f05e31dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_SetupUSBPLL </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>msel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>psel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set USB PLL divider values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">msel</td><td>: PLL feedback divider value. M = msel + 1. </td></tr>
    <tr><td class="paramname">psel</td><td>: PLL post divider value. P = (1&lt;&lt;psel). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>See the user manual for how to setup the PLL. </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00107">107</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fb61c36e90a040eb21ed27fa53b35ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetUSBClockSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__13_x_x.html#ga6116ed8cf14d985f3fa79829a7505026">CHIP_SYSCTL_USBCLKSRC_T</a>&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set USB clock source and divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">src</td><td>: Clock source for USB </td></tr>
    <tr><td class="paramname">div</td><td>: divider for USB clock </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use 0 to disable, or a divider value of 1 to 255. The USB clock rate is either the main system clock or USB PLL output clock divided by this value. This function will also toggle the clock source update register to update the clock source. </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8c_source.html#l00135">135</a> of file <a class="el" href="clock__13xx_8c_source.html">clock_13xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga13c9a0f981cfdbad89a7c3af31760cf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetUSBPllSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__11_x_x.html#gad62d0d49b3bbe1a99c92a4edf29e5c30">CHIP_SYSCTL_PLLCLKSRC_T</a>&#160;</td>
          <td class="paramname"><em>src</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set USB PLL clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">src</td><td>: Clock source for USB PLL </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function will also toggle the clock source update register to update the clock source. </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8c_source.html#l00115">115</a> of file <a class="el" href="clock__13xx_8c_source.html">clock_13xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fc85398d0ce3cce5d2a498b9088582b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_Clock_SetWDTOSC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__11_x_x.html#ga4de6d7e62fb6ffa2486df859e0ea2791">CHIP_WDTLFO_OSC_T</a>&#160;</td>
          <td class="paramname"><em>wdtclk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup Watchdog oscillator rate and divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">wdtclk</td><td>: Selected watchdog clock rate </td></tr>
    <tr><td class="paramname">div</td><td>: Watchdog divider value, even value between 2 and 64 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Watchdog rate = selected rate divided by divider rate </dd></dl>

<p>Definition at line <a class="el" href="clock__13xx_8h_source.html#l00170">170</a> of file <a class="el" href="clock__13xx_8h_source.html">clock_13xx.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri May 10 2013 10:42:57 for LPCOpen Platform by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
