15:51:31 INFO  : Registering command handlers for Vitis TCF services
15:51:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
15:51:33 INFO  : Platform repository initialization has completed.
15:51:34 INFO  : XSCT server has started successfully.
15:51:36 INFO  : Successfully done setting XSCT server connection channel  
15:51:36 INFO  : plnx-install-location is set to ''
15:51:36 INFO  : Successfully done query RDI_DATADIR 
15:51:36 INFO  : Successfully done setting workspace for the tool. 
16:40:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
16:40:31 INFO  : Registering command handlers for Vitis TCF services
16:40:32 INFO  : XSCT server has started successfully.
16:40:32 INFO  : Successfully done setting XSCT server connection channel  
16:40:32 INFO  : plnx-install-location is set to ''
16:40:32 INFO  : Successfully done query RDI_DATADIR 
16:40:32 INFO  : Successfully done setting workspace for the tool. 
16:40:32 INFO  : Platform repository initialization has completed.
16:42:25 INFO  : Result from executing command 'getProjects': zcu102
16:42:25 INFO  : Result from executing command 'getPlatforms': 
16:42:27 INFO  : Platform 'zcu102' is added to custom repositories.
16:42:36 INFO  : Platform 'zcu102' is added to custom repositories.
16:52:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
16:52:53 INFO  : Registering command handlers for Vitis TCF services
16:52:53 INFO  : XSCT server has started successfully.
16:52:54 INFO  : Successfully done setting XSCT server connection channel  
16:52:54 INFO  : plnx-install-location is set to ''
16:52:54 INFO  : Successfully done query RDI_DATADIR 
16:52:54 INFO  : Successfully done setting workspace for the tool. 
16:52:55 INFO  : Platform repository initialization has completed.
16:54:13 INFO  : Result from executing command 'getProjects': shifting_led
16:54:13 INFO  : Result from executing command 'getPlatforms': 
16:54:42 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:55:05 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:55:05 INFO  : No changes in MSS file content so sources will not be generated.
16:55:36 INFO  : Example project xhwicap_intr_example_1 has been created successfully.
16:56:48 INFO  : Result from executing command 'getProjects': shifting_led
16:56:48 INFO  : Result from executing command 'getPlatforms': shifting_led|C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_led/export/shifting_led/shifting_led.xpfm
16:57:37 INFO  : Checking for BSP changes to sync application flags for project 'xhwicap_intr_example_1'...
16:58:17 INFO  : Checking for BSP changes to sync application flags for project 'xhwicap_intr_example_1'...
17:05:06 INFO  : Result from executing command 'getProjects': leds
17:05:06 INFO  : Result from executing command 'getPlatforms': 
17:05:13 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:05:17 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:05:17 INFO  : No changes in MSS file content so sources will not be generated.
17:05:46 INFO  : Example project xhwicap_testapp_example_1 has been created successfully.
17:06:23 INFO  : Result from executing command 'getProjects': leds
17:06:23 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:07:55 INFO  : Result from executing command 'getProjects': leds
17:07:55 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:07:56 INFO  : Checking for BSP changes to sync application flags for project 'xhwicap_testapp_example_1'...
17:08:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:08:18 INFO  : 'fpga -state' command is executed.
17:08:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:08:18 INFO  : 'jtag frequency' command is executed.
17:08:18 INFO  : Context for 'APU' is selected.
17:08:19 INFO  : System reset is completed.
17:08:22 INFO  : 'after 3000' command is executed.
17:08:22 INFO  : Context for 'APU' is selected.
17:08:22 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:08:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:22 INFO  : Context for 'APU' is selected.
17:08:22 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl' is done.
17:08:23 INFO  : 'ps7_init' command is executed.
17:08:23 INFO  : 'ps7_post_config' command is executed.
17:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:23 ERROR : Memory write error at 0x100000. MMU section translation fault
17:08:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf
----------------End of Script----------------

17:08:23 ERROR : Memory write error at 0x100000. MMU section translation fault
17:08:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:08:32 INFO  : 'fpga -state' command is executed.
17:08:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:08:38 INFO  : 'jtag frequency' command is executed.
17:08:38 INFO  : Context for 'APU' is selected.
17:08:38 INFO  : System reset is completed.
17:08:41 INFO  : 'after 3000' command is executed.
17:08:41 INFO  : Context for 'APU' is selected.
17:08:41 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:08:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:41 INFO  : Context for 'APU' is selected.
17:08:41 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl' is done.
17:08:41 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
17:08:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

17:08:41 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
17:09:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:09:22 INFO  : 'fpga -state' command is executed.
17:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:24 INFO  : 'jtag frequency' command is executed.
17:09:24 INFO  : Context for 'APU' is selected.
17:09:24 INFO  : System reset is completed.
17:09:27 INFO  : 'after 3000' command is executed.
17:09:27 INFO  : Context for 'APU' is selected.
17:09:27 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:09:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:27 INFO  : Context for 'APU' is selected.
17:09:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl' is done.
17:09:28 INFO  : 'ps7_init' command is executed.
17:09:28 INFO  : 'ps7_post_config' command is executed.
17:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:28 INFO  : 'con' command is executed.
17:09:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xhwicap_testapp_example_1_system_standalone.tcl'
17:10:04 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:10:08 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:10:12 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:10:13 INFO  : (SwPlatform) Successfully done update_mss 
17:10:13 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:10:37 INFO  : Result from executing command 'getProjects': leds
17:10:37 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:10:42 INFO  : Checking for BSP changes to sync application flags for project 'xhwicap_testapp_example_1'...
17:10:42 INFO  : Updating application flags with new BSP settings...
17:10:42 INFO  : Successfully updated application flags for project xhwicap_testapp_example_1.
17:10:51 INFO  : Disconnected from the channel tcfchan#8.
17:10:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:10:52 INFO  : 'fpga -state' command is executed.
17:10:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:10:53 INFO  : 'jtag frequency' command is executed.
17:10:53 INFO  : Context for 'APU' is selected.
17:10:54 INFO  : System reset is completed.
17:10:57 INFO  : 'after 3000' command is executed.
17:10:57 INFO  : Context for 'APU' is selected.
17:10:57 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:10:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:57 INFO  : Context for 'APU' is selected.
17:10:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl' is done.
17:10:57 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
17:10:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

17:10:57 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
17:11:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:11:05 INFO  : 'fpga -state' command is executed.
17:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:11:06 INFO  : 'jtag frequency' command is executed.
17:11:06 INFO  : Context for 'APU' is selected.
17:11:06 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
17:11:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

17:11:06 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
17:11:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:11:30 INFO  : 'fpga -state' command is executed.
17:11:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:11:32 INFO  : 'jtag frequency' command is executed.
17:11:32 INFO  : Context for 'APU' is selected.
17:11:32 INFO  : System reset is completed.
17:11:36 INFO  : 'after 3000' command is executed.
17:11:36 INFO  : Context for 'APU' is selected.
17:11:36 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:11:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:36 INFO  : Context for 'APU' is selected.
17:11:36 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl' is done.
17:11:36 INFO  : 'ps7_init' command is executed.
17:11:36 INFO  : 'ps7_post_config' command is executed.
17:11:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:37 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:37 INFO  : 'con' command is executed.
17:11:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:37 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xhwicap_testapp_example_1_system_standalone.tcl'
17:12:38 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:12:42 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:12:42 INFO  : No changes in MSS file content so sources will not be generated.
17:12:46 INFO  : Disconnected from the channel tcfchan#11.
17:12:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:12:54 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:12:57 INFO  : (SwPlatform) Successfully done update_mss 
17:12:57 INFO  : No changes in MSS file content so sources will not be generated.
17:13:58 INFO  : Result from executing command 'getProjects': leds
17:13:58 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:14:13 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:14:16 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:14:17 INFO  : (SwPlatform) Successfully done update_mss 
17:14:17 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:14:38 INFO  : Result from executing command 'getProjects': leds
17:14:38 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:14:44 INFO  : Checking for BSP changes to sync application flags for project 'xhwicap_testapp_example_1'...
17:14:44 INFO  : Updating application flags with new BSP settings...
17:14:44 INFO  : Successfully updated application flags for project xhwicap_testapp_example_1.
17:15:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:15:04 INFO  : 'fpga -state' command is executed.
17:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:15:06 INFO  : 'jtag frequency' command is executed.
17:15:07 INFO  : Context for 'APU' is selected.
17:15:07 INFO  : System reset is completed.
17:15:10 INFO  : 'after 3000' command is executed.
17:15:10 INFO  : Context for 'APU' is selected.
17:15:10 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:15:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:10 INFO  : Context for 'APU' is selected.
17:15:10 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl' is done.
17:15:11 INFO  : 'ps7_init' command is executed.
17:15:11 INFO  : 'ps7_post_config' command is executed.
17:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:11 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:11 INFO  : 'con' command is executed.
17:15:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:15:12 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xhwicap_testapp_example_1_system_standalone.tcl'
17:15:54 INFO  : Disconnected from the channel tcfchan#15.
17:15:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:15:54 INFO  : 'fpga -state' command is executed.
17:15:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:15:57 INFO  : 'jtag frequency' command is executed.
17:15:57 INFO  : Context for 'APU' is selected.
17:15:57 INFO  : System reset is completed.
17:16:00 INFO  : 'after 3000' command is executed.
17:16:00 INFO  : Context for 'APU' is selected.
17:16:00 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:16:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:00 INFO  : Context for 'APU' is selected.
17:16:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl' is done.
17:16:00 INFO  : 'ps7_init' command is executed.
17:16:00 INFO  : 'ps7_post_config' command is executed.
17:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_testapp_example_1/Debug/xhwicap_testapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:01 INFO  : 'con' command is executed.
17:16:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:16:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xhwicap_testapp_example_1_system_standalone.tcl'
17:16:42 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:18:35 INFO  : Example project xhwicap_low_level_example_1 has been created successfully.
17:19:01 INFO  : Checking for BSP changes to sync application flags for project 'xhwicap_low_level_example_1'...
17:21:23 INFO  : Disconnected from the channel tcfchan#16.
17:21:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:21:38 INFO  : XSCT server has started successfully.
17:21:38 INFO  : plnx-install-location is set to ''
17:21:38 INFO  : Successfully done setting XSCT server connection channel  
17:21:38 INFO  : Successfully done setting workspace for the tool. 
17:21:41 INFO  : Platform repository initialization has completed.
17:21:41 INFO  : Registering command handlers for Vitis TCF services
17:21:41 INFO  : Successfully done query RDI_DATADIR 
17:21:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:21:52 INFO  : 'fpga -state' command is executed.
17:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:21:55 INFO  : 'jtag frequency' command is executed.
17:21:56 INFO  : Context for 'APU' is selected.
17:21:56 INFO  : System reset is completed.
17:21:59 INFO  : 'after 3000' command is executed.
17:21:59 INFO  : Context for 'APU' is selected.
17:21:59 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:21:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:59 INFO  : Context for 'APU' is selected.
17:21:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_low_level_example_1/_ide/psinit/ps7_init.tcl' is done.
17:22:00 INFO  : 'ps7_init' command is executed.
17:22:00 INFO  : 'ps7_post_config' command is executed.
17:22:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_low_level_example_1/Debug/xhwicap_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_low_level_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xhwicap_low_level_example_1/Debug/xhwicap_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:00 INFO  : 'con' command is executed.
17:22:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:22:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xhwicap_low_level_example_1_system_standalone.tcl'
17:24:42 INFO  : Result from executing command 'getProjects': leds
17:24:42 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:24:42 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:25:38 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:25:47 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:25:48 INFO  : (SwPlatform) Successfully done update_mss 
17:25:48 INFO  : No changes in MSS file content so sources will not be generated.
17:26:02 INFO  : Disconnected from the channel tcfchan#1.
17:26:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:26:17 INFO  : XSCT server has started successfully.
17:26:17 INFO  : plnx-install-location is set to ''
17:26:17 INFO  : Successfully done setting XSCT server connection channel  
17:26:17 INFO  : Successfully done setting workspace for the tool. 
17:26:19 INFO  : Platform repository initialization has completed.
17:26:19 INFO  : Successfully done query RDI_DATADIR 
17:26:19 INFO  : Registering command handlers for Vitis TCF services
17:26:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:26:31 INFO  : 'fpga -state' command is executed.
17:26:48 INFO  : Result from executing command 'getProjects': leds
17:26:48 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:26:55 INFO  : 'fpga -state' command is executed.
17:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:26:58 INFO  : 'jtag frequency' command is executed.
17:26:58 INFO  : Context for 'APU' is selected.
17:26:58 INFO  : System reset is completed.
17:27:01 INFO  : 'after 3000' command is executed.
17:27:01 INFO  : Context for 'APU' is selected.
17:27:01 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:27:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:01 INFO  : Context for 'APU' is selected.
17:27:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
17:27:02 INFO  : 'ps7_init' command is executed.
17:27:02 INFO  : 'ps7_post_config' command is executed.
17:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:02 INFO  : 'con' command is executed.
17:27:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:02 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
17:27:24 INFO  : Disconnected from the channel tcfchan#1.
17:27:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:27:33 INFO  : 'fpga -state' command is executed.
17:27:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:27:37 INFO  : 'jtag frequency' command is executed.
17:27:37 INFO  : Context for 'APU' is selected.
17:27:37 INFO  : System reset is completed.
17:27:40 INFO  : 'after 3000' command is executed.
17:27:40 INFO  : Context for 'APU' is selected.
17:27:42 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:42 INFO  : Context for 'APU' is selected.
17:27:42 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
17:27:42 INFO  : 'ps7_init' command is executed.
17:27:42 INFO  : 'ps7_post_config' command is executed.
17:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:42 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:42 INFO  : 'con' command is executed.
17:27:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:42 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
17:28:42 INFO  : Disconnected from the channel tcfchan#3.
17:29:04 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:29:11 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:29:13 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:29:14 INFO  : (SwPlatform) Successfully done update_mss 
17:29:15 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:29:44 INFO  : Result from executing command 'getProjects': leds
17:29:44 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:29:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:29:52 INFO  : 'fpga -state' command is executed.
17:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:55 INFO  : 'jtag frequency' command is executed.
17:29:56 INFO  : Context for 'APU' is selected.
17:29:56 INFO  : System reset is completed.
17:29:59 INFO  : 'after 3000' command is executed.
17:29:59 INFO  : Context for 'APU' is selected.
17:29:59 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:29:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:59 INFO  : Context for 'APU' is selected.
17:29:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
17:30:00 INFO  : 'ps7_init' command is executed.
17:30:00 INFO  : 'ps7_post_config' command is executed.
17:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:00 INFO  : 'con' command is executed.
17:30:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
17:30:43 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:30:44 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:30:49 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:30:49 INFO  : No changes in MSS file content so sources will not be generated.
17:30:53 INFO  : Disconnected from the channel tcfchan#5.
17:31:18 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:31:19 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:31:20 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:31:21 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:31:26 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:31:31 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:31:34 INFO  : (SwPlatform) Successfully done update_mss 
17:31:35 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/leds/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:32:17 INFO  : Result from executing command 'getProjects': leds
17:32:17 INFO  : Result from executing command 'getPlatforms': leds|C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/leds.xpfm
17:32:27 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:32:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:32:39 INFO  : 'fpga -state' command is executed.
17:32:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:32:42 INFO  : 'jtag frequency' command is executed.
17:32:42 INFO  : Context for 'APU' is selected.
17:32:42 INFO  : System reset is completed.
17:32:46 INFO  : 'after 3000' command is executed.
17:32:46 INFO  : Context for 'APU' is selected.
17:32:46 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa'.
17:32:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:46 INFO  : Context for 'APU' is selected.
17:32:46 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
17:32:46 INFO  : 'ps7_init' command is executed.
17:32:46 INFO  : 'ps7_post_config' command is executed.
17:32:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/leds/export/leds/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:47 INFO  : 'con' command is executed.
17:32:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
17:33:28 INFO  : Disconnected from the channel tcfchan#8.
17:49:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:49:03 INFO  : XSCT server has started successfully.
17:49:03 INFO  : plnx-install-location is set to ''
17:49:03 INFO  : Successfully done setting XSCT server connection channel  
17:49:03 INFO  : Successfully done setting workspace for the tool. 
17:49:05 INFO  : Registering command handlers for Vitis TCF services
17:49:05 INFO  : Platform repository initialization has completed.
17:49:05 INFO  : Successfully done query RDI_DATADIR 
17:22:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:22:40 INFO  : XSCT server has started successfully.
17:22:40 INFO  : plnx-install-location is set to ''
17:22:40 INFO  : Successfully done setting XSCT server connection channel  
17:22:40 INFO  : Successfully done setting workspace for the tool. 
17:22:43 INFO  : Platform repository initialization has completed.
17:22:43 INFO  : Registering command handlers for Vitis TCF services
17:22:46 INFO  : Successfully done query RDI_DATADIR 
17:24:05 INFO  : Result from executing command 'getProjects': shifting
17:24:05 INFO  : Result from executing command 'getPlatforms': 
17:24:25 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:24:48 INFO  : (SwPlatform)  Successfully done add_library 
17:25:02 INFO  : (SwPlatform) Successfully done update_mss 
17:25:03 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:27:46 INFO  : (SwPlatform) Successfully done update_mss 
17:27:46 INFO  : No changes in MSS file content so sources will not be generated.
17:30:56 INFO  : Result from executing command 'getProjects': shifting
17:30:56 INFO  : Result from executing command 'getPlatforms': shifting|C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/shifting.xpfm
17:31:03 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:31:03 INFO  : Updating application flags with new BSP settings...
17:31:03 INFO  : Successfully updated application flags for project hello_world.
17:33:59 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:34:13 INFO  : 'fpga -state' command is executed.
17:34:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:34:13 INFO  : 'jtag frequency' command is executed.
17:34:13 INFO  : Context for 'APU' is selected.
17:34:13 INFO  : System reset is completed.
17:34:16 INFO  : 'after 3000' command is executed.
17:34:16 INFO  : Context for 'APU' is selected.
17:34:16 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/hw/top.xsa'.
17:34:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:16 INFO  : Context for 'APU' is selected.
17:34:16 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
17:34:17 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
17:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

17:34:17 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
17:34:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:34:33 INFO  : 'fpga -state' command is executed.
17:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:34:35 INFO  : 'jtag frequency' command is executed.
17:34:35 INFO  : Context for 'APU' is selected.
17:34:35 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
17:34:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

17:34:35 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
17:50:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:50:16 INFO  : 'fpga -state' command is executed.
17:50:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:50:16 INFO  : 'jtag frequency' command is executed.
17:50:16 INFO  : Context for 'APU' is selected.
17:50:16 INFO  : System reset is completed.
17:50:19 INFO  : 'after 3000' command is executed.
17:50:19 INFO  : Context for 'APU' is selected.
17:50:19 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/hw/top.xsa'.
17:50:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:19 INFO  : Context for 'APU' is selected.
17:50:19 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
17:50:19 INFO  : 'ps7_init' command is executed.
17:50:20 INFO  : 'ps7_post_config' command is executed.
17:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:20 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:20 INFO  : 'con' command is executed.
17:50:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:20 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
17:50:55 INFO  : Disconnected from the channel tcfchan#4.
17:56:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:56:09 INFO  : XSCT server has started successfully.
17:56:10 INFO  : plnx-install-location is set to ''
17:56:10 INFO  : Successfully done setting XSCT server connection channel  
17:56:10 INFO  : Successfully done setting workspace for the tool. 
17:56:11 INFO  : Platform repository initialization has completed.
17:56:12 INFO  : Registering command handlers for Vitis TCF services
17:56:15 INFO  : Successfully done query RDI_DATADIR 
17:56:54 INFO  : Result from executing command 'getProjects': shifting
17:56:54 INFO  : Result from executing command 'getPlatforms': shifting|C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/shifting.xpfm
17:56:55 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:57:26 INFO  : 'fpga -state' command is executed.
17:57:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:26 INFO  : 'jtag frequency' command is executed.
17:57:26 INFO  : Context for 'APU' is selected.
17:57:26 INFO  : System reset is completed.
17:57:29 INFO  : 'after 3000' command is executed.
17:57:30 INFO  : Context for 'APU' is selected.
17:57:30 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/hw/top.xsa'.
17:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:30 INFO  : Context for 'APU' is selected.
17:57:30 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
17:57:31 INFO  : 'ps7_init' command is executed.
17:57:31 INFO  : 'ps7_post_config' command is executed.
17:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:31 ERROR : Memory write error at 0x100000. MMU section translation fault
17:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
----------------End of Script----------------

17:57:31 ERROR : Memory write error at 0x100000. MMU section translation fault
17:57:50 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:57:53 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:23:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
14:23:18 INFO  : XSCT server has started successfully.
14:23:18 INFO  : Successfully done setting XSCT server connection channel  
14:23:18 INFO  : plnx-install-location is set to ''
14:23:18 INFO  : Successfully done setting workspace for the tool. 
14:23:21 INFO  : Successfully done query RDI_DATADIR 
14:23:21 INFO  : Registering command handlers for Vitis TCF services
14:23:21 INFO  : Platform repository initialization has completed.
14:25:26 INFO  : Result from executing command 'getProjects': SHIFTING
14:25:26 INFO  : Result from executing command 'getPlatforms': 
14:26:09 INFO  : Result from executing command 'getProjects': SHIFTING
14:26:09 INFO  : Result from executing command 'getPlatforms': SHIFTING|C:/GitHub/ReconHardware/FPGA_Files/Software/SHIFTING/export/SHIFTING/SHIFTING.xpfm
14:27:13 INFO  : Checking for BSP changes to sync application flags for project 'Hello_World'...
14:28:57 INFO  : Checking for BSP changes to sync application flags for project 'Hello_World'...
14:29:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:29:11 INFO  : 'fpga -state' command is executed.
14:29:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:29:14 INFO  : 'jtag frequency' command is executed.
14:29:14 INFO  : Context for 'APU' is selected.
14:29:14 INFO  : System reset is completed.
14:29:17 INFO  : 'after 3000' command is executed.
14:29:17 INFO  : Context for 'APU' is selected.
14:29:18 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/SHIFTING/export/SHIFTING/hw/top.xsa'.
14:29:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:18 INFO  : Context for 'APU' is selected.
14:29:18 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_World/_ide/psinit/ps7_init.tcl' is done.
14:29:18 INFO  : 'ps7_init' command is executed.
14:29:18 INFO  : 'ps7_post_config' command is executed.
14:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:19 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_World/Debug/Hello_World.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/SHIFTING/export/SHIFTING/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_World/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_World/Debug/Hello_World.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:19 INFO  : 'con' command is executed.
14:29:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:29:19 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
14:29:38 INFO  : Disconnected from the channel tcfchan#4.
14:29:42 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/SHIFTING/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:29:51 INFO  : (SwPlatform) Successfully done removeLibrary 
14:29:59 INFO  : (SwPlatform) Successfully done update_mss 
14:30:00 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/SHIFTING/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:30:40 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/SHIFTING/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:34:06 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/SHIFTING/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:34:06 INFO  : No changes in MSS file content so sources will not be generated.
14:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:58 INFO  : Result from executing command 'getProjects': shifting_pr
14:44:58 INFO  : Result from executing command 'getPlatforms': 
14:51:40 INFO  : Result from executing command 'getProjects': shifting_pr
14:51:40 INFO  : Result from executing command 'getPlatforms': shifting_pr|C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/shifting_pr.xpfm
14:52:23 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
14:52:42 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
14:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:52:59 INFO  : 'jtag frequency' command is executed.
14:52:59 INFO  : Context for 'APU' is selected.
14:52:59 INFO  : System reset is completed.
14:53:02 INFO  : 'after 3000' command is executed.
14:53:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:53:04 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
14:53:04 INFO  : Context for 'APU' is selected.
14:53:04 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa'.
14:53:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:04 INFO  : Context for 'APU' is selected.
14:53:04 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
14:53:05 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
14:53:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

14:53:05 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
14:53:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:53:18 INFO  : 'jtag frequency' command is executed.
14:53:18 INFO  : Context for 'APU' is selected.
14:53:18 INFO  : System reset is completed.
14:53:21 INFO  : 'after 3000' command is executed.
14:53:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:53:23 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
14:53:23 INFO  : Context for 'APU' is selected.
14:53:23 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa'.
14:53:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:23 INFO  : Context for 'APU' is selected.
14:53:23 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
14:53:24 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
14:53:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

14:53:24 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
14:53:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:54:04 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
14:54:15 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
14:54:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:54:23 INFO  : 'jtag frequency' command is executed.
14:54:23 INFO  : Context for 'APU' is selected.
14:54:23 INFO  : System reset is completed.
14:54:26 INFO  : 'after 3000' command is executed.
14:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:54:28 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
14:54:28 INFO  : Context for 'APU' is selected.
14:54:28 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa'.
14:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:28 INFO  : Context for 'APU' is selected.
14:54:28 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
14:54:29 INFO  : 'ps7_init' command is executed.
14:54:29 INFO  : 'ps7_post_config' command is executed.
14:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:29 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:29 INFO  : 'con' command is executed.
14:54:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:54:29 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
14:54:46 INFO  : Disconnected from the channel tcfchan#5.
14:54:49 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:54:55 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:54:58 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:54:59 INFO  : (SwPlatform) Successfully done update_mss 
14:54:59 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:55:27 INFO  : Result from executing command 'getProjects': shifting_pr
14:55:27 INFO  : Result from executing command 'getPlatforms': shifting_pr|C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/shifting_pr.xpfm
14:55:30 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
14:55:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:55:43 INFO  : 'jtag frequency' command is executed.
14:55:43 INFO  : Context for 'APU' is selected.
14:55:43 INFO  : System reset is completed.
14:55:46 INFO  : 'after 3000' command is executed.
14:55:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:55:50 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
14:55:50 INFO  : Context for 'APU' is selected.
14:55:50 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa'.
14:55:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:50 INFO  : Context for 'APU' is selected.
14:55:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
14:55:50 INFO  : 'ps7_init' command is executed.
14:55:50 INFO  : 'ps7_post_config' command is executed.
14:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:51 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:51 INFO  : 'con' command is executed.
14:55:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:55:51 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
14:56:14 INFO  : Disconnected from the channel tcfchan#12.
14:56:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:30 INFO  : 'jtag frequency' command is executed.
14:56:31 INFO  : Context for 'APU' is selected.
14:56:31 INFO  : System reset is completed.
14:56:34 INFO  : 'after 3000' command is executed.
14:56:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:56:36 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
14:56:37 INFO  : Context for 'APU' is selected.
14:56:37 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa'.
14:56:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:37 INFO  : Context for 'APU' is selected.
14:56:37 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
14:56:37 INFO  : 'ps7_init' command is executed.
14:56:38 INFO  : 'ps7_post_config' command is executed.
14:56:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:38 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:38 INFO  : 'con' command is executed.
14:56:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:56:38 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
14:57:29 INFO  : Disconnected from the channel tcfchan#13.
14:57:42 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:57:46 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:57:46 INFO  : (SwPlatform) Successfully done update_mss 
14:57:47 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:59:19 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:59:23 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:59:23 INFO  : (SwPlatform) Successfully done update_mss 
14:59:24 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:59:31 ERROR : (XSDB Server)rm: cannot lstat `*.o': Invalid argument

14:59:31 ERROR : (XSDB Server)make: *** [Makefile:42: clean] Error 1

14:59:37 INFO  : (SwPlatform) Successfully done update_mss 
14:59:37 INFO  : No changes in MSS file content so sources will not be generated.
15:00:01 INFO  : Result from executing command 'getProjects': shifting_pr
15:00:01 INFO  : Result from executing command 'getPlatforms': shifting_pr|C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/shifting_pr.xpfm
15:00:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:00:05 INFO  : 'jtag frequency' command is executed.
15:00:06 INFO  : Context for 'APU' is selected.
15:00:06 INFO  : System reset is completed.
15:00:09 INFO  : 'after 3000' command is executed.
15:00:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:00:12 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
15:00:12 INFO  : Context for 'APU' is selected.
15:00:12 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa'.
15:00:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:13 INFO  : Context for 'APU' is selected.
15:00:13 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
15:00:13 INFO  : 'ps7_init' command is executed.
15:00:13 INFO  : 'ps7_post_config' command is executed.
15:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:13 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:14 INFO  : 'con' command is executed.
15:00:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:00:14 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
15:02:47 INFO  : Disconnected from the channel tcfchan#15.
15:02:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:02:47 INFO  : 'jtag frequency' command is executed.
15:02:47 INFO  : Context for 'APU' is selected.
15:02:47 INFO  : System reset is completed.
15:02:50 INFO  : 'after 3000' command is executed.
15:02:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:02:53 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
15:02:53 INFO  : Context for 'APU' is selected.
15:02:53 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa'.
15:02:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:53 INFO  : Context for 'APU' is selected.
15:02:53 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
15:02:53 INFO  : 'ps7_init' command is executed.
15:02:53 INFO  : 'ps7_post_config' command is executed.
15:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:54 INFO  : 'con' command is executed.
15:02:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:02:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
15:03:35 INFO  : Disconnected from the channel tcfchan#16.
15:03:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:35 INFO  : 'jtag frequency' command is executed.
15:03:35 INFO  : Context for 'APU' is selected.
15:03:35 INFO  : System reset is completed.
15:03:38 INFO  : 'after 3000' command is executed.
15:03:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:03:41 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
15:03:41 INFO  : Context for 'APU' is selected.
15:03:41 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa'.
15:03:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:41 INFO  : Context for 'APU' is selected.
15:03:41 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
15:03:41 INFO  : 'ps7_init' command is executed.
15:03:41 INFO  : 'ps7_post_config' command is executed.
15:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:41 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:41 INFO  : 'con' command is executed.
15:03:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:03:41 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
15:08:23 INFO  : (SwPlaform) Successfully done setParamInSpec 
15:08:50 INFO  : (SwPlaform) Successfully done setParamInSpec 
15:08:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
15:08:53 INFO  : (SwPlatform) Successfully done update_mss 
15:08:54 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/zynq_fsbl/zynq_fsbl_bsp/system.mss"
15:10:51 INFO  : Disconnected from the channel tcfchan#17.
15:10:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:10:51 INFO  : 'jtag frequency' command is executed.
15:10:51 INFO  : Context for 'APU' is selected.
15:10:52 INFO  : System reset is completed.
15:10:55 INFO  : 'after 3000' command is executed.
15:10:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:10:57 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
15:10:57 INFO  : Context for 'APU' is selected.
15:10:57 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa'.
15:10:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:57 INFO  : Context for 'APU' is selected.
15:10:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
15:10:57 INFO  : 'ps7_init' command is executed.
15:10:57 INFO  : 'ps7_post_config' command is executed.
15:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:58 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:58 INFO  : 'con' command is executed.
15:10:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:10:58 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
15:12:14 INFO  : Disconnected from the channel tcfchan#18.
15:12:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:12:15 INFO  : 'jtag frequency' command is executed.
15:12:15 INFO  : Context for 'APU' is selected.
15:12:15 INFO  : System reset is completed.
15:12:18 INFO  : 'after 3000' command is executed.
15:12:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:12:20 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
15:12:20 INFO  : Context for 'APU' is selected.
15:12:20 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa'.
15:12:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:20 INFO  : Context for 'APU' is selected.
15:12:20 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
15:12:21 INFO  : 'ps7_init' command is executed.
15:12:21 INFO  : 'ps7_post_config' command is executed.
15:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:21 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:21 INFO  : 'con' command is executed.
15:12:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:12:21 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
15:12:58 INFO  : Disconnected from the channel tcfchan#19.
15:13:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:13:01 INFO  : 'jtag frequency' command is executed.
15:13:02 INFO  : Context for 'APU' is selected.
15:13:02 INFO  : System reset is completed.
15:13:05 INFO  : 'after 3000' command is executed.
15:13:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:13:07 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
15:13:07 INFO  : Context for 'APU' is selected.
15:13:07 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa'.
15:13:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:07 INFO  : Context for 'APU' is selected.
15:13:07 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
15:13:07 INFO  : 'ps7_init' command is executed.
15:13:07 INFO  : 'ps7_post_config' command is executed.
15:13:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:08 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:08 INFO  : 'con' command is executed.
15:13:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:13:08 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
15:13:22 INFO  : Disconnected from the channel tcfchan#20.
15:13:48 INFO  : Result from executing command 'getProjects': shifting_pr
15:13:48 INFO  : Result from executing command 'getPlatforms': shifting_pr|C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/shifting_pr.xpfm
15:13:57 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
15:14:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:14:21 INFO  : 'jtag frequency' command is executed.
15:14:21 INFO  : Context for 'APU' is selected.
15:14:21 INFO  : System reset is completed.
15:14:24 INFO  : 'after 3000' command is executed.
15:14:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:14:26 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
15:14:26 INFO  : Context for 'APU' is selected.
15:14:26 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa'.
15:14:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:26 INFO  : Context for 'APU' is selected.
15:14:26 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
15:14:27 INFO  : 'ps7_init' command is executed.
15:14:27 INFO  : 'ps7_post_config' command is executed.
15:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:27 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:27 INFO  : 'con' command is executed.
15:14:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:14:27 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
15:14:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:14:27 INFO  : 'jtag frequency' command is executed.
15:14:27 INFO  : Context for 'APU' is selected.
15:14:28 INFO  : System reset is completed.
15:14:31 INFO  : 'after 3000' command is executed.
15:14:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:14:33 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
15:14:33 INFO  : Context for 'APU' is selected.
15:14:33 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa'.
15:14:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:33 INFO  : Context for 'APU' is selected.
15:14:33 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
15:14:33 INFO  : 'ps7_init' command is executed.
15:14:33 INFO  : 'ps7_post_config' command is executed.
15:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:34 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:34 INFO  : 'con' command is executed.
15:14:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:14:34 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
15:15:32 INFO  : Disconnected from the channel tcfchan#23.
15:15:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:15:36 INFO  : 'jtag frequency' command is executed.
15:15:36 INFO  : Context for 'APU' is selected.
15:15:36 INFO  : System reset is completed.
15:15:39 INFO  : 'after 3000' command is executed.
15:15:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:15:41 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
15:15:41 INFO  : Context for 'APU' is selected.
15:15:41 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa'.
15:15:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:42 INFO  : Context for 'APU' is selected.
15:15:42 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
15:15:42 INFO  : 'ps7_init' command is executed.
15:15:42 INFO  : 'ps7_post_config' command is executed.
15:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:42 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/shifting_pr/export/shifting_pr/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:42 INFO  : 'con' command is executed.
15:15:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:42 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
15:16:01 INFO  : Disconnected from the channel tcfchan#24.
15:45:05 INFO  : Result from executing command 'getProjects': pr_led
15:45:05 INFO  : Result from executing command 'getPlatforms': 
15:45:14 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
15:45:59 INFO  : Result from executing command 'getProjects': pr_led
15:45:59 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
15:52:00 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
15:52:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:52:19 INFO  : 'jtag frequency' command is executed.
15:52:19 INFO  : Context for 'APU' is selected.
15:52:19 INFO  : System reset is completed.
15:52:22 INFO  : 'after 3000' command is executed.
15:52:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:52:25 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
15:52:25 INFO  : Context for 'APU' is selected.
15:52:25 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
15:52:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:25 INFO  : Context for 'APU' is selected.
15:52:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
15:52:25 INFO  : 'ps7_init' command is executed.
15:52:25 INFO  : 'ps7_post_config' command is executed.
15:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:25 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:26 INFO  : 'con' command is executed.
15:52:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:52:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
15:52:46 INFO  : Disconnected from the channel tcfchan#27.
15:54:11 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
15:55:24 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:05:47 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
16:06:23 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
16:06:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:06:35 INFO  : 'jtag frequency' command is executed.
16:06:35 INFO  : Context for 'APU' is selected.
16:06:35 INFO  : System reset is completed.
16:06:38 INFO  : 'after 3000' command is executed.
16:06:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:06:41 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
16:06:41 INFO  : Context for 'APU' is selected.
16:06:41 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:06:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:41 INFO  : Context for 'APU' is selected.
16:06:41 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
16:06:41 INFO  : 'ps7_init' command is executed.
16:06:41 INFO  : 'ps7_post_config' command is executed.
16:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:41 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:41 INFO  : 'con' command is executed.
16:06:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:06:41 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
16:07:59 INFO  : Disconnected from the channel tcfchan#31.
16:07:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:07:59 INFO  : 'jtag frequency' command is executed.
16:07:59 INFO  : Context for 'APU' is selected.
16:07:59 INFO  : System reset is completed.
16:08:02 INFO  : 'after 3000' command is executed.
16:08:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:08:05 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
16:08:05 INFO  : Context for 'APU' is selected.
16:08:05 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:08:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:05 INFO  : Context for 'APU' is selected.
16:08:05 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
16:08:05 INFO  : 'ps7_init' command is executed.
16:08:05 INFO  : 'ps7_post_config' command is executed.
16:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:06 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:06 INFO  : 'con' command is executed.
16:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:08:06 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
16:08:48 INFO  : Disconnected from the channel tcfchan#32.
16:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:08:48 INFO  : 'jtag frequency' command is executed.
16:08:48 INFO  : Context for 'APU' is selected.
16:08:48 INFO  : System reset is completed.
16:08:51 INFO  : 'after 3000' command is executed.
16:08:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:08:54 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
16:08:54 INFO  : Context for 'APU' is selected.
16:08:54 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:08:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:54 INFO  : Context for 'APU' is selected.
16:08:54 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
16:08:54 INFO  : 'ps7_init' command is executed.
16:08:54 INFO  : 'ps7_post_config' command is executed.
16:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:54 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:54 INFO  : 'con' command is executed.
16:08:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:08:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
16:10:11 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
16:10:24 INFO  : Disconnected from the channel tcfchan#33.
16:10:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:10:24 INFO  : 'jtag frequency' command is executed.
16:10:24 INFO  : Context for 'APU' is selected.
16:10:24 INFO  : System reset is completed.
16:10:27 INFO  : 'after 3000' command is executed.
16:10:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:10:29 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
16:10:29 INFO  : Context for 'APU' is selected.
16:10:29 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:10:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:29 INFO  : Context for 'APU' is selected.
16:10:29 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
16:10:30 INFO  : 'ps7_init' command is executed.
16:10:30 INFO  : 'ps7_post_config' command is executed.
16:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:30 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:30 INFO  : 'con' command is executed.
16:10:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:10:30 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
16:15:03 INFO  : Disconnected from the channel tcfchan#35.
16:15:20 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:20:25 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:20:39 INFO  : Example project xprc_example_1 has been created successfully.
16:20:46 INFO  : Example project xprc_selftest_example_1 has been created successfully.
16:21:06 INFO  : Result from executing command 'getProjects': pr_led
16:21:06 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
16:21:07 INFO  : Checking for BSP changes to sync application flags for project 'xprc_example_1'...
16:25:01 INFO  : Checking for BSP changes to sync application flags for project 'xprc_selftest_example_1'...
16:25:48 INFO  : Checking for BSP changes to sync application flags for project 'xprc_selftest_example_1'...
16:26:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:26:07 INFO  : 'jtag frequency' command is executed.
16:26:07 INFO  : Context for 'APU' is selected.
16:26:07 INFO  : System reset is completed.
16:26:10 INFO  : 'after 3000' command is executed.
16:26:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:26:12 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_selftest_example_1/_ide/bitstream/top.bit"
16:26:13 INFO  : Context for 'APU' is selected.
16:26:13 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:26:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:13 INFO  : Context for 'APU' is selected.
16:26:13 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_selftest_example_1/_ide/psinit/ps7_init.tcl' is done.
16:26:13 INFO  : 'ps7_init' command is executed.
16:26:13 INFO  : 'ps7_post_config' command is executed.
16:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:13 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_selftest_example_1/Debug/xprc_selftest_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_selftest_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_selftest_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_selftest_example_1/Debug/xprc_selftest_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:13 INFO  : 'con' command is executed.
16:26:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:13 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xprc_selftest_example_1_system_standalone.tcl'
16:28:56 INFO  : Disconnected from the channel tcfchan#40.
18:04:14 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
18:05:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:05:20 INFO  : 'jtag frequency' command is executed.
18:05:20 INFO  : Context for 'APU' is selected.
18:05:20 INFO  : System reset is completed.
18:05:23 INFO  : 'after 3000' command is executed.
18:05:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:05:26 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
18:05:27 INFO  : Context for 'APU' is selected.
18:05:27 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
18:05:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:27 INFO  : Context for 'APU' is selected.
18:05:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
18:05:27 INFO  : 'ps7_init' command is executed.
18:05:27 INFO  : 'ps7_post_config' command is executed.
18:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:27 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:28 INFO  : 'con' command is executed.
18:05:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
18:06:31 INFO  : (SwPlatform)  Successfully done add_library 
18:06:32 INFO  : (SwPlatform) Successfully done update_mss 
18:06:33 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:07:00 INFO  : Result from executing command 'getProjects': pr_led
18:07:00 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
18:07:44 INFO  : Example project xilffs_polled_example_1 has been created successfully.
18:07:56 INFO  : Checking for BSP changes to sync application flags for project 'xilffs_polled_example_1'...
18:10:15 INFO  : Disconnected from the channel tcfchan#42.
18:10:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:10:16 INFO  : 'jtag frequency' command is executed.
18:10:16 INFO  : Context for 'APU' is selected.
18:10:16 INFO  : System reset is completed.
18:10:19 INFO  : 'after 3000' command is executed.
18:10:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:10:22 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/_ide/bitstream/top.bit"
18:10:22 INFO  : Context for 'APU' is selected.
18:10:22 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
18:10:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:22 INFO  : Context for 'APU' is selected.
18:10:22 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/_ide/psinit/ps7_init.tcl' is done.
18:10:22 INFO  : 'ps7_init' command is executed.
18:10:22 INFO  : 'ps7_post_config' command is executed.
18:10:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:23 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/Debug/xilffs_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/Debug/xilffs_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:23 INFO  : 'con' command is executed.
18:10:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:23 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xilffs_polled_example_1_system_standalone.tcl'
18:11:26 INFO  : Checking for BSP changes to sync application flags for project 'xilffs_polled_example_1'...
18:11:37 INFO  : Disconnected from the channel tcfchan#45.
18:11:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:11:38 INFO  : 'jtag frequency' command is executed.
18:11:38 INFO  : Context for 'APU' is selected.
18:11:38 INFO  : System reset is completed.
18:11:41 INFO  : 'after 3000' command is executed.
18:11:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:11:43 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/_ide/bitstream/top.bit"
18:11:43 INFO  : Context for 'APU' is selected.
18:11:43 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
18:11:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:43 INFO  : Context for 'APU' is selected.
18:11:43 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/_ide/psinit/ps7_init.tcl' is done.
18:11:44 INFO  : 'ps7_init' command is executed.
18:11:44 INFO  : 'ps7_post_config' command is executed.
18:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:44 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/Debug/xilffs_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/Debug/xilffs_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:44 INFO  : 'con' command is executed.
18:11:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:11:44 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xilffs_polled_example_1_system_standalone.tcl'
18:12:38 INFO  : Disconnected from the channel tcfchan#47.
18:14:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:14:22 INFO  : 'jtag frequency' command is executed.
18:14:22 INFO  : Context for 'APU' is selected.
18:14:22 INFO  : System reset is completed.
18:14:25 INFO  : 'after 3000' command is executed.
18:14:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:14:27 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/_ide/bitstream/top.bit"
18:14:27 INFO  : Context for 'APU' is selected.
18:14:27 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
18:14:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:27 INFO  : Context for 'APU' is selected.
18:14:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/_ide/psinit/ps7_init.tcl' is done.
18:14:28 INFO  : 'ps7_init' command is executed.
18:14:28 INFO  : 'ps7_post_config' command is executed.
18:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/Debug/xilffs_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/Debug/xilffs_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:28 INFO  : 'con' command is executed.
18:14:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:14:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xilffs_polled_example_1_system_standalone.tcl'
18:14:38 INFO  : Disconnected from the channel tcfchan#48.
18:15:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:15:18 INFO  : 'jtag frequency' command is executed.
18:15:18 INFO  : Context for 'APU' is selected.
18:15:19 INFO  : System reset is completed.
18:15:22 INFO  : 'after 3000' command is executed.
18:15:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:15:24 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/_ide/bitstream/top.bit"
18:15:24 INFO  : Context for 'APU' is selected.
18:15:24 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
18:15:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:24 INFO  : Context for 'APU' is selected.
18:15:24 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/_ide/psinit/ps7_init.tcl' is done.
18:15:24 INFO  : 'ps7_init' command is executed.
18:15:24 INFO  : 'ps7_post_config' command is executed.
18:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:25 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/Debug/xilffs_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xilffs_polled_example_1/Debug/xilffs_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:25 INFO  : 'con' command is executed.
18:15:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:15:25 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xilffs_polled_example_1_system_standalone.tcl'
18:21:52 INFO  : Disconnected from the channel tcfchan#49.
18:57:10 INFO  : Result from executing command 'getProjects': pr_led
18:57:10 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
18:57:10 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
18:57:10 INFO  : Updating application flags with new BSP settings...
18:57:10 INFO  : Successfully updated application flags for project sd_reading.
18:59:42 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
19:00:40 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
19:05:11 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
19:05:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
19:05:47 INFO  : XSCT server has started successfully.
19:05:47 INFO  : Successfully done setting XSCT server connection channel  
19:05:47 INFO  : plnx-install-location is set to ''
19:05:47 INFO  : Successfully done setting workspace for the tool. 
19:05:50 INFO  : Platform repository initialization has completed.
19:05:50 INFO  : Registering command handlers for Vitis TCF services
19:05:53 INFO  : Successfully done query RDI_DATADIR 
19:06:35 INFO  : Result from executing command 'getProjects': pr_led
19:06:35 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
19:06:36 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
19:07:50 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
19:08:36 INFO  : Result from executing command 'getProjects': pr_led
19:08:36 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
19:08:36 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
19:09:33 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
19:10:11 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
19:10:29 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
19:10:45 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
19:11:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:11:02 INFO  : 'jtag frequency' command is executed.
19:11:02 INFO  : Context for 'APU' is selected.
19:11:02 INFO  : System reset is completed.
19:11:05 INFO  : 'after 3000' command is executed.
19:11:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:11:07 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
19:11:07 INFO  : Context for 'APU' is selected.
19:11:07 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:11:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:07 INFO  : Context for 'APU' is selected.
19:11:07 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
19:11:08 INFO  : 'ps7_init' command is executed.
19:11:08 INFO  : 'ps7_post_config' command is executed.
19:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:08 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:08 INFO  : 'con' command is executed.
19:11:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:11:08 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
19:11:27 INFO  : Disconnected from the channel tcfchan#11.
19:11:47 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
19:12:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:12:03 INFO  : 'jtag frequency' command is executed.
19:12:03 INFO  : Context for 'APU' is selected.
19:12:03 INFO  : System reset is completed.
19:12:06 INFO  : 'after 3000' command is executed.
19:12:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:12:08 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
19:12:08 INFO  : Context for 'APU' is selected.
19:12:08 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:12:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:08 INFO  : Context for 'APU' is selected.
19:12:08 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
19:12:09 INFO  : 'ps7_init' command is executed.
19:12:09 INFO  : 'ps7_post_config' command is executed.
19:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:09 INFO  : 'con' command is executed.
19:12:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:12:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
19:12:26 INFO  : Disconnected from the channel tcfchan#13.
19:12:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:12:30 INFO  : 'jtag frequency' command is executed.
19:12:30 INFO  : Context for 'APU' is selected.
19:12:30 INFO  : System reset is completed.
19:12:33 INFO  : 'after 3000' command is executed.
19:12:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:12:35 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
19:12:35 INFO  : Context for 'APU' is selected.
19:12:35 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:12:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:35 INFO  : Context for 'APU' is selected.
19:12:35 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
19:12:36 INFO  : 'ps7_init' command is executed.
19:12:36 INFO  : 'ps7_post_config' command is executed.
19:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:36 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:36 INFO  : 'con' command is executed.
19:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:12:36 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
19:13:46 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
19:13:58 INFO  : Disconnected from the channel tcfchan#14.
19:14:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:14:01 INFO  : 'jtag frequency' command is executed.
19:14:01 INFO  : Context for 'APU' is selected.
19:14:01 INFO  : System reset is completed.
19:14:04 INFO  : 'after 3000' command is executed.
19:14:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:14:07 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
19:14:07 INFO  : Context for 'APU' is selected.
19:14:07 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:14:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:07 INFO  : Context for 'APU' is selected.
19:14:07 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
19:14:07 INFO  : 'ps7_init' command is executed.
19:14:07 INFO  : 'ps7_post_config' command is executed.
19:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:07 INFO  : 'con' command is executed.
19:14:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:14:07 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
19:21:32 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
19:21:50 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
19:23:24 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
19:25:05 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
20:18:44 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
20:19:00 INFO  : Disconnected from the channel tcfchan#16.
20:19:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:19:06 INFO  : 'jtag frequency' command is executed.
20:19:06 INFO  : Context for 'APU' is selected.
20:19:06 INFO  : System reset is completed.
20:19:09 INFO  : 'after 3000' command is executed.
20:19:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:19:12 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
20:19:12 INFO  : Context for 'APU' is selected.
20:19:12 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
20:19:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:12 INFO  : Context for 'APU' is selected.
20:19:12 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
20:19:12 INFO  : 'ps7_init' command is executed.
20:19:12 INFO  : 'ps7_post_config' command is executed.
20:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:13 ERROR : Memory write error at 0x10D000. Asynchronous Data Abort
20:19:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
----------------End of Script----------------

20:19:13 ERROR : Memory write error at 0x10D000. Asynchronous Data Abort
20:19:41 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
20:19:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:19:51 INFO  : 'jtag frequency' command is executed.
20:19:51 INFO  : Context for 'APU' is selected.
20:19:51 INFO  : System reset is completed.
20:19:54 INFO  : 'after 3000' command is executed.
20:19:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:19:56 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
20:19:56 INFO  : Context for 'APU' is selected.
20:19:56 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
20:19:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:56 INFO  : Context for 'APU' is selected.
20:19:56 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
20:19:57 INFO  : 'ps7_init' command is executed.
20:19:57 INFO  : 'ps7_post_config' command is executed.
20:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:57 ERROR : Memory write error at 0x10D000. Asynchronous Data Abort
20:19:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
----------------End of Script----------------

20:19:57 ERROR : Memory write error at 0x10D000. Asynchronous Data Abort
20:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
20:21:22 INFO  : XSCT server has started successfully.
20:21:22 INFO  : plnx-install-location is set to ''
20:21:22 INFO  : Successfully done setting XSCT server connection channel  
20:21:22 INFO  : Successfully done setting workspace for the tool. 
20:21:25 INFO  : Platform repository initialization has completed.
20:21:25 INFO  : Successfully done query RDI_DATADIR 
20:21:25 INFO  : Registering command handlers for Vitis TCF services
20:21:58 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
20:22:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

20:22:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:22:12 INFO  : 'jtag frequency' command is executed.
20:22:12 INFO  : Context for 'APU' is selected.
20:22:12 INFO  : System reset is completed.
20:22:15 INFO  : 'after 3000' command is executed.
20:22:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:22:18 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
20:22:18 INFO  : Context for 'APU' is selected.
20:22:18 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
20:22:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:18 INFO  : Context for 'APU' is selected.
20:22:18 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
20:22:18 INFO  : 'ps7_init' command is executed.
20:22:18 INFO  : 'ps7_post_config' command is executed.
20:22:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:18 ERROR : Memory write error at 0x10D000. Asynchronous Data Abort
20:22:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
----------------End of Script----------------

20:22:18 ERROR : Memory write error at 0x10D000. Asynchronous Data Abort
20:26:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
20:26:03 INFO  : XSCT server has started successfully.
20:26:03 INFO  : plnx-install-location is set to ''
20:26:03 INFO  : Successfully done setting XSCT server connection channel  
20:26:04 INFO  : Successfully done setting workspace for the tool. 
20:26:08 INFO  : Platform repository initialization has completed.
20:26:08 INFO  : Registering command handlers for Vitis TCF services
20:26:11 INFO  : Successfully done query RDI_DATADIR 
20:26:22 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
20:26:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

20:26:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:26:36 INFO  : 'jtag frequency' command is executed.
20:26:37 INFO  : Context for 'APU' is selected.
20:26:37 INFO  : System reset is completed.
20:26:40 INFO  : 'after 3000' command is executed.
20:26:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:26:43 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
20:26:43 INFO  : Context for 'APU' is selected.
20:26:43 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
20:26:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:43 INFO  : Context for 'APU' is selected.
20:26:43 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
20:26:44 INFO  : 'ps7_init' command is executed.
20:26:44 INFO  : 'ps7_post_config' command is executed.
20:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:45 ERROR : Memory write error at 0x10D000. Asynchronous Data Abort
20:26:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
----------------End of Script----------------

20:26:45 ERROR : Memory write error at 0x10D000. Asynchronous Data Abort
20:26:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:26:57 INFO  : 'jtag frequency' command is executed.
20:26:57 INFO  : Context for 'APU' is selected.
20:26:57 INFO  : System reset is completed.
20:27:00 INFO  : 'after 3000' command is executed.
20:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:27:03 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
20:27:03 INFO  : Context for 'APU' is selected.
20:27:03 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
20:27:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:03 INFO  : Context for 'APU' is selected.
20:27:03 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
20:27:03 INFO  : 'ps7_init' command is executed.
20:27:03 INFO  : 'ps7_post_config' command is executed.
20:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:03 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:03 INFO  : 'con' command is executed.
20:27:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:27:03 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
20:27:35 INFO  : Disconnected from the channel tcfchan#2.
20:28:35 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
20:28:38 INFO  : Updating application flags with new BSP settings...
20:28:39 INFO  : Successfully updated application flags for project hello_world.
20:28:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

20:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:28:56 INFO  : 'jtag frequency' command is executed.
20:28:56 INFO  : Context for 'APU' is selected.
20:28:56 INFO  : System reset is completed.
20:28:59 INFO  : 'after 3000' command is executed.
20:28:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:29:02 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
20:29:02 INFO  : Context for 'APU' is selected.
20:29:02 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
20:29:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:02 INFO  : Context for 'APU' is selected.
20:29:02 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
20:29:03 INFO  : 'ps7_init' command is executed.
20:29:03 INFO  : 'ps7_post_config' command is executed.
20:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:04 ERROR : Memory write error at 0x10D000. Asynchronous Data Abort
20:29:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
----------------End of Script----------------

20:29:04 ERROR : Memory write error at 0x10D000. Asynchronous Data Abort
20:29:59 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
20:30:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

20:30:21 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
20:30:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

20:30:33 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
20:30:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

20:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:30:50 INFO  : 'jtag frequency' command is executed.
20:30:50 INFO  : Context for 'APU' is selected.
20:30:50 INFO  : System reset is completed.
20:30:53 INFO  : 'after 3000' command is executed.
20:30:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:30:56 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
20:30:56 INFO  : Context for 'APU' is selected.
20:30:56 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
20:30:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:56 INFO  : Context for 'APU' is selected.
20:30:56 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
20:30:56 INFO  : 'ps7_init' command is executed.
20:30:56 INFO  : 'ps7_post_config' command is executed.
20:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:56 ERROR : Memory write error at 0x10D000. Asynchronous Data Abort
20:30:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
----------------End of Script----------------

20:30:56 ERROR : Memory write error at 0x10D000. Asynchronous Data Abort
20:31:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:31:07 INFO  : 'jtag frequency' command is executed.
20:31:07 INFO  : Context for 'APU' is selected.
20:31:07 INFO  : System reset is completed.
20:31:10 INFO  : 'after 3000' command is executed.
20:31:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:31:12 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
20:31:13 INFO  : Context for 'APU' is selected.
20:31:13 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
20:31:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:13 INFO  : Context for 'APU' is selected.
20:31:13 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
20:31:13 INFO  : 'ps7_init' command is executed.
20:31:13 INFO  : 'ps7_post_config' command is executed.
20:31:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:13 ERROR : Memory write error at 0x10D000. Asynchronous Data Abort
20:31:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
----------------End of Script----------------

20:31:13 ERROR : Memory write error at 0x10D000. Asynchronous Data Abort
20:31:18 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
20:31:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

20:31:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:31:28 INFO  : 'jtag frequency' command is executed.
20:31:28 INFO  : Context for 'APU' is selected.
20:31:28 INFO  : System reset is completed.
20:31:31 INFO  : 'after 3000' command is executed.
20:31:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:31:33 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
20:31:33 INFO  : Context for 'APU' is selected.
20:31:33 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
20:31:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:33 INFO  : Context for 'APU' is selected.
20:31:33 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
20:31:34 INFO  : 'ps7_init' command is executed.
20:31:34 INFO  : 'ps7_post_config' command is executed.
20:31:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:34 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:34 INFO  : 'con' command is executed.
20:31:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:31:34 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
20:32:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
20:32:41 INFO  : XSCT server has started successfully.
20:32:41 INFO  : Successfully done setting XSCT server connection channel  
20:32:41 INFO  : plnx-install-location is set to ''
20:32:41 INFO  : Successfully done setting workspace for the tool. 
20:32:46 INFO  : Registering command handlers for Vitis TCF services
20:32:46 INFO  : Platform repository initialization has completed.
20:32:46 INFO  : Successfully done query RDI_DATADIR 
20:33:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:33:09 INFO  : 'jtag frequency' command is executed.
20:33:09 INFO  : Context for 'APU' is selected.
20:33:09 INFO  : System reset is completed.
20:33:12 INFO  : 'after 3000' command is executed.
20:33:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:33:16 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
20:33:16 INFO  : Context for 'APU' is selected.
20:33:16 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
20:33:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:16 INFO  : Context for 'APU' is selected.
20:33:16 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
20:33:17 INFO  : 'ps7_init' command is executed.
20:33:17 INFO  : 'ps7_post_config' command is executed.
20:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:17 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:18 INFO  : 'con' command is executed.
20:33:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:33:18 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
20:34:05 INFO  : Disconnected from the channel tcfchan#1.
20:34:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
20:34:53 INFO  : XSCT server has started successfully.
20:34:53 INFO  : plnx-install-location is set to ''
20:34:53 INFO  : Successfully done setting XSCT server connection channel  
20:34:53 INFO  : Successfully done setting workspace for the tool. 
20:34:58 INFO  : Platform repository initialization has completed.
20:34:58 INFO  : Registering command handlers for Vitis TCF services
20:35:01 INFO  : Successfully done query RDI_DATADIR 
09:37:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
09:37:40 INFO  : XSCT server has started successfully.
09:37:40 INFO  : plnx-install-location is set to ''
09:37:40 INFO  : Successfully done setting XSCT server connection channel  
09:37:40 INFO  : Successfully done setting workspace for the tool. 
09:37:43 INFO  : Platform repository initialization has completed.
09:37:43 INFO  : Registering command handlers for Vitis TCF services
09:37:46 INFO  : Successfully done query RDI_DATADIR 
09:39:00 INFO  : Result from executing command 'getProjects': pr_led
09:39:00 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
09:39:01 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
09:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:39:17 INFO  : 'jtag frequency' command is executed.
09:39:18 INFO  : Context for 'APU' is selected.
09:39:18 INFO  : System reset is completed.
09:39:21 INFO  : 'after 3000' command is executed.
09:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:39:24 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
09:39:24 INFO  : Context for 'APU' is selected.
09:39:24 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
09:39:24 INFO  : 'configparams force-mem-access 1' command is executed.
09:39:24 INFO  : Context for 'APU' is selected.
09:39:24 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
09:39:24 INFO  : 'ps7_init' command is executed.
09:39:24 INFO  : 'ps7_post_config' command is executed.
09:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:25 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:39:25 INFO  : 'configparams force-mem-access 0' command is executed.
09:39:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

09:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:25 INFO  : 'con' command is executed.
09:39:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:39:25 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
09:44:49 INFO  : Disconnected from the channel tcfchan#3.
09:45:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
09:45:03 INFO  : XSCT server has started successfully.
09:45:04 INFO  : Successfully done setting XSCT server connection channel  
09:45:04 INFO  : plnx-install-location is set to ''
09:45:04 INFO  : Successfully done setting workspace for the tool. 
09:45:07 INFO  : Platform repository initialization has completed.
09:45:07 INFO  : Successfully done query RDI_DATADIR 
09:45:07 INFO  : Registering command handlers for Vitis TCF services
09:46:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:46:06 INFO  : 'jtag frequency' command is executed.
09:46:06 INFO  : Context for 'APU' is selected.
09:46:06 INFO  : System reset is completed.
09:46:09 INFO  : 'after 3000' command is executed.
09:46:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:46:12 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
09:46:12 INFO  : Context for 'APU' is selected.
09:46:12 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
09:46:12 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:12 INFO  : Context for 'APU' is selected.
09:46:12 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
09:46:12 INFO  : 'ps7_init' command is executed.
09:46:12 INFO  : 'ps7_post_config' command is executed.
09:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:12 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:12 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:13 INFO  : 'con' command is executed.
09:46:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:46:13 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
09:48:06 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
09:48:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

09:48:19 INFO  : Disconnected from the channel tcfchan#1.
09:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:48:19 INFO  : 'jtag frequency' command is executed.
09:48:19 INFO  : Context for 'APU' is selected.
09:48:20 INFO  : System reset is completed.
09:48:23 INFO  : 'after 3000' command is executed.
09:48:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:48:25 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
09:48:25 INFO  : Context for 'APU' is selected.
09:48:29 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
09:48:29 INFO  : 'configparams force-mem-access 1' command is executed.
09:48:29 INFO  : Context for 'APU' is selected.
09:48:29 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
09:48:29 INFO  : 'ps7_init' command is executed.
09:48:29 INFO  : 'ps7_post_config' command is executed.
09:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:29 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:48:29 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:29 INFO  : 'con' command is executed.
09:48:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:48:29 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
09:48:33 INFO  : Disconnected from the channel tcfchan#3.
09:49:13 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
09:49:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

09:49:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:49:27 INFO  : 'jtag frequency' command is executed.
09:49:27 INFO  : Context for 'APU' is selected.
09:49:28 INFO  : System reset is completed.
09:49:31 INFO  : 'after 3000' command is executed.
09:49:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:49:33 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
09:49:33 INFO  : Context for 'APU' is selected.
09:49:33 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
09:49:33 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:33 INFO  : Context for 'APU' is selected.
09:49:33 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
09:49:34 INFO  : 'ps7_init' command is executed.
09:49:34 INFO  : 'ps7_post_config' command is executed.
09:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:34 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:34 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:34 INFO  : 'con' command is executed.
09:49:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:49:34 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
09:49:51 INFO  : Disconnected from the channel tcfchan#5.
09:49:56 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
09:50:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

09:50:21 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
09:50:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

09:50:42 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
09:50:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

09:50:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:50:54 INFO  : 'jtag frequency' command is executed.
09:50:54 INFO  : Context for 'APU' is selected.
09:50:54 INFO  : System reset is completed.
09:50:57 INFO  : 'after 3000' command is executed.
09:50:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:50:59 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
09:50:59 INFO  : Context for 'APU' is selected.
09:51:00 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
09:51:00 INFO  : 'configparams force-mem-access 1' command is executed.
09:51:00 INFO  : Context for 'APU' is selected.
09:51:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
09:51:00 INFO  : 'ps7_init' command is executed.
09:51:00 INFO  : 'ps7_post_config' command is executed.
09:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:00 ERROR : Memory write error at 0x10D000. MMU section translation fault
09:51:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
----------------End of Script----------------

09:51:00 ERROR : Memory write error at 0x10D000. MMU section translation fault
09:51:13 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
09:51:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

09:51:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:51:25 INFO  : 'jtag frequency' command is executed.
09:51:25 INFO  : Context for 'APU' is selected.
09:51:25 INFO  : System reset is completed.
09:51:28 INFO  : 'after 3000' command is executed.
09:51:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:51:31 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
09:51:31 INFO  : Context for 'APU' is selected.
09:51:31 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
09:51:31 INFO  : 'configparams force-mem-access 1' command is executed.
09:51:31 INFO  : Context for 'APU' is selected.
09:51:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
09:51:31 INFO  : 'ps7_init' command is executed.
09:51:31 INFO  : 'ps7_post_config' command is executed.
09:51:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:32 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:51:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:51:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

09:51:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:32 INFO  : 'con' command is executed.
09:51:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:51:32 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
09:52:06 INFO  : Disconnected from the channel tcfchan#9.
09:55:35 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
09:55:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

09:56:27 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
09:56:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

09:56:46 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
09:56:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

09:57:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:57:02 INFO  : 'jtag frequency' command is executed.
09:57:02 INFO  : Context for 'APU' is selected.
09:57:03 INFO  : System reset is completed.
09:57:06 INFO  : 'after 3000' command is executed.
09:57:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:57:08 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
09:57:08 INFO  : Context for 'APU' is selected.
09:57:08 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
09:57:08 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:08 INFO  : Context for 'APU' is selected.
09:57:08 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
09:57:09 INFO  : 'ps7_init' command is executed.
09:57:09 INFO  : 'ps7_post_config' command is executed.
09:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:09 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:09 INFO  : 'con' command is executed.
09:57:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:57:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
09:57:36 INFO  : Disconnected from the channel tcfchan#14.
10:06:00 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
10:06:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

10:06:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:06:33 INFO  : 'jtag frequency' command is executed.
10:06:33 INFO  : Context for 'APU' is selected.
10:06:33 INFO  : System reset is completed.
10:06:36 INFO  : 'after 3000' command is executed.
10:06:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:06:39 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
10:06:39 INFO  : Context for 'APU' is selected.
10:06:39 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
10:06:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:06:39 INFO  : Context for 'APU' is selected.
10:06:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
10:06:39 INFO  : 'ps7_init' command is executed.
10:06:39 INFO  : 'ps7_post_config' command is executed.
10:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:39 ERROR : Memory write error at 0x10D000. Asynchronous Data Abort
10:06:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
----------------End of Script----------------

10:06:39 ERROR : Memory write error at 0x10D000. Asynchronous Data Abort
10:07:11 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
10:07:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

10:07:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:07:22 INFO  : 'jtag frequency' command is executed.
10:07:22 INFO  : Context for 'APU' is selected.
10:07:23 INFO  : System reset is completed.
10:07:26 INFO  : 'after 3000' command is executed.
10:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:07:28 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
10:07:28 INFO  : Context for 'APU' is selected.
10:07:28 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
10:07:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:28 INFO  : Context for 'APU' is selected.
10:07:28 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
10:07:28 INFO  : 'ps7_init' command is executed.
10:07:28 INFO  : 'ps7_post_config' command is executed.
10:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:29 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:29 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:29 INFO  : 'con' command is executed.
10:07:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:07:29 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
10:07:52 INFO  : Disconnected from the channel tcfchan#16.
10:36:59 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
10:37:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

10:37:07 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
10:37:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

10:37:13 INFO  : Checking for BSP changes to sync application flags for project 'xilffs_polled_example_1'...
10:37:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

10:37:19 INFO  : Checking for BSP changes to sync application flags for project 'xprc_selftest_example_1'...
10:37:19 INFO  : Updating application flags with new BSP settings...
10:37:19 INFO  : Successfully updated application flags for project xprc_selftest_example_1.
10:37:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

10:40:07 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
10:40:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

10:40:25 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
10:40:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

10:40:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:40:42 INFO  : 'jtag frequency' command is executed.
10:40:42 INFO  : Context for 'APU' is selected.
10:40:42 INFO  : System reset is completed.
10:40:45 INFO  : 'after 3000' command is executed.
10:40:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:40:47 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
10:40:47 INFO  : Context for 'APU' is selected.
10:40:47 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
10:40:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:47 INFO  : Context for 'APU' is selected.
10:40:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
10:40:48 INFO  : 'ps7_init' command is executed.
10:40:48 INFO  : 'ps7_post_config' command is executed.
10:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:48 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:48 INFO  : 'con' command is executed.
10:40:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:40:48 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
10:50:40 INFO  : Disconnected from the channel tcfchan#24.
10:50:44 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
10:50:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

10:51:37 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
10:51:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

10:52:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:52:15 INFO  : 'jtag frequency' command is executed.
10:52:15 INFO  : Context for 'APU' is selected.
10:52:15 INFO  : System reset is completed.
10:52:18 INFO  : 'after 3000' command is executed.
10:52:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:52:20 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
10:52:20 INFO  : Context for 'APU' is selected.
10:52:20 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
10:52:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:20 INFO  : Context for 'APU' is selected.
10:52:20 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
10:52:21 INFO  : 'ps7_init' command is executed.
10:52:21 INFO  : 'ps7_post_config' command is executed.
10:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:21 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:21 INFO  : 'con' command is executed.
10:52:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:52:21 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
10:53:14 INFO  : Disconnected from the channel tcfchan#27.
10:54:12 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
10:54:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

10:54:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:54:24 INFO  : 'jtag frequency' command is executed.
10:54:24 INFO  : Context for 'APU' is selected.
10:54:24 INFO  : System reset is completed.
10:54:27 INFO  : 'after 3000' command is executed.
10:54:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:54:30 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
10:54:30 INFO  : Context for 'APU' is selected.
10:54:30 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
10:54:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:30 INFO  : Context for 'APU' is selected.
10:54:30 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
10:54:30 INFO  : 'ps7_init' command is executed.
10:54:30 INFO  : 'ps7_post_config' command is executed.
10:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:31 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:31 INFO  : 'con' command is executed.
10:54:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:54:31 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
10:59:08 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
10:59:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

11:02:57 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
11:02:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

11:03:08 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
11:03:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

11:03:14 INFO  : Disconnected from the channel tcfchan#29.
11:03:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:03:15 INFO  : 'jtag frequency' command is executed.
11:03:15 INFO  : Context for 'APU' is selected.
11:03:15 INFO  : System reset is completed.
11:03:18 INFO  : 'after 3000' command is executed.
11:03:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:03:20 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
11:03:20 INFO  : Context for 'APU' is selected.
11:03:24 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:03:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:24 INFO  : Context for 'APU' is selected.
11:03:24 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
11:03:24 INFO  : 'ps7_init' command is executed.
11:03:24 INFO  : 'ps7_post_config' command is executed.
11:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:24 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:24 INFO  : 'con' command is executed.
11:03:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:03:24 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
11:08:18 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
11:08:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

11:08:31 INFO  : Disconnected from the channel tcfchan#33.
11:08:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:08:31 INFO  : 'jtag frequency' command is executed.
11:08:31 INFO  : Context for 'APU' is selected.
11:08:31 INFO  : System reset is completed.
11:08:34 INFO  : 'after 3000' command is executed.
11:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:08:37 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
11:08:37 INFO  : Context for 'APU' is selected.
11:08:40 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:08:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:40 INFO  : Context for 'APU' is selected.
11:08:40 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
11:08:40 INFO  : 'ps7_init' command is executed.
11:08:40 INFO  : 'ps7_post_config' command is executed.
11:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:41 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:41 INFO  : 'con' command is executed.
11:08:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:08:41 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
11:21:36 INFO  : Disconnected from the channel tcfchan#35.
11:22:49 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
11:22:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

11:23:48 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
11:23:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

11:26:59 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
11:27:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

11:27:39 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
11:27:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

11:28:12 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
11:28:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

11:29:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:29:08 INFO  : 'jtag frequency' command is executed.
11:29:09 INFO  : Context for 'APU' is selected.
11:29:09 INFO  : System reset is completed.
11:29:12 INFO  : 'after 3000' command is executed.
11:29:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:29:15 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
11:29:15 INFO  : Context for 'APU' is selected.
11:29:15 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:29:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:15 INFO  : Context for 'APU' is selected.
11:29:15 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
11:29:16 INFO  : 'ps7_init' command is executed.
11:29:16 INFO  : 'ps7_post_config' command is executed.
11:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:17 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:17 INFO  : 'con' command is executed.
11:29:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:29:17 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
11:31:48 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
11:31:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

11:31:56 INFO  : Disconnected from the channel tcfchan#41.
11:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:31:57 INFO  : 'jtag frequency' command is executed.
11:31:57 INFO  : Context for 'APU' is selected.
11:31:57 INFO  : System reset is completed.
11:32:00 INFO  : 'after 3000' command is executed.
11:32:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:32:02 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
11:32:02 INFO  : Context for 'APU' is selected.
11:32:06 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:32:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:06 INFO  : Context for 'APU' is selected.
11:32:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
11:32:06 INFO  : 'ps7_init' command is executed.
11:32:06 INFO  : 'ps7_post_config' command is executed.
11:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:07 INFO  : 'con' command is executed.
11:32:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:32:07 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
11:33:12 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
11:33:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

11:33:18 INFO  : Disconnected from the channel tcfchan#43.
11:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:33:18 INFO  : 'jtag frequency' command is executed.
11:33:18 INFO  : Context for 'APU' is selected.
11:33:18 INFO  : System reset is completed.
11:33:21 INFO  : 'after 3000' command is executed.
11:33:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:33:24 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
11:33:24 INFO  : Context for 'APU' is selected.
11:33:27 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:33:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:27 INFO  : Context for 'APU' is selected.
11:33:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
11:33:28 INFO  : 'ps7_init' command is executed.
11:33:28 INFO  : 'ps7_post_config' command is executed.
11:33:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:28 INFO  : 'con' command is executed.
11:33:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:33:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
11:35:26 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
11:35:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

11:35:41 INFO  : Disconnected from the channel tcfchan#45.
11:35:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:35:42 INFO  : 'jtag frequency' command is executed.
11:35:42 INFO  : Context for 'APU' is selected.
11:35:42 INFO  : System reset is completed.
11:35:45 INFO  : 'after 3000' command is executed.
11:35:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:35:47 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
11:35:47 INFO  : Context for 'APU' is selected.
11:35:51 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:35:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:51 INFO  : Context for 'APU' is selected.
11:35:51 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
11:35:51 INFO  : 'ps7_init' command is executed.
11:35:51 INFO  : 'ps7_post_config' command is executed.
11:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:52 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:52 INFO  : 'con' command is executed.
11:35:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:35:52 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
11:39:38 INFO  : Disconnected from the channel tcfchan#47.
11:39:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:39:38 INFO  : 'jtag frequency' command is executed.
11:39:38 INFO  : Context for 'APU' is selected.
11:39:38 INFO  : System reset is completed.
11:39:41 INFO  : 'after 3000' command is executed.
11:39:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:39:43 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
11:39:43 INFO  : Context for 'APU' is selected.
11:39:47 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:39:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:47 INFO  : Context for 'APU' is selected.
11:39:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
11:39:48 INFO  : 'ps7_init' command is executed.
11:39:48 INFO  : 'ps7_post_config' command is executed.
11:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:48 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:48 INFO  : 'con' command is executed.
11:39:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:39:48 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
11:41:21 INFO  : Disconnected from the channel tcfchan#48.
11:41:29 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
11:41:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

11:42:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:42:04 INFO  : 'jtag frequency' command is executed.
11:42:04 INFO  : Context for 'APU' is selected.
11:42:04 INFO  : System reset is completed.
11:42:07 INFO  : 'after 3000' command is executed.
11:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:42:10 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
11:42:10 INFO  : Context for 'APU' is selected.
11:42:10 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:42:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:10 INFO  : Context for 'APU' is selected.
11:42:10 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
11:42:11 INFO  : 'ps7_init' command is executed.
11:42:11 INFO  : 'ps7_post_config' command is executed.
11:42:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:12 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:12 INFO  : 'con' command is executed.
11:42:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:42:12 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
11:42:39 INFO  : Disconnected from the channel tcfchan#50.
11:42:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:42:40 INFO  : 'jtag frequency' command is executed.
11:42:40 INFO  : Context for 'APU' is selected.
11:42:40 INFO  : System reset is completed.
11:42:43 INFO  : 'after 3000' command is executed.
11:42:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:42:45 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
11:42:45 INFO  : Context for 'APU' is selected.
11:42:49 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:42:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:49 INFO  : Context for 'APU' is selected.
11:42:49 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
11:42:49 INFO  : 'ps7_init' command is executed.
11:42:49 INFO  : 'ps7_post_config' command is executed.
11:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:49 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:50 INFO  : 'con' command is executed.
11:42:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:42:50 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
11:42:59 INFO  : Disconnected from the channel tcfchan#51.
11:42:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:43:00 INFO  : 'jtag frequency' command is executed.
11:43:00 INFO  : Context for 'APU' is selected.
11:43:00 INFO  : System reset is completed.
11:43:03 INFO  : 'after 3000' command is executed.
11:43:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:43:05 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
11:43:05 INFO  : Context for 'APU' is selected.
11:43:09 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:09 INFO  : Context for 'APU' is selected.
11:43:09 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
11:43:09 INFO  : 'ps7_init' command is executed.
11:43:09 INFO  : 'ps7_post_config' command is executed.
11:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:10 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:10 INFO  : 'con' command is executed.
11:43:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:43:10 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
11:43:59 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
11:44:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

11:44:11 INFO  : Disconnected from the channel tcfchan#52.
11:44:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:44:11 INFO  : 'jtag frequency' command is executed.
11:44:11 INFO  : Context for 'APU' is selected.
11:44:11 INFO  : System reset is completed.
11:44:14 INFO  : 'after 3000' command is executed.
11:44:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:44:17 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
11:44:17 INFO  : Context for 'APU' is selected.
11:44:21 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:44:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:21 INFO  : Context for 'APU' is selected.
11:44:21 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
11:44:21 INFO  : 'ps7_init' command is executed.
11:44:21 INFO  : 'ps7_post_config' command is executed.
11:44:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:21 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:21 INFO  : 'con' command is executed.
11:44:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:44:21 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
12:15:57 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
12:15:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

12:16:22 INFO  : Disconnected from the channel tcfchan#54.
12:16:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:16:22 INFO  : 'jtag frequency' command is executed.
12:16:22 INFO  : Context for 'APU' is selected.
12:16:22 INFO  : System reset is completed.
12:16:25 INFO  : 'after 3000' command is executed.
12:16:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:16:28 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
12:16:28 INFO  : Context for 'APU' is selected.
12:16:31 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:16:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:31 INFO  : Context for 'APU' is selected.
12:16:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
12:16:32 INFO  : 'ps7_init' command is executed.
12:16:32 INFO  : 'ps7_post_config' command is executed.
12:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:32 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:32 INFO  : 'con' command is executed.
12:16:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:16:32 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
12:17:36 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
12:17:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

12:17:51 INFO  : Disconnected from the channel tcfchan#56.
12:17:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:17:51 INFO  : 'jtag frequency' command is executed.
12:17:51 INFO  : Context for 'APU' is selected.
12:17:51 INFO  : System reset is completed.
12:17:54 INFO  : 'after 3000' command is executed.
12:17:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:17:56 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
12:17:56 INFO  : Context for 'APU' is selected.
12:18:00 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:18:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:00 INFO  : Context for 'APU' is selected.
12:18:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
12:18:01 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
12:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:18:01 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
12:18:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:18:14 INFO  : 'jtag frequency' command is executed.
12:18:14 INFO  : Context for 'APU' is selected.
12:18:14 INFO  : System reset is completed.
12:18:17 INFO  : 'after 3000' command is executed.
12:18:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:18:20 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
12:18:20 INFO  : Context for 'APU' is selected.
12:18:20 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:18:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:21 INFO  : Context for 'APU' is selected.
12:18:21 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
12:18:21 INFO  : 'ps7_init' command is executed.
12:18:21 INFO  : 'ps7_post_config' command is executed.
12:18:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:22 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:22 INFO  : 'con' command is executed.
12:18:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:18:22 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
12:19:00 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
12:19:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

12:19:05 INFO  : Disconnected from the channel tcfchan#58.
12:19:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:19:10 INFO  : 'jtag frequency' command is executed.
12:19:10 INFO  : Context for 'APU' is selected.
12:19:10 INFO  : System reset is completed.
12:19:13 INFO  : 'after 3000' command is executed.
12:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:19:15 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
12:19:15 INFO  : Context for 'APU' is selected.
12:19:19 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:19:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:19 INFO  : Context for 'APU' is selected.
12:19:19 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
12:19:20 INFO  : 'ps7_init' command is executed.
12:19:20 INFO  : 'ps7_post_config' command is executed.
12:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:20 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:20 INFO  : 'con' command is executed.
12:19:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:19:20 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
12:22:34 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
12:22:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

12:22:55 INFO  : Disconnected from the channel tcfchan#60.
12:22:59 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
12:23:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

12:23:16 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
12:23:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

12:23:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:23:30 INFO  : 'jtag frequency' command is executed.
12:23:31 INFO  : Context for 'APU' is selected.
12:23:31 INFO  : System reset is completed.
12:23:34 INFO  : 'after 3000' command is executed.
12:23:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:23:37 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
12:23:37 INFO  : Context for 'APU' is selected.
12:23:38 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:23:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:38 INFO  : Context for 'APU' is selected.
12:23:38 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
12:23:38 INFO  : 'ps7_init' command is executed.
12:23:39 INFO  : 'ps7_post_config' command is executed.
12:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:39 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:39 INFO  : 'con' command is executed.
12:23:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:23:39 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
12:24:25 INFO  : Disconnected from the channel tcfchan#64.
12:27:03 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
12:27:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

12:27:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:27:37 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:28:18 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
12:28:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

12:28:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:28:27 INFO  : 'jtag frequency' command is executed.
12:28:27 INFO  : Context for 'APU' is selected.
12:28:27 INFO  : System reset is completed.
12:28:30 INFO  : 'after 3000' command is executed.
12:28:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:28:33 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
12:28:33 INFO  : Context for 'APU' is selected.
12:28:33 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:28:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:33 INFO  : Context for 'APU' is selected.
12:28:33 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
12:28:34 INFO  : 'ps7_init' command is executed.
12:28:34 INFO  : 'ps7_post_config' command is executed.
12:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:34 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:34 INFO  : 'con' command is executed.
12:28:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:28:34 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
12:30:17 INFO  : Disconnected from the channel tcfchan#66.
12:30:23 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
12:30:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

12:30:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:30:36 INFO  : 'jtag frequency' command is executed.
12:30:36 INFO  : Context for 'APU' is selected.
12:30:36 INFO  : System reset is completed.
12:30:39 INFO  : 'after 3000' command is executed.
12:30:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:30:41 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
12:30:41 INFO  : Context for 'APU' is selected.
12:30:42 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:30:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:42 INFO  : Context for 'APU' is selected.
12:30:42 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
12:30:42 INFO  : 'ps7_init' command is executed.
12:30:42 INFO  : 'ps7_post_config' command is executed.
12:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:42 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:42 INFO  : 'con' command is executed.
12:30:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:30:42 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
12:31:41 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
12:31:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

12:31:51 INFO  : Disconnected from the channel tcfchan#69.
12:31:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:31:51 INFO  : 'jtag frequency' command is executed.
12:31:51 INFO  : Context for 'APU' is selected.
12:31:51 INFO  : System reset is completed.
12:31:54 INFO  : 'after 3000' command is executed.
12:31:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:31:57 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
12:31:57 INFO  : Context for 'APU' is selected.
12:32:01 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:32:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:01 INFO  : Context for 'APU' is selected.
12:32:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
12:32:01 INFO  : 'ps7_init' command is executed.
12:32:01 INFO  : 'ps7_post_config' command is executed.
12:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:01 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:02 INFO  : 'con' command is executed.
12:32:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:32:02 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
12:34:04 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
12:34:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

12:34:17 INFO  : Disconnected from the channel tcfchan#71.
12:34:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:34:17 INFO  : 'jtag frequency' command is executed.
12:34:17 INFO  : Context for 'APU' is selected.
12:34:17 INFO  : System reset is completed.
12:34:20 INFO  : 'after 3000' command is executed.
12:34:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:34:23 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
12:34:23 INFO  : Context for 'APU' is selected.
12:34:26 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:26 INFO  : Context for 'APU' is selected.
12:34:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
12:34:27 INFO  : 'ps7_init' command is executed.
12:34:27 INFO  : 'ps7_post_config' command is executed.
12:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:27 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:27 INFO  : 'con' command is executed.
12:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:34:27 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
12:50:48 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
12:50:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

12:50:57 INFO  : Disconnected from the channel tcfchan#73.
12:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:50:57 INFO  : 'jtag frequency' command is executed.
12:50:57 INFO  : Context for 'APU' is selected.
12:50:57 INFO  : System reset is completed.
12:51:00 INFO  : 'after 3000' command is executed.
12:51:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:51:03 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
12:51:03 INFO  : Context for 'APU' is selected.
12:51:07 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:51:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:07 INFO  : Context for 'APU' is selected.
12:51:07 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
12:51:07 INFO  : 'ps7_init' command is executed.
12:51:07 INFO  : 'ps7_post_config' command is executed.
12:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:07 INFO  : 'con' command is executed.
12:51:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:51:07 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
12:54:44 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
12:54:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

12:54:58 INFO  : Disconnected from the channel tcfchan#75.
12:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:55:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:55:25 INFO  : 'jtag frequency' command is executed.
12:55:25 INFO  : Context for 'APU' is selected.
12:55:26 INFO  : System reset is completed.
12:55:29 INFO  : 'after 3000' command is executed.
12:55:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:55:32 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
12:55:32 INFO  : Context for 'APU' is selected.
12:55:36 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
12:55:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:37 INFO  : Context for 'APU' is selected.
12:55:37 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
12:55:37 INFO  : 'ps7_init' command is executed.
12:55:37 INFO  : 'ps7_post_config' command is executed.
12:55:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:38 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:38 INFO  : 'con' command is executed.
12:55:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:55:38 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
12:56:19 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
12:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

14:46:06 INFO  : Disconnected from the channel tcfchan#77.
14:46:36 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
14:46:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

14:46:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:47:00 INFO  : 'jtag frequency' command is executed.
14:47:00 INFO  : Context for 'APU' is selected.
14:47:00 INFO  : System reset is completed.
14:47:03 INFO  : 'after 3000' command is executed.
14:47:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:47:05 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
14:47:05 INFO  : Context for 'APU' is selected.
14:47:06 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
14:47:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:06 INFO  : Context for 'APU' is selected.
14:47:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
14:47:06 INFO  : 'ps7_init' command is executed.
14:47:06 INFO  : 'ps7_post_config' command is executed.
14:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:06 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:06 INFO  : 'con' command is executed.
14:47:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:06 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
14:47:44 INFO  : Disconnected from the channel tcfchan#80.
14:49:15 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
14:49:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

14:51:01 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
14:51:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

14:51:20 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
14:51:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

14:52:11 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
14:52:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

14:52:28 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
14:52:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

14:52:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:52:43 INFO  : 'jtag frequency' command is executed.
14:52:43 INFO  : Context for 'APU' is selected.
14:52:43 INFO  : System reset is completed.
14:52:46 INFO  : 'after 3000' command is executed.
14:52:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:52:48 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
14:52:48 INFO  : Context for 'APU' is selected.
14:52:49 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
14:52:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:49 INFO  : Context for 'APU' is selected.
14:52:49 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
14:52:49 INFO  : 'ps7_init' command is executed.
14:52:49 INFO  : 'ps7_post_config' command is executed.
14:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:49 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:49 INFO  : 'con' command is executed.
14:52:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:52:49 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
14:54:19 INFO  : Disconnected from the channel tcfchan#86.
14:55:42 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
14:55:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

15:02:42 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
15:02:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

15:03:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:02 INFO  : 'jtag frequency' command is executed.
15:03:02 INFO  : Context for 'APU' is selected.
15:03:03 INFO  : System reset is completed.
15:03:06 INFO  : 'after 3000' command is executed.
15:03:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:03:08 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
15:03:08 INFO  : Context for 'APU' is selected.
15:03:08 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
15:03:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:08 INFO  : Context for 'APU' is selected.
15:03:08 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
15:03:09 INFO  : 'ps7_init' command is executed.
15:03:09 INFO  : 'ps7_post_config' command is executed.
15:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:09 INFO  : 'con' command is executed.
15:03:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:03:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
15:05:35 INFO  : Disconnected from the channel tcfchan#89.
15:05:39 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
15:05:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

15:06:06 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
15:06:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

15:06:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:06:25 INFO  : 'jtag frequency' command is executed.
15:06:25 INFO  : Context for 'APU' is selected.
15:06:25 INFO  : System reset is completed.
15:06:28 INFO  : 'after 3000' command is executed.
15:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:06:31 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
15:06:31 INFO  : Context for 'APU' is selected.
15:06:31 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
15:06:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:31 INFO  : Context for 'APU' is selected.
15:06:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
15:06:31 INFO  : 'ps7_init' command is executed.
15:06:31 INFO  : 'ps7_post_config' command is executed.
15:06:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:31 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:32 INFO  : 'con' command is executed.
15:06:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:06:32 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
15:07:04 INFO  : Disconnected from the channel tcfchan#92.
15:09:11 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
15:09:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

15:09:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:09:42 INFO  : 'jtag frequency' command is executed.
15:09:42 INFO  : Context for 'APU' is selected.
15:09:42 INFO  : System reset is completed.
15:09:45 INFO  : 'after 3000' command is executed.
15:09:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:09:47 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
15:09:47 INFO  : Context for 'APU' is selected.
15:09:47 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
15:09:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:47 INFO  : Context for 'APU' is selected.
15:09:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
15:09:48 INFO  : 'ps7_init' command is executed.
15:09:48 INFO  : 'ps7_post_config' command is executed.
15:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:48 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:48 INFO  : 'con' command is executed.
15:09:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:09:48 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
15:10:58 INFO  : Disconnected from the channel tcfchan#94.
15:11:08 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
15:11:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

15:11:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:11:37 INFO  : 'jtag frequency' command is executed.
15:11:37 INFO  : Context for 'APU' is selected.
15:11:37 INFO  : System reset is completed.
15:11:40 INFO  : 'after 3000' command is executed.
15:11:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:11:43 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
15:11:43 INFO  : Context for 'APU' is selected.
15:11:43 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
15:11:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:43 INFO  : Context for 'APU' is selected.
15:11:43 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
15:11:43 INFO  : 'ps7_init' command is executed.
15:11:43 INFO  : 'ps7_post_config' command is executed.
15:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:44 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:44 INFO  : 'con' command is executed.
15:11:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:44 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
15:13:59 INFO  : Disconnected from the channel tcfchan#96.
15:23:40 INFO  : Checking for BSP changes to sync application flags for project 'sd_reading'...
15:23:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

15:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:16 INFO  : 'jtag frequency' command is executed.
15:24:16 INFO  : Context for 'APU' is selected.
15:24:16 INFO  : System reset is completed.
15:24:19 INFO  : 'after 3000' command is executed.
15:24:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:24:21 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
15:24:21 INFO  : Context for 'APU' is selected.
15:24:22 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
15:24:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:22 INFO  : Context for 'APU' is selected.
15:24:22 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
15:24:22 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
15:24:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

15:24:22 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
15:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:39 INFO  : 'jtag frequency' command is executed.
15:24:39 INFO  : Context for 'APU' is selected.
15:24:39 INFO  : System reset is completed.
15:24:42 INFO  : 'after 3000' command is executed.
15:24:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:24:45 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
15:24:45 INFO  : Context for 'APU' is selected.
15:24:45 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
15:24:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:45 INFO  : Context for 'APU' is selected.
15:24:45 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
15:24:45 INFO  : 'ps7_init' command is executed.
15:24:45 INFO  : 'ps7_post_config' command is executed.
15:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:46 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:46 INFO  : 'con' command is executed.
15:24:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:24:46 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_sd_reading_system_standalone.tcl'
15:32:26 INFO  : Disconnected from the channel tcfchan#98.
15:35:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
15:35:14 INFO  : XSCT server has started successfully.
15:35:14 INFO  : plnx-install-location is set to ''
15:35:14 INFO  : Successfully done setting XSCT server connection channel  
15:35:14 INFO  : Successfully done setting workspace for the tool. 
15:35:17 INFO  : Platform repository initialization has completed.
15:35:17 INFO  : Registering command handlers for Vitis TCF services
15:35:23 INFO  : Successfully done query RDI_DATADIR 
15:36:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

15:36:09 INFO  : Generated template bif file for sd_reading_system
15:44:38 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
15:45:00 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:00:59 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:04:12 INFO  : Example project xaxidma_example_simple_poll_1 has been created successfully.
16:04:26 INFO  : Result from executing command 'getProjects': pr_led
16:04:26 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
16:04:26 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_simple_poll_1'...
16:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:04:43 INFO  : 'jtag frequency' command is executed.
16:04:43 INFO  : Context for 'APU' is selected.
16:04:43 INFO  : System reset is completed.
16:04:46 INFO  : 'after 3000' command is executed.
16:04:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:04:48 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/bitstream/top.bit"
16:04:48 INFO  : Context for 'APU' is selected.
16:04:48 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:04:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:48 INFO  : Context for 'APU' is selected.
16:04:49 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/psinit/ps7_init.tcl' is done.
16:04:49 INFO  : 'ps7_init' command is executed.
16:04:49 INFO  : 'ps7_post_config' command is executed.
16:04:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:49 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/Debug/xaxidma_example_simple_poll_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/Debug/xaxidma_example_simple_poll_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:49 INFO  : 'con' command is executed.
16:04:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:04:49 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xaxidma_example_simple_poll_1_system_standalone.tcl'
16:05:08 INFO  : Disconnected from the channel tcfchan#3.
16:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:05:18 INFO  : 'jtag frequency' command is executed.
16:05:18 INFO  : Context for 'APU' is selected.
16:05:18 INFO  : System reset is completed.
16:05:21 INFO  : 'after 3000' command is executed.
16:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:05:23 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/bitstream/top.bit"
16:05:23 INFO  : Context for 'APU' is selected.
16:05:27 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:05:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:27 INFO  : Context for 'APU' is selected.
16:05:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/psinit/ps7_init.tcl' is done.
16:05:28 INFO  : 'ps7_init' command is executed.
16:05:28 INFO  : 'ps7_post_config' command is executed.
16:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/Debug/xaxidma_example_simple_poll_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/Debug/xaxidma_example_simple_poll_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:28 INFO  : 'con' command is executed.
16:05:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xaxidma_example_simple_poll_1_system_standalone.tcl'
16:06:09 INFO  : Disconnected from the channel tcfchan#4.
16:06:15 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_simple_poll_1'...
16:52:09 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_simple_poll_1'...
16:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:52:22 INFO  : 'jtag frequency' command is executed.
16:52:22 INFO  : Context for 'APU' is selected.
16:52:22 INFO  : System reset is completed.
16:52:25 INFO  : 'after 3000' command is executed.
16:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:52:28 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/bitstream/top.bit"
16:52:28 INFO  : Context for 'APU' is selected.
16:52:28 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:52:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:28 INFO  : Context for 'APU' is selected.
16:52:28 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/psinit/ps7_init.tcl' is done.
16:52:28 INFO  : 'ps7_init' command is executed.
16:52:28 INFO  : 'ps7_post_config' command is executed.
16:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/Debug/xaxidma_example_simple_poll_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/Debug/xaxidma_example_simple_poll_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:28 INFO  : 'con' command is executed.
16:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:52:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xaxidma_example_simple_poll_1_system_standalone.tcl'
16:52:44 INFO  : Disconnected from the channel tcfchan#7.
17:21:35 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_simple_poll_1'...
17:22:53 INFO  : Example project xprc_example_1 has been created successfully.
17:24:04 INFO  : Checking for BSP changes to sync application flags for project 'xprc_example_1'...
17:48:00 INFO  : Result from executing command 'getProjects': pr_led
17:48:00 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
17:49:04 INFO  : Example project xaxidma_example_selftest_1 has been created successfully.
17:49:14 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_selftest_1'...
17:49:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:49:31 INFO  : 'jtag frequency' command is executed.
17:49:31 INFO  : Context for 'APU' is selected.
17:49:31 INFO  : System reset is completed.
17:49:34 INFO  : 'after 3000' command is executed.
17:49:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:49:36 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/_ide/bitstream/top.bit"
17:49:36 INFO  : Context for 'APU' is selected.
17:49:36 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:49:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:36 INFO  : Context for 'APU' is selected.
17:49:36 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/_ide/psinit/ps7_init.tcl' is done.
17:49:37 INFO  : 'ps7_init' command is executed.
17:49:37 INFO  : 'ps7_post_config' command is executed.
17:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:37 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/Debug/xaxidma_example_selftest_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/Debug/xaxidma_example_selftest_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:37 INFO  : 'con' command is executed.
17:49:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:49:37 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xaxidma_example_selftest_1_system_standalone.tcl'
17:50:08 INFO  : Disconnected from the channel tcfchan#13.
17:50:35 INFO  : Example project xaxidma_example_simple_intr_1 has been created successfully.
10:47:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
10:47:50 INFO  : XSCT server has started successfully.
10:47:50 INFO  : Successfully done setting XSCT server connection channel  
10:47:50 INFO  : plnx-install-location is set to ''
10:47:50 INFO  : Successfully done setting workspace for the tool. 
10:47:54 INFO  : Registering command handlers for Vitis TCF services
10:47:54 INFO  : Platform repository initialization has completed.
10:47:57 INFO  : Successfully done query RDI_DATADIR 
10:48:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

10:48:06 INFO  : Generated template bif file for hello_world_system
10:48:22 INFO  : Invoking Bootgen: bootgen -image hello_world_system.bif -arch zynq -o C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/BOOT.bin
10:48:24 INFO  : Bootgen command execution is done.
10:49:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:49:51 INFO  : 'jtag frequency' command is executed.
10:49:51 INFO  : Context for 'APU' is selected.
10:49:51 INFO  : System reset is completed.
10:49:54 INFO  : 'after 3000' command is executed.
10:49:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:49:57 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
10:49:57 INFO  : Context for 'APU' is selected.
10:49:57 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
10:49:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:49:57 INFO  : Context for 'APU' is selected.
10:49:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
10:49:57 INFO  : 'ps7_init' command is executed.
10:49:57 INFO  : 'ps7_post_config' command is executed.
10:49:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:57 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:49:57 INFO  : 'configparams force-mem-access 0' command is executed.
10:49:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

10:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:58 INFO  : 'con' command is executed.
10:49:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:49:58 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
10:50:13 INFO  : Disconnected from the channel tcfchan#1.
10:50:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:50:13 INFO  : 'jtag frequency' command is executed.
10:50:13 INFO  : Context for 'APU' is selected.
10:50:14 INFO  : System reset is completed.
10:50:17 INFO  : 'after 3000' command is executed.
10:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:50:19 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
10:50:19 INFO  : Context for 'APU' is selected.
10:50:23 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
10:50:23 INFO  : 'configparams force-mem-access 1' command is executed.
10:50:23 INFO  : Context for 'APU' is selected.
10:50:23 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
10:50:23 INFO  : 'ps7_init' command is executed.
10:50:23 INFO  : 'ps7_post_config' command is executed.
10:50:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:24 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:50:24 INFO  : 'configparams force-mem-access 0' command is executed.
10:50:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

10:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:24 INFO  : 'con' command is executed.
10:50:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:50:24 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
10:50:47 INFO  : Disconnected from the channel tcfchan#2.
10:56:33 INFO  : Invoking Bootgen: bootgen -image hello_world_system.bif -arch zynq -o C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/BOOT.bin -w on
10:56:34 INFO  : Bootgen command execution is done.
10:59:18 INFO  : Invoking Bootgen: bootgen -image hello_world_system.bif -arch zynq -o C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/BOOT.bin -w on
10:59:19 INFO  : Bootgen command execution is done.
10:59:23 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
10:59:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

11:01:35 INFO  : Invoking Bootgen: bootgen -image hello_world_system.bif -arch zynq -o C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/BOOT.bin -w on
11:01:37 INFO  : Bootgen command execution is done.
11:09:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:09:27 INFO  : 'jtag frequency' command is executed.
11:09:27 INFO  : Context for 'APU' is selected.
11:09:27 INFO  : System reset is completed.
11:09:30 INFO  : 'after 3000' command is executed.
11:09:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:09:33 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
11:09:33 INFO  : Context for 'APU' is selected.
11:09:33 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:09:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:33 INFO  : Context for 'APU' is selected.
11:09:33 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
11:09:34 INFO  : 'ps7_init' command is executed.
11:09:34 INFO  : 'ps7_post_config' command is executed.
11:09:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:34 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:34 INFO  : 'con' command is executed.
11:09:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:09:34 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
11:10:00 INFO  : Invoking Bootgen: bootgen -image hello_world_system.bif -arch zynq -o C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/BOOT.bin -w on
11:10:02 INFO  : Bootgen command execution is done.
11:12:39 INFO  : Disconnected from the channel tcfchan#4.
14:00:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
14:00:52 INFO  : XSCT server has started successfully.
14:00:52 INFO  : Successfully done setting XSCT server connection channel  
14:00:52 INFO  : plnx-install-location is set to ''
14:00:52 INFO  : Successfully done setting workspace for the tool. 
14:00:56 INFO  : Platform repository initialization has completed.
14:00:56 INFO  : Registering command handlers for Vitis TCF services
14:01:02 INFO  : Successfully done query RDI_DATADIR 
14:01:05 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
14:01:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

14:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:01:19 INFO  : 'jtag frequency' command is executed.
14:01:19 INFO  : Context for 'APU' is selected.
14:01:19 INFO  : System reset is completed.
14:01:22 INFO  : 'after 3000' command is executed.
14:01:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:01:25 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
14:01:26 INFO  : Context for 'APU' is selected.
14:01:26 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
14:01:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:26 INFO  : Context for 'APU' is selected.
14:01:26 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
14:01:26 INFO  : 'ps7_init' command is executed.
14:01:26 INFO  : 'ps7_post_config' command is executed.
14:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:26 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:27 INFO  : 'con' command is executed.
14:01:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:01:27 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
14:02:32 INFO  : Disconnected from the channel tcfchan#2.
14:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:02:32 INFO  : 'jtag frequency' command is executed.
14:02:32 INFO  : Context for 'APU' is selected.
14:02:33 INFO  : System reset is completed.
14:02:36 INFO  : 'after 3000' command is executed.
14:02:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:02:38 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
14:02:38 INFO  : Context for 'APU' is selected.
14:02:42 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
14:02:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:42 INFO  : Context for 'APU' is selected.
14:02:42 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
14:02:42 INFO  : 'ps7_init' command is executed.
14:02:42 INFO  : 'ps7_post_config' command is executed.
14:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:42 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:42 INFO  : 'con' command is executed.
14:02:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:02:42 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
14:02:48 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
14:02:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

14:03:14 INFO  : Disconnected from the channel tcfchan#3.
14:03:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:03:14 INFO  : 'jtag frequency' command is executed.
14:03:14 INFO  : Context for 'APU' is selected.
14:03:14 INFO  : System reset is completed.
14:03:17 INFO  : 'after 3000' command is executed.
14:03:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:03:20 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
14:03:20 INFO  : Context for 'APU' is selected.
14:03:23 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
14:03:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:23 INFO  : Context for 'APU' is selected.
14:03:23 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
14:03:23 INFO  : 'ps7_init' command is executed.
14:03:23 INFO  : 'ps7_post_config' command is executed.
14:03:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:23 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:24 INFO  : 'con' command is executed.
14:03:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:03:24 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
14:04:09 INFO  : Disconnected from the channel tcfchan#5.
14:04:31 INFO  : Invoking Bootgen: bootgen -image hello_world_system.bif -arch zynq -o C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/BOOT.bin -w on
14:04:32 INFO  : Bootgen command execution is done.
14:06:36 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
14:06:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

14:06:58 INFO  : Invoking Bootgen: bootgen -image hello_world_system.bif -arch zynq -o C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/BOOT.bin -w on
14:07:00 INFO  : Bootgen command execution is done.
14:24:21 INFO  : Invoking Bootgen: bootgen -image hello_world_system.bif -arch zynq -o C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/BOOT.bin -w on
14:24:23 INFO  : Bootgen command execution is done.
14:46:38 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
14:46:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

15:39:16 INFO  : Hardware specification for platform project 'pr_led' is updated.
15:39:44 INFO  : Result from executing command 'getProjects': pr_led
15:39:44 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
15:39:57 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
15:39:57 INFO  : Updating application flags with new BSP settings...
15:39:57 INFO  : Successfully updated application flags for project hello_world.
15:39:58 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:39:58 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\hello_world\_ide\bitstream\top.bit' stored in project is removed.
15:39:58 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\hello_world\_ide\bitstream' in project 'hello_world'.
15:39:58 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\hello_world\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:40:04 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\hello_world\_ide\psinit' in project 'hello_world'.
15:40:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:40:20 INFO  : 'jtag frequency' command is executed.
15:40:20 INFO  : Context for 'APU' is selected.
15:40:20 INFO  : System reset is completed.
15:40:23 INFO  : 'after 3000' command is executed.
15:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:40:25 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
15:40:25 INFO  : Context for 'APU' is selected.
15:40:25 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
15:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:25 INFO  : Context for 'APU' is selected.
15:40:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
15:40:26 INFO  : 'ps7_init' command is executed.
15:40:26 INFO  : 'ps7_post_config' command is executed.
15:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:26 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:26 INFO  : 'con' command is executed.
15:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:40:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
15:40:38 INFO  : Disconnected from the channel tcfchan#10.
15:44:12 INFO  : Invoking Bootgen: bootgen -image hello_world_system.bif -arch zynq -o C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/BOOT.bin -w on
15:44:12 INFO  : Overwriting existing bif file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/hello_world_system.bif
15:44:14 INFO  : Bootgen command execution is done.
15:49:05 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:10:27 INFO  : Invoking Bootgen: bootgen -image hello_world_system.bif -arch zynq -o C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/BOOT.bin -w on
16:10:29 INFO  : Bootgen command execution is done.
16:11:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:11:01 INFO  : 'jtag frequency' command is executed.
16:11:01 INFO  : Context for 'APU' is selected.
16:11:01 INFO  : System reset is completed.
16:11:04 INFO  : 'after 3000' command is executed.
16:11:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:11:06 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
16:11:06 INFO  : Context for 'APU' is selected.
16:11:06 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:11:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:06 INFO  : Context for 'APU' is selected.
16:11:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
16:11:07 INFO  : 'ps7_init' command is executed.
16:11:07 INFO  : 'ps7_post_config' command is executed.
16:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:07 INFO  : 'con' command is executed.
16:11:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:07 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
16:34:27 INFO  : Invoking Bootgen: bootgen -image hello_world_system.bif -arch zynq -o C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/BOOT.bin -w on
16:34:29 INFO  : Bootgen command execution is done.
16:41:53 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:42:23 INFO  : Disconnected from the channel tcfchan#11.
16:50:16 INFO  : Invoking Bootgen: bootgen -image hello_world_system.bif -arch zynq -o C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/BOOT.bin -w on
16:50:16 INFO  : Overwriting existing bif file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/hello_world_system.bif
16:50:17 INFO  : Bootgen command execution is done.
16:51:56 INFO  : Generated template bif file for hello_world
16:53:10 INFO  : Invoking Bootgen: bootgen -image hello_world_system.bif -arch zynq -o C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/BOOT.bin -w on
16:53:10 INFO  : Overwriting existing bif file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/hello_world_system.bif
16:53:11 INFO  : Bootgen command execution is done.
17:08:34 INFO  : The hardware specfication used by project 'sd_reading' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:08:34 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\sd_reading\_ide\bitstream\top.bit' stored in project is removed.
17:08:34 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\sd_reading\_ide\bitstream' in project 'sd_reading'.
17:08:34 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\sd_reading\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:08:40 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\sd_reading\_ide\psinit' in project 'sd_reading'.
17:08:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:08:40 INFO  : 'jtag frequency' command is executed.
17:08:40 INFO  : Context for 'APU' is selected.
17:08:40 INFO  : System reset is completed.
17:08:43 INFO  : 'after 3000' command is executed.
17:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:08:45 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
17:08:46 INFO  : Context for 'APU' is selected.
17:08:46 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:08:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:46 INFO  : Context for 'APU' is selected.
17:08:46 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
17:08:46 INFO  : 'ps7_init' command is executed.
17:08:46 INFO  : 'ps7_post_config' command is executed.
17:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:46 ERROR : Memory write error at 0x105000. MMU section translation fault
17:08:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
----------------End of Script----------------

17:08:46 ERROR : Memory write error at 0x105000. MMU section translation fault
17:08:55 INFO  : Result from executing command 'getProjects': pr_led
17:08:55 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
17:08:55 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:09:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:26 INFO  : 'jtag frequency' command is executed.
17:09:26 INFO  : Context for 'APU' is selected.
17:09:26 INFO  : System reset is completed.
17:09:29 INFO  : 'after 3000' command is executed.
17:09:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:09:31 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit"
17:09:31 INFO  : Context for 'APU' is selected.
17:09:31 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:09:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:31 INFO  : Context for 'APU' is selected.
17:09:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl' is done.
17:09:32 INFO  : 'ps7_init' command is executed.
17:09:32 INFO  : 'ps7_post_config' command is executed.
17:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:32 ERROR : Memory write error at 0x105000. MMU section translation fault
17:09:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf
----------------End of Script----------------

17:09:32 ERROR : Memory write error at 0x105000. MMU section translation fault
17:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:56 INFO  : 'jtag frequency' command is executed.
17:09:56 INFO  : Context for 'APU' is selected.
17:09:56 INFO  : System reset is completed.
17:09:59 INFO  : 'after 3000' command is executed.
17:10:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:10:02 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit"
17:10:03 INFO  : Context for 'APU' is selected.
17:10:03 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:03 INFO  : Context for 'APU' is selected.
17:10:03 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl' is done.
17:10:03 INFO  : 'ps7_init' command is executed.
17:10:03 INFO  : 'ps7_post_config' command is executed.
17:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:03 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:04 INFO  : 'con' command is executed.
17:10:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:04 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_world_system_standalone.tcl'
17:12:42 INFO  : Disconnected from the channel tcfchan#12.
13:08:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
13:08:16 INFO  : XSCT server has started successfully.
13:08:16 INFO  : Successfully done setting XSCT server connection channel  
13:08:16 INFO  : plnx-install-location is set to ''
13:08:16 INFO  : Successfully done setting workspace for the tool. 
13:08:24 WARN  : Failed to identify the type of project 'RemoteSystemsTempFiles'. Skipping...
13:08:24 WARN  : The following projects could not be identified as Vitis projects and will not be managed by the tool:
	RemoteSystemsTempFiles
13:08:25 INFO  : Registering command handlers for Vitis TCF services
13:08:26 INFO  : Platform repository initialization has completed.
13:08:37 INFO  : Successfully done query RDI_DATADIR 
13:09:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
13:09:19 INFO  : XSCT server has started successfully.
13:09:19 INFO  : plnx-install-location is set to ''
13:09:19 INFO  : Successfully done setting XSCT server connection channel  
13:09:19 INFO  : Successfully done setting workspace for the tool. 
09:02:59 INFO  : Registering command handlers for Vitis TCF services
09:02:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
09:03:02 INFO  : Platform repository initialization has completed.
09:03:03 INFO  : XSCT server has started successfully.
09:03:03 INFO  : Successfully done setting XSCT server connection channel  
09:03:03 INFO  : plnx-install-location is set to ''
09:03:05 INFO  : Successfully done setting workspace for the tool. 
09:03:05 INFO  : Successfully done query RDI_DATADIR 
09:03:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
09:03:28 INFO  : Registering command handlers for Vitis TCF services
09:03:30 INFO  : XSCT server has started successfully.
09:03:30 INFO  : Successfully done setting XSCT server connection channel  
09:03:30 INFO  : plnx-install-location is set to ''
09:03:30 INFO  : Successfully done query RDI_DATADIR 
09:03:30 INFO  : Successfully done setting workspace for the tool. 
09:03:30 INFO  : Platform repository initialization has completed.
