<stg><name>RNI</name>


<trans_list>

<trans id="481" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="5" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="13" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="14" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="23" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="25" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="34" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="36" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="45" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="47" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="56" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="58" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="67" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="70" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="input_buffer_last" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
entry:0 %output_buffer_data_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_buffer_data_loc"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
entry:1 %conv4_i11_i_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv4_i11_i_loc"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln16"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_8, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %input_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %input_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_8, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %output_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="64">
<![CDATA[
entry:19 %input_list = alloca i64 1

]]></Node>
<StgValue><ssdm name="input_list"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="64">
<![CDATA[
entry:20 %output_list = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_list"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %input_list_1 = getelementptr i1 %input_list, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_list_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %output_list_1 = getelementptr i1 %output_list, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_list_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
entry:23 %specaxissidechannel_ln26 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_2

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln26"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
entry:24 %specaxissidechannel_ln26 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln26"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
entry:25 %br_ln26 = br void %VITIS_LOOP_33_2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="97" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
VITIS_LOOP_33_2:4 %store_ln32 = store i1 0, i3 %input_list_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
VITIS_LOOP_33_2:6 %store_ln38 = store i1 0, i3 %output_list_1

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="99" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
VITIS_LOOP_33_2:1 %empty = read i24 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="24">
<![CDATA[
VITIS_LOOP_33_2:2 %input_buffer_data = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="input_buffer_data"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="24">
<![CDATA[
VITIS_LOOP_33_2:3 %input_buffer_last = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="input_buffer_last"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_2:5 %call_ln30 = call void @RNI_Pipeline_VITIS_LOOP_33_2, i8 %input_buffer_data, i1 %input_list

]]></Node>
<StgValue><ssdm name="call_ln30"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_2:7 %call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_39_3, i1 %output_list

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_2:0 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_2:5 %call_ln30 = call void @RNI_Pipeline_VITIS_LOOP_33_2, i8 %input_buffer_data, i1 %input_list

]]></Node>
<StgValue><ssdm name="call_ln30"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_2:7 %call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_39_3, i1 %output_list

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_2:8 %br_ln74 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body.i:0 %neuron_index = phi i8 %add_ln74, void %for.inc55.i, i8 0, void %VITIS_LOOP_33_2

]]></Node>
<StgValue><ssdm name="neuron_index"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i:1 %icmp_ln74 = icmp_eq  i8 %neuron_index, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i:2 %add_ln74 = add i8 %neuron_index, i8 1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:3 %br_ln74 = br i1 %icmp_ln74, void %for.body.i.split_ifconv, void %for.body.i230.preheader

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
for.body.i.split_ifconv:0 %zext_ln74 = zext i8 %neuron_index

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split_ifconv:3 %NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_addr"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="9">
<![CDATA[
for.body.i.split_ifconv:4 %NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="8">
<![CDATA[
for.body.i.split_ifconv:34 %empty_36 = trunc i8 %neuron_index

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
for.body.i230.preheader:0 %br_ln94 = br void %for.body.i230

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="117" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="9">
<![CDATA[
for.body.i.split_ifconv:4 %NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv:28 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %NEURONS_MEMBRANE_load, i32 8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="17" op_0_bw="16">
<![CDATA[
for.body.i.split_ifconv:5 %sext_ln77 = sext i16 %NEURONS_MEMBRANE_load

]]></Node>
<StgValue><ssdm name="sext_ln77"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i.split_ifconv:6 %add_ln77 = add i17 %sext_ln77, i17 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv:7 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln77, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split_ifconv:8 %xor_ln77 = xor i16 %NEURONS_MEMBRANE_load, i16 65535

]]></Node>
<StgValue><ssdm name="xor_ln77"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="16">
<![CDATA[
for.body.i.split_ifconv:9 %sext_ln77_3 = sext i16 %xor_ln77

]]></Node>
<StgValue><ssdm name="sext_ln77_3"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:10 %sext_ln77_3cast = trunc i32 %sext_ln77_3

]]></Node>
<StgValue><ssdm name="sext_ln77_3cast"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split_ifconv:11 %shl_ln77 = shl i16 %NEURONS_MEMBRANE_load, i16 %sext_ln77_3cast

]]></Node>
<StgValue><ssdm name="shl_ln77"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="17">
<![CDATA[
for.body.i.split_ifconv:12 %sext_ln77_4 = sext i17 %add_ln77

]]></Node>
<StgValue><ssdm name="sext_ln77_4"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:13 %sext_ln77_4cast = trunc i32 %sext_ln77_4

]]></Node>
<StgValue><ssdm name="sext_ln77_4cast"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split_ifconv:14 %ashr_ln77 = ashr i16 %NEURONS_MEMBRANE_load, i16 %sext_ln77_4cast

]]></Node>
<StgValue><ssdm name="ashr_ln77"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.i.split_ifconv:15 %select_ln77 = select i1 %tmp, i16 %shl_ln77, i16 %ashr_ln77

]]></Node>
<StgValue><ssdm name="select_ln77"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i.split_ifconv:16 %add_ln77_1 = add i17 %sext_ln77, i17 2

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i.split_ifconv:19 %sub_ln77 = sub i17 131070, i17 %sext_ln77

]]></Node>
<StgValue><ssdm name="sub_ln77"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv:17 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln77_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="16">
<![CDATA[
for.body.i.split_ifconv:18 %sext_ln77_2 = sext i16 %select_ln77

]]></Node>
<StgValue><ssdm name="sext_ln77_2"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="17">
<![CDATA[
for.body.i.split_ifconv:20 %sext_ln77_5 = sext i17 %sub_ln77

]]></Node>
<StgValue><ssdm name="sext_ln77_5"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:21 %shl_ln77_1 = shl i32 %sext_ln77_2, i32 %sext_ln77_5

]]></Node>
<StgValue><ssdm name="shl_ln77_1"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="17">
<![CDATA[
for.body.i.split_ifconv:22 %sext_ln77_6 = sext i17 %add_ln77_1

]]></Node>
<StgValue><ssdm name="sext_ln77_6"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:23 %ashr_ln77_1 = ashr i32 %sext_ln77_2, i32 %sext_ln77_6

]]></Node>
<StgValue><ssdm name="ashr_ln77_1"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.split_ifconv:24 %tmp_2 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %shl_ln77_1, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.split_ifconv:25 %tmp_3 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %ashr_ln77_1, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body.i.split_ifconv:26 %select_ln77_1 = select i1 %tmp_1, i12 %tmp_2, i12 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln77_1"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i.split_ifconv:27 %icmp_ln77 = icmp_ne  i12 %select_ln77_1, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.split_ifconv:29 %or_ln77 = or i1 %icmp_ln77, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="or_ln77"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split_ifconv:32 %WEIGHTS_INDEX_addr = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="9">
<![CDATA[
for.body.i.split_ifconv:33 %weight_index = load i9 %WEIGHTS_INDEX_addr

]]></Node>
<StgValue><ssdm name="weight_index"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="7">
<![CDATA[
for.body.i.split_ifconv:35 %neuron_index_cast_cast = zext i7 %empty_36

]]></Node>
<StgValue><ssdm name="neuron_index_cast_cast"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i.split_ifconv:36 %add_i_i67_i = add i8 %neuron_index_cast_cast, i8 1

]]></Node>
<StgValue><ssdm name="add_i_i67_i"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
for.body.i.split_ifconv:37 %conv_i60_i = zext i8 %add_i_i67_i

]]></Node>
<StgValue><ssdm name="conv_i60_i"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split_ifconv:38 %WEIGHTS_INDEX_addr_1 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i60_i

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="9">
<![CDATA[
for.body.i.split_ifconv:39 %WEIGHTS_INDEX_load = load i9 %WEIGHTS_INDEX_addr_1

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.split_ifconv:1 %speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln74"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split_ifconv:2 %specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln74"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="1">
<![CDATA[
for.body.i.split_ifconv:30 %zext_ln77 = zext i1 %or_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.body.i.split_ifconv:31 %store_ln77 = store i16 %zext_ln77, i9 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="9">
<![CDATA[
for.body.i.split_ifconv:33 %weight_index = load i9 %WEIGHTS_INDEX_addr

]]></Node>
<StgValue><ssdm name="weight_index"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="9">
<![CDATA[
for.body.i.split_ifconv:39 %WEIGHTS_INDEX_load = load i9 %WEIGHTS_INDEX_addr_1

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.i.split_ifconv:40 %icmp_ln78 = icmp_ult  i15 %weight_index, i15 %WEIGHTS_INDEX_load

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.split_ifconv:41 %br_ln78 = br i1 %icmp_ln78, void %for.end.i, void %for.body31.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="1" op_3_bw="15" op_4_bw="1" op_5_bw="16" op_6_bw="8" op_7_bw="0">
<![CDATA[
for.body31.lr.ph.i:0 %call_ln78 = call void @RNI_Pipeline_WEIGHTS_LOOP, i15 %weight_index, i1 %or_ln77, i15 %WEIGHTS_INDEX_load, i1 %input_list, i16 %conv4_i11_i_loc, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln78"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="159" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="1" op_3_bw="15" op_4_bw="1" op_5_bw="16" op_6_bw="8" op_7_bw="0">
<![CDATA[
for.body31.lr.ph.i:0 %call_ln78 = call void @RNI_Pipeline_WEIGHTS_LOOP, i15 %weight_index, i1 %or_ln77, i15 %WEIGHTS_INDEX_load, i1 %input_list, i16 %conv4_i11_i_loc, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln78"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body31.lr.ph.i:1 %conv4_i11_i_loc_load = load i16 %conv4_i11_i_loc

]]></Node>
<StgValue><ssdm name="conv4_i11_i_loc_load"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body31.lr.ph.i:2 %store_ln80 = store i16 %conv4_i11_i_loc_load, i9 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
for.body31.lr.ph.i:3 %br_ln83 = br void %for.end.i

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.end.i:0 %empty_37 = phi i16 %conv4_i11_i_loc_load, void %for.body31.lr.ph.i, i16 %zext_ln77, void %for.body.i.split_ifconv

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end.i:1 %icmp_ln83 = icmp_sgt  i16 %empty_37, i16 86

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end.i:2 %br_ln83 = br i1 %icmp_ln83, void %for.inc55.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:0 %NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="NEURONS_STATE_addr"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
if.then.i:1 %store_ln85 = store i1 1, i9 %NEURONS_STATE_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="168" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then.i:2 %store_ln86 = store i16 0, i9 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:3 %br_ln87 = br void %for.inc55.i

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.i:0 %br_ln74 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body.i230:0 %neuron_index_1 = phi i8 %add_i_i161_i, void %for.inc63.i, i8 128, void %for.body.i230.preheader

]]></Node>
<StgValue><ssdm name="neuron_index_1"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i230:1 %icmp_ln94 = icmp_eq  i8 %neuron_index_1, i8 192

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i230:2 %br_ln94 = br i1 %icmp_ln94, void %for.body.i230.split_ifconv, void %for.inc78.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="8">
<![CDATA[
for.body.i230.split_ifconv:0 %zext_ln94 = zext i8 %neuron_index_1

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i230.split_ifconv:3 %NEURONS_MEMBRANE_addr_1 = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="9">
<![CDATA[
for.body.i230.split_ifconv:4 %NEURONS_MEMBRANE_load_1 = load i9 %NEURONS_MEMBRANE_addr_1

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_1"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
for.inc78.i.preheader:0 %call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="178" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="9">
<![CDATA[
for.body.i230.split_ifconv:4 %NEURONS_MEMBRANE_load_1 = load i9 %NEURONS_MEMBRANE_addr_1

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_1"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i230.split_ifconv:28 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %NEURONS_MEMBRANE_load_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="17" op_0_bw="16">
<![CDATA[
for.body.i230.split_ifconv:5 %sext_ln97 = sext i16 %NEURONS_MEMBRANE_load_1

]]></Node>
<StgValue><ssdm name="sext_ln97"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i230.split_ifconv:6 %add_ln97 = add i17 %sext_ln97, i17 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.i230.split_ifconv:7 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln97, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i230.split_ifconv:8 %xor_ln97 = xor i16 %NEURONS_MEMBRANE_load_1, i16 65535

]]></Node>
<StgValue><ssdm name="xor_ln97"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="16">
<![CDATA[
for.body.i230.split_ifconv:9 %sext_ln97_3 = sext i16 %xor_ln97

]]></Node>
<StgValue><ssdm name="sext_ln97_3"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32">
<![CDATA[
for.body.i230.split_ifconv:10 %sext_ln97_3cast = trunc i32 %sext_ln97_3

]]></Node>
<StgValue><ssdm name="sext_ln97_3cast"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i230.split_ifconv:11 %shl_ln97 = shl i16 %NEURONS_MEMBRANE_load_1, i16 %sext_ln97_3cast

]]></Node>
<StgValue><ssdm name="shl_ln97"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="17">
<![CDATA[
for.body.i230.split_ifconv:12 %sext_ln97_4 = sext i17 %add_ln97

]]></Node>
<StgValue><ssdm name="sext_ln97_4"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="32">
<![CDATA[
for.body.i230.split_ifconv:13 %sext_ln97_4cast = trunc i32 %sext_ln97_4

]]></Node>
<StgValue><ssdm name="sext_ln97_4cast"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i230.split_ifconv:14 %ashr_ln97 = ashr i16 %NEURONS_MEMBRANE_load_1, i16 %sext_ln97_4cast

]]></Node>
<StgValue><ssdm name="ashr_ln97"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.i230.split_ifconv:15 %select_ln97 = select i1 %tmp_5, i16 %shl_ln97, i16 %ashr_ln97

]]></Node>
<StgValue><ssdm name="select_ln97"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i230.split_ifconv:16 %add_ln97_1 = add i17 %sext_ln97, i17 2

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i230.split_ifconv:19 %sub_ln97 = sub i17 131070, i17 %sext_ln97

]]></Node>
<StgValue><ssdm name="sub_ln97"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.i230.split_ifconv:17 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln97_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="16">
<![CDATA[
for.body.i230.split_ifconv:18 %sext_ln97_2 = sext i16 %select_ln97

]]></Node>
<StgValue><ssdm name="sext_ln97_2"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="17">
<![CDATA[
for.body.i230.split_ifconv:20 %sext_ln97_5 = sext i17 %sub_ln97

]]></Node>
<StgValue><ssdm name="sext_ln97_5"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i230.split_ifconv:21 %shl_ln97_1 = shl i32 %sext_ln97_2, i32 %sext_ln97_5

]]></Node>
<StgValue><ssdm name="shl_ln97_1"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="17">
<![CDATA[
for.body.i230.split_ifconv:22 %sext_ln97_6 = sext i17 %add_ln97_1

]]></Node>
<StgValue><ssdm name="sext_ln97_6"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i230.split_ifconv:23 %ashr_ln97_1 = ashr i32 %sext_ln97_2, i32 %sext_ln97_6

]]></Node>
<StgValue><ssdm name="ashr_ln97_1"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i230.split_ifconv:24 %tmp_7 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %shl_ln97_1, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i230.split_ifconv:25 %tmp_8 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %ashr_ln97_1, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body.i230.split_ifconv:26 %select_ln97_1 = select i1 %tmp_6, i12 %tmp_7, i12 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln97_1"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i230.split_ifconv:27 %icmp_ln97 = icmp_ne  i12 %select_ln97_1, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i230.split_ifconv:29 %or_ln97 = or i1 %icmp_ln97, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="or_ln97"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="1">
<![CDATA[
for.body.i230.split_ifconv:30 %zext_ln97 = zext i1 %or_ln97

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.body.i230.split_ifconv:31 %store_ln97 = store i16 %zext_ln97, i9 %NEURONS_MEMBRANE_addr_1

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i230.split_ifconv:32 %WEIGHTS_INDEX_addr_2 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr_2"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="9">
<![CDATA[
for.body.i230.split_ifconv:33 %weight_index_5 = load i9 %WEIGHTS_INDEX_addr_2

]]></Node>
<StgValue><ssdm name="weight_index_5"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i230.split_ifconv:34 %add_i_i161_i = add i8 %neuron_index_1, i8 1

]]></Node>
<StgValue><ssdm name="add_i_i161_i"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="8">
<![CDATA[
for.body.i230.split_ifconv:35 %conv_i138_i = zext i8 %add_i_i161_i

]]></Node>
<StgValue><ssdm name="conv_i138_i"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i230.split_ifconv:36 %WEIGHTS_INDEX_addr_3 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i138_i

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr_3"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="9">
<![CDATA[
for.body.i230.split_ifconv:37 %WEIGHTS_INDEX_load_2 = load i9 %WEIGHTS_INDEX_addr_3

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="212" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="9">
<![CDATA[
for.body.i230.split_ifconv:33 %weight_index_5 = load i9 %WEIGHTS_INDEX_addr_2

]]></Node>
<StgValue><ssdm name="weight_index_5"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="9">
<![CDATA[
for.body.i230.split_ifconv:37 %WEIGHTS_INDEX_load_2 = load i9 %WEIGHTS_INDEX_addr_3

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load_2"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="15">
<![CDATA[
for.body.i230.split_ifconv:38 %trunc_ln98 = trunc i15 %weight_index_5

]]></Node>
<StgValue><ssdm name="trunc_ln98"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="8" op_3_bw="15" op_4_bw="9" op_5_bw="1" op_6_bw="8" op_7_bw="16" op_8_bw="0">
<![CDATA[
for.body.i230.split_ifconv:39 %call_ln98 = call void @RNI_Pipeline_WEIGHTS_LOOP1, i15 %weight_index_5, i8 %neuron_index_1, i15 %WEIGHTS_INDEX_load_2, i9 %trunc_ln98, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE

]]></Node>
<StgValue><ssdm name="call_ln98"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="216" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="8" op_3_bw="15" op_4_bw="9" op_5_bw="1" op_6_bw="8" op_7_bw="16" op_8_bw="0">
<![CDATA[
for.body.i230.split_ifconv:39 %call_ln98 = call void @RNI_Pipeline_WEIGHTS_LOOP1, i15 %weight_index_5, i8 %neuron_index_1, i15 %WEIGHTS_INDEX_load_2, i9 %trunc_ln98, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE

]]></Node>
<StgValue><ssdm name="call_ln98"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="217" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body.i230.split_ifconv:40 %NEURONS_MEMBRANE_load_3 = load i9 %NEURONS_MEMBRANE_addr_1

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="218" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i230.split_ifconv:1 %speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln94"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i230.split_ifconv:2 %specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln94"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body.i230.split_ifconv:40 %NEURONS_MEMBRANE_load_3 = load i9 %NEURONS_MEMBRANE_addr_1

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_3"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i230.split_ifconv:41 %icmp_ln105 = icmp_sgt  i16 %NEURONS_MEMBRANE_load_3, i16 86

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i230.split_ifconv:42 %br_ln105 = br i1 %icmp_ln105, void %for.inc63.i, void %if.then53.i

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="223" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then53.i:0 %NEURONS_STATE_addr_1 = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="NEURONS_STATE_addr_1"/></StgValue>
</operation>

<operation id="224" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then53.i:1 %store_ln107 = store i1 1, i9 %NEURONS_STATE_addr_1

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="225" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then53.i:2 %store_ln108 = store i16 0, i9 %NEURONS_MEMBRANE_addr_1

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="226" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
if.then53.i:3 %br_ln109 = br void %for.inc63.i

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="227" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
for.inc63.i:0 %br_ln94 = br void %for.body.i230

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="228" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
for.inc78.i.preheader:0 %call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="229" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
for.inc78.i.preheader:1 %br_ln118 = br void %for.body.i266

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="230" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.body.i266:0 %neuron_index_2 = phi i7 %add_i_i161_i305, void %for.inc63.i341, i7 64, void %for.inc78.i.preheader

]]></Node>
<StgValue><ssdm name="neuron_index_2"/></StgValue>
</operation>

<operation id="231" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i266:1 %icmp_ln118 = icmp_eq  i7 %neuron_index_2, i7 96

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="232" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i266:2 %br_ln118 = br i1 %icmp_ln118, void %for.body.i266.split_ifconv, void %for.inc78.i348.preheader

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="233" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="7">
<![CDATA[
for.body.i266.split_ifconv:0 %sext_ln118 = sext i7 %neuron_index_2

]]></Node>
<StgValue><ssdm name="sext_ln118"/></StgValue>
</operation>

<operation id="234" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="8">
<![CDATA[
for.body.i266.split_ifconv:1 %zext_ln118 = zext i8 %sext_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="235" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i266.split_ifconv:4 %NEURONS_MEMBRANE_addr_2 = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_addr_2"/></StgValue>
</operation>

<operation id="236" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="9">
<![CDATA[
for.body.i266.split_ifconv:5 %NEURONS_MEMBRANE_load_2 = load i9 %NEURONS_MEMBRANE_addr_2

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_2"/></StgValue>
</operation>

<operation id="237" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc78.i348.preheader:0 %call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP3, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="238" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="9">
<![CDATA[
for.body.i266.split_ifconv:5 %NEURONS_MEMBRANE_load_2 = load i9 %NEURONS_MEMBRANE_addr_2

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_2"/></StgValue>
</operation>

<operation id="239" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i266.split_ifconv:29 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %NEURONS_MEMBRANE_load_2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="240" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="17" op_0_bw="16">
<![CDATA[
for.body.i266.split_ifconv:6 %sext_ln121 = sext i16 %NEURONS_MEMBRANE_load_2

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="241" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i266.split_ifconv:7 %add_ln121 = add i17 %sext_ln121, i17 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="242" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.i266.split_ifconv:8 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln121, i32 16

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="243" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i266.split_ifconv:9 %xor_ln121 = xor i16 %NEURONS_MEMBRANE_load_2, i16 65535

]]></Node>
<StgValue><ssdm name="xor_ln121"/></StgValue>
</operation>

<operation id="244" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="16">
<![CDATA[
for.body.i266.split_ifconv:10 %sext_ln121_3 = sext i16 %xor_ln121

]]></Node>
<StgValue><ssdm name="sext_ln121_3"/></StgValue>
</operation>

<operation id="245" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="32">
<![CDATA[
for.body.i266.split_ifconv:11 %sext_ln121_3cast = trunc i32 %sext_ln121_3

]]></Node>
<StgValue><ssdm name="sext_ln121_3cast"/></StgValue>
</operation>

<operation id="246" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i266.split_ifconv:12 %shl_ln121 = shl i16 %NEURONS_MEMBRANE_load_2, i16 %sext_ln121_3cast

]]></Node>
<StgValue><ssdm name="shl_ln121"/></StgValue>
</operation>

<operation id="247" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="17">
<![CDATA[
for.body.i266.split_ifconv:13 %sext_ln121_4 = sext i17 %add_ln121

]]></Node>
<StgValue><ssdm name="sext_ln121_4"/></StgValue>
</operation>

<operation id="248" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="32">
<![CDATA[
for.body.i266.split_ifconv:14 %sext_ln121_4cast = trunc i32 %sext_ln121_4

]]></Node>
<StgValue><ssdm name="sext_ln121_4cast"/></StgValue>
</operation>

<operation id="249" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i266.split_ifconv:15 %ashr_ln121 = ashr i16 %NEURONS_MEMBRANE_load_2, i16 %sext_ln121_4cast

]]></Node>
<StgValue><ssdm name="ashr_ln121"/></StgValue>
</operation>

<operation id="250" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.i266.split_ifconv:16 %select_ln121 = select i1 %tmp_10, i16 %shl_ln121, i16 %ashr_ln121

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>

<operation id="251" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i266.split_ifconv:17 %add_ln121_1 = add i17 %sext_ln121, i17 2

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="252" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i266.split_ifconv:20 %sub_ln121 = sub i17 131070, i17 %sext_ln121

]]></Node>
<StgValue><ssdm name="sub_ln121"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="253" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.i266.split_ifconv:18 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln121_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="254" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="16">
<![CDATA[
for.body.i266.split_ifconv:19 %sext_ln121_2 = sext i16 %select_ln121

]]></Node>
<StgValue><ssdm name="sext_ln121_2"/></StgValue>
</operation>

<operation id="255" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="17">
<![CDATA[
for.body.i266.split_ifconv:21 %sext_ln121_5 = sext i17 %sub_ln121

]]></Node>
<StgValue><ssdm name="sext_ln121_5"/></StgValue>
</operation>

<operation id="256" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i266.split_ifconv:22 %shl_ln121_1 = shl i32 %sext_ln121_2, i32 %sext_ln121_5

]]></Node>
<StgValue><ssdm name="shl_ln121_1"/></StgValue>
</operation>

<operation id="257" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="17">
<![CDATA[
for.body.i266.split_ifconv:23 %sext_ln121_6 = sext i17 %add_ln121_1

]]></Node>
<StgValue><ssdm name="sext_ln121_6"/></StgValue>
</operation>

<operation id="258" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i266.split_ifconv:24 %ashr_ln121_1 = ashr i32 %sext_ln121_2, i32 %sext_ln121_6

]]></Node>
<StgValue><ssdm name="ashr_ln121_1"/></StgValue>
</operation>

<operation id="259" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i266.split_ifconv:25 %tmp_12 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %shl_ln121_1, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i266.split_ifconv:26 %tmp_13 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %ashr_ln121_1, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body.i266.split_ifconv:27 %select_ln121_1 = select i1 %tmp_11, i12 %tmp_12, i12 %tmp_13

]]></Node>
<StgValue><ssdm name="select_ln121_1"/></StgValue>
</operation>

<operation id="262" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i266.split_ifconv:28 %icmp_ln121 = icmp_ne  i12 %select_ln121_1, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="263" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i266.split_ifconv:30 %or_ln121 = or i1 %icmp_ln121, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="264" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="1">
<![CDATA[
for.body.i266.split_ifconv:31 %zext_ln121 = zext i1 %or_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.body.i266.split_ifconv:32 %store_ln121 = store i16 %zext_ln121, i9 %NEURONS_MEMBRANE_addr_2

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i266.split_ifconv:33 %WEIGHTS_INDEX_addr_4 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr_4"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="15" op_0_bw="9">
<![CDATA[
for.body.i266.split_ifconv:34 %weight_index_7 = load i9 %WEIGHTS_INDEX_addr_4

]]></Node>
<StgValue><ssdm name="weight_index_7"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i266.split_ifconv:35 %add_i_i161_i305 = add i7 %neuron_index_2, i7 1

]]></Node>
<StgValue><ssdm name="add_i_i161_i305"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="7">
<![CDATA[
for.body.i266.split_ifconv:36 %conv_i138_i306_cast_cast = sext i7 %add_i_i161_i305

]]></Node>
<StgValue><ssdm name="conv_i138_i306_cast_cast"/></StgValue>
</operation>

<operation id="270" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="8">
<![CDATA[
for.body.i266.split_ifconv:37 %conv_i138_i306_cast_cast_cast = zext i8 %conv_i138_i306_cast_cast

]]></Node>
<StgValue><ssdm name="conv_i138_i306_cast_cast_cast"/></StgValue>
</operation>

<operation id="271" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i266.split_ifconv:38 %WEIGHTS_INDEX_addr_5 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i138_i306_cast_cast_cast

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr_5"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="9">
<![CDATA[
for.body.i266.split_ifconv:39 %WEIGHTS_INDEX_load_4 = load i9 %WEIGHTS_INDEX_addr_5

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="273" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="15" op_0_bw="9">
<![CDATA[
for.body.i266.split_ifconv:34 %weight_index_7 = load i9 %WEIGHTS_INDEX_addr_4

]]></Node>
<StgValue><ssdm name="weight_index_7"/></StgValue>
</operation>

<operation id="274" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="9">
<![CDATA[
for.body.i266.split_ifconv:39 %WEIGHTS_INDEX_load_4 = load i9 %WEIGHTS_INDEX_addr_5

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load_4"/></StgValue>
</operation>

<operation id="275" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="15">
<![CDATA[
for.body.i266.split_ifconv:40 %trunc_ln122 = trunc i15 %weight_index_7

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>

<operation id="276" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="7" op_3_bw="15" op_4_bw="9" op_5_bw="1" op_6_bw="8" op_7_bw="16" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.body.i266.split_ifconv:41 %call_ln122 = call void @RNI_Pipeline_WEIGHTS_LOOP2, i15 %weight_index_7, i7 %neuron_index_2, i15 %WEIGHTS_INDEX_load_4, i9 %trunc_ln122, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE

]]></Node>
<StgValue><ssdm name="call_ln122"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="277" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="7" op_3_bw="15" op_4_bw="9" op_5_bw="1" op_6_bw="8" op_7_bw="16" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.body.i266.split_ifconv:41 %call_ln122 = call void @RNI_Pipeline_WEIGHTS_LOOP2, i15 %weight_index_7, i7 %neuron_index_2, i15 %WEIGHTS_INDEX_load_4, i9 %trunc_ln122, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE

]]></Node>
<StgValue><ssdm name="call_ln122"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="278" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body.i266.split_ifconv:42 %NEURONS_MEMBRANE_load_4 = load i9 %NEURONS_MEMBRANE_addr_2

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="279" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i266.split_ifconv:2 %speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln118"/></StgValue>
</operation>

<operation id="280" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i266.split_ifconv:3 %specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="281" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body.i266.split_ifconv:42 %NEURONS_MEMBRANE_load_4 = load i9 %NEURONS_MEMBRANE_addr_2

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_4"/></StgValue>
</operation>

<operation id="282" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i266.split_ifconv:43 %icmp_ln129 = icmp_sgt  i16 %NEURONS_MEMBRANE_load_4, i16 86

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="283" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i266.split_ifconv:44 %br_ln129 = br i1 %icmp_ln129, void %for.inc63.i341, void %if.then53.i338

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="284" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then53.i338:0 %NEURONS_STATE_addr_2 = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="NEURONS_STATE_addr_2"/></StgValue>
</operation>

<operation id="285" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then53.i338:1 %store_ln131 = store i1 1, i9 %NEURONS_STATE_addr_2

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="286" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then53.i338:2 %store_ln132 = store i16 0, i9 %NEURONS_MEMBRANE_addr_2

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="287" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
if.then53.i338:3 %br_ln133 = br void %for.inc63.i341

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="288" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
for.inc63.i341:0 %br_ln118 = br void %for.body.i266

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="289" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc78.i348.preheader:0 %call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP3, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="290" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
for.inc78.i348.preheader:1 %br_ln142 = br void %for.body.i355

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="291" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.body.i355:0 %neuron_index_3 = phi i9 %add_i_i161_i394, void %for.inc63.i433, i9 224, void %for.inc78.i348.preheader

]]></Node>
<StgValue><ssdm name="neuron_index_3"/></StgValue>
</operation>

<operation id="292" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.i355:1 %icmp_ln142 = icmp_eq  i9 %neuron_index_3, i9 288

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="293" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i355:2 %br_ln142 = br i1 %icmp_ln142, void %for.body.i355.split_ifconv, void %for.inc78.i440.preheader

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="294" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="9">
<![CDATA[
for.body.i355.split_ifconv:0 %zext_ln142 = zext i9 %neuron_index_3

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="295" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i355.split_ifconv:3 %NEURONS_MEMBRANE_addr_3 = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_addr_3"/></StgValue>
</operation>

<operation id="296" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="9">
<![CDATA[
for.body.i355.split_ifconv:4 %NEURONS_MEMBRANE_load_5 = load i9 %NEURONS_MEMBRANE_addr_3

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_5"/></StgValue>
</operation>

<operation id="297" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc78.i440.preheader:0 %call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP5, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="298" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="9">
<![CDATA[
for.body.i355.split_ifconv:4 %NEURONS_MEMBRANE_load_5 = load i9 %NEURONS_MEMBRANE_addr_3

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_5"/></StgValue>
</operation>

<operation id="299" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i355.split_ifconv:28 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %NEURONS_MEMBRANE_load_5, i32 8

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="300" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="17" op_0_bw="16">
<![CDATA[
for.body.i355.split_ifconv:5 %sext_ln145 = sext i16 %NEURONS_MEMBRANE_load_5

]]></Node>
<StgValue><ssdm name="sext_ln145"/></StgValue>
</operation>

<operation id="301" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i355.split_ifconv:6 %add_ln145 = add i17 %sext_ln145, i17 1

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="302" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.i355.split_ifconv:7 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln145, i32 16

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="303" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i355.split_ifconv:8 %xor_ln145 = xor i16 %NEURONS_MEMBRANE_load_5, i16 65535

]]></Node>
<StgValue><ssdm name="xor_ln145"/></StgValue>
</operation>

<operation id="304" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="16">
<![CDATA[
for.body.i355.split_ifconv:9 %sext_ln145_3 = sext i16 %xor_ln145

]]></Node>
<StgValue><ssdm name="sext_ln145_3"/></StgValue>
</operation>

<operation id="305" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="32">
<![CDATA[
for.body.i355.split_ifconv:10 %sext_ln145_3cast = trunc i32 %sext_ln145_3

]]></Node>
<StgValue><ssdm name="sext_ln145_3cast"/></StgValue>
</operation>

<operation id="306" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i355.split_ifconv:11 %shl_ln145 = shl i16 %NEURONS_MEMBRANE_load_5, i16 %sext_ln145_3cast

]]></Node>
<StgValue><ssdm name="shl_ln145"/></StgValue>
</operation>

<operation id="307" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="17">
<![CDATA[
for.body.i355.split_ifconv:12 %sext_ln145_4 = sext i17 %add_ln145

]]></Node>
<StgValue><ssdm name="sext_ln145_4"/></StgValue>
</operation>

<operation id="308" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="32">
<![CDATA[
for.body.i355.split_ifconv:13 %sext_ln145_4cast = trunc i32 %sext_ln145_4

]]></Node>
<StgValue><ssdm name="sext_ln145_4cast"/></StgValue>
</operation>

<operation id="309" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i355.split_ifconv:14 %ashr_ln145 = ashr i16 %NEURONS_MEMBRANE_load_5, i16 %sext_ln145_4cast

]]></Node>
<StgValue><ssdm name="ashr_ln145"/></StgValue>
</operation>

<operation id="310" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.i355.split_ifconv:15 %select_ln145 = select i1 %tmp_15, i16 %shl_ln145, i16 %ashr_ln145

]]></Node>
<StgValue><ssdm name="select_ln145"/></StgValue>
</operation>

<operation id="311" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i355.split_ifconv:16 %add_ln145_1 = add i17 %sext_ln145, i17 2

]]></Node>
<StgValue><ssdm name="add_ln145_1"/></StgValue>
</operation>

<operation id="312" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i355.split_ifconv:19 %sub_ln145 = sub i17 131070, i17 %sext_ln145

]]></Node>
<StgValue><ssdm name="sub_ln145"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="313" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.i355.split_ifconv:17 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln145_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="314" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="16">
<![CDATA[
for.body.i355.split_ifconv:18 %sext_ln145_2 = sext i16 %select_ln145

]]></Node>
<StgValue><ssdm name="sext_ln145_2"/></StgValue>
</operation>

<operation id="315" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="17">
<![CDATA[
for.body.i355.split_ifconv:20 %sext_ln145_5 = sext i17 %sub_ln145

]]></Node>
<StgValue><ssdm name="sext_ln145_5"/></StgValue>
</operation>

<operation id="316" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i355.split_ifconv:21 %shl_ln145_1 = shl i32 %sext_ln145_2, i32 %sext_ln145_5

]]></Node>
<StgValue><ssdm name="shl_ln145_1"/></StgValue>
</operation>

<operation id="317" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="17">
<![CDATA[
for.body.i355.split_ifconv:22 %sext_ln145_6 = sext i17 %add_ln145_1

]]></Node>
<StgValue><ssdm name="sext_ln145_6"/></StgValue>
</operation>

<operation id="318" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i355.split_ifconv:23 %ashr_ln145_1 = ashr i32 %sext_ln145_2, i32 %sext_ln145_6

]]></Node>
<StgValue><ssdm name="ashr_ln145_1"/></StgValue>
</operation>

<operation id="319" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i355.split_ifconv:24 %tmp_17 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %shl_ln145_1, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="320" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i355.split_ifconv:25 %tmp_18 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %ashr_ln145_1, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="321" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body.i355.split_ifconv:26 %select_ln145_1 = select i1 %tmp_16, i12 %tmp_17, i12 %tmp_18

]]></Node>
<StgValue><ssdm name="select_ln145_1"/></StgValue>
</operation>

<operation id="322" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i355.split_ifconv:27 %icmp_ln145 = icmp_ne  i12 %select_ln145_1, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="323" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i355.split_ifconv:29 %or_ln145 = or i1 %icmp_ln145, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="or_ln145"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="324" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="1">
<![CDATA[
for.body.i355.split_ifconv:30 %zext_ln145 = zext i1 %or_ln145

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="325" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.body.i355.split_ifconv:31 %store_ln145 = store i16 %zext_ln145, i9 %NEURONS_MEMBRANE_addr_3

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="326" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i355.split_ifconv:32 %WEIGHTS_INDEX_addr_6 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr_6"/></StgValue>
</operation>

<operation id="327" st_id="40" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="15" op_0_bw="9">
<![CDATA[
for.body.i355.split_ifconv:33 %weight_index_9 = load i9 %WEIGHTS_INDEX_addr_6

]]></Node>
<StgValue><ssdm name="weight_index_9"/></StgValue>
</operation>

<operation id="328" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.i355.split_ifconv:34 %add_i_i161_i394 = add i9 %neuron_index_3, i9 1

]]></Node>
<StgValue><ssdm name="add_i_i161_i394"/></StgValue>
</operation>

<operation id="329" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="9">
<![CDATA[
for.body.i355.split_ifconv:35 %conv_i138_i395 = zext i9 %add_i_i161_i394

]]></Node>
<StgValue><ssdm name="conv_i138_i395"/></StgValue>
</operation>

<operation id="330" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i355.split_ifconv:36 %WEIGHTS_INDEX_addr_7 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i138_i395

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr_7"/></StgValue>
</operation>

<operation id="331" st_id="40" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="15" op_0_bw="9">
<![CDATA[
for.body.i355.split_ifconv:37 %WEIGHTS_INDEX_load_6 = load i9 %WEIGHTS_INDEX_addr_7

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="332" st_id="41" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="15" op_0_bw="9">
<![CDATA[
for.body.i355.split_ifconv:33 %weight_index_9 = load i9 %WEIGHTS_INDEX_addr_6

]]></Node>
<StgValue><ssdm name="weight_index_9"/></StgValue>
</operation>

<operation id="333" st_id="41" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="15" op_0_bw="9">
<![CDATA[
for.body.i355.split_ifconv:37 %WEIGHTS_INDEX_load_6 = load i9 %WEIGHTS_INDEX_addr_7

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load_6"/></StgValue>
</operation>

<operation id="334" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="15">
<![CDATA[
for.body.i355.split_ifconv:38 %trunc_ln146 = trunc i15 %weight_index_9

]]></Node>
<StgValue><ssdm name="trunc_ln146"/></StgValue>
</operation>

<operation id="335" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="9" op_3_bw="15" op_4_bw="9" op_5_bw="1" op_6_bw="8" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.body.i355.split_ifconv:39 %call_ln146 = call void @RNI_Pipeline_WEIGHTS_LOOP4, i15 %weight_index_9, i9 %neuron_index_3, i15 %WEIGHTS_INDEX_load_6, i9 %trunc_ln146, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE

]]></Node>
<StgValue><ssdm name="call_ln146"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="336" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="9" op_3_bw="15" op_4_bw="9" op_5_bw="1" op_6_bw="8" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.body.i355.split_ifconv:39 %call_ln146 = call void @RNI_Pipeline_WEIGHTS_LOOP4, i15 %weight_index_9, i9 %neuron_index_3, i15 %WEIGHTS_INDEX_load_6, i9 %trunc_ln146, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE

]]></Node>
<StgValue><ssdm name="call_ln146"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="337" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body.i355.split_ifconv:40 %NEURONS_MEMBRANE_load_6 = load i9 %NEURONS_MEMBRANE_addr_3

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_6"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="338" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i355.split_ifconv:1 %speclooptripcount_ln142 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln142"/></StgValue>
</operation>

<operation id="339" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i355.split_ifconv:2 %specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln142"/></StgValue>
</operation>

<operation id="340" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body.i355.split_ifconv:40 %NEURONS_MEMBRANE_load_6 = load i9 %NEURONS_MEMBRANE_addr_3

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_6"/></StgValue>
</operation>

<operation id="341" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i355.split_ifconv:41 %icmp_ln153 = icmp_sgt  i16 %NEURONS_MEMBRANE_load_6, i16 86

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="342" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i355.split_ifconv:42 %br_ln153 = br i1 %icmp_ln153, void %for.inc63.i433, void %if.then53.i430

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="343" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then53.i430:0 %NEURONS_STATE_addr_3 = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="NEURONS_STATE_addr_3"/></StgValue>
</operation>

<operation id="344" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then53.i430:1 %store_ln155 = store i1 1, i9 %NEURONS_STATE_addr_3

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="345" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then53.i430:2 %store_ln156 = store i16 0, i9 %NEURONS_MEMBRANE_addr_3

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="346" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
if.then53.i430:3 %br_ln157 = br void %for.inc63.i433

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="347" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
for.inc63.i433:0 %br_ln142 = br void %for.body.i355

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="348" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc78.i440.preheader:0 %call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP5, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="349" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
for.inc78.i440.preheader:1 %br_ln166 = br void %for.body.i447

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="350" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.body.i447:0 %neuron_index_4 = phi i9 %add_i_i161_i486, void %for.inc63.i525, i9 288, void %for.inc78.i440.preheader

]]></Node>
<StgValue><ssdm name="neuron_index_4"/></StgValue>
</operation>

<operation id="351" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.i447:1 %icmp_ln166 = icmp_eq  i9 %neuron_index_4, i9 416

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="352" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i447:2 %br_ln166 = br i1 %icmp_ln166, void %for.body.i447.split_ifconv, void %for.inc78.i532.preheader

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="353" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="9">
<![CDATA[
for.body.i447.split_ifconv:0 %zext_ln166 = zext i9 %neuron_index_4

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="354" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i447.split_ifconv:3 %NEURONS_MEMBRANE_addr_4 = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_addr_4"/></StgValue>
</operation>

<operation id="355" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="9">
<![CDATA[
for.body.i447.split_ifconv:4 %NEURONS_MEMBRANE_load_7 = load i9 %NEURONS_MEMBRANE_addr_4

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_7"/></StgValue>
</operation>

<operation id="356" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc78.i532.preheader:0 %call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP7, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="357" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="9">
<![CDATA[
for.body.i447.split_ifconv:4 %NEURONS_MEMBRANE_load_7 = load i9 %NEURONS_MEMBRANE_addr_4

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_7"/></StgValue>
</operation>

<operation id="358" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i447.split_ifconv:28 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %NEURONS_MEMBRANE_load_7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="359" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="17" op_0_bw="16">
<![CDATA[
for.body.i447.split_ifconv:5 %sext_ln169 = sext i16 %NEURONS_MEMBRANE_load_7

]]></Node>
<StgValue><ssdm name="sext_ln169"/></StgValue>
</operation>

<operation id="360" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i447.split_ifconv:6 %add_ln169 = add i17 %sext_ln169, i17 1

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="361" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.i447.split_ifconv:7 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln169, i32 16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="362" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i447.split_ifconv:8 %xor_ln169 = xor i16 %NEURONS_MEMBRANE_load_7, i16 65535

]]></Node>
<StgValue><ssdm name="xor_ln169"/></StgValue>
</operation>

<operation id="363" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="16">
<![CDATA[
for.body.i447.split_ifconv:9 %sext_ln169_3 = sext i16 %xor_ln169

]]></Node>
<StgValue><ssdm name="sext_ln169_3"/></StgValue>
</operation>

<operation id="364" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="32">
<![CDATA[
for.body.i447.split_ifconv:10 %sext_ln169_3cast = trunc i32 %sext_ln169_3

]]></Node>
<StgValue><ssdm name="sext_ln169_3cast"/></StgValue>
</operation>

<operation id="365" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i447.split_ifconv:11 %shl_ln169 = shl i16 %NEURONS_MEMBRANE_load_7, i16 %sext_ln169_3cast

]]></Node>
<StgValue><ssdm name="shl_ln169"/></StgValue>
</operation>

<operation id="366" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="17">
<![CDATA[
for.body.i447.split_ifconv:12 %sext_ln169_4 = sext i17 %add_ln169

]]></Node>
<StgValue><ssdm name="sext_ln169_4"/></StgValue>
</operation>

<operation id="367" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="32">
<![CDATA[
for.body.i447.split_ifconv:13 %sext_ln169_4cast = trunc i32 %sext_ln169_4

]]></Node>
<StgValue><ssdm name="sext_ln169_4cast"/></StgValue>
</operation>

<operation id="368" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i447.split_ifconv:14 %ashr_ln169 = ashr i16 %NEURONS_MEMBRANE_load_7, i16 %sext_ln169_4cast

]]></Node>
<StgValue><ssdm name="ashr_ln169"/></StgValue>
</operation>

<operation id="369" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.i447.split_ifconv:15 %select_ln169 = select i1 %tmp_20, i16 %shl_ln169, i16 %ashr_ln169

]]></Node>
<StgValue><ssdm name="select_ln169"/></StgValue>
</operation>

<operation id="370" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i447.split_ifconv:16 %add_ln169_1 = add i17 %sext_ln169, i17 2

]]></Node>
<StgValue><ssdm name="add_ln169_1"/></StgValue>
</operation>

<operation id="371" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i447.split_ifconv:19 %sub_ln169 = sub i17 131070, i17 %sext_ln169

]]></Node>
<StgValue><ssdm name="sub_ln169"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="372" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.i447.split_ifconv:17 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln169_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="373" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="16">
<![CDATA[
for.body.i447.split_ifconv:18 %sext_ln169_2 = sext i16 %select_ln169

]]></Node>
<StgValue><ssdm name="sext_ln169_2"/></StgValue>
</operation>

<operation id="374" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="17">
<![CDATA[
for.body.i447.split_ifconv:20 %sext_ln169_5 = sext i17 %sub_ln169

]]></Node>
<StgValue><ssdm name="sext_ln169_5"/></StgValue>
</operation>

<operation id="375" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i447.split_ifconv:21 %shl_ln169_1 = shl i32 %sext_ln169_2, i32 %sext_ln169_5

]]></Node>
<StgValue><ssdm name="shl_ln169_1"/></StgValue>
</operation>

<operation id="376" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="17">
<![CDATA[
for.body.i447.split_ifconv:22 %sext_ln169_6 = sext i17 %add_ln169_1

]]></Node>
<StgValue><ssdm name="sext_ln169_6"/></StgValue>
</operation>

<operation id="377" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i447.split_ifconv:23 %ashr_ln169_1 = ashr i32 %sext_ln169_2, i32 %sext_ln169_6

]]></Node>
<StgValue><ssdm name="ashr_ln169_1"/></StgValue>
</operation>

<operation id="378" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i447.split_ifconv:24 %tmp_22 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %shl_ln169_1, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="379" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i447.split_ifconv:25 %tmp_23 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %ashr_ln169_1, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="380" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body.i447.split_ifconv:26 %select_ln169_1 = select i1 %tmp_21, i12 %tmp_22, i12 %tmp_23

]]></Node>
<StgValue><ssdm name="select_ln169_1"/></StgValue>
</operation>

<operation id="381" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i447.split_ifconv:27 %icmp_ln169 = icmp_ne  i12 %select_ln169_1, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="382" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i447.split_ifconv:29 %or_ln169 = or i1 %icmp_ln169, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="or_ln169"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="383" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="1">
<![CDATA[
for.body.i447.split_ifconv:30 %zext_ln169 = zext i1 %or_ln169

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="384" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.body.i447.split_ifconv:31 %store_ln169 = store i16 %zext_ln169, i9 %NEURONS_MEMBRANE_addr_4

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="385" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i447.split_ifconv:32 %WEIGHTS_INDEX_addr_8 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr_8"/></StgValue>
</operation>

<operation id="386" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="15" op_0_bw="9">
<![CDATA[
for.body.i447.split_ifconv:33 %weight_index_11 = load i9 %WEIGHTS_INDEX_addr_8

]]></Node>
<StgValue><ssdm name="weight_index_11"/></StgValue>
</operation>

<operation id="387" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.i447.split_ifconv:34 %add_i_i161_i486 = add i9 %neuron_index_4, i9 1

]]></Node>
<StgValue><ssdm name="add_i_i161_i486"/></StgValue>
</operation>

<operation id="388" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="9">
<![CDATA[
for.body.i447.split_ifconv:35 %conv_i138_i487 = zext i9 %add_i_i161_i486

]]></Node>
<StgValue><ssdm name="conv_i138_i487"/></StgValue>
</operation>

<operation id="389" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i447.split_ifconv:36 %WEIGHTS_INDEX_addr_9 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i138_i487

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr_9"/></StgValue>
</operation>

<operation id="390" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="15" op_0_bw="9">
<![CDATA[
for.body.i447.split_ifconv:37 %WEIGHTS_INDEX_load_8 = load i9 %WEIGHTS_INDEX_addr_9

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="391" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="15" op_0_bw="9">
<![CDATA[
for.body.i447.split_ifconv:33 %weight_index_11 = load i9 %WEIGHTS_INDEX_addr_8

]]></Node>
<StgValue><ssdm name="weight_index_11"/></StgValue>
</operation>

<operation id="392" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="15" op_0_bw="9">
<![CDATA[
for.body.i447.split_ifconv:37 %WEIGHTS_INDEX_load_8 = load i9 %WEIGHTS_INDEX_addr_9

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load_8"/></StgValue>
</operation>

<operation id="393" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="15">
<![CDATA[
for.body.i447.split_ifconv:38 %trunc_ln170 = trunc i15 %weight_index_11

]]></Node>
<StgValue><ssdm name="trunc_ln170"/></StgValue>
</operation>

<operation id="394" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="9" op_3_bw="15" op_4_bw="9" op_5_bw="1" op_6_bw="8" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.body.i447.split_ifconv:39 %call_ln170 = call void @RNI_Pipeline_WEIGHTS_LOOP6, i15 %weight_index_11, i9 %neuron_index_4, i15 %WEIGHTS_INDEX_load_8, i9 %trunc_ln170, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="395" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="9" op_3_bw="15" op_4_bw="9" op_5_bw="1" op_6_bw="8" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.body.i447.split_ifconv:39 %call_ln170 = call void @RNI_Pipeline_WEIGHTS_LOOP6, i15 %weight_index_11, i9 %neuron_index_4, i15 %WEIGHTS_INDEX_load_8, i9 %trunc_ln170, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="396" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body.i447.split_ifconv:40 %NEURONS_MEMBRANE_load_8 = load i9 %NEURONS_MEMBRANE_addr_4

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_8"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="397" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i447.split_ifconv:1 %speclooptripcount_ln166 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln166"/></StgValue>
</operation>

<operation id="398" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i447.split_ifconv:2 %specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln166"/></StgValue>
</operation>

<operation id="399" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body.i447.split_ifconv:40 %NEURONS_MEMBRANE_load_8 = load i9 %NEURONS_MEMBRANE_addr_4

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_8"/></StgValue>
</operation>

<operation id="400" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i447.split_ifconv:41 %icmp_ln177 = icmp_sgt  i16 %NEURONS_MEMBRANE_load_8, i16 86

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="401" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i447.split_ifconv:42 %br_ln177 = br i1 %icmp_ln177, void %for.inc63.i525, void %if.then53.i522

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="402" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then53.i522:0 %NEURONS_STATE_addr_4 = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="NEURONS_STATE_addr_4"/></StgValue>
</operation>

<operation id="403" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then53.i522:1 %store_ln179 = store i1 1, i9 %NEURONS_STATE_addr_4

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="404" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then53.i522:2 %store_ln180 = store i16 0, i9 %NEURONS_MEMBRANE_addr_4

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="405" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
if.then53.i522:3 %br_ln181 = br void %for.inc63.i525

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="406" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
for.inc63.i525:0 %br_ln166 = br void %for.body.i447

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="407" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc78.i532.preheader:0 %call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP7, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="408" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
for.inc78.i532.preheader:1 %br_ln191 = br void %for.body.i533

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="409" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body.i533:0 %neuron_index_5 = phi i8 %add_i_i172_i, void %for.inc67.i, i8 160, void %for.inc78.i532.preheader

]]></Node>
<StgValue><ssdm name="neuron_index_5"/></StgValue>
</operation>

<operation id="410" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i533:1 %icmp_ln191 = icmp_eq  i8 %neuron_index_5, i8 168

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="411" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i533:2 %br_ln191 = br i1 %icmp_ln191, void %for.body.i533.split_ifconv, void %for.inc82.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="412" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="8">
<![CDATA[
for.body.i533.split_ifconv:0 %sext_ln191 = sext i8 %neuron_index_5

]]></Node>
<StgValue><ssdm name="sext_ln191"/></StgValue>
</operation>

<operation id="413" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="9">
<![CDATA[
for.body.i533.split_ifconv:1 %zext_ln191 = zext i9 %sext_ln191

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="414" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i533.split_ifconv:4 %NEURONS_MEMBRANE_addr_5 = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_addr_5"/></StgValue>
</operation>

<operation id="415" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="9">
<![CDATA[
for.body.i533.split_ifconv:5 %NEURONS_MEMBRANE_load_9 = load i9 %NEURONS_MEMBRANE_addr_5

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_9"/></StgValue>
</operation>

<operation id="416" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc82.i.preheader:0 %call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP9, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="417" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc82.i.preheader:1 %call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_55_4, i1 %output_list, i8 %output_buffer_data_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="418" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="9">
<![CDATA[
for.body.i533.split_ifconv:5 %NEURONS_MEMBRANE_load_9 = load i9 %NEURONS_MEMBRANE_addr_5

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_9"/></StgValue>
</operation>

<operation id="419" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i533.split_ifconv:29 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %NEURONS_MEMBRANE_load_9, i32 8

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="420" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="17" op_0_bw="16">
<![CDATA[
for.body.i533.split_ifconv:6 %sext_ln194 = sext i16 %NEURONS_MEMBRANE_load_9

]]></Node>
<StgValue><ssdm name="sext_ln194"/></StgValue>
</operation>

<operation id="421" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i533.split_ifconv:7 %add_ln194 = add i17 %sext_ln194, i17 1

]]></Node>
<StgValue><ssdm name="add_ln194"/></StgValue>
</operation>

<operation id="422" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.i533.split_ifconv:8 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln194, i32 16

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="423" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i533.split_ifconv:9 %xor_ln194 = xor i16 %NEURONS_MEMBRANE_load_9, i16 65535

]]></Node>
<StgValue><ssdm name="xor_ln194"/></StgValue>
</operation>

<operation id="424" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="16">
<![CDATA[
for.body.i533.split_ifconv:10 %sext_ln194_3 = sext i16 %xor_ln194

]]></Node>
<StgValue><ssdm name="sext_ln194_3"/></StgValue>
</operation>

<operation id="425" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="32">
<![CDATA[
for.body.i533.split_ifconv:11 %sext_ln194_3cast = trunc i32 %sext_ln194_3

]]></Node>
<StgValue><ssdm name="sext_ln194_3cast"/></StgValue>
</operation>

<operation id="426" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i533.split_ifconv:12 %shl_ln194 = shl i16 %NEURONS_MEMBRANE_load_9, i16 %sext_ln194_3cast

]]></Node>
<StgValue><ssdm name="shl_ln194"/></StgValue>
</operation>

<operation id="427" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="17">
<![CDATA[
for.body.i533.split_ifconv:13 %sext_ln194_4 = sext i17 %add_ln194

]]></Node>
<StgValue><ssdm name="sext_ln194_4"/></StgValue>
</operation>

<operation id="428" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="32">
<![CDATA[
for.body.i533.split_ifconv:14 %sext_ln194_4cast = trunc i32 %sext_ln194_4

]]></Node>
<StgValue><ssdm name="sext_ln194_4cast"/></StgValue>
</operation>

<operation id="429" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i533.split_ifconv:15 %ashr_ln194 = ashr i16 %NEURONS_MEMBRANE_load_9, i16 %sext_ln194_4cast

]]></Node>
<StgValue><ssdm name="ashr_ln194"/></StgValue>
</operation>

<operation id="430" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.i533.split_ifconv:16 %select_ln194 = select i1 %tmp_25, i16 %shl_ln194, i16 %ashr_ln194

]]></Node>
<StgValue><ssdm name="select_ln194"/></StgValue>
</operation>

<operation id="431" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i533.split_ifconv:17 %add_ln194_1 = add i17 %sext_ln194, i17 2

]]></Node>
<StgValue><ssdm name="add_ln194_1"/></StgValue>
</operation>

<operation id="432" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i533.split_ifconv:20 %sub_ln194 = sub i17 131070, i17 %sext_ln194

]]></Node>
<StgValue><ssdm name="sub_ln194"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="433" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.i533.split_ifconv:18 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln194_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="434" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="16">
<![CDATA[
for.body.i533.split_ifconv:19 %sext_ln194_2 = sext i16 %select_ln194

]]></Node>
<StgValue><ssdm name="sext_ln194_2"/></StgValue>
</operation>

<operation id="435" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="17">
<![CDATA[
for.body.i533.split_ifconv:21 %sext_ln194_5 = sext i17 %sub_ln194

]]></Node>
<StgValue><ssdm name="sext_ln194_5"/></StgValue>
</operation>

<operation id="436" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i533.split_ifconv:22 %shl_ln194_1 = shl i32 %sext_ln194_2, i32 %sext_ln194_5

]]></Node>
<StgValue><ssdm name="shl_ln194_1"/></StgValue>
</operation>

<operation id="437" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="17">
<![CDATA[
for.body.i533.split_ifconv:23 %sext_ln194_6 = sext i17 %add_ln194_1

]]></Node>
<StgValue><ssdm name="sext_ln194_6"/></StgValue>
</operation>

<operation id="438" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i533.split_ifconv:24 %ashr_ln194_1 = ashr i32 %sext_ln194_2, i32 %sext_ln194_6

]]></Node>
<StgValue><ssdm name="ashr_ln194_1"/></StgValue>
</operation>

<operation id="439" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i533.split_ifconv:25 %tmp_27 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %shl_ln194_1, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="440" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i533.split_ifconv:26 %tmp_28 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %ashr_ln194_1, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="441" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body.i533.split_ifconv:27 %select_ln194_1 = select i1 %tmp_26, i12 %tmp_27, i12 %tmp_28

]]></Node>
<StgValue><ssdm name="select_ln194_1"/></StgValue>
</operation>

<operation id="442" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i533.split_ifconv:28 %icmp_ln194 = icmp_ne  i12 %select_ln194_1, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="443" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i533.split_ifconv:30 %or_ln194 = or i1 %icmp_ln194, i1 %tmp_29

]]></Node>
<StgValue><ssdm name="or_ln194"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="444" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="1">
<![CDATA[
for.body.i533.split_ifconv:31 %zext_ln194 = zext i1 %or_ln194

]]></Node>
<StgValue><ssdm name="zext_ln194"/></StgValue>
</operation>

<operation id="445" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.body.i533.split_ifconv:32 %store_ln194 = store i16 %zext_ln194, i9 %NEURONS_MEMBRANE_addr_5

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="446" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i533.split_ifconv:33 %WEIGHTS_INDEX_addr_10 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr_10"/></StgValue>
</operation>

<operation id="447" st_id="62" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="15" op_0_bw="9">
<![CDATA[
for.body.i533.split_ifconv:34 %weight_index_12 = load i9 %WEIGHTS_INDEX_addr_10

]]></Node>
<StgValue><ssdm name="weight_index_12"/></StgValue>
</operation>

<operation id="448" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i533.split_ifconv:35 %add_i_i172_i = add i8 %neuron_index_5, i8 1

]]></Node>
<StgValue><ssdm name="add_i_i172_i"/></StgValue>
</operation>

<operation id="449" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="8">
<![CDATA[
for.body.i533.split_ifconv:36 %conv_i149_i_cast_cast = sext i8 %add_i_i172_i

]]></Node>
<StgValue><ssdm name="conv_i149_i_cast_cast"/></StgValue>
</operation>

<operation id="450" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="9">
<![CDATA[
for.body.i533.split_ifconv:37 %conv_i149_i_cast_cast_cast = zext i9 %conv_i149_i_cast_cast

]]></Node>
<StgValue><ssdm name="conv_i149_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="451" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i533.split_ifconv:38 %WEIGHTS_INDEX_addr_11 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i149_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr_11"/></StgValue>
</operation>

<operation id="452" st_id="62" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="15" op_0_bw="9">
<![CDATA[
for.body.i533.split_ifconv:39 %WEIGHTS_INDEX_load_10 = load i9 %WEIGHTS_INDEX_addr_11

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load_10"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="453" st_id="63" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="15" op_0_bw="9">
<![CDATA[
for.body.i533.split_ifconv:34 %weight_index_12 = load i9 %WEIGHTS_INDEX_addr_10

]]></Node>
<StgValue><ssdm name="weight_index_12"/></StgValue>
</operation>

<operation id="454" st_id="63" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="15" op_0_bw="9">
<![CDATA[
for.body.i533.split_ifconv:39 %WEIGHTS_INDEX_load_10 = load i9 %WEIGHTS_INDEX_addr_11

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load_10"/></StgValue>
</operation>

<operation id="455" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="15">
<![CDATA[
for.body.i533.split_ifconv:40 %trunc_ln195 = trunc i15 %weight_index_12

]]></Node>
<StgValue><ssdm name="trunc_ln195"/></StgValue>
</operation>

<operation id="456" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="8" op_3_bw="15" op_4_bw="9" op_5_bw="1" op_6_bw="8" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.body.i533.split_ifconv:41 %call_ln195 = call void @RNI_Pipeline_WEIGHTS_LOOP8, i15 %weight_index_12, i8 %neuron_index_5, i15 %WEIGHTS_INDEX_load_10, i9 %trunc_ln195, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="457" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="8" op_3_bw="15" op_4_bw="9" op_5_bw="1" op_6_bw="8" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.body.i533.split_ifconv:41 %call_ln195 = call void @RNI_Pipeline_WEIGHTS_LOOP8, i15 %weight_index_12, i8 %neuron_index_5, i15 %WEIGHTS_INDEX_load_10, i9 %trunc_ln195, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="458" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body.i533.split_ifconv:42 %NEURONS_MEMBRANE_load_10 = load i9 %NEURONS_MEMBRANE_addr_5

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="459" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i533.split_ifconv:2 %speclooptripcount_ln191 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln191"/></StgValue>
</operation>

<operation id="460" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i533.split_ifconv:3 %specloopname_ln191 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln191"/></StgValue>
</operation>

<operation id="461" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body.i533.split_ifconv:42 %NEURONS_MEMBRANE_load_10 = load i9 %NEURONS_MEMBRANE_addr_5

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_10"/></StgValue>
</operation>

<operation id="462" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i533.split_ifconv:43 %icmp_ln202 = icmp_sgt  i16 %NEURONS_MEMBRANE_load_10, i16 86

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="463" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i533.split_ifconv:44 %br_ln202 = br i1 %icmp_ln202, void %for.inc67.i, void %if.then53.i568

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="464" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="3" op_0_bw="8">
<![CDATA[
if.then53.i568:3 %trunc_ln206 = trunc i8 %neuron_index_5

]]></Node>
<StgValue><ssdm name="trunc_ln206"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="465" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then53.i568:0 %NEURONS_STATE_addr_5 = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="NEURONS_STATE_addr_5"/></StgValue>
</operation>

<operation id="466" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="1" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then53.i568:1 %store_ln204 = store i1 1, i9 %NEURONS_STATE_addr_5

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="467" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then53.i568:2 %store_ln205 = store i16 0, i9 %NEURONS_MEMBRANE_addr_5

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="468" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="3">
<![CDATA[
if.then53.i568:4 %zext_ln206 = zext i3 %trunc_ln206

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="469" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then53.i568:5 %output_list_addr = getelementptr i1 %output_list, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="output_list_addr"/></StgValue>
</operation>

<operation id="470" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
if.then53.i568:6 %store_ln206 = store i1 1, i3 %output_list_addr

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="471" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
if.then53.i568:7 %br_ln207 = br void %for.inc67.i

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="472" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
for.inc67.i:0 %br_ln191 = br void %for.body.i533

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="473" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc82.i.preheader:0 %call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP9, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="474" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc82.i.preheader:1 %call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_55_4, i1 %output_list, i8 %output_buffer_data_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="475" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc82.i.preheader:2 %output_buffer_data_loc_load = load i8 %output_buffer_data_loc

]]></Node>
<StgValue><ssdm name="output_buffer_data_loc_load"/></StgValue>
</operation>

<operation id="476" st_id="69" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
for.inc82.i.preheader:3 %write_ln62 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i8 %output_buffer_data_loc_load, i1 0, i1 0, i2 0, i1 0, i5 0, i6 0

]]></Node>
<StgValue><ssdm name="write_ln62"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="477" st_id="70" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
for.inc82.i.preheader:3 %write_ln62 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i8 %output_buffer_data_loc_load, i1 0, i1 0, i2 0, i1 0, i5 0, i6 0

]]></Node>
<StgValue><ssdm name="write_ln62"/></StgValue>
</operation>

<operation id="478" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc82.i.preheader:4 %br_ln30 = br i1 %input_buffer_last, void %cleanup.cont, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="479" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="input_buffer_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
cleanup.cont:0 %br_ln26 = br void %VITIS_LOOP_33_2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="480" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="input_buffer_last" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0">
<![CDATA[
while.end:0 %ret_ln68 = ret

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
