

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config8_s'
================================================================
* Date:           Fri Jun 27 00:13:45 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.325 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      297| 12.650 ns | 1.879 us |    2|  297|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |                                                                           |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
        |                                  Instance                                 |                          Module                          |   min   |   max   |    min   |    max   | min | max |                     Type                    |
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217                 |dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0           |      293|      294| 1.853 us | 1.860 us |  288|  288| loop rewind(delay=0 initiation interval(s)) |
        |call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config8_s_fu_297  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config8_s  |        0|        0|   0 ns   |   0 ns   |    1|    1|                   function                  |
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    344|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|      1|    2727|   2061|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    144|    -|
|Register         |        -|      -|     938|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|    3665|   2549|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |       3|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+------+------+-----+
    |                                  Instance                                 |                          Module                          | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217                 |dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0           |        1|      1|  2214|  1805|    0|
    |call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config8_s_fu_297  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config8_s  |        0|      0|   513|   256|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                      |                                                          |        1|      1|  2727|  2061|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln311_fu_992_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln313_fu_1003_p2             |     +    |      0|  0|  39|          32|           1|
    |add_ln316_fu_952_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln318_fu_963_p2              |     +    |      0|  0|  39|          32|           1|
    |and_ln284_1_fu_895_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln284_2_fu_901_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln284_fu_889_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_148                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_157                 |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op138        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln284_1_fu_843_p2           |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln284_2_fu_863_p2           |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln284_3_fu_883_p2           |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln284_fu_833_p2             |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln303_fu_947_p2             |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln307_fu_987_p2             |   icmp   |      0|  0|  18|          32|           5|
    |select_ln313_fu_1008_p3          |  select  |      0|  0|  32|           1|           2|
    |select_ln318_fu_968_p3           |  select  |      0|  0|  32|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 344|         328|          32|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  27|          5|    1|          5|
    |ap_phi_mux_storemerge_phi_fu_210_p4  |   9|          2|   32|         64|
    |pX_7                                 |   9|          2|   32|         64|
    |pY_7                                 |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n          |   9|          2|    1|          2|
    |sX_7                                 |   9|          2|   32|         64|
    |storemerge_reg_206                   |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 144|         31|  169|        341|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln284_2_reg_1064                                                     |   1|   0|    1|          0|
    |ap_CS_fsm                                                                |   4|   0|    4|          0|
    |grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln284_1_reg_1047                                                    |   1|   0|    1|          0|
    |icmp_ln284_reg_1037                                                      |   1|   0|    1|          0|
    |icmp_ln303_reg_1068                                                      |   1|   0|    1|          0|
    |icmp_ln307_reg_1077                                                      |   1|   0|    1|          0|
    |kernel_data_V_2_0                                                        |  16|   0|   16|          0|
    |kernel_data_V_2_1                                                        |  16|   0|   16|          0|
    |kernel_data_V_2_10                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_11                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_12                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_13                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_14                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_15                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_16                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_17                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_18                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_19                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_2                                                        |  16|   0|   16|          0|
    |kernel_data_V_2_20                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_21                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_22                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_23                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_24                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_25                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_26                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_27                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_28                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_29                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_3                                                        |  16|   0|   16|          0|
    |kernel_data_V_2_30                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_31                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_32                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_33                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_34                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_35                                                       |  16|   0|   16|          0|
    |kernel_data_V_2_4                                                        |  16|   0|   16|          0|
    |kernel_data_V_2_5                                                        |  16|   0|   16|          0|
    |kernel_data_V_2_6                                                        |  16|   0|   16|          0|
    |kernel_data_V_2_7                                                        |  16|   0|   16|          0|
    |kernel_data_V_2_8                                                        |  16|   0|   16|          0|
    |kernel_data_V_2_9                                                        |  16|   0|   16|          0|
    |pX_7                                                                     |  32|   0|   32|          0|
    |pX_7_load_reg_1058                                                       |  32|   0|   32|          0|
    |pY_7                                                                     |  32|   0|   32|          0|
    |pY_7_load_reg_1052                                                       |  32|   0|   32|          0|
    |sX_7                                                                     |  32|   0|   32|          0|
    |sX_7_load_reg_1032                                                       |  32|   0|   32|          0|
    |sY_7                                                                     |  32|   0|   32|          0|
    |sY_7_load_reg_1042                                                       |  32|   0|   32|          0|
    |select_ln313_reg_1081                                                    |  32|   0|   32|          0|
    |select_ln318_reg_1072                                                    |  32|   0|   32|          0|
    |storemerge_reg_206                                                       |  32|   0|   32|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 938|   0|  938|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> | return value |
|in_elem_data_0_V_read         |  in |   16|   ap_none  |                          in_elem_data_0_V_read                         |    scalar    |
|in_elem_data_1_V_read         |  in |   16|   ap_none  |                          in_elem_data_1_V_read                         |    scalar    |
|in_elem_data_2_V_read         |  in |   16|   ap_none  |                          in_elem_data_2_V_read                         |    scalar    |
|in_elem_data_3_V_read         |  in |   16|   ap_none  |                          in_elem_data_3_V_read                         |    scalar    |
|res_stream_V_data_0_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_3_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_4_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_5_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_6_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_7_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_elem_data_3_V_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_3_V_read)"   --->   Operation 13 'read' 'in_elem_data_3_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_2_V_read)"   --->   Operation 14 'read' 'in_elem_data_2_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_1_V_read)"   --->   Operation 15 'read' 'in_elem_data_1_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_0_V_read)"   --->   Operation 16 'read' 'in_elem_data_0_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_load = load i16* @kernel_data_V_2_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 17 'load' 'kernel_data_V_2_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_load = load i16* @kernel_data_V_2_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 18 'load' 'kernel_data_V_2_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_load = load i16* @kernel_data_V_2_6, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 19 'load' 'kernel_data_V_2_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_load = load i16* @kernel_data_V_2_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 20 'load' 'kernel_data_V_2_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_data_V_2_8_load = load i16* @kernel_data_V_2_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 21 'load' 'kernel_data_V_2_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_data_V_2_9_load = load i16* @kernel_data_V_2_9, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 22 'load' 'kernel_data_V_2_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_data_V_2_10_load = load i16* @kernel_data_V_2_10, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 23 'load' 'kernel_data_V_2_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_data_V_2_11_load = load i16* @kernel_data_V_2_11, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 24 'load' 'kernel_data_V_2_11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_2_16_load = load i16* @kernel_data_V_2_16, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 25 'load' 'kernel_data_V_2_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_2_17_load = load i16* @kernel_data_V_2_17, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 26 'load' 'kernel_data_V_2_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_2_18_load = load i16* @kernel_data_V_2_18, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 27 'load' 'kernel_data_V_2_18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_2_19_load = load i16* @kernel_data_V_2_19, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 28 'load' 'kernel_data_V_2_19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_2_20_load = load i16* @kernel_data_V_2_20, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 29 'load' 'kernel_data_V_2_20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_2_21_load = load i16* @kernel_data_V_2_21, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 30 'load' 'kernel_data_V_2_21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_2_22_load = load i16* @kernel_data_V_2_22, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 31 'load' 'kernel_data_V_2_22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_2_23_load = load i16* @kernel_data_V_2_23, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 32 'load' 'kernel_data_V_2_23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_2_28_load = load i16* @kernel_data_V_2_28, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 33 'load' 'kernel_data_V_2_28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_2_29_load = load i16* @kernel_data_V_2_29, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 34 'load' 'kernel_data_V_2_29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_2_30_load = load i16* @kernel_data_V_2_30, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 35 'load' 'kernel_data_V_2_30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_2_31_load = load i16* @kernel_data_V_2_31, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 36 'load' 'kernel_data_V_2_31_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_2_32_load = load i16* @kernel_data_V_2_32, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 37 'load' 'kernel_data_V_2_32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_2_33_load = load i16* @kernel_data_V_2_33, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 38 'load' 'kernel_data_V_2_33_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_2_34_load = load i16* @kernel_data_V_2_34, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 39 'load' 'kernel_data_V_2_34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_2_35_load = load i16* @kernel_data_V_2_35, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 40 'load' 'kernel_data_V_2_35_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (3.24ns)   --->   "%call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config8>"(i16 %in_elem_data_0_V_read_5, i16 %in_elem_data_1_V_read_6, i16 %in_elem_data_2_V_read_7, i16 %in_elem_data_3_V_read_6, i16 %kernel_data_V_2_4_load, i16 %kernel_data_V_2_5_load, i16 %kernel_data_V_2_6_load, i16 %kernel_data_V_2_7_load, i16 %kernel_data_V_2_8_load, i16 %kernel_data_V_2_9_load, i16 %kernel_data_V_2_10_load, i16 %kernel_data_V_2_11_load, i16 %kernel_data_V_2_16_load, i16 %kernel_data_V_2_17_load, i16 %kernel_data_V_2_18_load, i16 %kernel_data_V_2_19_load, i16 %kernel_data_V_2_20_load, i16 %kernel_data_V_2_21_load, i16 %kernel_data_V_2_22_load, i16 %kernel_data_V_2_23_load, i16 %kernel_data_V_2_28_load, i16 %kernel_data_V_2_29_load, i16 %kernel_data_V_2_30_load, i16 %kernel_data_V_2_31_load, i16 %kernel_data_V_2_32_load, i16 %kernel_data_V_2_33_load, i16 %kernel_data_V_2_34_load, i16 %kernel_data_V_2_35_load)" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 41 'call' 'call_ret3' <Predicate = true> <Delay = 3.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_2_27_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 11" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 42 'extractvalue' 'kernel_data_V_2_27_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_2_26_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 10" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 43 'extractvalue' 'kernel_data_V_2_26_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_2_25_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 9" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 44 'extractvalue' 'kernel_data_V_2_25_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_2_24_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 8" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 45 'extractvalue' 'kernel_data_V_2_24_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_2_15_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 7" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 46 'extractvalue' 'kernel_data_V_2_15_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_2_14_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 6" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 47 'extractvalue' 'kernel_data_V_2_14_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_2_13_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 5" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 48 'extractvalue' 'kernel_data_V_2_13_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_data_V_2_12_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 4" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 49 'extractvalue' 'kernel_data_V_2_12_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_2_3_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 3" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 50 'extractvalue' 'kernel_data_V_2_3_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_data_V_2_2_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 51 'extractvalue' 'kernel_data_V_2_2_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_2_1_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 52 'extractvalue' 'kernel_data_V_2_1_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_data_V_2_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 0" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 53 'extractvalue' 'kernel_data_V_2_0_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 12" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 54 'extractvalue' 'kernel_data_V_2_4_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_4_ret, i16* @kernel_data_V_2_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 13" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 56 'extractvalue' 'kernel_data_V_2_5_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_5_ret, i16* @kernel_data_V_2_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 14" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 58 'extractvalue' 'kernel_data_V_2_6_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_6_ret, i16* @kernel_data_V_2_6, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 59 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 15" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 60 'extractvalue' 'kernel_data_V_2_7_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_7_ret, i16* @kernel_data_V_2_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_data_V_2_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 16" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 62 'extractvalue' 'kernel_data_V_2_8_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_8_ret, i16* @kernel_data_V_2_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_data_V_2_9_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 17" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 64 'extractvalue' 'kernel_data_V_2_9_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_9_ret, i16* @kernel_data_V_2_9, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 65 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_data_V_2_10_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 18" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 66 'extractvalue' 'kernel_data_V_2_10_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_10_ret, i16* @kernel_data_V_2_10, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 67 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_data_V_2_11_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 19" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 68 'extractvalue' 'kernel_data_V_2_11_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_11_ret, i16* @kernel_data_V_2_11, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 69 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_data_V_2_16_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 20" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 70 'extractvalue' 'kernel_data_V_2_16_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_16_ret, i16* @kernel_data_V_2_16, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_data_V_2_17_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 21" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 72 'extractvalue' 'kernel_data_V_2_17_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_17_ret, i16* @kernel_data_V_2_17, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_data_V_2_18_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 22" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 74 'extractvalue' 'kernel_data_V_2_18_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_18_ret, i16* @kernel_data_V_2_18, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 75 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_data_V_2_19_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 23" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 76 'extractvalue' 'kernel_data_V_2_19_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_19_ret, i16* @kernel_data_V_2_19, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 77 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_data_V_2_20_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 24" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 78 'extractvalue' 'kernel_data_V_2_20_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_20_ret, i16* @kernel_data_V_2_20, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 79 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%kernel_data_V_2_21_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 25" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 80 'extractvalue' 'kernel_data_V_2_21_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_21_ret, i16* @kernel_data_V_2_21, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 81 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%kernel_data_V_2_22_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 26" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 82 'extractvalue' 'kernel_data_V_2_22_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_22_ret, i16* @kernel_data_V_2_22, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 83 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%kernel_data_V_2_23_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 27" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 84 'extractvalue' 'kernel_data_V_2_23_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_23_ret, i16* @kernel_data_V_2_23, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 85 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%kernel_data_V_2_28_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 28" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 86 'extractvalue' 'kernel_data_V_2_28_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_28_ret, i16* @kernel_data_V_2_28, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 87 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%kernel_data_V_2_29_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 29" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 88 'extractvalue' 'kernel_data_V_2_29_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_29_ret, i16* @kernel_data_V_2_29, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 89 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%kernel_data_V_2_30_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 30" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 90 'extractvalue' 'kernel_data_V_2_30_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_30_ret, i16* @kernel_data_V_2_30, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 91 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%kernel_data_V_2_31_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 31" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 92 'extractvalue' 'kernel_data_V_2_31_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_31_ret, i16* @kernel_data_V_2_31, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 93 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%kernel_data_V_2_32_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 32" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 94 'extractvalue' 'kernel_data_V_2_32_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_32_ret, i16* @kernel_data_V_2_32, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 95 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%kernel_data_V_2_33_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 33" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 96 'extractvalue' 'kernel_data_V_2_33_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_33_ret, i16* @kernel_data_V_2_33, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 97 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%kernel_data_V_2_34_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 34" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 98 'extractvalue' 'kernel_data_V_2_34_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_34_ret, i16* @kernel_data_V_2_34, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 99 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%kernel_data_V_2_35_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 35" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 100 'extractvalue' 'kernel_data_V_2_35_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_35_ret, i16* @kernel_data_V_2_35, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 101 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_0_ret, i16* @kernel_data_V_2_0, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 102 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_1_ret, i16* @kernel_data_V_2_1, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 103 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_2_ret, i16* @kernel_data_V_2_2, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 104 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_3_ret, i16* @kernel_data_V_2_3, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 105 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_12_ret, i16* @kernel_data_V_2_12, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 106 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_13_ret, i16* @kernel_data_V_2_13, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 107 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_14_ret, i16* @kernel_data_V_2_14, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 108 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_15_ret, i16* @kernel_data_V_2_15, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 109 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_24_ret, i16* @kernel_data_V_2_24, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 110 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_25_ret, i16* @kernel_data_V_2_25, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 111 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_26_ret, i16* @kernel_data_V_2_26, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 112 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_27_ret, i16* @kernel_data_V_2_27, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 113 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sX_7_load = load i32* @sX_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 114 'load' 'sX_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln284 = icmp eq i32 %sX_7_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 115 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sY_7_load = load i32* @sY_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 116 'load' 'sY_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (2.47ns)   --->   "%icmp_ln284_1 = icmp eq i32 %sY_7_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 117 'icmp' 'icmp_ln284_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%pY_7_load = load i32* @pY_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 118 'load' 'pY_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_7_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 119 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (2.47ns)   --->   "%icmp_ln284_2 = icmp sgt i31 %tmp_3, 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 120 'icmp' 'icmp_ln284_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%pX_7_load = load i32* @pX_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 121 'load' 'pX_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_7_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 122 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (2.47ns)   --->   "%icmp_ln284_3 = icmp sgt i31 %tmp_4, 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 123 'icmp' 'icmp_ln284_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%and_ln284 = and i1 %icmp_ln284, %icmp_ln284_1" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 124 'and' 'and_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%and_ln284_1 = and i1 %icmp_ln284_2, %icmp_ln284_3" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 125 'and' 'and_ln284_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_2 = and i1 %and_ln284_1, %and_ln284" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 126 'and' 'and_ln284_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %and_ln284_2, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (0.00ns)   --->   "%tmp = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0()" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 128 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.32>
ST_3 : Operation 129 [1/2] (1.76ns)   --->   "%tmp = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0()" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 129 'call' 'tmp' <Predicate = (and_ln284_2)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %tmp, 0" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 130 'extractvalue' 'tmp_data_0_V' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %tmp, 1" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 131 'extractvalue' 'tmp_data_1_V' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %tmp, 2" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 132 'extractvalue' 'tmp_data_2_V' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %tmp, 3" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 133 'extractvalue' 'tmp_data_3_V' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %tmp, 4" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 134 'extractvalue' 'tmp_data_4_V' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %tmp, 5" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 135 'extractvalue' 'tmp_data_5_V' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %tmp, 6" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 136 'extractvalue' 'tmp_data_6_V' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %tmp, 7" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 137 'extractvalue' 'tmp_data_7_V' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16* %res_stream_V_data_3_V, i16* %res_stream_V_data_4_V, i16* %res_stream_V_data_5_V, i16* %res_stream_V_data_6_V, i16* %res_stream_V_data_7_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V)" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 138 'write' <Predicate = (and_ln284_2)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:300]   --->   Operation 139 'br' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (2.47ns)   --->   "%icmp_ln303 = icmp eq i32 %pX_7_load, 17" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 140 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln303, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (2.55ns)   --->   "%add_ln316 = add nsw i32 %pX_7_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 142 'add' 'add_ln316' <Predicate = (!icmp_ln303)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (1.76ns)   --->   "store i32 %add_ln316, i32* @pX_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 143 'store' <Predicate = (!icmp_ln303)> <Delay = 1.76>
ST_3 : Operation 144 [1/1] (2.55ns)   --->   "%add_ln318 = add i32 %sX_7_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 144 'add' 'add_ln318' <Predicate = (!icmp_ln303 & !icmp_ln284)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.69ns)   --->   "%select_ln318 = select i1 %icmp_ln284, i32 2, i32 %add_ln318" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 145 'select' 'select_ln318' <Predicate = (!icmp_ln303)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:305]   --->   Operation 146 'store' <Predicate = (icmp_ln303)> <Delay = 1.76>
ST_3 : Operation 147 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:306]   --->   Operation 147 'store' <Predicate = (icmp_ln303)> <Delay = 1.76>
ST_3 : Operation 148 [1/1] (2.47ns)   --->   "%icmp_ln307 = icmp eq i32 %pY_7_load, 17" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 148 'icmp' 'icmp_ln307' <Predicate = (icmp_ln303)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln307, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 149 'br' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln311 = add nsw i32 %pY_7_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 150 'add' 'add_ln311' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (1.76ns)   --->   "store i32 %add_ln311, i32* @pY_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 151 'store' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.76>
ST_3 : Operation 152 [1/1] (2.55ns)   --->   "%add_ln313 = add i32 %sY_7_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 152 'add' 'add_ln313' <Predicate = (icmp_ln303 & !icmp_ln307 & !icmp_ln284_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.69ns)   --->   "%select_ln313 = select i1 %icmp_ln284_1, i32 2, i32 %add_ln313" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 153 'select' 'select_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:308]   --->   Operation 154 'store' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.76>
ST_3 : Operation 155 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 155 'br' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 156 [1/1] (1.76ns)   --->   "store i32 %select_ln318, i32* @sX_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 156 'store' <Predicate = (!icmp_ln303)> <Delay = 1.76>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 157 'br' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 158 'br' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.76>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln313, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 159 'phi' 'storemerge' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_7, align 4" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 160 'store' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 161 'br' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 162 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_2_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_28]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_29]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_30]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_31]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_32]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_33]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_34]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_35]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_2_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_25]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_26]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_27]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outidx3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w8_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
in_elem_data_3_V_read_6 (read         ) [ 00000]
in_elem_data_2_V_read_7 (read         ) [ 00000]
in_elem_data_1_V_read_6 (read         ) [ 00000]
in_elem_data_0_V_read_5 (read         ) [ 00000]
kernel_data_V_2_4_load  (load         ) [ 00000]
kernel_data_V_2_5_load  (load         ) [ 00000]
kernel_data_V_2_6_load  (load         ) [ 00000]
kernel_data_V_2_7_load  (load         ) [ 00000]
kernel_data_V_2_8_load  (load         ) [ 00000]
kernel_data_V_2_9_load  (load         ) [ 00000]
kernel_data_V_2_10_load (load         ) [ 00000]
kernel_data_V_2_11_load (load         ) [ 00000]
kernel_data_V_2_16_load (load         ) [ 00000]
kernel_data_V_2_17_load (load         ) [ 00000]
kernel_data_V_2_18_load (load         ) [ 00000]
kernel_data_V_2_19_load (load         ) [ 00000]
kernel_data_V_2_20_load (load         ) [ 00000]
kernel_data_V_2_21_load (load         ) [ 00000]
kernel_data_V_2_22_load (load         ) [ 00000]
kernel_data_V_2_23_load (load         ) [ 00000]
kernel_data_V_2_28_load (load         ) [ 00000]
kernel_data_V_2_29_load (load         ) [ 00000]
kernel_data_V_2_30_load (load         ) [ 00000]
kernel_data_V_2_31_load (load         ) [ 00000]
kernel_data_V_2_32_load (load         ) [ 00000]
kernel_data_V_2_33_load (load         ) [ 00000]
kernel_data_V_2_34_load (load         ) [ 00000]
kernel_data_V_2_35_load (load         ) [ 00000]
call_ret3               (call         ) [ 00000]
kernel_data_V_2_27_ret  (extractvalue ) [ 00000]
kernel_data_V_2_26_ret  (extractvalue ) [ 00000]
kernel_data_V_2_25_ret  (extractvalue ) [ 00000]
kernel_data_V_2_24_ret  (extractvalue ) [ 00000]
kernel_data_V_2_15_ret  (extractvalue ) [ 00000]
kernel_data_V_2_14_ret  (extractvalue ) [ 00000]
kernel_data_V_2_13_ret  (extractvalue ) [ 00000]
kernel_data_V_2_12_ret  (extractvalue ) [ 00000]
kernel_data_V_2_3_ret   (extractvalue ) [ 00000]
kernel_data_V_2_2_ret   (extractvalue ) [ 00000]
kernel_data_V_2_1_ret   (extractvalue ) [ 00000]
kernel_data_V_2_0_ret   (extractvalue ) [ 00000]
kernel_data_V_2_4_ret   (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_5_ret   (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_6_ret   (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_7_ret   (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_8_ret   (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_9_ret   (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_10_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_11_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_16_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_17_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_18_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_19_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_20_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_21_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_22_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_23_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_28_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_29_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_30_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_31_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_32_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_33_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_34_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_35_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
sX_7_load               (load         ) [ 00110]
icmp_ln284              (icmp         ) [ 00110]
sY_7_load               (load         ) [ 00110]
icmp_ln284_1            (icmp         ) [ 00110]
pY_7_load               (load         ) [ 00110]
tmp_3                   (partselect   ) [ 00000]
icmp_ln284_2            (icmp         ) [ 00000]
pX_7_load               (load         ) [ 00110]
tmp_4                   (partselect   ) [ 00000]
icmp_ln284_3            (icmp         ) [ 00000]
and_ln284               (and          ) [ 00000]
and_ln284_1             (and          ) [ 00000]
and_ln284_2             (and          ) [ 01110]
br_ln284                (br           ) [ 00000]
tmp                     (call         ) [ 00000]
tmp_data_0_V            (extractvalue ) [ 00000]
tmp_data_1_V            (extractvalue ) [ 00000]
tmp_data_2_V            (extractvalue ) [ 00000]
tmp_data_3_V            (extractvalue ) [ 00000]
tmp_data_4_V            (extractvalue ) [ 00000]
tmp_data_5_V            (extractvalue ) [ 00000]
tmp_data_6_V            (extractvalue ) [ 00000]
tmp_data_7_V            (extractvalue ) [ 00000]
write_ln299             (write        ) [ 00000]
br_ln300                (br           ) [ 00000]
icmp_ln303              (icmp         ) [ 00011]
br_ln303                (br           ) [ 00000]
add_ln316               (add          ) [ 00000]
store_ln316             (store        ) [ 00000]
add_ln318               (add          ) [ 00000]
select_ln318            (select       ) [ 00001]
store_ln305             (store        ) [ 00000]
store_ln306             (store        ) [ 00000]
icmp_ln307              (icmp         ) [ 00011]
br_ln307                (br           ) [ 00000]
add_ln311               (add          ) [ 00000]
store_ln311             (store        ) [ 00000]
add_ln313               (add          ) [ 00000]
select_ln313            (select       ) [ 00011]
store_ln308             (store        ) [ 00000]
br_ln310                (br           ) [ 00011]
store_ln318             (store        ) [ 00000]
br_ln0                  (br           ) [ 00000]
br_ln0                  (br           ) [ 00000]
storemerge              (phi          ) [ 00001]
store_ln309             (store        ) [ 00000]
br_ln315                (br           ) [ 00000]
ret_ln320               (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_elem_data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_elem_data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_elem_data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_stream_V_data_4_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_stream_V_data_5_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_stream_V_data_6_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_stream_V_data_7_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_2_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_2_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_2_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_2_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_2_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_2_9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_2_10">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_2_11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_2_16">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_2_17">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_2_18">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_2_19">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_19"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_2_20">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_20"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_2_21">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_21"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_2_22">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_22"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_2_23">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_23"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_2_28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_28"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_2_29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_29"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_2_30">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_30"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_2_31">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_31"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_2_32">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_2_33">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_33"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_2_34">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_34"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_2_35">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_35"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="line_buffer_Array_V_2_0_0">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="line_buffer_Array_V_2_1_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="line_buffer_Array_V_2_0_1">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="line_buffer_Array_V_2_1_1">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="line_buffer_Array_V_2_0_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="line_buffer_Array_V_2_1_2">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="line_buffer_Array_V_2_0_3">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="line_buffer_Array_V_2_1_3">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="kernel_data_V_2_0">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="kernel_data_V_2_1">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="kernel_data_V_2_2">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="kernel_data_V_2_3">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="kernel_data_V_2_12">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_12"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="kernel_data_V_2_13">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_13"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="kernel_data_V_2_14">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_14"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="kernel_data_V_2_15">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_15"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="kernel_data_V_2_24">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_24"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="kernel_data_V_2_25">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_25"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="kernel_data_V_2_26">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_26"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="kernel_data_V_2_27">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_27"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="sX_7">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_7"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="sY_7">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_7"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="pY_7">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_7"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="pX_7">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_7"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="outidx3">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="w8_V">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w8_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config8>"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="in_elem_data_3_V_read_6_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_3_V_read_6/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="in_elem_data_2_V_read_7_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_2_V_read_7/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="in_elem_data_1_V_read_6_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_1_V_read_6/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="in_elem_data_0_V_read_5_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_0_V_read_5/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln299_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="0" index="2" bw="16" slack="0"/>
<pin id="182" dir="0" index="3" bw="16" slack="0"/>
<pin id="183" dir="0" index="4" bw="16" slack="0"/>
<pin id="184" dir="0" index="5" bw="16" slack="0"/>
<pin id="185" dir="0" index="6" bw="16" slack="0"/>
<pin id="186" dir="0" index="7" bw="16" slack="0"/>
<pin id="187" dir="0" index="8" bw="16" slack="0"/>
<pin id="188" dir="0" index="9" bw="16" slack="0"/>
<pin id="189" dir="0" index="10" bw="16" slack="0"/>
<pin id="190" dir="0" index="11" bw="16" slack="0"/>
<pin id="191" dir="0" index="12" bw="16" slack="0"/>
<pin id="192" dir="0" index="13" bw="16" slack="0"/>
<pin id="193" dir="0" index="14" bw="16" slack="0"/>
<pin id="194" dir="0" index="15" bw="16" slack="0"/>
<pin id="195" dir="0" index="16" bw="16" slack="0"/>
<pin id="196" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln299/3 "/>
</bind>
</comp>

<comp id="206" class="1005" name="storemerge_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="storemerge_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="128" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="0" index="2" bw="16" slack="0"/>
<pin id="221" dir="0" index="3" bw="16" slack="0"/>
<pin id="222" dir="0" index="4" bw="16" slack="0"/>
<pin id="223" dir="0" index="5" bw="16" slack="0"/>
<pin id="224" dir="0" index="6" bw="16" slack="0"/>
<pin id="225" dir="0" index="7" bw="16" slack="0"/>
<pin id="226" dir="0" index="8" bw="16" slack="0"/>
<pin id="227" dir="0" index="9" bw="16" slack="0"/>
<pin id="228" dir="0" index="10" bw="16" slack="0"/>
<pin id="229" dir="0" index="11" bw="16" slack="0"/>
<pin id="230" dir="0" index="12" bw="16" slack="0"/>
<pin id="231" dir="0" index="13" bw="16" slack="0"/>
<pin id="232" dir="0" index="14" bw="16" slack="0"/>
<pin id="233" dir="0" index="15" bw="16" slack="0"/>
<pin id="234" dir="0" index="16" bw="16" slack="0"/>
<pin id="235" dir="0" index="17" bw="16" slack="0"/>
<pin id="236" dir="0" index="18" bw="16" slack="0"/>
<pin id="237" dir="0" index="19" bw="16" slack="0"/>
<pin id="238" dir="0" index="20" bw="16" slack="0"/>
<pin id="239" dir="0" index="21" bw="16" slack="0"/>
<pin id="240" dir="0" index="22" bw="16" slack="0"/>
<pin id="241" dir="0" index="23" bw="16" slack="0"/>
<pin id="242" dir="0" index="24" bw="16" slack="0"/>
<pin id="243" dir="0" index="25" bw="16" slack="0"/>
<pin id="244" dir="0" index="26" bw="16" slack="0"/>
<pin id="245" dir="0" index="27" bw="16" slack="0"/>
<pin id="246" dir="0" index="28" bw="16" slack="0"/>
<pin id="247" dir="0" index="29" bw="16" slack="0"/>
<pin id="248" dir="0" index="30" bw="16" slack="0"/>
<pin id="249" dir="0" index="31" bw="16" slack="0"/>
<pin id="250" dir="0" index="32" bw="16" slack="0"/>
<pin id="251" dir="0" index="33" bw="16" slack="0"/>
<pin id="252" dir="0" index="34" bw="16" slack="0"/>
<pin id="253" dir="0" index="35" bw="16" slack="0"/>
<pin id="254" dir="0" index="36" bw="16" slack="0"/>
<pin id="255" dir="0" index="37" bw="16" slack="0"/>
<pin id="256" dir="0" index="38" bw="10" slack="0"/>
<pin id="257" dir="1" index="39" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config8_s_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="576" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="0" index="2" bw="16" slack="0"/>
<pin id="301" dir="0" index="3" bw="16" slack="0"/>
<pin id="302" dir="0" index="4" bw="16" slack="0"/>
<pin id="303" dir="0" index="5" bw="16" slack="0"/>
<pin id="304" dir="0" index="6" bw="16" slack="0"/>
<pin id="305" dir="0" index="7" bw="16" slack="0"/>
<pin id="306" dir="0" index="8" bw="16" slack="0"/>
<pin id="307" dir="0" index="9" bw="16" slack="0"/>
<pin id="308" dir="0" index="10" bw="16" slack="0"/>
<pin id="309" dir="0" index="11" bw="16" slack="0"/>
<pin id="310" dir="0" index="12" bw="16" slack="0"/>
<pin id="311" dir="0" index="13" bw="16" slack="0"/>
<pin id="312" dir="0" index="14" bw="16" slack="0"/>
<pin id="313" dir="0" index="15" bw="16" slack="0"/>
<pin id="314" dir="0" index="16" bw="16" slack="0"/>
<pin id="315" dir="0" index="17" bw="16" slack="0"/>
<pin id="316" dir="0" index="18" bw="16" slack="0"/>
<pin id="317" dir="0" index="19" bw="16" slack="0"/>
<pin id="318" dir="0" index="20" bw="16" slack="0"/>
<pin id="319" dir="0" index="21" bw="16" slack="0"/>
<pin id="320" dir="0" index="22" bw="16" slack="0"/>
<pin id="321" dir="0" index="23" bw="16" slack="0"/>
<pin id="322" dir="0" index="24" bw="16" slack="0"/>
<pin id="323" dir="0" index="25" bw="16" slack="0"/>
<pin id="324" dir="0" index="26" bw="16" slack="0"/>
<pin id="325" dir="0" index="27" bw="16" slack="0"/>
<pin id="326" dir="0" index="28" bw="16" slack="0"/>
<pin id="327" dir="0" index="29" bw="16" slack="0"/>
<pin id="328" dir="0" index="30" bw="16" slack="0"/>
<pin id="329" dir="0" index="31" bw="16" slack="0"/>
<pin id="330" dir="0" index="32" bw="16" slack="0"/>
<pin id="331" dir="0" index="33" bw="16" slack="0"/>
<pin id="332" dir="0" index="34" bw="16" slack="0"/>
<pin id="333" dir="0" index="35" bw="16" slack="0"/>
<pin id="334" dir="0" index="36" bw="16" slack="0"/>
<pin id="335" dir="1" index="37" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="kernel_data_V_2_4_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_4_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="kernel_data_V_2_5_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_5_load/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="kernel_data_V_2_6_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_6_load/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="kernel_data_V_2_7_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_7_load/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="kernel_data_V_2_8_load_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_8_load/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="kernel_data_V_2_9_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_9_load/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="kernel_data_V_2_10_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_10_load/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="kernel_data_V_2_11_load_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_11_load/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="kernel_data_V_2_16_load_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_16_load/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="kernel_data_V_2_17_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_17_load/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="kernel_data_V_2_18_load_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_18_load/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="kernel_data_V_2_19_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_19_load/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="kernel_data_V_2_20_load_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_20_load/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="kernel_data_V_2_21_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_21_load/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="kernel_data_V_2_22_load_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_22_load/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="kernel_data_V_2_23_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_23_load/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="kernel_data_V_2_28_load_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_28_load/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="kernel_data_V_2_29_load_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_29_load/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="kernel_data_V_2_30_load_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_30_load/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="kernel_data_V_2_31_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_31_load/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="kernel_data_V_2_32_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_32_load/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="kernel_data_V_2_33_load_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_33_load/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="kernel_data_V_2_34_load_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_34_load/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="kernel_data_V_2_35_load_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_35_load/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="kernel_data_V_2_27_ret_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="576" slack="0"/>
<pin id="471" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_27_ret/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="kernel_data_V_2_26_ret_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="576" slack="0"/>
<pin id="475" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_26_ret/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="kernel_data_V_2_25_ret_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="576" slack="0"/>
<pin id="479" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_25_ret/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="kernel_data_V_2_24_ret_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="576" slack="0"/>
<pin id="483" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_24_ret/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="kernel_data_V_2_15_ret_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="576" slack="0"/>
<pin id="487" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_15_ret/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="kernel_data_V_2_14_ret_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="576" slack="0"/>
<pin id="491" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_14_ret/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="kernel_data_V_2_13_ret_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="576" slack="0"/>
<pin id="495" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_13_ret/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="kernel_data_V_2_12_ret_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="576" slack="0"/>
<pin id="499" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_12_ret/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="kernel_data_V_2_3_ret_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="576" slack="0"/>
<pin id="503" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_3_ret/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="kernel_data_V_2_2_ret_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="576" slack="0"/>
<pin id="507" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_2_ret/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="kernel_data_V_2_1_ret_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="576" slack="0"/>
<pin id="511" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_1_ret/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="kernel_data_V_2_0_ret_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="576" slack="0"/>
<pin id="515" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_0_ret/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="kernel_data_V_2_4_ret_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="576" slack="0"/>
<pin id="519" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_4_ret/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="store_ln281_store_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="0"/>
<pin id="523" dir="0" index="1" bw="16" slack="0"/>
<pin id="524" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="kernel_data_V_2_5_ret_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="576" slack="0"/>
<pin id="529" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_5_ret/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln281_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="0" index="1" bw="16" slack="0"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="kernel_data_V_2_6_ret_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="576" slack="0"/>
<pin id="539" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_6_ret/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln281_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="0"/>
<pin id="543" dir="0" index="1" bw="16" slack="0"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="kernel_data_V_2_7_ret_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="576" slack="0"/>
<pin id="549" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_7_ret/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln281_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="0"/>
<pin id="553" dir="0" index="1" bw="16" slack="0"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="kernel_data_V_2_8_ret_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="576" slack="0"/>
<pin id="559" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_8_ret/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="store_ln281_store_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="0"/>
<pin id="563" dir="0" index="1" bw="16" slack="0"/>
<pin id="564" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="kernel_data_V_2_9_ret_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="576" slack="0"/>
<pin id="569" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_9_ret/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln281_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="0" index="1" bw="16" slack="0"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="kernel_data_V_2_10_ret_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="576" slack="0"/>
<pin id="579" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_10_ret/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln281_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="0"/>
<pin id="583" dir="0" index="1" bw="16" slack="0"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="kernel_data_V_2_11_ret_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="576" slack="0"/>
<pin id="589" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_11_ret/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="store_ln281_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="0"/>
<pin id="593" dir="0" index="1" bw="16" slack="0"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="kernel_data_V_2_16_ret_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="576" slack="0"/>
<pin id="599" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_16_ret/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="store_ln281_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="0"/>
<pin id="603" dir="0" index="1" bw="16" slack="0"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="kernel_data_V_2_17_ret_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="576" slack="0"/>
<pin id="609" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_17_ret/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="store_ln281_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="16" slack="0"/>
<pin id="613" dir="0" index="1" bw="16" slack="0"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="kernel_data_V_2_18_ret_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="576" slack="0"/>
<pin id="619" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_18_ret/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln281_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="0"/>
<pin id="623" dir="0" index="1" bw="16" slack="0"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="kernel_data_V_2_19_ret_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="576" slack="0"/>
<pin id="629" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_19_ret/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="store_ln281_store_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="0" index="1" bw="16" slack="0"/>
<pin id="634" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="kernel_data_V_2_20_ret_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="576" slack="0"/>
<pin id="639" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_20_ret/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln281_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="0"/>
<pin id="643" dir="0" index="1" bw="16" slack="0"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="kernel_data_V_2_21_ret_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="576" slack="0"/>
<pin id="649" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_21_ret/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln281_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="0"/>
<pin id="653" dir="0" index="1" bw="16" slack="0"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="kernel_data_V_2_22_ret_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="576" slack="0"/>
<pin id="659" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_22_ret/1 "/>
</bind>
</comp>

<comp id="661" class="1004" name="store_ln281_store_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="0"/>
<pin id="663" dir="0" index="1" bw="16" slack="0"/>
<pin id="664" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="667" class="1004" name="kernel_data_V_2_23_ret_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="576" slack="0"/>
<pin id="669" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_23_ret/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln281_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="16" slack="0"/>
<pin id="673" dir="0" index="1" bw="16" slack="0"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="677" class="1004" name="kernel_data_V_2_28_ret_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="576" slack="0"/>
<pin id="679" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_28_ret/1 "/>
</bind>
</comp>

<comp id="681" class="1004" name="store_ln281_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="0"/>
<pin id="683" dir="0" index="1" bw="16" slack="0"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="687" class="1004" name="kernel_data_V_2_29_ret_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="576" slack="0"/>
<pin id="689" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_29_ret/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="store_ln281_store_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="16" slack="0"/>
<pin id="693" dir="0" index="1" bw="16" slack="0"/>
<pin id="694" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="kernel_data_V_2_30_ret_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="576" slack="0"/>
<pin id="699" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_30_ret/1 "/>
</bind>
</comp>

<comp id="701" class="1004" name="store_ln281_store_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="0"/>
<pin id="703" dir="0" index="1" bw="16" slack="0"/>
<pin id="704" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="707" class="1004" name="kernel_data_V_2_31_ret_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="576" slack="0"/>
<pin id="709" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_31_ret/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="store_ln281_store_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="0"/>
<pin id="713" dir="0" index="1" bw="16" slack="0"/>
<pin id="714" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="717" class="1004" name="kernel_data_V_2_32_ret_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="576" slack="0"/>
<pin id="719" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_32_ret/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="store_ln281_store_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="16" slack="0"/>
<pin id="723" dir="0" index="1" bw="16" slack="0"/>
<pin id="724" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="727" class="1004" name="kernel_data_V_2_33_ret_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="576" slack="0"/>
<pin id="729" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_33_ret/1 "/>
</bind>
</comp>

<comp id="731" class="1004" name="store_ln281_store_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="0"/>
<pin id="733" dir="0" index="1" bw="16" slack="0"/>
<pin id="734" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="737" class="1004" name="kernel_data_V_2_34_ret_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="576" slack="0"/>
<pin id="739" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_34_ret/1 "/>
</bind>
</comp>

<comp id="741" class="1004" name="store_ln281_store_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="0"/>
<pin id="743" dir="0" index="1" bw="16" slack="0"/>
<pin id="744" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="747" class="1004" name="kernel_data_V_2_35_ret_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="576" slack="0"/>
<pin id="749" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_35_ret/1 "/>
</bind>
</comp>

<comp id="751" class="1004" name="store_ln281_store_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="0"/>
<pin id="753" dir="0" index="1" bw="16" slack="0"/>
<pin id="754" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="757" class="1004" name="store_ln281_store_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="0"/>
<pin id="759" dir="0" index="1" bw="16" slack="0"/>
<pin id="760" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="763" class="1004" name="store_ln281_store_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="0"/>
<pin id="765" dir="0" index="1" bw="16" slack="0"/>
<pin id="766" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="769" class="1004" name="store_ln281_store_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="0"/>
<pin id="771" dir="0" index="1" bw="16" slack="0"/>
<pin id="772" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="775" class="1004" name="store_ln281_store_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="0"/>
<pin id="777" dir="0" index="1" bw="16" slack="0"/>
<pin id="778" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="781" class="1004" name="store_ln281_store_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="0"/>
<pin id="783" dir="0" index="1" bw="16" slack="0"/>
<pin id="784" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="787" class="1004" name="store_ln281_store_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="0"/>
<pin id="789" dir="0" index="1" bw="16" slack="0"/>
<pin id="790" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="793" class="1004" name="store_ln281_store_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="0"/>
<pin id="795" dir="0" index="1" bw="16" slack="0"/>
<pin id="796" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="799" class="1004" name="store_ln281_store_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="0"/>
<pin id="801" dir="0" index="1" bw="16" slack="0"/>
<pin id="802" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="805" class="1004" name="store_ln281_store_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="0"/>
<pin id="807" dir="0" index="1" bw="16" slack="0"/>
<pin id="808" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="811" class="1004" name="store_ln281_store_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="16" slack="0"/>
<pin id="813" dir="0" index="1" bw="16" slack="0"/>
<pin id="814" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="817" class="1004" name="store_ln281_store_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="0"/>
<pin id="819" dir="0" index="1" bw="16" slack="0"/>
<pin id="820" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="823" class="1004" name="store_ln281_store_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="0"/>
<pin id="825" dir="0" index="1" bw="16" slack="0"/>
<pin id="826" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="829" class="1004" name="sX_7_load_load_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="0"/>
<pin id="831" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_7_load/1 "/>
</bind>
</comp>

<comp id="833" class="1004" name="icmp_ln284_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/1 "/>
</bind>
</comp>

<comp id="839" class="1004" name="sY_7_load_load_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_7_load/1 "/>
</bind>
</comp>

<comp id="843" class="1004" name="icmp_ln284_1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="0" index="1" bw="32" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_1/1 "/>
</bind>
</comp>

<comp id="849" class="1004" name="pY_7_load_load_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_7_load/1 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_3_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="31" slack="0"/>
<pin id="855" dir="0" index="1" bw="32" slack="0"/>
<pin id="856" dir="0" index="2" bw="1" slack="0"/>
<pin id="857" dir="0" index="3" bw="6" slack="0"/>
<pin id="858" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="863" class="1004" name="icmp_ln284_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="31" slack="0"/>
<pin id="865" dir="0" index="1" bw="31" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_2/1 "/>
</bind>
</comp>

<comp id="869" class="1004" name="pX_7_load_load_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_7_load/1 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_4_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="31" slack="0"/>
<pin id="875" dir="0" index="1" bw="32" slack="0"/>
<pin id="876" dir="0" index="2" bw="1" slack="0"/>
<pin id="877" dir="0" index="3" bw="6" slack="0"/>
<pin id="878" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="883" class="1004" name="icmp_ln284_3_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="31" slack="0"/>
<pin id="885" dir="0" index="1" bw="31" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_3/1 "/>
</bind>
</comp>

<comp id="889" class="1004" name="and_ln284_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="1" slack="0"/>
<pin id="892" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/1 "/>
</bind>
</comp>

<comp id="895" class="1004" name="and_ln284_1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_1/1 "/>
</bind>
</comp>

<comp id="901" class="1004" name="and_ln284_2_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_2/1 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_data_0_V_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="128" slack="0"/>
<pin id="909" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_data_1_V_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="128" slack="0"/>
<pin id="914" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_data_2_V_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="128" slack="0"/>
<pin id="919" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_data_3_V_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="128" slack="0"/>
<pin id="924" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_data_4_V_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="128" slack="0"/>
<pin id="929" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/3 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_data_5_V_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="128" slack="0"/>
<pin id="934" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/3 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_data_6_V_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="128" slack="0"/>
<pin id="939" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/3 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_data_7_V_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="128" slack="0"/>
<pin id="944" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/3 "/>
</bind>
</comp>

<comp id="947" class="1004" name="icmp_ln303_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="2"/>
<pin id="949" dir="0" index="1" bw="32" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/3 "/>
</bind>
</comp>

<comp id="952" class="1004" name="add_ln316_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="2"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln316/3 "/>
</bind>
</comp>

<comp id="957" class="1004" name="store_ln316_store_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="0"/>
<pin id="960" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/3 "/>
</bind>
</comp>

<comp id="963" class="1004" name="add_ln318_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="2"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318/3 "/>
</bind>
</comp>

<comp id="968" class="1004" name="select_ln318_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="2"/>
<pin id="970" dir="0" index="1" bw="32" slack="0"/>
<pin id="971" dir="0" index="2" bw="32" slack="0"/>
<pin id="972" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln318/3 "/>
</bind>
</comp>

<comp id="975" class="1004" name="store_ln305_store_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="32" slack="0"/>
<pin id="978" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/3 "/>
</bind>
</comp>

<comp id="981" class="1004" name="store_ln306_store_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="32" slack="0"/>
<pin id="984" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/3 "/>
</bind>
</comp>

<comp id="987" class="1004" name="icmp_ln307_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="2"/>
<pin id="989" dir="0" index="1" bw="32" slack="0"/>
<pin id="990" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln307/3 "/>
</bind>
</comp>

<comp id="992" class="1004" name="add_ln311_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="2"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln311/3 "/>
</bind>
</comp>

<comp id="997" class="1004" name="store_ln311_store_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="0"/>
<pin id="999" dir="0" index="1" bw="32" slack="0"/>
<pin id="1000" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln311/3 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="add_ln313_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="2"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/3 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="select_ln313_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="2"/>
<pin id="1010" dir="0" index="1" bw="32" slack="0"/>
<pin id="1011" dir="0" index="2" bw="32" slack="0"/>
<pin id="1012" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln313/3 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="store_ln308_store_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="32" slack="0"/>
<pin id="1018" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/3 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="store_ln318_store_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="1"/>
<pin id="1023" dir="0" index="1" bw="32" slack="0"/>
<pin id="1024" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/4 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="store_ln309_store_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="0"/>
<pin id="1028" dir="0" index="1" bw="32" slack="0"/>
<pin id="1029" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/4 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="sX_7_load_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="2"/>
<pin id="1034" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sX_7_load "/>
</bind>
</comp>

<comp id="1037" class="1005" name="icmp_ln284_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="2"/>
<pin id="1039" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln284 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="sY_7_load_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="2"/>
<pin id="1044" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sY_7_load "/>
</bind>
</comp>

<comp id="1047" class="1005" name="icmp_ln284_1_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="2"/>
<pin id="1049" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln284_1 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="pY_7_load_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="2"/>
<pin id="1054" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pY_7_load "/>
</bind>
</comp>

<comp id="1058" class="1005" name="pX_7_load_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="2"/>
<pin id="1060" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pX_7_load "/>
</bind>
</comp>

<comp id="1064" class="1005" name="and_ln284_2_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="2"/>
<pin id="1066" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln284_2 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="icmp_ln303_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="1"/>
<pin id="1070" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln303 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="select_ln318_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="1"/>
<pin id="1074" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln318 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="icmp_ln307_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="1"/>
<pin id="1079" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln307 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="select_ln313_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="1"/>
<pin id="1083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln313 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="158"><net_src comp="136" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="136" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="136" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="136" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="197"><net_src comp="150" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="178" pin=5"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="178" pin=6"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="178" pin=7"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="178" pin=8"/></net>

<net id="209"><net_src comp="128" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="258"><net_src comp="148" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="259"><net_src comp="120" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="260"><net_src comp="88" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="261"><net_src comp="90" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="262"><net_src comp="92" pin="0"/><net_sink comp="217" pin=4"/></net>

<net id="263"><net_src comp="94" pin="0"/><net_sink comp="217" pin=5"/></net>

<net id="264"><net_src comp="24" pin="0"/><net_sink comp="217" pin=6"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="217" pin=7"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="217" pin=8"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="217" pin=9"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="217" pin=10"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="217" pin=11"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="217" pin=12"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="217" pin=13"/></net>

<net id="272"><net_src comp="96" pin="0"/><net_sink comp="217" pin=14"/></net>

<net id="273"><net_src comp="98" pin="0"/><net_sink comp="217" pin=15"/></net>

<net id="274"><net_src comp="100" pin="0"/><net_sink comp="217" pin=16"/></net>

<net id="275"><net_src comp="102" pin="0"/><net_sink comp="217" pin=17"/></net>

<net id="276"><net_src comp="40" pin="0"/><net_sink comp="217" pin=18"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="217" pin=19"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="217" pin=20"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="217" pin=21"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="217" pin=22"/></net>

<net id="281"><net_src comp="50" pin="0"/><net_sink comp="217" pin=23"/></net>

<net id="282"><net_src comp="52" pin="0"/><net_sink comp="217" pin=24"/></net>

<net id="283"><net_src comp="54" pin="0"/><net_sink comp="217" pin=25"/></net>

<net id="284"><net_src comp="104" pin="0"/><net_sink comp="217" pin=26"/></net>

<net id="285"><net_src comp="106" pin="0"/><net_sink comp="217" pin=27"/></net>

<net id="286"><net_src comp="108" pin="0"/><net_sink comp="217" pin=28"/></net>

<net id="287"><net_src comp="110" pin="0"/><net_sink comp="217" pin=29"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="217" pin=30"/></net>

<net id="289"><net_src comp="58" pin="0"/><net_sink comp="217" pin=31"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="217" pin=32"/></net>

<net id="291"><net_src comp="62" pin="0"/><net_sink comp="217" pin=33"/></net>

<net id="292"><net_src comp="64" pin="0"/><net_sink comp="217" pin=34"/></net>

<net id="293"><net_src comp="66" pin="0"/><net_sink comp="217" pin=35"/></net>

<net id="294"><net_src comp="68" pin="0"/><net_sink comp="217" pin=36"/></net>

<net id="295"><net_src comp="70" pin="0"/><net_sink comp="217" pin=37"/></net>

<net id="296"><net_src comp="122" pin="0"/><net_sink comp="217" pin=38"/></net>

<net id="336"><net_src comp="138" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="337"><net_src comp="172" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="338"><net_src comp="166" pin="2"/><net_sink comp="297" pin=2"/></net>

<net id="339"><net_src comp="160" pin="2"/><net_sink comp="297" pin=3"/></net>

<net id="340"><net_src comp="154" pin="2"/><net_sink comp="297" pin=4"/></net>

<net id="341"><net_src comp="72" pin="0"/><net_sink comp="297" pin=29"/></net>

<net id="342"><net_src comp="74" pin="0"/><net_sink comp="297" pin=30"/></net>

<net id="343"><net_src comp="76" pin="0"/><net_sink comp="297" pin=31"/></net>

<net id="344"><net_src comp="78" pin="0"/><net_sink comp="297" pin=32"/></net>

<net id="345"><net_src comp="80" pin="0"/><net_sink comp="297" pin=33"/></net>

<net id="346"><net_src comp="82" pin="0"/><net_sink comp="297" pin=34"/></net>

<net id="347"><net_src comp="84" pin="0"/><net_sink comp="297" pin=35"/></net>

<net id="348"><net_src comp="86" pin="0"/><net_sink comp="297" pin=36"/></net>

<net id="352"><net_src comp="24" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="297" pin=5"/></net>

<net id="357"><net_src comp="26" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="297" pin=6"/></net>

<net id="362"><net_src comp="28" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="297" pin=7"/></net>

<net id="367"><net_src comp="30" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="297" pin=8"/></net>

<net id="372"><net_src comp="32" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="297" pin=9"/></net>

<net id="377"><net_src comp="34" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="297" pin=10"/></net>

<net id="382"><net_src comp="36" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="297" pin=11"/></net>

<net id="387"><net_src comp="38" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="297" pin=12"/></net>

<net id="392"><net_src comp="40" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="297" pin=13"/></net>

<net id="397"><net_src comp="42" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="297" pin=14"/></net>

<net id="402"><net_src comp="44" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="297" pin=15"/></net>

<net id="407"><net_src comp="46" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="297" pin=16"/></net>

<net id="412"><net_src comp="48" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="297" pin=17"/></net>

<net id="417"><net_src comp="50" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="297" pin=18"/></net>

<net id="422"><net_src comp="52" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="297" pin=19"/></net>

<net id="427"><net_src comp="54" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="297" pin=20"/></net>

<net id="432"><net_src comp="56" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="297" pin=21"/></net>

<net id="437"><net_src comp="58" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="297" pin=22"/></net>

<net id="442"><net_src comp="60" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="297" pin=23"/></net>

<net id="447"><net_src comp="62" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="297" pin=24"/></net>

<net id="452"><net_src comp="64" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="297" pin=25"/></net>

<net id="457"><net_src comp="66" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="297" pin=26"/></net>

<net id="462"><net_src comp="68" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="297" pin=27"/></net>

<net id="467"><net_src comp="70" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="297" pin=28"/></net>

<net id="472"><net_src comp="297" pin="37"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="297" pin="37"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="297" pin="37"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="297" pin="37"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="297" pin="37"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="297" pin="37"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="297" pin="37"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="297" pin="37"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="297" pin="37"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="297" pin="37"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="297" pin="37"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="297" pin="37"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="297" pin="37"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="24" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="297" pin="37"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="26" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="297" pin="37"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="28" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="297" pin="37"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="30" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="297" pin="37"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="32" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="297" pin="37"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="567" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="34" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="297" pin="37"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="36" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="297" pin="37"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="38" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="297" pin="37"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="40" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="297" pin="37"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="42" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="297" pin="37"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="44" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="297" pin="37"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="46" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="297" pin="37"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="48" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="297" pin="37"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="50" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="297" pin="37"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="657" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="52" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="297" pin="37"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="667" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="54" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="297" pin="37"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="56" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="297" pin="37"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="58" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="297" pin="37"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="697" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="60" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="297" pin="37"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="707" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="62" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="297" pin="37"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="64" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="297" pin="37"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="727" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="66" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="297" pin="37"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="68" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="297" pin="37"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="747" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="70" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="513" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="88" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="509" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="90" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="505" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="92" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="501" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="94" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="497" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="96" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="493" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="98" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="489" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="100" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="485" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="102" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="481" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="104" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="477" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="106" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="473" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="108" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="469" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="110" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="832"><net_src comp="112" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="829" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="132" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="114" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="839" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="132" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="116" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="859"><net_src comp="140" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="849" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="861"><net_src comp="142" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="862"><net_src comp="144" pin="0"/><net_sink comp="853" pin=3"/></net>

<net id="867"><net_src comp="853" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="146" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="118" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="879"><net_src comp="140" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="869" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="881"><net_src comp="142" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="882"><net_src comp="144" pin="0"/><net_sink comp="873" pin=3"/></net>

<net id="887"><net_src comp="873" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="146" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="833" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="843" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="863" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="883" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="889" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="910"><net_src comp="217" pin="39"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="178" pin=9"/></net>

<net id="915"><net_src comp="217" pin="39"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="178" pin=10"/></net>

<net id="920"><net_src comp="217" pin="39"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="178" pin=11"/></net>

<net id="925"><net_src comp="217" pin="39"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="178" pin=12"/></net>

<net id="930"><net_src comp="217" pin="39"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="178" pin=13"/></net>

<net id="935"><net_src comp="217" pin="39"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="178" pin=14"/></net>

<net id="940"><net_src comp="217" pin="39"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="178" pin=15"/></net>

<net id="945"><net_src comp="217" pin="39"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="178" pin=16"/></net>

<net id="951"><net_src comp="152" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="956"><net_src comp="142" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="961"><net_src comp="952" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="118" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="142" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="973"><net_src comp="132" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="974"><net_src comp="963" pin="2"/><net_sink comp="968" pin=2"/></net>

<net id="979"><net_src comp="128" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="118" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="128" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="112" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="152" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="996"><net_src comp="142" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1001"><net_src comp="992" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="116" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="142" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="132" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1014"><net_src comp="1003" pin="2"/><net_sink comp="1008" pin=2"/></net>

<net id="1019"><net_src comp="128" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="116" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1025"><net_src comp="112" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1030"><net_src comp="210" pin="4"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="114" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1035"><net_src comp="829" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1040"><net_src comp="833" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1045"><net_src comp="839" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1050"><net_src comp="843" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1055"><net_src comp="849" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1061"><net_src comp="869" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1067"><net_src comp="901" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="947" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1075"><net_src comp="968" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1080"><net_src comp="987" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1084"><net_src comp="1008" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="210" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_stream_V_data_0_V | {3 }
	Port: res_stream_V_data_1_V | {3 }
	Port: res_stream_V_data_2_V | {3 }
	Port: res_stream_V_data_3_V | {3 }
	Port: res_stream_V_data_4_V | {3 }
	Port: res_stream_V_data_5_V | {3 }
	Port: res_stream_V_data_6_V | {3 }
	Port: res_stream_V_data_7_V | {3 }
	Port: kernel_data_V_2_4 | {1 }
	Port: kernel_data_V_2_5 | {1 }
	Port: kernel_data_V_2_6 | {1 }
	Port: kernel_data_V_2_7 | {1 }
	Port: kernel_data_V_2_8 | {1 }
	Port: kernel_data_V_2_9 | {1 }
	Port: kernel_data_V_2_10 | {1 }
	Port: kernel_data_V_2_11 | {1 }
	Port: kernel_data_V_2_16 | {1 }
	Port: kernel_data_V_2_17 | {1 }
	Port: kernel_data_V_2_18 | {1 }
	Port: kernel_data_V_2_19 | {1 }
	Port: kernel_data_V_2_20 | {1 }
	Port: kernel_data_V_2_21 | {1 }
	Port: kernel_data_V_2_22 | {1 }
	Port: kernel_data_V_2_23 | {1 }
	Port: kernel_data_V_2_28 | {1 }
	Port: kernel_data_V_2_29 | {1 }
	Port: kernel_data_V_2_30 | {1 }
	Port: kernel_data_V_2_31 | {1 }
	Port: kernel_data_V_2_32 | {1 }
	Port: kernel_data_V_2_33 | {1 }
	Port: kernel_data_V_2_34 | {1 }
	Port: kernel_data_V_2_35 | {1 }
	Port: line_buffer_Array_V_2_0_0 | {1 }
	Port: line_buffer_Array_V_2_1_0 | {1 }
	Port: line_buffer_Array_V_2_0_1 | {1 }
	Port: line_buffer_Array_V_2_1_1 | {1 }
	Port: line_buffer_Array_V_2_0_2 | {1 }
	Port: line_buffer_Array_V_2_1_2 | {1 }
	Port: line_buffer_Array_V_2_0_3 | {1 }
	Port: line_buffer_Array_V_2_1_3 | {1 }
	Port: kernel_data_V_2_0 | {1 }
	Port: kernel_data_V_2_1 | {1 }
	Port: kernel_data_V_2_2 | {1 }
	Port: kernel_data_V_2_3 | {1 }
	Port: kernel_data_V_2_12 | {1 }
	Port: kernel_data_V_2_13 | {1 }
	Port: kernel_data_V_2_14 | {1 }
	Port: kernel_data_V_2_15 | {1 }
	Port: kernel_data_V_2_24 | {1 }
	Port: kernel_data_V_2_25 | {1 }
	Port: kernel_data_V_2_26 | {1 }
	Port: kernel_data_V_2_27 | {1 }
	Port: sX_7 | {3 4 }
	Port: sY_7 | {4 }
	Port: pY_7 | {3 }
	Port: pX_7 | {3 }
	Port: outidx3 | {}
	Port: w8_V | {}
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : in_elem_data_0_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : in_elem_data_1_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : in_elem_data_2_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : in_elem_data_3_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : res_stream_V_data_0_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : res_stream_V_data_1_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : res_stream_V_data_2_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : res_stream_V_data_3_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : res_stream_V_data_4_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : res_stream_V_data_5_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : res_stream_V_data_6_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : res_stream_V_data_7_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_4 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_5 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_6 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_7 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_8 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_9 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_10 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_11 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_16 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_17 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_18 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_19 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_20 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_21 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_22 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_23 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_28 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_29 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_30 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_31 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_32 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_33 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_34 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_35 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : line_buffer_Array_V_2_0_0 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : line_buffer_Array_V_2_1_0 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : line_buffer_Array_V_2_0_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : line_buffer_Array_V_2_1_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : line_buffer_Array_V_2_0_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : line_buffer_Array_V_2_1_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : line_buffer_Array_V_2_0_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : line_buffer_Array_V_2_1_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_0 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_1 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_2 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_3 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_12 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_13 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_14 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_15 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_24 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_25 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_26 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : kernel_data_V_2_27 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : sX_7 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : sY_7 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : pY_7 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : pX_7 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : outidx3 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config8> : w8_V | {2 3 }
  - Chain level:
	State 1
		call_ret3 : 1
		kernel_data_V_2_27_ret : 2
		kernel_data_V_2_26_ret : 2
		kernel_data_V_2_25_ret : 2
		kernel_data_V_2_24_ret : 2
		kernel_data_V_2_15_ret : 2
		kernel_data_V_2_14_ret : 2
		kernel_data_V_2_13_ret : 2
		kernel_data_V_2_12_ret : 2
		kernel_data_V_2_3_ret : 2
		kernel_data_V_2_2_ret : 2
		kernel_data_V_2_1_ret : 2
		kernel_data_V_2_0_ret : 2
		kernel_data_V_2_4_ret : 2
		store_ln281 : 3
		kernel_data_V_2_5_ret : 2
		store_ln281 : 3
		kernel_data_V_2_6_ret : 2
		store_ln281 : 3
		kernel_data_V_2_7_ret : 2
		store_ln281 : 3
		kernel_data_V_2_8_ret : 2
		store_ln281 : 3
		kernel_data_V_2_9_ret : 2
		store_ln281 : 3
		kernel_data_V_2_10_ret : 2
		store_ln281 : 3
		kernel_data_V_2_11_ret : 2
		store_ln281 : 3
		kernel_data_V_2_16_ret : 2
		store_ln281 : 3
		kernel_data_V_2_17_ret : 2
		store_ln281 : 3
		kernel_data_V_2_18_ret : 2
		store_ln281 : 3
		kernel_data_V_2_19_ret : 2
		store_ln281 : 3
		kernel_data_V_2_20_ret : 2
		store_ln281 : 3
		kernel_data_V_2_21_ret : 2
		store_ln281 : 3
		kernel_data_V_2_22_ret : 2
		store_ln281 : 3
		kernel_data_V_2_23_ret : 2
		store_ln281 : 3
		kernel_data_V_2_28_ret : 2
		store_ln281 : 3
		kernel_data_V_2_29_ret : 2
		store_ln281 : 3
		kernel_data_V_2_30_ret : 2
		store_ln281 : 3
		kernel_data_V_2_31_ret : 2
		store_ln281 : 3
		kernel_data_V_2_32_ret : 2
		store_ln281 : 3
		kernel_data_V_2_33_ret : 2
		store_ln281 : 3
		kernel_data_V_2_34_ret : 2
		store_ln281 : 3
		kernel_data_V_2_35_ret : 2
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		icmp_ln284 : 1
		icmp_ln284_1 : 1
		tmp_3 : 1
		icmp_ln284_2 : 2
		tmp_4 : 1
		icmp_ln284_3 : 2
		and_ln284 : 2
		and_ln284_1 : 3
		and_ln284_2 : 3
		br_ln284 : 3
	State 2
	State 3
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
		tmp_data_6_V : 1
		tmp_data_7_V : 1
		write_ln299 : 2
		br_ln303 : 1
		store_ln316 : 1
		select_ln318 : 1
		br_ln307 : 1
		store_ln311 : 1
		select_ln313 : 1
	State 4
		storemerge : 1
		store_ln309 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                              Functional Unit                              |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |         grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217        |    1    |  37.149 |   770   |   1003  |
|          | call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config8_s_fu_297 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              add_ln316_fu_952                             |    0    |    0    |    0    |    39   |
|    add   |                              add_ln318_fu_963                             |    0    |    0    |    0    |    39   |
|          |                              add_ln311_fu_992                             |    0    |    0    |    0    |    39   |
|          |                             add_ln313_fu_1003                             |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             icmp_ln284_fu_833                             |    0    |    0    |    0    |    18   |
|          |                            icmp_ln284_1_fu_843                            |    0    |    0    |    0    |    18   |
|   icmp   |                            icmp_ln284_2_fu_863                            |    0    |    0    |    0    |    18   |
|          |                            icmp_ln284_3_fu_883                            |    0    |    0    |    0    |    18   |
|          |                             icmp_ln303_fu_947                             |    0    |    0    |    0    |    18   |
|          |                             icmp_ln307_fu_987                             |    0    |    0    |    0    |    18   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                            select_ln318_fu_968                            |    0    |    0    |    0    |    32   |
|          |                            select_ln313_fu_1008                           |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              and_ln284_fu_889                             |    0    |    0    |    0    |    2    |
|    and   |                             and_ln284_1_fu_895                            |    0    |    0    |    0    |    2    |
|          |                             and_ln284_2_fu_901                            |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                    in_elem_data_3_V_read_6_read_fu_154                    |    0    |    0    |    0    |    0    |
|   read   |                    in_elem_data_2_V_read_7_read_fu_160                    |    0    |    0    |    0    |    0    |
|          |                    in_elem_data_1_V_read_6_read_fu_166                    |    0    |    0    |    0    |    0    |
|          |                    in_elem_data_0_V_read_5_read_fu_172                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                          write_ln299_write_fu_178                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                       kernel_data_V_2_27_ret_fu_469                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_26_ret_fu_473                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_25_ret_fu_477                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_24_ret_fu_481                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_15_ret_fu_485                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_14_ret_fu_489                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_13_ret_fu_493                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_12_ret_fu_497                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_3_ret_fu_501                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_2_ret_fu_505                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_1_ret_fu_509                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_0_ret_fu_513                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_4_ret_fu_517                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_5_ret_fu_527                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_6_ret_fu_537                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_7_ret_fu_547                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_8_ret_fu_557                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_9_ret_fu_567                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_10_ret_fu_577                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_11_ret_fu_587                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_16_ret_fu_597                       |    0    |    0    |    0    |    0    |
|extractvalue|                       kernel_data_V_2_17_ret_fu_607                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_18_ret_fu_617                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_19_ret_fu_627                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_20_ret_fu_637                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_21_ret_fu_647                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_22_ret_fu_657                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_23_ret_fu_667                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_28_ret_fu_677                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_29_ret_fu_687                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_30_ret_fu_697                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_31_ret_fu_707                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_32_ret_fu_717                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_33_ret_fu_727                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_34_ret_fu_737                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_35_ret_fu_747                       |    0    |    0    |    0    |    0    |
|          |                            tmp_data_0_V_fu_907                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_1_V_fu_912                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_2_V_fu_917                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_3_V_fu_922                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_4_V_fu_927                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_5_V_fu_932                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_6_V_fu_937                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_7_V_fu_942                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                tmp_3_fu_853                               |    0    |    0    |    0    |    0    |
|          |                                tmp_4_fu_873                               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                           |    1    |  37.149 |   770   |   1337  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| and_ln284_2_reg_1064|    1   |
|icmp_ln284_1_reg_1047|    1   |
| icmp_ln284_reg_1037 |    1   |
| icmp_ln303_reg_1068 |    1   |
| icmp_ln307_reg_1077 |    1   |
|  pX_7_load_reg_1058 |   32   |
|  pY_7_load_reg_1052 |   32   |
|  sX_7_load_reg_1032 |   32   |
|  sY_7_load_reg_1042 |   32   |
|select_ln313_reg_1081|   32   |
|select_ln318_reg_1072|   32   |
|  storemerge_reg_206 |   32   |
+---------------------+--------+
|        Total        |   229  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   37   |   770  |  1337  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   229  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   37   |   999  |  1337  |
+-----------+--------+--------+--------+--------+
