// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        vec_i_address0,
        vec_i_ce0,
        vec_i_q0,
        vec_tmp_address0,
        vec_tmp_ce0,
        vec_tmp_we0,
        vec_tmp_d0,
        vec_tmp_address1,
        vec_tmp_ce1,
        vec_tmp_q1,
        grp_fu_374_p_din0,
        grp_fu_374_p_din1,
        grp_fu_374_p_dout0,
        grp_fu_374_p_ce,
        grp_fu_378_p_din0,
        grp_fu_378_p_din1,
        grp_fu_378_p_opcode,
        grp_fu_378_p_dout0,
        grp_fu_378_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] vec_i_address0;
output   vec_i_ce0;
input  [31:0] vec_i_q0;
output  [6:0] vec_tmp_address0;
output   vec_tmp_ce0;
output   vec_tmp_we0;
output  [31:0] vec_tmp_d0;
output  [6:0] vec_tmp_address1;
output   vec_tmp_ce1;
input  [31:0] vec_tmp_q1;
output  [31:0] grp_fu_374_p_din0;
output  [31:0] grp_fu_374_p_din1;
input  [31:0] grp_fu_374_p_dout0;
output   grp_fu_374_p_ce;
output  [31:0] grp_fu_378_p_din0;
output  [31:0] grp_fu_378_p_din1;
output  [1:0] grp_fu_378_p_opcode;
input  [31:0] grp_fu_378_p_dout0;
output   grp_fu_378_p_ce;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln110_reg_272;
reg    ap_condition_exit_pp0_iter0_stage5;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [14:0] Weight0_c_address0;
wire   [31:0] Weight0_c_q0;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln110_fu_125_p2;
reg   [0:0] icmp_ln110_reg_272_pp0_iter1_reg;
wire   [7:0] select_ln110_fu_155_p3;
reg   [7:0] select_ln110_reg_276;
wire   [7:0] select_ln110_1_fu_163_p3;
reg   [7:0] select_ln110_1_reg_283;
wire   [0:0] first_iter_2_fu_171_p2;
reg   [0:0] first_iter_2_reg_290;
reg   [0:0] first_iter_2_reg_290_pp0_iter1_reg;
reg   [6:0] vec_tmp_addr_reg_294;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [6:0] vec_tmp_addr_reg_294_pp0_iter1_reg;
wire   [14:0] add_ln110_2_fu_202_p2;
reg   [14:0] add_ln110_2_reg_300;
wire   [0:0] icmp_ln110_2_fu_213_p2;
reg   [0:0] icmp_ln110_2_reg_310;
reg   [0:0] icmp_ln110_2_reg_310_pp0_iter1_reg;
reg   [31:0] vec_tmp_load_reg_314;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] vec_i_load_reg_324;
reg   [31:0] Weight0_c_load_reg_329;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
reg   [31:0] mul3_reg_334;
reg   [31:0] add3_reg_344;
wire    ap_block_pp0_stage1_subdone;
wire   [63:0] zext_ln110_fu_182_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln110_1_fu_195_p1;
wire   [63:0] zext_ln110_3_fu_228_p1;
wire    ap_block_pp0_stage2;
reg   [7:0] c_fu_40;
wire   [7:0] add_ln110_1_fu_208_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_c_load;
wire    ap_block_pp0_stage0;
reg   [7:0] r_fu_44;
reg   [7:0] ap_sig_allocacmp_r_load;
reg   [14:0] indvar_flatten18_fu_48;
wire   [14:0] add_ln110_3_fu_131_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten18_load;
reg   [31:0] add10132_fu_52;
reg    vec_tmp_ce1_local;
reg    vec_tmp_we0_local;
reg    vec_tmp_ce0_local;
reg    vec_i_ce0_local;
reg    Weight0_c_ce0_local;
wire    ap_block_pp0_stage4;
wire   [0:0] icmp_ln110_1_fu_149_p2;
wire   [7:0] add_ln110_fu_143_p2;
wire   [7:0] mul_ln110_fu_189_p0;
wire   [8:0] mul_ln110_fu_189_p1;
wire   [14:0] mul_ln110_fu_189_p2;
wire   [14:0] zext_ln110_2_fu_199_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
wire    ap_block_pp0_stage5_11001;
reg    ap_condition_exit_pp0_iter1_stage1;
reg    ap_idle_pp0_0to0;
reg   [5:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_block_pp0_stage2_00001;
wire   [14:0] mul_ln110_fu_189_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 c_fu_40 = 8'd0;
#0 r_fu_44 = 8'd0;
#0 indvar_flatten18_fu_48 = 15'd0;
#0 add10132_fu_52 = 32'd0;
#0 ap_done_reg = 1'b0;
end

LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_Weight0_c_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 19968 ),
    .AddressWidth( 15 ))
Weight0_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Weight0_c_address0),
    .ce0(Weight0_c_ce0_local),
    .q0(Weight0_c_q0)
);

LSTM_Top_mul_8ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_8ns_9ns_15_1_1_U47(
    .din0(mul_ln110_fu_189_p0),
    .din1(mul_ln110_fu_189_p1),
    .dout(mul_ln110_fu_189_p2)
);

LSTM_Top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage5),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if (((first_iter_2_reg_290_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add10132_fu_52 <= vec_tmp_load_reg_314;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add10132_fu_52 <= add3_reg_344;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        c_fu_40 <= 8'd0;
    end else if (((icmp_ln110_reg_272 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c_fu_40 <= add_ln110_1_fu_208_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln110_fu_125_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten18_fu_48 <= add_ln110_3_fu_131_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten18_fu_48 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        r_fu_44 <= 8'd0;
    end else if (((icmp_ln110_reg_272 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_fu_44 <= select_ln110_1_reg_283;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weight0_c_load_reg_329 <= Weight0_c_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add3_reg_344 <= grp_fu_378_p_dout0;
        first_iter_2_reg_290 <= first_iter_2_fu_171_p2;
        first_iter_2_reg_290_pp0_iter1_reg <= first_iter_2_reg_290;
        icmp_ln110_reg_272 <= icmp_ln110_fu_125_p2;
        icmp_ln110_reg_272_pp0_iter1_reg <= icmp_ln110_reg_272;
        select_ln110_1_reg_283 <= select_ln110_1_fu_163_p3;
        select_ln110_reg_276 <= select_ln110_fu_155_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln110_2_reg_300 <= add_ln110_2_fu_202_p2;
        icmp_ln110_2_reg_310 <= icmp_ln110_2_fu_213_p2;
        icmp_ln110_2_reg_310_pp0_iter1_reg <= icmp_ln110_2_reg_310;
        mul3_reg_334 <= grp_fu_374_p_dout0;
        vec_tmp_addr_reg_294 <= zext_ln110_fu_182_p1;
        vec_tmp_addr_reg_294_pp0_iter1_reg <= vec_tmp_addr_reg_294;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        vec_i_load_reg_324 <= vec_i_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        vec_tmp_load_reg_314 <= vec_tmp_q1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weight0_c_ce0_local = 1'b1;
    end else begin
        Weight0_c_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln110_reg_272 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln110_reg_272_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter1_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_c_load = 8'd0;
    end else begin
        ap_sig_allocacmp_c_load = c_fu_40;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten18_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten18_load = indvar_flatten18_fu_48;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_r_load = 8'd0;
    end else begin
        ap_sig_allocacmp_r_load = r_fu_44;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        vec_i_ce0_local = 1'b1;
    end else begin
        vec_i_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        vec_tmp_ce0_local = 1'b1;
    end else begin
        vec_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        vec_tmp_ce1_local = 1'b1;
    end else begin
        vec_tmp_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln110_2_reg_310_pp0_iter1_reg == 1'd1))) begin
        vec_tmp_we0_local = 1'b1;
    end else begin
        vec_tmp_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Weight0_c_address0 = zext_ln110_3_fu_228_p1;

assign add_ln110_1_fu_208_p2 = (select_ln110_reg_276 + 8'd1);

assign add_ln110_2_fu_202_p2 = (mul_ln110_fu_189_p2 + zext_ln110_2_fu_199_p1);

assign add_ln110_3_fu_131_p2 = (ap_sig_allocacmp_indvar_flatten18_load + 15'd1);

assign add_ln110_fu_143_p2 = (ap_sig_allocacmp_r_load + 8'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage5;

assign ap_ready = ap_ready_sig;

assign first_iter_2_fu_171_p2 = ((select_ln110_fu_155_p3 == 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_374_p_ce = 1'b1;

assign grp_fu_374_p_din0 = Weight0_c_load_reg_329;

assign grp_fu_374_p_din1 = vec_i_load_reg_324;

assign grp_fu_378_p_ce = 1'b1;

assign grp_fu_378_p_din0 = add10132_fu_52;

assign grp_fu_378_p_din1 = mul3_reg_334;

assign grp_fu_378_p_opcode = 2'd0;

assign icmp_ln110_1_fu_149_p2 = ((ap_sig_allocacmp_c_load == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln110_2_fu_213_p2 = ((add_ln110_1_fu_208_p2 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln110_fu_125_p2 = ((ap_sig_allocacmp_indvar_flatten18_load == 15'd19968) ? 1'b1 : 1'b0);

assign mul_ln110_fu_189_p0 = mul_ln110_fu_189_p00;

assign mul_ln110_fu_189_p00 = select_ln110_1_reg_283;

assign mul_ln110_fu_189_p1 = 15'd156;

assign select_ln110_1_fu_163_p3 = ((icmp_ln110_1_fu_149_p2[0:0] == 1'b1) ? add_ln110_fu_143_p2 : ap_sig_allocacmp_r_load);

assign select_ln110_fu_155_p3 = ((icmp_ln110_1_fu_149_p2[0:0] == 1'b1) ? 8'd0 : ap_sig_allocacmp_c_load);

assign vec_i_address0 = zext_ln110_1_fu_195_p1;

assign vec_i_ce0 = vec_i_ce0_local;

assign vec_tmp_address0 = vec_tmp_addr_reg_294_pp0_iter1_reg;

assign vec_tmp_address1 = zext_ln110_fu_182_p1;

assign vec_tmp_ce0 = vec_tmp_ce0_local;

assign vec_tmp_ce1 = vec_tmp_ce1_local;

assign vec_tmp_d0 = add3_reg_344;

assign vec_tmp_we0 = vec_tmp_we0_local;

assign zext_ln110_1_fu_195_p1 = select_ln110_reg_276;

assign zext_ln110_2_fu_199_p1 = select_ln110_reg_276;

assign zext_ln110_3_fu_228_p1 = add_ln110_2_reg_300;

assign zext_ln110_fu_182_p1 = select_ln110_1_reg_283;

endmodule //LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9
