#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f7ea8eab10 .scope module, "CPU_testbench" "CPU_testbench" 2 1;
 .timescale 0 0;
v000001f7ea945980_0 .var "clk", 0 0;
v000001f7ea946380_0 .var "reset", 0 0;
S_000001f7ea8eaca0 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_000001f7ea8eab10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001f7ea8e4670 .functor BUFZ 32, L_000001f7ea957400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f7ea8e43d0 .functor BUFZ 32, v000001f7ea8d0920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f7eacd0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001f7ea945ca0_0 .net/2u *"_ivl_0", 31 0, L_000001f7eacd0088;  1 drivers
v000001f7ea945200_0 .net *"_ivl_10", 19 0, L_000001f7ea958620;  1 drivers
v000001f7ea945340_0 .net *"_ivl_9", 0 0, L_000001f7ea956b40;  1 drivers
v000001f7ea945520_0 .net "alu_control", 3 0, v000001f7ea8d0560_0;  1 drivers
v000001f7ea945660_0 .net "alu_input1", 31 0, L_000001f7ea8e4670;  1 drivers
v000001f7ea945700_0 .net "alu_input2", 31 0, L_000001f7ea956aa0;  1 drivers
v000001f7ea9453e0_0 .net "alu_result", 31 0, v000001f7ea8d0920_0;  1 drivers
v000001f7ea945e80_0 .net "clk", 0 0, v000001f7ea945980_0;  1 drivers
v000001f7ea945480_0 .net "funct3", 2 0, L_000001f7ea944a80;  1 drivers
v000001f7ea9455c0_0 .net "imm", 11 0, L_000001f7ea9449e0;  1 drivers
v000001f7ea9457a0_0 .net "instruction", 31 0, L_000001f7ea8e4600;  1 drivers
v000001f7ea946420_0 .net "opcode", 6 0, L_000001f7ea946060;  1 drivers
v000001f7ea9461a0_0 .net "pc_out", 31 0, v000001f7ea944e40_0;  1 drivers
v000001f7ea9458e0_0 .net "rd", 4 0, L_000001f7ea946560;  1 drivers
v000001f7ea945b60_0 .net "read_data1", 31 0, L_000001f7ea957400;  1 drivers
L_000001f7eacd0118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f7ea945d40_0 .net "reg_write", 0 0, L_000001f7eacd0118;  1 drivers
v000001f7ea9466a0_0 .net "reset", 0 0, v000001f7ea946380_0;  1 drivers
v000001f7ea946240_0 .net "rs1", 4 0, L_000001f7ea944940;  1 drivers
v000001f7ea945fc0_0 .net "write_data", 31 0, L_000001f7ea8e43d0;  1 drivers
L_000001f7ea946600 .arith/sum 32, v000001f7ea944e40_0, L_000001f7eacd0088;
L_000001f7ea956b40 .part L_000001f7ea9449e0, 11, 1;
LS_000001f7ea958620_0_0 .concat [ 1 1 1 1], L_000001f7ea956b40, L_000001f7ea956b40, L_000001f7ea956b40, L_000001f7ea956b40;
LS_000001f7ea958620_0_4 .concat [ 1 1 1 1], L_000001f7ea956b40, L_000001f7ea956b40, L_000001f7ea956b40, L_000001f7ea956b40;
LS_000001f7ea958620_0_8 .concat [ 1 1 1 1], L_000001f7ea956b40, L_000001f7ea956b40, L_000001f7ea956b40, L_000001f7ea956b40;
LS_000001f7ea958620_0_12 .concat [ 1 1 1 1], L_000001f7ea956b40, L_000001f7ea956b40, L_000001f7ea956b40, L_000001f7ea956b40;
LS_000001f7ea958620_0_16 .concat [ 1 1 1 1], L_000001f7ea956b40, L_000001f7ea956b40, L_000001f7ea956b40, L_000001f7ea956b40;
LS_000001f7ea958620_1_0 .concat [ 4 4 4 4], LS_000001f7ea958620_0_0, LS_000001f7ea958620_0_4, LS_000001f7ea958620_0_8, LS_000001f7ea958620_0_12;
LS_000001f7ea958620_1_4 .concat [ 4 0 0 0], LS_000001f7ea958620_0_16;
L_000001f7ea958620 .concat [ 16 4 0 0], LS_000001f7ea958620_1_0, LS_000001f7ea958620_1_4;
L_000001f7ea956aa0 .concat [ 12 20 0 0], L_000001f7ea9449e0, L_000001f7ea958620;
S_000001f7ea8e8d90 .scope module, "ALU" "ALU" 3 62, 4 1 0, S_000001f7ea8eaca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "operand1";
    .port_info 2 /INPUT 32 "operand2";
    .port_info 3 /INPUT 4 "alu_control";
    .port_info 4 /OUTPUT 32 "alu_result";
v000001f7ea8d02e0_0 .net "alu_control", 3 0, v000001f7ea8d0560_0;  alias, 1 drivers
v000001f7ea8d0920_0 .var "alu_result", 31 0;
v000001f7ea8d0a60_0 .net "clk", 0 0, v000001f7ea945980_0;  alias, 1 drivers
v000001f7ea8d0880_0 .net "operand1", 31 0, L_000001f7ea8e4670;  alias, 1 drivers
v000001f7ea8d04c0_0 .net "operand2", 31 0, L_000001f7ea956aa0;  alias, 1 drivers
E_000001f7ea8f2000 .event anyedge, v000001f7ea8d02e0_0, v000001f7ea8d0880_0, v000001f7ea8d04c0_0;
S_000001f7ea8e8f20 .scope module, "ALUControl" "ALUControl" 3 52, 5 1 0, S_000001f7ea8eaca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /OUTPUT 4 "alu_control";
v000001f7ea8d0560_0 .var "alu_control", 3 0;
v000001f7ea8d09c0_0 .net "clk", 0 0, v000001f7ea945980_0;  alias, 1 drivers
v000001f7ea8d0e20_0 .net "funct3", 2 0, L_000001f7ea944a80;  alias, 1 drivers
E_000001f7ea8f2640 .event anyedge, v000001f7ea8d0e20_0;
S_000001f7ea8e2d00 .scope module, "Decoder" "Decoder" 3 29, 6 1 0, S_000001f7ea8eaca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 7 "opcode";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 12 "imm";
v000001f7ea8d07e0_0 .net "clk", 0 0, v000001f7ea945980_0;  alias, 1 drivers
v000001f7ea8d0600_0 .net "funct3", 2 0, L_000001f7ea944a80;  alias, 1 drivers
v000001f7ea8d0100_0 .net "imm", 11 0, L_000001f7ea9449e0;  alias, 1 drivers
v000001f7ea8d01a0_0 .net "instruction", 31 0, L_000001f7ea8e4600;  alias, 1 drivers
v000001f7ea8d0b00_0 .net "opcode", 6 0, L_000001f7ea946060;  alias, 1 drivers
v000001f7ea8d0ba0_0 .net "rd", 4 0, L_000001f7ea946560;  alias, 1 drivers
v000001f7ea8d0420_0 .net "rs1", 4 0, L_000001f7ea944940;  alias, 1 drivers
L_000001f7ea946060 .part L_000001f7ea8e4600, 0, 7;
L_000001f7ea946560 .part L_000001f7ea8e4600, 7, 5;
L_000001f7ea944a80 .part L_000001f7ea8e4600, 12, 3;
L_000001f7ea944940 .part L_000001f7ea8e4600, 15, 5;
L_000001f7ea9449e0 .part L_000001f7ea8e4600, 20, 12;
S_000001f7ea8e2e90 .scope module, "IMem" "IMem" 3 17, 7 1 0, S_000001f7ea8eaca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "instruction";
L_000001f7ea8e4600 .functor BUFZ 32, L_000001f7ea945ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f7ea8d0c40_0 .net *"_ivl_0", 31 0, L_000001f7ea945ac0;  1 drivers
v000001f7ea8d0380_0 .net *"_ivl_3", 7 0, L_000001f7ea945f20;  1 drivers
v000001f7ea8d0ce0_0 .net *"_ivl_4", 9 0, L_000001f7ea9464c0;  1 drivers
L_000001f7eacd00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f7ea8d0d80_0 .net *"_ivl_7", 1 0, L_000001f7eacd00d0;  1 drivers
v000001f7ea8d0ec0_0 .net "addr", 31 0, v000001f7ea944e40_0;  alias, 1 drivers
v000001f7ea8d0f60_0 .net "clk", 0 0, v000001f7ea945980_0;  alias, 1 drivers
v000001f7ea944b20_0 .net "instruction", 31 0, L_000001f7ea8e4600;  alias, 1 drivers
v000001f7ea945a20 .array "memory", 255 0, 31 0;
L_000001f7ea945ac0 .array/port v000001f7ea945a20, L_000001f7ea9464c0;
L_000001f7ea945f20 .part v000001f7ea944e40_0, 2, 8;
L_000001f7ea9464c0 .concat [ 8 2 0 0], L_000001f7ea945f20, L_000001f7eacd00d0;
S_000001f7ea8db280 .scope module, "PC" "PC" 3 8, 8 1 0, S_000001f7ea8eaca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000001f7ea944bc0_0 .net "clk", 0 0, v000001f7ea945980_0;  alias, 1 drivers
v000001f7ea945de0_0 .net "pc_in", 31 0, L_000001f7ea946600;  1 drivers
v000001f7ea944e40_0 .var "pc_out", 31 0;
v000001f7ea945160_0 .net "reset", 0 0, v000001f7ea946380_0;  alias, 1 drivers
E_000001f7ea8f1a80 .event posedge, v000001f7ea945160_0, v000001f7ea8d0a60_0;
S_000001f7ea8db410 .scope module, "RegisterFile" "RegisterFile" 3 42, 9 1 0, S_000001f7ea8eaca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_reg1";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "reg_write";
    .port_info 5 /OUTPUT 32 "read_data1";
L_000001f7eacd0160 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f7ea946740_0 .net/2u *"_ivl_0", 4 0, L_000001f7eacd0160;  1 drivers
L_000001f7eacd01f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f7ea945c00_0 .net *"_ivl_11", 1 0, L_000001f7eacd01f0;  1 drivers
v000001f7ea9452a0_0 .net *"_ivl_2", 0 0, L_000001f7ea956c80;  1 drivers
L_000001f7eacd01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f7ea9462e0_0 .net/2u *"_ivl_4", 31 0, L_000001f7eacd01a8;  1 drivers
v000001f7ea944d00_0 .net *"_ivl_6", 31 0, L_000001f7ea9584e0;  1 drivers
v000001f7ea9467e0_0 .net *"_ivl_8", 6 0, L_000001f7ea9570e0;  1 drivers
v000001f7ea944c60_0 .net "clk", 0 0, v000001f7ea945980_0;  alias, 1 drivers
v000001f7ea945020_0 .var/i "i", 31 0;
v000001f7ea945840_0 .net "read_data1", 31 0, L_000001f7ea957400;  alias, 1 drivers
v000001f7ea944da0_0 .net "read_reg1", 4 0, L_000001f7ea944940;  alias, 1 drivers
v000001f7ea944ee0_0 .net "reg_write", 0 0, L_000001f7eacd0118;  alias, 1 drivers
v000001f7ea946100 .array "register", 31 0, 31 0;
v000001f7ea944f80_0 .net "write_data", 31 0, L_000001f7ea8e43d0;  alias, 1 drivers
v000001f7ea9450c0_0 .net "write_reg", 4 0, L_000001f7ea946560;  alias, 1 drivers
E_000001f7ea8f1d40 .event posedge, v000001f7ea8d0a60_0;
L_000001f7ea956c80 .cmp/eq 5, L_000001f7ea944940, L_000001f7eacd0160;
L_000001f7ea9584e0 .array/port v000001f7ea946100, L_000001f7ea9570e0;
L_000001f7ea9570e0 .concat [ 5 2 0 0], L_000001f7ea944940, L_000001f7eacd01f0;
L_000001f7ea957400 .functor MUXZ 32, L_000001f7ea9584e0, L_000001f7eacd01a8, L_000001f7ea956c80, C4<>;
    .scope S_000001f7ea8db280;
T_0 ;
    %wait E_000001f7ea8f1a80;
    %load/vec4 v000001f7ea945160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7ea944e40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f7ea945de0_0;
    %assign/vec4 v000001f7ea944e40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f7ea8e2e90;
T_1 ;
    %vpi_call 7 11 "$readmemh", "program/i_type.txt", v000001f7ea945a20 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001f7ea8db410;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7ea945020_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f7ea945020_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001f7ea945020_0;
    %store/vec4a v000001f7ea946100, 4, 0;
    %load/vec4 v000001f7ea945020_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7ea945020_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_000001f7ea8db410;
T_3 ;
    %wait E_000001f7ea8f1d40;
    %load/vec4 v000001f7ea944ee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000001f7ea9450c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001f7ea944f80_0;
    %load/vec4 v000001f7ea9450c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7ea946100, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f7ea8e8f20;
T_4 ;
    %wait E_000001f7ea8f2640;
    %load/vec4 v000001f7ea8d0e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f7ea8d0560_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f7ea8d0560_0, 0, 4;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f7ea8d0560_0, 0, 4;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001f7ea8d0560_0, 0, 4;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f7ea8e8d90;
T_5 ;
    %wait E_000001f7ea8f2000;
    %load/vec4 v000001f7ea8d02e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000001f7ea8d0880_0;
    %load/vec4 v000001f7ea8d04c0_0;
    %and;
    %assign/vec4 v000001f7ea8d0920_0, 0;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000001f7ea8d0880_0;
    %load/vec4 v000001f7ea8d04c0_0;
    %or;
    %assign/vec4 v000001f7ea8d0920_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000001f7ea8d0880_0;
    %load/vec4 v000001f7ea8d04c0_0;
    %add;
    %assign/vec4 v000001f7ea8d0920_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000001f7ea8d0880_0;
    %load/vec4 v000001f7ea8d04c0_0;
    %sub;
    %assign/vec4 v000001f7ea8d0920_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000001f7ea8d0880_0;
    %load/vec4 v000001f7ea8d04c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v000001f7ea8d0920_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v000001f7ea8d0880_0;
    %load/vec4 v000001f7ea8d04c0_0;
    %or;
    %inv;
    %assign/vec4 v000001f7ea8d0920_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f7ea8eab10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7ea945980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7ea946380_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001f7ea8eab10;
T_7 ;
    %delay 1, 0;
    %load/vec4 v000001f7ea945980_0;
    %inv;
    %store/vec4 v000001f7ea945980_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f7ea8eab10;
T_8 ;
    %vpi_call 2 10 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f7ea8eab10 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001f7ea8eab10;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7ea946380_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7ea946380_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "tb/CPU_testbench.v";
    ".\src\CPU.v";
    ".\src\ALU.v";
    ".\src\ALUControl.v";
    ".\src\Decoder.v";
    ".\src\IMem.v";
    ".\src\PC.v";
    ".\src\RegisterFile.v";
