{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "4606b968-9f7c-4ac7-89bf-634febd2d53b",
   "metadata": {},
   "source": [
    "### Simulink Dilation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c43eb085-89d7-4ed0-a800-d8a2fd146db0",
   "metadata": {},
   "source": [
    "Thie notebook aims to demonstrate how a PYNQ board can be utilised to create a hardware accelerated (HWA) dilation filter. However, viewer discretion is advised as things may not go to plan :P\n",
    "\n",
    "We are basing our filter of the design of Mr David Northcote that is available from [\"StrathSDR's github\"](https://github.com/strath-sdr/pynq_sobel)."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "512df17a-024c-4593-8af8-37475c0ca256",
   "metadata": {},
   "source": [
    "### Image importing\n",
    "\n",
    "So, as per the fact that we are comparing our results to OpenCV; we are forced to utilise a different method reading images in. Thankfully, Python has a library called \"PIL\" (Python Image Library) that we can use. Combining it with \"numpy\", pythons maths magic, we are able to read images in as matrix's. Also, we need OS to get directories and whatnot magic we need. Other imports we will need are is to import time, for you know? Timing how long it takes."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "8ea552d9-da3a-480f-b1da-307b44795dce",
   "metadata": {},
   "outputs": [],
   "source": [
    "from PIL import Image\n",
    "import os\n",
    "import numpy as np\n",
    "import time"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "38dc51f4-9b66-4496-960d-aa9a6f1fb3fd",
   "metadata": {},
   "source": [
    "After these imports, it's time to read an image. For consistency, and because MATLAB, we are going to use Zesty Peppers; which we will be just call Peppers. (Copyright The MathWorks, Inc.)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "e2e19d66-d750-4a18-9abe-994e9fc9a0ce",
   "metadata": {},
   "outputs": [],
   "source": [
    "parent_dir = os.path.abspath(os.path.join(os.getcwd(), os.pardir, os.pardir))\n",
    "# parent_dir = os.path.abspath(os.path.join(os.getcwd(), os.pardir))\n",
    "# Since the image we want is in the parent dir to make things neater\n",
    "image_raw = Image.open(os.path.join(parent_dir, 'Peppers.jpg'))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "21ee9b26-fd7f-4b9b-aae0-8ef404f35950",
   "metadata": {},
   "source": [
    "It is important to note that we can use any image, as long as they are a standard 1920x180p, 32-bit image with a standard RGB colour range. Sorry any HSV lovers. To ensure this, let's force you to follow it (as well as some other shenanigans like padding the image and generating an array)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "13b0340c-41dd-463b-a86d-fad11f73f28b",
   "metadata": {},
   "outputs": [],
   "source": [
    "img_size = (1920,1080)\n",
    "\n",
    "# Resize and force to RGB colours\n",
    "img = image_raw.resize(img_size).convert('RGB')\n",
    "\n",
    "# Interpret as a 3D array of bytes\n",
    "img_arr = np.array(img, dtype=np.uint8)\n",
    "\n",
    "# Add extra padding to erode edge bits\n",
    "img_arr_padded = np.pad(img_arr, ((1,1),(1,1),(0,0)), 'symmetric')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "83a08260-956d-4553-b27b-034a348272ce",
   "metadata": {},
   "source": [
    "Quick info dump for you; 'uintx' refers to casting x to the number of bytes the stream is allowed to be. It's very important"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d67706b4-983c-4035-983e-67662823b789",
   "metadata": {},
   "source": [
    "### PL Business\n",
    "Remember when I said we imported everything we need?\n",
    "\n",
    "Yeah I lied.\n",
    "\n",
    "Time to import more. What we need to import now is overlay and allocate from PYNQ. What they do is allow us to allocate a buffer size (set buffer variable without giving it data) as well as being able to call our amazing .bit and .hwh to work for us."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "1424b378-2f0e-447d-857f-0bb7a29193bf",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from pynq import Overlay\n",
    "from pynq import allocate\n",
    "\n",
    "ol = Overlay(\"dilation.bit\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "72d77fca-39e6-479d-85e6-6d4bbafa2ba8",
   "metadata": {},
   "source": [
    "We can show you what is in the overlay, but we won't (just kidding)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "3b9f8bec-db23-4d76-b75f-79939f875d99",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/json": {
       "axi_dma_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xad7f01d8>",
        "driver": "<class 'pynq.lib.dma.DMA'>",
        "fullpath": "axi_dma_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI_LITE",
        "memtype": "REGISTER",
        "parameters": {
         "C_BASEADDR": "0x40400000",
         "C_DLYTMR_RESOLUTION": "125",
         "C_ENABLE_MULTI_CHANNEL": "0",
         "C_FAMILY": "zynq",
         "C_HIGHADDR": "0x4040FFFF",
         "C_INCLUDE_MM2S": "1",
         "C_INCLUDE_MM2S_DRE": "0",
         "C_INCLUDE_MM2S_SF": "1",
         "C_INCLUDE_S2MM": "1",
         "C_INCLUDE_S2MM_DRE": "0",
         "C_INCLUDE_S2MM_SF": "1",
         "C_INCLUDE_SG": "0",
         "C_INCREASE_THROUGHPUT": "0",
         "C_MICRO_DMA": "0",
         "C_MM2S_BURST_SIZE": "16",
         "C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH": "32",
         "C_M_AXIS_MM2S_TDATA_WIDTH": "32",
         "C_M_AXI_MM2S_ADDR_WIDTH": "32",
         "C_M_AXI_MM2S_DATA_WIDTH": "32",
         "C_M_AXI_S2MM_ADDR_WIDTH": "32",
         "C_M_AXI_S2MM_DATA_WIDTH": "32",
         "C_M_AXI_SG_ADDR_WIDTH": "32",
         "C_M_AXI_SG_DATA_WIDTH": "32",
         "C_NUM_MM2S_CHANNELS": "1",
         "C_NUM_S2MM_CHANNELS": "1",
         "C_PRMRY_IS_ACLK_ASYNC": "0",
         "C_S2MM_BURST_SIZE": "16",
         "C_SG_INCLUDE_STSCNTRL_STRM": "0",
         "C_SG_LENGTH_WIDTH": "26",
         "C_SG_USE_STSAPP_LENGTH": "0",
         "C_S_AXIS_S2MM_STS_TDATA_WIDTH": "32",
         "C_S_AXIS_S2MM_TDATA_WIDTH": "32",
         "C_S_AXI_LITE_ADDR_WIDTH": "10",
         "C_S_AXI_LITE_DATA_WIDTH": "32",
         "Component_Name": "design_1_axi_dma_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "c_addr_width": "32",
         "c_dlytmr_resolution": "125",
         "c_enable_multi_channel": "0",
         "c_include_mm2s": "1",
         "c_include_mm2s_dre": "0",
         "c_include_mm2s_sf": "1",
         "c_include_s2mm": "1",
         "c_include_s2mm_dre": "0",
         "c_include_s2mm_sf": "1",
         "c_include_sg": "0",
         "c_increase_throughput": "0",
         "c_m_axi_mm2s_data_width": "32",
         "c_m_axi_s2mm_data_width": "32",
         "c_m_axis_mm2s_tdata_width": "32",
         "c_micro_dma": "0",
         "c_mm2s_burst_size": "16",
         "c_num_mm2s_channels": "1",
         "c_num_s2mm_channels": "1",
         "c_prmry_is_aclk_async": "0",
         "c_s2mm_burst_size": "16",
         "c_s_axis_s2mm_tdata_width": "32",
         "c_sg_include_stscntrl_strm": "0",
         "c_sg_length_width": "26",
         "c_sg_use_stsapp_length": "0",
         "c_single_interface": "0"
        },
        "phys_addr": 1077936128,
        "registers": {
         "MM2S_CURDESC": {
          "access": "read-write",
          "address_offset": 8,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 12,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_DMACR": {
          "access": "read-write",
          "address_offset": 0,
          "description": "MM2S DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           }
          },
          "size": 32
         },
         "MM2S_DMASR": {
          "access": "read-write",
          "address_offset": 4,
          "description": "MM2S DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           }
          },
          "size": 32
         },
         "MM2S_LENGTH": {
          "access": "read-write",
          "address_offset": 40,
          "description": "MM2S DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "MM2S DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "MM2S_SA": {
          "access": "read-write",
          "address_offset": 24,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_SA_MSB": {
          "access": "read-write",
          "address_offset": 28,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC": {
          "access": "read-write",
          "address_offset": 16,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 20,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC": {
          "access": "read-write",
          "address_offset": 56,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 60,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_DA": {
          "access": "read-write",
          "address_offset": 72,
          "description": "S2MM DMA Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DA_MSB": {
          "access": "read-write",
          "address_offset": 76,
          "description": "S2MM Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DMACR": {
          "access": "read-write",
          "address_offset": 48,
          "description": "S2MM DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           }
          },
          "size": 32
         },
         "S2MM_DMASR": {
          "access": "read-write",
          "address_offset": 52,
          "description": "S2MM DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           }
          },
          "size": 32
         },
         "S2MM_LENGTH": {
          "access": "read-write",
          "address_offset": 88,
          "description": "S2MM DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "S2MM DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC": {
          "access": "read-write",
          "address_offset": 64,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 68,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "SG_CTL": {
          "access": "read-write",
          "address_offset": 44,
          "description": "Scatter/Gather User and Cache Control Register",
          "fields": {
           "SG_CACHE": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           },
           "SG_USER": {
            "access": "read-write",
            "bit_offset": 8,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_dma:7.1"
       },
       "axi_stream_morphingd_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xad7f01d8>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "axi_stream_morphingd_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "axi_stream_morphingd_config_s_axi",
        "memtype": "REGISTER",
        "parameters": {
         "C_AXI_STREAM_MORPHINGD_CONFIG_S_AXI_BASEADDR": "0x43C00000",
         "C_AXI_STREAM_MORPHINGD_CONFIG_S_AXI_HIGHADDR": "0x43C0FFFF",
         "Component_Name": "design_1_axi_stream_morphingd_0_0",
         "EDK_IPTYPE": "PERIPHERAL"
        },
        "phys_addr": 1136656384,
        "registers": {},
        "state": null,
        "type": "User_Company:SysGen:axi_stream_morphingd:1.0"
       },
       "processing_system7_0": {
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xad7f01d8>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "gpio": {},
        "interrupts": {},
        "parameters": {
         "C_BASEADDR": "0x00000000",
         "C_DM_WIDTH": "4",
         "C_DQS_WIDTH": "4",
         "C_DQ_WIDTH": "32",
         "C_EMIO_GPIO_WIDTH": "64",
         "C_EN_EMIO_ENET0": "0",
         "C_EN_EMIO_ENET1": "0",
         "C_EN_EMIO_PJTAG": "0",
         "C_EN_EMIO_TRACE": "0",
         "C_FCLK_CLK0_BUF": "TRUE",
         "C_FCLK_CLK1_BUF": "FALSE",
         "C_FCLK_CLK2_BUF": "FALSE",
         "C_FCLK_CLK3_BUF": "FALSE",
         "C_GP0_EN_MODIFIABLE_TXN": "1",
         "C_GP1_EN_MODIFIABLE_TXN": "1",
         "C_HIGHADDR": "0x1FFFFFFF",
         "C_INCLUDE_ACP_TRANS_CHECK": "0",
         "C_INCLUDE_TRACE_BUFFER": "0",
         "C_IRQ_F2P_MODE": "DIRECT",
         "C_MIO_PRIMITIVE": "54",
         "C_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP0_ID_WIDTH": "12",
         "C_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "C_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP1_ID_WIDTH": "12",
         "C_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "C_NUM_F2P_INTR_INPUTS": "1",
         "C_PACKAGE_NAME": "clg400",
         "C_PS7_SI_REV": "PRODUCTION",
         "C_S_AXI_ACP_ARUSER_VAL": "31",
         "C_S_AXI_ACP_AWUSER_VAL": "31",
         "C_S_AXI_ACP_ID_WIDTH": "3",
         "C_S_AXI_GP0_ID_WIDTH": "6",
         "C_S_AXI_GP1_ID_WIDTH": "6",
         "C_S_AXI_HP0_DATA_WIDTH": "64",
         "C_S_AXI_HP0_ID_WIDTH": "6",
         "C_S_AXI_HP1_DATA_WIDTH": "64",
         "C_S_AXI_HP1_ID_WIDTH": "6",
         "C_S_AXI_HP2_DATA_WIDTH": "64",
         "C_S_AXI_HP2_ID_WIDTH": "6",
         "C_S_AXI_HP3_DATA_WIDTH": "64",
         "C_S_AXI_HP3_ID_WIDTH": "6",
         "C_TRACE_BUFFER_CLOCK_DELAY": "12",
         "C_TRACE_BUFFER_FIFO_SIZE": "128",
         "C_TRACE_INTERNAL_WIDTH": "2",
         "C_TRACE_PIPELINE_WIDTH": "8",
         "C_USE_AXI_NONSECURE": "0",
         "C_USE_DEFAULT_ACP_USER_VAL": "0",
         "C_USE_M_AXI_GP0": "1",
         "C_USE_M_AXI_GP1": "0",
         "C_USE_S_AXI_ACP": "0",
         "C_USE_S_AXI_GP0": "0",
         "C_USE_S_AXI_GP1": "0",
         "C_USE_S_AXI_HP0": "1",
         "C_USE_S_AXI_HP1": "0",
         "C_USE_S_AXI_HP2": "1",
         "C_USE_S_AXI_HP3": "0",
         "Component_Name": "design_1_processing_system7_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "PCW_ACT_APU_PERIPHERAL_FREQMHZ": "650.000000",
         "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": "10.096154",
         "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": "125.000000",
         "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": "100.000000",
         "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": "50.000000",
         "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_UART_PERIPHERAL_FREQMHZ": "100.000000",
         "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_APU_CLK_RATIO_ENABLE": "6:2:1",
         "PCW_APU_PERIPHERAL_FREQMHZ": "650",
         "PCW_ARMPLL_CTRL_FBDIV": "26",
         "PCW_CAN0_BASEADDR": "0xE0008000",
         "PCW_CAN0_CAN0_IO": "<Select>",
         "PCW_CAN0_GRP_CLK_ENABLE": "0",
         "PCW_CAN0_GRP_CLK_IO": "<Select>",
         "PCW_CAN0_HIGHADDR": "0xE0008FFF",
         "PCW_CAN0_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN0_PERIPHERAL_ENABLE": "0",
         "PCW_CAN0_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN1_BASEADDR": "0xE0009000",
         "PCW_CAN1_CAN1_IO": "<Select>",
         "PCW_CAN1_GRP_CLK_ENABLE": "0",
         "PCW_CAN1_GRP_CLK_IO": "<Select>",
         "PCW_CAN1_HIGHADDR": "0xE0009FFF",
         "PCW_CAN1_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN1_PERIPHERAL_ENABLE": "0",
         "PCW_CAN1_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_CAN_PERIPHERAL_DIVISOR0": "1",
         "PCW_CAN_PERIPHERAL_DIVISOR1": "1",
         "PCW_CAN_PERIPHERAL_FREQMHZ": "100",
         "PCW_CAN_PERIPHERAL_VALID": "0",
         "PCW_CLK0_FREQ": "100000000",
         "PCW_CLK1_FREQ": "10000000",
         "PCW_CLK2_FREQ": "10000000",
         "PCW_CLK3_FREQ": "10000000",
         "PCW_CORE0_FIQ_INTR": "0",
         "PCW_CORE0_IRQ_INTR": "0",
         "PCW_CORE1_FIQ_INTR": "0",
         "PCW_CORE1_IRQ_INTR": "0",
         "PCW_CPU_CPU_6X4X_MAX_RANGE": "667",
         "PCW_CPU_CPU_PLL_FREQMHZ": "1300.000",
         "PCW_CPU_PERIPHERAL_CLKSRC": "ARM PLL",
         "PCW_CPU_PERIPHERAL_DIVISOR0": "2",
         "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": "50",
         "PCW_DCI_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DCI_PERIPHERAL_DIVISOR0": "52",
         "PCW_DCI_PERIPHERAL_DIVISOR1": "2",
         "PCW_DCI_PERIPHERAL_FREQMHZ": "10.159",
         "PCW_DDRPLL_CTRL_FBDIV": "21",
         "PCW_DDR_DDR_PLL_FREQMHZ": "1050.000",
         "PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
         "PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
         "PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DDR_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DDR_PERIPHERAL_DIVISOR0": "2",
         "PCW_DDR_PORT0_HPR_ENABLE": "0",
         "PCW_DDR_PORT1_HPR_ENABLE": "0",
         "PCW_DDR_PORT2_HPR_ENABLE": "0",
         "PCW_DDR_PORT3_HPR_ENABLE": "0",
         "PCW_DDR_PRIORITY_READPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_3": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_3": "<Select>",
         "PCW_DDR_RAM_BASEADDR": "0x00100000",
         "PCW_DDR_RAM_HIGHADDR": "0x1FFFFFFF",
         "PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DM_WIDTH": "4",
         "PCW_DQS_WIDTH": "4",
         "PCW_DQ_WIDTH": "32",
         "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": "<Select>",
         "PCW_DUAL_STACK_QSPI_DATA_MODE": "<Select>",
         "PCW_ENET0_BASEADDR": "0xE000B000",
         "PCW_ENET0_ENET0_IO": "MIO 16 .. 27",
         "PCW_ENET0_GRP_MDIO_ENABLE": "1",
         "PCW_ENET0_GRP_MDIO_IO": "MIO 52 .. 53",
         "PCW_ENET0_HIGHADDR": "0xE000BFFF",
         "PCW_ENET0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET0_PERIPHERAL_DIVISOR0": "8",
         "PCW_ENET0_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET0_PERIPHERAL_ENABLE": "1",
         "PCW_ENET0_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET0_RESET_ENABLE": "1",
         "PCW_ENET0_RESET_IO": "MIO 9",
         "PCW_ENET1_BASEADDR": "0xE000C000",
         "PCW_ENET1_ENET1_IO": "<Select>",
         "PCW_ENET1_GRP_MDIO_ENABLE": "0",
         "PCW_ENET1_GRP_MDIO_IO": "<Select>",
         "PCW_ENET1_HIGHADDR": "0xE000CFFF",
         "PCW_ENET1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET1_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET1_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET1_PERIPHERAL_ENABLE": "0",
         "PCW_ENET1_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET1_RESET_ENABLE": "0",
         "PCW_ENET1_RESET_IO": "<Select>",
         "PCW_ENET_RESET_ENABLE": "1",
         "PCW_ENET_RESET_POLARITY": "Active Low",
         "PCW_ENET_RESET_SELECT": "Share reset pin",
         "PCW_EN_4K_TIMER": "0",
         "PCW_EN_CAN0": "0",
         "PCW_EN_CAN1": "0",
         "PCW_EN_CLK0_PORT": "1",
         "PCW_EN_CLK1_PORT": "0",
         "PCW_EN_CLK2_PORT": "0",
         "PCW_EN_CLK3_PORT": "0",
         "PCW_EN_CLKTRIG0_PORT": "0",
         "PCW_EN_CLKTRIG1_PORT": "0",
         "PCW_EN_CLKTRIG2_PORT": "0",
         "PCW_EN_CLKTRIG3_PORT": "0",
         "PCW_EN_DDR": "1",
         "PCW_EN_EMIO_CAN0": "0",
         "PCW_EN_EMIO_CAN1": "0",
         "PCW_EN_EMIO_CD_SDIO0": "0",
         "PCW_EN_EMIO_CD_SDIO1": "0",
         "PCW_EN_EMIO_ENET0": "0",
         "PCW_EN_EMIO_ENET1": "0",
         "PCW_EN_EMIO_GPIO": "0",
         "PCW_EN_EMIO_I2C0": "0",
         "PCW_EN_EMIO_I2C1": "0",
         "PCW_EN_EMIO_MODEM_UART0": "0",
         "PCW_EN_EMIO_MODEM_UART1": "0",
         "PCW_EN_EMIO_PJTAG": "0",
         "PCW_EN_EMIO_SDIO0": "0",
         "PCW_EN_EMIO_SDIO1": "0",
         "PCW_EN_EMIO_SPI0": "0",
         "PCW_EN_EMIO_SPI1": "0",
         "PCW_EN_EMIO_SRAM_INT": "0",
         "PCW_EN_EMIO_TRACE": "0",
         "PCW_EN_EMIO_TTC0": "0",
         "PCW_EN_EMIO_TTC1": "0",
         "PCW_EN_EMIO_UART0": "0",
         "PCW_EN_EMIO_UART1": "0",
         "PCW_EN_EMIO_WDT": "0",
         "PCW_EN_EMIO_WP_SDIO0": "0",
         "PCW_EN_EMIO_WP_SDIO1": "0",
         "PCW_EN_ENET0": "1",
         "PCW_EN_ENET1": "0",
         "PCW_EN_GPIO": "1",
         "PCW_EN_I2C0": "0",
         "PCW_EN_I2C1": "0",
         "PCW_EN_MODEM_UART0": "0",
         "PCW_EN_MODEM_UART1": "0",
         "PCW_EN_PJTAG": "0",
         "PCW_EN_PTP_ENET0": "0",
         "PCW_EN_PTP_ENET1": "0",
         "PCW_EN_QSPI": "1",
         "PCW_EN_RST0_PORT": "1",
         "PCW_EN_RST1_PORT": "0",
         "PCW_EN_RST2_PORT": "0",
         "PCW_EN_RST3_PORT": "0",
         "PCW_EN_SDIO0": "1",
         "PCW_EN_SDIO1": "0",
         "PCW_EN_SMC": "0",
         "PCW_EN_SPI0": "0",
         "PCW_EN_SPI1": "0",
         "PCW_EN_TRACE": "0",
         "PCW_EN_TTC0": "0",
         "PCW_EN_TTC1": "0",
         "PCW_EN_UART0": "1",
         "PCW_EN_UART1": "0",
         "PCW_EN_USB0": "1",
         "PCW_EN_USB1": "0",
         "PCW_EN_WDT": "0",
         "PCW_FCLK0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK0_PERIPHERAL_DIVISOR0": "5",
         "PCW_FCLK0_PERIPHERAL_DIVISOR1": "2",
         "PCW_FCLK1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK1_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK2_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK2_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK3_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK3_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK3_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK_CLK0_BUF": "TRUE",
         "PCW_FCLK_CLK1_BUF": "FALSE",
         "PCW_FCLK_CLK2_BUF": "FALSE",
         "PCW_FCLK_CLK3_BUF": "FALSE",
         "PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
         "PCW_FPGA1_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA2_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA3_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA_FCLK0_ENABLE": "1",
         "PCW_FPGA_FCLK1_ENABLE": "0",
         "PCW_FPGA_FCLK2_ENABLE": "0",
         "PCW_FPGA_FCLK3_ENABLE": "0",
         "PCW_FTM_CTI_IN0": "<Select>",
         "PCW_FTM_CTI_IN1": "<Select>",
         "PCW_FTM_CTI_IN2": "<Select>",
         "PCW_FTM_CTI_IN3": "<Select>",
         "PCW_FTM_CTI_OUT0": "<Select>",
         "PCW_FTM_CTI_OUT1": "<Select>",
         "PCW_FTM_CTI_OUT2": "<Select>",
         "PCW_FTM_CTI_OUT3": "<Select>",
         "PCW_GP0_EN_MODIFIABLE_TXN": "1",
         "PCW_GP0_NUM_READ_THREADS": "4",
         "PCW_GP0_NUM_WRITE_THREADS": "4",
         "PCW_GP1_EN_MODIFIABLE_TXN": "1",
         "PCW_GP1_NUM_READ_THREADS": "4",
         "PCW_GP1_NUM_WRITE_THREADS": "4",
         "PCW_GPIO_BASEADDR": "0xE000A000",
         "PCW_GPIO_EMIO_GPIO_ENABLE": "0",
         "PCW_GPIO_EMIO_GPIO_IO": "<Select>",
         "PCW_GPIO_EMIO_GPIO_WIDTH": "64",
         "PCW_GPIO_HIGHADDR": "0xE000AFFF",
         "PCW_GPIO_MIO_GPIO_ENABLE": "1",
         "PCW_GPIO_MIO_GPIO_IO": "MIO",
         "PCW_GPIO_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_BASEADDR": "0xE0004000",
         "PCW_I2C0_GRP_INT_ENABLE": "0",
         "PCW_I2C0_GRP_INT_IO": "<Select>",
         "PCW_I2C0_HIGHADDR": "0xE0004FFF",
         "PCW_I2C0_I2C0_IO": "<Select>",
         "PCW_I2C0_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_RESET_ENABLE": "0",
         "PCW_I2C0_RESET_IO": "<Select>",
         "PCW_I2C1_BASEADDR": "0xE0005000",
         "PCW_I2C1_GRP_INT_ENABLE": "0",
         "PCW_I2C1_GRP_INT_IO": "<Select>",
         "PCW_I2C1_HIGHADDR": "0xE0005FFF",
         "PCW_I2C1_I2C1_IO": "<Select>",
         "PCW_I2C1_PERIPHERAL_ENABLE": "0",
         "PCW_I2C1_RESET_ENABLE": "0",
         "PCW_I2C1_RESET_IO": "<Select>",
         "PCW_I2C_PERIPHERAL_FREQMHZ": "25",
         "PCW_I2C_RESET_ENABLE": "1",
         "PCW_I2C_RESET_POLARITY": "Active Low",
         "PCW_I2C_RESET_SELECT": "<Select>",
         "PCW_IMPORT_BOARD_PRESET": "None",
         "PCW_INCLUDE_ACP_TRANS_CHECK": "0",
         "PCW_INCLUDE_TRACE_BUFFER": "0",
         "PCW_IOPLL_CTRL_FBDIV": "20",
         "PCW_IO_IO_PLL_FREQMHZ": "1000.000",
         "PCW_IRQ_F2P_INTR": "0",
         "PCW_IRQ_F2P_MODE": "DIRECT",
         "PCW_MIO_0_DIRECTION": "inout",
         "PCW_MIO_0_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_0_PULLUP": "enabled",
         "PCW_MIO_0_SLEW": "slow",
         "PCW_MIO_10_DIRECTION": "inout",
         "PCW_MIO_10_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_10_PULLUP": "enabled",
         "PCW_MIO_10_SLEW": "slow",
         "PCW_MIO_11_DIRECTION": "inout",
         "PCW_MIO_11_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_11_PULLUP": "enabled",
         "PCW_MIO_11_SLEW": "slow",
         "PCW_MIO_12_DIRECTION": "inout",
         "PCW_MIO_12_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_12_PULLUP": "enabled",
         "PCW_MIO_12_SLEW": "slow",
         "PCW_MIO_13_DIRECTION": "inout",
         "PCW_MIO_13_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_13_PULLUP": "enabled",
         "PCW_MIO_13_SLEW": "slow",
         "PCW_MIO_14_DIRECTION": "in",
         "PCW_MIO_14_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_14_PULLUP": "enabled",
         "PCW_MIO_14_SLEW": "slow",
         "PCW_MIO_15_DIRECTION": "out",
         "PCW_MIO_15_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_15_PULLUP": "enabled",
         "PCW_MIO_15_SLEW": "slow",
         "PCW_MIO_16_DIRECTION": "out",
         "PCW_MIO_16_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_16_PULLUP": "enabled",
         "PCW_MIO_16_SLEW": "slow",
         "PCW_MIO_17_DIRECTION": "out",
         "PCW_MIO_17_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_17_PULLUP": "enabled",
         "PCW_MIO_17_SLEW": "slow",
         "PCW_MIO_18_DIRECTION": "out",
         "PCW_MIO_18_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_18_PULLUP": "enabled",
         "PCW_MIO_18_SLEW": "slow",
         "PCW_MIO_19_DIRECTION": "out",
         "PCW_MIO_19_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_19_PULLUP": "enabled",
         "PCW_MIO_19_SLEW": "slow",
         "PCW_MIO_1_DIRECTION": "out",
         "PCW_MIO_1_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_1_PULLUP": "enabled",
         "PCW_MIO_1_SLEW": "slow",
         "PCW_MIO_20_DIRECTION": "out",
         "PCW_MIO_20_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_20_PULLUP": "enabled",
         "PCW_MIO_20_SLEW": "slow",
         "PCW_MIO_21_DIRECTION": "out",
         "PCW_MIO_21_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_21_PULLUP": "enabled",
         "PCW_MIO_21_SLEW": "slow",
         "PCW_MIO_22_DIRECTION": "in",
         "PCW_MIO_22_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_22_PULLUP": "enabled",
         "PCW_MIO_22_SLEW": "slow",
         "PCW_MIO_23_DIRECTION": "in",
         "PCW_MIO_23_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_23_PULLUP": "enabled",
         "PCW_MIO_23_SLEW": "slow",
         "PCW_MIO_24_DIRECTION": "in",
         "PCW_MIO_24_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_24_PULLUP": "enabled",
         "PCW_MIO_24_SLEW": "slow",
         "PCW_MIO_25_DIRECTION": "in",
         "PCW_MIO_25_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_25_PULLUP": "enabled",
         "PCW_MIO_25_SLEW": "slow",
         "PCW_MIO_26_DIRECTION": "in",
         "PCW_MIO_26_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_26_PULLUP": "enabled",
         "PCW_MIO_26_SLEW": "slow",
         "PCW_MIO_27_DIRECTION": "in",
         "PCW_MIO_27_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_27_PULLUP": "enabled",
         "PCW_MIO_27_SLEW": "slow",
         "PCW_MIO_28_DIRECTION": "inout",
         "PCW_MIO_28_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_28_PULLUP": "enabled",
         "PCW_MIO_28_SLEW": "slow",
         "PCW_MIO_29_DIRECTION": "in",
         "PCW_MIO_29_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_29_PULLUP": "enabled",
         "PCW_MIO_29_SLEW": "slow",
         "PCW_MIO_2_DIRECTION": "inout",
         "PCW_MIO_2_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_2_PULLUP": "disabled",
         "PCW_MIO_2_SLEW": "slow",
         "PCW_MIO_30_DIRECTION": "out",
         "PCW_MIO_30_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_30_PULLUP": "enabled",
         "PCW_MIO_30_SLEW": "slow",
         "PCW_MIO_31_DIRECTION": "in",
         "PCW_MIO_31_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_31_PULLUP": "enabled",
         "PCW_MIO_31_SLEW": "slow",
         "PCW_MIO_32_DIRECTION": "inout",
         "PCW_MIO_32_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_32_PULLUP": "enabled",
         "PCW_MIO_32_SLEW": "slow",
         "PCW_MIO_33_DIRECTION": "inout",
         "PCW_MIO_33_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_33_PULLUP": "enabled",
         "PCW_MIO_33_SLEW": "slow",
         "PCW_MIO_34_DIRECTION": "inout",
         "PCW_MIO_34_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_34_PULLUP": "enabled",
         "PCW_MIO_34_SLEW": "slow",
         "PCW_MIO_35_DIRECTION": "inout",
         "PCW_MIO_35_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_35_PULLUP": "enabled",
         "PCW_MIO_35_SLEW": "slow",
         "PCW_MIO_36_DIRECTION": "in",
         "PCW_MIO_36_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_36_PULLUP": "enabled",
         "PCW_MIO_36_SLEW": "slow",
         "PCW_MIO_37_DIRECTION": "inout",
         "PCW_MIO_37_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_37_PULLUP": "enabled",
         "PCW_MIO_37_SLEW": "slow",
         "PCW_MIO_38_DIRECTION": "inout",
         "PCW_MIO_38_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_38_PULLUP": "enabled",
         "PCW_MIO_38_SLEW": "slow",
         "PCW_MIO_39_DIRECTION": "inout",
         "PCW_MIO_39_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_39_PULLUP": "enabled",
         "PCW_MIO_39_SLEW": "slow",
         "PCW_MIO_3_DIRECTION": "inout",
         "PCW_MIO_3_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_3_PULLUP": "disabled",
         "PCW_MIO_3_SLEW": "slow",
         "PCW_MIO_40_DIRECTION": "inout",
         "PCW_MIO_40_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_40_PULLUP": "enabled",
         "PCW_MIO_40_SLEW": "slow",
         "PCW_MIO_41_DIRECTION": "inout",
         "PCW_MIO_41_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_41_PULLUP": "enabled",
         "PCW_MIO_41_SLEW": "slow",
         "PCW_MIO_42_DIRECTION": "inout",
         "PCW_MIO_42_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_42_PULLUP": "enabled",
         "PCW_MIO_42_SLEW": "slow",
         "PCW_MIO_43_DIRECTION": "inout",
         "PCW_MIO_43_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_43_PULLUP": "enabled",
         "PCW_MIO_43_SLEW": "slow",
         "PCW_MIO_44_DIRECTION": "inout",
         "PCW_MIO_44_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_44_PULLUP": "enabled",
         "PCW_MIO_44_SLEW": "slow",
         "PCW_MIO_45_DIRECTION": "inout",
         "PCW_MIO_45_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_45_PULLUP": "enabled",
         "PCW_MIO_45_SLEW": "slow",
         "PCW_MIO_46_DIRECTION": "out",
         "PCW_MIO_46_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_46_PULLUP": "enabled",
         "PCW_MIO_46_SLEW": "slow",
         "PCW_MIO_47_DIRECTION": "in",
         "PCW_MIO_47_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_47_PULLUP": "enabled",
         "PCW_MIO_47_SLEW": "slow",
         "PCW_MIO_48_DIRECTION": "inout",
         "PCW_MIO_48_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_48_PULLUP": "enabled",
         "PCW_MIO_48_SLEW": "slow",
         "PCW_MIO_49_DIRECTION": "inout",
         "PCW_MIO_49_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_49_PULLUP": "enabled",
         "PCW_MIO_49_SLEW": "slow",
         "PCW_MIO_4_DIRECTION": "inout",
         "PCW_MIO_4_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_4_PULLUP": "disabled",
         "PCW_MIO_4_SLEW": "slow",
         "PCW_MIO_50_DIRECTION": "inout",
         "PCW_MIO_50_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_50_PULLUP": "enabled",
         "PCW_MIO_50_SLEW": "slow",
         "PCW_MIO_51_DIRECTION": "inout",
         "PCW_MIO_51_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_51_PULLUP": "enabled",
         "PCW_MIO_51_SLEW": "slow",
         "PCW_MIO_52_DIRECTION": "out",
         "PCW_MIO_52_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_52_PULLUP": "enabled",
         "PCW_MIO_52_SLEW": "slow",
         "PCW_MIO_53_DIRECTION": "inout",
         "PCW_MIO_53_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_53_PULLUP": "enabled",
         "PCW_MIO_53_SLEW": "slow",
         "PCW_MIO_5_DIRECTION": "inout",
         "PCW_MIO_5_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_5_PULLUP": "disabled",
         "PCW_MIO_5_SLEW": "slow",
         "PCW_MIO_6_DIRECTION": "out",
         "PCW_MIO_6_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_6_PULLUP": "disabled",
         "PCW_MIO_6_SLEW": "slow",
         "PCW_MIO_7_DIRECTION": "out",
         "PCW_MIO_7_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_7_PULLUP": "disabled",
         "PCW_MIO_7_SLEW": "slow",
         "PCW_MIO_8_DIRECTION": "out",
         "PCW_MIO_8_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_8_PULLUP": "disabled",
         "PCW_MIO_8_SLEW": "slow",
         "PCW_MIO_9_DIRECTION": "out",
         "PCW_MIO_9_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_9_PULLUP": "enabled",
         "PCW_MIO_9_SLEW": "slow",
         "PCW_MIO_PRIMITIVE": "54",
         "PCW_MIO_TREE_PERIPHERALS": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0",
         "PCW_MIO_TREE_SIGNALS": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio",
         "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP0_FREQMHZ": "10",
         "PCW_M_AXI_GP0_ID_WIDTH": "12",
         "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP1_FREQMHZ": "10",
         "PCW_M_AXI_GP1_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "PCW_NAND_CYCLES_T_AR": "1",
         "PCW_NAND_CYCLES_T_CLR": "1",
         "PCW_NAND_CYCLES_T_RC": "11",
         "PCW_NAND_CYCLES_T_REA": "1",
         "PCW_NAND_CYCLES_T_RR": "1",
         "PCW_NAND_CYCLES_T_WC": "11",
         "PCW_NAND_CYCLES_T_WP": "1",
         "PCW_NAND_GRP_D8_ENABLE": "0",
         "PCW_NAND_GRP_D8_IO": "<Select>",
         "PCW_NAND_NAND_IO": "<Select>",
         "PCW_NAND_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_CS0_T_CEOE": "1",
         "PCW_NOR_CS0_T_PC": "1",
         "PCW_NOR_CS0_T_RC": "11",
         "PCW_NOR_CS0_T_TR": "1",
         "PCW_NOR_CS0_T_WC": "11",
         "PCW_NOR_CS0_T_WP": "1",
         "PCW_NOR_CS0_WE_TIME": "0",
         "PCW_NOR_CS1_T_CEOE": "1",
         "PCW_NOR_CS1_T_PC": "1",
         "PCW_NOR_CS1_T_RC": "11",
         "PCW_NOR_CS1_T_TR": "1",
         "PCW_NOR_CS1_T_WC": "11",
         "PCW_NOR_CS1_T_WP": "1",
         "PCW_NOR_CS1_WE_TIME": "0",
         "PCW_NOR_GRP_A25_ENABLE": "0",
         "PCW_NOR_GRP_A25_IO": "<Select>",
         "PCW_NOR_GRP_CS0_ENABLE": "0",
         "PCW_NOR_GRP_CS0_IO": "<Select>",
         "PCW_NOR_GRP_CS1_ENABLE": "0",
         "PCW_NOR_GRP_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS0_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS0_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS1_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_INT_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_INT_IO": "<Select>",
         "PCW_NOR_NOR_IO": "<Select>",
         "PCW_NOR_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_SRAM_CS0_T_CEOE": "1",
         "PCW_NOR_SRAM_CS0_T_PC": "1",
         "PCW_NOR_SRAM_CS0_T_RC": "11",
         "PCW_NOR_SRAM_CS0_T_TR": "1",
         "PCW_NOR_SRAM_CS0_T_WC": "11",
         "PCW_NOR_SRAM_CS0_T_WP": "1",
         "PCW_NOR_SRAM_CS0_WE_TIME": "0",
         "PCW_NOR_SRAM_CS1_T_CEOE": "1",
         "PCW_NOR_SRAM_CS1_T_PC": "1",
         "PCW_NOR_SRAM_CS1_T_RC": "11",
         "PCW_NOR_SRAM_CS1_T_TR": "1",
         "PCW_NOR_SRAM_CS1_T_WC": "11",
         "PCW_NOR_SRAM_CS1_T_WP": "1",
         "PCW_NOR_SRAM_CS1_WE_TIME": "0",
         "PCW_NUM_F2P_INTR_INPUTS": "1",
         "PCW_OVERRIDE_BASIC_CLOCK": "0",
         "PCW_P2F_CAN0_INTR": "0",
         "PCW_P2F_CAN1_INTR": "0",
         "PCW_P2F_CTI_INTR": "0",
         "PCW_P2F_DMAC0_INTR": "0",
         "PCW_P2F_DMAC1_INTR": "0",
         "PCW_P2F_DMAC2_INTR": "0",
         "PCW_P2F_DMAC3_INTR": "0",
         "PCW_P2F_DMAC4_INTR": "0",
         "PCW_P2F_DMAC5_INTR": "0",
         "PCW_P2F_DMAC6_INTR": "0",
         "PCW_P2F_DMAC7_INTR": "0",
         "PCW_P2F_DMAC_ABORT_INTR": "0",
         "PCW_P2F_ENET0_INTR": "0",
         "PCW_P2F_ENET1_INTR": "0",
         "PCW_P2F_GPIO_INTR": "0",
         "PCW_P2F_I2C0_INTR": "0",
         "PCW_P2F_I2C1_INTR": "0",
         "PCW_P2F_QSPI_INTR": "0",
         "PCW_P2F_SDIO0_INTR": "0",
         "PCW_P2F_SDIO1_INTR": "0",
         "PCW_P2F_SMC_INTR": "0",
         "PCW_P2F_SPI0_INTR": "0",
         "PCW_P2F_SPI1_INTR": "0",
         "PCW_P2F_UART0_INTR": "0",
         "PCW_P2F_UART1_INTR": "0",
         "PCW_P2F_USB0_INTR": "0",
         "PCW_P2F_USB1_INTR": "0",
         "PCW_PACKAGE_DDR_BOARD_DELAY0": "0.279",
         "PCW_PACKAGE_DDR_BOARD_DELAY1": "0.260",
         "PCW_PACKAGE_DDR_BOARD_DELAY2": "0.085",
         "PCW_PACKAGE_DDR_BOARD_DELAY3": "0.092",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": "-0.051",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": "-0.006",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": "-0.009",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": "-0.033",
         "PCW_PACKAGE_NAME": "clg400",
         "PCW_PCAP_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_PCAP_PERIPHERAL_DIVISOR0": "5",
         "PCW_PCAP_PERIPHERAL_FREQMHZ": "200",
         "PCW_PERIPHERAL_BOARD_PRESET": "None",
         "PCW_PJTAG_PERIPHERAL_ENABLE": "0",
         "PCW_PJTAG_PJTAG_IO": "<Select>",
         "PCW_PLL_BYPASSMODE_ENABLE": "0",
         "PCW_PRESET_BANK0_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PRESET_BANK1_VOLTAGE": "LVCMOS 1.8V",
         "PCW_PS7_SI_REV": "PRODUCTION",
         "PCW_QSPI_GRP_FBCLK_ENABLE": "1",
         "PCW_QSPI_GRP_FBCLK_IO": "MIO 8",
         "PCW_QSPI_GRP_IO1_ENABLE": "0",
         "PCW_QSPI_GRP_IO1_IO": "<Select>",
         "PCW_QSPI_GRP_SINGLE_SS_ENABLE": "1",
         "PCW_QSPI_GRP_SINGLE_SS_IO": "MIO 1 .. 6",
         "PCW_QSPI_GRP_SS1_ENABLE": "0",
         "PCW_QSPI_GRP_SS1_IO": "<Select>",
         "PCW_QSPI_INTERNAL_HIGHADDRESS": "0xFCFFFFFF",
         "PCW_QSPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_QSPI_PERIPHERAL_DIVISOR0": "5",
         "PCW_QSPI_PERIPHERAL_ENABLE": "1",
         "PCW_QSPI_PERIPHERAL_FREQMHZ": "200",
         "PCW_QSPI_QSPI_IO": "MIO 1 .. 6",
         "PCW_SD0_GRP_CD_ENABLE": "1",
         "PCW_SD0_GRP_CD_IO": "MIO 47",
         "PCW_SD0_GRP_POW_ENABLE": "0",
         "PCW_SD0_GRP_POW_IO": "<Select>",
         "PCW_SD0_GRP_WP_ENABLE": "0",
         "PCW_SD0_GRP_WP_IO": "<Select>",
         "PCW_SD0_PERIPHERAL_ENABLE": "1",
         "PCW_SD0_SD0_IO": "MIO 40 .. 45",
         "PCW_SD1_GRP_CD_ENABLE": "0",
         "PCW_SD1_GRP_CD_IO": "<Select>",
         "PCW_SD1_GRP_POW_ENABLE": "0",
         "PCW_SD1_GRP_POW_IO": "<Select>",
         "PCW_SD1_GRP_WP_ENABLE": "0",
         "PCW_SD1_GRP_WP_IO": "<Select>",
         "PCW_SD1_PERIPHERAL_ENABLE": "0",
         "PCW_SD1_SD1_IO": "<Select>",
         "PCW_SDIO0_BASEADDR": "0xE0100000",
         "PCW_SDIO0_HIGHADDR": "0xE0100FFF",
         "PCW_SDIO1_BASEADDR": "0xE0101000",
         "PCW_SDIO1_HIGHADDR": "0xE0101FFF",
         "PCW_SDIO_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SDIO_PERIPHERAL_DIVISOR0": "20",
         "PCW_SDIO_PERIPHERAL_FREQMHZ": "50",
         "PCW_SDIO_PERIPHERAL_VALID": "1",
         "PCW_SINGLE_QSPI_DATA_MODE": "x4",
         "PCW_SMC_CYCLE_T0": "NA",
         "PCW_SMC_CYCLE_T1": "NA",
         "PCW_SMC_CYCLE_T2": "NA",
         "PCW_SMC_CYCLE_T3": "NA",
         "PCW_SMC_CYCLE_T4": "NA",
         "PCW_SMC_CYCLE_T5": "NA",
         "PCW_SMC_CYCLE_T6": "NA",
         "PCW_SMC_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SMC_PERIPHERAL_DIVISOR0": "1",
         "PCW_SMC_PERIPHERAL_FREQMHZ": "100",
         "PCW_SMC_PERIPHERAL_VALID": "0",
         "PCW_SPI0_BASEADDR": "0xE0006000",
         "PCW_SPI0_GRP_SS0_ENABLE": "0",
         "PCW_SPI0_GRP_SS0_IO": "<Select>",
         "PCW_SPI0_GRP_SS1_ENABLE": "0",
         "PCW_SPI0_GRP_SS1_IO": "<Select>",
         "PCW_SPI0_GRP_SS2_ENABLE": "0",
         "PCW_SPI0_GRP_SS2_IO": "<Select>",
         "PCW_SPI0_HIGHADDR": "0xE0006FFF",
         "PCW_SPI0_PERIPHERAL_ENABLE": "0",
         "PCW_SPI0_SPI0_IO": "<Select>",
         "PCW_SPI1_BASEADDR": "0xE0007000",
         "PCW_SPI1_GRP_SS0_ENABLE": "0",
         "PCW_SPI1_GRP_SS0_IO": "<Select>",
         "PCW_SPI1_GRP_SS1_ENABLE": "0",
         "PCW_SPI1_GRP_SS1_IO": "<Select>",
         "PCW_SPI1_GRP_SS2_ENABLE": "0",
         "PCW_SPI1_GRP_SS2_IO": "<Select>",
         "PCW_SPI1_HIGHADDR": "0xE0007FFF",
         "PCW_SPI1_PERIPHERAL_ENABLE": "0",
         "PCW_SPI1_SPI1_IO": "<Select>",
         "PCW_SPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_SPI_PERIPHERAL_FREQMHZ": "166.666666",
         "PCW_SPI_PERIPHERAL_VALID": "0",
         "PCW_S_AXI_ACP_ARUSER_VAL": "31",
         "PCW_S_AXI_ACP_AWUSER_VAL": "31",
         "PCW_S_AXI_ACP_FREQMHZ": "10",
         "PCW_S_AXI_ACP_ID_WIDTH": "3",
         "PCW_S_AXI_GP0_FREQMHZ": "10",
         "PCW_S_AXI_GP0_ID_WIDTH": "6",
         "PCW_S_AXI_GP1_FREQMHZ": "10",
         "PCW_S_AXI_GP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP0_DATA_WIDTH": "64",
         "PCW_S_AXI_HP0_FREQMHZ": "10",
         "PCW_S_AXI_HP0_ID_WIDTH": "6",
         "PCW_S_AXI_HP1_DATA_WIDTH": "64",
         "PCW_S_AXI_HP1_FREQMHZ": "10",
         "PCW_S_AXI_HP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP2_DATA_WIDTH": "64",
         "PCW_S_AXI_HP2_FREQMHZ": "10",
         "PCW_S_AXI_HP2_ID_WIDTH": "6",
         "PCW_S_AXI_HP3_DATA_WIDTH": "64",
         "PCW_S_AXI_HP3_FREQMHZ": "10",
         "PCW_S_AXI_HP3_ID_WIDTH": "6",
         "PCW_TPIU_PERIPHERAL_CLKSRC": "External",
         "PCW_TPIU_PERIPHERAL_DIVISOR0": "1",
         "PCW_TPIU_PERIPHERAL_FREQMHZ": "200",
         "PCW_TRACE_BUFFER_CLOCK_DELAY": "12",
         "PCW_TRACE_BUFFER_FIFO_SIZE": "128",
         "PCW_TRACE_GRP_16BIT_ENABLE": "0",
         "PCW_TRACE_GRP_16BIT_IO": "<Select>",
         "PCW_TRACE_GRP_2BIT_ENABLE": "0",
         "PCW_TRACE_GRP_2BIT_IO": "<Select>",
         "PCW_TRACE_GRP_32BIT_ENABLE": "0",
         "PCW_TRACE_GRP_32BIT_IO": "<Select>",
         "PCW_TRACE_GRP_4BIT_ENABLE": "0",
         "PCW_TRACE_GRP_4BIT_IO": "<Select>",
         "PCW_TRACE_GRP_8BIT_ENABLE": "0",
         "PCW_TRACE_GRP_8BIT_IO": "<Select>",
         "PCW_TRACE_INTERNAL_WIDTH": "2",
         "PCW_TRACE_PERIPHERAL_ENABLE": "0",
         "PCW_TRACE_PIPELINE_WIDTH": "8",
         "PCW_TRACE_TRACE_IO": "<Select>",
         "PCW_TTC0_BASEADDR": "0xE0104000",
         "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_HIGHADDR": "0xE0104fff",
         "PCW_TTC0_PERIPHERAL_ENABLE": "0",
         "PCW_TTC0_TTC0_IO": "<Select>",
         "PCW_TTC1_BASEADDR": "0xE0105000",
         "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_HIGHADDR": "0xE0105fff",
         "PCW_TTC1_PERIPHERAL_ENABLE": "0",
         "PCW_TTC1_TTC1_IO": "<Select>",
         "PCW_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_UART0_BASEADDR": "0xE0000000",
         "PCW_UART0_BAUD_RATE": "115200",
         "PCW_UART0_GRP_FULL_ENABLE": "0",
         "PCW_UART0_GRP_FULL_IO": "<Select>",
         "PCW_UART0_HIGHADDR": "0xE0000FFF",
         "PCW_UART0_PERIPHERAL_ENABLE": "1",
         "PCW_UART0_UART0_IO": "MIO 14 .. 15",
         "PCW_UART1_BASEADDR": "0xE0001000",
         "PCW_UART1_BAUD_RATE": "115200",
         "PCW_UART1_GRP_FULL_ENABLE": "0",
         "PCW_UART1_GRP_FULL_IO": "<Select>",
         "PCW_UART1_HIGHADDR": "0xE0001FFF",
         "PCW_UART1_PERIPHERAL_ENABLE": "0",
         "PCW_UART1_UART1_IO": "<Select>",
         "PCW_UART_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_UART_PERIPHERAL_DIVISOR0": "10",
         "PCW_UART_PERIPHERAL_FREQMHZ": "100",
         "PCW_UART_PERIPHERAL_VALID": "1",
         "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": "525.000000",
         "PCW_UIPARAM_DDR_ADV_ENABLE": "0",
         "PCW_UIPARAM_DDR_AL": "0",
         "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": "3",
         "PCW_UIPARAM_DDR_BL": "8",
         "PCW_UIPARAM_DDR_BOARD_DELAY0": "0.279",
         "PCW_UIPARAM_DDR_BOARD_DELAY1": "0.260",
         "PCW_UIPARAM_DDR_BOARD_DELAY2": "0.085",
         "PCW_UIPARAM_DDR_BOARD_DELAY3": "0.092",
         "PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
         "PCW_UIPARAM_DDR_CL": "7",
         "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": "27.95",
         "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": "27.95",
         "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_STOP_EN": "0",
         "PCW_UIPARAM_DDR_COL_ADDR_COUNT": "10",
         "PCW_UIPARAM_DDR_CWL": "6",
         "PCW_UIPARAM_DDR_DEVICE_CAPACITY": "4096 MBits",
         "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": "32.14",
         "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": "105.056",
         "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": "31.12",
         "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": "66.904",
         "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": "89.1715",
         "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": "113.63",
         "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": "-0.051",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": "-0.006",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": "-0.009",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": "-0.033",
         "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": "32.2",
         "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": "98.503",
         "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": "31.08",
         "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": "68.5855",
         "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": "90.295",
         "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": "103.977",
         "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DRAM_WIDTH": "16 Bits",
         "PCW_UIPARAM_DDR_ECC": "Disabled",
         "PCW_UIPARAM_DDR_ENABLE": "1",
         "PCW_UIPARAM_DDR_FREQ_MHZ": "525",
         "PCW_UIPARAM_DDR_HIGH_TEMP": "Normal (0-85)",
         "PCW_UIPARAM_DDR_MEMORY_TYPE": "DDR 3",
         "PCW_UIPARAM_DDR_PARTNO": "MT41J256M16 RE-125",
         "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": "15",
         "PCW_UIPARAM_DDR_SPEED_BIN": "DDR3_1066F",
         "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": "1",
         "PCW_UIPARAM_DDR_TRAIN_READ_GATE": "1",
         "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": "1",
         "PCW_UIPARAM_DDR_T_FAW": "40.0",
         "PCW_UIPARAM_DDR_T_RAS_MIN": "35.0",
         "PCW_UIPARAM_DDR_T_RC": "48.91",
         "PCW_UIPARAM_DDR_T_RCD": "7",
         "PCW_UIPARAM_DDR_T_RP": "7",
         "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": "0",
         "PCW_UIPARAM_GENERATE_SUMMARY": "NA",
         "PCW_USB0_BASEADDR": "0xE0102000",
         "PCW_USB0_HIGHADDR": "0xE0102fff",
         "PCW_USB0_PERIPHERAL_ENABLE": "1",
         "PCW_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB0_RESET_ENABLE": "1",
         "PCW_USB0_RESET_IO": "MIO 46",
         "PCW_USB0_USB0_IO": "MIO 28 .. 39",
         "PCW_USB1_BASEADDR": "0xE0103000",
         "PCW_USB1_HIGHADDR": "0xE0103fff",
         "PCW_USB1_PERIPHERAL_ENABLE": "0",
         "PCW_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB1_RESET_ENABLE": "0",
         "PCW_USB1_RESET_IO": "<Select>",
         "PCW_USB1_USB1_IO": "<Select>",
         "PCW_USB_RESET_ENABLE": "1",
         "PCW_USB_RESET_POLARITY": "Active Low",
         "PCW_USB_RESET_SELECT": "Share reset pin",
         "PCW_USE_AXI_FABRIC_IDLE": "0",
         "PCW_USE_AXI_NONSECURE": "0",
         "PCW_USE_CORESIGHT": "0",
         "PCW_USE_CROSS_TRIGGER": "0",
         "PCW_USE_CR_FABRIC": "1",
         "PCW_USE_DDR_BYPASS": "0",
         "PCW_USE_DEBUG": "0",
         "PCW_USE_DEFAULT_ACP_USER_VAL": "0",
         "PCW_USE_DMA0": "0",
         "PCW_USE_DMA1": "0",
         "PCW_USE_DMA2": "0",
         "PCW_USE_DMA3": "0",
         "PCW_USE_EXPANDED_IOP": "0",
         "PCW_USE_EXPANDED_PS_SLCR_REGISTERS": "0",
         "PCW_USE_FABRIC_INTERRUPT": "0",
         "PCW_USE_HIGH_OCM": "0",
         "PCW_USE_M_AXI_GP0": "1",
         "PCW_USE_M_AXI_GP1": "0",
         "PCW_USE_PROC_EVENT_BUS": "0",
         "PCW_USE_PS_SLCR_REGISTERS": "0",
         "PCW_USE_S_AXI_ACP": "0",
         "PCW_USE_S_AXI_GP0": "0",
         "PCW_USE_S_AXI_GP1": "0",
         "PCW_USE_S_AXI_HP0": "1",
         "PCW_USE_S_AXI_HP1": "0",
         "PCW_USE_S_AXI_HP2": "1",
         "PCW_USE_S_AXI_HP3": "0",
         "PCW_USE_TRACE": "0",
         "PCW_USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "PCW_VALUE_SILVERSION": "3",
         "PCW_WDT_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_WDT_PERIPHERAL_DIVISOR0": "1",
         "PCW_WDT_PERIPHERAL_ENABLE": "0",
         "PCW_WDT_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_WDT_WDT_IO": "<Select>",
         "USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "preset": "None"
        },
        "type": "xilinx.com:ip:processing_system7:5.5"
       }
      },
      "text/plain": [
       "{'axi_dma_0': {'fullpath': 'axi_dma_0',\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1077936128,\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '26',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_INCLUDE_MM2S': '1',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_MM2S_BURST_SIZE': '16',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_S2MM_BURST_SIZE': '16',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'Component_Name': 'design_1_axi_dma_0_0',\n",
       "   'c_include_sg': '0',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_sg_length_width': '26',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_include_mm2s': '1',\n",
       "   'c_m_axi_mm2s_data_width': '32',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_mm2s_burst_size': '16',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_m_axi_s2mm_data_width': '32',\n",
       "   'c_s_axis_s2mm_tdata_width': '32',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_s2mm_burst_size': '16',\n",
       "   'c_addr_width': '32',\n",
       "   'c_single_interface': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x40400000',\n",
       "   'C_HIGHADDR': '0x4040FFFF'},\n",
       "  'registers': {'MM2S_DMACR': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Keyhole': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IOC_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThreshold': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQDelay': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_DMASR': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'Idle': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIncld': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIntErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGSlvErr': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGDecErr': {'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IOC_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThresholdSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IRQDelaySts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'MM2S_CURDESC': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_CURDESC_MSB': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_TAILDESC': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_TAILDESC_MSB': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA': {'address_offset': 24,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA_MSB': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_LENGTH': {'address_offset': 40,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'SG_CTL': {'address_offset': 44,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'SG_USER': {'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DMACR': {'address_offset': 48,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Keyhole': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IOC_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThreshold': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQDelay': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DMASR': {'address_offset': 52,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'Idle': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIncld': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIntErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGSlvErr': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGDecErr': {'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IOC_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThresholdSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IRQDelaySts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'S2MM_CURDESC': {'address_offset': 56,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_CURDESC_MSB': {'address_offset': 60,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_TAILDESC': {'address_offset': 64,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_TAILDESC_MSB': {'address_offset': 68,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DA': {'address_offset': 72,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DA_MSB': {'address_offset': 76,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_LENGTH': {'address_offset': 88,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register',\n",
       "      'access': 'read-write'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xad7f01d8>,\n",
       "  'driver': pynq.lib.dma.DMA},\n",
       " 'axi_stream_morphingd_0': {'fullpath': 'axi_stream_morphingd_0',\n",
       "  'type': 'User_Company:SysGen:axi_stream_morphingd:1.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1136656384,\n",
       "  'mem_id': 'axi_stream_morphingd_config_s_axi',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'Component_Name': 'design_1_axi_stream_morphingd_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_AXI_STREAM_MORPHINGD_CONFIG_S_AXI_BASEADDR': '0x43C00000',\n",
       "   'C_AXI_STREAM_MORPHINGD_CONFIG_S_AXI_HIGHADDR': '0x43C0FFFF'},\n",
       "  'registers': {},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xad7f01d8>,\n",
       "  'driver': pynq.overlay.DefaultIP},\n",
       " 'processing_system7_0': {'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_EN_EMIO_PJTAG': '0',\n",
       "   'C_EN_EMIO_ENET0': '0',\n",
       "   'C_EN_EMIO_ENET1': '0',\n",
       "   'C_EN_EMIO_TRACE': '0',\n",
       "   'C_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'C_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'C_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'C_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'C_EMIO_GPIO_WIDTH': '64',\n",
       "   'C_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'C_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'C_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'C_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'C_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'C_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'C_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'C_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'C_DQ_WIDTH': '32',\n",
       "   'C_DQS_WIDTH': '4',\n",
       "   'C_DM_WIDTH': '4',\n",
       "   'C_MIO_PRIMITIVE': '54',\n",
       "   'C_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'C_USE_AXI_NONSECURE': '0',\n",
       "   'C_USE_M_AXI_GP0': '1',\n",
       "   'C_USE_M_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_GP0': '0',\n",
       "   'C_USE_S_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_HP0': '1',\n",
       "   'C_USE_S_AXI_HP1': '0',\n",
       "   'C_USE_S_AXI_HP2': '1',\n",
       "   'C_USE_S_AXI_HP3': '0',\n",
       "   'C_USE_S_AXI_ACP': '0',\n",
       "   'C_PS7_SI_REV': 'PRODUCTION',\n",
       "   'C_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'C_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'C_PACKAGE_NAME': 'clg400',\n",
       "   'C_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'C_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_DDR_RAM_BASEADDR': '0x00100000',\n",
       "   'PCW_DDR_RAM_HIGHADDR': '0x1FFFFFFF',\n",
       "   'PCW_UART0_BASEADDR': '0xE0000000',\n",
       "   'PCW_UART0_HIGHADDR': '0xE0000FFF',\n",
       "   'PCW_UART1_BASEADDR': '0xE0001000',\n",
       "   'PCW_UART1_HIGHADDR': '0xE0001FFF',\n",
       "   'PCW_I2C0_BASEADDR': '0xE0004000',\n",
       "   'PCW_I2C0_HIGHADDR': '0xE0004FFF',\n",
       "   'PCW_I2C1_BASEADDR': '0xE0005000',\n",
       "   'PCW_I2C1_HIGHADDR': '0xE0005FFF',\n",
       "   'PCW_SPI0_BASEADDR': '0xE0006000',\n",
       "   'PCW_SPI0_HIGHADDR': '0xE0006FFF',\n",
       "   'PCW_SPI1_BASEADDR': '0xE0007000',\n",
       "   'PCW_SPI1_HIGHADDR': '0xE0007FFF',\n",
       "   'PCW_CAN0_BASEADDR': '0xE0008000',\n",
       "   'PCW_CAN0_HIGHADDR': '0xE0008FFF',\n",
       "   'PCW_CAN1_BASEADDR': '0xE0009000',\n",
       "   'PCW_CAN1_HIGHADDR': '0xE0009FFF',\n",
       "   'PCW_GPIO_BASEADDR': '0xE000A000',\n",
       "   'PCW_GPIO_HIGHADDR': '0xE000AFFF',\n",
       "   'PCW_ENET0_BASEADDR': '0xE000B000',\n",
       "   'PCW_ENET0_HIGHADDR': '0xE000BFFF',\n",
       "   'PCW_ENET1_BASEADDR': '0xE000C000',\n",
       "   'PCW_ENET1_HIGHADDR': '0xE000CFFF',\n",
       "   'PCW_SDIO0_BASEADDR': '0xE0100000',\n",
       "   'PCW_SDIO0_HIGHADDR': '0xE0100FFF',\n",
       "   'PCW_SDIO1_BASEADDR': '0xE0101000',\n",
       "   'PCW_SDIO1_HIGHADDR': '0xE0101FFF',\n",
       "   'PCW_USB0_BASEADDR': '0xE0102000',\n",
       "   'PCW_USB0_HIGHADDR': '0xE0102fff',\n",
       "   'PCW_USB1_BASEADDR': '0xE0103000',\n",
       "   'PCW_USB1_HIGHADDR': '0xE0103fff',\n",
       "   'PCW_TTC0_BASEADDR': '0xE0104000',\n",
       "   'PCW_TTC0_HIGHADDR': '0xE0104fff',\n",
       "   'PCW_TTC1_BASEADDR': '0xE0105000',\n",
       "   'PCW_TTC1_HIGHADDR': '0xE0105fff',\n",
       "   'PCW_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'PCW_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'PCW_UIPARAM_DDR_FREQ_MHZ': '525',\n",
       "   'PCW_UIPARAM_DDR_BANK_ADDR_COUNT': '3',\n",
       "   'PCW_UIPARAM_DDR_ROW_ADDR_COUNT': '15',\n",
       "   'PCW_UIPARAM_DDR_COL_ADDR_COUNT': '10',\n",
       "   'PCW_UIPARAM_DDR_CL': '7',\n",
       "   'PCW_UIPARAM_DDR_CWL': '6',\n",
       "   'PCW_UIPARAM_DDR_T_RCD': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RP': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RC': '48.91',\n",
       "   'PCW_UIPARAM_DDR_T_RAS_MIN': '35.0',\n",
       "   'PCW_UIPARAM_DDR_T_FAW': '40.0',\n",
       "   'PCW_UIPARAM_DDR_AL': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0': '-0.051',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1': '-0.006',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY0': '0.279',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY1': '0.260',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_LENGTH_MM': '32.14',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_LENGTH_MM': '31.12',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_LENGTH_MM': '32.2',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_LENGTH_MM': '31.08',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM': '27.95',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM': '27.95',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH': '105.056',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH': '66.904',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH': '89.1715',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH': '113.63',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH': '98.503',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH': '68.5855',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH': '90.295',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH': '103.977',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0': '-0.051',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1': '-0.006',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY0': '0.279',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY1': '0.260',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_CPU_CPU_6X4X_MAX_RANGE': '667',\n",
       "   'PCW_CRYSTAL_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_APU_PERIPHERAL_FREQMHZ': '650',\n",
       "   'PCW_DCI_PERIPHERAL_FREQMHZ': '10.159',\n",
       "   'PCW_QSPI_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_SMC_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_SDIO_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_UART_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_SPI_PERIPHERAL_FREQMHZ': '166.666666',\n",
       "   'PCW_CAN_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_CAN0_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_CAN1_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_I2C_PERIPHERAL_FREQMHZ': '25',\n",
       "   'PCW_WDT_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_PCAP_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_TPIU_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_FPGA0_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_FPGA1_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA2_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA3_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_APU_PERIPHERAL_FREQMHZ': '650.000000',\n",
       "   'PCW_UIPARAM_ACT_DDR_FREQ_MHZ': '525.000000',\n",
       "   'PCW_ACT_DCI_PERIPHERAL_FREQMHZ': '10.096154',\n",
       "   'PCW_ACT_QSPI_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_SMC_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_ENET0_PERIPHERAL_FREQMHZ': '125.000000',\n",
       "   'PCW_ACT_ENET1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_SDIO_PERIPHERAL_FREQMHZ': '50.000000',\n",
       "   'PCW_ACT_UART_PERIPHERAL_FREQMHZ': '100.000000',\n",
       "   'PCW_ACT_SPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN0_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_CAN1_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_I2C_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_WDT_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_PCAP_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_TPIU_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ': '100.000000',\n",
       "   'PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_CLK0_FREQ': '100000000',\n",
       "   'PCW_CLK1_FREQ': '10000000',\n",
       "   'PCW_CLK2_FREQ': '10000000',\n",
       "   'PCW_CLK3_FREQ': '10000000',\n",
       "   'PCW_OVERRIDE_BASIC_CLOCK': '0',\n",
       "   'PCW_CPU_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_DDR_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_SMC_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_QSPI_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_SDIO_PERIPHERAL_DIVISOR0': '20',\n",
       "   'PCW_UART_PERIPHERAL_DIVISOR0': '10',\n",
       "   'PCW_SPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR1': '2',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_TPIU_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR0': '52',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR1': '2',\n",
       "   'PCW_PCAP_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_WDT_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ARMPLL_CTRL_FBDIV': '26',\n",
       "   'PCW_IOPLL_CTRL_FBDIV': '20',\n",
       "   'PCW_DDRPLL_CTRL_FBDIV': '21',\n",
       "   'PCW_CPU_CPU_PLL_FREQMHZ': '1300.000',\n",
       "   'PCW_IO_IO_PLL_FREQMHZ': '1000.000',\n",
       "   'PCW_DDR_DDR_PLL_FREQMHZ': '1050.000',\n",
       "   'PCW_SMC_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SDIO_PERIPHERAL_VALID': '1',\n",
       "   'PCW_SPI_PERIPHERAL_VALID': '0',\n",
       "   'PCW_CAN_PERIPHERAL_VALID': '0',\n",
       "   'PCW_UART_PERIPHERAL_VALID': '1',\n",
       "   'PCW_EN_EMIO_CAN0': '0',\n",
       "   'PCW_EN_EMIO_CAN1': '0',\n",
       "   'PCW_EN_EMIO_ENET0': '0',\n",
       "   'PCW_EN_EMIO_ENET1': '0',\n",
       "   'PCW_EN_PTP_ENET0': '0',\n",
       "   'PCW_EN_PTP_ENET1': '0',\n",
       "   'PCW_EN_EMIO_GPIO': '0',\n",
       "   'PCW_EN_EMIO_I2C0': '0',\n",
       "   'PCW_EN_EMIO_I2C1': '0',\n",
       "   'PCW_EN_EMIO_PJTAG': '0',\n",
       "   'PCW_EN_EMIO_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_SPI0': '0',\n",
       "   'PCW_EN_EMIO_SPI1': '0',\n",
       "   'PCW_EN_EMIO_UART0': '0',\n",
       "   'PCW_EN_EMIO_UART1': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART0': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART1': '0',\n",
       "   'PCW_EN_EMIO_TTC0': '0',\n",
       "   'PCW_EN_EMIO_TTC1': '0',\n",
       "   'PCW_EN_EMIO_WDT': '0',\n",
       "   'PCW_EN_EMIO_TRACE': '0',\n",
       "   'PCW_USE_AXI_NONSECURE': '0',\n",
       "   'PCW_USE_M_AXI_GP0': '1',\n",
       "   'PCW_USE_M_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_GP0': '0',\n",
       "   'PCW_USE_S_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_ACP': '0',\n",
       "   'PCW_USE_S_AXI_HP0': '1',\n",
       "   'PCW_USE_S_AXI_HP1': '0',\n",
       "   'PCW_USE_S_AXI_HP2': '1',\n",
       "   'PCW_USE_S_AXI_HP3': '0',\n",
       "   'PCW_M_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_M_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_ACP_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP2_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP3_FREQMHZ': '10',\n",
       "   'PCW_USE_DMA0': '0',\n",
       "   'PCW_USE_DMA1': '0',\n",
       "   'PCW_USE_DMA2': '0',\n",
       "   'PCW_USE_DMA3': '0',\n",
       "   'PCW_USE_TRACE': '0',\n",
       "   'PCW_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'PCW_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'PCW_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'PCW_USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'PCW_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'PCW_USE_CROSS_TRIGGER': '0',\n",
       "   'PCW_FTM_CTI_IN0': '<Select>',\n",
       "   'PCW_FTM_CTI_IN1': '<Select>',\n",
       "   'PCW_FTM_CTI_IN2': '<Select>',\n",
       "   'PCW_FTM_CTI_IN3': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT0': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT1': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT2': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT3': '<Select>',\n",
       "   'PCW_USE_DEBUG': '0',\n",
       "   'PCW_USE_CR_FABRIC': '1',\n",
       "   'PCW_USE_AXI_FABRIC_IDLE': '0',\n",
       "   'PCW_USE_DDR_BYPASS': '0',\n",
       "   'PCW_USE_FABRIC_INTERRUPT': '0',\n",
       "   'PCW_USE_PROC_EVENT_BUS': '0',\n",
       "   'PCW_USE_EXPANDED_IOP': '0',\n",
       "   'PCW_USE_HIGH_OCM': '0',\n",
       "   'PCW_USE_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_EXPANDED_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_CORESIGHT': '0',\n",
       "   'PCW_EN_EMIO_SRAM_INT': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_WIDTH': '64',\n",
       "   'PCW_GP0_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP0_NUM_READ_THREADS': '4',\n",
       "   'PCW_GP1_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP1_NUM_READ_THREADS': '4',\n",
       "   'PCW_UART0_BAUD_RATE': '115200',\n",
       "   'PCW_UART1_BAUD_RATE': '115200',\n",
       "   'PCW_EN_4K_TIMER': '0',\n",
       "   'PCW_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP0_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP1_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'PCW_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'PCW_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'PCW_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'PCW_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'PCW_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'PCW_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'PCW_EN_DDR': '1',\n",
       "   'PCW_EN_SMC': '0',\n",
       "   'PCW_EN_QSPI': '1',\n",
       "   'PCW_EN_CAN0': '0',\n",
       "   'PCW_EN_CAN1': '0',\n",
       "   'PCW_EN_ENET0': '1',\n",
       "   'PCW_EN_ENET1': '0',\n",
       "   'PCW_EN_GPIO': '1',\n",
       "   'PCW_EN_I2C0': '0',\n",
       "   'PCW_EN_I2C1': '0',\n",
       "   'PCW_EN_PJTAG': '0',\n",
       "   'PCW_EN_SDIO0': '1',\n",
       "   'PCW_EN_SDIO1': '0',\n",
       "   'PCW_EN_SPI0': '0',\n",
       "   'PCW_EN_SPI1': '0',\n",
       "   'PCW_EN_UART0': '1',\n",
       "   'PCW_EN_UART1': '0',\n",
       "   'PCW_EN_MODEM_UART0': '0',\n",
       "   'PCW_EN_MODEM_UART1': '0',\n",
       "   'PCW_EN_TTC0': '0',\n",
       "   'PCW_EN_TTC1': '0',\n",
       "   'PCW_EN_WDT': '0',\n",
       "   'PCW_EN_TRACE': '0',\n",
       "   'PCW_EN_USB0': '1',\n",
       "   'PCW_EN_USB1': '0',\n",
       "   'PCW_DQ_WIDTH': '32',\n",
       "   'PCW_DQS_WIDTH': '4',\n",
       "   'PCW_DM_WIDTH': '4',\n",
       "   'PCW_MIO_PRIMITIVE': '54',\n",
       "   'PCW_EN_CLK0_PORT': '1',\n",
       "   'PCW_EN_CLK1_PORT': '0',\n",
       "   'PCW_EN_CLK2_PORT': '0',\n",
       "   'PCW_EN_CLK3_PORT': '0',\n",
       "   'PCW_EN_RST0_PORT': '1',\n",
       "   'PCW_EN_RST1_PORT': '0',\n",
       "   'PCW_EN_RST2_PORT': '0',\n",
       "   'PCW_EN_RST3_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG0_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG1_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG2_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG3_PORT': '0',\n",
       "   'PCW_P2F_DMAC_ABORT_INTR': '0',\n",
       "   'PCW_P2F_DMAC0_INTR': '0',\n",
       "   'PCW_P2F_DMAC1_INTR': '0',\n",
       "   'PCW_P2F_DMAC2_INTR': '0',\n",
       "   'PCW_P2F_DMAC3_INTR': '0',\n",
       "   'PCW_P2F_DMAC4_INTR': '0',\n",
       "   'PCW_P2F_DMAC5_INTR': '0',\n",
       "   'PCW_P2F_DMAC6_INTR': '0',\n",
       "   'PCW_P2F_DMAC7_INTR': '0',\n",
       "   'PCW_P2F_SMC_INTR': '0',\n",
       "   'PCW_P2F_QSPI_INTR': '0',\n",
       "   'PCW_P2F_CTI_INTR': '0',\n",
       "   'PCW_P2F_GPIO_INTR': '0',\n",
       "   'PCW_P2F_USB0_INTR': '0',\n",
       "   'PCW_P2F_ENET0_INTR': '0',\n",
       "   'PCW_P2F_SDIO0_INTR': '0',\n",
       "   'PCW_P2F_I2C0_INTR': '0',\n",
       "   'PCW_P2F_SPI0_INTR': '0',\n",
       "   'PCW_P2F_UART0_INTR': '0',\n",
       "   'PCW_P2F_CAN0_INTR': '0',\n",
       "   'PCW_P2F_USB1_INTR': '0',\n",
       "   'PCW_P2F_ENET1_INTR': '0',\n",
       "   'PCW_P2F_SDIO1_INTR': '0',\n",
       "   'PCW_P2F_I2C1_INTR': '0',\n",
       "   'PCW_P2F_SPI1_INTR': '0',\n",
       "   'PCW_P2F_UART1_INTR': '0',\n",
       "   'PCW_P2F_CAN1_INTR': '0',\n",
       "   'PCW_IRQ_F2P_INTR': '0',\n",
       "   'PCW_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'PCW_CORE0_FIQ_INTR': '0',\n",
       "   'PCW_CORE0_IRQ_INTR': '0',\n",
       "   'PCW_CORE1_FIQ_INTR': '0',\n",
       "   'PCW_CORE1_IRQ_INTR': '0',\n",
       "   'PCW_VALUE_SILVERSION': '3',\n",
       "   'PCW_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_IMPORT_BOARD_PRESET': 'None',\n",
       "   'PCW_PERIPHERAL_BOARD_PRESET': 'None',\n",
       "   'PCW_PRESET_BANK0_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_PRESET_BANK1_VOLTAGE': 'LVCMOS 1.8V',\n",
       "   'PCW_UIPARAM_DDR_ENABLE': '1',\n",
       "   'PCW_UIPARAM_DDR_ADV_ENABLE': '0',\n",
       "   'PCW_UIPARAM_DDR_MEMORY_TYPE': 'DDR 3',\n",
       "   'PCW_UIPARAM_DDR_ECC': 'Disabled',\n",
       "   'PCW_UIPARAM_DDR_BUS_WIDTH': '16 Bit',\n",
       "   'PCW_UIPARAM_DDR_BL': '8',\n",
       "   'PCW_UIPARAM_DDR_HIGH_TEMP': 'Normal (0-85)',\n",
       "   'PCW_UIPARAM_DDR_PARTNO': 'MT41J256M16 RE-125',\n",
       "   'PCW_UIPARAM_DDR_DRAM_WIDTH': '16 Bits',\n",
       "   'PCW_UIPARAM_DDR_DEVICE_CAPACITY': '4096 MBits',\n",
       "   'PCW_UIPARAM_DDR_SPEED_BIN': 'DDR3_1066F',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_READ_GATE': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_DATA_EYE': '1',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_STOP_EN': '0',\n",
       "   'PCW_UIPARAM_DDR_USE_INTERNAL_VREF': '0',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_3': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_3': '<Select>',\n",
       "   'PCW_DDR_PORT0_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT1_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT2_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT3_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_HPRLPR_QUEUE_PARTITION': 'HPR(0)/LPR(32)',\n",
       "   'PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL': '15',\n",
       "   'PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_NAND_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NAND_NAND_IO': '<Select>',\n",
       "   'PCW_NAND_GRP_D8_ENABLE': '0',\n",
       "   'PCW_NAND_GRP_D8_IO': '<Select>',\n",
       "   'PCW_NOR_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NOR_NOR_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_A25_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_A25_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_INT_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_INT_IO': '<Select>',\n",
       "   'PCW_QSPI_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_QSPI_QSPI_IO': 'MIO 1 .. 6',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_ENABLE': '1',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_IO': 'MIO 1 .. 6',\n",
       "   'PCW_QSPI_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SINGLE_QSPI_DATA_MODE': 'x4',\n",
       "   'PCW_DUAL_STACK_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_PARALLEL_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_QSPI_GRP_IO1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_IO1_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_FBCLK_ENABLE': '1',\n",
       "   'PCW_QSPI_GRP_FBCLK_IO': 'MIO 8',\n",
       "   'PCW_QSPI_INTERNAL_HIGHADDRESS': '0xFCFFFFFF',\n",
       "   'PCW_ENET0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_ENET0_ENET0_IO': 'MIO 16 .. 27',\n",
       "   'PCW_ENET0_GRP_MDIO_ENABLE': '1',\n",
       "   'PCW_ENET0_GRP_MDIO_IO': 'MIO 52 .. 53',\n",
       "   'PCW_ENET_RESET_ENABLE': '1',\n",
       "   'PCW_ENET_RESET_SELECT': 'Share reset pin',\n",
       "   'PCW_ENET0_RESET_ENABLE': '1',\n",
       "   'PCW_ENET0_RESET_IO': 'MIO 9',\n",
       "   'PCW_ENET1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET1_ENET1_IO': '<Select>',\n",
       "   'PCW_ENET1_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET1_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET1_RESET_ENABLE': '0',\n",
       "   'PCW_ENET1_RESET_IO': '<Select>',\n",
       "   'PCW_SD0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_SD0_SD0_IO': 'MIO 40 .. 45',\n",
       "   'PCW_SD0_GRP_CD_ENABLE': '1',\n",
       "   'PCW_SD0_GRP_CD_IO': 'MIO 47',\n",
       "   'PCW_SD0_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_POW_IO': '<Select>',\n",
       "   'PCW_SD1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD1_SD1_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_POW_IO': '<Select>',\n",
       "   'PCW_UART0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_UART0_UART0_IO': 'MIO 14 .. 15',\n",
       "   'PCW_UART0_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART0_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_UART1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART1_UART1_IO': '<Select>',\n",
       "   'PCW_UART1_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART1_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_SPI0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI0_SPI0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_SPI1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI1_SPI1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_CAN0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN0_CAN0_IO': '<Select>',\n",
       "   'PCW_CAN0_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN0_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_CAN1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN1_CAN1_IO': '<Select>',\n",
       "   'PCW_CAN1_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN1_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_TRACE_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TRACE_TRACE_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_2BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_2BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_4BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_4BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_8BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_8BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_16BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_16BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_32BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_32BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'PCW_WDT_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_WDT_WDT_IO': '<Select>',\n",
       "   'PCW_TTC0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC0_TTC0_IO': '<Select>',\n",
       "   'PCW_TTC1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC1_TTC1_IO': '<Select>',\n",
       "   'PCW_PJTAG_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_PJTAG_PJTAG_IO': '<Select>',\n",
       "   'PCW_USB0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_USB0_USB0_IO': 'MIO 28 .. 39',\n",
       "   'PCW_USB_RESET_ENABLE': '1',\n",
       "   'PCW_USB_RESET_SELECT': 'Share reset pin',\n",
       "   'PCW_USB0_RESET_ENABLE': '1',\n",
       "   'PCW_USB0_RESET_IO': 'MIO 46',\n",
       "   'PCW_USB1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB1_USB1_IO': '<Select>',\n",
       "   'PCW_USB1_RESET_ENABLE': '0',\n",
       "   'PCW_USB1_RESET_IO': '<Select>',\n",
       "   'PCW_I2C0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C0_I2C0_IO': '<Select>',\n",
       "   'PCW_I2C0_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C0_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C0_RESET_ENABLE': '0',\n",
       "   'PCW_I2C0_RESET_IO': '<Select>',\n",
       "   'PCW_I2C1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C1_I2C1_IO': '<Select>',\n",
       "   'PCW_I2C1_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C1_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C_RESET_ENABLE': '1',\n",
       "   'PCW_I2C_RESET_SELECT': '<Select>',\n",
       "   'PCW_I2C1_RESET_ENABLE': '0',\n",
       "   'PCW_I2C1_RESET_IO': '<Select>',\n",
       "   'PCW_GPIO_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_ENABLE': '1',\n",
       "   'PCW_GPIO_MIO_GPIO_IO': 'MIO',\n",
       "   'PCW_GPIO_EMIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_IO': '<Select>',\n",
       "   'PCW_APU_CLK_RATIO_ENABLE': '6:2:1',\n",
       "   'PCW_ENET0_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_ENET1_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_CPU_PERIPHERAL_CLKSRC': 'ARM PLL',\n",
       "   'PCW_DDR_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_SMC_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_QSPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SDIO_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_UART_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK2_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK3_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN0_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_CAN1_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TPIU_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_WDT_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_DCI_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_PCAP_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_USB_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_ENET_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_I2C_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_MIO_0_PULLUP': 'enabled',\n",
       "   'PCW_MIO_0_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_0_DIRECTION': 'inout',\n",
       "   'PCW_MIO_0_SLEW': 'slow',\n",
       "   'PCW_MIO_1_PULLUP': 'enabled',\n",
       "   'PCW_MIO_1_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_1_DIRECTION': 'out',\n",
       "   'PCW_MIO_1_SLEW': 'slow',\n",
       "   'PCW_MIO_2_PULLUP': 'disabled',\n",
       "   'PCW_MIO_2_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_2_DIRECTION': 'inout',\n",
       "   'PCW_MIO_2_SLEW': 'slow',\n",
       "   'PCW_MIO_3_PULLUP': 'disabled',\n",
       "   'PCW_MIO_3_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_3_DIRECTION': 'inout',\n",
       "   'PCW_MIO_3_SLEW': 'slow',\n",
       "   'PCW_MIO_4_PULLUP': 'disabled',\n",
       "   'PCW_MIO_4_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_4_DIRECTION': 'inout',\n",
       "   'PCW_MIO_4_SLEW': 'slow',\n",
       "   'PCW_MIO_5_PULLUP': 'disabled',\n",
       "   'PCW_MIO_5_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_5_DIRECTION': 'inout',\n",
       "   'PCW_MIO_5_SLEW': 'slow',\n",
       "   'PCW_MIO_6_PULLUP': 'disabled',\n",
       "   'PCW_MIO_6_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_6_DIRECTION': 'out',\n",
       "   'PCW_MIO_6_SLEW': 'slow',\n",
       "   'PCW_MIO_7_PULLUP': 'disabled',\n",
       "   'PCW_MIO_7_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_7_DIRECTION': 'out',\n",
       "   'PCW_MIO_7_SLEW': 'slow',\n",
       "   'PCW_MIO_8_PULLUP': 'disabled',\n",
       "   'PCW_MIO_8_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_8_DIRECTION': 'out',\n",
       "   'PCW_MIO_8_SLEW': 'slow',\n",
       "   'PCW_MIO_9_PULLUP': 'enabled',\n",
       "   'PCW_MIO_9_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_9_DIRECTION': 'out',\n",
       "   'PCW_MIO_9_SLEW': 'slow',\n",
       "   'PCW_MIO_10_PULLUP': 'enabled',\n",
       "   'PCW_MIO_10_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_10_DIRECTION': 'inout',\n",
       "   'PCW_MIO_10_SLEW': 'slow',\n",
       "   'PCW_MIO_11_PULLUP': 'enabled',\n",
       "   'PCW_MIO_11_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_11_DIRECTION': 'inout',\n",
       "   'PCW_MIO_11_SLEW': 'slow',\n",
       "   'PCW_MIO_12_PULLUP': 'enabled',\n",
       "   'PCW_MIO_12_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_12_DIRECTION': 'inout',\n",
       "   'PCW_MIO_12_SLEW': 'slow',\n",
       "   'PCW_MIO_13_PULLUP': 'enabled',\n",
       "   'PCW_MIO_13_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_13_DIRECTION': 'inout',\n",
       "   'PCW_MIO_13_SLEW': 'slow',\n",
       "   'PCW_MIO_14_PULLUP': 'enabled',\n",
       "   'PCW_MIO_14_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_14_DIRECTION': 'in',\n",
       "   'PCW_MIO_14_SLEW': 'slow',\n",
       "   'PCW_MIO_15_PULLUP': 'enabled',\n",
       "   'PCW_MIO_15_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_15_DIRECTION': 'out',\n",
       "   'PCW_MIO_15_SLEW': 'slow',\n",
       "   'PCW_MIO_16_PULLUP': 'enabled',\n",
       "   'PCW_MIO_16_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_16_DIRECTION': 'out',\n",
       "   'PCW_MIO_16_SLEW': 'slow',\n",
       "   'PCW_MIO_17_PULLUP': 'enabled',\n",
       "   'PCW_MIO_17_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_17_DIRECTION': 'out',\n",
       "   'PCW_MIO_17_SLEW': 'slow',\n",
       "   'PCW_MIO_18_PULLUP': 'enabled',\n",
       "   'PCW_MIO_18_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_18_DIRECTION': 'out',\n",
       "   'PCW_MIO_18_SLEW': 'slow',\n",
       "   'PCW_MIO_19_PULLUP': 'enabled',\n",
       "   'PCW_MIO_19_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_19_DIRECTION': 'out',\n",
       "   'PCW_MIO_19_SLEW': 'slow',\n",
       "   'PCW_MIO_20_PULLUP': 'enabled',\n",
       "   'PCW_MIO_20_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_20_DIRECTION': 'out',\n",
       "   'PCW_MIO_20_SLEW': 'slow',\n",
       "   'PCW_MIO_21_PULLUP': 'enabled',\n",
       "   'PCW_MIO_21_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_21_DIRECTION': 'out',\n",
       "   'PCW_MIO_21_SLEW': 'slow',\n",
       "   'PCW_MIO_22_PULLUP': 'enabled',\n",
       "   'PCW_MIO_22_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_22_DIRECTION': 'in',\n",
       "   'PCW_MIO_22_SLEW': 'slow',\n",
       "   'PCW_MIO_23_PULLUP': 'enabled',\n",
       "   'PCW_MIO_23_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_23_DIRECTION': 'in',\n",
       "   'PCW_MIO_23_SLEW': 'slow',\n",
       "   'PCW_MIO_24_PULLUP': 'enabled',\n",
       "   'PCW_MIO_24_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_24_DIRECTION': 'in',\n",
       "   'PCW_MIO_24_SLEW': 'slow',\n",
       "   'PCW_MIO_25_PULLUP': 'enabled',\n",
       "   'PCW_MIO_25_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_25_DIRECTION': 'in',\n",
       "   'PCW_MIO_25_SLEW': 'slow',\n",
       "   'PCW_MIO_26_PULLUP': 'enabled',\n",
       "   'PCW_MIO_26_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_26_DIRECTION': 'in',\n",
       "   'PCW_MIO_26_SLEW': 'slow',\n",
       "   'PCW_MIO_27_PULLUP': 'enabled',\n",
       "   'PCW_MIO_27_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_27_DIRECTION': 'in',\n",
       "   'PCW_MIO_27_SLEW': 'slow',\n",
       "   'PCW_MIO_28_PULLUP': 'enabled',\n",
       "   'PCW_MIO_28_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_28_DIRECTION': 'inout',\n",
       "   'PCW_MIO_28_SLEW': 'slow',\n",
       "   'PCW_MIO_29_PULLUP': 'enabled',\n",
       "   'PCW_MIO_29_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_29_DIRECTION': 'in',\n",
       "   'PCW_MIO_29_SLEW': 'slow',\n",
       "   'PCW_MIO_30_PULLUP': 'enabled',\n",
       "   'PCW_MIO_30_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_30_DIRECTION': 'out',\n",
       "   'PCW_MIO_30_SLEW': 'slow',\n",
       "   'PCW_MIO_31_PULLUP': 'enabled',\n",
       "   'PCW_MIO_31_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_31_DIRECTION': 'in',\n",
       "   'PCW_MIO_31_SLEW': 'slow',\n",
       "   'PCW_MIO_32_PULLUP': 'enabled',\n",
       "   'PCW_MIO_32_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_32_DIRECTION': 'inout',\n",
       "   'PCW_MIO_32_SLEW': 'slow',\n",
       "   'PCW_MIO_33_PULLUP': 'enabled',\n",
       "   'PCW_MIO_33_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_33_DIRECTION': 'inout',\n",
       "   'PCW_MIO_33_SLEW': 'slow',\n",
       "   'PCW_MIO_34_PULLUP': 'enabled',\n",
       "   'PCW_MIO_34_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_34_DIRECTION': 'inout',\n",
       "   'PCW_MIO_34_SLEW': 'slow',\n",
       "   'PCW_MIO_35_PULLUP': 'enabled',\n",
       "   'PCW_MIO_35_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_35_DIRECTION': 'inout',\n",
       "   'PCW_MIO_35_SLEW': 'slow',\n",
       "   'PCW_MIO_36_PULLUP': 'enabled',\n",
       "   'PCW_MIO_36_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_36_DIRECTION': 'in',\n",
       "   'PCW_MIO_36_SLEW': 'slow',\n",
       "   'PCW_MIO_37_PULLUP': 'enabled',\n",
       "   'PCW_MIO_37_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_37_DIRECTION': 'inout',\n",
       "   'PCW_MIO_37_SLEW': 'slow',\n",
       "   'PCW_MIO_38_PULLUP': 'enabled',\n",
       "   'PCW_MIO_38_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_38_DIRECTION': 'inout',\n",
       "   'PCW_MIO_38_SLEW': 'slow',\n",
       "   'PCW_MIO_39_PULLUP': 'enabled',\n",
       "   'PCW_MIO_39_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_39_DIRECTION': 'inout',\n",
       "   'PCW_MIO_39_SLEW': 'slow',\n",
       "   'PCW_MIO_40_PULLUP': 'enabled',\n",
       "   'PCW_MIO_40_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_40_DIRECTION': 'inout',\n",
       "   'PCW_MIO_40_SLEW': 'slow',\n",
       "   'PCW_MIO_41_PULLUP': 'enabled',\n",
       "   'PCW_MIO_41_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_41_DIRECTION': 'inout',\n",
       "   'PCW_MIO_41_SLEW': 'slow',\n",
       "   'PCW_MIO_42_PULLUP': 'enabled',\n",
       "   'PCW_MIO_42_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_42_DIRECTION': 'inout',\n",
       "   'PCW_MIO_42_SLEW': 'slow',\n",
       "   'PCW_MIO_43_PULLUP': 'enabled',\n",
       "   'PCW_MIO_43_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_43_DIRECTION': 'inout',\n",
       "   'PCW_MIO_43_SLEW': 'slow',\n",
       "   'PCW_MIO_44_PULLUP': 'enabled',\n",
       "   'PCW_MIO_44_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_44_DIRECTION': 'inout',\n",
       "   'PCW_MIO_44_SLEW': 'slow',\n",
       "   'PCW_MIO_45_PULLUP': 'enabled',\n",
       "   'PCW_MIO_45_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_45_DIRECTION': 'inout',\n",
       "   'PCW_MIO_45_SLEW': 'slow',\n",
       "   'PCW_MIO_46_PULLUP': 'enabled',\n",
       "   'PCW_MIO_46_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_46_DIRECTION': 'out',\n",
       "   'PCW_MIO_46_SLEW': 'slow',\n",
       "   'PCW_MIO_47_PULLUP': 'enabled',\n",
       "   'PCW_MIO_47_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_47_DIRECTION': 'in',\n",
       "   'PCW_MIO_47_SLEW': 'slow',\n",
       "   'PCW_MIO_48_PULLUP': 'enabled',\n",
       "   'PCW_MIO_48_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_48_DIRECTION': 'inout',\n",
       "   'PCW_MIO_48_SLEW': 'slow',\n",
       "   'PCW_MIO_49_PULLUP': 'enabled',\n",
       "   'PCW_MIO_49_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_49_DIRECTION': 'inout',\n",
       "   'PCW_MIO_49_SLEW': 'slow',\n",
       "   'PCW_MIO_50_PULLUP': 'enabled',\n",
       "   'PCW_MIO_50_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_50_DIRECTION': 'inout',\n",
       "   'PCW_MIO_50_SLEW': 'slow',\n",
       "   'PCW_MIO_51_PULLUP': 'enabled',\n",
       "   'PCW_MIO_51_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_51_DIRECTION': 'inout',\n",
       "   'PCW_MIO_51_SLEW': 'slow',\n",
       "   'PCW_MIO_52_PULLUP': 'enabled',\n",
       "   'PCW_MIO_52_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_52_DIRECTION': 'out',\n",
       "   'PCW_MIO_52_SLEW': 'slow',\n",
       "   'PCW_MIO_53_PULLUP': 'enabled',\n",
       "   'PCW_MIO_53_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_53_DIRECTION': 'inout',\n",
       "   'PCW_MIO_53_SLEW': 'slow',\n",
       "   'preset': 'None',\n",
       "   'PCW_UIPARAM_GENERATE_SUMMARY': 'NA',\n",
       "   'PCW_MIO_TREE_PERIPHERALS': 'GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0',\n",
       "   'PCW_MIO_TREE_SIGNALS': 'gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio',\n",
       "   'PCW_PS7_SI_REV': 'PRODUCTION',\n",
       "   'PCW_FPGA_FCLK0_ENABLE': '1',\n",
       "   'PCW_FPGA_FCLK1_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK2_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK3_ENABLE': '0',\n",
       "   'PCW_NOR_SRAM_CS0_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_SRAM_CS1_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_WE_TIME': '0',\n",
       "   'PCW_NOR_CS0_T_TR': '1',\n",
       "   'PCW_NOR_CS0_T_PC': '1',\n",
       "   'PCW_NOR_CS0_T_WP': '1',\n",
       "   'PCW_NOR_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_CS0_T_WC': '11',\n",
       "   'PCW_NOR_CS0_T_RC': '11',\n",
       "   'PCW_NOR_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_CS1_T_TR': '1',\n",
       "   'PCW_NOR_CS1_T_PC': '1',\n",
       "   'PCW_NOR_CS1_T_WP': '1',\n",
       "   'PCW_NOR_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_CS1_T_WC': '11',\n",
       "   'PCW_NOR_CS1_T_RC': '11',\n",
       "   'PCW_NOR_CS1_WE_TIME': '0',\n",
       "   'PCW_NAND_CYCLES_T_RR': '1',\n",
       "   'PCW_NAND_CYCLES_T_AR': '1',\n",
       "   'PCW_NAND_CYCLES_T_CLR': '1',\n",
       "   'PCW_NAND_CYCLES_T_WP': '1',\n",
       "   'PCW_NAND_CYCLES_T_REA': '1',\n",
       "   'PCW_NAND_CYCLES_T_WC': '11',\n",
       "   'PCW_NAND_CYCLES_T_RC': '11',\n",
       "   'PCW_SMC_CYCLE_T0': 'NA',\n",
       "   'PCW_SMC_CYCLE_T1': 'NA',\n",
       "   'PCW_SMC_CYCLE_T2': 'NA',\n",
       "   'PCW_SMC_CYCLE_T3': 'NA',\n",
       "   'PCW_SMC_CYCLE_T4': 'NA',\n",
       "   'PCW_SMC_CYCLE_T5': 'NA',\n",
       "   'PCW_SMC_CYCLE_T6': 'NA',\n",
       "   'PCW_PACKAGE_NAME': 'clg400',\n",
       "   'PCW_PLL_BYPASSMODE_ENABLE': '0',\n",
       "   'Component_Name': 'design_1_processing_system7_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x00000000',\n",
       "   'C_HIGHADDR': '0x1FFFFFFF'},\n",
       "  'type': 'xilinx.com:ip:processing_system7:5.5',\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xad7f01d8>,\n",
       "  'driver': pynq.overlay.DefaultIP}}"
      ]
     },
     "execution_count": 5,
     "metadata": {
      "application/json": {
       "expanded": false,
       "root": "ip_dict"
      }
     },
     "output_type": "execute_result"
    }
   ],
   "source": [
    "ol.ip_dict"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9dbe3374-bf6e-4402-87eb-cbbc7dc9c524",
   "metadata": {},
   "source": [
    "Ok no but for real, let's allocate the buffer so we can force limit the format what is inputted so that it matches what our overlay wants. Image it is someone who has an extreme allergy to certain foods, so whatever they are given has to be served to them in a certain way."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5a613aaf-f345-4a93-9622-e25c61a574a4",
   "metadata": {},
   "source": [
    "Also, we are only running this filter one time, we don't need to put it in a function (even though it'll probably make more sense some time in the future).\n",
    "We are running everything in one code block, so this commentary will contun"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "ee18c325-9c4b-4b74-86e1-3cdcee6ccda9",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Time taken: 0.6487910747528076 seconds \n"
     ]
    }
   ],
   "source": [
    "start_time = time.time() # Speedrun any%\n",
    "parent_dir = os.path.abspath(os.path.join(os.getcwd(), os.pardir))\n",
    "\n",
    "# Input array for DMA use\n",
    "in_dma_array  = allocate(shape=(img_size[1]+2, img_size[0]+2, 4), dtype=np.uint8)\n",
    "# Output array for DMA use\n",
    "out_dma_array = allocate(shape=(img_size[1],img_size[0]), dtype=np.uint32)\n",
    "\n",
    "thresh = 0x01010101 # This is an input signal that isn't connected to anything,\n",
    "# so let's set it to a stupidly high hex value\n",
    "ol.axi_stream_morphingd_0.write(0, thresh)\n",
    "\n",
    "in_dma_array[:, :, :3] = img_arr_padded[:, :, :] \n",
    "\n",
    "# Set the values of the start and end of the row to known, but not max, values\n",
    "in_dma_array[:1081,1,3] = 0xf0 #row start\n",
    "in_dma_array[:1081,1920,3] = 0x0f #row end\n",
    "in_dma_array[1080,1,:] # check a pixel at the start of a row to confirm the placement.\n",
    "# Essentially, for every height and width pixel in all 3 colour spaecs\n",
    "# fill in correspondly\n",
    "\n",
    "# If I'm being honest, this entire notebook should be in one code block first;\n",
    "# but it's less aesthetically pleasing\n",
    "\n",
    "# Perform DMA transfers in both directions\n",
    "ol.axi_dma_0.recvchannel.transfer(out_dma_array)\n",
    "ol.axi_dma_0.sendchannel.transfer(in_dma_array)\n",
    "# axi_dma_0 is another IP we are using\n",
    "\n",
    "print(\"Time taken: %s seconds \" % (time.time() - start_time)) # Time over"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "21edaaf3-9e9e-4ca1-beef-05426001e411",
   "metadata": {},
   "source": [
    "WOOOOOOOOOOO we ran code; now, let's see the code (and save it to this directory). Please see the other folders for the OpenCV implementation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "93bd2f27-7910-46a1-b45a-612f8e71931d",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAB4AAAAQ4CAMAAADfDTFxAAADAFBMVEUAAAABAQECAgIDAwMEBAQFBQUGBgYHBwcICAgJCQkKCgoLCwsMDAwNDQ0ODg4PDw8QEBARERESEhITExMUFBQVFRUWFhYXFxcYGBgZGRkaGhobGxscHBwdHR0eHh4fHx8gICAhISEiIiIjIyMkJCQlJSUmJiYnJycoKCgpKSkqKiorKyssLCwtLS0uLi4vLy8wMDAxMTEyMjIzMzM0NDQ1NTU2NjY3Nzc4ODg5OTk6Ojo7Ozs8PDw9PT0+Pj4/Pz9AQEBBQUFCQkJDQ0NERERFRUVGRkZHR0dISEhJSUlKSkpLS0tMTExNTU1OTk5PT09QUFBRUVFSUlJTU1NUVFRVVVVWVlZXV1dYWFhZWVlaWlpbW1tcXFxdXV1eXl5fX19gYGBhYWFiYmJjY2NkZGRlZWVmZmZnZ2doaGhpaWlqampra2tsbGxtbW1ubm5vb29wcHBxcXFycnJzc3N0dHR1dXV2dnZ3d3d4eHh5eXl6enp7e3t8fHx9fX1+fn5/f3+AgICBgYGCgoKDg4OEhISFhYWGhoaHh4eIiIiJiYmKioqLi4uMjIyNjY2Ojo6Pj4+QkJCRkZGSkpKTk5OUlJSVlZWWlpaXl5eYmJiZmZmampqbm5ucnJydnZ2enp6fn5+goKChoaGioqKjo6OkpKSlpaWmpqanp6eoqKipqamqqqqrq6usrKytra2urq6vr6+wsLCxsbGysrKzs7O0tLS1tbW2tra3t7e4uLi5ubm6urq7u7u8vLy9vb2+vr6/v7/AwMDBwcHCwsLDw8PExMTFxcXGxsbHx8fIyMjJycnKysrLy8vMzMzNzc3Ozs7Pz8/Q0NDR0dHS0tLT09PU1NTV1dXW1tbX19fY2NjZ2dna2trb29vc3Nzd3d3e3t7f39/g4ODh4eHi4uLj4+Pk5OTl5eXm5ubn5+fo6Ojp6enq6urr6+vs7Ozt7e3u7u7v7+/w8PDx8fHy8vLz8/P09PT19fX29vb39/f4+Pj5+fn6+vr7+/v8/Pz9/f3+/v7////isF19AABW8ElEQVR4nO3diXIdN8+tYd3/TSsVWcMeeiCJYYHk+1Sd88f2Vje4AJKf7dj5+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAXp8/1IUAALCRz09uYAAAcn0+U5cDAMAWPrmAAQDIxwUMAIDK6y3MPQwAQLz3+5cLGACAFFzCAADkO7h/uYABAIjGBQwAQLqj65cbGACAYFzAAADkO7l/uYABAIh0dgFzAwMAEOf0/uUCBgAgzPn9ywUMAECUi/uXGxgAgChcwAAA6Fzew1zEAABE4hoGACAf9y8AAOmur18uYAAAQnD/AgAgwP0LAEA+7l8AAAS4fwEAEOD6BQAgHT/9BQBAhDsYAAAVbmEAAPLxS9EAAAhwAQMAkO/q/uUCBgAgCBcwAAAC3L8AAOhwDwMAkI5fhwYAQODyAuYOBgAgCbcxAAD5+OkwAAAC3L8AAAhw/wIAkI+fAAMAIMD9CwCAABcwAAAHrn6J2OGK5FegAQDocnkzO9yf3MwAALy4vXztVyU/NQYA4Fnz9Wu5LrmAAQB40nn/Dt6XXMAAADzqvn/HrkzuXwAAfg3dvkO3JhcwAAA/xu/f7nuT+xcAANPFO3Z3cv8CALbndf/23J5cwACA7fldwO3Xp8clDgDAzL5uPcdLuPkO5RIGAOzs+8ZLv4DtNzgAADP7u/UcL+G2S5RLGACwrd/bzvP65QIGAODaz23ne/+23aDcvwCAbX1fd973b9MdygUMANie/w3cco9yBQPYHqff9kJu4PtR4goGgEeWExWT++2x81XcPEHMHoBNeRyhmNh3g30u26H5Ye4AbMf5HMWU/nXWcL0aZ4d5A7Ab73MU8/rX2bGJcJgfxg3AXrxPUczrM+v+PRweJg3AViIOUszMPhGjs9P8QQCYX8Qxury1I/AZiU63bxaHAgDOvE/QLayegeNQ+FGHAgCuOCS7bRCC91S4UIcCAK44J/vslkbAfNipQwEAR5yUXbaJIGgujNSpAIAfTss++0QQMhJ26lgAwBEnZru9IvAdBDfqWADAHYdnh80C8JwBP+pUAMAHh2ar/RJw6bw7dSoA4INzs9F+AdhXHEOdCwB44ORstOP6XdbsTx0LAHjg8Gzitvq5AvBatjt1MABgxunZxm3pk63fa90B1NEAgAmHZxu/hU+2fLeFh1CnAwDjODtbeC57stU7Lj2GOiAAGMPR2cJ10VMt3nPlQdQRAcCQaQ9PvyeNvMy05ISC/bguPYo6JADopz45P7sPT78nObxxbMGx5brzXn8QdUwA0El9bP6IKrNgSH+PcykunO/q46hzAoAu6kMzRbGIJruA3dcfRp0UAPRQn5mJyiT0MdVN4b/+SOq0JkeCQB71cZmqTEZcwJHUeU2IAAEBzQkpUyCifz/HmOqMc04gnjqwuZAgIJJ9NIqpE3LvXwbXBJKoM5sDEQJKScdhGcqI3JuXxS2BROrM5kCOgFL8SViLKCL3vqXySCCbOrM5kCUgFHsIFjQSUMAfQpqK+/JTqFOrjywBqbjjr6oqAc30nyMMCyGYOrfaiBLQCjr4SiuS0ET/NaSwDMKpk6uMKAGxkFOvuCIJ/T45prOewjIIp06uMqIE1EKOveoicuqOdLK/+KA/5SrUyVVGlIBWyKFXwNXSvFMaSfPto24dDdG+sHrU2dVFkIBUyIknd7k675TG4pzrAm5fV0Xq9AojREAs7uTL17hA55QGojz56GALU7QvriR1fIWRH6ATfPJlalzhcEjXf21uT6GdKyigY3U1qQOsjfAAiZTTL0PjOi0pXfx0uq/U0UUIdS2wInWA1ZEdIJB1AMZSRTSU4cXnQ9dh0rnGetQBlkd2QLa08y9SekbPf5VGd7m6pYzrXWQx6vhmQHpArrwTMI4gJFuCt18TvqIxA0stRZ3fHFrTI1bAQ8rhFys5I2OCPX+3RyWdy8w26/+uqaYhPXIFnDgcfWLJIZnjm/W/xDqw1ET39anzm8dNeOQKePE5/oSyMzJnN+kFPLbYNPd1CrObzkV25Aq48T0FFRIj8smu5evCF9VvcLUpmirVxDaps+iIFXDkfhYmS4zIKzouYG9NlUpCm9lRcKQKeAo7FHMkJuSWXNNXJiys0/B6Q7UXmxrWGt5iI1PAU/gBGSszIbfcuIDd9BSbGNWqiBRwlXBIBkrMxzGyOf8CfPOyA/RUe/W5mMTW0xQ9gEYpx2SU1HwcM+MC9tFR9P2SXLNaFFkBITLPTXep8ThE1vmfbqhnfOlh2qtuXpFvZmshJMBXxjEZKDUhW2hDf3lHLUPrjtVYdteCHBNbDAEB/rJOyxCZ+VgSG/7zw5UMriFQc92dK3KLbCnEAwTJOC6DpOYzmJgt35QVtjKtJELcihzSWg7hAP4yTsogmQGNBrbOBWxaSITAJdkfvRyyAfxlnJRBMhMazosLOErwmjwevxByAQLEH5RhpsjLGLBkjYds6/AXvSqf5y+DWDCfqXZz6HEZq3BefrG+vVqy6vaV/yvQbfmXbwleldcr1kAmKG7Kbex+MuYpnFfABSxed9f9Gz5WKcvye8kKiASFJR4ZvpxORIHKcflfwPLF2+p1lLYu5xdNjkTQpWderJtOcG44MR2FWpXzCr+A8wPorDfsPyWVty7vN02ORNCqcxMdbLyOaWs9VkpqLL6iymmlXMCpEXQX3PVFz1/78O3f741bcdNKALTq3UQHW699A/aeLrU0V19P5bSSLuDEDPor7vuqgv92mawgYF4Du8iyASc4YK60l19O5awcc715+cMPFVn7ax2DX5apXEH1kAjaDOwjw4nQeroUHd+e8ospHVbeBXzwUe3S3wsZ+ZpkxcopiFRwa3Rrjx8LbWdL3U3dV38ppbPyDLb99TXW/lZJ/1fkq1RLSSSDa4bNPXowNJ0spTd27woqqZzV7hfwSzGyutvVqqYessEJ+8k0+NUNL6530DzpXkEllbPiAm67geMq7lWvImAK9pNp8MsbD6KKx80/3QsopXJYARew9O96sdR9+oTAeocULAkor/ss6H7C8Htrnzj9CyilclYRF/Do/04ULP+woLxqAeTpPQkGnjD22uJHTvcCaqmcFBfwQUVZxQLI1HkQDDzg6BGGo6iGrgXUUzkn12wbCykWwXtJadUCSNR7Egw84P0ZlqOohr4V1FM4Jd9sm2qpF8JbUWnlAkjVdxL0fvXRI2xnUQG9CyincErO4d5XUzKFsz0TXCyAbH0nQd8XHz7DeBbp9S6gnMIpRV3Aqj+v6lH533MyKweQofcs6PragycYjyK93gWUUzgl73BTluqewkHlJVYDIMb4STZwohgPowp6l1BUtaQCc01YqlsMV4UXWAuAUOOnWf+pYjyQKuhdQjlVMspIMmGt1hha6tYvBUCU8VOs8zQxn0QF9K+hmCoZ5SSZsFpbDE1VixdiUKEPwBRMJ1n7oWI/j+T6l1CNPqTUEBOWOxhDzaKdrbgmwJ3xNGg6ThY4ikaWUIw+peQUExY8EELFkgOsuSrA28BZ8Nn8k9umD9U/i0bqr0ceVXqOKSvuy6BoyQFWXRfgrfkkOPhQy3ky+VE0VH5B6rAEQaYsuT2BmgXHWHVdgL+2g2DsRBk6iArt2LH6C1LnJUkyadEdMZSu2t+q6wJiHWwc06FiI43ikTADb8mJFYkuadVvy5+j2kiLLgu4Mzz0j19nOkUsh9Dzk4pwWlAFSYEViyxn1X/Ln6raWCuuCbjlua1dThP7E+QsORSzZ2A5q3ZafnKxAPz47mrbUWL9ibVTJE6MWdSxZ1w5qw5O4mPmv78D2J3z8eRzpEz/71B/+SnJIZMK0jIr5iPxirNUmVYkAGeX54/n47rOlJ//aFvvl9XkEorO9hHVXn9CdQBiOG9sw0FyVEHnx4tyDSWfw9Jnj8gSQXtKNYsDEMx7f9tOlLf3937+tq6hkKw8QxFwWPj0CY1n0JVTwdoARPLe3LbT5L2Avk/flzWak4lvKOkc1j19QsMZ9OVUrzYAcdy3tvEweX9/14dvqxoKyc41lWwOi54/ndEQ+nKqVhqALF3bvG3jW8+WtwJ6PntX02BMZp6hZHNY81zJHNU0GkJXTIPlAphT49bu3OzmM+XpfR0fvaxoPCUnfrHksq92qkyOyxoLoTOn4XoBzKhlbw/sd/Op8vzC1+84LbU2z1QSOax2rjyOq4v7c7hOBQOY08CB5PPo3nPm+ZsnlX4U+SnvGcdIEtnWOVkSD/W5/k2vLVFZCgYwofvNPbzjzWfLy0vfKjiqqa/EbJ6RZLEtc7IErosd7HpjVA4FA5jO/Q63bHvrEXNWydPj31/okEuYf/W5BRNvaIVnXy1aQ7PDbp3+qJ17wQAmcru5rVvefMQ8vPatipPv8Aonklcu4YyrmmHNN3+Fy+f1D1uYKwcwsdvNbd/z1kPm77VX1T1+0yeaaD65RHNZUuUV/5Z2u6yxNo/k1Vc7gEndbm2HPW89Zv5efPHtx296BJPAJ5dgPoupu96w7pozq107AAd3e9tn11uPmp8XX/+wrUYBj1iCOa2g7GIz2mxOr2LtAOzutrbPpjeeNA+vbvoxayhZXGKJ5bSCqmtNabM1vJLFwwnd3dtN752mwnrWPLz8/kcMaeRySSXU/Cu4lNHkuOyk1cMBbcZH57+76v6ukUPn7geMRWayBhJu9vqvpfQ4LDxt9bCg0fh22W7vSTAcN38FnFc84bBaEwk2cem3slocFJ+4fIyi2Xhw2Wr3KRg7a14qWGs0jZGEOq+4eOENUpt8HOLE5WMIDceLqz4HTIBhAn9rWHAsjbEEmqrYPuld9s1RXT4GzD6zCHHa45jue0zhmkNpTSbAFEUOym+wa5Lq8tFthalFgLMGR/XeYQqXnUhzNt4mKHFQfnNdc1SXj04uQ0vnl3TS3rDGOwzh6vNoj8hF2cLM8lvqmqO6fHRxGVmav6yj1gZ23WkIFx9Gj5SsKtbkQdFPxyDV1eOKz4gyADs56mxcz4OncJ0pdQpqXLmCfCh66Rmkunp8eWqHdSYZgZ0dtDWw47GjuNLk+ibV76UaeT0eNJ18Mf0C4DWPjAGO/iqpsHZHT+JSk+seVpfXYuSHjgdJH1/NXj/c5pFBwM84vX7bv9nxE9n+ySmEBtYV0+fnEhewqI8vZq8fj/ym00AdAsJEdTp+JNs/OYnIuLoSkhXiSdHBI5OXvzvXmRynjgFR/NssGtFzLqtKUSQgURmuFO27MHf1+wqZzRHqIBDEv8mqEb3gs7AUJdIRFOEqv20N5q5+S4Ej2k2dBeLYu6yby3aeicUrkE52Cd7Se9Zm6uKXFDuGvtRZIYS5u9KhbOWXVxZpNGkvD5Hdqh5zV58hL4PoOfSXkwtmop7JVuqchsiSSXlxmOw29Zm38hxeOVxFGj6CUTyCwUrUE9lOndQYTSzhbw2U3KAR0xaewSWK81gTJjCSORmsRT2QPdRZjcmPJPSN0ZK7M2jSsjPY03iNNmPssvhkjFWo57GPOq1RuYGEvS1DcmcMZqw5gzER1eBlccsZ81MPYzd1YOMS4wh5VZLcppyrVs9ETLHpJi+PY9aYmnoSTdThDckKwfs9iTLbcaVeRfN4TK2rzQnzVUJWI1CcehAt1NkNS0jA7RUaeb24U7KoSfxl1tXtyMEqJrsjKEk9hjbq9BxErd4t41xJqTcpWlZ9j6kJZmgS6i6hAvUUGqnj83O1soG1RwcfIzThbmULK+25n8kDNBV1p6CnnkErdX4CbWsX9qRPUmojjqqsXXERqlmalbpfkFOPoJU6vyb+tf77c5IN76zktSzHPGIc1TpD3Rq5w7QGdc+gpp5AL+ocT6lLzmtBs5yFOzoqfcZ1xJPN1OTUfUMh6mE0Usd3rELVGel3yli2q4lLz6SbqGWoWwgx9QAaqeM7VKLs+Oy7Jaza17yVJxIO1ArU7YOWev5s1OkdG1/AyLrevsQ3Yj8OySrMXHuK276HT9Yq1J2ElHr8/KiTPGRYxNDKXr/EJ1pPftlmm7z8JC0DED1j81N3EVLq8Rukju1U7zqe/83cgeW9fI1Lut58I0Ydjd2PHrBlqPsJJfX0DVGHdq6p+oPVjC/w5WuMyfoICBblqKdsOeqGQks9fwPUkV24KDp6hU9fawh3/Evfn4VFOQ4JHqj7CiX19HVTB3blrdb4Ff59kSFTR0HJQkk9VGtTdxdK6unrpc7r0luxKQv891XmZH34hwoh0yh4zdTy1F2Gjn72Oj9e2Hu1/Wn4vVzBLUpU4jAY9kdsQt1r6NQZvZ7PlvRdpT0Jw9sL8IgSek7T4POYHagbDplCk9f8waIsJ87DU0bXOv5yJz4pogK3kXB60A7UPYdMqclr/FhVgwE8rM+03JHXH+U89lVYgsMQ/U6F37N2oO48ROIHa2Ts2j5VzEg4J09Iev9JRaY1YF4eE/QwF56PW56699DIGKu/bzVP3YyjORbO4ROSCjitybAGTMtjfh4Hw/V5y1N3HwopQ/XwrY6hm24mx8I5fEJSBRdFDa8B03MYo5cZcX7i4tT9R76UqXodsXVnrjua9/+5YYrF3K3Hl3d9GPNzmZ6X4XB/5trUI4BkbnNzPVSvE7b4xHXk9vjx/Pff19b2OLfKIeYyOq+z4f/QpalnAMm6huPwH3u32Zy/2dusOYWTT+e8vq26lgca60UlPtPzNh8Bj12aegyQq3s0Pg9+Nts5YUvPW0+Whx9OeHtreffPNBWLQpwm530+Yh68MvUoIJVpKn5+kHH707Ns90QMjbioofFjmJjX5LzOR8hz16YeBWQyDcXPDzJtDwxhWBOxvvqsBvdCUYzb5LxMSMxz16aeBaQyDcTfRxi3P8NZPATSG47tnSdFXDzfKSrU4Dw+f1MS9ODFqccBmSzT8PsZ5u1BfwDvYXQmY8r/qKLTN/hEhEq8p+dhVqIevTb1QCCTZRZ+P8XIPepf/VsOnbFY83+v6OwVDvGgFu/h+ZuUoCcvTz0RSGQZBEbu0MDqX1PojMSvEb+FPNfz0f/r4piD9+w8zEnMozcgHglkMkwBM3fMvvquQDzb8FuOuSpMwX94ficn5tE7EM8EMhmaz9Qdc4ugJxW/RjxWc1gWluM/PZ9cww7EY4Fco61n7E6YV94RhncTPh//PiPPUFBQwPRwA9uJpwJTYPBOmVfenoV7D54OUNdUUE7A9HxyAzsQzwUmEDF2q4zewNKzXtRYiakqzCFgen6mJujR21CPBspj9M5pVu3fi8fb2KNC1BUwPZ/8bNiFeDJQHqN3IWvV/ul/Pj7aKw4UFjBDXMJOxKOBWTCDV5JW7R79J9fxRiLGh4vYiXg2UBrDdyNlzf7BrxA9WoXNT8SDtyMeDpTF8N3LWLJ/7AsEj2bOk/M3QL4P3pV6PFAU09cgfsX+mY9UgXl5D87v/Lg+eF/a6UBVTF+D+AX7R26pBvOKmhvP5+5NNRmojOlrEL5e97gHasDUgubG8bG7U00GKmP8GkQv1z3s/hIwuaC58XssRJOBypjBBtGrjEh61qwxKGZsvJ6KT3YkXjCGo5xXR9Cwihkap6fii2QwUJZ6HheZSL+lkTLMQkbG5aH4oZgL1MUk2nz+/glK06rIGC4MQ3I6NX7ziP/lTgSqYxZLIGDYGWbkbGT8hhH/JM8EamMWK3gK5TQs4sUNwy48GZqRJ+Ja8lCgNkZRrjEr0sW17g34eXMBjzwQd7LHAoUxjHKNQREt2nVPy+tvCDs8ELdyhwKVqWeRYfxovoz52TDu9I7I45gcTczI83ArdSZQmXoUGcb2mAgW13r33s2ojD4ON1KHApWpR/GLOgSp1yQuIiJUDBjdlicjNPw4XMudChSmHsV/1CkIveZwlQ+R4pLzDhx/HK4lzwXKUk/iL3UQGu8pXKdDnjg1uvUuBsb2SJxLng2UpZ7EP+okJN5CIE0M8h8Xr2HEu9zZQFHqMXygjkLhPQTCxJiQeXEaRxzIHA5Up57GB+ooBDxSI0t8xNzDpmfiRup4oCj1FD5QR5GuK5zz1IgSEb8TXOpwWFDqfKAo9RT+USeR7y2Bq3TOIyPK7Q1vuuuRsT8W55JnBCWpp/CXOohsRxFc53OW2O5JwrDtLsfG5bk4kT4mqEc9hH/USSQbCOgssL2DxOiOexuwsCfjSP6koBz1EP5RJxHseaFjAR0HtlWMeDMyS2cTFvZovBPMCqpRD+EfdRIB3BM6DGz1FHHFecICH44XinFBMeohfKCOwk9gQAd5rZggGgWMWNzT8UwyMShGPYWP1Fk4SAjoNa/FEkSPoBkLfD4eaIYGdagn8Ik6DKOkgF7jWifALz1rWWbRo8KGLPQN+KGZGlShnr8X6jjGpQb0ktX86T3qGoaF1j0icshi34F/NHODItTj90qdxwBFQO9RTRrei7NxeF/cz49+rrHwQbFTFv0W/E8zOahBPX1v1IH0yk9nwpAanU7DwWR8HnzflmKHLeE1YI73Fj5aY181B//EmrKZLKV2lwt+XvPBd+0nfNJS3rQ9zfCggPjBGvyy+tzTao5mqph6tK3/IJE9uU/XRbLB79qbaH4gFz9Yo19XnXNSjal8PmZaIwDHn44PhrIp8zz1hZvwum2pRghq4YM1+nW1+ab0veaGSDxi8kn4tETXJzaktq2xvMYDTnrfloRjBKXwuRr+wrpcE+oMxByT4Uvb1h/zVM83raE/r3HpL9yOeJigkTFYw19YlGs83YGcfPdI/ZEJBD3W/pJldKdlInjlXsTTBA312F1QR3NEH8jJd58VermI8AzCHmypfw3dYVlJXroh9WAhnXrkLlT8I69ha2188kkJDZWe/GhGBmGPHih+Hd1tsNO8dSfqoUIy9cBdqXYBh62z4+knn3MpNimSmGcPFL+MkS7Y1T48VqCeK+RSz9urmn/eM3TFPW84+5yh4LQs3B/eW/lChptgVO/AWI16spBLPW+vCl7AwQvuekfbBTxWQ3wYrk/vKHo1piaY1DswVqOeLaRSj9ub54rU8cTn4/Qap3qjA3F8+nhPZ2drgVG9E2Mx6ulCJvW0vSt0AWes9upNHQX41hsZilfkHg2ekrUBqE09X0ikHrYDTzWtHs3ly27/9ovn5ziW9fPIkFx8Unfr82TM8aM49YQhi3rSjj2WtXoylpellemejUvy3b3snYGS7OGjOPWIIYl60M5oL+DMhVpemd9Bxzd65D/Qz/GpqMEpfQ+ValmMesqQQz1nxz7efmF13UwsL63bwSYOLRjoqHE6ElxU6dsAi3IFrSVr1qCknrIzTxfw0pFYXlu6hU3sXRjoqHlEmnS+zCvRNBOXPoWImUQx6iE786G5gCUrHX138Rb2sbdkoLMOE3Pn/m3G4LRWWktV0SMKPfWMHfr5dbjvby0exvXbL4sq28Ee5m4M9NRtZBpfe1/RZBpzhkX4lEJOPWOHni7gfWNoMG3hj6w96e9rxAh1lTy9rRefJWpMUYZ6xI79X9bO69+MtTn93WWIjAgig++Yohz1gJ3ZZ+lV6tCyNqn3i9ebo2SkkcJxTlGQer6ObbTiehWJGPvV94XrzlMOAsniOKkoRz1dZ7ZZKPfvH1vrer5sh8EKRSZpHGcV1aiH68QOa/xRv8JMhg42f9HyIxWPhPLYxxVVqWfrxOLLezZLnWlG+9j4JRuMVDyCymMbWJSlHqxTCy/twGz1Jmhp581fb9X87HUGKRHRZeobWcxDPVmnllzUqTmrjnbT1YPvbRmDDcYpAeFl6p5ZTEI9WWfGVlJ2OXcqt0LpYlSPvrdhtNfZIlLEJ9I/v5iBeq6OfWz3y4VLLCLGWZ9Pv+tqKBbZIGJEmK57cFGfeqhOLbOQZgssIc5hnw86fzMTa+0RJTJMNzS8KE09U2eWWQjcvHf6oPPXQ7HWJlEixHxj04vC1CN1Zp2VINJL748m4XJGFts2QqQoMTjAqEk9To8Ofq1x1qUg1vN/svL5hy5mYoltUggp5hueYZSjnqUXb7/UOPNiEOrj579d+db7s6lYaKOUQorJLIOMStST9Mp2WurqhsZh7912B6PVjgzTRMw3FNST9O7ld/amXw/CvffecYcwVd3IMJzzgENFPUjvuIDR66X3nhuEkXJCliF8Zx0a6il65POvzEhKRwV/zV91iwA/PGccEuoReuFyAUsqRy3LbhHgm9+MQ0U9Qy+e/oLnRdYEhf+nYNVdAvxyG3JIqOfnmdsvICoXgSI89gejhMp8Zhwq6vl5Yf3Jb9V1QWK9DQI8c5hxqKiH582/ihZcGDSYI6zPfmBCRT07zxz/NIlwFajmeSYYIyzFfFhCQz04bxz/EIlyGajmeSYYIizEflhCQD02R9x+D7jk6iD2NBkMEhZiPzKRTz01r5z+5vyqy0MhDBAW4nFeIpd6Zt75/Qy46AJRDFOEhTgdnEijnphnIX+nvmw1qI7pwVLcDk2kUM/Lq4gLWLYY1MbwYDlepyYSqIflnfPvAddcJGpgdrAcr2MT0dSTcsj/AtatBcUxOliO07GJYOo5OeH+n3UVrgXlMTpYi9OxiWDqOTnj/V9zVa4F5TE5WI3TyYkk6nl55vLfA55ipSiHwcF6PI9Q+MuZgeZP/huYxy+dbK2YGnODtbieoPCWNQOtn3z58HxrxdyYGyzF9QiFK/VsvHu+gJdfLuphbLAS50MUftSj8b+XMp4KW3C5mABTg2U4H6Lwkj4IJ9/9XM5CC8asmBosIvA8xTj1WDx4KWmPRaM4hgaLCDxRMUg9E49eitpj0aiOocEa4k5UDFHOwufFH/T9/ch668Z8GBksIeg4xRjtLHy+/5Hgl9LCLuD81WJqjAwWEHOaYkyVYTj4ru8f4AIGADcx5ylG5DS8aRrOZ+Ps++dYPQBUEXOUYkBsm+vPQ+T6AaAc4XmLJ+FdLj8PkQkAQDXK8xZ/MtpcfRqCMwCAYrRnLv4J7O5Dl09+oMwgRKUAACWpD12EXTznbzv7B7GgHACgKvWxuzu6+iMmCQAoS33s4hcN/hOTBQCUpT52N0ZLn0TFAQDlqA/czVm7t1xLjYEAwGTUp+7e3Hq3TC8dRhoApqA+b7dG8955DDUAzEB93u6L5h1yiAUApqA+b7dF5445zDQATEF93m6Kzp1xSAYAZqA+bvdE4845ZAMA9akPWyFhInTuikc6AFCd+qxVkEdD56655AMAxanP2lw1EqJhN0wBAcAk1Gdtmjoh0a87poQAYBLqszZHpZyKlFGZvV0AMAX1cRuvVlR06p5bxwCgMPVZG6xeXpKXTsa7aQBQkPqoDVUvsuTXzcq9ZwBQjvqkDVQxtsRXTc29YQBQjvqkDVMzuIx3rCKmbwBQh/qcDVI0u+DHrySoZwBQiPqkDVA0vKjnrimsZwBQhfqgdVc1vohnLiyuZQBQhPqgdVY0QMdHbSK2aQBQgfqk9VQ1QodH7Ca+awCgpj5pHZUN0fr1G0poGgCIqU9aN2VjtHztxhKaBgBa6oPWiTrG0xwHvwz6lgJALPUx60Od4udpkGNfhY/v6Er0FgCCqA9aO3WC3wZKy05qRim9AwAJ9Qlrpc7vV2dp+UnNKql/ACChPmNt1Ok9ai9NEtW00ho4pn6FAKpSH68W6uxetBWniWpimS3sVb9CAIVpD1cTdXRvGopTZTW51DY2K14egPqE56qVOroDN7UJw5pZbg8blC4OwDRUh6qZOrhjV9Up05pbdhdvVK4NwERER6qZOrczp9Vp45pcehvP1a0MwHQkB6qZOrULh+Wp81qAoJVvalYFYFb5J6mdOrNr7wUqE8p/d5i/NeU08s1FSQDQL/8cNVNHdue5xFLhJBfTo62893yznBQDAMO8z9EE6sjuzJCLqsa7Wn2e4k78egBrsp+lydSB3ZspkfRCbwvuf2Q85bsBrMt6qGZT59VisjyqVRr5bBPJSwGsy+NoTaSOq8mcWRSqNeEV49JfiGD0EzIOh2sidVpt5g2iTLFJrxmS+jKEy58g4IfLCaugDq7RnCH8PLhGxUmvGZP6MgQTDRHwP5cjNoc6qmZTBhD356jGyikWz0ttae9CNNEQAf/zOGFzqJPqMOPyX14gr71eQg+lpb0K4XRzBMxzAauD6jFjDlcPjim/dTV1MjooLOlVSKCcJWzPcKpmUsfUaZrF3z3beQkdqxx+B9CDaYJS/0EnoY6p1yRLb3m441I6Fmr9eqAJIwWlsbMymTqkAXMsve3xXmvpWKztq4FGzBWkRk66bOqMxsyw8o4XeCynfdHHQbR9LdBjYDwBP50DqKCOaFD5hfc8374Ycw6tnwPajc8j4GBkAHOpExpWfeEZf3Wki9b3+0d0mEPOa5DCMJCA2dD8pVInZFB83d2vcOroYBiNHws380Ti1fA4Ag6G5i+TOiCL4uue6AJuExES1sagQcn5CHSnzsek+MIH3uHV1hj+EWF1DBqUnI9Ab+p4bIqv2/QfMHr55u33Z3BLBttg0iDkewC6U8djVXvh439h8/O3zso2NL5qZFgNwwYh3zPQmzods9ord3jLbc3mGagTFxbEwEHI9RR0p07HrvbK7a9pqNk+BjXCwsIYPSh5Hofu1OE4KLp0p+e31WwdA1lKWB+jByHP09CdOhwPRVcecQG3fs6HzwKA/zGFEPho/msOdNQZuSi3cNent5btMg+JIWEbzB/yeZ6EUdQZeSm2bt/nt5fuNRZZOWEXDCCSeZ6DgdQx+Si25lUuYNdlYGNMIPJ4noHB1FE5aVlm4pLjfgn6bgGrDMcqg4kvU84gpuR3/iVQh+WldX1JS/Z7SXfbUmbD8KWt67Y/AnWETCFwYHzW8qmzclNscSF/DKltbfGz8fKRiLBXGk38L2AOgSOmUy+ZOis/tVbm9fqh3uUNSUbW8l7CV8QgAgc8Tr8k6qgcVViX/3uHehc2GnnRLjac4AZGHpcTMIc6Kk/yVYW8d6h1QZORmO1y0wnnYQSOOJx9edRh+WpbVNyqV7qATx569N0+6zyqP+DJkPGdRuCN/dxLpg7MWcOCIlcd9OCB3gVMRua4LDqeO3OeRmzuaSo+fv7fbGTxSYUtPTLPgRYGjMfZz4y9VnlUfcCzoeE+j9jW21AYh0tGmKFG3LK9/1TO0zf629fR/6ZHv31P4AjtPKDLahvIm1EFPt8PCOtsyYhzzPe2br8M7n/3eTzy/v4N9v/sR97v4+Pv9rHzhC6r72TqGnZs5X0szLMlok4y3dvCHVNo/Ono2LO7Ozg8APdVRs/O3iO6qLZ57B1W7MVhikpR55ntfeGOKbT/evDAsztbaOn/+w88fzt4bjYf0UU1DuTAuGIfLlNUiDrPbO8r94yh59eDex/d10Pf/r98MnpsGNNFNU6jx8hicmedbj3ZppGcq9zr2j1z6P2TQX0P7+uic/sfP2tLq+lrNx/SRTXOos/EogbD77gd/dNy3IKeQmwMz095+2Xbm9f+++bJz2h7y/du/sdPdfa0Wr5+6yFdVvMg+swsxNob9trcv2/9/lPbiTadoOiLCs7h+ddpDS15Lujj7icH769vf1Xr0jzTun/CcJ0orH0MfYYWOn09e/3kQc+vRmJewV0oJjqIxl9E62zN8z8fPf3prT3vf3/B6dIOSxsO6vUpL888zQIzu5v0+48yDFPo7FjrcbWgjG6UER7E3S8UDzXnoLqz4g1v6P7fqNaonh/09M2zOjG5ixls+ijDUEtr8y4fsbWQtlQVnURMf46Ke6z5qfrhN3RcwA5Jva7huYTjKrGGkyFs/iwDUcppL2469mE5tJYS2Jx6YoNI7dPjdz99wvMlJwu0R3Ua2fki/F4Koa7ODk8qkpy14uaQufjhzaR2Syw0iOw+PX7/00c8X/L2TmtKR888rKG3NEyib+qGRxUJTlrRcMrcfGQj6U3TCc0hv0+P3//0mc4nXr0jxXFdt+vHjJpG++YLGIga7s6Tk7Zdf2A3wv5lCw0iv0+P3//0maEHHr4iyWFlt+vHhFoG++4rmIgiDvtxf+zcfGIvyv7lCg1C0ajH73//54EHCh1WVrdcjOqfwllGeEONJ81718a+cE3qJuYJDSKlV9+ze/HOnlJsC/Z2WFvdcjFmaAbnmODttB40uKLuYp7AGOLSv/qqkx9xe3eyg+oKV4sRYwM4ywRvpvWgwQV1E/ME5hAb9+ljuhrtvOQIT//D4uEfSxaLAYPjN80E78N49uCFup9p3lftlUNmyg8PW7n3H6/3sLYc+Bgdvunmdw/2Ewhf1I3M9rhopxy06UY0v8BUfLz8LyVxOfAwvDF02wvHLMcO/qj7mO9h1S5BFIt2le7PUymaDbZzxvld1k/uXQcNzqjbKfKwbnsYH11/022i+Ufgp8DyhaLV4NhNOb4Leoy97XzBNXVH1exJzBLolCPw8frHsDC505m76DHnVwmDVwyuqJuqZgxiyiwnmoGP7wtYXQe8nE4cF3BxLvcNXqi7qmXLgRTjEfBqurvJ+VWD+92D7efXI4bdMwR6+P3+LwdYqvDLaEPqnqp5pLB9iEAsTrAKUm6kvahbmulksfYQtkoRyMcRVkHatbQPdUuXQIpAlJv/kI66vP3k3U67UHd0dgQIROEIKyb4NtqQuqOzI0DAHydYRXH30K7UHZ0eCQLeOMBKiruHdqXu6PyIEHDHCVZQ4EW0K3VL50eEQABOsGpCb6JdqZs6PRIEwnCIVRJ8Ge1J3dTJkR+QgbOsivA7aUfqps6K4AABzrSawm+qHambWhjZAHKcYlVE30V7Une1LqIBCuAYqyL6MtqQuqWFkQ1QAOdYFdG30abUbS2KXIASOMfKiL2KtqRuaVUEAxTAQVZH5EW0K3VPqyIYQO765OIcyxV9GW1I3dKySAYo4O7s4ijLlHAlbUbd0aoIBijh+ujiIMuUcyntRN3RqggGKOH66OIcS5N0JW1F3dOySAYo4uLs4hjL8fJb7nCi7mtZJAPUcnR0cYylyL+Z9qDua11EA1TzfnZxisXT3E2bUDe3KoIBKns7wjjOwsmuqfWpW1sNgQATej7PONvi6S6t1ak7q7T14oGJfZ9dnGMSsutqeerOptprtcCyvs+uTQ+ydKrraXnqxubabLlYE2N8dCOoK1pZ/sW0C3Vnc222XCyJKb76M8Twl3snbUzd6GjLLxD7WWaoxxey63mmlnk3bUbd2hiLLgv43zrjPbqS7U40lbSLaE/q9kZZdmEoRLaBthjvq5NqwyNNJfL6warzuuiyUM7TRsrdXzsM+eWZtctppuZ01eCMusH+FlwSSqqxyZbcxJ93/znhlU+wIsYvFTRTNznAimtCRWl77fxLV93G255eRfCfUEqibnSAFdeEmk43kuvGO//8gvt489Orjt+IezqCMepme1pqMViLcQuef3K9nex4gC2WTJaBiwSD1L12tNJayiFcB+Pb8PxDi23kv8V8NP4s7OZRyySTZuwiwRh1tx2ttJbClpqZCvy25Up7+jCJkdNs1eMugeViQTd1u62mX8AEVpmVctx25PsXTdqskxB6D7Hljrksg7cIRqkbbjb/CspbaFrqudyWA4FP3qaTo6npIPv5mkVPugRtdwYcqVtuNv8KqltqXEpy26Hzt+lk4Rx1GTxSRh91z81aV7DEYiUWG5iaXLboAj06WDinXRbHpNFG3XK7liWss1qB5SamKPseXaFH7icc49ssOnu8UbfcARdwtAWHpqr+bfr4Yyu0yP2I6wlzZ/HB45266w6a1rDQevMtOTZV9e7Thx9eoj2+51tnmBtLyB3v1G130LCGpdabb825qapzp/798Bqt8TvbLqmXWU1a3m/f6HnE+CuLymxxlPtFLLbgdIsOTlnX2/Xj9G+MUtbsxuNYa6JeqMjN36yWHHTvU8Ze211yGq+uKrX9fX7rrDfdwrNT1Ma7+ZMrONbxumUpP3/k5auOnjP0XpeFRLB0soqeC3iJBadbeHiq2nc7869hhXpLQB3x24cfvv7oiUMVlP2vPA31sJi7RSy34HQLD09V+27nT+FPxzbwFETZnEMu4NgVDzHGVAMXcLyFx6cw05aeuDsj6+7KZmtR6frmfP7csUK4gsN0/RL0CguWWHZ8Stt3c9tWvmAgfkKi9Y/ZuZKPmlewT1ZSXf8W9AoLFll2gCpTbOoSTR1aeGgsywiINiLnwFI8Hu3EKSwlfgacY9kBKugnWsWmrtHasZXHpbIS/2xjgo4rxf5kJ25ZCXEBJ1l2ggpS7eoyzTUF4JvJct6DqRp2XC0OT/bhlpVM19+EtcKChdacoJJU+7pOi40JlFhDUQfB1Ew5sCaPRzvwTixf3+8BL7BgpTVHqCLN9i51TPhEoFxBPad/f1rdkIPqcVmwWUhiufp+CXqFFSstOkQFSTZ4qXPCJwFd/QWdR1M65sb3dpbjsmSjqMQS8XvAmRYdooLyd3i1k8IpAU3xhR1mUzvmp3fcvLe5Ho8lG0XllYm/ijLVuoNUTP4Od32YA58E8uuu7iid6jk/v+HjueSz5bU9U8k/qHw9vwecUM7y1p2kWpJ3uO/TfPhEwHC+OkhnwpzP3tpckcuaTcKyydRxASdUs4F1R6mU3B3u/DgfLhEwm296gpsv6OZ6epYWIyWPaB1/DCm+mC2sO0u1ZO1w9wd6cQiAwTzRkdksUb/9ZdE3H9eLzyRB+wUcX8suGkeL3G0SNnjAI/2Y159c71S6wqqd9cfz/2mox2OyHMRHk6BlFeustoYtB00geoNHPNORdfm51U6nL6rCaXfXNTJJARRZ+VtkGZPZdNhS/IUVu8MjnunLun6m7k57VNUC/31dZ2GdExQpL6xIiyxjMpsOW4q/tEK3eMQznUUuH1/as6oW+c/beoahc36C5WUVaZFlzGbXcUvwG1bkFg95qLew1eNXe1blQq94qXZITCrSKuuYzujELTN5UX6zitvjMU+NSWKCOifXGlS12I3joZaWU6xV1jGfoZFbaPKiRG/ymKeWSyKryJ3USt40HnpZMQXr+MsGAqvY0u6jF8Rxj0f9C6ATBJFT4m4qRW8aD72klMJxAetsP3whHDf5S9QxT60ZREqF+ykUvWk89JJSCtfxGxihdexp8+EL4bnL/8L2fmp8D2tXt6s62ZvmQy8ppXDLLGROew9fCN99Hig8g/FQAkvbXJ3we8e1lqSQ4nWsZKFV17H5+AXw3eiRgiN4/67mjMIqg3AsegupLCmkeFzAapsPoD/fnR4qcv3v39kcUUhZ+CIaiv4yaksJKUPXBbzQugvZfgad+e3yDDHLP/ze1ojcS8KD9IEYqKG8jJBy9P4MeKnF18A8+nLIM9Vz8S7Lv/ve9noQQB6/1+jKZITUwKGOjj+G9O8Ctr8S7xYZyBIc9neyp+IdVn+aSUtExvejSes8CN4+ifCQGjjU0/V1RZa9tKkHsgzr7hZ4Lt24/KtIbgOyvRuNlPH/vMhjcDUyUrqP0F5Q7wVcYOWrm3UiK7FsbaGH0oWRuL8aR6Txf7/INK1SKSndBOhREhdwRXPOZCHjG7sQUSS+r8UFaQe+3+QxqRo5MV3F51BR39cUWftWhudy+z6NbuxqBJE4vhIX1PE7TahIWkzt4fU/xPba7q9GN8ch3axrtuQqyU3E6224o26A24BKpMXUGt7IQ6yvHXgnei02uVm8Y1NKTMTnVWghzt91RNMlBtUU3tBDrK8deSn6rTW7OZwzk8sJxCF4tBLn7zuf2TKTaslu6Cnm9468Ff0WG98U7pnpPa4tJg7XDuCaOH/PycyXmVRDdGOPGXvxQwFDr8WQgAleuoHeeVUTkEZMI3BH1oWAsUyVGNVTaMfZ9T/JVAC3sMgic5zCP6tSItII6QMuqdIPGsssuWGdRPb3nf3PcirF9hh0W2KSc7hHVUhIGAE9QAtF/Pxh4IHIDooYrMa2AG0O25t+knO4xlRKTBre+aOVInwu4LHUTmrpLcrjv+egjwPTT3Q8v4iKiYnDN3x00KQ/902cn9ZZDZ1/t5W1iLdaLA+EwczjnMMzoUpi8vBMHl0k8WdMapwSYX32X6jmC1geBR7MPdXxnPMpIigQt9Qxj6yZdSfK6Tmzz+4bNWLzGh4Js7nnOppzOiW45+EVNuaTPLt+RCk9fmvoSR5FKKPAq7lHO5h7OHrugfgkjVmlT7ALUUCP3x56lk8ZqihwZOLZjuYdjVxAIg4xY3L5g2ylj2bsaQGFsIXlpp3uYN65yEWE4vFMzE0xyzb6ZMYeF1AIW1jPe7zXaKl7KmIxqfg8FbNTTPSwAqGMPS+iErZwAc4DvkJbAyKRCorF6bGYnmKoBxVIZOyBIaWwh4twnfE1ehsRiU5QKl6Pxfwkcz2kQByvn71/XEZV7OcK3OZ8md4GJaIRFYrXc7EGxWz3KxLE0yePn5JSisdLYGaZ6DXbG5VIurhI/J6MRSgGvFPdDF6fk1KMx0tgNzw1yzY4LJFcgYk4PhprUEx4p+IRPDwopRqPl8CBcW4W7HFgIokC43B7NFaSP+Ndiq/+4Ukp1Ti8BC6sk7Ncn2MDyRGaht/DsZL0Ke+SuvSBOP6e5V9Oeh7o0DkoY9SL7JCSR6zYLNyejsUkj3mXzHWPhPH3MO9q8vNAl85JGaNeZLuUOGLFRuH1dKwod9LbZS55KIjfp7mXk50HevXOyiD1MtskhREoOAmvx2NJqaPeLnPBQzn8Ps6/ntw80K93WMapV3ovL4sowUE4PR6Lyhz1dnnLHYzh93nuBeXmgRG90zJOvdI7snXnvckYhNPzsTC3YXaTt9LBCH4f6F9RaiAY0jsuZuoFnxEvNPt9A5V4vQALs8+xs7xlDibw+8jBQi5rSowEY3rnxUy94DP6xdXINfwFWJptit3lrXF0+T/PHK6j+7U+IcBH/8TYqdd8qMKS5AV4/1dOsSPDGHvLXePo8j/Hfwm6Wi4YMdhFF+q1PymxjIb3hJYwS7NQ2fhW8pa3uuGVW34GXCcUDLO00oN6/T+KVH//qsgy6rcJExjbSwFilua/8LennD3f+qKYUGBh6aUH9fq/lan89m2BlZTvEmYxsJ8CTLTu10ccP9r4ElEouGRrp6uZQsgu5eoD8W9n36Jb/6byN1UCx181/rz7V6EIv876mGDVgsqufjz0xWxYDDHtMA/qAL6Yl/Dwf7yoM8ELz+Z6qbzeyNpOy7v44cjXxi8Xi7JuMyv1+v+ok3ihjgOv1BNx6KGuw3Jl63QIfKDKix8PfGvCcrEqn+02TL38A+JEvqlTwBv1SNy5LjZ1cXFNuCn4/Ifj3pm0YCzKac+NUS/+nDSWysFsTDwTt4rUKOzF+Y+HvTJtxViU174boV77DZLBE+FAaLWH4JHueCtOf9hQ1vUbfZ6NjbVtwRDqpd8a/bukN4hmT/mDoNcRgXuKnY84/fHuRrfX/PgR+2uwn/bt4E298luXf7Rh93C2lD4GOq0J/H5nVHwdDzr78e4+txf++Bnza7CjoV3hQb3wWzf/asve4WwqdwpEWpefEV3Xk1zq7Cn86VPG12BTYxvDTr3uW+8Vkg4SZ0Chce3BmQ0+5viTfbV2vfXpY8b3YF/dG8SDetG3jiokHuTNQK7mZYdnNfy0t092lDrwyucPmt+FXY1tEyP1om+N/u/wXfLZV9YIJGpdb0JOlic+frCr1KHXvXzU4YXY1NhWMVEv+db4/xDfI5+t5cxAkpal5gVkee7jx3or7l7C22fNb8S+xjfMIPWCb/X+MYjtAtpazgzEa1hocjimZ5vK7lvDwaeNr8TOTJtmgHq9t64qJCGscAeHxjIYmC32x8+5rKKtzrg4sY22/eFGvdw7pl8L2yKh7SXMQKTAMAyJ9b3o4ssN6+tNLyhSbKZl7tyoF3vH+D/Fd4gI8TMQIzgFU2D9rzv+6vFF9iYYlSu20zJ6TtRLvdNc4MYZYcorOHj11ryGXnrwxaPr7M4wJlvsqWn8HKjXeaerwF1DwnRXcPi6zWmNvthjeSMxuhaA7TXPoI16mXcy/szj9CHhf0HN95ayaI+sLI8IWdT1W1wrAFqn0Ea9yjuJf/Rx4pTwJaT3rpJW65OU4RFhKzt9iW8FwP8aJ9FCvcQb2X/+cc6U8C2i9x6Sl+mV0/gTQpd38A73GoD/Nc7iOPUCbwzVt19M+BbQehPJEj1jGvzi6CUevMa/DOB/zeM4SL2+K7F/imGdnPDAv/XDVEvzzmjsK1MX6VsD8Khj6rup13Yl+M/xrxMUnvg3v8SwOL7e8CSfLC5qHHxwz9uBXt1zPzjHlaT8ZtISSeGJf+vlI+JbheFB3ZG8PeWqyvHH9qwBGDewAwbmuQKnknaICkf8Oy+cDv9CLA/qr+bleaePH3hW01eP5n7wcIdHYWadMzo4y3JuBS2fFE64d14zFiHlmB40VtH1O0a/rq0u1/gND8MChka1d5blsv7k5AJR4YRv2yUjEVST5TGGkrx1lObagNGHYQ0pwywWVM+SWeGET7dFAxFX1cBT7MVE6FmYZ/y9z8J6fCe53lAF1pOQVsFA9+TR6+sxaJoHVdmCSFL1Le4q796Ifj453GLMzWeAm6ZTIrSe2LhqBpqm1uIdWj0yA3Uqfn9yUjoZBtN7+PhRMB51TGPm2rX6x2SmGYquJy6xmy+pF7WfigPl0Oie7jvXGrCGrIAyOLfb8PUR4xBu1rqrMA1b8QmKr8c1sg/L/35+etb5O6q7iEdprB+t7Yos1Gcln0c/9Q0P6KCKgPepVtNcTSkH/wtDXdLkFp6ejHr8Mvv+hvmBly8prXLpM/Sj6T2War3+naxBEe/TreavgPuCyjisHzauw1RJTj0+oXnEf/uSkiYpvXAv+l4UUq0xku5SIp6ZvZyHAtor05qkzNm4zlIhSQU5xOaR/u1L6pmp8LI96H1dSM3GZHpriXhm+nIeCmivTOeifBg5jlIlaRX55BcqK4pGE9ZdrAPDL4so2hDLUDEBjxSs56+E09Kuisx0VTwceE1SKXkVecQXKy2Ka5OW/aVE8vZXBhQ/EssA/xeKF/Rbw92Py1WubQlOg1RLZkkOAYZKjMIvHGnRb+QL8HmrZQHaf2fJ/3U+IcVqn48YhUtbyfRzciC/JnOKYdKjcEhEVfMJaf1+b7Us4fvna4YH1uKUUqzuWfFUtrD1zDwmx6a8deLMloSi3mui8r3fannO4Y935VKLU+wZPn//qGKWhorgyTge1ehqsgQZZpIcBGW2yl9ERHaWxxx+pLPIWtyyD/cZfQG//IUrLQXBlW06ypEWZcgyTu0QsqsbkbiUsO6annT4oe5SS/HsQZrWZveoUMP2Sk2EDRfwq8LLzyvNJmktgemdP6DhWYcv7Sy2HL8+JOppeZcyhWyt3FgMqFDMaI6R6q49qzK7+JVERnf3gKPn/X2ms7JZ+PUiVVfjH9fitNje96NRyjSEKlHNUIyxai48pyovsWtpf3DnG5vrffuu3nZOaKAfFVx17XItPgtteCVGGGehgCLljAQZqtiqU8rxFrmevud2vLLrsX9fcVHTWno7UsNblZ0TYFtm4+ih3/TNqFLPyFxHqrHm3w9mlOMuMNjOpza9uH8QOuZpHbOm8V5h5wJG13g7eBg3fTfKFDQy2oH0K06oIFbcqrofePvBsSLHx2tiK6WRUn7rNGHUzA0pVk0h8tXGFxAtcFWdDzz5tDX43plaxGKBxFfePlEYMXEzqpVThn6hwRWEc1+TIaWDr3BIvaGJiyKRHj0zhQETN6NcPVWIFxn5+hR+i7LnFJJ3w0PXRSgd+mcLneZtRr2CahAvMO71SVwW5RJUQNxNLVwbqTTrHC4MmLcb5Qoqso/Fyzv4urCKIvhlau6We5fbOrgJ0mkzNGnoNV83KtXyInRDtBEvLer1OSyLcWuTc7B9de2AdJoMTxy6TNeNSrUcit0XokaJX59hfDGObXr5YWOm/YXtg3iuGcYOXSZrR6FSLgTvDkGrxK/PMLgWnzYF5DdWGPDFcRJxZa5mFCrlRvQGye2U+v3xupfh2Sj/+GzVYXd+k4gbUzWjUi034jdJWqvkBYTrW4J3o9yTcygQ+Jh2P09phmZUqKFbwj7JaZW8gGBd9ddulWOB2FfYcOLABM0oUcSAlN0S3it9BZHaqy/Rq+Ov8y0NuxscTgyp34wKNYxJ2S7RvZIXEKa5fMcemYJ6/Wr3uoDZdvH0ynejQg2DcnZMdLNcXl+vi5cL+P2mX3dak2qvFwjmsM/QqmgvlhmClB0T3C2Xt1fr6PUS/HrSHVRHuYA/ty2GNhWbscwUZO2a0G45vL3Svo5tgjGoWqViU2GbDydqNWPyAWj7D7zGCFyU9fWF9nVsD6xBVasVu4nbeThRqhmTD8BraH8xTrxxzAXU2daxPWh0U2CdQrGflG2IR6WaMfkAnKc2866w1qiu/4upAa6q1gWU2Ko7qtKPFQbgNLqZt4G17gJLao8f2Jd6n+6pSDNW6P5Zdke/PD3P6Nv2rnxtAwcRsCPxTt1UkV6s0P2T7I7inGjw2/4Tb1dfrGM7kICdSLfqtor0Yp3uHwd4mOlEw3/9rwj9/uDx12qX53Q8ARtQ7tSNyZsxS+PvYzmI7izNieb+4gL+/cjhcuRrMx1HwF60m3Vf6l5M0/iWZI5/0/fkWTPN/eWMHP2Afm3WAwnYjnTHbk7UkSl73hLO4RV1+qh5xv9yPg7GR7608eMI2JBwr+5N0oxZ232f0MfBh2//qFJApd4u6z0eIS5gYBrCzbo3RS/m7fZdSDe/R3r8qAmm/2I+Ku7l8XMI2JN6z+4rvxczN/s6p675/v5eU+BJm+dqLQW3cufZA+CBev/uKqsX6zT4KqyuCf/4uYwd6hh7xMibLpYcWkSvtmMHwC/1pt1WfC+W6+15Wl0z/tF6C5/8fDpv+5y+rOT2bTxxAPxS79qNRbdiwd6eBdY85T2BH/547v45eFvZzXvXAwBX1Dt4W0GtWL2hJ5G1zHln4Mc/nryBptm2tw0A8Ea9b3cW0or1O3qYWsDwl7iAr//OrEKGGgBsT71zdxbQij36eZib/zY4/H7BJpph25rSB/al3ro7c2/FNt18i817Ixx3RLSHym9We/rAntR7d2fundiom8/BOe+Fk5aodlH1beqTPrAh9ebdmXsnduqmZrucUachpI4emJh6++7MvRN7dVOzYW6oQ5FRBw/MTL1/4dCRzbuo2Den1GFoqFMH5qbewTszd2L37mm2zDl1HhLq0IHJqbfwxmyNoHPFzn91GALqyIHZqffwzkyNoHPVLoCAxTk/0pc6b2Al6v28sZFG0K9Hmi1zyn9x70v1fYeFLmdgGeptvLX+RtCvJ6pdc8F9fU9rdX26mTRoYBnqnbyxvj7QqQOiTXPKfWl/33B8tANpysA61Ft5Zz1toFEHZLvmjP/K3J7oSZgwsCD1jt5Xaxto0SnRnrngvjCnB7rSxQssRr2Zd9bWBlp0SrZr7riuzuVh3pTpAotRb+d93beB5twRbZorfutyeZIncbLAgtS7emN3XaA3d2S75orTwjwe40qdK7Am9c7e13UXaEwL1a65pA4lhjpVYEXqfb2v6y7QmBaqXXNNnUokdbbAotRbe1fHXaAdfjT76ZY6FlfqMIGFqbf3fp4ipxkeNFunizoiP+okgeWpN/nKLv+IEl3woNk099S5eFHnCKxNvcNXdhMubbBTbZt76mQcqCMElqfe5CvjAg6n2jYN1NGYqQMENqDe5gvjAg6m2jNt1OkYqePDPBg3Lw5J4kdHmnTBTrNjmqnjMVGHh9IYMjc+UeJ/XWHSBSvRjmmnDsiHOkVUxKBFCEh1J4P50QQ7yXbpok5oiDo0lJE5dHtPXl7Sq/H+rRGHx21GtWe6qEMapI4NMgyehDb2Cfn/N2ZpwgDVfumkjqmTOi7kU8/cH3USIurYJ+OXF00Yptor3dRB9VBnhTzqWTuhjkVDnfpcuIALUG2VAeqomqmDQjT1hDVRhySgjnwuMRcwTegg2ieD1Gm1UaeEKOrJ6qdOLJ068KlwAWuJ9sg4dWAt1BnBmXqg7NQJ5lKnPRHHrGjBCNEWGacOrIE6InhQT5E7daCp1GHPwjUoejBEskEaHVebn1EXdWgYph6daOp8M6mznoJzSkc9oBEXFBvjjjoTI3V8aKYeFQV15nnUSU8h+AKmEdeSt8QVdRRO1DHijnpC9Lb5a7PUQU8g4wKmD0dyt8IZdQrO1HHiiXocKlP3Jos65+L886ENrXI3whYtEUeKNccqjrpbCdQR18YFLJK7CSL6UK+tgZl9ZLxoapKOr0bdxFDqcEsKTIUuNJh//ut1VpyY2+sr8e0Qzqk7HUmdbUHpFzBNeDD/3JdrbcXQ3GoK81aq4+rRRTkG4dTh1sMFrDT7yJfrbvHc/MqrtCq4U89JGHWw5eRfwPTg1+TzXq67k+QWVLNsCXAXNhVy6mSr4QLWmXvYRa/tL6dWbI0mLx9GbsNcjzraWgQXMB34NvWgC1/dW02p3IAGngNdjTrbUhz/a0hv30EDrk085uLXd1dTJTegketQV6MOtw6nKI5SJf4b8054iSK6SqmRG9Dqbx6dR7wGdbxVuARxnCn5X5l3vMsU4p9haLVAh8dxdB/0AoTRVuGTxGmoxH8qaqgz0q1RTEBom88kinmYx4hp19NFW4BXDBehEv8J5znOjVZekmtSIRUC3qKmXk2dq4JnBFeJEv0pr/EVZKsuzCegmNqAQHGjr6XONZfv8q8DJfkj9okVxiosO/DVLa8HCgneDcnUaebwXvttnOR+ZHRIm01c+lHxCS/dcxAxv4zNkUmdZyz/hbeEuXnoRzqncsQyC9HIiQ/wpN41Aex5OGXrKWLNbU8MDnw+jWNoMnXxImGZAYHU+yaGXyROMXvwXXpnksGZz6cxP5OJS5cJygwIpt45YczrD429keeaRx5lfedyOhsyYta6pUJCAxKo904g67KzWjBeYWPJow8afuGSBlLsN23hUhGpATnUuyfL0HJna4rTY/49qf99qzPk2WPWurXcUwPSqHdPcbO1JLutinyyZWXpnmZe4UrOoQGp1PtnAme50ZANjr/pskwsuASf1OCDdnRTb6C5vEe2fS88A6inQpAXP5pYXlFBfUc/WmKi3EWT27oBPouvqUKQqTXMJ3UecIGOWD3EF7VNjr71/T3er8zmkP2kbCsvrEqQ2XVMJnMkcKK3H3TuhmaXeL81XY2wk40turpCOeaXMpPEmcCh3nbQuhbKXeL77mTaoDV61zyBQikKSplK5ljgTX8z6F6Tg5Sevv36TwfbwpayZVNWsPr6/gy1t7RSMUqKmUzmcODBSB/oXpv3eF6+5+33jP++cfaE0RomteaqXo23t6RyQeoKmknqjODLeA8Ovuz3n39/+hZQ8fwOU3m5pJ3fiBn4Nl2maozquuaQOSn4n6kFtDWIf2aeuxTRnJufq2h02rKmkTgoEzjIpiOju0QdGuDSVtqeZHBPIp16Ukapc/vgBjb7TStpZkpqiej8K5+f0fcK10Jvnzr+Ygxp7BfU1IMyQp3Zl+LlTShvgIroTOTx+97/ufMvYvMv9uXJB99YuM/1VtXcL2ipB2WAOrIv5QucUNYA1dAXyPP3Pf7wdX5+UXc18fk1y/e53roau4V61KPTSR3XtxlqnNNXgBe5uk/UVRdvfvz3H/++4mEVL8/6WVtnFhdfcfPSu68cCaSx5odvXHzOo5eji3FkzTVQW8ugpJ6RTuq4vk1R5NxuYo0ar/f2DfbYYRoGvr7prYZ4nA1X8lCN6RlWnuuJ4N4xOFNPSB91Wj8mKXNqt3F2zcvZDzf1bZ7ONpXZEFxjqm4FG4qwrqb/re81vK/o6vf0U3k2CwEEMzFOHdaPWepcW1cLzj+wVNdaFtK761IG3fjulo+OLfH2aQcr+fhtxNlX5p+7fq1CpPTBsFCH9WOaQnfQFvcmfWlZZLktaXpn2+dMS3t92mEdHy+TePiJ4VosxpqCHNnTYKIO69dEpQLPSm7J4Ze2F3fzzMtFfR5d55cfOk+na6k+2vuAZIJp6Nf605w0TTUDFUXu05yy2r+s/RU9v/VvXW7HUp0Ml4ozXrHmD0M/j3W6mrJo4H/nE6vdsJ8Pfxis/Tf8rz/evv6efznAsMiLCiKN14pjIbnmD8Yd5wV6mbp4bO5+Xkvs276nD9Rx8Emn0tuYU26Xt6hdhOSaOBFtnNfnZvLysbWGcS2ydZ+ed/Pshx/pqkG3V+0htxIsbnUhweZNxNuEvPzf4iPTvi6gmsZhHd/NrqP/+7C7p06334wB57cCf0KSTZuIgxH5W80EI9OzMKCWjlG17mrvup2fKPaV0U9Stqgz+4CPuD/XGDgGC83H0ovDBtoHda+dLWWJmi7kios2aAqWmo/Fl4d9tM3pXttb5iey3+gMuRN/rOh07a1feTy2WCT20Dykm21ygc+334g7CJLsa4iNd3yz7TAe3aEAC+ib+9/5//y7TNQrmMZ5Vpw8JQTn29Lc93++/crAijN17IGFVg10Tj57IcC/GA/DJewc8fkeNfL1+w4a/Xn9k+DAglO1nDQrrhvonX22QpDjcAk7RUbATa94/cznyU+DF/tDBBw82Ff/9LMR/N0lS9aBcoa55RUvH3n65ro7jpMHGxsZf7aBN5IVSomcrp7h6AH+dzLln6e/FyWtdikkq0TkSkMXMO3Cgq6GnE0QiGSxq7ELmD2CFV2NOFsgDMkC/4xeyGwa7IbJT0LO2MvwNcwuwY6YfQC+xq9hziIAAMZxAwMAoGC4gbmCAQAYZLl/uYEBABhlu4G5ggEAGGK8gLmCAQDwY76WuZgBABjicAdzCwMAYOZyI3MlAwAwyucq5i4GAKATVzAAAAJcwAAAiDhdwtzDAAD08LuAuYMBAOjnehNzGQMA0IoLGAAACd8rmDsYAIBuzpcx1zEAAM3cb2GuYQAAWnEHAwCgwi0MAIAENzAAACVwJQMAIOF7BXMHAwDQxPkC5gYGAKCJ9w3MJQwAQIOAC5grGACAOyEXMDcwAADXYi5gbmEAAC4FXsDcwAAAnOIGBgBAIPIC5goGAOBU7BXMHQwAwJHg+5cbGACAI+EXMDcwAADv4i9grmAAAI5k3MFcwwAAPEu6f7mBAQB4kXYHcwkDAPAk7w7mEgYA4FfiBcwNDADAH25gAAAUEm9gLmEAAL7k3r5cwQAAfBFcwNzAAAB8UdzC3MMAAGiuYPWiAQAQk9y/XMIAgM3p7l/uYADAxrQXMJcwAGBn6jv4f+oMAABIp758v6ljAABAQX3//lIHAQBAMvXV+0idBQAAadSX7gt1HAAA5FDfuG/UgQAAkEJ94R5ShwIAQAL1dXtKHQwAAJHU9+wFdTQAAMRR37LX1OkAABBGfcneUgcEAEAI9QV7T50QAAAB1NdrG3VKAAA4U1+tzdRBAQDgSn2x9lBnBQCAG/Wl2kkdFwAAPtQ36gB1ZAAA2Klv00Hq2AAAsFHfpAbq6AAAMFBfoybq8AAAGKW+Q83UAQIAMEJ9f3pQZwgAQDf15elFnSMAAN3Ul6cjdZQAAHRQX5ue1FkCANBMfWl6U+cJAEAb9Y0ZQZ0pAAC31JdlEHWsAAC0UN+XcdTJAgBwQX1NRlPnCwDAIfUFmUAdMQAA79S3YxZ1zgAAPFFfjJnUWQMA8Et9KWZT5w0AwBf1hSihDh0AAPVdqKLOHQCwOfVFqKTOHgD0OAtl1JdgBeoeAEA1nI9CyguxBnUHAECK41BId/dVou4CAKj8HYSchslkd1456k4AgAJHoYzkrpuAui8AkIyjUCj7jqtP3REAyMQ5KJN9vc1B3RUAyMIhqJV8vc1D3RgASMAZ+I9kxXk32qTyWwIAuXY+Ab8WqbwFfK+s9QTHDwA1bHUSfn7/SawyF4RDMRvwyxsAirk9/+Y+Bv9VX/VmiKhrPR5JA0BFax6CwZeCSyTxNa7DnjYAlLPe+Rd8FzxHYggnp851OI0HAFSxyAH4VWDU0X+RhiGXzGpX4TQtAFDBAsdf1GnfkoUhFUnZC3CaGgBQm/7wiznlE3KQFL4Gj/gBQG3yoy/kfM9JQVP6OlyaAAA6E516DyV4H+aS9csWsQrPZgBAuqGDT3P4OR/f8mWr17MEz4YAQKpZjj6/I7vKWrUrWkpEewAg3jRHn9NpXWmp4iUtJqJDABBqkjPP7aCus0zhkhYV1SkAiFP87Pt5vr3MgusTLmpdce0CAG+lj7x/j7cfy2VXB3+RLQMAR6WPPa/ixpcUtbISC1xcZOMAwF3h88+xtAKrKbfA5SV0EABMnI+8rpPv4Jx0LMfIMePTxSNUdAsBwIvsQDz7XHhBzaaPHl+i+wgAozIPwq//P+2FRqvkjk9uYQAlqY/Gssh9KcHtBIB+6oOxLHJfT3BPAaCL+kwsi9zXFNxXAGimPg+rIvaFBTcXAJqoz8KqiH1xwQ0GgFvqc7Cov3CIfVkxrQWARupDsKiHYEL+tkrdyvDEu7EA0EN9Bs6D4Nfl3FsAaKM+/GZB7Etzbi8ANFCffLMg9vU59xgArqkPvVkQ+yacGw0Ap9Tn3SyIfR/OvQaAY+rDbhbEvhXndgPAAfVJNwti341zxwHglfqYmwOx78i96wDwRH3KTYLgwY0MIIj6dJsEwe/Nv/8AwE1wg9jxJWoQAGxMfbAVR+x4EDUOALakPtKqI3Y8CRoIABtSn2flkTveBA0FgN2oD7M5ED3ehAwFgK2oz7EZEDqOuM8FgL2oD7EZEDpOuQ8HgG2oz68JkDmuuU8IgC2oz676yBz3/KcEwPLUB1d5OZnTjBUEzAqAhanPrAn8n1F05DRkFZ6TAmBt6vNqAuEXMA1Zi+ewAFiY+rCaQPQFTENW5DkxANakPqcmEJw4HVmV8+AAWJv6yJpCbOb0ZGnOwwNgJeoDagKxiTd2hHZNzHmCACxCfTZNwPn3hJ8e3dgU+jU9xwkCsAj1uTSB/Av48VM0bBmOQwRgBepDaQKSC/j3g3RsLY6TBGBy6vOovqDAWz9Jy5bjPFEAZqU+jCYQknfzR2nbmlynCsCU1OfQBNzjdnwUJuczCwCmpD6AJuAet+vDMDmvaQAwHfXxMwH3uH2fhgW4jQSAiahPnsJ+8nFP2/lxWIPbWACYhPrUKewhH9+0vZ7290SswXMyAJSnPnIq+8vHN2ynpz0/FMvwnQ8AZakPm9J+A3LN2udhb4/FSryHBEBB6oOmtJCsnR/6QQ9X5D8lqO0/yuMjKoX6qkIAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<PIL.Image.Image image mode=P size=1920x1080 at 0xAFAE09D0>"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "first_dilation = Image.fromarray(np.uint8(out_dma_array), mode='P')\n",
    "first_dilation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "2bce4085-b090-42db-904b-37b28d967f0b",
   "metadata": {},
   "outputs": [],
   "source": [
    "# To save it for comparison later\n",
    "tempFile = Image.fromarray(np.uint8(first_dilation), mode='P')\n",
    "tempFile.save('dilaty_broky_peppers.png')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9006de2d-b995-404d-88ec-0c6cc7080d2a",
   "metadata": {},
   "source": [
    "Wait. Hold up. That looks wrong?\n",
    "\n",
    "Well esteemed reader, you wouldn't be incorrect. The issue at hand is that the image is actually warping across in an unknown fasion (which changes run by run). So, let's implement an image correction feature.\n",
    "\n",
    "For reasons unknown to us, this issue is not present during simulation, only on the notebook. Therefore, the issue is with the axi-stream somewhere"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "196c1447-5aa5-4f42-99cd-5fe2d63408c7",
   "metadata": {},
   "source": [
    "First, let's analyse our output better:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "30d464be-ca63-45ec-b117-d700313c3334",
   "metadata": {},
   "outputs": [],
   "source": [
    "#here we're going to analyse our output in more depth.\n",
    "\n",
    "length = 1920*1080\n",
    "op_1d = np.reshape(out_dma_array, length)\n",
    "ip_sh = in_dma_array.shape\n",
    "ip_1d = np.reshape(in_dma_array,ip_sh[0]*ip_sh[1]*ip_sh[2])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "177d0fcd-8b39-44ad-b0d2-8d66b63e6439",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "6444\n"
     ]
    }
   ],
   "source": [
    "# input, for some reason, we have to run this line by line or it hangs\n",
    "print(np.count_nonzero(np.equal(ip_1d, np.ones(ip_sh[0]*ip_sh[1]*ip_sh[2])*0xF0)))#row start"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "33c7099d-8864-4cc3-b1b0-cd31181f7c95",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "6444\n"
     ]
    }
   ],
   "source": [
    "print(np.count_nonzero(np.equal(ip_1d, np.ones(ip_sh[0]*ip_sh[1]*ip_sh[2])*0xF0)))#row start"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "558b5911-1094-422f-8d9c-a342743393e1",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "26712\n"
     ]
    }
   ],
   "source": [
    "print(np.count_nonzero(np.equal(ip_1d, np.ones(ip_sh[0]*ip_sh[1]*ip_sh[2])*0x0F)))#row end"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "a4528e4c-b4b7-4434-9805-28e70dfd5588",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "26712\n"
     ]
    }
   ],
   "source": [
    "print(np.count_nonzero(np.equal(ip_1d, np.ones(ip_sh[0]*ip_sh[1]*ip_sh[2])*0x0F)))#row end"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "5ef1ad5f-c515-4a9a-801b-b0343fb712b5",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0\n"
     ]
    }
   ],
   "source": [
    "#output\n",
    "print(np.count_nonzero(np.equal(op_1d, np.ones(length)*0xF0FF)))#row start\n",
    "\n",
    "# According to our analysis, the output has disappeared. So let's start again :D"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "c41fabe2-33d1-4706-82ea-00df8a62d48a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0\n"
     ]
    }
   ],
   "source": [
    "print(np.count_nonzero(np.equal(op_1d, np.ones(length)*0xF000)))#row start "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "79901b00-c6d6-415f-8d16-a32f99af7a2a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0\n"
     ]
    }
   ],
   "source": [
    "print(np.count_nonzero(np.equal(op_1d, np.ones(length)*0x0FFF)))#row end   "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "dd24a629-dce9-45c5-b00d-b3aaf7c2c7fd",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0\n"
     ]
    }
   ],
   "source": [
    "print(np.count_nonzero(np.equal(op_1d, np.ones(length)*0x0F00)))#row end   "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "cd9011fd-fdb5-448f-aae7-285ef82870a0",
   "metadata": {},
   "outputs": [],
   "source": [
    "blank_img = allocate(shape=(img_size[1],img_size[0]), dtype=np.uint32)\n",
    "current_row = 0\n",
    "current_col = 0   "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "af95e08a-cbf0-4c6f-9ecf-c1de71be736c",
   "metadata": {},
   "source": [
    "Since we are recreating the image, we are going to use good old maths and matrixs to work out what rows are correct or not. Remember how our bit file is called: \"dilation\"? Well, surprise, we have injected a parity bit into the end of each row to identify what's a row. \n",
    "\n",
    "Just to satisfy the superstitous bunch, please examine the Erosion one first as that goes into a bit of detail about how the issue is consistent."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "0d80facb-f9d1-4cdd-927f-01f8bcac3d28",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "There are  0  correct rows. \n",
      "\n",
      "There are  0  incorrect rows. | LESS: 0 MORE: 0 SUM OF ERRORS: 0 \n",
      "\n"
     ]
    }
   ],
   "source": [
    "#iterate through all pixels. Check where it's a row end pixel and grab the index\n",
    "row_inds = [i for i, x in enumerate(np.vectorize(lambda x: x==0x0FFF or x==0x0F00)(op_1d)) if x]\n",
    "correct_row_length   = 0\n",
    "incorrect_row_length = 0\n",
    "gt =0\n",
    "lt = 0\n",
    "sum_of_errors = 0\n",
    "for i in range(1,len(row_inds)):\n",
    "    if row_inds[i] - row_inds[i-1] ==1920:\n",
    "        #correct row length\n",
    "        correct_row_length +=1\n",
    "    else:\n",
    "        incorrect_row_length +=1\n",
    "        if row_inds[i] - row_inds[i-1] > 1920:\n",
    "            gt +=1\n",
    "            sum_of_errors += row_inds[i] - row_inds[i-1]\n",
    "        else:\n",
    "            lt +=1\n",
    "                                      \n",
    "print(\"There are \", correct_row_length,\" correct rows. \\n\")\n",
    "print(\"There are \", incorrect_row_length,\" incorrect rows. | LESS:\",lt,\"MORE:\",gt,\"SUM OF ERRORS:\",sum_of_errors, \"\\n\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0f56df64-7cb3-4bad-ad12-4e081c2343cf",
   "metadata": {},
   "source": [
    "Damn, that's a lot of broken. Time to use a cursed algorithm to fix this. The main issue is that rows are not constant length due to the great warp. Therefore, we use interpolation to handle the missing / extra row values."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "caa90ae7-d580-4d5c-a77d-e89d5ea40bb9",
   "metadata": {},
   "outputs": [],
   "source": [
    "row_inds_prev = 0\n",
    "for row in range(0,len(row_inds)):\n",
    "    row_end_index = row_inds[row]\n",
    "    \n",
    "    \n",
    "    if row_end_index-row_inds_prev != 1920: #error in row length\n",
    "        \n",
    "        x = np.linspace(0, 1920, num=row_end_index-row_inds_prev) #intended start, intended end, number of values actually present\n",
    "        y = op_1d[row_inds_prev:row_end_index] #currnet values for that row\n",
    "        xnew = np.linspace(0, 1920, num=1920) #intended start, intended end, number of values we want\n",
    "        #print(len(x),\"|\",len(y),\"|\",len(xnew),\"\\n\")\n",
    "        ynew = np.interp(xnew, x, y) #interpolate using our data into the correct format\n",
    "        blank_img[row,:] = ynew #write this into an image\n",
    "    else:    \n",
    "        blank_img[row,:] =op_1d[row_inds_prev:row_end_index] #correct row length: dont need to interpolate!\n",
    "    row_inds_prev = row_end_index"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ef8d1cd4-44b2-40b4-bc21-83b1d427e9e3",
   "metadata": {},
   "source": [
    "And now, for the moment you've all been waiting for,\n",
    "\n",
    "1,\n",
    "\n",
    "2,\n",
    "\n",
    "3,\n",
    "\n",
    "Ready?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "id": "ae27bd10-3a83-4ce0-80d1-0cadd6a81773",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAB4AAAAQ4CAMAAADfDTFxAAADAFBMVEUAAAABAQECAgIDAwMEBAQFBQUGBgYHBwcICAgJCQkKCgoLCwsMDAwNDQ0ODg4PDw8QEBARERESEhITExMUFBQVFRUWFhYXFxcYGBgZGRkaGhobGxscHBwdHR0eHh4fHx8gICAhISEiIiIjIyMkJCQlJSUmJiYnJycoKCgpKSkqKiorKyssLCwtLS0uLi4vLy8wMDAxMTEyMjIzMzM0NDQ1NTU2NjY3Nzc4ODg5OTk6Ojo7Ozs8PDw9PT0+Pj4/Pz9AQEBBQUFCQkJDQ0NERERFRUVGRkZHR0dISEhJSUlKSkpLS0tMTExNTU1OTk5PT09QUFBRUVFSUlJTU1NUVFRVVVVWVlZXV1dYWFhZWVlaWlpbW1tcXFxdXV1eXl5fX19gYGBhYWFiYmJjY2NkZGRlZWVmZmZnZ2doaGhpaWlqampra2tsbGxtbW1ubm5vb29wcHBxcXFycnJzc3N0dHR1dXV2dnZ3d3d4eHh5eXl6enp7e3t8fHx9fX1+fn5/f3+AgICBgYGCgoKDg4OEhISFhYWGhoaHh4eIiIiJiYmKioqLi4uMjIyNjY2Ojo6Pj4+QkJCRkZGSkpKTk5OUlJSVlZWWlpaXl5eYmJiZmZmampqbm5ucnJydnZ2enp6fn5+goKChoaGioqKjo6OkpKSlpaWmpqanp6eoqKipqamqqqqrq6usrKytra2urq6vr6+wsLCxsbGysrKzs7O0tLS1tbW2tra3t7e4uLi5ubm6urq7u7u8vLy9vb2+vr6/v7/AwMDBwcHCwsLDw8PExMTFxcXGxsbHx8fIyMjJycnKysrLy8vMzMzNzc3Ozs7Pz8/Q0NDR0dHS0tLT09PU1NTV1dXW1tbX19fY2NjZ2dna2trb29vc3Nzd3d3e3t7f39/g4ODh4eHi4uLj4+Pk5OTl5eXm5ubn5+fo6Ojp6enq6urr6+vs7Ozt7e3u7u7v7+/w8PDx8fHy8vLz8/P09PT19fX29vb39/f4+Pj5+fn6+vr7+/v8/Pz9/f3+/v7////isF19AAAH8UlEQVR4nO3BMQEAAADCoPVPbQsvoAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAHgYqgkAAYcv4BsAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<PIL.Image.Image image mode=P size=1920x1080 at 0xAFE3F898>"
      ]
     },
     "execution_count": 21,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "Image.fromarray(np.uint8(blank_img), mode='P')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "38815547-db5d-4065-8e0f-0a7abae9707e",
   "metadata": {},
   "source": [
    "You know what, it may not be perfect; but a win is a win. Let's save it so that we can compare externally in Windows using network mapping."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3e1502c5-3fc4-4199-81d4-71d19b45fff7",
   "metadata": {},
   "source": [
    "## Comparison time"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cd652fb3-1708-44c2-baf2-14a4330c86eb",
   "metadata": {},
   "outputs": [],
   "source": [
    "good_dilate = Image.fromarray(np.uint8(blank_img), mode='P')\n",
    "good_dilate.save('dilation_peppers.png')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cbd2a912-fb24-4ed6-a9e1-0744ce7cc18d",
   "metadata": {},
   "source": [
    "Now, time to directly compare a Computer Vision (CV) result againts our first result:\n",
    " \n",
    " Pinq is from CV, white is common and green is from first detection."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3e60462d-6d27-4e56-b63e-6e7eec998f9e",
   "metadata": {},
   "outputs": [],
   "source": [
    "cv_dilate = Image.open('CV_dilate .jpg')\n",
    "# cv_dilate = Image.open('Dilation/CV_dilate.jpg')\n",
    "\n",
    "cv_dilate_array = np.array(cv_dilate)\n",
    "first_dilate_array = np.array(first_dilation)\n",
    "\n",
    "comparison_image = np.dstack((cv_dilate_array, first_dilate_array, cv_dilate_array))\n",
    "\n",
    "Image.fromarray(np.uint8(comparison_image))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f9e52d67-1cdb-489e-9e2e-ab824e26c7c8",
   "metadata": {},
   "source": [
    "As seen, that is very different. Not ideal, now, let's display how much we've fixed it by using image correction:\n",
    "\n",
    "Pinq is the first dilate, white is common with the correction in green."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e5a480c7-3b2c-4656-a64e-bd2da348d00a",
   "metadata": {},
   "outputs": [],
   "source": [
    "good_dilate_array = np.array(good_dilate)\n",
    "\n",
    "comparison_image_correction = np.dstack((first_dilate_array, good_dilate_array, first_dilate_array))\n",
    "\n",
    "Image.fromarray(np.uint8(comparison_image_correction))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6fdafab5-6622-4479-8530-dcc7fedcac8e",
   "metadata": {},
   "source": [
    "Again, a lot of change. Now, for the finale: let's see how close we are with our corrected to the original.\n",
    "\n",
    "The pinq is ours, white is common with green as CV implementation."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a0ae7b59-d2a8-4586-9344-f4c52ecafa2e",
   "metadata": {},
   "outputs": [],
   "source": [
    "comparison_image_final = np.dstack((good_dilate_array, cv_dilate_array, good_dilate_array))\n",
    "\n",
    "Image.fromarray(np.uint8(comparison_image_final))"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
