;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <0
	SLT 30, 9
	MOV -1, <-20
	SPL 100, #2
	SUB 1, 20
	SUB 410, -0
	SUB 410, -0
	ADD @-146, 100
	ADD @-146, 100
	SUB 1, 20
	MOV -1, <-20
	SUB 410, -0
	SPL 0, <402
	SUB @1, 0
	JMN 0, <402
	SUB @121, 103
	SPL 100, #2
	SPL <121, 106
	SLT @14, 10
	DJN -1, @-20
	SPL 100, #2
	SUB -206, @-122
	SUB -206, @-122
	JMZ -7, @-20
	MOV -1, <-20
	SUB @-193, 100
	SUB 1, 20
	SLT @14, 10
	ADD 30, 9
	ADD @-146, 100
	ADD @-146, 100
	SPL 0, <402
	SUB @1, 0
	ADD 30, 9
	SPL 0, <402
	SPL @300, 90
	SPL 0, <402
	CMP -207, <-122
	CMP -207, <-122
	MOV -1, <-20
	SPL 0, <402
	SPL 0, <402
	SPL @300, 90
	CMP -207, <-122
	CMP -207, <-122
	MOV -1, <-20
	JMP @12, #200
	MOV -7, <-20
	JMP @12, #200
