// Seed: 401153893
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  reg
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21;
  wire id_22;
  assign id_2 = ~1;
  module_0(
      id_3, id_4, id_2, id_2, id_5, id_2, id_4, id_2
  );
  wire id_23;
  wire id_24;
  wire id_25;
  always @(id_5) begin
    id_20 <= id_21;
  end
  wire id_26;
endmodule
