
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 6.25

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.15    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.26    0.26    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.26    0.00    0.41 ^ wr_ptr[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: mem[10][1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem[10][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.07    0.34    0.34 ^ mem[10][1]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         mem[10][1] (net)
                  0.07    0.00    0.34 ^ _365_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.15    0.50 ^ _365_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _013_ (net)
                  0.06    0.00    0.50 ^ mem[10][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[10][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.15    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.26    0.26    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.26    0.00    0.41 ^ rd_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  9.66   slack (MET)


Startpoint: wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.24    0.53    0.53 ^ wr_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         wr_ptr[0] (net)
                  0.24    0.00    0.53 ^ _337_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.19    0.16    0.69 v _337_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _002_ (net)
                  0.19    0.00    0.69 v _624_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.11    0.23    0.91 v _624_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _307_ (net)
                  0.11    0.00    0.91 v _335_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    0.99 ^ _335_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _288_ (net)
                  0.09    0.00    0.99 ^ _615_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     2    0.02    0.11    0.33    1.32 ^ _615_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _289_ (net)
                  0.11    0.00    1.32 ^ _309_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.19    1.52 ^ _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _150_ (net)
                  0.09    0.00    1.52 ^ _310_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.16    0.11    1.63 v _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _151_ (net)
                  0.16    0.00    1.63 v _312_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.07    0.29    0.47    2.10 ^ _312_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _153_ (net)
                  0.29    0.00    2.10 ^ _313_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     5    0.18    0.21    0.17    2.27 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         net20 (net)
                  0.21    0.00    2.27 v _324_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     2    0.05    0.29    0.22    2.49 ^ _324_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _161_ (net)
                  0.29    0.00    2.49 ^ _325_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.14    0.15    0.22    2.71 ^ _325_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _162_ (net)
                  0.15    0.00    2.71 ^ _326_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     1    0.12    0.15    0.12    2.83 v _326_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         net15 (net)
                  0.15    0.00    2.83 v output14/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.72    3.55 v output14/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         full (net)
                  0.15    0.00    3.55 v full (out)
                                  3.55   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.55   data arrival time
-----------------------------------------------------------------------------
                                  6.25   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.15    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.26    0.26    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.26    0.00    0.41 ^ rd_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  9.66   slack (MET)


Startpoint: wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.24    0.53    0.53 ^ wr_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         wr_ptr[0] (net)
                  0.24    0.00    0.53 ^ _337_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.19    0.16    0.69 v _337_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _002_ (net)
                  0.19    0.00    0.69 v _624_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.11    0.23    0.91 v _624_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _307_ (net)
                  0.11    0.00    0.91 v _335_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    0.99 ^ _335_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _288_ (net)
                  0.09    0.00    0.99 ^ _615_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     2    0.02    0.11    0.33    1.32 ^ _615_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _289_ (net)
                  0.11    0.00    1.32 ^ _309_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.19    1.52 ^ _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _150_ (net)
                  0.09    0.00    1.52 ^ _310_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.16    0.11    1.63 v _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _151_ (net)
                  0.16    0.00    1.63 v _312_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.07    0.29    0.47    2.10 ^ _312_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _153_ (net)
                  0.29    0.00    2.10 ^ _313_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     5    0.18    0.21    0.17    2.27 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         net20 (net)
                  0.21    0.00    2.27 v _324_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     2    0.05    0.29    0.22    2.49 ^ _324_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _161_ (net)
                  0.29    0.00    2.49 ^ _325_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.14    0.15    0.22    2.71 ^ _325_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _162_ (net)
                  0.15    0.00    2.71 ^ _326_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     1    0.12    0.15    0.12    2.83 v _326_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         net15 (net)
                  0.15    0.00    2.83 v output14/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.72    3.55 v output14/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         full (net)
                  0.15    0.00    3.55 v full (out)
                                  3.55   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.55   data arrival time
-----------------------------------------------------------------------------
                                  6.25   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.1380138397216797

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7636

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.2785913050174713

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9544

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[0][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.70    0.70 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.22    0.92 v _334_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.41    1.33 v _615_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
   0.21    1.54 v _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.21    1.75 ^ _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.41    2.16 v _312_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.16    2.32 ^ _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.15    2.48 v _324_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.22    2.70 v _325_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.26    2.96 v _344_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.21    3.16 v _345_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.24    3.41 ^ _350_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    3.41 ^ mem[0][2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           3.41   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ mem[0][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -3.41   data arrival time
---------------------------------------------------------
           6.47   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[10][1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ mem[10][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.34    0.34 ^ mem[10][1]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    0.50 ^ _365_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.50 ^ mem[10][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.50   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ mem[10][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
3.5482

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
6.2518

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
176.196381

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.62e-02   4.19e-03   8.68e-08   3.04e-02  33.8%
Combinational          4.13e-02   1.83e-02   1.08e-07   5.96e-02  66.2%
Clock                  0.00e+00   0.00e+00   3.54e-07   3.54e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.75e-02   2.25e-02   5.49e-07   9.00e-02 100.0%
                          75.0%      25.0%       0.0%
