# Lab 2

<details>
<summary>What are the main units of the cpu?</summary>

</details>

<details>
<summary>What is memory hierarchy? Why do we need it?</summary>

</details>

<details>
<summary>For what communication bus is used for?</summary>

</details>

<details>
<summary>What registers are used for?</summary>

</details>

<details>
<summary>What does the Control Unit?</summary>

</details>

<details>
<summary>What does the Arithmetic Logic Unit?</summary>

</details>

<details>
<summary>What System Memory is used for?</summary>

</details>

<details>
<summary>Which Fundamental Ideas of Computer Architecture do you know?</summary>

</details>

<details>
<summary>What states the Moores Law?</summary>

</details>

<details>
<summary>What is a Moore's Law stagnation? Why does it happen?</summary>

</details>

<details>
<summary>What does Performance via Parallelism mean?</summary>

</details>

<details>
<summary>What is the major problem with it?</summary>

</details>

<details>
<summary>What does Performance via Pipelining mean?</summary>

</details>

<details>
<summary>What Pipeline steps do you remember?</summary>

    IF: Instruction Fetch
    ID: Instruction Decode
    EX: Execution
    MEM: Memory access (optional stage)
    WB: register Write Back

</details>

<details>
<summary>What is the clock cycle?</summary>

</details>

<details>
<summary>What does Performance via Prediction mean?</summary>

</details>

<details>
<summary>What does Dependability via redundancy mean?</summary>

</details>

<details>
<summary>What is the finite state machine?</summary>

</details>

<details>
<summary>What can serve as an input in the FPGA MAX10 board?</summary>

</details>

<details>
<summary>What can serve as an output in the FPGA MAX10 board?</summary>

</details>
