Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Fri Apr 22 14:31:57 2022
| Host              : Youssef-Dell running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    246.391        0.000                      0                 2495        0.042        0.000                      0                 2495      129.458        0.000                       0                  1111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 130.000}      260.000         3.846           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               246.391        0.000                      0                 1980        0.042        0.000                      0                 1980      129.458        0.000                       0                  1111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                    257.939        0.000                      0                  515        0.324        0.000                      0                  515  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      246.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      129.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             246.391ns  (required time - arrival time)
  Source:                 U4/Q_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[470]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        13.541ns  (logic 2.640ns (19.496%)  route 10.901ns (80.504%))
  Logic Levels:           23  (CARRY8=6 LUT3=4 LUT4=4 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 261.319 - 260.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.640ns (routing 0.010ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.575ns (routing 0.009ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.640     1.931    U4/clk_IBUF_BUFG
    SLICE_X101Y339       FDCE                                         r  U4/Q_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y339       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.010 r  U4/Q_reg[122]/Q
                         net (fo=18, routed)          1.463     3.473    U4/m1/genblk1[8].u_c1/Q[18]
    SLICE_X99Y331        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.571 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24/O
                         net (fo=1, routed)           0.009     3.580    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24_n_0
    SLICE_X99Y331        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     3.760 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.636     4.396    U4/m1/genblk1[8].u_c1/o_dataOut1
    SLICE_X101Y332       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     4.484 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_15__23/O
                         net (fo=1, routed)           1.347     5.831    U4/m1/genblk1[7].u_c1/w_dataStage1[7]_50[2]
    SLICE_X100Y333       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.866 r  U4/m1/genblk1[7].u_c1/o_dataOut1_carry_i_3__44/O
                         net (fo=1, routed)           0.213     6.079    U4/m1/genblk2[3].u_c2/DI[1]
    SLICE_X100Y332       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     6.220 r  U4/m1/genblk2[3].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.279     6.499    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__53[0]
    SLICE_X101Y332       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     6.657 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_18__22/O
                         net (fo=4, routed)           0.540     7.197    U4/m1/genblk1[6].u_c1/w_dataStage2[3]_49[2]
    SLICE_X103Y317       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     7.321 r  U4/m1/genblk1[6].u_c1/o_dataOut1_carry_i_7__54/O
                         net (fo=1, routed)           0.009     7.330    U4/m1/genblk3[1].u_c3/o_dataOut1_carry_i_1__117[1]
    SLICE_X103Y317       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     7.510 r  U4/m1/genblk3[1].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.147     7.657    U4/m1/genblk1[8].u_c1/CO[0]
    SLICE_X103Y316       LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     7.800 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_16__22/O
                         net (fo=3, routed)           0.464     8.264    U4/m1/genblk1[4].u_c1/w_dataStage3[1]_48[3]
    SLICE_X104Y315       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     8.389 r  U4/m1/genblk1[4].u_c1/o_dataOut1_carry_i_3__59/O
                         net (fo=1, routed)           0.118     8.507    U4/m1/genblk4[0].u_c4/DI[1]
    SLICE_X103Y315       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     8.648 r  U4/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.248     8.896    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X104Y317       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     8.986 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.290     9.276    U4/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X104Y332       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     9.428 r  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.200     9.628    U4/m1/genblk5[0].u_c4/DI[3]
    SLICE_X104Y333       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.759 r  U4/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.187     9.946    U4/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X104Y334       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097    10.043 f  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.328    10.371    U4/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X103Y335       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049    10.420 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.088    10.508    U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X104Y335       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    10.559 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.272    10.831    U4/m1/u_c4/DI[0]
    SLICE_X103Y336       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180    11.011 r  U4/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.262    11.273    U4/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X104Y335       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100    11.373 f  U4/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         3.303    14.676    U4/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X107Y356       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035    14.711 r  U4/m1/genblk1[16].u_c1/Q[468]_i_3/O
                         net (fo=3, routed)           0.086    14.797    U4/m1/genblk1[16].u_c1/Q[468]_i_3_n_0
    SLICE_X108Y356       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089    14.886 r  U4/m1/genblk1[16].u_c1/Q[469]_i_2/O
                         net (fo=2, routed)           0.154    15.040    U4/m1/genblk1[16].u_c1/Q[469]_i_2_n_0
    SLICE_X108Y355       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123    15.163 r  U4/m1/genblk1[16].u_c1/Q[471]_i_2/O
                         net (fo=2, routed)           0.207    15.370    U4/m1/genblk1[16].u_c1/Q[471]_i_2_n_0
    SLICE_X106Y356       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    15.421 r  U4/m1/genblk1[16].u_c1/Q[470]_i_1/O
                         net (fo=1, routed)           0.051    15.472    U4/p_0_in[470]
    SLICE_X106Y356       FDCE                                         r  U4/Q_reg[470]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.575   261.319    U4/clk_IBUF_BUFG
    SLICE_X106Y356       FDCE                                         r  U4/Q_reg[470]/C
                         clock pessimism              0.554   261.873    
                         clock uncertainty           -0.035   261.838    
    SLICE_X106Y356       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025   261.863    U4/Q_reg[470]
  -------------------------------------------------------------------
                         required time                        261.863    
                         arrival time                         -15.472    
  -------------------------------------------------------------------
                         slack                                246.391    

Slack (MET) :             246.396ns  (required time - arrival time)
  Source:                 U4/Q_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[471]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        13.536ns  (logic 2.639ns (19.496%)  route 10.897ns (80.504%))
  Logic Levels:           23  (CARRY8=6 LUT3=4 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 261.319 - 260.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.640ns (routing 0.010ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.575ns (routing 0.009ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.640     1.931    U4/clk_IBUF_BUFG
    SLICE_X101Y339       FDCE                                         r  U4/Q_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y339       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.010 r  U4/Q_reg[122]/Q
                         net (fo=18, routed)          1.463     3.473    U4/m1/genblk1[8].u_c1/Q[18]
    SLICE_X99Y331        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.571 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24/O
                         net (fo=1, routed)           0.009     3.580    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24_n_0
    SLICE_X99Y331        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     3.760 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.636     4.396    U4/m1/genblk1[8].u_c1/o_dataOut1
    SLICE_X101Y332       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     4.484 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_15__23/O
                         net (fo=1, routed)           1.347     5.831    U4/m1/genblk1[7].u_c1/w_dataStage1[7]_50[2]
    SLICE_X100Y333       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.866 r  U4/m1/genblk1[7].u_c1/o_dataOut1_carry_i_3__44/O
                         net (fo=1, routed)           0.213     6.079    U4/m1/genblk2[3].u_c2/DI[1]
    SLICE_X100Y332       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     6.220 r  U4/m1/genblk2[3].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.279     6.499    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__53[0]
    SLICE_X101Y332       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     6.657 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_18__22/O
                         net (fo=4, routed)           0.540     7.197    U4/m1/genblk1[6].u_c1/w_dataStage2[3]_49[2]
    SLICE_X103Y317       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     7.321 r  U4/m1/genblk1[6].u_c1/o_dataOut1_carry_i_7__54/O
                         net (fo=1, routed)           0.009     7.330    U4/m1/genblk3[1].u_c3/o_dataOut1_carry_i_1__117[1]
    SLICE_X103Y317       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     7.510 r  U4/m1/genblk3[1].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.147     7.657    U4/m1/genblk1[8].u_c1/CO[0]
    SLICE_X103Y316       LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     7.800 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_16__22/O
                         net (fo=3, routed)           0.464     8.264    U4/m1/genblk1[4].u_c1/w_dataStage3[1]_48[3]
    SLICE_X104Y315       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     8.389 r  U4/m1/genblk1[4].u_c1/o_dataOut1_carry_i_3__59/O
                         net (fo=1, routed)           0.118     8.507    U4/m1/genblk4[0].u_c4/DI[1]
    SLICE_X103Y315       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     8.648 r  U4/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.248     8.896    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X104Y317       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     8.986 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.290     9.276    U4/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X104Y332       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     9.428 r  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.200     9.628    U4/m1/genblk5[0].u_c4/DI[3]
    SLICE_X104Y333       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.759 r  U4/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.187     9.946    U4/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X104Y334       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097    10.043 f  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.328    10.371    U4/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X103Y335       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049    10.420 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.088    10.508    U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X104Y335       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    10.559 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.272    10.831    U4/m1/u_c4/DI[0]
    SLICE_X103Y336       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180    11.011 r  U4/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.262    11.273    U4/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X104Y335       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100    11.373 f  U4/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         3.303    14.676    U4/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X107Y356       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035    14.711 r  U4/m1/genblk1[16].u_c1/Q[468]_i_3/O
                         net (fo=3, routed)           0.086    14.797    U4/m1/genblk1[16].u_c1/Q[468]_i_3_n_0
    SLICE_X108Y356       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089    14.886 r  U4/m1/genblk1[16].u_c1/Q[469]_i_2/O
                         net (fo=2, routed)           0.154    15.040    U4/m1/genblk1[16].u_c1/Q[469]_i_2_n_0
    SLICE_X108Y355       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123    15.163 r  U4/m1/genblk1[16].u_c1/Q[471]_i_2/O
                         net (fo=2, routed)           0.206    15.369    U4/m1/genblk1[16].u_c1/Q[471]_i_2_n_0
    SLICE_X106Y356       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050    15.419 r  U4/m1/genblk1[16].u_c1/Q[471]_i_1/O
                         net (fo=1, routed)           0.048    15.467    U4/p_0_in[471]
    SLICE_X106Y356       FDCE                                         r  U4/Q_reg[471]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.575   261.319    U4/clk_IBUF_BUFG
    SLICE_X106Y356       FDCE                                         r  U4/Q_reg[471]/C
                         clock pessimism              0.554   261.873    
                         clock uncertainty           -0.035   261.838    
    SLICE_X106Y356       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025   261.863    U4/Q_reg[471]
  -------------------------------------------------------------------
                         required time                        261.863    
                         arrival time                         -15.467    
  -------------------------------------------------------------------
                         slack                                246.396    

Slack (MET) :             246.421ns  (required time - arrival time)
  Source:                 U4/Q_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[254]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        13.544ns  (logic 2.702ns (19.950%)  route 10.842ns (80.050%))
  Logic Levels:           23  (CARRY8=6 LUT3=4 LUT4=4 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 261.304 - 260.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.640ns (routing 0.010ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.009ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.640     1.931    U4/clk_IBUF_BUFG
    SLICE_X101Y339       FDCE                                         r  U4/Q_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y339       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.010 r  U4/Q_reg[122]/Q
                         net (fo=18, routed)          1.463     3.473    U4/m1/genblk1[8].u_c1/Q[18]
    SLICE_X99Y331        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.571 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24/O
                         net (fo=1, routed)           0.009     3.580    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24_n_0
    SLICE_X99Y331        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     3.760 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.636     4.396    U4/m1/genblk1[8].u_c1/o_dataOut1
    SLICE_X101Y332       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     4.484 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_15__23/O
                         net (fo=1, routed)           1.347     5.831    U4/m1/genblk1[7].u_c1/w_dataStage1[7]_50[2]
    SLICE_X100Y333       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.866 r  U4/m1/genblk1[7].u_c1/o_dataOut1_carry_i_3__44/O
                         net (fo=1, routed)           0.213     6.079    U4/m1/genblk2[3].u_c2/DI[1]
    SLICE_X100Y332       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     6.220 r  U4/m1/genblk2[3].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.279     6.499    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__53[0]
    SLICE_X101Y332       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     6.657 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_18__22/O
                         net (fo=4, routed)           0.540     7.197    U4/m1/genblk1[6].u_c1/w_dataStage2[3]_49[2]
    SLICE_X103Y317       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     7.321 r  U4/m1/genblk1[6].u_c1/o_dataOut1_carry_i_7__54/O
                         net (fo=1, routed)           0.009     7.330    U4/m1/genblk3[1].u_c3/o_dataOut1_carry_i_1__117[1]
    SLICE_X103Y317       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     7.510 r  U4/m1/genblk3[1].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.147     7.657    U4/m1/genblk1[8].u_c1/CO[0]
    SLICE_X103Y316       LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     7.800 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_16__22/O
                         net (fo=3, routed)           0.464     8.264    U4/m1/genblk1[4].u_c1/w_dataStage3[1]_48[3]
    SLICE_X104Y315       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     8.389 r  U4/m1/genblk1[4].u_c1/o_dataOut1_carry_i_3__59/O
                         net (fo=1, routed)           0.118     8.507    U4/m1/genblk4[0].u_c4/DI[1]
    SLICE_X103Y315       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     8.648 r  U4/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.248     8.896    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X104Y317       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     8.986 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.290     9.276    U4/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X104Y332       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     9.428 r  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.200     9.628    U4/m1/genblk5[0].u_c4/DI[3]
    SLICE_X104Y333       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.759 r  U4/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.187     9.946    U4/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X104Y334       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097    10.043 f  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.328    10.371    U4/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X103Y335       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049    10.420 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.088    10.508    U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X104Y335       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    10.559 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.272    10.831    U4/m1/u_c4/DI[0]
    SLICE_X103Y336       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180    11.011 r  U4/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.262    11.273    U4/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X104Y335       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100    11.373 f  U4/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         3.260    14.633    U4/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X101Y358       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049    14.682 r  U4/m1/genblk1[16].u_c1/Q[252]_i_3/O
                         net (fo=3, routed)           0.196    14.878    U4/m1/genblk1[16].u_c1/Q[252]_i_3_n_0
    SLICE_X100Y357       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124    15.002 r  U4/m1/genblk1[16].u_c1/Q[253]_i_2/O
                         net (fo=2, routed)           0.138    15.140    U4/m1/genblk1[16].u_c1/Q[253]_i_2_n_0
    SLICE_X101Y356       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090    15.230 r  U4/m1/genblk1[16].u_c1/Q[255]_i_2/O
                         net (fo=2, routed)           0.100    15.330    U4/m1/genblk1[16].u_c1/Q[255]_i_2_n_0
    SLICE_X101Y356       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097    15.427 r  U4/m1/genblk1[16].u_c1/Q[254]_i_1/O
                         net (fo=1, routed)           0.048    15.475    U4/p_0_in[254]
    SLICE_X101Y356       FDCE                                         r  U4/Q_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.560   261.304    U4/clk_IBUF_BUFG
    SLICE_X101Y356       FDCE                                         r  U4/Q_reg[254]/C
                         clock pessimism              0.601   261.906    
                         clock uncertainty           -0.035   261.870    
    SLICE_X101Y356       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025   261.895    U4/Q_reg[254]
  -------------------------------------------------------------------
                         required time                        261.895    
                         arrival time                         -15.475    
  -------------------------------------------------------------------
                         slack                                246.421    

Slack (MET) :             246.442ns  (required time - arrival time)
  Source:                 U4/Q_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[486]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        13.476ns  (logic 2.851ns (21.156%)  route 10.625ns (78.844%))
  Logic Levels:           23  (CARRY8=6 LUT3=4 LUT4=4 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 261.305 - 260.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.640ns (routing 0.010ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.561ns (routing 0.009ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.640     1.931    U4/clk_IBUF_BUFG
    SLICE_X101Y339       FDCE                                         r  U4/Q_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y339       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.010 r  U4/Q_reg[122]/Q
                         net (fo=18, routed)          1.463     3.473    U4/m1/genblk1[8].u_c1/Q[18]
    SLICE_X99Y331        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.571 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24/O
                         net (fo=1, routed)           0.009     3.580    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24_n_0
    SLICE_X99Y331        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     3.760 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.636     4.396    U4/m1/genblk1[8].u_c1/o_dataOut1
    SLICE_X101Y332       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     4.484 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_15__23/O
                         net (fo=1, routed)           1.347     5.831    U4/m1/genblk1[7].u_c1/w_dataStage1[7]_50[2]
    SLICE_X100Y333       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.866 r  U4/m1/genblk1[7].u_c1/o_dataOut1_carry_i_3__44/O
                         net (fo=1, routed)           0.213     6.079    U4/m1/genblk2[3].u_c2/DI[1]
    SLICE_X100Y332       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     6.220 r  U4/m1/genblk2[3].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.279     6.499    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__53[0]
    SLICE_X101Y332       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     6.657 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_18__22/O
                         net (fo=4, routed)           0.540     7.197    U4/m1/genblk1[6].u_c1/w_dataStage2[3]_49[2]
    SLICE_X103Y317       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     7.321 r  U4/m1/genblk1[6].u_c1/o_dataOut1_carry_i_7__54/O
                         net (fo=1, routed)           0.009     7.330    U4/m1/genblk3[1].u_c3/o_dataOut1_carry_i_1__117[1]
    SLICE_X103Y317       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     7.510 r  U4/m1/genblk3[1].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.147     7.657    U4/m1/genblk1[8].u_c1/CO[0]
    SLICE_X103Y316       LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     7.800 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_16__22/O
                         net (fo=3, routed)           0.464     8.264    U4/m1/genblk1[4].u_c1/w_dataStage3[1]_48[3]
    SLICE_X104Y315       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     8.389 r  U4/m1/genblk1[4].u_c1/o_dataOut1_carry_i_3__59/O
                         net (fo=1, routed)           0.118     8.507    U4/m1/genblk4[0].u_c4/DI[1]
    SLICE_X103Y315       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     8.648 r  U4/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.248     8.896    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X104Y317       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     8.986 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.290     9.276    U4/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X104Y332       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     9.428 r  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.200     9.628    U4/m1/genblk5[0].u_c4/DI[3]
    SLICE_X104Y333       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.759 r  U4/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.187     9.946    U4/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X104Y334       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097    10.043 f  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.328    10.371    U4/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X103Y335       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049    10.420 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.088    10.508    U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X104Y335       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    10.559 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.272    10.831    U4/m1/u_c4/DI[0]
    SLICE_X103Y336       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180    11.011 r  U4/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.262    11.273    U4/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X104Y335       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100    11.373 f  U4/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         3.154    14.527    U4/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X101Y351       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089    14.616 r  U4/m1/genblk1[16].u_c1/Q[484]_i_3/O
                         net (fo=3, routed)           0.098    14.714    U4/m1/genblk1[16].u_c1/Q[484]_i_3_n_0
    SLICE_X100Y351       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123    14.837 r  U4/m1/genblk1[16].u_c1/Q[485]_i_2/O
                         net (fo=2, routed)           0.114    14.951    U4/m1/genblk1[16].u_c1/Q[485]_i_2_n_0
    SLICE_X100Y351       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    15.099 r  U4/m1/genblk1[16].u_c1/Q[487]_i_2/O
                         net (fo=2, routed)           0.111    15.210    U4/m1/genblk1[16].u_c1/Q[487]_i_2_n_0
    SLICE_X100Y351       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    15.359 r  U4/m1/genblk1[16].u_c1/Q[486]_i_1/O
                         net (fo=1, routed)           0.048    15.407    U4/p_0_in[486]
    SLICE_X100Y351       FDCE                                         r  U4/Q_reg[486]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.561   261.305    U4/clk_IBUF_BUFG
    SLICE_X100Y351       FDCE                                         r  U4/Q_reg[486]/C
                         clock pessimism              0.554   261.859    
                         clock uncertainty           -0.035   261.824    
    SLICE_X100Y351       FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025   261.849    U4/Q_reg[486]
  -------------------------------------------------------------------
                         required time                        261.849    
                         arrival time                         -15.407    
  -------------------------------------------------------------------
                         slack                                246.442    

Slack (MET) :             246.485ns  (required time - arrival time)
  Source:                 U4/Q_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        13.480ns  (logic 2.640ns (19.585%)  route 10.840ns (80.415%))
  Logic Levels:           23  (CARRY8=6 LUT3=4 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 261.304 - 260.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.640ns (routing 0.010ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.009ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.640     1.931    U4/clk_IBUF_BUFG
    SLICE_X101Y339       FDCE                                         r  U4/Q_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y339       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.010 r  U4/Q_reg[122]/Q
                         net (fo=18, routed)          1.463     3.473    U4/m1/genblk1[8].u_c1/Q[18]
    SLICE_X99Y331        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.571 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24/O
                         net (fo=1, routed)           0.009     3.580    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24_n_0
    SLICE_X99Y331        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     3.760 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.636     4.396    U4/m1/genblk1[8].u_c1/o_dataOut1
    SLICE_X101Y332       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     4.484 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_15__23/O
                         net (fo=1, routed)           1.347     5.831    U4/m1/genblk1[7].u_c1/w_dataStage1[7]_50[2]
    SLICE_X100Y333       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.866 r  U4/m1/genblk1[7].u_c1/o_dataOut1_carry_i_3__44/O
                         net (fo=1, routed)           0.213     6.079    U4/m1/genblk2[3].u_c2/DI[1]
    SLICE_X100Y332       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     6.220 r  U4/m1/genblk2[3].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.279     6.499    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__53[0]
    SLICE_X101Y332       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     6.657 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_18__22/O
                         net (fo=4, routed)           0.540     7.197    U4/m1/genblk1[6].u_c1/w_dataStage2[3]_49[2]
    SLICE_X103Y317       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     7.321 r  U4/m1/genblk1[6].u_c1/o_dataOut1_carry_i_7__54/O
                         net (fo=1, routed)           0.009     7.330    U4/m1/genblk3[1].u_c3/o_dataOut1_carry_i_1__117[1]
    SLICE_X103Y317       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     7.510 r  U4/m1/genblk3[1].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.147     7.657    U4/m1/genblk1[8].u_c1/CO[0]
    SLICE_X103Y316       LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     7.800 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_16__22/O
                         net (fo=3, routed)           0.464     8.264    U4/m1/genblk1[4].u_c1/w_dataStage3[1]_48[3]
    SLICE_X104Y315       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     8.389 r  U4/m1/genblk1[4].u_c1/o_dataOut1_carry_i_3__59/O
                         net (fo=1, routed)           0.118     8.507    U4/m1/genblk4[0].u_c4/DI[1]
    SLICE_X103Y315       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     8.648 r  U4/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.248     8.896    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X104Y317       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     8.986 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.290     9.276    U4/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X104Y332       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     9.428 r  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.200     9.628    U4/m1/genblk5[0].u_c4/DI[3]
    SLICE_X104Y333       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.759 r  U4/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.187     9.946    U4/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X104Y334       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097    10.043 f  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.328    10.371    U4/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X103Y335       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049    10.420 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.088    10.508    U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X104Y335       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    10.559 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.272    10.831    U4/m1/u_c4/DI[0]
    SLICE_X103Y336       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180    11.011 r  U4/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.262    11.273    U4/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X104Y335       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100    11.373 f  U4/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         3.260    14.633    U4/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X101Y358       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049    14.682 r  U4/m1/genblk1[16].u_c1/Q[252]_i_3/O
                         net (fo=3, routed)           0.196    14.878    U4/m1/genblk1[16].u_c1/Q[252]_i_3_n_0
    SLICE_X100Y357       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124    15.002 r  U4/m1/genblk1[16].u_c1/Q[253]_i_2/O
                         net (fo=2, routed)           0.138    15.140    U4/m1/genblk1[16].u_c1/Q[253]_i_2_n_0
    SLICE_X101Y356       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090    15.230 r  U4/m1/genblk1[16].u_c1/Q[255]_i_2/O
                         net (fo=2, routed)           0.095    15.325    U4/m1/genblk1[16].u_c1/Q[255]_i_2_n_0
    SLICE_X101Y356       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    15.360 r  U4/m1/genblk1[16].u_c1/Q[255]_i_1/O
                         net (fo=1, routed)           0.051    15.411    U4/p_0_in[255]
    SLICE_X101Y356       FDCE                                         r  U4/Q_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.560   261.304    U4/clk_IBUF_BUFG
    SLICE_X101Y356       FDCE                                         r  U4/Q_reg[255]/C
                         clock pessimism              0.601   261.906    
                         clock uncertainty           -0.035   261.870    
    SLICE_X101Y356       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025   261.895    U4/Q_reg[255]
  -------------------------------------------------------------------
                         required time                        261.895    
                         arrival time                         -15.411    
  -------------------------------------------------------------------
                         slack                                246.485    

Slack (MET) :             246.574ns  (required time - arrival time)
  Source:                 U4/Q_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[469]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        13.356ns  (logic 2.612ns (19.557%)  route 10.744ns (80.443%))
  Logic Levels:           22  (CARRY8=6 LUT3=4 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 261.317 - 260.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.640ns (routing 0.010ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.009ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.640     1.931    U4/clk_IBUF_BUFG
    SLICE_X101Y339       FDCE                                         r  U4/Q_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y339       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.010 r  U4/Q_reg[122]/Q
                         net (fo=18, routed)          1.463     3.473    U4/m1/genblk1[8].u_c1/Q[18]
    SLICE_X99Y331        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.571 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24/O
                         net (fo=1, routed)           0.009     3.580    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24_n_0
    SLICE_X99Y331        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     3.760 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.636     4.396    U4/m1/genblk1[8].u_c1/o_dataOut1
    SLICE_X101Y332       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     4.484 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_15__23/O
                         net (fo=1, routed)           1.347     5.831    U4/m1/genblk1[7].u_c1/w_dataStage1[7]_50[2]
    SLICE_X100Y333       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.866 r  U4/m1/genblk1[7].u_c1/o_dataOut1_carry_i_3__44/O
                         net (fo=1, routed)           0.213     6.079    U4/m1/genblk2[3].u_c2/DI[1]
    SLICE_X100Y332       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     6.220 r  U4/m1/genblk2[3].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.279     6.499    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__53[0]
    SLICE_X101Y332       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     6.657 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_18__22/O
                         net (fo=4, routed)           0.540     7.197    U4/m1/genblk1[6].u_c1/w_dataStage2[3]_49[2]
    SLICE_X103Y317       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     7.321 r  U4/m1/genblk1[6].u_c1/o_dataOut1_carry_i_7__54/O
                         net (fo=1, routed)           0.009     7.330    U4/m1/genblk3[1].u_c3/o_dataOut1_carry_i_1__117[1]
    SLICE_X103Y317       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     7.510 r  U4/m1/genblk3[1].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.147     7.657    U4/m1/genblk1[8].u_c1/CO[0]
    SLICE_X103Y316       LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     7.800 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_16__22/O
                         net (fo=3, routed)           0.464     8.264    U4/m1/genblk1[4].u_c1/w_dataStage3[1]_48[3]
    SLICE_X104Y315       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     8.389 r  U4/m1/genblk1[4].u_c1/o_dataOut1_carry_i_3__59/O
                         net (fo=1, routed)           0.118     8.507    U4/m1/genblk4[0].u_c4/DI[1]
    SLICE_X103Y315       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     8.648 r  U4/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.248     8.896    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X104Y317       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     8.986 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.290     9.276    U4/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X104Y332       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     9.428 r  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.200     9.628    U4/m1/genblk5[0].u_c4/DI[3]
    SLICE_X104Y333       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.759 r  U4/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.187     9.946    U4/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X104Y334       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097    10.043 f  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.328    10.371    U4/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X103Y335       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049    10.420 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.088    10.508    U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X104Y335       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    10.559 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.272    10.831    U4/m1/u_c4/DI[0]
    SLICE_X103Y336       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180    11.011 r  U4/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.262    11.273    U4/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X104Y335       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100    11.373 f  U4/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         3.303    14.676    U4/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X107Y356       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035    14.711 r  U4/m1/genblk1[16].u_c1/Q[468]_i_3/O
                         net (fo=3, routed)           0.086    14.797    U4/m1/genblk1[16].u_c1/Q[468]_i_3_n_0
    SLICE_X108Y356       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089    14.886 r  U4/m1/genblk1[16].u_c1/Q[469]_i_2/O
                         net (fo=2, routed)           0.205    15.091    U4/m1/genblk1[16].u_c1/Q[469]_i_2_n_0
    SLICE_X107Y355       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146    15.237 r  U4/m1/genblk1[16].u_c1/Q[469]_i_1/O
                         net (fo=1, routed)           0.050    15.287    U4/p_0_in[469]
    SLICE_X107Y355       FDCE                                         r  U4/Q_reg[469]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.573   261.317    U4/clk_IBUF_BUFG
    SLICE_X107Y355       FDCE                                         r  U4/Q_reg[469]/C
                         clock pessimism              0.554   261.871    
                         clock uncertainty           -0.035   261.836    
    SLICE_X107Y355       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025   261.861    U4/Q_reg[469]
  -------------------------------------------------------------------
                         required time                        261.861    
                         arrival time                         -15.287    
  -------------------------------------------------------------------
                         slack                                246.574    

Slack (MET) :             246.603ns  (required time - arrival time)
  Source:                 U4/Q_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[487]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        13.317ns  (logic 2.753ns (20.673%)  route 10.564ns (79.327%))
  Logic Levels:           23  (CARRY8=6 LUT3=4 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 261.307 - 260.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.640ns (routing 0.010ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.563ns (routing 0.009ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.640     1.931    U4/clk_IBUF_BUFG
    SLICE_X101Y339       FDCE                                         r  U4/Q_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y339       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.010 r  U4/Q_reg[122]/Q
                         net (fo=18, routed)          1.463     3.473    U4/m1/genblk1[8].u_c1/Q[18]
    SLICE_X99Y331        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.571 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24/O
                         net (fo=1, routed)           0.009     3.580    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24_n_0
    SLICE_X99Y331        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     3.760 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.636     4.396    U4/m1/genblk1[8].u_c1/o_dataOut1
    SLICE_X101Y332       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     4.484 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_15__23/O
                         net (fo=1, routed)           1.347     5.831    U4/m1/genblk1[7].u_c1/w_dataStage1[7]_50[2]
    SLICE_X100Y333       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.866 r  U4/m1/genblk1[7].u_c1/o_dataOut1_carry_i_3__44/O
                         net (fo=1, routed)           0.213     6.079    U4/m1/genblk2[3].u_c2/DI[1]
    SLICE_X100Y332       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     6.220 r  U4/m1/genblk2[3].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.279     6.499    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__53[0]
    SLICE_X101Y332       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     6.657 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_18__22/O
                         net (fo=4, routed)           0.540     7.197    U4/m1/genblk1[6].u_c1/w_dataStage2[3]_49[2]
    SLICE_X103Y317       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     7.321 r  U4/m1/genblk1[6].u_c1/o_dataOut1_carry_i_7__54/O
                         net (fo=1, routed)           0.009     7.330    U4/m1/genblk3[1].u_c3/o_dataOut1_carry_i_1__117[1]
    SLICE_X103Y317       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     7.510 r  U4/m1/genblk3[1].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.147     7.657    U4/m1/genblk1[8].u_c1/CO[0]
    SLICE_X103Y316       LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     7.800 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_16__22/O
                         net (fo=3, routed)           0.464     8.264    U4/m1/genblk1[4].u_c1/w_dataStage3[1]_48[3]
    SLICE_X104Y315       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     8.389 r  U4/m1/genblk1[4].u_c1/o_dataOut1_carry_i_3__59/O
                         net (fo=1, routed)           0.118     8.507    U4/m1/genblk4[0].u_c4/DI[1]
    SLICE_X103Y315       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     8.648 r  U4/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.248     8.896    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X104Y317       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     8.986 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.290     9.276    U4/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X104Y332       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     9.428 r  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.200     9.628    U4/m1/genblk5[0].u_c4/DI[3]
    SLICE_X104Y333       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.759 r  U4/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.187     9.946    U4/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X104Y334       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097    10.043 f  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.328    10.371    U4/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X103Y335       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049    10.420 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.088    10.508    U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X104Y335       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    10.559 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.272    10.831    U4/m1/u_c4/DI[0]
    SLICE_X103Y336       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180    11.011 r  U4/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.262    11.273    U4/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X104Y335       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100    11.373 f  U4/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         3.154    14.527    U4/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X101Y351       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089    14.616 r  U4/m1/genblk1[16].u_c1/Q[484]_i_3/O
                         net (fo=3, routed)           0.098    14.714    U4/m1/genblk1[16].u_c1/Q[484]_i_3_n_0
    SLICE_X100Y351       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123    14.837 r  U4/m1/genblk1[16].u_c1/Q[485]_i_2/O
                         net (fo=2, routed)           0.114    14.951    U4/m1/genblk1[16].u_c1/Q[485]_i_2_n_0
    SLICE_X100Y351       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    15.099 r  U4/m1/genblk1[16].u_c1/Q[487]_i_2/O
                         net (fo=2, routed)           0.047    15.146    U4/m1/genblk1[16].u_c1/Q[487]_i_2_n_0
    SLICE_X100Y351       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    15.197 r  U4/m1/genblk1[16].u_c1/Q[487]_i_1/O
                         net (fo=1, routed)           0.051    15.248    U4/p_0_in[487]
    SLICE_X100Y351       FDCE                                         r  U4/Q_reg[487]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.563   261.307    U4/clk_IBUF_BUFG
    SLICE_X100Y351       FDCE                                         r  U4/Q_reg[487]/C
                         clock pessimism              0.554   261.861    
                         clock uncertainty           -0.035   261.826    
    SLICE_X100Y351       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025   261.851    U4/Q_reg[487]
  -------------------------------------------------------------------
                         required time                        261.851    
                         arrival time                         -15.248    
  -------------------------------------------------------------------
                         slack                                246.603    

Slack (MET) :             246.606ns  (required time - arrival time)
  Source:                 U4/Q_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        13.359ns  (logic 2.614ns (19.567%)  route 10.745ns (80.433%))
  Logic Levels:           22  (CARRY8=6 LUT3=4 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 261.304 - 260.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.640ns (routing 0.010ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.009ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.640     1.931    U4/clk_IBUF_BUFG
    SLICE_X101Y339       FDCE                                         r  U4/Q_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y339       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.010 r  U4/Q_reg[122]/Q
                         net (fo=18, routed)          1.463     3.473    U4/m1/genblk1[8].u_c1/Q[18]
    SLICE_X99Y331        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.571 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24/O
                         net (fo=1, routed)           0.009     3.580    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24_n_0
    SLICE_X99Y331        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     3.760 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.636     4.396    U4/m1/genblk1[8].u_c1/o_dataOut1
    SLICE_X101Y332       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     4.484 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_15__23/O
                         net (fo=1, routed)           1.347     5.831    U4/m1/genblk1[7].u_c1/w_dataStage1[7]_50[2]
    SLICE_X100Y333       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.866 r  U4/m1/genblk1[7].u_c1/o_dataOut1_carry_i_3__44/O
                         net (fo=1, routed)           0.213     6.079    U4/m1/genblk2[3].u_c2/DI[1]
    SLICE_X100Y332       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     6.220 r  U4/m1/genblk2[3].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.279     6.499    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__53[0]
    SLICE_X101Y332       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     6.657 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_18__22/O
                         net (fo=4, routed)           0.540     7.197    U4/m1/genblk1[6].u_c1/w_dataStage2[3]_49[2]
    SLICE_X103Y317       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     7.321 r  U4/m1/genblk1[6].u_c1/o_dataOut1_carry_i_7__54/O
                         net (fo=1, routed)           0.009     7.330    U4/m1/genblk3[1].u_c3/o_dataOut1_carry_i_1__117[1]
    SLICE_X103Y317       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     7.510 r  U4/m1/genblk3[1].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.147     7.657    U4/m1/genblk1[8].u_c1/CO[0]
    SLICE_X103Y316       LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     7.800 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_16__22/O
                         net (fo=3, routed)           0.464     8.264    U4/m1/genblk1[4].u_c1/w_dataStage3[1]_48[3]
    SLICE_X104Y315       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     8.389 r  U4/m1/genblk1[4].u_c1/o_dataOut1_carry_i_3__59/O
                         net (fo=1, routed)           0.118     8.507    U4/m1/genblk4[0].u_c4/DI[1]
    SLICE_X103Y315       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     8.648 r  U4/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.248     8.896    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X104Y317       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     8.986 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.290     9.276    U4/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X104Y332       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     9.428 r  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.200     9.628    U4/m1/genblk5[0].u_c4/DI[3]
    SLICE_X104Y333       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.759 r  U4/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.187     9.946    U4/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X104Y334       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097    10.043 f  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.328    10.371    U4/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X103Y335       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049    10.420 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.088    10.508    U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X104Y335       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    10.559 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.272    10.831    U4/m1/u_c4/DI[0]
    SLICE_X103Y336       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180    11.011 r  U4/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.262    11.273    U4/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X104Y335       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100    11.373 f  U4/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         3.260    14.633    U4/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X101Y358       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049    14.682 r  U4/m1/genblk1[16].u_c1/Q[252]_i_3/O
                         net (fo=3, routed)           0.196    14.878    U4/m1/genblk1[16].u_c1/Q[252]_i_3_n_0
    SLICE_X100Y357       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124    15.002 r  U4/m1/genblk1[16].u_c1/Q[253]_i_2/O
                         net (fo=2, routed)           0.138    15.140    U4/m1/genblk1[16].u_c1/Q[253]_i_2_n_0
    SLICE_X101Y356       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099    15.239 r  U4/m1/genblk1[16].u_c1/Q[253]_i_1/O
                         net (fo=1, routed)           0.051    15.290    U4/p_0_in[253]
    SLICE_X101Y356       FDCE                                         r  U4/Q_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.560   261.304    U4/clk_IBUF_BUFG
    SLICE_X101Y356       FDCE                                         r  U4/Q_reg[253]/C
                         clock pessimism              0.601   261.906    
                         clock uncertainty           -0.035   261.870    
    SLICE_X101Y356       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025   261.895    U4/Q_reg[253]
  -------------------------------------------------------------------
                         required time                        261.895    
                         arrival time                         -15.290    
  -------------------------------------------------------------------
                         slack                                246.606    

Slack (MET) :             246.609ns  (required time - arrival time)
  Source:                 U4/Q_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[463]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        13.359ns  (logic 2.614ns (19.567%)  route 10.745ns (80.433%))
  Logic Levels:           23  (CARRY8=6 LUT3=4 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 261.308 - 260.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.640ns (routing 0.010ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.564ns (routing 0.009ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.640     1.931    U4/clk_IBUF_BUFG
    SLICE_X101Y339       FDCE                                         r  U4/Q_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y339       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.010 r  U4/Q_reg[122]/Q
                         net (fo=18, routed)          1.463     3.473    U4/m1/genblk1[8].u_c1/Q[18]
    SLICE_X99Y331        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.571 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24/O
                         net (fo=1, routed)           0.009     3.580    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24_n_0
    SLICE_X99Y331        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     3.760 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.636     4.396    U4/m1/genblk1[8].u_c1/o_dataOut1
    SLICE_X101Y332       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     4.484 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_15__23/O
                         net (fo=1, routed)           1.347     5.831    U4/m1/genblk1[7].u_c1/w_dataStage1[7]_50[2]
    SLICE_X100Y333       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.866 r  U4/m1/genblk1[7].u_c1/o_dataOut1_carry_i_3__44/O
                         net (fo=1, routed)           0.213     6.079    U4/m1/genblk2[3].u_c2/DI[1]
    SLICE_X100Y332       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     6.220 r  U4/m1/genblk2[3].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.279     6.499    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__53[0]
    SLICE_X101Y332       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     6.657 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_18__22/O
                         net (fo=4, routed)           0.540     7.197    U4/m1/genblk1[6].u_c1/w_dataStage2[3]_49[2]
    SLICE_X103Y317       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     7.321 r  U4/m1/genblk1[6].u_c1/o_dataOut1_carry_i_7__54/O
                         net (fo=1, routed)           0.009     7.330    U4/m1/genblk3[1].u_c3/o_dataOut1_carry_i_1__117[1]
    SLICE_X103Y317       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     7.510 r  U4/m1/genblk3[1].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.147     7.657    U4/m1/genblk1[8].u_c1/CO[0]
    SLICE_X103Y316       LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     7.800 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_16__22/O
                         net (fo=3, routed)           0.464     8.264    U4/m1/genblk1[4].u_c1/w_dataStage3[1]_48[3]
    SLICE_X104Y315       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     8.389 r  U4/m1/genblk1[4].u_c1/o_dataOut1_carry_i_3__59/O
                         net (fo=1, routed)           0.118     8.507    U4/m1/genblk4[0].u_c4/DI[1]
    SLICE_X103Y315       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     8.648 r  U4/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.248     8.896    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X104Y317       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     8.986 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.290     9.276    U4/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X104Y332       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     9.428 r  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.200     9.628    U4/m1/genblk5[0].u_c4/DI[3]
    SLICE_X104Y333       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.759 r  U4/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.187     9.946    U4/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X104Y334       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097    10.043 f  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.328    10.371    U4/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X103Y335       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049    10.420 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.088    10.508    U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X104Y335       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    10.559 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.272    10.831    U4/m1/u_c4/DI[0]
    SLICE_X103Y336       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180    11.011 r  U4/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.262    11.273    U4/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X104Y335       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100    11.373 f  U4/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         3.313    14.686    U4/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X101Y348       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035    14.721 r  U4/m1/genblk1[16].u_c1/Q[460]_i_3/O
                         net (fo=3, routed)           0.052    14.773    U4/m1/genblk1[16].u_c1/Q[460]_i_3_n_0
    SLICE_X101Y348       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097    14.870 r  U4/m1/genblk1[16].u_c1/Q[461]_i_2/O
                         net (fo=2, routed)           0.090    14.960    U4/m1/genblk1[16].u_c1/Q[461]_i_2_n_0
    SLICE_X101Y348       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050    15.010 r  U4/m1/genblk1[16].u_c1/Q[463]_i_2/O
                         net (fo=2, routed)           0.141    15.151    U4/m1/genblk1[16].u_c1/Q[463]_i_2_n_0
    SLICE_X102Y348       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    15.241 r  U4/m1/genblk1[16].u_c1/Q[463]_i_1/O
                         net (fo=1, routed)           0.049    15.290    U4/p_0_in[463]
    SLICE_X102Y348       FDCE                                         r  U4/Q_reg[463]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.564   261.308    U4/clk_IBUF_BUFG
    SLICE_X102Y348       FDCE                                         r  U4/Q_reg[463]/C
                         clock pessimism              0.601   261.909    
                         clock uncertainty           -0.035   261.874    
    SLICE_X102Y348       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025   261.899    U4/Q_reg[463]
  -------------------------------------------------------------------
                         required time                        261.899    
                         arrival time                         -15.290    
  -------------------------------------------------------------------
                         slack                                246.609    

Slack (MET) :             246.666ns  (required time - arrival time)
  Source:                 U4/Q_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[462]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        13.302ns  (logic 2.559ns (19.238%)  route 10.743ns (80.762%))
  Logic Levels:           23  (CARRY8=6 LUT3=4 LUT4=4 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 261.308 - 260.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.640ns (routing 0.010ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.564ns (routing 0.009ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.640     1.931    U4/clk_IBUF_BUFG
    SLICE_X101Y339       FDCE                                         r  U4/Q_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y339       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.010 r  U4/Q_reg[122]/Q
                         net (fo=18, routed)          1.463     3.473    U4/m1/genblk1[8].u_c1/Q[18]
    SLICE_X99Y331        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.571 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24/O
                         net (fo=1, routed)           0.009     3.580    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_7__24_n_0
    SLICE_X99Y331        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     3.760 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.636     4.396    U4/m1/genblk1[8].u_c1/o_dataOut1
    SLICE_X101Y332       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     4.484 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_15__23/O
                         net (fo=1, routed)           1.347     5.831    U4/m1/genblk1[7].u_c1/w_dataStage1[7]_50[2]
    SLICE_X100Y333       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.866 r  U4/m1/genblk1[7].u_c1/o_dataOut1_carry_i_3__44/O
                         net (fo=1, routed)           0.213     6.079    U4/m1/genblk2[3].u_c2/DI[1]
    SLICE_X100Y332       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     6.220 r  U4/m1/genblk2[3].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.279     6.499    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__53[0]
    SLICE_X101Y332       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     6.657 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_18__22/O
                         net (fo=4, routed)           0.540     7.197    U4/m1/genblk1[6].u_c1/w_dataStage2[3]_49[2]
    SLICE_X103Y317       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     7.321 r  U4/m1/genblk1[6].u_c1/o_dataOut1_carry_i_7__54/O
                         net (fo=1, routed)           0.009     7.330    U4/m1/genblk3[1].u_c3/o_dataOut1_carry_i_1__117[1]
    SLICE_X103Y317       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     7.510 r  U4/m1/genblk3[1].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.147     7.657    U4/m1/genblk1[8].u_c1/CO[0]
    SLICE_X103Y316       LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     7.800 f  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_16__22/O
                         net (fo=3, routed)           0.464     8.264    U4/m1/genblk1[4].u_c1/w_dataStage3[1]_48[3]
    SLICE_X104Y315       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     8.389 r  U4/m1/genblk1[4].u_c1/o_dataOut1_carry_i_3__59/O
                         net (fo=1, routed)           0.118     8.507    U4/m1/genblk4[0].u_c4/DI[1]
    SLICE_X103Y315       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.141     8.648 r  U4/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.248     8.896    U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X104Y317       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     8.986 r  U4/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.290     9.276    U4/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X104Y332       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     9.428 r  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.200     9.628    U4/m1/genblk5[0].u_c4/DI[3]
    SLICE_X104Y333       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.759 r  U4/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.187     9.946    U4/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X104Y334       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097    10.043 f  U4/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.328    10.371    U4/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X103Y335       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049    10.420 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.088    10.508    U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X104Y335       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    10.559 r  U4/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.272    10.831    U4/m1/u_c4/DI[0]
    SLICE_X103Y336       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180    11.011 r  U4/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.262    11.273    U4/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X104Y335       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100    11.373 f  U4/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         3.313    14.686    U4/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X101Y348       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035    14.721 r  U4/m1/genblk1[16].u_c1/Q[460]_i_3/O
                         net (fo=3, routed)           0.052    14.773    U4/m1/genblk1[16].u_c1/Q[460]_i_3_n_0
    SLICE_X101Y348       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097    14.870 r  U4/m1/genblk1[16].u_c1/Q[461]_i_2/O
                         net (fo=2, routed)           0.090    14.960    U4/m1/genblk1[16].u_c1/Q[461]_i_2_n_0
    SLICE_X101Y348       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050    15.010 r  U4/m1/genblk1[16].u_c1/Q[463]_i_2/O
                         net (fo=2, routed)           0.138    15.148    U4/m1/genblk1[16].u_c1/Q[463]_i_2_n_0
    SLICE_X102Y348       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    15.183 r  U4/m1/genblk1[16].u_c1/Q[462]_i_1/O
                         net (fo=1, routed)           0.050    15.233    U4/p_0_in[462]
    SLICE_X102Y348       FDCE                                         r  U4/Q_reg[462]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.564   261.308    U4/clk_IBUF_BUFG
    SLICE_X102Y348       FDCE                                         r  U4/Q_reg[462]/C
                         clock pessimism              0.601   261.909    
                         clock uncertainty           -0.035   261.874    
    SLICE_X102Y348       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025   261.899    U4/Q_reg[462]
  -------------------------------------------------------------------
                         required time                        261.899    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                246.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U4/Q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            pmuIN_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.058ns (26.009%)  route 0.165ns (73.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.567ns (routing 0.009ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.010ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551     0.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.567     1.311    U4/clk_IBUF_BUFG
    SLICE_X103Y305       FDCE                                         r  U4/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y305       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.369 r  U4/Q_reg[14]/Q
                         net (fo=13, routed)          0.165     1.534    w_pmuIn[14]
    SLICE_X105Y306       FDRE                                         r  pmuIN_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.693     1.984    clk_IBUF_BUFG
    SLICE_X105Y306       FDRE                                         r  pmuIN_reg[14]/C
                         clock pessimism             -0.554     1.430    
    SLICE_X105Y306       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.492    pmuIN_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U4/Q_reg[508]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            pmuIN_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.565ns (routing 0.009ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.010ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551     0.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.565     1.309    U4/clk_IBUF_BUFG
    SLICE_X97Y356        FDCE                                         r  U4/Q_reg[508]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y356        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.367 r  U4/Q_reg[508]/Q
                         net (fo=20, routed)          0.119     1.486    w_pmuIn[508]
    SLICE_X95Y355        FDRE                                         r  pmuIN_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.644     1.935    clk_IBUF_BUFG
    SLICE_X95Y355        FDRE                                         r  pmuIN_reg[508]/C
                         clock pessimism             -0.554     1.381    
    SLICE_X95Y355        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.443    pmuIN_reg[508]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 U6/r_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U6/r_currState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.059ns (60.204%)  route 0.039ns (39.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      0.364ns (routing 0.007ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.008ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.364     0.864    U6/clk_IBUF_BUFG
    SLICE_X98Y338        FDCE                                         r  U6/r_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y338        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.903 r  U6/r_currState_reg[1]/Q
                         net (fo=8, routed)           0.033     0.936    U6/r_currState[1]
    SLICE_X98Y338        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.020     0.956 r  U6/r_currState[0]_i_1__0/O
                         net (fo=1, routed)           0.006     0.962    U6/r_currState[0]_i_1__0_n_0
    SLICE_X98Y338        FDPE                                         r  U6/r_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.415     1.228    U6/clk_IBUF_BUFG
    SLICE_X98Y338        FDPE                                         r  U6/r_currState_reg[0]/C
                         clock pessimism             -0.357     0.870    
    SLICE_X98Y338        FDPE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.917    U6/r_currState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 U6/r_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U6/r_currState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.059ns (60.204%)  route 0.039ns (39.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      0.364ns (routing 0.007ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.008ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.364     0.864    U6/clk_IBUF_BUFG
    SLICE_X98Y338        FDCE                                         r  U6/r_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y338        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.903 r  U6/r_currState_reg[1]/Q
                         net (fo=8, routed)           0.033     0.936    U6/r_currState[1]
    SLICE_X98Y338        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     0.956 r  U6/r_currState[2]_i_2/O
                         net (fo=1, routed)           0.006     0.962    U6/p_1_in[2]
    SLICE_X98Y338        FDCE                                         r  U6/r_currState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.415     1.228    U6/clk_IBUF_BUFG
    SLICE_X98Y338        FDCE                                         r  U6/r_currState_reg[2]/C
                         clock pessimism             -0.357     0.870    
    SLICE_X98Y338        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.917    U6/r_currState_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U8/r_currState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U8/r_pathMetricsReset_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.063ns (45.652%)  route 0.075ns (54.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.410ns (routing 0.008ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.359     0.859    U8/clk_IBUF_BUFG
    SLICE_X98Y324        FDCE                                         r  U8/r_currState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y324        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.899 f  U8/r_currState_reg[3]/Q
                         net (fo=17, routed)          0.060     0.959    U8/r_currState_reg[3]_0[0]
    SLICE_X99Y324        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     0.982 r  U8/r_pathMetricsReset_i_1/O
                         net (fo=1, routed)           0.015     0.997    U8/r_pathMetricsReset_i_1_n_0
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.410     1.223    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
                         clock pessimism             -0.319     0.904    
    SLICE_X99Y324        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.950    U8/r_pathMetricsReset_reg
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 U4/r_counterChangeAxis_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/r_counterChangeAxis_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      0.371ns (routing 0.007ns, distribution 0.364ns)
  Clock Net Delay (Destination): 0.424ns (routing 0.008ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.371     0.871    U4/clk_IBUF_BUFG
    SLICE_X110Y308       FDCE                                         r  U4/r_counterChangeAxis_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y308       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.910 r  U4/r_counterChangeAxis_reg[1]/Q
                         net (fo=3, routed)           0.025     0.935    U4/r_counterChangeAxis[1]
    SLICE_X110Y308       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     0.968 r  U4/r_counterChangeAxis[2]_i_1/O
                         net (fo=1, routed)           0.006     0.974    U4/r_counterChangeAxis[2]_i_1_n_0
    SLICE_X110Y308       FDCE                                         r  U4/r_counterChangeAxis_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.424     1.237    U4/clk_IBUF_BUFG
    SLICE_X110Y308       FDCE                                         r  U4/r_counterChangeAxis_reg[2]/C
                         clock pessimism             -0.359     0.877    
    SLICE_X110Y308       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.924    U4/r_counterChangeAxis_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U4/Q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            pmuIN_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.405%)  route 0.083ns (68.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      0.382ns (routing 0.007ns, distribution 0.375ns)
  Clock Net Delay (Destination): 0.436ns (routing 0.008ns, distribution 0.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.382     0.882    U4/clk_IBUF_BUFG
    SLICE_X105Y307       FDCE                                         r  U4/Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y307       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.920 r  U4/Q_reg[21]/Q
                         net (fo=18, routed)          0.083     1.003    w_pmuIn[21]
    SLICE_X106Y306       FDRE                                         r  pmuIN_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.436     1.249    clk_IBUF_BUFG
    SLICE_X106Y306       FDRE                                         r  pmuIN_reg[21]/C
                         clock pessimism             -0.346     0.903    
    SLICE_X106Y306       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.950    pmuIN_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U4/Q_reg[238]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            pmuIN_reg[238]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      0.379ns (routing 0.007ns, distribution 0.372ns)
  Clock Net Delay (Destination): 0.432ns (routing 0.008ns, distribution 0.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.379     0.879    U4/clk_IBUF_BUFG
    SLICE_X105Y353       FDCE                                         r  U4/Q_reg[238]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y353       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.918 r  U4/Q_reg[238]/Q
                         net (fo=13, routed)          0.080     0.998    w_pmuIn[238]
    SLICE_X105Y351       FDRE                                         r  pmuIN_reg[238]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.432     1.245    clk_IBUF_BUFG
    SLICE_X105Y351       FDRE                                         r  pmuIN_reg[238]/C
                         clock pessimism             -0.346     0.899    
    SLICE_X105Y351       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.945    pmuIN_reg[238]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U4/Q_reg[506]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            pmuIN_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.058ns (37.179%)  route 0.098ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Net Delay (Source):      0.570ns (routing 0.009ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.677ns (routing 0.010ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551     0.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.570     1.314    U4/clk_IBUF_BUFG
    SLICE_X97Y355        FDCE                                         r  U4/Q_reg[506]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y355        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.372 r  U4/Q_reg[506]/Q
                         net (fo=18, routed)          0.098     1.470    w_pmuIn[506]
    SLICE_X96Y355        FDRE                                         r  pmuIN_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.677     1.968    clk_IBUF_BUFG
    SLICE_X96Y355        FDRE                                         r  pmuIN_reg[506]/C
                         clock pessimism             -0.611     1.356    
    SLICE_X96Y355        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     1.416    pmuIN_reg[506]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U4/Q_reg[306]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            pmuIN_reg[306]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.855ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      0.355ns (routing 0.007ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.412ns (routing 0.008ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.355     0.855    U4/clk_IBUF_BUFG
    SLICE_X98Y335        FDCE                                         r  U4/Q_reg[306]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y335        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.894 r  U4/Q_reg[306]/Q
                         net (fo=19, routed)          0.085     0.979    w_pmuIn[306]
    SLICE_X98Y333        FDRE                                         r  pmuIN_reg[306]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.412     1.225    clk_IBUF_BUFG
    SLICE_X98Y333        FDRE                                         r  pmuIN_reg[306]/C
                         clock pessimism             -0.347     0.878    
    SLICE_X98Y333        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.925    pmuIN_reg[306]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 130.000 }
Period(ns):         260.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         260.000     258.431    RAMB18_X3Y128     U7/r_lifoMemory_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB18_X3Y136     U5/r_memArray_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X4Y66      U5/r_memArray_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X4Y67      U5/r_memArray_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X4Y68      U5/r_memArray_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         260.000     258.645    RAMB18_X3Y128     U7/r_lifoMemory_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X4Y69      U5/r_memArray_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X3Y69      U5/r_memArray_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X4Y65      U5/r_memArray_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         260.000     258.710    BUFGCE_HDIO_X3Y2  clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X4Y66      U5/r_memArray_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X4Y68      U5/r_memArray_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y69      U5/r_memArray_reg_bram_5/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X4Y65      U5/r_memArray_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB18_X3Y136     U5/r_memArray_reg_bram_6/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X4Y67      U5/r_memArray_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB18_X3Y128     U7/r_lifoMemory_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         130.000     129.458    RAMB18_X3Y128     U7/r_lifoMemory_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X4Y69      U5/r_memArray_reg_bram_4/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB18_X3Y136     U5/r_memArray_reg_bram_6/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB18_X3Y136     U5/r_memArray_reg_bram_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X4Y66      U5/r_memArray_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X4Y67      U5/r_memArray_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X4Y68      U5/r_memArray_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB18_X3Y128     U7/r_lifoMemory_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         130.000     129.458    RAMB18_X3Y128     U7/r_lifoMemory_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X4Y69      U5/r_memArray_reg_bram_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y69      U5/r_memArray_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X4Y65      U5/r_memArray_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB18_X3Y136     U5/r_memArray_reg_bram_6/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      257.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             257.939ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[106]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.202ns (10.570%)  route 1.709ns (89.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 261.318 - 260.000 ) 
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.630ns (routing 0.010ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.574ns (routing 0.009ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.630     1.921    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.000 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.148     2.148    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.271 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.561     3.832    U4/Q_reg[0]_1
    SLICE_X109Y347       FDCE                                         f  U4/Q_reg[106]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.574   261.318    U4/clk_IBUF_BUFG
    SLICE_X109Y347       FDCE                                         r  U4/Q_reg[106]/C
                         clock pessimism              0.554   261.872    
                         clock uncertainty           -0.035   261.837    
    SLICE_X109Y347       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066   261.771    U4/Q_reg[106]
  -------------------------------------------------------------------
                         required time                        261.771    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                257.939    

Slack (MET) :             257.940ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[361]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.202ns (10.576%)  route 1.708ns (89.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 261.318 - 260.000 ) 
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.630ns (routing 0.010ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.574ns (routing 0.009ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.630     1.921    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.000 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.148     2.148    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.271 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.560     3.831    U4/Q_reg[0]_1
    SLICE_X109Y346       FDCE                                         f  U4/Q_reg[361]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.574   261.318    U4/clk_IBUF_BUFG
    SLICE_X109Y346       FDCE                                         r  U4/Q_reg[361]/C
                         clock pessimism              0.554   261.872    
                         clock uncertainty           -0.035   261.837    
    SLICE_X109Y346       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066   261.771    U4/Q_reg[361]
  -------------------------------------------------------------------
                         required time                        261.771    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                257.940    

Slack (MET) :             257.940ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[366]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.202ns (10.576%)  route 1.708ns (89.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 261.318 - 260.000 ) 
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.630ns (routing 0.010ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.574ns (routing 0.009ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.630     1.921    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.000 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.148     2.148    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.271 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.560     3.831    U4/Q_reg[0]_1
    SLICE_X109Y346       FDCE                                         f  U4/Q_reg[366]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.574   261.318    U4/clk_IBUF_BUFG
    SLICE_X109Y346       FDCE                                         r  U4/Q_reg[366]/C
                         clock pessimism              0.554   261.872    
                         clock uncertainty           -0.035   261.837    
    SLICE_X109Y346       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066   261.771    U4/Q_reg[366]
  -------------------------------------------------------------------
                         required time                        261.771    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                257.940    

Slack (MET) :             257.940ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[367]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.202ns (10.576%)  route 1.708ns (89.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 261.318 - 260.000 ) 
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.630ns (routing 0.010ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.574ns (routing 0.009ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.630     1.921    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.000 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.148     2.148    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.271 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.560     3.831    U4/Q_reg[0]_1
    SLICE_X109Y346       FDCE                                         f  U4/Q_reg[367]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.574   261.318    U4/clk_IBUF_BUFG
    SLICE_X109Y346       FDCE                                         r  U4/Q_reg[367]/C
                         clock pessimism              0.554   261.872    
                         clock uncertainty           -0.035   261.837    
    SLICE_X109Y346       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066   261.771    U4/Q_reg[367]
  -------------------------------------------------------------------
                         required time                        261.771    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                257.940    

Slack (MET) :             257.940ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[434]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.202ns (10.587%)  route 1.706ns (89.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 261.316 - 260.000 ) 
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.630ns (routing 0.010ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.572ns (routing 0.009ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.630     1.921    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.000 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.148     2.148    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.271 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.558     3.829    U4/Q_reg[0]_1
    SLICE_X109Y343       FDCE                                         f  U4/Q_reg[434]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.572   261.316    U4/clk_IBUF_BUFG
    SLICE_X109Y343       FDCE                                         r  U4/Q_reg[434]/C
                         clock pessimism              0.554   261.870    
                         clock uncertainty           -0.035   261.835    
    SLICE_X109Y343       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066   261.769    U4/Q_reg[434]
  -------------------------------------------------------------------
                         required time                        261.769    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                257.940    

Slack (MET) :             257.941ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[360]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.202ns (10.587%)  route 1.706ns (89.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 261.317 - 260.000 ) 
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.630ns (routing 0.010ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.009ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.630     1.921    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.000 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.148     2.148    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.271 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.558     3.829    U4/Q_reg[0]_1
    SLICE_X109Y347       FDCE                                         f  U4/Q_reg[360]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.573   261.317    U4/clk_IBUF_BUFG
    SLICE_X109Y347       FDCE                                         r  U4/Q_reg[360]/C
                         clock pessimism              0.554   261.871    
                         clock uncertainty           -0.035   261.836    
    SLICE_X109Y347       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066   261.770    U4/Q_reg[360]
  -------------------------------------------------------------------
                         required time                        261.770    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                257.941    

Slack (MET) :             257.942ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[75]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.202ns (10.543%)  route 1.714ns (89.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 261.326 - 260.000 ) 
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.630ns (routing 0.010ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.582ns (routing 0.009ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.630     1.921    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.000 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.148     2.148    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.271 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.566     3.837    U4/Q_reg[0]_1
    SLICE_X109Y318       FDCE                                         f  U4/Q_reg[75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.582   261.326    U4/clk_IBUF_BUFG
    SLICE_X109Y318       FDCE                                         r  U4/Q_reg[75]/C
                         clock pessimism              0.554   261.880    
                         clock uncertainty           -0.035   261.845    
    SLICE_X109Y318       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066   261.779    U4/Q_reg[75]
  -------------------------------------------------------------------
                         required time                        261.779    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                257.942    

Slack (MET) :             257.942ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[76]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.202ns (10.543%)  route 1.714ns (89.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 261.326 - 260.000 ) 
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.630ns (routing 0.010ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.582ns (routing 0.009ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.630     1.921    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.000 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.148     2.148    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.271 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.566     3.837    U4/Q_reg[0]_1
    SLICE_X109Y318       FDCE                                         f  U4/Q_reg[76]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.582   261.326    U4/clk_IBUF_BUFG
    SLICE_X109Y318       FDCE                                         r  U4/Q_reg[76]/C
                         clock pessimism              0.554   261.880    
                         clock uncertainty           -0.035   261.845    
    SLICE_X109Y318       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066   261.779    U4/Q_reg[76]
  -------------------------------------------------------------------
                         required time                        261.779    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                257.942    

Slack (MET) :             257.942ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[86]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.202ns (10.543%)  route 1.714ns (89.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 261.326 - 260.000 ) 
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.630ns (routing 0.010ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.582ns (routing 0.009ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.630     1.921    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.000 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.148     2.148    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.271 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.566     3.837    U4/Q_reg[0]_1
    SLICE_X109Y318       FDCE                                         f  U4/Q_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.582   261.326    U4/clk_IBUF_BUFG
    SLICE_X109Y318       FDCE                                         r  U4/Q_reg[86]/C
                         clock pessimism              0.554   261.880    
                         clock uncertainty           -0.035   261.845    
    SLICE_X109Y318       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066   261.779    U4/Q_reg[86]
  -------------------------------------------------------------------
                         required time                        261.779    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                257.942    

Slack (MET) :             257.942ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[358]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.202ns (10.593%)  route 1.705ns (89.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 261.317 - 260.000 ) 
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.630ns (routing 0.010ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.009ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.630     1.921    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.000 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.148     2.148    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.271 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.557     3.828    U4/Q_reg[0]_1
    SLICE_X109Y346       FDCE                                         f  U4/Q_reg[358]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.573   261.317    U4/clk_IBUF_BUFG
    SLICE_X109Y346       FDCE                                         r  U4/Q_reg[358]/C
                         clock pessimism              0.554   261.871    
                         clock uncertainty           -0.035   261.836    
    SLICE_X109Y346       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066   261.770    U4/Q_reg[358]
  -------------------------------------------------------------------
                         required time                        261.770    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                257.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[53]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.089ns (25.723%)  route 0.257ns (74.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.008ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.359     0.859    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.898 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.075     0.973    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.050     1.023 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.182     1.205    U4/Q_reg[0]_1
    SLICE_X97Y328        FDCE                                         f  U4/Q_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.407     1.220    U4/clk_IBUF_BUFG
    SLICE_X97Y328        FDCE                                         r  U4/Q_reg[53]/C
                         clock pessimism             -0.319     0.901    
    SLICE_X97Y328        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.881    U4/Q_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[61]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.089ns (25.723%)  route 0.257ns (74.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.008ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.359     0.859    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.898 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.075     0.973    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.050     1.023 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.182     1.205    U4/Q_reg[0]_1
    SLICE_X97Y328        FDCE                                         f  U4/Q_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.407     1.220    U4/clk_IBUF_BUFG
    SLICE_X97Y328        FDCE                                         r  U4/Q_reg[61]/C
                         clock pessimism             -0.319     0.901    
    SLICE_X97Y328        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.881    U4/Q_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[62]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.089ns (25.723%)  route 0.257ns (74.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.008ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.359     0.859    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.898 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.075     0.973    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.050     1.023 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.182     1.205    U4/Q_reg[0]_1
    SLICE_X97Y328        FDCE                                         f  U4/Q_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.407     1.220    U4/clk_IBUF_BUFG
    SLICE_X97Y328        FDCE                                         r  U4/Q_reg[62]/C
                         clock pessimism             -0.319     0.901    
    SLICE_X97Y328        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.881    U4/Q_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[63]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.089ns (25.723%)  route 0.257ns (74.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.008ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.359     0.859    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.898 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.075     0.973    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.050     1.023 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.182     1.205    U4/Q_reg[0]_1
    SLICE_X97Y328        FDCE                                         f  U4/Q_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.407     1.220    U4/clk_IBUF_BUFG
    SLICE_X97Y328        FDCE                                         r  U4/Q_reg[63]/C
                         clock pessimism             -0.319     0.901    
    SLICE_X97Y328        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.881    U4/Q_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[56]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.089ns (27.134%)  route 0.239ns (72.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.402ns (routing 0.008ns, distribution 0.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.359     0.859    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.898 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.075     0.973    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.050     1.023 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.164     1.187    U4/Q_reg[0]_1
    SLICE_X99Y329        FDCE                                         f  U4/Q_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.402     1.215    U4/clk_IBUF_BUFG
    SLICE_X99Y329        FDCE                                         r  U4/Q_reg[56]/C
                         clock pessimism             -0.347     0.868    
    SLICE_X99Y329        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.848    U4/Q_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[57]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.089ns (27.134%)  route 0.239ns (72.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.402ns (routing 0.008ns, distribution 0.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.359     0.859    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.898 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.075     0.973    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.050     1.023 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.164     1.187    U4/Q_reg[0]_1
    SLICE_X99Y329        FDCE                                         f  U4/Q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.402     1.215    U4/clk_IBUF_BUFG
    SLICE_X99Y329        FDCE                                         r  U4/Q_reg[57]/C
                         clock pessimism             -0.347     0.868    
    SLICE_X99Y329        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.848    U4/Q_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[54]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.089ns (23.797%)  route 0.285ns (76.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.406ns (routing 0.008ns, distribution 0.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.359     0.859    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.898 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.075     0.973    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.050     1.023 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.210     1.233    U4/Q_reg[0]_1
    SLICE_X97Y329        FDCE                                         f  U4/Q_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.406     1.219    U4/clk_IBUF_BUFG
    SLICE_X97Y329        FDCE                                         r  U4/Q_reg[54]/C
                         clock pessimism             -0.319     0.900    
    SLICE_X97Y329        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.880    U4/Q_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[55]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.089ns (23.797%)  route 0.285ns (76.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.406ns (routing 0.008ns, distribution 0.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.359     0.859    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.898 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.075     0.973    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.050     1.023 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.210     1.233    U4/Q_reg[0]_1
    SLICE_X97Y329        FDCE                                         f  U4/Q_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.406     1.219    U4/clk_IBUF_BUFG
    SLICE_X97Y329        FDCE                                         r  U4/Q_reg[55]/C
                         clock pessimism             -0.319     0.900    
    SLICE_X97Y329        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.880    U4/Q_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[58]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.089ns (20.460%)  route 0.346ns (79.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.403ns (routing 0.008ns, distribution 0.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.359     0.859    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.898 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.075     0.973    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.050     1.023 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.271     1.294    U4/Q_reg[0]_1
    SLICE_X98Y329        FDCE                                         f  U4/Q_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.403     1.216    U4/clk_IBUF_BUFG
    SLICE_X98Y329        FDCE                                         r  U4/Q_reg[58]/C
                         clock pessimism             -0.319     0.897    
    SLICE_X98Y329        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.877    U4/Q_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[59]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.089ns (20.460%)  route 0.346ns (79.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.403ns (routing 0.008ns, distribution 0.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.483    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.500 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.359     0.859    U8/clk_IBUF_BUFG
    SLICE_X99Y324        FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.898 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.075     0.973    U8/cu_pathMetricsReset
    SLICE_X98Y324        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.050     1.023 f  U8/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.271     1.294    U4/Q_reg[0]_1
    SLICE_X98Y329        FDCE                                         f  U4/Q_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.681     0.681 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.681    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.681 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.794    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.813 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1110, routed)        0.403     1.216    U4/clk_IBUF_BUFG
    SLICE_X98Y329        FDCE                                         r  U4/Q_reg[59]/C
                         clock pessimism             -0.319     0.897    
    SLICE_X98Y329        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.877    U4/Q_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.417    





