## ğŸ“¦ freelist å­æ¨¡çµ„åŠŸèƒ½èªªæ˜

`freelist` æ˜¯ `re_name` æ¨¡çµ„ä¸­ç”¨ä¾†ç®¡ç†**å¯¦é«”æš«å­˜å™¨åˆ†é…èˆ‡å›æ”¶**çš„å­æ¨¡çµ„ã€‚

### åŠŸèƒ½é‡é»

- ç¶­è­·ä¸€ä»½ 32-entry çš„å¯¦é«”æš«å­˜å™¨ç‹€æ…‹è¡¨ (`physical_register_freelist_q`)ï¼Œ0 è¡¨ç¤º**ä½¿ç”¨ä¸­**ï¼Œ1 è¡¨ç¤º**å¯ç”¨**ã€‚
- æä¾› **rename éšæ®µåˆ†é… register**ï¼ˆ`Pr_rd_o_rob`ï¼‰èˆ‡ **commit éšæ®µå›æ”¶ register** çš„é‚è¼¯ã€‚
- æ”¯æ´ **åˆ†æ”¯æŒ‡ä»¤å¿«ç…§å‚™ä»½èˆ‡é‚„åŸ**ï¼ˆsnapshot/restoreï¼‰ã€‚

---

### ğŸ“¥ æ¨¡çµ„ä»‹é¢ï¼ˆI/Oï¼‰
```systemverilog
input logic clk_i,         // æ™‚é˜è¼¸å…¥
input logic rst_ni,        // éåŒæ­¥ Reset (active low)
input logic flush_i,       // flush æ•´é«” rename ç‹€æ…‹
input logic flush_unissied_instr_i, // flush æœªç™¼å‡ºçš„æŒ‡ä»¤

input logic [NrIssuePorts-1:0] issue_instr_valid_i, // issue port æŒ‡ä»¤æœ‰æ•ˆ
input logic [NrIssuePorts-1:0] issue_ack_o,         // issue port è¢«æ¥å—
input logic [NrIssuePorts-1:0] no_rename_i,         // æ˜¯å¦ä¸éœ€è¦ renameï¼ˆä¾‹å¦‚ storeï¼‰

input scoreboard_entry_t [NrIssuePorts-1:0] commit_instr_o, // commit éšæ®µçš„æŒ‡ä»¤
input logic [NrIssuePorts-1:0] commit_ack_i,                // commit è¢«æ¥å—
input logic [NrIssuePorts-1:0] commit_no_rename,            // commit éšæ®µä¸éœ€ rename

output logic [NrIssuePorts-1:0][REG_ADDR_SIZE-2:0] Pr_rd_o_rob, // åˆ†é…åˆ°çš„å¯¦é«”æš«å­˜å™¨

input logic [NrIssuePorts-1:0] br_instr_i,  // æ˜¯å¦ç‚ºåˆ†æ”¯æŒ‡ä»¤ï¼ˆsnapshot ç”¨ï¼‰
input [3:0] br_push_ptr, br_pop_ptr         // åˆ†æ”¯ snapshot çš„æŒ‡æ¨™
```

---

### ğŸ” å…§éƒ¨ç‹€æ…‹è®Šæ•¸
```systemverilog
localparam int unsigned BITS_MAPTABLE = $clog2(CVA6Cfg.Nrmaptable);
logic [CVA6Cfg.Nrmaptable-1:0] physical_register_freelist_q; // ç¾åœ¨çš„ freelist ç‹€æ…‹
logic [CVA6Cfg.Nrmaptable-1:0] physical_register_freelist_n; // ä¸‹ä¸€ç‹€æ…‹
logic [CVA6Cfg.Nrmaptable-1:0] br_snopshot_freelist [15:0];  // æœ€å¤š 16 å€‹åˆ†æ”¯ snapshot

logic [NrIssuePorts-1:0][BITS_MAPTABLE-1:0] issue_ptr;  // rename éšæ®µçš„å¯¦é«” reg åˆ†é…
logic [NrIssuePorts-1:0][BITS_MAPTABLE-1:0] commit_ptr; // commit éšæ®µè¦é‡‹æ”¾çš„å¯¦é«” reg
logic [NrIssuePorts-1:0] commit_enable; // æ˜¯å¦å…è¨± commit
logic [NrIssuePorts-1:0] issue_enable;  // æ˜¯å¦å…è¨± rename ç™¼ç”Ÿ
logic [NrIssuePorts-1:0] issue_is_branch; // æ˜¯å¦æ˜¯åˆ†æ”¯æŒ‡ä»¤

logic [BITS_MAPTABLE-1:0] pointer_freelist; // ä¸‹ä¸€å€‹è¦åˆ†é…çš„ register ç·¨è™Ÿ
```

---

### ğŸ”„ Rename Commit æ§åˆ¶èˆ‡æŒ‡æ¨™é‚è¼¯
```systemverilog
assign issue_enable[0] = issue_instr_valid_i[0] & issue_ack_o[0] & !no_rename_i[0];
assign issue_enable[1] = issue_instr_valid_i[1] & issue_ack_o[1] & !no_rename_i[1];

assign commit_enable[0] = commit_instr_o[0].valid & commit_ack_i[0] & (commit_instr_o[0].rd != 6'd0);
assign commit_enable[1] = commit_instr_o[1].valid & commit_ack_i[1] & (commit_instr_o[1].rd != 6'd0);

assign Pr_rd_o_rob[0] = issue_ptr[0]; // å¯¦é«” register åˆ†é…çµæœ
assign Pr_rd_o_rob[1] = issue_ptr[1];

assign commit_ptr[0] = commit_instr_o[0].rd[4:0]; // è¢«å›æ”¶çš„å¯¦é«”æš«å­˜å™¨ç·¨è™Ÿ
assign commit_ptr[1] = commit_instr_o[1].rd[4:0];
```

### ğŸ”¢ åˆ†é…æŒ‡æ¨™ç®¡ç†é‚è¼¯
```systemverilog
// ä½¿ç”¨éå¢æ–¹å¼å–ç”¨ pointer_freelist ä¸­çš„ register
always_ff @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin
        pointer_freelist <= 'd2; // x0 å’Œ x1 ä¸å¯ä½¿ç”¨
    end else if(issue_enable[0] & issue_enable[1]) begin
        pointer_freelist <= (pointer_freelist > 28) ? 2 : pointer_freelist + 2;
    end else if(issue_enable[0] | issue_enable[1]) begin
        pointer_freelist <= (pointer_freelist > 28) ? 2 : pointer_freelist + 1;
    end
end

// æ±ºå®š issue_ptrï¼šå³å°‡åˆ†é…å‡ºå»çš„å¯¦é«”æš«å­˜å™¨ç·¨è™Ÿ
always_comb begin
    if(issue_enable[0] & issue_enable[1]) begin
        issue_ptr[0] = pointer_freelist;
        issue_ptr[1] = pointer_freelist + 1;
    end else begin
        issue_ptr[0] = pointer_freelist;
        issue_ptr[1] = pointer_freelist;
    end
end
```
