{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726803659623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726803659623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 11:40:58 2024 " "Processing started: Fri Sep 20 11:40:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726803659623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1726803659623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off dds -c dds " "Command: quartus_eda --read_settings_files=off --write_settings_files=off dds -c dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1726803659623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1726803660378 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dds_8_1200mv_85c_slow.vo D:/git-repository/fpga_training/dds_design/prj/simulation/questa/ simulation " "Generated file dds_8_1200mv_85c_slow.vo in folder \"D:/git-repository/fpga_training/dds_design/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1726803660829 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dds_8_1200mv_0c_slow.vo D:/git-repository/fpga_training/dds_design/prj/simulation/questa/ simulation " "Generated file dds_8_1200mv_0c_slow.vo in folder \"D:/git-repository/fpga_training/dds_design/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1726803661105 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dds_min_1200mv_0c_fast.vo D:/git-repository/fpga_training/dds_design/prj/simulation/questa/ simulation " "Generated file dds_min_1200mv_0c_fast.vo in folder \"D:/git-repository/fpga_training/dds_design/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1726803661403 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dds.vo D:/git-repository/fpga_training/dds_design/prj/simulation/questa/ simulation " "Generated file dds.vo in folder \"D:/git-repository/fpga_training/dds_design/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1726803661689 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dds_8_1200mv_85c_v_slow.sdo D:/git-repository/fpga_training/dds_design/prj/simulation/questa/ simulation " "Generated file dds_8_1200mv_85c_v_slow.sdo in folder \"D:/git-repository/fpga_training/dds_design/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1726803661896 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dds_8_1200mv_0c_v_slow.sdo D:/git-repository/fpga_training/dds_design/prj/simulation/questa/ simulation " "Generated file dds_8_1200mv_0c_v_slow.sdo in folder \"D:/git-repository/fpga_training/dds_design/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1726803662119 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dds_min_1200mv_0c_v_fast.sdo D:/git-repository/fpga_training/dds_design/prj/simulation/questa/ simulation " "Generated file dds_min_1200mv_0c_v_fast.sdo in folder \"D:/git-repository/fpga_training/dds_design/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1726803662329 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dds_v.sdo D:/git-repository/fpga_training/dds_design/prj/simulation/questa/ simulation " "Generated file dds_v.sdo in folder \"D:/git-repository/fpga_training/dds_design/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1726803662536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726803662616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 11:41:02 2024 " "Processing ended: Fri Sep 20 11:41:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726803662616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726803662616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726803662616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1726803662616 ""}
