Analysis & Synthesis report for RISC_UNI
Wed Jul 10 23:37:47 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated
 15. Source assignments for MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated
 16. Parameter Settings for User Entity Instance: MEM_INST:mem_i|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: XREGS:breg
 18. Parameter Settings for User Entity Instance: ULA_RV:ula
 19. Parameter Settings for User Entity Instance: MEM_DATA:mem_d|altsyncram:altsyncram_component
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "ULA_RV:ula"
 22. Port Connectivity Checks: "CNTRL:contr"
 23. Port Connectivity Checks: "XREGS:breg"
 24. Port Connectivity Checks: "MEM_INST:mem_i"
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jul 10 23:37:47 2019      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; RISC_UNI                                   ;
; Top-level Entity Name              ; RISC_UNI                                   ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 3,444                                      ;
;     Total combinational functions  ; 2,484                                      ;
;     Dedicated logic registers      ; 1,087                                      ;
; Total registers                    ; 1087                                       ;
; Total pins                         ; 65                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 16,384                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; RISC_UNI           ; RISC_UNI           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------------+---------+
; RISC_UNI.vhd                     ; yes             ; User VHDL File                   ; C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd           ;         ;
; ULA_RV.vhd                       ; yes             ; User VHDL File                   ; C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/ULA_RV.vhd             ;         ;
; RV_PKG.vhd                       ; yes             ; User VHDL File                   ; C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RV_PKG.vhd             ;         ;
; XREGS.vhd                        ; yes             ; User VHDL File                   ; C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/XREGS.vhd              ;         ;
; GEN_IMM32.vhd                    ; yes             ; User VHDL File                   ; C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/GEN_IMM32.vhd          ;         ;
; MEM_DATA.mif                     ; yes             ; User Memory Initialization File  ; C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_DATA.mif           ;         ;
; MEM_INST.mif                     ; yes             ; User Memory Initialization File  ; C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_INST.mif           ;         ;
; CNTRL.vhd                        ; yes             ; User VHDL File                   ; C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL.vhd              ;         ;
; CNTRL_ULA.vhd                    ; yes             ; User VHDL File                   ; C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd          ;         ;
; MEM_INST.vhd                     ; yes             ; User Wizard-Generated File       ; C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_INST.vhd           ;         ;
; MEM_DATA.vhd                     ; yes             ; User Wizard-Generated File       ; C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_DATA.vhd           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                                    ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                                    ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                                        ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                                      ;         ;
; db/altsyncram_n5d1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf ;         ;
; db/altsyncram_j4d1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_j4d1.tdf ;         ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,444 ;
;                                             ;       ;
; Total combinational functions               ; 2484  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1941  ;
;     -- 3 input functions                    ; 472   ;
;     -- <=2 input functions                  ; 71    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2240  ;
;     -- arithmetic mode                      ; 244   ;
;                                             ;       ;
; Total registers                             ; 1087  ;
;     -- Dedicated logic registers            ; 1087  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 65    ;
; Total memory bits                           ; 16384 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1151  ;
; Total fan-out                               ; 13282 ;
; Average fan-out                             ; 3.59  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; |RISC_UNI                                 ; 2484 (232)        ; 1087 (31)    ; 16384       ; 0            ; 0       ; 0         ; 65   ; 0            ; |RISC_UNI                                                                               ;              ;
;    |CNTRL:contr|                          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_UNI|CNTRL:contr                                                                   ;              ;
;    |CNTRL_ULA:ula_cnt|                    ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_UNI|CNTRL_ULA:ula_cnt                                                             ;              ;
;    |GEN_IMM32:gerador_imm|                ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_UNI|GEN_IMM32:gerador_imm                                                         ;              ;
;    |MEM_DATA:mem_d|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_UNI|MEM_DATA:mem_d                                                                ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_UNI|MEM_DATA:mem_d|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_j4d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_UNI|MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated ;              ;
;    |MEM_INST:mem_i|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_UNI|MEM_INST:mem_i                                                                ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_n5d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated ;              ;
;    |ULA_RV:ula|                           ; 729 (729)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_UNI|ULA_RV:ula                                                                    ;              ;
;    |XREGS:breg|                           ; 1396 (1396)       ; 1056 (1056)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_UNI|XREGS:breg                                                                    ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                ;
+------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; MEM_DATA.mif ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; MEM_INST.mif ;
+------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------+----------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------+----------------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |RISC_UNI|MEM_DATA:mem_d ; C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_DATA.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |RISC_UNI|MEM_INST:mem_i ; C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_INST.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+-----------------------------------------------------+-------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal     ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------+------------------------+
; CNTRL_ULA:ula_cnt|opcode.SRA_OP                     ; CNTRL_ULA:ula_cnt|Mux15 ; yes                    ;
; CNTRL_ULA:ula_cnt|opcode.SRL_OP                     ; CNTRL_ULA:ula_cnt|Mux15 ; yes                    ;
; CNTRL_ULA:ula_cnt|opcode.SLL_OP                     ; CNTRL_ULA:ula_cnt|Mux15 ; yes                    ;
; CNTRL_ULA:ula_cnt|opcode.XOR_OP                     ; CNTRL_ULA:ula_cnt|Mux15 ; yes                    ;
; CNTRL_ULA:ula_cnt|opcode.OR_OP                      ; CNTRL_ULA:ula_cnt|Mux15 ; yes                    ;
; CNTRL_ULA:ula_cnt|opcode.AND_OP                     ; CNTRL_ULA:ula_cnt|Mux15 ; yes                    ;
; CNTRL_ULA:ula_cnt|opcode.ADD_OP                     ; CNTRL_ULA:ula_cnt|Mux15 ; yes                    ;
; CNTRL_ULA:ula_cnt|opcode.SUB_OP                     ; CNTRL_ULA:ula_cnt|Mux15 ; yes                    ;
; CNTRL_ULA:ula_cnt|opcode.SNE_OP                     ; CNTRL_ULA:ula_cnt|Mux15 ; yes                    ;
; CNTRL_ULA:ula_cnt|opcode.SEQ_OP                     ; CNTRL_ULA:ula_cnt|Mux15 ; yes                    ;
; CNTRL_ULA:ula_cnt|opcode.SGE_OP                     ; CNTRL_ULA:ula_cnt|Mux15 ; yes                    ;
; CNTRL_ULA:ula_cnt|opcode.SLTU_OP                    ; CNTRL_ULA:ula_cnt|Mux15 ; yes                    ;
; CNTRL_ULA:ula_cnt|opcode.SLT_OP                     ; CNTRL_ULA:ula_cnt|Mux15 ; yes                    ;
; Number of user-specified and inferred latches = 13  ;                         ;                        ;
+-----------------------------------------------------+-------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; XREGS:breg|XREGS[0][0]                 ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][1]                 ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][2]                 ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][3]                 ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][4]                 ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][5]                 ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][6]                 ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][7]                 ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][8]                 ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][9]                 ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][10]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][11]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][12]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][13]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][14]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][15]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][16]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][17]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][18]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][19]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][20]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][21]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][22]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][23]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][24]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][25]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][26]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][27]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][28]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][29]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][30]                ; Stuck at GND due to stuck port data_in ;
; XREGS:breg|XREGS[0][31]                ; Stuck at GND due to stuck port data_in ;
; PC[0]                                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 33 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1087  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 31    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |RISC_UNI|PC[27]                  ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |RISC_UNI|XREGS:breg|ro1[29]      ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |RISC_UNI|XREGS:breg|ro2[18]      ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |RISC_UNI|Mux17                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |RISC_UNI|CNTRL_ULA:ula_cnt|Mux20 ;
; 16:1               ; 7 bits    ; 70 LEs        ; 63 LEs               ; 7 LEs                  ; No         ; |RISC_UNI|ULA_RV:ula|Selector14   ;
; 15:1               ; 7 bits    ; 70 LEs        ; 63 LEs               ; 7 LEs                  ; No         ; |RISC_UNI|ULA_RV:ula|Selector21   ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; No         ; |RISC_UNI|ULA_RV:ula|Selector4    ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |RISC_UNI|ULA_RV:ula|Selector24   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |RISC_UNI|ULA_RV:ula|Selector3    ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; No         ; |RISC_UNI|ULA_RV:ula|Selector28   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_INST:mem_i|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; MEM_INST.mif         ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_n5d1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: XREGS:breg ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; wsize          ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_RV:ula ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; WSIZE          ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_DATA:mem_d|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; MEM_DATA.mif         ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_j4d1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 2                                              ;
; Entity Instance                           ; MEM_INST:mem_i|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 32                                             ;
;     -- NUMWORDS_A                         ; 256                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; MEM_DATA:mem_d|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 32                                             ;
;     -- NUMWORDS_A                         ; 256                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA_RV:ula"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CNTRL:contr"                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; memread ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "XREGS:breg" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; rst  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "MEM_INST:mem_i" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; data ; Input ; Info     ; Stuck at GND     ;
; wren ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed Jul 10 23:37:38 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_UNI -c RISC_UNI
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file risc_uni.vhd
    Info (12022): Found design unit 1: RISC_UNI-RISC_arch
    Info (12023): Found entity 1: RISC_UNI
Info (12021): Found 2 design units, including 1 entities, in source file ula_rv.vhd
    Info (12022): Found design unit 1: ULA_RV-ULA_ARCH
    Info (12023): Found entity 1: ULA_RV
Info (12021): Found 1 design units, including 0 entities, in source file rv_pkg.vhd
    Info (12022): Found design unit 1: RV_PKG
Info (12021): Found 2 design units, including 1 entities, in source file xregs.vhd
    Info (12022): Found design unit 1: XREGS-arch_XREGS
    Info (12023): Found entity 1: XREGS
Info (12021): Found 2 design units, including 1 entities, in source file gen_imm32.vhd
    Info (12022): Found design unit 1: GEN_IMM32-GEN_arch
    Info (12023): Found entity 1: GEN_IMM32
Info (12021): Found 2 design units, including 1 entities, in source file cntrl.vhd
    Info (12022): Found design unit 1: CNTRL-CNTRL_arch
    Info (12023): Found entity 1: CNTRL
Info (12021): Found 2 design units, including 1 entities, in source file cntrl_ula.vhd
    Info (12022): Found design unit 1: CNTRL_ULA-CNTRL_ULA_arch
    Info (12023): Found entity 1: CNTRL_ULA
Info (12021): Found 2 design units, including 1 entities, in source file risc_uni_tb.vhd
    Info (12022): Found design unit 1: RISC_UNI_tb-RISC_UNI_tb_arch
    Info (12023): Found entity 1: RISC_UNI_tb
Info (12021): Found 2 design units, including 1 entities, in source file mem_inst.vhd
    Info (12022): Found design unit 1: mem_inst-SYN
    Info (12023): Found entity 1: MEM_INST
Info (12021): Found 2 design units, including 1 entities, in source file mem_data.vhd
    Info (12022): Found design unit 1: mem_data-SYN
    Info (12023): Found entity 1: MEM_DATA
Info (12127): Elaborating entity "RISC_UNI" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RISC_UNI.vhd(102): object "zero" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RISC_UNI.vhd(109): object "memRead" assigned a value but never read
Info (12128): Elaborating entity "MEM_INST" for hierarchy "MEM_INST:mem_i"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MEM_INST:mem_i|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "MEM_INST:mem_i|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "MEM_INST:mem_i|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MEM_INST.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n5d1.tdf
    Info (12023): Found entity 1: altsyncram_n5d1
Info (12128): Elaborating entity "altsyncram_n5d1" for hierarchy "MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated"
Info (12128): Elaborating entity "GEN_IMM32" for hierarchy "GEN_IMM32:gerador_imm"
Info (12128): Elaborating entity "XREGS" for hierarchy "XREGS:breg"
Warning (10027): Verilog HDL or VHDL warning at the XREGS.vhd(22): index expression is not wide enough to address all of the elements in the array
Info (12128): Elaborating entity "CNTRL" for hierarchy "CNTRL:contr"
Info (12128): Elaborating entity "ULA_RV" for hierarchy "ULA_RV:ula"
Info (12128): Elaborating entity "CNTRL_ULA" for hierarchy "CNTRL_ULA:ula_cnt"
Warning (10631): VHDL Process Statement warning at CNTRL_ULA.vhd(19): inferring latch(es) for signal or variable "opcodeSignal", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "opcodeSignal.SNE_OP" at CNTRL_ULA.vhd(19)
Info (10041): Inferred latch for "opcodeSignal.SEQ_OP" at CNTRL_ULA.vhd(19)
Info (10041): Inferred latch for "opcodeSignal.SGEU_OP" at CNTRL_ULA.vhd(19)
Info (10041): Inferred latch for "opcodeSignal.SGE_OP" at CNTRL_ULA.vhd(19)
Info (10041): Inferred latch for "opcodeSignal.SLTU_OP" at CNTRL_ULA.vhd(19)
Info (10041): Inferred latch for "opcodeSignal.SLT_OP" at CNTRL_ULA.vhd(19)
Info (10041): Inferred latch for "opcodeSignal.SRA_OP" at CNTRL_ULA.vhd(19)
Info (10041): Inferred latch for "opcodeSignal.SRL_OP" at CNTRL_ULA.vhd(19)
Info (10041): Inferred latch for "opcodeSignal.SLL_OP" at CNTRL_ULA.vhd(19)
Info (10041): Inferred latch for "opcodeSignal.XOR_OP" at CNTRL_ULA.vhd(19)
Info (10041): Inferred latch for "opcodeSignal.NOR_OP" at CNTRL_ULA.vhd(19)
Info (10041): Inferred latch for "opcodeSignal.OR_OP" at CNTRL_ULA.vhd(19)
Info (10041): Inferred latch for "opcodeSignal.AND_OP" at CNTRL_ULA.vhd(19)
Info (10041): Inferred latch for "opcodeSignal.SUB_OP" at CNTRL_ULA.vhd(19)
Info (10041): Inferred latch for "opcodeSignal.ADD_OP" at CNTRL_ULA.vhd(19)
Info (12128): Elaborating entity "MEM_DATA" for hierarchy "MEM_DATA:mem_d"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MEM_DATA:mem_d|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "MEM_DATA:mem_d|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "MEM_DATA:mem_d|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MEM_DATA.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j4d1.tdf
    Info (12023): Found entity 1: altsyncram_j4d1
Info (12128): Elaborating entity "altsyncram_j4d1" for hierarchy "MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated"
Warning (13012): Latch CNTRL_ULA:ula_cnt|opcode.SRA_OP has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[25]
Warning (13012): Latch CNTRL_ULA:ula_cnt|opcode.SRL_OP has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[25]
Warning (13012): Latch CNTRL_ULA:ula_cnt|opcode.SLL_OP has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[0]
Warning (13012): Latch CNTRL_ULA:ula_cnt|opcode.XOR_OP has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[0]
Warning (13012): Latch CNTRL_ULA:ula_cnt|opcode.OR_OP has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[12]
Warning (13012): Latch CNTRL_ULA:ula_cnt|opcode.AND_OP has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[12]
Warning (13012): Latch CNTRL_ULA:ula_cnt|opcode.ADD_OP has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[0]
Warning (13012): Latch CNTRL_ULA:ula_cnt|opcode.SUB_OP has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[25]
Warning (13012): Latch CNTRL_ULA:ula_cnt|opcode.SNE_OP has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[12]
Warning (13012): Latch CNTRL_ULA:ula_cnt|opcode.SEQ_OP has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[13]
Warning (13012): Latch CNTRL_ULA:ula_cnt|opcode.SGE_OP has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[12]
Warning (13012): Latch CNTRL_ULA:ula_cnt|opcode.SLTU_OP has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[12]
Warning (13012): Latch CNTRL_ULA:ula_cnt|opcode.SLT_OP has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[12]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pc2[0]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3605 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 3476 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 4689 megabytes
    Info: Processing ended: Wed Jul 10 23:37:47 2019
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


