Real time: Nov/24/2014 16:02:21

Profiler Stats
--------------
Elapsed_time_in_seconds: 6140
Elapsed_time_in_minutes: 102.333
Elapsed_time_in_hours: 1.70556
Elapsed_time_in_days: 0.0710648

Virtual_time_in_seconds: 6127.87
Virtual_time_in_minutes: 102.131
Virtual_time_in_hours:   1.70219
Virtual_time_in_days:    1.70219

Ruby_current_time: 131169768
Ruby_start_time: 1
Ruby_cycles: 131169767

mbytes_resident: 106.406
mbytes_total: 147.09
resident_ratio: 0.72341

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 1.3117e+08 [ 1.3117e+08 1.3117e+08 1.3117e+08 1.3117e+08 1.3117e+08 1.3117e+08 1.3117e+08 1.3117e+08 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 275
  L1D_cache_total_misses: 42	(15.2727%)
  L1D_cache_total_demand_misses: 42
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 42
  L1D_cache_misses_per_instruction: 42
  L1D_cache_instructions_per_misses: 0.0238095

  L1D_cache_request_type_LD:   153	(55.6364)%
  L1D_cache_request_type_ST:   122	(44.3636)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 275 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 275 ]

  L1D_cache_miss_type_LD:   25	(59.5238)%
  L1D_cache_miss_type_ST:   17	(40.4762)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 22490071
  L1T_cache_total_misses: 3354088	(14.9136%)
  L1T_cache_total_demand_misses: 3354088
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 3.35409e+06
  L1T_cache_misses_per_instruction: 3.35409e+06
  L1T_cache_instructions_per_misses: 2.98144e-07

  L1T_cache_request_type_LD:   16023645	(71.2476)%
  L1T_cache_request_type_ST:   6466426	(28.7524)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 22490071 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 22490071 ]

  L1T_cache_miss_type_LD:   1834425	(54.6922)%
  L1T_cache_miss_type_ST:   1519663	(45.3078)%

L2_cache cache stats: 
  L2_cache_total_requests: 43061
  L2_cache_total_misses: 43025	(99.9164%)
  L2_cache_total_demand_misses: 43025
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 43025
  L2_cache_misses_per_instruction: 43025
  L2_cache_instructions_per_misses: 2.32423e-05

  L2_cache_request_type_LD:   25	(0.0580572)%
  L2_cache_request_type_ST:   43036	(99.9419)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 43061 average:     8 | standard deviation: 0 | 0 0 0 0 43061 ]

  L2_cache_miss_type_LD:   13	(0.030215)%
  L2_cache_miss_type_ST:   43012	(99.9698)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 8300851
  L2T_cache_total_misses: 43019	(0.518248%)
  L2T_cache_total_demand_misses: 43019
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 43019
  L2T_cache_misses_per_instruction: 43019
  L2T_cache_instructions_per_misses: 2.32455e-05

  L2T_cache_request_type_LD:   1834425	(22.0992)%
  L2T_cache_request_type_ST:   6466426	(77.9008)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 8300851 average: 26.6962 | standard deviation: 9.95797 | 0 0 0 0 1834425 0 6466426 ]

  L2T_cache_miss_type_LD:   11728	(27.2624)%
  L2T_cache_miss_type_ST:   31291	(72.7376)%


TBE Queries: 8386954
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 18 count: 8386954 average: 1.50768 | standard deviation: 1.11369 | 1669358 2733394 2494245 1119227 292393 74566 3666 69 6 4 3 3 4 3 3 3 3 3 1 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 19 count: 22490346 average: 3.26874 | standard deviation: 1.31795 | 0 2004623 4390869 6920242 5395351 2438623 1199596 132724 8185 110 11 3 1 2 1 1 1 1 1 1 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 4 max: 530 count: 22490346 average: 15.2268 | standard deviation: 20.6046 | 0 14189219 13 20 3 15 124 48 7623845 551979 73550 6704 385 154 363 175 76 8 4 1 3 3 4 3 3 0 1 3 2 5 5 8 7 23 13 13 10 6 8 4 1 6 4 6 20 19 9 2 2 4 6 3 15 8 6 11 4 1 6 5 5 8 14 7 5 3 5 5 7 4 3 1 0 4 12 3 1 2 4 7 1 2 1 5 12 10 9226 1327 197 2 4 27587 3751 895 13 6 0 3 3 0 4 2 3 4 4 7 3 1 3 13 3 4 4 4 12 11 26 16 6 12 12 12 9 51 21 5 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 64 max: 530 count: 16023798 average: 7.62038 | standard deviation: 13.4228 | 16011942 86 24 3 12 11705 9 16 1 0 ]
miss_latency_ST: [binsize: 64 max: 502 count: 6466548 average: 34.075 | standard deviation: 23.054 | 6434655 43 127 102 54 31334 48 185 0 0 ]
miss_latency_NULL: [binsize: 4 max: 530 count: 22490346 average: 15.2268 | standard deviation: 20.6046 | 0 14189219 13 20 3 15 124 48 7623845 551979 73550 6704 385 154 363 175 76 8 4 1 3 3 4 3 3 0 1 3 2 5 5 8 7 23 13 13 10 6 8 4 1 6 4 6 20 19 9 2 2 4 6 3 15 8 6 11 4 1 6 5 5 8 14 7 5 3 5 5 7 4 3 1 0 4 12 3 1 2 4 7 1 2 1 5 12 10 9226 1327 197 2 4 27587 3751 895 13 6 0 3 3 0 4 2 3 4 4 7 3 1 3 13 3 4 4 4 12 11 26 16 6 12 12 12 9 51 21 5 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 19 count: 22490346 average: 3.26874 | standard deviation: 1.31795 | 0 2004623 4390869 6920242 5395351 2438623 1199596 132724 8185 110 11 3 1 2 1 1 1 1 1 1 ]
Sequencer_0: [binsize: 1 max: 7 count: 275 average: 3.42182 | standard deviation: 1.59378 | 0 37 52 53 62 37 30 4 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 8 count: 10092186 average: 3.53477 | standard deviation: 1.28615 | 0 421145 1550089 3523807 2397375 1299411 809508 89550 1301 ]
SequencerACC_1: [binsize: 1 max: 19 count: 101893 average: 1.0022 | standard deviation: 0.15083 | 0 101843 24 7 3 1 1 1 1 1 1 1 1 2 1 1 1 1 1 1 ]
SequencerACC_2: [binsize: 1 max: 4 count: 102168 average: 1.00558 | standard deviation: 0.0772064 | 0 101615 540 9 4 ]
SequencerACC_3: [binsize: 1 max: 11 count: 12193824 average: 3.08645 | standard deviation: 1.28713 | 0 1379983 2840164 3396366 2997907 1139174 390057 43169 6883 109 10 2 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 2 max: 72 count: 129224 average: 26.7148 | standard deviation: 3.24117 | 0 0 0 0 0 14 0 0 10754 5 89 2 0 32239 85837 148 81 9 11 3 3 17 1 0 0 4 0 1 0 0 2 2 0 0 0 0 2 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 2 max: 54 count: 43098 average: 24.1309 | standard deviation: 4.57771 | 0 0 0 0 0 0 0 0 10754 5 21 1 0 32239 38 5 7 8 5 1 1 11 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 2 max: 72 count: 86126 average: 28.0078 | standard deviation: 0.512972 | 0 0 0 0 0 14 0 0 0 0 68 1 0 0 85799 143 74 1 6 2 2 6 0 0 0 4 0 0 0 0 2 2 0 0 0 0 2 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 21 count: 19 average:    21 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19 ]
  virtual_network_3_delay_cycles: [binsize: 2 max: 54 count: 43079 average: 24.1323 | standard deviation: 4.57824 | 0 0 0 0 0 0 0 0 10754 5 2 1 0 32239 38 5 7 8 5 1 1 11 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 5727
system_time: 399
page_reclaims: 27409
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 1056

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 215125
L2_TO_L2T_MSG = 17
L2_DATA_GX = 60
L2T_TO_L1T_DATA = 7337700
L1_DATA_GX = 0
L2_TO_L2T_ACK = 17
L2T_TO_L1T_MSG = 6466426
L2_DATA_S = 150
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 19
L1_DATA_F = 0
L1_DATA_PX = 60
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 25865704
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 0
L2_ATOMIC = 0
L2_TO_L2T_DATA = 215095
L1_DATA = 0
L1_COHMSG = 86126
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 1834425
----------------------
total_flits_messages = 42020924
----------------------

DMA = 0
DATA_GX_OW = 68
DATA_PX_C = 48
DATA_PX_D = 12
DATA_GX_C = 17
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:275 full:0 size:[binsize: 1 max: 4 count: 275 average: 2.28364 | standard deviation: 1.12373 | 0 88 78 52 57 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=9559616 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=406798 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=407881 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=17325834 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=2049324 [L2TCache]=0 [L2Cache]=21034 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=622777 [L2TCache]=0 [L2Cache]=21829 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=1448810 [L2TCache]=0 [L2Cache]=17761 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=9683215 [L2TCache]=0 [L2Cache]=25479 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=52585 [L2Cache]=0 [L1Cache]=35 [Directory]=10524 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=54557 [L2Cache]=0 [L1Cache]=11 [Directory]=10912 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=44397 [L2Cache]=0 [L1Cache]=11 [Directory]=8880 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=63495 [L2Cache]=0 [L1Cache]=172 [Directory]=12709 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=95 [L2Cache]=84 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=53765 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=53770 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=53795 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=53795 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00983206 flits/cycle
total_flits_on_link = 85118131
-------------
Total VC Load [0] = 43052 flits
Total VC Load [1] = 43069 flits
Total VC Load [2] = 43071 flits
Total VC Load [3] = 43058 flits
Total VC Load [4] = 31 flits
Total VC Load [5] = 43 flits
Total VC Load [6] = 36 flits
Total VC Load [7] = 34 flits
Total VC Load [8] = 37632 flits
Total VC Load [9] = 37660 flits
Total VC Load [10] = 37654 flits
Total VC Load [11] = 37644 flits
Total VC Load [12] = 403476 flits
Total VC Load [13] = 403761 flits
Total VC Load [14] = 403645 flits
Total VC Load [15] = 403526 flits
Total VC Load [16] = 43045 flits
Total VC Load [17] = 43073 flits
Total VC Load [18] = 43057 flits
Total VC Load [19] = 43054 flits
Total VC Load [20] = 13840292 flits
Total VC Load [21] = 13852129 flits
Total VC Load [22] = 13854563 flits
Total VC Load [23] = 13853274 flits
Total VC Load [24] = 6904926 flits
Total VC Load [25] = 6897365 flits
Total VC Load [26] = 6901760 flits
Total VC Load [27] = 6904201 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.000328216 flits/cycle 
Average VC Load [1] = 0.000328345 flits/cycle 
Average VC Load [2] = 0.000328361 flits/cycle 
Average VC Load [3] = 0.000328262 flits/cycle 
Average VC Load [4] = 2.36335e-07 flits/cycle 
Average VC Load [5] = 3.27819e-07 flits/cycle 
Average VC Load [6] = 2.74453e-07 flits/cycle 
Average VC Load [7] = 2.59206e-07 flits/cycle 
Average VC Load [8] = 0.000286895 flits/cycle 
Average VC Load [9] = 0.000287109 flits/cycle 
Average VC Load [10] = 0.000287063 flits/cycle 
Average VC Load [11] = 0.000286987 flits/cycle 
Average VC Load [12] = 0.00307598 flits/cycle 
Average VC Load [13] = 0.00307816 flits/cycle 
Average VC Load [14] = 0.00307727 flits/cycle 
Average VC Load [15] = 0.00307636 flits/cycle 
Average VC Load [16] = 0.000328163 flits/cycle 
Average VC Load [17] = 0.000328376 flits/cycle 
Average VC Load [18] = 0.000328254 flits/cycle 
Average VC Load [19] = 0.000328231 flits/cycle 
Average VC Load [20] = 0.105514 flits/cycle 
Average VC Load [21] = 0.105605 flits/cycle 
Average VC Load [22] = 0.105623 flits/cycle 
Average VC Load [23] = 0.105613 flits/cycle 
Average VC Load [24] = 0.0526411 flits/cycle 
Average VC Load [25] = 0.0525835 flits/cycle 
Average VC Load [26] = 0.052617 flits/cycle 
Average VC Load [27] = 0.0526356 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.80304
-------------
Dynamic_Link_Power = 0.0719055
Static_Link_Power = 0.733365
Total_Link_Power = 0.805271
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00304362, Crossbar: 0.00577411, VC allocator: 0.00063052, SW allocator: 0.00175457, Clock: 0.153216, Total: 0.164419
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70333
Dynamic_Router_Power = 0.164419
Static_Router_Power = 1.53891
Total_Router_Power = 1.70333
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.236324
Total_Static_Power = 2.27227
Total_Power = 2.5086
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  16023645
L1_WThru  6466426
L1_Atomic  0
L1_Replacement  39611
Data  0
Data_Done  1834425
Ack  0
Ack_Done  6466426
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  1834425
I  L1_WThru  1519663
I  L1_Atomic  0 <-- 
I  L1_Replacement  38793

S  Load  14189220
S  L1_WThru  4946763
S  L1_Atomic  0 <-- 
S  L1_Replacement  818

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  1834425

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  1766663
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  4699763

 --- L2TCache ---
 - Event Counts -
L1_GETS  1834425
L1_Write  1519663
L1_Upgrade_T  4837615
L1_Upgrade_NT  109148
L2_Atomic  0
L2_Expire  3
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  43019
Ack  0
Ack_all  0
WB_Ack  17
Fwd_GETX  5
Fwd_GETS  12
Inv  0

 - Transitions -
NP  L1_GETS  11728
NP  L1_Write  31291
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  1822476
E  L1_Write  1488372
E  L1_Upgrade_NT  109148
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  4
E  Fwd_GETS  10
E  Inv  0 <-- 

S  L1_GETS  221
S  L1_Upgrade_T  4837615
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  1
S  Fwd_GETS  2
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  11728
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  31291
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  3
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  17
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  25
L1_GETX  43036
L1_UPGRADE  0
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  43025
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  43060
PUTX_ACC  5
DATA_ACC  12

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  13
NP  L1_GETX  43012
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  12
MT  L1_GETX  24
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  13

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  43012

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  43060
MT_MB  PUTX_ACC  2
MT_MB  DATA_ACC  3

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  3
MT_IIB  DATA_ACC  9

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  153
Ifetch  0
Store  122
Inv  0
L1_Replacement  0
Fwd_GETX  19
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  30
DataS_fromL1  0
Data_all_Acks  12
Ack  0
Ack_all  0
WB_Ack  0

 - Transitions -
NP  Load  16
NP  Ifetch  0 <-- 
NP  Store  12
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  9
I  Ifetch  0 <-- 
I  Store  5
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  38
E  Ifetch  0 <-- 
E  Store  9
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  6
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  90
M  Ifetch  0 <-- 
M  Store  96
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  13
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  25
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  5
IM  Data_all_Acks  12
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  43025
Data  0

 - Transitions -
I  Fetch  43025
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:2822876 full:0 size:[binsize: 1 max: 6 count: 2822876 average: 1.17763 | standard deviation: 0.456005 | 0 2401153 348862 66781 5318 760 2 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:101893 full:0 size:[binsize: 1 max: 18 count: 101893 average: 1.00165 | standard deviation: 0.13947 | 0 101874 2 1 1 1 1 1 1 1 1 1 1 1 1 2 1 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:102166 full:0 size:[binsize: 1 max: 3 count: 102166 average: 1.00008 | standard deviation: 0.0108378 | 0 102160 4 2 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:5273916 full:0 size:[binsize: 1 max: 6 count: 5273916 average: 1.16548 | standard deviation: 0.410513 | 0 4474820 731219 62939 4131 794 13 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:2822876 full:0 size:[binsize: 1 max: 2 count: 2822876 average: 1.02151 | standard deviation: 0.145078 | 0 2762155 60721 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:101893 full:0 size:[binsize: 1 max: 2 count: 101893 average: 1.00001 | standard deviation: 0.00313278 | 0 101892 1 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:102166 full:0 size:[binsize: 1 max: 2 count: 102166 average: 1.00001 | standard deviation: 0.00312859 | 0 102165 1 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:5273916 full:0 size:[binsize: 1 max: 2 count: 5273916 average: 1.0331 | standard deviation: 0.178904 | 0 5099338 174578 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:675780 full:0 size:[binsize: 1 max: 3 count: 675780 average: 1.07243 | standard deviation: 0.277243 | 0 630102 42408 3270 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:228367 full:0 size:[binsize: 1 max: 2 count: 228367 average: 1.10092 | standard deviation: 0.301224 | 0 205321 23046 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:626744 full:0 size:[binsize: 1 max: 3 count: 626744 average: 1.07153 | standard deviation: 0.257971 | 0 581955 44747 42 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:6769960 full:0 size:[binsize: 1 max: 5 count: 6769960 average: 1.33076 | standard deviation: 0.536278 | 0 4740919 1832800 182363 13808 70 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:675780 full:0 size:[binsize: 1 max: 2 count: 675780 average: 1.00932 | standard deviation: 0.0960926 | 0 669482 6298 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:228367 full:0 size:[binsize: 1 max: 2 count: 228367 average: 1.00569 | standard deviation: 0.075246 | 0 227067 1300 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:626744 full:0 size:[binsize: 1 max: 2 count: 626744 average: 1.00143 | standard deviation: 0.0378524 | 0 625845 899 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:6769960 full:0 size:[binsize: 1 max: 4 count: 6769960 average: 1.02716 | standard deviation: 0.162897 | 0 6586410 183313 162 75 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:10517 full:0 size:[binsize: 1 max: 2 count: 10517 average: 1.0001 | standard deviation: 0.00975157 | 0 10516 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:10912 full:0 size:[binsize: 1 max: 1 count: 10912 average:     1 | standard deviation: 0 | 0 10912 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:8881 full:0 size:[binsize: 1 max: 2 count: 8881 average: 1.00011 | standard deviation: 0.0106119 | 0 8880 1 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:12714 full:0 size:[binsize: 1 max: 8 count: 12714 average: 1.00393 | standard deviation: 0.136249 | 0 12697 8 2 1 1 1 2 2 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:11 full:0 size:[binsize: 1 max: 2 count: 11 average: 1.09091 | standard deviation: 0.316228 | 0 10 1 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:10517 full:0 size:[binsize: 1 max: 1 count: 10517 average:     1 | standard deviation: 0 | 0 10517 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:10912 full:0 size:[binsize: 1 max: 1 count: 10912 average:     1 | standard deviation: 0 | 0 10912 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:8880 full:0 size:[binsize: 1 max: 1 count: 8880 average:     1 | standard deviation: 0 | 0 8880 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:12710 full:0 size:[binsize: 1 max: 2 count: 12710 average: 1.00016 | standard deviation: 0.0125447 | 0 12708 2 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:15 full:0 size:[binsize: 1 max: 2 count: 15 average: 1.06667 | standard deviation: 0.267261 | 0 14 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:10517 full:0 size:[binsize: 1 max: 1 count: 10517 average:     1 | standard deviation: 0 | 0 10517 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:10913 full:0 size:[binsize: 1 max: 1 count: 10913 average:     1 | standard deviation: 0 | 0 10913 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:8881 full:0 size:[binsize: 1 max: 1 count: 8881 average:     1 | standard deviation: 0 | 0 8881 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:12725 full:0 size:[binsize: 1 max: 2 count: 12725 average: 1.00008 | standard deviation: 0.00886519 | 0 12724 1 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:10524 full:0 size:[binsize: 1 max: 2 count: 10524 average: 1.0001 | standard deviation: 0.00974833 | 0 10523 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:10912 full:0 size:[binsize: 1 max: 1 count: 10912 average:     1 | standard deviation: 0 | 0 10912 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:8880 full:0 size:[binsize: 1 max: 2 count: 8880 average: 1.00011 | standard deviation: 0.0106125 | 0 8879 1 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:12709 full:0 size:[binsize: 1 max: 3 count: 12709 average: 1.00134 | standard deviation: 0.0425427 | 0 12695 11 3 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:32 full:0 size:[binsize: 1 max: 2 count: 32 average: 1.125 | standard deviation: 0.359211 | 0 28 4 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:10524 full:0 size:[binsize: 1 max: 2 count: 10524 average: 1.0001 | standard deviation: 0.00974833 | 0 10523 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:10914 full:0 size:[binsize: 1 max: 2 count: 10914 average: 1.00009 | standard deviation: 0.00957256 | 0 10913 1 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:8882 full:0 size:[binsize: 1 max: 2 count: 8882 average: 1.00023 | standard deviation: 0.0150067 | 0 8880 2 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:12739 full:0 size:[binsize: 1 max: 5 count: 12739 average: 1.00549 | standard deviation: 0.109237 | 0 12696 27 8 5 3 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:10524 full:0 size:[binsize: 1 max: 1 count: 10524 average:     1 | standard deviation: 0 | 0 10524 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:10914 full:0 size:[binsize: 1 max: 1 count: 10914 average:     1 | standard deviation: 0 | 0 10914 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:8882 full:0 size:[binsize: 1 max: 1 count: 8882 average:     1 | standard deviation: 0 | 0 8882 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:12740 full:0 size:[binsize: 1 max: 2 count: 12740 average: 1.00008 | standard deviation: 0.00885997 | 0 12739 1 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:10524 full:0 size:[binsize: 1 max: 1 count: 10524 average:     1 | standard deviation: 0 | 0 10524 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:10914 full:0 size:[binsize: 1 max: 1 count: 10914 average:     1 | standard deviation: 0 | 0 10914 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:8883 full:0 size:[binsize: 1 max: 1 count: 8883 average:     1 | standard deviation: 0 | 0 8883 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:12745 full:0 size:[binsize: 1 max: 2 count: 12745 average: 1.00063 | standard deviation: 0.0250549 | 0 12737 8 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:10524 full:0 size:[binsize: 1 max: 1 count: 10524 average:     1 | standard deviation: 0 | 0 10524 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:10913 full:0 size:[binsize: 1 max: 1 count: 10913 average:     1 | standard deviation: 0 | 0 10913 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:8880 full:0 size:[binsize: 1 max: 1 count: 8880 average:     1 | standard deviation: 0 | 0 8880 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:12720 full:0 size:[binsize: 1 max: 2 count: 12720 average: 1.00016 | standard deviation: 0.0125397 | 0 12718 2 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:42 full:0 size:[binsize: 1 max: 2 count: 42 average: 1.19048 | standard deviation: 0.413197 | 0 34 8 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:19 full:0 size:[binsize: 1 max: 2 count: 19 average: 1.05263 | standard deviation: 0.235702 | 0 18 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:42 full:0 size:[binsize: 1 max: 2 count: 42 average: 1.04762 | standard deviation: 0.220863 | 0 40 2 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:19 full:0 size:[binsize: 1 max: 2 count: 19 average: 1.05263 | standard deviation: 0.235702 | 0 18 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:42 full:0 size:[binsize: 1 max: 2 count: 42 average: 1.02381 | standard deviation: 0.156174 | 0 41 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:10753 full:0 size:[binsize: 1 max: 1 count: 10753 average:     1 | standard deviation: 0 | 0 10753 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:10754 full:0 size:[binsize: 1 max: 1 count: 10754 average:     1 | standard deviation: 0 | 0 10754 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:10759 full:0 size:[binsize: 1 max: 1 count: 10759 average:     1 | standard deviation: 0 | 0 10759 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:10759 full:0 size:[binsize: 1 max: 1 count: 10759 average:     1 | standard deviation: 0 | 0 10759 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:10753 full:0 size:[binsize: 1 max: 5 count: 10753 average: 1.17549 | standard deviation: 0.382854 | 0 8872 1878 1 1 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:10754 full:0 size:[binsize: 1 max: 5 count: 10754 average: 1.17993 | standard deviation: 0.387544 | 0 8828 1921 2 2 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:10759 full:0 size:[binsize: 1 max: 4 count: 10759 average: 1.18515 | standard deviation: 0.389488 | 0 8770 1987 1 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:10759 full:0 size:[binsize: 1 max: 4 count: 10759 average: 1.18078 | standard deviation: 0.386373 | 0 8819 1936 3 1 ]
