#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000168c286abf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v00000168c28d9b40_0 .net "PC", 31 0, v00000168c28d4c00_0;  1 drivers
v00000168c28daea0_0 .var "clk", 0 0;
v00000168c28db080_0 .net "clkout", 0 0, L_00000168c2862760;  1 drivers
v00000168c28d9960_0 .net "cycles_consumed", 31 0, v00000168c28d84a0_0;  1 drivers
v00000168c28dad60_0 .net "regs0", 31 0, L_00000168c28626f0;  1 drivers
v00000168c28d98c0_0 .net "regs1", 31 0, L_00000168c2862a00;  1 drivers
v00000168c28da220_0 .net "regs2", 31 0, L_00000168c2861d50;  1 drivers
v00000168c28da040_0 .net "regs3", 31 0, L_00000168c28621b0;  1 drivers
v00000168c28daf40_0 .net "regs4", 31 0, L_00000168c2862290;  1 drivers
v00000168c28dacc0_0 .net "regs5", 31 0, L_00000168c2862300;  1 drivers
v00000168c28da720_0 .var "rst", 0 0;
S_00000168c27e3320 .scope module, "cpu" "processor" 2 35, 3 4 0, S_00000168c286abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_00000168c286af10 .param/l "RType" 0 4 2, C4<000000>;
P_00000168c286af48 .param/l "add" 0 4 5, C4<100000>;
P_00000168c286af80 .param/l "addi" 0 4 8, C4<001000>;
P_00000168c286afb8 .param/l "addu" 0 4 5, C4<100001>;
P_00000168c286aff0 .param/l "and_" 0 4 5, C4<100100>;
P_00000168c286b028 .param/l "andi" 0 4 8, C4<001100>;
P_00000168c286b060 .param/l "beq" 0 4 10, C4<000100>;
P_00000168c286b098 .param/l "bne" 0 4 10, C4<000101>;
P_00000168c286b0d0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_00000168c286b108 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000168c286b140 .param/l "j" 0 4 12, C4<000010>;
P_00000168c286b178 .param/l "jal" 0 4 12, C4<000011>;
P_00000168c286b1b0 .param/l "jr" 0 4 6, C4<001000>;
P_00000168c286b1e8 .param/l "lw" 0 4 8, C4<100011>;
P_00000168c286b220 .param/l "nor_" 0 4 5, C4<100111>;
P_00000168c286b258 .param/l "or_" 0 4 5, C4<100101>;
P_00000168c286b290 .param/l "ori" 0 4 8, C4<001101>;
P_00000168c286b2c8 .param/l "sgt" 0 4 6, C4<101011>;
P_00000168c286b300 .param/l "sll" 0 4 6, C4<000000>;
P_00000168c286b338 .param/l "slt" 0 4 5, C4<101010>;
P_00000168c286b370 .param/l "slti" 0 4 8, C4<101010>;
P_00000168c286b3a8 .param/l "srl" 0 4 6, C4<000010>;
P_00000168c286b3e0 .param/l "sub" 0 4 5, C4<100010>;
P_00000168c286b418 .param/l "subu" 0 4 5, C4<100011>;
P_00000168c286b450 .param/l "sw" 0 4 8, C4<101011>;
P_00000168c286b488 .param/l "xor_" 0 4 5, C4<100110>;
P_00000168c286b4c0 .param/l "xori" 0 4 8, C4<001110>;
L_00000168c2861c00 .functor NOT 1, v00000168c28da720_0, C4<0>, C4<0>, C4<0>;
L_00000168c28628b0 .functor NOT 1, v00000168c28da720_0, C4<0>, C4<0>, C4<0>;
L_00000168c28627d0 .functor NOT 1, v00000168c28da720_0, C4<0>, C4<0>, C4<0>;
L_00000168c2861e30 .functor NOT 1, v00000168c28da720_0, C4<0>, C4<0>, C4<0>;
L_00000168c2862610 .functor NOT 1, v00000168c28da720_0, C4<0>, C4<0>, C4<0>;
L_00000168c2861ce0 .functor NOT 1, v00000168c28da720_0, C4<0>, C4<0>, C4<0>;
L_00000168c2862220 .functor NOT 1, v00000168c28da720_0, C4<0>, C4<0>, C4<0>;
L_00000168c2861c70 .functor NOT 1, v00000168c28da720_0, C4<0>, C4<0>, C4<0>;
L_00000168c2862760 .functor OR 1, v00000168c28daea0_0, v00000168c285b750_0, C4<0>, C4<0>;
L_00000168c2862920 .functor OR 1, L_00000168c28da400, L_00000168c28da4a0, C4<0>, C4<0>;
L_00000168c2862990 .functor AND 1, L_00000168c2934e30, L_00000168c2933b70, C4<1>, C4<1>;
L_00000168c2861f10 .functor NOT 1, v00000168c28da720_0, C4<0>, C4<0>, C4<0>;
L_00000168c2862370 .functor OR 1, L_00000168c2933fd0, L_00000168c29350b0, C4<0>, C4<0>;
L_00000168c2862450 .functor OR 1, L_00000168c2862370, L_00000168c2933f30, C4<0>, C4<0>;
L_00000168c28623e0 .functor OR 1, L_00000168c2933c10, L_00000168c29342f0, C4<0>, C4<0>;
L_00000168c2861f80 .functor AND 1, L_00000168c2934cf0, L_00000168c28623e0, C4<1>, C4<1>;
L_00000168c2862530 .functor OR 1, L_00000168c29344d0, L_00000168c2934570, C4<0>, C4<0>;
L_00000168c28625a0 .functor AND 1, L_00000168c2934430, L_00000168c2862530, C4<1>, C4<1>;
v00000168c28d45c0_0 .net "ALUOp", 3 0, v00000168c285b930_0;  1 drivers
v00000168c28d31c0_0 .net "ALUResult", 31 0, v00000168c287e5d0_0;  1 drivers
v00000168c28d3a80_0 .net "ALUSrc", 0 0, v00000168c285ae90_0;  1 drivers
v00000168c28d3300_0 .net "ALUin2", 31 0, L_00000168c2933d50;  1 drivers
v00000168c28d43e0_0 .net "MemReadEn", 0 0, v00000168c285a2b0_0;  1 drivers
v00000168c28d4480_0 .net "MemWriteEn", 0 0, v00000168c285a7b0_0;  1 drivers
v00000168c28d3940_0 .net "MemtoReg", 0 0, v00000168c285ad50_0;  1 drivers
v00000168c28d3080_0 .net "PC", 31 0, v00000168c28d4c00_0;  alias, 1 drivers
v00000168c28d4700_0 .net "PCPlus1", 31 0, L_00000168c28daa40;  1 drivers
v00000168c28d4520_0 .net "PCsrc", 1 0, v00000168c287c870_0;  1 drivers
v00000168c28d3440_0 .net "RegDst", 0 0, v00000168c285af30_0;  1 drivers
v00000168c28d40c0_0 .net "RegWriteEn", 0 0, v00000168c285afd0_0;  1 drivers
v00000168c28d4d40_0 .net "WriteRegister", 4 0, L_00000168c2935470;  1 drivers
v00000168c28d4160_0 .net *"_ivl_0", 0 0, L_00000168c2861c00;  1 drivers
L_00000168c28db8d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000168c28d3120_0 .net/2u *"_ivl_10", 4 0, L_00000168c28db8d0;  1 drivers
L_00000168c28dbcc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d39e0_0 .net *"_ivl_101", 15 0, L_00000168c28dbcc0;  1 drivers
v00000168c28d3800_0 .net *"_ivl_102", 31 0, L_00000168c2934070;  1 drivers
L_00000168c28dbd08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d3260_0 .net *"_ivl_105", 25 0, L_00000168c28dbd08;  1 drivers
L_00000168c28dbd50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d4660_0 .net/2u *"_ivl_106", 31 0, L_00000168c28dbd50;  1 drivers
v00000168c28d4020_0 .net *"_ivl_108", 0 0, L_00000168c2934e30;  1 drivers
L_00000168c28dbd98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000168c28d3b20_0 .net/2u *"_ivl_110", 5 0, L_00000168c28dbd98;  1 drivers
v00000168c28d3bc0_0 .net *"_ivl_112", 0 0, L_00000168c2933b70;  1 drivers
v00000168c28d3c60_0 .net *"_ivl_115", 0 0, L_00000168c2862990;  1 drivers
v00000168c28d4200_0 .net *"_ivl_116", 47 0, L_00000168c29351f0;  1 drivers
L_00000168c28dbde0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d42a0_0 .net *"_ivl_119", 15 0, L_00000168c28dbde0;  1 drivers
L_00000168c28db918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000168c28d47a0_0 .net/2u *"_ivl_12", 5 0, L_00000168c28db918;  1 drivers
v00000168c28d4840_0 .net *"_ivl_120", 47 0, L_00000168c2934bb0;  1 drivers
L_00000168c28dbe28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d4980_0 .net *"_ivl_123", 15 0, L_00000168c28dbe28;  1 drivers
v00000168c28d4ca0_0 .net *"_ivl_125", 0 0, L_00000168c29355b0;  1 drivers
v00000168c28d3f80_0 .net *"_ivl_126", 31 0, L_00000168c2933990;  1 drivers
v00000168c28d34e0_0 .net *"_ivl_128", 47 0, L_00000168c2934d90;  1 drivers
v00000168c28d3760_0 .net *"_ivl_130", 47 0, L_00000168c2934ed0;  1 drivers
v00000168c28d4a20_0 .net *"_ivl_132", 47 0, L_00000168c2935790;  1 drivers
v00000168c28d33a0_0 .net *"_ivl_134", 47 0, L_00000168c29341b0;  1 drivers
L_00000168c28dbe70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000168c28d3ee0_0 .net/2u *"_ivl_138", 1 0, L_00000168c28dbe70;  1 drivers
v00000168c28d4de0_0 .net *"_ivl_14", 0 0, L_00000168c28db120;  1 drivers
v00000168c28d4f20_0 .net *"_ivl_140", 0 0, L_00000168c2933e90;  1 drivers
L_00000168c28dbeb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000168c28d3d00_0 .net/2u *"_ivl_142", 1 0, L_00000168c28dbeb8;  1 drivers
v00000168c28d4ac0_0 .net *"_ivl_144", 0 0, L_00000168c29338f0;  1 drivers
L_00000168c28dbf00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000168c28d4b60_0 .net/2u *"_ivl_146", 1 0, L_00000168c28dbf00;  1 drivers
v00000168c28d3da0_0 .net *"_ivl_148", 0 0, L_00000168c2934750;  1 drivers
L_00000168c28dbf48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000168c28d3e40_0 .net/2u *"_ivl_150", 31 0, L_00000168c28dbf48;  1 drivers
L_00000168c28dbf90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000168c28d4e80_0 .net/2u *"_ivl_152", 31 0, L_00000168c28dbf90;  1 drivers
v00000168c28d53b0_0 .net *"_ivl_154", 31 0, L_00000168c2934390;  1 drivers
v00000168c28d5770_0 .net *"_ivl_156", 31 0, L_00000168c2933a30;  1 drivers
L_00000168c28db960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000168c28d5f90_0 .net/2u *"_ivl_16", 4 0, L_00000168c28db960;  1 drivers
v00000168c28d5810_0 .net *"_ivl_160", 0 0, L_00000168c2861f10;  1 drivers
L_00000168c28dc020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d5e50_0 .net/2u *"_ivl_162", 31 0, L_00000168c28dc020;  1 drivers
L_00000168c28dc0f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000168c28d63f0_0 .net/2u *"_ivl_166", 5 0, L_00000168c28dc0f8;  1 drivers
v00000168c28d6df0_0 .net *"_ivl_168", 0 0, L_00000168c2933fd0;  1 drivers
L_00000168c28dc140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000168c28d5450_0 .net/2u *"_ivl_170", 5 0, L_00000168c28dc140;  1 drivers
v00000168c28d5950_0 .net *"_ivl_172", 0 0, L_00000168c29350b0;  1 drivers
v00000168c28d5090_0 .net *"_ivl_175", 0 0, L_00000168c2862370;  1 drivers
L_00000168c28dc188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000168c28d5ef0_0 .net/2u *"_ivl_176", 5 0, L_00000168c28dc188;  1 drivers
v00000168c28d68f0_0 .net *"_ivl_178", 0 0, L_00000168c2933f30;  1 drivers
v00000168c28d65d0_0 .net *"_ivl_181", 0 0, L_00000168c2862450;  1 drivers
L_00000168c28dc1d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d6530_0 .net/2u *"_ivl_182", 15 0, L_00000168c28dc1d0;  1 drivers
v00000168c28d5130_0 .net *"_ivl_184", 31 0, L_00000168c2935150;  1 drivers
v00000168c28d58b0_0 .net *"_ivl_187", 0 0, L_00000168c2935290;  1 drivers
v00000168c28d5a90_0 .net *"_ivl_188", 15 0, L_00000168c2935330;  1 drivers
v00000168c28d6b70_0 .net *"_ivl_19", 4 0, L_00000168c28db260;  1 drivers
v00000168c28d5310_0 .net *"_ivl_190", 31 0, L_00000168c29347f0;  1 drivers
v00000168c28d5270_0 .net *"_ivl_194", 31 0, L_00000168c2935510;  1 drivers
L_00000168c28dc218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d5630_0 .net *"_ivl_197", 25 0, L_00000168c28dc218;  1 drivers
L_00000168c28dc260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d51d0_0 .net/2u *"_ivl_198", 31 0, L_00000168c28dc260;  1 drivers
L_00000168c28db888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d67b0_0 .net/2u *"_ivl_2", 5 0, L_00000168c28db888;  1 drivers
v00000168c28d6a30_0 .net *"_ivl_20", 4 0, L_00000168c28db300;  1 drivers
v00000168c28d6cb0_0 .net *"_ivl_200", 0 0, L_00000168c2934cf0;  1 drivers
L_00000168c28dc2a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d6c10_0 .net/2u *"_ivl_202", 5 0, L_00000168c28dc2a8;  1 drivers
v00000168c28d54f0_0 .net *"_ivl_204", 0 0, L_00000168c2933c10;  1 drivers
L_00000168c28dc2f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000168c28d5590_0 .net/2u *"_ivl_206", 5 0, L_00000168c28dc2f0;  1 drivers
v00000168c28d56d0_0 .net *"_ivl_208", 0 0, L_00000168c29342f0;  1 drivers
v00000168c28d6d50_0 .net *"_ivl_211", 0 0, L_00000168c28623e0;  1 drivers
v00000168c28d59f0_0 .net *"_ivl_213", 0 0, L_00000168c2861f80;  1 drivers
L_00000168c28dc338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000168c28d5b30_0 .net/2u *"_ivl_214", 5 0, L_00000168c28dc338;  1 drivers
v00000168c28d5bd0_0 .net *"_ivl_216", 0 0, L_00000168c2935650;  1 drivers
L_00000168c28dc380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000168c28d5d10_0 .net/2u *"_ivl_218", 31 0, L_00000168c28dc380;  1 drivers
v00000168c28d5c70_0 .net *"_ivl_220", 31 0, L_00000168c29356f0;  1 drivers
v00000168c28d5db0_0 .net *"_ivl_224", 31 0, L_00000168c2933df0;  1 drivers
L_00000168c28dc3c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d6030_0 .net *"_ivl_227", 25 0, L_00000168c28dc3c8;  1 drivers
L_00000168c28dc410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d60d0_0 .net/2u *"_ivl_228", 31 0, L_00000168c28dc410;  1 drivers
v00000168c28d6170_0 .net *"_ivl_230", 0 0, L_00000168c2934430;  1 drivers
L_00000168c28dc458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d6e90_0 .net/2u *"_ivl_232", 5 0, L_00000168c28dc458;  1 drivers
v00000168c28d6f30_0 .net *"_ivl_234", 0 0, L_00000168c29344d0;  1 drivers
L_00000168c28dc4a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000168c28d6670_0 .net/2u *"_ivl_236", 5 0, L_00000168c28dc4a0;  1 drivers
v00000168c28d6210_0 .net *"_ivl_238", 0 0, L_00000168c2934570;  1 drivers
v00000168c28d62b0_0 .net *"_ivl_24", 0 0, L_00000168c28627d0;  1 drivers
v00000168c28d6350_0 .net *"_ivl_241", 0 0, L_00000168c2862530;  1 drivers
v00000168c28d6990_0 .net *"_ivl_243", 0 0, L_00000168c28625a0;  1 drivers
L_00000168c28dc4e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000168c28d6490_0 .net/2u *"_ivl_244", 5 0, L_00000168c28dc4e8;  1 drivers
v00000168c28d6ad0_0 .net *"_ivl_246", 0 0, L_00000168c2934890;  1 drivers
v00000168c28d6710_0 .net *"_ivl_248", 31 0, L_00000168c29349d0;  1 drivers
L_00000168c28db9a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000168c28d6850_0 .net/2u *"_ivl_26", 4 0, L_00000168c28db9a8;  1 drivers
v00000168c28d8040_0 .net *"_ivl_29", 4 0, L_00000168c28db440;  1 drivers
v00000168c28d7e60_0 .net *"_ivl_32", 0 0, L_00000168c2861e30;  1 drivers
L_00000168c28db9f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000168c28d7f00_0 .net/2u *"_ivl_34", 4 0, L_00000168c28db9f0;  1 drivers
v00000168c28d85e0_0 .net *"_ivl_37", 4 0, L_00000168c28d9be0;  1 drivers
v00000168c28d8900_0 .net *"_ivl_40", 0 0, L_00000168c2862610;  1 drivers
L_00000168c28dba38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d7c80_0 .net/2u *"_ivl_42", 15 0, L_00000168c28dba38;  1 drivers
v00000168c28d7140_0 .net *"_ivl_45", 15 0, L_00000168c28db580;  1 drivers
v00000168c28d73c0_0 .net *"_ivl_48", 0 0, L_00000168c2861ce0;  1 drivers
v00000168c28d7fa0_0 .net *"_ivl_5", 5 0, L_00000168c28da7c0;  1 drivers
L_00000168c28dba80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d8e00_0 .net/2u *"_ivl_50", 36 0, L_00000168c28dba80;  1 drivers
L_00000168c28dbac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d7280_0 .net/2u *"_ivl_52", 31 0, L_00000168c28dbac8;  1 drivers
v00000168c28d80e0_0 .net *"_ivl_55", 4 0, L_00000168c28da0e0;  1 drivers
v00000168c28d8d60_0 .net *"_ivl_56", 36 0, L_00000168c28d9aa0;  1 drivers
v00000168c28d7b40_0 .net *"_ivl_58", 36 0, L_00000168c28db620;  1 drivers
v00000168c28d7dc0_0 .net *"_ivl_62", 0 0, L_00000168c2862220;  1 drivers
L_00000168c28dbb10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d8ae0_0 .net/2u *"_ivl_64", 5 0, L_00000168c28dbb10;  1 drivers
v00000168c28d71e0_0 .net *"_ivl_67", 5 0, L_00000168c28db760;  1 drivers
v00000168c28d7460_0 .net *"_ivl_70", 0 0, L_00000168c2861c70;  1 drivers
L_00000168c28dbb58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d7500_0 .net/2u *"_ivl_72", 57 0, L_00000168c28dbb58;  1 drivers
L_00000168c28dbba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c28d7780_0 .net/2u *"_ivl_74", 31 0, L_00000168c28dbba0;  1 drivers
v00000168c28d8180_0 .net *"_ivl_77", 25 0, L_00000168c28d9e60;  1 drivers
v00000168c28d7820_0 .net *"_ivl_78", 57 0, L_00000168c28d9d20;  1 drivers
v00000168c28d8220_0 .net *"_ivl_8", 0 0, L_00000168c28628b0;  1 drivers
v00000168c28d8400_0 .net *"_ivl_80", 57 0, L_00000168c28d9f00;  1 drivers
L_00000168c28dbbe8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000168c28d8ea0_0 .net/2u *"_ivl_84", 31 0, L_00000168c28dbbe8;  1 drivers
L_00000168c28dbc30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000168c28d82c0_0 .net/2u *"_ivl_88", 5 0, L_00000168c28dbc30;  1 drivers
v00000168c28d78c0_0 .net *"_ivl_90", 0 0, L_00000168c28da400;  1 drivers
L_00000168c28dbc78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000168c28d87c0_0 .net/2u *"_ivl_92", 5 0, L_00000168c28dbc78;  1 drivers
v00000168c28d7320_0 .net *"_ivl_94", 0 0, L_00000168c28da4a0;  1 drivers
v00000168c28d75a0_0 .net *"_ivl_97", 0 0, L_00000168c2862920;  1 drivers
v00000168c28d8360_0 .net *"_ivl_98", 47 0, L_00000168c28da540;  1 drivers
v00000168c28d7640_0 .net "adderResult", 31 0, L_00000168c2934f70;  1 drivers
v00000168c28d76e0_0 .net "address", 31 0, L_00000168c28da360;  1 drivers
v00000168c28d70a0_0 .net "clk", 0 0, L_00000168c2862760;  alias, 1 drivers
v00000168c28d84a0_0 .var "cycles_consumed", 31 0;
o00000168c2881888 .functor BUFZ 1, C4<z>; HiZ drive
v00000168c28d7960_0 .net "excep_flag", 0 0, o00000168c2881888;  0 drivers
v00000168c28d8540_0 .net "extImm", 31 0, L_00000168c29353d0;  1 drivers
v00000168c28d7a00_0 .net "funct", 5 0, L_00000168c28da9a0;  1 drivers
v00000168c28d7aa0_0 .net "hlt", 0 0, v00000168c285b750_0;  1 drivers
v00000168c28d8720_0 .net "imm", 15 0, L_00000168c28da2c0;  1 drivers
v00000168c28d7be0_0 .net "immediate", 31 0, L_00000168c2933cb0;  1 drivers
v00000168c28d8a40_0 .net "input_clk", 0 0, v00000168c28daea0_0;  1 drivers
v00000168c28d7d20_0 .net "instruction", 31 0, L_00000168c2935010;  1 drivers
v00000168c28d8680_0 .net "memoryReadData", 31 0, v00000168c28d4340_0;  1 drivers
v00000168c28d8860_0 .net "nextPC", 31 0, L_00000168c2934a70;  1 drivers
v00000168c28d89a0_0 .net "opcode", 5 0, L_00000168c28db3a0;  1 drivers
v00000168c28d8b80_0 .net "rd", 4 0, L_00000168c28d9c80;  1 drivers
v00000168c28d8c20_0 .net "readData1", 31 0, L_00000168c2862140;  1 drivers
v00000168c28d8cc0_0 .net "readData1_w", 31 0, L_00000168c2935cc0;  1 drivers
v00000168c28d8f40_0 .net "readData2", 31 0, L_00000168c28620d0;  1 drivers
v00000168c28d9fa0_0 .net "regs0", 31 0, L_00000168c28626f0;  alias, 1 drivers
v00000168c28db1c0_0 .net "regs1", 31 0, L_00000168c2862a00;  alias, 1 drivers
v00000168c28daae0_0 .net "regs2", 31 0, L_00000168c2861d50;  alias, 1 drivers
v00000168c28dab80_0 .net "regs3", 31 0, L_00000168c28621b0;  alias, 1 drivers
v00000168c28d9dc0_0 .net "regs4", 31 0, L_00000168c2862290;  alias, 1 drivers
v00000168c28da5e0_0 .net "regs5", 31 0, L_00000168c2862300;  alias, 1 drivers
v00000168c28dae00_0 .net "rs", 4 0, L_00000168c28db4e0;  1 drivers
v00000168c28db6c0_0 .net "rst", 0 0, v00000168c28da720_0;  1 drivers
v00000168c28d9a00_0 .net "rt", 4 0, L_00000168c28da180;  1 drivers
v00000168c28dac20_0 .net "shamt", 31 0, L_00000168c28da860;  1 drivers
v00000168c28da680_0 .net "wire_instruction", 31 0, L_00000168c2862060;  1 drivers
v00000168c28dafe0_0 .net "writeData", 31 0, L_00000168c2936bc0;  1 drivers
v00000168c28da900_0 .net "zero", 0 0, L_00000168c2936b20;  1 drivers
L_00000168c28da7c0 .part L_00000168c2935010, 26, 6;
L_00000168c28db3a0 .functor MUXZ 6, L_00000168c28da7c0, L_00000168c28db888, L_00000168c2861c00, C4<>;
L_00000168c28db120 .cmp/eq 6, L_00000168c28db3a0, L_00000168c28db918;
L_00000168c28db260 .part L_00000168c2935010, 11, 5;
L_00000168c28db300 .functor MUXZ 5, L_00000168c28db260, L_00000168c28db960, L_00000168c28db120, C4<>;
L_00000168c28d9c80 .functor MUXZ 5, L_00000168c28db300, L_00000168c28db8d0, L_00000168c28628b0, C4<>;
L_00000168c28db440 .part L_00000168c2935010, 21, 5;
L_00000168c28db4e0 .functor MUXZ 5, L_00000168c28db440, L_00000168c28db9a8, L_00000168c28627d0, C4<>;
L_00000168c28d9be0 .part L_00000168c2935010, 16, 5;
L_00000168c28da180 .functor MUXZ 5, L_00000168c28d9be0, L_00000168c28db9f0, L_00000168c2861e30, C4<>;
L_00000168c28db580 .part L_00000168c2935010, 0, 16;
L_00000168c28da2c0 .functor MUXZ 16, L_00000168c28db580, L_00000168c28dba38, L_00000168c2862610, C4<>;
L_00000168c28da0e0 .part L_00000168c2935010, 6, 5;
L_00000168c28d9aa0 .concat [ 5 32 0 0], L_00000168c28da0e0, L_00000168c28dbac8;
L_00000168c28db620 .functor MUXZ 37, L_00000168c28d9aa0, L_00000168c28dba80, L_00000168c2861ce0, C4<>;
L_00000168c28da860 .part L_00000168c28db620, 0, 32;
L_00000168c28db760 .part L_00000168c2935010, 0, 6;
L_00000168c28da9a0 .functor MUXZ 6, L_00000168c28db760, L_00000168c28dbb10, L_00000168c2862220, C4<>;
L_00000168c28d9e60 .part L_00000168c2935010, 0, 26;
L_00000168c28d9d20 .concat [ 26 32 0 0], L_00000168c28d9e60, L_00000168c28dbba0;
L_00000168c28d9f00 .functor MUXZ 58, L_00000168c28d9d20, L_00000168c28dbb58, L_00000168c2861c70, C4<>;
L_00000168c28da360 .part L_00000168c28d9f00, 0, 32;
L_00000168c28daa40 .arith/sum 32, v00000168c28d4c00_0, L_00000168c28dbbe8;
L_00000168c28da400 .cmp/eq 6, L_00000168c28db3a0, L_00000168c28dbc30;
L_00000168c28da4a0 .cmp/eq 6, L_00000168c28db3a0, L_00000168c28dbc78;
L_00000168c28da540 .concat [ 32 16 0 0], L_00000168c28da360, L_00000168c28dbcc0;
L_00000168c2934070 .concat [ 6 26 0 0], L_00000168c28db3a0, L_00000168c28dbd08;
L_00000168c2934e30 .cmp/eq 32, L_00000168c2934070, L_00000168c28dbd50;
L_00000168c2933b70 .cmp/eq 6, L_00000168c28da9a0, L_00000168c28dbd98;
L_00000168c29351f0 .concat [ 32 16 0 0], L_00000168c2862140, L_00000168c28dbde0;
L_00000168c2934bb0 .concat [ 32 16 0 0], v00000168c28d4c00_0, L_00000168c28dbe28;
L_00000168c29355b0 .part L_00000168c28da2c0, 15, 1;
LS_00000168c2933990_0_0 .concat [ 1 1 1 1], L_00000168c29355b0, L_00000168c29355b0, L_00000168c29355b0, L_00000168c29355b0;
LS_00000168c2933990_0_4 .concat [ 1 1 1 1], L_00000168c29355b0, L_00000168c29355b0, L_00000168c29355b0, L_00000168c29355b0;
LS_00000168c2933990_0_8 .concat [ 1 1 1 1], L_00000168c29355b0, L_00000168c29355b0, L_00000168c29355b0, L_00000168c29355b0;
LS_00000168c2933990_0_12 .concat [ 1 1 1 1], L_00000168c29355b0, L_00000168c29355b0, L_00000168c29355b0, L_00000168c29355b0;
LS_00000168c2933990_0_16 .concat [ 1 1 1 1], L_00000168c29355b0, L_00000168c29355b0, L_00000168c29355b0, L_00000168c29355b0;
LS_00000168c2933990_0_20 .concat [ 1 1 1 1], L_00000168c29355b0, L_00000168c29355b0, L_00000168c29355b0, L_00000168c29355b0;
LS_00000168c2933990_0_24 .concat [ 1 1 1 1], L_00000168c29355b0, L_00000168c29355b0, L_00000168c29355b0, L_00000168c29355b0;
LS_00000168c2933990_0_28 .concat [ 1 1 1 1], L_00000168c29355b0, L_00000168c29355b0, L_00000168c29355b0, L_00000168c29355b0;
LS_00000168c2933990_1_0 .concat [ 4 4 4 4], LS_00000168c2933990_0_0, LS_00000168c2933990_0_4, LS_00000168c2933990_0_8, LS_00000168c2933990_0_12;
LS_00000168c2933990_1_4 .concat [ 4 4 4 4], LS_00000168c2933990_0_16, LS_00000168c2933990_0_20, LS_00000168c2933990_0_24, LS_00000168c2933990_0_28;
L_00000168c2933990 .concat [ 16 16 0 0], LS_00000168c2933990_1_0, LS_00000168c2933990_1_4;
L_00000168c2934d90 .concat [ 16 32 0 0], L_00000168c28da2c0, L_00000168c2933990;
L_00000168c2934ed0 .arith/sum 48, L_00000168c2934bb0, L_00000168c2934d90;
L_00000168c2935790 .functor MUXZ 48, L_00000168c2934ed0, L_00000168c29351f0, L_00000168c2862990, C4<>;
L_00000168c29341b0 .functor MUXZ 48, L_00000168c2935790, L_00000168c28da540, L_00000168c2862920, C4<>;
L_00000168c2934f70 .part L_00000168c29341b0, 0, 32;
L_00000168c2933e90 .cmp/eq 2, v00000168c287c870_0, L_00000168c28dbe70;
L_00000168c29338f0 .cmp/eq 2, v00000168c287c870_0, L_00000168c28dbeb8;
L_00000168c2934750 .cmp/eq 2, v00000168c287c870_0, L_00000168c28dbf00;
L_00000168c2934390 .functor MUXZ 32, L_00000168c28dbf90, L_00000168c28dbf48, L_00000168c2934750, C4<>;
L_00000168c2933a30 .functor MUXZ 32, L_00000168c2934390, L_00000168c2934f70, L_00000168c29338f0, C4<>;
L_00000168c2934a70 .functor MUXZ 32, L_00000168c2933a30, L_00000168c28daa40, L_00000168c2933e90, C4<>;
L_00000168c2935010 .functor MUXZ 32, L_00000168c2862060, L_00000168c28dc020, L_00000168c2861f10, C4<>;
L_00000168c2933fd0 .cmp/eq 6, L_00000168c28db3a0, L_00000168c28dc0f8;
L_00000168c29350b0 .cmp/eq 6, L_00000168c28db3a0, L_00000168c28dc140;
L_00000168c2933f30 .cmp/eq 6, L_00000168c28db3a0, L_00000168c28dc188;
L_00000168c2935150 .concat [ 16 16 0 0], L_00000168c28da2c0, L_00000168c28dc1d0;
L_00000168c2935290 .part L_00000168c28da2c0, 15, 1;
LS_00000168c2935330_0_0 .concat [ 1 1 1 1], L_00000168c2935290, L_00000168c2935290, L_00000168c2935290, L_00000168c2935290;
LS_00000168c2935330_0_4 .concat [ 1 1 1 1], L_00000168c2935290, L_00000168c2935290, L_00000168c2935290, L_00000168c2935290;
LS_00000168c2935330_0_8 .concat [ 1 1 1 1], L_00000168c2935290, L_00000168c2935290, L_00000168c2935290, L_00000168c2935290;
LS_00000168c2935330_0_12 .concat [ 1 1 1 1], L_00000168c2935290, L_00000168c2935290, L_00000168c2935290, L_00000168c2935290;
L_00000168c2935330 .concat [ 4 4 4 4], LS_00000168c2935330_0_0, LS_00000168c2935330_0_4, LS_00000168c2935330_0_8, LS_00000168c2935330_0_12;
L_00000168c29347f0 .concat [ 16 16 0 0], L_00000168c28da2c0, L_00000168c2935330;
L_00000168c29353d0 .functor MUXZ 32, L_00000168c29347f0, L_00000168c2935150, L_00000168c2862450, C4<>;
L_00000168c2935510 .concat [ 6 26 0 0], L_00000168c28db3a0, L_00000168c28dc218;
L_00000168c2934cf0 .cmp/eq 32, L_00000168c2935510, L_00000168c28dc260;
L_00000168c2933c10 .cmp/eq 6, L_00000168c28da9a0, L_00000168c28dc2a8;
L_00000168c29342f0 .cmp/eq 6, L_00000168c28da9a0, L_00000168c28dc2f0;
L_00000168c2935650 .cmp/eq 6, L_00000168c28db3a0, L_00000168c28dc338;
L_00000168c29356f0 .functor MUXZ 32, L_00000168c29353d0, L_00000168c28dc380, L_00000168c2935650, C4<>;
L_00000168c2933cb0 .functor MUXZ 32, L_00000168c29356f0, L_00000168c28da860, L_00000168c2861f80, C4<>;
L_00000168c2933df0 .concat [ 6 26 0 0], L_00000168c28db3a0, L_00000168c28dc3c8;
L_00000168c2934430 .cmp/eq 32, L_00000168c2933df0, L_00000168c28dc410;
L_00000168c29344d0 .cmp/eq 6, L_00000168c28da9a0, L_00000168c28dc458;
L_00000168c2934570 .cmp/eq 6, L_00000168c28da9a0, L_00000168c28dc4a0;
L_00000168c2934890 .cmp/eq 6, L_00000168c28db3a0, L_00000168c28dc4e8;
L_00000168c29349d0 .functor MUXZ 32, L_00000168c2862140, v00000168c28d4c00_0, L_00000168c2934890, C4<>;
L_00000168c2935cc0 .functor MUXZ 32, L_00000168c29349d0, L_00000168c28620d0, L_00000168c28625a0, C4<>;
S_00000168c27e34b0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_00000168c27e3320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000168c2848620 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000168c28624c0 .functor NOT 1, v00000168c285ae90_0, C4<0>, C4<0>, C4<0>;
v00000168c285a850_0 .net *"_ivl_0", 0 0, L_00000168c28624c0;  1 drivers
v00000168c285b610_0 .net "in1", 31 0, L_00000168c28620d0;  alias, 1 drivers
v00000168c285ac10_0 .net "in2", 31 0, L_00000168c2933cb0;  alias, 1 drivers
v00000168c285b6b0_0 .net "out", 31 0, L_00000168c2933d50;  alias, 1 drivers
v00000168c285a0d0_0 .net "s", 0 0, v00000168c285ae90_0;  alias, 1 drivers
L_00000168c2933d50 .functor MUXZ 32, L_00000168c2933cb0, L_00000168c28620d0, L_00000168c28624c0, C4<>;
S_00000168c27e19d0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_00000168c27e3320;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000168c287c1c0 .param/l "RType" 0 4 2, C4<000000>;
P_00000168c287c1f8 .param/l "add" 0 4 5, C4<100000>;
P_00000168c287c230 .param/l "addi" 0 4 8, C4<001000>;
P_00000168c287c268 .param/l "addu" 0 4 5, C4<100001>;
P_00000168c287c2a0 .param/l "and_" 0 4 5, C4<100100>;
P_00000168c287c2d8 .param/l "andi" 0 4 8, C4<001100>;
P_00000168c287c310 .param/l "beq" 0 4 10, C4<000100>;
P_00000168c287c348 .param/l "bne" 0 4 10, C4<000101>;
P_00000168c287c380 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000168c287c3b8 .param/l "j" 0 4 12, C4<000010>;
P_00000168c287c3f0 .param/l "jal" 0 4 12, C4<000011>;
P_00000168c287c428 .param/l "jr" 0 4 6, C4<001000>;
P_00000168c287c460 .param/l "lw" 0 4 8, C4<100011>;
P_00000168c287c498 .param/l "nor_" 0 4 5, C4<100111>;
P_00000168c287c4d0 .param/l "or_" 0 4 5, C4<100101>;
P_00000168c287c508 .param/l "ori" 0 4 8, C4<001101>;
P_00000168c287c540 .param/l "sgt" 0 4 6, C4<101011>;
P_00000168c287c578 .param/l "sll" 0 4 6, C4<000000>;
P_00000168c287c5b0 .param/l "slt" 0 4 5, C4<101010>;
P_00000168c287c5e8 .param/l "slti" 0 4 8, C4<101010>;
P_00000168c287c620 .param/l "srl" 0 4 6, C4<000010>;
P_00000168c287c658 .param/l "sub" 0 4 5, C4<100010>;
P_00000168c287c690 .param/l "subu" 0 4 5, C4<100011>;
P_00000168c287c6c8 .param/l "sw" 0 4 8, C4<101011>;
P_00000168c287c700 .param/l "xor_" 0 4 5, C4<100110>;
P_00000168c287c738 .param/l "xori" 0 4 8, C4<001110>;
v00000168c285b930_0 .var "ALUOp", 3 0;
v00000168c285ae90_0 .var "ALUSrc", 0 0;
v00000168c285a2b0_0 .var "MemReadEn", 0 0;
v00000168c285a7b0_0 .var "MemWriteEn", 0 0;
v00000168c285ad50_0 .var "MemtoReg", 0 0;
v00000168c285af30_0 .var "RegDst", 0 0;
v00000168c285afd0_0 .var "RegWriteEn", 0 0;
v00000168c285b1b0_0 .net "funct", 5 0, L_00000168c28da9a0;  alias, 1 drivers
v00000168c285b750_0 .var "hlt", 0 0;
v00000168c285b070_0 .net "opcode", 5 0, L_00000168c28db3a0;  alias, 1 drivers
v00000168c2859d10_0 .net "rst", 0 0, v00000168c28da720_0;  alias, 1 drivers
E_00000168c2848520 .event anyedge, v00000168c2859d10_0, v00000168c285b070_0, v00000168c285b1b0_0;
S_00000168c27e1b60 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_00000168c27e3320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_00000168c2862060 .functor BUFZ 32, L_00000168c2934250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000168c285b9d0 .array "InstMem", 0 1023, 31 0;
v00000168c285ba70_0 .net *"_ivl_0", 31 0, L_00000168c2934250;  1 drivers
v00000168c285a350_0 .net *"_ivl_3", 9 0, L_00000168c2934110;  1 drivers
v00000168c2859db0_0 .net *"_ivl_4", 11 0, L_00000168c2933ad0;  1 drivers
L_00000168c28dbfd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000168c285a030_0 .net *"_ivl_7", 1 0, L_00000168c28dbfd8;  1 drivers
v00000168c2859e50_0 .net "address", 31 0, v00000168c28d4c00_0;  alias, 1 drivers
v00000168c2859f90_0 .var/i "i", 31 0;
v00000168c285a210_0 .net "q", 31 0, L_00000168c2862060;  alias, 1 drivers
L_00000168c2934250 .array/port v00000168c285b9d0, L_00000168c2933ad0;
L_00000168c2934110 .part v00000168c28d4c00_0, 0, 10;
L_00000168c2933ad0 .concat [ 10 2 0 0], L_00000168c2934110, L_00000168c28dbfd8;
S_00000168c27cd7e0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_00000168c27e3320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_00000168c2862140 .functor BUFZ 32, L_00000168c2934c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000168c28620d0 .functor BUFZ 32, L_00000168c2934b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000168c287d1d0_1 .array/port v00000168c287d1d0, 1;
L_00000168c28626f0 .functor BUFZ 32, v00000168c287d1d0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000168c287d1d0_2 .array/port v00000168c287d1d0, 2;
L_00000168c2862a00 .functor BUFZ 32, v00000168c287d1d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000168c287d1d0_3 .array/port v00000168c287d1d0, 3;
L_00000168c2861d50 .functor BUFZ 32, v00000168c287d1d0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000168c287d1d0_4 .array/port v00000168c287d1d0, 4;
L_00000168c28621b0 .functor BUFZ 32, v00000168c287d1d0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000168c287d1d0_5 .array/port v00000168c287d1d0, 5;
L_00000168c2862290 .functor BUFZ 32, v00000168c287d1d0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000168c287d1d0_6 .array/port v00000168c287d1d0, 6;
L_00000168c2862300 .functor BUFZ 32, v00000168c287d1d0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000168c2833be0_0 .net *"_ivl_0", 31 0, L_00000168c2934c50;  1 drivers
v00000168c287d950_0 .net *"_ivl_10", 6 0, L_00000168c2934610;  1 drivers
L_00000168c28dc0b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000168c287c7d0_0 .net *"_ivl_13", 1 0, L_00000168c28dc0b0;  1 drivers
v00000168c287c9b0_0 .net *"_ivl_2", 6 0, L_00000168c2934930;  1 drivers
L_00000168c28dc068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000168c287dd10_0 .net *"_ivl_5", 1 0, L_00000168c28dc068;  1 drivers
v00000168c287cc30_0 .net *"_ivl_8", 31 0, L_00000168c2934b10;  1 drivers
v00000168c287ce10_0 .net "clk", 0 0, L_00000168c2862760;  alias, 1 drivers
v00000168c287e3f0_0 .var/i "i", 31 0;
v00000168c287cf50_0 .net "readData1", 31 0, L_00000168c2862140;  alias, 1 drivers
v00000168c287d130_0 .net "readData2", 31 0, L_00000168c28620d0;  alias, 1 drivers
v00000168c287e030_0 .net "readRegister1", 4 0, L_00000168c28db4e0;  alias, 1 drivers
v00000168c287de50_0 .net "readRegister2", 4 0, L_00000168c28da180;  alias, 1 drivers
v00000168c287d1d0 .array "registers", 31 0, 31 0;
v00000168c287ceb0_0 .net "regs0", 31 0, L_00000168c28626f0;  alias, 1 drivers
v00000168c287cb90_0 .net "regs1", 31 0, L_00000168c2862a00;  alias, 1 drivers
v00000168c287d090_0 .net "regs2", 31 0, L_00000168c2861d50;  alias, 1 drivers
v00000168c287ddb0_0 .net "regs3", 31 0, L_00000168c28621b0;  alias, 1 drivers
v00000168c287ccd0_0 .net "regs4", 31 0, L_00000168c2862290;  alias, 1 drivers
v00000168c287ca50_0 .net "regs5", 31 0, L_00000168c2862300;  alias, 1 drivers
v00000168c287caf0_0 .net "rst", 0 0, v00000168c28da720_0;  alias, 1 drivers
v00000168c287d310_0 .net "we", 0 0, v00000168c285afd0_0;  alias, 1 drivers
v00000168c287def0_0 .net "writeData", 31 0, L_00000168c2936bc0;  alias, 1 drivers
v00000168c287e0d0_0 .net "writeRegister", 4 0, L_00000168c2935470;  alias, 1 drivers
E_00000168c2848860/0 .event negedge, v00000168c2859d10_0;
E_00000168c2848860/1 .event posedge, v00000168c287ce10_0;
E_00000168c2848860 .event/or E_00000168c2848860/0, E_00000168c2848860/1;
L_00000168c2934c50 .array/port v00000168c287d1d0, L_00000168c2934930;
L_00000168c2934930 .concat [ 5 2 0 0], L_00000168c28db4e0, L_00000168c28dc068;
L_00000168c2934b10 .array/port v00000168c287d1d0, L_00000168c2934610;
L_00000168c2934610 .concat [ 5 2 0 0], L_00000168c28da180, L_00000168c28dc0b0;
S_00000168c27cd970 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_00000168c27cd7e0;
 .timescale 0 0;
v00000168c2833820_0 .var/i "i", 31 0;
S_00000168c2819d50 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_00000168c27e3320;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000168c2848da0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000168c2862680 .functor NOT 1, v00000168c285af30_0, C4<0>, C4<0>, C4<0>;
v00000168c287d590_0 .net *"_ivl_0", 0 0, L_00000168c2862680;  1 drivers
v00000168c287df90_0 .net "in1", 4 0, L_00000168c28da180;  alias, 1 drivers
v00000168c287d270_0 .net "in2", 4 0, L_00000168c28d9c80;  alias, 1 drivers
v00000168c287d3b0_0 .net "out", 4 0, L_00000168c2935470;  alias, 1 drivers
v00000168c287e170_0 .net "s", 0 0, v00000168c285af30_0;  alias, 1 drivers
L_00000168c2935470 .functor MUXZ 5, L_00000168c28d9c80, L_00000168c28da180, L_00000168c2862680, C4<>;
S_00000168c2819ee0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_00000168c27e3320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000168c2848c60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000168c281ad40 .functor NOT 1, v00000168c285ad50_0, C4<0>, C4<0>, C4<0>;
v00000168c287cff0_0 .net *"_ivl_0", 0 0, L_00000168c281ad40;  1 drivers
v00000168c287e210_0 .net "in1", 31 0, v00000168c287e5d0_0;  alias, 1 drivers
v00000168c287d450_0 .net "in2", 31 0, v00000168c28d4340_0;  alias, 1 drivers
v00000168c287d9f0_0 .net "out", 31 0, L_00000168c2936bc0;  alias, 1 drivers
v00000168c287cd70_0 .net "s", 0 0, v00000168c285ad50_0;  alias, 1 drivers
L_00000168c2936bc0 .functor MUXZ 32, v00000168c28d4340_0, v00000168c287e5d0_0, L_00000168c281ad40, C4<>;
S_00000168c27c6af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_00000168c27e3320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000168c27c6c80 .param/l "ADD" 0 9 12, C4<0000>;
P_00000168c27c6cb8 .param/l "AND" 0 9 12, C4<0010>;
P_00000168c27c6cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000168c27c6d28 .param/l "OR" 0 9 12, C4<0011>;
P_00000168c27c6d60 .param/l "SGT" 0 9 12, C4<0111>;
P_00000168c27c6d98 .param/l "SLL" 0 9 12, C4<1000>;
P_00000168c27c6dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000168c27c6e08 .param/l "SRL" 0 9 12, C4<1001>;
P_00000168c27c6e40 .param/l "SUB" 0 9 12, C4<0001>;
P_00000168c27c6e78 .param/l "XOR" 0 9 12, C4<0100>;
P_00000168c27c6eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000168c27c6ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000168c28dc530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000168c287d4f0_0 .net/2u *"_ivl_0", 31 0, L_00000168c28dc530;  1 drivers
v00000168c287e490_0 .net "opSel", 3 0, v00000168c285b930_0;  alias, 1 drivers
v00000168c287da90_0 .net "operand1", 31 0, L_00000168c2935cc0;  alias, 1 drivers
v00000168c287d630_0 .net "operand2", 31 0, L_00000168c2933d50;  alias, 1 drivers
v00000168c287e5d0_0 .var "result", 31 0;
v00000168c287d6d0_0 .net "zero", 0 0, L_00000168c2936b20;  alias, 1 drivers
E_00000168c284a320 .event anyedge, v00000168c285b930_0, v00000168c287da90_0, v00000168c285b6b0_0;
L_00000168c2936b20 .cmp/eq 32, v00000168c287e5d0_0, L_00000168c28dc530;
S_00000168c27fad50 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_00000168c27e3320;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_00000168c287e790 .param/l "RType" 0 4 2, C4<000000>;
P_00000168c287e7c8 .param/l "add" 0 4 5, C4<100000>;
P_00000168c287e800 .param/l "addi" 0 4 8, C4<001000>;
P_00000168c287e838 .param/l "addu" 0 4 5, C4<100001>;
P_00000168c287e870 .param/l "and_" 0 4 5, C4<100100>;
P_00000168c287e8a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000168c287e8e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000168c287e918 .param/l "bne" 0 4 10, C4<000101>;
P_00000168c287e950 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000168c287e988 .param/l "j" 0 4 12, C4<000010>;
P_00000168c287e9c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000168c287e9f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000168c287ea30 .param/l "lw" 0 4 8, C4<100011>;
P_00000168c287ea68 .param/l "nor_" 0 4 5, C4<100111>;
P_00000168c287eaa0 .param/l "or_" 0 4 5, C4<100101>;
P_00000168c287ead8 .param/l "ori" 0 4 8, C4<001101>;
P_00000168c287eb10 .param/l "sgt" 0 4 6, C4<101011>;
P_00000168c287eb48 .param/l "sll" 0 4 6, C4<000000>;
P_00000168c287eb80 .param/l "slt" 0 4 5, C4<101010>;
P_00000168c287ebb8 .param/l "slti" 0 4 8, C4<101010>;
P_00000168c287ebf0 .param/l "srl" 0 4 6, C4<000010>;
P_00000168c287ec28 .param/l "sub" 0 4 5, C4<100010>;
P_00000168c287ec60 .param/l "subu" 0 4 5, C4<100011>;
P_00000168c287ec98 .param/l "sw" 0 4 8, C4<101011>;
P_00000168c287ecd0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000168c287ed08 .param/l "xori" 0 4 8, C4<001110>;
v00000168c287c870_0 .var "PCsrc", 1 0;
v00000168c287e530_0 .net "excep_flag", 0 0, o00000168c2881888;  alias, 0 drivers
v00000168c287d770_0 .net "funct", 5 0, L_00000168c28da9a0;  alias, 1 drivers
v00000168c287d810_0 .net "opcode", 5 0, L_00000168c28db3a0;  alias, 1 drivers
v00000168c287e2b0_0 .net "operand1", 31 0, L_00000168c2862140;  alias, 1 drivers
v00000168c287d8b0_0 .net "operand2", 31 0, L_00000168c2933d50;  alias, 1 drivers
v00000168c287c910_0 .net "rst", 0 0, v00000168c28da720_0;  alias, 1 drivers
E_00000168c284af60/0 .event anyedge, v00000168c2859d10_0, v00000168c287e530_0, v00000168c285b070_0, v00000168c287cf50_0;
E_00000168c284af60/1 .event anyedge, v00000168c285b6b0_0, v00000168c285b1b0_0;
E_00000168c284af60 .event/or E_00000168c284af60/0, E_00000168c284af60/1;
S_00000168c287ed50 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_00000168c27e3320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000168c287e670 .array "DataMem", 0 1023, 31 0;
v00000168c287db30_0 .net "address", 31 0, v00000168c287e5d0_0;  alias, 1 drivers
v00000168c287dbd0_0 .net "clock", 0 0, L_00000168c2862760;  alias, 1 drivers
v00000168c287dc70_0 .net "data", 31 0, L_00000168c28620d0;  alias, 1 drivers
v00000168c287e350_0 .var/i "i", 31 0;
v00000168c28d4340_0 .var "q", 31 0;
v00000168c28d3580_0 .net "rden", 0 0, v00000168c285a2b0_0;  alias, 1 drivers
v00000168c28d3620_0 .net "wren", 0 0, v00000168c285a7b0_0;  alias, 1 drivers
E_00000168c284b3e0 .event negedge, v00000168c287ce10_0;
S_00000168c27faee0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_00000168c27e3320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000168c284af20 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000168c28d48e0_0 .net "PCin", 31 0, L_00000168c2934a70;  alias, 1 drivers
v00000168c28d4c00_0 .var "PCout", 31 0;
v00000168c28d38a0_0 .net "clk", 0 0, L_00000168c2862760;  alias, 1 drivers
v00000168c28d36c0_0 .net "rst", 0 0, v00000168c28da720_0;  alias, 1 drivers
    .scope S_00000168c27fad50;
T_0 ;
    %wait E_00000168c284af60;
    %load/vec4 v00000168c287c910_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000168c287c870_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000168c287e530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000168c287c870_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000168c287d810_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000168c287e2b0_0;
    %load/vec4 v00000168c287d8b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000168c287d810_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000168c287e2b0_0;
    %load/vec4 v00000168c287d8b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000168c287d810_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000168c287d810_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000168c287d810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000168c287d770_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000168c287c870_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000168c287c870_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000168c27faee0;
T_1 ;
    %wait E_00000168c2848860;
    %load/vec4 v00000168c28d36c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000168c28d4c00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000168c28d48e0_0;
    %assign/vec4 v00000168c28d4c00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000168c27e1b60;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000168c2859f90_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000168c2859f90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000168c2859f90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %load/vec4 v00000168c2859f90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000168c2859f90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181652, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c285b9d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000168c27e19d0;
T_3 ;
    %wait E_00000168c2848520;
    %load/vec4 v00000168c2859d10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000168c285b750_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000168c285ae90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000168c285afd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000168c285a7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000168c285ad50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000168c285a2b0_0, 0;
    %assign/vec4 v00000168c285af30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000168c285b750_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000168c285b930_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000168c285ae90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000168c285afd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000168c285a7b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000168c285ad50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000168c285a2b0_0, 0, 1;
    %store/vec4 v00000168c285af30_0, 0, 1;
    %load/vec4 v00000168c285b070_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285b750_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285af30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285afd0_0, 0;
    %load/vec4 v00000168c285b1b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285ae90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285ae90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285afd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285af30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285ae90_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285afd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000168c285af30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285ae90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285afd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285ae90_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285afd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285ae90_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285afd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285ae90_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285afd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285ae90_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285a2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285afd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285ae90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285ad50_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285a7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000168c285ae90_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000168c285b930_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000168c27cd7e0;
T_4 ;
    %wait E_00000168c2848860;
    %fork t_1, S_00000168c27cd970;
    %jmp t_0;
    .scope S_00000168c27cd970;
t_1 ;
    %load/vec4 v00000168c287caf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000168c2833820_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000168c2833820_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000168c2833820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287d1d0, 0, 4;
    %load/vec4 v00000168c2833820_0;
    %addi 1, 0, 32;
    %store/vec4 v00000168c2833820_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000168c287d310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000168c287def0_0;
    %load/vec4 v00000168c287e0d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287d1d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287d1d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000168c27cd7e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000168c27cd7e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000168c287e3f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000168c287e3f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000168c287e3f0_0;
    %ix/getv/s 4, v00000168c287e3f0_0;
    %load/vec4a v00000168c287d1d0, 4;
    %ix/getv/s 4, v00000168c287e3f0_0;
    %load/vec4a v00000168c287d1d0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000168c287e3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000168c287e3f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000168c27c6af0;
T_6 ;
    %wait E_00000168c284a320;
    %load/vec4 v00000168c287e490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000168c287e5d0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000168c287da90_0;
    %load/vec4 v00000168c287d630_0;
    %add;
    %assign/vec4 v00000168c287e5d0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000168c287da90_0;
    %load/vec4 v00000168c287d630_0;
    %sub;
    %assign/vec4 v00000168c287e5d0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000168c287da90_0;
    %load/vec4 v00000168c287d630_0;
    %and;
    %assign/vec4 v00000168c287e5d0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000168c287da90_0;
    %load/vec4 v00000168c287d630_0;
    %or;
    %assign/vec4 v00000168c287e5d0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000168c287da90_0;
    %load/vec4 v00000168c287d630_0;
    %xor;
    %assign/vec4 v00000168c287e5d0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000168c287da90_0;
    %load/vec4 v00000168c287d630_0;
    %or;
    %inv;
    %assign/vec4 v00000168c287e5d0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000168c287da90_0;
    %load/vec4 v00000168c287d630_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000168c287e5d0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000168c287d630_0;
    %load/vec4 v00000168c287da90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000168c287e5d0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000168c287da90_0;
    %ix/getv 4, v00000168c287d630_0;
    %shiftl 4;
    %assign/vec4 v00000168c287e5d0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000168c287da90_0;
    %ix/getv 4, v00000168c287d630_0;
    %shiftr 4;
    %assign/vec4 v00000168c287e5d0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000168c287ed50;
T_7 ;
    %wait E_00000168c284b3e0;
    %load/vec4 v00000168c28d3580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000168c287db30_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000168c287e670, 4;
    %assign/vec4 v00000168c28d4340_0, 0;
T_7.0 ;
    %load/vec4 v00000168c28d3620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000168c287dc70_0;
    %ix/getv 3, v00000168c287db30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000168c287ed50;
T_8 ;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 45, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 43, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 44, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 45, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 65, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000168c287e670, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000168c287ed50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000168c287e350_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000168c287e350_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000168c287e350_0;
    %load/vec4a v00000168c287e670, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v00000168c287e350_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000168c287e350_0;
    %addi 1, 0, 32;
    %store/vec4 v00000168c287e350_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000168c27e3320;
T_10 ;
    %wait E_00000168c2848860;
    %load/vec4 v00000168c28db6c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000168c28d84a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000168c28d84a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000168c28d84a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000168c286abf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168c28daea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168c28da720_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000168c286abf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000168c28daea0_0;
    %inv;
    %assign/vec4 v00000168c28daea0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000168c286abf0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000168c28da720_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000168c28da720_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v00000168c28d9960_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
