Analysis & Synthesis report for hackathon
Sat Nov 26 15:15:12 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|control:main|task_manager:task_manager|mhp:protocol|state
 11. State Machine - |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc|state
 12. State Machine - |top|mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d
 13. State Machine - |top|mac_wrapper:mac_wrapper|mac_rx:mac_rx|state
 14. State Machine - |top|uart_wrapper:uart_wrapper|uart_rx:uart_rx|state
 15. State Machine - |top|uart_wrapper:uart_wrapper|uart_tx:uart_tx|state
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram
 23. Source assignments for uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram
 24. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048
 25. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated
 26. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 27. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 28. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram
 29. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:rdaclr
 30. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 31. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14
 32. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:wraclr
 33. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 34. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17
 35. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048
 36. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated
 37. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 38. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 39. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram
 40. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:rdaclr
 41. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 42. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14
 43. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:wraclr
 44. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 45. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17
 46. Source assignments for sld_signaltap:auto_signaltap_0
 47. Parameter Settings for User Entity Instance: Top-level Entity: |top
 48. Parameter Settings for User Entity Instance: reset_release:reset_release
 49. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper
 50. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256
 51. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_tx:uart_tx
 52. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:ctx
 53. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:data_count
 54. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_rx:uart_rx
 55. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx
 56. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count
 57. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256
 58. Parameter Settings for User Entity Instance: cdc_pipeline:reset_phy_pipe
 59. Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper
 60. Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|mac_rx:mac_rx
 61. Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048
 62. Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048
 63. Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|mac_tx:mac_tx
 64. Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc
 65. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 66. scfifo Parameter Settings by Entity Instance
 67. dcfifo Parameter Settings by Entity Instance
 68. Port Connectivity Checks: "control:main|debug_port:debug_port"
 69. Port Connectivity Checks: "mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc"
 70. Port Connectivity Checks: "mac_wrapper:mac_wrapper|mac_tx:mac_tx"
 71. Port Connectivity Checks: "mac_wrapper:mac_wrapper|eth_fifo:tx_fifo"
 72. Port Connectivity Checks: "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo"
 73. Port Connectivity Checks: "mac_wrapper:mac_wrapper|mac_rx:mac_rx"
 74. Port Connectivity Checks: "uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx"
 75. Port Connectivity Checks: "uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:ctx"
 76. Port Connectivity Checks: "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo"
 77. Signal Tap Logic Analyzer Settings
 78. Post-Synthesis Netlist Statistics for Top Partition
 79. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 80. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 81. Elapsed Time Per Partition
 82. Connections to In-System Debugging Instance "auto_signaltap_0"
 83. Analysis & Synthesis Messages
 84. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Nov 26 15:15:12 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; hackathon                                   ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1078                                        ;
; Total pins                      ; 10                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 36,096                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; top                ; hackathon          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../src/top.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v                                                                          ; hackathon   ;
; ../src/eth_fifo.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/eth_fifo.v                                                                     ; hackathon   ;
; ../src/uart_fifo.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v                                                                    ; hackathon   ;
; ../src/cdc_pipeline.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/cdc_pipeline.sv                                                                ; hackathon   ;
; ../src/crc.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/crc.sv                                                                         ; hackathon   ;
; ../src/mac_rx.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_rx.sv                                                                      ; hackathon   ;
; ../src/mac_tx.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv                                                                      ; hackathon   ;
; ../src/mac_wrapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_wrapper.sv                                                                 ; hackathon   ;
; ../src/reset_release.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/reset_release.sv                                                               ; hackathon   ;
; ../src/uart_counter.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_counter.sv                                                                ; hackathon   ;
; ../src/uart_rx.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_rx.sv                                                                     ; hackathon   ;
; ../src/uart_tx.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_tx.sv                                                                     ; hackathon   ;
; ../src/uart_wrapper.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv                                                                ; hackathon   ;
; ../src/control.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/control.v                                                                      ; hackathon   ;
; ../src/debug_port.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/debug_port.v                                                                   ; hackathon   ;
; ../src/mhp.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mhp.v                                                                          ; hackathon   ;
; ../src/task_manager.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/task_manager.v                                                                 ; hackathon   ;
; ../src/tb/tb_top.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/tb/tb_top.sv                                                                   ; tb          ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/scfifo.tdf                                                                                                    ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                 ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                  ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                  ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                  ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                  ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/aglobal201.inc                                                                                                ;             ;
; db/scfifo_s0b1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/scfifo_s0b1.tdf                                                 ;             ;
; db/a_dpfifo_foa1.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf                                               ;             ;
; db/altsyncram_nhn1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf                                             ;             ;
; db/cmpr_7l8.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cmpr_7l8.tdf                                                    ;             ;
; db/cntr_i2b.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_i2b.tdf                                                    ;             ;
; db/cntr_v27.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_v27.tdf                                                    ;             ;
; db/cntr_j2b.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_j2b.tdf                                                    ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/lpm_counter.inc                                                                                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                                                  ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/a_graycounter.inc                                                                                             ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                  ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/dffpipe.inc                                                                                                   ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                             ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/lpm_compare.inc                                                                                               ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                           ;             ;
; db/dcfifo_82q1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf                                                 ;             ;
; db/a_graycounter_pv6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_graycounter_pv6.tdf                                           ;             ;
; db/a_graycounter_ldc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_graycounter_ldc.tdf                                           ;             ;
; db/altsyncram_s5d1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_s5d1.tdf                                             ;             ;
; db/dffpipe_3dc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dffpipe_3dc.tdf                                                 ;             ;
; db/alt_synch_pipe_apl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/alt_synch_pipe_apl.tdf                                          ;             ;
; db/dffpipe_re9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dffpipe_re9.tdf                                                 ;             ;
; db/alt_synch_pipe_bpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/alt_synch_pipe_bpl.tdf                                          ;             ;
; db/dffpipe_se9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dffpipe_se9.tdf                                                 ;             ;
; db/cmpr_b06.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cmpr_b06.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                             ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/programs/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                        ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/programs/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                           ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                              ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/lpm_constant.inc                                                                                              ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/dffeea.inc                                                                                                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/programs/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                 ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/programs/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                  ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/programs/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/altrom.inc                                                                                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/altram.inc                                                                                                    ;             ;
; db/altsyncram_8b84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_8b84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/altdpram.tdf                                                                                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                   ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                           ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/altsyncram.inc                                                                                                ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                   ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/muxlut.inc                                                                                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/bypassff.inc                                                                                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/altshift.inc                                                                                                  ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/declut.inc                                                                                                    ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                               ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/cmpconst.inc                                                                                                  ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/programs/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                       ;             ;
; db/cntr_r8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_r8i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_09i.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/programs/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/programs/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/programs/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/programs/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                   ; altera_sld  ;
; db/ip/sldb28f2e50/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/programs/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 646          ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 763          ;
;     -- 7 input functions                    ; 4            ;
;     -- 6 input functions                    ; 179          ;
;     -- 5 input functions                    ; 113          ;
;     -- 4 input functions                    ; 103          ;
;     -- <=3 input functions                  ; 364          ;
;                                             ;              ;
; Dedicated logic registers                   ; 1078         ;
;                                             ;              ;
; I/O pins                                    ; 10           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 36096        ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; CLK_50~input ;
; Maximum fan-out                             ; 417          ;
; Total fan-out                               ; 7159         ;
; Average fan-out                             ; 3.76         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 763 (1)             ; 1078 (0)                  ; 36096             ; 0          ; 10   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; hackathon    ;
;    |cdc_pipeline:reset_phy_pipe|                                                                                                        ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cdc_pipeline:reset_phy_pipe                                                                                                                                                                                                                                                                                                                ; cdc_pipeline                      ; hackathon    ;
;    |control:main|                                                                                                                       ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|control:main                                                                                                                                                                                                                                                                                                                               ; control                           ; hackathon    ;
;       |task_manager:task_manager|                                                                                                       ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|control:main|task_manager:task_manager                                                                                                                                                                                                                                                                                                     ; task_manager                      ; hackathon    ;
;          |mhp:protocol|                                                                                                                 ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|control:main|task_manager:task_manager|mhp:protocol                                                                                                                                                                                                                                                                                        ; mhp                               ; hackathon    ;
;    |mac_wrapper:mac_wrapper|                                                                                                            ; 339 (3)             ; 510 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper                                                                                                                                                                                                                                                                                                                    ; mac_wrapper                       ; hackathon    ;
;       |eth_fifo:rx_fifo|                                                                                                                ; 56 (0)              ; 118 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo                                                                                                                                                                                                                                                                                                   ; eth_fifo                          ; hackathon    ;
;          |dcfifo:dcfifo8bx2048|                                                                                                         ; 56 (0)              ; 118 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048                                                                                                                                                                                                                                                                              ; dcfifo                            ; work         ;
;             |dcfifo_82q1:auto_generated|                                                                                                ; 56 (7)              ; 118 (36)                  ; 16384             ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated                                                                                                                                                                                                                                                   ; dcfifo_82q1                       ; work         ;
;                |a_graycounter_ldc:wrptr_g1p|                                                                                            ; 19 (19)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                                                                       ; a_graycounter_ldc                 ; work         ;
;                |a_graycounter_pv6:rdptr_g1p|                                                                                            ; 21 (21)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                                                                       ; a_graycounter_pv6                 ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|                                                                                             ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                                                        ; alt_synch_pipe_apl                ; work         ;
;                   |dffpipe_re9:dffpipe14|                                                                                               ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14                                                                                                                                                                                                  ; dffpipe_re9                       ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|                                                                                             ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                                                        ; alt_synch_pipe_bpl                ; work         ;
;                   |dffpipe_se9:dffpipe17|                                                                                               ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17                                                                                                                                                                                                  ; dffpipe_se9                       ; work         ;
;                |altsyncram_s5d1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram                                                                                                                                                                                                                          ; altsyncram_s5d1                   ; work         ;
;                |cmpr_b06:rdempty_eq_comp|                                                                                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|cmpr_b06:rdempty_eq_comp                                                                                                                                                                                                                          ; cmpr_b06                          ; work         ;
;                |cmpr_b06:wrfull_eq_comp|                                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|cmpr_b06:wrfull_eq_comp                                                                                                                                                                                                                           ; cmpr_b06                          ; work         ;
;                |dffpipe_3dc:rdaclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                ; dffpipe_3dc                       ; work         ;
;                |dffpipe_3dc:wraclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                ; dffpipe_3dc                       ; work         ;
;       |eth_fifo:tx_fifo|                                                                                                                ; 55 (0)              ; 118 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo                                                                                                                                                                                                                                                                                                   ; eth_fifo                          ; hackathon    ;
;          |dcfifo:dcfifo8bx2048|                                                                                                         ; 55 (0)              ; 118 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048                                                                                                                                                                                                                                                                              ; dcfifo                            ; work         ;
;             |dcfifo_82q1:auto_generated|                                                                                                ; 55 (6)              ; 118 (36)                  ; 16384             ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated                                                                                                                                                                                                                                                   ; dcfifo_82q1                       ; work         ;
;                |a_graycounter_ldc:wrptr_g1p|                                                                                            ; 18 (18)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                                                                       ; a_graycounter_ldc                 ; work         ;
;                |a_graycounter_pv6:rdptr_g1p|                                                                                            ; 21 (21)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                                                                       ; a_graycounter_pv6                 ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|                                                                                             ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                                                        ; alt_synch_pipe_apl                ; work         ;
;                   |dffpipe_re9:dffpipe14|                                                                                               ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14                                                                                                                                                                                                  ; dffpipe_re9                       ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|                                                                                             ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                                                        ; alt_synch_pipe_bpl                ; work         ;
;                   |dffpipe_se9:dffpipe17|                                                                                               ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17                                                                                                                                                                                                  ; dffpipe_se9                       ; work         ;
;                |altsyncram_s5d1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram                                                                                                                                                                                                                          ; altsyncram_s5d1                   ; work         ;
;                |cmpr_b06:rdempty_eq_comp|                                                                                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|cmpr_b06:rdempty_eq_comp                                                                                                                                                                                                                          ; cmpr_b06                          ; work         ;
;                |cmpr_b06:wrfull_eq_comp|                                                                                                ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|cmpr_b06:wrfull_eq_comp                                                                                                                                                                                                                           ; cmpr_b06                          ; work         ;
;                |dffpipe_3dc:rdaclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                ; dffpipe_3dc                       ; work         ;
;                |dffpipe_3dc:wraclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                ; dffpipe_3dc                       ; work         ;
;       |mac_rx:mac_rx|                                                                                                                   ; 65 (65)             ; 132 (132)                 ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|mac_rx:mac_rx                                                                                                                                                                                                                                                                                                      ; mac_rx                            ; hackathon    ;
;       |mac_tx:mac_tx|                                                                                                                   ; 160 (72)            ; 142 (65)                  ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx                                                                                                                                                                                                                                                                                                      ; mac_tx                            ; hackathon    ;
;          |crc:add_crc|                                                                                                                  ; 88 (88)             ; 77 (77)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc                                                                                                                                                                                                                                                                                          ; crc                               ; hackathon    ;
;    |reset_release:reset_release|                                                                                                        ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|reset_release:reset_release                                                                                                                                                                                                                                                                                                                ; reset_release                     ; hackathon    ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 219 (2)             ; 391 (20)                  ; 1280              ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 217 (0)             ; 371 (0)                   ; 1280              ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 217 (67)            ; 371 (114)                 ; 1280              ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_8b84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8b84:auto_generated                                                                                                                                                 ; altsyncram_8b84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 14 (1)              ; 66 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 10 (0)              ; 50 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 10 (0)              ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 35 (11)             ; 56 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_r8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_r8i:auto_generated                                                             ; cntr_r8i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart_wrapper:uart_wrapper|                                                                                                          ; 87 (0)              ; 68 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper                                                                                                                                                                                                                                                                                                                  ; uart_wrapper                      ; hackathon    ;
;       |uart_fifo:tx_fifo|                                                                                                               ; 60 (0)              ; 39 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo                                                                                                                                                                                                                                                                                                ; uart_fifo                         ; hackathon    ;
;          |scfifo:scfifo8bx256|                                                                                                          ; 60 (0)              ; 39 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256                                                                                                                                                                                                                                                                            ; scfifo                            ; work         ;
;             |scfifo_s0b1:auto_generated|                                                                                                ; 60 (0)              ; 39 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated                                                                                                                                                                                                                                                 ; scfifo_s0b1                       ; work         ;
;                |a_dpfifo_foa1:dpfifo|                                                                                                   ; 60 (35)             ; 39 (16)                   ; 2048              ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo                                                                                                                                                                                                                            ; a_dpfifo_foa1                     ; work         ;
;                   |altsyncram_nhn1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram                                                                                                                                                                                                    ; altsyncram_nhn1                   ; work         ;
;                   |cntr_i2b:rd_ptr_msb|                                                                                                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_i2b:rd_ptr_msb                                                                                                                                                                                                        ; cntr_i2b                          ; work         ;
;                   |cntr_j2b:wr_ptr|                                                                                                     ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_j2b:wr_ptr                                                                                                                                                                                                            ; cntr_j2b                          ; work         ;
;                   |cntr_v27:usedw_counter|                                                                                              ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_v27:usedw_counter                                                                                                                                                                                                     ; cntr_v27                          ; work         ;
;       |uart_tx:uart_tx|                                                                                                                 ; 27 (10)             ; 29 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_tx:uart_tx                                                                                                                                                                                                                                                                                                  ; uart_tx                           ; hackathon    ;
;          |uart_counter:ctx|                                                                                                             ; 12 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:ctx                                                                                                                                                                                                                                                                                 ; uart_counter                      ; hackathon    ;
;          |uart_counter:data_count|                                                                                                      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:data_count                                                                                                                                                                                                                                                                          ; uart_counter                      ; hackathon    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8b84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280  ; None ;
; uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |top|control:main|task_manager:task_manager|mhp:protocol|state ;
+-------------+----------+-------------+-----------------------------------------+
; Name        ; state.00 ; state.WRITE ; state.READ                              ;
+-------------+----------+-------------+-----------------------------------------+
; state.00    ; 0        ; 0           ; 0                                       ;
; state.READ  ; 1        ; 0           ; 1                                       ;
; state.WRITE ; 1        ; 1           ; 0                                       ;
+-------------+----------+-------------+-----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc|state ;
+------------+------------+-----------+----------------------------------------+
; Name       ; state.IDLE ; state.ADD ; state.EVAL                             ;
+------------+------------+-----------+----------------------------------------+
; state.IDLE ; 0          ; 0         ; 0                                      ;
; state.EVAL ; 1          ; 0         ; 1                                      ;
; state.ADD  ; 1          ; 1         ; 0                                      ;
+------------+------------+-----------+----------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d                                                                         ;
+--------------------+---------------+--------------+--------------------+-----------------+-----------------+----------------+--------------+
; Name               ; state_d.ERROR ; state_d.DATA ; state_d.ETHER_TYPE ; state_d.MAC_SRC ; state_d.MAC_DST ; state_d.PREAMB ; state_d.IDLE ;
+--------------------+---------------+--------------+--------------------+-----------------+-----------------+----------------+--------------+
; state_d.IDLE       ; 0             ; 0            ; 0                  ; 0               ; 0               ; 0              ; 0            ;
; state_d.PREAMB     ; 0             ; 0            ; 0                  ; 0               ; 0               ; 1              ; 1            ;
; state_d.MAC_DST    ; 0             ; 0            ; 0                  ; 0               ; 1               ; 0              ; 1            ;
; state_d.MAC_SRC    ; 0             ; 0            ; 0                  ; 1               ; 0               ; 0              ; 1            ;
; state_d.ETHER_TYPE ; 0             ; 0            ; 1                  ; 0               ; 0               ; 0              ; 1            ;
; state_d.DATA       ; 0             ; 1            ; 0                  ; 0               ; 0               ; 0              ; 1            ;
; state_d.ERROR      ; 1             ; 0            ; 0                  ; 0               ; 0               ; 0              ; 1            ;
+--------------------+---------------+--------------+--------------------+-----------------+-----------------+----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mac_wrapper:mac_wrapper|mac_rx:mac_rx|state                                                           ;
+------------------+-------------+------------+------------------+---------------+---------------+--------------+------------+
; Name             ; state.ERROR ; state.DATA ; state.ETHER_TYPE ; state.MAC_SRC ; state.MAC_DST ; state.PREAMB ; state.IDLE ;
+------------------+-------------+------------+------------------+---------------+---------------+--------------+------------+
; state.IDLE       ; 0           ; 0          ; 0                ; 0             ; 0             ; 0            ; 0          ;
; state.PREAMB     ; 0           ; 0          ; 0                ; 0             ; 0             ; 1            ; 1          ;
; state.MAC_DST    ; 0           ; 0          ; 0                ; 0             ; 1             ; 0            ; 1          ;
; state.MAC_SRC    ; 0           ; 0          ; 0                ; 1             ; 0             ; 0            ; 1          ;
; state.ETHER_TYPE ; 0           ; 0          ; 1                ; 0             ; 0             ; 0            ; 1          ;
; state.DATA       ; 0           ; 1          ; 0                ; 0             ; 0             ; 0            ; 1          ;
; state.ERROR      ; 1           ; 0          ; 0                ; 0             ; 0             ; 0            ; 1          ;
+------------------+-------------+------------+------------------+---------------+---------------+--------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |top|uart_wrapper:uart_wrapper|uart_rx:uart_rx|state ;
+-------------+------------+------------+-------------+----------------+
; Name        ; state.STOP ; state.DATA ; state.START ; state.WAIT     ;
+-------------+------------+------------+-------------+----------------+
; state.WAIT  ; 0          ; 0          ; 0           ; 0              ;
; state.START ; 0          ; 0          ; 1           ; 1              ;
; state.DATA  ; 0          ; 1          ; 0           ; 1              ;
; state.STOP  ; 1          ; 0          ; 0           ; 1              ;
+-------------+------------+------------+-------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |top|uart_wrapper:uart_wrapper|uart_tx:uart_tx|state ;
+-------------+------------+------------+-------------+----------------+
; Name        ; state.STOP ; state.DATA ; state.START ; state.WAIT     ;
+-------------+------------+------------+-------------+----------------+
; state.WAIT  ; 0          ; 0          ; 0           ; 0              ;
; state.START ; 0          ; 0          ; 1           ; 1              ;
; state.DATA  ; 0          ; 1          ; 0           ; 1              ;
; state.STOP  ; 1          ; 0          ; 0           ; 1              ;
+-------------+------------+------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[11] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[8]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[5]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[1]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[11] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[8]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[5]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[1]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[11] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[11] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[11] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[11] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 96                                                                                                             ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.ethertype[14,15]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.ethertype[13]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.ethertype[9..12]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.ethertype[8]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.ethertype[6,7]                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.ethertype[0..5]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[5][3][1]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[5][3][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[5][2][1]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[5][2][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[5][1][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[5][1][0]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[5][0][1]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[5][0][0]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[4][3][1]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[4][3][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[4][2][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[4][2][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[4][1][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[4][1][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[4][0][1]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[4][0][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[3][3][1]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[3][3][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[3][2][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[3][2][0]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[3][1][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[3][1][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[3][0][1]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[3][0][0]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[2][3][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[2][3][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[2][2][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[2][2][0]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[2][1][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[2][1][0]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[2][0][1]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[2][0][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[1][3][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[1][3][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[1][2][1]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[1][2][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[1][1][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[1][1][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[1][0][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[0][0][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[1][0][0]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[0][3][1]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[0][3][0]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[0][2][1]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[0][2][0]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[0][1][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[0][1][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[0][0][1]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[0][0][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][3][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][3][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][1][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][1][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|d_pre[0]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[4][3][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[4][2][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[4][2][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[4][0][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[3][3][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[3][3][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[3][2][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[3][1][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[3][0][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[2][2][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[2][2][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[2][1][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[2][0][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[1][3][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[1][3][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[1][2][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[1][2][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[1][1][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[1][0][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[0][3][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[0][2][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[0][1][0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[0][0][1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|empty_dff                                                              ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[0..7]                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|full_dff                                                               ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|low_addressa[0..7]                                                     ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|rd_ptr_lsb                                                             ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|usedw_is_0_dff                                                         ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|usedw_is_1_dff                                                         ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|usedw_is_2_dff                                                         ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|wrreq_delaya[0,1]                                                      ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_j2b:wr_ptr|counter_reg_bit[0..7]                                  ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_v27:usedw_counter|counter_reg_bit[0..7]                           ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_i2b:rd_ptr_msb|counter_reg_bit[0..6]                              ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|valid                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[0..7]                                                                                                                                    ; Lost fanout                                                                                                                                                                                        ;
; control:main|task_manager:task_manager|mhp:protocol|w_data[1..7]                                                                                                                       ; Merged with control:main|task_manager:task_manager|mhp:protocol|w_data[0]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][0][1]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][0][0]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[4][3][0]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[4][1][1]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[4][1][0]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[4][0][1]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[3][2][1]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[3][1][1]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[3][0][1]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[2][3][1]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[2][3][0]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[2][1][1]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[2][0][1]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[1][1][0]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[1][0][0]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[0][3][0]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[0][2][1]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[0][1][1]                                                                                                                          ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1]                                                                                                                          ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|select_data                                                                                                                                      ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|d_pre[1]                                                                                                                                         ;
; control:main|task_manager:task_manager|mhp:protocol|w_data[0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d.IDLE                                                                                                                                     ; Lost fanout                                                                                                                                                                                        ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d.PREAMB                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d.MAC_SRC                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d.ETHER_TYPE                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d.ERROR                                                                                                                                    ; Lost fanout                                                                                                                                                                                        ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d~4                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d~5                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d~6                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d~7                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state~4                                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state~5                                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state~6                                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state~7                                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state~4                                                                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state~5                                                                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_tx:uart_tx|state~4                                                                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_tx:uart_tx|state~5                                                                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|q[0..8]                                                                                                                     ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data_count_ov_d                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|ov                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count|ov                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count|q[0..2]                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state.WAIT                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state.START                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state.DATA                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state.STOP                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc|cnt[4]                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 214                                                                                                                                                ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[0]                                                                                                            ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[0],                                                                                                             ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|q[0],                                                                                              ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|q[6],                                                                                              ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|q[7],                                                                                              ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|q[4],                                                                                              ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|q[3],                                                                                              ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data_count_ov_d,                                                                                                    ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|ov,                                                                                                ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count|ov,                                                                                         ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count|q[0],                                                                                       ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count|q[1],                                                                                       ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count|q[2],                                                                                       ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state.WAIT                                                                                                          ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|empty_dff                                    ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|usedw_is_0_dff,                               ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|usedw_is_1_dff,                               ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|wrreq_delaya[1],                              ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|valid                                                                                                               ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state~4                                                                                                            ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|q[2],                                                                                              ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state.START,                                                                                                        ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state.DATA,                                                                                                         ;
;                                                                                                                                                              ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state.STOP                                                                                                          ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[1]                                                                                                            ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[1]                                                                                                              ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[2]                                                                                                            ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[2]                                                                                                              ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[3]                                                                                                            ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[3]                                                                                                              ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[4]                                                                                                            ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[4]                                                                                                              ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[5]                                                                                                            ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[5]                                                                                                              ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[6]                                                                                                            ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[6]                                                                                                              ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[7]                                                                                                            ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[7]                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1078  ;
; Number of registers using Synchronous Clear  ; 170   ;
; Number of registers using Synchronous Load   ; 118   ;
; Number of registers using Asynchronous Clear ; 421   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 594   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                                                                                                                                                                                                 ; 10      ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                                                                                                                                                                                                 ; 10      ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                                                                                                                                                                                                 ; 9       ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                                                                                                                                                                                                    ; 2       ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                                                                                                                                                                                                    ; 2       ;
; reset_release:reset_release|reset_cnt[4]                                                                                                                                                                                                                                                                                        ; 2       ;
; reset_release:reset_release|reset_cnt[5]                                                                                                                                                                                                                                                                                        ; 2       ;
; reset_release:reset_release|reset_cnt[6]                                                                                                                                                                                                                                                                                        ; 2       ;
; reset_release:reset_release|reset_cnt[7]                                                                                                                                                                                                                                                                                        ; 2       ;
; reset_release:reset_release|reset_cnt[0]                                                                                                                                                                                                                                                                                        ; 3       ;
; reset_release:reset_release|reset_cnt[1]                                                                                                                                                                                                                                                                                        ; 2       ;
; reset_release:reset_release|reset_cnt[2]                                                                                                                                                                                                                                                                                        ; 2       ;
; reset_release:reset_release|reset_cnt[3]                                                                                                                                                                                                                                                                                        ; 2       ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                                                                                                                                                                                                    ; 2       ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                                                                                                                                                                                                 ; 8       ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                                                                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 26                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc|cnt[4]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:ctx|q[3]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|q[0]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|taddr[5]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|pre_cnt[2]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|eop_cnt[2]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|baddr[5]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count|ov                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:data_count|ov                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |top|mac_wrapper:mac_wrapper|mac_rx:mac_rx|cnt[2]                                                                                                                                                                                                                                                                                                             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc|d_out[1]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|mac_wrapper:mac_wrapper|mac_rx:mac_rx|state                                                                                                                                                                                                                                                                                                              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |top|control:main|task_manager:task_manager|mhp:protocol|state                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048 ;
+---------------------------------+-------+------+-------------------------------------+
; Assignment                      ; Value ; From ; To                                  ;
+---------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                   ;
+---------------------------------+-------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048 ;
+---------------------------------+-------+------+-------------------------------------+
; Assignment                      ; Value ; From ; To                                  ;
+---------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                   ;
+---------------------------------+-------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+--------+-------------------------------------------+
; Parameter Name ; Value  ; Type                                      ;
+----------------+--------+-------------------------------------------+
; UART_BAUD      ; 115200 ; Signed Integer                            ;
+----------------+--------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reset_release:reset_release ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; F              ; 50000000 ; Signed Integer                             ;
; BAUD           ; 115200   ; Signed Integer                             ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256 ;
+-------------------------+-------------+----------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                       ;
; lpm_width               ; 8           ; Signed Integer                                                       ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                       ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                              ;
; CBXI_PARAMETER          ; scfifo_s0b1 ; Untyped                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_tx:uart_tx ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; F              ; 50000000 ; Signed Integer                                             ;
; BAUD           ; 115200   ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:ctx ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; N              ; 434   ; Signed Integer                                                                 ;
; W              ; 9     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:data_count ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                        ;
; W              ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_rx:uart_rx ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; F              ; 50000000 ; Signed Integer                                             ;
; BAUD           ; 115200   ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; N              ; 434   ; Signed Integer                                                                 ;
; W              ; 9     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                        ;
; W              ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256 ;
+-------------------------+-------------+----------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                       ;
; lpm_width               ; 8           ; Signed Integer                                                       ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                       ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                              ;
; CBXI_PARAMETER          ; scfifo_s0b1 ; Untyped                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_pipeline:reset_phy_pipe ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; W              ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper                ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; ETHERTYPE_MHP  ; 1000100010110101                                 ; Unsigned Binary ;
; ETHERTYPE_PING ; 1100000011011110                                 ; Unsigned Binary ;
; JUDGE_MAC      ; 011010000000010111001010001010100100111000100011 ; Unsigned Binary ;
; BOARD_MAC      ; 111100100010000100010110100100111000001010100111 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|mac_rx:mac_rx  ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; LEN            ; 46                                               ; Signed Integer  ;
; MAC            ; 111100100010000100010110100100111000001010100111 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048 ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                            ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                            ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                            ;
; CBXI_PARAMETER          ; dcfifo_82q1 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048 ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                            ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                            ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                            ;
; CBXI_PARAMETER          ; dcfifo_82q1 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|mac_tx:mac_tx  ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; MAC            ; 111100100010000100010110100100111000001010100111 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                        ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                       ; String         ;
; sld_node_info                                   ; 805334528                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                   ; Signed Integer ;
; sld_data_bits                                   ; 10                                                  ; Untyped        ;
; sld_trigger_bits                                ; 10                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                   ; Untyped        ;
; sld_sample_depth                                ; 128                                                 ; Untyped        ;
; sld_segment_size                                ; 128                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                ; String         ;
; sld_inversion_mask_length                       ; 51                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 10                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                 ;
+----------------------------+-----------------------------------------------------------------+
; Name                       ; Value                                                           ;
+----------------------------+-----------------------------------------------------------------+
; Number of entity instances ; 2                                                               ;
; Entity Instance            ; uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256 ;
;     -- FIFO Type           ; Single Clock                                                    ;
;     -- lpm_width           ; 8                                                               ;
;     -- LPM_NUMWORDS        ; 256                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                              ;
;     -- USE_EAB             ; ON                                                              ;
; Entity Instance            ; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256 ;
;     -- FIFO Type           ; Single Clock                                                    ;
;     -- lpm_width           ; 8                                                               ;
;     -- LPM_NUMWORDS        ; 256                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                              ;
;     -- USE_EAB             ; ON                                                              ;
+----------------------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                               ;
+----------------------------+---------------------------------------------------------------+
; Name                       ; Value                                                         ;
+----------------------------+---------------------------------------------------------------+
; Number of entity instances ; 2                                                             ;
; Entity Instance            ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048 ;
;     -- FIFO Type           ; Dual Clock                                                    ;
;     -- LPM_WIDTH           ; 8                                                             ;
;     -- LPM_NUMWORDS        ; 2048                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                           ;
;     -- USE_EAB             ; ON                                                            ;
; Entity Instance            ; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048 ;
;     -- FIFO Type           ; Dual Clock                                                    ;
;     -- LPM_WIDTH           ; 8                                                             ;
;     -- LPM_NUMWORDS        ; 2048                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                           ;
;     -- USE_EAB             ; ON                                                            ;
+----------------------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:main|debug_port:debug_port"                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_wready     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_wready[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc" ;
+---------+--------+----------+-------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                         ;
+---------+--------+----------+-------------------------------------------------+
; sop_out ; Output ; Info     ; Explicitly unconnected                          ;
+---------+--------+----------+-------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "mac_wrapper:mac_wrapper|mac_tx:mac_tx" ;
+--------------------+-------+----------+---------------------------+
; Port               ; Type  ; Severity ; Details                   ;
+--------------------+-------+----------+---------------------------+
; i_dst_mac[0][3][1] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[0][3][0] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[0][2][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[0][2][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[0][1][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[0][1][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[0][0]    ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[1][3..2] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[1][1][1] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[1][1][0] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[1][0][1] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[1][0][0] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[2][3]    ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[2][2]    ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[2][1][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[2][1][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[2][0][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[2][0][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[3][3]    ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[3][2][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[3][2][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[3][1][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[3][1][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[3][0][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[3][0][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[4][3][1] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[4][3][0] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[4][2]    ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[4][1]    ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[4][0][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[4][0][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[5][3]    ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[5][2][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[5][2][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[5][1]    ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[5][0]    ; Input ; Info     ; Stuck at VCC              ;
+--------------------+-------+----------+---------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mac_wrapper:mac_wrapper|eth_fifo:tx_fifo" ;
+--------+--------+----------+-----------------------------------------+
; Port   ; Type   ; Severity ; Details                                 ;
+--------+--------+----------+-----------------------------------------+
; o_full ; Output ; Info     ; Explicitly unconnected                  ;
+--------+--------+----------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "mac_wrapper:mac_wrapper|mac_rx:mac_rx" ;
+-----------------+-------+----------+------------------------------+
; Port            ; Type  ; Severity ; Details                      ;
+-----------------+-------+----------+------------------------------+
; i_etype[13..12] ; Input ; Info     ; Stuck at GND                 ;
; i_etype[10..8]  ; Input ; Info     ; Stuck at GND                 ;
; i_etype[15]     ; Input ; Info     ; Stuck at VCC                 ;
; i_etype[7]      ; Input ; Info     ; Stuck at VCC                 ;
; i_etype[4]      ; Input ; Info     ; Stuck at VCC                 ;
; i_etype[2]      ; Input ; Info     ; Stuck at VCC                 ;
+-----------------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx" ;
+------+--------+----------+-------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                     ;
+------+--------+----------+-------------------------------------------------------------+
; i_ce ; Input  ; Info     ; Stuck at VCC                                                ;
; o_ov ; Output ; Info     ; Explicitly unconnected                                      ;
+------+--------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:ctx" ;
+------+--------+----------+-------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                     ;
+------+--------+----------+-------------------------------------------------------------+
; i_ce ; Input  ; Info     ; Stuck at VCC                                                ;
; o_q  ; Output ; Info     ; Explicitly unconnected                                      ;
+------+--------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 10                  ; 10               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 597                         ;
;     CLR               ; 193                         ;
;     ENA               ; 184                         ;
;     ENA CLR           ; 60                          ;
;     ENA SCLR          ; 54                          ;
;     SCLR              ; 18                          ;
;     SCLR SLD          ; 1                           ;
;     plain             ; 87                          ;
; arriav_lcell_comb     ; 453                         ;
;     arith             ; 67                          ;
;         1 data inputs ; 60                          ;
;         2 data inputs ; 7                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 383                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 49                          ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 49                          ;
;         4 data inputs ; 62                          ;
;         5 data inputs ; 52                          ;
;         6 data inputs ; 111                         ;
; boundary_port         ; 21                          ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.16                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 391                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 38                                                     ;
;     ENA               ; 59                                                     ;
;     ENA CLR           ; 65                                                     ;
;     ENA CLR SCLR      ; 22                                                     ;
;     ENA SCLR          ; 27                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 28                                                     ;
;     SCLR SLD          ; 8                                                      ;
;     plain             ; 105                                                    ;
; arriav_lcell_comb     ; 219                                                    ;
;     arith             ; 73                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 68                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 146                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 8                                                      ;
;         2 data inputs ; 9                                                      ;
;         3 data inputs ; 10                                                     ;
;         4 data inputs ; 24                                                     ;
;         5 data inputs ; 36                                                     ;
;         6 data inputs ; 57                                                     ;
; boundary_port         ; 134                                                    ;
; stratixv_ram_block    ; 10                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.50                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 91                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 90                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 13                                       ;
;         4 data inputs ; 17                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 11                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.33                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:00     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                    ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; Name                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                        ; Details ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; control:main|i_clk          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK_50                                                                                                                   ; N/A     ;
; control:main|i_eth_rdata[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[0] ; N/A     ;
; control:main|i_eth_rdata[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[0] ; N/A     ;
; control:main|i_eth_rdata[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[1] ; N/A     ;
; control:main|i_eth_rdata[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[1] ; N/A     ;
; control:main|i_eth_rdata[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[2] ; N/A     ;
; control:main|i_eth_rdata[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[2] ; N/A     ;
; control:main|i_eth_rdata[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[3] ; N/A     ;
; control:main|i_eth_rdata[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[3] ; N/A     ;
; control:main|i_eth_rdata[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[4] ; N/A     ;
; control:main|i_eth_rdata[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[4] ; N/A     ;
; control:main|i_eth_rdata[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[5] ; N/A     ;
; control:main|i_eth_rdata[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[5] ; N/A     ;
; control:main|i_eth_rdata[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[6] ; N/A     ;
; control:main|i_eth_rdata[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[6] ; N/A     ;
; control:main|i_eth_rdata[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[7] ; N/A     ;
; control:main|i_eth_rdata[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[7] ; N/A     ;
; control:main|i_eth_rready   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|o_rx_ready                                                                                       ; N/A     ;
; control:main|i_eth_rready   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|o_rx_ready                                                                                       ; N/A     ;
; control:main|i_eth_wready   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|o_tx_ready~_wirecell                                                                             ; N/A     ;
; control:main|i_eth_wready   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mac_wrapper:mac_wrapper|o_tx_ready~_wirecell                                                                             ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Nov 26 15:14:52 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hackathon -c hackathon
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/top.v
    Info (12023): Found entity 1: top File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/eth_fifo.v
    Info (12023): Found entity 1: eth_fifo File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/eth_fifo.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v
    Info (12023): Found entity 1: uart_fifo File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/cdc_pipeline.sv
    Info (12023): Found entity 1: cdc_pipeline File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/cdc_pipeline.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/crc.sv
    Info (12023): Found entity 1: crc File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/crc.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/mac_rx.sv
    Info (12023): Found entity 1: mac_rx File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_rx.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv
    Info (12023): Found entity 1: mac_tx File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/mac_wrapper.sv
    Info (12023): Found entity 1: mac_wrapper File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_wrapper.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/reset_release.sv
    Info (12023): Found entity 1: reset_release File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/reset_release.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/uart_counter.sv
    Info (12023): Found entity 1: uart_counter File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_counter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/uart_rx.sv
    Info (12023): Found entity 1: uart_rx File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_rx.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_tx.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv
    Info (12023): Found entity 1: uart_wrapper File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/control.v
    Info (12023): Found entity 1: control File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/control.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/debug_port.v
    Info (12023): Found entity 1: debug_port File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/debug_port.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/mhp.v
    Info (12023): Found entity 1: mhp File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mhp.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/task_manager.v
    Info (12023): Found entity 1: task_manager File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/task_manager.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/nvade/onedrive/dokumenty/workspace/hackathon2022/hackathon_plus_ultra/src/tb/tb_top.sv
    Info (12023): Found entity 1: tb_top File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/tb/tb_top.sv Line: 3
Warning (10236): Verilog HDL Implicit Net warning at mhp.v(79): created implicit net for "o_done" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mhp.v Line: 79
Warning (10236): Verilog HDL Implicit Net warning at task_manager.v(71): created implicit net for "link" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/task_manager.v Line: 71
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "reset_release" for hierarchy "reset_release:reset_release" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v Line: 26
Info (12128): Elaborating entity "uart_wrapper" for hierarchy "uart_wrapper:uart_wrapper" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v Line: 59
Info (12128): Elaborating entity "uart_fifo" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv Line: 41
Info (12128): Elaborating entity "scfifo" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v Line: 30
Info (12130): Elaborated megafunction instantiation "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v Line: 30
Info (12133): Instantiated megafunction "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256" with the following parameter: File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_fifo.v Line: 30
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_s0b1.tdf
    Info (12023): Found entity 1: scfifo_s0b1 File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/scfifo_s0b1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_s0b1" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated" File: d:/programs/quartus/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_foa1.tdf
    Info (12023): Found entity 1: a_dpfifo_foa1 File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_foa1" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/scfifo_s0b1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nhn1.tdf
    Info (12023): Found entity 1: altsyncram_nhn1 File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nhn1" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf
    Info (12023): Found entity 1: cmpr_7l8 File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cmpr_7l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cmpr_7l8:three_comparison" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_i2b:rd_ptr_msb" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf
    Info (12023): Found entity 1: cntr_v27 File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_v27.tdf Line: 26
Info (12128): Elaborating entity "cntr_v27" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_v27:usedw_counter" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf
    Info (12023): Found entity 1: cntr_j2b File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_j2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_j2b" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_j2b:wr_ptr" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_dpfifo_foa1.tdf Line: 58
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_wrapper:uart_wrapper|uart_tx:uart_tx" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv Line: 56
Info (10264): Verilog HDL Case Statement information at uart_tx.sv(55): all case item expressions in this case statement are onehot File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_tx.sv Line: 55
Info (12128): Elaborating entity "uart_counter" for hierarchy "uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:ctx" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_tx.sv Line: 68
Info (12128): Elaborating entity "uart_counter" for hierarchy "uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:data_count" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_tx.sv Line: 77
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_wrapper:uart_wrapper|uart_rx:uart_rx" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_wrapper.sv Line: 78
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(42): truncated value with size 32 to match size of target (1) File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/uart_rx.sv Line: 42
Info (12128): Elaborating entity "cdc_pipeline" for hierarchy "cdc_pipeline:reset_phy_pipe" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v Line: 76
Info (12128): Elaborating entity "mac_wrapper" for hierarchy "mac_wrapper:mac_wrapper" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v Line: 97
Info (12128): Elaborating entity "mac_rx" for hierarchy "mac_wrapper:mac_wrapper|mac_rx:mac_rx" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_wrapper.sv Line: 50
Warning (10230): Verilog HDL assignment warning at mac_rx.sv(47): truncated value with size 32 to match size of target (1) File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_rx.sv Line: 47
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "dst_mac_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "etype" into its bus
Info (12128): Elaborating entity "eth_fifo" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_wrapper.sv Line: 66
Info (12128): Elaborating entity "dcfifo" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/eth_fifo.v Line: 33
Info (12130): Elaborated megafunction instantiation "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/eth_fifo.v Line: 33
Info (12133): Instantiated megafunction "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048" with the following parameter: File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/eth_fifo.v Line: 33
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_82q1.tdf
    Info (12023): Found entity 1: dcfifo_82q1 File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf Line: 39
Info (12128): Elaborating entity "dcfifo_82q1" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated" File: d:/programs/quartus/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf
    Info (12023): Found entity 1: a_graycounter_pv6 File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_graycounter_pv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pv6" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf
    Info (12023): Found entity 1: a_graycounter_ldc File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/a_graycounter_ldc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ldc" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s5d1.tdf
    Info (12023): Found entity 1: altsyncram_s5d1 File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_s5d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s5d1" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:rdaclr" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf
    Info (12023): Found entity 1: cmpr_b06 File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cmpr_b06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_b06" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|cmpr_b06:rdempty_eq_comp" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/dcfifo_82q1.tdf Line: 65
Info (12128): Elaborating entity "mac_tx" for hierarchy "mac_wrapper:mac_wrapper|mac_tx:mac_tx" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_wrapper.sv Line: 106
Warning (10036): Verilog HDL or VHDL warning at mac_tx.sv(70): object "bdata" assigned a value but never read File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv Line: 70
Warning (10036): Verilog HDL or VHDL warning at mac_tx.sv(72): object "bcrc" assigned a value but never read File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv Line: 72
Warning (10036): Verilog HDL or VHDL warning at mac_tx.sv(74): object "p_bits" assigned a value but never read File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv Line: 74
Warning (10230): Verilog HDL assignment warning at mac_tx.sv(48): truncated value with size 32 to match size of target (1) File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv Line: 48
Warning (10230): Verilog HDL assignment warning at mac_tx.sv(129): truncated value with size 32 to match size of target (1) File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv Line: 129
Warning (10230): Verilog HDL assignment warning at mac_tx.sv(130): truncated value with size 32 to match size of target (1) File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv Line: 130
Warning (10230): Verilog HDL assignment warning at mac_tx.sv(134): truncated value with size 32 to match size of target (4) File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv Line: 134
Warning (10230): Verilog HDL assignment warning at mac_tx.sv(169): truncated value with size 32 to match size of target (11) File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv Line: 169
Warning (10230): Verilog HDL assignment warning at mac_tx.sv(178): truncated value with size 32 to match size of target (4) File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv Line: 178
Warning (10230): Verilog HDL assignment warning at mac_tx.sv(220): truncated value with size 2 to match size of target (1) File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv Line: 220
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "i_dst_mac" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "header.src_mac" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "header.dst_mac" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "i_dst_mac" into its bus
Info (12128): Elaborating entity "crc" for hierarchy "mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mac_tx.sv Line: 194
Info (12128): Elaborating entity "control" for hierarchy "control:main" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v Line: 121
Info (12128): Elaborating entity "task_manager" for hierarchy "control:main|task_manager:task_manager" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/control.v Line: 36
Info (12128): Elaborating entity "mhp" for hierarchy "control:main|task_manager:task_manager|mhp:protocol" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/task_manager.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at mhp.v(79): object "o_done" assigned a value but never read File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mhp.v Line: 79
Warning (10034): Output port "o_link" at mhp.v(7) has no driver File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/mhp.v Line: 7
Info (12128): Elaborating entity "debug_port" for hierarchy "control:main|debug_port:debug_port" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/control.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at debug_port.v(27): object "state" assigned a value but never read File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/debug_port.v Line: 27
Warning (10036): Verilog HDL or VHDL warning at debug_port.v(34): object "watchdog" assigned a value but never read File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/debug_port.v Line: 34
Warning (10036): Verilog HDL or VHDL warning at debug_port.v(36): object "wdata" assigned a value but never read File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/debug_port.v Line: 36
Warning (10036): Verilog HDL or VHDL warning at debug_port.v(37): object "wvalid" assigned a value but never read File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/debug_port.v Line: 37
Warning (10034): Output port "o_rreq" at debug_port.v(12) has no driver File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/debug_port.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8b84.tdf
    Info (12023): Found entity 1: altsyncram_8b84 File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_8b84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r8i.tdf
    Info (12023): Found entity 1: cntr_r8i File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_r8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.11.26.15:15:04 Progress: Loading sldb28f2e50/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb28f2e50/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/ip/sldb28f2e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|q_b[0]" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf Line: 40
        Warning (14320): Synthesized away node "uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|q_b[1]" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf Line: 72
        Warning (14320): Synthesized away node "uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|q_b[2]" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf Line: 104
        Warning (14320): Synthesized away node "uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|q_b[3]" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf Line: 136
        Warning (14320): Synthesized away node "uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|q_b[4]" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf Line: 168
        Warning (14320): Synthesized away node "uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|q_b[5]" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf Line: 200
        Warning (14320): Synthesized away node "uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|q_b[6]" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf Line: 232
        Warning (14320): Synthesized away node "uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|q_b[7]" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/db/altsyncram_nhn1.tdf Line: 264
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 93 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/output_files/hackathon.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 53 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "UART_RX" File: C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/src/top.v Line: 17
Info (21057): Implemented 1451 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 1402 logic cells
    Info (21064): Implemented 34 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 4965 megabytes
    Info: Processing ended: Sat Nov 26 15:15:12 2022
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/nvade/OneDrive/Dokumenty/Workspace/hackathon2022/hackathon_plus_ultra/quartus_project/output_files/hackathon.map.smsg.


