// Seed: 1079639242
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  integer id_4 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  logic id_3,
    output tri0  id_4
);
  logic [7:0] id_6;
  uwire id_7 = 1;
  always @(id_2) id_0 = (id_3);
  reg id_8;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign modCall_1.id_4 = 0;
  initial begin : LABEL_0
    id_8 <= {1 != 1, id_6[1]};
    id_0 <= 1'd0;
    id_8 = #id_9 1;
  end
endmodule
