/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Nov 14 03:20:39 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_DPE_HW_GFAP_H__
#define BCHP_DPE_HW_GFAP_H__

/***************************************************************************
 *DPE_HW_GFAP - DPE HW Assist Registers GFAP
 ***************************************************************************/
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_SRC       0x13d00a00 /* DMA SRC Register */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_DEST      0x13d00a04 /* DMA DEST Register */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_STS_CFG       0x13d00a08 /* HW_ASSIST_STS_CFG */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_SLOT_STATUS   0x13d00a0c /* HW_ASSIST_SLOT_STATUS */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_STATUS  0x13d00a10 /* HW_ASSIST_GROUP_STATUS */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_CMD_LIST  0x13d00a40 /* DMA CMD LIST Register */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL   0x13d00a44 /* DMA LEN CTL Register */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_SRC  0x13d00a48 /* DMA RSLT SRC Register */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_DEST 0x13d00a4c /* DMA RSLT DEST Register */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_HCS  0x13d00a50 /* DMA RSLT HCS Register */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT 0x13d00a54 /* DMA RSLT LEN STAT Register */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_STATUS    0x13d00a58 /* DMA STATUS Register */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_MSG_DROP_CNT  0x13d00a80 /* HW_ASSIST_MSG_DROP_CNT */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_MSG_DROP_CNT_NO_PSM 0x13d00a84 /* HW_ASSIST_MSG_DROP_CNT_NO_PSM */

/***************************************************************************
 *HW_ASSIST_QUEUE_CFG%i - HW_ASSIST_QUEUE_CFG
 ***************************************************************************/
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_ARRAY_BASE           0x13d00400
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_ARRAY_START          0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_ARRAY_END            31
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *HW_ASSIST_QUEUE_CFG%i - HW_ASSIST_QUEUE_CFG
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_QUEUE_CFGi :: reserved0 [31:20] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_reserved0_MASK       0xfff00000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_reserved0_SHIFT      20

/* DPE_HW_GFAP :: HW_ASSIST_QUEUE_CFGi :: GROUP_SEL [19:16] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_GROUP_SEL_MASK       0x000f0000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_GROUP_SEL_SHIFT      16
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_GROUP_SEL_DEFAULT    0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_QUEUE_CFGi :: reserved1 [15:11] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_reserved1_MASK       0x0000f800
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_reserved1_SHIFT      11

/* DPE_HW_GFAP :: HW_ASSIST_QUEUE_CFGi :: HW_COUNTER_ENABLE [10:10] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_HW_COUNTER_ENABLE_MASK 0x00000400
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_HW_COUNTER_ENABLE_SHIFT 10
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_HW_COUNTER_ENABLE_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_QUEUE_CFGi :: QUEUE_EXCEPTION_FLAG [09:09] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_QUEUE_EXCEPTION_FLAG_MASK 0x00000200
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_QUEUE_EXCEPTION_FLAG_SHIFT 9
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_QUEUE_EXCEPTION_FLAG_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_QUEUE_CFGi :: QUEUE_ENABLE [08:08] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_QUEUE_ENABLE_MASK    0x00000100
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_QUEUE_ENABLE_SHIFT   8
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_QUEUE_ENABLE_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_QUEUE_CFGi :: reserved2 [07:06] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_reserved2_MASK       0x000000c0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_reserved2_SHIFT      6

/* DPE_HW_GFAP :: HW_ASSIST_QUEUE_CFGi :: Q_TKN_SIZE [05:04] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_Q_TKN_SIZE_MASK      0x00000030
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_Q_TKN_SIZE_SHIFT     4
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_Q_TKN_SIZE_DEFAULT   0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_QUEUE_CFGi :: QUEUE_WEIGHT [03:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_QUEUE_WEIGHT_MASK    0x0000000f
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_QUEUE_WEIGHT_SHIFT   0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_QUEUE_CFGi_QUEUE_WEIGHT_DEFAULT 0x00000000


/***************************************************************************
 *HW_ASSIST_GROUP_CFG%i - HW_ASSIST_GROUP_CFG
 ***************************************************************************/
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_ARRAY_BASE           0x13d00500
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_ARRAY_START          0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_ARRAY_END            15
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *HW_ASSIST_GROUP_CFG%i - HW_ASSIST_GROUP_CFG
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_GROUP_CFGi :: reserved0 [31:24] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_reserved0_MASK       0xff000000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_reserved0_SHIFT      24

/* DPE_HW_GFAP :: HW_ASSIST_GROUP_CFGi :: GROUP_ARB_ORDER [23:16] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_GROUP_ARB_ORDER_MASK 0x00ff0000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_GROUP_ARB_ORDER_SHIFT 16
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_GROUP_ARB_ORDER_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_GROUP_CFGi :: FE_CORE_SEL [15:12] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_FE_CORE_SEL_MASK     0x0000f000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_FE_CORE_SEL_SHIFT    12
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_FE_CORE_SEL_DEFAULT  0x00000001
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_FE_CORE_SEL_FFE0     0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_FE_CORE_SEL_FFE1     1
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_FE_CORE_SEL_FFE2     2
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_FE_CORE_SEL_FFE3     3
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_FE_CORE_SEL_PFE0     14
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_FE_CORE_SEL_PFE1     15

/* DPE_HW_GFAP :: HW_ASSIST_GROUP_CFGi :: reserved1 [11:10] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_reserved1_MASK       0x00000c00
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_reserved1_SHIFT      10

/* DPE_HW_GFAP :: HW_ASSIST_GROUP_CFGi :: MAINTAIN_ORDER [09:09] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_MAINTAIN_ORDER_MASK  0x00000200
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_MAINTAIN_ORDER_SHIFT 9
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_MAINTAIN_ORDER_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_GROUP_CFGi :: GROUP_ENABLE [08:08] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_GROUP_ENABLE_MASK    0x00000100
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_GROUP_ENABLE_SHIFT   8
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_GROUP_ENABLE_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_GROUP_CFGi :: GROUP_QUEUE_ARB_MODE [07:06] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_GROUP_QUEUE_ARB_MODE_MASK 0x000000c0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_GROUP_QUEUE_ARB_MODE_SHIFT 6
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_GROUP_QUEUE_ARB_MODE_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_GROUP_CFGi :: reserved2 [05:04] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_reserved2_MASK       0x00000030
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_reserved2_SHIFT      4

/* DPE_HW_GFAP :: HW_ASSIST_GROUP_CFGi :: GROUP_WEIGHT [03:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_GROUP_WEIGHT_MASK    0x0000000f
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_GROUP_WEIGHT_SHIFT   0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_CFGi_GROUP_WEIGHT_DEFAULT 0x00000000


/***************************************************************************
 *HW_ASSIST_SRC_CNTR_ADDR%i - HW_ASSIST_SRC_CNTR_ADDR
 ***************************************************************************/
#define BCHP_DPE_HW_GFAP_HW_ASSIST_SRC_CNTR_ADDRi_ARRAY_BASE       0x13d00600
#define BCHP_DPE_HW_GFAP_HW_ASSIST_SRC_CNTR_ADDRi_ARRAY_START      0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_SRC_CNTR_ADDRi_ARRAY_END        31
#define BCHP_DPE_HW_GFAP_HW_ASSIST_SRC_CNTR_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *HW_ASSIST_SRC_CNTR_ADDR%i - HW_ASSIST_SRC_CNTR_ADDR
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_SRC_CNTR_ADDRi :: HW_ASSIST_SRC_CNTR_ADDR [31:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_SRC_CNTR_ADDRi_HW_ASSIST_SRC_CNTR_ADDR_MASK 0xffffffff
#define BCHP_DPE_HW_GFAP_HW_ASSIST_SRC_CNTR_ADDRi_HW_ASSIST_SRC_CNTR_ADDR_SHIFT 0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_SRC_CNTR_ADDRi_HW_ASSIST_SRC_CNTR_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *HW_ASSIST_FFE_CFG%i - HW_ASSIST_FFE_CFG
 ***************************************************************************/
#define BCHP_DPE_HW_GFAP_HW_ASSIST_FFE_CFGi_ARRAY_BASE             0x13d00700
#define BCHP_DPE_HW_GFAP_HW_ASSIST_FFE_CFGi_ARRAY_START            0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_FFE_CFGi_ARRAY_END              31
#define BCHP_DPE_HW_GFAP_HW_ASSIST_FFE_CFGi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *HW_ASSIST_FFE_CFG%i - HW_ASSIST_FFE_CFG
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_FFE_CFGi :: reserved0 [31:09] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_FFE_CFGi_reserved0_MASK         0xfffffe00
#define BCHP_DPE_HW_GFAP_HW_ASSIST_FFE_CFGi_reserved0_SHIFT        9

/* DPE_HW_GFAP :: HW_ASSIST_FFE_CFGi :: FFE_BUF_LEN [08:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_FFE_CFGi_FFE_BUF_LEN_MASK       0x000001ff
#define BCHP_DPE_HW_GFAP_HW_ASSIST_FFE_CFGi_FFE_BUF_LEN_SHIFT      0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_FFE_CFGi_FFE_BUF_LEN_DEFAULT    0x00000000


/***************************************************************************
 *DMA_CMD_LIST%i - DMA_CMD_LIST
 ***************************************************************************/
#define BCHP_DPE_HW_GFAP_DMA_CMD_LISTi_ARRAY_BASE                  0x13d00800
#define BCHP_DPE_HW_GFAP_DMA_CMD_LISTi_ARRAY_START                 0
#define BCHP_DPE_HW_GFAP_DMA_CMD_LISTi_ARRAY_END                   31
#define BCHP_DPE_HW_GFAP_DMA_CMD_LISTi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *DMA_CMD_LIST%i - DMA_CMD_LIST
 ***************************************************************************/
/* DPE_HW_GFAP :: DMA_CMD_LISTi :: CMD_LIST [31:00] */
#define BCHP_DPE_HW_GFAP_DMA_CMD_LISTi_CMD_LIST_MASK               0xffffffff
#define BCHP_DPE_HW_GFAP_DMA_CMD_LISTi_CMD_LIST_SHIFT              0
#define BCHP_DPE_HW_GFAP_DMA_CMD_LISTi_CMD_LIST_DEFAULT            0x00000000


/***************************************************************************
 *DMA_LEN_CTL%i - DMA_LEN_CTL
 ***************************************************************************/
#define BCHP_DPE_HW_GFAP_DMA_LEN_CTLi_ARRAY_BASE                   0x13d00900
#define BCHP_DPE_HW_GFAP_DMA_LEN_CTLi_ARRAY_START                  0
#define BCHP_DPE_HW_GFAP_DMA_LEN_CTLi_ARRAY_END                    31
#define BCHP_DPE_HW_GFAP_DMA_LEN_CTLi_ARRAY_ELEMENT_SIZE           32

/***************************************************************************
 *DMA_LEN_CTL%i - DMA_LEN_CTL
 ***************************************************************************/
/* DPE_HW_GFAP :: DMA_LEN_CTLi :: reserved0 [31:14] */
#define BCHP_DPE_HW_GFAP_DMA_LEN_CTLi_reserved0_MASK               0xffffc000
#define BCHP_DPE_HW_GFAP_DMA_LEN_CTLi_reserved0_SHIFT              14

/* DPE_HW_GFAP :: DMA_LEN_CTLi :: SRC_IS_TOKEN [13:13] */
#define BCHP_DPE_HW_GFAP_DMA_LEN_CTLi_SRC_IS_TOKEN_MASK            0x00002000
#define BCHP_DPE_HW_GFAP_DMA_LEN_CTLi_SRC_IS_TOKEN_SHIFT           13
#define BCHP_DPE_HW_GFAP_DMA_LEN_CTLi_SRC_IS_TOKEN_DEFAULT         0x00000000

/* DPE_HW_GFAP :: DMA_LEN_CTLi :: reserved1 [12:12] */
#define BCHP_DPE_HW_GFAP_DMA_LEN_CTLi_reserved1_MASK               0x00001000
#define BCHP_DPE_HW_GFAP_DMA_LEN_CTLi_reserved1_SHIFT              12

/* DPE_HW_GFAP :: DMA_LEN_CTLi :: PROG_DMA_LEN [11:00] */
#define BCHP_DPE_HW_GFAP_DMA_LEN_CTLi_PROG_DMA_LEN_MASK            0x00000fff
#define BCHP_DPE_HW_GFAP_DMA_LEN_CTLi_PROG_DMA_LEN_SHIFT           0
#define BCHP_DPE_HW_GFAP_DMA_LEN_CTLi_PROG_DMA_LEN_DEFAULT         0x00000000


/***************************************************************************
 *HW_ASSIST_DMA_SRC - DMA SRC Register
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_DMA_SRC :: SOURCE [31:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_SRC_SOURCE_MASK             0xffffffff
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_SRC_SOURCE_SHIFT            0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_SRC_SOURCE_DEFAULT          0x00000000

/***************************************************************************
 *HW_ASSIST_DMA_DEST - DMA DEST Register
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_DMA_DEST :: DEST [31:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_DEST_DEST_MASK              0xffffffff
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_DEST_DEST_SHIFT             0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_DEST_DEST_DEFAULT           0x00000000

/***************************************************************************
 *HW_ASSIST_STS_CFG - HW_ASSIST_STS_CFG
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_STS_CFG :: reserved0 [31:10] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_STS_CFG_reserved0_MASK          0xfffffc00
#define BCHP_DPE_HW_GFAP_HW_ASSIST_STS_CFG_reserved0_SHIFT         10

/* DPE_HW_GFAP :: HW_ASSIST_STS_CFG :: GROUP_STS_SEL [09:06] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_STS_CFG_GROUP_STS_SEL_MASK      0x000003c0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_STS_CFG_GROUP_STS_SEL_SHIFT     6
#define BCHP_DPE_HW_GFAP_HW_ASSIST_STS_CFG_GROUP_STS_SEL_DEFAULT   0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_STS_CFG :: SLOT_STS_SEL [05:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_STS_CFG_SLOT_STS_SEL_MASK       0x0000003f
#define BCHP_DPE_HW_GFAP_HW_ASSIST_STS_CFG_SLOT_STS_SEL_SHIFT      0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_STS_CFG_SLOT_STS_SEL_DEFAULT    0x00000000

/***************************************************************************
 *HW_ASSIST_SLOT_STATUS - HW_ASSIST_SLOT_STATUS
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_SLOT_STATUS :: SLOT_STATUS [31:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_SLOT_STATUS_SLOT_STATUS_MASK    0xffffffff
#define BCHP_DPE_HW_GFAP_HW_ASSIST_SLOT_STATUS_SLOT_STATUS_SHIFT   0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_SLOT_STATUS_SLOT_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *HW_ASSIST_GROUP_STATUS - HW_ASSIST_GROUP_STATUS
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_GROUP_STATUS :: GROUP_STATUS [31:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_STATUS_GROUP_STATUS_MASK  0xffffffff
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_STATUS_GROUP_STATUS_SHIFT 0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_GROUP_STATUS_GROUP_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *HW_ASSIST_DMA_CMD_LIST - DMA CMD LIST Register
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_DMA_CMD_LIST :: CMD_LIST [31:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_CMD_LIST_CMD_LIST_MASK      0xffffffff
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_CMD_LIST_CMD_LIST_SHIFT     0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_CMD_LIST_CMD_LIST_DEFAULT   0x00000000

/***************************************************************************
 *HW_ASSIST_DMA_LEN_CTL - DMA LEN CTL Register
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_DMA_LEN_CTL :: LENGTH_N_VALUE [31:18] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_LENGTH_N_VALUE_MASK 0xfffc0000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_LENGTH_N_VALUE_SHIFT 18
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_LENGTH_N_VALUE_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_LEN_CTL :: WAIT [17:17] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_WAIT_MASK           0x00020000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_WAIT_SHIFT          17
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_WAIT_DEFAULT        0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_LEN_CTL :: EXEC_CMD_LIST [16:16] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_EXEC_CMD_LIST_MASK  0x00010000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_EXEC_CMD_LIST_SHIFT 16
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_EXEC_CMD_LIST_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_LEN_CTL :: DEST_ADDR [15:14] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_DEST_ADDR_MASK      0x0000c000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_DEST_ADDR_SHIFT     14
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_DEST_ADDR_DEFAULT   0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_LEN_CTL :: SRC_IS_TOKEN [13:13] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_SRC_IS_TOKEN_MASK   0x00002000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_SRC_IS_TOKEN_SHIFT  13
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_SRC_IS_TOKEN_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_LEN_CTL :: CONTINUE [12:12] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_CONTINUE_MASK       0x00001000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_CONTINUE_SHIFT      12
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_CONTINUE_DEFAULT    0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_LEN_CTL :: DMA_LEN [11:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_DMA_LEN_MASK        0x00000fff
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_DMA_LEN_SHIFT       0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_LEN_CTL_DMA_LEN_DEFAULT     0x00000000

/***************************************************************************
 *HW_ASSIST_DMA_RSLT_SRC - DMA RSLT SRC Register
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_SRC :: RSLT_SOURCE [31:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_SRC_RSLT_SOURCE_MASK   0xffffffff
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_SRC_RSLT_SOURCE_SHIFT  0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_SRC_RSLT_SOURCE_DEFAULT 0x00000000

/***************************************************************************
 *HW_ASSIST_DMA_RSLT_DEST - DMA RSLT DEST Register
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_DEST :: RSLT_DEST [31:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_DEST_RSLT_DEST_MASK    0xffffffff
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_DEST_RSLT_DEST_SHIFT   0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_DEST_RSLT_DEST_DEFAULT 0x00000000

/***************************************************************************
 *HW_ASSIST_DMA_RSLT_HCS - DMA RSLT HCS Register
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_HCS :: HCS1_VALUE [31:16] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_HCS_HCS1_VALUE_MASK    0xffff0000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_HCS_HCS1_VALUE_SHIFT   16
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_HCS_HCS1_VALUE_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_HCS :: HCS0_VALUE [15:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_HCS_HCS0_VALUE_MASK    0x0000ffff
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_HCS_HCS0_VALUE_SHIFT   0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_HCS_HCS0_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *HW_ASSIST_DMA_RSLT_LEN_STAT - DMA RSLT LEN STAT Register
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_LEN_STAT :: reserved0 [31:23] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_reserved0_MASK 0xff800000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_reserved0_SHIFT 23

/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_LEN_STAT :: ZERO_BYTE_UBUS_WRITE [22:22] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ZERO_BYTE_UBUS_WRITE_MASK 0x00400000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ZERO_BYTE_UBUS_WRITE_SHIFT 22
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ZERO_BYTE_UBUS_WRITE_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_LEN_STAT :: NOT_END_CMNDS [21:21] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_NOT_END_CMNDS_MASK 0x00200000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_NOT_END_CMNDS_SHIFT 21
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_NOT_END_CMNDS_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_LEN_STAT :: FLUSHED [20:20] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_FLUSHED_MASK  0x00100000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_FLUSHED_SHIFT 20
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_FLUSHED_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_LEN_STAT :: ABORTED [19:19] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ABORTED_MASK  0x00080000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ABORTED_SHIFT 19
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ABORTED_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_LEN_STAT :: ERR_CMD_FMT [18:18] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_CMD_FMT_MASK 0x00040000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_CMD_FMT_SHIFT 18
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_CMD_FMT_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_LEN_STAT :: ERR_DEST [17:17] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_DEST_MASK 0x00020000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_DEST_SHIFT 17
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_DEST_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_LEN_STAT :: ERR_SRC [16:16] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_SRC_MASK  0x00010000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_SRC_SHIFT 16
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_SRC_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_LEN_STAT :: ERR_CMD_LIST [15:15] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_CMD_LIST_MASK 0x00008000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_CMD_LIST_SHIFT 15
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_CMD_LIST_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_LEN_STAT :: ERR_DEST_LEN [14:14] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_DEST_LEN_MASK 0x00004000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_DEST_LEN_SHIFT 14
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_DEST_LEN_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_LEN_STAT :: ERR_SRC_LEN [13:13] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_SRC_LEN_MASK 0x00002000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_SRC_LEN_SHIFT 13
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_ERR_SRC_LEN_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_LEN_STAT :: CONTINUE [12:12] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_CONTINUE_MASK 0x00001000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_CONTINUE_SHIFT 12
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_CONTINUE_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_RSLT_LEN_STAT :: DMA_LEN [11:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_DMA_LEN_MASK  0x00000fff
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_DMA_LEN_SHIFT 0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_RSLT_LEN_STAT_DMA_LEN_DEFAULT 0x00000000

/***************************************************************************
 *HW_ASSIST_DMA_STATUS - DMA STATUS Register
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_DMA_STATUS :: reserved0 [31:04] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_STATUS_reserved0_MASK       0xfffffff0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_STATUS_reserved0_SHIFT      4

/* DPE_HW_GFAP :: HW_ASSIST_DMA_STATUS :: HW_ASSIST_RESULT_FIFO_FULL [03:03] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_STATUS_HW_ASSIST_RESULT_FIFO_FULL_MASK 0x00000008
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_STATUS_HW_ASSIST_RESULT_FIFO_FULL_SHIFT 3
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_STATUS_HW_ASSIST_RESULT_FIFO_FULL_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_STATUS :: HW_ASSIST_RESULT_FIFO_EMPTY [02:02] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_STATUS_HW_ASSIST_RESULT_FIFO_EMPTY_MASK 0x00000004
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_STATUS_HW_ASSIST_RESULT_FIFO_EMPTY_SHIFT 2
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_STATUS_HW_ASSIST_RESULT_FIFO_EMPTY_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_STATUS :: HW_ASSIST_CMD_FIFO_FULL [01:01] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_STATUS_HW_ASSIST_CMD_FIFO_FULL_MASK 0x00000002
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_STATUS_HW_ASSIST_CMD_FIFO_FULL_SHIFT 1
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_STATUS_HW_ASSIST_CMD_FIFO_FULL_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DMA_STATUS :: spare [00:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_STATUS_spare_MASK           0x00000001
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_STATUS_spare_SHIFT          0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DMA_STATUS_spare_DEFAULT        0x00000000

/***************************************************************************
 *HW_ASSIST_MSG_DROP_CNT - HW_ASSIST_MSG_DROP_CNT
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_MSG_DROP_CNT :: CNT [31:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_MSG_DROP_CNT_CNT_MASK           0xffffffff
#define BCHP_DPE_HW_GFAP_HW_ASSIST_MSG_DROP_CNT_CNT_SHIFT          0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_MSG_DROP_CNT_CNT_DEFAULT        0x00000000

/***************************************************************************
 *HW_ASSIST_MSG_DROP_CNT_NO_PSM - HW_ASSIST_MSG_DROP_CNT_NO_PSM
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_MSG_DROP_CNT_NO_PSM :: CNT [31:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_MSG_DROP_CNT_NO_PSM_CNT_MASK    0xffffffff
#define BCHP_DPE_HW_GFAP_HW_ASSIST_MSG_DROP_CNT_NO_PSM_CNT_SHIFT   0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_MSG_DROP_CNT_NO_PSM_CNT_DEFAULT 0x00000000

/***************************************************************************
 *HW_ASSIST_RELAY_QUEUE_CFG%i - HW_ASSIST_RELAY_QUEUE_CFG
 ***************************************************************************/
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_ARRAY_BASE     0x13d00b00
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_ARRAY_START    0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_ARRAY_END      31
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *HW_ASSIST_RELAY_QUEUE_CFG%i - HW_ASSIST_RELAY_QUEUE_CFG
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_RELAY_QUEUE_CFGi :: ENABLE [31:31] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_ENABLE_MASK    0x80000000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_ENABLE_SHIFT   31
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_ENABLE_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_RELAY_QUEUE_CFGi :: reserved0 [30:24] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_reserved0_MASK 0x7f000000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_reserved0_SHIFT 24

/* DPE_HW_GFAP :: HW_ASSIST_RELAY_QUEUE_CFGi :: GROUP_SEL [23:20] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_GROUP_SEL_MASK 0x00f00000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_GROUP_SEL_SHIFT 20
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_GROUP_SEL_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_RELAY_QUEUE_CFGi :: QUEUE_WEIGHT [19:16] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_QUEUE_WEIGHT_MASK 0x000f0000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_QUEUE_WEIGHT_SHIFT 16
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_QUEUE_WEIGHT_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_RELAY_QUEUE_CFGi :: reserved1 [15:14] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_reserved1_MASK 0x0000c000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_reserved1_SHIFT 14

/* DPE_HW_GFAP :: HW_ASSIST_RELAY_QUEUE_CFGi :: SRC [13:08] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_SRC_MASK       0x00003f00
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_SRC_SHIFT      8
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_SRC_DEFAULT    0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_RELAY_QUEUE_CFGi :: reserved2 [07:04] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_reserved2_MASK 0x000000f0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_reserved2_SHIFT 4

/* DPE_HW_GFAP :: HW_ASSIST_RELAY_QUEUE_CFGi :: DEST [03:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_DEST_MASK      0x0000000f
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_DEST_SHIFT     0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_QUEUE_CFGi_DEST_DEFAULT   0x00000000


/***************************************************************************
 *HW_ASSIST_RELAY_GROUP_CFG%i - HW_ASSIST_RELAY_GROUP_CFG
 ***************************************************************************/
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_ARRAY_BASE     0x13d00c00
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_ARRAY_START    0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_ARRAY_END      15
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *HW_ASSIST_RELAY_GROUP_CFG%i - HW_ASSIST_RELAY_GROUP_CFG
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_RELAY_GROUP_CFGi :: reserved0 [31:24] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_reserved0_MASK 0xff000000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_reserved0_SHIFT 24

/* DPE_HW_GFAP :: HW_ASSIST_RELAY_GROUP_CFGi :: GROUP_ARB_ORDER [23:16] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_GROUP_ARB_ORDER_MASK 0x00ff0000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_GROUP_ARB_ORDER_SHIFT 16
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_GROUP_ARB_ORDER_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_RELAY_GROUP_CFGi :: reserved1 [15:09] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_reserved1_MASK 0x0000fe00
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_reserved1_SHIFT 9

/* DPE_HW_GFAP :: HW_ASSIST_RELAY_GROUP_CFGi :: GROUP_ENABLE [08:08] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_GROUP_ENABLE_MASK 0x00000100
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_GROUP_ENABLE_SHIFT 8
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_GROUP_ENABLE_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_RELAY_GROUP_CFGi :: GROUP_QUEUE_ARB_MODE [07:06] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_GROUP_QUEUE_ARB_MODE_MASK 0x000000c0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_GROUP_QUEUE_ARB_MODE_SHIFT 6
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_GROUP_QUEUE_ARB_MODE_DEFAULT 0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_RELAY_GROUP_CFGi :: reserved2 [05:04] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_reserved2_MASK 0x00000030
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_reserved2_SHIFT 4

/* DPE_HW_GFAP :: HW_ASSIST_RELAY_GROUP_CFGi :: GROUP_WEIGHT [03:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_GROUP_WEIGHT_MASK 0x0000000f
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_GROUP_WEIGHT_SHIFT 0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_RELAY_GROUP_CFGi_GROUP_WEIGHT_DEFAULT 0x00000000


/***************************************************************************
 *HW_ASSIST_DEST_CFG%i - HW_ASSIST_DEST_CFG
 ***************************************************************************/
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CFGi_ARRAY_BASE            0x13d00d00
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CFGi_ARRAY_START           0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CFGi_ARRAY_END             15
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CFGi_ARRAY_ELEMENT_SIZE    32

/***************************************************************************
 *HW_ASSIST_DEST_CFG%i - HW_ASSIST_DEST_CFG
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_DEST_CFGi :: reserved0 [31:06] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CFGi_reserved0_MASK        0xffffffc0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CFGi_reserved0_SHIFT       6

/* DPE_HW_GFAP :: HW_ASSIST_DEST_CFGi :: USE_GPIN [05:05] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CFGi_USE_GPIN_MASK         0x00000020
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CFGi_USE_GPIN_SHIFT        5
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CFGi_USE_GPIN_DEFAULT      0x00000000

/* DPE_HW_GFAP :: HW_ASSIST_DEST_CFGi :: GPIN_SEL [04:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CFGi_GPIN_SEL_MASK         0x0000001f
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CFGi_GPIN_SEL_SHIFT        0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CFGi_GPIN_SEL_DEFAULT      0x00000000


/***************************************************************************
 *HW_ASSIST_DEST_ADDR%i - HW_ASSIST_DEST_ADDR
 ***************************************************************************/
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_ADDRi_ARRAY_BASE           0x13d00e00
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_ADDRi_ARRAY_START          0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_ADDRi_ARRAY_END            15
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_ADDRi_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *HW_ASSIST_DEST_ADDR%i - HW_ASSIST_DEST_ADDR
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_DEST_ADDRi :: HW_ASSIST_DEST_ADDR [31:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_ADDRi_HW_ASSIST_DEST_ADDR_MASK 0xffffffff
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_ADDRi_HW_ASSIST_DEST_ADDR_SHIFT 0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_ADDRi_HW_ASSIST_DEST_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *HW_ASSIST_DEST_CNTR%i - HW_ASSIST_DEST_CNTR
 ***************************************************************************/
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CNTRi_ARRAY_BASE           0x13d00f00
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CNTRi_ARRAY_START          0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CNTRi_ARRAY_END            15
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CNTRi_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *HW_ASSIST_DEST_CNTR%i - HW_ASSIST_DEST_CNTR
 ***************************************************************************/
/* DPE_HW_GFAP :: HW_ASSIST_DEST_CNTRi :: reserved0 [31:16] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CNTRi_reserved0_MASK       0xffff0000
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CNTRi_reserved0_SHIFT      16

/* DPE_HW_GFAP :: HW_ASSIST_DEST_CNTRi :: COUNT [15:00] */
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CNTRi_COUNT_MASK           0x0000ffff
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CNTRi_COUNT_SHIFT          0
#define BCHP_DPE_HW_GFAP_HW_ASSIST_DEST_CNTRi_COUNT_DEFAULT        0x00000000


#endif /* #ifndef BCHP_DPE_HW_GFAP_H__ */

/* End of File */
