# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1.srcs/sources_1/imports/lab1/ece383_pkg.vhd" \
"../../../../lab1.srcs/sources_1/imports/new/counter.vhd" \
"../../../../vga_signal_generator.vhd" \
"../../../../lab1.srcs/sim_1/imports/Downloads/instructor_tb.vhd" \

# Do not sort compile order
nosort
