{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683299775084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683299775084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  5 10:16:14 2023 " "Processing started: Fri May  5 10:16:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683299775084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683299775084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ece385final -c ece385final " "Command: quartus_map --read_settings_files=on --write_settings_files=off ece385final -c ece385final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683299775085 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/opt/intelFPGA_lite/22.1std/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /opt/intelFPGA_lite/22.1std/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683299775150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683299775305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683299775305 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683299781433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file HexDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683299781434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683299781434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_contents " "Found entity 1: memory_contents" {  } { { "mem_contents.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/mem_contents.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683299781435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683299781435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683299781437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683299781437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eeprom_emulated.sv 0 0 " "Found 0 design units, including 0 entities, in source file eeprom_emulated.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683299781437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AT28BV256_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file AT28BV256_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AT28BV256_toplevel " "Found entity 1: AT28BV256_toplevel" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683299781438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683299781438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/user/Documents/ece385/ece385_finalproject/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683299781439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683299781439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AT28BV256_toplevel " "Elaborating entity \"AT28BV256_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683299781477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:addrhexdisp3 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:addrhexdisp3\"" {  } { { "AT28BV256_toplevel.sv" "addrhexdisp3" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683299781495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom font_rom:rom1 " "Elaborating entity \"font_rom\" for hierarchy \"font_rom:rom1\"" {  } { { "AT28BV256_toplevel.sv" "rom1" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683299781496 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683299782240 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO\[0\] HexDriver:datahexdisp1\|WideOr6 " "Converted the fan-out from the tri-state buffer \"IO\[0\]\" to the node \"HexDriver:datahexdisp1\|WideOr6\" into an OR gate" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683299782247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO\[1\] HexDriver:datahexdisp1\|WideOr6 " "Converted the fan-out from the tri-state buffer \"IO\[1\]\" to the node \"HexDriver:datahexdisp1\|WideOr6\" into an OR gate" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683299782247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO\[2\] HexDriver:datahexdisp1\|WideOr6 " "Converted the fan-out from the tri-state buffer \"IO\[2\]\" to the node \"HexDriver:datahexdisp1\|WideOr6\" into an OR gate" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683299782247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO\[3\] HexDriver:datahexdisp1\|WideOr6 " "Converted the fan-out from the tri-state buffer \"IO\[3\]\" to the node \"HexDriver:datahexdisp1\|WideOr6\" into an OR gate" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683299782247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO\[4\] HexDriver:datahexdisp0\|WideOr6 " "Converted the fan-out from the tri-state buffer \"IO\[4\]\" to the node \"HexDriver:datahexdisp0\|WideOr6\" into an OR gate" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683299782247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO\[5\] HexDriver:datahexdisp0\|WideOr6 " "Converted the fan-out from the tri-state buffer \"IO\[5\]\" to the node \"HexDriver:datahexdisp0\|WideOr6\" into an OR gate" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683299782247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO\[6\] HexDriver:datahexdisp0\|WideOr6 " "Converted the fan-out from the tri-state buffer \"IO\[6\]\" to the node \"HexDriver:datahexdisp0\|WideOr6\" into an OR gate" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683299782247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO\[7\] HexDriver:datahexdisp0\|WideOr6 " "Converted the fan-out from the tri-state buffer \"IO\[7\]\" to the node \"HexDriver:datahexdisp0\|WideOr6\" into an OR gate" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683299782247 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1683299782247 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683299782610 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user/Documents/ece385/ece385_finalproject/output_files/ece385final.map.smsg " "Generated suppressed messages file /home/user/Documents/ece385/ece385_finalproject/output_files/ece385final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683299789703 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683299789817 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683299789817 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WE " "No output dependent on input pin \"WE\"" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683299789893 "|AT28BV256_toplevel|WE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683299789893 "|AT28BV256_toplevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683299789893 "|AT28BV256_toplevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683299789893 "|AT28BV256_toplevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683299789893 "|AT28BV256_toplevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683299789893 "|AT28BV256_toplevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683299789893 "|AT28BV256_toplevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683299789893 "|AT28BV256_toplevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683299789893 "|AT28BV256_toplevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "AT28BV256_toplevel.sv" "" { Text "/home/user/Documents/ece385/ece385_finalproject/AT28BV256_toplevel.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683299789893 "|AT28BV256_toplevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683299789893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1174 " "Implemented 1174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683299789894 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683299789894 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1096 " "Implemented 1096 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683299789894 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683299789894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "622 " "Peak virtual memory: 622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683299789901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  5 10:16:29 2023 " "Processing ended: Fri May  5 10:16:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683299789901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683299789901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683299789901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683299789901 ""}
