Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Reading constraint file D:/Program/MYPRJ~1/HG_Sync/FPGA/SIFT/source/TOP.XCF.
XCF parsing done.
Reading design: VmodCAM_Ref.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VmodCAM_Ref.prj"
Synthesis Constraint File          : "D:/Program/MYPRJ~1/HG_Sync/FPGA/SIFT/source/TOP.XCF"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VmodCAM_Ref"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : VmodCAM_Ref
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\sobelEdge.v" into library work
Parsing module <sobelEdge>.
Analyzing Verilog file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ScanLWindow_blkRAM.v" into library work
Parsing module <ScanLWindow_blkRAM_adv>.
Parsing module <ScanLWindow_blkRAM_32W>.
Analyzing Verilog file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\MFixPoint_ToolBox\MFixPointMAC.v" into library work
Parsing verilog file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\MFixPoint_ToolBox\/MFixPointBasic.v" included at line 4.
Parsing module <MFP_Multi_Arr>.
Parsing module <MFP_Multi>.
Parsing module <MFP_Adder_Arr>.
Parsing module <MFP_Adder>.
Parsing module <MFP_Round>.
Parsing module <MFP_RegOWire>.
Parsing module <MFP_Saturate>.
INFO:HDLCompiler:693 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\MFixPoint_ToolBox\/MFixPointBasic.v" Line 207. parameter declaration becomes local in MFP_Saturate with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\MFixPoint_ToolBox\/MFixPointBasic.v" Line 208. parameter declaration becomes local in MFP_Saturate with formal parameter declaration list
Parsing module <MFP_Abs>.
Parsing module <MFP_MAC_symmetric_par>.
Parsing module <MFP_MAC_par>.
Parsing module <MFP_AdderTree>.
INFO:HDLCompiler:693 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\MFixPoint_ToolBox\MFixPointMAC.v" Line 117. parameter declaration becomes local in MFP_AdderTree with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\MFixPoint_ToolBox\MFixPointMAC.v" Line 118. parameter declaration becomes local in MFP_AdderTree with formal parameter declaration list
Parsing module <MFP_MAC_Seq>.
Analyzing Verilog file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\harrisCorner.v" into library work
Parsing module <harrisCornerResponse>.
INFO:HDLCompiler:693 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\harrisCorner.v" Line 47. parameter declaration becomes local in harrisCornerResponse with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\harrisCorner.v" Line 55. parameter declaration becomes local in harrisCornerResponse with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\harrisCorner.v" Line 99. parameter declaration becomes local in harrisCornerResponse with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\harrisCorner.v" Line 178. parameter declaration becomes local in harrisCornerResponse with formal parameter declaration list
Analyzing Verilog file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\SPI_slave.v" into library work
Parsing module <SPI_slave>.
Analyzing Verilog file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\PixCoordinator.v" into library work
Parsing module <PixCoordinator>.
Analyzing Verilog file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" into library work
Parsing module <octaveModule>.
INFO:HDLCompiler:693 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 76. parameter declaration becomes local in octaveModule with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 77. parameter declaration becomes local in octaveModule with formal parameter declaration list
Parsing module <ScaleSpace5Module>.
Analyzing Verilog file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ColorTranse.v" into library work
Parsing module <ColorTranse>.
Analyzing Verilog file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" into library work
Parsing module <hijacker>.
WARNING:HDLCompiler:751 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 42: Redeclaration of ansi port mosi is not allowed
WARNING:HDLCompiler:751 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 143: Redeclaration of ansi port spi_ScreenRst is not allowed
INFO:HDLCompiler:693 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 159. parameter declaration becomes local in hijacker with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 209. parameter declaration becomes local in hijacker with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 210. parameter declaration becomes local in hijacker with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 251. parameter declaration becomes local in hijacker with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 253. parameter declaration becomes local in hijacker with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 264. parameter declaration becomes local in hijacker with formal parameter declaration list
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ipcore_dir\blkRAM_W32D640_SP.vhd" into library work
Parsing entity <blkRAM_W32D640_SP>.
Parsing architecture <blkRAM_W32D640_SP_a> of entity <blkram_w32d640_sp>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\iodrp_mcb_controller.vhd" into library work
Parsing entity <iodrp_mcb_controller>.
Parsing architecture <trans> of entity <iodrp_mcb_controller>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\iodrp_controller.vhd" into library work
Parsing entity <iodrp_controller>.
Parsing architecture <trans> of entity <iodrp_controller>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_soft_calibration.vhd" into library work
Parsing entity <mcb_soft_calibration>.
Parsing architecture <trans> of entity <mcb_soft_calibration>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_soft_calibration_top.vhd" into library work
Parsing entity <mcb_soft_calibration_top>.
Parsing architecture <trans> of entity <mcb_soft_calibration_top>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" into library work
Parsing entity <mcb_raw_wrapper>.
Parsing architecture <aarch> of entity <mcb_raw_wrapper>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\remote_sources\_\lib\digilent\Video.vhd" into library digilent
Parsing package <Video>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\remote_sources\_\lib\digilent\TWICtl.vhd" into library digilent
Parsing package <TWIUtils>.
Parsing package body <TWIUtils>.
Parsing entity <TWICtl>.
Parsing architecture <Behavioral> of entity <twictl>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\remote_sources\_\lib\digilent\TMDSEncoder.vhd" into library digilent
Parsing entity <TMDSEncoder>.
Parsing architecture <Behavioral> of entity <tmdsencoder>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\remote_sources\_\lib\digilent\SerializerN_1.vhd" into library digilent
Parsing entity <SerializerN_1>.
Parsing architecture <Behavioral> of entity <serializern_1>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\remote_sources\_\lib\digilent\LocalRst.vhd" into library digilent
Parsing entity <LocalRst>.
Parsing architecture <Behavioral> of entity <localrst>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\remote_sources\_\lib\digilent\InputSync.vhd" into library digilent
Parsing entity <InputSync>.
Parsing architecture <Behavioral> of entity <inputsync>.
Parsing entity <InputSyncV>.
Parsing architecture <Behavioral> of entity <inputsyncv>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\memc3_wrapper.vhd" into library work
Parsing entity <memc3_wrapper>.
Parsing architecture <acch> of entity <memc3_wrapper>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ipcore_dir\dcm_recfg.vhd" into library work
Parsing entity <dcm_recfg>.
Parsing architecture <xilinx> of entity <dcm_recfg>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ipcore_dir\dcm_fixed.vhd" into library work
Parsing entity <dcm_fixed>.
Parsing architecture <xilinx> of entity <dcm_fixed>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\SysCon.vhd" into library work
Parsing entity <SysCon>.
Parsing architecture <Behavioral> of entity <syscon>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\remote_sources\_\lib\digilent\VideoTimingCtl.vhd" into library digilent
Parsing entity <VideoTimingCtl>.
Parsing architecture <Behavioral> of entity <videotimingctl>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\remote_sources\_\lib\digilent\DVITransmitter.vhd" into library digilent
Parsing entity <DVITransmitter>.
Parsing architecture <Behavioral> of entity <dvitransmitter>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\FBCtl.vhd" into library work
Parsing entity <FBCtl>.
Parsing architecture <Behavioral> of entity <fbctl>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\CamCtl.vhd" into library work
Parsing entity <CamCtl>.
Parsing architecture <Behavioral> of entity <camctl>.
Parsing VHDL file "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\VmodCAM_Ref.vhd" into library work
Parsing entity <VmodCAM_Ref>.
Parsing architecture <Behavioral> of entity <vmodcam_ref>.
WARNING:HDLCompiler:946 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\VmodCAM_Ref.vhd" Line 378: Actual for formal port red_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\VmodCAM_Ref.vhd" Line 379: Actual for formal port green_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\VmodCAM_Ref.vhd" Line 380: Actual for formal port blue_i is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <VmodCAM_Ref> (architecture <Behavioral>) with generics from library <work>.
Going to verilog side to elaborate module hijacker

Elaborating module <hijacker(CameraDataDepth=16,ImageW=640,ImageH=480,dispLevel=32,DataDepth=16,SGMDataDepth=6)>.

Elaborating module <SPI_slave>.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\SPI_slave.v" Line 99: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\SPI_slave.v" Line 104: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\SPI_slave.v" Line 108: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\SPI_slave.v" Line 110: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 64: Assignment to dat_i ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 82: Result of 56-bit expression is truncated to fit in 48-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 88: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 94: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 99: Result of 56-bit expression is truncated to fit in 48-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 111: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 179: Result of 11-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:604 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 187: Module instantiation should have an instance name

Elaborating module <ColorTranse>.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ColorTranse.v" Line 29: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 187: Size mismatch in connection of port <H>. Formal port size is 8-bit while actual signal size is 9-bit.

Elaborating module <PixCoordinator(frameW=640,frameH=480)>.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\PixCoordinator.v" Line 38: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\PixCoordinator.v" Line 42: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 194: Size mismatch in connection of port <Y>. Formal port size is 10-bit while actual signal size is 11-bit.

Elaborating module <octaveModule(frameW=640,respW=8,outW=8)>.

Elaborating module <ScanLWindow_blkRAM_adv(block_height=19,block_width=1,frame_width=32'sb01010000000,pixel_depth=8)>.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ScanLWindow_blkRAM.v" Line 55: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ScanLWindow_blkRAM.v" Line 82: Result of 16-bit expression is truncated to fit in 8-bit target.
Going to vhdl side to elaborate module blkRAM_W32D640_SP

Elaborating entity <blkRAM_W32D640_SP> (architecture <blkRAM_W32D640_SP_a>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ScanLWindow_blkRAM.v" Line 109: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ScanLWindow_blkRAM.v" Line 118: Result of 16-bit expression is truncated to fit in 8-bit target.
Going to vhdl side to elaborate module blkRAM_W32D640_SP
Back to verilog to continue elaboration
Going to vhdl side to elaborate module blkRAM_W32D640_SP
Back to verilog to continue elaboration
Going to vhdl side to elaborate module blkRAM_W32D640_SP
Back to verilog to continue elaboration
Going to vhdl side to elaborate module blkRAM_W32D640_SP
Back to verilog to continue elaboration

Elaborating module <ScaleSpace5Module(dataW=8,outW=8,frameW=32'sb01010000000)>.

Elaborating module <MFP_MAC_symmetric_par(In1W=8,In2W=6,In2EQW=8,ArrL=19,PordW_ROUND=10,AccW_ROUND=8,pipeInterval=2,isFloor=0,isUnsigned=1)>.

Elaborating module <MFP_Adder(In1W=8,In2W=8,OutW=9,isUnsigned=1)>.

Elaborating module <MFP_RegOWire(dataW=10'sb01011010,levelIdx=0,regInterval=2)>.

Elaborating module <MFP_MAC_par(In1W=9,In2W=6,In2EQW=8,ArrL=32'sb01010,PordW_ROUND=11,AccW_ROUND=9,pipeInterval=2,levelIdx=1,isUnsigned=1)>.

Elaborating module <MFP_Multi_Arr(ArrL=32'sb01010,In1W=9,In2W=6,In2EQW=8,OutW=11,isUnsigned=1,isFloor=1)>.

Elaborating module <MFP_Multi(In1W=9,In2W=6,In2EQW=8,OutW=11,Saturate=0,isFloor=1,isUnsigned=1)>.

Elaborating module <MFP_Round(InW=17,OutW=11,isFloor=1,Saturate=0,isUnsigned=1)>.

Elaborating module <MFP_RegOWire(dataW=10'sb01101110,levelIdx=1,regInterval=2)>.
WARNING:HDLCompiler:1127 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\MFixPoint_ToolBox\MFixPointMAC.v" Line 95: Assignment to productArr_rounded_stage ignored, since the identifier is never used

Elaborating module <MFP_AdderTree(data_depth=11,ArrL=32'sb01010,levelIdx=2,pipeInterval=2,isUnsigned=1)>.

Elaborating module <MFP_Adder(In1W=11,In2W=11,OutW=11,isUnsigned=1)>.

Elaborating module <MFP_RegOWire(dataW=11,levelIdx=2,regInterval=2)>.

Elaborating module <MFP_AdderTree(data_depth=11,ArrL=32'sb0101,levelIdx=3,pipeInterval=2,isUnsigned=1)>.

Elaborating module <MFP_RegOWire(dataW=11,levelIdx=3,regInterval=2)>.

Elaborating module <MFP_AdderTree(data_depth=11,ArrL=32'sb010,levelIdx=4,pipeInterval=2,isUnsigned=1)>.

Elaborating module <MFP_RegOWire(dataW=11,levelIdx=4,regInterval=2)>.

Elaborating module <MFP_AdderTree(data_depth=11,ArrL=32'sb011,levelIdx=4,pipeInterval=2,isUnsigned=1)>.

Elaborating module <MFP_AdderTree(data_depth=11,ArrL=32'sb010,levelIdx=5,pipeInterval=2,isUnsigned=1)>.

Elaborating module <MFP_RegOWire(dataW=11,levelIdx=5,regInterval=2)>.

Elaborating module <MFP_Round(InW=11,OutW=9,isUnsigned=1)>.
WARNING:HDLCompiler:1127 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\MFixPoint_ToolBox\MFixPointMAC.v" Line 56: Assignment to extrasum_roundedBit ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 160: Size mismatch in connection of port <Coeff>. Formal port size is 60-bit while actual signal size is 114-bit.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 164: Result of 160-bit expression is truncated to fit in 152-bit target.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 170: Size mismatch in connection of port <Coeff>. Formal port size is 60-bit while actual signal size is 114-bit.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 160: Size mismatch in connection of port <Coeff>. Formal port size is 60-bit while actual signal size is 114-bit.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 164: Result of 160-bit expression is truncated to fit in 152-bit target.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 170: Size mismatch in connection of port <Coeff>. Formal port size is 60-bit while actual signal size is 114-bit.

Elaborating module <MFP_MAC_symmetric_par(In1W=8,In2W=5,In2EQW=8,ArrL=19,PordW_ROUND=10,AccW_ROUND=8,pipeInterval=2,isFloor=0,isUnsigned=1)>.

Elaborating module <MFP_MAC_par(In1W=9,In2W=5,In2EQW=8,ArrL=32'sb01010,PordW_ROUND=11,AccW_ROUND=9,pipeInterval=2,levelIdx=1,isUnsigned=1)>.

Elaborating module <MFP_Multi_Arr(ArrL=32'sb01010,In1W=9,In2W=5,In2EQW=8,OutW=11,isUnsigned=1,isFloor=1)>.

Elaborating module <MFP_Multi(In1W=9,In2W=5,In2EQW=8,OutW=11,Saturate=0,isFloor=1,isUnsigned=1)>.
WARNING:HDLCompiler:1127 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\MFixPoint_ToolBox\MFixPointMAC.v" Line 95: Assignment to productArr_rounded_stage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\MFixPoint_ToolBox\MFixPointMAC.v" Line 56: Assignment to extrasum_roundedBit ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 181: Size mismatch in connection of port <Coeff>. Formal port size is 50-bit while actual signal size is 114-bit.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 185: Result of 160-bit expression is truncated to fit in 152-bit target.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 191: Size mismatch in connection of port <Coeff>. Formal port size is 50-bit while actual signal size is 114-bit.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 181: Size mismatch in connection of port <Coeff>. Formal port size is 50-bit while actual signal size is 114-bit.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 185: Result of 160-bit expression is truncated to fit in 152-bit target.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 191: Size mismatch in connection of port <Coeff>. Formal port size is 50-bit while actual signal size is 114-bit.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 181: Size mismatch in connection of port <Coeff>. Formal port size is 50-bit while actual signal size is 114-bit.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 185: Result of 160-bit expression is truncated to fit in 152-bit target.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 191: Size mismatch in connection of port <Coeff>. Formal port size is 50-bit while actual signal size is 114-bit.

Elaborating module <harrisCornerResponse(dataW=8,ImageW=32'sb01010000000,cornorwindowSize=5,outW=8,ts=15)>.
WARNING:HDLCompiler:604 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\harrisCorner.v" Line 37: Module instantiation should have an instance name

Elaborating module <sobelEdge(dataW=8)>.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\sobelEdge.v" Line 37: Result of 40-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\sobelEdge.v" Line 63: Result of 36-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\sobelEdge.v" Line 67: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <MFP_Saturate(InW=10,Sat2W=7,OutW=8,isUnsigned=0)>.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\MFixPoint_ToolBox\/MFixPointBasic.v" Line 217: Result of 32-bit expression is truncated to fit in 7-bit target.

Elaborating module <MFP_Multi(In1W=7,OutW=8,isUnsigned=0)>.

Elaborating module <MFP_Round(InW=13,OutW=8,isFloor=1,Saturate=0,isUnsigned=0)>.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\harrisCorner.v" Line 58: Size mismatch in connection of port <In1>. Formal port size is 7-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\harrisCorner.v" Line 61: Size mismatch in connection of port <In1>. Formal port size is 7-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\harrisCorner.v" Line 64: Size mismatch in connection of port <In1>. Formal port size is 7-bit while actual signal size is 8-bit.

Elaborating module <ScanLWindow_blkRAM_adv(block_height=5,block_width=1,frame_width=32'sb01010000000,pixel_depth=8)>.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ScanLWindow_blkRAM.v" Line 55: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ScanLWindow_blkRAM.v" Line 82: Result of 16-bit expression is truncated to fit in 8-bit target.
Going to vhdl side to elaborate module blkRAM_W32D640_SP
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ScanLWindow_blkRAM.v" Line 109: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ScanLWindow_blkRAM.v" Line 118: Result of 16-bit expression is truncated to fit in 8-bit target.

Elaborating module <MFP_AdderTree(data_depth=13,ArrL=5,isUnsigned=0,pipeInterval=999)>.

Elaborating module <MFP_Adder(In1W=13,In2W=13,OutW=13,isUnsigned=0)>.

Elaborating module <MFP_RegOWire(dataW=13,levelIdx=0,regInterval=999)>.

Elaborating module <MFP_AdderTree(data_depth=13,ArrL=32'sb010,levelIdx=1,pipeInterval=999,isUnsigned=0)>.

Elaborating module <MFP_RegOWire(dataW=13,levelIdx=1,regInterval=999)>.

Elaborating module <MFP_AdderTree(data_depth=13,ArrL=32'sb011,levelIdx=1,pipeInterval=999,isUnsigned=0)>.

Elaborating module <MFP_AdderTree(data_depth=13,ArrL=32'sb010,levelIdx=2,pipeInterval=999,isUnsigned=0)>.

Elaborating module <MFP_RegOWire(dataW=13,levelIdx=2,regInterval=999)>.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\harrisCorner.v" Line 158: Result of 78-bit expression is truncated to fit in 65-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\harrisCorner.v" Line 159: Result of 78-bit expression is truncated to fit in 65-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\harrisCorner.v" Line 160: Result of 78-bit expression is truncated to fit in 65-bit target.

Elaborating module <MFP_Saturate(InW=15,OutW=12,isUnsigned=0)>.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\MFixPoint_ToolBox\/MFixPointBasic.v" Line 217: Result of 32-bit expression is truncated to fit in 12-bit target.

Elaborating module <MFP_Round(InW=12,OutW=8,isFloor=1,isUnsigned=0)>.

Elaborating module <MFP_Multi(In1W=8,OutW=11,isUnsigned=0)>.

Elaborating module <MFP_Round(InW=15,OutW=11,isFloor=1,Saturate=0,isUnsigned=0)>.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\harrisCorner.v" Line 230: Size mismatch in connection of port <In2>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\harrisCorner.v" Line 241: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 84: Result of 80-bit expression is truncated to fit in 72-bit target.

Elaborating module <MFP_Multi(In1W=8,In2W=9,OutW=9,isUnsigned=0)>.

Elaborating module <MFP_Round(InW=16,OutW=9,isFloor=1,Saturate=0,isUnsigned=0)>.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 103: Size mismatch in connection of port <In2>. Formal port size is 9-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 103: Size mismatch in connection of port <In2>. Formal port size is 9-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 103: Size mismatch in connection of port <In2>. Formal port size is 9-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 103: Size mismatch in connection of port <In2>. Formal port size is 9-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:634 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\octaveModule.v" Line 81: Net <rst_p> does not have a driver.
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 218: Size mismatch in connection of port <X>. Formal port size is 10-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 220: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 222: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <ScanLWindow_blkRAM_adv(block_height=3,block_width=3,frame_width=640,pixel_depth=8)>.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ScanLWindow_blkRAM.v" Line 55: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ScanLWindow_blkRAM.v" Line 82: Result of 32-bit expression is truncated to fit in 24-bit target.
Going to vhdl side to elaborate module blkRAM_W32D640_SP
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ScanLWindow_blkRAM.v" Line 109: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\ScanLWindow_blkRAM.v" Line 118: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:634 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" Line 162: Net <GOut[6][7]> does not have a driver.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\VmodCAM_Ref.vhd" Line 190: Assignment to flclk_odivlv ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\VmodCAM_Ref.vhd" Line 194: Assignment to fbrdclkdivlv ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\VmodCAM_Ref.vhd" Line 215: Assignment to cambdvdivlv ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\VmodCAM_Ref.vhd" Line 224: Assignment to fbwrbrst_posedge ignored, since the identifier is never used

Elaborating entity <SysCon> (architecture <Behavioral>) from library <work>.

Elaborating entity <InputSyncV> (architecture <Behavioral>) from library <digilent>.

Elaborating entity <InputSync> (architecture <Behavioral>) from library <digilent>.

Elaborating entity <dcm_fixed> (architecture <xilinx>) from library <work>.

Elaborating entity <dcm_recfg> (architecture <xilinx>) from library <work>.

Elaborating entity <InputSyncV> (architecture <Behavioral>) from library <digilent>.

Elaborating entity <VideoTimingCtl> (architecture <Behavioral>) from library <digilent>.

Elaborating entity <LocalRst> (architecture <Behavioral>) with generics from library <digilent>.

Elaborating entity <FBCtl> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <memc3_wrapper> (architecture <acch>) with generics from library <work>.

Elaborating entity <mcb_raw_wrapper> (architecture <aarch>) with generics from library <work>.
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 577: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 581: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:871 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 620: Using initial value "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" for allzero since it is never assigned
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 3120: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 3408: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 3670: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 3877: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <mcb_soft_calibration_top> (architecture <trans>) with generics from library <work>.

Elaborating entity <mcb_soft_calibration> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:871 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_soft_calibration.vhd" Line 368: Using initial value '1' for start_broadcast since it is never assigned
WARNING:HDLCompiler:1127 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_soft_calibration.vhd" Line 483: Assignment to half_mv_du ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_soft_calibration.vhd" Line 485: Assignment to half_mv_dd ignored, since the identifier is never used

Elaborating entity <iodrp_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\iodrp_controller.vhd" Line 352. Case statement is complete. others clause is never selected

Elaborating entity <iodrp_mcb_controller> (architecture <trans>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\iodrp_mcb_controller.vhd" Line 443: bit_cnt7 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\iodrp_mcb_controller.vhd" Line 467: bit_cnt7 should be on the sensitivity list of the process
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_soft_calibration.vhd" Line 559: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_soft_calibration.vhd" Line 773: Assignment to mcb_uodatavalid_u ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_soft_calibration.vhd" Line 817: Assignment to iodrpctrlr_use_bkst ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_soft_calibration_top.vhd" Line 376: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 6887: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 6918: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 6919: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 6944: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 6945: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 6969: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 6980: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 6981: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 6985: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\mcb_raw_wrapper.vhd" Line 6986: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\FBCtl.vhd" Line 919: Assignment to int_rd_mode ignored, since the identifier is never used
INFO:HDLCompiler:679 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\FBCtl.vhd" Line 998. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\FBCtl.vhd" Line 1086: p0_cmd_full should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\FBCtl.vhd" Line 1093. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\FBCtl.vhd" Line 1258. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\FBCtl.vhd" Line 1407. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\FBCtl.vhd" Line 629: Net <p2_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\FBCtl.vhd" Line 630: Net <p2_rd_en> does not have a driver.

Elaborating entity <DVITransmitter> (architecture <Behavioral>) from library <digilent>.

Elaborating entity <TMDSEncoder> (architecture <Behavioral>) from library <digilent>.

Elaborating entity <SerializerN_1> (architecture <Behavioral>) with generics from library <digilent>.

Elaborating entity <CamCtl> (architecture <Behavioral>) from library <work>.

Elaborating entity <TWICtl> (architecture <Behavioral>) with generics from library <digilent>.
WARNING:HDLCompiler:1127 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\remote_sources\_\lib\digilent\TWICtl.vhd" Line 163: Assignment to fstop ignored, since the identifier is never used
INFO:HDLCompiler:679 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\remote_sources\_\lib\digilent\TWICtl.vhd" Line 342. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\remote_sources\_\lib\digilent\TWICtl.vhd" Line 375. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\remote_sources\_\lib\digilent\TWICtl.vhd" Line 393. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\remote_sources\_\lib\digilent\TWICtl.vhd" Line 411. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\remote_sources\_\lib\digilent\TWICtl.vhd" Line 429. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\CamCtl.vhd" Line 464. Case statement is complete. others clause is never selected
WARNING:Xst:2972 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\MFixPoint_ToolBox\MFixPointMAC.v" line 95. All outputs of instance <RoW> of block <MFP_RegOWire> are unconnected in block <MFP_MAC_par_1>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\MFixPoint_ToolBox\MFixPointMAC.v" line 95. All outputs of instance <RoW> of block <MFP_RegOWire> are unconnected in block <MFP_MAC_par_2>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VmodCAM_Ref>.
    Related source file is "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\VmodCAM_Ref.vhd".
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
    Set property "S = TRUE" for signal <CAMA_PCLK_I>.
    Set property "S = TRUE" for signal <CAMB_PCLK_I>.
    Set property "S = TRUE" for signal <dummy_t>.
INFO:Xst:3210 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\VmodCAM_Ref.vhd" line 246: Output port <RSEL_O> of the instance <Inst_SysCon> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\VmodCAM_Ref.vhd" line 246: Output port <SW_O> of the instance <Inst_SysCon> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\VmodCAM_Ref.vhd" line 246: Output port <CLK_O> of the instance <Inst_SysCon> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\VmodCAM_Ref.vhd" line 277: Output port <HCNT_O> of the instance <Inst_VideoTimingCtl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\VmodCAM_Ref.vhd" line 277: Output port <VCNT_O> of the instance <Inst_VideoTimingCtl> is unconnected or connected to loadless signal.
    Set property "INCREMENTAL_SYNTHESIS = yes".
    Summary:
	no macro.
Unit <VmodCAM_Ref> synthesized.

Synthesizing Unit <hijacker>.
    Related source file is "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v".
    Set property "INCREMENTAL_SYNTHESIS = yes".
        CameraDataDepth = 16
        ImageW = 640
        ImageH = 480
        dispLevel = 32
        DataDepth = 16
        SGMDataDepth = 6
WARNING:Xst:647 - Input <DIx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW_I<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CamADV> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FbWrARst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" line 63: Output port <dat_i> of the instance <SPI_S1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" line 63: Output port <accep_dat_o> of the instance <SPI_S1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Program\MYPRJ~1\HG_Sync\FPGA\SIFT\source\hijacker.v" line 63: Output port <rdy> of the instance <SPI_S1> is unconnected or connected to loadless signal.
