$date
	Thu Jul 29 21:33:04 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module byte_register $end
$var wire 1 ! clk $end
$var wire 8 " data [7:0] $end
$var wire 1 # enable_in $end
$var wire 1 $ enable_out $end
$var wire 1 % reset $end
$var wire 8 & out [7:0] $end
$scope module sb[0] $end
$var wire 1 ! clk $end
$var wire 1 ' data $end
$var wire 1 # enable_in $end
$var wire 1 $ enable_out $end
$var wire 1 % reset $end
$var wire 1 ( q_bar $end
$var wire 1 ) q $end
$var wire 1 * out $end
$scope module dff $end
$var wire 1 % clear $end
$var wire 1 ! clk $end
$var wire 1 + d $end
$var wire 1 , preset $end
$var wire 1 ( q_bar $end
$var wire 1 ) q $end
$var wire 1 - master_q_bar $end
$var wire 1 . master_q $end
$scope module master_gsr $end
$var wire 1 % clear $end
$var wire 1 ! enable $end
$var wire 1 , preset $end
$var wire 1 / reset $end
$var wire 1 + set $end
$var wire 1 - q_bar $end
$var wire 1 . q $end
$scope module sr $end
$var wire 1 % clear $end
$var wire 1 , preset $end
$var wire 1 . q $end
$var wire 1 - q_bar $end
$var wire 1 0 reset $end
$var wire 1 1 set $end
$upscope $end
$upscope $end
$scope module slave_gsr $end
$var wire 1 % clear $end
$var wire 1 2 enable $end
$var wire 1 , preset $end
$var wire 1 - reset $end
$var wire 1 . set $end
$var wire 1 ( q_bar $end
$var wire 1 ) q $end
$scope module sr $end
$var wire 1 % clear $end
$var wire 1 , preset $end
$var wire 1 ) q $end
$var wire 1 ( q_bar $end
$var wire 1 3 reset $end
$var wire 1 4 set $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module sb[1] $end
$var wire 1 ! clk $end
$var wire 1 5 data $end
$var wire 1 # enable_in $end
$var wire 1 $ enable_out $end
$var wire 1 % reset $end
$var wire 1 6 q_bar $end
$var wire 1 7 q $end
$var wire 1 8 out $end
$scope module dff $end
$var wire 1 % clear $end
$var wire 1 ! clk $end
$var wire 1 9 d $end
$var wire 1 : preset $end
$var wire 1 6 q_bar $end
$var wire 1 7 q $end
$var wire 1 ; master_q_bar $end
$var wire 1 < master_q $end
$scope module master_gsr $end
$var wire 1 % clear $end
$var wire 1 ! enable $end
$var wire 1 : preset $end
$var wire 1 = reset $end
$var wire 1 9 set $end
$var wire 1 ; q_bar $end
$var wire 1 < q $end
$scope module sr $end
$var wire 1 % clear $end
$var wire 1 : preset $end
$var wire 1 < q $end
$var wire 1 ; q_bar $end
$var wire 1 > reset $end
$var wire 1 ? set $end
$upscope $end
$upscope $end
$scope module slave_gsr $end
$var wire 1 % clear $end
$var wire 1 @ enable $end
$var wire 1 : preset $end
$var wire 1 ; reset $end
$var wire 1 < set $end
$var wire 1 6 q_bar $end
$var wire 1 7 q $end
$scope module sr $end
$var wire 1 % clear $end
$var wire 1 : preset $end
$var wire 1 7 q $end
$var wire 1 6 q_bar $end
$var wire 1 A reset $end
$var wire 1 B set $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module sb[2] $end
$var wire 1 ! clk $end
$var wire 1 C data $end
$var wire 1 # enable_in $end
$var wire 1 $ enable_out $end
$var wire 1 % reset $end
$var wire 1 D q_bar $end
$var wire 1 E q $end
$var wire 1 F out $end
$scope module dff $end
$var wire 1 % clear $end
$var wire 1 ! clk $end
$var wire 1 G d $end
$var wire 1 H preset $end
$var wire 1 D q_bar $end
$var wire 1 E q $end
$var wire 1 I master_q_bar $end
$var wire 1 J master_q $end
$scope module master_gsr $end
$var wire 1 % clear $end
$var wire 1 ! enable $end
$var wire 1 H preset $end
$var wire 1 K reset $end
$var wire 1 G set $end
$var wire 1 I q_bar $end
$var wire 1 J q $end
$scope module sr $end
$var wire 1 % clear $end
$var wire 1 H preset $end
$var wire 1 J q $end
$var wire 1 I q_bar $end
$var wire 1 L reset $end
$var wire 1 M set $end
$upscope $end
$upscope $end
$scope module slave_gsr $end
$var wire 1 % clear $end
$var wire 1 N enable $end
$var wire 1 H preset $end
$var wire 1 I reset $end
$var wire 1 J set $end
$var wire 1 D q_bar $end
$var wire 1 E q $end
$scope module sr $end
$var wire 1 % clear $end
$var wire 1 H preset $end
$var wire 1 E q $end
$var wire 1 D q_bar $end
$var wire 1 O reset $end
$var wire 1 P set $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module sb[3] $end
$var wire 1 ! clk $end
$var wire 1 Q data $end
$var wire 1 # enable_in $end
$var wire 1 $ enable_out $end
$var wire 1 % reset $end
$var wire 1 R q_bar $end
$var wire 1 S q $end
$var wire 1 T out $end
$scope module dff $end
$var wire 1 % clear $end
$var wire 1 ! clk $end
$var wire 1 U d $end
$var wire 1 V preset $end
$var wire 1 R q_bar $end
$var wire 1 S q $end
$var wire 1 W master_q_bar $end
$var wire 1 X master_q $end
$scope module master_gsr $end
$var wire 1 % clear $end
$var wire 1 ! enable $end
$var wire 1 V preset $end
$var wire 1 Y reset $end
$var wire 1 U set $end
$var wire 1 W q_bar $end
$var wire 1 X q $end
$scope module sr $end
$var wire 1 % clear $end
$var wire 1 V preset $end
$var wire 1 X q $end
$var wire 1 W q_bar $end
$var wire 1 Z reset $end
$var wire 1 [ set $end
$upscope $end
$upscope $end
$scope module slave_gsr $end
$var wire 1 % clear $end
$var wire 1 \ enable $end
$var wire 1 V preset $end
$var wire 1 W reset $end
$var wire 1 X set $end
$var wire 1 R q_bar $end
$var wire 1 S q $end
$scope module sr $end
$var wire 1 % clear $end
$var wire 1 V preset $end
$var wire 1 S q $end
$var wire 1 R q_bar $end
$var wire 1 ] reset $end
$var wire 1 ^ set $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module sb[4] $end
$var wire 1 ! clk $end
$var wire 1 _ data $end
$var wire 1 # enable_in $end
$var wire 1 $ enable_out $end
$var wire 1 % reset $end
$var wire 1 ` q_bar $end
$var wire 1 a q $end
$var wire 1 b out $end
$scope module dff $end
$var wire 1 % clear $end
$var wire 1 ! clk $end
$var wire 1 c d $end
$var wire 1 d preset $end
$var wire 1 ` q_bar $end
$var wire 1 a q $end
$var wire 1 e master_q_bar $end
$var wire 1 f master_q $end
$scope module master_gsr $end
$var wire 1 % clear $end
$var wire 1 ! enable $end
$var wire 1 d preset $end
$var wire 1 g reset $end
$var wire 1 c set $end
$var wire 1 e q_bar $end
$var wire 1 f q $end
$scope module sr $end
$var wire 1 % clear $end
$var wire 1 d preset $end
$var wire 1 f q $end
$var wire 1 e q_bar $end
$var wire 1 h reset $end
$var wire 1 i set $end
$upscope $end
$upscope $end
$scope module slave_gsr $end
$var wire 1 % clear $end
$var wire 1 j enable $end
$var wire 1 d preset $end
$var wire 1 e reset $end
$var wire 1 f set $end
$var wire 1 ` q_bar $end
$var wire 1 a q $end
$scope module sr $end
$var wire 1 % clear $end
$var wire 1 d preset $end
$var wire 1 a q $end
$var wire 1 ` q_bar $end
$var wire 1 k reset $end
$var wire 1 l set $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module sb[5] $end
$var wire 1 ! clk $end
$var wire 1 m data $end
$var wire 1 # enable_in $end
$var wire 1 $ enable_out $end
$var wire 1 % reset $end
$var wire 1 n q_bar $end
$var wire 1 o q $end
$var wire 1 p out $end
$scope module dff $end
$var wire 1 % clear $end
$var wire 1 ! clk $end
$var wire 1 q d $end
$var wire 1 r preset $end
$var wire 1 n q_bar $end
$var wire 1 o q $end
$var wire 1 s master_q_bar $end
$var wire 1 t master_q $end
$scope module master_gsr $end
$var wire 1 % clear $end
$var wire 1 ! enable $end
$var wire 1 r preset $end
$var wire 1 u reset $end
$var wire 1 q set $end
$var wire 1 s q_bar $end
$var wire 1 t q $end
$scope module sr $end
$var wire 1 % clear $end
$var wire 1 r preset $end
$var wire 1 t q $end
$var wire 1 s q_bar $end
$var wire 1 v reset $end
$var wire 1 w set $end
$upscope $end
$upscope $end
$scope module slave_gsr $end
$var wire 1 % clear $end
$var wire 1 x enable $end
$var wire 1 r preset $end
$var wire 1 s reset $end
$var wire 1 t set $end
$var wire 1 n q_bar $end
$var wire 1 o q $end
$scope module sr $end
$var wire 1 % clear $end
$var wire 1 r preset $end
$var wire 1 o q $end
$var wire 1 n q_bar $end
$var wire 1 y reset $end
$var wire 1 z set $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module sb[6] $end
$var wire 1 ! clk $end
$var wire 1 { data $end
$var wire 1 # enable_in $end
$var wire 1 $ enable_out $end
$var wire 1 % reset $end
$var wire 1 | q_bar $end
$var wire 1 } q $end
$var wire 1 ~ out $end
$scope module dff $end
$var wire 1 % clear $end
$var wire 1 ! clk $end
$var wire 1 !" d $end
$var wire 1 "" preset $end
$var wire 1 | q_bar $end
$var wire 1 } q $end
$var wire 1 #" master_q_bar $end
$var wire 1 $" master_q $end
$scope module master_gsr $end
$var wire 1 % clear $end
$var wire 1 ! enable $end
$var wire 1 "" preset $end
$var wire 1 %" reset $end
$var wire 1 !" set $end
$var wire 1 #" q_bar $end
$var wire 1 $" q $end
$scope module sr $end
$var wire 1 % clear $end
$var wire 1 "" preset $end
$var wire 1 $" q $end
$var wire 1 #" q_bar $end
$var wire 1 &" reset $end
$var wire 1 '" set $end
$upscope $end
$upscope $end
$scope module slave_gsr $end
$var wire 1 % clear $end
$var wire 1 (" enable $end
$var wire 1 "" preset $end
$var wire 1 #" reset $end
$var wire 1 $" set $end
$var wire 1 | q_bar $end
$var wire 1 } q $end
$scope module sr $end
$var wire 1 % clear $end
$var wire 1 "" preset $end
$var wire 1 } q $end
$var wire 1 | q_bar $end
$var wire 1 )" reset $end
$var wire 1 *" set $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module sb[7] $end
$var wire 1 ! clk $end
$var wire 1 +" data $end
$var wire 1 # enable_in $end
$var wire 1 $ enable_out $end
$var wire 1 % reset $end
$var wire 1 ," q_bar $end
$var wire 1 -" q $end
$var wire 1 ." out $end
$scope module dff $end
$var wire 1 % clear $end
$var wire 1 ! clk $end
$var wire 1 /" d $end
$var wire 1 0" preset $end
$var wire 1 ," q_bar $end
$var wire 1 -" q $end
$var wire 1 1" master_q_bar $end
$var wire 1 2" master_q $end
$scope module master_gsr $end
$var wire 1 % clear $end
$var wire 1 ! enable $end
$var wire 1 0" preset $end
$var wire 1 3" reset $end
$var wire 1 /" set $end
$var wire 1 1" q_bar $end
$var wire 1 2" q $end
$scope module sr $end
$var wire 1 % clear $end
$var wire 1 0" preset $end
$var wire 1 2" q $end
$var wire 1 1" q_bar $end
$var wire 1 4" reset $end
$var wire 1 5" set $end
$upscope $end
$upscope $end
$scope module slave_gsr $end
$var wire 1 % clear $end
$var wire 1 6" enable $end
$var wire 1 0" preset $end
$var wire 1 1" reset $end
$var wire 1 2" set $end
$var wire 1 ," q_bar $end
$var wire 1 -" q $end
$scope module sr $end
$var wire 1 % clear $end
$var wire 1 0" preset $end
$var wire 1 -" q $end
$var wire 1 ," q_bar $end
$var wire 1 7" reset $end
$var wire 1 8" set $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module counter $end
$var wire 1 9" clk $end
$var wire 8 :" limit [7:0] $end
$var wire 1 ;" reset $end
$var wire 8 <" n [7:0] $end
$var wire 8 =" count_p [7:0] $end
$var wire 8 >" count_bar [7:0] $end
$var wire 8 ?" count [7:0] $end
$var wire 1 @" carry $end
$scope module a $end
$var wire 8 A" a [7:0] $end
$var wire 8 B" b [7:0] $end
$var wire 8 C" cout [7:0] $end
$var wire 1 @" carry $end
$var wire 8 D" c [7:0] $end
$scope module sba0 $end
$var wire 1 E" a $end
$var wire 1 F" b $end
$var wire 1 G" c $end
$var wire 1 H" cin $end
$var wire 1 I" cout $end
$upscope $end
$scope module sba1 $end
$var wire 1 J" a $end
$var wire 1 K" b $end
$var wire 1 L" c $end
$var wire 1 M" cin $end
$var wire 1 N" cout $end
$upscope $end
$scope module sba2 $end
$var wire 1 O" a $end
$var wire 1 P" b $end
$var wire 1 Q" c $end
$var wire 1 R" cin $end
$var wire 1 S" cout $end
$upscope $end
$scope module sba3 $end
$var wire 1 T" a $end
$var wire 1 U" b $end
$var wire 1 V" c $end
$var wire 1 W" cin $end
$var wire 1 X" cout $end
$upscope $end
$scope module sba4 $end
$var wire 1 Y" a $end
$var wire 1 Z" b $end
$var wire 1 [" c $end
$var wire 1 \" cin $end
$var wire 1 ]" cout $end
$upscope $end
$scope module sba5 $end
$var wire 1 ^" a $end
$var wire 1 _" b $end
$var wire 1 `" c $end
$var wire 1 a" cin $end
$var wire 1 b" cout $end
$upscope $end
$scope module sba6 $end
$var wire 1 c" a $end
$var wire 1 d" b $end
$var wire 1 e" c $end
$var wire 1 f" cin $end
$var wire 1 g" cout $end
$upscope $end
$scope module sba7 $end
$var wire 1 h" a $end
$var wire 1 i" b $end
$var wire 1 j" c $end
$var wire 1 k" cin $end
$var wire 1 @" cout $end
$upscope $end
$upscope $end
$scope module dff[0] $end
$var wire 1 ;" clear $end
$var wire 1 9" clk $end
$var wire 1 l" d $end
$var wire 1 m" preset $end
$var wire 1 n" q_bar $end
$var wire 1 o" q $end
$var wire 1 p" master_q_bar $end
$var wire 1 q" master_q $end
$scope module master_gsr $end
$var wire 1 ;" clear $end
$var wire 1 9" enable $end
$var wire 1 m" preset $end
$var wire 1 r" reset $end
$var wire 1 l" set $end
$var wire 1 p" q_bar $end
$var wire 1 q" q $end
$scope module sr $end
$var wire 1 ;" clear $end
$var wire 1 m" preset $end
$var wire 1 q" q $end
$var wire 1 p" q_bar $end
$var wire 1 s" reset $end
$var wire 1 t" set $end
$upscope $end
$upscope $end
$scope module slave_gsr $end
$var wire 1 ;" clear $end
$var wire 1 u" enable $end
$var wire 1 m" preset $end
$var wire 1 p" reset $end
$var wire 1 q" set $end
$var wire 1 n" q_bar $end
$var wire 1 o" q $end
$scope module sr $end
$var wire 1 ;" clear $end
$var wire 1 m" preset $end
$var wire 1 o" q $end
$var wire 1 n" q_bar $end
$var wire 1 v" reset $end
$var wire 1 w" set $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff[1] $end
$var wire 1 ;" clear $end
$var wire 1 9" clk $end
$var wire 1 x" d $end
$var wire 1 m" preset $end
$var wire 1 y" q_bar $end
$var wire 1 z" q $end
$var wire 1 {" master_q_bar $end
$var wire 1 |" master_q $end
$scope module master_gsr $end
$var wire 1 ;" clear $end
$var wire 1 9" enable $end
$var wire 1 m" preset $end
$var wire 1 }" reset $end
$var wire 1 x" set $end
$var wire 1 {" q_bar $end
$var wire 1 |" q $end
$scope module sr $end
$var wire 1 ;" clear $end
$var wire 1 m" preset $end
$var wire 1 |" q $end
$var wire 1 {" q_bar $end
$var wire 1 ~" reset $end
$var wire 1 !# set $end
$upscope $end
$upscope $end
$scope module slave_gsr $end
$var wire 1 ;" clear $end
$var wire 1 "# enable $end
$var wire 1 m" preset $end
$var wire 1 {" reset $end
$var wire 1 |" set $end
$var wire 1 y" q_bar $end
$var wire 1 z" q $end
$scope module sr $end
$var wire 1 ;" clear $end
$var wire 1 m" preset $end
$var wire 1 z" q $end
$var wire 1 y" q_bar $end
$var wire 1 ## reset $end
$var wire 1 $# set $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff[2] $end
$var wire 1 ;" clear $end
$var wire 1 9" clk $end
$var wire 1 %# d $end
$var wire 1 m" preset $end
$var wire 1 &# q_bar $end
$var wire 1 '# q $end
$var wire 1 (# master_q_bar $end
$var wire 1 )# master_q $end
$scope module master_gsr $end
$var wire 1 ;" clear $end
$var wire 1 9" enable $end
$var wire 1 m" preset $end
$var wire 1 *# reset $end
$var wire 1 %# set $end
$var wire 1 (# q_bar $end
$var wire 1 )# q $end
$scope module sr $end
$var wire 1 ;" clear $end
$var wire 1 m" preset $end
$var wire 1 )# q $end
$var wire 1 (# q_bar $end
$var wire 1 +# reset $end
$var wire 1 ,# set $end
$upscope $end
$upscope $end
$scope module slave_gsr $end
$var wire 1 ;" clear $end
$var wire 1 -# enable $end
$var wire 1 m" preset $end
$var wire 1 (# reset $end
$var wire 1 )# set $end
$var wire 1 &# q_bar $end
$var wire 1 '# q $end
$scope module sr $end
$var wire 1 ;" clear $end
$var wire 1 m" preset $end
$var wire 1 '# q $end
$var wire 1 &# q_bar $end
$var wire 1 .# reset $end
$var wire 1 /# set $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff[3] $end
$var wire 1 ;" clear $end
$var wire 1 9" clk $end
$var wire 1 0# d $end
$var wire 1 m" preset $end
$var wire 1 1# q_bar $end
$var wire 1 2# q $end
$var wire 1 3# master_q_bar $end
$var wire 1 4# master_q $end
$scope module master_gsr $end
$var wire 1 ;" clear $end
$var wire 1 9" enable $end
$var wire 1 m" preset $end
$var wire 1 5# reset $end
$var wire 1 0# set $end
$var wire 1 3# q_bar $end
$var wire 1 4# q $end
$scope module sr $end
$var wire 1 ;" clear $end
$var wire 1 m" preset $end
$var wire 1 4# q $end
$var wire 1 3# q_bar $end
$var wire 1 6# reset $end
$var wire 1 7# set $end
$upscope $end
$upscope $end
$scope module slave_gsr $end
$var wire 1 ;" clear $end
$var wire 1 8# enable $end
$var wire 1 m" preset $end
$var wire 1 3# reset $end
$var wire 1 4# set $end
$var wire 1 1# q_bar $end
$var wire 1 2# q $end
$scope module sr $end
$var wire 1 ;" clear $end
$var wire 1 m" preset $end
$var wire 1 2# q $end
$var wire 1 1# q_bar $end
$var wire 1 9# reset $end
$var wire 1 :# set $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff[4] $end
$var wire 1 ;" clear $end
$var wire 1 9" clk $end
$var wire 1 ;# d $end
$var wire 1 m" preset $end
$var wire 1 <# q_bar $end
$var wire 1 =# q $end
$var wire 1 ># master_q_bar $end
$var wire 1 ?# master_q $end
$scope module master_gsr $end
$var wire 1 ;" clear $end
$var wire 1 9" enable $end
$var wire 1 m" preset $end
$var wire 1 @# reset $end
$var wire 1 ;# set $end
$var wire 1 ># q_bar $end
$var wire 1 ?# q $end
$scope module sr $end
$var wire 1 ;" clear $end
$var wire 1 m" preset $end
$var wire 1 ?# q $end
$var wire 1 ># q_bar $end
$var wire 1 A# reset $end
$var wire 1 B# set $end
$upscope $end
$upscope $end
$scope module slave_gsr $end
$var wire 1 ;" clear $end
$var wire 1 C# enable $end
$var wire 1 m" preset $end
$var wire 1 ># reset $end
$var wire 1 ?# set $end
$var wire 1 <# q_bar $end
$var wire 1 =# q $end
$scope module sr $end
$var wire 1 ;" clear $end
$var wire 1 m" preset $end
$var wire 1 =# q $end
$var wire 1 <# q_bar $end
$var wire 1 D# reset $end
$var wire 1 E# set $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff[5] $end
$var wire 1 ;" clear $end
$var wire 1 9" clk $end
$var wire 1 F# d $end
$var wire 1 m" preset $end
$var wire 1 G# q_bar $end
$var wire 1 H# q $end
$var wire 1 I# master_q_bar $end
$var wire 1 J# master_q $end
$scope module master_gsr $end
$var wire 1 ;" clear $end
$var wire 1 9" enable $end
$var wire 1 m" preset $end
$var wire 1 K# reset $end
$var wire 1 F# set $end
$var wire 1 I# q_bar $end
$var wire 1 J# q $end
$scope module sr $end
$var wire 1 ;" clear $end
$var wire 1 m" preset $end
$var wire 1 J# q $end
$var wire 1 I# q_bar $end
$var wire 1 L# reset $end
$var wire 1 M# set $end
$upscope $end
$upscope $end
$scope module slave_gsr $end
$var wire 1 ;" clear $end
$var wire 1 N# enable $end
$var wire 1 m" preset $end
$var wire 1 I# reset $end
$var wire 1 J# set $end
$var wire 1 G# q_bar $end
$var wire 1 H# q $end
$scope module sr $end
$var wire 1 ;" clear $end
$var wire 1 m" preset $end
$var wire 1 H# q $end
$var wire 1 G# q_bar $end
$var wire 1 O# reset $end
$var wire 1 P# set $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff[6] $end
$var wire 1 ;" clear $end
$var wire 1 9" clk $end
$var wire 1 Q# d $end
$var wire 1 m" preset $end
$var wire 1 R# q_bar $end
$var wire 1 S# q $end
$var wire 1 T# master_q_bar $end
$var wire 1 U# master_q $end
$scope module master_gsr $end
$var wire 1 ;" clear $end
$var wire 1 9" enable $end
$var wire 1 m" preset $end
$var wire 1 V# reset $end
$var wire 1 Q# set $end
$var wire 1 T# q_bar $end
$var wire 1 U# q $end
$scope module sr $end
$var wire 1 ;" clear $end
$var wire 1 m" preset $end
$var wire 1 U# q $end
$var wire 1 T# q_bar $end
$var wire 1 W# reset $end
$var wire 1 X# set $end
$upscope $end
$upscope $end
$scope module slave_gsr $end
$var wire 1 ;" clear $end
$var wire 1 Y# enable $end
$var wire 1 m" preset $end
$var wire 1 T# reset $end
$var wire 1 U# set $end
$var wire 1 R# q_bar $end
$var wire 1 S# q $end
$scope module sr $end
$var wire 1 ;" clear $end
$var wire 1 m" preset $end
$var wire 1 S# q $end
$var wire 1 R# q_bar $end
$var wire 1 Z# reset $end
$var wire 1 [# set $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff[7] $end
$var wire 1 ;" clear $end
$var wire 1 9" clk $end
$var wire 1 \# d $end
$var wire 1 m" preset $end
$var wire 1 ]# q_bar $end
$var wire 1 ^# q $end
$var wire 1 _# master_q_bar $end
$var wire 1 `# master_q $end
$scope module master_gsr $end
$var wire 1 ;" clear $end
$var wire 1 9" enable $end
$var wire 1 m" preset $end
$var wire 1 a# reset $end
$var wire 1 \# set $end
$var wire 1 _# q_bar $end
$var wire 1 `# q $end
$scope module sr $end
$var wire 1 ;" clear $end
$var wire 1 m" preset $end
$var wire 1 `# q $end
$var wire 1 _# q_bar $end
$var wire 1 b# reset $end
$var wire 1 c# set $end
$upscope $end
$upscope $end
$scope module slave_gsr $end
$var wire 1 ;" clear $end
$var wire 1 d# enable $end
$var wire 1 m" preset $end
$var wire 1 _# reset $end
$var wire 1 `# set $end
$var wire 1 ]# q_bar $end
$var wire 1 ^# q $end
$scope module sr $end
$var wire 1 ;" clear $end
$var wire 1 m" preset $end
$var wire 1 ^# q $end
$var wire 1 ]# q_bar $end
$var wire 1 e# reset $end
$var wire 1 f# set $end
$upscope $end
$upscope $end
$upscope $end
$scope module m $end
$var wire 8 g# a [7:0] $end
$var wire 8 h# b [7:0] $end
$var wire 1 i# sel $end
$var wire 8 j# out [7:0] $end
$scope module mux[0] $end
$var wire 1 k# a $end
$var wire 1 l# b $end
$var wire 1 m# out $end
$var wire 1 i# sel $end
$upscope $end
$scope module mux[1] $end
$var wire 1 n# a $end
$var wire 1 o# b $end
$var wire 1 p# out $end
$var wire 1 i# sel $end
$upscope $end
$scope module mux[2] $end
$var wire 1 q# a $end
$var wire 1 r# b $end
$var wire 1 s# out $end
$var wire 1 i# sel $end
$upscope $end
$scope module mux[3] $end
$var wire 1 t# a $end
$var wire 1 u# b $end
$var wire 1 v# out $end
$var wire 1 i# sel $end
$upscope $end
$scope module mux[4] $end
$var wire 1 w# a $end
$var wire 1 x# b $end
$var wire 1 y# out $end
$var wire 1 i# sel $end
$upscope $end
$scope module mux[5] $end
$var wire 1 z# a $end
$var wire 1 {# b $end
$var wire 1 |# out $end
$var wire 1 i# sel $end
$upscope $end
$scope module mux[6] $end
$var wire 1 }# a $end
$var wire 1 ~# b $end
$var wire 1 !$ out $end
$var wire 1 i# sel $end
$upscope $end
$scope module mux[7] $end
$var wire 1 "$ a $end
$var wire 1 #$ b $end
$var wire 1 $$ out $end
$var wire 1 i# sel $end
$upscope $end
$upscope $end
$upscope $end
$scope module testbench $end
$var wire 1 %$ sign $end
$var wire 8 &$ c [7:0] $end
$var reg 8 '$ a [7:0] $end
$var reg 8 ($ b [7:0] $end
$scope module s $end
$var wire 8 )$ a [7:0] $end
$var wire 8 *$ b [7:0] $end
$var wire 1 %$ sign $end
$var wire 1 +$ carry $end
$var wire 8 ,$ c [7:0] $end
$var wire 8 -$ b_p [7:0] $end
$scope module a0 $end
$var wire 8 .$ a [7:0] $end
$var wire 8 /$ b [7:0] $end
$var wire 8 0$ cout [7:0] $end
$var wire 1 +$ carry $end
$var wire 8 1$ c [7:0] $end
$scope module sba0 $end
$var wire 1 2$ a $end
$var wire 1 3$ b $end
$var wire 1 4$ c $end
$var wire 1 5$ cin $end
$var wire 1 6$ cout $end
$upscope $end
$scope module sba1 $end
$var wire 1 7$ a $end
$var wire 1 8$ b $end
$var wire 1 9$ c $end
$var wire 1 :$ cin $end
$var wire 1 ;$ cout $end
$upscope $end
$scope module sba2 $end
$var wire 1 <$ a $end
$var wire 1 =$ b $end
$var wire 1 >$ c $end
$var wire 1 ?$ cin $end
$var wire 1 @$ cout $end
$upscope $end
$scope module sba3 $end
$var wire 1 A$ a $end
$var wire 1 B$ b $end
$var wire 1 C$ c $end
$var wire 1 D$ cin $end
$var wire 1 E$ cout $end
$upscope $end
$scope module sba4 $end
$var wire 1 F$ a $end
$var wire 1 G$ b $end
$var wire 1 H$ c $end
$var wire 1 I$ cin $end
$var wire 1 J$ cout $end
$upscope $end
$scope module sba5 $end
$var wire 1 K$ a $end
$var wire 1 L$ b $end
$var wire 1 M$ c $end
$var wire 1 N$ cin $end
$var wire 1 O$ cout $end
$upscope $end
$scope module sba6 $end
$var wire 1 P$ a $end
$var wire 1 Q$ b $end
$var wire 1 R$ c $end
$var wire 1 S$ cin $end
$var wire 1 T$ cout $end
$upscope $end
$scope module sba7 $end
$var wire 1 U$ a $end
$var wire 1 V$ b $end
$var wire 1 W$ c $end
$var wire 1 X$ cin $end
$var wire 1 +$ cout $end
$upscope $end
$upscope $end
$scope module a1 $end
$var wire 8 Y$ a [7:0] $end
$var wire 8 Z$ b [7:0] $end
$var wire 8 [$ cout [7:0] $end
$var wire 1 %$ carry $end
$var wire 8 \$ c [7:0] $end
$scope module sba0 $end
$var wire 1 ]$ a $end
$var wire 1 ^$ b $end
$var wire 1 _$ c $end
$var wire 1 `$ cin $end
$var wire 1 a$ cout $end
$upscope $end
$scope module sba1 $end
$var wire 1 b$ a $end
$var wire 1 c$ b $end
$var wire 1 d$ c $end
$var wire 1 e$ cin $end
$var wire 1 f$ cout $end
$upscope $end
$scope module sba2 $end
$var wire 1 g$ a $end
$var wire 1 h$ b $end
$var wire 1 i$ c $end
$var wire 1 j$ cin $end
$var wire 1 k$ cout $end
$upscope $end
$scope module sba3 $end
$var wire 1 l$ a $end
$var wire 1 m$ b $end
$var wire 1 n$ c $end
$var wire 1 o$ cin $end
$var wire 1 p$ cout $end
$upscope $end
$scope module sba4 $end
$var wire 1 q$ a $end
$var wire 1 r$ b $end
$var wire 1 s$ c $end
$var wire 1 t$ cin $end
$var wire 1 u$ cout $end
$upscope $end
$scope module sba5 $end
$var wire 1 v$ a $end
$var wire 1 w$ b $end
$var wire 1 x$ c $end
$var wire 1 y$ cin $end
$var wire 1 z$ cout $end
$upscope $end
$scope module sba6 $end
$var wire 1 {$ a $end
$var wire 1 |$ b $end
$var wire 1 }$ c $end
$var wire 1 ~$ cin $end
$var wire 1 !% cout $end
$upscope $end
$scope module sba7 $end
$var wire 1 "% a $end
$var wire 1 #% b $end
$var wire 1 $% c $end
$var wire 1 %% cin $end
$var wire 1 %$ cout $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%%
1$%
0#%
0"%
1!%
1~$
1}$
1|$
1{$
1z$
1y$
0x$
0w$
1v$
1u$
1t$
0s$
1r$
0q$
1p$
1o$
0n$
0m$
1l$
1k$
1j$
0i$
0h$
1g$
1f$
1e$
1d$
1c$
1b$
1a$
0`$
0_$
1^$
1]$
b11000010 \$
bz1111111 [$
b1010011 Z$
b1101111 Y$
0X$
0W$
0V$
0U$
0T$
0S$
1R$
0Q$
1P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
1H$
0G$
1F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
19$
08$
17$
06$
05$
14$
13$
02$
b1010011 1$
bz0000000 0$
b1 /$
b1010010 .$
b1010011 -$
b11000010 ,$
0+$
b10101101 *$
b1101111 )$
b10101101 ($
b1101111 '$
b11000010 &$
0%$
x$$
x#$
0"$
x!$
x~#
0}#
x|#
x{#
0z#
xy#
xx#
0w#
xv#
xu#
0t#
xs#
xr#
0q#
xp#
xo#
0n#
xm#
xl#
0k#
bx j#
xi#
bx h#
b0 g#
xf#
xe#
zd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
zY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
zN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
zC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
z8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
z-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
z"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
zu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
1m"
xl"
xk"
xj"
0i"
xh"
xg"
xf"
xe"
0d"
xc"
xb"
xa"
x`"
0_"
x^"
x]"
x\"
x["
0Z"
xY"
xX"
xW"
xV"
0U"
xT"
xS"
xR"
xQ"
0P"
xO"
xN"
xM"
xL"
0K"
xJ"
xI"
0H"
xG"
1F"
xE"
bx D"
bzxxxxxxx C"
b1 B"
bx A"
x@"
bx ?"
bx >"
bx ="
bx <"
z;"
bz :"
z9"
x8"
x7"
z6"
x5"
x4"
x3"
x2"
x1"
10"
x/"
x."
x-"
x,"
z+"
x*"
x)"
z("
x'"
x&"
x%"
x$"
x#"
1""
x!"
x~
x}
x|
z{
xz
xy
zx
xw
xv
xu
xt
xs
1r
xq
xp
xo
xn
zm
xl
xk
zj
xi
xh
xg
xf
xe
1d
xc
xb
xa
x`
z_
x^
x]
z\
x[
xZ
xY
xX
xW
1V
xU
xT
xS
xR
zQ
xP
xO
zN
xM
xL
xK
xJ
xI
1H
xG
xF
xE
xD
zC
xB
xA
z@
x?
x>
x=
x<
x;
1:
x9
x8
x7
x6
z5
x4
x3
z2
x1
x0
x/
x.
x-
1,
x+
x*
x)
x(
z'
bx &
z%
z$
z#
bz "
z!
$end
#10000
