// Seed: 3658168488
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input wand id_2,
    input supply0 id_3,
    output wand id_4,
    input wor id_5,
    input supply0 id_6,
    input uwire id_7
);
  wire id_9;
  assign module_1.id_11 = 0;
endmodule
module module_0 (
    input tri1 module_1,
    output tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    output logic id_4,
    output tri id_5,
    input tri id_6,
    output tri1 id_7,
    input uwire id_8,
    output supply1 id_9,
    output wor id_10,
    output supply1 id_11,
    input supply1 id_12,
    input tri id_13,
    input wor id_14,
    output tri id_15
);
  always @* id_4 = ~id_8;
  module_0 modCall_1 (
      id_1,
      id_15,
      id_12,
      id_14,
      id_9,
      id_2,
      id_2,
      id_8
  );
endmodule
