// Seed: 2112876369
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd87
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_2
  );
  inout wire id_3;
  output wire id_2;
  input wire _id_1;
  logic [id_1 : -1  -  1 'b0] id_6;
  ;
endmodule
module module_2 ();
  uwire id_1;
  assign id_1 = -1;
endmodule
module module_3 #(
    parameter id_4 = 32'd29,
    parameter id_7 = 32'd3,
    parameter id_9 = 32'd19
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    _id_9,
    id_10
);
  output wire id_10;
  output wire _id_9;
  input wire id_8;
  input wire _id_7;
  input logic [7:0] id_6;
  inout reg id_5;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire _id_4;
  inout reg id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge id_6[{-1,
    ((1))<1
  } : {
    -1,
    {-1, id_7, id_7}
  }])
  begin : LABEL_0
    if (1 >= 1) begin : LABEL_1
      id_3 = 'b0;
      disable id_11;
    end
  end
  wire id_12;
  always @(-1 or negedge 1) begin : LABEL_2
    id_5 <= id_3;
  end
  assign id_3 = 1;
  wire id_13;
  logic [id_4  -  1 : id_9] id_14 = -1, id_15, id_16;
  logic [id_4 : 1] id_17;
  ;
  assign id_15 = -1;
endmodule
