0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/4-bit Add_Subtract unit/Full Adder/Full_Adder.sim/sim_1/synth/timing/xsim/TB_FA_time_synth.v,1685777303,verilog,,,,FA;glbl,,,,,,,,
C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/4-bit Add_Subtract unit/Full Adder/Full_Adder.srcs/sim_1/new/TB_FA.vhd,1685777019,vhdl,,,,tb_fa,,,,,,,,
