# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Control.srcs/sources_1/new/CONTROL.vhd" \
"../../../../Control.srcs/sim_1/new/TB_CONTROL.vhd" \

# Do not sort compile order
nosort
