# iamsagar06.github.io
My personal portfolio website 
# Hello, I'm Sri Sagar AðŸ‘‹

## About Me

* I am Sri Sagar A currently am pursuing my MTech in GITAM University in VLSI Design , I am looking for a front end roles in Verification and testing VLSI Design, Digital eectronics.

## Contact Information

*   **Email:** sagarsagargiri@gmail.com
*   **LinkedIn:**[My Linkdin](https://www.linkedin.com/in/sri-sagar-a-60a184271)
*   **Phone:** 9483627970

## Academic Background

*   **PES UNIVERSITY:** BTech in Electronic and Communication, specialization in VLSI Design passing batch of 2024 
*   **BTL Polytechnic:** Diploma in Electronic and Communication passing batch of 2021
*   **Attibele Public School:** 10th Standard passing batch of 2018

## Projects

### Project 1: RISC-V 
*   **Description:** APPLICATION PROFILER
*   **Technologies Used:** [List the languages/tools used]
*   **GitHub Repository:** [Link to the project's GitHub repository (if available)]
*   **Live Demo (Optional):** [Link to a deployed version of your project]

## Skills

*   **Programming Languages:** Verilog,Python,C,System Verilog
*   **Other Skills:** Cadence Tool, Codasip, Intel Quartus Prime, Linux, Windows

initial commit
