# JK-Flip Flop VHDL
I chose a JK-Flip Flop for my VHDL model, this is basically a gated SR Flip-Flop with the addition of a clock input circuitry that prevents the illegal or invalid output condition that can occur when both inputs S and R are equal to logic level "1".

![sequential-seq13](https://user-images.githubusercontent.com/45151020/134787227-abf05ceb-cdbf-40e0-a5de-08cb5e01c444.gif)
