{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-355,-249",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 8 -x 2070 -y 340 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace inst source_100mhz -pg 1 -lvl 1 -x 190 -y 280 -swap {0 3 2 1 4} -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir clk_100mhz right -pinY clk_100mhz 120R -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 0R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 140R
preplace inst axi_uart_bridge -pg 1 -lvl 2 -x 480 -y 340 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 22 21} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 80R -pinDir UART right -pinY UART 0R -pinDir aresetn left -pinY aresetn 80L -pinDir aclk left -pinY aclk 60L
preplace inst system_interconnect -pg 1 -lvl 3 -x 760 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 40} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 20L
preplace inst fd_generator -pg 1 -lvl 5 -x 1300 -y 400 -swap {0 1 2 3 6 4 5} -defaultsOSRD -pinDir axis right -pinY axis 0R -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 0L -pinDir start left -pinY start 20L
preplace inst system_ila_0 -pg 1 -lvl 7 -x 1950 -y 540 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 48 47} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 20L -pinBusDir probe0 left -pinBusY probe0 100L -pinDir resetn left -pinY resetn 40L
preplace inst example_slave -pg 1 -lvl 4 -x 1010 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 22} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L -pinDir start right -pinY start 0R
preplace inst md_generator -pg 1 -lvl 5 -x 1300 -y 540 -swap {0 1 2 3 5 6 4} -defaultsOSRD -pinDir axis right -pinY axis 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir start left -pinY start 0L
preplace inst sim_pcie -pg 1 -lvl 7 -x 1950 -y 400 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst configure -pg 1 -lvl 5 -x 1300 -y 100 -defaultsOSRD -pinBusDir FRAME_SIZE right -pinBusY FRAME_SIZE 0R -pinBusDir FD0_RING_ADDR right -pinBusY FD0_RING_ADDR 20R -pinBusDir FD1_RING_ADDR right -pinBusY FD1_RING_ADDR 40R -pinBusDir FD_RING_SIZE right -pinBusY FD_RING_SIZE 60R -pinBusDir MD0_RING_ADDR right -pinBusY MD0_RING_ADDR 80R -pinBusDir MD1_RING_ADDR right -pinBusY MD1_RING_ADDR 100R -pinBusDir MD_RING_SIZE right -pinBusY MD_RING_SIZE 120R -pinBusDir FC_ADDR right -pinBusY FC_ADDR 140R
preplace inst ldp_manager -pg 1 -lvl 6 -x 1660 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 51 52 43 44 45 46 47 48 49 50} -defaultsOSRD -pinDir axis_fd left -pinY axis_fd 0L -pinDir axis_md left -pinY axis_md 20L -pinDir M_AXI right -pinY M_AXI 220R -pinDir clk left -pinY clk 200L -pinDir resetn left -pinY resetn 220L -pinBusDir FRAME_SIZE left -pinBusY FRAME_SIZE 40L -pinBusDir FD0_RING_ADDR left -pinBusY FD0_RING_ADDR 60L -pinBusDir FD1_RING_ADDR left -pinBusY FD1_RING_ADDR 80L -pinBusDir FD_RING_SIZE left -pinBusY FD_RING_SIZE 100L -pinBusDir MD0_RING_ADDR left -pinBusY MD0_RING_ADDR 120L -pinBusDir MD1_RING_ADDR left -pinBusY MD1_RING_ADDR 140L -pinBusDir MD_RING_SIZE left -pinBusY MD_RING_SIZE 160L -pinBusDir FC_ADDR left -pinBusY FC_ADDR 180L
preplace netloc CLK100MHZ_1 1 0 1 NJ 280
preplace netloc CPU_RESETN_1 1 0 1 NJ 300
preplace netloc configure_0_FRAME_SIZE 1 5 1 N 100
preplace netloc example_slave_start 1 4 3 1120 640 NJ 640 N
preplace netloc source_100mhz_interconnect_aresetn 1 1 4 NJ 280 580 580 NJ 580 NJ
preplace netloc source_100mhz_peripheral_aresetn 1 1 6 360 470 600J 360 900 360 1160 320 1500 440 NJ
preplace netloc system_clock_clk_100mhz 1 1 6 380 490 620 520 900 520 1140 300 1480 360 1820
preplace netloc configure_FD0_RING_ADDR 1 5 1 N 120
preplace netloc configure_FD1_RING_ADDR 1 5 1 N 140
preplace netloc configure_FD_RING_SIZE 1 5 1 N 160
preplace netloc configure_MD0_RING_ADDR 1 5 1 N 180
preplace netloc configure_MD1_RING_ADDR 1 5 1 N 200
preplace netloc configure_FC_ADDR 1 5 1 N 240
preplace netloc configure_MD_RING_SIZE 1 5 1 N 220
preplace netloc fd_generator_axis1 1 5 1 1440 60n
preplace netloc hier_0_M_AXI 1 2 1 N 420
preplace netloc hier_0_UART 1 2 6 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ
preplace netloc ldp_manager_M_AXI 1 6 1 1840 280n
preplace netloc md_generator_axis 1 5 1 1460 80n
preplace netloc system_interconnect_M00_AXI 1 3 1 N 420
levelinfo -pg 1 0 190 480 760 1010 1300 1660 1950 2070
pagesize -pg 1 -db -bbox -sgen -150 0 2160 700
",
   "No Loops_ScaleFactor":"0.536087",
   "No Loops_TopLeft":"-142,-304",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 100 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 200 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 750 -y 90 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 100
preplace netloc system_clock_clk_100mhz 1 1 2 240 100 NJ
preplace netloc ext_reset_in_0_1 1 0 2 NJ 180 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 1 610 120n
levelinfo -pg 1 0 130 430 750 900
pagesize -pg 1 -db -bbox -sgen -150 0 900 300
"
}
0
