Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 25F411DAAAD
	for <lists+qemu-devel@lfdr.de>; Wed, 20 May 2020 08:36:08 +0200 (CEST)
Received: from localhost ([::1]:33116 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1jbIKl-0003c5-8v
	for lists+qemu-devel@lfdr.de; Wed, 20 May 2020 02:36:07 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:57152)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <armbru@redhat.com>) id 1jbIJg-00030k-AZ
 for qemu-devel@nongnu.org; Wed, 20 May 2020 02:35:00 -0400
Received: from us-smtp-2.mimecast.com ([205.139.110.61]:28141
 helo=us-smtp-delivery-1.mimecast.com)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_CBC_SHA1:256)
 (Exim 4.90_1) (envelope-from <armbru@redhat.com>) id 1jbIJc-0007Qa-TM
 for qemu-devel@nongnu.org; Wed, 20 May 2020 02:34:58 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com;
 s=mimecast20190719; t=1589956496;
 h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
 content-transfer-encoding:content-transfer-encoding:
 in-reply-to:in-reply-to:references:references;
 bh=DvtOTdZYpqNd5yOuvG1jwwAjtCRqGjHyHOk8o/AvruA=;
 b=cqFx36aFvv8o+aO031Xc2Od+qpkahrQqYWXW+UEMbnBZs5od5164QXnNQG92nMb/B5c+aK
 wOedCHe1xC7kr+YMMIQ1yFn2O4ReiH1smSdlPuKfSF7eNB0llOcgaE7SazFyDbRI2Qzsxj
 V2GQi/ToZY0TR8DR9YPqlfuanc2OsJU=
Received: from mimecast-mx01.redhat.com (mimecast-mx01.redhat.com
 [209.132.183.4]) (Using TLS) by relay.mimecast.com with ESMTP id
 us-mta-454-ooA2d5OEO5-nMcRncOalTw-1; Wed, 20 May 2020 02:34:50 -0400
X-MC-Unique: ooA2d5OEO5-nMcRncOalTw-1
Received: from smtp.corp.redhat.com (int-mx07.intmail.prod.int.phx2.redhat.com
 [10.5.11.22])
 (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
 (No client certificate requested)
 by mimecast-mx01.redhat.com (Postfix) with ESMTPS id 47E6A464;
 Wed, 20 May 2020 06:34:49 +0000 (UTC)
Received: from blackfin.pond.sub.org (ovpn-112-32.ams2.redhat.com
 [10.36.112.32])
 by smtp.corp.redhat.com (Postfix) with ESMTPS id DD1311001B07;
 Wed, 20 May 2020 06:34:48 +0000 (UTC)
Received: by blackfin.pond.sub.org (Postfix, from userid 1000)
 id 6A11211358BC; Wed, 20 May 2020 08:34:47 +0200 (CEST)
From: Markus Armbruster <armbru@redhat.com>
To: =?utf-8?Q?C=C3=A9dric?= Le Goater <clg@kaod.org>
Subject: Re: [PATCH] arm/aspeed: Rework NIC attachment
References: <20200519161957.1056027-1-clg@kaod.org>
Date: Wed, 20 May 2020 08:34:47 +0200
In-Reply-To: <20200519161957.1056027-1-clg@kaod.org> (=?utf-8?Q?=22C=C3=A9?=
 =?utf-8?Q?dric?= Le Goater"'s
 message of "Tue, 19 May 2020 18:19:57 +0200")
Message-ID: <87zha3t8qg.fsf@dusky.pond.sub.org>
User-Agent: Gnus/5.13 (Gnus v5.13) Emacs/26.3 (gnu/linux)
MIME-Version: 1.0
X-Scanned-By: MIMEDefang 2.84 on 10.5.11.22
X-Mimecast-Spam-Score: 0
X-Mimecast-Originator: redhat.com
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=205.139.110.61; envelope-from=armbru@redhat.com;
 helo=us-smtp-delivery-1.mimecast.com
X-detected-operating-system: by eggs.gnu.org: First seen = 2020/05/20 02:22:41
X-ACL-Warn: Detected OS   = Linux 2.2.x-3.x [generic]
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=0.001,
 DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, RCVD_IN_MSPIKE_H2=-0.001, SPF_PASS=-0.001,
 URIBL_BLOCKED=0.001 autolearn=_AUTOLEARN
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Peter Maydell <peter.maydell@linaro.org>, Andrew Jeffery <andrew@aj.id.au>,
 qemu-devel@nongnu.org, Markus Armbruster <armbru@redhat.com>,
 qemu-arm@nongnu.org, Joel Stanley <joel@jms.id.au>,
 Philippe =?utf-8?Q?Mathieu-Daud=C3=A9?= <philmd@redhat.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

C=C3=A9dric Le Goater <clg@kaod.org> writes:

> The AST2400 and AST2500 SoCs have two MACs but only the first MAC0 is
> active on the Aspeed machines using these SoCs. The AST2600 has four
> MACs. The AST2600 EVB machine activates MAC1, MAC2 and MAC3 and the
> Tacoma BMC machine activates MAC2.
>
> Introduce a bit-field property "macs-mask" under the Aspeed SoC model
> to link the active MACs of the machine being started with the available
> network devices.
>
> Inactive MACs will have no peer and QEMU will warn the user with :
>
>     qemu-system-arm: warning: nic ftgmac100.0 has no peer
>     qemu-system-arm: warning: nic ftgmac100.1 has no peer
>     qemu-system-arm: warning: nic ftgmac100.3 has no peer

I can't reproduce this warning.  What's your exact command line?

> Signed-off-by: C=C3=A9dric Le Goater <clg@kaod.org>
> ---
>
>  To be applied on top of patch "arm/aspeed: Compute the number of CPUs
>  from the SoC definition"=20
> =20
>  http://patchwork.ozlabs.org/project/qemu-devel/patch/20200519091631.1006=
073-1-clg@kaod.org/
> =20
>  include/hw/arm/aspeed.h     |  1 +
>  include/hw/arm/aspeed_soc.h |  6 ++++++
>  hw/arm/aspeed.c             |  6 ++++++
>  hw/arm/aspeed_ast2600.c     | 11 ++++++++---
>  hw/arm/aspeed_soc.c         | 10 ++++++++--
>  5 files changed, 29 insertions(+), 5 deletions(-)
>
> diff --git a/include/hw/arm/aspeed.h b/include/hw/arm/aspeed.h
> index 18521484b90e..842dff485f5b 100644
> --- a/include/hw/arm/aspeed.h
> +++ b/include/hw/arm/aspeed.h
> @@ -39,6 +39,7 @@ typedef struct AspeedMachineClass {
>      const char *fmc_model;
>      const char *spi_model;
>      uint32_t num_cs;
> +    uint32_t macs_mask;
>      void (*i2c_init)(AspeedBoardState *bmc);
>  } AspeedMachineClass;
> =20
> diff --git a/include/hw/arm/aspeed_soc.h b/include/hw/arm/aspeed_soc.h
> index 914115f3ef77..fdb9e05bc47c 100644
> --- a/include/hw/arm/aspeed_soc.h
> +++ b/include/hw/arm/aspeed_soc.h
> @@ -34,6 +34,11 @@
>  #define ASPEED_CPUS_NUM  2
>  #define ASPEED_MACS_NUM  4
> =20
> +#define ASPEED_MAC0_ON   (1 << 0)
> +#define ASPEED_MAC1_ON   (1 << 1)
> +#define ASPEED_MAC2_ON   (1 << 2)
> +#define ASPEED_MAC3_ON   (1 << 3)
> +
>  typedef struct AspeedSoCState {
>      /*< private >*/
>      DeviceState parent;
> @@ -55,6 +60,7 @@ typedef struct AspeedSoCState {
>      AspeedSDMCState sdmc;
>      AspeedWDTState wdt[ASPEED_WDTS_NUM];
>      FTGMAC100State ftgmac100[ASPEED_MACS_NUM];
> +    uint32_t macs_mask;

What's the purpose of this member?  When and how would it be different
from AspeedMachineClass's macs_mask?

>      AspeedMiiState mii[ASPEED_MACS_NUM];
>      AspeedGPIOState gpio;
>      AspeedGPIOState gpio_1_8v;
> diff --git a/hw/arm/aspeed.c b/hw/arm/aspeed.c
> index 6f8f4b88f8ab..79c683864d7e 100644
> --- a/hw/arm/aspeed.c
> +++ b/hw/arm/aspeed.c
> @@ -283,6 +283,8 @@ static void aspeed_machine_init(MachineState *machine=
)
>                              &error_abort);
>      object_property_set_int(OBJECT(&bmc->soc), amc->num_cs, "num-cs",
>                              &error_abort);
> +    object_property_set_int(OBJECT(&bmc->soc), amc->macs_mask, "macs-mas=
k",
> +                            &error_abort);
>      object_property_set_link(OBJECT(&bmc->soc), OBJECT(&bmc->ram_contain=
er),
>                               "dram", &error_abort);
>      if (machine->kernel_filename) {
> @@ -556,12 +558,14 @@ static int aspeed_soc_num_cpus(const char *soc_name=
)
>  static void aspeed_machine_class_init(ObjectClass *oc, void *data)
>  {
>      MachineClass *mc =3D MACHINE_CLASS(oc);
> +    AspeedMachineClass *amc =3D ASPEED_MACHINE_CLASS(oc);
> =20
>      mc->init =3D aspeed_machine_init;
>      mc->no_floppy =3D 1;
>      mc->no_cdrom =3D 1;
>      mc->no_parallel =3D 1;
>      mc->default_ram_id =3D "ram";
> +    amc->macs_mask =3D ASPEED_MAC0_ON;
> =20
>      aspeed_machine_class_props_init(oc);
>  }
> @@ -680,6 +684,7 @@ static void aspeed_machine_ast2600_evb_class_init(Obj=
ectClass *oc, void *data)
>      amc->fmc_model =3D "w25q512jv";
>      amc->spi_model =3D "mx66u51235f";
>      amc->num_cs    =3D 1;
> +    amc->macs_mask  =3D ASPEED_MAC1_ON | ASPEED_MAC2_ON | ASPEED_MAC3_ON=
;
>      amc->i2c_init  =3D ast2600_evb_i2c_init;
>      mc->default_ram_size =3D 1 * GiB;
>      mc->default_cpus =3D mc->min_cpus =3D mc->max_cpus =3D
> @@ -698,6 +703,7 @@ static void aspeed_machine_tacoma_class_init(ObjectCl=
ass *oc, void *data)
>      amc->fmc_model =3D "mx66l1g45g";
>      amc->spi_model =3D "mx66l1g45g";
>      amc->num_cs    =3D 2;
> +    amc->macs_mask  =3D ASPEED_MAC2_ON;
>      amc->i2c_init  =3D witherspoon_bmc_i2c_init; /* Same board layout */
>      mc->default_ram_size =3D 1 * GiB;
>      mc->default_cpus =3D mc->min_cpus =3D mc->max_cpus =3D
> diff --git a/hw/arm/aspeed_ast2600.c b/hw/arm/aspeed_ast2600.c
> index 114b94f8f44d..fa85122f6d78 100644
> --- a/hw/arm/aspeed_ast2600.c
> +++ b/hw/arm/aspeed_ast2600.c
> @@ -247,6 +247,7 @@ static void aspeed_soc_ast2600_realize(DeviceState *d=
ev, Error **errp)
>      AspeedSoCClass *sc =3D ASPEED_SOC_GET_CLASS(s);
>      Error *err =3D NULL, *local_err =3D NULL;
>      qemu_irq irq;
> +    NICInfo *nd =3D &nd_table[0];
> =20
>      /* IO space */
>      create_unimplemented_device("aspeed_soc.io", sc->memmap[ASPEED_IOMEM=
],
> @@ -462,8 +463,12 @@ static void aspeed_soc_ast2600_realize(DeviceState *=
dev, Error **errp)
>      }
> =20
>      /* Net */
> -    for (i =3D 0; i < nb_nics && i < sc->macs_num; i++) {
> -        qdev_set_nic_properties(DEVICE(&s->ftgmac100[i]), &nd_table[i]);
> +    for (i =3D 0; i < sc->macs_num; i++) {
> +        if ((s->macs_mask & (1 << i)) && nd->used) {
> +            qemu_check_nic_model(nd, TYPE_FTGMAC100);
> +            qdev_set_nic_properties(DEVICE(&s->ftgmac100[i]), nd);
> +            nd++;
> +        }
>          object_property_set_bool(OBJECT(&s->ftgmac100[i]), true, "aspeed=
",
>                                   &err);
>          object_property_set_bool(OBJECT(&s->ftgmac100[i]), true, "realiz=
ed",
> @@ -471,7 +476,7 @@ static void aspeed_soc_ast2600_realize(DeviceState *d=
ev, Error **errp)
>          error_propagate(&err, local_err);
>          if (err) {
>              error_propagate(errp, err);
> -           return;
> +            return;
>          }
>          sysbus_mmio_map(SYS_BUS_DEVICE(&s->ftgmac100[i]), 0,
>                          sc->memmap[ASPEED_ETH1 + i]);
> diff --git a/hw/arm/aspeed_soc.c b/hw/arm/aspeed_soc.c
> index 984d29087dce..d2c6a5760790 100644
> --- a/hw/arm/aspeed_soc.c
> +++ b/hw/arm/aspeed_soc.c
> @@ -234,6 +234,7 @@ static void aspeed_soc_realize(DeviceState *dev, Erro=
r **errp)
>      AspeedSoCState *s =3D ASPEED_SOC(dev);
>      AspeedSoCClass *sc =3D ASPEED_SOC_GET_CLASS(s);
>      Error *err =3D NULL, *local_err =3D NULL;
> +    NICInfo *nd =3D &nd_table[0];
> =20
>      /* IO space */
>      create_unimplemented_device("aspeed_soc.io", sc->memmap[ASPEED_IOMEM=
],
> @@ -405,8 +406,12 @@ static void aspeed_soc_realize(DeviceState *dev, Err=
or **errp)
>      }
> =20
>      /* Net */
> -    for (i =3D 0; i < nb_nics && i < sc->macs_num; i++) {
> -        qdev_set_nic_properties(DEVICE(&s->ftgmac100[i]), &nd_table[i]);
> +    for (i =3D 0; i < sc->macs_num; i++) {
> +        if ((s->macs_mask & (1 << i)) && nd->used) {
> +            qemu_check_nic_model(nd, TYPE_FTGMAC100);
> +            qdev_set_nic_properties(DEVICE(&s->ftgmac100[i]), nd);
> +            nd++;
> +        }
>          object_property_set_bool(OBJECT(&s->ftgmac100[i]), true, "aspeed=
",
>                                   &err);
>          object_property_set_bool(OBJECT(&s->ftgmac100[i]), true, "realiz=
ed",
> @@ -455,6 +460,7 @@ static void aspeed_soc_realize(DeviceState *dev, Erro=
r **errp)
>                         aspeed_soc_get_irq(s, ASPEED_SDHCI));
>  }
>  static Property aspeed_soc_properties[] =3D {
> +    DEFINE_PROP_UINT32("macs-mask", AspeedSoCState, macs_mask, 0x1),
>      DEFINE_PROP_LINK("dram", AspeedSoCState, dram_mr, TYPE_MEMORY_REGION=
,
>                       MemoryRegion *),
>      DEFINE_PROP_END_OF_LIST(),


