
// Generated by Cadence Genus(TM) Synthesis Solution 23.15-s099_1
// Generated on: Nov 18 2025 15:58:15 IST (Nov 18 2025 10:28:15 UTC)

// Verification Directory genus_fv 

module phy_cmn_phase_align_digtop_genus_inserted_cg_RC_CG_MOD_3(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP143M286H3P48CPDLVT RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule
