<div align="center">

# âš¡ FPGAeduDesign Development Boards

### *Empowering Digital Creators Through Open Hardware*

**[ğŸ‡¬ğŸ‡§ English](README.md)** | **[ğŸ‡ªğŸ‡¸ EspaÃ±ol](README.es.md)**

[![License: MIT](https://img.shields.io/badge/License-MIT-blue.svg)](https://opensource.org/licenses/MIT)
[![HDL](https://img.shields.io/badge/HDL-VHDL%20%7C%20Verilog-orange.svg)](/)
[![Platform](https://img.shields.io/badge/Platform-FPGA-success.svg)](/)
[![Documentation](https://img.shields.io/badge/Docs-Available-brightgreen.svg)](/)

---

### ğŸ¯ About

*Professional-grade FPGA development boards designed for education, prototyping, and experimentation*

</div>

---

### ğŸ”Œ Board Lineup

<table>
<tr>
<td width="33%" align="center">

#### ğŸŸ¢ **Explorer Lite-1k**

*Entry-Level Powerhouse*

Perfect for beginners and classroom environments

**Ideal for:**
- ğŸ“š Learning fundamentals
- ğŸ“ Educational projects
- ğŸ§ª Quick prototyping

**[ğŸ“– Documentation](Explorer-Lite-1k/docs/)** | **[ğŸ’» Examples](Explorer-Lite-1k/examples/)** | **[ğŸ“¦ Prebuilt](Explorer-Lite-1k/prebuilt/)**

</td>
<td width="33%" align="center">

#### ğŸŸ¡ **Explorer Neo-5k**

*Mid-Range Champion*

Balanced performance for intermediate designs

**Ideal for:**
- ğŸ”§ Complex logic designs
- ğŸ® Digital systems
- ğŸ“¡ Interface development

**[ğŸ“– Documentation](Explorer-Neo-5k/docs/)** | **[ğŸ’» Examples](Explorer-Neo-5k/examples/)** | **[ğŸ“¦ Prebuilt](Explorer-Neo-5k/prebuilt/)**

</td>
<td width="33%" align="center">

#### ğŸ”´ **Explorer Edge-9k**

*Advanced Platform*

High-capacity solution for serious projects

**Ideal for:**
- ğŸ’» SoC development
- ğŸš€ Advanced DSP
- ğŸ›ï¸ Professional prototyping

**[ğŸ“– Documentation](Explorer-Edge-9k/docs/)** | **[ğŸ’» Examples](Explorer-Edge-9k/examples/)** | **[ğŸ“¦ Prebuilt](Explorer-Edge-9k/prebuilt/)**

</td>
</tr>
</table>

---

### ğŸ’¡ Features

<div align="center">

| Feature | Description |
|:-------:|:------------|
| ğŸ¨ **Dual HDL Support** | Complete examples in both VHDL and Verilog |
| ğŸ“¦ **Pre-built Binaries** | Ready-to-flash .fs files for instant testing (no compilation needed) |
| ğŸ” **Peripheral Testing** | Validation projects for all onboard components |
| ğŸ“– **Educational Focus** | Step-by-step tutorials and well-commented code |
| ğŸ› ï¸ **Gowin EDA Ready** | All projects include .gpr files for easy import |
| âš¡ **Quick Start** | Flash binaries in seconds or build from source |

</div>

---

### ğŸ“‚ Repository Structure

```
FPGAeduDesign-Boards/
â”‚
â”œâ”€â”€ ğŸ”· Explorer-Lite-1k/
â”‚   â”œâ”€â”€ ğŸ“„ docs/                    # Datasheets, user guides, pinouts
â”‚   â”œâ”€â”€ ğŸ”§ hardware/                # PCB files, schematics, BOM
â”‚   â”‚
â”‚   â”œâ”€â”€ ğŸ’» examples/                # Full source code examples
â”‚   â”‚   â”œâ”€â”€ vhdl/
â”‚   â”‚   â”‚   â”œâ”€â”€ led_blink/
â”‚   â”‚   â”‚   â”‚   â”œâ”€â”€ src/            # VHDL source files
â”‚   â”‚   â”‚   â”‚   â”œâ”€â”€ *.gpr           # Gowin project file
â”‚   â”‚   â”‚   â”‚   â””â”€â”€ README.md
â”‚   â”‚   â”‚   â”œâ”€â”€ uart_test/
â”‚   â”‚   â”‚   â”œâ”€â”€ spi_interface/
â”‚   â”‚   â”‚   â””â”€â”€ i2c_scanner/
â”‚   â”‚   â”‚
â”‚   â”‚   â””â”€â”€ verilog/
â”‚   â”‚       â”œâ”€â”€ led_blink/
â”‚   â”‚       â”‚   â”œâ”€â”€ src/            # Verilog source files
â”‚   â”‚       â”‚   â”œâ”€â”€ *.gpr           # Gowin project file
â”‚   â”‚       â”‚   â””â”€â”€ README.md
â”‚   â”‚       â”œâ”€â”€ uart_test/
â”‚   â”‚       â””â”€â”€ spi_interface/
â”‚   â”‚
â”‚   â””â”€â”€ ğŸ“¦ prebuilt/                # Ready-to-flash binaries
â”‚       â”œâ”€â”€ led_blink.fs            # Flash bitstream (no source code)
â”‚       â”œâ”€â”€ uart_test.fs
â”‚       â”œâ”€â”€ peripheral_demo.fs
â”‚       â””â”€â”€ README.md               # Flashing instructions
â”‚
â”œâ”€â”€ ğŸ”¶ Explorer-Neo-5k/
â”‚   â”œâ”€â”€ ğŸ“„ docs/
â”‚   â”œâ”€â”€ ğŸ”§ hardware/
â”‚   â”œâ”€â”€ ğŸ’» examples/
â”‚   â”‚   â”œâ”€â”€ vhdl/
â”‚   â”‚   â””â”€â”€ verilog/
â”‚   â””â”€â”€ ğŸ“¦ prebuilt/
â”‚
â”œâ”€â”€ ğŸ”º Explorer-Edge-9k/
â”‚   â”œâ”€â”€ ğŸ“„ docs/
â”‚   â”œâ”€â”€ ğŸ”§ hardware/
â”‚   â”œâ”€â”€ ğŸ’» examples/
â”‚   â”‚   â”œâ”€â”€ vhdl/
â”‚   â”‚   â””â”€â”€ verilog/
â”‚   â””â”€â”€ ğŸ“¦ prebuilt/
â”‚
â””â”€â”€ ğŸ“š docs/                        # General documentation
    â”œâ”€â”€ getting_started.md
    â”œâ”€â”€ gowin_toolchain_setup.md
    â”œâ”€â”€ how_to_flash.md
    â””â”€â”€ faq.md
```

---

### ğŸš€ Quick Start

**Option 1: Flash Pre-built Binaries (No toolchain required)**

```bash
# Clone the repository
git clone https://github.com/FPGAeduDesign/FPGAeduDesign-Boards.git

# Navigate to your board's prebuilt folder
cd FPGAeduDesign-Boards/Explorer-Neo-5k/prebuilt

# Flash the bitstream using Gowin Programmer
# See docs/how_to_flash.md for detailed instructions
```

**Option 2: Build from Source**

```bash
# Navigate to an example project
cd FPGAeduDesign-Boards/Explorer-Neo-5k/examples/vhdl/led_blink

# Open the Gowin project file
# Double-click the .gpr file or open it with Gowin EDA

# Build and program through Gowin EDA IDE
```

---

### ğŸ“ Learning Path

```mermaid
graph LR
    A[ğŸŒ± Beginner] -->|Explorer Lite-1k| B[ğŸ“š Basics]
    B --> C[ğŸ”§ Intermediate]
    C -->|Explorer Neo-5k| D[âš¡ Advanced]
    D -->|Explorer Edge-9k| E[ğŸš€ Expert]
```

---

### ğŸ¤ Contributing

We welcome contributions! Whether it's:

- ğŸ› Bug reports
- ğŸ’¡ Feature requests  
- ğŸ“ Documentation improvements
- ğŸ”§ New example projects

Check out our [Contributing Guidelines](CONTRIBUTING.md) to get started.

---

### ğŸ“œ License

This project is licensed under the **MIT License** - see the [LICENSE](LICENSE) file for details.

*Feel free to learn, modify, and build upon these designs!*

---

### ğŸ“ Support & Community

- ğŸŒ **Website**: [fpgaedudesign.com](https://fpgaedudesign.com)
- ğŸ’¬ **Discord**: [Join our community](https://discord.gg/fpgaedudesign)
- ğŸ¦ **Twitter**: [@FPGAeduDesign](https://twitter.com/fpgaedudesign)
- ğŸ“º **YouTube**: [@FPGAeduDesign](https://youtube.com/@FPGAeduDesign)
- ğŸ“˜ **Facebook**: [FPGAeduDesign](https://facebook.com/fpgaedudesign)
- ğŸ“¸ **Instagram**: [@FPGAeduDesign](https://instagram.com/fpgaedudesign)
- ğŸ¥ **Kick**: [FPGAeduDesign](https://kick.com/fpgaedudesign)
- ğŸµ **TikTok**: [@FPGAeduDesign](https://tiktok.com/@fpgaedudesign)
- ğŸ“§ **Email**: support@fpgaedudesign.com
- ğŸ“– **Wiki**: [Documentation Hub](https://wiki.fpgaedudesign.com)

---

### ğŸ‘¨â€ğŸ’» Follow the Creator

- ğŸ“˜ **Facebook**: [rsgb24](https://facebook.com/rsgb24)
- ğŸµ **TikTok**: [@rsgb24](https://tiktok.com/@rsgb24)

---

<div align="center">

**Made with âš¡ by the FPGAeduDesign Team**

â­ *Star this repo if you find it useful!* â­

</div>
