=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\gemma3_12b_0shot_temp0.0\Prob077_wire_decl/Prob077_wire_decl_sample01 results\gemma3_12b_0shot_temp0.0\Prob077_wire_decl/Prob077_wire_decl_sample01.sv dataset_code-complete-iccad2023/Prob077_wire_decl_test.sv dataset_code-complete-iccad2023/Prob077_wire_decl_ref.sv
Return code: 6

--- stdout ---


--- stderr ---
results\gemma3_12b_0shot_temp0.0\Prob077_wire_decl/Prob077_wire_decl_sample01.sv:16: syntax error
results\gemma3_12b_0shot_temp0.0\Prob077_wire_decl/Prob077_wire_decl_sample01.sv:16: error: Invalid module instantiation
results\gemma3_12b_0shot_temp0.0\Prob077_wire_decl/Prob077_wire_decl_sample01.sv:17: error: Invalid module instantiation
results\gemma3_12b_0shot_temp0.0\Prob077_wire_decl/Prob077_wire_decl_sample01.sv:18: error: Invalid module instantiation
results\gemma3_12b_0shot_temp0.0\Prob077_wire_decl/Prob077_wire_decl_sample01.sv:19: error: Invalid module instantiation
results\gemma3_12b_0shot_temp0.0\Prob077_wire_decl/Prob077_wire_decl_sample01.sv:20: error: Invalid module instantiation
