.. Command: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/bin/tracean3.py --top-delay=5 --syn-details=5 --pr-summary-by-time=5 --hhmm --local-time=detect --show-memory --fix-graph --cpu-time /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_16_14_55_06/prof/tracerun.cui ...
.. Detected --work=/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/.
.. Detected --submit-host=csce-quinn-s1.engr.tamu.edu
.. Detected local time offset of -5.0 hours
.. The first backend_default_24_4_16_14_55_06 task started at Tue, 16 Apr 2024 19:55:09 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_17_16_25_41/prof/tracerun.cui ...
.. The first backend_default_24_4_17_16_25_41 task started at Wed, 17 Apr 2024 21:25:47 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_17_18_33_55/prof/tracerun.cui ...
.. The first backend_default_24_4_17_18_33_55 task started at Wed, 17 Apr 2024 23:33:58 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_17_18_40_12/prof/tracerun.cui ...
.. The first backend_default_24_4_17_18_40_12 task started at Wed, 17 Apr 2024 23:40:14 UTC
** Can't find tracerun.cui in /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_17_18_47_57/prof. This directory will be ignored.
** Can't find tracerun.cui in /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_17_18_48_59/prof. This directory will be ignored.
** Can't find tracerun.cui in /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_17_18_50_31/prof. This directory will be ignored.
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_17_18_52_26/prof/tracerun.cui ...
.. The first backend_default_24_4_17_18_52_26 task started at Wed, 17 Apr 2024 23:52:29 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_17_19_01_19/prof/tracerun.cui ...
.. The first backend_default_24_4_17_19_01_19 task started at Thu, 18 Apr 2024 00:01:22 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_17_19_05_01/prof/tracerun.cui ...
.. The first backend_default_24_4_17_19_05_01 task started at Thu, 18 Apr 2024 00:05:04 UTC
** Can't find tracerun.cui in /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_17_19_16_20/prof. This directory will be ignored.
** Can't find tracerun.cui in /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_17_19_18_06/prof. This directory will be ignored.
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_17_19_19_08/prof/tracerun.cui ...
.. The first backend_default_24_4_17_19_19_08 task started at Thu, 18 Apr 2024 00:19:10 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_17_19_36_12/prof/tracerun.cui ...
.. The first backend_default_24_4_17_19_36_12 task started at Thu, 18 Apr 2024 00:36:15 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_17_20_09_38/prof/tracerun.cui ...
.. The first backend_default_24_4_17_20_09_38 task started at Thu, 18 Apr 2024 01:09:41 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_17_20_15_49/prof/tracerun.cui ...
.. The first backend_default_24_4_17_20_15_49 task started at Thu, 18 Apr 2024 01:15:51 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_17_23_55_39/prof/tracerun.cui ...
.. The first backend_default_24_4_17_23_55_39 task started at Thu, 18 Apr 2024 04:55:42 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_18_02_39_37/prof/tracerun.cui ...
.. The first backend_default_24_4_18_02_39_37 task started at Thu, 18 Apr 2024 07:39:40 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_18_02_43_48/prof/tracerun.cui ...
.. The first backend_default_24_4_18_02_43_48 task started at Thu, 18 Apr 2024 07:43:51 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_27_19_33_56/prof/tracerun.cui ...
.. The first backend_default_24_4_27_19_33_56 task started at Sun, 28 Apr 2024 00:33:59 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_27_19_42_36/prof/tracerun.cui ...
.. The first backend_default_24_4_27_19_42_36 task started at Sun, 28 Apr 2024 00:42:39 UTC
** Can't find tracerun.cui in /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_27_20_18_59/prof. This directory will be ignored.
** Can't find tracerun.cui in /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_27_20_20_54/prof. This directory will be ignored.
** Can't find tracerun.cui in /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_27_20_23_54/prof. This directory will be ignored.
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_27_20_25_23/prof/tracerun.cui ...
.. The first backend_default_24_4_27_20_25_23 task started at Sun, 28 Apr 2024 01:25:25 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_27_20_28_33/prof/tracerun.cui ...
.. The first backend_default_24_4_27_20_28_33 task started at Sun, 28 Apr 2024 01:28:35 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_28_15_13_04/prof/tracerun.cui ...
.. The first backend_default_24_4_28_15_13_04 task started at Sun, 28 Apr 2024 20:13:08 UTC
** Can't find tracerun.cui in /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_28_15_24_14/prof. This directory will be ignored.
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_28_15_42_01/prof/tracerun.cui ...
.. The first backend_default_24_4_28_15_42_01 task started at Sun, 28 Apr 2024 20:42:04 UTC
** Can't find tracerun.cui in /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_28_20_41_33/prof. This directory will be ignored.
** Can't find tracerun.cui in /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_28_20_43_25/prof. This directory will be ignored.
** Can't find tracerun.cui in /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_28_20_44_50/prof. This directory will be ignored.
** Can't find tracerun.cui in /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_28_20_49_19/prof. This directory will be ignored.
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_28_20_51_25/prof/tracerun.cui ...
.. The first backend_default_24_4_28_20_51_25 task started at Mon, 29 Apr 2024 01:51:28 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_29_01_14_54/prof/tracerun.cui ...
.. The first backend_default_24_4_29_01_14_54 task started at Mon, 29 Apr 2024 06:14:56 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_29_02_23_20/prof/tracerun.cui ...
.. The first backend_default_24_4_29_02_23_20 task started at Mon, 29 Apr 2024 07:23:22 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_29_02_57_05/prof/tracerun.cui ...
.. The first backend_default_24_4_29_02_57_05 task started at Mon, 29 Apr 2024 07:57:07 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_29_11_36_06/prof/tracerun.cui ...
.. The first backend_default_24_4_29_11_36_06 task started at Mon, 29 Apr 2024 16:36:08 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_29_12_44_20/prof/tracerun.cui ...
.. The first backend_default_24_4_29_12_44_20 task started at Mon, 29 Apr 2024 17:44:22 UTC
.. Reading /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/zCui/backup/backend_default_24_4_29_13_43_15/prof/tracerun.cui ...
.. The first backend_default_24_4_29_13_43_15 task started at Mon, 29 Apr 2024 18:43:17 UTC
** UNKNOWN COMMAND: backend_default_U0_M0_F08_FpgaPostProc (duration: 1)
** UNKNOWN COMMAND: backend_default_zTime (duration: 2)
** UNKNOWN COMMAND: backend_default_U0_M0_F00_Cleaning (duration: 0)
** UNKNOWN COMMAND: backend_default_U0_M0_F00_Original (duration: 914)
** UNKNOWN COMMAND: backend_default_U0_M0_F08_FpgaPostProc (duration: 4)
** UNKNOWN COMMAND: backend_default_zTime (duration: 2)
** UNKNOWN COMMAND: backend_default_U0_M0_F00_Cleaning (duration: 3)
** UNKNOWN COMMAND: backend_default_U0_M0_F00_Original (duration: 246)
** UNKNOWN COMMAND: backend_default_U0_M0_F08_FpgaPostProc (duration: 3)
** UNKNOWN COMMAND: backend_default_zTime (duration: 3)
** UNKNOWN COMMAND: backend_default_U0_M0_F00_Cleaning (duration: 1)
** UNKNOWN COMMAND: backend_default_U0_M0_F00_Original (duration: 954)
** UNKNOWN COMMAND: backend_default_U0_M0_F08_FpgaPostProc (duration: 1)
** UNKNOWN COMMAND: backend_default_zTime (duration: 1)
** UNKNOWN COMMAND: backend_default_U0_M0_F00_Cleaning (duration: 1)
** UNKNOWN COMMAND: backend_default_U0_M0_F00_Original (duration: 102)
** UNKNOWN COMMAND: backend_default_U0_M0_F08_FpgaPostProc (duration: 1)
** UNKNOWN COMMAND: backend_default_zTime (duration: 1)
** UNKNOWN COMMAND: backend_default_U0_M0_F00_Cleaning (duration: 1)
** UNKNOWN COMMAND: backend_default_U0_M0_F00_Original (duration: 552)
** UNKNOWN COMMAND: backend_default_U0_M0_F08_FpgaPostProc (duration: 1)
** UNKNOWN COMMAND: backend_default_zTime (duration: 1)
** UNKNOWN COMMAND: backend_default_U0_M0_F00_Cleaning (duration: 1)
** UNKNOWN COMMAND: backend_default_U0_M0_F00_Original (duration: 1024)

*** Incremental = Yes ***

Run               Start/end (local)          Duration
================  ========================== ========
R00               04-16 14:55 to 04-16 15:13     0:18
Gap between runs                                25:11
R01               04-17 16:25 to 04-17 16:27     0:01
Gap between runs                                 2:06
R02               04-17 18:33 to 04-17 18:34     0:01
Gap between runs                                 0:05
R03               04-17 18:40 to 04-17 18:41     0:01
Gap between runs                                 0:11
R04               04-17 18:52 to 04-17 18:53     0:01
Gap between runs                                 0:07
R05               04-17 19:01 to 04-17 19:02     0:01
Gap between runs                                 0:02
R06               04-17 19:05 to 04-17 19:06     0:01
Gap between runs                                 0:12
R07               04-17 19:19 to 04-17 19:20     0:00
Gap between runs                                 0:16
R08               04-17 19:36 to 04-17 19:53     0:17
Gap between runs                                 0:15
R09               04-17 20:09 to 04-17 20:10     0:01
Gap between runs                                 0:05
R10               04-17 20:15 to 04-17 20:16     0:00
Gap between runs                                 3:38
R11               04-17 23:55 to 04-18 00:13     0:17
Gap between runs                                 2:26
R12               04-18 02:39 to 04-18 02:41     0:01
Gap between runs                                 0:02
R13               04-18 02:43 to 04-18 02:44     0:01
Gap between runs                               232:49
R14               04-27 19:33 to 04-27 19:34     0:01
Gap between runs                                 0:07
R15               04-27 19:42 to 04-27 20:01     0:18
Gap between runs                                 0:23
R16               04-27 20:25 to 04-27 20:26     0:00
Gap between runs                                 0:02
R17               04-27 20:28 to 04-27 20:47     0:19
Gap between runs                                18:25
R18               04-28 15:13 to 04-28 15:14     0:01
Gap between runs                                 0:27
R19               04-28 15:42 to 04-28 16:00     0:18
Gap between runs                                 4:51
R20               04-28 20:51 to 04-28 21:09     0:17
Gap between runs                                 4:05
R21               04-29 01:14 to 04-29 01:32     0:17
Gap between runs                                 0:50
R22               04-29 02:23 to 04-29 02:41     0:17
Gap between runs                                 0:15
R23               04-29 02:57 to 04-29 02:57     0:00
Gap between runs                                 8:38
R24               04-29 11:36 to 04-29 11:54     0:18
Gap between runs                                 0:49
R25               04-29 12:44 to 04-29 13:03     0:19
Gap between runs                                 0:39
R26               04-29 13:43 to 04-29 14:02     0:19
============================================ ========
Total time                                     311:07 (3:58 without gaps)

*** Back-end name: default backend ***

                                                                           ---- R00 ------  ---- R01 ------  ---- R02 ------  ---- R03 ------  ---- R04 ------  ---- R05 ------  ---- R06 ------  ---- R07 ------  ---- R08 ------  ---- R09 ------  ---- R10 ------  ---- R11 ------  ---- R12 ------  ---- R13 ------  ---- R14 ------  ---- R15 ------  ---- R16 ------  ---- R17 ------  ---- R18 ------  ---- R19 ------  ---- R20 ------  ---- R21 ------  ---- R22 ------  ---- R23 ------  ---- R24 ------  ---- R25 ------  ---- R26 ------
Stage name                                                                   Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F    Time %total F  Max time
=========================================================================  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ========
Checks + config                                                              0:00   0.16      0:00  10.42      0:00  10.66      0:00  13.21      0:00   5.54      0:00   5.38      0:00   6.10      0:00   5.94      0:00   0.16      0:00   4.28      0:00   5.74      0:00   0.17      0:00   4.67      0:00  10.55      0:00  39.72      0:00   0.17      0:00   6.61      0:00   0.17      0:00   4.79      0:00   0.18      0:00   0.18      0:00   0.17      0:00   0.17      0:00   7.11      0:00   0.16      0:00   0.16      0:00   0.15        0:00
design_Fs_Macro                                                              0:00   0.08                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0:00
vcs_splitter_VCS_Task_Builder                                                0:00   0.80      0:00  40.80      0:00  45.29      0:00  42.16      0:00  17.94      0:00  26.93      0:00  28.93      0:00  21.02      0:00   0.36      0:00  29.76      0:00  17.90      0:00   0.42      0:00  77.63      0:00  30.74      0:00  20.85      0:00   0.51      0:00  16.96      0:00   0.47      0:00  18.04      0:00   0.47      0:00   0.46      0:00   0.46      0:00   0.57      0:00  17.91      0:00   0.36      0:00   0.48      0:00   0.43        0:00
FE + synthesis                                                               0:00   0.51                       0:00  16.25                       0:00   5.19      0:00   4.45      0:00   7.76      0:00   6.80                       0:00   9.46      0:00   5.99                                                                          0:00   0.15                                                                                                                                                                                                   0:00
RTL DB index + link                                                          0:00   0.10      0:00  22.06      0:00   8.72      0:00   9.39      0:00   6.83      0:00   6.78      0:00   5.45      0:00   5.39      0:00   0.18      0:00   3.61      0:00   4.47      0:00   0.23      0:00   2.98      0:00   5.79      0:00   6.76      0:00   0.09      0:00   3.92                       0:00   3.73                                                                                           0:00   0.10                                          0:00
backend_default_zTopBuild                                                    0:00   0.71                                                         0:00  31.21      0:00  30.11      0:00  34.80      0:00  22.25                       0:00  23.10      0:00  26.00                                                                          0:00   0.58      0:00  25.43      0:00   0.49      0:00  18.24      0:00   0.53      0:00   0.78      0:00   0.56      0:00   0.59      0:00  22.72                       0:00   0.71      0:00   0.55        0:00
Build zCore                                                                  0:00   1.21                                                                                                            0:00  38.60                       0:00  29.78      0:00  39.91                                                                          0:00   0.85      0:00  39.30      0:00   1.01      0:00  30.07      0:00   0.84      0:00   0.89      0:00   0.87      0:00   0.89      0:00  35.89                       0:00   0.89      0:00   0.78        0:00
backend_default_zPar                                                         0:00   1.14                                                                                                                                                                                                                                                                                      0:00   1.04                       0:00   1.06                                                                                                                               0:00
P&R                                                                          0:16  94.48                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0:16
backend_default_U0_M0_F00_zFpgaTiming                                        0:00   0.53                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0:00
backend_default_zTimeFpga                                                    0:00   0.24                                                         0:00   9.23      0:00   6.82                                        0:00   0.22                                        0:00   0.28                                                         0:00   0.17                       0:00   0.15                       0:00   0.21      0:00   0.31      0:00   0.19      0:00   0.17                       0:00   0.18      0:00   0.15      0:00   0.16        0:00
backend_default_zAuditReport                                                 0:00   0.04 F                                                       0:00   1.64 F    0:00   1.51 F                                      0:00   0.05 F                                      0:00   0.04 F                                                       0:00   0.04 F                     0:00   0.04 F                     0:00   0.04 F    0:00   0.04 F    0:00   0.05 F    0:00   0.04 F                     0:00   0.04 F    0:00   0.04 F    0:00   0.04 F      0:00
RhinoFsdb_Builder                                                                             0:00   5.82                                                                                                                                                                                                                                                                                                                                                                                                                                                 0:00
backend_default_FpgaResultAnalyzer                                                            0:00  20.89      0:00  19.07                                                                                                                                                                                0:00  18.01      0:00  18.45                                                                                                                                                                                                                    0:00
backend_default_Intermediate_Profiling_Results_Analyzer_VCSAnalyzer                                                             0:00   7.64                                                                          0:00   0.20                                        0:00   0.35      0:00   5.80      0:00  34.92      0:00  14.23                       0:00   7.77      0:00   0.22      0:00  25.13      0:00   0.21      0:00   0.31      0:00   0.26      0:00   0.29      0:00   9.86      0:00   0.82      0:00   0.21      0:00   0.28        0:00
FPGA post Process                                                                                                               0:00  27.61                                        0:00  11.43                                                                                           0:00   8.92                                                                                                                                                                                                                                                      0:00
backend_default_Intermediate_Profiling_Results_Analyzer_ZTopBuildAnalyzer                                                                        0:00   2.02      0:00   2.60      0:00   5.52                                                                                                                                                                                                                                                                                                                                                            0:00
backend_default_zTime                                                                                                                            0:00  20.41      0:00  15.42                                                                                                                                                                                                                                                                                                                                                                             0:00
Fxx P&R                                                                                                                                                                                                              0:16  98.34                                        0:16  98.11                                                         0:17  97.11                       0:17  95.98                       0:16  95.99      0:16  96.50      0:16  96.91      0:16  96.76                       0:17  97.93      0:17  96.89      0:18  97.07        0:18
Create Timing DB (SDF Mode)                                                                                                                                                                                          0:00   0.49                                        0:00   0.39                                                         0:00   0.33                       0:00   0.33                       0:00   0.36      0:00   0.38      0:00   0.42      0:00   0.35                       0:00   0.40      0:00   0.33      0:00   0.38        0:00
backend_default_Intermediate_Profiling_Results_Analyzer_BackendEntry                                                                                                                                                                                                                                                                                                          0:00   0.10                       0:00   0.11      0:00   0.15      0:00   0.12      0:00   0.15      0:00   6.51                       0:00   0.14      0:00   0.16        0:00
=========================================================================  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ====== ====== =  ========
Total time w/o delays                                                        0:17 100.00      0:00 100.00      0:00 100.00      0:00 100.00      0:00 100.00      0:00 100.00      0:00 100.00      0:00 100.00      0:16 100.00      0:00 100.00      0:00 100.00      0:16 100.00      0:00 100.00      0:00 100.00      0:00 100.00      0:18 100.00      0:00 100.00      0:18 100.00      0:00 100.00      0:17 100.00      0:16 100.00      0:16 100.00      0:17 100.00      0:00 100.00      0:17 100.00      0:18 100.00      0:18 100.00        0:36

=== P&R Summary (by time)

                                                 -- Actual timing --                    W/o grid delay
FPGA name (run)  Win  Tasks R's L's %CPU, Grade  MiF Elapsed  %max    PARFF scheduled   Elapsed %max
---------------  ---- ------------- -----------  -------------------  ----------------  --------------
U0_M0_F00 (R26)  Orig    1          96.54  1.00    1    0:17 100.00%                      0:17 100.00%
U0_M0_IF  (R00)  Orig    1          96.43  1.00    1    0:11  64.17%                      0:11  64.17%
U0_M0_F08 (R00)  Orig    1          86.30  1.00    1    0:10  59.19%                      0:10  59.19%

Columns:
- Win: label of the winning P&R strategy.
- Tasks: number of tasks launched.
- R's: number of task re-runs.
- L's: number of PARFF tasks launched.
- %CPU: average CPU utilization.
- Grade: average host grade.
- MiF: max number of tasks being executed at the same time (Max in Flight).
- Elapsed: elapsed wall time [hh:mm].
- %max: percentage of max Elapsed time of all FPGAs.
- PARFF: the time from the start of P&R and the start of the first PARFF task.



***
*** Detailed report for R00 (backend_default_24_4_16_14_55_06)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.20%       0:00    1.0    0:00  Checks + config
   0:00   0.07%       0:00    1.0    0:00  Build Fs Macro Library
   0:00   0.76%       0:00    1.0    0:00  Launch VCS
   0:00   0.48%       0:00    1.0    0:00  FE + synthesis
   0:00   0.20%       0:00    0.5    0:00  RTL DB index + link
   0:00   0.67%       0:00    1.0    0:00  Build System
   0:00   1.15%       0:00    1.0    0:00  Build zCore
   0:00   1.08%       0:00    1.0    0:00  Place and Route System
   0:16  90.37%       0:16    1.0    0:15  P&R
   0:00   0.50%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.22%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:17  95.75%       0:17    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.16%       0:00    1.3    0:00  Checks + config
   0:00   0.08%       0:00    1.0    0:00  Build Fs Macro Library
   0:00   0.80%       0:00    1.0    0:00  Launch VCS
   0:00   0.51%       0:00    1.0    0:00  FE + synthesis
   0:00   0.10%       0:00    1.0    0:00  RTL DB index + link
   0:00   0.71%       0:00    1.0    0:00  Build System
   0:00   1.21%       0:00    1.0    0:00  Build zCore
   0:00   1.14%       0:00    1.0    0:00  Place and Route System
   0:16  94.48%       0:16    1.0    0:15  P&R
   0:00   0.53%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.24%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:17 100.00%       0:17    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.15%       0:00    1.3    0:00  Checks + config
   0:00   0.06%       0:00    1.0    0:00  Build Fs Macro Library
   0:00   0.28%       0:00    1.0    0:00  Launch VCS
   0:00   0.21%       0:00    1.0    0:00  FE + synthesis
   0:00   0.04%       0:00    1.0    0:00  RTL DB index + link
   0:00   0.27%       0:00    1.0    0:00  Build System
   0:00   0.79%       0:00    1.0    0:00  Build zCore
   0:00   0.79%       0:00    1.0    0:00  Place and Route System
   0:15  96.80%       0:15    1.0    0:15  P&R
   0:00   0.54%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.03%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:15 100.00%       0:15    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 14:55   0:00   0.20    0:00   1.0     4   85.27  1.00  Checks + config
 14:55   0:00   0.07    0:00   1.0     1   66.27  1.00  Build Fs Macro Library
 14:55   0:00   0.76    0:00   1.0     1   31.22  1.00  Launch VCS
 14:55   0:00   0.02    0:00   1.0     1   52.63  1.00  Compilation Profiler (after VCSAnalyzer)
 14:55   0:00   0.05    0:00   1.0     1   21.82  1.00  Build Rhino Fsdb
 14:55   0:00   0.08    0:00   1.0     1   16.47  1.00  Launch Verdi
 14:55   0:00   0.48    0:00   1.0     1   37.11  1.00  FE + synthesis
 14:55   0:00   0.02    0:00   1.0     1   50.00  1.00  Compilation Profiler (after BackendEntry)
 14:55   0:00   0.02    0:00   1.0     1   60.87  1.00  Make optionsdb dump
 14:55   0:00   0.03    0:00   1.0     1   51.72  1.00  Make VCS file links
 14:55   0:00   0.03    0:00   1.0     1   40.00  1.00  Analyze DVE
 14:55   0:00   0.20    0:00   0.5     2   39.42  1.00  RTL DB index + link
 14:55   0:00   0.06    0:00   1.0     1   26.15  1.00  Make RTL DB for Run Time
 14:55   0:00   0.67    0:00   1.0     1   33.91  1.00  Build System
 14:55   0:00   0.02    0:00   1.0     1   57.14  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 14:55   0:00   0.04    0:00   1.0     1   85.37  1.00  Build Equipotentials
 14:55   0:00   0.04    0:00   1.0     1   31.71  1.00  zSimuFsdbHeader
 14:55   0:00   0.07    0:00   1.0     1   40.96  1.00  Convert Netlist
 14:55   0:00   0.04    0:00   1.0     1   67.50  1.00  Build Accessibility Graphs
 14:55   0:00   0.05    0:00   1.0     1   49.09  1.00  RTB Front-End
 14:55   0:00   0.06    0:00   1.0     1   83.87  1.00  Simulate Graphs
 14:55   0:00   1.15    0:00   1.0     1   58.74  1.00  Build zCore
 14:56   0:00   1.08    0:00   1.0     1   62.04  1.00  Place and Route System
 14:56   0:00   0.03    0:00   1.0     1   35.29  1.00  Compilation Profiler (after ZParAnalyzer)
 14:56   0:00   0.96    0:00   1.0     1   95.25  1.00  Create RTB Configuration
 14:56   0:00   0.96    0:00   1.0     1   95.25  1.00  Create RTB Configuration
 14:56   0:11  59.13    0:10   1.0     3   82.32  1.00  P&R
 14:56   0:16  90.37    0:16   1.0     3   92.07  1.00  P&R
 14:56   0:00   0.18    0:00   1.0     1   11.33  1.00  Create Timing DB
 14:56   0:11  63.76    0:11   1.0     3   92.31  1.00  IF P&R
 15:07   0:00   0.17    0:00   1.0     1   63.64  1.00  Create Timing DB (SDF Mode)
 15:08   0:00   0.29    0:00   1.0     1  169.33  1.00  Create Timing DB (SDF Mode)
 15:13   0:00   0.50    0:00   1.0     1   92.51  1.00  Create Timing DB (SDF Mode)
 15:13   0:00   0.33    0:00   1.0     1  103.28  1.00  FPGA PaRs Analyzer
 15:13   0:00   0.26    0:00   1.0     1   31.72  1.00  Global DB
 15:13   0:00   0.22    0:00   1.0     1    9.96  1.00  Create Timing DB (post FPGA)
 15:13   0:00   0.04    0:00   1.0     1   89.13  1.00  zAudit Report [1 FAILED]

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      15.0     87.0    246.5 Checks + config
    1       0      47.5     47.5     47.5 Build Fs Macro Library
    1       0     153.1    153.1    153.1 Launch VCS
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      43.2     43.2     43.2 Launch Verdi
    1       0     107.5    107.5    107.5 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    1       0      44.1     44.1     44.1 Make optionsdb dump
    1       0      44.1     44.1     44.1 Make VCS file links
    1       0      92.1     92.1     92.1 Analyze DVE
    2       0      44.1     60.1     76.1 RTL DB index + link
    1       0      44.1     44.1     44.1 Make RTL DB for Run Time
    1       0     303.6    303.6    303.6 Build System
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     117.9    117.9    117.9 Build Equipotentials
    1       0     105.2    105.2    105.2 zSimuFsdbHeader
    1       0     154.7    154.7    154.7 Convert Netlist
    1       0     148.8    148.8    148.8 Build Accessibility Graphs
    1       0     120.9    120.9    120.9 RTB Front-End
    1       0     363.5    363.5    363.5 Simulate Graphs
    1       0     460.6    460.6    460.6 Build zCore
    1       0    1498.8   1498.8   1498.8 Place and Route System
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZParAnalyzer)
    1       0    1665.6   1665.6   1665.6 Create RTB Configuration
    1       0    1665.6   1665.6   1665.6 Create RTB Configuration
    3       0       2.0   1508.7   4522.1 P&R
    3       0       2.0   1783.1   5345.4 P&R
    1       0     125.5    125.5    125.5 Create Timing DB
    3       0       2.0   1545.9   4633.7 IF P&R
    1       0     152.0    152.0    152.0 Create Timing DB (SDF Mode)
    1       0     233.7    233.7    233.7 Create Timing DB (SDF Mode)
    1       0     362.8    362.8    362.8 Create Timing DB (SDF Mode)
    1       0       7.5      7.5      7.5 FPGA PaRs Analyzer
    1       0     324.5    324.5    324.5 Global DB
    1       0     118.8    118.8    118.8 Create Timing DB (post FPGA)
    1       0      56.4     56.4     56.4 zAudit Report [1 FAILED]


** There were no tasks with grid delays >= 30 s

=== P&R Summary (by time)

                                           -- Actual timing --                    W/o grid delay
FPGA name  Win  Tasks R's L's %CPU, Grade  MiF Elapsed  %max    PARFF scheduled   Elapsed %max
---------  ---- ------------- -----------  -------------------  ----------------  --------------
U0_M0_F00  Orig    1          94.93  1.00    1    0:16 100.00%                      0:16 100.00%
U0_M0_IF   Orig    1          96.43  1.00    1    0:11  69.46%                      0:11  69.46%
U0_M0_F08  Orig    1          86.30  1.00    1    0:10  64.07%                      0:10  64.07%

Columns:
- Win: label of the winning P&R strategy.
- Tasks: number of tasks launched.
- R's: number of task re-runs.
- L's: number of PARFF tasks launched.
- %CPU: average CPU utilization.
- Grade: average host grade.
- MiF: max number of tasks being executed at the same time (Max in Flight).
- Elapsed: elapsed wall time [hh:mm].
- %max: percentage of max Elapsed time of all FPGAs.
- PARFF: the time from the start of P&R and the start of the first PARFF task.

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 14:55  14:55  14:55    0:00   0:00  37.11  1.00    107.5  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R01 (backend_default_24_4_17_16_25_41)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   4.74%       0:00    0.6    0:00  Checks + config
   0:00   8.85%       0:00    1.0    0:00  Launch VCS
   0:00   1.26%       0:00    1.0    0:00  Build Rhino Fsdb
   0:00   8.07%       0:00    0.6    0:00  RTL DB index + link
   0:00   4.53%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00  27.45%       0:00    0.8  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  10.42%       0:00    1.2    0:00  Checks + config
   0:00  40.80%       0:00    1.0    0:00  Launch VCS
   0:00   5.82%       0:00    1.0    0:00  Build Rhino Fsdb
   0:00  22.06%       0:00    1.0    0:00  RTL DB index + link
   0:00  20.89%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  19.75%       0:00    1.3    0:00  Checks + config
   0:00  24.72%       0:00    1.0    0:00  Launch VCS
   0:00   1.58%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   5.76%       0:00    1.0    0:00  RTL DB index + link
   0:00  48.19%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.1  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 16:25   0:00   4.74    0:00   0.6     4   84.09  1.00  Checks + config
 16:25   0:00   8.85    0:00   1.0     1   26.26  1.00  Launch VCS
 16:26   0:00   1.16    0:00   1.0     1   12.84  1.00  Compilation Profiler (after VCSAnalyzer)
 16:26   0:00   1.26    0:00   1.0     1   11.76  1.00  Build Rhino Fsdb
 16:26   0:00   3.84    0:00   1.0     1    3.87  1.00  Launch Verdi
 16:26   0:00   8.07    0:00   0.6     2   11.31  1.00  RTL DB index + link
 16:26   0:00   0.68    0:00   1.0     1   34.38  1.00  Make RTL DB for Run Time
 16:27   0:00   3.97    0:00   1.7     2   12.00  1.00  FPGA post Process
 16:27   0:00   4.53    0:00   1.0     1  101.41  1.00  FPGA PaRs Analyzer

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      10.9     87.4    247.3 Checks + config
    1       0     146.3    146.3    146.3 Launch VCS
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      33.6     33.6     33.6 Launch Verdi
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      44.3     44.3     44.3 Make RTL DB for Run Time
    2       0     139.7    140.8    141.9 FPGA post Process
    1       0       7.5      7.5      7.5 FPGA PaRs Analyzer


** There were no tasks with grid delays >= 30 s


***
*** Detailed report for R02 (backend_default_24_4_17_18_33_55)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   3.65%       0:00    1.0    0:00  Checks + config
   0:00  11.83%       0:00    1.0    0:00  Launch VCS
   0:00   4.24%       0:00    1.0    0:00  FE + synthesis
   0:00   3.72%       0:00    0.6    0:00  RTL DB index + link
   0:00   4.98%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00  28.42%       0:00    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  10.66%       0:00    1.4    0:00  Checks + config
   0:00  45.29%       0:00    1.0    0:00  Launch VCS
   0:00  16.25%       0:00    1.0    0:00  FE + synthesis
   0:00   8.72%       0:00    1.0    0:00  RTL DB index + link
   0:00  19.07%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  19.11%       0:00    1.3    0:00  Checks + config
   0:00  27.90%       0:00    1.0    0:00  Launch VCS
   0:00   8.92%       0:00    1.0    0:00  FE + synthesis
   0:00   5.35%       0:00    1.0    0:00  RTL DB index + link
   0:00  38.73%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.1  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 18:33   0:00   3.65    0:00   1.0     4   84.85  1.00  Checks + config
 18:34   0:00  11.83    0:00   1.0     1   30.33  1.00  Launch VCS
 18:34   0:00   1.77    0:00   1.0     1   12.04  1.00  Compilation Profiler (after VCSAnalyzer)
 18:34   0:00   1.21    0:00   1.0     1   12.16  1.00  Build Rhino Fsdb
 18:34   0:00   3.85    0:00   1.0     1    5.96  1.00  Launch Verdi
 18:34   0:00   4.24    0:00   1.0     1   27.03  1.00  FE + synthesis
 18:34   0:00   3.72    0:00   0.6     2   30.22  1.00  RTL DB index + link
 18:34   0:00   1.03    0:00   1.0     1   28.57  1.00  Make RTL DB for Run Time
 18:34   0:00   4.11    0:00   1.6     2   15.96  1.00  FPGA post Process
 18:34   0:00   4.98    0:00   1.0     1  122.04  1.00  FPGA PaRs Analyzer

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      14.8     88.2    246.4 Checks + config
    1       0     156.1    156.1    156.1 Launch VCS
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      43.2     43.2     43.2 Launch Verdi
    1       0      80.2     80.2     80.2 FE + synthesis
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      44.3     44.3     44.3 Make RTL DB for Run Time
    2       0     141.0    142.4    143.9 FPGA post Process
    1       0       7.5      7.5      7.5 FPGA PaRs Analyzer


** There were no tasks with grid delays >= 30 s

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 18:34  18:34  18:34    0:00   0:00  27.03  1.00     80.2  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R03 (backend_default_24_4_17_18_40_12)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   3.71%       0:00    1.0    0:00  Checks + config
   0:00   8.81%       0:00    1.0    0:00  Launch VCS
   0:00   1.60%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   3.64%       0:00    0.5    0:00  RTL DB index + link
   0:00   5.24%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00  22.99%       0:00    0.9  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  13.21%       0:00    1.3    0:00  Checks + config
   0:00  42.16%       0:00    1.0    0:00  Launch VCS
   0:00   7.64%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   9.39%       0:00    1.0    0:00  RTL DB index + link
   0:00  27.61%       0:00    1.8    0:00  FPGA post Process
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.3  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  20.54%       0:00    1.3    0:00  Checks + config
   0:00  29.53%       0:00    1.0    0:00  Launch VCS
   0:00   2.01%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   5.64%       0:00    1.0    0:00  RTL DB index + link
   0:00  42.28%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.1  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 18:40   0:00   3.71    0:00   1.0     4   90.78  1.00  Checks + config
 18:40   0:00   8.81    0:00   1.0     1   41.51  1.00  Launch VCS
 18:40   0:00   1.10    0:00   1.0     1   15.15  1.00  Build Rhino Fsdb
 18:40   0:00   1.60    0:00   1.0     1   15.63  1.00  Compilation Profiler (after VCSAnalyzer)
 18:40   0:00   2.14    0:00   1.0     1   10.08  1.00  Launch Verdi
 18:40   0:00   3.64    0:00   0.5     2   35.59  1.00  RTL DB index + link
 18:40   0:00   0.70    0:00   1.0     1   42.86  1.00  Make RTL DB for Run Time
 18:41   0:00   5.77    0:00   1.8     2   10.13  1.00  FPGA post Process
 18:41   0:00   5.24    0:00   1.0     1  117.78  1.00  FPGA PaRs Analyzer

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      15.7     87.2    242.0 Checks + config
    1       0     156.6    156.6    156.6 Launch VCS
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      43.2     43.2     43.2 Launch Verdi
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      44.3     44.3     44.3 Make RTL DB for Run Time
    2       0     141.1    141.6    142.1 FPGA post Process
    1       0       7.5      7.5      7.5 FPGA PaRs Analyzer


** There were no tasks with grid delays >= 30 s


***
*** Detailed report for R04 (backend_default_24_4_17_18_52_26)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   2.77%       0:00    0.9    0:00  Checks + config
   0:00   6.32%       0:00    1.0    0:00  Launch VCS
   0:00   1.83%       0:00    1.0    0:00  FE + synthesis
   0:00   3.98%       0:00    0.6    0:00  RTL DB index + link
   0:00  11.00%       0:00    1.0    0:00  Build System
   0:00   0.71%       0:00    1.0    0:00  Compilation Profiler (after ZTopBuildAnalyzer)
   0:00   7.19%       0:00    1.0    0:00  Create Timing DB
   0:00   3.25%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.58%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:00  37.63%       0:00    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   5.54%       0:00    1.3    0:00  Checks + config
   0:00  17.94%       0:00    1.0    0:00  Launch VCS
   0:00   5.19%       0:00    1.0    0:00  FE + synthesis
   0:00   6.83%       0:00    1.0    0:00  RTL DB index + link
   0:00  31.21%       0:00    1.0    0:00  Build System
   0:00   2.02%       0:00    1.0    0:00  Compilation Profiler (after ZTopBuildAnalyzer)
   0:00  20.41%       0:00    1.0    0:00  Create Timing DB
   0:00   9.23%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   1.64%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  14.13%       0:00    1.3    0:00  Checks + config
   0:00  21.25%       0:00    1.0    0:00  Launch VCS
   0:00   7.12%       0:00    1.0    0:00  FE + synthesis
   0:00   4.19%       0:00    1.0    0:00  RTL DB index + link
   0:00  25.63%       0:00    1.0    0:00  Build System
   0:00   1.66%       0:00    1.0    0:00  Compilation Profiler (after ZTopBuildAnalyzer)
   0:00  26.02%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 18:52   0:00   2.77    0:00   0.9     4   92.20  1.00  Checks + config
 18:52   0:00   6.32    0:00   1.0     1   42.33  1.00  Launch VCS
 18:52   0:00   1.37    0:00   1.0     1   15.18  1.00  Compilation Profiler (after VCSAnalyzer)
 18:52   0:00   0.75    0:00   1.0     1   16.39  1.00  Build Rhino Fsdb
 18:52   0:00   1.35    0:00   1.0     1   12.73  1.00  Launch Verdi
 18:52   0:00   1.83    0:00   1.0     1   48.99  1.00  FE + synthesis
 18:53   0:00   1.09    0:00   1.0     1   17.98  1.00  Compilation Profiler (after BackendEntry)
 18:53   0:00   3.98    0:00   0.6     2   21.94  1.00  RTL DB index + link
 18:53   0:00   2.01    0:00   1.0     1   10.98  1.00  Make RTL DB for Run Time
 18:53   0:00  11.00    0:00   1.0     1   29.35  1.00  Build System
 18:53   0:00   0.61    0:00   1.0     1   24.00  1.00  zSimuFsdbHeader
 18:53   0:00   0.68    0:00   1.0     1   67.27  1.00  Build Equipotentials
 18:53   0:00   0.71    0:00   1.0     1   29.31  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 18:53   0:00   1.45    0:00   1.0     1   30.51  1.00  Convert Netlist
 18:53   0:00   0.71    0:00   1.0     1   48.28  1.00  Build Accessibility Graphs
 18:53   0:00   0.91    0:00   1.0     1   68.92  1.00  Simulate Graphs
 18:53   0:00   2.91    0:00   1.6     2   16.84  1.00  FPGA post Process
 18:53   0:00   7.19    0:00   1.0     1    4.10  1.00  Create Timing DB
 18:53   0:00   3.28    0:00   1.0     1  140.07  1.00  FPGA PaRs Analyzer
 18:53   0:00   3.25    0:00   1.0     1    9.43  1.00  Create Timing DB (post FPGA)
 18:53   0:00   0.58    0:00   1.0     1   89.36  1.00  zAudit Report [1 FAILED]

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      10.9     85.0    243.2 Checks + config
    1       0     156.6    156.6    156.6 Launch VCS
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      33.6     33.6     33.6 Launch Verdi
    1       0      80.3     80.3     80.3 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      44.4     44.4     44.4 Make RTL DB for Run Time
    1       0     306.1    306.1    306.1 Build System
    1       0     106.8    106.8    106.8 zSimuFsdbHeader
    1       0     119.2    119.2    119.2 Build Equipotentials
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     153.4    153.4    153.4 Convert Netlist
    1       0     156.2    156.2    156.2 Build Accessibility Graphs
    1       0     362.8    362.8    362.8 Simulate Graphs
    2       0     141.0    141.1    141.1 FPGA post Process
    1       0     121.5    121.5    121.5 Create Timing DB
    1       0       7.5      7.5      7.5 FPGA PaRs Analyzer
    1       0     130.3    130.3    130.3 Create Timing DB (post FPGA)
    1       0      56.4     56.4     56.4 zAudit Report [1 FAILED]


** There were no tasks with grid delays >= 30 s

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 18:52  18:52  18:52    0:00   0:00  48.99  1.00     80.3  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R05 (backend_default_24_4_17_19_01_19)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   2.70%       0:00    0.9    0:00  Checks + config
   0:00   9.53%       0:00    1.0    0:00  Launch VCS
   0:00   1.58%       0:00    1.0    0:00  FE + synthesis
   0:00   2.73%       0:00    0.9    0:00  RTL DB index + link
   0:00  10.66%       0:00    1.0    0:00  Build System
   0:00   0.92%       0:00    1.0    0:00  Compilation Profiler (after ZTopBuildAnalyzer)
   0:00   5.46%       0:00    1.0    0:00  Create Timing DB
   0:00   2.41%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.53%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:00  36.54%       0:00    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   5.38%       0:00    1.3    0:00  Checks + config
   0:00  26.93%       0:00    1.0    0:00  Launch VCS
   0:00   4.45%       0:00    1.0    0:00  FE + synthesis
   0:00   6.78%       0:00    1.0    0:00  RTL DB index + link
   0:00  30.11%       0:00    1.0    0:00  Build System
   0:00   2.60%       0:00    1.0    0:00  Compilation Profiler (after ZTopBuildAnalyzer)
   0:00  15.42%       0:00    1.0    0:00  Create Timing DB
   0:00   6.82%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   1.51%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  13.97%       0:00    1.3    0:00  Checks + config
   0:00  21.29%       0:00    1.0    0:00  Launch VCS
   0:00   6.94%       0:00    1.0    0:00  FE + synthesis
   0:00   4.24%       0:00    1.0    0:00  RTL DB index + link
   0:00  25.05%       0:00    1.0    0:00  Build System
   0:00   1.73%       0:00    1.0    0:00  Compilation Profiler (after ZTopBuildAnalyzer)
   0:00  26.78%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 19:01   0:00   2.70    0:00   0.9     4   93.60  1.00  Checks + config
 19:01   0:00   9.53    0:00   1.0     1   28.12  1.00  Launch VCS
 19:01   0:00   0.89    0:00   1.0     1   23.29  1.00  Compilation Profiler (after VCSAnalyzer)
 19:01   0:00   0.51    0:00   1.0     1   23.81  1.00  Build Rhino Fsdb
 19:01   0:00   0.89    0:00   1.0     1   19.18  1.00  Launch Verdi
 19:01   0:00   1.58    0:00   1.0     1   55.38  1.00  FE + synthesis
 19:01   0:00   1.52    0:00   1.0     1   14.40  1.00  Compilation Profiler (after BackendEntry)
 19:01   0:00   2.73    0:00   0.9     2   22.22  1.00  RTL DB index + link
 19:02   0:00   0.64    0:00   1.0     1   33.96  1.00  Make RTL DB for Run Time
 19:02   0:00  10.66    0:00   1.0     1   29.58  1.00  Build System
 19:02   0:00   0.58    0:00   1.0     1   77.08  1.00  Build Equipotentials
 19:02   0:00   0.58    0:00   1.0     1   25.00  1.00  zSimuFsdbHeader
 19:02   0:00   1.15    0:00   1.0     1   34.74  1.00  Convert Netlist
 19:02   0:00   0.87    0:00   1.0     1   43.06  1.00  Build Accessibility Graphs
 19:02   0:00   0.92    0:00   1.0     1   23.68  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 19:02   0:00   0.93    0:00   1.0     1   64.94  1.00  Simulate Graphs
 19:02   0:00   3.87    0:00   1.8     2   11.15  1.00  FPGA post Process
 19:02   0:00   5.46    0:00   1.0     1    5.56  1.00  Create Timing DB
 19:02   0:00   3.37    0:00   1.0     1  134.89  1.00  FPGA PaRs Analyzer
 19:02   0:00   2.41    0:00   1.0     1   12.06  1.00  Create Timing DB (post FPGA)
 19:02   0:00   0.53    0:00   1.0     1   90.91  1.00  zAudit Report [1 FAILED]

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      15.5     87.8    244.4 Checks + config
    1       0     156.6    156.6    156.6 Launch VCS
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      43.2     43.2     43.2 Launch Verdi
    1       0      80.3     80.3     80.3 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      44.3     44.3     44.3 Make RTL DB for Run Time
    1       0     312.0    312.0    312.0 Build System
    1       0     123.7    123.7    123.7 Build Equipotentials
    1       0     104.7    104.7    104.7 zSimuFsdbHeader
    1       0     160.4    160.4    160.4 Convert Netlist
    1       0     154.3    154.3    154.3 Build Accessibility Graphs
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     374.4    374.4    374.4 Simulate Graphs
    2       0     141.5    141.5    141.5 FPGA post Process
    1       0     125.2    125.2    125.2 Create Timing DB
    1       0       7.5      7.5      7.5 FPGA PaRs Analyzer
    1       0     110.5    110.5    110.5 Create Timing DB (post FPGA)
    1       0      56.5     56.5     56.5 zAudit Report [1 FAILED]


** There were no tasks with grid delays >= 30 s

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 19:01  19:01  19:01    0:00   0:00  55.38  1.00     80.3  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R06 (backend_default_24_4_17_19_05_01)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   3.09%       0:00    0.9    0:00  Checks + config
   0:00  10.30%       0:00    1.0    0:00  Launch VCS
   0:00   2.76%       0:00    1.0    0:00  FE + synthesis
   0:00   3.48%       0:00    0.6    0:00  RTL DB index + link
   0:00  12.39%       0:00    1.0    0:00  Build System
   0:00   1.97%       0:00    1.0    0:00  Compilation Profiler (after ZTopBuildAnalyzer)
   0:00   3.71%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00  37.72%       0:00    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   6.10%       0:00    1.3    0:00  Checks + config
   0:00  28.93%       0:00    1.0    0:00  Launch VCS
   0:00   7.76%       0:00    1.0    0:00  FE + synthesis
   0:00   5.45%       0:00    1.0    0:00  RTL DB index + link
   0:00  34.80%       0:00    1.0    0:00  Build System
   0:00   5.52%       0:00    1.0    0:00  Compilation Profiler (after ZTopBuildAnalyzer)
   0:00  11.43%       0:00    1.4    0:00  FPGA post Process
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.1  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  14.13%       0:00    1.3    0:00  Checks + config
   0:00  21.35%       0:00    1.0    0:00  Launch VCS
   0:00   7.31%       0:00    1.0    0:00  FE + synthesis
   0:00   4.19%       0:00    1.0    0:00  RTL DB index + link
   0:00  24.76%       0:00    1.0    0:00  Build System
   0:00   1.95%       0:00    1.0    0:00  Compilation Profiler (after ZTopBuildAnalyzer)
   0:00  26.32%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 19:05   0:00   3.09    0:00   0.9     4   91.75  1.00  Checks + config
 19:05   0:00  10.30    0:00   1.0     1   29.24  1.00  Launch VCS
 19:05   0:00   0.73    0:00   1.0     1   26.42  1.00  Build Rhino Fsdb
 19:05   0:00   1.35    0:00   1.0     1   13.27  1.00  Launch Verdi
 19:05   0:00   2.21    0:00   1.0     1   13.04  1.00  Compilation Profiler (after VCSAnalyzer)
 19:05   0:00   2.76    0:00   1.0     1   37.31  1.00  FE + synthesis
 19:05   0:00   0.85    0:00   1.0     1   29.03  1.00  Compilation Profiler (after BackendEntry)
 19:05   0:00   3.48    0:00   0.6     2   30.50  1.00  RTL DB index + link
 19:05   0:00   0.88    0:00   1.0     1   28.12  1.00  Make RTL DB for Run Time
 19:05   0:00  12.39    0:00   1.0     1   28.19  1.00  Build System
 19:05   0:00   0.81    0:00   1.0     1   61.02  1.00  Build Equipotentials
 19:05   0:00   0.85    0:00   1.0     1   17.74  1.00  zSimuFsdbHeader
 19:05   0:00   2.02    0:00   1.0     1   22.45  1.00  Convert Netlist
 19:05   0:00   1.28    0:00   1.0     1   29.03  1.00  Build Accessibility Graphs
 19:05   0:00   1.33    0:00   1.0     1   53.61  1.00  Simulate Graphs
 19:05   0:00   1.97    0:00   1.0     1   13.99  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 19:06   0:00   4.07    0:00   1.4     2   15.38  1.00  FPGA post Process
 19:06   0:00   3.71    0:00   1.0     1  137.78  1.00  FPGA PaRs Analyzer

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      15.1     86.8    245.9 Checks + config
    1       0     156.6    156.6    156.6 Launch VCS
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      33.6     33.6     33.6 Launch Verdi
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      80.3     80.3     80.3 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      44.3     44.3     44.3 Make RTL DB for Run Time
    1       0     300.1    300.1    300.1 Build System
    1       0     123.6    123.6    123.6 Build Equipotentials
    1       0     104.7    104.7    104.7 zSimuFsdbHeader
    1       0     155.3    155.3    155.3 Convert Netlist
    1       0     163.1    163.1    163.1 Build Accessibility Graphs
    1       0     375.7    375.7    375.7 Simulate Graphs
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    2       0     143.9    144.6    145.4 FPGA post Process
    1       0       7.5      7.5      7.5 FPGA PaRs Analyzer


** There were no tasks with grid delays >= 30 s

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 19:05  19:05  19:05    0:00   0:00  37.31  1.00     80.3  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R07 (backend_default_24_4_17_19_19_08)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   4.09%       0:00    0.9    0:00  Checks + config
   0:00  10.69%       0:00    1.0    0:00  Launch VCS
   0:00   3.46%       0:00    1.0    0:00  FE + synthesis
   0:00   3.88%       0:00    0.7    0:00  RTL DB index + link
   0:00  11.32%       0:00    1.0    0:00  Build System
   0:00  19.64%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00  53.07%       0:00    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   5.94%       0:00    1.3    0:00  Checks + config
   0:00  21.02%       0:00    1.0    0:00  Launch VCS
   0:00   6.80%       0:00    1.0    0:00  FE + synthesis
   0:00   5.39%       0:00    1.0    0:00  RTL DB index + link
   0:00  22.25%       0:00    1.0    0:00  Build System
   0:00  38.60%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   9.91%       0:00    1.3    0:00  Checks + config
   0:00  15.23%       0:00    1.0    0:00  Launch VCS
   0:00   5.52%       0:00    1.0    0:00  FE + synthesis
   0:00   2.79%       0:00    1.0    0:00  RTL DB index + link
   0:00  16.76%       0:00    1.0    0:00  Build System
   0:00  49.80%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 19:19   0:00   4.09    0:00   0.9     4   88.53  1.00  Checks + config
 19:19   0:00  10.69    0:00   1.0     1   37.42  1.00  Launch VCS
 19:19   0:00   3.04    0:00   1.0     1   12.07  1.00  Compilation Profiler (after VCSAnalyzer)
 19:19   0:00   1.59    0:00   1.0     1    9.89  1.00  Build Rhino Fsdb
 19:19   0:00   2.17    0:00   1.0     1   11.29  1.00  Launch Verdi
 19:19   0:00   3.46    0:00   1.0     1   41.92  1.00  FE + synthesis
 19:19   0:00   1.94    0:00   1.0     1   18.92  1.00  Compilation Profiler (after BackendEntry)
 19:19   0:00   3.88    0:00   0.7     2   26.75  1.00  RTL DB index + link
 19:19   0:00   0.75    0:00   1.0     1   39.53  1.00  Make RTL DB for Run Time
 19:19   0:00  11.32    0:00   1.0     1   38.89  1.00  Build System
 19:19   0:00   1.83    0:00   1.0     1   37.14  1.00  Build Equipotentials
 19:19   0:00   2.15    0:00   1.0     1   11.38  1.00  zSimuFsdbHeader
 19:19   0:00   3.11    0:00   1.0     1   12.36  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 19:19   0:00   5.12    0:00   1.0     1   12.29  1.00  Convert Netlist
 19:19   0:00  19.64    0:00   1.0     1   66.64  1.00  Build zCore
 19:19   0:00   0.94    0:00   1.0     1   50.00  1.00  Build Accessibility Graphs
 19:19   0:00   1.07    0:00   1.0     1   85.25  1.00  Simulate Graphs

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      15.2     87.3    243.1 Checks + config
    1       0     152.9    152.9    152.9 Launch VCS
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      33.6     33.6     33.6 Launch Verdi
    1       0      80.5     80.5     80.5 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      44.3     44.3     44.3 Make RTL DB for Run Time
    1       0     309.2    309.2    309.2 Build System
    1       0     128.4    128.4    128.4 Build Equipotentials
    1       0     102.9    102.9    102.9 zSimuFsdbHeader
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     152.5    152.5    152.5 Convert Netlist
    1       0     458.1    458.1    458.1 Build zCore
    1       0     154.7    154.7    154.7 Build Accessibility Graphs
    1       0     376.7    376.7    376.7 Simulate Graphs


** There were no tasks with grid delays >= 30 s

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 19:19  19:19  19:19    0:00   0:00  41.92  1.00     80.5  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R08 (backend_default_24_4_17_19_36_12)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.21%       0:00    0.9    0:00  Checks + config
   0:00   0.34%       0:00    1.0    0:00  Launch VCS
   0:00   0.19%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.23%       0:00    0.7    0:00  RTL DB index + link
   0:16  93.36%       0:16    1.0    0:14  Fxx P&R
   0:00   0.46%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.21%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:16  95.05%       0:16    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.16%       0:00    1.3    0:00  Checks + config
   0:00   0.36%       0:00    1.0    0:00  Launch VCS
   0:00   0.20%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.18%       0:00    1.0    0:00  RTL DB index + link
   0:16  98.34%       0:16    1.0    0:14  Fxx P&R
   0:00   0.49%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.22%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.05%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:16 100.00%       0:16    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.16%       0:00    1.3    0:00  Checks + config
   0:00   0.23%       0:00    1.0    0:00  Launch VCS
   0:00   0.02%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.05%       0:00    1.0    0:00  RTL DB index + link
   0:14  98.93%       0:14    1.0    0:14  Fxx P&R
   0:00   0.54%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.03%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.05%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:15 100.00%       0:15    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 19:36   0:00   0.21    0:00   0.9     4   94.06  1.00  Checks + config
 19:36   0:00   0.34    0:00   1.0     1   56.91  1.00  Launch VCS
 19:36   0:00   0.06    0:00   1.0     1   13.85  1.00  Build Rhino Fsdb
 19:36   0:00   0.13    0:00   1.0     1   10.29  1.00  Launch Verdi
 19:36   0:00   0.19    0:00   1.0     1   11.11  1.00  Compilation Profiler (after VCSAnalyzer)
 19:36   0:00   0.23    0:00   0.7     2   24.57  1.00  RTL DB index + link
 19:36   0:00   0.23    0:00   1.0     1    7.29  1.00  Make RTL DB for Run Time
 19:37   0:00   0.28    0:00   1.0     1   10.47  1.00  FPGA post Process
 19:37   0:16  93.36    0:16   1.0     3   91.65  1.00  Fxx P&R
 19:53   0:00   0.46    0:00   1.0     1  108.40  1.00  Create Timing DB (SDF Mode)
 19:53   0:00   0.28    0:00   1.0     1  128.52  1.00  FPGA PaRs Analyzer
 19:53   0:00   0.17    0:00   1.0     1   50.86  1.00  Global DB
 19:53   0:00   0.21    0:00   1.0     1   11.36  1.00  Create Timing DB (post FPGA)
 19:53   0:00   0.04    0:00   1.0     1   91.49  1.00  zAudit Report [1 FAILED]

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      10.9     86.1    247.3 Checks + config
    1       0     150.0    150.0    150.0 Launch VCS
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      43.2     43.2     43.2 Launch Verdi
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      44.3     44.3     44.3 Make RTL DB for Run Time
    1       0     141.2    141.2    141.2 FPGA post Process
    3       0       2.0   1783.8   5347.4 Fxx P&R
    1       0     356.2    356.2    356.2 Create Timing DB (SDF Mode)
    1       0       7.5      7.5      7.5 FPGA PaRs Analyzer
    1       0     323.7    323.7    323.7 Global DB
    1       0     122.6    122.6    122.6 Create Timing DB (post FPGA)
    1       0      56.5     56.5     56.5 zAudit Report [1 FAILED]


** There were no tasks with grid delays >= 30 s

=== P&R Summary (by time)

                                           -- Actual timing --                    W/o grid delay
FPGA name  Win  Tasks R's L's %CPU, Grade  MiF Elapsed  %max    PARFF scheduled   Elapsed %max
---------  ---- ------------- -----------  -------------------  ----------------  --------------
U0_M0_F00  Orig    1          94.66  1.00    1    0:15 100.00%                      0:15 100.00%

Columns:
- Win: label of the winning P&R strategy.
- Tasks: number of tasks launched.
- R's: number of task re-runs.
- L's: number of PARFF tasks launched.
- %CPU: average CPU utilization.
- Grade: average host grade.
- MiF: max number of tasks being executed at the same time (Max in Flight).
- Elapsed: elapsed wall time [hh:mm].
- %max: percentage of max Elapsed time of all FPGAs.
- PARFF: the time from the start of P&R and the start of the first PARFF task.


***
*** Detailed report for R09 (backend_default_24_4_17_20_09_38)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   3.39%       0:00    1.0    0:00  Checks + config
   0:00  17.08%       0:00    1.0    0:00  Launch VCS
   0:00   5.43%       0:00    1.0    0:00  FE + synthesis
   0:00   3.29%       0:00    0.6    0:00  RTL DB index + link
   0:00  13.26%       0:00    1.0    0:00  Build System
   0:00  17.10%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00  59.56%       0:00    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   4.28%       0:00    1.3    0:00  Checks + config
   0:00  29.76%       0:00    1.0    0:00  Launch VCS
   0:00   9.46%       0:00    1.0    0:00  FE + synthesis
   0:00   3.61%       0:00    1.0    0:00  RTL DB index + link
   0:00  23.10%       0:00    1.0    0:00  Build System
   0:00  29.78%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  10.01%       0:00    1.3    0:00  Checks + config
   0:00  14.68%       0:00    1.0    0:00  Launch VCS
   0:00   4.80%       0:00    1.0    0:00  FE + synthesis
   0:00   2.80%       0:00    1.0    0:00  RTL DB index + link
   0:00  17.08%       0:00    1.0    0:00  Build System
   0:00  50.63%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 20:09   0:00   3.39    0:00   1.0     4   88.53  1.00  Checks + config
 20:09   0:00  17.08    0:00   1.0     1   19.06  1.00  Launch VCS
 20:10   0:00   3.51    0:00   1.0     1   10.97  1.00  Compilation Profiler (after VCSAnalyzer)
 20:10   0:00   2.50    0:00   1.0     1    5.92  1.00  Build Rhino Fsdb
 20:10   0:00   5.08    0:00   1.0     1    4.37  1.00  Launch Verdi
 20:10   0:00   5.43    0:00   1.0     1   19.62  1.00  FE + synthesis
 20:10   0:00   1.52    0:00   1.0     1   23.30  1.00  Compilation Profiler (after BackendEntry)
 20:10   0:00   3.29    0:00   0.6     2   30.00  1.00  RTL DB index + link
 20:10   0:00   0.65    0:00   1.0     1   40.91  1.00  Make RTL DB for Run Time
 20:10   0:00  13.26    0:00   1.0     1   28.57  1.00  Build System
 20:10   0:00   0.96    0:00   1.0     1   55.38  1.00  Build Equipotentials
 20:10   0:00   1.07    0:00   1.0     1   16.67  1.00  zSimuFsdbHeader
 20:10   0:00   1.94    0:00   1.0     1   25.19  1.00  Convert Netlist
 20:10   0:00   1.55    0:00   1.0     1   27.62  1.00  Build Accessibility Graphs
 20:10   0:00   1.61    0:00   1.0     1   46.79  1.00  Simulate Graphs
 20:10   0:00   2.07    0:00   1.0     1   17.86  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 20:10   0:00  17.10    0:00   1.0     1   65.71  1.00  Build zCore

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      10.9     85.8    243.1 Checks + config
    1       0     156.3    156.3    156.3 Launch VCS
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      43.2     43.2     43.2 Launch Verdi
    1       0      80.2     80.2     80.2 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      44.4     44.4     44.4 Make RTL DB for Run Time
    1       0     313.7    313.7    313.7 Build System
    1       0     121.7    121.7    121.7 Build Equipotentials
    1       0     104.7    104.7    104.7 zSimuFsdbHeader
    1       0     160.6    160.6    160.6 Convert Netlist
    1       0     155.4    155.4    155.4 Build Accessibility Graphs
    1       0     351.9    351.9    351.9 Simulate Graphs
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     460.2    460.2    460.2 Build zCore


** There were no tasks with grid delays >= 30 s

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 20:10  20:10  20:10    0:00   0:00  19.62  1.00     80.2  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R10 (backend_default_24_4_17_20_15_49)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   4.04%       0:00    0.9    0:00  Checks + config
   0:00   8.97%       0:00    1.0    0:00  Launch VCS
   0:00   3.00%       0:00    1.0    0:00  FE + synthesis
   0:00   4.04%       0:00    0.6    0:00  RTL DB index + link
   0:00  13.02%       0:00    1.0    0:00  Build System
   0:00  19.99%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00  53.05%       0:00    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   5.74%       0:00    1.3    0:00  Checks + config
   0:00  17.90%       0:00    1.0    0:00  Launch VCS
   0:00   5.99%       0:00    1.0    0:00  FE + synthesis
   0:00   4.47%       0:00    1.0    0:00  RTL DB index + link
   0:00  26.00%       0:00    1.0    0:00  Build System
   0:00  39.91%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   9.58%       0:00    1.3    0:00  Checks + config
   0:00  15.07%       0:00    1.0    0:00  Launch VCS
   0:00   5.55%       0:00    1.0    0:00  FE + synthesis
   0:00   2.71%       0:00    1.0    0:00  RTL DB index + link
   0:00  17.18%       0:00    1.0    0:00  Build System
   0:00  49.90%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 20:15   0:00   4.04    0:00   0.9     4   93.14  1.00  Checks + config
 20:16   0:00   8.97    0:00   1.0     1   46.25  1.00  Launch VCS
 20:16   0:00   2.64    0:00   1.0     1   18.62  1.00  Compilation Profiler (after VCSAnalyzer)
 20:16   0:00   1.00    0:00   1.0     1   18.18  1.00  Build Rhino Fsdb
 20:16   0:00   1.69    0:00   1.0     1   15.05  1.00  Launch Verdi
 20:16   0:00   3.00    0:00   1.0     1   50.91  1.00  FE + synthesis
 20:16   0:00   1.82    0:00   1.0     1   25.00  1.00  Compilation Profiler (after BackendEntry)
 20:16   0:00   4.04    0:00   0.6     2   33.33  1.00  RTL DB index + link
 20:16   0:00   0.76    0:00   1.0     1   42.86  1.00  Make RTL DB for Run Time
 20:16   0:00  13.02    0:00   1.0     1   36.31  1.00  Build System
 20:16   0:00   1.02    0:00   1.0     1   23.21  1.00  zSimuFsdbHeader
 20:16   0:00   1.07    0:00   1.0     1   64.41  1.00  Build Equipotentials
 20:16   0:00   1.89    0:00   1.0     1   31.73  1.00  Convert Netlist
 20:16   0:00   0.82    0:00   1.0     1   66.67  1.00  Build Accessibility Graphs
 20:16   0:00   1.02    0:00   1.0     1   94.64  1.00  Simulate Graphs
 20:16   0:00   1.35    0:00   1.0     1   35.14  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 20:16   0:00  19.99    0:00   1.0     1   68.70  1.00  Build zCore

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      12.8     87.0    244.3 Checks + config
    1       0     153.0    153.0    153.0 Launch VCS
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      43.2     43.2     43.2 Launch Verdi
    1       0      80.5     80.5     80.5 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      44.3     44.3     44.3 Make RTL DB for Run Time
    1       0     305.0    305.0    305.0 Build System
    1       0     102.9    102.9    102.9 zSimuFsdbHeader
    1       0     122.7    122.7    122.7 Build Equipotentials
    1       0     156.5    156.5    156.5 Convert Netlist
    1       0     152.2    152.2    152.2 Build Accessibility Graphs
    1       0     367.9    367.9    367.9 Simulate Graphs
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     464.2    464.2    464.2 Build zCore


** There were no tasks with grid delays >= 30 s

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 20:16  20:16  20:16    0:00   0:00  50.91  1.00     80.5  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R11 (backend_default_24_4_17_23_55_39)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.40%       0:00    0.5    0:00  Checks + config
   0:00   0.40%       0:00    1.0    0:00  Launch VCS
   0:00   0.33%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.39%       0:00    0.6    0:00  RTL DB index + link
   0:16  93.29%       0:16    1.0    0:14  Fxx P&R
   0:00   0.37%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.27%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:16  95.49%       0:16    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.17%       0:00    1.3    0:00  Checks + config
   0:00   0.42%       0:00    1.0    0:00  Launch VCS
   0:00   0.35%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.23%       0:00    1.0    0:00  RTL DB index + link
   0:16  98.11%       0:16    1.0    0:14  Fxx P&R
   0:00   0.39%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.28%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:16 100.00%       0:16    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.17%       0:00    1.3    0:00  Checks + config
   0:00   0.23%       0:00    1.0    0:00  Launch VCS
   0:00   0.03%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.05%       0:00    1.0    0:00  RTL DB index + link
   0:14  99.02%       0:14    1.0    0:14  Fxx P&R
   0:00   0.43%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.03%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.05%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:15 100.00%       0:15    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 23:55   0:00   0.40    0:00   0.5     4   86.94  1.00  Checks + config
 23:55   0:00   0.40    0:00   1.0     1   48.36  1.00  Launch VCS
 23:56   0:00   0.09    0:00   1.0     1   10.87  1.00  Build Rhino Fsdb
 23:56   0:00   0.18    0:00   1.0     1    7.49  1.00  Launch Verdi
 23:56   0:00   0.33    0:00   1.0     1    8.57  1.00  Compilation Profiler (after VCSAnalyzer)
 23:56   0:00   0.39    0:00   0.6     2   17.95  1.00  RTL DB index + link
 23:56   0:00   0.05    0:00   1.0     1   28.57  1.00  Make RTL DB for Run Time
 23:56   0:00   0.16    0:00   1.0     1   18.82  1.00  FPGA post Process
 23:56   0:16  93.29    0:16   1.0     3   91.20  1.00  Fxx P&R
 00:13   0:00   0.37    0:00   1.0     1  132.99  1.00  Create Timing DB (SDF Mode)
 00:13   0:00   0.25    0:00   1.0     1  143.30  1.00  FPGA PaRs Analyzer
 00:13   0:00   0.22    0:00   1.0     1   41.53  1.00  Global DB
 00:13   0:00   0.27    0:00   1.0     1    8.51  1.00  Create Timing DB (post FPGA)
 00:13   0:00   0.04    0:00   1.0     1   93.33  1.00  zAudit Report [1 FAILED]

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      15.5     87.1    246.5 Checks + config
    1       0     150.1    150.1    150.1 Launch VCS
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      43.2     43.2     43.2 Launch Verdi
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      46.1     46.1     46.1 Make RTL DB for Run Time
    1       0     145.4    145.4    145.4 FPGA post Process
    3       0       2.0   1782.1   5342.3 Fxx P&R
    1       0     364.0    364.0    364.0 Create Timing DB (SDF Mode)
    1       0       7.5      7.5      7.5 FPGA PaRs Analyzer
    1       0     328.5    328.5    328.5 Global DB
    1       0     118.3    118.3    118.3 Create Timing DB (post FPGA)
    1       0      56.5     56.5     56.5 zAudit Report [1 FAILED]


** There were no tasks with grid delays >= 30 s

=== P&R Summary (by time)

                                           -- Actual timing --                    W/o grid delay
FPGA name  Win  Tasks R's L's %CPU, Grade  MiF Elapsed  %max    PARFF scheduled   Elapsed %max
---------  ---- ------------- -----------  -------------------  ----------------  --------------
U0_M0_F00  Orig    1          94.21  1.00    1    0:15 100.00%                      0:15 100.00%

Columns:
- Win: label of the winning P&R strategy.
- Tasks: number of tasks launched.
- R's: number of task re-runs.
- L's: number of PARFF tasks launched.
- %CPU: average CPU utilization.
- Grade: average host grade.
- MiF: max number of tasks being executed at the same time (Max in Flight).
- Elapsed: elapsed wall time [hh:mm].
- %max: percentage of max Elapsed time of all FPGAs.
- PARFF: the time from the start of P&R and the start of the first PARFF task.


***
*** Detailed report for R12 (backend_default_24_4_18_02_39_37)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   2.59%       0:00    1.0    0:00  Checks + config
   0:00  31.48%       0:00    1.0    0:00  Launch VCS
   0:00   1.48%       0:00    1.0    0:00  FE + synthesis
   0:00   2.54%       0:00    0.5    0:00  RTL DB index + link
   0:00   3.01%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00  41.11%       0:00    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   4.67%       0:00    1.3    0:00  Checks + config
   0:00  77.63%       0:00    1.0    0:00  Launch VCS
   0:00   5.80%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   2.98%       0:00    1.0    0:00  RTL DB index + link
   0:00   8.92%       0:00    1.7    0:00  FPGA post Process
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.1  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  19.73%       0:00    1.3    0:00  Checks + config
   0:00  29.53%       0:00    1.0    0:00  Launch VCS
   0:00   9.80%       0:00    1.0    0:00  FE + synthesis
   0:00   5.50%       0:00    1.0    0:00  RTL DB index + link
   0:00  35.44%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.1  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 02:39   0:00   2.59    0:00   1.0     4   88.02  1.00  Checks + config
 02:39   0:00  31.48    0:00   1.0     1    7.97  1.00  Launch VCS
 02:40   0:00   2.35    0:00   1.0     1   14.56  1.00  Compilation Profiler (after VCSAnalyzer)
 02:40   0:00   0.45    0:00   1.0     1   25.64  1.00  Build Rhino Fsdb
 02:40   0:00   0.86    0:00   1.0     1   18.67  1.00  Launch Verdi
 02:40   0:00   1.48    0:00   1.0     1   56.15  1.00  FE + synthesis
 02:40   0:00   2.54    0:00   0.5     2   38.68  1.00  RTL DB index + link
 02:40   0:00   0.80    0:00   1.0     1   24.29  1.00  Make RTL DB for Run Time
 02:40   0:00   3.62    0:00   1.7     2   12.13  1.00  FPGA post Process
 02:41   0:00   3.01    0:00   1.0     1  140.53  1.00  FPGA PaRs Analyzer

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      15.7     86.4    244.4 Checks + config
    1       0     156.3    156.3    156.3 Launch VCS
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      33.6     33.6     33.6 Launch Verdi
    1       0      80.2     80.2     80.2 FE + synthesis
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      44.3     44.3     44.3 Make RTL DB for Run Time
    2       0     140.0    142.8    145.6 FPGA post Process
    1       0       7.5      7.5      7.5 FPGA PaRs Analyzer


** There were no tasks with grid delays >= 30 s

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 02:40  02:40  02:40    0:00   0:00  56.15  1.00     80.2  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R13 (backend_default_24_4_18_02_43_48)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   3.50%       0:00    0.9    0:00  Checks + config
   0:00   7.26%       0:00    1.0    0:00  Launch VCS
   0:00   8.25%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   3.34%       0:00    0.4    0:00  RTL DB index + link
   0:00   4.26%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00  26.61%       0:00    0.9  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  10.55%       0:00    1.3    0:00  Checks + config
   0:00  30.74%       0:00    1.0    0:00  Launch VCS
   0:00  34.92%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   5.79%       0:00    1.0    0:00  RTL DB index + link
   0:00  18.01%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  19.32%       0:00    1.3    0:00  Checks + config
   0:00  28.65%       0:00    1.0    0:00  Launch VCS
   0:00   9.72%       0:00    1.0    0:00  FE + synthesis
   0:00   5.52%       0:00    1.0    0:00  RTL DB index + link
   0:00  36.79%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.1  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 02:43   0:00   3.50    0:00   0.9     4   92.27  1.00  Checks + config
 02:43   0:00   7.26    0:00   1.0     1   45.61  1.00  Launch VCS
 02:44   0:00   1.44    0:00   1.0     1   10.53  1.00  Build Rhino Fsdb
 02:44   0:00   2.93    0:00   1.0     1    7.25  1.00  Launch Verdi
 02:44   0:00   3.74    0:00   1.0     1   30.08  1.00  FE + synthesis
 02:44   0:00   8.25    0:00   1.0     1    6.08  1.00  Compilation Profiler (after VCSAnalyzer)
 02:44   0:00   3.34    0:00   0.4     2   46.67  1.00  RTL DB index + link
 02:44   0:00   0.55    0:00   1.0     1   47.22  1.00  Make RTL DB for Run Time
 02:44   0:00   3.43    0:00   1.5     2   19.24  1.00  FPGA post Process
 02:44   0:00   4.26    0:00   1.0     1  132.50  1.00  FPGA PaRs Analyzer

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      14.8     87.9    247.3 Checks + config
    1       0     156.3    156.3    156.3 Launch VCS
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      43.2     43.2     43.2 Launch Verdi
    1       0      80.2     80.2     80.2 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      44.3     44.3     44.3 Make RTL DB for Run Time
    2       0     140.0    140.5    141.1 FPGA post Process
    1       0       7.5      7.5      7.5 FPGA PaRs Analyzer


** There were no tasks with grid delays >= 30 s

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 02:44  02:44  02:44    0:00   0:00  30.08  1.00     80.2  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R14 (backend_default_24_4_27_19_33_56)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  10.33%       0:00    1.1    0:00  Checks + config
   0:00   4.88%       0:00    1.0    0:00  Launch VCS
   0:00   3.33%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   3.65%       0:00    0.4    0:00  RTL DB index + link
   0:00   4.32%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00  26.51%       0:00    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  39.72%       0:00    1.3    0:00  Checks + config
   0:00  20.85%       0:00    1.0    0:00  Launch VCS
   0:00  14.23%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   6.76%       0:00    1.0    0:00  RTL DB index + link
   0:00  18.45%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.1  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  22.03%       0:00    1.3    0:00  Checks + config
   0:00  29.47%       0:00    1.0    0:00  Launch VCS
   0:00   4.72%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   6.29%       0:00    1.0    0:00  RTL DB index + link
   0:00  37.48%       0:00    1.0    0:00  FPGA PaRs Analyzer
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.1  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 19:33   0:00  10.33    0:00   1.1     4   27.67  1.00  Checks + config
 19:34   0:00   4.88    0:00   1.0     1   69.59  1.00  Launch VCS
 19:34   0:00   0.97    0:00   1.0     1   22.03  1.00  Build Rhino Fsdb
 19:34   0:00   2.01    0:00   1.0     1   10.66  1.00  Launch Verdi
 19:34   0:00   3.33    0:00   1.0     1   16.34  1.00  Compilation Profiler (after VCSAnalyzer)
 19:34   0:00   3.65    0:00   0.4     2   45.83  1.00  RTL DB index + link
 19:34   0:00   0.76    0:00   1.0     1   36.96  1.00  Make RTL DB for Run Time
 19:34   0:00   3.50    0:00   1.5     2   21.45  1.00  FPGA post Process
 19:34   0:00   4.32    0:00   1.0     1  140.08  1.00  FPGA PaRs Analyzer

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      10.9     85.2    242.7 Checks + config
    1       0     146.2    146.2    146.2 Launch VCS
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      33.6     33.6     33.6 Launch Verdi
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      44.3     44.3     44.3 Make RTL DB for Run Time
    2       0     140.0    140.0    140.0 FPGA post Process
    1       0       7.5      7.5      7.5 FPGA PaRs Analyzer


** There were no tasks with grid delays >= 30 s


***
*** Detailed report for R15 (backend_default_24_4_27_19_42_36)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.20%       0:00    1.0    0:00  Checks + config
   0:00   0.48%       0:00    1.0    0:00  Launch VCS
   0:00   0.15%       0:00    1.0    0:00  FE + synthesis
   0:00   0.20%       0:00    0.5    0:00  RTL DB index + link
   0:00   0.55%       0:00    1.0    0:00  Build System
   0:00   0.81%       0:00    1.0    0:00  Build zCore
   0:17  93.31%       0:17    1.0    0:16  Fxx P&R
   0:00   0.31%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.17%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:18  96.21%       0:18    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.17%       0:00    1.2    0:00  Checks + config
   0:00   0.51%       0:00    1.0    0:00  Launch VCS
   0:00   0.15%       0:00    1.0    0:00  FE + synthesis
   0:00   0.09%       0:00    1.0    0:00  RTL DB index + link
   0:00   0.58%       0:00    1.0    0:00  Build System
   0:00   0.85%       0:00    1.0    0:00  Build zCore
   0:17  97.11%       0:17    1.0    0:16  Fxx P&R
   0:00   0.33%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.17%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:18 100.00%       0:18    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.17%       0:00    1.2    0:00  Checks + config
   0:00   0.23%       0:00    1.0    0:00  Launch VCS
   0:00   0.09%       0:00    1.0    0:00  FE + synthesis
   0:00   0.04%       0:00    1.0    0:00  RTL DB index + link
   0:00   0.26%       0:00    1.0    0:00  Build System
   0:00   0.77%       0:00    1.0    0:00  Build zCore
   0:16  98.03%       0:16    1.0    0:16  Fxx P&R
   0:00   0.35%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.02%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:16 100.00%       0:16    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 19:42   0:00   0.20    0:00   1.0     4   94.67  1.00  Checks + config
 19:42   0:00   0.48    0:00   1.0     1   41.64  1.00  Launch VCS
 19:42   0:00   0.12    0:00   1.0     1   25.18  1.00  Compilation Profiler (after VCSAnalyzer)
 19:42   0:00   0.03    0:00   1.0     1   30.30  1.00  Build Rhino Fsdb
 19:42   0:00   0.06    0:00   1.0     1   21.88  1.00  Launch Verdi
 19:42   0:00   0.15    0:00   1.0     1   51.79  1.00  FE + synthesis
 19:43   0:00   0.09    0:00   1.0     1   32.65  1.00  Compilation Profiler (after BackendEntry)
 19:43   0:00   0.20    0:00   0.5     2   43.56  1.00  RTL DB index + link
 19:43   0:00   0.03    0:00   1.0     1   46.15  1.00  Make RTL DB for Run Time
 19:43   0:00   0.55    0:00   1.0     1   41.92  1.00  Build System
 19:43   0:00   0.07    0:00   1.0     1   16.87  1.00  zSimuFsdbHeader
 19:43   0:00   0.08    0:00   1.0     1   43.68  1.00  Build Equipotentials
 19:43   0:00   0.12    0:00   1.0     1   22.54  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 19:43   0:00   0.14    0:00   1.0     1   22.58  1.00  Convert Netlist
 19:43   0:00   0.05    0:00   1.0     1   56.60  1.00  Build Accessibility Graphs
 19:43   0:00   0.06    0:00   1.0     1   93.65  1.00  Simulate Graphs
 19:43   0:00   0.81    0:00   1.0     1   83.59  1.00  Build zCore
 19:43   0:00   0.09    0:00   1.0     1   30.56  1.00  FPGA post Process
 19:43   0:17  93.31    0:17   1.0     3   93.33  1.00  Fxx P&R
 19:43   0:00   0.24    0:00   1.0     1    8.79  1.00  Create Timing DB
 20:01   0:00   0.31    0:00   1.0     1  149.01  1.00  Create Timing DB (SDF Mode)
 20:01   0:00   0.25    0:00   1.0     1  131.91  1.00  FPGA PaRs Analyzer
 20:01   0:00   0.16    0:00   1.0     1   52.49  1.00  Global DB
 20:01   0:00   0.17    0:00   1.0     1   12.70  1.00  Create Timing DB (post FPGA)
 20:01   0:00   0.04    0:00   1.0     1   93.33  1.00  zAudit Report [1 FAILED]

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      14.8     85.7    242.0 Checks + config
    1       0     150.8    150.8    150.8 Launch VCS
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      35.6     35.6     35.6 Launch Verdi
    1       0      80.5     80.5     80.5 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      44.3     44.3     44.3 Make RTL DB for Run Time
    1       0     306.7    306.7    306.7 Build System
    1       0     103.3    103.3    103.3 zSimuFsdbHeader
    1       0     123.2    123.2    123.2 Build Equipotentials
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     156.5    156.5    156.5 Convert Netlist
    1       0     164.3    164.3    164.3 Build Accessibility Graphs
    1       0     352.8    352.8    352.8 Simulate Graphs
    1       0     463.3    463.3    463.3 Build zCore
    1       0     141.9    141.9    141.9 FPGA post Process
    3       0       2.0   1782.5   5343.5 Fxx P&R
    1       0     115.4    115.4    115.4 Create Timing DB
    1       0     369.6    369.6    369.6 Create Timing DB (SDF Mode)
    1       0       7.6      7.6      7.6 FPGA PaRs Analyzer
    1       0     318.9    318.9    318.9 Global DB
    1       0     110.9    110.9    110.9 Create Timing DB (post FPGA)
    1       0      56.5     56.5     56.5 zAudit Report [1 FAILED]


** There were no tasks with grid delays >= 30 s

=== P&R Summary (by time)

                                           -- Actual timing --                    W/o grid delay
FPGA name  Win  Tasks R's L's %CPU, Grade  MiF Elapsed  %max    PARFF scheduled   Elapsed %max
---------  ---- ------------- -----------  -------------------  ----------------  --------------
U0_M0_F00  Orig    1          96.14  1.00    1    0:17 100.00%                      0:17 100.00%

Columns:
- Win: label of the winning P&R strategy.
- Tasks: number of tasks launched.
- R's: number of task re-runs.
- L's: number of PARFF tasks launched.
- %CPU: average CPU utilization.
- Grade: average host grade.
- MiF: max number of tasks being executed at the same time (Max in Flight).
- Elapsed: elapsed wall time [hh:mm].
- %max: percentage of max Elapsed time of all FPGAs.
- PARFF: the time from the start of P&R and the start of the first PARFF task.

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 19:42  19:42  19:42    0:00   0:00  51.79  1.00     80.5  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R16 (backend_default_24_4_27_20_25_23)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   4.24%       0:00    1.0    0:00  Checks + config
   0:00   8.84%       0:00    1.0    0:00  Launch VCS
   0:00   3.09%       0:00    1.0    0:00  FE + synthesis
   0:00   4.18%       0:00    0.5    0:00  RTL DB index + link
   0:00  13.25%       0:00    1.0    0:00  Build System
   0:00  20.48%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00  54.09%       0:00    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   6.61%       0:00    1.2    0:00  Checks + config
   0:00  16.96%       0:00    1.0    0:00  Launch VCS
   0:00   7.77%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   3.92%       0:00    1.0    0:00  RTL DB index + link
   0:00  25.43%       0:00    1.0    0:00  Build System
   0:00  39.30%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  11.11%       0:00    1.2    0:00  Checks + config
   0:00  14.23%       0:00    1.0    0:00  Launch VCS
   0:00   5.59%       0:00    1.0    0:00  FE + synthesis
   0:00   2.92%       0:00    1.0    0:00  RTL DB index + link
   0:00  17.22%       0:00    1.0    0:00  Build System
   0:00  48.93%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 20:25   0:00   4.24    0:00   1.0     4   94.67  1.00  Checks + config
 20:25   0:00   8.84    0:00   1.0     1   46.90  1.00  Launch VCS
 20:25   0:00   4.05    0:00   1.0     1   17.29  1.00  Compilation Profiler (after VCSAnalyzer)
 20:25   0:00   0.81    0:00   1.0     1   30.23  1.00  Build Rhino Fsdb
 20:25   0:00   1.46    0:00   1.0     1   18.18  1.00  Launch Verdi
 20:25   0:00   3.09    0:00   1.0     1   52.76  1.00  FE + synthesis
 20:25   0:00   1.89    0:00   1.0     1   33.00  1.00  Compilation Profiler (after BackendEntry)
 20:25   0:00   4.18    0:00   0.5     2   41.67  1.00  RTL DB index + link
 20:25   0:00   0.70    0:00   1.0     1   48.65  1.00  Make RTL DB for Run Time
 20:25   0:00  13.25    0:00   1.0     1   37.86  1.00  Build System
 20:26   0:00   0.83    0:00   1.0     1   86.36  1.00  Build Equipotentials
 20:26   0:00   0.83    0:00   1.0     1   29.55  1.00  zSimuFsdbHeader
 20:26   0:00   1.82    0:00   1.0     1   34.38  1.00  Convert Netlist
 20:26   0:00   1.08    0:00   1.0     1   49.12  1.00  Build Accessibility Graphs
 20:26   0:00   1.29    0:00   1.0     1   88.24  1.00  Simulate Graphs
 20:26   0:00   1.97    0:00   1.0     1   30.77  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 20:26   0:00  20.48    0:00   1.0     1   69.59  1.00  Build zCore

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      15.0     85.6    242.0 Checks + config
    1       0     156.7    156.7    156.7 Launch VCS
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      33.6     33.6     33.6 Launch Verdi
    1       0      80.5     80.5     80.5 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      44.4     60.2     76.1 RTL DB index + link
    1       0      44.3     44.3     44.3 Make RTL DB for Run Time
    1       0     310.8    310.8    310.8 Build System
    1       0     122.8    122.8    122.8 Build Equipotentials
    1       0     103.9    103.9    103.9 zSimuFsdbHeader
    1       0     154.8    154.8    154.8 Convert Netlist
    1       0     154.7    154.7    154.7 Build Accessibility Graphs
    1       0     353.0    353.0    353.0 Simulate Graphs
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     465.8    465.8    465.8 Build zCore


** There were no tasks with grid delays >= 30 s

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 20:25  20:25  20:25    0:00   0:00  52.76  1.00     80.5  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R17 (backend_default_24_4_27_20_28_33)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.19%       0:00    1.0    0:00  Checks + config
   0:00   0.45%       0:00    1.0    0:00  Launch VCS
   0:00   0.21%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.19%       0:00    0.5    0:00  RTL DB index + link
   0:00   0.47%       0:00    1.0    0:00  Build System
   0:00   0.97%       0:00    1.0    0:00  Build zCore
   0:00   0.99%       0:00    1.0    0:00  Place and Route System
   0:17  92.59%       0:17    1.0    0:16  Fxx P&R
   0:00   0.31%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.15%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:18  96.56%       0:18    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.17%       0:00    1.2    0:00  Checks + config
   0:00   0.47%       0:00    1.0    0:00  Launch VCS
   0:00   0.22%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.10%       0:00    1.0    0:00  Compilation Profiler (after BackendEntry)
   0:00   0.49%       0:00    1.0    0:00  Build System
   0:00   1.01%       0:00    1.0    0:00  Build zCore
   0:00   1.04%       0:00    1.0    0:00  Place and Route System
   0:17  95.98%       0:17    1.0    0:16  Fxx P&R
   0:00   0.33%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.15%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:18 100.00%       0:18    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.17%       0:00    1.2    0:00  Checks + config
   0:00   0.22%       0:00    1.0    0:00  Launch VCS
   0:00   0.09%       0:00    1.0    0:00  FE + synthesis
   0:00   0.04%       0:00    1.0    0:00  RTL DB index + link
   0:00   0.26%       0:00    1.0    0:00  Build System
   0:00   0.99%       0:00    1.0    0:00  Build zCore
   0:00   0.80%       0:00    1.0    0:00  Place and Route System
   0:16  97.01%       0:16    1.0    0:16  Fxx P&R
   0:00   0.36%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.02%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:16 100.00%       0:16    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 20:28   0:00   0.19    0:00   1.0     4   95.59  1.00  Checks + config
 20:28   0:00   0.45    0:00   1.0     1   42.42  1.00  Launch VCS
 20:28   0:00   0.09    0:00   1.0     1   13.13  1.00  Build Rhino Fsdb
 20:28   0:00   0.11    0:00   1.0     1   10.32  1.00  Launch Verdi
 20:28   0:00   0.20    0:00   1.0     1   38.46  1.00  FE + synthesis
 20:28   0:00   0.21    0:00   1.0     1   15.90  1.00  Compilation Profiler (after VCSAnalyzer)
 20:29   0:00   0.10    0:00   1.0     1   31.25  1.00  Compilation Profiler (after BackendEntry)
 20:29   0:00   0.19    0:00   0.5     2   42.42  1.00  RTL DB index + link
 20:29   0:00   0.03    0:00   1.0     1   51.52  1.00  Make RTL DB for Run Time
 20:29   0:00   0.47    0:00   1.0     1   48.05  1.00  Build System
 20:29   0:00   0.04    0:00   1.0     1   76.09  1.00  Build Equipotentials
 20:29   0:00   0.04    0:00   1.0     1   27.45  1.00  zSimuFsdbHeader
 20:29   0:00   0.08    0:00   1.0     1   37.89  1.00  Convert Netlist
 20:29   0:00   0.09    0:00   1.0     1   34.62  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 20:29   0:00   0.03    0:00   1.0     1   72.50  1.00  Build Accessibility Graphs
 20:29   0:00   0.05    0:00   1.0     1   98.31  1.00  Simulate Graphs
 20:29   0:00   0.97    0:00   1.0     1   89.35  1.00  Build zCore
 20:29   0:00   0.99    0:00   1.0     1   71.32  1.00  Place and Route System
 20:29   0:00   0.15    0:00   1.0     1   21.26  1.00  Compilation Profiler (after ZParAnalyzer)
 20:29   0:00   0.10    0:00   1.0     1   28.45  1.00  FPGA post Process
 20:29   0:17  92.59    0:17   1.0     3   92.73  1.00  Fxx P&R
 20:29   0:00   0.12    0:00   1.0     1   18.25  1.00  Create Timing DB
 20:47   0:00   0.31    0:00   1.0     1  149.86  1.00  Create Timing DB (SDF Mode)
 20:47   0:00   0.22    0:00   1.0     1  142.58  1.00  FPGA PaRs Analyzer
 20:47   0:00   0.15    0:00   1.0     1   13.69  1.00  Create Timing DB (post FPGA)
 20:47   0:00   0.16    0:00   1.0     1   55.87  1.00  Global DB
 20:47   0:00   0.04    0:00   1.0     1   91.30  1.00  zAudit Report [1 FAILED]

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      15.1     85.7    242.0 Checks + config
    1       0     157.1    157.1    157.1 Launch VCS
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      33.6     33.6     33.6 Launch Verdi
    1       0      80.5     80.5     80.5 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      44.3     44.3     44.3 Make RTL DB for Run Time
    1       0     305.3    305.3    305.3 Build System
    1       0     117.5    117.5    117.5 Build Equipotentials
    1       0     103.3    103.3    103.3 zSimuFsdbHeader
    1       0     158.6    158.6    158.6 Convert Netlist
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     173.4    173.4    173.4 Build Accessibility Graphs
    1       0     350.5    350.5    350.5 Simulate Graphs
    1       0     499.4    499.4    499.4 Build zCore
    1       0    1499.2   1499.2   1499.2 Place and Route System
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZParAnalyzer)
    1       0     140.0    140.0    140.0 FPGA post Process
    3       0       2.0   1787.7   5359.0 Fxx P&R
    1       0     120.6    120.6    120.6 Create Timing DB
    1       0     370.6    370.6    370.6 Create Timing DB (SDF Mode)
    1       0       7.7      7.7      7.7 FPGA PaRs Analyzer
    1       0     110.4    110.4    110.4 Create Timing DB (post FPGA)
    1       0     333.4    333.4    333.4 Global DB
    1       0      56.5     56.5     56.5 zAudit Report [1 FAILED]


** There were no tasks with grid delays >= 30 s

=== P&R Summary (by time)

                                           -- Actual timing --                    W/o grid delay
FPGA name  Win  Tasks R's L's %CPU, Grade  MiF Elapsed  %max    PARFF scheduled   Elapsed %max
---------  ---- ------------- -----------  -------------------  ----------------  --------------
U0_M0_F00  Orig    1          95.47  1.00    1    0:17 100.00%                      0:17 100.00%

Columns:
- Win: label of the winning P&R strategy.
- Tasks: number of tasks launched.
- R's: number of task re-runs.
- L's: number of PARFF tasks launched.
- %CPU: average CPU utilization.
- Grade: average host grade.
- MiF: max number of tasks being executed at the same time (Max in Flight).
- Elapsed: elapsed wall time [hh:mm].
- %max: percentage of max Elapsed time of all FPGAs.
- PARFF: the time from the start of P&R and the start of the first PARFF task.

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 20:28  20:28  20:28    0:00   0:00  38.46  1.00     80.5  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R18 (backend_default_24_4_28_15_13_04)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   3.58%       0:00    1.1    0:00  Checks + config
   0:00  11.25%       0:00    1.0    0:00  Launch VCS
   0:00  15.67%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   3.61%       0:00    0.6    0:00  RTL DB index + link
   0:00  11.38%       0:00    1.0    0:00  Build System
   0:00  18.75%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00  64.23%       0:00    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   4.79%       0:00    1.3    0:00  Checks + config
   0:00  18.04%       0:00    1.0    0:00  Launch VCS
   0:00  25.13%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   3.73%       0:00    1.0    0:00  RTL DB index + link
   0:00  18.24%       0:00    1.0    0:00  Build System
   0:00  30.07%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   9.59%       0:00    1.2    0:00  Checks + config
   0:00  12.89%       0:00    1.0    0:00  Launch VCS
   0:00   4.82%       0:00    1.0    0:00  FE + synthesis
   0:00   2.52%       0:00    1.0    0:00  RTL DB index + link
   0:00  14.80%       0:00    1.0    0:00  Build System
   0:00  55.38%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 15:13   0:00   3.58    0:00   1.1     4   87.30  1.00  Checks + config
 15:13   0:00  11.25    0:00   1.0     1   31.94  1.00  Launch VCS
 15:13   0:00   0.80    0:00   1.0     1   25.49  1.00  Build Rhino Fsdb
 15:13   0:00   1.50    0:00   1.0     1   13.54  1.00  Launch Verdi
 15:13   0:00   3.38    0:00   1.0     1   39.81  1.00  FE + synthesis
 15:13   0:00  15.67    0:00   1.0     1    4.09  1.00  Compilation Profiler (after VCSAnalyzer)
 15:13   0:00   2.06    0:00   1.0     1   27.27  1.00  Compilation Profiler (after BackendEntry)
 15:13   0:00   3.61    0:00   0.6     2   30.20  1.00  RTL DB index + link
 15:13   0:00   0.83    0:00   1.0     1   35.85  1.00  Make RTL DB for Run Time
 15:13   0:00  11.38    0:00   1.0     1   36.26  1.00  Build System
 15:13   0:00   0.73    0:00   1.0     1   29.79  1.00  zSimuFsdbHeader
 15:13   0:00   0.94    0:00   1.0     1   58.33  1.00  Build Equipotentials
 15:13   0:00   2.56    0:00   1.0     1   21.95  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 15:13   0:00   2.58    0:00   1.0     1   20.00  1.00  Convert Netlist
 15:14   0:00   0.92    0:00   1.0     1   88.14  1.00  Simulate Graphs
 15:14   0:00   0.95    0:00   1.0     1   49.18  1.00  Build Accessibility Graphs
 15:14   0:00  18.75    0:00   1.0     1   82.33  1.00  Build zCore

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      10.9     84.6    242.0 Checks + config
    1       0     149.3    149.3    149.3 Launch VCS
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      33.6     33.6     33.6 Launch Verdi
    1       0      80.5     80.5     80.5 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      44.4     60.3     76.1 RTL DB index + link
    1       0      44.4     44.4     44.4 Make RTL DB for Run Time
    1       0     305.1    305.1    305.1 Build System
    1       0     103.3    103.3    103.3 zSimuFsdbHeader
    1       0     126.7    126.7    126.7 Build Equipotentials
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     158.4    158.4    158.4 Convert Netlist
    1       0     363.4    363.4    363.4 Simulate Graphs
    1       0     150.3    150.3    150.3 Build Accessibility Graphs
    1       0     498.2    498.2    498.2 Build zCore


** There were no tasks with grid delays >= 30 s

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 15:13  15:13  15:13    0:00   0:00  39.81  1.00     80.5  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R19 (backend_default_24_4_28_15_42_01)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.21%       0:00    1.0    0:00  Checks + config
   0:00   0.45%       0:00    1.0    0:00  Launch VCS
   0:00   0.20%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.20%       0:00    0.4    0:00  RTL DB index + link
   0:00   0.51%       0:00    1.0    0:00  Build System
   0:00   0.80%       0:00    1.0    0:00  Build zCore
   0:00   1.01%       0:00    1.0    0:00  Place and Route System
   0:16  92.37%       0:16    1.0    0:15  Fxx P&R
   0:00   0.34%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.20%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:17  96.34%       0:17    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.18%       0:00    1.3    0:00  Checks + config
   0:00   0.47%       0:00    1.0    0:00  Launch VCS
   0:00   0.21%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.11%       0:00    1.0    0:00  Compilation Profiler (after BackendEntry)
   0:00   0.53%       0:00    1.0    0:00  Build System
   0:00   0.84%       0:00    1.0    0:00  Build zCore
   0:00   1.06%       0:00    1.0    0:00  Place and Route System
   0:16  95.99%       0:16    1.0    0:15  Fxx P&R
   0:00   0.36%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.21%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:17 100.00%       0:17    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.17%       0:00    1.3    0:00  Checks + config
   0:00   0.23%       0:00    1.0    0:00  Launch VCS
   0:00   0.09%       0:00    1.0    0:00  FE + synthesis
   0:00   0.05%       0:00    1.0    0:00  RTL DB index + link
   0:00   0.27%       0:00    1.0    0:00  Build System
   0:00   0.80%       0:00    1.0    0:00  Build zCore
   0:00   0.83%       0:00    1.0    0:00  Place and Route System
   0:15  97.08%       0:15    1.0    0:15  Fxx P&R
   0:00   0.39%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.03%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:15 100.00%       0:15    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 15:42   0:00   0.21    0:00   1.0     4   89.18  1.00  Checks + config
 15:42   0:00   0.45    0:00   1.0     1   45.27  1.00  Launch VCS
 15:42   0:00   0.06    0:00   1.0     1   20.63  1.00  Build Rhino Fsdb
 15:42   0:00   0.08    0:00   1.0     1   14.29  1.00  Launch Verdi
 15:42   0:00   0.16    0:00   1.0     1   50.57  1.00  FE + synthesis
 15:42   0:00   0.20    0:00   1.0     1   18.92  1.00  Compilation Profiler (after VCSAnalyzer)
 15:42   0:00   0.10    0:00   1.0     1   33.64  1.00  Compilation Profiler (after BackendEntry)
 15:42   0:00   0.20    0:00   0.4     2   47.37  1.00  RTL DB index + link
 15:42   0:00   0.03    0:00   1.0     1   44.74  1.00  Make RTL DB for Run Time
 15:42   0:00   0.51    0:00   1.0     1   46.93  1.00  Build System
 15:42   0:00   0.04    0:00   1.0     1   79.59  1.00  Build Equipotentials
 15:42   0:00   0.05    0:00   1.0     1   26.00  1.00  zSimuFsdbHeader
 15:42   0:00   0.09    0:00   1.0     1   33.33  1.00  Convert Netlist
 15:42   0:00   0.12    0:00   1.0     1   30.00  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 15:42   0:00   0.04    0:00   1.0     1   66.67  1.00  Build Accessibility Graphs
 15:42   0:00   0.05    0:00   1.0     1   96.36  1.00  Simulate Graphs
 15:42   0:00   0.80    0:00   1.0     1   86.97  1.00  Build zCore
 15:42   0:00   1.01    0:00   1.0     1   71.64  1.00  Place and Route System
 15:43   0:00   0.11    0:00   1.0     1   34.48  1.00  Compilation Profiler (after ZParAnalyzer)
 15:43   0:00   0.09    0:00   1.0     1   34.34  1.00  FPGA post Process
 15:43   0:16  92.37    0:16   1.0     3   92.35  1.00  Fxx P&R
 15:43   0:00   0.13    0:00   1.0     1   17.81  1.00  Create Timing DB
 16:00   0:00   0.34    0:00   1.0     1  156.57  1.00  Create Timing DB (SDF Mode)
 16:00   0:00   0.26    0:00   1.0     1  131.80  1.00  FPGA PaRs Analyzer
 16:00   0:00   0.19    0:00   1.0     1   41.63  1.00  Global DB
 16:00   0:00   0.20    0:00   1.0     1   12.79  1.00  Create Timing DB (post FPGA)
 16:00   0:00   0.04    0:00   1.0     1   93.33  1.00  zAudit Report [1 FAILED]

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      14.8     86.7    246.5 Checks + config
    1       0     153.7    153.7    153.7 Launch VCS
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      33.6     33.6     33.6 Launch Verdi
    1       0      80.5     80.5     80.5 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      44.3     60.2     76.1 RTL DB index + link
    1       0      44.3     44.3     44.3 Make RTL DB for Run Time
    1       0     304.4    304.4    304.4 Build System
    1       0     133.2    133.2    133.2 Build Equipotentials
    1       0     104.8    104.8    104.8 zSimuFsdbHeader
    1       0     158.1    158.1    158.1 Convert Netlist
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     152.4    152.4    152.4 Build Accessibility Graphs
    1       0     351.8    351.8    351.8 Simulate Graphs
    1       0     468.2    468.2    468.2 Build zCore
    1       0    1496.2   1496.2   1496.2 Place and Route System
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZParAnalyzer)
    1       0     140.0    140.0    140.0 FPGA post Process
    3       0       2.0   1787.5   5358.5 Fxx P&R
    1       0     124.8    124.8    124.8 Create Timing DB
    1       0     359.0    359.0    359.0 Create Timing DB (SDF Mode)
    1       0       7.7      7.7      7.7 FPGA PaRs Analyzer
    1       0     316.3    316.3    316.3 Global DB
    1       0     118.9    118.9    118.9 Create Timing DB (post FPGA)
    1       0      56.5     56.5     56.5 zAudit Report [1 FAILED]


** There were no tasks with grid delays >= 30 s

=== P&R Summary (by time)

                                           -- Actual timing --                    W/o grid delay
FPGA name  Win  Tasks R's L's %CPU, Grade  MiF Elapsed  %max    PARFF scheduled   Elapsed %max
---------  ---- ------------- -----------  -------------------  ----------------  --------------
U0_M0_F00  Orig    1          95.24  1.00    1    0:16 100.00%                      0:16 100.00%

Columns:
- Win: label of the winning P&R strategy.
- Tasks: number of tasks launched.
- R's: number of task re-runs.
- L's: number of PARFF tasks launched.
- %CPU: average CPU utilization.
- Grade: average host grade.
- MiF: max number of tasks being executed at the same time (Max in Flight).
- Elapsed: elapsed wall time [hh:mm].
- %max: percentage of max Elapsed time of all FPGAs.
- PARFF: the time from the start of P&R and the start of the first PARFF task.

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 15:42  15:42  15:42    0:00   0:00  50.57  1.00     80.5  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R20 (backend_default_24_4_28_20_51_25)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.21%       0:00    1.0    0:00  Checks + config
   0:00   0.44%       0:00    1.0    0:00  Launch VCS
   0:00   0.30%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.21%       0:00    0.5    0:00  RTL DB index + link
   0:00   0.74%       0:00    1.0    0:00  Build System
   0:00   0.85%       0:00    1.0    0:00  Build zCore
   0:16  92.76%       0:16    1.0    0:14  Fxx P&R
   0:00   0.36%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.29%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:17  96.20%       0:16    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.18%       0:00    1.2    0:00  Checks + config
   0:00   0.46%       0:00    1.0    0:00  Launch VCS
   0:00   0.31%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.15%       0:00    1.0    0:00  Compilation Profiler (after BackendEntry)
   0:00   0.78%       0:00    1.0    0:00  Build System
   0:00   0.89%       0:00    1.0    0:00  Build zCore
   0:16  96.50%       0:16    1.0    0:14  Fxx P&R
   0:00   0.38%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.31%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:16 100.00%       0:16    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.19%       0:00    1.2    0:00  Checks + config
   0:00   0.26%       0:00    1.0    0:00  Launch VCS
   0:00   0.11%       0:00    1.0    0:00  FE + synthesis
   0:00   0.05%       0:00    1.0    0:00  RTL DB index + link
   0:00   0.29%       0:00    1.0    0:00  Build System
   0:00   0.81%       0:00    1.0    0:00  Build zCore
   0:14  97.80%       0:14    1.0    0:14  Fxx P&R
   0:00   0.42%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.03%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.05%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:15 100.00%       0:15    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 20:51   0:00   0.21    0:00   1.0     4   95.18  1.00  Checks + config
 20:51   0:00   0.44    0:00   1.0     1   49.68  1.00  Launch VCS
 20:51   0:00   0.07    0:00   1.0     1   14.47  1.00  Build Rhino Fsdb
 20:51   0:00   0.12    0:00   1.0     1   10.40  1.00  Launch Verdi
 20:51   0:00   0.25    0:00   1.0     1   38.15  1.00  FE + synthesis
 20:51   0:00   0.30    0:00   1.0     1   13.92  1.00  Compilation Profiler (after VCSAnalyzer)
 20:51   0:00   0.14    0:00   1.0     1   27.33  1.00  Compilation Profiler (after BackendEntry)
 20:51   0:00   0.21    0:00   0.5     2   40.54  1.00  RTL DB index + link
 20:52   0:00   0.04    0:00   1.0     1   37.78  1.00  Make RTL DB for Run Time
 20:52   0:00   0.74    0:00   1.0     1   33.58  1.00  Build System
 20:52   0:00   0.04    0:00   1.0     1   94.87  1.00  Build Equipotentials
 20:52   0:00   0.04    0:00   1.0     1   33.33  1.00  zSimuFsdbHeader
 20:52   0:00   0.09    0:00   1.0     1   33.00  1.00  Convert Netlist
 20:52   0:00   0.04    0:00   1.0     1   68.89  1.00  Build Accessibility Graphs
 20:52   0:00   0.06    0:00   1.0     1   93.75  1.00  Simulate Graphs
 20:52   0:00   0.12    0:00   1.0     1   29.01  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 20:52   0:00   0.85    0:00   1.0     1   82.93  1.00  Build zCore
 20:52   0:16  92.76    0:16   1.0     3   91.52  1.00  Fxx P&R
 20:52   0:00   0.11    0:00   1.0     1   27.12  1.00  FPGA post Process
 20:52   0:00   0.23    0:00   1.0     1   10.98  1.00  Create Timing DB
 21:09   0:00   0.36    0:00   1.0     1  135.23  1.00  Create Timing DB (SDF Mode)
 21:09   0:00   0.25    0:00   1.0     1  141.13  1.00  FPGA PaRs Analyzer
 21:09   0:00   0.29    0:00   1.0     1    7.69  1.00  Create Timing DB (post FPGA)
 21:09   0:00   0.29    0:00   1.0     1   31.31  1.00  Global DB
 21:09   0:00   0.04    0:00   1.0     1   93.33  1.00  zAudit Report [1 FAILED]

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      15.5     87.0    242.0 Checks + config
    1       0     149.4    149.4    149.4 Launch VCS
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      33.6     33.6     33.6 Launch Verdi
    1       0      80.5     80.5     80.5 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      46.1     61.1     76.1 RTL DB index + link
    1       0      44.4     44.4     44.4 Make RTL DB for Run Time
    1       0     302.9    302.9    302.9 Build System
    1       0     119.8    119.8    119.8 Build Equipotentials
    1       0     103.3    103.3    103.3 zSimuFsdbHeader
    1       0     161.4    161.4    161.4 Convert Netlist
    1       0     162.3    162.3    162.3 Build Accessibility Graphs
    1       0     364.9    364.9    364.9 Simulate Graphs
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     465.8    465.8    465.8 Build zCore
    3       0       2.0   1781.8   5341.4 Fxx P&R
    1       0     145.7    145.7    145.7 FPGA post Process
    1       0     126.7    126.7    126.7 Create Timing DB
    1       0     367.4    367.4    367.4 Create Timing DB (SDF Mode)
    1       0       7.6      7.6      7.6 FPGA PaRs Analyzer
    1       0     110.4    110.4    110.4 Create Timing DB (post FPGA)
    1       0     321.3    321.3    321.3 Global DB
    1       0      56.6     56.6     56.6 zAudit Report [1 FAILED]


** There were no tasks with grid delays >= 30 s

=== P&R Summary (by time)

                                           -- Actual timing --                    W/o grid delay
FPGA name  Win  Tasks R's L's %CPU, Grade  MiF Elapsed  %max    PARFF scheduled   Elapsed %max
---------  ---- ------------- -----------  -------------------  ----------------  --------------
U0_M0_F00  Orig    1          94.56  1.00    1    0:15 100.00%                      0:15 100.00%

Columns:
- Win: label of the winning P&R strategy.
- Tasks: number of tasks launched.
- R's: number of task re-runs.
- L's: number of PARFF tasks launched.
- %CPU: average CPU utilization.
- Grade: average host grade.
- MiF: max number of tasks being executed at the same time (Max in Flight).
- Elapsed: elapsed wall time [hh:mm].
- %max: percentage of max Elapsed time of all FPGAs.
- PARFF: the time from the start of P&R and the start of the first PARFF task.

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 20:51  20:51  20:51    0:00   0:00  38.15  1.00     80.5  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R21 (backend_default_24_4_29_01_14_54)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.21%       0:00    1.0    0:00  Checks + config
   0:00   0.43%       0:00    1.0    0:00  Launch VCS
   0:00   0.25%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.21%       0:00    0.4    0:00  RTL DB index + link
   0:00   0.53%       0:00    1.0    0:00  Build System
   0:00   0.83%       0:00    1.0    0:00  Build zCore
   0:16  92.88%       0:16    1.0    0:15  Fxx P&R
   0:00   0.40%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.18%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:17  95.96%       0:16    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.17%       0:00    1.2    0:00  Checks + config
   0:00   0.46%       0:00    1.0    0:00  Launch VCS
   0:00   0.26%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.12%       0:00    1.0    0:00  Compilation Profiler (after BackendEntry)
   0:00   0.56%       0:00    1.0    0:00  Build System
   0:00   0.87%       0:00    1.0    0:00  Build zCore
   0:16  96.91%       0:16    1.0    0:15  Fxx P&R
   0:00   0.42%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.19%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.05%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:16 100.00%       0:16    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.17%       0:00    1.3    0:00  Checks + config
   0:00   0.23%       0:00    1.0    0:00  Launch VCS
   0:00   0.08%       0:00    1.0    0:00  FE + synthesis
   0:00   0.05%       0:00    1.0    0:00  RTL DB index + link
   0:00   0.28%       0:00    1.0    0:00  Build System
   0:00   0.81%       0:00    1.0    0:00  Build zCore
   0:15  97.85%       0:15    1.0    0:15  Fxx P&R
   0:00   0.46%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.03%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.05%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:15 100.00%       0:15    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 01:14   0:00   0.21    0:00   1.0     4   94.50  1.00  Checks + config
 01:15   0:00   0.43    0:00   1.0     1   47.41  1.00  Launch VCS
 01:15   0:00   0.03    0:00   1.0     1   28.57  1.00  Build Rhino Fsdb
 01:15   0:00   0.07    0:00   1.0     1   17.33  1.00  Launch Verdi
 01:15   0:00   0.12    0:00   1.0     1   57.89  1.00  FE + synthesis
 01:15   0:00   0.25    0:00   1.0     1   17.29  1.00  Compilation Profiler (after VCSAnalyzer)
 01:15   0:00   0.11    0:00   1.0     1   33.88  1.00  Compilation Profiler (after BackendEntry)
 01:15   0:00   0.21    0:00   0.4     2   48.89  1.00  RTL DB index + link
 01:15   0:00   0.04    0:00   1.0     1   41.86  1.00  Make RTL DB for Run Time
 01:15   0:00   0.53    0:00   1.0     1   46.29  1.00  Build System
 01:15   0:00   0.04    0:00   1.0     1   35.90  1.00  zSimuFsdbHeader
 01:15   0:00   0.04    0:00   1.0     1   95.00  1.00  Build Equipotentials
 01:15   0:00   0.08    0:00   1.0     1   36.26  1.00  Convert Netlist
 01:15   0:00   0.04    0:00   1.0     1   64.44  1.00  Build Accessibility Graphs
 01:15   0:00   0.06    0:00   1.0     1   98.33  1.00  Simulate Graphs
 01:15   0:00   0.11    0:00   1.0     1   35.29  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 01:15   0:00   0.83    0:00   1.0     1   85.33  1.00  Build zCore
 01:15   0:16  92.88    0:16   1.0     3   92.84  1.00  Fxx P&R
 01:15   0:00   0.09    0:00   1.0     1   32.32  1.00  FPGA post Process
 01:15   0:00   0.15    0:00   1.0     1   16.36  1.00  Create Timing DB
 01:32   0:00   0.40    0:00   1.0     1  123.89  1.00  Create Timing DB (SDF Mode)
 01:32   0:00   0.24    0:00   1.0     1  138.17  1.00  FPGA PaRs Analyzer
 01:32   0:00   0.19    0:00   1.0     1   47.80  1.00  Global DB
 01:32   0:00   0.18    0:00   1.0     1   12.82  1.00  Create Timing DB (post FPGA)
 01:32   0:00   0.04    0:00   1.0     1   89.58  1.00  zAudit Report [1 FAILED]

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      10.9     85.9    246.0 Checks + config
    1       0     153.2    153.2    153.2 Launch VCS
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      33.6     33.6     33.6 Launch Verdi
    1       0      80.3     80.3     80.3 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      44.4     60.2     76.1 RTL DB index + link
    1       0      44.4     44.4     44.4 Make RTL DB for Run Time
    1       0     297.1    297.1    297.1 Build System
    1       0     103.3    103.3    103.3 zSimuFsdbHeader
    1       0     123.5    123.5    123.5 Build Equipotentials
    1       0     158.4    158.4    158.4 Convert Netlist
    1       0     158.9    158.9    158.9 Build Accessibility Graphs
    1       0     356.6    356.6    356.6 Simulate Graphs
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     463.0    463.0    463.0 Build zCore
    3       0       2.0   1782.4   5343.1 Fxx P&R
    1       0     144.8    144.8    144.8 FPGA post Process
    1       0     112.6    112.6    112.6 Create Timing DB
    1       0     381.6    381.6    381.6 Create Timing DB (SDF Mode)
    1       0       7.6      7.6      7.6 FPGA PaRs Analyzer
    1       0     323.0    323.0    323.0 Global DB
    1       0     109.6    109.6    109.6 Create Timing DB (post FPGA)
    1       0      56.8     56.8     56.8 zAudit Report [1 FAILED]


** There were no tasks with grid delays >= 30 s

=== P&R Summary (by time)

                                           -- Actual timing --                    W/o grid delay
FPGA name  Win  Tasks R's L's %CPU, Grade  MiF Elapsed  %max    PARFF scheduled   Elapsed %max
---------  ---- ------------- -----------  -------------------  ----------------  --------------
U0_M0_F00  Orig    1          95.87  1.00    1    0:15 100.00%                      0:15 100.00%

Columns:
- Win: label of the winning P&R strategy.
- Tasks: number of tasks launched.
- R's: number of task re-runs.
- L's: number of PARFF tasks launched.
- %CPU: average CPU utilization.
- Grade: average host grade.
- MiF: max number of tasks being executed at the same time (Max in Flight).
- Elapsed: elapsed wall time [hh:mm].
- %max: percentage of max Elapsed time of all FPGAs.
- PARFF: the time from the start of P&R and the start of the first PARFF task.

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 01:15  01:15  01:15    0:00   0:00  57.89  1.00     80.3  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R22 (backend_default_24_4_29_02_23_20)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.21%       0:00    1.0    0:00  Checks + config
   0:00   0.55%       0:00    1.0    0:00  Launch VCS
   0:00   0.15%       0:00    1.0    0:00  FE + synthesis
   0:00   0.21%       0:00    0.5    0:00  RTL DB index + link
   0:00   0.56%       0:00    1.0    0:00  Build System
   0:00   0.85%       0:00    1.0    0:00  Build zCore
   0:16  93.00%       0:16    1.0    0:15  Fxx P&R
   0:00   0.34%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.17%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:17  96.07%       0:17    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.17%       0:00    1.2    0:00  Checks + config
   0:00   0.57%       0:00    1.0    0:00  Launch VCS
   0:00   0.29%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.15%       0:00    1.0    0:00  Compilation Profiler (after BackendEntry)
   0:00   0.59%       0:00    1.0    0:00  Build System
   0:00   0.89%       0:00    1.0    0:00  Build zCore
   0:16  96.76%       0:16    1.0    0:15  Fxx P&R
   0:00   0.35%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.17%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:17 100.00%       0:17    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.17%       0:00    1.2    0:00  Checks + config
   0:00   0.24%       0:00    1.0    0:00  Launch VCS
   0:00   0.09%       0:00    1.0    0:00  FE + synthesis
   0:00   0.05%       0:00    1.0    0:00  Compilation Profiler (after BackendEntry)
   0:00   0.28%       0:00    1.0    0:00  Build System
   0:00   0.81%       0:00    1.0    0:00  Build zCore
   0:15  97.90%       0:15    1.0    0:15  Fxx P&R
   0:00   0.39%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.03%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:15 100.00%       0:15    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 02:23   0:00   0.21    0:00   1.0     4   94.52  1.00  Checks + config
 02:23   0:00   0.55    0:00   1.0     1   38.54  1.00  Launch VCS
 02:23   0:00   0.28    0:00   1.0     1   16.55  1.00  Compilation Profiler (after VCSAnalyzer)
 02:23   0:00   0.04    0:00   1.0     1   30.43  1.00  Build Rhino Fsdb
 02:23   0:00   0.07    0:00   1.0     1   18.42  1.00  Launch Verdi
 02:23   0:00   0.15    0:00   1.0     1   53.85  1.00  FE + synthesis
 02:23   0:00   0.15    0:00   1.0     1   27.85  1.00  Compilation Profiler (after BackendEntry)
 02:23   0:00   0.21    0:00   0.5     2   40.37  1.00  RTL DB index + link
 02:23   0:00   0.04    0:00   1.0     1   46.15  1.00  Make RTL DB for Run Time
 02:23   0:00   0.56    0:00   1.0     1   43.47  1.00  Build System
 02:24   0:00   0.04    0:00   1.0     1   29.17  1.00  zSimuFsdbHeader
 02:24   0:00   0.05    0:00   1.0     1   78.00  1.00  Build Equipotentials
 02:24   0:00   0.10    0:00   1.0     1   32.11  1.00  Convert Netlist
 02:24   0:00   0.14    0:00   1.0     1   30.20  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 02:24   0:00   0.04    0:00   1.0     1   72.73  1.00  Build Accessibility Graphs
 02:24   0:00   0.05    0:00   1.0     1   96.30  1.00  Simulate Graphs
 02:24   0:00   0.85    0:00   1.0     1   83.26  1.00  Build zCore
 02:24   0:00   0.13    0:00   1.0     1   22.96  1.00  FPGA post Process
 02:24   0:16  93.00    0:16   1.0     3   92.70  1.00  Fxx P&R
 02:24   0:00   0.16    0:00   1.0     1   15.38  1.00  Create Timing DB
 02:41   0:00   0.34    0:00   1.0     1  141.99  1.00  Create Timing DB (SDF Mode)
 02:41   0:00   0.25    0:00   1.0     1  139.70  1.00  FPGA PaRs Analyzer
 02:41   0:00   0.17    0:00   1.0     1   55.62  1.00  Global DB
 02:41   0:00   0.17    0:00   1.0     1   13.41  1.00  Create Timing DB (post FPGA)
 02:41   0:00   0.04    0:00   1.0     1   93.33  1.00  zAudit Report [1 FAILED]

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      10.9     84.6    242.0 Checks + config
    1       0     149.4    149.4    149.4 Launch VCS
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      33.6     33.6     33.6 Launch Verdi
    1       0      80.3     80.3     80.3 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      44.4     60.2     76.1 RTL DB index + link
    1       0      44.4     44.4     44.4 Make RTL DB for Run Time
    1       0     311.5    311.5    311.5 Build System
    1       0     103.3    103.3    103.3 zSimuFsdbHeader
    1       0     123.1    123.1    123.1 Build Equipotentials
    1       0     153.3    153.3    153.3 Convert Netlist
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     150.6    150.6    150.6 Build Accessibility Graphs
    1       0     380.8    380.8    380.8 Simulate Graphs
    1       0     467.8    467.8    467.8 Build zCore
    1       0     141.7    141.7    141.7 FPGA post Process
    3       0       2.0   1782.0   5341.9 Fxx P&R
    1       0     125.2    125.2    125.2 Create Timing DB
    1       0     357.5    357.5    357.5 Create Timing DB (SDF Mode)
    1       0       7.6      7.6      7.6 FPGA PaRs Analyzer
    1       0     322.7    322.7    322.7 Global DB
    1       0     119.8    119.8    119.8 Create Timing DB (post FPGA)
    1       0      56.8     56.8     56.8 zAudit Report [1 FAILED]


** There were no tasks with grid delays >= 30 s

=== P&R Summary (by time)

                                           -- Actual timing --                    W/o grid delay
FPGA name  Win  Tasks R's L's %CPU, Grade  MiF Elapsed  %max    PARFF scheduled   Elapsed %max
---------  ---- ------------- -----------  -------------------  ----------------  --------------
U0_M0_F00  Orig    1          95.68  1.00    1    0:16 100.00%                      0:16 100.00%

Columns:
- Win: label of the winning P&R strategy.
- Tasks: number of tasks launched.
- R's: number of task re-runs.
- L's: number of PARFF tasks launched.
- %CPU: average CPU utilization.
- Grade: average host grade.
- MiF: max number of tasks being executed at the same time (Max in Flight).
- Elapsed: elapsed wall time [hh:mm].
- %max: percentage of max Elapsed time of all FPGAs.
- PARFF: the time from the start of P&R and the start of the first PARFF task.

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 02:23  02:23  02:23    0:00   0:00  53.85  1.00     80.3  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R23 (backend_default_24_4_29_02_57_05)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   4.70%       0:00    1.0    0:00  Checks + config
   0:00   9.25%       0:00    1.0    0:00  Launch VCS
   0:00   5.10%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   6.83%       0:00    0.3    0:00  RTL DB index + link
   0:00  11.74%       0:00    1.0    0:00  Build System
   0:00  18.55%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00  56.16%       0:00    0.9  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   7.11%       0:00    1.3    0:00  Checks + config
   0:00  17.91%       0:00    1.0    0:00  Launch VCS
   0:00   9.86%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   6.51%       0:00    1.0    0:00  Compilation Profiler (after BackendEntry)
   0:00  22.72%       0:00    1.0    0:00  Build System
   0:00  35.89%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00  10.77%       0:00    1.3    0:00  Checks + config
   0:00  14.46%       0:00    1.0    0:00  Launch VCS
   0:00   5.35%       0:00    1.0    0:00  FE + synthesis
   0:00   3.04%       0:00    1.0    0:00  Compilation Profiler (after BackendEntry)
   0:00  17.57%       0:00    1.0    0:00  Build System
   0:00  48.81%       0:00    1.0    0:00  Build zCore
-------  ------  ----------------  -------  -----
   0:00 100.00%       0:00    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 02:57   0:00   4.70    0:00   1.0     4   92.00  1.00  Checks + config
 02:57   0:00   9.25    0:00   1.0     1   49.44  1.00  Launch VCS
 02:57   0:00   0.79    0:00   1.0     1   36.84  1.00  Build Rhino Fsdb
 02:57   0:00   1.36    0:00   1.0     1   20.00  1.00  Launch Verdi
 02:57   0:00   3.05    0:00   1.0     1   55.48  1.00  FE + synthesis
 02:57   0:00   5.10    0:00   1.0     1   21.72  1.00  Compilation Profiler (after VCSAnalyzer)
 02:57   0:00   3.36    0:00   1.0     1   28.57  1.00  Compilation Profiler (after BackendEntry)
 02:57   0:00   6.83    0:00   0.3     2   43.56  1.00  RTL DB index + link
 02:57   0:00   1.17    0:00   1.0     1   32.14  1.00  Make RTL DB for Run Time
 02:57   0:00  11.74    0:00   1.0     1   47.33  1.00  Build System
 02:57   0:00   0.84    0:00   1.0     1   37.50  1.00  zSimuFsdbHeader
 02:57   0:00   0.90    0:00   1.0     1   90.70  1.00  Build Equipotentials
 02:57   0:00   1.82    0:00   1.0     1   37.93  1.00  Convert Netlist
 02:57   0:00   2.84    0:00   1.0     1   34.56  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 02:57   0:00   1.07    0:00   1.0     1   54.90  1.00  Build Accessibility Graphs
 02:57   0:00   1.34    0:00   1.0     1   93.75  1.00  Simulate Graphs
 02:57   0:00  18.55    0:00   1.0     1   83.22  1.00  Build zCore

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      14.8     85.6    242.0 Checks + config
    1       0     153.1    153.1    153.1 Launch VCS
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      33.6     33.6     33.6 Launch Verdi
    1       0      80.3     80.3     80.3 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      44.4     60.3     76.2 RTL DB index + link
    1       0      44.3     44.3     44.3 Make RTL DB for Run Time
    1       0     309.1    309.1    309.1 Build System
    1       0     103.3    103.3    103.3 zSimuFsdbHeader
    1       0     119.6    119.6    119.6 Build Equipotentials
    1       0     154.2    154.2    154.2 Convert Netlist
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     165.9    165.9    165.9 Build Accessibility Graphs
    1       0     355.9    355.9    355.9 Simulate Graphs
    1       0     464.7    464.7    464.7 Build zCore


** There were no tasks with grid delays >= 30 s

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 02:57  02:57  02:57    0:00   0:00  55.48  1.00     80.3  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R24 (backend_default_24_4_29_11_36_06)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.20%       0:00    0.9    0:00  Checks + config
   0:00   0.34%       0:00    1.0    0:00  Launch VCS
   0:00   0.78%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.20%       0:00    0.5    0:00  RTL DB index + link
   0:17  94.24%       0:17    1.0    0:16  Fxx P&R
   0:00   0.38%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.17%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:17  96.37%       0:17    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.16%       0:00    1.3    0:00  Checks + config
   0:00   0.36%       0:00    1.0    0:00  Launch VCS
   0:00   0.82%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.10%       0:00    1.0    0:00  RTL DB index + link
   0:17  97.93%       0:17    1.0    0:16  Fxx P&R
   0:00   0.40%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.18%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:17 100.00%       0:17    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.16%       0:00    1.3    0:00  Checks + config
   0:00   0.21%       0:00    1.0    0:00  Launch VCS
   0:00   0.05%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.05%       0:00    1.0    0:00  RTL DB index + link
   0:16  99.01%       0:16    1.0    0:16  Fxx P&R
   0:00   0.44%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.03%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:16 100.00%       0:16    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 11:36   0:00   0.20    0:00   0.9     4   95.28  1.00  Checks + config
 11:36   0:00   0.34    0:00   1.0     1   54.47  1.00  Launch VCS
 11:36   0:00   0.04    0:00   1.0     1   28.89  1.00  Build Rhino Fsdb
 11:36   0:00   0.08    0:00   1.0     1   16.09  1.00  Launch Verdi
 11:36   0:00   0.78    0:00   1.0     1    6.05  1.00  Compilation Profiler (after VCSAnalyzer)
 11:36   0:00   0.20    0:00   0.5     2   40.37  1.00  RTL DB index + link
 11:36   0:00   0.06    0:00   1.0     1   23.94  1.00  Make RTL DB for Run Time
 11:36   0:17  94.24    0:17   1.0     3   92.16  1.00  Fxx P&R
 11:36   0:00   0.10    0:00   1.0     1   27.19  1.00  FPGA post Process
 11:54   0:00   0.38    0:00   1.0     1  126.00  1.00  Create Timing DB (SDF Mode)
 11:54   0:00   0.26    0:00   1.0     1  122.03  1.00  FPGA PaRs Analyzer
 11:54   0:00   0.20    0:00   1.0     1   39.47  1.00  Global DB
 11:54   0:00   0.17    0:00   1.0     1   14.36  1.00  Create Timing DB (post FPGA)
 11:54   0:00   0.04    0:00   1.0     1   87.50  1.00  zAudit Report [1 FAILED]

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      10.9     87.3    246.4 Checks + config
    1       0     146.4    146.4    146.4 Launch VCS
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      33.6     33.6     33.6 Launch Verdi
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    2       0      44.3     60.2     76.2 RTL DB index + link
    1       0      46.1     46.1     46.1 Make RTL DB for Run Time
    3       0       2.0   1783.2   5345.6 Fxx P&R
    1       0     144.9    144.9    144.9 FPGA post Process
    1       0     359.4    359.4    359.4 Create Timing DB (SDF Mode)
    1       0       7.6      7.6      7.6 FPGA PaRs Analyzer
    1       0     328.9    328.9    328.9 Global DB
    1       0     122.8    122.8    122.8 Create Timing DB (post FPGA)
    1       0      56.7     56.7     56.7 zAudit Report [1 FAILED]


** There were no tasks with grid delays >= 30 s

=== P&R Summary (by time)

                                           -- Actual timing --                    W/o grid delay
FPGA name  Win  Tasks R's L's %CPU, Grade  MiF Elapsed  %max    PARFF scheduled   Elapsed %max
---------  ---- ------------- -----------  -------------------  ----------------  --------------
U0_M0_F00  Orig    1          94.99  1.00    1    0:16 100.00%                      0:16 100.00%

Columns:
- Win: label of the winning P&R strategy.
- Tasks: number of tasks launched.
- R's: number of task re-runs.
- L's: number of PARFF tasks launched.
- %CPU: average CPU utilization.
- Grade: average host grade.
- MiF: max number of tasks being executed at the same time (Max in Flight).
- Elapsed: elapsed wall time [hh:mm].
- %max: percentage of max Elapsed time of all FPGAs.
- PARFF: the time from the start of P&R and the start of the first PARFF task.


***
*** Detailed report for R25 (backend_default_24_4_29_12_44_20)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:19  99.85%                    (unexplained delay)
   0:00   0.15%       0:00    1.0    0:00  Global DB
-------  ------  ----------------  -------  -----
   0:19 100.00%       0:00    0.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.16%       0:00    1.3    0:00  Checks + config
   0:00   0.48%       0:00    1.0    0:00  Launch VCS
   0:00   0.21%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.14%       0:00    1.0    0:00  Compilation Profiler (after BackendEntry)
   0:00   0.71%       0:00    1.0    0:00  Build System
   0:00   0.89%       0:00    1.0    0:00  Build zCore
   0:17  96.89%       0:17    1.0    0:16  Fxx P&R
   0:00   0.33%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.15%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:18 100.00%       0:18    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.16%       0:00    1.3    0:00  Checks + config
   0:00   0.23%       0:00    1.0    0:00  Launch VCS
   0:00   0.09%       0:00    1.0    0:00  FE + synthesis
   0:00   0.05%       0:00    1.0    0:00  Compilation Profiler (after BackendEntry)
   0:00   0.26%       0:00    1.0    0:00  Build System
   0:00   0.75%       0:00    1.0    0:00  Build zCore
   0:16  98.04%       0:16    1.0    0:16  Fxx P&R
   0:00   0.36%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.03%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:17 100.00%       0:17    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 12:44   0:00   0.19    0:00   1.0     4   94.50  1.00  Checks + config
 12:44   0:00   0.46    0:00   1.0     1   43.55  1.00  Launch VCS
 12:44   0:00   0.20    0:00   1.0     1   24.03  1.00  Compilation Profiler (after VCSAnalyzer)
 12:44   0:00   0.04    0:00   1.0     1   26.00  1.00  Build Rhino Fsdb
 12:44   0:00   0.07    0:00   1.0     1   15.85  1.00  Launch Verdi
 12:44   0:00   0.18    0:00   1.0     1   46.57  1.00  FE + synthesis
 12:44   0:00   0.13    0:00   1.0     1   32.89  1.00  Compilation Profiler (after BackendEntry)
 12:44   0:00   0.19    0:00   0.4     2   44.44  1.00  RTL DB index + link
 12:44   0:00   0.04    0:00   1.0     1   41.86  1.00  Make RTL DB for Run Time
 12:44   0:00   0.68    0:00   1.0     1   34.31  1.00  Build System
 12:45   0:00   0.05    0:00   1.0     1   63.79  1.00  Build Equipotentials
 12:45   0:00   0.06    0:00   1.0     1   20.00  1.00  zSimuFsdbHeader
 12:45   0:00   0.19    0:00   1.0     1   22.87  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 12:45   0:00   0.21    0:00   1.0     1   14.88  1.00  Convert Netlist
 12:45   0:00   0.85    0:00   1.0     1   77.54  1.00  Build zCore
 12:45   0:00   0.04    0:00   1.0     1   55.77  1.00  Build Accessibility Graphs
 12:45   0:00   0.05    0:00   1.0     1   92.86  1.00  Simulate Graphs
 12:45   0:00   0.14    0:00   1.0     1   20.00  1.00  FPGA post Process
 12:45   0:18  93.39    0:17   1.0     3   93.41  1.00  Fxx P&R
 12:45   0:00   0.20    0:00   1.0     1   11.50  1.00  Create Timing DB
 13:03   0:00   0.31    0:00   1.0     1  160.44  1.00  Create Timing DB (SDF Mode)
 13:03   0:00   0.23    0:00   1.0     1  137.83  1.00  FPGA PaRs Analyzer
 13:03   0:00   0.14    0:00   1.0     1   16.17  1.00  Create Timing DB (post FPGA)
 13:03   0:00   0.15    0:00   1.0     1   57.40  1.00  Global DB
 13:03   0:00   0.04    0:00   1.0     1   91.67  1.00  zAudit Report [1 FAILED]

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      10.9     85.9    245.6 Checks + config
    1       0     149.4    149.4    149.4 Launch VCS
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      83.0     83.0     83.0 Build Rhino Fsdb
    1       0      33.6     33.6     33.6 Launch Verdi
    1       0      80.5     80.5     80.5 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      44.4     60.3     76.2 RTL DB index + link
    1       0      44.4     44.4     44.4 Make RTL DB for Run Time
    1       0     316.8    316.8    316.8 Build System
    1       0     119.3    119.3    119.3 Build Equipotentials
    1       0     103.8    103.8    103.8 zSimuFsdbHeader
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     150.8    150.8    150.8 Convert Netlist
    1       0     467.5    467.5    467.5 Build zCore
    1       0     148.4    148.4    148.4 Build Accessibility Graphs
    1       0     378.2    378.2    378.2 Simulate Graphs
    1       0     145.8    145.8    145.8 FPGA post Process
    3       0       2.0   1786.7   5356.1 Fxx P&R
    1       0     110.6    110.6    110.6 Create Timing DB
    1       0     380.7    380.7    380.7 Create Timing DB (SDF Mode)
    1       0       7.7      7.7      7.7 FPGA PaRs Analyzer
    1       0     112.8    112.8    112.8 Create Timing DB (post FPGA)
    1       0     329.1    329.1    329.1 Global DB
    1       0      56.9     56.9     56.9 zAudit Report [1 FAILED]


** There were no tasks with grid delays >= 30 s

=== P&R Summary (by time)

                                           -- Actual timing --                    W/o grid delay
FPGA name  Win  Tasks R's L's %CPU, Grade  MiF Elapsed  %max    PARFF scheduled   Elapsed %max
---------  ---- ------------- -----------  -------------------  ----------------  --------------
U0_M0_F00  Orig    1          96.24  1.00    1    0:17 100.00%                      0:17 100.00%

Columns:
- Win: label of the winning P&R strategy.
- Tasks: number of tasks launched.
- R's: number of task re-runs.
- L's: number of PARFF tasks launched.
- %CPU: average CPU utilization.
- Grade: average host grade.
- MiF: max number of tasks being executed at the same time (Max in Flight).
- Elapsed: elapsed wall time [hh:mm].
- %max: percentage of max Elapsed time of all FPGAs.
- PARFF: the time from the start of P&R and the start of the first PARFF task.

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 12:44  12:44  12:44    0:00   0:00  46.57  1.00     80.5  design_Default_RTL_GroupBundle_0_Synthesis


***
*** Detailed report for R26 (backend_default_24_4_29_13_43_15)
***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4600   25600      1  Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz (csce-quinn-s1.engr.tamu.edu)


======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.19%       0:00    1.0    0:00  Checks + config
   0:00   0.41%       0:00    1.0    0:00  Launch VCS
   0:00   0.12%       0:00    1.0    0:00  FE + synthesis
   0:00   0.19%       0:00    0.4    0:00  RTL DB index + link
   0:00   0.52%       0:00    1.0    0:00  Build System
   0:00   0.75%       0:00    1.0    0:00  Build zCore
   0:18  93.49%       0:18    1.0    0:16  Fxx P&R
   0:00   0.36%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.15%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:18  96.22%       0:18    1.0  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.15%       0:00    1.3    0:00  Checks + config
   0:00   0.43%       0:00    1.0    0:00  Launch VCS
   0:00   0.28%       0:00    1.0    0:00  Compilation Profiler (after VCSAnalyzer)
   0:00   0.16%       0:00    1.0    0:00  Compilation Profiler (after BackendEntry)
   0:00   0.55%       0:00    1.0    0:00  Build System
   0:00   0.78%       0:00    1.0    0:00  Build zCore
   0:18  97.07%       0:18    1.0    0:16  Fxx P&R
   0:00   0.38%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.16%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:18 100.00%       0:18    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.16%       0:00    1.3    0:00  Checks + config
   0:00   0.21%       0:00    1.0    0:00  Launch VCS
   0:00   0.08%       0:00    1.0    0:00  FE + synthesis
   0:00   0.05%       0:00    1.0    0:00  Compilation Profiler (after BackendEntry)
   0:00   0.26%       0:00    1.0    0:00  Build System
   0:00   0.73%       0:00    1.0    0:00  Build zCore
   0:16  98.05%       0:16    1.0    0:16  Fxx P&R
   0:00   0.41%       0:00    1.0    0:00  Create Timing DB (SDF Mode)
   0:00   0.03%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report [1 FAILED]
-------  ------  ----------------  -------  -----
   0:17 100.00%       0:17    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 13:43   0:00   0.19    0:00   1.0     4   94.47  1.00  Checks + config
 13:43   0:00   0.41    0:00   1.0     1   45.25  1.00  Launch VCS
 13:43   0:00   0.27    0:00   1.0     1   17.89  1.00  Compilation Profiler (after VCSAnalyzer)
 13:43   0:00   0.05    0:00   1.0     1   20.31  1.00  Build Rhino Fsdb
 13:43   0:00   0.08    0:00   1.0     1   16.67  1.00  Launch Verdi
 13:43   0:00   0.12    0:00   1.0     1   55.71  1.00  FE + synthesis
 13:43   0:00   0.15    0:00   1.0     1   28.33  1.00  Compilation Profiler (after BackendEntry)
 13:43   0:00   0.19    0:00   0.4     2   48.89  1.00  RTL DB index + link
 13:43   0:00   0.04    0:00   1.0     1   43.18  1.00  Make RTL DB for Run Time
 13:43   0:00   0.52    0:00   1.0     1   44.75  1.00  Build System
 13:43   0:00   0.04    0:00   1.0     1   80.00  1.00  Build Equipotentials
 13:43   0:00   0.04    0:00   1.0     1   25.49  1.00  zSimuFsdbHeader
 13:43   0:00   0.10    0:00   1.0     1   30.97  1.00  Convert Netlist
 13:43   0:00   0.14    0:00   1.0     1   30.30  1.00  Compilation Profiler (after ZTopBuildAnalyzer)
 13:43   0:00   0.04    0:00   1.0     1   73.81  1.00  Build Accessibility Graphs
 13:43   0:00   0.04    0:00   1.0     1  101.96  1.00  Simulate Graphs
 13:43   0:00   0.75    0:00   1.0     1   86.37  1.00  Build zCore
 13:44   0:00   0.09    0:00   1.0     1   32.67  1.00  FPGA post Process
 13:44   0:18  93.49    0:18   1.0     3   93.82  1.00  Fxx P&R
 13:44   0:00   0.13    0:00   1.0     1   18.12  1.00  Create Timing DB
 14:02   0:00   0.36    0:00   1.0     1  140.43  1.00  Create Timing DB (SDF Mode)
 14:02   0:00   0.22    0:00   1.0     1  142.75  1.00  FPGA PaRs Analyzer
 14:02   0:00   0.13    0:00   1.0     1   61.04  1.00  Global DB
 14:02   0:00   0.15    0:00   1.0     1   15.91  1.00  Create Timing DB (post FPGA)
 14:02   0:00   0.04    0:00   1.0     1   93.33  1.00  zAudit Report [1 FAILED]

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    4       0      10.9     84.8    242.0 Checks + config
    1       0     152.9    152.9    152.9 Launch VCS
    1       0      18.0     18.0     18.0 Compilation Profiler (after VCSAnalyzer)
    1       0      83.1     83.1     83.1 Build Rhino Fsdb
    1       0      43.2     43.2     43.2 Launch Verdi
    1       0      80.3     80.3     80.3 FE + synthesis
    1       0      18.0     18.0     18.0 Compilation Profiler (after BackendEntry)
    2       0      44.4     60.3     76.2 RTL DB index + link
    1       0      44.4     44.4     44.4 Make RTL DB for Run Time
    1       0     314.2    314.2    314.2 Build System
    1       0     116.1    116.1    116.1 Build Equipotentials
    1       0     103.3    103.3    103.3 zSimuFsdbHeader
    1       0     158.7    158.7    158.7 Convert Netlist
    1       0      18.0     18.0     18.0 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     164.4    164.4    164.4 Build Accessibility Graphs
    1       0     354.3    354.3    354.3 Simulate Graphs
    1       0     465.6    465.6    465.6 Build zCore
    1       0     140.0    140.0    140.0 FPGA post Process
    3       0       2.0   1788.2   5360.4 Fxx P&R
    1       0     104.9    104.9    104.9 Create Timing DB
    1       0     385.5    385.5    385.5 Create Timing DB (SDF Mode)
    1       0       7.7      7.7      7.7 FPGA PaRs Analyzer
    1       0     325.0    325.0    325.0 Global DB
    1       0     116.9    116.9    116.9 Create Timing DB (post FPGA)
    1       0      56.8     56.8     56.8 zAudit Report [1 FAILED]


** There were no tasks with grid delays >= 30 s

=== P&R Summary (by time)

                                           -- Actual timing --                    W/o grid delay
FPGA name  Win  Tasks R's L's %CPU, Grade  MiF Elapsed  %max    PARFF scheduled   Elapsed %max
---------  ---- ------------- -----------  -------------------  ----------------  --------------
U0_M0_F00  Orig    1          96.54  1.00    1    0:17 100.00%                      0:17 100.00%

Columns:
- Win: label of the winning P&R strategy.
- Tasks: number of tasks launched.
- R's: number of task re-runs.
- L's: number of PARFF tasks launched.
- %CPU: average CPU utilization.
- Grade: average host grade.
- MiF: max number of tasks being executed at the same time (Max in Flight).
- Elapsed: elapsed wall time [hh:mm].
- %max: percentage of max Elapsed time of all FPGAs.
- PARFF: the time from the start of P&R and the start of the first PARFF task.

=== Details on task group 'Synthesis'

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 13:43  13:43  13:43    0:00   0:00  55.71  1.00     80.3  design_Default_RTL_GroupBundle_0_Synthesis

command exit code is '0'
