// Seed: 3244112338
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  tri0 id_4 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd75
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  inout wire id_3;
  inout wire id_2;
  output tri0 id_1;
  logic [7:0][id_4 : -1] id_5;
  assign id_5[-1] = id_3;
  assign id_1 = 1;
  assign id_5[1 :-1] = id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
