Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Feb 18 21:54:23 2025
| Host         : dell running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu19eg-ffvc1760-2-i
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 28702 |     0 |          0 |    522720 |  5.49 |
|   LUT as Logic             | 26098 |     0 |          0 |    522720 |  4.99 |
|   LUT as Memory            |  2604 |     0 |          0 |    161280 |  1.61 |
|     LUT as Distributed RAM |   836 |     0 |            |           |       |
|     LUT as Shift Register  |  1768 |     0 |            |           |       |
| CLB Registers              | 39084 |     2 |          0 |   1045440 |  3.74 |
|   Register as Flip Flop    | 39083 |     2 |          0 |   1045440 |  3.74 |
|   Register as Latch        |     0 |     0 |          0 |   1045440 |  0.00 |
|   Register as AND/OR       |     1 |     0 |          0 |   1045440 | <0.01 |
| CARRY8                     |   364 |     0 |          0 |     65340 |  0.56 |
| F7 Muxes                   |   967 |     0 |          0 |    261360 |  0.37 |
| F8 Muxes                   |   209 |     0 |          0 |    130680 |  0.16 |
| F9 Muxes                   |     0 |     0 |          0 |     65340 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 56    |          Yes |           - |          Set |
| 6720  |          Yes |           - |        Reset |
| 721   |          Yes |         Set |            - |
| 31586 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  6157 |     0 |          0 |     65340 |  9.42 |
|   CLBL                                     |  4848 |     0 |            |           |       |
|   CLBM                                     |  1309 |     0 |            |           |       |
| LUT as Logic                               | 26098 |     0 |          0 |    522720 |  4.99 |
|   using O5 output only                     |   582 |       |            |           |       |
|   using O6 output only                     | 17730 |       |            |           |       |
|   using O5 and O6                          |  7786 |       |            |           |       |
| LUT as Memory                              |  2604 |     0 |          0 |    161280 |  1.61 |
|   LUT as Distributed RAM                   |   836 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |   836 |       |            |           |       |
|   LUT as Shift Register                    |  1768 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   731 |       |            |           |       |
|     using O5 and O6                        |  1037 |       |            |           |       |
| CLB Registers                              | 39084 |     0 |          0 |   1045440 |  3.74 |
|   Register driven from within the CLB      | 20548 |       |            |           |       |
|   Register driven from outside the CLB     | 18536 |       |            |           |       |
|     LUT in front of the register is unused | 12782 |       |            |           |       |
|     LUT in front of the register is used   |  5754 |       |            |           |       |
| Unique Control Sets                        |  1460 |       |          0 |    130680 |  1.12 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 79.5 |     0 |          0 |       984 |  8.08 |
|   RAMB36/FIFO*    |   78 |     0 |          0 |       984 |  7.93 |
|     RAMB36E2 only |   78 |       |            |           |       |
|   RAMB18          |    3 |     0 |          0 |      1968 |  0.15 |
|     RAMB18E2 only |    3 |       |            |           |       |
| URAM              |    0 |     0 |          0 |       128 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    3 |     0 |          0 |      1968 |  0.15 |
|   DSP48E2 only |    3 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  123 |   123 |          0 |       512 | 24.02 |
| HPIOB_M          |   63 |    63 |          0 |       192 | 32.81 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |   14 |       |            |           |       |
|   BIDIR          |   48 |       |            |           |       |
| HPIOB_S          |   57 |    57 |          0 |       192 | 29.69 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |   16 |       |            |           |       |
|   BIDIR          |   40 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        48 |  0.00 |
| HPIOB_SNGL       |    3 |     3 |          0 |        32 |  9.38 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    3 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    9 |     9 |          0 |       264 |  3.41 |
|   DIFFINBUF      |    9 |     9 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       264 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |   23 |     0 |          0 |        88 | 26.14 |
| BITSLICE_RX_TX   |  110 |   110 |          0 |      3432 |  3.21 |
|   RXTX_BITSLICE  |  110 |   110 |            |           |       |
| BITSLICE_TX      |   23 |     0 |          0 |        88 | 26.14 |
| RIU_OR           |   12 |     0 |          0 |        44 | 27.27 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    6 |     0 |          0 |       280 |  2.14 |
| BUFGCE_DIV |    0 |     0 |          0 |        44 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       456 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        72 |  1.39 |
| BUFGCTRL*  |    0 |     0 |          0 |        88 |  0.00 |
| PLL        |    3 |     0 |          0 |        22 | 13.64 |
| MMCM       |    1 |     1 |          0 |        11 |  9.09 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_CHANNEL   |    0 |     0 |          0 |        32 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         4 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        24 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        24 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         5 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 31586 |            Register |
| LUT6             | 10262 |                 CLB |
| LUT3             |  7357 |                 CLB |
| FDCE             |  6720 |            Register |
| LUT4             |  6154 |                 CLB |
| LUT5             |  5548 |                 CLB |
| LUT2             |  3961 |                 CLB |
| SRL16E           |  1481 |                 CLB |
| SRLC32E          |  1322 |                 CLB |
| RAMD32           |  1260 |                 CLB |
| MUXF7            |   967 |                 CLB |
| FDSE             |   721 |            Register |
| LUT1             |   602 |                 CLB |
| RAMS32           |   412 |                 CLB |
| CARRY8           |   364 |                 CLB |
| MUXF8            |   209 |                 CLB |
| RXTX_BITSLICE    |   110 |                 I/O |
| IBUFCTRL         |    81 |              Others |
| RAMB36E2         |    78 |            BLOCKRAM |
| OBUFT_DCIEN      |    72 |                 I/O |
| INBUF            |    72 |                 I/O |
| FDPE             |    56 |            Register |
| OBUF             |    33 |                 I/O |
| TX_BITSLICE_TRI  |    23 |                 I/O |
| BITSLICE_CONTROL |    23 |                 I/O |
| OBUFT            |    16 |                 I/O |
| RIU_OR           |    12 |                 I/O |
| INV              |    10 |                 CLB |
| DIFFINBUF        |     9 |                 I/O |
| HPIO_VREF        |     8 |                 I/O |
| BUFGCE           |     6 |               Clock |
| RAMB18E2         |     3 |            BLOCKRAM |
| PLLE4_ADV        |     3 |               Clock |
| DSP48E2          |     3 |          Arithmetic |
| SRLC16E          |     2 |                 CLB |
| PS8              |     1 |            Advanced |
| MMCME4_ADV       |     1 |               Clock |
| BUFG_PS          |     1 |               Clock |
| BSCANE2          |     1 |       Configuration |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0    |    1 |
| design_1_util_ds_buf_1_0        |    1 |
| design_1_util_ds_buf_0_0        |    1 |
| design_1_system_ila_0_0         |    1 |
| design_1_rst_ps8_0_96M_0        |    1 |
| design_1_rst_ddr4_0_333M_0      |    1 |
| design_1_dma_core_wrap_v_1_0    |    1 |
| design_1_ddr4_0_0_phy           |    1 |
| design_1_ddr4_0_0               |    1 |
| design_1_axi_xbar_v_0_0         |    1 |
| design_1_axi_id_remap_v_0_0     |    1 |
| design_1_axi_cdc_v_0_0          |    1 |
| design_1_axi_bram_ctrl_0_bram_0 |    1 |
| design_1_axi_bram_ctrl_0_0      |    1 |
| dbg_hub                         |    1 |
+---------------------------------+------+


