Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 14 17:35:22 2023
| Host         : LAPTOP-P2TTF1UO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGA_timing_summary_routed.rpt -pb VGA_timing_summary_routed.pb -rpx VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    588         
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (588)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3246)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (588)
--------------------------
 There are 587 register/latch pins with no clock driven by root clock pin: CLK_DIV_UUT/CLK25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLK_DIV_UUT/CLK50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3246)
---------------------------------------------------
 There are 3246 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 CLK_DIV_UUT/CLK50_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_UUT/CLK50_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.580ns (36.502%)  route 1.009ns (63.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565     5.086    CLK_DIV_UUT/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  CLK_DIV_UUT/CLK50_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CLK_DIV_UUT/CLK50_reg/Q
                         net (fo=2, routed)           1.009     6.551    CLK_DIV_UUT/CLK50
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.675 r  CLK_DIV_UUT/CLK50_i_1/O
                         net (fo=1, routed)           0.000     6.675    CLK_DIV_UUT/p_0_in
    SLICE_X37Y46         FDRE                                         r  CLK_DIV_UUT/CLK50_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.445    14.786    CLK_DIV_UUT/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  CLK_DIV_UUT/CLK50_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    CLK_DIV_UUT/CLK50_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  8.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 CLK_DIV_UUT/CLK50_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_UUT/CLK50_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.446    CLK_DIV_UUT/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  CLK_DIV_UUT/CLK50_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  CLK_DIV_UUT/CLK50_reg/Q
                         net (fo=2, routed)           0.356     1.943    CLK_DIV_UUT/CLK50
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.988 r  CLK_DIV_UUT/CLK50_i_1/O
                         net (fo=1, routed)           0.000     1.988    CLK_DIV_UUT/p_0_in
    SLICE_X37Y46         FDRE                                         r  CLK_DIV_UUT/CLK50_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    CLK_DIV_UUT/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  CLK_DIV_UUT/CLK50_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    CLK_DIV_UUT/CLK50_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.451    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y17    FSM_ADDRESS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28    FSM_ADDRESS_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28    FSM_ADDRESS_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    FSM_ADDRESS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26    FSM_ADDRESS_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26    FSM_ADDRESS_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26    FSM_ADDRESS_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    FSM_ADDRESS_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    FSM_ADDRESS_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    FSM_ADDRESS_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    FSM_ADDRESS_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    FSM_ADDRESS_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    FSM_ADDRESS_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    FSM_ADDRESS_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    FSM_ADDRESS_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    FSM_ADDRESS_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    FSM_ADDRESS_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    FSM_ADDRESS_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    FSM_ADDRESS_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    FSM_ADDRESS_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    FSM_ADDRESS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    FSM_ADDRESS_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    FSM_ADDRESS_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    FSM_ADDRESS_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    FSM_ADDRESS_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    FSM_ADDRESS_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    FSM_ADDRESS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    FSM_ADDRESS_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    FSM_ADDRESS_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3248 Endpoints
Min Delay          3248 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_UUT/FMMN_UUT/MIN_V_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        134.352ns  (logic 64.063ns (47.683%)  route 70.289ns (52.317%))
  Logic Levels:           318  (CARRY4=281 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=31 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE                         0.000     0.000 r  FSM_UUT/FMMN_UUT/MIN_V_reg[2]/C
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_UUT/FMMN_UUT/MIN_V_reg[2]/Q
                         net (fo=6, routed)           1.681     2.137    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_259_2
    SLICE_X34Y0          LUT2 (Prop_lut2_I1_O)        0.124     2.261 r  FSM_UUT/MAC_UUT/OUT_VAL[6]_i_286/O
                         net (fo=1, routed)           0.000     2.261    FSM_UUT/MAC_UUT/OUT_VAL[6]_i_286_n_0
    SLICE_X34Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.641 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_259/CO[3]
                         net (fo=1, routed)           0.000     2.641    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_259_n_0
    SLICE_X34Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.758 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_220/CO[3]
                         net (fo=1, routed)           0.000     2.758    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_220_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_174/CO[3]
                         net (fo=1, routed)           0.000     2.875    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_174_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.992 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_122/CO[3]
                         net (fo=1, routed)           0.000     2.992    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_122_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.315 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_80/O[1]
                         net (fo=12, routed)          2.671     5.986    FSM_UUT/MAC_UUT/FMMN_UUT/OUT_VAL5[17]
    SLICE_X41Y12         LUT2 (Prop_lut2_I0_O)        0.306     6.292 r  FSM_UUT/MAC_UUT/OUT_VAL[6]_i_84/O
                         net (fo=1, routed)           0.000     6.292    FSM_UUT/MAC_UUT/OUT_VAL[6]_i_84_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.824 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.824    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_30_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.063 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_26/O[2]
                         net (fo=4, routed)           0.962     8.026    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_26_n_5
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.330     8.356 r  FSM_UUT/MAC_UUT/OUT_VAL[6]_i_35/O
                         net (fo=1, routed)           0.712     9.068    FSM_UUT/MAC_UUT/OUT_VAL[6]_i_35_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I1_O)        0.326     9.394 r  FSM_UUT/MAC_UUT/OUT_VAL[6]_i_10/O
                         net (fo=1, routed)           0.000     9.394    FSM_UUT/MAC_UUT/OUT_VAL[6]_i_10_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.037 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_2/O[3]
                         net (fo=64, routed)          3.045    13.081    FSM_UUT/MAC_UUT/O[0]
    SLICE_X29Y20         LUT4 (Prop_lut4_I2_O)        0.307    13.388 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_1126/O
                         net (fo=1, routed)           0.000    13.388    FSM_UUT/FMMN_UUT/S[0]
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.920 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    13.920    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1056_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    14.034    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1051_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.148 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    14.148    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1046_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.262 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    14.262    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1041_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.376 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1036/CO[3]
                         net (fo=1, routed)           0.009    14.385    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1036_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.499 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    14.499    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1031_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.613 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1026/CO[3]
                         net (fo=1, routed)           0.000    14.613    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1026_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.727 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1024/CO[3]
                         net (fo=34, routed)          2.273    17.000    FSM_UUT/MAC_UUT/CO[0]
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124    17.124 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_1064/O
                         net (fo=1, routed)           0.000    17.124    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_969_0[0]
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.657 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    17.657    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1015_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.774 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    17.774    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1010_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.891 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    17.891    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1005_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.008 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    18.008    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1000_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.125 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_995/CO[3]
                         net (fo=1, routed)           0.000    18.125    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_995_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.242 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_990/CO[3]
                         net (fo=1, routed)           0.000    18.242    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_990_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.359 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_985/CO[3]
                         net (fo=1, routed)           0.009    18.368    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_985_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.485 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_984/CO[3]
                         net (fo=1, routed)           0.000    18.485    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_984_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.739 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_982/CO[0]
                         net (fo=34, routed)          2.251    20.990    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_969[0]
    SLICE_X28Y18         LUT5 (Prop_lut5_I1_O)        0.367    21.357 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_1023/O
                         net (fo=1, routed)           0.000    21.357    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_926_0[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.907 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_969/CO[3]
                         net (fo=1, routed)           0.000    21.907    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_969_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.021 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_964/CO[3]
                         net (fo=1, routed)           0.000    22.021    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_964_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.135 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_959/CO[3]
                         net (fo=1, routed)           0.000    22.135    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_959_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000    22.249    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_954_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.363 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000    22.363    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_949_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_944/CO[3]
                         net (fo=1, routed)           0.000    22.477    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_944_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.009    22.600    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_939_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.714 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_938/CO[3]
                         net (fo=1, routed)           0.000    22.714    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_938_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.985 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_936/CO[0]
                         net (fo=34, routed)          1.618    24.604    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_926[0]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.373    24.977 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_977/O
                         net (fo=1, routed)           0.000    24.977    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_884_0[0]
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.527 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_926/CO[3]
                         net (fo=1, routed)           0.000    25.527    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_926_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.641 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_921/CO[3]
                         net (fo=1, routed)           0.000    25.641    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_921_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.755 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_916/CO[3]
                         net (fo=1, routed)           0.000    25.755    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_916_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.869 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_911/CO[3]
                         net (fo=1, routed)           0.009    25.878    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_911_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.992 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_906/CO[3]
                         net (fo=1, routed)           0.000    25.992    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_906_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.106 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_901/CO[3]
                         net (fo=1, routed)           0.000    26.106    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_901_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.220 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000    26.220    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_896_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.334 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_895/CO[3]
                         net (fo=1, routed)           0.000    26.334    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_895_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.605 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_893/CO[0]
                         net (fo=34, routed)          2.254    28.859    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_884[0]
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.373    29.232 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_934/O
                         net (fo=1, routed)           0.000    29.232    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_842_0[0]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.782 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_884/CO[3]
                         net (fo=1, routed)           0.000    29.782    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_884_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.896 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.896    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_879_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.010 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_874/CO[3]
                         net (fo=1, routed)           0.000    30.010    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_874_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.124 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_869/CO[3]
                         net (fo=1, routed)           0.009    30.133    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_869_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.247 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_864/CO[3]
                         net (fo=1, routed)           0.000    30.247    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_864_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.361 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_859/CO[3]
                         net (fo=1, routed)           0.000    30.361    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_859_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.475 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_854/CO[3]
                         net (fo=1, routed)           0.000    30.475    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_854_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.589 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_853/CO[3]
                         net (fo=1, routed)           0.000    30.589    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_853_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.860 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_851/CO[0]
                         net (fo=34, routed)          2.218    33.077    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_842[0]
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.373    33.450 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_892/O
                         net (fo=1, routed)           0.000    33.450    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_796_0[0]
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.000 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_842/CO[3]
                         net (fo=1, routed)           0.000    34.000    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_842_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.114 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_837/CO[3]
                         net (fo=1, routed)           0.000    34.114    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_837_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.228 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.228    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_832_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.342 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_827/CO[3]
                         net (fo=1, routed)           0.009    34.351    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_827_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_822/CO[3]
                         net (fo=1, routed)           0.000    34.465    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_822_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_817/CO[3]
                         net (fo=1, routed)           0.000    34.579    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_817_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.693 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_812/CO[3]
                         net (fo=1, routed)           0.000    34.693    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_812_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.807 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_811/CO[3]
                         net (fo=1, routed)           0.000    34.807    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_811_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.078 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_809/CO[0]
                         net (fo=34, routed)          1.839    36.918    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_852_0[0]
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.373    37.291 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_848/O
                         net (fo=1, routed)           0.000    37.291    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_848_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.692 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    37.692    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_796_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.806 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_791/CO[3]
                         net (fo=1, routed)           0.000    37.806    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_791_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.920 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_786/CO[3]
                         net (fo=1, routed)           0.009    37.929    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_786_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.043 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_781/CO[3]
                         net (fo=1, routed)           0.000    38.043    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_781_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.157 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_776/CO[3]
                         net (fo=1, routed)           0.000    38.157    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_776_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.271 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_771/CO[3]
                         net (fo=1, routed)           0.000    38.271    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_771_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.385 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_766/CO[3]
                         net (fo=1, routed)           0.000    38.385    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_766_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.499 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_765/CO[3]
                         net (fo=1, routed)           0.000    38.499    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_765_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.770 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_763/CO[0]
                         net (fo=34, routed)          1.031    39.801    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_753[0]
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.373    40.174 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_804/O
                         net (fo=1, routed)           0.000    40.174    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_711_0[0]
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.707 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_753/CO[3]
                         net (fo=1, routed)           0.000    40.707    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_753_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.824 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_748/CO[3]
                         net (fo=1, routed)           0.000    40.824    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_748_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.941 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_743/CO[3]
                         net (fo=1, routed)           0.000    40.941    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_743_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.058 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_738/CO[3]
                         net (fo=1, routed)           0.000    41.058    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_738_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.175 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_733/CO[3]
                         net (fo=1, routed)           0.000    41.175    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_733_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.292 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_728/CO[3]
                         net (fo=1, routed)           0.000    41.292    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_728_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.409 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_723/CO[3]
                         net (fo=1, routed)           0.000    41.409    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_723_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.526 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_722/CO[3]
                         net (fo=1, routed)           0.000    41.526    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_722_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.780 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_720/CO[0]
                         net (fo=34, routed)          2.448    44.228    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_711[0]
    SLICE_X33Y21         LUT5 (Prop_lut5_I1_O)        0.367    44.595 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_761/O
                         net (fo=1, routed)           0.000    44.595    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_669_0[0]
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.145 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_711/CO[3]
                         net (fo=1, routed)           0.000    45.145    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_711_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.259 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_706/CO[3]
                         net (fo=1, routed)           0.000    45.259    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_706_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.373 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_701/CO[3]
                         net (fo=1, routed)           0.000    45.373    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_701_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.487 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_696/CO[3]
                         net (fo=1, routed)           0.009    45.496    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_696_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.610 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_691/CO[3]
                         net (fo=1, routed)           0.000    45.610    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_691_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.724 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_686/CO[3]
                         net (fo=1, routed)           0.000    45.724    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_686_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.838 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_681/CO[3]
                         net (fo=1, routed)           0.000    45.838    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_681_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.952 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_680/CO[3]
                         net (fo=1, routed)           0.000    45.952    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_680_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.223 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_678/CO[0]
                         net (fo=34, routed)          2.538    48.760    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_721_0[0]
    SLICE_X34Y18         LUT5 (Prop_lut5_I0_O)        0.373    49.133 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_717/O
                         net (fo=1, routed)           0.000    49.133    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_717_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.509 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_669/CO[3]
                         net (fo=1, routed)           0.000    49.509    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_669_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.626 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_664/CO[3]
                         net (fo=1, routed)           0.000    49.626    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_664_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.743 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_659/CO[3]
                         net (fo=1, routed)           0.000    49.743    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_659_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.860 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_654/CO[3]
                         net (fo=1, routed)           0.000    49.860    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_654_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.977 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_649/CO[3]
                         net (fo=1, routed)           0.000    49.977    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_649_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.094 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_644/CO[3]
                         net (fo=1, routed)           0.000    50.094    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_644_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.211 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_639/CO[3]
                         net (fo=1, routed)           0.009    50.221    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_639_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.338 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_638/CO[3]
                         net (fo=1, routed)           0.000    50.338    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_638_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.592 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_636/CO[0]
                         net (fo=34, routed)          1.934    52.525    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_623[0]
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.367    52.892 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_677/O
                         net (fo=1, routed)           0.000    52.892    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_580_0[0]
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.442 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_623/CO[3]
                         net (fo=1, routed)           0.000    53.442    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_623_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.556 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_618/CO[3]
                         net (fo=1, routed)           0.000    53.556    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_618_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.670 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_613/CO[3]
                         net (fo=1, routed)           0.000    53.670    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_613_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.784 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_608/CO[3]
                         net (fo=1, routed)           0.000    53.784    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_608_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.898 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_603/CO[3]
                         net (fo=1, routed)           0.000    53.898    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_603_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.012 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_598/CO[3]
                         net (fo=1, routed)           0.000    54.012    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_598_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.126 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_593/CO[3]
                         net (fo=1, routed)           0.000    54.126    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_593_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.240 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_592/CO[3]
                         net (fo=1, routed)           0.009    54.249    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_592_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.520 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_590/CO[0]
                         net (fo=34, routed)          2.011    56.531    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_580[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I1_O)        0.373    56.904 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_631/O
                         net (fo=1, routed)           0.000    56.904    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_538_0[0]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.454 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_580/CO[3]
                         net (fo=1, routed)           0.000    57.454    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_580_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_575/CO[3]
                         net (fo=1, routed)           0.000    57.568    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_575_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_570/CO[3]
                         net (fo=1, routed)           0.000    57.682    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_570_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.796 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_565/CO[3]
                         net (fo=1, routed)           0.009    57.806    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_565_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.919 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_560/CO[3]
                         net (fo=1, routed)           0.000    57.919    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_560_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.033 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_555/CO[3]
                         net (fo=1, routed)           0.000    58.033    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_555_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.147 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_550/CO[3]
                         net (fo=1, routed)           0.000    58.147    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_550_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.261 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    58.261    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_549_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.532 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_547/CO[0]
                         net (fo=34, routed)          1.430    59.963    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_591_0[0]
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.373    60.336 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_583/O
                         net (fo=1, routed)           0.000    60.336    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_583_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.886 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_533/CO[3]
                         net (fo=1, routed)           0.000    60.886    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_533_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_528/CO[3]
                         net (fo=1, routed)           0.000    61.000    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_528_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.114 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_523/CO[3]
                         net (fo=1, routed)           0.000    61.114    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_523_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.228 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000    61.228    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_518_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.342 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_513/CO[3]
                         net (fo=1, routed)           0.000    61.342    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_513_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.456 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_508/CO[3]
                         net (fo=1, routed)           0.000    61.456    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_508_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.570 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_507/CO[3]
                         net (fo=1, routed)           0.000    61.570    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_507_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.841 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_505/CO[0]
                         net (fo=34, routed)          1.834    63.675    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_548_0[0]
    SLICE_X44Y22         LUT5 (Prop_lut5_I0_O)        0.373    64.048 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_541/O
                         net (fo=1, routed)           0.000    64.048    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_541_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.598 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_491/CO[3]
                         net (fo=1, routed)           0.000    64.598    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_491_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.712 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_486/CO[3]
                         net (fo=1, routed)           0.000    64.712    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_486_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.826 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_481/CO[3]
                         net (fo=1, routed)           0.009    64.835    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_481_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.949 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_476/CO[3]
                         net (fo=1, routed)           0.000    64.949    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_476_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.063 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_471/CO[3]
                         net (fo=1, routed)           0.000    65.063    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_471_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.177 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_466/CO[3]
                         net (fo=1, routed)           0.000    65.177    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_466_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.291 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000    65.291    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_465_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.562 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_451/CO[0]
                         net (fo=34, routed)          2.226    67.788    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_442[0]
    SLICE_X45Y18         LUT5 (Prop_lut5_I1_O)        0.373    68.161 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_504/O
                         net (fo=1, routed)           0.000    68.161    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_397_0[0]
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.711 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    68.711    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_442_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.825 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_437/CO[3]
                         net (fo=1, routed)           0.000    68.825    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_437_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.939 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    68.939    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_432_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.053 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    69.053    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_427_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.167 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_422/CO[3]
                         net (fo=1, routed)           0.000    69.167    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_422_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.281 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_417/CO[3]
                         net (fo=1, routed)           0.000    69.281    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_417_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.395 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_412/CO[3]
                         net (fo=1, routed)           0.009    69.404    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_412_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.518 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_411/CO[3]
                         net (fo=1, routed)           0.000    69.518    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_411_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    69.789 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_406/CO[0]
                         net (fo=34, routed)          1.929    71.718    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_452_0[0]
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.373    72.091 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_448/O
                         net (fo=1, routed)           0.000    72.091    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_448_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.492 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_397/CO[3]
                         net (fo=1, routed)           0.000    72.492    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_397_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.606 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_392/CO[3]
                         net (fo=1, routed)           0.000    72.606    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_392_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.720 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           0.000    72.720    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_387_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.834 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_382/CO[3]
                         net (fo=1, routed)           0.009    72.843    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_382_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.957 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.957    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_377_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.071 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_372/CO[3]
                         net (fo=1, routed)           0.000    73.071    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_372_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.185 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_367/CO[3]
                         net (fo=1, routed)           0.000    73.185    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_367_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.299 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    73.299    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_366_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.570 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_332/CO[0]
                         net (fo=34, routed)          2.262    75.832    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_327[0]
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.373    76.205 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_405/O
                         net (fo=1, routed)           0.000    76.205    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_291_0[0]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.738 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_327/CO[3]
                         net (fo=1, routed)           0.000    76.738    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_327_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.855 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_322/CO[3]
                         net (fo=1, routed)           0.000    76.855    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_322_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.972 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_317/CO[3]
                         net (fo=1, routed)           0.009    76.981    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_317_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.098 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_312/CO[3]
                         net (fo=1, routed)           0.000    77.098    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_312_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.215 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    77.215    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_307_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.332 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    77.332    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_302_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.449 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    77.449    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_297_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.566 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_296/CO[3]
                         net (fo=1, routed)           0.000    77.566    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_296_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    77.820 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_258/CO[0]
                         net (fo=34, routed)          2.146    79.966    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_333_0[0]
    SLICE_X41Y16         LUT5 (Prop_lut5_I0_O)        0.367    80.333 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_330/O
                         net (fo=1, routed)           0.000    80.333    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_330_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.883 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_253/CO[3]
                         net (fo=1, routed)           0.000    80.883    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_253_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.997 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_248/CO[3]
                         net (fo=1, routed)           0.000    80.997    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_248_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.111 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    81.111    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_243_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.225 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_238/CO[3]
                         net (fo=1, routed)           0.000    81.225    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_238_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.339 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    81.339    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_233_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.453 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    81.453    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_228_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.567 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.567    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_227_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.838 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_194/CO[0]
                         net (fo=34, routed)          2.121    83.959    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_286[0]
    SLICE_X44Y12         LUT5 (Prop_lut5_I1_O)        0.373    84.332 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_361/O
                         net (fo=1, routed)           0.000    84.332    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_281_0[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.882 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_286/CO[3]
                         net (fo=1, routed)           0.000    84.882    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_286_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.996 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    84.996    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_222_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.110 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_189/CO[3]
                         net (fo=1, routed)           0.000    85.110    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_189_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.224 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    85.224    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_184_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.338 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_179/CO[3]
                         net (fo=1, routed)           0.000    85.338    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_179_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.452 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_174/CO[3]
                         net (fo=1, routed)           0.000    85.452    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_174_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.566 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_169/CO[3]
                         net (fo=1, routed)           0.000    85.566    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_169_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.680 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    85.680    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_168_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.951 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_140/CO[0]
                         net (fo=34, routed)          1.595    87.546    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_281[0]
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.373    87.919 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_357/O
                         net (fo=1, routed)           0.000    87.919    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_276_0[0]
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.469 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_281/CO[3]
                         net (fo=1, routed)           0.000    88.469    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_281_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.583 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    88.583    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_217_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.697 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    88.697    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_163_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.811 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_135/CO[3]
                         net (fo=1, routed)           0.000    88.811    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_135_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.925 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_130/CO[3]
                         net (fo=1, routed)           0.000    88.925    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_130_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.039 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    89.039    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_125_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.153 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.153    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_120_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.267 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    89.267    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_119_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.538 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_96/CO[0]
                         net (fo=34, routed)          1.675    91.213    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_276[0]
    SLICE_X42Y12         LUT5 (Prop_lut5_I1_O)        0.373    91.586 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_353/O
                         net (fo=1, routed)           0.000    91.586    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_271_0[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.119 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_276/CO[3]
                         net (fo=1, routed)           0.000    92.119    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_276_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.236 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_212/CO[3]
                         net (fo=1, routed)           0.000    92.236    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_212_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.353 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    92.353    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_158_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.470 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    92.470    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_114_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.587 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.587    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_91_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.704 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    92.704    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_86_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.821 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    92.821    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_81_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.938 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.938    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_80_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.192 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_62/CO[0]
                         net (fo=34, routed)          2.210    95.402    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_97_0[0]
    SLICE_X39Y12         LUT5 (Prop_lut5_I0_O)        0.367    95.769 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_279/O
                         net (fo=1, routed)           0.000    95.769    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_279_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.319 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.000    96.319    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_207_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.433 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_153/CO[3]
                         net (fo=1, routed)           0.000    96.433    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_153_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.547 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    96.547    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_109_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.661 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.661    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_75_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.775 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    96.775    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_57_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.889 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    96.889    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_52_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.003 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.003    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_51_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.274 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_34/CO[0]
                         net (fo=34, routed)          2.220    99.494    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_266[0]
    SLICE_X37Y12         LUT5 (Prop_lut5_I1_O)        0.373    99.867 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_345/O
                         net (fo=1, routed)           0.000    99.867    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_261_0[0]
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.417 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_266/CO[3]
                         net (fo=1, routed)           0.000   100.417    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_266_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.531 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000   100.531    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_202_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.645 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000   100.645    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_148_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.759 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_104/CO[3]
                         net (fo=1, routed)           0.000   100.759    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_104_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.873 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.873    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.987 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.987    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.101 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.101    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_29_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.215 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.215    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.486 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_15/CO[0]
                         net (fo=34, routed)          2.039   103.525    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_261[0]
    SLICE_X40Y11         LUT5 (Prop_lut5_I1_O)        0.373   103.898 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_341/O
                         net (fo=1, routed)           0.000   103.898    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_260_0[0]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.448 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_261/CO[3]
                         net (fo=1, routed)           0.000   104.448    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_261_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.562 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000   104.562    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_197_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.676 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000   104.676    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_143_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.790 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000   104.790    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_99_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.904 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.904    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_65_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.018 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   105.018    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.132 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000   105.132    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_23_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.246 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000   105.246    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_14_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.517 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_7/CO[0]
                         net (fo=35, routed)          2.635   108.152    FSM_UUT/FMMN_UUT/OUT_VAL10_in[5]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.373   108.525 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_335/O
                         net (fo=1, routed)           0.000   108.525    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_335_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   108.926 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000   108.926    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_260_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.040 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_196/CO[3]
                         net (fo=1, routed)           0.000   109.040    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_196_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.154 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_142/CO[3]
                         net (fo=1, routed)           0.000   109.154    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_142_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.268 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.000   109.268    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_98_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.382 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000   109.382    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_64_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.496 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000   109.496    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_40_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.610 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   109.610    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_22_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.724 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000   109.724    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_12_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   109.995 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_5/CO[0]
                         net (fo=36, routed)          1.101   111.096    FSM_UUT/MAC_UUT/OUT_VAL10_in[4]
    SLICE_X34Y8          LUT5 (Prop_lut5_I1_O)        0.373   111.469 r  FSM_UUT/MAC_UUT/OUT_VAL[5]_i_44/O
                         net (fo=1, routed)           0.000   111.469    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_36_0[0]
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.002 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000   112.002    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_36_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.119 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000   112.119    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_31_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.236 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000   112.236    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_26_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.353 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000   112.353    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_21_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.470 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.470    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_16_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.587 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000   112.587    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_11_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.704 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.704    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_6_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.821 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   112.821    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_4_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   113.075 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_3/CO[0]
                         net (fo=36, routed)          1.388   114.463    FSM_UUT/MAC_UUT/OUT_VAL10_in[3]
    SLICE_X36Y11         LUT5 (Prop_lut5_I1_O)        0.367   114.830 r  FSM_UUT/MAC_UUT/OUT_VAL[4]_i_44/O
                         net (fo=1, routed)           0.000   114.830    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_36_0[0]
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.380 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   115.380    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_36_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.494 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000   115.494    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_31_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.608 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000   115.608    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_26_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.722 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000   115.722    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_21_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.836 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000   115.836    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_16_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.950 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   115.950    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.064 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000   116.064    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.178 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   116.178    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_4_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   116.449 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_3/CO[0]
                         net (fo=37, routed)          1.822   118.270    FSM_UUT/FMMN_UUT/OUT_VAL10_in[2]
    SLICE_X33Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   119.099 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000   119.099    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_36_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.213 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000   119.213    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_31_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.327 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000   119.327    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_26_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.441 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000   119.441    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_21_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.555 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   119.555    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_16_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.669 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000   119.669    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_11_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.783 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   119.783    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_6_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.897 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   119.897    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_4_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   120.168 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_3/CO[0]
                         net (fo=37, routed)          1.933   122.101    FSM_UUT/MAC_UUT/OUT_VAL10_in[1]
    SLICE_X32Y11         LUT5 (Prop_lut5_I1_O)        0.373   122.474 r  FSM_UUT/MAC_UUT/OUT_VAL[2]_i_160/O
                         net (fo=1, routed)           0.000   122.474    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_133_0[0]
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.024 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_139/CO[3]
                         net (fo=1, routed)           0.000   123.024    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_139_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.138 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   123.138    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_119_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.252 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   123.252    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_99_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.366 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_79/CO[3]
                         net (fo=1, routed)           0.000   123.366    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_79_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.480 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_59/CO[3]
                         net (fo=1, routed)           0.000   123.480    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_59_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.594 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000   123.594    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_37_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.708 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   123.708    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_20_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.822 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   123.822    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_12_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   124.093 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_4/CO[0]
                         net (fo=37, routed)          2.265   126.358    FSM_UUT/MAC_UUT/OUT_VAL10_in[0]
    SLICE_X31Y11         LUT5 (Prop_lut5_I1_O)        0.373   126.731 r  FSM_UUT/MAC_UUT/OUT_VAL[2]_i_156/O
                         net (fo=1, routed)           0.000   126.731    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_113_0[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.281 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000   127.281    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_133_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.395 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_114/CO[3]
                         net (fo=1, routed)           0.000   127.395    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_114_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.509 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000   127.509    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_94_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.623 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   127.623    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_74_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.737 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000   127.737    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_54_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.851 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000   127.851    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_32_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.965 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   127.965    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_15_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.079 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000   128.079    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_6_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   128.350 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_3/CO[0]
                         net (fo=37, routed)          1.816   130.166    FSM_UUT/FMMN_UUT/OUT_VAL10_in_0[1]
    SLICE_X29Y11         LUT5 (Prop_lut5_I0_O)        0.373   130.539 r  FSM_UUT/FMMN_UUT/OUT_VAL[2]_i_137/O
                         net (fo=1, routed)           0.000   130.539    FSM_UUT/FMMN_UUT/OUT_VAL[2]_i_137_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.089 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_113/CO[3]
                         net (fo=1, routed)           0.000   131.089    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_113_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.203 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_93/CO[3]
                         net (fo=1, routed)           0.000   131.203    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_93_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.317 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   131.317    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_73_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.431 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000   131.431    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_53_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.545 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000   131.545    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_31_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.659 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000   131.659    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_14_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.773 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.773    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_5_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.887 f  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.922   132.809    FSM_UUT/FMMN_UUT/OUT_VAL10_in_0[0]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.118   132.927 r  FSM_UUT/FMMN_UUT/OUT_VAL[5]_i_2/O
                         net (fo=1, routed)           1.099   134.026    FSM_UUT/FMMN_UUT/OUT_VAL[5]_i_2_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I4_O)        0.326   134.352 r  FSM_UUT/FMMN_UUT/OUT_VAL[5]_i_1/O
                         net (fo=1, routed)           0.000   134.352    FSM_UUT/FMMN_UUT/p_1_in[5]
    SLICE_X37Y11         FDRE                                         r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/FMMN_UUT/MIN_V_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/FMMN_UUT/OUT_VAL_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        134.125ns  (logic 63.867ns (47.618%)  route 70.258ns (52.382%))
  Logic Levels:           318  (CARRY4=281 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=30 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE                         0.000     0.000 r  FSM_UUT/FMMN_UUT/MIN_V_reg[2]/C
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_UUT/FMMN_UUT/MIN_V_reg[2]/Q
                         net (fo=6, routed)           1.681     2.137    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_259_2
    SLICE_X34Y0          LUT2 (Prop_lut2_I1_O)        0.124     2.261 r  FSM_UUT/MAC_UUT/OUT_VAL[6]_i_286/O
                         net (fo=1, routed)           0.000     2.261    FSM_UUT/MAC_UUT/OUT_VAL[6]_i_286_n_0
    SLICE_X34Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.641 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_259/CO[3]
                         net (fo=1, routed)           0.000     2.641    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_259_n_0
    SLICE_X34Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.758 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_220/CO[3]
                         net (fo=1, routed)           0.000     2.758    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_220_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_174/CO[3]
                         net (fo=1, routed)           0.000     2.875    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_174_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.992 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_122/CO[3]
                         net (fo=1, routed)           0.000     2.992    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_122_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.315 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_80/O[1]
                         net (fo=12, routed)          2.671     5.986    FSM_UUT/MAC_UUT/FMMN_UUT/OUT_VAL5[17]
    SLICE_X41Y12         LUT2 (Prop_lut2_I0_O)        0.306     6.292 r  FSM_UUT/MAC_UUT/OUT_VAL[6]_i_84/O
                         net (fo=1, routed)           0.000     6.292    FSM_UUT/MAC_UUT/OUT_VAL[6]_i_84_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.824 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.824    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_30_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.063 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_26/O[2]
                         net (fo=4, routed)           0.962     8.026    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_26_n_5
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.330     8.356 r  FSM_UUT/MAC_UUT/OUT_VAL[6]_i_35/O
                         net (fo=1, routed)           0.712     9.068    FSM_UUT/MAC_UUT/OUT_VAL[6]_i_35_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I1_O)        0.326     9.394 r  FSM_UUT/MAC_UUT/OUT_VAL[6]_i_10/O
                         net (fo=1, routed)           0.000     9.394    FSM_UUT/MAC_UUT/OUT_VAL[6]_i_10_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.037 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_2/O[3]
                         net (fo=64, routed)          3.045    13.081    FSM_UUT/MAC_UUT/O[0]
    SLICE_X29Y20         LUT4 (Prop_lut4_I2_O)        0.307    13.388 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_1126/O
                         net (fo=1, routed)           0.000    13.388    FSM_UUT/FMMN_UUT/S[0]
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.920 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    13.920    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1056_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    14.034    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1051_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.148 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    14.148    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1046_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.262 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    14.262    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1041_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.376 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1036/CO[3]
                         net (fo=1, routed)           0.009    14.385    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1036_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.499 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    14.499    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1031_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.613 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1026/CO[3]
                         net (fo=1, routed)           0.000    14.613    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1026_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.727 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1024/CO[3]
                         net (fo=34, routed)          2.273    17.000    FSM_UUT/MAC_UUT/CO[0]
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124    17.124 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_1064/O
                         net (fo=1, routed)           0.000    17.124    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_969_0[0]
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.657 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    17.657    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1015_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.774 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    17.774    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1010_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.891 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    17.891    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1005_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.008 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    18.008    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1000_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.125 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_995/CO[3]
                         net (fo=1, routed)           0.000    18.125    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_995_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.242 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_990/CO[3]
                         net (fo=1, routed)           0.000    18.242    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_990_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.359 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_985/CO[3]
                         net (fo=1, routed)           0.009    18.368    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_985_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.485 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_984/CO[3]
                         net (fo=1, routed)           0.000    18.485    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_984_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.739 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_982/CO[0]
                         net (fo=34, routed)          2.251    20.990    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_969[0]
    SLICE_X28Y18         LUT5 (Prop_lut5_I1_O)        0.367    21.357 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_1023/O
                         net (fo=1, routed)           0.000    21.357    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_926_0[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.907 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_969/CO[3]
                         net (fo=1, routed)           0.000    21.907    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_969_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.021 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_964/CO[3]
                         net (fo=1, routed)           0.000    22.021    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_964_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.135 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_959/CO[3]
                         net (fo=1, routed)           0.000    22.135    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_959_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000    22.249    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_954_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.363 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000    22.363    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_949_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_944/CO[3]
                         net (fo=1, routed)           0.000    22.477    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_944_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.009    22.600    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_939_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.714 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_938/CO[3]
                         net (fo=1, routed)           0.000    22.714    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_938_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.985 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_936/CO[0]
                         net (fo=34, routed)          1.618    24.604    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_926[0]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.373    24.977 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_977/O
                         net (fo=1, routed)           0.000    24.977    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_884_0[0]
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.527 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_926/CO[3]
                         net (fo=1, routed)           0.000    25.527    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_926_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.641 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_921/CO[3]
                         net (fo=1, routed)           0.000    25.641    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_921_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.755 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_916/CO[3]
                         net (fo=1, routed)           0.000    25.755    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_916_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.869 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_911/CO[3]
                         net (fo=1, routed)           0.009    25.878    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_911_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.992 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_906/CO[3]
                         net (fo=1, routed)           0.000    25.992    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_906_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.106 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_901/CO[3]
                         net (fo=1, routed)           0.000    26.106    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_901_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.220 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000    26.220    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_896_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.334 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_895/CO[3]
                         net (fo=1, routed)           0.000    26.334    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_895_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.605 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_893/CO[0]
                         net (fo=34, routed)          2.254    28.859    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_884[0]
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.373    29.232 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_934/O
                         net (fo=1, routed)           0.000    29.232    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_842_0[0]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.782 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_884/CO[3]
                         net (fo=1, routed)           0.000    29.782    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_884_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.896 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.896    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_879_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.010 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_874/CO[3]
                         net (fo=1, routed)           0.000    30.010    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_874_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.124 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_869/CO[3]
                         net (fo=1, routed)           0.009    30.133    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_869_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.247 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_864/CO[3]
                         net (fo=1, routed)           0.000    30.247    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_864_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.361 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_859/CO[3]
                         net (fo=1, routed)           0.000    30.361    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_859_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.475 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_854/CO[3]
                         net (fo=1, routed)           0.000    30.475    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_854_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.589 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_853/CO[3]
                         net (fo=1, routed)           0.000    30.589    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_853_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.860 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_851/CO[0]
                         net (fo=34, routed)          2.218    33.077    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_842[0]
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.373    33.450 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_892/O
                         net (fo=1, routed)           0.000    33.450    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_796_0[0]
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.000 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_842/CO[3]
                         net (fo=1, routed)           0.000    34.000    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_842_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.114 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_837/CO[3]
                         net (fo=1, routed)           0.000    34.114    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_837_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.228 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.228    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_832_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.342 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_827/CO[3]
                         net (fo=1, routed)           0.009    34.351    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_827_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_822/CO[3]
                         net (fo=1, routed)           0.000    34.465    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_822_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_817/CO[3]
                         net (fo=1, routed)           0.000    34.579    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_817_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.693 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_812/CO[3]
                         net (fo=1, routed)           0.000    34.693    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_812_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.807 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_811/CO[3]
                         net (fo=1, routed)           0.000    34.807    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_811_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.078 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_809/CO[0]
                         net (fo=34, routed)          1.839    36.918    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_852_0[0]
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.373    37.291 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_848/O
                         net (fo=1, routed)           0.000    37.291    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_848_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.692 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    37.692    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_796_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.806 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_791/CO[3]
                         net (fo=1, routed)           0.000    37.806    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_791_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.920 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_786/CO[3]
                         net (fo=1, routed)           0.009    37.929    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_786_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.043 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_781/CO[3]
                         net (fo=1, routed)           0.000    38.043    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_781_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.157 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_776/CO[3]
                         net (fo=1, routed)           0.000    38.157    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_776_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.271 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_771/CO[3]
                         net (fo=1, routed)           0.000    38.271    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_771_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.385 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_766/CO[3]
                         net (fo=1, routed)           0.000    38.385    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_766_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.499 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_765/CO[3]
                         net (fo=1, routed)           0.000    38.499    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_765_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.770 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_763/CO[0]
                         net (fo=34, routed)          1.031    39.801    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_753[0]
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.373    40.174 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_804/O
                         net (fo=1, routed)           0.000    40.174    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_711_0[0]
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.707 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_753/CO[3]
                         net (fo=1, routed)           0.000    40.707    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_753_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.824 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_748/CO[3]
                         net (fo=1, routed)           0.000    40.824    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_748_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.941 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_743/CO[3]
                         net (fo=1, routed)           0.000    40.941    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_743_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.058 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_738/CO[3]
                         net (fo=1, routed)           0.000    41.058    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_738_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.175 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_733/CO[3]
                         net (fo=1, routed)           0.000    41.175    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_733_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.292 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_728/CO[3]
                         net (fo=1, routed)           0.000    41.292    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_728_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.409 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_723/CO[3]
                         net (fo=1, routed)           0.000    41.409    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_723_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.526 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_722/CO[3]
                         net (fo=1, routed)           0.000    41.526    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_722_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.780 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_720/CO[0]
                         net (fo=34, routed)          2.448    44.228    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_711[0]
    SLICE_X33Y21         LUT5 (Prop_lut5_I1_O)        0.367    44.595 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_761/O
                         net (fo=1, routed)           0.000    44.595    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_669_0[0]
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.145 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_711/CO[3]
                         net (fo=1, routed)           0.000    45.145    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_711_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.259 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_706/CO[3]
                         net (fo=1, routed)           0.000    45.259    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_706_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.373 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_701/CO[3]
                         net (fo=1, routed)           0.000    45.373    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_701_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.487 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_696/CO[3]
                         net (fo=1, routed)           0.009    45.496    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_696_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.610 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_691/CO[3]
                         net (fo=1, routed)           0.000    45.610    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_691_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.724 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_686/CO[3]
                         net (fo=1, routed)           0.000    45.724    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_686_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.838 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_681/CO[3]
                         net (fo=1, routed)           0.000    45.838    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_681_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.952 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_680/CO[3]
                         net (fo=1, routed)           0.000    45.952    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_680_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.223 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_678/CO[0]
                         net (fo=34, routed)          2.538    48.760    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_721_0[0]
    SLICE_X34Y18         LUT5 (Prop_lut5_I0_O)        0.373    49.133 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_717/O
                         net (fo=1, routed)           0.000    49.133    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_717_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.509 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_669/CO[3]
                         net (fo=1, routed)           0.000    49.509    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_669_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.626 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_664/CO[3]
                         net (fo=1, routed)           0.000    49.626    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_664_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.743 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_659/CO[3]
                         net (fo=1, routed)           0.000    49.743    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_659_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.860 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_654/CO[3]
                         net (fo=1, routed)           0.000    49.860    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_654_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.977 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_649/CO[3]
                         net (fo=1, routed)           0.000    49.977    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_649_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.094 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_644/CO[3]
                         net (fo=1, routed)           0.000    50.094    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_644_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.211 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_639/CO[3]
                         net (fo=1, routed)           0.009    50.221    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_639_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.338 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_638/CO[3]
                         net (fo=1, routed)           0.000    50.338    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_638_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.592 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_636/CO[0]
                         net (fo=34, routed)          1.934    52.525    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_623[0]
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.367    52.892 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_677/O
                         net (fo=1, routed)           0.000    52.892    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_580_0[0]
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.442 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_623/CO[3]
                         net (fo=1, routed)           0.000    53.442    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_623_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.556 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_618/CO[3]
                         net (fo=1, routed)           0.000    53.556    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_618_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.670 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_613/CO[3]
                         net (fo=1, routed)           0.000    53.670    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_613_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.784 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_608/CO[3]
                         net (fo=1, routed)           0.000    53.784    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_608_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.898 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_603/CO[3]
                         net (fo=1, routed)           0.000    53.898    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_603_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.012 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_598/CO[3]
                         net (fo=1, routed)           0.000    54.012    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_598_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.126 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_593/CO[3]
                         net (fo=1, routed)           0.000    54.126    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_593_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.240 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_592/CO[3]
                         net (fo=1, routed)           0.009    54.249    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_592_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.520 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_590/CO[0]
                         net (fo=34, routed)          2.011    56.531    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_580[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I1_O)        0.373    56.904 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_631/O
                         net (fo=1, routed)           0.000    56.904    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_538_0[0]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.454 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_580/CO[3]
                         net (fo=1, routed)           0.000    57.454    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_580_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_575/CO[3]
                         net (fo=1, routed)           0.000    57.568    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_575_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_570/CO[3]
                         net (fo=1, routed)           0.000    57.682    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_570_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.796 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_565/CO[3]
                         net (fo=1, routed)           0.009    57.806    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_565_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.919 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_560/CO[3]
                         net (fo=1, routed)           0.000    57.919    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_560_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.033 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_555/CO[3]
                         net (fo=1, routed)           0.000    58.033    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_555_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.147 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_550/CO[3]
                         net (fo=1, routed)           0.000    58.147    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_550_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.261 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    58.261    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_549_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.532 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_547/CO[0]
                         net (fo=34, routed)          1.430    59.963    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_591_0[0]
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.373    60.336 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_583/O
                         net (fo=1, routed)           0.000    60.336    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_583_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.886 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_533/CO[3]
                         net (fo=1, routed)           0.000    60.886    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_533_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_528/CO[3]
                         net (fo=1, routed)           0.000    61.000    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_528_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.114 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_523/CO[3]
                         net (fo=1, routed)           0.000    61.114    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_523_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.228 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000    61.228    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_518_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.342 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_513/CO[3]
                         net (fo=1, routed)           0.000    61.342    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_513_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.456 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_508/CO[3]
                         net (fo=1, routed)           0.000    61.456    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_508_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.570 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_507/CO[3]
                         net (fo=1, routed)           0.000    61.570    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_507_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.841 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_505/CO[0]
                         net (fo=34, routed)          1.834    63.675    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_548_0[0]
    SLICE_X44Y22         LUT5 (Prop_lut5_I0_O)        0.373    64.048 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_541/O
                         net (fo=1, routed)           0.000    64.048    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_541_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.598 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_491/CO[3]
                         net (fo=1, routed)           0.000    64.598    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_491_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.712 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_486/CO[3]
                         net (fo=1, routed)           0.000    64.712    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_486_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.826 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_481/CO[3]
                         net (fo=1, routed)           0.009    64.835    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_481_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.949 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_476/CO[3]
                         net (fo=1, routed)           0.000    64.949    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_476_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.063 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_471/CO[3]
                         net (fo=1, routed)           0.000    65.063    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_471_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.177 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_466/CO[3]
                         net (fo=1, routed)           0.000    65.177    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_466_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.291 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000    65.291    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_465_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.562 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_451/CO[0]
                         net (fo=34, routed)          2.226    67.788    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_442[0]
    SLICE_X45Y18         LUT5 (Prop_lut5_I1_O)        0.373    68.161 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_504/O
                         net (fo=1, routed)           0.000    68.161    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_397_0[0]
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.711 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    68.711    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_442_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.825 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_437/CO[3]
                         net (fo=1, routed)           0.000    68.825    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_437_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.939 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    68.939    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_432_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.053 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    69.053    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_427_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.167 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_422/CO[3]
                         net (fo=1, routed)           0.000    69.167    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_422_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.281 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_417/CO[3]
                         net (fo=1, routed)           0.000    69.281    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_417_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.395 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_412/CO[3]
                         net (fo=1, routed)           0.009    69.404    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_412_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.518 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_411/CO[3]
                         net (fo=1, routed)           0.000    69.518    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_411_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    69.789 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_406/CO[0]
                         net (fo=34, routed)          1.929    71.718    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_452_0[0]
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.373    72.091 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_448/O
                         net (fo=1, routed)           0.000    72.091    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_448_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.492 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_397/CO[3]
                         net (fo=1, routed)           0.000    72.492    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_397_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.606 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_392/CO[3]
                         net (fo=1, routed)           0.000    72.606    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_392_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.720 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           0.000    72.720    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_387_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.834 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_382/CO[3]
                         net (fo=1, routed)           0.009    72.843    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_382_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.957 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.957    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_377_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.071 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_372/CO[3]
                         net (fo=1, routed)           0.000    73.071    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_372_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.185 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_367/CO[3]
                         net (fo=1, routed)           0.000    73.185    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_367_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.299 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    73.299    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_366_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.570 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_332/CO[0]
                         net (fo=34, routed)          2.262    75.832    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_327[0]
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.373    76.205 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_405/O
                         net (fo=1, routed)           0.000    76.205    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_291_0[0]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.738 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_327/CO[3]
                         net (fo=1, routed)           0.000    76.738    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_327_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.855 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_322/CO[3]
                         net (fo=1, routed)           0.000    76.855    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_322_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.972 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_317/CO[3]
                         net (fo=1, routed)           0.009    76.981    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_317_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.098 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_312/CO[3]
                         net (fo=1, routed)           0.000    77.098    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_312_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.215 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    77.215    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_307_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.332 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    77.332    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_302_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.449 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    77.449    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_297_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.566 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_296/CO[3]
                         net (fo=1, routed)           0.000    77.566    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_296_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    77.820 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_258/CO[0]
                         net (fo=34, routed)          2.146    79.966    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_333_0[0]
    SLICE_X41Y16         LUT5 (Prop_lut5_I0_O)        0.367    80.333 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_330/O
                         net (fo=1, routed)           0.000    80.333    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_330_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.883 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_253/CO[3]
                         net (fo=1, routed)           0.000    80.883    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_253_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.997 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_248/CO[3]
                         net (fo=1, routed)           0.000    80.997    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_248_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.111 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    81.111    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_243_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.225 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_238/CO[3]
                         net (fo=1, routed)           0.000    81.225    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_238_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.339 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    81.339    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_233_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.453 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    81.453    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_228_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.567 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.567    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_227_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.838 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_194/CO[0]
                         net (fo=34, routed)          2.121    83.959    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_286[0]
    SLICE_X44Y12         LUT5 (Prop_lut5_I1_O)        0.373    84.332 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_361/O
                         net (fo=1, routed)           0.000    84.332    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_281_0[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.882 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_286/CO[3]
                         net (fo=1, routed)           0.000    84.882    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_286_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.996 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    84.996    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_222_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.110 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_189/CO[3]
                         net (fo=1, routed)           0.000    85.110    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_189_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.224 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    85.224    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_184_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.338 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_179/CO[3]
                         net (fo=1, routed)           0.000    85.338    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_179_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.452 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_174/CO[3]
                         net (fo=1, routed)           0.000    85.452    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_174_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.566 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_169/CO[3]
                         net (fo=1, routed)           0.000    85.566    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_169_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.680 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    85.680    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_168_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.951 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_140/CO[0]
                         net (fo=34, routed)          1.595    87.546    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_281[0]
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.373    87.919 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_357/O
                         net (fo=1, routed)           0.000    87.919    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_276_0[0]
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.469 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_281/CO[3]
                         net (fo=1, routed)           0.000    88.469    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_281_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.583 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    88.583    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_217_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.697 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    88.697    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_163_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.811 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_135/CO[3]
                         net (fo=1, routed)           0.000    88.811    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_135_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.925 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_130/CO[3]
                         net (fo=1, routed)           0.000    88.925    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_130_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.039 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    89.039    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_125_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.153 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.153    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_120_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.267 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    89.267    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_119_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.538 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_96/CO[0]
                         net (fo=34, routed)          1.675    91.213    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_276[0]
    SLICE_X42Y12         LUT5 (Prop_lut5_I1_O)        0.373    91.586 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_353/O
                         net (fo=1, routed)           0.000    91.586    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_271_0[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.119 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_276/CO[3]
                         net (fo=1, routed)           0.000    92.119    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_276_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.236 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_212/CO[3]
                         net (fo=1, routed)           0.000    92.236    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_212_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.353 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    92.353    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_158_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.470 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    92.470    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_114_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.587 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.587    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_91_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.704 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    92.704    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_86_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.821 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    92.821    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_81_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.938 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.938    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_80_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.192 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_62/CO[0]
                         net (fo=34, routed)          2.210    95.402    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_97_0[0]
    SLICE_X39Y12         LUT5 (Prop_lut5_I0_O)        0.367    95.769 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_279/O
                         net (fo=1, routed)           0.000    95.769    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_279_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.319 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.000    96.319    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_207_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.433 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_153/CO[3]
                         net (fo=1, routed)           0.000    96.433    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_153_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.547 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    96.547    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_109_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.661 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.661    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_75_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.775 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    96.775    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_57_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.889 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    96.889    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_52_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.003 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.003    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_51_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.274 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_34/CO[0]
                         net (fo=34, routed)          2.220    99.494    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_266[0]
    SLICE_X37Y12         LUT5 (Prop_lut5_I1_O)        0.373    99.867 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_345/O
                         net (fo=1, routed)           0.000    99.867    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_261_0[0]
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.417 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_266/CO[3]
                         net (fo=1, routed)           0.000   100.417    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_266_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.531 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000   100.531    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_202_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.645 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000   100.645    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_148_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.759 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_104/CO[3]
                         net (fo=1, routed)           0.000   100.759    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_104_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.873 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.873    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.987 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.987    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.101 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.101    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_29_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.215 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.215    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.486 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_15/CO[0]
                         net (fo=34, routed)          2.039   103.525    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_261[0]
    SLICE_X40Y11         LUT5 (Prop_lut5_I1_O)        0.373   103.898 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_341/O
                         net (fo=1, routed)           0.000   103.898    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_260_0[0]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.448 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_261/CO[3]
                         net (fo=1, routed)           0.000   104.448    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_261_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.562 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000   104.562    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_197_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.676 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000   104.676    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_143_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.790 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000   104.790    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_99_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.904 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.904    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_65_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.018 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   105.018    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.132 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000   105.132    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_23_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.246 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000   105.246    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_14_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.517 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_7/CO[0]
                         net (fo=35, routed)          2.635   108.152    FSM_UUT/FMMN_UUT/OUT_VAL10_in[5]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.373   108.525 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_335/O
                         net (fo=1, routed)           0.000   108.525    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_335_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   108.926 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000   108.926    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_260_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.040 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_196/CO[3]
                         net (fo=1, routed)           0.000   109.040    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_196_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.154 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_142/CO[3]
                         net (fo=1, routed)           0.000   109.154    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_142_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.268 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.000   109.268    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_98_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.382 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000   109.382    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_64_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.496 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000   109.496    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_40_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.610 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   109.610    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_22_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.724 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000   109.724    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_12_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   109.995 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_5/CO[0]
                         net (fo=36, routed)          1.101   111.096    FSM_UUT/MAC_UUT/OUT_VAL10_in[4]
    SLICE_X34Y8          LUT5 (Prop_lut5_I1_O)        0.373   111.469 r  FSM_UUT/MAC_UUT/OUT_VAL[5]_i_44/O
                         net (fo=1, routed)           0.000   111.469    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_36_0[0]
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.002 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000   112.002    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_36_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.119 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000   112.119    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_31_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.236 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000   112.236    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_26_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.353 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000   112.353    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_21_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.470 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.470    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_16_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.587 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000   112.587    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_11_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.704 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.704    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_6_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.821 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   112.821    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_4_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   113.075 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_3/CO[0]
                         net (fo=36, routed)          1.388   114.463    FSM_UUT/MAC_UUT/OUT_VAL10_in[3]
    SLICE_X36Y11         LUT5 (Prop_lut5_I1_O)        0.367   114.830 r  FSM_UUT/MAC_UUT/OUT_VAL[4]_i_44/O
                         net (fo=1, routed)           0.000   114.830    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_36_0[0]
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.380 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   115.380    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_36_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.494 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000   115.494    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_31_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.608 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000   115.608    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_26_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.722 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000   115.722    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_21_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.836 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000   115.836    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_16_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.950 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   115.950    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.064 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000   116.064    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.178 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   116.178    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_4_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   116.449 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_3/CO[0]
                         net (fo=37, routed)          1.822   118.270    FSM_UUT/FMMN_UUT/OUT_VAL10_in[2]
    SLICE_X33Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   119.099 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000   119.099    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_36_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.213 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000   119.213    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_31_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.327 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000   119.327    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_26_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.441 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000   119.441    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_21_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.555 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   119.555    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_16_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.669 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000   119.669    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_11_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.783 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   119.783    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_6_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.897 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   119.897    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_4_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   120.168 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_3/CO[0]
                         net (fo=37, routed)          1.933   122.101    FSM_UUT/MAC_UUT/OUT_VAL10_in[1]
    SLICE_X32Y11         LUT5 (Prop_lut5_I1_O)        0.373   122.474 r  FSM_UUT/MAC_UUT/OUT_VAL[2]_i_160/O
                         net (fo=1, routed)           0.000   122.474    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_133_0[0]
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.024 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_139/CO[3]
                         net (fo=1, routed)           0.000   123.024    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_139_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.138 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   123.138    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_119_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.252 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   123.252    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_99_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.366 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_79/CO[3]
                         net (fo=1, routed)           0.000   123.366    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_79_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.480 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_59/CO[3]
                         net (fo=1, routed)           0.000   123.480    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_59_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.594 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000   123.594    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_37_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.708 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   123.708    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_20_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.822 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   123.822    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_12_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   124.093 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_4/CO[0]
                         net (fo=37, routed)          2.265   126.358    FSM_UUT/MAC_UUT/OUT_VAL10_in[0]
    SLICE_X31Y11         LUT5 (Prop_lut5_I1_O)        0.373   126.731 r  FSM_UUT/MAC_UUT/OUT_VAL[2]_i_156/O
                         net (fo=1, routed)           0.000   126.731    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_113_0[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.281 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000   127.281    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_133_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.395 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_114/CO[3]
                         net (fo=1, routed)           0.000   127.395    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_114_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.509 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000   127.509    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_94_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.623 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   127.623    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_74_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.737 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000   127.737    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_54_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.851 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000   127.851    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_32_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.965 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   127.965    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_15_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.079 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000   128.079    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_6_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   128.350 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_3/CO[0]
                         net (fo=37, routed)          1.816   130.166    FSM_UUT/FMMN_UUT/OUT_VAL10_in_0[1]
    SLICE_X29Y11         LUT5 (Prop_lut5_I0_O)        0.373   130.539 r  FSM_UUT/FMMN_UUT/OUT_VAL[2]_i_137/O
                         net (fo=1, routed)           0.000   130.539    FSM_UUT/FMMN_UUT/OUT_VAL[2]_i_137_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.089 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_113/CO[3]
                         net (fo=1, routed)           0.000   131.089    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_113_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.203 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_93/CO[3]
                         net (fo=1, routed)           0.000   131.203    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_93_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.317 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   131.317    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_73_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.431 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000   131.431    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_53_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.545 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000   131.545    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_31_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.659 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000   131.659    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_14_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.773 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.773    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_5_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.887 f  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.973   132.860    FSM_UUT/FMMN_UUT/OUT_VAL10_in_0[0]
    SLICE_X35Y14         LUT6 (Prop_lut6_I3_O)        0.124   132.984 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_6/O
                         net (fo=2, routed)           1.016   134.000    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_6_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I4_O)        0.124   134.124 r  FSM_UUT/FMMN_UUT/OUT_VAL[6]_i_1/O
                         net (fo=1, routed)           0.000   134.124    FSM_UUT/FMMN_UUT/p_1_in[6]
    SLICE_X37Y11         FDRE                                         r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/FMMN_UUT/MIN_V_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        133.901ns  (logic 63.867ns (47.697%)  route 70.035ns (52.303%))
  Logic Levels:           318  (CARRY4=281 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=30 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE                         0.000     0.000 r  FSM_UUT/FMMN_UUT/MIN_V_reg[2]/C
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_UUT/FMMN_UUT/MIN_V_reg[2]/Q
                         net (fo=6, routed)           1.681     2.137    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_259_2
    SLICE_X34Y0          LUT2 (Prop_lut2_I1_O)        0.124     2.261 r  FSM_UUT/MAC_UUT/OUT_VAL[6]_i_286/O
                         net (fo=1, routed)           0.000     2.261    FSM_UUT/MAC_UUT/OUT_VAL[6]_i_286_n_0
    SLICE_X34Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.641 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_259/CO[3]
                         net (fo=1, routed)           0.000     2.641    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_259_n_0
    SLICE_X34Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.758 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_220/CO[3]
                         net (fo=1, routed)           0.000     2.758    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_220_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_174/CO[3]
                         net (fo=1, routed)           0.000     2.875    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_174_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.992 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_122/CO[3]
                         net (fo=1, routed)           0.000     2.992    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_122_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.315 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_80/O[1]
                         net (fo=12, routed)          2.671     5.986    FSM_UUT/MAC_UUT/FMMN_UUT/OUT_VAL5[17]
    SLICE_X41Y12         LUT2 (Prop_lut2_I0_O)        0.306     6.292 r  FSM_UUT/MAC_UUT/OUT_VAL[6]_i_84/O
                         net (fo=1, routed)           0.000     6.292    FSM_UUT/MAC_UUT/OUT_VAL[6]_i_84_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.824 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.824    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_30_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.063 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_26/O[2]
                         net (fo=4, routed)           0.962     8.026    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_26_n_5
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.330     8.356 r  FSM_UUT/MAC_UUT/OUT_VAL[6]_i_35/O
                         net (fo=1, routed)           0.712     9.068    FSM_UUT/MAC_UUT/OUT_VAL[6]_i_35_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I1_O)        0.326     9.394 r  FSM_UUT/MAC_UUT/OUT_VAL[6]_i_10/O
                         net (fo=1, routed)           0.000     9.394    FSM_UUT/MAC_UUT/OUT_VAL[6]_i_10_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.037 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_2/O[3]
                         net (fo=64, routed)          3.045    13.081    FSM_UUT/MAC_UUT/O[0]
    SLICE_X29Y20         LUT4 (Prop_lut4_I2_O)        0.307    13.388 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_1126/O
                         net (fo=1, routed)           0.000    13.388    FSM_UUT/FMMN_UUT/S[0]
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.920 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    13.920    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1056_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    14.034    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1051_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.148 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    14.148    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1046_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.262 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    14.262    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1041_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.376 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1036/CO[3]
                         net (fo=1, routed)           0.009    14.385    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1036_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.499 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    14.499    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1031_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.613 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1026/CO[3]
                         net (fo=1, routed)           0.000    14.613    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1026_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.727 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1024/CO[3]
                         net (fo=34, routed)          2.273    17.000    FSM_UUT/MAC_UUT/CO[0]
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124    17.124 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_1064/O
                         net (fo=1, routed)           0.000    17.124    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_969_0[0]
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.657 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    17.657    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1015_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.774 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    17.774    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1010_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.891 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    17.891    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1005_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.008 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    18.008    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1000_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.125 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_995/CO[3]
                         net (fo=1, routed)           0.000    18.125    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_995_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.242 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_990/CO[3]
                         net (fo=1, routed)           0.000    18.242    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_990_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.359 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_985/CO[3]
                         net (fo=1, routed)           0.009    18.368    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_985_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.485 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_984/CO[3]
                         net (fo=1, routed)           0.000    18.485    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_984_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.739 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_982/CO[0]
                         net (fo=34, routed)          2.251    20.990    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_969[0]
    SLICE_X28Y18         LUT5 (Prop_lut5_I1_O)        0.367    21.357 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_1023/O
                         net (fo=1, routed)           0.000    21.357    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_926_0[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.907 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_969/CO[3]
                         net (fo=1, routed)           0.000    21.907    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_969_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.021 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_964/CO[3]
                         net (fo=1, routed)           0.000    22.021    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_964_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.135 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_959/CO[3]
                         net (fo=1, routed)           0.000    22.135    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_959_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000    22.249    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_954_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.363 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000    22.363    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_949_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_944/CO[3]
                         net (fo=1, routed)           0.000    22.477    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_944_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.009    22.600    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_939_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.714 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_938/CO[3]
                         net (fo=1, routed)           0.000    22.714    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_938_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.985 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_936/CO[0]
                         net (fo=34, routed)          1.618    24.604    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_926[0]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.373    24.977 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_977/O
                         net (fo=1, routed)           0.000    24.977    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_884_0[0]
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.527 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_926/CO[3]
                         net (fo=1, routed)           0.000    25.527    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_926_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.641 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_921/CO[3]
                         net (fo=1, routed)           0.000    25.641    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_921_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.755 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_916/CO[3]
                         net (fo=1, routed)           0.000    25.755    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_916_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.869 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_911/CO[3]
                         net (fo=1, routed)           0.009    25.878    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_911_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.992 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_906/CO[3]
                         net (fo=1, routed)           0.000    25.992    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_906_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.106 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_901/CO[3]
                         net (fo=1, routed)           0.000    26.106    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_901_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.220 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000    26.220    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_896_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.334 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_895/CO[3]
                         net (fo=1, routed)           0.000    26.334    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_895_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.605 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_893/CO[0]
                         net (fo=34, routed)          2.254    28.859    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_884[0]
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.373    29.232 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_934/O
                         net (fo=1, routed)           0.000    29.232    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_842_0[0]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.782 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_884/CO[3]
                         net (fo=1, routed)           0.000    29.782    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_884_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.896 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.896    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_879_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.010 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_874/CO[3]
                         net (fo=1, routed)           0.000    30.010    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_874_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.124 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_869/CO[3]
                         net (fo=1, routed)           0.009    30.133    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_869_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.247 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_864/CO[3]
                         net (fo=1, routed)           0.000    30.247    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_864_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.361 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_859/CO[3]
                         net (fo=1, routed)           0.000    30.361    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_859_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.475 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_854/CO[3]
                         net (fo=1, routed)           0.000    30.475    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_854_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.589 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_853/CO[3]
                         net (fo=1, routed)           0.000    30.589    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_853_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.860 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_851/CO[0]
                         net (fo=34, routed)          2.218    33.077    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_842[0]
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.373    33.450 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_892/O
                         net (fo=1, routed)           0.000    33.450    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_796_0[0]
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.000 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_842/CO[3]
                         net (fo=1, routed)           0.000    34.000    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_842_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.114 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_837/CO[3]
                         net (fo=1, routed)           0.000    34.114    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_837_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.228 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.228    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_832_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.342 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_827/CO[3]
                         net (fo=1, routed)           0.009    34.351    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_827_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_822/CO[3]
                         net (fo=1, routed)           0.000    34.465    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_822_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_817/CO[3]
                         net (fo=1, routed)           0.000    34.579    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_817_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.693 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_812/CO[3]
                         net (fo=1, routed)           0.000    34.693    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_812_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.807 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_811/CO[3]
                         net (fo=1, routed)           0.000    34.807    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_811_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.078 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_809/CO[0]
                         net (fo=34, routed)          1.839    36.918    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_852_0[0]
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.373    37.291 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_848/O
                         net (fo=1, routed)           0.000    37.291    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_848_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.692 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    37.692    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_796_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.806 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_791/CO[3]
                         net (fo=1, routed)           0.000    37.806    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_791_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.920 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_786/CO[3]
                         net (fo=1, routed)           0.009    37.929    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_786_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.043 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_781/CO[3]
                         net (fo=1, routed)           0.000    38.043    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_781_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.157 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_776/CO[3]
                         net (fo=1, routed)           0.000    38.157    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_776_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.271 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_771/CO[3]
                         net (fo=1, routed)           0.000    38.271    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_771_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.385 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_766/CO[3]
                         net (fo=1, routed)           0.000    38.385    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_766_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.499 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_765/CO[3]
                         net (fo=1, routed)           0.000    38.499    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_765_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.770 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_763/CO[0]
                         net (fo=34, routed)          1.031    39.801    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_753[0]
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.373    40.174 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_804/O
                         net (fo=1, routed)           0.000    40.174    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_711_0[0]
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.707 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_753/CO[3]
                         net (fo=1, routed)           0.000    40.707    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_753_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.824 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_748/CO[3]
                         net (fo=1, routed)           0.000    40.824    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_748_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.941 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_743/CO[3]
                         net (fo=1, routed)           0.000    40.941    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_743_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.058 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_738/CO[3]
                         net (fo=1, routed)           0.000    41.058    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_738_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.175 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_733/CO[3]
                         net (fo=1, routed)           0.000    41.175    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_733_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.292 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_728/CO[3]
                         net (fo=1, routed)           0.000    41.292    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_728_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.409 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_723/CO[3]
                         net (fo=1, routed)           0.000    41.409    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_723_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.526 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_722/CO[3]
                         net (fo=1, routed)           0.000    41.526    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_722_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.780 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_720/CO[0]
                         net (fo=34, routed)          2.448    44.228    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_711[0]
    SLICE_X33Y21         LUT5 (Prop_lut5_I1_O)        0.367    44.595 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_761/O
                         net (fo=1, routed)           0.000    44.595    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_669_0[0]
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.145 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_711/CO[3]
                         net (fo=1, routed)           0.000    45.145    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_711_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.259 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_706/CO[3]
                         net (fo=1, routed)           0.000    45.259    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_706_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.373 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_701/CO[3]
                         net (fo=1, routed)           0.000    45.373    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_701_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.487 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_696/CO[3]
                         net (fo=1, routed)           0.009    45.496    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_696_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.610 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_691/CO[3]
                         net (fo=1, routed)           0.000    45.610    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_691_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.724 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_686/CO[3]
                         net (fo=1, routed)           0.000    45.724    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_686_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.838 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_681/CO[3]
                         net (fo=1, routed)           0.000    45.838    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_681_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.952 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_680/CO[3]
                         net (fo=1, routed)           0.000    45.952    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_680_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.223 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_678/CO[0]
                         net (fo=34, routed)          2.538    48.760    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_721_0[0]
    SLICE_X34Y18         LUT5 (Prop_lut5_I0_O)        0.373    49.133 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_717/O
                         net (fo=1, routed)           0.000    49.133    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_717_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.509 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_669/CO[3]
                         net (fo=1, routed)           0.000    49.509    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_669_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.626 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_664/CO[3]
                         net (fo=1, routed)           0.000    49.626    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_664_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.743 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_659/CO[3]
                         net (fo=1, routed)           0.000    49.743    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_659_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.860 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_654/CO[3]
                         net (fo=1, routed)           0.000    49.860    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_654_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.977 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_649/CO[3]
                         net (fo=1, routed)           0.000    49.977    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_649_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.094 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_644/CO[3]
                         net (fo=1, routed)           0.000    50.094    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_644_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.211 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_639/CO[3]
                         net (fo=1, routed)           0.009    50.221    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_639_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.338 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_638/CO[3]
                         net (fo=1, routed)           0.000    50.338    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_638_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.592 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_636/CO[0]
                         net (fo=34, routed)          1.934    52.525    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_623[0]
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.367    52.892 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_677/O
                         net (fo=1, routed)           0.000    52.892    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_580_0[0]
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.442 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_623/CO[3]
                         net (fo=1, routed)           0.000    53.442    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_623_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.556 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_618/CO[3]
                         net (fo=1, routed)           0.000    53.556    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_618_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.670 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_613/CO[3]
                         net (fo=1, routed)           0.000    53.670    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_613_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.784 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_608/CO[3]
                         net (fo=1, routed)           0.000    53.784    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_608_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.898 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_603/CO[3]
                         net (fo=1, routed)           0.000    53.898    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_603_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.012 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_598/CO[3]
                         net (fo=1, routed)           0.000    54.012    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_598_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.126 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_593/CO[3]
                         net (fo=1, routed)           0.000    54.126    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_593_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.240 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_592/CO[3]
                         net (fo=1, routed)           0.009    54.249    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_592_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.520 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_590/CO[0]
                         net (fo=34, routed)          2.011    56.531    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_580[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I1_O)        0.373    56.904 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_631/O
                         net (fo=1, routed)           0.000    56.904    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_538_0[0]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.454 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_580/CO[3]
                         net (fo=1, routed)           0.000    57.454    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_580_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_575/CO[3]
                         net (fo=1, routed)           0.000    57.568    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_575_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_570/CO[3]
                         net (fo=1, routed)           0.000    57.682    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_570_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.796 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_565/CO[3]
                         net (fo=1, routed)           0.009    57.806    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_565_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.919 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_560/CO[3]
                         net (fo=1, routed)           0.000    57.919    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_560_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.033 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_555/CO[3]
                         net (fo=1, routed)           0.000    58.033    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_555_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.147 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_550/CO[3]
                         net (fo=1, routed)           0.000    58.147    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_550_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.261 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    58.261    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_549_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.532 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_547/CO[0]
                         net (fo=34, routed)          1.430    59.963    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_591_0[0]
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.373    60.336 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_583/O
                         net (fo=1, routed)           0.000    60.336    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_583_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.886 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_533/CO[3]
                         net (fo=1, routed)           0.000    60.886    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_533_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_528/CO[3]
                         net (fo=1, routed)           0.000    61.000    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_528_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.114 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_523/CO[3]
                         net (fo=1, routed)           0.000    61.114    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_523_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.228 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000    61.228    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_518_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.342 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_513/CO[3]
                         net (fo=1, routed)           0.000    61.342    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_513_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.456 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_508/CO[3]
                         net (fo=1, routed)           0.000    61.456    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_508_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.570 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_507/CO[3]
                         net (fo=1, routed)           0.000    61.570    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_507_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.841 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_505/CO[0]
                         net (fo=34, routed)          1.834    63.675    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_548_0[0]
    SLICE_X44Y22         LUT5 (Prop_lut5_I0_O)        0.373    64.048 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_541/O
                         net (fo=1, routed)           0.000    64.048    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_541_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.598 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_491/CO[3]
                         net (fo=1, routed)           0.000    64.598    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_491_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.712 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_486/CO[3]
                         net (fo=1, routed)           0.000    64.712    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_486_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.826 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_481/CO[3]
                         net (fo=1, routed)           0.009    64.835    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_481_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.949 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_476/CO[3]
                         net (fo=1, routed)           0.000    64.949    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_476_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.063 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_471/CO[3]
                         net (fo=1, routed)           0.000    65.063    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_471_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.177 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_466/CO[3]
                         net (fo=1, routed)           0.000    65.177    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_466_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.291 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000    65.291    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_465_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.562 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_451/CO[0]
                         net (fo=34, routed)          2.226    67.788    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_442[0]
    SLICE_X45Y18         LUT5 (Prop_lut5_I1_O)        0.373    68.161 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_504/O
                         net (fo=1, routed)           0.000    68.161    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_397_0[0]
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.711 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    68.711    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_442_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.825 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_437/CO[3]
                         net (fo=1, routed)           0.000    68.825    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_437_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.939 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    68.939    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_432_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.053 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    69.053    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_427_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.167 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_422/CO[3]
                         net (fo=1, routed)           0.000    69.167    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_422_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.281 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_417/CO[3]
                         net (fo=1, routed)           0.000    69.281    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_417_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.395 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_412/CO[3]
                         net (fo=1, routed)           0.009    69.404    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_412_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.518 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_411/CO[3]
                         net (fo=1, routed)           0.000    69.518    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_411_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    69.789 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_406/CO[0]
                         net (fo=34, routed)          1.929    71.718    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_452_0[0]
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.373    72.091 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_448/O
                         net (fo=1, routed)           0.000    72.091    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_448_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.492 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_397/CO[3]
                         net (fo=1, routed)           0.000    72.492    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_397_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.606 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_392/CO[3]
                         net (fo=1, routed)           0.000    72.606    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_392_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.720 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           0.000    72.720    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_387_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.834 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_382/CO[3]
                         net (fo=1, routed)           0.009    72.843    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_382_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.957 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.957    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_377_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.071 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_372/CO[3]
                         net (fo=1, routed)           0.000    73.071    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_372_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.185 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_367/CO[3]
                         net (fo=1, routed)           0.000    73.185    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_367_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.299 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    73.299    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_366_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.570 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_332/CO[0]
                         net (fo=34, routed)          2.262    75.832    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_327[0]
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.373    76.205 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_405/O
                         net (fo=1, routed)           0.000    76.205    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_291_0[0]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.738 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_327/CO[3]
                         net (fo=1, routed)           0.000    76.738    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_327_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.855 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_322/CO[3]
                         net (fo=1, routed)           0.000    76.855    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_322_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.972 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_317/CO[3]
                         net (fo=1, routed)           0.009    76.981    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_317_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.098 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_312/CO[3]
                         net (fo=1, routed)           0.000    77.098    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_312_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.215 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    77.215    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_307_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.332 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    77.332    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_302_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.449 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    77.449    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_297_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.566 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_296/CO[3]
                         net (fo=1, routed)           0.000    77.566    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_296_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    77.820 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_258/CO[0]
                         net (fo=34, routed)          2.146    79.966    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_333_0[0]
    SLICE_X41Y16         LUT5 (Prop_lut5_I0_O)        0.367    80.333 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_330/O
                         net (fo=1, routed)           0.000    80.333    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_330_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.883 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_253/CO[3]
                         net (fo=1, routed)           0.000    80.883    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_253_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.997 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_248/CO[3]
                         net (fo=1, routed)           0.000    80.997    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_248_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.111 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    81.111    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_243_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.225 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_238/CO[3]
                         net (fo=1, routed)           0.000    81.225    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_238_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.339 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    81.339    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_233_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.453 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    81.453    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_228_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.567 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.567    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_227_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.838 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_194/CO[0]
                         net (fo=34, routed)          2.121    83.959    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_286[0]
    SLICE_X44Y12         LUT5 (Prop_lut5_I1_O)        0.373    84.332 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_361/O
                         net (fo=1, routed)           0.000    84.332    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_281_0[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.882 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_286/CO[3]
                         net (fo=1, routed)           0.000    84.882    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_286_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.996 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    84.996    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_222_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.110 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_189/CO[3]
                         net (fo=1, routed)           0.000    85.110    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_189_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.224 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    85.224    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_184_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.338 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_179/CO[3]
                         net (fo=1, routed)           0.000    85.338    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_179_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.452 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_174/CO[3]
                         net (fo=1, routed)           0.000    85.452    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_174_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.566 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_169/CO[3]
                         net (fo=1, routed)           0.000    85.566    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_169_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.680 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    85.680    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_168_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.951 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_140/CO[0]
                         net (fo=34, routed)          1.595    87.546    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_281[0]
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.373    87.919 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_357/O
                         net (fo=1, routed)           0.000    87.919    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_276_0[0]
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.469 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_281/CO[3]
                         net (fo=1, routed)           0.000    88.469    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_281_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.583 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    88.583    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_217_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.697 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    88.697    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_163_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.811 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_135/CO[3]
                         net (fo=1, routed)           0.000    88.811    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_135_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.925 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_130/CO[3]
                         net (fo=1, routed)           0.000    88.925    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_130_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.039 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    89.039    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_125_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.153 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.153    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_120_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.267 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    89.267    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_119_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.538 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_96/CO[0]
                         net (fo=34, routed)          1.675    91.213    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_276[0]
    SLICE_X42Y12         LUT5 (Prop_lut5_I1_O)        0.373    91.586 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_353/O
                         net (fo=1, routed)           0.000    91.586    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_271_0[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.119 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_276/CO[3]
                         net (fo=1, routed)           0.000    92.119    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_276_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.236 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_212/CO[3]
                         net (fo=1, routed)           0.000    92.236    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_212_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.353 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    92.353    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_158_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.470 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    92.470    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_114_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.587 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.587    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_91_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.704 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    92.704    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_86_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.821 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    92.821    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_81_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.938 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.938    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_80_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.192 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_62/CO[0]
                         net (fo=34, routed)          2.210    95.402    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_97_0[0]
    SLICE_X39Y12         LUT5 (Prop_lut5_I0_O)        0.367    95.769 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_279/O
                         net (fo=1, routed)           0.000    95.769    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_279_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.319 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.000    96.319    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_207_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.433 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_153/CO[3]
                         net (fo=1, routed)           0.000    96.433    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_153_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.547 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    96.547    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_109_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.661 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.661    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_75_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.775 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    96.775    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_57_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.889 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    96.889    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_52_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.003 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.003    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_51_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.274 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_34/CO[0]
                         net (fo=34, routed)          2.220    99.494    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_266[0]
    SLICE_X37Y12         LUT5 (Prop_lut5_I1_O)        0.373    99.867 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_345/O
                         net (fo=1, routed)           0.000    99.867    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_261_0[0]
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.417 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_266/CO[3]
                         net (fo=1, routed)           0.000   100.417    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_266_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.531 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000   100.531    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_202_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.645 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000   100.645    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_148_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.759 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_104/CO[3]
                         net (fo=1, routed)           0.000   100.759    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_104_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.873 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.873    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.987 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.987    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.101 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.101    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_29_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.215 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.215    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.486 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_15/CO[0]
                         net (fo=34, routed)          2.039   103.525    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_261[0]
    SLICE_X40Y11         LUT5 (Prop_lut5_I1_O)        0.373   103.898 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_341/O
                         net (fo=1, routed)           0.000   103.898    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_260_0[0]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.448 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_261/CO[3]
                         net (fo=1, routed)           0.000   104.448    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_261_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.562 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000   104.562    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_197_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.676 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000   104.676    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_143_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.790 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000   104.790    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_99_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.904 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.904    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_65_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.018 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   105.018    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.132 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000   105.132    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_23_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.246 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000   105.246    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_14_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.517 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_7/CO[0]
                         net (fo=35, routed)          2.635   108.152    FSM_UUT/FMMN_UUT/OUT_VAL10_in[5]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.373   108.525 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_335/O
                         net (fo=1, routed)           0.000   108.525    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_335_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   108.926 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000   108.926    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_260_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.040 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_196/CO[3]
                         net (fo=1, routed)           0.000   109.040    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_196_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.154 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_142/CO[3]
                         net (fo=1, routed)           0.000   109.154    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_142_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.268 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.000   109.268    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_98_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.382 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000   109.382    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_64_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.496 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000   109.496    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_40_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.610 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   109.610    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_22_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.724 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000   109.724    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_12_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   109.995 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_5/CO[0]
                         net (fo=36, routed)          1.101   111.096    FSM_UUT/MAC_UUT/OUT_VAL10_in[4]
    SLICE_X34Y8          LUT5 (Prop_lut5_I1_O)        0.373   111.469 r  FSM_UUT/MAC_UUT/OUT_VAL[5]_i_44/O
                         net (fo=1, routed)           0.000   111.469    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_36_0[0]
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.002 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000   112.002    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_36_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.119 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000   112.119    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_31_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.236 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000   112.236    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_26_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.353 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000   112.353    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_21_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.470 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.470    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_16_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.587 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000   112.587    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_11_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.704 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.704    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_6_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.821 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   112.821    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_4_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   113.075 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_3/CO[0]
                         net (fo=36, routed)          1.388   114.463    FSM_UUT/MAC_UUT/OUT_VAL10_in[3]
    SLICE_X36Y11         LUT5 (Prop_lut5_I1_O)        0.367   114.830 r  FSM_UUT/MAC_UUT/OUT_VAL[4]_i_44/O
                         net (fo=1, routed)           0.000   114.830    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_36_0[0]
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.380 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   115.380    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_36_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.494 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000   115.494    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_31_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.608 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000   115.608    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_26_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.722 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000   115.722    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_21_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.836 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000   115.836    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_16_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.950 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   115.950    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.064 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000   116.064    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.178 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   116.178    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_4_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   116.449 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_3/CO[0]
                         net (fo=37, routed)          1.822   118.270    FSM_UUT/FMMN_UUT/OUT_VAL10_in[2]
    SLICE_X33Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   119.099 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000   119.099    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_36_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.213 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000   119.213    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_31_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.327 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000   119.327    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_26_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.441 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000   119.441    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_21_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.555 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   119.555    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_16_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.669 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000   119.669    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_11_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.783 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   119.783    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_6_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.897 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   119.897    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_4_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   120.168 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_3/CO[0]
                         net (fo=37, routed)          1.933   122.101    FSM_UUT/MAC_UUT/OUT_VAL10_in[1]
    SLICE_X32Y11         LUT5 (Prop_lut5_I1_O)        0.373   122.474 r  FSM_UUT/MAC_UUT/OUT_VAL[2]_i_160/O
                         net (fo=1, routed)           0.000   122.474    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_133_0[0]
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.024 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_139/CO[3]
                         net (fo=1, routed)           0.000   123.024    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_139_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.138 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   123.138    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_119_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.252 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   123.252    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_99_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.366 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_79/CO[3]
                         net (fo=1, routed)           0.000   123.366    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_79_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.480 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_59/CO[3]
                         net (fo=1, routed)           0.000   123.480    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_59_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.594 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000   123.594    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_37_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.708 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   123.708    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_20_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.822 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   123.822    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_12_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   124.093 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_4/CO[0]
                         net (fo=37, routed)          2.265   126.358    FSM_UUT/MAC_UUT/OUT_VAL10_in[0]
    SLICE_X31Y11         LUT5 (Prop_lut5_I1_O)        0.373   126.731 r  FSM_UUT/MAC_UUT/OUT_VAL[2]_i_156/O
                         net (fo=1, routed)           0.000   126.731    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_113_0[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.281 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000   127.281    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_133_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.395 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_114/CO[3]
                         net (fo=1, routed)           0.000   127.395    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_114_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.509 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000   127.509    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_94_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.623 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   127.623    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_74_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.737 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000   127.737    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_54_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.851 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000   127.851    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_32_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.965 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   127.965    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_15_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.079 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000   128.079    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_6_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   128.350 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_3/CO[0]
                         net (fo=37, routed)          1.816   130.166    FSM_UUT/FMMN_UUT/OUT_VAL10_in_0[1]
    SLICE_X29Y11         LUT5 (Prop_lut5_I0_O)        0.373   130.539 r  FSM_UUT/FMMN_UUT/OUT_VAL[2]_i_137/O
                         net (fo=1, routed)           0.000   130.539    FSM_UUT/FMMN_UUT/OUT_VAL[2]_i_137_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.089 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_113/CO[3]
                         net (fo=1, routed)           0.000   131.089    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_113_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.203 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_93/CO[3]
                         net (fo=1, routed)           0.000   131.203    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_93_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.317 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   131.317    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_73_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.431 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000   131.431    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_53_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.545 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000   131.545    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_31_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.659 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000   131.659    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_14_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.773 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.773    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_5_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.887 f  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.922   132.809    FSM_UUT/FMMN_UUT/OUT_VAL10_in_0[0]
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124   132.933 r  FSM_UUT/FMMN_UUT/OUT_VAL[4]_i_2/O
                         net (fo=1, routed)           0.844   133.777    FSM_UUT/FMMN_UUT/OUT_VAL[4]_i_2_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I4_O)        0.124   133.901 r  FSM_UUT/FMMN_UUT/OUT_VAL[4]_i_1/O
                         net (fo=1, routed)           0.000   133.901    FSM_UUT/FMMN_UUT/p_1_in[4]
    SLICE_X37Y11         FDRE                                         r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/FMMN_UUT/MIN_V_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        133.789ns  (logic 63.867ns (47.737%)  route 69.922ns (52.263%))
  Logic Levels:           318  (CARRY4=281 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=30 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE                         0.000     0.000 r  FSM_UUT/FMMN_UUT/MIN_V_reg[2]/C
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_UUT/FMMN_UUT/MIN_V_reg[2]/Q
                         net (fo=6, routed)           1.681     2.137    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_259_2
    SLICE_X34Y0          LUT2 (Prop_lut2_I1_O)        0.124     2.261 r  FSM_UUT/MAC_UUT/OUT_VAL[6]_i_286/O
                         net (fo=1, routed)           0.000     2.261    FSM_UUT/MAC_UUT/OUT_VAL[6]_i_286_n_0
    SLICE_X34Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.641 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_259/CO[3]
                         net (fo=1, routed)           0.000     2.641    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_259_n_0
    SLICE_X34Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.758 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_220/CO[3]
                         net (fo=1, routed)           0.000     2.758    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_220_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_174/CO[3]
                         net (fo=1, routed)           0.000     2.875    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_174_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.992 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_122/CO[3]
                         net (fo=1, routed)           0.000     2.992    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_122_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.315 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_80/O[1]
                         net (fo=12, routed)          2.671     5.986    FSM_UUT/MAC_UUT/FMMN_UUT/OUT_VAL5[17]
    SLICE_X41Y12         LUT2 (Prop_lut2_I0_O)        0.306     6.292 r  FSM_UUT/MAC_UUT/OUT_VAL[6]_i_84/O
                         net (fo=1, routed)           0.000     6.292    FSM_UUT/MAC_UUT/OUT_VAL[6]_i_84_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.824 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.824    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_30_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.063 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_26/O[2]
                         net (fo=4, routed)           0.962     8.026    FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_26_n_5
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.330     8.356 r  FSM_UUT/MAC_UUT/OUT_VAL[6]_i_35/O
                         net (fo=1, routed)           0.712     9.068    FSM_UUT/MAC_UUT/OUT_VAL[6]_i_35_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I1_O)        0.326     9.394 r  FSM_UUT/MAC_UUT/OUT_VAL[6]_i_10/O
                         net (fo=1, routed)           0.000     9.394    FSM_UUT/MAC_UUT/OUT_VAL[6]_i_10_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.037 r  FSM_UUT/MAC_UUT/OUT_VAL_reg[6]_i_2/O[3]
                         net (fo=64, routed)          3.045    13.081    FSM_UUT/MAC_UUT/O[0]
    SLICE_X29Y20         LUT4 (Prop_lut4_I2_O)        0.307    13.388 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_1126/O
                         net (fo=1, routed)           0.000    13.388    FSM_UUT/FMMN_UUT/S[0]
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.920 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    13.920    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1056_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    14.034    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1051_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.148 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    14.148    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1046_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.262 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    14.262    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1041_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.376 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1036/CO[3]
                         net (fo=1, routed)           0.009    14.385    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1036_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.499 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    14.499    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1031_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.613 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1026/CO[3]
                         net (fo=1, routed)           0.000    14.613    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1026_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.727 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1024/CO[3]
                         net (fo=34, routed)          2.273    17.000    FSM_UUT/MAC_UUT/CO[0]
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124    17.124 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_1064/O
                         net (fo=1, routed)           0.000    17.124    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_969_0[0]
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.657 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    17.657    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1015_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.774 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    17.774    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1010_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.891 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    17.891    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1005_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.008 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    18.008    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_1000_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.125 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_995/CO[3]
                         net (fo=1, routed)           0.000    18.125    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_995_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.242 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_990/CO[3]
                         net (fo=1, routed)           0.000    18.242    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_990_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.359 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_985/CO[3]
                         net (fo=1, routed)           0.009    18.368    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_985_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.485 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_984/CO[3]
                         net (fo=1, routed)           0.000    18.485    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_984_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.739 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_982/CO[0]
                         net (fo=34, routed)          2.251    20.990    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_969[0]
    SLICE_X28Y18         LUT5 (Prop_lut5_I1_O)        0.367    21.357 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_1023/O
                         net (fo=1, routed)           0.000    21.357    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_926_0[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.907 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_969/CO[3]
                         net (fo=1, routed)           0.000    21.907    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_969_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.021 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_964/CO[3]
                         net (fo=1, routed)           0.000    22.021    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_964_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.135 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_959/CO[3]
                         net (fo=1, routed)           0.000    22.135    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_959_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000    22.249    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_954_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.363 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000    22.363    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_949_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_944/CO[3]
                         net (fo=1, routed)           0.000    22.477    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_944_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.009    22.600    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_939_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.714 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_938/CO[3]
                         net (fo=1, routed)           0.000    22.714    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_938_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.985 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_936/CO[0]
                         net (fo=34, routed)          1.618    24.604    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_926[0]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.373    24.977 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_977/O
                         net (fo=1, routed)           0.000    24.977    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_884_0[0]
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.527 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_926/CO[3]
                         net (fo=1, routed)           0.000    25.527    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_926_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.641 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_921/CO[3]
                         net (fo=1, routed)           0.000    25.641    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_921_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.755 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_916/CO[3]
                         net (fo=1, routed)           0.000    25.755    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_916_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.869 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_911/CO[3]
                         net (fo=1, routed)           0.009    25.878    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_911_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.992 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_906/CO[3]
                         net (fo=1, routed)           0.000    25.992    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_906_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.106 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_901/CO[3]
                         net (fo=1, routed)           0.000    26.106    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_901_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.220 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000    26.220    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_896_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.334 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_895/CO[3]
                         net (fo=1, routed)           0.000    26.334    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_895_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.605 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_893/CO[0]
                         net (fo=34, routed)          2.254    28.859    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_884[0]
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.373    29.232 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_934/O
                         net (fo=1, routed)           0.000    29.232    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_842_0[0]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.782 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_884/CO[3]
                         net (fo=1, routed)           0.000    29.782    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_884_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.896 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.896    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_879_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.010 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_874/CO[3]
                         net (fo=1, routed)           0.000    30.010    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_874_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.124 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_869/CO[3]
                         net (fo=1, routed)           0.009    30.133    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_869_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.247 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_864/CO[3]
                         net (fo=1, routed)           0.000    30.247    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_864_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.361 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_859/CO[3]
                         net (fo=1, routed)           0.000    30.361    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_859_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.475 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_854/CO[3]
                         net (fo=1, routed)           0.000    30.475    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_854_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.589 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_853/CO[3]
                         net (fo=1, routed)           0.000    30.589    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_853_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.860 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_851/CO[0]
                         net (fo=34, routed)          2.218    33.077    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_842[0]
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.373    33.450 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_892/O
                         net (fo=1, routed)           0.000    33.450    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_796_0[0]
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.000 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_842/CO[3]
                         net (fo=1, routed)           0.000    34.000    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_842_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.114 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_837/CO[3]
                         net (fo=1, routed)           0.000    34.114    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_837_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.228 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.228    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_832_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.342 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_827/CO[3]
                         net (fo=1, routed)           0.009    34.351    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_827_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_822/CO[3]
                         net (fo=1, routed)           0.000    34.465    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_822_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_817/CO[3]
                         net (fo=1, routed)           0.000    34.579    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_817_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.693 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_812/CO[3]
                         net (fo=1, routed)           0.000    34.693    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_812_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.807 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_811/CO[3]
                         net (fo=1, routed)           0.000    34.807    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_811_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.078 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_809/CO[0]
                         net (fo=34, routed)          1.839    36.918    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_852_0[0]
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.373    37.291 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_848/O
                         net (fo=1, routed)           0.000    37.291    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_848_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.692 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    37.692    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_796_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.806 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_791/CO[3]
                         net (fo=1, routed)           0.000    37.806    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_791_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.920 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_786/CO[3]
                         net (fo=1, routed)           0.009    37.929    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_786_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.043 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_781/CO[3]
                         net (fo=1, routed)           0.000    38.043    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_781_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.157 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_776/CO[3]
                         net (fo=1, routed)           0.000    38.157    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_776_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.271 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_771/CO[3]
                         net (fo=1, routed)           0.000    38.271    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_771_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.385 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_766/CO[3]
                         net (fo=1, routed)           0.000    38.385    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_766_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.499 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_765/CO[3]
                         net (fo=1, routed)           0.000    38.499    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_765_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.770 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_763/CO[0]
                         net (fo=34, routed)          1.031    39.801    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_753[0]
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.373    40.174 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_804/O
                         net (fo=1, routed)           0.000    40.174    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_711_0[0]
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.707 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_753/CO[3]
                         net (fo=1, routed)           0.000    40.707    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_753_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.824 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_748/CO[3]
                         net (fo=1, routed)           0.000    40.824    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_748_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.941 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_743/CO[3]
                         net (fo=1, routed)           0.000    40.941    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_743_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.058 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_738/CO[3]
                         net (fo=1, routed)           0.000    41.058    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_738_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.175 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_733/CO[3]
                         net (fo=1, routed)           0.000    41.175    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_733_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.292 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_728/CO[3]
                         net (fo=1, routed)           0.000    41.292    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_728_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.409 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_723/CO[3]
                         net (fo=1, routed)           0.000    41.409    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_723_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.526 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_722/CO[3]
                         net (fo=1, routed)           0.000    41.526    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_722_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.780 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_720/CO[0]
                         net (fo=34, routed)          2.448    44.228    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_711[0]
    SLICE_X33Y21         LUT5 (Prop_lut5_I1_O)        0.367    44.595 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_761/O
                         net (fo=1, routed)           0.000    44.595    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_669_0[0]
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.145 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_711/CO[3]
                         net (fo=1, routed)           0.000    45.145    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_711_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.259 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_706/CO[3]
                         net (fo=1, routed)           0.000    45.259    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_706_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.373 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_701/CO[3]
                         net (fo=1, routed)           0.000    45.373    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_701_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.487 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_696/CO[3]
                         net (fo=1, routed)           0.009    45.496    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_696_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.610 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_691/CO[3]
                         net (fo=1, routed)           0.000    45.610    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_691_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.724 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_686/CO[3]
                         net (fo=1, routed)           0.000    45.724    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_686_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.838 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_681/CO[3]
                         net (fo=1, routed)           0.000    45.838    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_681_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.952 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_680/CO[3]
                         net (fo=1, routed)           0.000    45.952    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_680_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.223 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_678/CO[0]
                         net (fo=34, routed)          2.538    48.760    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_721_0[0]
    SLICE_X34Y18         LUT5 (Prop_lut5_I0_O)        0.373    49.133 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_717/O
                         net (fo=1, routed)           0.000    49.133    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_717_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.509 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_669/CO[3]
                         net (fo=1, routed)           0.000    49.509    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_669_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.626 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_664/CO[3]
                         net (fo=1, routed)           0.000    49.626    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_664_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.743 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_659/CO[3]
                         net (fo=1, routed)           0.000    49.743    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_659_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.860 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_654/CO[3]
                         net (fo=1, routed)           0.000    49.860    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_654_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.977 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_649/CO[3]
                         net (fo=1, routed)           0.000    49.977    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_649_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.094 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_644/CO[3]
                         net (fo=1, routed)           0.000    50.094    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_644_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.211 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_639/CO[3]
                         net (fo=1, routed)           0.009    50.221    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_639_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.338 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_638/CO[3]
                         net (fo=1, routed)           0.000    50.338    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_638_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.592 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_636/CO[0]
                         net (fo=34, routed)          1.934    52.525    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_623[0]
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.367    52.892 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_677/O
                         net (fo=1, routed)           0.000    52.892    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_580_0[0]
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.442 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_623/CO[3]
                         net (fo=1, routed)           0.000    53.442    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_623_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.556 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_618/CO[3]
                         net (fo=1, routed)           0.000    53.556    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_618_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.670 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_613/CO[3]
                         net (fo=1, routed)           0.000    53.670    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_613_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.784 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_608/CO[3]
                         net (fo=1, routed)           0.000    53.784    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_608_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.898 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_603/CO[3]
                         net (fo=1, routed)           0.000    53.898    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_603_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.012 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_598/CO[3]
                         net (fo=1, routed)           0.000    54.012    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_598_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.126 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_593/CO[3]
                         net (fo=1, routed)           0.000    54.126    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_593_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.240 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_592/CO[3]
                         net (fo=1, routed)           0.009    54.249    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_592_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.520 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_590/CO[0]
                         net (fo=34, routed)          2.011    56.531    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_580[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I1_O)        0.373    56.904 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_631/O
                         net (fo=1, routed)           0.000    56.904    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_538_0[0]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.454 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_580/CO[3]
                         net (fo=1, routed)           0.000    57.454    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_580_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_575/CO[3]
                         net (fo=1, routed)           0.000    57.568    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_575_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_570/CO[3]
                         net (fo=1, routed)           0.000    57.682    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_570_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.796 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_565/CO[3]
                         net (fo=1, routed)           0.009    57.806    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_565_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.919 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_560/CO[3]
                         net (fo=1, routed)           0.000    57.919    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_560_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.033 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_555/CO[3]
                         net (fo=1, routed)           0.000    58.033    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_555_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.147 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_550/CO[3]
                         net (fo=1, routed)           0.000    58.147    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_550_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.261 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    58.261    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_549_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.532 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_547/CO[0]
                         net (fo=34, routed)          1.430    59.963    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_591_0[0]
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.373    60.336 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_583/O
                         net (fo=1, routed)           0.000    60.336    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_583_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.886 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_533/CO[3]
                         net (fo=1, routed)           0.000    60.886    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_533_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_528/CO[3]
                         net (fo=1, routed)           0.000    61.000    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_528_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.114 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_523/CO[3]
                         net (fo=1, routed)           0.000    61.114    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_523_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.228 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000    61.228    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_518_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.342 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_513/CO[3]
                         net (fo=1, routed)           0.000    61.342    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_513_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.456 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_508/CO[3]
                         net (fo=1, routed)           0.000    61.456    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_508_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.570 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_507/CO[3]
                         net (fo=1, routed)           0.000    61.570    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_507_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.841 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_505/CO[0]
                         net (fo=34, routed)          1.834    63.675    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_548_0[0]
    SLICE_X44Y22         LUT5 (Prop_lut5_I0_O)        0.373    64.048 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_541/O
                         net (fo=1, routed)           0.000    64.048    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_541_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.598 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_491/CO[3]
                         net (fo=1, routed)           0.000    64.598    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_491_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.712 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_486/CO[3]
                         net (fo=1, routed)           0.000    64.712    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_486_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.826 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_481/CO[3]
                         net (fo=1, routed)           0.009    64.835    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_481_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.949 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_476/CO[3]
                         net (fo=1, routed)           0.000    64.949    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_476_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.063 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_471/CO[3]
                         net (fo=1, routed)           0.000    65.063    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_471_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.177 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_466/CO[3]
                         net (fo=1, routed)           0.000    65.177    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_466_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.291 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000    65.291    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_465_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.562 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_451/CO[0]
                         net (fo=34, routed)          2.226    67.788    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_442[0]
    SLICE_X45Y18         LUT5 (Prop_lut5_I1_O)        0.373    68.161 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_504/O
                         net (fo=1, routed)           0.000    68.161    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_397_0[0]
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.711 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    68.711    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_442_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.825 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_437/CO[3]
                         net (fo=1, routed)           0.000    68.825    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_437_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.939 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    68.939    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_432_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.053 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    69.053    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_427_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.167 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_422/CO[3]
                         net (fo=1, routed)           0.000    69.167    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_422_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.281 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_417/CO[3]
                         net (fo=1, routed)           0.000    69.281    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_417_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.395 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_412/CO[3]
                         net (fo=1, routed)           0.009    69.404    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_412_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.518 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_411/CO[3]
                         net (fo=1, routed)           0.000    69.518    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_411_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    69.789 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_406/CO[0]
                         net (fo=34, routed)          1.929    71.718    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_452_0[0]
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.373    72.091 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_448/O
                         net (fo=1, routed)           0.000    72.091    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_448_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.492 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_397/CO[3]
                         net (fo=1, routed)           0.000    72.492    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_397_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.606 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_392/CO[3]
                         net (fo=1, routed)           0.000    72.606    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_392_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.720 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           0.000    72.720    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_387_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.834 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_382/CO[3]
                         net (fo=1, routed)           0.009    72.843    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_382_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.957 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.957    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_377_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.071 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_372/CO[3]
                         net (fo=1, routed)           0.000    73.071    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_372_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.185 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_367/CO[3]
                         net (fo=1, routed)           0.000    73.185    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_367_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.299 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    73.299    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_366_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.570 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_332/CO[0]
                         net (fo=34, routed)          2.262    75.832    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_327[0]
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.373    76.205 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_405/O
                         net (fo=1, routed)           0.000    76.205    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_291_0[0]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.738 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_327/CO[3]
                         net (fo=1, routed)           0.000    76.738    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_327_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.855 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_322/CO[3]
                         net (fo=1, routed)           0.000    76.855    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_322_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.972 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_317/CO[3]
                         net (fo=1, routed)           0.009    76.981    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_317_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.098 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_312/CO[3]
                         net (fo=1, routed)           0.000    77.098    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_312_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.215 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    77.215    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_307_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.332 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    77.332    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_302_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.449 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    77.449    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_297_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.566 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_296/CO[3]
                         net (fo=1, routed)           0.000    77.566    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_296_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    77.820 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_258/CO[0]
                         net (fo=34, routed)          2.146    79.966    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_333_0[0]
    SLICE_X41Y16         LUT5 (Prop_lut5_I0_O)        0.367    80.333 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_330/O
                         net (fo=1, routed)           0.000    80.333    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_330_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.883 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_253/CO[3]
                         net (fo=1, routed)           0.000    80.883    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_253_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.997 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_248/CO[3]
                         net (fo=1, routed)           0.000    80.997    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_248_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.111 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    81.111    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_243_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.225 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_238/CO[3]
                         net (fo=1, routed)           0.000    81.225    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_238_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.339 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    81.339    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_233_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.453 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    81.453    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_228_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.567 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.567    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_227_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.838 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_194/CO[0]
                         net (fo=34, routed)          2.121    83.959    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_286[0]
    SLICE_X44Y12         LUT5 (Prop_lut5_I1_O)        0.373    84.332 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_361/O
                         net (fo=1, routed)           0.000    84.332    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_281_0[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.882 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_286/CO[3]
                         net (fo=1, routed)           0.000    84.882    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_286_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.996 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    84.996    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_222_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.110 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_189/CO[3]
                         net (fo=1, routed)           0.000    85.110    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_189_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.224 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    85.224    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_184_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.338 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_179/CO[3]
                         net (fo=1, routed)           0.000    85.338    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_179_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.452 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_174/CO[3]
                         net (fo=1, routed)           0.000    85.452    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_174_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.566 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_169/CO[3]
                         net (fo=1, routed)           0.000    85.566    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_169_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.680 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    85.680    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_168_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.951 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_140/CO[0]
                         net (fo=34, routed)          1.595    87.546    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_281[0]
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.373    87.919 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_357/O
                         net (fo=1, routed)           0.000    87.919    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_276_0[0]
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.469 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_281/CO[3]
                         net (fo=1, routed)           0.000    88.469    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_281_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.583 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    88.583    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_217_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.697 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    88.697    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_163_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.811 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_135/CO[3]
                         net (fo=1, routed)           0.000    88.811    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_135_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.925 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_130/CO[3]
                         net (fo=1, routed)           0.000    88.925    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_130_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.039 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    89.039    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_125_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.153 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.153    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_120_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.267 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    89.267    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_119_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.538 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_96/CO[0]
                         net (fo=34, routed)          1.675    91.213    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_276[0]
    SLICE_X42Y12         LUT5 (Prop_lut5_I1_O)        0.373    91.586 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_353/O
                         net (fo=1, routed)           0.000    91.586    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_271_0[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.119 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_276/CO[3]
                         net (fo=1, routed)           0.000    92.119    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_276_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.236 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_212/CO[3]
                         net (fo=1, routed)           0.000    92.236    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_212_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.353 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    92.353    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_158_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.470 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    92.470    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_114_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.587 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.587    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_91_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.704 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    92.704    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_86_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.821 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    92.821    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_81_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.938 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.938    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_80_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.192 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_62/CO[0]
                         net (fo=34, routed)          2.210    95.402    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_97_0[0]
    SLICE_X39Y12         LUT5 (Prop_lut5_I0_O)        0.367    95.769 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_279/O
                         net (fo=1, routed)           0.000    95.769    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_279_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.319 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.000    96.319    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_207_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.433 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_153/CO[3]
                         net (fo=1, routed)           0.000    96.433    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_153_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.547 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    96.547    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_109_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.661 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.661    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_75_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.775 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    96.775    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_57_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.889 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    96.889    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_52_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.003 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.003    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_51_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.274 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_34/CO[0]
                         net (fo=34, routed)          2.220    99.494    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_266[0]
    SLICE_X37Y12         LUT5 (Prop_lut5_I1_O)        0.373    99.867 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_345/O
                         net (fo=1, routed)           0.000    99.867    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_261_0[0]
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.417 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_266/CO[3]
                         net (fo=1, routed)           0.000   100.417    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_266_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.531 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000   100.531    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_202_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.645 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000   100.645    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_148_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.759 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_104/CO[3]
                         net (fo=1, routed)           0.000   100.759    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_104_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.873 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.873    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.987 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.987    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.101 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.101    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_29_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.215 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.215    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.486 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_15/CO[0]
                         net (fo=34, routed)          2.039   103.525    FSM_UUT/MAC_UUT/OUT_VAL_reg[7]_i_261[0]
    SLICE_X40Y11         LUT5 (Prop_lut5_I1_O)        0.373   103.898 r  FSM_UUT/MAC_UUT/OUT_VAL[7]_i_341/O
                         net (fo=1, routed)           0.000   103.898    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_260_0[0]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.448 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_261/CO[3]
                         net (fo=1, routed)           0.000   104.448    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_261_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.562 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000   104.562    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_197_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.676 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000   104.676    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_143_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.790 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000   104.790    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_99_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.904 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.904    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_65_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.018 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   105.018    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.132 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000   105.132    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_23_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.246 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000   105.246    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_14_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.517 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_7/CO[0]
                         net (fo=35, routed)          2.635   108.152    FSM_UUT/FMMN_UUT/OUT_VAL10_in[5]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.373   108.525 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_335/O
                         net (fo=1, routed)           0.000   108.525    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_335_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   108.926 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000   108.926    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_260_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.040 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_196/CO[3]
                         net (fo=1, routed)           0.000   109.040    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_196_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.154 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_142/CO[3]
                         net (fo=1, routed)           0.000   109.154    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_142_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.268 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.000   109.268    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_98_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.382 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000   109.382    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_64_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.496 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000   109.496    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_40_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.610 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   109.610    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_22_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.724 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000   109.724    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_12_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   109.995 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_i_5/CO[0]
                         net (fo=36, routed)          1.101   111.096    FSM_UUT/MAC_UUT/OUT_VAL10_in[4]
    SLICE_X34Y8          LUT5 (Prop_lut5_I1_O)        0.373   111.469 r  FSM_UUT/MAC_UUT/OUT_VAL[5]_i_44/O
                         net (fo=1, routed)           0.000   111.469    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_36_0[0]
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.002 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000   112.002    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_36_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.119 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000   112.119    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_31_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.236 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000   112.236    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_26_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.353 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000   112.353    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_21_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.470 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.470    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_16_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.587 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000   112.587    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_11_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.704 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.704    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_6_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.821 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   112.821    FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_4_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   113.075 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[5]_i_3/CO[0]
                         net (fo=36, routed)          1.388   114.463    FSM_UUT/MAC_UUT/OUT_VAL10_in[3]
    SLICE_X36Y11         LUT5 (Prop_lut5_I1_O)        0.367   114.830 r  FSM_UUT/MAC_UUT/OUT_VAL[4]_i_44/O
                         net (fo=1, routed)           0.000   114.830    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_36_0[0]
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.380 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   115.380    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_36_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.494 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000   115.494    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_31_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.608 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000   115.608    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_26_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.722 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000   115.722    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_21_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.836 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000   115.836    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_16_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.950 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   115.950    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.064 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000   116.064    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.178 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   116.178    FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_4_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   116.449 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[4]_i_3/CO[0]
                         net (fo=37, routed)          1.822   118.270    FSM_UUT/FMMN_UUT/OUT_VAL10_in[2]
    SLICE_X33Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   119.099 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000   119.099    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_36_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.213 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000   119.213    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_31_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.327 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000   119.327    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_26_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.441 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000   119.441    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_21_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.555 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   119.555    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_16_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.669 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000   119.669    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_11_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.783 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   119.783    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_6_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.897 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   119.897    FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_4_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   120.168 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[3]_i_3/CO[0]
                         net (fo=37, routed)          1.933   122.101    FSM_UUT/MAC_UUT/OUT_VAL10_in[1]
    SLICE_X32Y11         LUT5 (Prop_lut5_I1_O)        0.373   122.474 r  FSM_UUT/MAC_UUT/OUT_VAL[2]_i_160/O
                         net (fo=1, routed)           0.000   122.474    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_133_0[0]
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.024 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_139/CO[3]
                         net (fo=1, routed)           0.000   123.024    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_139_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.138 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   123.138    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_119_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.252 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   123.252    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_99_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.366 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_79/CO[3]
                         net (fo=1, routed)           0.000   123.366    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_79_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.480 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_59/CO[3]
                         net (fo=1, routed)           0.000   123.480    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_59_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.594 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000   123.594    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_37_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.708 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   123.708    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_20_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.822 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   123.822    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_12_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   124.093 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_4/CO[0]
                         net (fo=37, routed)          2.265   126.358    FSM_UUT/MAC_UUT/OUT_VAL10_in[0]
    SLICE_X31Y11         LUT5 (Prop_lut5_I1_O)        0.373   126.731 r  FSM_UUT/MAC_UUT/OUT_VAL[2]_i_156/O
                         net (fo=1, routed)           0.000   126.731    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_113_0[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.281 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000   127.281    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_133_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.395 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_114/CO[3]
                         net (fo=1, routed)           0.000   127.395    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_114_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.509 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000   127.509    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_94_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.623 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   127.623    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_74_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.737 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000   127.737    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_54_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.851 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000   127.851    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_32_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.965 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   127.965    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_15_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.079 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000   128.079    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_6_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   128.350 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_3/CO[0]
                         net (fo=37, routed)          1.816   130.166    FSM_UUT/FMMN_UUT/OUT_VAL10_in_0[1]
    SLICE_X29Y11         LUT5 (Prop_lut5_I0_O)        0.373   130.539 r  FSM_UUT/FMMN_UUT/OUT_VAL[2]_i_137/O
                         net (fo=1, routed)           0.000   130.539    FSM_UUT/FMMN_UUT/OUT_VAL[2]_i_137_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.089 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_113/CO[3]
                         net (fo=1, routed)           0.000   131.089    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_113_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.203 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_93/CO[3]
                         net (fo=1, routed)           0.000   131.203    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_93_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.317 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   131.317    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_73_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.431 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000   131.431    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_53_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.545 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000   131.545    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_31_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.659 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000   131.659    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_14_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.773 r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.773    FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_5_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.887 f  FSM_UUT/FMMN_UUT/OUT_VAL_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.973   132.860    FSM_UUT/FMMN_UUT/OUT_VAL10_in_0[0]
    SLICE_X35Y14         LUT6 (Prop_lut6_I3_O)        0.124   132.984 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_6/O
                         net (fo=2, routed)           0.681   133.665    FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_6_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I4_O)        0.124   133.789 r  FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_2/O
                         net (fo=1, routed)           0.000   133.789    FSM_UUT/FMMN_UUT/p_1_in[7]
    SLICE_X35Y14         FDRE                                         r  FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/MAC_UUT/OUT_MAC_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.031ns  (logic 5.327ns (27.991%)  route 13.704ns (72.009%))
  Logic Levels:           21  (CARRY4=10 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  FSM_UUT/ROM_ADDRESS_reg[4]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_UUT/ROM_ADDRESS_reg[4]/Q
                         net (fo=480, routed)         6.480     6.936    FSM_UUT/ROM_UUT/U0/a[4]
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.060 f  FSM_UUT/ROM_UUT/U0/g28_b0/O
                         net (fo=1, routed)           0.000     7.060    FSM_UUT/ROM_UUT/U0/g28_b0_n_0
    SLICE_X30Y4          MUXF7 (Prop_muxf7_I0_O)      0.241     7.301 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_34/O
                         net (fo=1, routed)           0.815     8.116    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_34_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.298     8.414 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     8.414    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_10_n_0
    SLICE_X30Y3          MUXF7 (Prop_muxf7_I1_O)      0.247     8.661 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     9.462    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_3_n_0
    SLICE_X31Y2          LUT6 (Prop_lut6_I3_O)        0.298     9.760 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0/O
                         net (fo=16, routed)          1.391    11.151    FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_11_0[0]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.124    11.275 r  FSM_UUT/MAC_UUT/OUT_MAC[0]_i_26/O
                         net (fo=1, routed)           0.908    12.183    FSM_UUT/MAC_UUT/OUT_MAC[0]_i_26_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    12.307 r  FSM_UUT/MAC_UUT/OUT_MAC[0]_i_15/O
                         net (fo=1, routed)           0.000    12.307    FSM_UUT/MAC_UUT/OUT_MAC[0]_i_15_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.683 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.683    FSM_UUT/MAC_UUT/OUT_MAC_reg[0]_i_10_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.800 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.800    FSM_UUT/MAC_UUT/OUT_MAC_reg[4]_i_21_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.029 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_20/CO[2]
                         net (fo=4, routed)           1.093    14.122    FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_20_n_1
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.310    14.432 r  FSM_UUT/MAC_UUT/OUT_MAC[8]_i_11/O
                         net (fo=2, routed)           0.792    15.224    FSM_UUT/MAC_UUT/OUT_MAC[8]_i_11_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.348 r  FSM_UUT/MAC_UUT/OUT_MAC[8]_i_15/O
                         net (fo=1, routed)           0.000    15.348    FSM_UUT/MAC_UUT/OUT_MAC[8]_i_15_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.749 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.749    FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_10_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.083 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_10/O[1]
                         net (fo=1, routed)           0.815    16.898    FSM_UUT/MAC_UUT/A1[13]
    SLICE_X35Y9          LUT4 (Prop_lut4_I2_O)        0.303    17.201 r  FSM_UUT/MAC_UUT/OUT_MAC[12]_i_8/O
                         net (fo=1, routed)           0.000    17.201    FSM_UUT/MAC_UUT/OUT_MAC[12]_i_8_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.751 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.751    FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.865 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.865    FSM_UUT/MAC_UUT/OUT_MAC_reg[16]_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.979    FSM_UUT/MAC_UUT/OUT_MAC_reg[23]_i_1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.093 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.093    FSM_UUT/MAC_UUT/OUT_MAC_reg[27]_i_1_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    18.422 r  FSM_UUT/MAC_UUT/MAC_PROC.A_reg[31]_i_1/O[3]
                         net (fo=2, routed)           0.609    19.031    FSM_UUT/MAC_UUT/A[31]
    SLICE_X30Y13         FDRE                                         r  FSM_UUT/MAC_UUT/OUT_MAC_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/MAC_UUT/OUT_MAC_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.427ns  (logic 5.332ns (28.936%)  route 13.095ns (71.065%))
  Logic Levels:           21  (CARRY4=10 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  FSM_UUT/ROM_ADDRESS_reg[4]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_UUT/ROM_ADDRESS_reg[4]/Q
                         net (fo=480, routed)         6.480     6.936    FSM_UUT/ROM_UUT/U0/a[4]
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.060 f  FSM_UUT/ROM_UUT/U0/g28_b0/O
                         net (fo=1, routed)           0.000     7.060    FSM_UUT/ROM_UUT/U0/g28_b0_n_0
    SLICE_X30Y4          MUXF7 (Prop_muxf7_I0_O)      0.241     7.301 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_34/O
                         net (fo=1, routed)           0.815     8.116    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_34_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.298     8.414 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     8.414    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_10_n_0
    SLICE_X30Y3          MUXF7 (Prop_muxf7_I1_O)      0.247     8.661 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     9.462    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_3_n_0
    SLICE_X31Y2          LUT6 (Prop_lut6_I3_O)        0.298     9.760 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0/O
                         net (fo=16, routed)          1.391    11.151    FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_11_0[0]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.124    11.275 r  FSM_UUT/MAC_UUT/OUT_MAC[0]_i_26/O
                         net (fo=1, routed)           0.908    12.183    FSM_UUT/MAC_UUT/OUT_MAC[0]_i_26_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    12.307 r  FSM_UUT/MAC_UUT/OUT_MAC[0]_i_15/O
                         net (fo=1, routed)           0.000    12.307    FSM_UUT/MAC_UUT/OUT_MAC[0]_i_15_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.683 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.683    FSM_UUT/MAC_UUT/OUT_MAC_reg[0]_i_10_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.800 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.800    FSM_UUT/MAC_UUT/OUT_MAC_reg[4]_i_21_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.029 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_20/CO[2]
                         net (fo=4, routed)           1.093    14.122    FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_20_n_1
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.310    14.432 r  FSM_UUT/MAC_UUT/OUT_MAC[8]_i_11/O
                         net (fo=2, routed)           0.792    15.224    FSM_UUT/MAC_UUT/OUT_MAC[8]_i_11_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.348 r  FSM_UUT/MAC_UUT/OUT_MAC[8]_i_15/O
                         net (fo=1, routed)           0.000    15.348    FSM_UUT/MAC_UUT/OUT_MAC[8]_i_15_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.749 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.749    FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_10_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.083 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_10/O[1]
                         net (fo=1, routed)           0.815    16.898    FSM_UUT/MAC_UUT/A1[13]
    SLICE_X35Y9          LUT4 (Prop_lut4_I2_O)        0.303    17.201 r  FSM_UUT/MAC_UUT/OUT_MAC[12]_i_8/O
                         net (fo=1, routed)           0.000    17.201    FSM_UUT/MAC_UUT/OUT_MAC[12]_i_8_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.751 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.751    FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.865 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.865    FSM_UUT/MAC_UUT/OUT_MAC_reg[16]_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.979    FSM_UUT/MAC_UUT/OUT_MAC_reg[23]_i_1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.093 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.093    FSM_UUT/MAC_UUT/OUT_MAC_reg[27]_i_1_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.427 r  FSM_UUT/MAC_UUT/MAC_PROC.A_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.427    FSM_UUT/MAC_UUT/A[29]
    SLICE_X35Y13         FDRE                                         r  FSM_UUT/MAC_UUT/OUT_MAC_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/MAC_UUT/MAC_PROC.A_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.422ns  (logic 5.327ns (28.916%)  route 13.095ns (71.084%))
  Logic Levels:           21  (CARRY4=10 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  FSM_UUT/ROM_ADDRESS_reg[4]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_UUT/ROM_ADDRESS_reg[4]/Q
                         net (fo=480, routed)         6.480     6.936    FSM_UUT/ROM_UUT/U0/a[4]
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.060 f  FSM_UUT/ROM_UUT/U0/g28_b0/O
                         net (fo=1, routed)           0.000     7.060    FSM_UUT/ROM_UUT/U0/g28_b0_n_0
    SLICE_X30Y4          MUXF7 (Prop_muxf7_I0_O)      0.241     7.301 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_34/O
                         net (fo=1, routed)           0.815     8.116    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_34_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.298     8.414 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     8.414    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_10_n_0
    SLICE_X30Y3          MUXF7 (Prop_muxf7_I1_O)      0.247     8.661 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     9.462    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_3_n_0
    SLICE_X31Y2          LUT6 (Prop_lut6_I3_O)        0.298     9.760 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0/O
                         net (fo=16, routed)          1.391    11.151    FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_11_0[0]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.124    11.275 r  FSM_UUT/MAC_UUT/OUT_MAC[0]_i_26/O
                         net (fo=1, routed)           0.908    12.183    FSM_UUT/MAC_UUT/OUT_MAC[0]_i_26_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    12.307 r  FSM_UUT/MAC_UUT/OUT_MAC[0]_i_15/O
                         net (fo=1, routed)           0.000    12.307    FSM_UUT/MAC_UUT/OUT_MAC[0]_i_15_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.683 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.683    FSM_UUT/MAC_UUT/OUT_MAC_reg[0]_i_10_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.800 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.800    FSM_UUT/MAC_UUT/OUT_MAC_reg[4]_i_21_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.029 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_20/CO[2]
                         net (fo=4, routed)           1.093    14.122    FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_20_n_1
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.310    14.432 r  FSM_UUT/MAC_UUT/OUT_MAC[8]_i_11/O
                         net (fo=2, routed)           0.792    15.224    FSM_UUT/MAC_UUT/OUT_MAC[8]_i_11_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.348 r  FSM_UUT/MAC_UUT/OUT_MAC[8]_i_15/O
                         net (fo=1, routed)           0.000    15.348    FSM_UUT/MAC_UUT/OUT_MAC[8]_i_15_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.749 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.749    FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_10_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.083 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_10/O[1]
                         net (fo=1, routed)           0.815    16.898    FSM_UUT/MAC_UUT/A1[13]
    SLICE_X35Y9          LUT4 (Prop_lut4_I2_O)        0.303    17.201 r  FSM_UUT/MAC_UUT/OUT_MAC[12]_i_8/O
                         net (fo=1, routed)           0.000    17.201    FSM_UUT/MAC_UUT/OUT_MAC[12]_i_8_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.751 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.751    FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.865 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.865    FSM_UUT/MAC_UUT/OUT_MAC_reg[16]_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.979    FSM_UUT/MAC_UUT/OUT_MAC_reg[23]_i_1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.093 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.093    FSM_UUT/MAC_UUT/OUT_MAC_reg[27]_i_1_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    18.422 r  FSM_UUT/MAC_UUT/MAC_PROC.A_reg[31]_i_1/O[3]
                         net (fo=2, routed)           0.000    18.422    FSM_UUT/MAC_UUT/A[31]
    SLICE_X35Y13         FDRE                                         r  FSM_UUT/MAC_UUT/MAC_PROC.A_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/MAC_UUT/OUT_MAC_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.332ns  (logic 5.237ns (28.567%)  route 13.095ns (71.433%))
  Logic Levels:           21  (CARRY4=10 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  FSM_UUT/ROM_ADDRESS_reg[4]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_UUT/ROM_ADDRESS_reg[4]/Q
                         net (fo=480, routed)         6.480     6.936    FSM_UUT/ROM_UUT/U0/a[4]
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.060 f  FSM_UUT/ROM_UUT/U0/g28_b0/O
                         net (fo=1, routed)           0.000     7.060    FSM_UUT/ROM_UUT/U0/g28_b0_n_0
    SLICE_X30Y4          MUXF7 (Prop_muxf7_I0_O)      0.241     7.301 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_34/O
                         net (fo=1, routed)           0.815     8.116    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_34_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.298     8.414 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     8.414    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_10_n_0
    SLICE_X30Y3          MUXF7 (Prop_muxf7_I1_O)      0.247     8.661 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     9.462    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_3_n_0
    SLICE_X31Y2          LUT6 (Prop_lut6_I3_O)        0.298     9.760 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0/O
                         net (fo=16, routed)          1.391    11.151    FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_11_0[0]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.124    11.275 r  FSM_UUT/MAC_UUT/OUT_MAC[0]_i_26/O
                         net (fo=1, routed)           0.908    12.183    FSM_UUT/MAC_UUT/OUT_MAC[0]_i_26_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    12.307 r  FSM_UUT/MAC_UUT/OUT_MAC[0]_i_15/O
                         net (fo=1, routed)           0.000    12.307    FSM_UUT/MAC_UUT/OUT_MAC[0]_i_15_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.683 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.683    FSM_UUT/MAC_UUT/OUT_MAC_reg[0]_i_10_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.800 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.800    FSM_UUT/MAC_UUT/OUT_MAC_reg[4]_i_21_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.029 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_20/CO[2]
                         net (fo=4, routed)           1.093    14.122    FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_20_n_1
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.310    14.432 r  FSM_UUT/MAC_UUT/OUT_MAC[8]_i_11/O
                         net (fo=2, routed)           0.792    15.224    FSM_UUT/MAC_UUT/OUT_MAC[8]_i_11_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.348 r  FSM_UUT/MAC_UUT/OUT_MAC[8]_i_15/O
                         net (fo=1, routed)           0.000    15.348    FSM_UUT/MAC_UUT/OUT_MAC[8]_i_15_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.749 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.749    FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_10_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.083 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_10/O[1]
                         net (fo=1, routed)           0.815    16.898    FSM_UUT/MAC_UUT/A1[13]
    SLICE_X35Y9          LUT4 (Prop_lut4_I2_O)        0.303    17.201 r  FSM_UUT/MAC_UUT/OUT_MAC[12]_i_8/O
                         net (fo=1, routed)           0.000    17.201    FSM_UUT/MAC_UUT/OUT_MAC[12]_i_8_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.751 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.751    FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.865 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.865    FSM_UUT/MAC_UUT/OUT_MAC_reg[16]_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.979    FSM_UUT/MAC_UUT/OUT_MAC_reg[23]_i_1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.093 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.093    FSM_UUT/MAC_UUT/OUT_MAC_reg[27]_i_1_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.332 r  FSM_UUT/MAC_UUT/MAC_PROC.A_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.332    FSM_UUT/MAC_UUT/A[30]
    SLICE_X35Y13         FDRE                                         r  FSM_UUT/MAC_UUT/OUT_MAC_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/MAC_UUT/OUT_MAC_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.316ns  (logic 5.221ns (28.505%)  route 13.095ns (71.495%))
  Logic Levels:           21  (CARRY4=10 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  FSM_UUT/ROM_ADDRESS_reg[4]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_UUT/ROM_ADDRESS_reg[4]/Q
                         net (fo=480, routed)         6.480     6.936    FSM_UUT/ROM_UUT/U0/a[4]
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.060 f  FSM_UUT/ROM_UUT/U0/g28_b0/O
                         net (fo=1, routed)           0.000     7.060    FSM_UUT/ROM_UUT/U0/g28_b0_n_0
    SLICE_X30Y4          MUXF7 (Prop_muxf7_I0_O)      0.241     7.301 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_34/O
                         net (fo=1, routed)           0.815     8.116    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_34_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.298     8.414 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     8.414    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_10_n_0
    SLICE_X30Y3          MUXF7 (Prop_muxf7_I1_O)      0.247     8.661 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     9.462    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_3_n_0
    SLICE_X31Y2          LUT6 (Prop_lut6_I3_O)        0.298     9.760 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0/O
                         net (fo=16, routed)          1.391    11.151    FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_11_0[0]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.124    11.275 r  FSM_UUT/MAC_UUT/OUT_MAC[0]_i_26/O
                         net (fo=1, routed)           0.908    12.183    FSM_UUT/MAC_UUT/OUT_MAC[0]_i_26_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    12.307 r  FSM_UUT/MAC_UUT/OUT_MAC[0]_i_15/O
                         net (fo=1, routed)           0.000    12.307    FSM_UUT/MAC_UUT/OUT_MAC[0]_i_15_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.683 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.683    FSM_UUT/MAC_UUT/OUT_MAC_reg[0]_i_10_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.800 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.800    FSM_UUT/MAC_UUT/OUT_MAC_reg[4]_i_21_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.029 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_20/CO[2]
                         net (fo=4, routed)           1.093    14.122    FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_20_n_1
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.310    14.432 r  FSM_UUT/MAC_UUT/OUT_MAC[8]_i_11/O
                         net (fo=2, routed)           0.792    15.224    FSM_UUT/MAC_UUT/OUT_MAC[8]_i_11_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.348 r  FSM_UUT/MAC_UUT/OUT_MAC[8]_i_15/O
                         net (fo=1, routed)           0.000    15.348    FSM_UUT/MAC_UUT/OUT_MAC[8]_i_15_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.749 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.749    FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_10_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.083 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_10/O[1]
                         net (fo=1, routed)           0.815    16.898    FSM_UUT/MAC_UUT/A1[13]
    SLICE_X35Y9          LUT4 (Prop_lut4_I2_O)        0.303    17.201 r  FSM_UUT/MAC_UUT/OUT_MAC[12]_i_8/O
                         net (fo=1, routed)           0.000    17.201    FSM_UUT/MAC_UUT/OUT_MAC[12]_i_8_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.751 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.751    FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.865 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.865    FSM_UUT/MAC_UUT/OUT_MAC_reg[16]_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.979    FSM_UUT/MAC_UUT/OUT_MAC_reg[23]_i_1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.093 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.093    FSM_UUT/MAC_UUT/OUT_MAC_reg[27]_i_1_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.316 r  FSM_UUT/MAC_UUT/MAC_PROC.A_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.316    FSM_UUT/MAC_UUT/A[28]
    SLICE_X35Y13         FDRE                                         r  FSM_UUT/MAC_UUT/OUT_MAC_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/MAC_UUT/OUT_MAC_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.313ns  (logic 5.218ns (28.493%)  route 13.095ns (71.507%))
  Logic Levels:           20  (CARRY4=9 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  FSM_UUT/ROM_ADDRESS_reg[4]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_UUT/ROM_ADDRESS_reg[4]/Q
                         net (fo=480, routed)         6.480     6.936    FSM_UUT/ROM_UUT/U0/a[4]
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.060 f  FSM_UUT/ROM_UUT/U0/g28_b0/O
                         net (fo=1, routed)           0.000     7.060    FSM_UUT/ROM_UUT/U0/g28_b0_n_0
    SLICE_X30Y4          MUXF7 (Prop_muxf7_I0_O)      0.241     7.301 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_34/O
                         net (fo=1, routed)           0.815     8.116    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_34_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.298     8.414 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     8.414    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_10_n_0
    SLICE_X30Y3          MUXF7 (Prop_muxf7_I1_O)      0.247     8.661 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     9.462    FSM_UUT/ROM_UUT/U0/spo[0]_INST_0_i_3_n_0
    SLICE_X31Y2          LUT6 (Prop_lut6_I3_O)        0.298     9.760 f  FSM_UUT/ROM_UUT/U0/spo[0]_INST_0/O
                         net (fo=16, routed)          1.391    11.151    FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_11_0[0]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.124    11.275 r  FSM_UUT/MAC_UUT/OUT_MAC[0]_i_26/O
                         net (fo=1, routed)           0.908    12.183    FSM_UUT/MAC_UUT/OUT_MAC[0]_i_26_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    12.307 r  FSM_UUT/MAC_UUT/OUT_MAC[0]_i_15/O
                         net (fo=1, routed)           0.000    12.307    FSM_UUT/MAC_UUT/OUT_MAC[0]_i_15_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.683 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.683    FSM_UUT/MAC_UUT/OUT_MAC_reg[0]_i_10_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.800 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.800    FSM_UUT/MAC_UUT/OUT_MAC_reg[4]_i_21_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.029 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_20/CO[2]
                         net (fo=4, routed)           1.093    14.122    FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_20_n_1
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.310    14.432 r  FSM_UUT/MAC_UUT/OUT_MAC[8]_i_11/O
                         net (fo=2, routed)           0.792    15.224    FSM_UUT/MAC_UUT/OUT_MAC[8]_i_11_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.348 r  FSM_UUT/MAC_UUT/OUT_MAC[8]_i_15/O
                         net (fo=1, routed)           0.000    15.348    FSM_UUT/MAC_UUT/OUT_MAC[8]_i_15_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.749 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.749    FSM_UUT/MAC_UUT/OUT_MAC_reg[8]_i_10_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.083 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_10/O[1]
                         net (fo=1, routed)           0.815    16.898    FSM_UUT/MAC_UUT/A1[13]
    SLICE_X35Y9          LUT4 (Prop_lut4_I2_O)        0.303    17.201 r  FSM_UUT/MAC_UUT/OUT_MAC[12]_i_8/O
                         net (fo=1, routed)           0.000    17.201    FSM_UUT/MAC_UUT/OUT_MAC[12]_i_8_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.751 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.751    FSM_UUT/MAC_UUT/OUT_MAC_reg[12]_i_1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.865 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.865    FSM_UUT/MAC_UUT/OUT_MAC_reg[16]_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.979    FSM_UUT/MAC_UUT/OUT_MAC_reg[23]_i_1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.313 r  FSM_UUT/MAC_UUT/OUT_MAC_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.313    FSM_UUT/MAC_UUT/A[25]
    SLICE_X35Y12         FDRE                                         r  FSM_UUT/MAC_UUT/OUT_MAC_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_UUT/RAM_ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_A/WADR7
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.128ns (45.800%)  route 0.151ns (54.200%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE                         0.000     0.000 r  FSM_UUT/RAM_ADDRESS_reg[7]/C
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_UUT/RAM_ADDRESS_reg[7]/Q
                         net (fo=320, routed)         0.151     0.279    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/A7
    SLICE_X6Y17          RAMS64E                                      r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/RAM_ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_B/WADR7
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.128ns (45.800%)  route 0.151ns (54.200%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE                         0.000     0.000 r  FSM_UUT/RAM_ADDRESS_reg[7]/C
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_UUT/RAM_ADDRESS_reg[7]/Q
                         net (fo=320, routed)         0.151     0.279    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/A7
    SLICE_X6Y17          RAMS64E                                      r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/RAM_ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_C/WADR7
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.128ns (45.800%)  route 0.151ns (54.200%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE                         0.000     0.000 r  FSM_UUT/RAM_ADDRESS_reg[7]/C
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_UUT/RAM_ADDRESS_reg[7]/Q
                         net (fo=320, routed)         0.151     0.279    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/A7
    SLICE_X6Y17          RAMS64E                                      r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/RAM_ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_D/WADR7
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.128ns (45.800%)  route 0.151ns (54.200%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE                         0.000     0.000 r  FSM_UUT/RAM_ADDRESS_reg[7]/C
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_UUT/RAM_ADDRESS_reg[7]/Q
                         net (fo=320, routed)         0.151     0.279    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/A7
    SLICE_X6Y17          RAMS64E                                      r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/CURR_STATE_reg[1]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/CLK_PROC.I_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.481%)  route 0.144ns (50.519%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE                         0.000     0.000 r  FSM_UUT/CURR_STATE_reg[1]_inv/C
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_UUT/CURR_STATE_reg[1]_inv/Q
                         net (fo=98, routed)          0.144     0.285    FSM_UUT/CURR_STATE[1]
    SLICE_X15Y15         FDRE                                         r  FSM_UUT/CLK_PROC.I_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/RAM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_5_5/RAMS64E_A/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.999%)  route 0.153ns (52.001%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  FSM_UUT/RAM_ADDRESS_reg[6]/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_UUT/RAM_ADDRESS_reg[6]/Q
                         net (fo=384, routed)         0.153     0.294    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_5_5/A6
    SLICE_X6Y15          RAMS64E                                      r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_5_5/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/RAM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_5_5/RAMS64E_B/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.999%)  route 0.153ns (52.001%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  FSM_UUT/RAM_ADDRESS_reg[6]/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_UUT/RAM_ADDRESS_reg[6]/Q
                         net (fo=384, routed)         0.153     0.294    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_5_5/A6
    SLICE_X6Y15          RAMS64E                                      r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_5_5/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/RAM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_5_5/RAMS64E_C/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.999%)  route 0.153ns (52.001%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  FSM_UUT/RAM_ADDRESS_reg[6]/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_UUT/RAM_ADDRESS_reg[6]/Q
                         net (fo=384, routed)         0.153     0.294    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_5_5/A6
    SLICE_X6Y15          RAMS64E                                      r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_5_5/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/RAM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_5_5/RAMS64E_D/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.999%)  route 0.153ns (52.001%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  FSM_UUT/RAM_ADDRESS_reg[6]/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_UUT/RAM_ADDRESS_reg[6]/Q
                         net (fo=384, routed)         0.153     0.294    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_5_5/A6
    SLICE_X6Y15          RAMS64E                                      r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_5_5/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_UUT/CTRL_FMMN_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_UUT/FMMN_UUT/MAX_V_reg[19]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.128ns (43.362%)  route 0.167ns (56.638%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE                         0.000     0.000 r  FSM_UUT/CTRL_FMMN_reg/C
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_UUT/CTRL_FMMN_reg/Q
                         net (fo=69, routed)          0.167     0.295    FSM_UUT/FMMN_UUT/OUT_VAL_reg[7]_0
    SLICE_X28Y15         FDRE                                         r  FSM_UUT/FMMN_UUT/MAX_V_reg[19]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgaRed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.361ns  (logic 3.986ns (54.157%)  route 3.375ns (45.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vgaRed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  vgaRed_reg[3]/Q
                         net (fo=3, routed)           3.375     8.920    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.450 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.450    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.062ns  (logic 3.980ns (56.357%)  route 3.082ns (43.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  vgaRed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vgaRed_reg[0]/Q
                         net (fo=3, routed)           3.082     8.623    vgaGreen_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.147 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.147    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 3.985ns (57.452%)  route 2.951ns (42.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  vgaRed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  vgaRed_reg[2]/Q
                         net (fo=3, routed)           2.951     8.563    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.092 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.092    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.866ns  (logic 3.977ns (57.925%)  route 2.889ns (42.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  vgaRed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vgaRed_reg[0]/Q
                         net (fo=3, routed)           2.889     8.430    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.951 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.951    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.790ns  (logic 3.980ns (58.615%)  route 2.810ns (41.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  vgaRed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  vgaRed_reg[2]/Q
                         net (fo=3, routed)           2.810     8.421    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.945 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.945    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 3.981ns (58.330%)  route 2.844ns (41.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vgaRed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  vgaRed_reg[3]/Q
                         net (fo=3, routed)           2.844     8.389    vgaGreen_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.914 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.914    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.670ns  (logic 3.975ns (59.599%)  route 2.695ns (40.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  vgaRed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  vgaRed_reg[1]/Q
                         net (fo=3, routed)           2.695     8.302    vgaGreen_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.821 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.821    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.600ns  (logic 3.958ns (59.976%)  route 2.642ns (40.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vgaRed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  vgaRed_reg[3]/Q
                         net (fo=3, routed)           2.642     8.187    vgaGreen_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.689 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.689    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.515ns  (logic 3.961ns (60.805%)  route 2.554ns (39.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  vgaRed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  vgaRed_reg[1]/Q
                         net (fo=3, routed)           2.554     8.161    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.666 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.666    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.491ns  (logic 3.975ns (61.232%)  route 2.517ns (38.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  vgaRed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  vgaRed_reg[2]/Q
                         net (fo=3, routed)           2.517     8.128    vgaGreen_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.647 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.647    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_ADDRESS_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_UUT/RAM_ADDRESS_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.186ns (28.820%)  route 0.459ns (71.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  FSM_ADDRESS_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_ADDRESS_reg[11]/Q
                         net (fo=1, routed)           0.459     2.067    FSM_UUT/Q[11]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.112 r  FSM_UUT/RAM_ADDRESS[11]_i_2/O
                         net (fo=1, routed)           0.000     2.112    FSM_UUT/RAM_ADDRESS[11]_i_2_n_0
    SLICE_X7Y14          FDRE                                         r  FSM_UUT/RAM_ADDRESS_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_ADDRESS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_UUT/RAM_ADDRESS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.186ns (28.895%)  route 0.458ns (71.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  FSM_ADDRESS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  FSM_ADDRESS_reg[1]/Q
                         net (fo=1, routed)           0.313     1.923    FSM_UUT/Q[1]
    SLICE_X7Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.968 r  FSM_UUT/RAM_ADDRESS[1]_i_1/O
                         net (fo=1, routed)           0.145     2.113    FSM_UUT/RAM_ADDRESS[1]_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  FSM_UUT/RAM_ADDRESS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_ADDRESS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_UUT/RAM_ADDRESS_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.186ns (27.268%)  route 0.496ns (72.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  FSM_ADDRESS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_ADDRESS_reg[8]/Q
                         net (fo=1, routed)           0.496     2.103    FSM_UUT/Q[8]
    SLICE_X7Y17          LUT6 (Prop_lut6_I5_O)        0.045     2.148 r  FSM_UUT/RAM_ADDRESS[8]_i_1/O
                         net (fo=1, routed)           0.000     2.148    FSM_UUT/RAM_ADDRESS[8]_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  FSM_UUT/RAM_ADDRESS_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_ADDRESS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_UUT/RAM_ADDRESS_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.186ns (26.502%)  route 0.516ns (73.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  FSM_ADDRESS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_ADDRESS_reg[9]/Q
                         net (fo=1, routed)           0.516     2.123    FSM_UUT/Q[9]
    SLICE_X7Y17          LUT6 (Prop_lut6_I5_O)        0.045     2.168 r  FSM_UUT/RAM_ADDRESS[9]_i_1/O
                         net (fo=1, routed)           0.000     2.168    FSM_UUT/RAM_ADDRESS[9]_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  FSM_UUT/RAM_ADDRESS_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_UUT/RAM_ADDRESS_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.766ns  (logic 0.186ns (24.280%)  route 0.580ns (75.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  FSM_ADDRESS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_ADDRESS_reg[7]/Q
                         net (fo=1, routed)           0.368     1.976    FSM_UUT/Q[7]
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.045     2.021 r  FSM_UUT/RAM_ADDRESS[7]_i_1/O
                         net (fo=1, routed)           0.212     2.232    FSM_UUT/RAM_ADDRESS[7]_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  FSM_UUT/RAM_ADDRESS_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_ADDRESS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_UUT/RAM_ADDRESS_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.818ns  (logic 0.186ns (22.738%)  route 0.632ns (77.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  FSM_ADDRESS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_ADDRESS_reg[5]/Q
                         net (fo=1, routed)           0.519     2.126    FSM_UUT/Q[5]
    SLICE_X7Y16          LUT6 (Prop_lut6_I5_O)        0.045     2.171 r  FSM_UUT/RAM_ADDRESS[5]_i_1/O
                         net (fo=1, routed)           0.113     2.284    FSM_UUT/RAM_ADDRESS[5]_i_1_n_0
    SLICE_X7Y16          FDRE                                         r  FSM_UUT/RAM_ADDRESS_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_UUT/RAM_ADDRESS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.833ns  (logic 0.186ns (22.326%)  route 0.647ns (77.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  FSM_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  FSM_ADDRESS_reg[0]/Q
                         net (fo=1, routed)           0.485     2.096    FSM_UUT/Q[0]
    SLICE_X13Y16         LUT5 (Prop_lut5_I4_O)        0.045     2.141 r  FSM_UUT/RAM_ADDRESS[0]_i_1/O
                         net (fo=1, routed)           0.162     2.303    FSM_UUT/RAM_ADDRESS[0]_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  FSM_UUT/RAM_ADDRESS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_ADDRESS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_UUT/RAM_ADDRESS_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.844ns  (logic 0.186ns (22.034%)  route 0.658ns (77.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  FSM_ADDRESS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_ADDRESS_reg[10]/Q
                         net (fo=1, routed)           0.658     2.265    FSM_UUT/Q[10]
    SLICE_X7Y17          LUT6 (Prop_lut6_I5_O)        0.045     2.310 r  FSM_UUT/RAM_ADDRESS[10]_i_1/O
                         net (fo=1, routed)           0.000     2.310    FSM_UUT/RAM_ADDRESS[10]_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  FSM_UUT/RAM_ADDRESS_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_UUT/RAM_ADDRESS_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.186ns (21.167%)  route 0.693ns (78.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  FSM_ADDRESS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_ADDRESS_reg[6]/Q
                         net (fo=1, routed)           0.490     2.097    FSM_UUT/Q[6]
    SLICE_X7Y16          LUT6 (Prop_lut6_I5_O)        0.045     2.142 r  FSM_UUT/RAM_ADDRESS[6]_i_1/O
                         net (fo=1, routed)           0.203     2.345    FSM_UUT/RAM_ADDRESS[6]_i_1_n_0
    SLICE_X7Y16          FDRE                                         r  FSM_UUT/RAM_ADDRESS_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_ADDRESS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_UUT/RAM_ADDRESS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.979ns  (logic 0.186ns (18.992%)  route 0.793ns (81.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  FSM_ADDRESS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  FSM_ADDRESS_reg[2]/Q
                         net (fo=1, routed)           0.572     2.178    FSM_UUT/Q[2]
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.045     2.223 r  FSM_UUT/RAM_ADDRESS[2]_i_1/O
                         net (fo=1, routed)           0.221     2.443    FSM_UUT/RAM_ADDRESS[2]_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  FSM_UUT/RAM_ADDRESS_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_UUT/RAM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.290ns  (logic 1.611ns (19.434%)  route 6.679ns (80.566%))
  Logic Levels:           7  (FDRE=1 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  FSM_UUT/RAM_ADDRESS_reg[0]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_UUT/RAM_ADDRESS_reg[0]/Q
                         net (fo=256, routed)         5.940     6.458    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_7_7/A0
    SLICE_X14Y7          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     6.582 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.582    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_7_7/OD
    SLICE_X14Y7          MUXF7 (Prop_muxf7_I0_O)      0.241     6.823 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_7_7/F7.B/O
                         net (fo=1, routed)           0.000     6.823    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_7_7/O0
    SLICE_X14Y7          MUXF8 (Prop_muxf8_I0_O)      0.098     6.921 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_7_7/F8/O
                         net (fo=1, routed)           0.739     7.660    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_7_7_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I5_O)        0.319     7.979 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.979    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_6_n_0
    SLICE_X11Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     8.196 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.196    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X11Y8          MUXF8 (Prop_muxf8_I1_O)      0.094     8.290 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=1, routed)           0.000     8.290    FSM_OUT[7]
    SLICE_X11Y8          FDRE                                         r  vgaRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vgaRed_reg[3]/C

Slack:                    inf
  Source:                 FSM_UUT/RAM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.633ns  (logic 1.642ns (21.513%)  route 5.991ns (78.487%))
  Logic Levels:           7  (FDRE=1 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  FSM_UUT/RAM_ADDRESS_reg[0]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_UUT/RAM_ADDRESS_reg[0]/Q
                         net (fo=256, routed)         4.809     5.327    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/A0
    SLICE_X8Y5           RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     5.451 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.451    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/OD
    SLICE_X8Y5           MUXF7 (Prop_muxf7_I0_O)      0.241     5.692 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F7.B/O
                         net (fo=1, routed)           0.000     5.692    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/O0
    SLICE_X8Y5           MUXF8 (Prop_muxf8_I0_O)      0.098     5.790 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F8/O
                         net (fo=1, routed)           1.181     6.972    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.319     7.291 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.291    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_3_n_0
    SLICE_X7Y8           MUXF7 (Prop_muxf7_I0_O)      0.238     7.529 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.529    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X7Y8           MUXF8 (Prop_muxf8_I0_O)      0.104     7.633 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.000     7.633    FSM_OUT[6]
    SLICE_X7Y8           FDRE                                         r  vgaRed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  vgaRed_reg[2]/C

Slack:                    inf
  Source:                 COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.344ns  (logic 1.578ns (21.487%)  route 5.766ns (78.513%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[1]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[1]/Q
                         net (fo=10, routed)          1.651     2.107    COUNTER_UUT/HCOUNT[1]
    SLICE_X1Y28          LUT2 (Prop_lut2_I0_O)        0.124     2.231 r  COUNTER_UUT/vgaRed[3]_i_156/O
                         net (fo=1, routed)           0.000     2.231    COUNTER_UUT/vgaRed[3]_i_156_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.763 r  COUNTER_UUT/vgaRed_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000     2.763    COUNTER_UUT/vgaRed_reg[3]_i_106_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.877 r  COUNTER_UUT/vgaRed_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.877    COUNTER_UUT/vgaRed_reg[3]_i_66_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.991 r  COUNTER_UUT/vgaRed_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.991    COUNTER_UUT/vgaRed_reg[3]_i_30_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.105 f  COUNTER_UUT/vgaRed_reg[3]_i_7/CO[3]
                         net (fo=2, routed)           1.423     4.528    COUNTER_UUT/FSM_ADDRESS1
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.124     4.652 r  COUNTER_UUT/vgaRed[3]_i_1/O
                         net (fo=4, routed)           2.692     7.344    COUNTER_UUT_n_0
    SLICE_X7Y8           FDRE                                         r  vgaRed_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  vgaRed_reg[2]/C

Slack:                    inf
  Source:                 FSM_UUT/RAM_ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.044ns  (logic 3.530ns (50.112%)  route 3.514ns (49.888%))
  Logic Levels:           7  (FDRE=1 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE                         0.000     0.000 r  FSM_UUT/RAM_ADDRESS_reg[3]/C
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_UUT/RAM_ADDRESS_reg[3]/Q
                         net (fo=256, routed)         2.243     2.761    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/A3
    SLICE_X6Y16          RAMS64E (Prop_rams64e_ADR3_O)
                                                      2.049     4.810 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.810    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/OA
    SLICE_X6Y16          MUXF7 (Prop_muxf7_I1_O)      0.214     5.024 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F7.A/O
                         net (fo=1, routed)           0.000     5.024    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/O1
    SLICE_X6Y16          MUXF8 (Prop_muxf8_I1_O)      0.088     5.112 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F8/O
                         net (fo=1, routed)           1.271     6.383    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.319     6.702 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.702    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X7Y13          MUXF7 (Prop_muxf7_I0_O)      0.238     6.940 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.940    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X7Y13          MUXF8 (Prop_muxf8_I0_O)      0.104     7.044 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.000     7.044    FSM_OUT[5]
    SLICE_X7Y13          FDRE                                         r  vgaRed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  vgaRed_reg[1]/C

Slack:                    inf
  Source:                 FSM_UUT/RAM_ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.845ns  (logic 1.779ns (25.996%)  route 5.066ns (74.004%))
  Logic Levels:           7  (FDRE=1 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE                         0.000     0.000 r  FSM_UUT/RAM_ADDRESS_reg[3]/C
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_UUT/RAM_ADDRESS_reg[3]/Q
                         net (fo=256, routed)         4.420     4.938    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_4_4/A3
    SLICE_X10Y15         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.296     5.235 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_4_4/RAMS64E_B/O
                         net (fo=1, routed)           0.000     5.235    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_4_4/OB
    SLICE_X10Y15         MUXF7 (Prop_muxf7_I0_O)      0.209     5.444 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_4_4/F7.A/O
                         net (fo=1, routed)           0.000     5.444    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_4_4/O1
    SLICE_X10Y15         MUXF8 (Prop_muxf8_I1_O)      0.088     5.532 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_4_4/F8/O
                         net (fo=1, routed)           0.645     6.177    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_4_4_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I1_O)        0.319     6.496 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.496    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_4_n_0
    SLICE_X11Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     6.741 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.741    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_1_n_0
    SLICE_X11Y13         MUXF8 (Prop_muxf8_I0_O)      0.104     6.845 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           0.000     6.845    FSM_OUT[4]
    SLICE_X11Y13         FDRE                                         r  vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446     4.787    clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  vgaRed_reg[0]/C

Slack:                    inf
  Source:                 COUNTER_UUT/COUNTER_PROC.VCOUNT_TMP_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.802ns  (logic 1.847ns (27.154%)  route 4.955ns (72.846%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  COUNTER_UUT/COUNTER_PROC.VCOUNT_TMP_reg[13]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  COUNTER_UUT/COUNTER_PROC.VCOUNT_TMP_reg[13]/Q
                         net (fo=9, routed)           1.555     2.073    COUNTER_UUT/VCOUNT[13]
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.124     2.197 r  COUNTER_UUT/vgaRed[3]_i_87/O
                         net (fo=1, routed)           0.000     2.197    COUNTER_UUT/vgaRed[3]_i_87_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.747 r  COUNTER_UUT/vgaRed_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.747    COUNTER_UUT/vgaRed_reg[3]_i_42_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.861 r  COUNTER_UUT/vgaRed_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.861    COUNTER_UUT/vgaRed_reg[3]_i_9_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.089 r  COUNTER_UUT/vgaRed_reg[3]_i_3/CO[2]
                         net (fo=3, routed)           0.976     4.065    COUNTER_UUT/FSM_ADDRESS21_in
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.313     4.378 r  COUNTER_UUT/vgaRed[3]_i_2/O
                         net (fo=4, routed)           2.424     6.802    COUNTER_UUT_n_14
    SLICE_X7Y8           FDRE                                         r  vgaRed_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  vgaRed_reg[2]/C

Slack:                    inf
  Source:                 COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.578ns (23.204%)  route 5.223ns (76.796%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[1]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[1]/Q
                         net (fo=10, routed)          1.651     2.107    COUNTER_UUT/HCOUNT[1]
    SLICE_X1Y28          LUT2 (Prop_lut2_I0_O)        0.124     2.231 r  COUNTER_UUT/vgaRed[3]_i_156/O
                         net (fo=1, routed)           0.000     2.231    COUNTER_UUT/vgaRed[3]_i_156_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.763 r  COUNTER_UUT/vgaRed_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000     2.763    COUNTER_UUT/vgaRed_reg[3]_i_106_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.877 r  COUNTER_UUT/vgaRed_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.877    COUNTER_UUT/vgaRed_reg[3]_i_66_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.991 r  COUNTER_UUT/vgaRed_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.991    COUNTER_UUT/vgaRed_reg[3]_i_30_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.105 f  COUNTER_UUT/vgaRed_reg[3]_i_7/CO[3]
                         net (fo=2, routed)           1.423     4.528    COUNTER_UUT/FSM_ADDRESS1
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.124     4.652 r  COUNTER_UUT/vgaRed[3]_i_1/O
                         net (fo=4, routed)           2.149     6.801    COUNTER_UUT_n_0
    SLICE_X11Y8          FDRE                                         r  vgaRed_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vgaRed_reg[3]/C

Slack:                    inf
  Source:                 COUNTER_UUT/COUNTER_PROC.VCOUNT_TMP_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.548ns  (logic 1.847ns (28.206%)  route 4.701ns (71.794%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  COUNTER_UUT/COUNTER_PROC.VCOUNT_TMP_reg[13]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  COUNTER_UUT/COUNTER_PROC.VCOUNT_TMP_reg[13]/Q
                         net (fo=9, routed)           1.555     2.073    COUNTER_UUT/VCOUNT[13]
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.124     2.197 r  COUNTER_UUT/vgaRed[3]_i_87/O
                         net (fo=1, routed)           0.000     2.197    COUNTER_UUT/vgaRed[3]_i_87_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.747 r  COUNTER_UUT/vgaRed_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.747    COUNTER_UUT/vgaRed_reg[3]_i_42_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.861 r  COUNTER_UUT/vgaRed_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.861    COUNTER_UUT/vgaRed_reg[3]_i_9_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.089 r  COUNTER_UUT/vgaRed_reg[3]_i_3/CO[2]
                         net (fo=3, routed)           0.976     4.065    COUNTER_UUT/FSM_ADDRESS21_in
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.313     4.378 r  COUNTER_UUT/vgaRed[3]_i_2/O
                         net (fo=4, routed)           2.170     6.548    COUNTER_UUT_n_14
    SLICE_X11Y8          FDRE                                         r  vgaRed_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vgaRed_reg[3]/C

Slack:                    inf
  Source:                 COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.446ns  (logic 1.578ns (24.479%)  route 4.868ns (75.521%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[1]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[1]/Q
                         net (fo=10, routed)          1.651     2.107    COUNTER_UUT/HCOUNT[1]
    SLICE_X1Y28          LUT2 (Prop_lut2_I0_O)        0.124     2.231 r  COUNTER_UUT/vgaRed[3]_i_156/O
                         net (fo=1, routed)           0.000     2.231    COUNTER_UUT/vgaRed[3]_i_156_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.763 r  COUNTER_UUT/vgaRed_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000     2.763    COUNTER_UUT/vgaRed_reg[3]_i_106_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.877 r  COUNTER_UUT/vgaRed_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.877    COUNTER_UUT/vgaRed_reg[3]_i_66_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.991 r  COUNTER_UUT/vgaRed_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.991    COUNTER_UUT/vgaRed_reg[3]_i_30_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.105 f  COUNTER_UUT/vgaRed_reg[3]_i_7/CO[3]
                         net (fo=2, routed)           1.423     4.528    COUNTER_UUT/FSM_ADDRESS1
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.124     4.652 r  COUNTER_UUT/vgaRed[3]_i_1/O
                         net (fo=4, routed)           1.794     6.446    COUNTER_UUT_n_0
    SLICE_X11Y13         FDRE                                         r  vgaRed_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446     4.787    clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  vgaRed_reg[0]/C

Slack:                    inf
  Source:                 COUNTER_UUT/COUNTER_PROC.VCOUNT_TMP_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.191ns  (logic 1.847ns (29.832%)  route 4.344ns (70.168%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  COUNTER_UUT/COUNTER_PROC.VCOUNT_TMP_reg[13]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  COUNTER_UUT/COUNTER_PROC.VCOUNT_TMP_reg[13]/Q
                         net (fo=9, routed)           1.555     2.073    COUNTER_UUT/VCOUNT[13]
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.124     2.197 r  COUNTER_UUT/vgaRed[3]_i_87/O
                         net (fo=1, routed)           0.000     2.197    COUNTER_UUT/vgaRed[3]_i_87_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.747 r  COUNTER_UUT/vgaRed_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.747    COUNTER_UUT/vgaRed_reg[3]_i_42_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.861 r  COUNTER_UUT/vgaRed_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.861    COUNTER_UUT/vgaRed_reg[3]_i_9_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.089 r  COUNTER_UUT/vgaRed_reg[3]_i_3/CO[2]
                         net (fo=3, routed)           0.976     4.065    COUNTER_UUT/FSM_ADDRESS21_in
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.313     4.378 r  COUNTER_UUT/vgaRed[3]_i_2/O
                         net (fo=4, routed)           1.813     6.191    COUNTER_UUT_n_14
    SLICE_X11Y13         FDRE                                         r  vgaRed_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446     4.787    clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  vgaRed_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_UUT/RAM_ADDRESS_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.221ns (64.020%)  route 0.124ns (35.980%))
  Logic Levels:           2  (FDRE=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE                         0.000     0.000 r  FSM_UUT/RAM_ADDRESS_reg[11]/C
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_UUT/RAM_ADDRESS_reg[11]/Q
                         net (fo=20, routed)          0.124     0.265    FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[11]
    SLICE_X7Y13          MUXF8 (Prop_muxf8_S_O)       0.080     0.345 r  FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.345    FSM_OUT[5]
    SLICE_X7Y13          FDRE                                         r  vgaRed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  vgaRed_reg[1]/C

Slack:                    inf
  Source:                 COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_ADDRESS_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.252ns (46.217%)  route 0.293ns (53.783%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE                         0.000     0.000 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[11]/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[11]/Q
                         net (fo=10, routed)          0.293     0.434    COUNTER_UUT/HCOUNT[11]
    SLICE_X4Y28          LUT4 (Prop_lut4_I2_O)        0.045     0.479 r  COUNTER_UUT/FSM_ADDRESS[11]_i_5/O
                         net (fo=1, routed)           0.000     0.479    COUNTER_UUT/FSM_ADDRESS[11]_i_5_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.545 r  COUNTER_UUT/FSM_ADDRESS_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.545    ADDRESS0[11]
    SLICE_X4Y28          FDRE                                         r  FSM_ADDRESS_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  FSM_ADDRESS_reg[11]/C

Slack:                    inf
  Source:                 COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_ADDRESS_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.249ns (44.540%)  route 0.310ns (55.460%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[7]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[7]/Q
                         net (fo=16, routed)          0.310     0.451    COUNTER_UUT/HCOUNT[7]
    SLICE_X4Y27          LUT3 (Prop_lut3_I2_O)        0.045     0.496 r  COUNTER_UUT/FSM_ADDRESS[8]_i_3/O
                         net (fo=1, routed)           0.000     0.496    COUNTER_UUT/FSM_ADDRESS[8]_i_3_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.559 r  COUNTER_UUT/FSM_ADDRESS_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.559    ADDRESS0[8]
    SLICE_X4Y27          FDRE                                         r  FSM_ADDRESS_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  FSM_ADDRESS_reg[8]/C

Slack:                    inf
  Source:                 COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_ADDRESS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.308ns (54.463%)  route 0.258ns (45.537%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[4]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[4]/Q
                         net (fo=14, routed)          0.258     0.399    COUNTER_UUT/HCOUNT[4]
    SLICE_X4Y26          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.512 r  COUNTER_UUT/FSM_ADDRESS_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.512    COUNTER_UUT/FSM_ADDRESS_reg[4]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.566 r  COUNTER_UUT/FSM_ADDRESS_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.566    ADDRESS0[5]
    SLICE_X4Y27          FDRE                                         r  FSM_ADDRESS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  FSM_ADDRESS_reg[5]/C

Slack:                    inf
  Source:                 COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_ADDRESS_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.251ns (44.222%)  route 0.317ns (55.778%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE                         0.000     0.000 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[10]/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[10]/Q
                         net (fo=11, routed)          0.317     0.458    COUNTER_UUT/HCOUNT[10]
    SLICE_X4Y28          LUT4 (Prop_lut4_I3_O)        0.045     0.503 r  COUNTER_UUT/FSM_ADDRESS[11]_i_6/O
                         net (fo=1, routed)           0.000     0.503    COUNTER_UUT/FSM_ADDRESS[11]_i_6_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.568 r  COUNTER_UUT/FSM_ADDRESS_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.568    ADDRESS0[10]
    SLICE_X4Y28          FDRE                                         r  FSM_ADDRESS_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  FSM_ADDRESS_reg[10]/C

Slack:                    inf
  Source:                 COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_ADDRESS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.252ns (44.333%)  route 0.316ns (55.667%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[7]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[7]/Q
                         net (fo=16, routed)          0.316     0.457    COUNTER_UUT/HCOUNT[7]
    SLICE_X4Y27          LUT2 (Prop_lut2_I0_O)        0.045     0.502 r  COUNTER_UUT/FSM_ADDRESS[8]_i_4/O
                         net (fo=1, routed)           0.000     0.502    COUNTER_UUT/FSM_ADDRESS[8]_i_4_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.568 r  COUNTER_UUT/FSM_ADDRESS_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.568    ADDRESS0[7]
    SLICE_X4Y27          FDRE                                         r  FSM_ADDRESS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  FSM_ADDRESS_reg[7]/C

Slack:                    inf
  Source:                 COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_ADDRESS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.308ns (51.312%)  route 0.292ns (48.688%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[7]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[7]/Q
                         net (fo=16, routed)          0.292     0.433    COUNTER_UUT/HCOUNT[7]
    SLICE_X4Y27          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.546 r  COUNTER_UUT/FSM_ADDRESS_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.546    COUNTER_UUT/FSM_ADDRESS_reg[8]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.600 r  COUNTER_UUT/FSM_ADDRESS_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.600    ADDRESS0[9]
    SLICE_X4Y28          FDRE                                         r  FSM_ADDRESS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  FSM_ADDRESS_reg[9]/C

Slack:                    inf
  Source:                 COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_ADDRESS_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.344ns (57.188%)  route 0.258ns (42.812%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[4]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[4]/Q
                         net (fo=14, routed)          0.258     0.399    COUNTER_UUT/HCOUNT[4]
    SLICE_X4Y26          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.512 r  COUNTER_UUT/FSM_ADDRESS_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.512    COUNTER_UUT/FSM_ADDRESS_reg[4]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.602 r  COUNTER_UUT/FSM_ADDRESS_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.602    ADDRESS0[6]
    SLICE_X4Y27          FDRE                                         r  FSM_ADDRESS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  FSM_ADDRESS_reg[6]/C

Slack:                    inf
  Source:                 COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_ADDRESS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.249ns (41.118%)  route 0.357ns (58.882%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[4]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[4]/Q
                         net (fo=14, routed)          0.357     0.498    COUNTER_UUT/HCOUNT[4]
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.045     0.543 r  COUNTER_UUT/FSM_ADDRESS[4]_i_2/O
                         net (fo=1, routed)           0.000     0.543    COUNTER_UUT/FSM_ADDRESS[4]_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.606 r  COUNTER_UUT/FSM_ADDRESS_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.606    ADDRESS0[4]
    SLICE_X4Y26          FDRE                                         r  FSM_ADDRESS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  FSM_ADDRESS_reg[4]/C

Slack:                    inf
  Source:                 COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_ADDRESS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.260%)  route 0.450ns (70.740%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[0]/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP_reg[0]/Q
                         net (fo=11, routed)          0.227     0.368    COUNTER_UUT/HCOUNT[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.413 r  COUNTER_UUT/COUNTER_PROC.HCOUNT_TMP[0]_i_1/O
                         net (fo=2, routed)           0.222     0.636    HCOUNT_TMP[0]
    SLICE_X4Y17          FDRE                                         r  FSM_ADDRESS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  FSM_ADDRESS_reg[0]/C





