<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MicrOS: os/kernel/src/drivers/harddisk/harddisk_pio_mode_header.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MicrOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('harddisk__pio__mode__header_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">harddisk_pio_mode_header.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
</div>
<p><a href="harddisk__pio__mode__header_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structharddisk__io__error__register__fields.html">harddisk_io_error_register_fields</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hard disk I/O based Error Register.  <a href="structharddisk__io__error__register__fields.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionharddisk__io__error__register.html">harddisk_io_error_register</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hard disk I/O based Error Register.  <a href="unionharddisk__io__error__register.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structharddisk__io__drive__head__register__fields.html">harddisk_io_drive_head_register_fields</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hard disk I/O based Drive / Head Register.  <a href="structharddisk__io__drive__head__register__fields.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionharddisk__io__drive__head__register.html">harddisk_io_drive_head_register</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hard disk I/O based Drive / Head Register.  <a href="unionharddisk__io__drive__head__register.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structharddisk__io__control__status__register__fields.html">harddisk_io_control_status_register_fields</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hard disk I/O or Control based Status Register.  <a href="structharddisk__io__control__status__register__fields.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionharddisk__io__control__status__register.html">harddisk_io_control_status_register</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hard disk I/O or Control based Status Register.  <a href="unionharddisk__io__control__status__register.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structharddisk__control__device__control__register__fields.html">harddisk_control_device_control_register_fields</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hard disk Control based Device Control Register.  <a href="structharddisk__control__device__control__register__fields.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionharddisk__control__device__control__register.html">harddisk_control_device_control_register</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hard disk Control based Device Control Register.  <a href="unionharddisk__control__device__control__register.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structharddisk__control__drive__address__register__fields.html">harddisk_control_drive_address_register_fields</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hard disk Control based Drive Address Register.  <a href="structharddisk__control__drive__address__register__fields.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionharddisk__control__drive__address__register.html">harddisk_control_drive_address_register</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hard disk Control based Drive Address Register.  <a href="unionharddisk__control__drive__address__register.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a8700b38212dea0388e7cc26be20023b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#a8700b38212dea0388e7cc26be20023b8">HARDDISK_ATA_PRIMARY_BUS_IO_PORT</a>&#160;&#160;&#160;0x1F0</td></tr>
<tr class="memdesc:a8700b38212dea0388e7cc26be20023b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Primary bus I/O port.  <a href="#a8700b38212dea0388e7cc26be20023b8">More...</a><br /></td></tr>
<tr class="separator:a8700b38212dea0388e7cc26be20023b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78afd20594c871632b95f48f417a392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#ae78afd20594c871632b95f48f417a392">HARDDISK_ATA_PRIMARY_BUS_CONTROL_PORT</a>&#160;&#160;&#160;0x3F6</td></tr>
<tr class="memdesc:ae78afd20594c871632b95f48f417a392"><td class="mdescLeft">&#160;</td><td class="mdescRight">Primary bus control port.  <a href="#ae78afd20594c871632b95f48f417a392">More...</a><br /></td></tr>
<tr class="separator:ae78afd20594c871632b95f48f417a392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f6e7d1841fa761702fe5004a50ca2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#ab9f6e7d1841fa761702fe5004a50ca2d">HARDDISK_ATA_SECONDARY_BUS_IO_PORT</a>&#160;&#160;&#160;0x170</td></tr>
<tr class="memdesc:ab9f6e7d1841fa761702fe5004a50ca2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Secondary bus I/O port.  <a href="#ab9f6e7d1841fa761702fe5004a50ca2d">More...</a><br /></td></tr>
<tr class="separator:ab9f6e7d1841fa761702fe5004a50ca2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e1fadee369985f43617e347ff8a1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#a59e1fadee369985f43617e347ff8a1aa">HARDDISK_ATA_SECONDARY_BUS_CONTROL_PORT</a>&#160;&#160;&#160;0x376</td></tr>
<tr class="memdesc:a59e1fadee369985f43617e347ff8a1aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Secondary bus control port.  <a href="#a59e1fadee369985f43617e347ff8a1aa">More...</a><br /></td></tr>
<tr class="separator:a59e1fadee369985f43617e347ff8a1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f15b3e5264a32750d2985d10791d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#a59f15b3e5264a32750d2985d10791d8e">HARDDISK_IO_DATA_REGISTER_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a59f15b3e5264a32750d2985d10791d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of I/O based Data Register.  <a href="#a59f15b3e5264a32750d2985d10791d8e">More...</a><br /></td></tr>
<tr class="separator:a59f15b3e5264a32750d2985d10791d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884581f48ad34c23cdf94c3a7f02ab33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#a884581f48ad34c23cdf94c3a7f02ab33">HARDDISK_IO_ERROR_REGISTER_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a884581f48ad34c23cdf94c3a7f02ab33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of I/O based Error Register.  <a href="#a884581f48ad34c23cdf94c3a7f02ab33">More...</a><br /></td></tr>
<tr class="separator:a884581f48ad34c23cdf94c3a7f02ab33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa68389cfead09653795b07e812429bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#aa68389cfead09653795b07e812429bf4">HARDDISK_FEATURES_REGISTER_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:aa68389cfead09653795b07e812429bf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of I/O based Features Register.  <a href="#aa68389cfead09653795b07e812429bf4">More...</a><br /></td></tr>
<tr class="separator:aa68389cfead09653795b07e812429bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8174ffbb2e3191a2111ff4060ec0077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#ae8174ffbb2e3191a2111ff4060ec0077">HARDDISK_IO_SECTOR_COUNT_REGISTER_OFFSET</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ae8174ffbb2e3191a2111ff4060ec0077"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of I/O based Sector Count Register.  <a href="#ae8174ffbb2e3191a2111ff4060ec0077">More...</a><br /></td></tr>
<tr class="separator:ae8174ffbb2e3191a2111ff4060ec0077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a8950008e28d420b7a8fc36cce6b8aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#a7a8950008e28d420b7a8fc36cce6b8aa">HARDDISK_IO_SECTOR_NUMBER_REGISTER_OFFSET</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a7a8950008e28d420b7a8fc36cce6b8aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of I/O based Sector Number Register (LBAlo).  <a href="#a7a8950008e28d420b7a8fc36cce6b8aa">More...</a><br /></td></tr>
<tr class="separator:a7a8950008e28d420b7a8fc36cce6b8aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7826c6fa81a85ba6f17fd62fdd57269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#ad7826c6fa81a85ba6f17fd62fdd57269">HARDDISK_IO_CYLINDER_LOW_REGISTER_OFFSET</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ad7826c6fa81a85ba6f17fd62fdd57269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of I/O based Cylinder Low Register / (LBAmid).  <a href="#ad7826c6fa81a85ba6f17fd62fdd57269">More...</a><br /></td></tr>
<tr class="separator:ad7826c6fa81a85ba6f17fd62fdd57269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1307b4884c235323b2859702800465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#a2c1307b4884c235323b2859702800465">HARDDISK_IO_CYLINDER_HIGH_REGISTER_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:a2c1307b4884c235323b2859702800465"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of I/O based Cylinder High Register / (LBAhi).  <a href="#a2c1307b4884c235323b2859702800465">More...</a><br /></td></tr>
<tr class="separator:a2c1307b4884c235323b2859702800465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4484365fb7fb286e0c3c6e687da6434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#ab4484365fb7fb286e0c3c6e687da6434">HARDDISK_IO_DRIVE_HEAD_REGISTER_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ab4484365fb7fb286e0c3c6e687da6434"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of I/O based Drive / Head Register.  <a href="#ab4484365fb7fb286e0c3c6e687da6434">More...</a><br /></td></tr>
<tr class="separator:ab4484365fb7fb286e0c3c6e687da6434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255521b908f056d08845309deca30a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#a255521b908f056d08845309deca30a4e">HARDDISK_IO_STATUS_REGISTER_OFFSET</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:a255521b908f056d08845309deca30a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of I/O based Status Register.  <a href="#a255521b908f056d08845309deca30a4e">More...</a><br /></td></tr>
<tr class="separator:a255521b908f056d08845309deca30a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a649ef4e9311ac747e62729b427d29360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#a649ef4e9311ac747e62729b427d29360">HARDDISK_IO_COMMAND_REGISTER_OFFSET</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:a649ef4e9311ac747e62729b427d29360"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of I/O based Command Register.  <a href="#a649ef4e9311ac747e62729b427d29360">More...</a><br /></td></tr>
<tr class="separator:a649ef4e9311ac747e62729b427d29360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c2210edf676efc75ba608b37fe6a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#af6c2210edf676efc75ba608b37fe6a7c">HARDDISK_CONTROL_ALTERNATE_STATUS_REGISTER_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:af6c2210edf676efc75ba608b37fe6a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of Control based Alternate Status Register.  <a href="#af6c2210edf676efc75ba608b37fe6a7c">More...</a><br /></td></tr>
<tr class="separator:af6c2210edf676efc75ba608b37fe6a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a805e1e5280504b59e4a2978196a0a09d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#a805e1e5280504b59e4a2978196a0a09d">HARDDISK_CONTROL_DEVICE_CONTROL_REGISTER_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a805e1e5280504b59e4a2978196a0a09d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of Control based Device Control Register.  <a href="#a805e1e5280504b59e4a2978196a0a09d">More...</a><br /></td></tr>
<tr class="separator:a805e1e5280504b59e4a2978196a0a09d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf009546727e6936f0d5594db27828b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="harddisk__pio__mode__header_8h.html#adf009546727e6936f0d5594db27828b9">HARDDISK_CONTROL_DEVICE_ADDRESS_REGISTER_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:adf009546727e6936f0d5594db27828b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of Control based Drive Address Register.  <a href="#adf009546727e6936f0d5594db27828b9">More...</a><br /></td></tr>
<tr class="separator:adf009546727e6936f0d5594db27828b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ae78afd20594c871632b95f48f417a392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae78afd20594c871632b95f48f417a392">&#9670;&nbsp;</a></span>HARDDISK_ATA_PRIMARY_BUS_CONTROL_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_ATA_PRIMARY_BUS_CONTROL_PORT&#160;&#160;&#160;0x3F6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Primary bus control port. </p>
<p>Used to transfer control informations with drives on primary bus </p>

</div>
</div>
<a id="a8700b38212dea0388e7cc26be20023b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8700b38212dea0388e7cc26be20023b8">&#9670;&nbsp;</a></span>HARDDISK_ATA_PRIMARY_BUS_IO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_ATA_PRIMARY_BUS_IO_PORT&#160;&#160;&#160;0x1F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Primary bus I/O port. </p>
<p>Used to transfer data with drives on primary bus </p>

</div>
</div>
<a id="a59e1fadee369985f43617e347ff8a1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59e1fadee369985f43617e347ff8a1aa">&#9670;&nbsp;</a></span>HARDDISK_ATA_SECONDARY_BUS_CONTROL_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_ATA_SECONDARY_BUS_CONTROL_PORT&#160;&#160;&#160;0x376</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Secondary bus control port. </p>
<p>Used to transfer control informations with drives on secondary bus </p>

</div>
</div>
<a id="ab9f6e7d1841fa761702fe5004a50ca2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f6e7d1841fa761702fe5004a50ca2d">&#9670;&nbsp;</a></span>HARDDISK_ATA_SECONDARY_BUS_IO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_ATA_SECONDARY_BUS_IO_PORT&#160;&#160;&#160;0x170</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Secondary bus I/O port. </p>
<p>Used to transfer data with drives on secondary bus </p>

</div>
</div>
<a id="af6c2210edf676efc75ba608b37fe6a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6c2210edf676efc75ba608b37fe6a7c">&#9670;&nbsp;</a></span>HARDDISK_CONTROL_ALTERNATE_STATUS_REGISTER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_CONTROL_ALTERNATE_STATUS_REGISTER_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset of Control based Alternate Status Register. </p>
<p>A duplicate of the Status Register from I/O port, which does not affect interrupts. Offset for Control base port.<br />
 Direction: read<br />
 Param. size for LBA48: 8 bit </p>

</div>
</div>
<a id="adf009546727e6936f0d5594db27828b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf009546727e6936f0d5594db27828b9">&#9670;&nbsp;</a></span>HARDDISK_CONTROL_DEVICE_ADDRESS_REGISTER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_CONTROL_DEVICE_ADDRESS_REGISTER_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset of Control based Drive Address Register. </p>
<p>Provides drive select and head select information. Offset for Control base port.<br />
 Direction: read<br />
x Param. size for LBA48: 8 bit </p>

</div>
</div>
<a id="a805e1e5280504b59e4a2978196a0a09d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a805e1e5280504b59e4a2978196a0a09d">&#9670;&nbsp;</a></span>HARDDISK_CONTROL_DEVICE_CONTROL_REGISTER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_CONTROL_DEVICE_CONTROL_REGISTER_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset of Control based Device Control Register. </p>
<p>Used to reset the bus or enable/disable interrupts. Offset for Control base port.<br />
 Direction: write<br />
 Param. size for LBA48: 8 bit </p>

</div>
</div>
<a id="aa68389cfead09653795b07e812429bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa68389cfead09653795b07e812429bf4">&#9670;&nbsp;</a></span>HARDDISK_FEATURES_REGISTER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_FEATURES_REGISTER_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset of I/O based Features Register. </p>
<p>Used to control command specific interface features. Offset for I/O base port.<br />
 Direction: write<br />
 Param. size for LBA48: 16 bit </p>

</div>
</div>
<a id="a649ef4e9311ac747e62729b427d29360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a649ef4e9311ac747e62729b427d29360">&#9670;&nbsp;</a></span>HARDDISK_IO_COMMAND_REGISTER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_IO_COMMAND_REGISTER_OFFSET&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset of I/O based Command Register. </p>
<p>Used to send ATA commands to the device. Offset for I/O base port.<br />
 Direction: write<br />
 Param. size for LBA48: 8 bit </p>

</div>
</div>
<a id="a2c1307b4884c235323b2859702800465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c1307b4884c235323b2859702800465">&#9670;&nbsp;</a></span>HARDDISK_IO_CYLINDER_HIGH_REGISTER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_IO_CYLINDER_HIGH_REGISTER_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset of I/O based Cylinder High Register / (LBAhi). </p>
<p>Partial Disk Sector address. Offset for I/O base port.<br />
 Direction: read/write<br />
 Param. size for LBA48: 16 bit </p>

</div>
</div>
<a id="ad7826c6fa81a85ba6f17fd62fdd57269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7826c6fa81a85ba6f17fd62fdd57269">&#9670;&nbsp;</a></span>HARDDISK_IO_CYLINDER_LOW_REGISTER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_IO_CYLINDER_LOW_REGISTER_OFFSET&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset of I/O based Cylinder Low Register / (LBAmid). </p>
<p>Partial Disk Sector address. Offset for I/O base port.<br />
 Direction: read/write<br />
 Param. size for LBA48: 16 bit </p>

</div>
</div>
<a id="a59f15b3e5264a32750d2985d10791d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59f15b3e5264a32750d2985d10791d8e">&#9670;&nbsp;</a></span>HARDDISK_IO_DATA_REGISTER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_IO_DATA_REGISTER_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset of I/O based Data Register. </p>
<p>Read/Write PIO data bytes. Offset for I/O base port.<br />
 Direction: read/write<br />
 Param. size for LBA48: 16 bit </p>

</div>
</div>
<a id="ab4484365fb7fb286e0c3c6e687da6434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4484365fb7fb286e0c3c6e687da6434">&#9670;&nbsp;</a></span>HARDDISK_IO_DRIVE_HEAD_REGISTER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_IO_DRIVE_HEAD_REGISTER_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset of I/O based Drive / Head Register. </p>
<p>Used to select a drive and/or head. Supports extra address/flag bits. Offset for I/O base port.<br />
 Direction: read/write<br />
 Param. size for LBA48: 8 bit </p>

</div>
</div>
<a id="a884581f48ad34c23cdf94c3a7f02ab33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a884581f48ad34c23cdf94c3a7f02ab33">&#9670;&nbsp;</a></span>HARDDISK_IO_ERROR_REGISTER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_IO_ERROR_REGISTER_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset of I/O based Error Register. </p>
<p>Used to retrieve any error generated by the last ATA command executed. Offset for I/O base port.<br />
 Direction: read<br />
 Param. size for LBA48: 16 bit </p>

</div>
</div>
<a id="ae8174ffbb2e3191a2111ff4060ec0077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8174ffbb2e3191a2111ff4060ec0077">&#9670;&nbsp;</a></span>HARDDISK_IO_SECTOR_COUNT_REGISTER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_IO_SECTOR_COUNT_REGISTER_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset of I/O based Sector Count Register. </p>
<p>Number of sectors to read/write (0 is a special value). Offset for I/O base port.<br />
 Direction: read/write<br />
 Param. size for LBA48: 16 bit </p>

</div>
</div>
<a id="a7a8950008e28d420b7a8fc36cce6b8aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a8950008e28d420b7a8fc36cce6b8aa">&#9670;&nbsp;</a></span>HARDDISK_IO_SECTOR_NUMBER_REGISTER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_IO_SECTOR_NUMBER_REGISTER_OFFSET&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset of I/O based Sector Number Register (LBAlo). </p>
<p>This is CHS / LBA28 / LBA48 specific. Offset for I/O base port.<br />
 Direction: read/write<br />
 Param. size for LBA48: 16 bit </p>

</div>
</div>
<a id="a255521b908f056d08845309deca30a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a255521b908f056d08845309deca30a4e">&#9670;&nbsp;</a></span>HARDDISK_IO_STATUS_REGISTER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HARDDISK_IO_STATUS_REGISTER_OFFSET&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset of I/O based Status Register. </p>
<p>Used to read the current status. Offset for I/O base port.<br />
 Direction: read<br />
 Param. size for LBA48: 8 bit </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_8b7cb6c889a10e2a101a7e90c854ca4d.html">os</a></li><li class="navelem"><a class="el" href="dir_c592b1b604d68b080030affb28f88e71.html">kernel</a></li><li class="navelem"><a class="el" href="dir_63183b5bd11992fe438198812a19376c.html">src</a></li><li class="navelem"><a class="el" href="dir_a11adee77bddbea8fa4a2e132a5c3fe6.html">drivers</a></li><li class="navelem"><a class="el" href="dir_85ecca669c8ae6244cb0abf55ca8db67.html">harddisk</a></li><li class="navelem"><a class="el" href="harddisk__pio__mode__header_8h.html">harddisk_pio_mode_header.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
