INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/nenciu_robert_323CC/sum_nenciu_robert_323CC/sum_nenciu_robert_323CC.srcs/sources_1/new/sum_16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_16b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/nenciu_robert_323CC/sum_nenciu_robert_323CC/sum_nenciu_robert_323CC.srcs/sources_1/new/sum_4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/nenciu_robert_323CC/sum_nenciu_robert_323CC/sum_nenciu_robert_323CC.srcs/sim_1/new/sim_sum_16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_sum_16b
