Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: KERNEL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "KERNEL.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "KERNEL"
Output Format                      : NGC
Target Device                      : xa7z020-1I-clg400

---- Source Options
Top Module Name                    : KERNEL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\REG.vhd" into library work
Parsing entity <REG>.
Parsing architecture <Behavioral> of entity <reg>.
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\DBL_IN_REG.vhd" into library work
Parsing entity <DBL_IN_REG>.
Parsing architecture <Behavioral> of entity <dbl_in_reg>.
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\ConvolutionPack.vhd" into library work
Parsing package <ConvolutionPack>.
Parsing package body <ConvolutionPack>.
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\LINE_REG.vhd" into library work
Parsing entity <LINE_REG>.
Parsing architecture <Behavioral> of entity <line_reg>.
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\KERNEL.vhd" into library work
Parsing entity <KERNEL>.
Parsing architecture <Behavioral> of entity <kernel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <KERNEL> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <LINE_REG> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DBL_IN_REG> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <REG> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <KERNEL>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\KERNEL.vhd".
        KERNELSIZE = 9
        WORD = 8
INFO:Xst:3210 - "E:\Master Degree\VSOIZM\vsoizm\Practice\KERNEL.vhd" line 79: Output port <LINE_OUT> of the instance <g0[0].kernel_slice> is unconnected or connected to loadless signal.
    Found 16-bit adder for signal <_n0865> created at line 35.
    Found 16-bit adder for signal <_n0866> created at line 35.
    Found 16-bit adder for signal <_n0867> created at line 35.
    Found 16-bit adder for signal <_n0868> created at line 35.
    Found 16-bit adder for signal <_n0869> created at line 35.
    Found 16-bit adder for signal <_n0870> created at line 35.
    Found 16-bit adder for signal <_n0871> created at line 35.
    Found 16-bit adder for signal <_n0872> created at line 35.
    Found 16-bit adder for signal <_n0873> created at line 35.
    Found 16-bit adder for signal <_n0874> created at line 35.
    Found 16-bit adder for signal <_n0875> created at line 35.
    Found 16-bit adder for signal <_n0876> created at line 35.
    Found 16-bit adder for signal <_n0877> created at line 35.
    Found 16-bit adder for signal <_n0878> created at line 35.
    Found 16-bit adder for signal <_n0879> created at line 35.
    Found 16-bit adder for signal <_n0880> created at line 35.
    Found 16-bit adder for signal <_n0881> created at line 35.
    Found 16-bit adder for signal <_n0882> created at line 35.
    Found 16-bit adder for signal <_n0883> created at line 35.
    Found 16-bit adder for signal <_n0884> created at line 35.
    Found 16-bit adder for signal <_n0885> created at line 35.
    Found 16-bit adder for signal <_n0886> created at line 35.
    Found 16-bit adder for signal <_n0887> created at line 35.
    Found 16-bit adder for signal <_n0888> created at line 35.
    Found 16-bit adder for signal <_n0889> created at line 35.
    Found 16-bit adder for signal <_n0890> created at line 35.
    Found 16-bit adder for signal <_n0891> created at line 35.
    Found 16-bit adder for signal <_n0892> created at line 35.
    Found 16-bit adder for signal <_n0893> created at line 35.
    Found 16-bit adder for signal <_n0894> created at line 35.
    Found 16-bit adder for signal <_n0895> created at line 35.
    Found 16-bit adder for signal <_n0896> created at line 35.
    Found 16-bit adder for signal <_n0897> created at line 35.
    Found 16-bit adder for signal <_n0898> created at line 35.
    Found 16-bit adder for signal <_n0899> created at line 35.
    Found 16-bit adder for signal <_n0900> created at line 35.
    Found 16-bit adder for signal <_n0901> created at line 35.
    Found 16-bit adder for signal <_n0902> created at line 35.
    Found 16-bit adder for signal <_n0903> created at line 35.
    Found 16-bit adder for signal <_n0904> created at line 35.
    Found 16-bit adder for signal <_n0905> created at line 35.
    Found 16-bit adder for signal <_n0906> created at line 35.
    Found 16-bit adder for signal <_n0907> created at line 35.
    Found 16-bit adder for signal <_n0908> created at line 35.
    Found 16-bit adder for signal <_n0909> created at line 35.
    Found 16-bit adder for signal <_n0910> created at line 35.
    Found 16-bit adder for signal <_n0911> created at line 35.
    Found 16-bit adder for signal <_n0912> created at line 35.
    Found 16-bit adder for signal <_n0913> created at line 35.
    Found 16-bit adder for signal <_n0914> created at line 35.
    Found 16-bit adder for signal <_n0915> created at line 35.
    Found 16-bit adder for signal <_n0916> created at line 35.
    Found 16-bit adder for signal <_n0917> created at line 35.
    Found 16-bit adder for signal <_n0918> created at line 35.
    Found 16-bit adder for signal <_n0919> created at line 35.
    Found 16-bit adder for signal <_n0920> created at line 35.
    Found 16-bit adder for signal <_n0921> created at line 35.
    Found 16-bit adder for signal <_n0922> created at line 35.
    Found 16-bit adder for signal <_n0923> created at line 35.
    Found 16-bit adder for signal <_n0924> created at line 35.
    Found 16-bit adder for signal <_n0925> created at line 35.
    Found 16-bit adder for signal <_n0926> created at line 35.
    Found 16-bit adder for signal <_n0927> created at line 35.
    Found 16-bit adder for signal <_n0928> created at line 35.
    Found 16-bit adder for signal <_n0929> created at line 35.
    Found 16-bit adder for signal <_n0930> created at line 35.
    Found 16-bit adder for signal <_n0931> created at line 35.
    Found 16-bit adder for signal <_n0932> created at line 35.
    Found 16-bit adder for signal <_n0933> created at line 35.
    Found 16-bit adder for signal <_n0934> created at line 35.
    Found 16-bit adder for signal <_n0935> created at line 35.
    Found 16-bit adder for signal <_n0936> created at line 35.
    Found 16-bit adder for signal <_n0937> created at line 35.
    Found 16-bit adder for signal <_n0938> created at line 35.
    Found 16-bit adder for signal <_n0939> created at line 35.
    Found 16-bit adder for signal <_n0940> created at line 35.
    Found 16-bit adder for signal <_n0941> created at line 35.
    Found 16-bit adder for signal <_n0942> created at line 35.
    Found 16-bit adder for signal <_n0943> created at line 35.
    Found 16-bit adder for signal <KERNEL_SUM> created at line 35.
    Summary:
	inferred  80 Adder/Subtractor(s).
	inferred   9 Multiplexer(s).
Unit <KERNEL> synthesized.

Synthesizing Unit <LINE_REG>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\LINE_REG.vhd".
        SIZE = 9
        OUTSIZE = 9
        WORD = 8
    Summary:
	no macro.
Unit <LINE_REG> synthesized.

Synthesizing Unit <DBL_IN_REG>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\DBL_IN_REG.vhd".
        N = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <DBL_IN_REG> synthesized.

Synthesizing Unit <REG>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\REG.vhd".
        N = 8
    Found 8-bit register for signal <reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <REG> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 80
 16-bit adder                                          : 80
# Registers                                            : 81
 8-bit register                                        : 81
# Multiplexers                                         : 90
 8-bit 2-to-1 multiplexer                              : 90

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <KERNEL>.
	The following adders/subtractors are grouped into adder tree <Madd_KERNEL_SUM1> :
 	<Madd__n0865> in block <KERNEL>, 	<Madd__n0866> in block <KERNEL>, 	<Madd__n0868> in block <KERNEL>, 	<Madd__n0869> in block <KERNEL>, 	<Madd__n0872> in block <KERNEL>, 	<Madd__n0873> in block <KERNEL>, 	<Madd__n0875> in block <KERNEL>, 	<Madd__n0876> in block <KERNEL>, 	<Madd__n0880> in block <KERNEL>, 	<Madd__n0881> in block <KERNEL>, 	<Madd__n0883> in block <KERNEL>, 	<Madd__n0884> in block <KERNEL>, 	<Madd__n0887> in block <KERNEL>, 	<Madd__n0888> in block <KERNEL>, 	<Madd__n0890> in block <KERNEL>, 	<Madd__n0891> in block <KERNEL>, 	<Madd__n0896> in block <KERNEL>, 	<Madd__n0897> in block <KERNEL>, 	<Madd__n0899> in block <KERNEL>, 	<Madd__n0900> in block <KERNEL>, 	<Madd__n0903> in block <KERNEL>, 	<Madd__n0904> in block <KERNEL>, 	<Madd__n0906> in block <KERNEL>, 	<Madd__n0908> in block <KERNEL>, 	<Madd__n0907> in block <KERNEL>, 	<Madd__n0912> in block <KERNEL>, 	<Madd__n0913> in block <KERNEL>, 	<Madd__n0915> in block <KERNEL>, 	<Madd__n0916> in block <KERNEL>, 	<Madd__n0919> in block <KERNEL>,
	<Madd__n0920> in block <KERNEL>, 	<Madd__n0922> in block <KERNEL>, 	<Madd__n0923> in block <KERNEL>, 	<Madd__n0927> in block <KERNEL>, 	<Madd__n0928> in block <KERNEL>, 	<Madd__n0930> in block <KERNEL>, 	<Madd__n0931> in block <KERNEL>, 	<Madd__n0934> in block <KERNEL>, 	<Madd__n0935> in block <KERNEL>, 	<Madd__n0937> in block <KERNEL>, 	<Madd__n0938> in block <KERNEL>.
	The following adders/subtractors are grouped into adder tree <Madd__n09431> :
 	<Madd__n0898> in block <KERNEL>, 	<Madd__n0901> in block <KERNEL>, 	<Madd__n0905> in block <KERNEL>, 	<Madd__n0909> in block <KERNEL>, 	<Madd__n0914> in block <KERNEL>, 	<Madd__n0917> in block <KERNEL>, 	<Madd__n0921> in block <KERNEL>, 	<Madd__n0924> in block <KERNEL>, 	<Madd__n0929> in block <KERNEL>, 	<Madd__n0932> in block <KERNEL>, 	<Madd__n0936> in block <KERNEL>, 	<Madd__n0939> in block <KERNEL>.
	The following adders/subtractors are grouped into adder tree <Madd__n09111> :
 	<Madd__n0902> in block <KERNEL>, 	<Madd__n0910> in block <KERNEL>.
	The following adders/subtractors are grouped into adder tree <Madd__n08951> :
 	<Madd__n0867> in block <KERNEL>, 	<Madd__n0870> in block <KERNEL>, 	<Madd__n0874> in block <KERNEL>, 	<Madd__n0877> in block <KERNEL>, 	<Madd__n0882> in block <KERNEL>, 	<Madd__n0885> in block <KERNEL>, 	<Madd__n0889> in block <KERNEL>, 	<Madd__n0892> in block <KERNEL>.
	The following adders/subtractors are grouped into adder tree <Madd__n08941> :
 	<Madd__n0886> in block <KERNEL>, 	<Madd__n0893> in block <KERNEL>.
	The following adders/subtractors are grouped into adder tree <Madd__n08791> :
 	<Madd__n0871> in block <KERNEL>, 	<Madd__n0878> in block <KERNEL>.
	The following adders/subtractors are grouped into adder tree <Madd__n09421> :
 	<Madd__n0918> in block <KERNEL>, 	<Madd__n0925> in block <KERNEL>, 	<Madd__n0933> in block <KERNEL>, 	<Madd__n0940> in block <KERNEL>.
Unit <KERNEL> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adder Trees                                          : 1
 16-bit / 81-inputs adder tree                         : 1
# Registers                                            : 648
 Flip-Flops                                            : 648
# Multiplexers                                         : 90
 8-bit 2-to-1 multiplexer                              : 90

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <REG> ...

Optimizing unit <KERNEL> ...

Optimizing unit <LINE_REG> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block KERNEL, actual ratio is 4.
FlipFlop g0[8].kernel_slice/regs[8].reg/reg_internal/reg_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop g0[8].kernel_slice/regs[8].reg/reg_internal/reg_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop g0[8].kernel_slice/regs[8].reg/reg_internal/reg_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop g0[8].kernel_slice/regs[8].reg/reg_internal/reg_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop g0[8].kernel_slice/regs[8].reg/reg_internal/reg_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop g0[8].kernel_slice/regs[8].reg/reg_internal/reg_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop g0[8].kernel_slice/regs[8].reg/reg_internal/reg_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop g0[8].kernel_slice/regs[8].reg/reg_internal/reg_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 656
 Flip-Flops                                            : 656

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : KERNEL.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3231
#      GND                         : 1
#      LUT2                        : 64
#      LUT3                        : 608
#      LUT4                        : 608
#      LUT5                        : 136
#      LUT6                        : 512
#      MUXCY                       : 630
#      XORCY                       : 672
# FlipFlops/Latches                : 656
#      FDCE                        : 656
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 678
#      IBUF                        : 14
#      OBUF                        : 664

Device utilization summary:
---------------------------

Selected Device : xa7z020clg400-1i 


Slice Logic Utilization: 
 Number of Slice Registers:             648  out of  106400     0%  
 Number of Slice LUTs:                 1928  out of  53200     3%  
    Number used as Logic:              1928  out of  53200     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1928
   Number with an unused Flip Flop:    1280  out of   1928    66%  
   Number with an unused LUT:             0  out of   1928     0%  
   Number of fully used LUT-FF pairs:   648  out of   1928    33%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         679
 Number of bonded IOBs:                 679  out of    125   543% (*) 
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 656   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 0.863ns (Maximum Frequency: 1158.749MHz)
   Minimum input arrival time before clock: 0.974ns
   Maximum output required time after clock: 8.384ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 0.863ns (frequency: 1158.749MHz)
  Total number of paths / destination ports: 1088 / 640
-------------------------------------------------------------------------
Delay:               0.863ns (Levels of Logic = 1)
  Source:            g0[7].kernel_slice/regs[7].reg/reg_internal/reg_7 (FF)
  Destination:       g0[7].kernel_slice/regs[6].reg/reg_internal/reg_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: g0[7].kernel_slice/regs[7].reg/reg_internal/reg_7 to g0[7].kernel_slice/regs[6].reg/reg_internal/reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            20   0.232   0.588  g0[7].kernel_slice/regs[7].reg/reg_internal/reg_7 (g0[7].kernel_slice/regs[7].reg/reg_internal/reg_7)
     LUT6:I4->O            1   0.043   0.000  g0[7].kernel_slice/regs[6].reg/Mmux_reg_in81 (g0[7].kernel_slice/regs[6].reg/reg_in<7>)
     FDCE:D                   -0.001          g0[7].kernel_slice/regs[6].reg/reg_internal/reg_7
    ----------------------------------------
    Total                      0.863ns (0.275ns logic, 0.588ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 4016 / 1968
-------------------------------------------------------------------------
Offset:              0.974ns (Levels of Logic = 2)
  Source:            SIZE<0> (PAD)
  Destination:       g0[7].kernel_slice/regs[6].reg/reg_internal/reg_7 (FF)
  Destination Clock: CLK rising

  Data Path: SIZE<0> to g0[7].kernel_slice/regs[6].reg/reg_internal/reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           648   0.000   0.931  SIZE_0_IBUF (SIZE_0_IBUF)
     LUT6:I0->O            1   0.043   0.000  g0[0].kernel_slice/regs[6].reg/Mmux_reg_in11 (g0[0].kernel_slice/regs[6].reg/reg_in<0>)
     FDCE:D                   -0.001          g0[0].kernel_slice/regs[6].reg/reg_internal/reg_0
    ----------------------------------------
    Total                      0.974ns (0.043ns logic, 0.931ns route)
                                       (4.4% logic, 95.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 124029873 / 664
-------------------------------------------------------------------------
Offset:              8.384ns (Levels of Logic = 28)
  Source:            g0[8].kernel_slice/regs[4].reg/reg_internal/reg_0 (FF)
  Destination:       KERNEL_SUM<15> (PAD)
  Source Clock:      CLK rising

  Data Path: g0[8].kernel_slice/regs[4].reg/reg_internal/reg_0 to KERNEL_SUM<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.232   0.568  g0[8].kernel_slice/regs[4].reg/reg_internal/reg_0 (g0[8].kernel_slice/regs[4].reg/reg_internal/reg_0)
     LUT3:I0->O            1   0.043   0.409  ADDERTREE_INTERNAL_Madd50 (ADDERTREE_INTERNAL_Madd50)
     LUT4:I3->O            1   0.043   0.000  ADDERTREE_INTERNAL_Madd50_lut<0>1 (ADDERTREE_INTERNAL_Madd50_lut<0>1)
     MUXCY:S->O            1   0.230   0.000  ADDERTREE_INTERNAL_Madd50_cy<0>_0 (ADDERTREE_INTERNAL_Madd50_cy<0>1)
     MUXCY:CI->O           1   0.012   0.000  ADDERTREE_INTERNAL_Madd50_cy<0>_1 (ADDERTREE_INTERNAL_Madd50_cy<0>2)
     MUXCY:CI->O           1   0.012   0.000  ADDERTREE_INTERNAL_Madd50_cy<0>_2 (ADDERTREE_INTERNAL_Madd50_cy<0>3)
     MUXCY:CI->O           1   0.012   0.000  ADDERTREE_INTERNAL_Madd50_cy<0>_3 (ADDERTREE_INTERNAL_Madd50_cy<0>4)
     MUXCY:CI->O           1   0.012   0.000  ADDERTREE_INTERNAL_Madd50_cy<0>_4 (ADDERTREE_INTERNAL_Madd50_cy<0>5)
     MUXCY:CI->O           1   0.012   0.000  ADDERTREE_INTERNAL_Madd50_cy<0>_5 (ADDERTREE_INTERNAL_Madd50_cy<0>6)
     XORCY:CI->O           2   0.251   0.415  ADDERTREE_INTERNAL_Madd50_xor<0>_6 (ADDERTREE_INTERNAL_Madd_750)
     LUT3:I2->O            1   0.043   0.409  ADDERTREE_INTERNAL_Madd527 (ADDERTREE_INTERNAL_Madd527)
     LUT4:I3->O            1   0.043   0.000  ADDERTREE_INTERNAL_Madd52_lut<0>8 (ADDERTREE_INTERNAL_Madd52_lut<0>8)
     MUXCY:S->O            1   0.230   0.000  ADDERTREE_INTERNAL_Madd52_cy<0>_7 (ADDERTREE_INTERNAL_Madd52_cy<0>8)
     XORCY:CI->O           1   0.251   0.463  ADDERTREE_INTERNAL_Madd52_xor<0>_8 (ADDERTREE_INTERNAL_Madd_952)
     LUT2:I0->O            1   0.043   0.000  ADDERTREE_INTERNAL_Madd57_lut<9> (ADDERTREE_INTERNAL_Madd57_lut<9>)
     MUXCY:S->O            1   0.230   0.000  ADDERTREE_INTERNAL_Madd57_cy<9> (ADDERTREE_INTERNAL_Madd57_cy<9>)
     XORCY:CI->O           2   0.251   0.415  ADDERTREE_INTERNAL_Madd57_xor<10> (ADDERTREE_INTERNAL_Madd_1057)
     LUT3:I2->O            1   0.043   0.409  ADDERTREE_INTERNAL_Madd5810 (ADDERTREE_INTERNAL_Madd5810)
     LUT4:I3->O            1   0.043   0.000  ADDERTREE_INTERNAL_Madd58_lut<0>11 (ADDERTREE_INTERNAL_Madd58_lut<0>11)
     MUXCY:S->O            1   0.230   0.000  ADDERTREE_INTERNAL_Madd58_cy<0>_10 (ADDERTREE_INTERNAL_Madd58_cy<0>11)
     XORCY:CI->O           1   0.251   0.463  ADDERTREE_INTERNAL_Madd58_xor<0>_11 (ADDERTREE_INTERNAL_Madd_1259)
     LUT2:I0->O            1   0.043   0.000  ADDERTREE_INTERNAL_Madd78_lut<12> (ADDERTREE_INTERNAL_Madd78_lut<12>)
     MUXCY:S->O            1   0.230   0.000  ADDERTREE_INTERNAL_Madd78_cy<12> (ADDERTREE_INTERNAL_Madd78_cy<12>)
     XORCY:CI->O           2   0.251   0.415  ADDERTREE_INTERNAL_Madd78_xor<13> (ADDERTREE_INTERNAL_Madd_1378)
     LUT3:I2->O            1   0.043   0.409  ADDERTREE_INTERNAL_Madd7913 (ADDERTREE_INTERNAL_Madd7913)
     LUT4:I3->O            1   0.043   0.000  ADDERTREE_INTERNAL_Madd79_lut<0>14 (ADDERTREE_INTERNAL_Madd79_lut<0>14)
     MUXCY:S->O            0   0.230   0.000  ADDERTREE_INTERNAL_Madd79_cy<0>_13 (ADDERTREE_INTERNAL_Madd79_cy<0>14)
     XORCY:CI->O           1   0.251   0.399  ADDERTREE_INTERNAL_Madd79_xor<0>_14 (KERNEL_SUM_15_OBUF)
     OBUF:I->O                 0.000          KERNEL_SUM_15_OBUF (KERNEL_SUM<15>)
    ----------------------------------------
    Total                      8.384ns (3.610ns logic, 4.774ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    0.863|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.39 secs
 
--> 

Total memory usage is 4717832 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

