## ğŸ”„ State Diagram
<img width="548" height="459" alt="image" src="https://github.com/user-attachments/assets/de3710de-bcc5-4e47-9e2b-1dee8e2af9da" />


## ğŸ“‹ State Table
<img width="296" height="145" alt="image" src="https://github.com/user-attachments/assets/99ab7601-bef9-45a6-8a43-2154027e62e2" />

## â±ï¸ FSM Timing Logic                                              
- TL = 1 and TS = 0 in 14 cycles, FSM feedback ST=1 in on cycles to reset the timer -> next state
- TL = 0 and TS = 1 in 4 cycles, FSM feedback ST=1 in on cycles to reset the timer -> next state
- TL = 1 and TS = 0 in 14 cycles, FSM feedback ST=1 in on cycles to reset the timer -> next state
- TL = 0 and TS = 1 in 4 cycles,FSM feedback ST=1 in on cycles to reset the timer -> next state
- and continued:))))))

## ğŸ§± Top-Level Block Diagram

<img width="931" height="432" alt="image" src="https://github.com/user-attachments/assets/cb0ee287-a02e-4149-8320-a95c7cb7524f" />

## ğŸš¦ Inside block traffic                                     

<img width="897" height="456" alt="image" src="https://github.com/user-attachments/assets/bb485cd4-8f04-407d-a03b-2d855e1c1aac" />
## Testbench                                                         
<img width="1665" height="317" alt="image" src="https://github.com/user-attachments/assets/fda7d8cf-51ac-4c0a-b62d-a138da10a005" />
