initSidebarItems({"enum":[["PKAEN_A","CPU2 PKA accelerator clock enable"]],"struct":[["AESEN_W","Field `AESEN` writer - CPU2 AES accelerator clock enable"],["C2AHB3ENR_SPEC","CPU2 AHB3 peripheral clock enable register [dual core device only]"],["FLASHEN_W","Field `FLASHEN` writer - CPU2 Flash interface clock enable"],["HSEMEN_W","Field `HSEMEN` writer - CPU2 HSEM clock enable"],["IPCCEN_W","Field `IPCCEN` writer - CPU2 IPCC interface clock enable"],["PKAEN_R","Field `PKAEN` reader - CPU2 PKA accelerator clock enable"],["PKAEN_W","Field `PKAEN` writer - CPU2 PKA accelerator clock enable"],["R","Register `C2AHB3ENR` reader"],["RNGEN_W","Field `RNGEN` writer - CPU2 True RNG clocks enable"],["W","Register `C2AHB3ENR` writer"]],"type":[["AESEN_A","CPU2 AES accelerator clock enable"],["AESEN_R","Field `AESEN` reader - CPU2 AES accelerator clock enable"],["FLASHEN_A","CPU2 Flash interface clock enable"],["FLASHEN_R","Field `FLASHEN` reader - CPU2 Flash interface clock enable"],["HSEMEN_A","CPU2 HSEM clock enable"],["HSEMEN_R","Field `HSEMEN` reader - CPU2 HSEM clock enable"],["IPCCEN_A","CPU2 IPCC interface clock enable"],["IPCCEN_R","Field `IPCCEN` reader - CPU2 IPCC interface clock enable"],["RNGEN_A","CPU2 True RNG clocks enable"],["RNGEN_R","Field `RNGEN` reader - CPU2 True RNG clocks enable"]]});