<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Carry_Look_A-head_Adder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Carry_Look_A_head_Adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Carry_Look_A_head_Adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Carry_Look_A_head_Adder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Carry_Look_A_head_Adder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Carry_Look_A_head_Adder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Carry_Look_A_head_adder_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Carry_Look_A_head_adder_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Carry_Look_A_head_adder_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Carry_Look_A_head_adder_testbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Carry_Look_A_head_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Carry_Look_A_head_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Generator_G_P.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Generator_G_P.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Generator_G_P.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Generator_G_P_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="carry_look_a_head_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carry_look_a_head_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="generator_g_p_r_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="generator_g_p_r_testbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="half_adder_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1509560357" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1509560357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509575438" xil_pn:in_ck="-2963511294223725400" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1509575438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../half_adder/half_adder.vhdl"/>
      <outfile xil_pn:name="Carry_Look_A-head.vhd"/>
      <outfile xil_pn:name="Carry_Look_A_head_Adder.vhd"/>
      <outfile xil_pn:name="Carry_Look_A_head_adder_testbench.vhd"/>
      <outfile xil_pn:name="Generator_G_P.vhd"/>
      <outfile xil_pn:name="carry_look_a_head_testbench.vhd"/>
      <outfile xil_pn:name="generator_g_p_r_testbench.vhd"/>
      <outfile xil_pn:name="half_adder_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1509575438" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4840647217318614906" xil_pn:start_ts="1509575438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509575438" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2633618862379237372" xil_pn:start_ts="1509575438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509560357" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3009167966338852325" xil_pn:start_ts="1509560357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509575438" xil_pn:in_ck="-2963511294223725400" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1509575438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../half_adder/half_adder.vhdl"/>
      <outfile xil_pn:name="Carry_Look_A-head.vhd"/>
      <outfile xil_pn:name="Carry_Look_A_head_Adder.vhd"/>
      <outfile xil_pn:name="Carry_Look_A_head_adder_testbench.vhd"/>
      <outfile xil_pn:name="Generator_G_P.vhd"/>
      <outfile xil_pn:name="carry_look_a_head_testbench.vhd"/>
      <outfile xil_pn:name="generator_g_p_r_testbench.vhd"/>
      <outfile xil_pn:name="half_adder_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1509575440" xil_pn:in_ck="-2963511294223725400" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4767303918529612630" xil_pn:start_ts="1509575438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="Carry_Look_A_head_adder_testbench_beh.prj"/>
      <outfile xil_pn:name="Carry_Look_A_head_adder_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1509575441" xil_pn:in_ck="-6226606263867682" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5425588357732520451" xil_pn:start_ts="1509575440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Carry_Look_A_head_adder_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
