----------------------------------------------------------------------------------
-- Engineer: Tyler Thompson
-- Create Date: 09/10/2018 11:43:54 AM
-- Project Name: Lab2 - Task2
----------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Four_Bit_Adder is
    Port ( 
        input_a0, input_a1, input_a2, input_a3, input_b0, input_b1, input_b2, input_b3, carry_in : in STD_LOGIC;
        sum0, sum1, sum2, sum3, carry_out : out STD_LOGIC
    );
end Four_Bit_Adder;

architecture Behavioral of Four_Bit_Adder is
begin


end Behavioral;
