{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695548575645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695548575659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 11:42:55 2023 " "Processing started: Sun Sep 24 11:42:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695548575659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695548575659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fct_compas -c fct_compas " "Command: quartus_map --read_settings_files=on --write_settings_files=off fct_compas -c fct_compas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695548575659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695548576580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695548576580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_fre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_fre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_fre-Behavioral " "Found design unit 1: div_fre-Behavioral" {  } { { "div_fre.vhd" "" { Text "C:/Users/abdel/Desktop/BE_VHDL_23_G19/fct_compas/div_fre.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695548593394 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_fre " "Found entity 1: div_fre" {  } { { "div_fre.vhd" "" { Text "C:/Users/abdel/Desktop/BE_VHDL_23_G19/fct_compas/div_fre.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695548593394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695548593394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fct_compas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fct_compas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fct_compas " "Found entity 1: fct_compas" {  } { { "fct_compas.bdf" "" { Schematic "C:/Users/abdel/Desktop/BE_VHDL_23_G19/fct_compas/fct_compas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695548593402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695548593402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "det_front.vhd 2 1 " "Found 2 design units, including 1 entities, in source file det_front.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 det_front-detc " "Found design unit 1: det_front-detc" {  } { { "det_front.vhd" "" { Text "C:/Users/abdel/Desktop/BE_VHDL_23_G19/fct_compas/det_front.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695548593415 ""} { "Info" "ISGN_ENTITY_NAME" "1 det_front " "Found entity 1: det_front" {  } { { "det_front.vhd" "" { Text "C:/Users/abdel/Desktop/BE_VHDL_23_G19/fct_compas/det_front.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695548593415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695548593415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compas-behavior " "Found design unit 1: compas-behavior" {  } { { "compas.vhd" "" { Text "C:/Users/abdel/Desktop/BE_VHDL_23_G19/fct_compas/compas.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695548593422 ""} { "Info" "ISGN_ENTITY_NAME" "1 compas " "Found entity 1: compas" {  } { { "compas.vhd" "" { Text "C:/Users/abdel/Desktop/BE_VHDL_23_G19/fct_compas/compas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695548593422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695548593422 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "div_fre work " "Can't compile duplicate declarations of entity \"div_fre\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "div_fre div_fre.vhd work " "Instance could be entity \"div_fre\" in file div_fre.vhd compiled in library work" {  } { { "div_fre.vhd" "" { Text "C:/Users/abdel/Desktop/BE_VHDL_23_G19/fct_compas/div_fre.vhd" 6 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1695548593427 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "div_fre div_fre.bdf work " "Instance could be entity \"div_fre\" in file div_fre.bdf compiled in library work" {  } { { "div_fre.bdf" "" { Schematic "C:/Users/abdel/Desktop/BE_VHDL_23_G19/fct_compas/div_fre.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1695548593427 ""}  } { { "div_fre.bdf" "" { Schematic "C:/Users/abdel/Desktop/BE_VHDL_23_G19/fct_compas/div_fre.bdf" { } } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695548593427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_fre.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div_fre.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695548593427 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695548593622 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 24 11:43:13 2023 " "Processing ended: Sun Sep 24 11:43:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695548593622 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695548593622 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695548593622 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695548593622 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695548594272 ""}
