# This file was auto-generated using the python script process_xdc.py
# The script has as input the original constraints. Pinout info is extracted from
# Trenz pinout sheet (obtained from https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Pinout) 
# into csv files with the C-PIN, C-NAME, FPGA Pin Name, and Module Net Name columns.
# Obs.: Column order is not important, but names need to be strictly followed.
#
# Constraints ported from TE0808_REV02.csv to TE0803_REV02.csv.
#
# Script author: Tomas P. Correa
# Date: check GIT repo


# Port D4_OUT[0] = B26_L3_N (J3:32)
set_property PACKAGE_PIN A13 [get_ports D4_OUT[0]]
set_property PULLDOWN true [get_ports D4_OUT[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[0]]

# Port D4_OUT[1] = B26_L9_N (J3:31)
set_property PACKAGE_PIN G14 [get_ports D4_OUT[1]]
set_property PULLDOWN true [get_ports D4_OUT[1]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[1]]

# Port D4_OUT[2] = B25_L11_P (J3:28)
set_property PACKAGE_PIN A12 [get_ports D4_OUT[2]]
set_property PULLDOWN true [get_ports D4_OUT[2]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[2]]

# Port D4_OUT[3] = B25_L5_P (J3:27)
set_property PACKAGE_PIN G11 [get_ports D4_OUT[3]]
set_property PULLDOWN true [get_ports D4_OUT[3]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[3]]

# Port D4_OUT[4] = B25_L11_N (J3:26)
set_property PACKAGE_PIN A11 [get_ports D4_OUT[4]]
set_property PULLDOWN true [get_ports D4_OUT[4]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[4]]

# Port D4_OUT[5] = B25_L5_N (J3:25)
set_property PACKAGE_PIN F10 [get_ports D4_OUT[5]]
set_property PULLDOWN true [get_ports D4_OUT[5]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[5]]

# Port D4_OUT[6] = B25_L10_P (J3:24)
set_property PACKAGE_PIN B11 [get_ports D4_OUT[6]]
set_property PULLDOWN true [get_ports D4_OUT[6]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[6]]

# Port D4_OUT[7] = B25_L1_P (J3:23)
set_property PACKAGE_PIN J11 [get_ports D4_OUT[7]]
set_property PULLDOWN true [get_ports D4_OUT[7]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[7]]

# Port D4_OUT[8] = B25_L10_N (J3:22)
set_property PACKAGE_PIN A10 [get_ports D4_OUT[8]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[8]]

# Port D4_OUT[9] = B25_L1_N (J3:21)
set_property PACKAGE_PIN J10 [get_ports D4_OUT[9]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[9]]

# Port D4_OUT[10] = B25_L6_P (J3:20)
set_property PACKAGE_PIN F12 [get_ports D4_OUT[10]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[10]]

# Port D4_OUT[11] = B25_L2_P (J3:19)
set_property PACKAGE_PIN K13 [get_ports D4_OUT[11]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[11]]

# Port D4_OUT[12] = B25_L6_N (J3:18)
set_property PACKAGE_PIN F11 [get_ports D4_OUT[12]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[12]]

# Port D4_OUT[13] = B25_L2_N (J3:17)
set_property PACKAGE_PIN K12 [get_ports D4_OUT[13]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[13]]

# Port D4_OUT[14] = B25_L4_P (J3:14)
set_property PACKAGE_PIN J12 [get_ports D4_OUT[14]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[14]]

# Port D4_OUT[15] = B25_L12_P (J3:13)
set_property PACKAGE_PIN D12 [get_ports D4_OUT[15]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[15]]

# Port D4_OUT[16] = B25_L4_N (J3:12)
set_property PACKAGE_PIN H12 [get_ports D4_OUT[16]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[16]]

# Port D4_OUT[17] = B25_L12_N (J3:11)
set_property PACKAGE_PIN C12 [get_ports D4_OUT[17]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[17]]

# Port D4_OUT[18] = B25_L3_P (J3:10)
set_property PACKAGE_PIN H11 [get_ports D4_OUT[18]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[18]]

# Port D4_OUT[19] = B25_L9_P (J3:9)
set_property PACKAGE_PIN C11 [get_ports D4_OUT[19]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[19]]

# Port D4_OUT[20] = B25_L3_N (J3:8)
set_property PACKAGE_PIN G10 [get_ports D4_OUT[20]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[20]]

# Port D4_OUT[21] = B25_L9_N (J3:7)
set_property PACKAGE_PIN B10 [get_ports D4_OUT[21]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[21]]

# Port D4_OUT[22] = B25_L8_P (J3:6)
set_property PACKAGE_PIN E12 [get_ports D4_OUT[22]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[22]]

# Port D4_OUT[23] = B25_L7_P (J3:5)
set_property PACKAGE_PIN E10 [get_ports D4_OUT[23]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[23]]

# Port D4_OUT[24] = B26_L2_P (J3:38)
set_property PACKAGE_PIN B14 [get_ports D4_OUT[24]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[24]]

# Port D4_OUT[25] = B26_L4_P (J3:37)
set_property PACKAGE_PIN C14 [get_ports D4_OUT[25]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT[25]]

# Port D4_OUT_26[0] = B26_L2_N (J3:36)
set_property PACKAGE_PIN A14 [get_ports D4_OUT_26[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT_26[0]]

# Port D4_OUT_27[0] = B26_L4_N (J3:35)
set_property PACKAGE_PIN C13 [get_ports D4_OUT_27[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT_27[0]]

# Port D4_OUT_28[0] = B26_L3_P (J3:34)
set_property PACKAGE_PIN B13 [get_ports D4_OUT_28[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT_28[0]]

# Port D4_OUT_29[0] = B26_L9_P (J3:33)
set_property PACKAGE_PIN G15 [get_ports D4_OUT_29[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D4_OUT_29[0]]

