{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719431596619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719431596624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 16:53:16 2024 " "Processing started: Wed Jun 26 16:53:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719431596624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719431596624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control -c control " "Command: quartus_map --read_settings_files=on --write_settings_files=off control -c control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719431596624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719431597216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719431597216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719431609845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719431609845 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_TB.v(25) " "Verilog HDL warning at control_TB.v(25): extended using \"x\" or \"z\"" {  } { { "control_TB.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control_TB.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1719431609853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_TB " "Found entity 1: control_TB" {  } { { "control_TB.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719431609861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719431609861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719431609936 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "codOperation control.v(27) " "Verilog HDL Always Construct warning at control.v(27): variable \"codOperation\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1719431609952 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(38) " "Verilog HDL assignment warning at control.v(38): truncated value with size 5 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719431609954 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(39) " "Verilog HDL assignment warning at control.v(39): truncated value with size 5 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719431609954 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(40) " "Verilog HDL assignment warning at control.v(40): truncated value with size 5 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719431609954 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(53) " "Verilog HDL assignment warning at control.v(53): truncated value with size 5 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719431609955 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(54) " "Verilog HDL assignment warning at control.v(54): truncated value with size 5 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719431609955 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(55) " "Verilog HDL assignment warning at control.v(55): truncated value with size 5 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719431609955 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(60) " "Verilog HDL assignment warning at control.v(60): truncated value with size 5 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719431609955 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(61) " "Verilog HDL assignment warning at control.v(61): truncated value with size 5 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719431609955 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(62) " "Verilog HDL assignment warning at control.v(62): truncated value with size 5 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719431609956 "|control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "codFunction control.v(64) " "Verilog HDL Always Construct warning at control.v(64): variable \"codFunction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1719431609956 "|control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(64) " "Verilog HDL Case Statement warning at control.v(64): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 64 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1719431609956 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectMux01 control.v(25) " "Verilog HDL Always Construct warning at control.v(25): inferring latch(es) for variable \"selectMux01\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719431609956 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectMux02 control.v(25) " "Verilog HDL Always Construct warning at control.v(25): inferring latch(es) for variable \"selectMux02\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719431609956 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectMux03 control.v(25) " "Verilog HDL Always Construct warning at control.v(25): inferring latch(es) for variable \"selectMux03\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719431609959 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectALU control.v(25) " "Verilog HDL Always Construct warning at control.v(25): inferring latch(es) for variable \"selectALU\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719431609959 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "weRAM control.v(25) " "Verilog HDL Always Construct warning at control.v(25): inferring latch(es) for variable \"weRAM\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719431609959 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "weRegFile control.v(25) " "Verilog HDL Always Construct warning at control.v(25): inferring latch(es) for variable \"weRegFile\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719431609959 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "startMultiplicador control.v(25) " "Verilog HDL Always Construct warning at control.v(25): inferring latch(es) for variable \"startMultiplicador\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719431609959 "|control"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719431610928 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/output_files/control.map.smsg " "Generated suppressed messages file C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/output_files/control.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719431611477 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719431611717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719431611717 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instructionIn\[6\] " "No output dependent on input pin \"instructionIn\[6\]\"" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719431611816 "|control|instructionIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instructionIn\[7\] " "No output dependent on input pin \"instructionIn\[7\]\"" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719431611816 "|control|instructionIn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instructionIn\[8\] " "No output dependent on input pin \"instructionIn\[8\]\"" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719431611816 "|control|instructionIn[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instructionIn\[9\] " "No output dependent on input pin \"instructionIn\[9\]\"" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719431611816 "|control|instructionIn[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instructionIn\[10\] " "No output dependent on input pin \"instructionIn\[10\]\"" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719431611816 "|control|instructionIn[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instructionIn\[15\] " "No output dependent on input pin \"instructionIn\[15\]\"" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719431611816 "|control|instructionIn[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instructionIn\[20\] " "No output dependent on input pin \"instructionIn\[20\]\"" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719431611816 "|control|instructionIn[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instructionIn\[25\] " "No output dependent on input pin \"instructionIn\[25\]\"" {  } { { "control.v" "" { Text "C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/MIPS_CPU_DIGITAL/Control/control.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719431611816 "|control|instructionIn[25]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1719431611816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719431611818 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719431611818 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719431611818 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719431611818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719431611834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 16:53:31 2024 " "Processing ended: Wed Jun 26 16:53:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719431611834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719431611834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719431611834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719431611834 ""}
