Analysis & Synthesis Status : Successful - Sun Mar 10 15:51:48 2024
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : course_work
Top-level Entity Name : principal
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 338
    Dedicated logic registers : 282
Total registers : 282
Total pins : 90
Total virtual pins : 0
Total block memory bits : 61,440
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
