
Exemplo-Bot-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006de8  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406de8  00406de8  00016de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000088c  20000000  00406df0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000004a8  2000088c  0040767c  0002088c  2**2
                  ALLOC
  4 .stack        00003004  20000d34  00407b24  0002088c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0002088c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000208b6  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000d1f2  00000000  00000000  0002090f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001e3c  00000000  00000000  0002db01  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000009c0  00000000  00000000  0002f93d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000988  00000000  00000000  000302fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00014c05  00000000  00000000  00030c85  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000b6ca  00000000  00000000  0004588a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000596bf  00000000  00000000  00050f54  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001ea0  00000000  00000000  000aa614  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00005de4  00000000  00000000  000ac4b4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003d38 	.word	0x20003d38
  400004:	00401309 	.word	0x00401309
  400008:	00401305 	.word	0x00401305
  40000c:	00401305 	.word	0x00401305
  400010:	00401305 	.word	0x00401305
  400014:	00401305 	.word	0x00401305
  400018:	00401305 	.word	0x00401305
	...
  40002c:	00401305 	.word	0x00401305
  400030:	00401305 	.word	0x00401305
  400034:	00000000 	.word	0x00000000
  400038:	00401305 	.word	0x00401305
  40003c:	00401305 	.word	0x00401305
  400040:	00401305 	.word	0x00401305
  400044:	00401305 	.word	0x00401305
  400048:	00401305 	.word	0x00401305
  40004c:	00401305 	.word	0x00401305
  400050:	00401305 	.word	0x00401305
  400054:	00401305 	.word	0x00401305
  400058:	00401305 	.word	0x00401305
  40005c:	00401305 	.word	0x00401305
  400060:	00401305 	.word	0x00401305
  400064:	00401305 	.word	0x00401305
  400068:	00000000 	.word	0x00000000
  40006c:	00401189 	.word	0x00401189
  400070:	0040119d 	.word	0x0040119d
  400074:	004011b1 	.word	0x004011b1
  400078:	00401305 	.word	0x00401305
  40007c:	00401305 	.word	0x00401305
	...
  400088:	00401305 	.word	0x00401305
  40008c:	00401305 	.word	0x00401305
  400090:	00401305 	.word	0x00401305
  400094:	00401305 	.word	0x00401305
  400098:	00401305 	.word	0x00401305
  40009c:	004017b9 	.word	0x004017b9
  4000a0:	00401305 	.word	0x00401305
  4000a4:	00401305 	.word	0x00401305
  4000a8:	00401305 	.word	0x00401305
  4000ac:	00401305 	.word	0x00401305
  4000b0:	00401305 	.word	0x00401305
  4000b4:	004015a9 	.word	0x004015a9
  4000b8:	00401305 	.word	0x00401305
  4000bc:	00401305 	.word	0x00401305
  4000c0:	00401305 	.word	0x00401305
  4000c4:	00401305 	.word	0x00401305
  4000c8:	00401305 	.word	0x00401305

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000088c 	.word	0x2000088c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00406df0 	.word	0x00406df0

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4908      	ldr	r1, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4808      	ldr	r0, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	20000890 	.word	0x20000890
  40011c:	00406df0 	.word	0x00406df0
  400120:	00406df0 	.word	0x00406df0
  400124:	00000000 	.word	0x00000000

00400128 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400128:	b470      	push	{r4, r5, r6}
  40012a:	b083      	sub	sp, #12
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  40012c:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400130:	2810      	cmp	r0, #16
  400132:	bf28      	it	cs
  400134:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400136:	2800      	cmp	r0, #0
  400138:	bf08      	it	eq
  40013a:	2001      	moveq	r0, #1
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  40013c:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40013e:	4e10      	ldr	r6, [pc, #64]	; (400180 <aat31xx_set_backlight+0x58>)
  400140:	f44f 5500 	mov.w	r5, #8192	; 0x2000
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400144:	2418      	movs	r4, #24
  400146:	6375      	str	r5, [r6, #52]	; 0x34
  400148:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  40014a:	9b01      	ldr	r3, [sp, #4]
  40014c:	1e5a      	subs	r2, r3, #1
  40014e:	9201      	str	r2, [sp, #4]
  400150:	2b00      	cmp	r3, #0
  400152:	d1fa      	bne.n	40014a <aat31xx_set_backlight+0x22>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400154:	6335      	str	r5, [r6, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400156:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400158:	9b01      	ldr	r3, [sp, #4]
  40015a:	1e5a      	subs	r2, r3, #1
  40015c:	9201      	str	r2, [sp, #4]
  40015e:	2b00      	cmp	r3, #0
  400160:	d1fa      	bne.n	400158 <aat31xx_set_backlight+0x30>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  400162:	3101      	adds	r1, #1
  400164:	4281      	cmp	r1, r0
  400166:	d3ee      	bcc.n	400146 <aat31xx_set_backlight+0x1e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  400168:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40016c:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  40016e:	9b01      	ldr	r3, [sp, #4]
  400170:	1e5a      	subs	r2, r3, #1
  400172:	9201      	str	r2, [sp, #4]
  400174:	2b00      	cmp	r3, #0
  400176:	d1fa      	bne.n	40016e <aat31xx_set_backlight+0x46>
	}
}
  400178:	b003      	add	sp, #12
  40017a:	bc70      	pop	{r4, r5, r6}
  40017c:	4770      	bx	lr
  40017e:	bf00      	nop
  400180:	400e1200 	.word	0x400e1200

00400184 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400184:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400186:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40018a:	4b06      	ldr	r3, [pc, #24]	; (4001a4 <aat31xx_disable_backlight+0x20>)
  40018c:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  40018e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400192:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400194:	9b01      	ldr	r3, [sp, #4]
  400196:	1e5a      	subs	r2, r3, #1
  400198:	9201      	str	r2, [sp, #4]
  40019a:	2b00      	cmp	r3, #0
  40019c:	d1fa      	bne.n	400194 <aat31xx_disable_backlight+0x10>
	}
}
  40019e:	b002      	add	sp, #8
  4001a0:	4770      	bx	lr
  4001a2:	bf00      	nop
  4001a4:	400e1200 	.word	0x400e1200

004001a8 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  4001a8:	0109      	lsls	r1, r1, #4
  4001aa:	5042      	str	r2, [r0, r1]
  4001ac:	4770      	bx	lr
  4001ae:	bf00      	nop

004001b0 <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  4001b0:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4001b4:	604a      	str	r2, [r1, #4]
  4001b6:	4770      	bx	lr

004001b8 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  4001b8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4001bc:	608a      	str	r2, [r1, #8]
  4001be:	4770      	bx	lr

004001c0 <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  4001c0:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4001c4:	60ca      	str	r2, [r1, #12]
  4001c6:	4770      	bx	lr

004001c8 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4001c8:	4b0a      	ldr	r3, [pc, #40]	; (4001f4 <ili93xx_write_ram_prepare+0x2c>)
  4001ca:	781b      	ldrb	r3, [r3, #0]
  4001cc:	2b01      	cmp	r3, #1
  4001ce:	d106      	bne.n	4001de <ili93xx_write_ram_prepare+0x16>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4001d0:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4001d4:	2200      	movs	r2, #0
  4001d6:	701a      	strb	r2, [r3, #0]
  4001d8:	2222      	movs	r2, #34	; 0x22
  4001da:	701a      	strb	r2, [r3, #0]
  4001dc:	4770      	bx	lr
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4001de:	2b02      	cmp	r3, #2
  4001e0:	d107      	bne.n	4001f2 <ili93xx_write_ram_prepare+0x2a>
  4001e2:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4001e6:	222c      	movs	r2, #44	; 0x2c
  4001e8:	701a      	strb	r2, [r3, #0]
  4001ea:	2200      	movs	r2, #0
  4001ec:	701a      	strb	r2, [r3, #0]
  4001ee:	223c      	movs	r2, #60	; 0x3c
  4001f0:	701a      	strb	r2, [r3, #0]
  4001f2:	4770      	bx	lr
  4001f4:	20000c68 	.word	0x20000c68

004001f8 <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  4001f8:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4001fc:	4b03      	ldr	r3, [pc, #12]	; (40020c <ili93xx_write_ram+0x14>)
  4001fe:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  400200:	f3c0 2207 	ubfx	r2, r0, #8, #8
  400204:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  400206:	b2c0      	uxtb	r0, r0
  400208:	7018      	strb	r0, [r3, #0]
  40020a:	4770      	bx	lr
  40020c:	61000002 	.word	0x61000002

00400210 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  400210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400214:	4607      	mov	r7, r0
  400216:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400218:	f031 0907 	bics.w	r9, r1, #7
  40021c:	d018      	beq.n	400250 <ili93xx_write_ram_buffer+0x40>
  40021e:	4604      	mov	r4, r0
  400220:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400222:	4d12      	ldr	r5, [pc, #72]	; (40026c <ili93xx_write_ram_buffer+0x5c>)
  400224:	f857 0026 	ldr.w	r0, [r7, r6, lsl #2]
  400228:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  40022a:	6860      	ldr	r0, [r4, #4]
  40022c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  40022e:	68a0      	ldr	r0, [r4, #8]
  400230:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  400232:	68e0      	ldr	r0, [r4, #12]
  400234:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400236:	6920      	ldr	r0, [r4, #16]
  400238:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  40023a:	6960      	ldr	r0, [r4, #20]
  40023c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  40023e:	69a0      	ldr	r0, [r4, #24]
  400240:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400242:	69e0      	ldr	r0, [r4, #28]
  400244:	47a8      	blx	r5
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400246:	3608      	adds	r6, #8
  400248:	3420      	adds	r4, #32
  40024a:	454e      	cmp	r6, r9
  40024c:	d3ea      	bcc.n	400224 <ili93xx_write_ram_buffer+0x14>
  40024e:	e000      	b.n	400252 <ili93xx_write_ram_buffer+0x42>
  400250:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400252:	45b0      	cmp	r8, r6
  400254:	d908      	bls.n	400268 <ili93xx_write_ram_buffer+0x58>
  400256:	eb07 0486 	add.w	r4, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  40025a:	4d04      	ldr	r5, [pc, #16]	; (40026c <ili93xx_write_ram_buffer+0x5c>)
  40025c:	f854 0b04 	ldr.w	r0, [r4], #4
  400260:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400262:	3601      	adds	r6, #1
  400264:	45b0      	cmp	r8, r6
  400266:	d8f9      	bhi.n	40025c <ili93xx_write_ram_buffer+0x4c>
  400268:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40026c:	004001f9 	.word	0x004001f9

00400270 <ili93xx_write_register_word>:
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400270:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400274:	2200      	movs	r2, #0
  400276:	701a      	strb	r2, [r3, #0]
  400278:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  40027a:	0a0a      	lsrs	r2, r1, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40027c:	3302      	adds	r3, #2
  40027e:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  400280:	b2c9      	uxtb	r1, r1
  400282:	7019      	strb	r1, [r3, #0]
  400284:	4770      	bx	lr
  400286:	bf00      	nop

00400288 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400288:	b410      	push	{r4}
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40028a:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40028e:	2400      	movs	r4, #0
  400290:	701c      	strb	r4, [r3, #0]
  400292:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400294:	b14a      	cbz	r2, 4002aa <ili93xx_write_register+0x22>
  400296:	1e4b      	subs	r3, r1, #1
  400298:	1e50      	subs	r0, r2, #1
  40029a:	fa51 f180 	uxtab	r1, r1, r0
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40029e:	4804      	ldr	r0, [pc, #16]	; (4002b0 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  4002a0:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  4002a4:	7002      	strb	r2, [r0, #0]
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002a6:	428b      	cmp	r3, r1
  4002a8:	d1fa      	bne.n	4002a0 <ili93xx_write_register+0x18>
		LCD_WD(p_data[i]);
	}
}
  4002aa:	bc10      	pop	{r4}
  4002ac:	4770      	bx	lr
  4002ae:	bf00      	nop
  4002b0:	61000002 	.word	0x61000002

004002b4 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  4002b4:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4002b6:	2300      	movs	r3, #0
  4002b8:	9301      	str	r3, [sp, #4]
  4002ba:	9b01      	ldr	r3, [sp, #4]
  4002bc:	4298      	cmp	r0, r3
  4002be:	d911      	bls.n	4002e4 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  4002c0:	2100      	movs	r1, #0
  4002c2:	4a09      	ldr	r2, [pc, #36]	; (4002e8 <ili93xx_delay+0x34>)
  4002c4:	9101      	str	r1, [sp, #4]
  4002c6:	9b01      	ldr	r3, [sp, #4]
  4002c8:	4293      	cmp	r3, r2
  4002ca:	d805      	bhi.n	4002d8 <ili93xx_delay+0x24>
  4002cc:	9b01      	ldr	r3, [sp, #4]
  4002ce:	3301      	adds	r3, #1
  4002d0:	9301      	str	r3, [sp, #4]
  4002d2:	9b01      	ldr	r3, [sp, #4]
  4002d4:	4293      	cmp	r3, r2
  4002d6:	d9f9      	bls.n	4002cc <ili93xx_delay+0x18>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4002d8:	9b01      	ldr	r3, [sp, #4]
  4002da:	3301      	adds	r3, #1
  4002dc:	9301      	str	r3, [sp, #4]
  4002de:	9b01      	ldr	r3, [sp, #4]
  4002e0:	4283      	cmp	r3, r0
  4002e2:	d3ef      	bcc.n	4002c4 <ili93xx_delay+0x10>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  4002e4:	b002      	add	sp, #8
  4002e6:	4770      	bx	lr
  4002e8:	0001869f 	.word	0x0001869f

004002ec <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4002ec:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  4002ee:	4c15      	ldr	r4, [pc, #84]	; (400344 <ili93xx_check_box_coordinates+0x58>)
  4002f0:	6824      	ldr	r4, [r4, #0]
  4002f2:	6805      	ldr	r5, [r0, #0]
  4002f4:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  4002f6:	bf24      	itt	cs
  4002f8:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4002fc:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  4002fe:	6815      	ldr	r5, [r2, #0]
  400300:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400302:	bf9c      	itt	ls
  400304:	f104 34ff 	addls.w	r4, r4, #4294967295
  400308:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  40030a:	4c0f      	ldr	r4, [pc, #60]	; (400348 <ili93xx_check_box_coordinates+0x5c>)
  40030c:	6824      	ldr	r4, [r4, #0]
  40030e:	680d      	ldr	r5, [r1, #0]
  400310:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400312:	bf24      	itt	cs
  400314:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400318:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  40031a:	681d      	ldr	r5, [r3, #0]
  40031c:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  40031e:	bf9c      	itt	ls
  400320:	f104 34ff 	addls.w	r4, r4, #4294967295
  400324:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400326:	6804      	ldr	r4, [r0, #0]
  400328:	6815      	ldr	r5, [r2, #0]
  40032a:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  40032c:	bf84      	itt	hi
  40032e:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  400330:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400332:	680a      	ldr	r2, [r1, #0]
  400334:	6818      	ldr	r0, [r3, #0]
  400336:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400338:	bf84      	itt	hi
  40033a:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  40033c:	601a      	strhi	r2, [r3, #0]
	}
}
  40033e:	bc30      	pop	{r4, r5}
  400340:	4770      	bx	lr
  400342:	bf00      	nop
  400344:	2000000c 	.word	0x2000000c
  400348:	20000010 	.word	0x20000010

0040034c <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  40034c:	b082      	sub	sp, #8
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40034e:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400352:	2200      	movs	r2, #0
  400354:	701a      	strb	r2, [r3, #0]
  400356:	22d3      	movs	r2, #211	; 0xd3
  400358:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  40035a:	3302      	adds	r3, #2
  40035c:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  40035e:	f88d 2000 	strb.w	r2, [sp]
  400362:	781a      	ldrb	r2, [r3, #0]
  400364:	f88d 2001 	strb.w	r2, [sp, #1]
  400368:	781a      	ldrb	r2, [r3, #0]
  40036a:	f88d 2002 	strb.w	r2, [sp, #2]
  40036e:	781b      	ldrb	r3, [r3, #0]
  400370:	b2db      	uxtb	r3, r3
  400372:	f88d 3003 	strb.w	r3, [sp, #3]

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];

	if (chipid == ILI9341_DEVICE_CODE) {
  400376:	b2d2      	uxtb	r2, r2
  400378:	eb03 2302 	add.w	r3, r3, r2, lsl #8
  40037c:	b29b      	uxth	r3, r3
  40037e:	f249 3241 	movw	r2, #37697	; 0x9341
  400382:	4293      	cmp	r3, r2
  400384:	d104      	bne.n	400390 <ili93xx_device_type_identify+0x44>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400386:	2202      	movs	r2, #2
  400388:	4b0e      	ldr	r3, [pc, #56]	; (4003c4 <ili93xx_device_type_identify+0x78>)
  40038a:	701a      	strb	r2, [r3, #0]
		return 0;
  40038c:	2000      	movs	r0, #0
  40038e:	e017      	b.n	4003c0 <ili93xx_device_type_identify+0x74>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400390:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400394:	2200      	movs	r2, #0
  400396:	701a      	strb	r2, [r3, #0]
  400398:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  40039a:	3302      	adds	r3, #2
  40039c:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  40039e:	f88d 2000 	strb.w	r2, [sp]
  4003a2:	781b      	ldrb	r3, [r3, #0]
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
	if (chipid == ILI9325_DEVICE_CODE) {
  4003a4:	b2d2      	uxtb	r2, r2
  4003a6:	eb03 2302 	add.w	r3, r3, r2, lsl #8
  4003aa:	b29b      	uxth	r3, r3
  4003ac:	f249 3225 	movw	r2, #37669	; 0x9325
  4003b0:	4293      	cmp	r3, r2
  4003b2:	d104      	bne.n	4003be <ili93xx_device_type_identify+0x72>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  4003b4:	2201      	movs	r2, #1
  4003b6:	4b03      	ldr	r3, [pc, #12]	; (4003c4 <ili93xx_device_type_identify+0x78>)
  4003b8:	701a      	strb	r2, [r3, #0]
		return 0;
  4003ba:	2000      	movs	r0, #0
  4003bc:	e000      	b.n	4003c0 <ili93xx_device_type_identify+0x74>
	}

	return 1;
  4003be:	2001      	movs	r0, #1
}
  4003c0:	b002      	add	sp, #8
  4003c2:	4770      	bx	lr
  4003c4:	20000c68 	.word	0x20000c68

004003c8 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  4003c8:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4003ca:	4b09      	ldr	r3, [pc, #36]	; (4003f0 <ili93xx_display_on+0x28>)
  4003cc:	781b      	ldrb	r3, [r3, #0]
  4003ce:	2b01      	cmp	r3, #1
  4003d0:	d105      	bne.n	4003de <ili93xx_display_on+0x16>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  4003d2:	f240 1133 	movw	r1, #307	; 0x133
  4003d6:	2007      	movs	r0, #7
  4003d8:	4b06      	ldr	r3, [pc, #24]	; (4003f4 <ili93xx_display_on+0x2c>)
  4003da:	4798      	blx	r3
  4003dc:	bd08      	pop	{r3, pc}
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4003de:	2b02      	cmp	r3, #2
  4003e0:	d104      	bne.n	4003ec <ili93xx_display_on+0x24>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  4003e2:	2200      	movs	r2, #0
  4003e4:	4611      	mov	r1, r2
  4003e6:	2029      	movs	r0, #41	; 0x29
  4003e8:	4b03      	ldr	r3, [pc, #12]	; (4003f8 <ili93xx_display_on+0x30>)
  4003ea:	4798      	blx	r3
  4003ec:	bd08      	pop	{r3, pc}
  4003ee:	bf00      	nop
  4003f0:	20000c68 	.word	0x20000c68
  4003f4:	00400271 	.word	0x00400271
  4003f8:	00400289 	.word	0x00400289

004003fc <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  4003fc:	4a04      	ldr	r2, [pc, #16]	; (400410 <ili93xx_set_foreground_color+0x14>)
  4003fe:	1f13      	subs	r3, r2, #4
  400400:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  400404:	f843 0f04 	str.w	r0, [r3, #4]!
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400408:	4293      	cmp	r3, r2
  40040a:	d1fb      	bne.n	400404 <ili93xx_set_foreground_color+0x8>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  40040c:	4770      	bx	lr
  40040e:	bf00      	nop
  400410:	200008a8 	.word	0x200008a8

00400414 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400418:	b082      	sub	sp, #8
  40041a:	460c      	mov	r4, r1
  40041c:	4617      	mov	r7, r2
  40041e:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400420:	4b23      	ldr	r3, [pc, #140]	; (4004b0 <ili93xx_set_window+0x9c>)
  400422:	781b      	ldrb	r3, [r3, #0]
  400424:	2b01      	cmp	r3, #1
  400426:	d114      	bne.n	400452 <ili93xx_set_window+0x3e>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  400428:	b285      	uxth	r5, r0
  40042a:	4629      	mov	r1, r5
  40042c:	2050      	movs	r0, #80	; 0x50
  40042e:	f8df 8088 	ldr.w	r8, [pc, #136]	; 4004b8 <ili93xx_set_window+0xa4>
  400432:	47c0      	blx	r8
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  400434:	1e78      	subs	r0, r7, #1
  400436:	1829      	adds	r1, r5, r0
  400438:	b289      	uxth	r1, r1
  40043a:	2051      	movs	r0, #81	; 0x51
  40043c:	47c0      	blx	r8
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  40043e:	b2a4      	uxth	r4, r4
  400440:	4621      	mov	r1, r4
  400442:	2052      	movs	r0, #82	; 0x52
  400444:	47c0      	blx	r8
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  400446:	1e71      	subs	r1, r6, #1
  400448:	4421      	add	r1, r4
  40044a:	b289      	uxth	r1, r1
  40044c:	2053      	movs	r0, #83	; 0x53
  40044e:	47c0      	blx	r8
  400450:	e02a      	b.n	4004a8 <ili93xx_set_window+0x94>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400452:	2b02      	cmp	r3, #2
  400454:	d128      	bne.n	4004a8 <ili93xx_set_window+0x94>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  400456:	0a03      	lsrs	r3, r0, #8
  400458:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  40045c:	b2c3      	uxtb	r3, r0
  40045e:	f88d 3005 	strb.w	r3, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  400462:	3a01      	subs	r2, #1
  400464:	4410      	add	r0, r2
  400466:	0a00      	lsrs	r0, r0, #8
  400468:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  40046c:	4617      	mov	r7, r2
  40046e:	441f      	add	r7, r3
  400470:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  400474:	2204      	movs	r2, #4
  400476:	eb0d 0102 	add.w	r1, sp, r2
  40047a:	202a      	movs	r0, #42	; 0x2a
  40047c:	4d0d      	ldr	r5, [pc, #52]	; (4004b4 <ili93xx_set_window+0xa0>)
  40047e:	47a8      	blx	r5
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  400480:	0a23      	lsrs	r3, r4, #8
  400482:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  400486:	b2e3      	uxtb	r3, r4
  400488:	f88d 3005 	strb.w	r3, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  40048c:	1e72      	subs	r2, r6, #1
  40048e:	4414      	add	r4, r2
  400490:	0a24      	lsrs	r4, r4, #8
  400492:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  400496:	4616      	mov	r6, r2
  400498:	441e      	add	r6, r3
  40049a:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  40049e:	2204      	movs	r2, #4
  4004a0:	eb0d 0102 	add.w	r1, sp, r2
  4004a4:	202b      	movs	r0, #43	; 0x2b
  4004a6:	47a8      	blx	r5
				       paratable, 4);
	}
}
  4004a8:	b002      	add	sp, #8
  4004aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4004ae:	bf00      	nop
  4004b0:	20000c68 	.word	0x20000c68
  4004b4:	00400289 	.word	0x00400289
  4004b8:	00400271 	.word	0x00400271

004004bc <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  4004bc:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004be:	4b06      	ldr	r3, [pc, #24]	; (4004d8 <ili93xx_set_cursor_position+0x1c>)
  4004c0:	781b      	ldrb	r3, [r3, #0]
  4004c2:	2b01      	cmp	r3, #1
  4004c4:	d107      	bne.n	4004d6 <ili93xx_set_cursor_position+0x1a>
  4004c6:	460c      	mov	r4, r1
  4004c8:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  4004ca:	2020      	movs	r0, #32
  4004cc:	4d03      	ldr	r5, [pc, #12]	; (4004dc <ili93xx_set_cursor_position+0x20>)
  4004ce:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  4004d0:	4621      	mov	r1, r4
  4004d2:	2021      	movs	r0, #33	; 0x21
  4004d4:	47a8      	blx	r5
  4004d6:	bd38      	pop	{r3, r4, r5, pc}
  4004d8:	20000c68 	.word	0x20000c68
  4004dc:	00400271 	.word	0x00400271

004004e0 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  4004e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4004e4:	b083      	sub	sp, #12
  4004e6:	4606      	mov	r6, r0
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  4004e8:	4bac      	ldr	r3, [pc, #688]	; (40079c <ili93xx_init+0x2bc>)
  4004ea:	4798      	blx	r3
  4004ec:	2800      	cmp	r0, #0
  4004ee:	f040 814f 	bne.w	400790 <ili93xx_init+0x2b0>
		return 1;
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  4004f2:	22f0      	movs	r2, #240	; 0xf0
  4004f4:	4baa      	ldr	r3, [pc, #680]	; (4007a0 <ili93xx_init+0x2c0>)
  4004f6:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  4004f8:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4004fc:	4ba9      	ldr	r3, [pc, #676]	; (4007a4 <ili93xx_init+0x2c4>)
  4004fe:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400500:	4ba9      	ldr	r3, [pc, #676]	; (4007a8 <ili93xx_init+0x2c8>)
  400502:	781b      	ldrb	r3, [r3, #0]
  400504:	2b01      	cmp	r3, #1
  400506:	f040 80b1 	bne.w	40066c <ili93xx_init+0x18c>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  40050a:	2133      	movs	r1, #51	; 0x33
  40050c:	2007      	movs	r0, #7
  40050e:	4ca7      	ldr	r4, [pc, #668]	; (4007ac <ili93xx_init+0x2cc>)
  400510:	47a0      	blx	r4
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400512:	2100      	movs	r1, #0
  400514:	2010      	movs	r0, #16
  400516:	47a0      	blx	r4
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400518:	2101      	movs	r1, #1
  40051a:	2000      	movs	r0, #0
  40051c:	47a0      	blx	r4
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  40051e:	f44f 7180 	mov.w	r1, #256	; 0x100
  400522:	2001      	movs	r0, #1
  400524:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  400526:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  40052a:	2002      	movs	r0, #2
  40052c:	47a0      	blx	r4
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  40052e:	2100      	movs	r1, #0
  400530:	2004      	movs	r0, #4
  400532:	47a0      	blx	r4
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400534:	f240 2107 	movw	r1, #519	; 0x207
  400538:	2008      	movs	r0, #8
  40053a:	47a0      	blx	r4
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  40053c:	2100      	movs	r1, #0
  40053e:	2009      	movs	r0, #9
  400540:	47a0      	blx	r4
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400542:	2100      	movs	r1, #0
  400544:	200a      	movs	r0, #10
  400546:	47a0      	blx	r4
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400548:	2100      	movs	r1, #0
  40054a:	200c      	movs	r0, #12
  40054c:	47a0      	blx	r4
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  40054e:	2100      	movs	r1, #0
  400550:	200d      	movs	r0, #13
  400552:	47a0      	blx	r4
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400554:	2100      	movs	r1, #0
  400556:	200f      	movs	r0, #15
  400558:	47a0      	blx	r4
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40055a:	2100      	movs	r1, #0
  40055c:	2010      	movs	r0, #16
  40055e:	47a0      	blx	r4

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400560:	2100      	movs	r1, #0
  400562:	2011      	movs	r0, #17
  400564:	47a0      	blx	r4
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  400566:	2100      	movs	r1, #0
  400568:	2012      	movs	r0, #18
  40056a:	47a0      	blx	r4
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  40056c:	2100      	movs	r1, #0
  40056e:	2013      	movs	r0, #19
  400570:	47a0      	blx	r4
		ili93xx_delay(200);
  400572:	20c8      	movs	r0, #200	; 0xc8
  400574:	4d8e      	ldr	r5, [pc, #568]	; (4007b0 <ili93xx_init+0x2d0>)
  400576:	47a8      	blx	r5

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400578:	f241 2190 	movw	r1, #4752	; 0x1290
  40057c:	2010      	movs	r0, #16
  40057e:	47a0      	blx	r4

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400580:	f240 2127 	movw	r1, #551	; 0x227
  400584:	2011      	movs	r0, #17
  400586:	47a0      	blx	r4
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  400588:	2032      	movs	r0, #50	; 0x32
  40058a:	47a8      	blx	r5
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  40058c:	211b      	movs	r1, #27
  40058e:	2012      	movs	r0, #18
  400590:	47a0      	blx	r4
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  400592:	2032      	movs	r0, #50	; 0x32
  400594:	47a8      	blx	r5
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  400596:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  40059a:	2013      	movs	r0, #19
  40059c:	47a0      	blx	r4
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  40059e:	2119      	movs	r1, #25
  4005a0:	2029      	movs	r0, #41	; 0x29
  4005a2:	47a0      	blx	r4
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  4005a4:	210d      	movs	r1, #13
  4005a6:	202b      	movs	r0, #43	; 0x2b
  4005a8:	47a0      	blx	r4
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  4005aa:	2032      	movs	r0, #50	; 0x32
  4005ac:	47a8      	blx	r5

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  4005ae:	2100      	movs	r1, #0
  4005b0:	2030      	movs	r0, #48	; 0x30
  4005b2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  4005b4:	f44f 7101 	mov.w	r1, #516	; 0x204
  4005b8:	2031      	movs	r0, #49	; 0x31
  4005ba:	47a0      	blx	r4
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  4005bc:	f44f 7100 	mov.w	r1, #512	; 0x200
  4005c0:	2032      	movs	r0, #50	; 0x32
  4005c2:	47a0      	blx	r4
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  4005c4:	2107      	movs	r1, #7
  4005c6:	2035      	movs	r0, #53	; 0x35
  4005c8:	47a0      	blx	r4
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  4005ca:	f241 4104 	movw	r1, #5124	; 0x1404
  4005ce:	2036      	movs	r0, #54	; 0x36
  4005d0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  4005d2:	f240 7105 	movw	r1, #1797	; 0x705
  4005d6:	2037      	movs	r0, #55	; 0x37
  4005d8:	47a0      	blx	r4
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  4005da:	f240 3105 	movw	r1, #773	; 0x305
  4005de:	2038      	movs	r0, #56	; 0x38
  4005e0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  4005e2:	f240 7107 	movw	r1, #1799	; 0x707
  4005e6:	2039      	movs	r0, #57	; 0x39
  4005e8:	47a0      	blx	r4
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  4005ea:	f240 7101 	movw	r1, #1793	; 0x701
  4005ee:	203c      	movs	r0, #60	; 0x3c
  4005f0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  4005f2:	210e      	movs	r1, #14
  4005f4:	203d      	movs	r0, #61	; 0x3d
  4005f6:	47a0      	blx	r4
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  4005f8:	f24d 0110 	movw	r1, #53264	; 0xd010
  4005fc:	2003      	movs	r0, #3
  4005fe:	47a0      	blx	r4
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400600:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400604:	2060      	movs	r0, #96	; 0x60
  400606:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400608:	2101      	movs	r1, #1
  40060a:	2061      	movs	r0, #97	; 0x61
  40060c:	47a0      	blx	r4
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  40060e:	2100      	movs	r1, #0
  400610:	206a      	movs	r0, #106	; 0x6a
  400612:	47a0      	blx	r4
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400614:	2100      	movs	r1, #0
  400616:	2080      	movs	r0, #128	; 0x80
  400618:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  40061a:	2100      	movs	r1, #0
  40061c:	2081      	movs	r0, #129	; 0x81
  40061e:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400620:	2100      	movs	r1, #0
  400622:	2082      	movs	r0, #130	; 0x82
  400624:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  400626:	2100      	movs	r1, #0
  400628:	2083      	movs	r0, #131	; 0x83
  40062a:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  40062c:	2100      	movs	r1, #0
  40062e:	2084      	movs	r0, #132	; 0x84
  400630:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  400632:	2100      	movs	r1, #0
  400634:	2085      	movs	r0, #133	; 0x85
  400636:	47a0      	blx	r4
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400638:	2110      	movs	r1, #16
  40063a:	2090      	movs	r0, #144	; 0x90
  40063c:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  40063e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400642:	2092      	movs	r0, #146	; 0x92
  400644:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400646:	f44f 7188 	mov.w	r1, #272	; 0x110
  40064a:	2095      	movs	r0, #149	; 0x95
  40064c:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40064e:	6873      	ldr	r3, [r6, #4]
  400650:	6832      	ldr	r2, [r6, #0]
  400652:	2100      	movs	r1, #0
  400654:	4608      	mov	r0, r1
  400656:	4c57      	ldr	r4, [pc, #348]	; (4007b4 <ili93xx_init+0x2d4>)
  400658:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  40065a:	68b0      	ldr	r0, [r6, #8]
  40065c:	4b56      	ldr	r3, [pc, #344]	; (4007b8 <ili93xx_init+0x2d8>)
  40065e:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400660:	2100      	movs	r1, #0
  400662:	4608      	mov	r0, r1
  400664:	4b55      	ldr	r3, [pc, #340]	; (4007bc <ili93xx_init+0x2dc>)
  400666:	4798      	blx	r3
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  400668:	2000      	movs	r0, #0
  40066a:	e094      	b.n	400796 <ili93xx_init+0x2b6>
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
		ili93xx_set_foreground_color(p_opt->foreground_color);
		ili93xx_set_cursor_position(0, 0);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40066c:	2b02      	cmp	r3, #2
  40066e:	f040 8091 	bne.w	400794 <ili93xx_init+0x2b4>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  400672:	2339      	movs	r3, #57	; 0x39
  400674:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  400678:	232c      	movs	r3, #44	; 0x2c
  40067a:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  40067e:	2400      	movs	r4, #0
  400680:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  400684:	2334      	movs	r3, #52	; 0x34
  400686:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  40068a:	2702      	movs	r7, #2
  40068c:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400690:	2205      	movs	r2, #5
  400692:	4669      	mov	r1, sp
  400694:	20cb      	movs	r0, #203	; 0xcb
  400696:	4d4a      	ldr	r5, [pc, #296]	; (4007c0 <ili93xx_init+0x2e0>)
  400698:	47a8      	blx	r5

		/** power control B configuration */
		paratable[0] = 0;
  40069a:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  40069e:	23aa      	movs	r3, #170	; 0xaa
  4006a0:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  4006a4:	23b0      	movs	r3, #176	; 0xb0
  4006a6:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  4006aa:	2203      	movs	r2, #3
  4006ac:	4669      	mov	r1, sp
  4006ae:	20cf      	movs	r0, #207	; 0xcf
  4006b0:	47a8      	blx	r5

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  4006b2:	2330      	movs	r3, #48	; 0x30
  4006b4:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  4006b8:	2201      	movs	r2, #1
  4006ba:	4669      	mov	r1, sp
  4006bc:	20f7      	movs	r0, #247	; 0xf7
  4006be:	47a8      	blx	r5
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  4006c0:	2325      	movs	r3, #37	; 0x25
  4006c2:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  4006c6:	2201      	movs	r2, #1
  4006c8:	4669      	mov	r1, sp
  4006ca:	20c0      	movs	r0, #192	; 0xc0
  4006cc:	47a8      	blx	r5

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  4006ce:	f04f 0911 	mov.w	r9, #17
  4006d2:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  4006d6:	2201      	movs	r2, #1
  4006d8:	4669      	mov	r1, sp
  4006da:	20c1      	movs	r0, #193	; 0xc1
  4006dc:	47a8      	blx	r5

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  4006de:	235c      	movs	r3, #92	; 0x5c
  4006e0:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  4006e4:	234c      	movs	r3, #76	; 0x4c
  4006e6:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  4006ea:	463a      	mov	r2, r7
  4006ec:	4669      	mov	r1, sp
  4006ee:	20c5      	movs	r0, #197	; 0xc5
  4006f0:	47a8      	blx	r5

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  4006f2:	2394      	movs	r3, #148	; 0x94
  4006f4:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  4006f8:	2201      	movs	r2, #1
  4006fa:	4669      	mov	r1, sp
  4006fc:	20c7      	movs	r0, #199	; 0xc7
  4006fe:	47a8      	blx	r5

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  400700:	2385      	movs	r3, #133	; 0x85
  400702:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  400706:	f04f 0801 	mov.w	r8, #1
  40070a:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  40070e:	2378      	movs	r3, #120	; 0x78
  400710:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400714:	2203      	movs	r2, #3
  400716:	4669      	mov	r1, sp
  400718:	20e8      	movs	r0, #232	; 0xe8
  40071a:	47a8      	blx	r5

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  40071c:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  400720:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400724:	463a      	mov	r2, r7
  400726:	4669      	mov	r1, sp
  400728:	20ea      	movs	r0, #234	; 0xea
  40072a:	47a8      	blx	r5

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  40072c:	2348      	movs	r3, #72	; 0x48
  40072e:	f88d 3000 	strb.w	r3, [sp]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400732:	4642      	mov	r2, r8
  400734:	4669      	mov	r1, sp
  400736:	2036      	movs	r0, #54	; 0x36
  400738:	47a8      	blx	r5
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  40073a:	2306      	movs	r3, #6
  40073c:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400740:	4642      	mov	r2, r8
  400742:	4669      	mov	r1, sp
  400744:	203a      	movs	r0, #58	; 0x3a
  400746:	47a8      	blx	r5

		/** Display Function Control */
		paratable[0] = 0x02;
  400748:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  40074c:	2382      	movs	r3, #130	; 0x82
  40074e:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  400752:	2327      	movs	r3, #39	; 0x27
  400754:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  400758:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  40075c:	2204      	movs	r2, #4
  40075e:	4669      	mov	r1, sp
  400760:	20b6      	movs	r0, #182	; 0xb6
  400762:	47a8      	blx	r5
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400764:	6873      	ldr	r3, [r6, #4]
  400766:	6832      	ldr	r2, [r6, #0]
  400768:	4621      	mov	r1, r4
  40076a:	4620      	mov	r0, r4
  40076c:	4f11      	ldr	r7, [pc, #68]	; (4007b4 <ili93xx_init+0x2d4>)
  40076e:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400770:	68b0      	ldr	r0, [r6, #8]
  400772:	4b11      	ldr	r3, [pc, #68]	; (4007b8 <ili93xx_init+0x2d8>)
  400774:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400776:	4622      	mov	r2, r4
  400778:	4669      	mov	r1, sp
  40077a:	4648      	mov	r0, r9
  40077c:	47a8      	blx	r5
		ili93xx_delay(10);
  40077e:	200a      	movs	r0, #10
  400780:	4b0b      	ldr	r3, [pc, #44]	; (4007b0 <ili93xx_init+0x2d0>)
  400782:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400784:	4622      	mov	r2, r4
  400786:	4669      	mov	r1, sp
  400788:	2029      	movs	r0, #41	; 0x29
  40078a:	47a8      	blx	r5
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  40078c:	4620      	mov	r0, r4
  40078e:	e002      	b.n	400796 <ili93xx_init+0x2b6>
{
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
		return 1;
  400790:	2001      	movs	r0, #1
  400792:	e000      	b.n	400796 <ili93xx_init+0x2b6>
		ili93xx_delay(10);
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  400794:	2001      	movs	r0, #1
	}

	return 0;
}
  400796:	b003      	add	sp, #12
  400798:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40079c:	0040034d 	.word	0x0040034d
  4007a0:	2000000c 	.word	0x2000000c
  4007a4:	20000010 	.word	0x20000010
  4007a8:	20000c68 	.word	0x20000c68
  4007ac:	00400271 	.word	0x00400271
  4007b0:	004002b5 	.word	0x004002b5
  4007b4:	00400415 	.word	0x00400415
  4007b8:	004003fd 	.word	0x004003fd
  4007bc:	004004bd 	.word	0x004004bd
  4007c0:	00400289 	.word	0x00400289

004007c4 <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  4007c4:	b510      	push	{r4, lr}
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  4007c6:	4b16      	ldr	r3, [pc, #88]	; (400820 <ili93xx_draw_pixel+0x5c>)
  4007c8:	681b      	ldr	r3, [r3, #0]
  4007ca:	4283      	cmp	r3, r0
  4007cc:	d921      	bls.n	400812 <ili93xx_draw_pixel+0x4e>
  4007ce:	4b15      	ldr	r3, [pc, #84]	; (400824 <ili93xx_draw_pixel+0x60>)
  4007d0:	681b      	ldr	r3, [r3, #0]
  4007d2:	428b      	cmp	r3, r1
  4007d4:	d91f      	bls.n	400816 <ili93xx_draw_pixel+0x52>
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4007d6:	4b14      	ldr	r3, [pc, #80]	; (400828 <ili93xx_draw_pixel+0x64>)
  4007d8:	781b      	ldrb	r3, [r3, #0]
  4007da:	2b01      	cmp	r3, #1
  4007dc:	d10b      	bne.n	4007f6 <ili93xx_draw_pixel+0x32>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  4007de:	b289      	uxth	r1, r1
  4007e0:	b280      	uxth	r0, r0
  4007e2:	4b12      	ldr	r3, [pc, #72]	; (40082c <ili93xx_draw_pixel+0x68>)
  4007e4:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4007e6:	4b12      	ldr	r3, [pc, #72]	; (400830 <ili93xx_draw_pixel+0x6c>)
  4007e8:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4007ea:	4b12      	ldr	r3, [pc, #72]	; (400834 <ili93xx_draw_pixel+0x70>)
  4007ec:	6818      	ldr	r0, [r3, #0]
  4007ee:	4b12      	ldr	r3, [pc, #72]	; (400838 <ili93xx_draw_pixel+0x74>)
  4007f0:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  4007f2:	2000      	movs	r0, #0
  4007f4:	bd10      	pop	{r4, pc}
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4007f6:	2b02      	cmp	r3, #2
  4007f8:	d10f      	bne.n	40081a <ili93xx_draw_pixel+0x56>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  4007fa:	2300      	movs	r3, #0
  4007fc:	461a      	mov	r2, r3
  4007fe:	4c0f      	ldr	r4, [pc, #60]	; (40083c <ili93xx_draw_pixel+0x78>)
  400800:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  400802:	4b0b      	ldr	r3, [pc, #44]	; (400830 <ili93xx_draw_pixel+0x6c>)
  400804:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400806:	4b0b      	ldr	r3, [pc, #44]	; (400834 <ili93xx_draw_pixel+0x70>)
  400808:	6818      	ldr	r0, [r3, #0]
  40080a:	4b0b      	ldr	r3, [pc, #44]	; (400838 <ili93xx_draw_pixel+0x74>)
  40080c:	4798      	blx	r3
	}

	return 0;
  40080e:	2000      	movs	r0, #0
  400810:	bd10      	pop	{r4, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
		return 1;
  400812:	2001      	movs	r0, #1
  400814:	bd10      	pop	{r4, pc}
  400816:	2001      	movs	r0, #1
  400818:	bd10      	pop	{r4, pc}
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  40081a:	2000      	movs	r0, #0
}
  40081c:	bd10      	pop	{r4, pc}
  40081e:	bf00      	nop
  400820:	2000000c 	.word	0x2000000c
  400824:	20000010 	.word	0x20000010
  400828:	20000c68 	.word	0x20000c68
  40082c:	004004bd 	.word	0x004004bd
  400830:	004001c9 	.word	0x004001c9
  400834:	200008a8 	.word	0x200008a8
  400838:	004001f9 	.word	0x004001f9
  40083c:	00400415 	.word	0x00400415

00400840 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400844:	b084      	sub	sp, #16
  400846:	9003      	str	r0, [sp, #12]
  400848:	9102      	str	r1, [sp, #8]
  40084a:	9201      	str	r2, [sp, #4]
  40084c:	aa04      	add	r2, sp, #16
  40084e:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400852:	4613      	mov	r3, r2
  400854:	aa01      	add	r2, sp, #4
  400856:	a902      	add	r1, sp, #8
  400858:	a803      	add	r0, sp, #12
  40085a:	4c21      	ldr	r4, [pc, #132]	; (4008e0 <ili93xx_draw_filled_rectangle+0xa0>)
  40085c:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40085e:	9803      	ldr	r0, [sp, #12]
			(ul_y2 - ul_y1) + 1);
  400860:	9902      	ldr	r1, [sp, #8]

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  400862:	9b00      	ldr	r3, [sp, #0]
  400864:	3301      	adds	r3, #1
  400866:	9a01      	ldr	r2, [sp, #4]
  400868:	3201      	adds	r2, #1
  40086a:	1a5b      	subs	r3, r3, r1
  40086c:	1a12      	subs	r2, r2, r0
  40086e:	4c1d      	ldr	r4, [pc, #116]	; (4008e4 <ili93xx_draw_filled_rectangle+0xa4>)
  400870:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  400872:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400876:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  40087a:	4b1b      	ldr	r3, [pc, #108]	; (4008e8 <ili93xx_draw_filled_rectangle+0xa8>)
  40087c:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  40087e:	4b1b      	ldr	r3, [pc, #108]	; (4008ec <ili93xx_draw_filled_rectangle+0xac>)
  400880:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400882:	9a03      	ldr	r2, [sp, #12]
  400884:	9b01      	ldr	r3, [sp, #4]
  400886:	1a9a      	subs	r2, r3, r2
  400888:	9b00      	ldr	r3, [sp, #0]
  40088a:	f103 0801 	add.w	r8, r3, #1
  40088e:	9b02      	ldr	r3, [sp, #8]
  400890:	ebc3 0808 	rsb	r8, r3, r8
  400894:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400898:	4c15      	ldr	r4, [pc, #84]	; (4008f0 <ili93xx_draw_filled_rectangle+0xb0>)
  40089a:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  40089e:	09e4      	lsrs	r4, r4, #7
  4008a0:	d007      	beq.n	4008b2 <ili93xx_draw_filled_rectangle+0x72>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008a2:	4f14      	ldr	r7, [pc, #80]	; (4008f4 <ili93xx_draw_filled_rectangle+0xb4>)
  4008a4:	26f0      	movs	r6, #240	; 0xf0
  4008a6:	4d14      	ldr	r5, [pc, #80]	; (4008f8 <ili93xx_draw_filled_rectangle+0xb8>)
  4008a8:	4631      	mov	r1, r6
  4008aa:	4638      	mov	r0, r7
  4008ac:	47a8      	blx	r5

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  4008ae:	3c01      	subs	r4, #1
  4008b0:	d1fa      	bne.n	4008a8 <ili93xx_draw_filled_rectangle+0x68>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008b2:	490f      	ldr	r1, [pc, #60]	; (4008f0 <ili93xx_draw_filled_rectangle+0xb0>)
  4008b4:	fba1 3108 	umull	r3, r1, r1, r8
  4008b8:	09c9      	lsrs	r1, r1, #7
  4008ba:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  4008be:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  4008c2:	480c      	ldr	r0, [pc, #48]	; (4008f4 <ili93xx_draw_filled_rectangle+0xb4>)
  4008c4:	4b0c      	ldr	r3, [pc, #48]	; (4008f8 <ili93xx_draw_filled_rectangle+0xb8>)
  4008c6:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  4008c8:	4b0c      	ldr	r3, [pc, #48]	; (4008fc <ili93xx_draw_filled_rectangle+0xbc>)
  4008ca:	681b      	ldr	r3, [r3, #0]
  4008cc:	4a0c      	ldr	r2, [pc, #48]	; (400900 <ili93xx_draw_filled_rectangle+0xc0>)
  4008ce:	6812      	ldr	r2, [r2, #0]
  4008d0:	2100      	movs	r1, #0
  4008d2:	4608      	mov	r0, r1
  4008d4:	4c03      	ldr	r4, [pc, #12]	; (4008e4 <ili93xx_draw_filled_rectangle+0xa4>)
  4008d6:	47a0      	blx	r4
}
  4008d8:	b004      	add	sp, #16
  4008da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4008de:	bf00      	nop
  4008e0:	004002ed 	.word	0x004002ed
  4008e4:	00400415 	.word	0x00400415
  4008e8:	004004bd 	.word	0x004004bd
  4008ec:	004001c9 	.word	0x004001c9
  4008f0:	88888889 	.word	0x88888889
  4008f4:	200008a8 	.word	0x200008a8
  4008f8:	00400211 	.word	0x00400211
  4008fc:	20000010 	.word	0x20000010
  400900:	2000000c 	.word	0x2000000c

00400904 <ili93xx_draw_line>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line end.
 */
void ili93xx_draw_line(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400908:	b083      	sub	sp, #12
  40090a:	4606      	mov	r6, r0
  40090c:	4688      	mov	r8, r1
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
  40090e:	4299      	cmp	r1, r3
  400910:	d001      	beq.n	400916 <ili93xx_draw_line+0x12>
  400912:	4290      	cmp	r0, r2
  400914:	d104      	bne.n	400920 <ili93xx_draw_line+0x1c>
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
  400916:	4641      	mov	r1, r8
  400918:	4630      	mov	r0, r6
  40091a:	4c2c      	ldr	r4, [pc, #176]	; (4009cc <ili93xx_draw_line+0xc8>)
  40091c:	47a0      	blx	r4
  40091e:	e051      	b.n	4009c4 <ili93xx_draw_line+0xc0>
	int dx, dy;
	int i;
	int xinc, yinc, cumul;
	int x, y;

	x = ul_x1;
  400920:	4681      	mov	r9, r0
	y = ul_y1;
  400922:	460f      	mov	r7, r1
	dx = ul_x2 - ul_x1;
  400924:	1a12      	subs	r2, r2, r0
	dy = ul_y2 - ul_y1;
  400926:	1a5b      	subs	r3, r3, r1
	xinc = (dx > 0) ? 1 : -1;
  400928:	2a00      	cmp	r2, #0
  40092a:	bfcc      	ite	gt
  40092c:	2101      	movgt	r1, #1
  40092e:	f04f 31ff 	movle.w	r1, #4294967295
  400932:	9100      	str	r1, [sp, #0]
	yinc = (dy > 0) ? 1 : -1;
  400934:	2b00      	cmp	r3, #0
  400936:	bfcc      	ite	gt
  400938:	2001      	movgt	r0, #1
  40093a:	f04f 30ff 	movle.w	r0, #4294967295
  40093e:	9001      	str	r0, [sp, #4]
	dx = abs(ul_x2 - ul_x1);
  400940:	ea82 75e2 	eor.w	r5, r2, r2, asr #31
  400944:	eba5 75e2 	sub.w	r5, r5, r2, asr #31
	dy = abs(ul_y2 - ul_y1);
  400948:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
  40094c:	eba4 74e3 	sub.w	r4, r4, r3, asr #31

	ili93xx_draw_pixel(x, y);
  400950:	4641      	mov	r1, r8
  400952:	4630      	mov	r0, r6
  400954:	4b1e      	ldr	r3, [pc, #120]	; (4009d0 <ili93xx_draw_line+0xcc>)
  400956:	4798      	blx	r3

	if (dx > dy) {
  400958:	42a5      	cmp	r5, r4
  40095a:	dd1a      	ble.n	400992 <ili93xx_draw_line+0x8e>
		cumul = dx >> 1;
  40095c:	ea4f 0865 	mov.w	r8, r5, asr #1

		for (i = 1; i <= dx; i++) {
  400960:	2d00      	cmp	r5, #0
  400962:	dd2f      	ble.n	4009c4 <ili93xx_draw_line+0xc0>
  400964:	9900      	ldr	r1, [sp, #0]
  400966:	4689      	mov	r9, r1
  400968:	440e      	add	r6, r1
  40096a:	f04f 0a01 	mov.w	sl, #1
			if (cumul >= dx) {
				cumul -= dx;
				y += yinc;
			}

			ili93xx_draw_pixel(x, y);
  40096e:	f8df b060 	ldr.w	fp, [pc, #96]	; 4009d0 <ili93xx_draw_line+0xcc>
	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
			x += xinc;
			cumul += dy;
  400972:	44a0      	add	r8, r4

			if (cumul >= dx) {
  400974:	4545      	cmp	r5, r8
  400976:	dc03      	bgt.n	400980 <ili93xx_draw_line+0x7c>
				cumul -= dx;
  400978:	ebc5 0808 	rsb	r8, r5, r8
				y += yinc;
  40097c:	9b01      	ldr	r3, [sp, #4]
  40097e:	441f      	add	r7, r3
			}

			ili93xx_draw_pixel(x, y);
  400980:	4639      	mov	r1, r7
  400982:	4630      	mov	r0, r6
  400984:	47d8      	blx	fp
	ili93xx_draw_pixel(x, y);

	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
  400986:	f10a 0a01 	add.w	sl, sl, #1
  40098a:	444e      	add	r6, r9
  40098c:	4555      	cmp	r5, sl
  40098e:	daf0      	bge.n	400972 <ili93xx_draw_line+0x6e>
  400990:	e018      	b.n	4009c4 <ili93xx_draw_line+0xc0>
			}

			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;
  400992:	1067      	asrs	r7, r4, #1

		for (i = 1; i <= dy; i++) {
  400994:	2c00      	cmp	r4, #0
  400996:	dd15      	ble.n	4009c4 <ili93xx_draw_line+0xc0>
  400998:	9b01      	ldr	r3, [sp, #4]
  40099a:	469b      	mov	fp, r3
  40099c:	4443      	add	r3, r8
  40099e:	461e      	mov	r6, r3
  4009a0:	f04f 0801 	mov.w	r8, #1
			if (cumul >= dy) {
				cumul -= dy;
				x += xinc;
			}

			ili93xx_draw_pixel(x, y);
  4009a4:	f8df a028 	ldr.w	sl, [pc, #40]	; 4009d0 <ili93xx_draw_line+0xcc>
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
			y += yinc;
			cumul += dx;
  4009a8:	442f      	add	r7, r5

			if (cumul >= dy) {
  4009aa:	42bc      	cmp	r4, r7
  4009ac:	dc02      	bgt.n	4009b4 <ili93xx_draw_line+0xb0>
				cumul -= dy;
  4009ae:	1b3f      	subs	r7, r7, r4
				x += xinc;
  4009b0:	9b00      	ldr	r3, [sp, #0]
  4009b2:	4499      	add	r9, r3
			}

			ili93xx_draw_pixel(x, y);
  4009b4:	4631      	mov	r1, r6
  4009b6:	4648      	mov	r0, r9
  4009b8:	47d0      	blx	sl
			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
  4009ba:	f108 0801 	add.w	r8, r8, #1
  4009be:	445e      	add	r6, fp
  4009c0:	4544      	cmp	r4, r8
  4009c2:	daf1      	bge.n	4009a8 <ili93xx_draw_line+0xa4>
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
	} else {
		ili93xx_draw_line_bresenham(ul_x1, ul_y1, ul_x2, ul_y2);
	}
}
  4009c4:	b003      	add	sp, #12
  4009c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4009ca:	bf00      	nop
  4009cc:	00400841 	.word	0x00400841
  4009d0:	004007c5 	.word	0x004007c5

004009d4 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  4009d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4009d8:	b085      	sub	sp, #20
  4009da:	9003      	str	r0, [sp, #12]
  4009dc:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4009de:	7813      	ldrb	r3, [r2, #0]
  4009e0:	2b00      	cmp	r3, #0
  4009e2:	d045      	beq.n	400a70 <ili93xx_draw_string+0x9c>
  4009e4:	468a      	mov	sl, r1
  4009e6:	9001      	str	r0, [sp, #4]
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  4009e8:	f8df 8090 	ldr.w	r8, [pc, #144]	; 400a7c <ili93xx_draw_string+0xa8>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  4009ec:	2b0a      	cmp	r3, #10
  4009ee:	d104      	bne.n	4009fa <ili93xx_draw_string+0x26>
			ul_y += gfont.height + 2;
  4009f0:	f10a 0a10 	add.w	sl, sl, #16
			ul_x = xorg;
  4009f4:	9b03      	ldr	r3, [sp, #12]
  4009f6:	9301      	str	r3, [sp, #4]
  4009f8:	e034      	b.n	400a64 <ili93xx_draw_string+0x90>
  4009fa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4009fe:	4e1e      	ldr	r6, [pc, #120]	; (400a78 <ili93xx_draw_string+0xa4>)
  400a00:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  400a04:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400a08:	9f01      	ldr	r7, [sp, #4]
  400a0a:	463b      	mov	r3, r7
  400a0c:	330a      	adds	r3, #10
  400a0e:	9300      	str	r3, [sp, #0]
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400a10:	f10a 0907 	add.w	r9, sl, #7

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400a14:	2407      	movs	r4, #7
  400a16:	46b3      	mov	fp, r6
  400a18:	465d      	mov	r5, fp
		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400a1a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400a1e:	4123      	asrs	r3, r4
  400a20:	f013 0f01 	tst.w	r3, #1
  400a24:	d003      	beq.n	400a2e <ili93xx_draw_string+0x5a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400a26:	ebc4 0109 	rsb	r1, r4, r9
  400a2a:	4638      	mov	r0, r7
  400a2c:	47c0      	blx	r8
  400a2e:	3c01      	subs	r4, #1

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  400a30:	f1b4 3fff 	cmp.w	r4, #4294967295
  400a34:	d1f0      	bne.n	400a18 <ili93xx_draw_string+0x44>
  400a36:	2407      	movs	r4, #7
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400a38:	f10a 0b0f 	add.w	fp, sl, #15
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400a3c:	782b      	ldrb	r3, [r5, #0]
  400a3e:	4123      	asrs	r3, r4
  400a40:	f013 0f01 	tst.w	r3, #1
  400a44:	d003      	beq.n	400a4e <ili93xx_draw_string+0x7a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400a46:	ebc4 010b 	rsb	r1, r4, fp
  400a4a:	4638      	mov	r0, r7
  400a4c:	47c0      	blx	r8
  400a4e:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400a50:	2c01      	cmp	r4, #1
  400a52:	d1f3      	bne.n	400a3c <ili93xx_draw_string+0x68>
  400a54:	3602      	adds	r6, #2
  400a56:	3701      	adds	r7, #1
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400a58:	9b00      	ldr	r3, [sp, #0]
  400a5a:	42bb      	cmp	r3, r7
  400a5c:	d1da      	bne.n	400a14 <ili93xx_draw_string+0x40>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400a5e:	9b01      	ldr	r3, [sp, #4]
  400a60:	330c      	adds	r3, #12
  400a62:	9301      	str	r3, [sp, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400a64:	9a02      	ldr	r2, [sp, #8]
  400a66:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400a6a:	9202      	str	r2, [sp, #8]
  400a6c:	2b00      	cmp	r3, #0
  400a6e:	d1bd      	bne.n	4009ec <ili93xx_draw_string+0x18>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  400a70:	b005      	add	sp, #20
  400a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400a76:	bf00      	nop
  400a78:	004064b0 	.word	0x004064b0
  400a7c:	004007c5 	.word	0x004007c5

00400a80 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400a80:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400a82:	2401      	movs	r4, #1
  400a84:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  400a86:	2500      	movs	r5, #0
  400a88:	6045      	str	r5, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400a8a:	f240 2402 	movw	r4, #514	; 0x202
  400a8e:	f8c0 4120 	str.w	r4, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  400a92:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400a96:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400a9a:	6844      	ldr	r4, [r0, #4]
  400a9c:	0052      	lsls	r2, r2, #1
  400a9e:	fbb1 f1f2 	udiv	r1, r1, r2
  400aa2:	1e4a      	subs	r2, r1, #1
  400aa4:	0212      	lsls	r2, r2, #8
  400aa6:	b292      	uxth	r2, r2
  400aa8:	4323      	orrs	r3, r4
  400aaa:	431a      	orrs	r2, r3
  400aac:	6042      	str	r2, [r0, #4]
	return 0;
}
  400aae:	4628      	mov	r0, r5
  400ab0:	bc30      	pop	{r4, r5}
  400ab2:	4770      	bx	lr

00400ab4 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  400ab4:	6843      	ldr	r3, [r0, #4]
  400ab6:	01d2      	lsls	r2, r2, #7
  400ab8:	b2d2      	uxtb	r2, r2
  400aba:	4319      	orrs	r1, r3
  400abc:	4311      	orrs	r1, r2
  400abe:	6041      	str	r1, [r0, #4]
  400ac0:	4770      	bx	lr
  400ac2:	bf00      	nop

00400ac4 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400ac4:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400ac6:	6844      	ldr	r4, [r0, #4]
  400ac8:	0609      	lsls	r1, r1, #24
  400aca:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
  400ace:	4322      	orrs	r2, r4
  400ad0:	430a      	orrs	r2, r1
  400ad2:	071b      	lsls	r3, r3, #28
  400ad4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
  400ad8:	4313      	orrs	r3, r2
  400ada:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  400adc:	bc10      	pop	{r4}
  400ade:	4770      	bx	lr

00400ae0 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400ae0:	2302      	movs	r3, #2
  400ae2:	6003      	str	r3, [r0, #0]
  400ae4:	4770      	bx	lr
  400ae6:	bf00      	nop

00400ae8 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400ae8:	2301      	movs	r3, #1
  400aea:	fa03 f101 	lsl.w	r1, r3, r1
  400aee:	6101      	str	r1, [r0, #16]
  400af0:	4770      	bx	lr
  400af2:	bf00      	nop

00400af4 <adc_get_latest_value>:
 *
 * \return ADC latest value.
 */
uint32_t adc_get_latest_value(const Adc *p_adc)
{
	return p_adc->ADC_LCDR;
  400af4:	6a00      	ldr	r0, [r0, #32]
}
  400af6:	4770      	bx	lr

00400af8 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  400af8:	6241      	str	r1, [r0, #36]	; 0x24
  400afa:	4770      	bx	lr

00400afc <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400afc:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400afe:	4770      	bx	lr

00400b00 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400b00:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400b02:	0189      	lsls	r1, r1, #6
  400b04:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400b06:	2402      	movs	r4, #2
  400b08:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400b0a:	f04f 31ff 	mov.w	r1, #4294967295
  400b0e:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400b10:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400b12:	605a      	str	r2, [r3, #4]
}
  400b14:	bc10      	pop	{r4}
  400b16:	4770      	bx	lr

00400b18 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400b18:	0189      	lsls	r1, r1, #6
  400b1a:	2305      	movs	r3, #5
  400b1c:	5043      	str	r3, [r0, r1]
  400b1e:	4770      	bx	lr

00400b20 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400b20:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400b24:	61ca      	str	r2, [r1, #28]
  400b26:	4770      	bx	lr

00400b28 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400b28:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400b2c:	624a      	str	r2, [r1, #36]	; 0x24
  400b2e:	4770      	bx	lr

00400b30 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400b30:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400b34:	6a08      	ldr	r0, [r1, #32]
}
  400b36:	4770      	bx	lr

00400b38 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400b38:	b4f0      	push	{r4, r5, r6, r7}
  400b3a:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400b3c:	2402      	movs	r4, #2
  400b3e:	9401      	str	r4, [sp, #4]
  400b40:	2408      	movs	r4, #8
  400b42:	9402      	str	r4, [sp, #8]
  400b44:	2420      	movs	r4, #32
  400b46:	9403      	str	r4, [sp, #12]
  400b48:	2480      	movs	r4, #128	; 0x80
  400b4a:	9404      	str	r4, [sp, #16]
  400b4c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400b4e:	0be4      	lsrs	r4, r4, #15
  400b50:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400b52:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400b56:	d81c      	bhi.n	400b92 <tc_find_mck_divisor+0x5a>
  400b58:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400b5a:	42a0      	cmp	r0, r4
  400b5c:	d21f      	bcs.n	400b9e <tc_find_mck_divisor+0x66>
  400b5e:	ae01      	add	r6, sp, #4
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400b60:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400b62:	f856 4f04 	ldr.w	r4, [r6, #4]!
  400b66:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400b6a:	0c27      	lsrs	r7, r4, #16
		if (ul_freq > ul_high) {
  400b6c:	4284      	cmp	r4, r0
  400b6e:	d312      	bcc.n	400b96 <tc_find_mck_divisor+0x5e>
			return 0;
		} else if (ul_freq >= ul_low) {
  400b70:	4287      	cmp	r7, r0
  400b72:	d915      	bls.n	400ba0 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400b74:	3501      	adds	r5, #1
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400b76:	2d05      	cmp	r5, #5
  400b78:	d1f3      	bne.n	400b62 <tc_find_mck_divisor+0x2a>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400b7a:	2000      	movs	r0, #0
  400b7c:	e013      	b.n	400ba6 <tc_find_mck_divisor+0x6e>
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
  400b7e:	a906      	add	r1, sp, #24
  400b80:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400b84:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400b88:	6011      	str	r1, [r2, #0]
	}

	if (p_ultcclks) {
  400b8a:	b133      	cbz	r3, 400b9a <tc_find_mck_divisor+0x62>
		*p_ultcclks = ul_index;
  400b8c:	601d      	str	r5, [r3, #0]
	}

	return 1;
  400b8e:	2001      	movs	r0, #1
  400b90:	e009      	b.n	400ba6 <tc_find_mck_divisor+0x6e>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
  400b92:	2000      	movs	r0, #0
  400b94:	e007      	b.n	400ba6 <tc_find_mck_divisor+0x6e>
  400b96:	2000      	movs	r0, #0
  400b98:	e005      	b.n	400ba6 <tc_find_mck_divisor+0x6e>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
  400b9a:	2001      	movs	r0, #1
  400b9c:	e003      	b.n	400ba6 <tc_find_mck_divisor+0x6e>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400b9e:	2500      	movs	r5, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
  400ba0:	2a00      	cmp	r2, #0
  400ba2:	d1ec      	bne.n	400b7e <tc_find_mck_divisor+0x46>
  400ba4:	e7f1      	b.n	400b8a <tc_find_mck_divisor+0x52>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400ba6:	b006      	add	sp, #24
  400ba8:	bcf0      	pop	{r4, r5, r6, r7}
  400baa:	4770      	bx	lr

00400bac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400bac:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400bae:	480e      	ldr	r0, [pc, #56]	; (400be8 <sysclk_init+0x3c>)
  400bb0:	4b0e      	ldr	r3, [pc, #56]	; (400bec <sysclk_init+0x40>)
  400bb2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400bb4:	213e      	movs	r1, #62	; 0x3e
  400bb6:	2000      	movs	r0, #0
  400bb8:	4b0d      	ldr	r3, [pc, #52]	; (400bf0 <sysclk_init+0x44>)
  400bba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400bbc:	4c0d      	ldr	r4, [pc, #52]	; (400bf4 <sysclk_init+0x48>)
  400bbe:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400bc0:	2800      	cmp	r0, #0
  400bc2:	d0fc      	beq.n	400bbe <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400bc4:	4b0c      	ldr	r3, [pc, #48]	; (400bf8 <sysclk_init+0x4c>)
  400bc6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400bc8:	4a0c      	ldr	r2, [pc, #48]	; (400bfc <sysclk_init+0x50>)
  400bca:	4b0d      	ldr	r3, [pc, #52]	; (400c00 <sysclk_init+0x54>)
  400bcc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400bce:	4c0d      	ldr	r4, [pc, #52]	; (400c04 <sysclk_init+0x58>)
  400bd0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400bd2:	2800      	cmp	r0, #0
  400bd4:	d0fc      	beq.n	400bd0 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400bd6:	2010      	movs	r0, #16
  400bd8:	4b0b      	ldr	r3, [pc, #44]	; (400c08 <sysclk_init+0x5c>)
  400bda:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400bdc:	4b0b      	ldr	r3, [pc, #44]	; (400c0c <sysclk_init+0x60>)
  400bde:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400be0:	4801      	ldr	r0, [pc, #4]	; (400be8 <sysclk_init+0x3c>)
  400be2:	4b02      	ldr	r3, [pc, #8]	; (400bec <sysclk_init+0x40>)
  400be4:	4798      	blx	r3
  400be6:	bd10      	pop	{r4, pc}
  400be8:	07270e00 	.word	0x07270e00
  400bec:	004014cd 	.word	0x004014cd
  400bf0:	0040122d 	.word	0x0040122d
  400bf4:	00401281 	.word	0x00401281
  400bf8:	00401291 	.word	0x00401291
  400bfc:	20133f01 	.word	0x20133f01
  400c00:	400e0400 	.word	0x400e0400
  400c04:	004012a1 	.word	0x004012a1
  400c08:	004011c5 	.word	0x004011c5
  400c0c:	004013b9 	.word	0x004013b9

00400c10 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400c10:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400c12:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c16:	4b46      	ldr	r3, [pc, #280]	; (400d30 <board_init+0x120>)
  400c18:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400c1a:	200b      	movs	r0, #11
  400c1c:	4c45      	ldr	r4, [pc, #276]	; (400d34 <board_init+0x124>)
  400c1e:	47a0      	blx	r4
  400c20:	200c      	movs	r0, #12
  400c22:	47a0      	blx	r4
  400c24:	200d      	movs	r0, #13
  400c26:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400c28:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c2c:	2013      	movs	r0, #19
  400c2e:	4c42      	ldr	r4, [pc, #264]	; (400d38 <board_init+0x128>)
  400c30:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400c32:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c36:	2014      	movs	r0, #20
  400c38:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400c3a:	4940      	ldr	r1, [pc, #256]	; (400d3c <board_init+0x12c>)
  400c3c:	2023      	movs	r0, #35	; 0x23
  400c3e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400c40:	493f      	ldr	r1, [pc, #252]	; (400d40 <board_init+0x130>)
  400c42:	204c      	movs	r0, #76	; 0x4c
  400c44:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400c46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400c4a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400c4e:	483d      	ldr	r0, [pc, #244]	; (400d44 <board_init+0x134>)
  400c50:	4b3d      	ldr	r3, [pc, #244]	; (400d48 <board_init+0x138>)
  400c52:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400c54:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c58:	2000      	movs	r0, #0
  400c5a:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400c5c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c60:	2008      	movs	r0, #8
  400c62:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400c64:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c68:	2052      	movs	r0, #82	; 0x52
  400c6a:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400c6c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c70:	200c      	movs	r0, #12
  400c72:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400c74:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c78:	200d      	movs	r0, #13
  400c7a:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400c7c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c80:	200e      	movs	r0, #14
  400c82:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400c84:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c88:	200b      	movs	r0, #11
  400c8a:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400c8c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c90:	2015      	movs	r0, #21
  400c92:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400c94:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c98:	2016      	movs	r0, #22
  400c9a:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400c9c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400ca0:	2017      	movs	r0, #23
  400ca2:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400ca4:	2017      	movs	r0, #23
  400ca6:	4b29      	ldr	r3, [pc, #164]	; (400d4c <board_init+0x13c>)
  400ca8:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400caa:	4d29      	ldr	r5, [pc, #164]	; (400d50 <board_init+0x140>)
  400cac:	4629      	mov	r1, r5
  400cae:	2040      	movs	r0, #64	; 0x40
  400cb0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400cb2:	4629      	mov	r1, r5
  400cb4:	2041      	movs	r0, #65	; 0x41
  400cb6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400cb8:	4629      	mov	r1, r5
  400cba:	2042      	movs	r0, #66	; 0x42
  400cbc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400cbe:	4629      	mov	r1, r5
  400cc0:	2043      	movs	r0, #67	; 0x43
  400cc2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400cc4:	4629      	mov	r1, r5
  400cc6:	2044      	movs	r0, #68	; 0x44
  400cc8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400cca:	4629      	mov	r1, r5
  400ccc:	2045      	movs	r0, #69	; 0x45
  400cce:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400cd0:	4629      	mov	r1, r5
  400cd2:	2046      	movs	r0, #70	; 0x46
  400cd4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400cd6:	4629      	mov	r1, r5
  400cd8:	2047      	movs	r0, #71	; 0x47
  400cda:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400cdc:	4629      	mov	r1, r5
  400cde:	204b      	movs	r0, #75	; 0x4b
  400ce0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400ce2:	4629      	mov	r1, r5
  400ce4:	2048      	movs	r0, #72	; 0x48
  400ce6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400ce8:	4629      	mov	r1, r5
  400cea:	204f      	movs	r0, #79	; 0x4f
  400cec:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400cee:	4629      	mov	r1, r5
  400cf0:	2053      	movs	r0, #83	; 0x53
  400cf2:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400cf4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400cf8:	204d      	movs	r0, #77	; 0x4d
  400cfa:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400cfc:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400d00:	4629      	mov	r1, r5
  400d02:	2010      	movs	r0, #16
  400d04:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400d06:	4629      	mov	r1, r5
  400d08:	2011      	movs	r0, #17
  400d0a:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400d0c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d10:	200c      	movs	r0, #12
  400d12:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400d14:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d18:	200d      	movs	r0, #13
  400d1a:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400d1c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d20:	200e      	movs	r0, #14
  400d22:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400d24:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d28:	200b      	movs	r0, #11
  400d2a:	47a0      	blx	r4
  400d2c:	bd38      	pop	{r3, r4, r5, pc}
  400d2e:	bf00      	nop
  400d30:	400e1450 	.word	0x400e1450
  400d34:	004012b1 	.word	0x004012b1
  400d38:	00400eb5 	.word	0x00400eb5
  400d3c:	28000079 	.word	0x28000079
  400d40:	28000059 	.word	0x28000059
  400d44:	400e0e00 	.word	0x400e0e00
  400d48:	00400fd9 	.word	0x00400fd9
  400d4c:	00400e99 	.word	0x00400e99
  400d50:	08000001 	.word	0x08000001

00400d54 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400d54:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400d58:	0052      	lsls	r2, r2, #1
  400d5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d5e:	fbb3 f2f2 	udiv	r2, r3, r2
  400d62:	3a01      	subs	r2, #1
  400d64:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400d68:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400d6c:	4770      	bx	lr
  400d6e:	bf00      	nop

00400d70 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400d70:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400d72:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400d76:	d02f      	beq.n	400dd8 <pio_set_peripheral+0x68>
  400d78:	d807      	bhi.n	400d8a <pio_set_peripheral+0x1a>
  400d7a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400d7e:	d014      	beq.n	400daa <pio_set_peripheral+0x3a>
  400d80:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400d84:	d01e      	beq.n	400dc4 <pio_set_peripheral+0x54>
  400d86:	b939      	cbnz	r1, 400d98 <pio_set_peripheral+0x28>
  400d88:	4770      	bx	lr
  400d8a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400d8e:	d036      	beq.n	400dfe <pio_set_peripheral+0x8e>
  400d90:	d804      	bhi.n	400d9c <pio_set_peripheral+0x2c>
  400d92:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400d96:	d029      	beq.n	400dec <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400d98:	6042      	str	r2, [r0, #4]
  400d9a:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400d9c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400da0:	d02d      	beq.n	400dfe <pio_set_peripheral+0x8e>
  400da2:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400da6:	d02a      	beq.n	400dfe <pio_set_peripheral+0x8e>
  400da8:	e7f6      	b.n	400d98 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400daa:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dac:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400dae:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400db0:	43d3      	mvns	r3, r2
  400db2:	4021      	ands	r1, r4
  400db4:	4019      	ands	r1, r3
  400db6:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400db8:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400dba:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400dbc:	4021      	ands	r1, r4
  400dbe:	400b      	ands	r3, r1
  400dc0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400dc2:	e01a      	b.n	400dfa <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dc4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400dc6:	4313      	orrs	r3, r2
  400dc8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400dca:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400dcc:	6f43      	ldr	r3, [r0, #116]	; 0x74
  400dce:	400b      	ands	r3, r1
  400dd0:	ea23 0302 	bic.w	r3, r3, r2
  400dd4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400dd6:	e7df      	b.n	400d98 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dd8:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400dda:	6f03      	ldr	r3, [r0, #112]	; 0x70
  400ddc:	400b      	ands	r3, r1
  400dde:	ea23 0302 	bic.w	r3, r3, r2
  400de2:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400de4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400de6:	4313      	orrs	r3, r2
  400de8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400dea:	e7d5      	b.n	400d98 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dec:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400dee:	4313      	orrs	r3, r2
  400df0:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400df2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400df4:	4313      	orrs	r3, r2
  400df6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400df8:	e7ce      	b.n	400d98 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400dfa:	6042      	str	r2, [r0, #4]
}
  400dfc:	bc10      	pop	{r4}
  400dfe:	4770      	bx	lr

00400e00 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400e00:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e02:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400e06:	bf14      	ite	ne
  400e08:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e0a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400e0c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400e10:	bf14      	ite	ne
  400e12:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400e14:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400e16:	f012 0f02 	tst.w	r2, #2
  400e1a:	d002      	beq.n	400e22 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400e1c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400e20:	e004      	b.n	400e2c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400e22:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400e26:	bf18      	it	ne
  400e28:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400e2c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400e2e:	6001      	str	r1, [r0, #0]
  400e30:	4770      	bx	lr
  400e32:	bf00      	nop

00400e34 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400e34:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400e36:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e38:	9c01      	ldr	r4, [sp, #4]
  400e3a:	b10c      	cbz	r4, 400e40 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400e3c:	6641      	str	r1, [r0, #100]	; 0x64
  400e3e:	e000      	b.n	400e42 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e40:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400e42:	b10b      	cbz	r3, 400e48 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400e44:	6501      	str	r1, [r0, #80]	; 0x50
  400e46:	e000      	b.n	400e4a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400e48:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400e4a:	b10a      	cbz	r2, 400e50 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400e4c:	6301      	str	r1, [r0, #48]	; 0x30
  400e4e:	e000      	b.n	400e52 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400e50:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400e52:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400e54:	6001      	str	r1, [r0, #0]
}
  400e56:	bc10      	pop	{r4}
  400e58:	4770      	bx	lr
  400e5a:	bf00      	nop

00400e5c <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400e5c:	f012 0f10 	tst.w	r2, #16
  400e60:	d010      	beq.n	400e84 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400e62:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400e66:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400e6a:	bf14      	ite	ne
  400e6c:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400e70:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400e74:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400e78:	bf14      	ite	ne
  400e7a:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  400e7e:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400e82:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400e84:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400e88:	4770      	bx	lr
  400e8a:	bf00      	nop

00400e8c <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IER = ul_mask;
  400e8c:	6401      	str	r1, [r0, #64]	; 0x40
  400e8e:	4770      	bx	lr

00400e90 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400e90:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400e92:	4770      	bx	lr

00400e94 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400e94:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400e96:	4770      	bx	lr

00400e98 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400e98:	0943      	lsrs	r3, r0, #5
  400e9a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400e9e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400ea2:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400ea4:	f000 001f 	and.w	r0, r0, #31
  400ea8:	2201      	movs	r2, #1
  400eaa:	fa02 f000 	lsl.w	r0, r2, r0
  400eae:	6358      	str	r0, [r3, #52]	; 0x34
  400eb0:	4770      	bx	lr
  400eb2:	bf00      	nop

00400eb4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400eb4:	b570      	push	{r4, r5, r6, lr}
  400eb6:	b082      	sub	sp, #8
  400eb8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400eba:	0943      	lsrs	r3, r0, #5
  400ebc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400ec0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400ec4:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400ec6:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400eca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400ece:	d047      	beq.n	400f60 <pio_configure_pin+0xac>
  400ed0:	d809      	bhi.n	400ee6 <pio_configure_pin+0x32>
  400ed2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400ed6:	d021      	beq.n	400f1c <pio_configure_pin+0x68>
  400ed8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400edc:	d02f      	beq.n	400f3e <pio_configure_pin+0x8a>
  400ede:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400ee2:	d16f      	bne.n	400fc4 <pio_configure_pin+0x110>
  400ee4:	e009      	b.n	400efa <pio_configure_pin+0x46>
  400ee6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400eea:	d055      	beq.n	400f98 <pio_configure_pin+0xe4>
  400eec:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400ef0:	d052      	beq.n	400f98 <pio_configure_pin+0xe4>
  400ef2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400ef6:	d044      	beq.n	400f82 <pio_configure_pin+0xce>
  400ef8:	e064      	b.n	400fc4 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400efa:	f000 001f 	and.w	r0, r0, #31
  400efe:	2601      	movs	r6, #1
  400f00:	4086      	lsls	r6, r0
  400f02:	4632      	mov	r2, r6
  400f04:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f08:	4620      	mov	r0, r4
  400f0a:	4b30      	ldr	r3, [pc, #192]	; (400fcc <pio_configure_pin+0x118>)
  400f0c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f0e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f12:	bf14      	ite	ne
  400f14:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f16:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f18:	2001      	movs	r0, #1
  400f1a:	e054      	b.n	400fc6 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400f1c:	f000 001f 	and.w	r0, r0, #31
  400f20:	2601      	movs	r6, #1
  400f22:	4086      	lsls	r6, r0
  400f24:	4632      	mov	r2, r6
  400f26:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f2a:	4620      	mov	r0, r4
  400f2c:	4b27      	ldr	r3, [pc, #156]	; (400fcc <pio_configure_pin+0x118>)
  400f2e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f30:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f34:	bf14      	ite	ne
  400f36:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f38:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f3a:	2001      	movs	r0, #1
  400f3c:	e043      	b.n	400fc6 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400f3e:	f000 001f 	and.w	r0, r0, #31
  400f42:	2601      	movs	r6, #1
  400f44:	4086      	lsls	r6, r0
  400f46:	4632      	mov	r2, r6
  400f48:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400f4c:	4620      	mov	r0, r4
  400f4e:	4b1f      	ldr	r3, [pc, #124]	; (400fcc <pio_configure_pin+0x118>)
  400f50:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f52:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f56:	bf14      	ite	ne
  400f58:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f5a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f5c:	2001      	movs	r0, #1
  400f5e:	e032      	b.n	400fc6 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400f60:	f000 001f 	and.w	r0, r0, #31
  400f64:	2601      	movs	r6, #1
  400f66:	4086      	lsls	r6, r0
  400f68:	4632      	mov	r2, r6
  400f6a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400f6e:	4620      	mov	r0, r4
  400f70:	4b16      	ldr	r3, [pc, #88]	; (400fcc <pio_configure_pin+0x118>)
  400f72:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f74:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f78:	bf14      	ite	ne
  400f7a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f7c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f7e:	2001      	movs	r0, #1
  400f80:	e021      	b.n	400fc6 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400f82:	f000 011f 	and.w	r1, r0, #31
  400f86:	2601      	movs	r6, #1
  400f88:	462a      	mov	r2, r5
  400f8a:	fa06 f101 	lsl.w	r1, r6, r1
  400f8e:	4620      	mov	r0, r4
  400f90:	4b0f      	ldr	r3, [pc, #60]	; (400fd0 <pio_configure_pin+0x11c>)
  400f92:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400f94:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  400f96:	e016      	b.n	400fc6 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400f98:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  400f9c:	f000 011f 	and.w	r1, r0, #31
  400fa0:	2601      	movs	r6, #1
  400fa2:	ea05 0306 	and.w	r3, r5, r6
  400fa6:	9300      	str	r3, [sp, #0]
  400fa8:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400fac:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400fb0:	bf14      	ite	ne
  400fb2:	2200      	movne	r2, #0
  400fb4:	2201      	moveq	r2, #1
  400fb6:	fa06 f101 	lsl.w	r1, r6, r1
  400fba:	4620      	mov	r0, r4
  400fbc:	4c05      	ldr	r4, [pc, #20]	; (400fd4 <pio_configure_pin+0x120>)
  400fbe:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400fc0:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400fc2:	e000      	b.n	400fc6 <pio_configure_pin+0x112>

	default:
		return 0;
  400fc4:	2000      	movs	r0, #0
	}

	return 1;
}
  400fc6:	b002      	add	sp, #8
  400fc8:	bd70      	pop	{r4, r5, r6, pc}
  400fca:	bf00      	nop
  400fcc:	00400d71 	.word	0x00400d71
  400fd0:	00400e01 	.word	0x00400e01
  400fd4:	00400e35 	.word	0x00400e35

00400fd8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  400fd8:	b570      	push	{r4, r5, r6, lr}
  400fda:	b082      	sub	sp, #8
  400fdc:	4605      	mov	r5, r0
  400fde:	460e      	mov	r6, r1
  400fe0:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400fe2:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400fe6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400fea:	d038      	beq.n	40105e <pio_configure_pin_group+0x86>
  400fec:	d809      	bhi.n	401002 <pio_configure_pin_group+0x2a>
  400fee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400ff2:	d01c      	beq.n	40102e <pio_configure_pin_group+0x56>
  400ff4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400ff8:	d025      	beq.n	401046 <pio_configure_pin_group+0x6e>
  400ffa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400ffe:	d150      	bne.n	4010a2 <pio_configure_pin_group+0xca>
  401000:	e009      	b.n	401016 <pio_configure_pin_group+0x3e>
  401002:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401006:	d03a      	beq.n	40107e <pio_configure_pin_group+0xa6>
  401008:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40100c:	d037      	beq.n	40107e <pio_configure_pin_group+0xa6>
  40100e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401012:	d030      	beq.n	401076 <pio_configure_pin_group+0x9e>
  401014:	e045      	b.n	4010a2 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401016:	460a      	mov	r2, r1
  401018:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40101c:	4b22      	ldr	r3, [pc, #136]	; (4010a8 <pio_configure_pin_group+0xd0>)
  40101e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401020:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401024:	bf14      	ite	ne
  401026:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401028:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40102a:	2001      	movs	r0, #1
  40102c:	e03a      	b.n	4010a4 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40102e:	460a      	mov	r2, r1
  401030:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401034:	4b1c      	ldr	r3, [pc, #112]	; (4010a8 <pio_configure_pin_group+0xd0>)
  401036:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401038:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40103c:	bf14      	ite	ne
  40103e:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401040:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401042:	2001      	movs	r0, #1
  401044:	e02e      	b.n	4010a4 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401046:	460a      	mov	r2, r1
  401048:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40104c:	4b16      	ldr	r3, [pc, #88]	; (4010a8 <pio_configure_pin_group+0xd0>)
  40104e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401050:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401054:	bf14      	ite	ne
  401056:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401058:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40105a:	2001      	movs	r0, #1
  40105c:	e022      	b.n	4010a4 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40105e:	460a      	mov	r2, r1
  401060:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401064:	4b10      	ldr	r3, [pc, #64]	; (4010a8 <pio_configure_pin_group+0xd0>)
  401066:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401068:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40106c:	bf14      	ite	ne
  40106e:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401070:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401072:	2001      	movs	r0, #1
  401074:	e016      	b.n	4010a4 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401076:	4b0d      	ldr	r3, [pc, #52]	; (4010ac <pio_configure_pin_group+0xd4>)
  401078:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40107a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  40107c:	e012      	b.n	4010a4 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  40107e:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
  401082:	f004 0301 	and.w	r3, r4, #1
  401086:	9300      	str	r3, [sp, #0]
  401088:	f3c4 0380 	ubfx	r3, r4, #2, #1
  40108c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401090:	bf14      	ite	ne
  401092:	2200      	movne	r2, #0
  401094:	2201      	moveq	r2, #1
  401096:	4631      	mov	r1, r6
  401098:	4628      	mov	r0, r5
  40109a:	4c05      	ldr	r4, [pc, #20]	; (4010b0 <pio_configure_pin_group+0xd8>)
  40109c:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  40109e:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4010a0:	e000      	b.n	4010a4 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  4010a2:	2000      	movs	r0, #0
	}

	return 1;
}
  4010a4:	b002      	add	sp, #8
  4010a6:	bd70      	pop	{r4, r5, r6, pc}
  4010a8:	00400d71 	.word	0x00400d71
  4010ac:	00400e01 	.word	0x00400e01
  4010b0:	00400e35 	.word	0x00400e35

004010b4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4010b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4010b8:	4681      	mov	r9, r0
  4010ba:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4010bc:	4b12      	ldr	r3, [pc, #72]	; (401108 <pio_handler_process+0x54>)
  4010be:	4798      	blx	r3
  4010c0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4010c2:	4648      	mov	r0, r9
  4010c4:	4b11      	ldr	r3, [pc, #68]	; (40110c <pio_handler_process+0x58>)
  4010c6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4010c8:	4005      	ands	r5, r0
  4010ca:	d013      	beq.n	4010f4 <pio_handler_process+0x40>
  4010cc:	4c10      	ldr	r4, [pc, #64]	; (401110 <pio_handler_process+0x5c>)
  4010ce:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4010d2:	6823      	ldr	r3, [r4, #0]
  4010d4:	4543      	cmp	r3, r8
  4010d6:	d108      	bne.n	4010ea <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4010d8:	6861      	ldr	r1, [r4, #4]
  4010da:	4229      	tst	r1, r5
  4010dc:	d005      	beq.n	4010ea <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4010de:	68e3      	ldr	r3, [r4, #12]
  4010e0:	4640      	mov	r0, r8
  4010e2:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4010e4:	6863      	ldr	r3, [r4, #4]
  4010e6:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4010ea:	42b4      	cmp	r4, r6
  4010ec:	d002      	beq.n	4010f4 <pio_handler_process+0x40>
  4010ee:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4010f0:	2d00      	cmp	r5, #0
  4010f2:	d1ee      	bne.n	4010d2 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4010f4:	4b07      	ldr	r3, [pc, #28]	; (401114 <pio_handler_process+0x60>)
  4010f6:	681b      	ldr	r3, [r3, #0]
  4010f8:	b123      	cbz	r3, 401104 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4010fa:	4b07      	ldr	r3, [pc, #28]	; (401118 <pio_handler_process+0x64>)
  4010fc:	681b      	ldr	r3, [r3, #0]
  4010fe:	b10b      	cbz	r3, 401104 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  401100:	4648      	mov	r0, r9
  401102:	4798      	blx	r3
  401104:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401108:	00400e91 	.word	0x00400e91
  40110c:	00400e95 	.word	0x00400e95
  401110:	20000c74 	.word	0x20000c74
  401114:	20000d1c 	.word	0x20000d1c
  401118:	20000c70 	.word	0x20000c70

0040111c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40111c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40111e:	4c17      	ldr	r4, [pc, #92]	; (40117c <pio_handler_set+0x60>)
  401120:	6826      	ldr	r6, [r4, #0]
  401122:	2e06      	cmp	r6, #6
  401124:	d828      	bhi.n	401178 <pio_handler_set+0x5c>
  401126:	f04f 0c00 	mov.w	ip, #0
  40112a:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40112c:	4f14      	ldr	r7, [pc, #80]	; (401180 <pio_handler_set+0x64>)
	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
  40112e:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401130:	0125      	lsls	r5, r4, #4
  401132:	597d      	ldr	r5, [r7, r5]
  401134:	428d      	cmp	r5, r1
  401136:	d104      	bne.n	401142 <pio_handler_set+0x26>
  401138:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  40113c:	686d      	ldr	r5, [r5, #4]
  40113e:	4295      	cmp	r5, r2
  401140:	d004      	beq.n	40114c <pio_handler_set+0x30>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401142:	3401      	adds	r4, #1
  401144:	b2e4      	uxtb	r4, r4
  401146:	46a4      	mov	ip, r4
  401148:	42a6      	cmp	r6, r4
  40114a:	d2f0      	bcs.n	40112e <pio_handler_set+0x12>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40114c:	4d0c      	ldr	r5, [pc, #48]	; (401180 <pio_handler_set+0x64>)
  40114e:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  401152:	eb05 040e 	add.w	r4, r5, lr
  401156:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  40115a:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  40115c:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  40115e:	9906      	ldr	r1, [sp, #24]
  401160:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  401162:	3601      	adds	r6, #1
  401164:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  401166:	bf04      	itt	eq
  401168:	4904      	ldreq	r1, [pc, #16]	; (40117c <pio_handler_set+0x60>)
  40116a:	600e      	streq	r6, [r1, #0]
  40116c:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40116e:	461a      	mov	r2, r3
  401170:	4b04      	ldr	r3, [pc, #16]	; (401184 <pio_handler_set+0x68>)
  401172:	4798      	blx	r3

	return 0;
  401174:	2000      	movs	r0, #0
  401176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  401178:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  40117a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40117c:	20000c6c 	.word	0x20000c6c
  401180:	20000c74 	.word	0x20000c74
  401184:	00400e5d 	.word	0x00400e5d

00401188 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401188:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40118a:	210b      	movs	r1, #11
  40118c:	4801      	ldr	r0, [pc, #4]	; (401194 <PIOA_Handler+0xc>)
  40118e:	4b02      	ldr	r3, [pc, #8]	; (401198 <PIOA_Handler+0x10>)
  401190:	4798      	blx	r3
  401192:	bd08      	pop	{r3, pc}
  401194:	400e0e00 	.word	0x400e0e00
  401198:	004010b5 	.word	0x004010b5

0040119c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40119c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40119e:	210c      	movs	r1, #12
  4011a0:	4801      	ldr	r0, [pc, #4]	; (4011a8 <PIOB_Handler+0xc>)
  4011a2:	4b02      	ldr	r3, [pc, #8]	; (4011ac <PIOB_Handler+0x10>)
  4011a4:	4798      	blx	r3
  4011a6:	bd08      	pop	{r3, pc}
  4011a8:	400e1000 	.word	0x400e1000
  4011ac:	004010b5 	.word	0x004010b5

004011b0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4011b0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4011b2:	210d      	movs	r1, #13
  4011b4:	4801      	ldr	r0, [pc, #4]	; (4011bc <PIOC_Handler+0xc>)
  4011b6:	4b02      	ldr	r3, [pc, #8]	; (4011c0 <PIOC_Handler+0x10>)
  4011b8:	4798      	blx	r3
  4011ba:	bd08      	pop	{r3, pc}
  4011bc:	400e1200 	.word	0x400e1200
  4011c0:	004010b5 	.word	0x004010b5

004011c4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4011c4:	4a18      	ldr	r2, [pc, #96]	; (401228 <pmc_switch_mck_to_pllack+0x64>)
  4011c6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4011cc:	4318      	orrs	r0, r3
  4011ce:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011d0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011d2:	f013 0f08 	tst.w	r3, #8
  4011d6:	d003      	beq.n	4011e0 <pmc_switch_mck_to_pllack+0x1c>
  4011d8:	e009      	b.n	4011ee <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011da:	3b01      	subs	r3, #1
  4011dc:	d103      	bne.n	4011e6 <pmc_switch_mck_to_pllack+0x22>
  4011de:	e01e      	b.n	40121e <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011e0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4011e4:	4910      	ldr	r1, [pc, #64]	; (401228 <pmc_switch_mck_to_pllack+0x64>)
  4011e6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011e8:	f012 0f08 	tst.w	r2, #8
  4011ec:	d0f5      	beq.n	4011da <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4011ee:	4a0e      	ldr	r2, [pc, #56]	; (401228 <pmc_switch_mck_to_pllack+0x64>)
  4011f0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011f2:	f023 0303 	bic.w	r3, r3, #3
  4011f6:	f043 0302 	orr.w	r3, r3, #2
  4011fa:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011fc:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4011fe:	f010 0008 	ands.w	r0, r0, #8
  401202:	d004      	beq.n	40120e <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401204:	2000      	movs	r0, #0
  401206:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  401208:	3b01      	subs	r3, #1
  40120a:	d103      	bne.n	401214 <pmc_switch_mck_to_pllack+0x50>
  40120c:	e009      	b.n	401222 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40120e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401212:	4905      	ldr	r1, [pc, #20]	; (401228 <pmc_switch_mck_to_pllack+0x64>)
  401214:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401216:	f012 0f08 	tst.w	r2, #8
  40121a:	d0f5      	beq.n	401208 <pmc_switch_mck_to_pllack+0x44>
  40121c:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40121e:	2001      	movs	r0, #1
  401220:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401222:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401224:	4770      	bx	lr
  401226:	bf00      	nop
  401228:	400e0400 	.word	0x400e0400

0040122c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40122c:	b138      	cbz	r0, 40123e <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40122e:	4911      	ldr	r1, [pc, #68]	; (401274 <pmc_switch_mainck_to_xtal+0x48>)
  401230:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401232:	4a11      	ldr	r2, [pc, #68]	; (401278 <pmc_switch_mainck_to_xtal+0x4c>)
  401234:	401a      	ands	r2, r3
  401236:	4b11      	ldr	r3, [pc, #68]	; (40127c <pmc_switch_mainck_to_xtal+0x50>)
  401238:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40123a:	620b      	str	r3, [r1, #32]
  40123c:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40123e:	480d      	ldr	r0, [pc, #52]	; (401274 <pmc_switch_mainck_to_xtal+0x48>)
  401240:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401242:	0209      	lsls	r1, r1, #8
  401244:	b289      	uxth	r1, r1
  401246:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
  40124a:	f023 0303 	bic.w	r3, r3, #3
  40124e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401252:	f043 0301 	orr.w	r3, r3, #1
  401256:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401258:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40125a:	4602      	mov	r2, r0
  40125c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40125e:	f013 0f01 	tst.w	r3, #1
  401262:	d0fb      	beq.n	40125c <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401264:	4a03      	ldr	r2, [pc, #12]	; (401274 <pmc_switch_mainck_to_xtal+0x48>)
  401266:	6a13      	ldr	r3, [r2, #32]
  401268:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40126c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401270:	6213      	str	r3, [r2, #32]
  401272:	4770      	bx	lr
  401274:	400e0400 	.word	0x400e0400
  401278:	fec8fffc 	.word	0xfec8fffc
  40127c:	01370002 	.word	0x01370002

00401280 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401280:	4b02      	ldr	r3, [pc, #8]	; (40128c <pmc_osc_is_ready_mainck+0xc>)
  401282:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401284:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401288:	4770      	bx	lr
  40128a:	bf00      	nop
  40128c:	400e0400 	.word	0x400e0400

00401290 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401290:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401294:	4b01      	ldr	r3, [pc, #4]	; (40129c <pmc_disable_pllack+0xc>)
  401296:	629a      	str	r2, [r3, #40]	; 0x28
  401298:	4770      	bx	lr
  40129a:	bf00      	nop
  40129c:	400e0400 	.word	0x400e0400

004012a0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4012a0:	4b02      	ldr	r3, [pc, #8]	; (4012ac <pmc_is_locked_pllack+0xc>)
  4012a2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4012a4:	f000 0002 	and.w	r0, r0, #2
  4012a8:	4770      	bx	lr
  4012aa:	bf00      	nop
  4012ac:	400e0400 	.word	0x400e0400

004012b0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4012b0:	2822      	cmp	r0, #34	; 0x22
  4012b2:	d81e      	bhi.n	4012f2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4012b4:	281f      	cmp	r0, #31
  4012b6:	d80c      	bhi.n	4012d2 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4012b8:	4b11      	ldr	r3, [pc, #68]	; (401300 <pmc_enable_periph_clk+0x50>)
  4012ba:	699a      	ldr	r2, [r3, #24]
  4012bc:	2301      	movs	r3, #1
  4012be:	4083      	lsls	r3, r0
  4012c0:	4393      	bics	r3, r2
  4012c2:	d018      	beq.n	4012f6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4012c4:	2301      	movs	r3, #1
  4012c6:	fa03 f000 	lsl.w	r0, r3, r0
  4012ca:	4b0d      	ldr	r3, [pc, #52]	; (401300 <pmc_enable_periph_clk+0x50>)
  4012cc:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4012ce:	2000      	movs	r0, #0
  4012d0:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4012d2:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4012d4:	4b0a      	ldr	r3, [pc, #40]	; (401300 <pmc_enable_periph_clk+0x50>)
  4012d6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4012da:	2301      	movs	r3, #1
  4012dc:	4083      	lsls	r3, r0
  4012de:	4393      	bics	r3, r2
  4012e0:	d00b      	beq.n	4012fa <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4012e2:	2301      	movs	r3, #1
  4012e4:	fa03 f000 	lsl.w	r0, r3, r0
  4012e8:	4b05      	ldr	r3, [pc, #20]	; (401300 <pmc_enable_periph_clk+0x50>)
  4012ea:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  4012ee:	2000      	movs	r0, #0
  4012f0:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4012f2:	2001      	movs	r0, #1
  4012f4:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4012f6:	2000      	movs	r0, #0
  4012f8:	4770      	bx	lr
  4012fa:	2000      	movs	r0, #0
}
  4012fc:	4770      	bx	lr
  4012fe:	bf00      	nop
  401300:	400e0400 	.word	0x400e0400

00401304 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401304:	e7fe      	b.n	401304 <Dummy_Handler>
  401306:	bf00      	nop

00401308 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401308:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  40130a:	4b20      	ldr	r3, [pc, #128]	; (40138c <Reset_Handler+0x84>)
  40130c:	4a20      	ldr	r2, [pc, #128]	; (401390 <Reset_Handler+0x88>)
  40130e:	429a      	cmp	r2, r3
  401310:	d912      	bls.n	401338 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  401312:	4b20      	ldr	r3, [pc, #128]	; (401394 <Reset_Handler+0x8c>)
  401314:	4a1d      	ldr	r2, [pc, #116]	; (40138c <Reset_Handler+0x84>)
  401316:	429a      	cmp	r2, r3
  401318:	d21e      	bcs.n	401358 <Reset_Handler+0x50>
  40131a:	4611      	mov	r1, r2
  40131c:	3b01      	subs	r3, #1
  40131e:	1a9b      	subs	r3, r3, r2
  401320:	f023 0303 	bic.w	r3, r3, #3
  401324:	3304      	adds	r3, #4
  401326:	4a1a      	ldr	r2, [pc, #104]	; (401390 <Reset_Handler+0x88>)
  401328:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  40132a:	f852 0b04 	ldr.w	r0, [r2], #4
  40132e:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  401332:	429a      	cmp	r2, r3
  401334:	d1f9      	bne.n	40132a <Reset_Handler+0x22>
  401336:	e00f      	b.n	401358 <Reset_Handler+0x50>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  401338:	4b14      	ldr	r3, [pc, #80]	; (40138c <Reset_Handler+0x84>)
  40133a:	4a15      	ldr	r2, [pc, #84]	; (401390 <Reset_Handler+0x88>)
  40133c:	429a      	cmp	r2, r3
  40133e:	d20b      	bcs.n	401358 <Reset_Handler+0x50>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  401340:	4b14      	ldr	r3, [pc, #80]	; (401394 <Reset_Handler+0x8c>)
  401342:	4a12      	ldr	r2, [pc, #72]	; (40138c <Reset_Handler+0x84>)
  401344:	1a9a      	subs	r2, r3, r2
  401346:	4814      	ldr	r0, [pc, #80]	; (401398 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  401348:	1811      	adds	r1, r2, r0
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  40134a:	b12a      	cbz	r2, 401358 <Reset_Handler+0x50>
			*pDest-- = *pSrc--;
  40134c:	f851 2904 	ldr.w	r2, [r1], #-4
  401350:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401354:	4281      	cmp	r1, r0
  401356:	d1f9      	bne.n	40134c <Reset_Handler+0x44>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401358:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40135a:	4b10      	ldr	r3, [pc, #64]	; (40139c <Reset_Handler+0x94>)
  40135c:	4a10      	ldr	r2, [pc, #64]	; (4013a0 <Reset_Handler+0x98>)
  40135e:	429a      	cmp	r2, r3
  401360:	d20b      	bcs.n	40137a <Reset_Handler+0x72>
  401362:	1d13      	adds	r3, r2, #4
  401364:	4a0f      	ldr	r2, [pc, #60]	; (4013a4 <Reset_Handler+0x9c>)
  401366:	1ad2      	subs	r2, r2, r3
  401368:	f022 0203 	bic.w	r2, r2, #3
  40136c:	441a      	add	r2, r3
  40136e:	3b04      	subs	r3, #4
		*pDest++ = 0;
  401370:	2100      	movs	r1, #0
  401372:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401376:	429a      	cmp	r2, r3
  401378:	d1fb      	bne.n	401372 <Reset_Handler+0x6a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  40137a:	4b0b      	ldr	r3, [pc, #44]	; (4013a8 <Reset_Handler+0xa0>)
  40137c:	4a0b      	ldr	r2, [pc, #44]	; (4013ac <Reset_Handler+0xa4>)
  40137e:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  401380:	4b0b      	ldr	r3, [pc, #44]	; (4013b0 <Reset_Handler+0xa8>)
  401382:	4798      	blx	r3

	/* Branch to main function */
	main();
  401384:	4b0b      	ldr	r3, [pc, #44]	; (4013b4 <Reset_Handler+0xac>)
  401386:	4798      	blx	r3
  401388:	e7fe      	b.n	401388 <Reset_Handler+0x80>
  40138a:	bf00      	nop
  40138c:	20000000 	.word	0x20000000
  401390:	00406df0 	.word	0x00406df0
  401394:	2000088c 	.word	0x2000088c
  401398:	00406dec 	.word	0x00406dec
  40139c:	20000d34 	.word	0x20000d34
  4013a0:	2000088c 	.word	0x2000088c
  4013a4:	20000d37 	.word	0x20000d37
  4013a8:	e000ed00 	.word	0xe000ed00
  4013ac:	00400000 	.word	0x00400000
  4013b0:	00401925 	.word	0x00401925
  4013b4:	004017dd 	.word	0x004017dd

004013b8 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4013b8:	4b3d      	ldr	r3, [pc, #244]	; (4014b0 <SystemCoreClockUpdate+0xf8>)
  4013ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013bc:	f003 0303 	and.w	r3, r3, #3
  4013c0:	2b03      	cmp	r3, #3
  4013c2:	d85d      	bhi.n	401480 <SystemCoreClockUpdate+0xc8>
  4013c4:	e8df f003 	tbb	[pc, r3]
  4013c8:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4013cc:	4b39      	ldr	r3, [pc, #228]	; (4014b4 <SystemCoreClockUpdate+0xfc>)
  4013ce:	695b      	ldr	r3, [r3, #20]
  4013d0:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013d4:	bf14      	ite	ne
  4013d6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013da:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4013de:	4b36      	ldr	r3, [pc, #216]	; (4014b8 <SystemCoreClockUpdate+0x100>)
  4013e0:	601a      	str	r2, [r3, #0]
  4013e2:	e04d      	b.n	401480 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4013e4:	4b32      	ldr	r3, [pc, #200]	; (4014b0 <SystemCoreClockUpdate+0xf8>)
  4013e6:	6a1b      	ldr	r3, [r3, #32]
  4013e8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013ec:	d003      	beq.n	4013f6 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4013ee:	4a33      	ldr	r2, [pc, #204]	; (4014bc <SystemCoreClockUpdate+0x104>)
  4013f0:	4b31      	ldr	r3, [pc, #196]	; (4014b8 <SystemCoreClockUpdate+0x100>)
  4013f2:	601a      	str	r2, [r3, #0]
  4013f4:	e044      	b.n	401480 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013f6:	4a32      	ldr	r2, [pc, #200]	; (4014c0 <SystemCoreClockUpdate+0x108>)
  4013f8:	4b2f      	ldr	r3, [pc, #188]	; (4014b8 <SystemCoreClockUpdate+0x100>)
  4013fa:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4013fc:	4b2c      	ldr	r3, [pc, #176]	; (4014b0 <SystemCoreClockUpdate+0xf8>)
  4013fe:	6a1b      	ldr	r3, [r3, #32]
  401400:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401404:	2b10      	cmp	r3, #16
  401406:	d002      	beq.n	40140e <SystemCoreClockUpdate+0x56>
  401408:	2b20      	cmp	r3, #32
  40140a:	d004      	beq.n	401416 <SystemCoreClockUpdate+0x5e>
  40140c:	e038      	b.n	401480 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40140e:	4a2d      	ldr	r2, [pc, #180]	; (4014c4 <SystemCoreClockUpdate+0x10c>)
  401410:	4b29      	ldr	r3, [pc, #164]	; (4014b8 <SystemCoreClockUpdate+0x100>)
  401412:	601a      	str	r2, [r3, #0]
			break;
  401414:	e034      	b.n	401480 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401416:	4a29      	ldr	r2, [pc, #164]	; (4014bc <SystemCoreClockUpdate+0x104>)
  401418:	4b27      	ldr	r3, [pc, #156]	; (4014b8 <SystemCoreClockUpdate+0x100>)
  40141a:	601a      	str	r2, [r3, #0]
			break;
  40141c:	e030      	b.n	401480 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40141e:	4b24      	ldr	r3, [pc, #144]	; (4014b0 <SystemCoreClockUpdate+0xf8>)
  401420:	6a1b      	ldr	r3, [r3, #32]
  401422:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401426:	d003      	beq.n	401430 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401428:	4a24      	ldr	r2, [pc, #144]	; (4014bc <SystemCoreClockUpdate+0x104>)
  40142a:	4b23      	ldr	r3, [pc, #140]	; (4014b8 <SystemCoreClockUpdate+0x100>)
  40142c:	601a      	str	r2, [r3, #0]
  40142e:	e012      	b.n	401456 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401430:	4a23      	ldr	r2, [pc, #140]	; (4014c0 <SystemCoreClockUpdate+0x108>)
  401432:	4b21      	ldr	r3, [pc, #132]	; (4014b8 <SystemCoreClockUpdate+0x100>)
  401434:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401436:	4b1e      	ldr	r3, [pc, #120]	; (4014b0 <SystemCoreClockUpdate+0xf8>)
  401438:	6a1b      	ldr	r3, [r3, #32]
  40143a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40143e:	2b10      	cmp	r3, #16
  401440:	d002      	beq.n	401448 <SystemCoreClockUpdate+0x90>
  401442:	2b20      	cmp	r3, #32
  401444:	d004      	beq.n	401450 <SystemCoreClockUpdate+0x98>
  401446:	e006      	b.n	401456 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401448:	4a1e      	ldr	r2, [pc, #120]	; (4014c4 <SystemCoreClockUpdate+0x10c>)
  40144a:	4b1b      	ldr	r3, [pc, #108]	; (4014b8 <SystemCoreClockUpdate+0x100>)
  40144c:	601a      	str	r2, [r3, #0]
					break;
  40144e:	e002      	b.n	401456 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401450:	4a1a      	ldr	r2, [pc, #104]	; (4014bc <SystemCoreClockUpdate+0x104>)
  401452:	4b19      	ldr	r3, [pc, #100]	; (4014b8 <SystemCoreClockUpdate+0x100>)
  401454:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401456:	4b16      	ldr	r3, [pc, #88]	; (4014b0 <SystemCoreClockUpdate+0xf8>)
  401458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40145a:	f003 0303 	and.w	r3, r3, #3
  40145e:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401460:	4a13      	ldr	r2, [pc, #76]	; (4014b0 <SystemCoreClockUpdate+0xf8>)
  401462:	bf07      	ittee	eq
  401464:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401466:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401468:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40146a:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  40146c:	4812      	ldr	r0, [pc, #72]	; (4014b8 <SystemCoreClockUpdate+0x100>)
  40146e:	f3c3 410a 	ubfx	r1, r3, #16, #11
  401472:	6803      	ldr	r3, [r0, #0]
  401474:	fb01 3303 	mla	r3, r1, r3, r3
  401478:	b2d2      	uxtb	r2, r2
  40147a:	fbb3 f3f2 	udiv	r3, r3, r2
  40147e:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  401480:	4b0b      	ldr	r3, [pc, #44]	; (4014b0 <SystemCoreClockUpdate+0xf8>)
  401482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401484:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401488:	2b70      	cmp	r3, #112	; 0x70
  40148a:	d107      	bne.n	40149c <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  40148c:	4a0a      	ldr	r2, [pc, #40]	; (4014b8 <SystemCoreClockUpdate+0x100>)
  40148e:	6813      	ldr	r3, [r2, #0]
  401490:	490d      	ldr	r1, [pc, #52]	; (4014c8 <SystemCoreClockUpdate+0x110>)
  401492:	fba1 1303 	umull	r1, r3, r1, r3
  401496:	085b      	lsrs	r3, r3, #1
  401498:	6013      	str	r3, [r2, #0]
  40149a:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40149c:	4b04      	ldr	r3, [pc, #16]	; (4014b0 <SystemCoreClockUpdate+0xf8>)
  40149e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4014a0:	4905      	ldr	r1, [pc, #20]	; (4014b8 <SystemCoreClockUpdate+0x100>)
  4014a2:	f3c3 1202 	ubfx	r2, r3, #4, #3
  4014a6:	680b      	ldr	r3, [r1, #0]
  4014a8:	40d3      	lsrs	r3, r2
  4014aa:	600b      	str	r3, [r1, #0]
  4014ac:	4770      	bx	lr
  4014ae:	bf00      	nop
  4014b0:	400e0400 	.word	0x400e0400
  4014b4:	400e1410 	.word	0x400e1410
  4014b8:	20000014 	.word	0x20000014
  4014bc:	00b71b00 	.word	0x00b71b00
  4014c0:	003d0900 	.word	0x003d0900
  4014c4:	007a1200 	.word	0x007a1200
  4014c8:	aaaaaaab 	.word	0xaaaaaaab

004014cc <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4014cc:	4b1a      	ldr	r3, [pc, #104]	; (401538 <system_init_flash+0x6c>)
  4014ce:	4298      	cmp	r0, r3
  4014d0:	d807      	bhi.n	4014e2 <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014d2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4014d6:	4a19      	ldr	r2, [pc, #100]	; (40153c <system_init_flash+0x70>)
  4014d8:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014da:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014de:	6013      	str	r3, [r2, #0]
  4014e0:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4014e2:	4b17      	ldr	r3, [pc, #92]	; (401540 <system_init_flash+0x74>)
  4014e4:	4298      	cmp	r0, r3
  4014e6:	d806      	bhi.n	4014f6 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014e8:	4b16      	ldr	r3, [pc, #88]	; (401544 <system_init_flash+0x78>)
  4014ea:	4a14      	ldr	r2, [pc, #80]	; (40153c <system_init_flash+0x70>)
  4014ec:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014ee:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014f2:	6013      	str	r3, [r2, #0]
  4014f4:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4014f6:	4b14      	ldr	r3, [pc, #80]	; (401548 <system_init_flash+0x7c>)
  4014f8:	4298      	cmp	r0, r3
  4014fa:	d806      	bhi.n	40150a <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014fc:	4b13      	ldr	r3, [pc, #76]	; (40154c <system_init_flash+0x80>)
  4014fe:	4a0f      	ldr	r2, [pc, #60]	; (40153c <system_init_flash+0x70>)
  401500:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401502:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401506:	6013      	str	r3, [r2, #0]
  401508:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40150a:	4b11      	ldr	r3, [pc, #68]	; (401550 <system_init_flash+0x84>)
  40150c:	4298      	cmp	r0, r3
  40150e:	d806      	bhi.n	40151e <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401510:	4b10      	ldr	r3, [pc, #64]	; (401554 <system_init_flash+0x88>)
  401512:	4a0a      	ldr	r2, [pc, #40]	; (40153c <system_init_flash+0x70>)
  401514:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401516:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40151a:	6013      	str	r3, [r2, #0]
  40151c:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40151e:	4b0e      	ldr	r3, [pc, #56]	; (401558 <system_init_flash+0x8c>)
  401520:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401522:	bf94      	ite	ls
  401524:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401528:	4b0c      	ldrhi	r3, [pc, #48]	; (40155c <system_init_flash+0x90>)
  40152a:	4a04      	ldr	r2, [pc, #16]	; (40153c <system_init_flash+0x70>)
  40152c:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40152e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401532:	6013      	str	r3, [r2, #0]
  401534:	4770      	bx	lr
  401536:	bf00      	nop
  401538:	01312cff 	.word	0x01312cff
  40153c:	400e0a00 	.word	0x400e0a00
  401540:	026259ff 	.word	0x026259ff
  401544:	04000100 	.word	0x04000100
  401548:	039386ff 	.word	0x039386ff
  40154c:	04000200 	.word	0x04000200
  401550:	04c4b3ff 	.word	0x04c4b3ff
  401554:	04000300 	.word	0x04000300
  401558:	05f5e0ff 	.word	0x05f5e0ff
  40155c:	04000500 	.word	0x04000500

00401560 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401560:	4b09      	ldr	r3, [pc, #36]	; (401588 <_sbrk+0x28>)
  401562:	681b      	ldr	r3, [r3, #0]
  401564:	b913      	cbnz	r3, 40156c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401566:	4a09      	ldr	r2, [pc, #36]	; (40158c <_sbrk+0x2c>)
  401568:	4b07      	ldr	r3, [pc, #28]	; (401588 <_sbrk+0x28>)
  40156a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40156c:	4b06      	ldr	r3, [pc, #24]	; (401588 <_sbrk+0x28>)
  40156e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401570:	181a      	adds	r2, r3, r0
  401572:	4907      	ldr	r1, [pc, #28]	; (401590 <_sbrk+0x30>)
  401574:	4291      	cmp	r1, r2
  401576:	db04      	blt.n	401582 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401578:	4610      	mov	r0, r2
  40157a:	4a03      	ldr	r2, [pc, #12]	; (401588 <_sbrk+0x28>)
  40157c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40157e:	4618      	mov	r0, r3
  401580:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401582:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401586:	4770      	bx	lr
  401588:	20000ce4 	.word	0x20000ce4
  40158c:	20003d38 	.word	0x20003d38
  401590:	20027ffc 	.word	0x20027ffc

00401594 <push_button_handle>:

/************************************************************************/
/* HANDLERS                                                            */
/************************************************************************/
static void push_button_handle(uint32_t id, uint32_t mask)
{
  401594:	b508      	push	{r3, lr}
	adc_start(ADC);
  401596:	4802      	ldr	r0, [pc, #8]	; (4015a0 <push_button_handle+0xc>)
  401598:	4b02      	ldr	r3, [pc, #8]	; (4015a4 <push_button_handle+0x10>)
  40159a:	4798      	blx	r3
  40159c:	bd08      	pop	{r3, pc}
  40159e:	bf00      	nop
  4015a0:	40038000 	.word	0x40038000
  4015a4:	00400ae1 	.word	0x00400ae1

004015a8 <ADC_Handler>:

/**
* \brief ADC interrupt handler.
*/
void ADC_Handler(void)
{
  4015a8:	b530      	push	{r4, r5, lr}
  4015aa:	b085      	sub	sp, #20
	uint16_t result;

	if ((adc_get_status(ADC) & ADC_ISR_DRDY) == ADC_ISR_DRDY)
  4015ac:	4810      	ldr	r0, [pc, #64]	; (4015f0 <ADC_Handler+0x48>)
  4015ae:	4b11      	ldr	r3, [pc, #68]	; (4015f4 <ADC_Handler+0x4c>)
  4015b0:	4798      	blx	r3
  4015b2:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
  4015b6:	d018      	beq.n	4015ea <ADC_Handler+0x42>
	{
		// Recupera o ltimo valor da converso
		result = adc_get_latest_value(ADC);
  4015b8:	480d      	ldr	r0, [pc, #52]	; (4015f0 <ADC_Handler+0x48>)
  4015ba:	4b0f      	ldr	r3, [pc, #60]	; (4015f8 <ADC_Handler+0x50>)
  4015bc:	4798      	blx	r3
		
		char buffer[10];
		sprintf (buffer, "%d", result);
  4015be:	b282      	uxth	r2, r0
  4015c0:	490e      	ldr	r1, [pc, #56]	; (4015fc <ADC_Handler+0x54>)
  4015c2:	a801      	add	r0, sp, #4
  4015c4:	4b0e      	ldr	r3, [pc, #56]	; (401600 <ADC_Handler+0x58>)
  4015c6:	4798      	blx	r3
		
		// Desenha retngulo
		ili93xx_set_foreground_color(COLOR_WHITE);
  4015c8:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4015cc:	4c0d      	ldr	r4, [pc, #52]	; (401604 <ADC_Handler+0x5c>)
  4015ce:	47a0      	blx	r4
		ili93xx_draw_filled_rectangle(135, 85, 240, 120);
  4015d0:	2378      	movs	r3, #120	; 0x78
  4015d2:	22f0      	movs	r2, #240	; 0xf0
  4015d4:	2155      	movs	r1, #85	; 0x55
  4015d6:	2087      	movs	r0, #135	; 0x87
  4015d8:	4d0b      	ldr	r5, [pc, #44]	; (401608 <ADC_Handler+0x60>)
  4015da:	47a8      	blx	r5
		
		// Escreve uma String no LCD na posio 140, 180
		ili93xx_set_foreground_color(COLOR_BLACK);
  4015dc:	2000      	movs	r0, #0
  4015de:	47a0      	blx	r4
		ili93xx_draw_string(140, 90, (uint8_t*) buffer);
  4015e0:	aa01      	add	r2, sp, #4
  4015e2:	215a      	movs	r1, #90	; 0x5a
  4015e4:	208c      	movs	r0, #140	; 0x8c
  4015e6:	4b09      	ldr	r3, [pc, #36]	; (40160c <ADC_Handler+0x64>)
  4015e8:	4798      	blx	r3
	}
}
  4015ea:	b005      	add	sp, #20
  4015ec:	bd30      	pop	{r4, r5, pc}
  4015ee:	bf00      	nop
  4015f0:	40038000 	.word	0x40038000
  4015f4:	00400afd 	.word	0x00400afd
  4015f8:	00400af5 	.word	0x00400af5
  4015fc:	00406c30 	.word	0x00406c30
  401600:	00401a11 	.word	0x00401a11
  401604:	004003fd 	.word	0x004003fd
  401608:	00400841 	.word	0x00400841
  40160c:	004009d5 	.word	0x004009d5

00401610 <configure_lcd>:

/************************************************************************/
/* CONFIGs                                                              */
/************************************************************************/
void configure_lcd()
{
  401610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  401614:	200a      	movs	r0, #10
  401616:	4b1e      	ldr	r3, [pc, #120]	; (401690 <configure_lcd+0x80>)
  401618:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  40161a:	4c1e      	ldr	r4, [pc, #120]	; (401694 <configure_lcd+0x84>)
  40161c:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  401620:	2101      	movs	r1, #1
  401622:	4620      	mov	r0, r4
  401624:	4b1c      	ldr	r3, [pc, #112]	; (401698 <configure_lcd+0x88>)
  401626:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  401628:	4a1c      	ldr	r2, [pc, #112]	; (40169c <configure_lcd+0x8c>)
  40162a:	2101      	movs	r1, #1
  40162c:	4620      	mov	r0, r4
  40162e:	4b1c      	ldr	r3, [pc, #112]	; (4016a0 <configure_lcd+0x90>)
  401630:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  401632:	4a1c      	ldr	r2, [pc, #112]	; (4016a4 <configure_lcd+0x94>)
  401634:	2101      	movs	r1, #1
  401636:	4620      	mov	r0, r4
  401638:	4b1b      	ldr	r3, [pc, #108]	; (4016a8 <configure_lcd+0x98>)
  40163a:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(22));
	
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  40163c:	2203      	movs	r2, #3
  40163e:	2101      	movs	r1, #1
  401640:	4620      	mov	r0, r4
  401642:	4b1a      	ldr	r3, [pc, #104]	; (4016ac <configure_lcd+0x9c>)
  401644:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);

	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  401646:	4d1a      	ldr	r5, [pc, #104]	; (4016b0 <configure_lcd+0xa0>)
  401648:	26f0      	movs	r6, #240	; 0xf0
  40164a:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  40164c:	f44f 77a0 	mov.w	r7, #320	; 0x140
  401650:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  401652:	2400      	movs	r4, #0
  401654:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  401656:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  40165a:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  40165e:	4b15      	ldr	r3, [pc, #84]	; (4016b4 <configure_lcd+0xa4>)
  401660:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  401662:	4628      	mov	r0, r5
  401664:	4b14      	ldr	r3, [pc, #80]	; (4016b8 <configure_lcd+0xa8>)
  401666:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401668:	2008      	movs	r0, #8
  40166a:	4b14      	ldr	r3, [pc, #80]	; (4016bc <configure_lcd+0xac>)
  40166c:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  40166e:	4640      	mov	r0, r8
  401670:	4b13      	ldr	r3, [pc, #76]	; (4016c0 <configure_lcd+0xb0>)
  401672:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  401674:	463b      	mov	r3, r7
  401676:	4632      	mov	r2, r6
  401678:	4621      	mov	r1, r4
  40167a:	4620      	mov	r0, r4
  40167c:	4d11      	ldr	r5, [pc, #68]	; (4016c4 <configure_lcd+0xb4>)
  40167e:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  401680:	4b11      	ldr	r3, [pc, #68]	; (4016c8 <configure_lcd+0xb8>)
  401682:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  401684:	4621      	mov	r1, r4
  401686:	4620      	mov	r0, r4
  401688:	4b10      	ldr	r3, [pc, #64]	; (4016cc <configure_lcd+0xbc>)
  40168a:	4798      	blx	r3
  40168c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401690:	004012b1 	.word	0x004012b1
  401694:	400e0000 	.word	0x400e0000
  401698:	004001a9 	.word	0x004001a9
  40169c:	0a0a0404 	.word	0x0a0a0404
  4016a0:	004001b1 	.word	0x004001b1
  4016a4:	0016000a 	.word	0x0016000a
  4016a8:	004001b9 	.word	0x004001b9
  4016ac:	004001c1 	.word	0x004001c1
  4016b0:	20000d20 	.word	0x20000d20
  4016b4:	00400185 	.word	0x00400185
  4016b8:	004004e1 	.word	0x004004e1
  4016bc:	00400129 	.word	0x00400129
  4016c0:	004003fd 	.word	0x004003fd
  4016c4:	00400841 	.word	0x00400841
  4016c8:	004003c9 	.word	0x004003c9
  4016cc:	004004bd 	.word	0x004004bd

004016d0 <configure_botao>:
}

void configure_botao(void)
{
  4016d0:	b530      	push	{r4, r5, lr}
  4016d2:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_PIOB);
  4016d4:	200c      	movs	r0, #12
  4016d6:	4b11      	ldr	r3, [pc, #68]	; (40171c <configure_botao+0x4c>)
  4016d8:	4798      	blx	r3
	
	pio_set_input(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR);
  4016da:	4c11      	ldr	r4, [pc, #68]	; (401720 <configure_botao+0x50>)
  4016dc:	2279      	movs	r2, #121	; 0x79
  4016de:	2108      	movs	r1, #8
  4016e0:	4620      	mov	r0, r4
  4016e2:	4b10      	ldr	r3, [pc, #64]	; (401724 <configure_botao+0x54>)
  4016e4:	4798      	blx	r3
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  4016e6:	220a      	movs	r2, #10
  4016e8:	2108      	movs	r1, #8
  4016ea:	4620      	mov	r0, r4
  4016ec:	4b0e      	ldr	r3, [pc, #56]	; (401728 <configure_botao+0x58>)
  4016ee:	4798      	blx	r3
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR ,push_button_handle);
  4016f0:	4b0e      	ldr	r3, [pc, #56]	; (40172c <configure_botao+0x5c>)
  4016f2:	9300      	str	r3, [sp, #0]
  4016f4:	2379      	movs	r3, #121	; 0x79
  4016f6:	2208      	movs	r2, #8
  4016f8:	210c      	movs	r1, #12
  4016fa:	4620      	mov	r0, r4
  4016fc:	4d0c      	ldr	r5, [pc, #48]	; (401730 <configure_botao+0x60>)
  4016fe:	47a8      	blx	r5
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  401700:	2108      	movs	r1, #8
  401702:	4620      	mov	r0, r4
  401704:	4b0b      	ldr	r3, [pc, #44]	; (401734 <configure_botao+0x64>)
  401706:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401708:	4b0b      	ldr	r3, [pc, #44]	; (401738 <configure_botao+0x68>)
  40170a:	2250      	movs	r2, #80	; 0x50
  40170c:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401710:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401714:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority( PIN_PUSHBUTTON_1_ID, 5);
	NVIC_EnableIRQ( PIN_PUSHBUTTON_1_ID);
}
  401716:	b003      	add	sp, #12
  401718:	bd30      	pop	{r4, r5, pc}
  40171a:	bf00      	nop
  40171c:	004012b1 	.word	0x004012b1
  401720:	400e1000 	.word	0x400e1000
  401724:	00400e01 	.word	0x00400e01
  401728:	00400d55 	.word	0x00400d55
  40172c:	00401595 	.word	0x00401595
  401730:	0040111d 	.word	0x0040111d
  401734:	00400e8d 	.word	0x00400e8d
  401738:	e000e100 	.word	0xe000e100

0040173c <configure_adc>:


void configure_adc(void)
{
  40173c:	b538      	push	{r3, r4, r5, lr}
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  40173e:	201d      	movs	r0, #29
  401740:	4b13      	ldr	r3, [pc, #76]	; (401790 <configure_adc+0x54>)
  401742:	4798      	blx	r3
	*/
	/* Formula:
	*     Startup  Time = startup value / ADCClock
	*     Startup time = 64 / 6.4MHz = 10 us
	*/
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  401744:	4c13      	ldr	r4, [pc, #76]	; (401794 <configure_adc+0x58>)
  401746:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  40174a:	4a13      	ldr	r2, [pc, #76]	; (401798 <configure_adc+0x5c>)
  40174c:	4913      	ldr	r1, [pc, #76]	; (40179c <configure_adc+0x60>)
  40174e:	4620      	mov	r0, r4
  401750:	4d13      	ldr	r5, [pc, #76]	; (4017a0 <configure_adc+0x64>)
  401752:	47a8      	blx	r5
	*
	*     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	*     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	*     Settling Time = 3 / 6.4MHz = 469 ns
	*/
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  401754:	2302      	movs	r3, #2
  401756:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  40175a:	210f      	movs	r1, #15
  40175c:	4620      	mov	r0, r4
  40175e:	4d11      	ldr	r5, [pc, #68]	; (4017a4 <configure_adc+0x68>)
  401760:	47a8      	blx	r5

	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  401762:	2200      	movs	r2, #0
  401764:	4611      	mov	r1, r2
  401766:	4620      	mov	r0, r4
  401768:	4b0f      	ldr	r3, [pc, #60]	; (4017a8 <configure_adc+0x6c>)
  40176a:	4798      	blx	r3

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_CHANNEL);
  40176c:	2105      	movs	r1, #5
  40176e:	4620      	mov	r0, r4
  401770:	4b0e      	ldr	r3, [pc, #56]	; (4017ac <configure_adc+0x70>)
  401772:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401774:	4b0e      	ldr	r3, [pc, #56]	; (4017b0 <configure_adc+0x74>)
  401776:	2250      	movs	r2, #80	; 0x50
  401778:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40177c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401780:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(ADC_IRQn, 5);
	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);

	/* Enable ADC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_IER_DRDY);
  401782:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  401786:	4620      	mov	r0, r4
  401788:	4b0a      	ldr	r3, [pc, #40]	; (4017b4 <configure_adc+0x78>)
  40178a:	4798      	blx	r3
  40178c:	bd38      	pop	{r3, r4, r5, pc}
  40178e:	bf00      	nop
  401790:	004012b1 	.word	0x004012b1
  401794:	40038000 	.word	0x40038000
  401798:	0061a800 	.word	0x0061a800
  40179c:	07270e00 	.word	0x07270e00
  4017a0:	00400a81 	.word	0x00400a81
  4017a4:	00400ac5 	.word	0x00400ac5
  4017a8:	00400ab5 	.word	0x00400ab5
  4017ac:	00400ae9 	.word	0x00400ae9
  4017b0:	e000e100 	.word	0xe000e100
  4017b4:	00400af9 	.word	0x00400af9

004017b8 <TC0_Handler>:
}


// Interrupt service routine
void TC_Handler(void)
{
  4017b8:	b508      	push	{r3, lr}
	tc_get_status(TC,CHANNEL);
  4017ba:	2100      	movs	r1, #0
  4017bc:	4803      	ldr	r0, [pc, #12]	; (4017cc <TC0_Handler+0x14>)
  4017be:	4b04      	ldr	r3, [pc, #16]	; (4017d0 <TC0_Handler+0x18>)
  4017c0:	4798      	blx	r3
	adc_start(ADC);
  4017c2:	4804      	ldr	r0, [pc, #16]	; (4017d4 <TC0_Handler+0x1c>)
  4017c4:	4b04      	ldr	r3, [pc, #16]	; (4017d8 <TC0_Handler+0x20>)
  4017c6:	4798      	blx	r3
  4017c8:	bd08      	pop	{r3, pc}
  4017ca:	bf00      	nop
  4017cc:	40010000 	.word	0x40010000
  4017d0:	00400b31 	.word	0x00400b31
  4017d4:	40038000 	.word	0x40038000
  4017d8:	00400ae1 	.word	0x00400ae1

004017dc <main>:

/************************************************************************/
/* MAIN                                                                 */
/************************************************************************/
int main(void)
{
  4017dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4017de:	b085      	sub	sp, #20
	sysclk_init();
  4017e0:	4b3a      	ldr	r3, [pc, #232]	; (4018cc <main+0xf0>)
  4017e2:	4798      	blx	r3
	board_init();
  4017e4:	4b3a      	ldr	r3, [pc, #232]	; (4018d0 <main+0xf4>)
  4017e6:	4798      	blx	r3

	configure_lcd();
  4017e8:	4b3a      	ldr	r3, [pc, #232]	; (4018d4 <main+0xf8>)
  4017ea:	4798      	blx	r3
	configure_adc();
  4017ec:	4b3a      	ldr	r3, [pc, #232]	; (4018d8 <main+0xfc>)
  4017ee:	4798      	blx	r3
	configure_botao();
  4017f0:	4b3a      	ldr	r3, [pc, #232]	; (4018dc <main+0x100>)
  4017f2:	4798      	blx	r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t counts;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	
	pmc_enable_periph_clk(ID_TC);
  4017f4:	2017      	movs	r0, #23
  4017f6:	4b3a      	ldr	r3, [pc, #232]	; (4018e0 <main+0x104>)
  4017f8:	4798      	blx	r3
	
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	BOARD_MCK);
  4017fa:	4c3a      	ldr	r4, [pc, #232]	; (4018e4 <main+0x108>)
  4017fc:	9400      	str	r4, [sp, #0]
  4017fe:	ab03      	add	r3, sp, #12
  401800:	aa02      	add	r2, sp, #8
  401802:	4621      	mov	r1, r4
  401804:	2032      	movs	r0, #50	; 0x32
  401806:	4d38      	ldr	r5, [pc, #224]	; (4018e8 <main+0x10c>)
  401808:	47a8      	blx	r5
	
	tc_init(TC, CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  40180a:	4d38      	ldr	r5, [pc, #224]	; (4018ec <main+0x110>)
  40180c:	9a03      	ldr	r2, [sp, #12]
  40180e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401812:	2100      	movs	r1, #0
  401814:	4628      	mov	r0, r5
  401816:	4b36      	ldr	r3, [pc, #216]	; (4018f0 <main+0x114>)
  401818:	4798      	blx	r3
	
	counts = (ul_sysclk/ul_div)/freq_desejada;
	
	tc_write_rc(TC, CHANNEL, counts);
  40181a:	9a02      	ldr	r2, [sp, #8]
  40181c:	fbb4 f4f2 	udiv	r4, r4, r2
  401820:	4a34      	ldr	r2, [pc, #208]	; (4018f4 <main+0x118>)
  401822:	fba2 3204 	umull	r3, r2, r2, r4
  401826:	0912      	lsrs	r2, r2, #4
  401828:	2100      	movs	r1, #0
  40182a:	4628      	mov	r0, r5
  40182c:	4b32      	ldr	r3, [pc, #200]	; (4018f8 <main+0x11c>)
  40182e:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401830:	4b32      	ldr	r3, [pc, #200]	; (4018fc <main+0x120>)
  401832:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401836:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40183a:	2140      	movs	r1, #64	; 0x40
  40183c:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401840:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(TC_IRQn);
	NVIC_SetPriority(TC_IRQn, 4);
	NVIC_EnableIRQ(TC_IRQn);
	
	// Enable interrupts for this TC, and start the TC.
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
  401842:	2210      	movs	r2, #16
  401844:	2100      	movs	r1, #0
  401846:	4628      	mov	r0, r5
  401848:	4b2d      	ldr	r3, [pc, #180]	; (401900 <main+0x124>)
  40184a:	4798      	blx	r3
	tc_start(TC, CHANNEL);
  40184c:	2100      	movs	r1, #0
  40184e:	4628      	mov	r0, r5
  401850:	4b2c      	ldr	r3, [pc, #176]	; (401904 <main+0x128>)
  401852:	4798      	blx	r3
	configure_adc();
	configure_botao();
	tc_config(50);

	/** Draw text on the LCD */
	ili93xx_set_foreground_color(COLOR_BLACK);
  401854:	2000      	movs	r0, #0
  401856:	4b2c      	ldr	r3, [pc, #176]	; (401908 <main+0x12c>)
  401858:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)"Aula - ADC");
  40185a:	4a2c      	ldr	r2, [pc, #176]	; (40190c <main+0x130>)
  40185c:	2114      	movs	r1, #20
  40185e:	200a      	movs	r0, #10
  401860:	4b2b      	ldr	r3, [pc, #172]	; (401910 <main+0x134>)
  401862:	4798      	blx	r3

	int i = 0;
  401864:	2400      	movs	r4, #0
	while (1) {
		ili93xx_set_foreground_color(COLOR_WHITE);
  401866:	4d28      	ldr	r5, [pc, #160]	; (401908 <main+0x12c>)
		ili93xx_draw_filled_rectangle(170, 170, 230, 230);
  401868:	4e2a      	ldr	r6, [pc, #168]	; (401914 <main+0x138>)
			case 2:
				ili93xx_draw_line(220, 200, 180, 200);
				i += 1;
				break;
			case 3:
				ili93xx_draw_line(215, 215, 185, 185);
  40186a:	4f2b      	ldr	r7, [pc, #172]	; (401918 <main+0x13c>)
	ili93xx_set_foreground_color(COLOR_BLACK);
	ili93xx_draw_string(10, 20, (uint8_t *)"Aula - ADC");

	int i = 0;
	while (1) {
		ili93xx_set_foreground_color(COLOR_WHITE);
  40186c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401870:	47a8      	blx	r5
		ili93xx_draw_filled_rectangle(170, 170, 230, 230);
  401872:	23e6      	movs	r3, #230	; 0xe6
  401874:	461a      	mov	r2, r3
  401876:	21aa      	movs	r1, #170	; 0xaa
  401878:	4608      	mov	r0, r1
  40187a:	47b0      	blx	r6
		ili93xx_set_foreground_color(COLOR_BLACK);
  40187c:	2000      	movs	r0, #0
  40187e:	47a8      	blx	r5
		switch(i){
  401880:	2c03      	cmp	r4, #3
  401882:	d81e      	bhi.n	4018c2 <main+0xe6>
  401884:	e8df f004 	tbb	[pc, r4]
  401888:	17100902 	.word	0x17100902
			case 0:
				ili93xx_draw_line(200, 180, 200, 220);
  40188c:	23dc      	movs	r3, #220	; 0xdc
  40188e:	22c8      	movs	r2, #200	; 0xc8
  401890:	21b4      	movs	r1, #180	; 0xb4
  401892:	4610      	mov	r0, r2
  401894:	47b8      	blx	r7
				i += 1;
  401896:	2401      	movs	r4, #1
				break;
  401898:	e013      	b.n	4018c2 <main+0xe6>
			case 1:
				ili93xx_draw_line(215, 185, 185, 215);
  40189a:	23d7      	movs	r3, #215	; 0xd7
  40189c:	22b9      	movs	r2, #185	; 0xb9
  40189e:	4611      	mov	r1, r2
  4018a0:	4618      	mov	r0, r3
  4018a2:	47b8      	blx	r7
				i += 1;
  4018a4:	2402      	movs	r4, #2
				break;
  4018a6:	e00c      	b.n	4018c2 <main+0xe6>
			case 2:
				ili93xx_draw_line(220, 200, 180, 200);
  4018a8:	23c8      	movs	r3, #200	; 0xc8
  4018aa:	22b4      	movs	r2, #180	; 0xb4
  4018ac:	4619      	mov	r1, r3
  4018ae:	20dc      	movs	r0, #220	; 0xdc
  4018b0:	47b8      	blx	r7
				i += 1;
  4018b2:	2403      	movs	r4, #3
				break;
  4018b4:	e005      	b.n	4018c2 <main+0xe6>
			case 3:
				ili93xx_draw_line(215, 215, 185, 185);
  4018b6:	23b9      	movs	r3, #185	; 0xb9
  4018b8:	461a      	mov	r2, r3
  4018ba:	21d7      	movs	r1, #215	; 0xd7
  4018bc:	4608      	mov	r0, r1
  4018be:	47b8      	blx	r7
				i = 0;
  4018c0:	2400      	movs	r4, #0
				break;
		}
		delay_ms(100);
  4018c2:	4816      	ldr	r0, [pc, #88]	; (40191c <main+0x140>)
  4018c4:	4b16      	ldr	r3, [pc, #88]	; (401920 <main+0x144>)
  4018c6:	4798      	blx	r3
	}
  4018c8:	e7d0      	b.n	40186c <main+0x90>
  4018ca:	bf00      	nop
  4018cc:	00400bad 	.word	0x00400bad
  4018d0:	00400c11 	.word	0x00400c11
  4018d4:	00401611 	.word	0x00401611
  4018d8:	0040173d 	.word	0x0040173d
  4018dc:	004016d1 	.word	0x004016d1
  4018e0:	004012b1 	.word	0x004012b1
  4018e4:	07270e00 	.word	0x07270e00
  4018e8:	00400b39 	.word	0x00400b39
  4018ec:	40010000 	.word	0x40010000
  4018f0:	00400b01 	.word	0x00400b01
  4018f4:	51eb851f 	.word	0x51eb851f
  4018f8:	00400b21 	.word	0x00400b21
  4018fc:	e000e100 	.word	0xe000e100
  401900:	00400b29 	.word	0x00400b29
  401904:	00400b19 	.word	0x00400b19
  401908:	004003fd 	.word	0x004003fd
  40190c:	00406c34 	.word	0x00406c34
  401910:	004009d5 	.word	0x004009d5
  401914:	00400841 	.word	0x00400841
  401918:	00400905 	.word	0x00400905
  40191c:	000d1437 	.word	0x000d1437
  401920:	20000001 	.word	0x20000001

00401924 <__libc_init_array>:
  401924:	b570      	push	{r4, r5, r6, lr}
  401926:	4e0f      	ldr	r6, [pc, #60]	; (401964 <__libc_init_array+0x40>)
  401928:	4d0f      	ldr	r5, [pc, #60]	; (401968 <__libc_init_array+0x44>)
  40192a:	1b76      	subs	r6, r6, r5
  40192c:	10b6      	asrs	r6, r6, #2
  40192e:	bf18      	it	ne
  401930:	2400      	movne	r4, #0
  401932:	d005      	beq.n	401940 <__libc_init_array+0x1c>
  401934:	3401      	adds	r4, #1
  401936:	f855 3b04 	ldr.w	r3, [r5], #4
  40193a:	4798      	blx	r3
  40193c:	42a6      	cmp	r6, r4
  40193e:	d1f9      	bne.n	401934 <__libc_init_array+0x10>
  401940:	4e0a      	ldr	r6, [pc, #40]	; (40196c <__libc_init_array+0x48>)
  401942:	4d0b      	ldr	r5, [pc, #44]	; (401970 <__libc_init_array+0x4c>)
  401944:	1b76      	subs	r6, r6, r5
  401946:	f005 fa3d 	bl	406dc4 <_init>
  40194a:	10b6      	asrs	r6, r6, #2
  40194c:	bf18      	it	ne
  40194e:	2400      	movne	r4, #0
  401950:	d006      	beq.n	401960 <__libc_init_array+0x3c>
  401952:	3401      	adds	r4, #1
  401954:	f855 3b04 	ldr.w	r3, [r5], #4
  401958:	4798      	blx	r3
  40195a:	42a6      	cmp	r6, r4
  40195c:	d1f9      	bne.n	401952 <__libc_init_array+0x2e>
  40195e:	bd70      	pop	{r4, r5, r6, pc}
  401960:	bd70      	pop	{r4, r5, r6, pc}
  401962:	bf00      	nop
  401964:	00406dd0 	.word	0x00406dd0
  401968:	00406dd0 	.word	0x00406dd0
  40196c:	00406dd8 	.word	0x00406dd8
  401970:	00406dd0 	.word	0x00406dd0

00401974 <memset>:
  401974:	b470      	push	{r4, r5, r6}
  401976:	0784      	lsls	r4, r0, #30
  401978:	d046      	beq.n	401a08 <memset+0x94>
  40197a:	1e54      	subs	r4, r2, #1
  40197c:	2a00      	cmp	r2, #0
  40197e:	d041      	beq.n	401a04 <memset+0x90>
  401980:	b2cd      	uxtb	r5, r1
  401982:	4603      	mov	r3, r0
  401984:	e002      	b.n	40198c <memset+0x18>
  401986:	1e62      	subs	r2, r4, #1
  401988:	b3e4      	cbz	r4, 401a04 <memset+0x90>
  40198a:	4614      	mov	r4, r2
  40198c:	f803 5b01 	strb.w	r5, [r3], #1
  401990:	079a      	lsls	r2, r3, #30
  401992:	d1f8      	bne.n	401986 <memset+0x12>
  401994:	2c03      	cmp	r4, #3
  401996:	d92e      	bls.n	4019f6 <memset+0x82>
  401998:	b2cd      	uxtb	r5, r1
  40199a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40199e:	2c0f      	cmp	r4, #15
  4019a0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4019a4:	d919      	bls.n	4019da <memset+0x66>
  4019a6:	f103 0210 	add.w	r2, r3, #16
  4019aa:	4626      	mov	r6, r4
  4019ac:	3e10      	subs	r6, #16
  4019ae:	2e0f      	cmp	r6, #15
  4019b0:	f842 5c10 	str.w	r5, [r2, #-16]
  4019b4:	f842 5c0c 	str.w	r5, [r2, #-12]
  4019b8:	f842 5c08 	str.w	r5, [r2, #-8]
  4019bc:	f842 5c04 	str.w	r5, [r2, #-4]
  4019c0:	f102 0210 	add.w	r2, r2, #16
  4019c4:	d8f2      	bhi.n	4019ac <memset+0x38>
  4019c6:	f1a4 0210 	sub.w	r2, r4, #16
  4019ca:	f022 020f 	bic.w	r2, r2, #15
  4019ce:	f004 040f 	and.w	r4, r4, #15
  4019d2:	3210      	adds	r2, #16
  4019d4:	2c03      	cmp	r4, #3
  4019d6:	4413      	add	r3, r2
  4019d8:	d90d      	bls.n	4019f6 <memset+0x82>
  4019da:	461e      	mov	r6, r3
  4019dc:	4622      	mov	r2, r4
  4019de:	3a04      	subs	r2, #4
  4019e0:	2a03      	cmp	r2, #3
  4019e2:	f846 5b04 	str.w	r5, [r6], #4
  4019e6:	d8fa      	bhi.n	4019de <memset+0x6a>
  4019e8:	1f22      	subs	r2, r4, #4
  4019ea:	f022 0203 	bic.w	r2, r2, #3
  4019ee:	3204      	adds	r2, #4
  4019f0:	4413      	add	r3, r2
  4019f2:	f004 0403 	and.w	r4, r4, #3
  4019f6:	b12c      	cbz	r4, 401a04 <memset+0x90>
  4019f8:	b2c9      	uxtb	r1, r1
  4019fa:	441c      	add	r4, r3
  4019fc:	f803 1b01 	strb.w	r1, [r3], #1
  401a00:	42a3      	cmp	r3, r4
  401a02:	d1fb      	bne.n	4019fc <memset+0x88>
  401a04:	bc70      	pop	{r4, r5, r6}
  401a06:	4770      	bx	lr
  401a08:	4614      	mov	r4, r2
  401a0a:	4603      	mov	r3, r0
  401a0c:	e7c2      	b.n	401994 <memset+0x20>
  401a0e:	bf00      	nop

00401a10 <sprintf>:
  401a10:	b40e      	push	{r1, r2, r3}
  401a12:	b5f0      	push	{r4, r5, r6, r7, lr}
  401a14:	b09c      	sub	sp, #112	; 0x70
  401a16:	ab21      	add	r3, sp, #132	; 0x84
  401a18:	490f      	ldr	r1, [pc, #60]	; (401a58 <sprintf+0x48>)
  401a1a:	f853 2b04 	ldr.w	r2, [r3], #4
  401a1e:	9301      	str	r3, [sp, #4]
  401a20:	4605      	mov	r5, r0
  401a22:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401a26:	6808      	ldr	r0, [r1, #0]
  401a28:	9502      	str	r5, [sp, #8]
  401a2a:	f44f 7702 	mov.w	r7, #520	; 0x208
  401a2e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401a32:	a902      	add	r1, sp, #8
  401a34:	9506      	str	r5, [sp, #24]
  401a36:	f8ad 7014 	strh.w	r7, [sp, #20]
  401a3a:	9404      	str	r4, [sp, #16]
  401a3c:	9407      	str	r4, [sp, #28]
  401a3e:	f8ad 6016 	strh.w	r6, [sp, #22]
  401a42:	f000 f88b 	bl	401b5c <_svfprintf_r>
  401a46:	9b02      	ldr	r3, [sp, #8]
  401a48:	2200      	movs	r2, #0
  401a4a:	701a      	strb	r2, [r3, #0]
  401a4c:	b01c      	add	sp, #112	; 0x70
  401a4e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401a52:	b003      	add	sp, #12
  401a54:	4770      	bx	lr
  401a56:	bf00      	nop
  401a58:	20000440 	.word	0x20000440
	...

00401a80 <strlen>:
  401a80:	f890 f000 	pld	[r0]
  401a84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401a88:	f020 0107 	bic.w	r1, r0, #7
  401a8c:	f06f 0c00 	mvn.w	ip, #0
  401a90:	f010 0407 	ands.w	r4, r0, #7
  401a94:	f891 f020 	pld	[r1, #32]
  401a98:	f040 8049 	bne.w	401b2e <strlen+0xae>
  401a9c:	f04f 0400 	mov.w	r4, #0
  401aa0:	f06f 0007 	mvn.w	r0, #7
  401aa4:	e9d1 2300 	ldrd	r2, r3, [r1]
  401aa8:	f891 f040 	pld	[r1, #64]	; 0x40
  401aac:	f100 0008 	add.w	r0, r0, #8
  401ab0:	fa82 f24c 	uadd8	r2, r2, ip
  401ab4:	faa4 f28c 	sel	r2, r4, ip
  401ab8:	fa83 f34c 	uadd8	r3, r3, ip
  401abc:	faa2 f38c 	sel	r3, r2, ip
  401ac0:	bb4b      	cbnz	r3, 401b16 <strlen+0x96>
  401ac2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401ac6:	fa82 f24c 	uadd8	r2, r2, ip
  401aca:	f100 0008 	add.w	r0, r0, #8
  401ace:	faa4 f28c 	sel	r2, r4, ip
  401ad2:	fa83 f34c 	uadd8	r3, r3, ip
  401ad6:	faa2 f38c 	sel	r3, r2, ip
  401ada:	b9e3      	cbnz	r3, 401b16 <strlen+0x96>
  401adc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401ae0:	fa82 f24c 	uadd8	r2, r2, ip
  401ae4:	f100 0008 	add.w	r0, r0, #8
  401ae8:	faa4 f28c 	sel	r2, r4, ip
  401aec:	fa83 f34c 	uadd8	r3, r3, ip
  401af0:	faa2 f38c 	sel	r3, r2, ip
  401af4:	b97b      	cbnz	r3, 401b16 <strlen+0x96>
  401af6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  401afa:	f101 0120 	add.w	r1, r1, #32
  401afe:	fa82 f24c 	uadd8	r2, r2, ip
  401b02:	f100 0008 	add.w	r0, r0, #8
  401b06:	faa4 f28c 	sel	r2, r4, ip
  401b0a:	fa83 f34c 	uadd8	r3, r3, ip
  401b0e:	faa2 f38c 	sel	r3, r2, ip
  401b12:	2b00      	cmp	r3, #0
  401b14:	d0c6      	beq.n	401aa4 <strlen+0x24>
  401b16:	2a00      	cmp	r2, #0
  401b18:	bf04      	itt	eq
  401b1a:	3004      	addeq	r0, #4
  401b1c:	461a      	moveq	r2, r3
  401b1e:	ba12      	rev	r2, r2
  401b20:	fab2 f282 	clz	r2, r2
  401b24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401b28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401b2c:	4770      	bx	lr
  401b2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401b32:	f004 0503 	and.w	r5, r4, #3
  401b36:	f1c4 0000 	rsb	r0, r4, #0
  401b3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  401b3e:	f014 0f04 	tst.w	r4, #4
  401b42:	f891 f040 	pld	[r1, #64]	; 0x40
  401b46:	fa0c f505 	lsl.w	r5, ip, r5
  401b4a:	ea62 0205 	orn	r2, r2, r5
  401b4e:	bf1c      	itt	ne
  401b50:	ea63 0305 	ornne	r3, r3, r5
  401b54:	4662      	movne	r2, ip
  401b56:	f04f 0400 	mov.w	r4, #0
  401b5a:	e7a9      	b.n	401ab0 <strlen+0x30>

00401b5c <_svfprintf_r>:
  401b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b60:	b0c1      	sub	sp, #260	; 0x104
  401b62:	460c      	mov	r4, r1
  401b64:	9109      	str	r1, [sp, #36]	; 0x24
  401b66:	4615      	mov	r5, r2
  401b68:	930e      	str	r3, [sp, #56]	; 0x38
  401b6a:	900a      	str	r0, [sp, #40]	; 0x28
  401b6c:	f002 fc5e 	bl	40442c <_localeconv_r>
  401b70:	6803      	ldr	r3, [r0, #0]
  401b72:	9317      	str	r3, [sp, #92]	; 0x5c
  401b74:	4618      	mov	r0, r3
  401b76:	f7ff ff83 	bl	401a80 <strlen>
  401b7a:	89a3      	ldrh	r3, [r4, #12]
  401b7c:	9016      	str	r0, [sp, #88]	; 0x58
  401b7e:	061e      	lsls	r6, r3, #24
  401b80:	d503      	bpl.n	401b8a <_svfprintf_r+0x2e>
  401b82:	6923      	ldr	r3, [r4, #16]
  401b84:	2b00      	cmp	r3, #0
  401b86:	f001 8119 	beq.w	402dbc <_svfprintf_r+0x1260>
  401b8a:	2300      	movs	r3, #0
  401b8c:	461a      	mov	r2, r3
  401b8e:	9312      	str	r3, [sp, #72]	; 0x48
  401b90:	9325      	str	r3, [sp, #148]	; 0x94
  401b92:	9324      	str	r3, [sp, #144]	; 0x90
  401b94:	9319      	str	r3, [sp, #100]	; 0x64
  401b96:	930b      	str	r3, [sp, #44]	; 0x2c
  401b98:	f8df a464 	ldr.w	sl, [pc, #1124]	; 402000 <_svfprintf_r+0x4a4>
  401b9c:	9214      	str	r2, [sp, #80]	; 0x50
  401b9e:	ab30      	add	r3, sp, #192	; 0xc0
  401ba0:	9323      	str	r3, [sp, #140]	; 0x8c
  401ba2:	4699      	mov	r9, r3
  401ba4:	9215      	str	r2, [sp, #84]	; 0x54
  401ba6:	46a8      	mov	r8, r5
  401ba8:	f898 3000 	ldrb.w	r3, [r8]
  401bac:	4644      	mov	r4, r8
  401bae:	b1eb      	cbz	r3, 401bec <_svfprintf_r+0x90>
  401bb0:	2b25      	cmp	r3, #37	; 0x25
  401bb2:	d102      	bne.n	401bba <_svfprintf_r+0x5e>
  401bb4:	e01a      	b.n	401bec <_svfprintf_r+0x90>
  401bb6:	2b25      	cmp	r3, #37	; 0x25
  401bb8:	d003      	beq.n	401bc2 <_svfprintf_r+0x66>
  401bba:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401bbe:	2b00      	cmp	r3, #0
  401bc0:	d1f9      	bne.n	401bb6 <_svfprintf_r+0x5a>
  401bc2:	ebc8 0504 	rsb	r5, r8, r4
  401bc6:	b18d      	cbz	r5, 401bec <_svfprintf_r+0x90>
  401bc8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401bca:	9a25      	ldr	r2, [sp, #148]	; 0x94
  401bcc:	f8c9 8000 	str.w	r8, [r9]
  401bd0:	3301      	adds	r3, #1
  401bd2:	442a      	add	r2, r5
  401bd4:	2b07      	cmp	r3, #7
  401bd6:	f8c9 5004 	str.w	r5, [r9, #4]
  401bda:	9225      	str	r2, [sp, #148]	; 0x94
  401bdc:	9324      	str	r3, [sp, #144]	; 0x90
  401bde:	f300 80a6 	bgt.w	401d2e <_svfprintf_r+0x1d2>
  401be2:	f109 0908 	add.w	r9, r9, #8
  401be6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401be8:	442b      	add	r3, r5
  401bea:	930b      	str	r3, [sp, #44]	; 0x2c
  401bec:	7823      	ldrb	r3, [r4, #0]
  401bee:	2b00      	cmp	r3, #0
  401bf0:	f000 80a6 	beq.w	401d40 <_svfprintf_r+0x1e4>
  401bf4:	2300      	movs	r3, #0
  401bf6:	461a      	mov	r2, r3
  401bf8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  401bfc:	4619      	mov	r1, r3
  401bfe:	930c      	str	r3, [sp, #48]	; 0x30
  401c00:	9307      	str	r3, [sp, #28]
  401c02:	f04f 3bff 	mov.w	fp, #4294967295
  401c06:	7863      	ldrb	r3, [r4, #1]
  401c08:	f104 0801 	add.w	r8, r4, #1
  401c0c:	465d      	mov	r5, fp
  401c0e:	f108 0801 	add.w	r8, r8, #1
  401c12:	f1a3 0020 	sub.w	r0, r3, #32
  401c16:	2858      	cmp	r0, #88	; 0x58
  401c18:	f200 8425 	bhi.w	402466 <_svfprintf_r+0x90a>
  401c1c:	e8df f010 	tbh	[pc, r0, lsl #1]
  401c20:	04230388 	.word	0x04230388
  401c24:	03900423 	.word	0x03900423
  401c28:	04230423 	.word	0x04230423
  401c2c:	04230423 	.word	0x04230423
  401c30:	04230423 	.word	0x04230423
  401c34:	03a50397 	.word	0x03a50397
  401c38:	005d0423 	.word	0x005d0423
  401c3c:	042300e2 	.word	0x042300e2
  401c40:	010500fe 	.word	0x010500fe
  401c44:	01050105 	.word	0x01050105
  401c48:	01050105 	.word	0x01050105
  401c4c:	01050105 	.word	0x01050105
  401c50:	01050105 	.word	0x01050105
  401c54:	04230423 	.word	0x04230423
  401c58:	04230423 	.word	0x04230423
  401c5c:	04230423 	.word	0x04230423
  401c60:	04230423 	.word	0x04230423
  401c64:	04230423 	.word	0x04230423
  401c68:	02810115 	.word	0x02810115
  401c6c:	02810423 	.word	0x02810423
  401c70:	04230423 	.word	0x04230423
  401c74:	04230423 	.word	0x04230423
  401c78:	042302c6 	.word	0x042302c6
  401c7c:	02cd0423 	.word	0x02cd0423
  401c80:	04230423 	.word	0x04230423
  401c84:	04230423 	.word	0x04230423
  401c88:	02f70423 	.word	0x02f70423
  401c8c:	04230423 	.word	0x04230423
  401c90:	04230325 	.word	0x04230325
  401c94:	04230423 	.word	0x04230423
  401c98:	04230423 	.word	0x04230423
  401c9c:	04230423 	.word	0x04230423
  401ca0:	04230423 	.word	0x04230423
  401ca4:	03660423 	.word	0x03660423
  401ca8:	02810379 	.word	0x02810379
  401cac:	02810281 	.word	0x02810281
  401cb0:	03790381 	.word	0x03790381
  401cb4:	04230423 	.word	0x04230423
  401cb8:	042303d1 	.word	0x042303d1
  401cbc:	00a303db 	.word	0x00a303db
  401cc0:	03ee0064 	.word	0x03ee0064
  401cc4:	03f50423 	.word	0x03f50423
  401cc8:	03aa0423 	.word	0x03aa0423
  401ccc:	04230423 	.word	0x04230423
  401cd0:	03bc      	.short	0x03bc
  401cd2:	980c      	ldr	r0, [sp, #48]	; 0x30
  401cd4:	930e      	str	r3, [sp, #56]	; 0x38
  401cd6:	4240      	negs	r0, r0
  401cd8:	900c      	str	r0, [sp, #48]	; 0x30
  401cda:	9b07      	ldr	r3, [sp, #28]
  401cdc:	f043 0304 	orr.w	r3, r3, #4
  401ce0:	9307      	str	r3, [sp, #28]
  401ce2:	f898 3000 	ldrb.w	r3, [r8]
  401ce6:	e792      	b.n	401c0e <_svfprintf_r+0xb2>
  401ce8:	980e      	ldr	r0, [sp, #56]	; 0x38
  401cea:	46ab      	mov	fp, r5
  401cec:	2100      	movs	r1, #0
  401cee:	6804      	ldr	r4, [r0, #0]
  401cf0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  401cf4:	1d07      	adds	r7, r0, #4
  401cf6:	9807      	ldr	r0, [sp, #28]
  401cf8:	2330      	movs	r3, #48	; 0x30
  401cfa:	2278      	movs	r2, #120	; 0x78
  401cfc:	458b      	cmp	fp, r1
  401cfe:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  401d02:	f04f 0500 	mov.w	r5, #0
  401d06:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  401d0a:	f040 0302 	orr.w	r3, r0, #2
  401d0e:	f2c0 83c7 	blt.w	4024a0 <_svfprintf_r+0x944>
  401d12:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  401d16:	f043 0302 	orr.w	r3, r3, #2
  401d1a:	9307      	str	r3, [sp, #28]
  401d1c:	ea54 0305 	orrs.w	r3, r4, r5
  401d20:	970e      	str	r7, [sp, #56]	; 0x38
  401d22:	f000 8393 	beq.w	40244c <_svfprintf_r+0x8f0>
  401d26:	460f      	mov	r7, r1
  401d28:	9211      	str	r2, [sp, #68]	; 0x44
  401d2a:	48b3      	ldr	r0, [pc, #716]	; (401ff8 <_svfprintf_r+0x49c>)
  401d2c:	e2ce      	b.n	4022cc <_svfprintf_r+0x770>
  401d2e:	aa23      	add	r2, sp, #140	; 0x8c
  401d30:	9909      	ldr	r1, [sp, #36]	; 0x24
  401d32:	980a      	ldr	r0, [sp, #40]	; 0x28
  401d34:	f003 fc9e 	bl	405674 <__ssprint_r>
  401d38:	b948      	cbnz	r0, 401d4e <_svfprintf_r+0x1f2>
  401d3a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  401d3e:	e752      	b.n	401be6 <_svfprintf_r+0x8a>
  401d40:	9b25      	ldr	r3, [sp, #148]	; 0x94
  401d42:	b123      	cbz	r3, 401d4e <_svfprintf_r+0x1f2>
  401d44:	980a      	ldr	r0, [sp, #40]	; 0x28
  401d46:	9909      	ldr	r1, [sp, #36]	; 0x24
  401d48:	aa23      	add	r2, sp, #140	; 0x8c
  401d4a:	f003 fc93 	bl	405674 <__ssprint_r>
  401d4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401d50:	899b      	ldrh	r3, [r3, #12]
  401d52:	f013 0f40 	tst.w	r3, #64	; 0x40
  401d56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401d58:	bf18      	it	ne
  401d5a:	f04f 33ff 	movne.w	r3, #4294967295
  401d5e:	4618      	mov	r0, r3
  401d60:	b041      	add	sp, #260	; 0x104
  401d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401d66:	9311      	str	r3, [sp, #68]	; 0x44
  401d68:	46ab      	mov	fp, r5
  401d6a:	2a00      	cmp	r2, #0
  401d6c:	f041 8223 	bne.w	4031b6 <_svfprintf_r+0x165a>
  401d70:	9a07      	ldr	r2, [sp, #28]
  401d72:	f012 0320 	ands.w	r3, r2, #32
  401d76:	f000 822e 	beq.w	4021d6 <_svfprintf_r+0x67a>
  401d7a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  401d7c:	3707      	adds	r7, #7
  401d7e:	f027 0307 	bic.w	r3, r7, #7
  401d82:	2700      	movs	r7, #0
  401d84:	f103 0108 	add.w	r1, r3, #8
  401d88:	45bb      	cmp	fp, r7
  401d8a:	910e      	str	r1, [sp, #56]	; 0x38
  401d8c:	e9d3 4500 	ldrd	r4, r5, [r3]
  401d90:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  401d94:	f2c0 8752 	blt.w	402c3c <_svfprintf_r+0x10e0>
  401d98:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  401d9c:	9307      	str	r3, [sp, #28]
  401d9e:	ea54 0305 	orrs.w	r3, r4, r5
  401da2:	f000 8375 	beq.w	402490 <_svfprintf_r+0x934>
  401da6:	ae30      	add	r6, sp, #192	; 0xc0
  401da8:	08e2      	lsrs	r2, r4, #3
  401daa:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  401dae:	08e9      	lsrs	r1, r5, #3
  401db0:	f004 0307 	and.w	r3, r4, #7
  401db4:	460d      	mov	r5, r1
  401db6:	4614      	mov	r4, r2
  401db8:	3330      	adds	r3, #48	; 0x30
  401dba:	ea54 0205 	orrs.w	r2, r4, r5
  401dbe:	f806 3d01 	strb.w	r3, [r6, #-1]!
  401dc2:	d1f1      	bne.n	401da8 <_svfprintf_r+0x24c>
  401dc4:	9a07      	ldr	r2, [sp, #28]
  401dc6:	07d1      	lsls	r1, r2, #31
  401dc8:	f140 8084 	bpl.w	401ed4 <_svfprintf_r+0x378>
  401dcc:	2b30      	cmp	r3, #48	; 0x30
  401dce:	f000 8081 	beq.w	401ed4 <_svfprintf_r+0x378>
  401dd2:	2230      	movs	r2, #48	; 0x30
  401dd4:	1e73      	subs	r3, r6, #1
  401dd6:	f806 2c01 	strb.w	r2, [r6, #-1]
  401dda:	aa30      	add	r2, sp, #192	; 0xc0
  401ddc:	1ad2      	subs	r2, r2, r3
  401dde:	920d      	str	r2, [sp, #52]	; 0x34
  401de0:	461e      	mov	r6, r3
  401de2:	e07a      	b.n	401eda <_svfprintf_r+0x37e>
  401de4:	f898 3000 	ldrb.w	r3, [r8]
  401de8:	2b2a      	cmp	r3, #42	; 0x2a
  401dea:	f108 0401 	add.w	r4, r8, #1
  401dee:	f001 81b1 	beq.w	403154 <_svfprintf_r+0x15f8>
  401df2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401df6:	2809      	cmp	r0, #9
  401df8:	bf98      	it	ls
  401dfa:	2500      	movls	r5, #0
  401dfc:	f201 8164 	bhi.w	4030c8 <_svfprintf_r+0x156c>
  401e00:	f814 3b01 	ldrb.w	r3, [r4], #1
  401e04:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401e08:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  401e0c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401e10:	2809      	cmp	r0, #9
  401e12:	d9f5      	bls.n	401e00 <_svfprintf_r+0x2a4>
  401e14:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  401e18:	46a0      	mov	r8, r4
  401e1a:	e6fa      	b.n	401c12 <_svfprintf_r+0xb6>
  401e1c:	9b07      	ldr	r3, [sp, #28]
  401e1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401e22:	9307      	str	r3, [sp, #28]
  401e24:	f898 3000 	ldrb.w	r3, [r8]
  401e28:	e6f1      	b.n	401c0e <_svfprintf_r+0xb2>
  401e2a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401e2e:	2300      	movs	r3, #0
  401e30:	461c      	mov	r4, r3
  401e32:	f818 3b01 	ldrb.w	r3, [r8], #1
  401e36:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401e3a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  401e3e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401e42:	2809      	cmp	r0, #9
  401e44:	d9f5      	bls.n	401e32 <_svfprintf_r+0x2d6>
  401e46:	940c      	str	r4, [sp, #48]	; 0x30
  401e48:	e6e3      	b.n	401c12 <_svfprintf_r+0xb6>
  401e4a:	9311      	str	r3, [sp, #68]	; 0x44
  401e4c:	46ab      	mov	fp, r5
  401e4e:	2a00      	cmp	r2, #0
  401e50:	f041 81c9 	bne.w	4031e6 <_svfprintf_r+0x168a>
  401e54:	9b07      	ldr	r3, [sp, #28]
  401e56:	f043 0310 	orr.w	r3, r3, #16
  401e5a:	9307      	str	r3, [sp, #28]
  401e5c:	9b07      	ldr	r3, [sp, #28]
  401e5e:	0698      	lsls	r0, r3, #26
  401e60:	f140 8530 	bpl.w	4028c4 <_svfprintf_r+0xd68>
  401e64:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  401e66:	3707      	adds	r7, #7
  401e68:	f027 0707 	bic.w	r7, r7, #7
  401e6c:	e9d7 2300 	ldrd	r2, r3, [r7]
  401e70:	f107 0108 	add.w	r1, r7, #8
  401e74:	910e      	str	r1, [sp, #56]	; 0x38
  401e76:	4614      	mov	r4, r2
  401e78:	461d      	mov	r5, r3
  401e7a:	2a00      	cmp	r2, #0
  401e7c:	f173 0300 	sbcs.w	r3, r3, #0
  401e80:	f2c0 855b 	blt.w	40293a <_svfprintf_r+0xdde>
  401e84:	f1bb 0f00 	cmp.w	fp, #0
  401e88:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  401e8c:	f2c0 8538 	blt.w	402900 <_svfprintf_r+0xda4>
  401e90:	9b07      	ldr	r3, [sp, #28]
  401e92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  401e96:	9307      	str	r3, [sp, #28]
  401e98:	ea54 0305 	orrs.w	r3, r4, r5
  401e9c:	f000 81db 	beq.w	402256 <_svfprintf_r+0x6fa>
  401ea0:	2d00      	cmp	r5, #0
  401ea2:	bf08      	it	eq
  401ea4:	2c0a      	cmpeq	r4, #10
  401ea6:	f0c0 81db 	bcc.w	402260 <_svfprintf_r+0x704>
  401eaa:	ae30      	add	r6, sp, #192	; 0xc0
  401eac:	4620      	mov	r0, r4
  401eae:	4629      	mov	r1, r5
  401eb0:	220a      	movs	r2, #10
  401eb2:	2300      	movs	r3, #0
  401eb4:	f004 f970 	bl	406198 <__aeabi_uldivmod>
  401eb8:	3230      	adds	r2, #48	; 0x30
  401eba:	f806 2d01 	strb.w	r2, [r6, #-1]!
  401ebe:	4620      	mov	r0, r4
  401ec0:	4629      	mov	r1, r5
  401ec2:	2300      	movs	r3, #0
  401ec4:	220a      	movs	r2, #10
  401ec6:	f004 f967 	bl	406198 <__aeabi_uldivmod>
  401eca:	4604      	mov	r4, r0
  401ecc:	460d      	mov	r5, r1
  401ece:	ea54 0305 	orrs.w	r3, r4, r5
  401ed2:	d1eb      	bne.n	401eac <_svfprintf_r+0x350>
  401ed4:	ab30      	add	r3, sp, #192	; 0xc0
  401ed6:	1b9b      	subs	r3, r3, r6
  401ed8:	930d      	str	r3, [sp, #52]	; 0x34
  401eda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401edc:	455b      	cmp	r3, fp
  401ede:	bfb8      	it	lt
  401ee0:	465b      	movlt	r3, fp
  401ee2:	9308      	str	r3, [sp, #32]
  401ee4:	2300      	movs	r3, #0
  401ee6:	9313      	str	r3, [sp, #76]	; 0x4c
  401ee8:	b117      	cbz	r7, 401ef0 <_svfprintf_r+0x394>
  401eea:	9b08      	ldr	r3, [sp, #32]
  401eec:	3301      	adds	r3, #1
  401eee:	9308      	str	r3, [sp, #32]
  401ef0:	9b07      	ldr	r3, [sp, #28]
  401ef2:	f013 0302 	ands.w	r3, r3, #2
  401ef6:	930f      	str	r3, [sp, #60]	; 0x3c
  401ef8:	d002      	beq.n	401f00 <_svfprintf_r+0x3a4>
  401efa:	9b08      	ldr	r3, [sp, #32]
  401efc:	3302      	adds	r3, #2
  401efe:	9308      	str	r3, [sp, #32]
  401f00:	9b07      	ldr	r3, [sp, #28]
  401f02:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401f06:	9310      	str	r3, [sp, #64]	; 0x40
  401f08:	f040 82d7 	bne.w	4024ba <_svfprintf_r+0x95e>
  401f0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401f0e:	9a08      	ldr	r2, [sp, #32]
  401f10:	1a9d      	subs	r5, r3, r2
  401f12:	2d00      	cmp	r5, #0
  401f14:	f340 82d1 	ble.w	4024ba <_svfprintf_r+0x95e>
  401f18:	2d10      	cmp	r5, #16
  401f1a:	9925      	ldr	r1, [sp, #148]	; 0x94
  401f1c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401f1e:	4f37      	ldr	r7, [pc, #220]	; (401ffc <_svfprintf_r+0x4a0>)
  401f20:	dd27      	ble.n	401f72 <_svfprintf_r+0x416>
  401f22:	9618      	str	r6, [sp, #96]	; 0x60
  401f24:	4648      	mov	r0, r9
  401f26:	2410      	movs	r4, #16
  401f28:	46b9      	mov	r9, r7
  401f2a:	9e09      	ldr	r6, [sp, #36]	; 0x24
  401f2c:	462f      	mov	r7, r5
  401f2e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  401f30:	e004      	b.n	401f3c <_svfprintf_r+0x3e0>
  401f32:	3f10      	subs	r7, #16
  401f34:	2f10      	cmp	r7, #16
  401f36:	f100 0008 	add.w	r0, r0, #8
  401f3a:	dd16      	ble.n	401f6a <_svfprintf_r+0x40e>
  401f3c:	3201      	adds	r2, #1
  401f3e:	4b2f      	ldr	r3, [pc, #188]	; (401ffc <_svfprintf_r+0x4a0>)
  401f40:	9224      	str	r2, [sp, #144]	; 0x90
  401f42:	3110      	adds	r1, #16
  401f44:	2a07      	cmp	r2, #7
  401f46:	9125      	str	r1, [sp, #148]	; 0x94
  401f48:	e880 0018 	stmia.w	r0, {r3, r4}
  401f4c:	ddf1      	ble.n	401f32 <_svfprintf_r+0x3d6>
  401f4e:	aa23      	add	r2, sp, #140	; 0x8c
  401f50:	4631      	mov	r1, r6
  401f52:	4628      	mov	r0, r5
  401f54:	f003 fb8e 	bl	405674 <__ssprint_r>
  401f58:	2800      	cmp	r0, #0
  401f5a:	f47f aef8 	bne.w	401d4e <_svfprintf_r+0x1f2>
  401f5e:	3f10      	subs	r7, #16
  401f60:	2f10      	cmp	r7, #16
  401f62:	9925      	ldr	r1, [sp, #148]	; 0x94
  401f64:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401f66:	a830      	add	r0, sp, #192	; 0xc0
  401f68:	dce8      	bgt.n	401f3c <_svfprintf_r+0x3e0>
  401f6a:	9e18      	ldr	r6, [sp, #96]	; 0x60
  401f6c:	463d      	mov	r5, r7
  401f6e:	464f      	mov	r7, r9
  401f70:	4681      	mov	r9, r0
  401f72:	3201      	adds	r2, #1
  401f74:	186c      	adds	r4, r5, r1
  401f76:	2a07      	cmp	r2, #7
  401f78:	9425      	str	r4, [sp, #148]	; 0x94
  401f7a:	9224      	str	r2, [sp, #144]	; 0x90
  401f7c:	f8c9 7000 	str.w	r7, [r9]
  401f80:	f8c9 5004 	str.w	r5, [r9, #4]
  401f84:	f300 8428 	bgt.w	4027d8 <_svfprintf_r+0xc7c>
  401f88:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  401f8c:	f109 0908 	add.w	r9, r9, #8
  401f90:	b177      	cbz	r7, 401fb0 <_svfprintf_r+0x454>
  401f92:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401f94:	3301      	adds	r3, #1
  401f96:	3401      	adds	r4, #1
  401f98:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  401f9c:	2201      	movs	r2, #1
  401f9e:	2b07      	cmp	r3, #7
  401fa0:	9425      	str	r4, [sp, #148]	; 0x94
  401fa2:	9324      	str	r3, [sp, #144]	; 0x90
  401fa4:	e889 0006 	stmia.w	r9, {r1, r2}
  401fa8:	f300 83a0 	bgt.w	4026ec <_svfprintf_r+0xb90>
  401fac:	f109 0908 	add.w	r9, r9, #8
  401fb0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401fb2:	b16b      	cbz	r3, 401fd0 <_svfprintf_r+0x474>
  401fb4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401fb6:	3301      	adds	r3, #1
  401fb8:	3402      	adds	r4, #2
  401fba:	a91c      	add	r1, sp, #112	; 0x70
  401fbc:	2202      	movs	r2, #2
  401fbe:	2b07      	cmp	r3, #7
  401fc0:	9425      	str	r4, [sp, #148]	; 0x94
  401fc2:	9324      	str	r3, [sp, #144]	; 0x90
  401fc4:	e889 0006 	stmia.w	r9, {r1, r2}
  401fc8:	f300 839c 	bgt.w	402704 <_svfprintf_r+0xba8>
  401fcc:	f109 0908 	add.w	r9, r9, #8
  401fd0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401fd2:	2b80      	cmp	r3, #128	; 0x80
  401fd4:	f000 82d5 	beq.w	402582 <_svfprintf_r+0xa26>
  401fd8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401fda:	ebc3 070b 	rsb	r7, r3, fp
  401fde:	2f00      	cmp	r7, #0
  401fe0:	dd39      	ble.n	402056 <_svfprintf_r+0x4fa>
  401fe2:	4a07      	ldr	r2, [pc, #28]	; (402000 <_svfprintf_r+0x4a4>)
  401fe4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401fe6:	920f      	str	r2, [sp, #60]	; 0x3c
  401fe8:	2f10      	cmp	r7, #16
  401fea:	dd28      	ble.n	40203e <_svfprintf_r+0x4e2>
  401fec:	4622      	mov	r2, r4
  401fee:	f04f 0b10 	mov.w	fp, #16
  401ff2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  401ff4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  401ff6:	e00a      	b.n	40200e <_svfprintf_r+0x4b2>
  401ff8:	00406c7c 	.word	0x00406c7c
  401ffc:	00406c9c 	.word	0x00406c9c
  402000:	00406c48 	.word	0x00406c48
  402004:	3f10      	subs	r7, #16
  402006:	2f10      	cmp	r7, #16
  402008:	f109 0908 	add.w	r9, r9, #8
  40200c:	dd16      	ble.n	40203c <_svfprintf_r+0x4e0>
  40200e:	3301      	adds	r3, #1
  402010:	3210      	adds	r2, #16
  402012:	2b07      	cmp	r3, #7
  402014:	9225      	str	r2, [sp, #148]	; 0x94
  402016:	9324      	str	r3, [sp, #144]	; 0x90
  402018:	e889 0c00 	stmia.w	r9, {sl, fp}
  40201c:	ddf2      	ble.n	402004 <_svfprintf_r+0x4a8>
  40201e:	aa23      	add	r2, sp, #140	; 0x8c
  402020:	4621      	mov	r1, r4
  402022:	4628      	mov	r0, r5
  402024:	f003 fb26 	bl	405674 <__ssprint_r>
  402028:	2800      	cmp	r0, #0
  40202a:	f47f ae90 	bne.w	401d4e <_svfprintf_r+0x1f2>
  40202e:	3f10      	subs	r7, #16
  402030:	2f10      	cmp	r7, #16
  402032:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402034:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402036:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40203a:	dce8      	bgt.n	40200e <_svfprintf_r+0x4b2>
  40203c:	4614      	mov	r4, r2
  40203e:	3301      	adds	r3, #1
  402040:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402042:	9324      	str	r3, [sp, #144]	; 0x90
  402044:	443c      	add	r4, r7
  402046:	2b07      	cmp	r3, #7
  402048:	9425      	str	r4, [sp, #148]	; 0x94
  40204a:	e889 0084 	stmia.w	r9, {r2, r7}
  40204e:	f300 8341 	bgt.w	4026d4 <_svfprintf_r+0xb78>
  402052:	f109 0908 	add.w	r9, r9, #8
  402056:	9b07      	ldr	r3, [sp, #28]
  402058:	05da      	lsls	r2, r3, #23
  40205a:	f100 8230 	bmi.w	4024be <_svfprintf_r+0x962>
  40205e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402060:	990d      	ldr	r1, [sp, #52]	; 0x34
  402062:	f8c9 6000 	str.w	r6, [r9]
  402066:	3301      	adds	r3, #1
  402068:	440c      	add	r4, r1
  40206a:	2b07      	cmp	r3, #7
  40206c:	9425      	str	r4, [sp, #148]	; 0x94
  40206e:	f8c9 1004 	str.w	r1, [r9, #4]
  402072:	9324      	str	r3, [sp, #144]	; 0x90
  402074:	f300 8318 	bgt.w	4026a8 <_svfprintf_r+0xb4c>
  402078:	f109 0908 	add.w	r9, r9, #8
  40207c:	9b07      	ldr	r3, [sp, #28]
  40207e:	0759      	lsls	r1, r3, #29
  402080:	d53f      	bpl.n	402102 <_svfprintf_r+0x5a6>
  402082:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402084:	9a08      	ldr	r2, [sp, #32]
  402086:	1a9d      	subs	r5, r3, r2
  402088:	2d00      	cmp	r5, #0
  40208a:	dd3a      	ble.n	402102 <_svfprintf_r+0x5a6>
  40208c:	2d10      	cmp	r5, #16
  40208e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402090:	4fbc      	ldr	r7, [pc, #752]	; (402384 <_svfprintf_r+0x828>)
  402092:	dd23      	ble.n	4020dc <_svfprintf_r+0x580>
  402094:	4622      	mov	r2, r4
  402096:	2610      	movs	r6, #16
  402098:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40209c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40209e:	e004      	b.n	4020aa <_svfprintf_r+0x54e>
  4020a0:	3d10      	subs	r5, #16
  4020a2:	2d10      	cmp	r5, #16
  4020a4:	f109 0908 	add.w	r9, r9, #8
  4020a8:	dd17      	ble.n	4020da <_svfprintf_r+0x57e>
  4020aa:	3301      	adds	r3, #1
  4020ac:	49b5      	ldr	r1, [pc, #724]	; (402384 <_svfprintf_r+0x828>)
  4020ae:	9324      	str	r3, [sp, #144]	; 0x90
  4020b0:	3210      	adds	r2, #16
  4020b2:	2b07      	cmp	r3, #7
  4020b4:	9225      	str	r2, [sp, #148]	; 0x94
  4020b6:	e889 0042 	stmia.w	r9, {r1, r6}
  4020ba:	ddf1      	ble.n	4020a0 <_svfprintf_r+0x544>
  4020bc:	aa23      	add	r2, sp, #140	; 0x8c
  4020be:	4621      	mov	r1, r4
  4020c0:	4658      	mov	r0, fp
  4020c2:	f003 fad7 	bl	405674 <__ssprint_r>
  4020c6:	2800      	cmp	r0, #0
  4020c8:	f47f ae41 	bne.w	401d4e <_svfprintf_r+0x1f2>
  4020cc:	3d10      	subs	r5, #16
  4020ce:	2d10      	cmp	r5, #16
  4020d0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4020d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4020d4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4020d8:	dce7      	bgt.n	4020aa <_svfprintf_r+0x54e>
  4020da:	4614      	mov	r4, r2
  4020dc:	3301      	adds	r3, #1
  4020de:	442c      	add	r4, r5
  4020e0:	2b07      	cmp	r3, #7
  4020e2:	9425      	str	r4, [sp, #148]	; 0x94
  4020e4:	9324      	str	r3, [sp, #144]	; 0x90
  4020e6:	f8c9 7000 	str.w	r7, [r9]
  4020ea:	f8c9 5004 	str.w	r5, [r9, #4]
  4020ee:	dd08      	ble.n	402102 <_svfprintf_r+0x5a6>
  4020f0:	aa23      	add	r2, sp, #140	; 0x8c
  4020f2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4020f4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4020f6:	f003 fabd 	bl	405674 <__ssprint_r>
  4020fa:	2800      	cmp	r0, #0
  4020fc:	f47f ae27 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402100:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402102:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402104:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402106:	9908      	ldr	r1, [sp, #32]
  402108:	428a      	cmp	r2, r1
  40210a:	bfac      	ite	ge
  40210c:	189b      	addge	r3, r3, r2
  40210e:	185b      	addlt	r3, r3, r1
  402110:	930b      	str	r3, [sp, #44]	; 0x2c
  402112:	2c00      	cmp	r4, #0
  402114:	f040 82d4 	bne.w	4026c0 <_svfprintf_r+0xb64>
  402118:	2300      	movs	r3, #0
  40211a:	9324      	str	r3, [sp, #144]	; 0x90
  40211c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402120:	e542      	b.n	401ba8 <_svfprintf_r+0x4c>
  402122:	9311      	str	r3, [sp, #68]	; 0x44
  402124:	46ab      	mov	fp, r5
  402126:	2a00      	cmp	r2, #0
  402128:	f041 8059 	bne.w	4031de <_svfprintf_r+0x1682>
  40212c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40212e:	3707      	adds	r7, #7
  402130:	f027 0307 	bic.w	r3, r7, #7
  402134:	f103 0208 	add.w	r2, r3, #8
  402138:	920e      	str	r2, [sp, #56]	; 0x38
  40213a:	681a      	ldr	r2, [r3, #0]
  40213c:	9214      	str	r2, [sp, #80]	; 0x50
  40213e:	685b      	ldr	r3, [r3, #4]
  402140:	9315      	str	r3, [sp, #84]	; 0x54
  402142:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402144:	9d14      	ldr	r5, [sp, #80]	; 0x50
  402146:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40214a:	4628      	mov	r0, r5
  40214c:	4621      	mov	r1, r4
  40214e:	f04f 32ff 	mov.w	r2, #4294967295
  402152:	4b8d      	ldr	r3, [pc, #564]	; (402388 <_svfprintf_r+0x82c>)
  402154:	f003 ffe2 	bl	40611c <__aeabi_dcmpun>
  402158:	2800      	cmp	r0, #0
  40215a:	f040 84c1 	bne.w	402ae0 <_svfprintf_r+0xf84>
  40215e:	4628      	mov	r0, r5
  402160:	4621      	mov	r1, r4
  402162:	f04f 32ff 	mov.w	r2, #4294967295
  402166:	4b88      	ldr	r3, [pc, #544]	; (402388 <_svfprintf_r+0x82c>)
  402168:	f003 ffba 	bl	4060e0 <__aeabi_dcmple>
  40216c:	2800      	cmp	r0, #0
  40216e:	f040 84b7 	bne.w	402ae0 <_svfprintf_r+0xf84>
  402172:	9814      	ldr	r0, [sp, #80]	; 0x50
  402174:	9915      	ldr	r1, [sp, #84]	; 0x54
  402176:	2200      	movs	r2, #0
  402178:	2300      	movs	r3, #0
  40217a:	f003 ffa7 	bl	4060cc <__aeabi_dcmplt>
  40217e:	2800      	cmp	r0, #0
  402180:	f040 874b 	bne.w	40301a <_svfprintf_r+0x14be>
  402184:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402188:	4e80      	ldr	r6, [pc, #512]	; (40238c <_svfprintf_r+0x830>)
  40218a:	4b81      	ldr	r3, [pc, #516]	; (402390 <_svfprintf_r+0x834>)
  40218c:	9907      	ldr	r1, [sp, #28]
  40218e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  402192:	9107      	str	r1, [sp, #28]
  402194:	9911      	ldr	r1, [sp, #68]	; 0x44
  402196:	2203      	movs	r2, #3
  402198:	f04f 0b00 	mov.w	fp, #0
  40219c:	9208      	str	r2, [sp, #32]
  40219e:	2947      	cmp	r1, #71	; 0x47
  4021a0:	bfd8      	it	le
  4021a2:	461e      	movle	r6, r3
  4021a4:	920d      	str	r2, [sp, #52]	; 0x34
  4021a6:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  4021aa:	e69d      	b.n	401ee8 <_svfprintf_r+0x38c>
  4021ac:	9b07      	ldr	r3, [sp, #28]
  4021ae:	f043 0308 	orr.w	r3, r3, #8
  4021b2:	9307      	str	r3, [sp, #28]
  4021b4:	f898 3000 	ldrb.w	r3, [r8]
  4021b8:	e529      	b.n	401c0e <_svfprintf_r+0xb2>
  4021ba:	9311      	str	r3, [sp, #68]	; 0x44
  4021bc:	46ab      	mov	fp, r5
  4021be:	2a00      	cmp	r2, #0
  4021c0:	f041 8009 	bne.w	4031d6 <_svfprintf_r+0x167a>
  4021c4:	9b07      	ldr	r3, [sp, #28]
  4021c6:	f043 0310 	orr.w	r3, r3, #16
  4021ca:	9307      	str	r3, [sp, #28]
  4021cc:	9a07      	ldr	r2, [sp, #28]
  4021ce:	f012 0320 	ands.w	r3, r2, #32
  4021d2:	f47f add2 	bne.w	401d7a <_svfprintf_r+0x21e>
  4021d6:	9907      	ldr	r1, [sp, #28]
  4021d8:	f011 0210 	ands.w	r2, r1, #16
  4021dc:	f000 8507 	beq.w	402bee <_svfprintf_r+0x1092>
  4021e0:	980e      	ldr	r0, [sp, #56]	; 0x38
  4021e2:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4021e6:	f1bb 0f00 	cmp.w	fp, #0
  4021ea:	6804      	ldr	r4, [r0, #0]
  4021ec:	f100 0704 	add.w	r7, r0, #4
  4021f0:	f04f 0500 	mov.w	r5, #0
  4021f4:	f2c0 8521 	blt.w	402c3a <_svfprintf_r+0x10de>
  4021f8:	460a      	mov	r2, r1
  4021fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4021fe:	9207      	str	r2, [sp, #28]
  402200:	ea54 0205 	orrs.w	r2, r4, r5
  402204:	970e      	str	r7, [sp, #56]	; 0x38
  402206:	f000 8143 	beq.w	402490 <_svfprintf_r+0x934>
  40220a:	461f      	mov	r7, r3
  40220c:	e5cb      	b.n	401da6 <_svfprintf_r+0x24a>
  40220e:	9311      	str	r3, [sp, #68]	; 0x44
  402210:	46ab      	mov	fp, r5
  402212:	2a00      	cmp	r2, #0
  402214:	f040 87d7 	bne.w	4031c6 <_svfprintf_r+0x166a>
  402218:	9b07      	ldr	r3, [sp, #28]
  40221a:	f043 0310 	orr.w	r3, r3, #16
  40221e:	9307      	str	r3, [sp, #28]
  402220:	9a07      	ldr	r2, [sp, #28]
  402222:	f012 0320 	ands.w	r3, r2, #32
  402226:	f000 8332 	beq.w	40288e <_svfprintf_r+0xd32>
  40222a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40222c:	3707      	adds	r7, #7
  40222e:	f027 0307 	bic.w	r3, r7, #7
  402232:	2700      	movs	r7, #0
  402234:	f103 0108 	add.w	r1, r3, #8
  402238:	45bb      	cmp	fp, r7
  40223a:	910e      	str	r1, [sp, #56]	; 0x38
  40223c:	e9d3 4500 	ldrd	r4, r5, [r3]
  402240:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402244:	f2c0 835c 	blt.w	402900 <_svfprintf_r+0xda4>
  402248:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40224c:	9307      	str	r3, [sp, #28]
  40224e:	ea54 0305 	orrs.w	r3, r4, r5
  402252:	f47f ae25 	bne.w	401ea0 <_svfprintf_r+0x344>
  402256:	f1bb 0f00 	cmp.w	fp, #0
  40225a:	f000 80fe 	beq.w	40245a <_svfprintf_r+0x8fe>
  40225e:	2400      	movs	r4, #0
  402260:	ae40      	add	r6, sp, #256	; 0x100
  402262:	3430      	adds	r4, #48	; 0x30
  402264:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402268:	e634      	b.n	401ed4 <_svfprintf_r+0x378>
  40226a:	9311      	str	r3, [sp, #68]	; 0x44
  40226c:	46ab      	mov	fp, r5
  40226e:	2a00      	cmp	r2, #0
  402270:	f040 87a5 	bne.w	4031be <_svfprintf_r+0x1662>
  402274:	9b07      	ldr	r3, [sp, #28]
  402276:	4847      	ldr	r0, [pc, #284]	; (402394 <_svfprintf_r+0x838>)
  402278:	069d      	lsls	r5, r3, #26
  40227a:	f140 8097 	bpl.w	4023ac <_svfprintf_r+0x850>
  40227e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402280:	3707      	adds	r7, #7
  402282:	f027 0307 	bic.w	r3, r7, #7
  402286:	e9d3 4500 	ldrd	r4, r5, [r3]
  40228a:	f103 0208 	add.w	r2, r3, #8
  40228e:	920e      	str	r2, [sp, #56]	; 0x38
  402290:	9a07      	ldr	r2, [sp, #28]
  402292:	f012 0701 	ands.w	r7, r2, #1
  402296:	f000 8241 	beq.w	40271c <_svfprintf_r+0xbc0>
  40229a:	ea54 0305 	orrs.w	r3, r4, r5
  40229e:	f000 84f5 	beq.w	402c8c <_svfprintf_r+0x1130>
  4022a2:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4022a6:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  4022aa:	2700      	movs	r7, #0
  4022ac:	9a07      	ldr	r2, [sp, #28]
  4022ae:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4022b2:	2330      	movs	r3, #48	; 0x30
  4022b4:	45bb      	cmp	fp, r7
  4022b6:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4022ba:	f042 0302 	orr.w	r3, r2, #2
  4022be:	f2c0 86a9 	blt.w	403014 <_svfprintf_r+0x14b8>
  4022c2:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4022c6:	f043 0302 	orr.w	r3, r3, #2
  4022ca:	9307      	str	r3, [sp, #28]
  4022cc:	ae30      	add	r6, sp, #192	; 0xc0
  4022ce:	0923      	lsrs	r3, r4, #4
  4022d0:	f004 010f 	and.w	r1, r4, #15
  4022d4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4022d8:	092a      	lsrs	r2, r5, #4
  4022da:	461c      	mov	r4, r3
  4022dc:	4615      	mov	r5, r2
  4022de:	5c43      	ldrb	r3, [r0, r1]
  4022e0:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4022e4:	ea54 0305 	orrs.w	r3, r4, r5
  4022e8:	d1f1      	bne.n	4022ce <_svfprintf_r+0x772>
  4022ea:	e5f3      	b.n	401ed4 <_svfprintf_r+0x378>
  4022ec:	990e      	ldr	r1, [sp, #56]	; 0x38
  4022ee:	9311      	str	r3, [sp, #68]	; 0x44
  4022f0:	680a      	ldr	r2, [r1, #0]
  4022f2:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4022f6:	2300      	movs	r3, #0
  4022f8:	460a      	mov	r2, r1
  4022fa:	461f      	mov	r7, r3
  4022fc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402300:	3204      	adds	r2, #4
  402302:	2301      	movs	r3, #1
  402304:	9308      	str	r3, [sp, #32]
  402306:	46bb      	mov	fp, r7
  402308:	9713      	str	r7, [sp, #76]	; 0x4c
  40230a:	920e      	str	r2, [sp, #56]	; 0x38
  40230c:	930d      	str	r3, [sp, #52]	; 0x34
  40230e:	ae26      	add	r6, sp, #152	; 0x98
  402310:	e5ee      	b.n	401ef0 <_svfprintf_r+0x394>
  402312:	9311      	str	r3, [sp, #68]	; 0x44
  402314:	46ab      	mov	fp, r5
  402316:	2a00      	cmp	r2, #0
  402318:	f43f ada0 	beq.w	401e5c <_svfprintf_r+0x300>
  40231c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402320:	e59c      	b.n	401e5c <_svfprintf_r+0x300>
  402322:	9b07      	ldr	r3, [sp, #28]
  402324:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402328:	9307      	str	r3, [sp, #28]
  40232a:	f898 3000 	ldrb.w	r3, [r8]
  40232e:	e46e      	b.n	401c0e <_svfprintf_r+0xb2>
  402330:	f898 3000 	ldrb.w	r3, [r8]
  402334:	2900      	cmp	r1, #0
  402336:	f47f ac6a 	bne.w	401c0e <_svfprintf_r+0xb2>
  40233a:	2201      	movs	r2, #1
  40233c:	2120      	movs	r1, #32
  40233e:	e466      	b.n	401c0e <_svfprintf_r+0xb2>
  402340:	9b07      	ldr	r3, [sp, #28]
  402342:	f043 0301 	orr.w	r3, r3, #1
  402346:	9307      	str	r3, [sp, #28]
  402348:	f898 3000 	ldrb.w	r3, [r8]
  40234c:	e45f      	b.n	401c0e <_svfprintf_r+0xb2>
  40234e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  402350:	6823      	ldr	r3, [r4, #0]
  402352:	930c      	str	r3, [sp, #48]	; 0x30
  402354:	4618      	mov	r0, r3
  402356:	2800      	cmp	r0, #0
  402358:	4623      	mov	r3, r4
  40235a:	f103 0304 	add.w	r3, r3, #4
  40235e:	f6ff acb8 	blt.w	401cd2 <_svfprintf_r+0x176>
  402362:	930e      	str	r3, [sp, #56]	; 0x38
  402364:	f898 3000 	ldrb.w	r3, [r8]
  402368:	e451      	b.n	401c0e <_svfprintf_r+0xb2>
  40236a:	f898 3000 	ldrb.w	r3, [r8]
  40236e:	2201      	movs	r2, #1
  402370:	212b      	movs	r1, #43	; 0x2b
  402372:	e44c      	b.n	401c0e <_svfprintf_r+0xb2>
  402374:	9311      	str	r3, [sp, #68]	; 0x44
  402376:	46ab      	mov	fp, r5
  402378:	2a00      	cmp	r2, #0
  40237a:	f43f af51 	beq.w	402220 <_svfprintf_r+0x6c4>
  40237e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402382:	e74d      	b.n	402220 <_svfprintf_r+0x6c4>
  402384:	00406c9c 	.word	0x00406c9c
  402388:	7fefffff 	.word	0x7fefffff
  40238c:	00406c5c 	.word	0x00406c5c
  402390:	00406c58 	.word	0x00406c58
  402394:	00406c68 	.word	0x00406c68
  402398:	9311      	str	r3, [sp, #68]	; 0x44
  40239a:	46ab      	mov	fp, r5
  40239c:	2a00      	cmp	r2, #0
  40239e:	f040 8703 	bne.w	4031a8 <_svfprintf_r+0x164c>
  4023a2:	9b07      	ldr	r3, [sp, #28]
  4023a4:	4899      	ldr	r0, [pc, #612]	; (40260c <_svfprintf_r+0xab0>)
  4023a6:	069d      	lsls	r5, r3, #26
  4023a8:	f53f af69 	bmi.w	40227e <_svfprintf_r+0x722>
  4023ac:	9b07      	ldr	r3, [sp, #28]
  4023ae:	06dc      	lsls	r4, r3, #27
  4023b0:	f140 845e 	bpl.w	402c70 <_svfprintf_r+0x1114>
  4023b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4023b6:	4613      	mov	r3, r2
  4023b8:	3304      	adds	r3, #4
  4023ba:	6814      	ldr	r4, [r2, #0]
  4023bc:	930e      	str	r3, [sp, #56]	; 0x38
  4023be:	2500      	movs	r5, #0
  4023c0:	e766      	b.n	402290 <_svfprintf_r+0x734>
  4023c2:	f898 3000 	ldrb.w	r3, [r8]
  4023c6:	2b6c      	cmp	r3, #108	; 0x6c
  4023c8:	f000 84e1 	beq.w	402d8e <_svfprintf_r+0x1232>
  4023cc:	9807      	ldr	r0, [sp, #28]
  4023ce:	f040 0010 	orr.w	r0, r0, #16
  4023d2:	9007      	str	r0, [sp, #28]
  4023d4:	e41b      	b.n	401c0e <_svfprintf_r+0xb2>
  4023d6:	2a00      	cmp	r2, #0
  4023d8:	f040 86db 	bne.w	403192 <_svfprintf_r+0x1636>
  4023dc:	9b07      	ldr	r3, [sp, #28]
  4023de:	069b      	lsls	r3, r3, #26
  4023e0:	f140 842f 	bpl.w	402c42 <_svfprintf_r+0x10e6>
  4023e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4023e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4023e8:	6813      	ldr	r3, [r2, #0]
  4023ea:	17cd      	asrs	r5, r1, #31
  4023ec:	4608      	mov	r0, r1
  4023ee:	3204      	adds	r2, #4
  4023f0:	4629      	mov	r1, r5
  4023f2:	920e      	str	r2, [sp, #56]	; 0x38
  4023f4:	e9c3 0100 	strd	r0, r1, [r3]
  4023f8:	f7ff bbd6 	b.w	401ba8 <_svfprintf_r+0x4c>
  4023fc:	9b07      	ldr	r3, [sp, #28]
  4023fe:	f043 0320 	orr.w	r3, r3, #32
  402402:	9307      	str	r3, [sp, #28]
  402404:	f898 3000 	ldrb.w	r3, [r8]
  402408:	e401      	b.n	401c0e <_svfprintf_r+0xb2>
  40240a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40240c:	9311      	str	r3, [sp, #68]	; 0x44
  40240e:	6816      	ldr	r6, [r2, #0]
  402410:	2400      	movs	r4, #0
  402412:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  402416:	1d17      	adds	r7, r2, #4
  402418:	2e00      	cmp	r6, #0
  40241a:	f000 85bd 	beq.w	402f98 <_svfprintf_r+0x143c>
  40241e:	2d00      	cmp	r5, #0
  402420:	f2c0 850f 	blt.w	402e42 <_svfprintf_r+0x12e6>
  402424:	462a      	mov	r2, r5
  402426:	4621      	mov	r1, r4
  402428:	4630      	mov	r0, r6
  40242a:	f002 fac1 	bl	4049b0 <memchr>
  40242e:	2800      	cmp	r0, #0
  402430:	f000 8604 	beq.w	40303c <_svfprintf_r+0x14e0>
  402434:	1b83      	subs	r3, r0, r6
  402436:	930d      	str	r3, [sp, #52]	; 0x34
  402438:	46a3      	mov	fp, r4
  40243a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40243e:	970e      	str	r7, [sp, #56]	; 0x38
  402440:	9308      	str	r3, [sp, #32]
  402442:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  402446:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40244a:	e54d      	b.n	401ee8 <_svfprintf_r+0x38c>
  40244c:	486f      	ldr	r0, [pc, #444]	; (40260c <_svfprintf_r+0xab0>)
  40244e:	9211      	str	r2, [sp, #68]	; 0x44
  402450:	f1bb 0f00 	cmp.w	fp, #0
  402454:	f040 8173 	bne.w	40273e <_svfprintf_r+0xbe2>
  402458:	465f      	mov	r7, fp
  40245a:	f04f 0b00 	mov.w	fp, #0
  40245e:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  402462:	ae30      	add	r6, sp, #192	; 0xc0
  402464:	e539      	b.n	401eda <_svfprintf_r+0x37e>
  402466:	9311      	str	r3, [sp, #68]	; 0x44
  402468:	2a00      	cmp	r2, #0
  40246a:	f040 86b0 	bne.w	4031ce <_svfprintf_r+0x1672>
  40246e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402470:	2a00      	cmp	r2, #0
  402472:	f43f ac65 	beq.w	401d40 <_svfprintf_r+0x1e4>
  402476:	2300      	movs	r3, #0
  402478:	2101      	movs	r1, #1
  40247a:	461f      	mov	r7, r3
  40247c:	9108      	str	r1, [sp, #32]
  40247e:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  402482:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402486:	469b      	mov	fp, r3
  402488:	9313      	str	r3, [sp, #76]	; 0x4c
  40248a:	910d      	str	r1, [sp, #52]	; 0x34
  40248c:	ae26      	add	r6, sp, #152	; 0x98
  40248e:	e52f      	b.n	401ef0 <_svfprintf_r+0x394>
  402490:	f1bb 0f00 	cmp.w	fp, #0
  402494:	f000 85dd 	beq.w	403052 <_svfprintf_r+0x14f6>
  402498:	2700      	movs	r7, #0
  40249a:	2400      	movs	r4, #0
  40249c:	2500      	movs	r5, #0
  40249e:	e482      	b.n	401da6 <_svfprintf_r+0x24a>
  4024a0:	485a      	ldr	r0, [pc, #360]	; (40260c <_svfprintf_r+0xab0>)
  4024a2:	9307      	str	r3, [sp, #28]
  4024a4:	9211      	str	r2, [sp, #68]	; 0x44
  4024a6:	ea54 0305 	orrs.w	r3, r4, r5
  4024aa:	970e      	str	r7, [sp, #56]	; 0x38
  4024ac:	f04f 0700 	mov.w	r7, #0
  4024b0:	f47f af0c 	bne.w	4022cc <_svfprintf_r+0x770>
  4024b4:	2400      	movs	r4, #0
  4024b6:	2500      	movs	r5, #0
  4024b8:	e708      	b.n	4022cc <_svfprintf_r+0x770>
  4024ba:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4024bc:	e568      	b.n	401f90 <_svfprintf_r+0x434>
  4024be:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4024c0:	2b65      	cmp	r3, #101	; 0x65
  4024c2:	f340 80a9 	ble.w	402618 <_svfprintf_r+0xabc>
  4024c6:	9814      	ldr	r0, [sp, #80]	; 0x50
  4024c8:	9915      	ldr	r1, [sp, #84]	; 0x54
  4024ca:	2200      	movs	r2, #0
  4024cc:	2300      	movs	r3, #0
  4024ce:	f003 fdf3 	bl	4060b8 <__aeabi_dcmpeq>
  4024d2:	2800      	cmp	r0, #0
  4024d4:	f000 8135 	beq.w	402742 <_svfprintf_r+0xbe6>
  4024d8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4024da:	4a4d      	ldr	r2, [pc, #308]	; (402610 <_svfprintf_r+0xab4>)
  4024dc:	f8c9 2000 	str.w	r2, [r9]
  4024e0:	3301      	adds	r3, #1
  4024e2:	3401      	adds	r4, #1
  4024e4:	2201      	movs	r2, #1
  4024e6:	2b07      	cmp	r3, #7
  4024e8:	9425      	str	r4, [sp, #148]	; 0x94
  4024ea:	9324      	str	r3, [sp, #144]	; 0x90
  4024ec:	f8c9 2004 	str.w	r2, [r9, #4]
  4024f0:	f300 83e6 	bgt.w	402cc0 <_svfprintf_r+0x1164>
  4024f4:	f109 0908 	add.w	r9, r9, #8
  4024f8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4024fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4024fc:	4293      	cmp	r3, r2
  4024fe:	db03      	blt.n	402508 <_svfprintf_r+0x9ac>
  402500:	9b07      	ldr	r3, [sp, #28]
  402502:	07db      	lsls	r3, r3, #31
  402504:	f57f adba 	bpl.w	40207c <_svfprintf_r+0x520>
  402508:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40250a:	9916      	ldr	r1, [sp, #88]	; 0x58
  40250c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40250e:	f8c9 2000 	str.w	r2, [r9]
  402512:	3301      	adds	r3, #1
  402514:	440c      	add	r4, r1
  402516:	2b07      	cmp	r3, #7
  402518:	9425      	str	r4, [sp, #148]	; 0x94
  40251a:	f8c9 1004 	str.w	r1, [r9, #4]
  40251e:	9324      	str	r3, [sp, #144]	; 0x90
  402520:	f300 843f 	bgt.w	402da2 <_svfprintf_r+0x1246>
  402524:	f109 0908 	add.w	r9, r9, #8
  402528:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40252a:	1e5d      	subs	r5, r3, #1
  40252c:	2d00      	cmp	r5, #0
  40252e:	f77f ada5 	ble.w	40207c <_svfprintf_r+0x520>
  402532:	4a38      	ldr	r2, [pc, #224]	; (402614 <_svfprintf_r+0xab8>)
  402534:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402536:	920f      	str	r2, [sp, #60]	; 0x3c
  402538:	2d10      	cmp	r5, #16
  40253a:	f340 81e6 	ble.w	40290a <_svfprintf_r+0xdae>
  40253e:	2610      	movs	r6, #16
  402540:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402542:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  402546:	e005      	b.n	402554 <_svfprintf_r+0x9f8>
  402548:	f109 0908 	add.w	r9, r9, #8
  40254c:	3d10      	subs	r5, #16
  40254e:	2d10      	cmp	r5, #16
  402550:	f340 81db 	ble.w	40290a <_svfprintf_r+0xdae>
  402554:	3301      	adds	r3, #1
  402556:	3410      	adds	r4, #16
  402558:	2b07      	cmp	r3, #7
  40255a:	9425      	str	r4, [sp, #148]	; 0x94
  40255c:	9324      	str	r3, [sp, #144]	; 0x90
  40255e:	f8c9 a000 	str.w	sl, [r9]
  402562:	f8c9 6004 	str.w	r6, [r9, #4]
  402566:	ddef      	ble.n	402548 <_svfprintf_r+0x9ec>
  402568:	aa23      	add	r2, sp, #140	; 0x8c
  40256a:	4659      	mov	r1, fp
  40256c:	4638      	mov	r0, r7
  40256e:	f003 f881 	bl	405674 <__ssprint_r>
  402572:	2800      	cmp	r0, #0
  402574:	f47f abeb 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402578:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40257a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40257c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402580:	e7e4      	b.n	40254c <_svfprintf_r+0x9f0>
  402582:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402584:	9a08      	ldr	r2, [sp, #32]
  402586:	1a9f      	subs	r7, r3, r2
  402588:	2f00      	cmp	r7, #0
  40258a:	f77f ad25 	ble.w	401fd8 <_svfprintf_r+0x47c>
  40258e:	4a21      	ldr	r2, [pc, #132]	; (402614 <_svfprintf_r+0xab8>)
  402590:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402592:	920f      	str	r2, [sp, #60]	; 0x3c
  402594:	2f10      	cmp	r7, #16
  402596:	dd2b      	ble.n	4025f0 <_svfprintf_r+0xa94>
  402598:	464a      	mov	r2, r9
  40259a:	4621      	mov	r1, r4
  40259c:	46b9      	mov	r9, r7
  40259e:	2510      	movs	r5, #16
  4025a0:	4637      	mov	r7, r6
  4025a2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4025a4:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4025a6:	e006      	b.n	4025b6 <_svfprintf_r+0xa5a>
  4025a8:	f1a9 0910 	sub.w	r9, r9, #16
  4025ac:	f1b9 0f10 	cmp.w	r9, #16
  4025b0:	f102 0208 	add.w	r2, r2, #8
  4025b4:	dd18      	ble.n	4025e8 <_svfprintf_r+0xa8c>
  4025b6:	3301      	adds	r3, #1
  4025b8:	3110      	adds	r1, #16
  4025ba:	2b07      	cmp	r3, #7
  4025bc:	9125      	str	r1, [sp, #148]	; 0x94
  4025be:	9324      	str	r3, [sp, #144]	; 0x90
  4025c0:	f8c2 a000 	str.w	sl, [r2]
  4025c4:	6055      	str	r5, [r2, #4]
  4025c6:	ddef      	ble.n	4025a8 <_svfprintf_r+0xa4c>
  4025c8:	aa23      	add	r2, sp, #140	; 0x8c
  4025ca:	4631      	mov	r1, r6
  4025cc:	4620      	mov	r0, r4
  4025ce:	f003 f851 	bl	405674 <__ssprint_r>
  4025d2:	2800      	cmp	r0, #0
  4025d4:	f47f abbb 	bne.w	401d4e <_svfprintf_r+0x1f2>
  4025d8:	f1a9 0910 	sub.w	r9, r9, #16
  4025dc:	f1b9 0f10 	cmp.w	r9, #16
  4025e0:	9925      	ldr	r1, [sp, #148]	; 0x94
  4025e2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4025e4:	aa30      	add	r2, sp, #192	; 0xc0
  4025e6:	dce6      	bgt.n	4025b6 <_svfprintf_r+0xa5a>
  4025e8:	463e      	mov	r6, r7
  4025ea:	460c      	mov	r4, r1
  4025ec:	464f      	mov	r7, r9
  4025ee:	4691      	mov	r9, r2
  4025f0:	3301      	adds	r3, #1
  4025f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025f4:	9324      	str	r3, [sp, #144]	; 0x90
  4025f6:	443c      	add	r4, r7
  4025f8:	2b07      	cmp	r3, #7
  4025fa:	9425      	str	r4, [sp, #148]	; 0x94
  4025fc:	e889 0084 	stmia.w	r9, {r2, r7}
  402600:	f300 8245 	bgt.w	402a8e <_svfprintf_r+0xf32>
  402604:	f109 0908 	add.w	r9, r9, #8
  402608:	e4e6      	b.n	401fd8 <_svfprintf_r+0x47c>
  40260a:	bf00      	nop
  40260c:	00406c7c 	.word	0x00406c7c
  402610:	00406c98 	.word	0x00406c98
  402614:	00406c48 	.word	0x00406c48
  402618:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40261a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40261c:	2b01      	cmp	r3, #1
  40261e:	f340 8208 	ble.w	402a32 <_svfprintf_r+0xed6>
  402622:	3501      	adds	r5, #1
  402624:	3401      	adds	r4, #1
  402626:	2301      	movs	r3, #1
  402628:	2d07      	cmp	r5, #7
  40262a:	9425      	str	r4, [sp, #148]	; 0x94
  40262c:	9524      	str	r5, [sp, #144]	; 0x90
  40262e:	f8c9 6000 	str.w	r6, [r9]
  402632:	f8c9 3004 	str.w	r3, [r9, #4]
  402636:	f300 820d 	bgt.w	402a54 <_svfprintf_r+0xef8>
  40263a:	f109 0908 	add.w	r9, r9, #8
  40263e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402640:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402642:	f8c9 3000 	str.w	r3, [r9]
  402646:	3501      	adds	r5, #1
  402648:	4414      	add	r4, r2
  40264a:	2d07      	cmp	r5, #7
  40264c:	9425      	str	r4, [sp, #148]	; 0x94
  40264e:	9524      	str	r5, [sp, #144]	; 0x90
  402650:	f8c9 2004 	str.w	r2, [r9, #4]
  402654:	f300 820e 	bgt.w	402a74 <_svfprintf_r+0xf18>
  402658:	f109 0908 	add.w	r9, r9, #8
  40265c:	2300      	movs	r3, #0
  40265e:	9814      	ldr	r0, [sp, #80]	; 0x50
  402660:	9915      	ldr	r1, [sp, #84]	; 0x54
  402662:	2200      	movs	r2, #0
  402664:	f003 fd28 	bl	4060b8 <__aeabi_dcmpeq>
  402668:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40266a:	2800      	cmp	r0, #0
  40266c:	f040 80c3 	bne.w	4027f6 <_svfprintf_r+0xc9a>
  402670:	3b01      	subs	r3, #1
  402672:	3501      	adds	r5, #1
  402674:	3601      	adds	r6, #1
  402676:	441c      	add	r4, r3
  402678:	2d07      	cmp	r5, #7
  40267a:	9524      	str	r5, [sp, #144]	; 0x90
  40267c:	9425      	str	r4, [sp, #148]	; 0x94
  40267e:	f8c9 6000 	str.w	r6, [r9]
  402682:	f8c9 3004 	str.w	r3, [r9, #4]
  402686:	f300 80f5 	bgt.w	402874 <_svfprintf_r+0xd18>
  40268a:	f109 0908 	add.w	r9, r9, #8
  40268e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402690:	f8c9 2004 	str.w	r2, [r9, #4]
  402694:	3501      	adds	r5, #1
  402696:	4414      	add	r4, r2
  402698:	ab1f      	add	r3, sp, #124	; 0x7c
  40269a:	2d07      	cmp	r5, #7
  40269c:	9425      	str	r4, [sp, #148]	; 0x94
  40269e:	9524      	str	r5, [sp, #144]	; 0x90
  4026a0:	f8c9 3000 	str.w	r3, [r9]
  4026a4:	f77f ace8 	ble.w	402078 <_svfprintf_r+0x51c>
  4026a8:	aa23      	add	r2, sp, #140	; 0x8c
  4026aa:	9909      	ldr	r1, [sp, #36]	; 0x24
  4026ac:	980a      	ldr	r0, [sp, #40]	; 0x28
  4026ae:	f002 ffe1 	bl	405674 <__ssprint_r>
  4026b2:	2800      	cmp	r0, #0
  4026b4:	f47f ab4b 	bne.w	401d4e <_svfprintf_r+0x1f2>
  4026b8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4026ba:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4026be:	e4dd      	b.n	40207c <_svfprintf_r+0x520>
  4026c0:	aa23      	add	r2, sp, #140	; 0x8c
  4026c2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4026c4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4026c6:	f002 ffd5 	bl	405674 <__ssprint_r>
  4026ca:	2800      	cmp	r0, #0
  4026cc:	f43f ad24 	beq.w	402118 <_svfprintf_r+0x5bc>
  4026d0:	f7ff bb3d 	b.w	401d4e <_svfprintf_r+0x1f2>
  4026d4:	aa23      	add	r2, sp, #140	; 0x8c
  4026d6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4026d8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4026da:	f002 ffcb 	bl	405674 <__ssprint_r>
  4026de:	2800      	cmp	r0, #0
  4026e0:	f47f ab35 	bne.w	401d4e <_svfprintf_r+0x1f2>
  4026e4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4026e6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4026ea:	e4b4      	b.n	402056 <_svfprintf_r+0x4fa>
  4026ec:	aa23      	add	r2, sp, #140	; 0x8c
  4026ee:	9909      	ldr	r1, [sp, #36]	; 0x24
  4026f0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4026f2:	f002 ffbf 	bl	405674 <__ssprint_r>
  4026f6:	2800      	cmp	r0, #0
  4026f8:	f47f ab29 	bne.w	401d4e <_svfprintf_r+0x1f2>
  4026fc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4026fe:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402702:	e455      	b.n	401fb0 <_svfprintf_r+0x454>
  402704:	aa23      	add	r2, sp, #140	; 0x8c
  402706:	9909      	ldr	r1, [sp, #36]	; 0x24
  402708:	980a      	ldr	r0, [sp, #40]	; 0x28
  40270a:	f002 ffb3 	bl	405674 <__ssprint_r>
  40270e:	2800      	cmp	r0, #0
  402710:	f47f ab1d 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402714:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402716:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40271a:	e459      	b.n	401fd0 <_svfprintf_r+0x474>
  40271c:	f1bb 0f00 	cmp.w	fp, #0
  402720:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402724:	f2c0 82d8 	blt.w	402cd8 <_svfprintf_r+0x117c>
  402728:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40272c:	9307      	str	r3, [sp, #28]
  40272e:	ea54 0305 	orrs.w	r3, r4, r5
  402732:	f47f adcb 	bne.w	4022cc <_svfprintf_r+0x770>
  402736:	f1bb 0f00 	cmp.w	fp, #0
  40273a:	f43f ae8d 	beq.w	402458 <_svfprintf_r+0x8fc>
  40273e:	2700      	movs	r7, #0
  402740:	e6b8      	b.n	4024b4 <_svfprintf_r+0x958>
  402742:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402744:	2d00      	cmp	r5, #0
  402746:	f340 82ca 	ble.w	402cde <_svfprintf_r+0x1182>
  40274a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40274c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40274e:	4293      	cmp	r3, r2
  402750:	bfa8      	it	ge
  402752:	4613      	movge	r3, r2
  402754:	2b00      	cmp	r3, #0
  402756:	461d      	mov	r5, r3
  402758:	dd0d      	ble.n	402776 <_svfprintf_r+0xc1a>
  40275a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40275c:	f8c9 6000 	str.w	r6, [r9]
  402760:	3301      	adds	r3, #1
  402762:	442c      	add	r4, r5
  402764:	2b07      	cmp	r3, #7
  402766:	9425      	str	r4, [sp, #148]	; 0x94
  402768:	f8c9 5004 	str.w	r5, [r9, #4]
  40276c:	9324      	str	r3, [sp, #144]	; 0x90
  40276e:	f300 839c 	bgt.w	402eaa <_svfprintf_r+0x134e>
  402772:	f109 0908 	add.w	r9, r9, #8
  402776:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402778:	2d00      	cmp	r5, #0
  40277a:	bfa8      	it	ge
  40277c:	1b5b      	subge	r3, r3, r5
  40277e:	2b00      	cmp	r3, #0
  402780:	461d      	mov	r5, r3
  402782:	f340 80f6 	ble.w	402972 <_svfprintf_r+0xe16>
  402786:	4aba      	ldr	r2, [pc, #744]	; (402a70 <_svfprintf_r+0xf14>)
  402788:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40278a:	920f      	str	r2, [sp, #60]	; 0x3c
  40278c:	2d10      	cmp	r5, #16
  40278e:	f340 828a 	ble.w	402ca6 <_svfprintf_r+0x114a>
  402792:	4622      	mov	r2, r4
  402794:	2710      	movs	r7, #16
  402796:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40279a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40279c:	e005      	b.n	4027aa <_svfprintf_r+0xc4e>
  40279e:	f109 0908 	add.w	r9, r9, #8
  4027a2:	3d10      	subs	r5, #16
  4027a4:	2d10      	cmp	r5, #16
  4027a6:	f340 827d 	ble.w	402ca4 <_svfprintf_r+0x1148>
  4027aa:	3301      	adds	r3, #1
  4027ac:	3210      	adds	r2, #16
  4027ae:	2b07      	cmp	r3, #7
  4027b0:	9225      	str	r2, [sp, #148]	; 0x94
  4027b2:	9324      	str	r3, [sp, #144]	; 0x90
  4027b4:	f8c9 a000 	str.w	sl, [r9]
  4027b8:	f8c9 7004 	str.w	r7, [r9, #4]
  4027bc:	ddef      	ble.n	40279e <_svfprintf_r+0xc42>
  4027be:	aa23      	add	r2, sp, #140	; 0x8c
  4027c0:	4621      	mov	r1, r4
  4027c2:	4658      	mov	r0, fp
  4027c4:	f002 ff56 	bl	405674 <__ssprint_r>
  4027c8:	2800      	cmp	r0, #0
  4027ca:	f47f aac0 	bne.w	401d4e <_svfprintf_r+0x1f2>
  4027ce:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4027d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4027d2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4027d6:	e7e4      	b.n	4027a2 <_svfprintf_r+0xc46>
  4027d8:	aa23      	add	r2, sp, #140	; 0x8c
  4027da:	9909      	ldr	r1, [sp, #36]	; 0x24
  4027dc:	980a      	ldr	r0, [sp, #40]	; 0x28
  4027de:	f002 ff49 	bl	405674 <__ssprint_r>
  4027e2:	2800      	cmp	r0, #0
  4027e4:	f47f aab3 	bne.w	401d4e <_svfprintf_r+0x1f2>
  4027e8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4027ec:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4027ee:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4027f2:	f7ff bbcd 	b.w	401f90 <_svfprintf_r+0x434>
  4027f6:	1e5e      	subs	r6, r3, #1
  4027f8:	2e00      	cmp	r6, #0
  4027fa:	f77f af48 	ble.w	40268e <_svfprintf_r+0xb32>
  4027fe:	4b9c      	ldr	r3, [pc, #624]	; (402a70 <_svfprintf_r+0xf14>)
  402800:	930f      	str	r3, [sp, #60]	; 0x3c
  402802:	2e10      	cmp	r6, #16
  402804:	dd2c      	ble.n	402860 <_svfprintf_r+0xd04>
  402806:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  40280a:	2710      	movs	r7, #16
  40280c:	46b0      	mov	r8, r6
  40280e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402812:	9e09      	ldr	r6, [sp, #36]	; 0x24
  402814:	e006      	b.n	402824 <_svfprintf_r+0xcc8>
  402816:	f1a8 0810 	sub.w	r8, r8, #16
  40281a:	f1b8 0f10 	cmp.w	r8, #16
  40281e:	f109 0908 	add.w	r9, r9, #8
  402822:	dd1a      	ble.n	40285a <_svfprintf_r+0xcfe>
  402824:	3501      	adds	r5, #1
  402826:	3410      	adds	r4, #16
  402828:	2d07      	cmp	r5, #7
  40282a:	9425      	str	r4, [sp, #148]	; 0x94
  40282c:	9524      	str	r5, [sp, #144]	; 0x90
  40282e:	f8c9 a000 	str.w	sl, [r9]
  402832:	f8c9 7004 	str.w	r7, [r9, #4]
  402836:	ddee      	ble.n	402816 <_svfprintf_r+0xcba>
  402838:	aa23      	add	r2, sp, #140	; 0x8c
  40283a:	4631      	mov	r1, r6
  40283c:	4658      	mov	r0, fp
  40283e:	f002 ff19 	bl	405674 <__ssprint_r>
  402842:	2800      	cmp	r0, #0
  402844:	f47f aa83 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402848:	f1a8 0810 	sub.w	r8, r8, #16
  40284c:	f1b8 0f10 	cmp.w	r8, #16
  402850:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402852:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402854:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402858:	dce4      	bgt.n	402824 <_svfprintf_r+0xcc8>
  40285a:	4646      	mov	r6, r8
  40285c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  402860:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402862:	3501      	adds	r5, #1
  402864:	4434      	add	r4, r6
  402866:	2d07      	cmp	r5, #7
  402868:	9425      	str	r4, [sp, #148]	; 0x94
  40286a:	9524      	str	r5, [sp, #144]	; 0x90
  40286c:	e889 0048 	stmia.w	r9, {r3, r6}
  402870:	f77f af0b 	ble.w	40268a <_svfprintf_r+0xb2e>
  402874:	aa23      	add	r2, sp, #140	; 0x8c
  402876:	9909      	ldr	r1, [sp, #36]	; 0x24
  402878:	980a      	ldr	r0, [sp, #40]	; 0x28
  40287a:	f002 fefb 	bl	405674 <__ssprint_r>
  40287e:	2800      	cmp	r0, #0
  402880:	f47f aa65 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402884:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402886:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402888:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40288c:	e6ff      	b.n	40268e <_svfprintf_r+0xb32>
  40288e:	9907      	ldr	r1, [sp, #28]
  402890:	f011 0210 	ands.w	r2, r1, #16
  402894:	f000 8108 	beq.w	402aa8 <_svfprintf_r+0xf4c>
  402898:	980e      	ldr	r0, [sp, #56]	; 0x38
  40289a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40289e:	f1bb 0f00 	cmp.w	fp, #0
  4028a2:	6804      	ldr	r4, [r0, #0]
  4028a4:	f100 0704 	add.w	r7, r0, #4
  4028a8:	f04f 0500 	mov.w	r5, #0
  4028ac:	db26      	blt.n	4028fc <_svfprintf_r+0xda0>
  4028ae:	460a      	mov	r2, r1
  4028b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4028b4:	9207      	str	r2, [sp, #28]
  4028b6:	ea54 0205 	orrs.w	r2, r4, r5
  4028ba:	970e      	str	r7, [sp, #56]	; 0x38
  4028bc:	461f      	mov	r7, r3
  4028be:	f47f aaef 	bne.w	401ea0 <_svfprintf_r+0x344>
  4028c2:	e4c8      	b.n	402256 <_svfprintf_r+0x6fa>
  4028c4:	9b07      	ldr	r3, [sp, #28]
  4028c6:	06d9      	lsls	r1, r3, #27
  4028c8:	d42a      	bmi.n	402920 <_svfprintf_r+0xdc4>
  4028ca:	9b07      	ldr	r3, [sp, #28]
  4028cc:	065a      	lsls	r2, r3, #25
  4028ce:	d527      	bpl.n	402920 <_svfprintf_r+0xdc4>
  4028d0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4028d2:	f9b1 4000 	ldrsh.w	r4, [r1]
  4028d6:	3104      	adds	r1, #4
  4028d8:	17e5      	asrs	r5, r4, #31
  4028da:	4622      	mov	r2, r4
  4028dc:	462b      	mov	r3, r5
  4028de:	910e      	str	r1, [sp, #56]	; 0x38
  4028e0:	f7ff bacb 	b.w	401e7a <_svfprintf_r+0x31e>
  4028e4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4028e6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4028ea:	f1bb 0f00 	cmp.w	fp, #0
  4028ee:	680c      	ldr	r4, [r1, #0]
  4028f0:	f101 0704 	add.w	r7, r1, #4
  4028f4:	f04f 0500 	mov.w	r5, #0
  4028f8:	f280 8247 	bge.w	402d8a <_svfprintf_r+0x122e>
  4028fc:	970e      	str	r7, [sp, #56]	; 0x38
  4028fe:	461f      	mov	r7, r3
  402900:	ea54 0305 	orrs.w	r3, r4, r5
  402904:	f47f aacc 	bne.w	401ea0 <_svfprintf_r+0x344>
  402908:	e4aa      	b.n	402260 <_svfprintf_r+0x704>
  40290a:	3301      	adds	r3, #1
  40290c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40290e:	9324      	str	r3, [sp, #144]	; 0x90
  402910:	442c      	add	r4, r5
  402912:	2b07      	cmp	r3, #7
  402914:	9425      	str	r4, [sp, #148]	; 0x94
  402916:	e889 0024 	stmia.w	r9, {r2, r5}
  40291a:	f77f abad 	ble.w	402078 <_svfprintf_r+0x51c>
  40291e:	e6c3      	b.n	4026a8 <_svfprintf_r+0xb4c>
  402920:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402922:	6814      	ldr	r4, [r2, #0]
  402924:	4613      	mov	r3, r2
  402926:	3304      	adds	r3, #4
  402928:	17e5      	asrs	r5, r4, #31
  40292a:	4622      	mov	r2, r4
  40292c:	930e      	str	r3, [sp, #56]	; 0x38
  40292e:	2a00      	cmp	r2, #0
  402930:	462b      	mov	r3, r5
  402932:	f173 0300 	sbcs.w	r3, r3, #0
  402936:	f6bf aaa5 	bge.w	401e84 <_svfprintf_r+0x328>
  40293a:	4264      	negs	r4, r4
  40293c:	f04f 072d 	mov.w	r7, #45	; 0x2d
  402940:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402944:	f1bb 0f00 	cmp.w	fp, #0
  402948:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40294c:	f6ff aaa8 	blt.w	401ea0 <_svfprintf_r+0x344>
  402950:	9b07      	ldr	r3, [sp, #28]
  402952:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402956:	9307      	str	r3, [sp, #28]
  402958:	f7ff baa2 	b.w	401ea0 <_svfprintf_r+0x344>
  40295c:	aa23      	add	r2, sp, #140	; 0x8c
  40295e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402960:	980a      	ldr	r0, [sp, #40]	; 0x28
  402962:	f002 fe87 	bl	405674 <__ssprint_r>
  402966:	2800      	cmp	r0, #0
  402968:	f47f a9f1 	bne.w	401d4e <_svfprintf_r+0x1f2>
  40296c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40296e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402972:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402974:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402976:	4432      	add	r2, r6
  402978:	4617      	mov	r7, r2
  40297a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40297c:	4293      	cmp	r3, r2
  40297e:	db47      	blt.n	402a10 <_svfprintf_r+0xeb4>
  402980:	9a07      	ldr	r2, [sp, #28]
  402982:	07d5      	lsls	r5, r2, #31
  402984:	d444      	bmi.n	402a10 <_svfprintf_r+0xeb4>
  402986:	9912      	ldr	r1, [sp, #72]	; 0x48
  402988:	440e      	add	r6, r1
  40298a:	1bf5      	subs	r5, r6, r7
  40298c:	1acb      	subs	r3, r1, r3
  40298e:	429d      	cmp	r5, r3
  402990:	bfa8      	it	ge
  402992:	461d      	movge	r5, r3
  402994:	2d00      	cmp	r5, #0
  402996:	462e      	mov	r6, r5
  402998:	dd0d      	ble.n	4029b6 <_svfprintf_r+0xe5a>
  40299a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40299c:	f8c9 7000 	str.w	r7, [r9]
  4029a0:	3201      	adds	r2, #1
  4029a2:	442c      	add	r4, r5
  4029a4:	2a07      	cmp	r2, #7
  4029a6:	9425      	str	r4, [sp, #148]	; 0x94
  4029a8:	f8c9 5004 	str.w	r5, [r9, #4]
  4029ac:	9224      	str	r2, [sp, #144]	; 0x90
  4029ae:	f300 830b 	bgt.w	402fc8 <_svfprintf_r+0x146c>
  4029b2:	f109 0908 	add.w	r9, r9, #8
  4029b6:	2e00      	cmp	r6, #0
  4029b8:	bfac      	ite	ge
  4029ba:	1b9d      	subge	r5, r3, r6
  4029bc:	461d      	movlt	r5, r3
  4029be:	2d00      	cmp	r5, #0
  4029c0:	f77f ab5c 	ble.w	40207c <_svfprintf_r+0x520>
  4029c4:	4a2a      	ldr	r2, [pc, #168]	; (402a70 <_svfprintf_r+0xf14>)
  4029c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4029c8:	920f      	str	r2, [sp, #60]	; 0x3c
  4029ca:	2d10      	cmp	r5, #16
  4029cc:	dd9d      	ble.n	40290a <_svfprintf_r+0xdae>
  4029ce:	2610      	movs	r6, #16
  4029d0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4029d2:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  4029d6:	e004      	b.n	4029e2 <_svfprintf_r+0xe86>
  4029d8:	f109 0908 	add.w	r9, r9, #8
  4029dc:	3d10      	subs	r5, #16
  4029de:	2d10      	cmp	r5, #16
  4029e0:	dd93      	ble.n	40290a <_svfprintf_r+0xdae>
  4029e2:	3301      	adds	r3, #1
  4029e4:	3410      	adds	r4, #16
  4029e6:	2b07      	cmp	r3, #7
  4029e8:	9425      	str	r4, [sp, #148]	; 0x94
  4029ea:	9324      	str	r3, [sp, #144]	; 0x90
  4029ec:	f8c9 a000 	str.w	sl, [r9]
  4029f0:	f8c9 6004 	str.w	r6, [r9, #4]
  4029f4:	ddf0      	ble.n	4029d8 <_svfprintf_r+0xe7c>
  4029f6:	aa23      	add	r2, sp, #140	; 0x8c
  4029f8:	4659      	mov	r1, fp
  4029fa:	4638      	mov	r0, r7
  4029fc:	f002 fe3a 	bl	405674 <__ssprint_r>
  402a00:	2800      	cmp	r0, #0
  402a02:	f47f a9a4 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402a06:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402a08:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402a0a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402a0e:	e7e5      	b.n	4029dc <_svfprintf_r+0xe80>
  402a10:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402a12:	9816      	ldr	r0, [sp, #88]	; 0x58
  402a14:	9917      	ldr	r1, [sp, #92]	; 0x5c
  402a16:	f8c9 1000 	str.w	r1, [r9]
  402a1a:	3201      	adds	r2, #1
  402a1c:	4404      	add	r4, r0
  402a1e:	2a07      	cmp	r2, #7
  402a20:	9425      	str	r4, [sp, #148]	; 0x94
  402a22:	f8c9 0004 	str.w	r0, [r9, #4]
  402a26:	9224      	str	r2, [sp, #144]	; 0x90
  402a28:	f300 82a9 	bgt.w	402f7e <_svfprintf_r+0x1422>
  402a2c:	f109 0908 	add.w	r9, r9, #8
  402a30:	e7a9      	b.n	402986 <_svfprintf_r+0xe2a>
  402a32:	9b07      	ldr	r3, [sp, #28]
  402a34:	07d8      	lsls	r0, r3, #31
  402a36:	f53f adf4 	bmi.w	402622 <_svfprintf_r+0xac6>
  402a3a:	3501      	adds	r5, #1
  402a3c:	3401      	adds	r4, #1
  402a3e:	2301      	movs	r3, #1
  402a40:	2d07      	cmp	r5, #7
  402a42:	9425      	str	r4, [sp, #148]	; 0x94
  402a44:	9524      	str	r5, [sp, #144]	; 0x90
  402a46:	f8c9 6000 	str.w	r6, [r9]
  402a4a:	f8c9 3004 	str.w	r3, [r9, #4]
  402a4e:	f77f ae1c 	ble.w	40268a <_svfprintf_r+0xb2e>
  402a52:	e70f      	b.n	402874 <_svfprintf_r+0xd18>
  402a54:	aa23      	add	r2, sp, #140	; 0x8c
  402a56:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a58:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a5a:	f002 fe0b 	bl	405674 <__ssprint_r>
  402a5e:	2800      	cmp	r0, #0
  402a60:	f47f a975 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402a64:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402a66:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402a68:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402a6c:	e5e7      	b.n	40263e <_svfprintf_r+0xae2>
  402a6e:	bf00      	nop
  402a70:	00406c48 	.word	0x00406c48
  402a74:	aa23      	add	r2, sp, #140	; 0x8c
  402a76:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a78:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a7a:	f002 fdfb 	bl	405674 <__ssprint_r>
  402a7e:	2800      	cmp	r0, #0
  402a80:	f47f a965 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402a84:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402a86:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402a88:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402a8c:	e5e6      	b.n	40265c <_svfprintf_r+0xb00>
  402a8e:	aa23      	add	r2, sp, #140	; 0x8c
  402a90:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a92:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a94:	f002 fdee 	bl	405674 <__ssprint_r>
  402a98:	2800      	cmp	r0, #0
  402a9a:	f47f a958 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402a9e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402aa0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402aa4:	f7ff ba98 	b.w	401fd8 <_svfprintf_r+0x47c>
  402aa8:	9907      	ldr	r1, [sp, #28]
  402aaa:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  402aae:	f43f af19 	beq.w	4028e4 <_svfprintf_r+0xd88>
  402ab2:	980e      	ldr	r0, [sp, #56]	; 0x38
  402ab4:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402ab8:	f1bb 0f00 	cmp.w	fp, #0
  402abc:	8804      	ldrh	r4, [r0, #0]
  402abe:	f100 0704 	add.w	r7, r0, #4
  402ac2:	f04f 0500 	mov.w	r5, #0
  402ac6:	f2c0 81b9 	blt.w	402e3c <_svfprintf_r+0x12e0>
  402aca:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  402ace:	9307      	str	r3, [sp, #28]
  402ad0:	ea54 0305 	orrs.w	r3, r4, r5
  402ad4:	970e      	str	r7, [sp, #56]	; 0x38
  402ad6:	4617      	mov	r7, r2
  402ad8:	f47f a9e2 	bne.w	401ea0 <_svfprintf_r+0x344>
  402adc:	f7ff bbbb 	b.w	402256 <_svfprintf_r+0x6fa>
  402ae0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402ae2:	4622      	mov	r2, r4
  402ae4:	4620      	mov	r0, r4
  402ae6:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402ae8:	4623      	mov	r3, r4
  402aea:	4621      	mov	r1, r4
  402aec:	f003 fb16 	bl	40611c <__aeabi_dcmpun>
  402af0:	2800      	cmp	r0, #0
  402af2:	f040 8317 	bne.w	403124 <_svfprintf_r+0x15c8>
  402af6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402af8:	f1bb 3fff 	cmp.w	fp, #4294967295
  402afc:	f023 0320 	bic.w	r3, r3, #32
  402b00:	930d      	str	r3, [sp, #52]	; 0x34
  402b02:	f000 8270 	beq.w	402fe6 <_svfprintf_r+0x148a>
  402b06:	2b47      	cmp	r3, #71	; 0x47
  402b08:	f000 8192 	beq.w	402e30 <_svfprintf_r+0x12d4>
  402b0c:	9b07      	ldr	r3, [sp, #28]
  402b0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  402b12:	9310      	str	r3, [sp, #64]	; 0x40
  402b14:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402b16:	1e1f      	subs	r7, r3, #0
  402b18:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402b1a:	9308      	str	r3, [sp, #32]
  402b1c:	bfbb      	ittet	lt
  402b1e:	463b      	movlt	r3, r7
  402b20:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402b24:	2300      	movge	r3, #0
  402b26:	232d      	movlt	r3, #45	; 0x2d
  402b28:	930f      	str	r3, [sp, #60]	; 0x3c
  402b2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b2c:	2b66      	cmp	r3, #102	; 0x66
  402b2e:	f000 825d 	beq.w	402fec <_svfprintf_r+0x1490>
  402b32:	2b46      	cmp	r3, #70	; 0x46
  402b34:	f000 8151 	beq.w	402dda <_svfprintf_r+0x127e>
  402b38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402b3a:	9a08      	ldr	r2, [sp, #32]
  402b3c:	2b45      	cmp	r3, #69	; 0x45
  402b3e:	a821      	add	r0, sp, #132	; 0x84
  402b40:	a91e      	add	r1, sp, #120	; 0x78
  402b42:	bf0c      	ite	eq
  402b44:	f10b 0501 	addeq.w	r5, fp, #1
  402b48:	465d      	movne	r5, fp
  402b4a:	9004      	str	r0, [sp, #16]
  402b4c:	9103      	str	r1, [sp, #12]
  402b4e:	a81d      	add	r0, sp, #116	; 0x74
  402b50:	2102      	movs	r1, #2
  402b52:	463b      	mov	r3, r7
  402b54:	9002      	str	r0, [sp, #8]
  402b56:	9501      	str	r5, [sp, #4]
  402b58:	9100      	str	r1, [sp, #0]
  402b5a:	980a      	ldr	r0, [sp, #40]	; 0x28
  402b5c:	f000 fbf0 	bl	403340 <_dtoa_r>
  402b60:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b62:	2b67      	cmp	r3, #103	; 0x67
  402b64:	4606      	mov	r6, r0
  402b66:	f040 8290 	bne.w	40308a <_svfprintf_r+0x152e>
  402b6a:	9b07      	ldr	r3, [sp, #28]
  402b6c:	07da      	lsls	r2, r3, #31
  402b6e:	f140 82af 	bpl.w	4030d0 <_svfprintf_r+0x1574>
  402b72:	1974      	adds	r4, r6, r5
  402b74:	9808      	ldr	r0, [sp, #32]
  402b76:	4639      	mov	r1, r7
  402b78:	2200      	movs	r2, #0
  402b7a:	2300      	movs	r3, #0
  402b7c:	f003 fa9c 	bl	4060b8 <__aeabi_dcmpeq>
  402b80:	2800      	cmp	r0, #0
  402b82:	f040 8190 	bne.w	402ea6 <_svfprintf_r+0x134a>
  402b86:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402b88:	429c      	cmp	r4, r3
  402b8a:	d906      	bls.n	402b9a <_svfprintf_r+0x103e>
  402b8c:	2130      	movs	r1, #48	; 0x30
  402b8e:	1c5a      	adds	r2, r3, #1
  402b90:	9221      	str	r2, [sp, #132]	; 0x84
  402b92:	7019      	strb	r1, [r3, #0]
  402b94:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402b96:	429c      	cmp	r4, r3
  402b98:	d8f9      	bhi.n	402b8e <_svfprintf_r+0x1032>
  402b9a:	1b9b      	subs	r3, r3, r6
  402b9c:	9312      	str	r3, [sp, #72]	; 0x48
  402b9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402ba0:	2b47      	cmp	r3, #71	; 0x47
  402ba2:	f000 8179 	beq.w	402e98 <_svfprintf_r+0x133c>
  402ba6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ba8:	2b65      	cmp	r3, #101	; 0x65
  402baa:	f340 827d 	ble.w	4030a8 <_svfprintf_r+0x154c>
  402bae:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402bb0:	2b66      	cmp	r3, #102	; 0x66
  402bb2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402bb4:	9313      	str	r3, [sp, #76]	; 0x4c
  402bb6:	f000 825b 	beq.w	403070 <_svfprintf_r+0x1514>
  402bba:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402bbc:	9912      	ldr	r1, [sp, #72]	; 0x48
  402bbe:	428a      	cmp	r2, r1
  402bc0:	f2c0 8230 	blt.w	403024 <_svfprintf_r+0x14c8>
  402bc4:	9b07      	ldr	r3, [sp, #28]
  402bc6:	07d9      	lsls	r1, r3, #31
  402bc8:	f100 8284 	bmi.w	4030d4 <_svfprintf_r+0x1578>
  402bcc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402bd0:	920d      	str	r2, [sp, #52]	; 0x34
  402bd2:	2267      	movs	r2, #103	; 0x67
  402bd4:	9211      	str	r2, [sp, #68]	; 0x44
  402bd6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402bd8:	2a00      	cmp	r2, #0
  402bda:	f040 8153 	bne.w	402e84 <_svfprintf_r+0x1328>
  402bde:	9308      	str	r3, [sp, #32]
  402be0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402be2:	9307      	str	r3, [sp, #28]
  402be4:	4693      	mov	fp, r2
  402be6:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402bea:	f7ff b97d 	b.w	401ee8 <_svfprintf_r+0x38c>
  402bee:	9907      	ldr	r1, [sp, #28]
  402bf0:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  402bf4:	d015      	beq.n	402c22 <_svfprintf_r+0x10c6>
  402bf6:	980e      	ldr	r0, [sp, #56]	; 0x38
  402bf8:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402bfc:	f1bb 0f00 	cmp.w	fp, #0
  402c00:	8804      	ldrh	r4, [r0, #0]
  402c02:	f100 0704 	add.w	r7, r0, #4
  402c06:	f04f 0500 	mov.w	r5, #0
  402c0a:	db16      	blt.n	402c3a <_svfprintf_r+0x10de>
  402c0c:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  402c10:	9307      	str	r3, [sp, #28]
  402c12:	ea54 0305 	orrs.w	r3, r4, r5
  402c16:	970e      	str	r7, [sp, #56]	; 0x38
  402c18:	f43f ac3a 	beq.w	402490 <_svfprintf_r+0x934>
  402c1c:	4617      	mov	r7, r2
  402c1e:	f7ff b8c2 	b.w	401da6 <_svfprintf_r+0x24a>
  402c22:	990e      	ldr	r1, [sp, #56]	; 0x38
  402c24:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402c28:	f1bb 0f00 	cmp.w	fp, #0
  402c2c:	680c      	ldr	r4, [r1, #0]
  402c2e:	f101 0704 	add.w	r7, r1, #4
  402c32:	f04f 0500 	mov.w	r5, #0
  402c36:	f280 80a5 	bge.w	402d84 <_svfprintf_r+0x1228>
  402c3a:	970e      	str	r7, [sp, #56]	; 0x38
  402c3c:	2700      	movs	r7, #0
  402c3e:	f7ff b8b2 	b.w	401da6 <_svfprintf_r+0x24a>
  402c42:	9b07      	ldr	r3, [sp, #28]
  402c44:	06df      	lsls	r7, r3, #27
  402c46:	d40b      	bmi.n	402c60 <_svfprintf_r+0x1104>
  402c48:	9b07      	ldr	r3, [sp, #28]
  402c4a:	065e      	lsls	r6, r3, #25
  402c4c:	d508      	bpl.n	402c60 <_svfprintf_r+0x1104>
  402c4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402c50:	6813      	ldr	r3, [r2, #0]
  402c52:	3204      	adds	r2, #4
  402c54:	920e      	str	r2, [sp, #56]	; 0x38
  402c56:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  402c5a:	801a      	strh	r2, [r3, #0]
  402c5c:	f7fe bfa4 	b.w	401ba8 <_svfprintf_r+0x4c>
  402c60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402c62:	6813      	ldr	r3, [r2, #0]
  402c64:	3204      	adds	r2, #4
  402c66:	920e      	str	r2, [sp, #56]	; 0x38
  402c68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402c6a:	601a      	str	r2, [r3, #0]
  402c6c:	f7fe bf9c 	b.w	401ba8 <_svfprintf_r+0x4c>
  402c70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402c72:	9b07      	ldr	r3, [sp, #28]
  402c74:	f013 0f40 	tst.w	r3, #64	; 0x40
  402c78:	4613      	mov	r3, r2
  402c7a:	f103 0304 	add.w	r3, r3, #4
  402c7e:	bf0c      	ite	eq
  402c80:	6814      	ldreq	r4, [r2, #0]
  402c82:	8814      	ldrhne	r4, [r2, #0]
  402c84:	930e      	str	r3, [sp, #56]	; 0x38
  402c86:	2500      	movs	r5, #0
  402c88:	f7ff bb02 	b.w	402290 <_svfprintf_r+0x734>
  402c8c:	2700      	movs	r7, #0
  402c8e:	45bb      	cmp	fp, r7
  402c90:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402c94:	f6ff ac0e 	blt.w	4024b4 <_svfprintf_r+0x958>
  402c98:	9b07      	ldr	r3, [sp, #28]
  402c9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402c9e:	9307      	str	r3, [sp, #28]
  402ca0:	f7ff bbd6 	b.w	402450 <_svfprintf_r+0x8f4>
  402ca4:	4614      	mov	r4, r2
  402ca6:	3301      	adds	r3, #1
  402ca8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402caa:	9324      	str	r3, [sp, #144]	; 0x90
  402cac:	442c      	add	r4, r5
  402cae:	2b07      	cmp	r3, #7
  402cb0:	9425      	str	r4, [sp, #148]	; 0x94
  402cb2:	e889 0024 	stmia.w	r9, {r2, r5}
  402cb6:	f73f ae51 	bgt.w	40295c <_svfprintf_r+0xe00>
  402cba:	f109 0908 	add.w	r9, r9, #8
  402cbe:	e658      	b.n	402972 <_svfprintf_r+0xe16>
  402cc0:	aa23      	add	r2, sp, #140	; 0x8c
  402cc2:	9909      	ldr	r1, [sp, #36]	; 0x24
  402cc4:	980a      	ldr	r0, [sp, #40]	; 0x28
  402cc6:	f002 fcd5 	bl	405674 <__ssprint_r>
  402cca:	2800      	cmp	r0, #0
  402ccc:	f47f a83f 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402cd0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402cd2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402cd6:	e40f      	b.n	4024f8 <_svfprintf_r+0x99c>
  402cd8:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402cda:	f7ff bbe4 	b.w	4024a6 <_svfprintf_r+0x94a>
  402cde:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402ce0:	4ab5      	ldr	r2, [pc, #724]	; (402fb8 <_svfprintf_r+0x145c>)
  402ce2:	f8c9 2000 	str.w	r2, [r9]
  402ce6:	3301      	adds	r3, #1
  402ce8:	3401      	adds	r4, #1
  402cea:	2201      	movs	r2, #1
  402cec:	2b07      	cmp	r3, #7
  402cee:	9425      	str	r4, [sp, #148]	; 0x94
  402cf0:	9324      	str	r3, [sp, #144]	; 0x90
  402cf2:	f8c9 2004 	str.w	r2, [r9, #4]
  402cf6:	f300 808e 	bgt.w	402e16 <_svfprintf_r+0x12ba>
  402cfa:	f109 0908 	add.w	r9, r9, #8
  402cfe:	b92d      	cbnz	r5, 402d0c <_svfprintf_r+0x11b0>
  402d00:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402d02:	b91b      	cbnz	r3, 402d0c <_svfprintf_r+0x11b0>
  402d04:	9b07      	ldr	r3, [sp, #28]
  402d06:	07df      	lsls	r7, r3, #31
  402d08:	f57f a9b8 	bpl.w	40207c <_svfprintf_r+0x520>
  402d0c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402d0e:	9916      	ldr	r1, [sp, #88]	; 0x58
  402d10:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  402d12:	f8c9 2000 	str.w	r2, [r9]
  402d16:	3301      	adds	r3, #1
  402d18:	440c      	add	r4, r1
  402d1a:	2b07      	cmp	r3, #7
  402d1c:	9425      	str	r4, [sp, #148]	; 0x94
  402d1e:	f8c9 1004 	str.w	r1, [r9, #4]
  402d22:	9324      	str	r3, [sp, #144]	; 0x90
  402d24:	f300 81c2 	bgt.w	4030ac <_svfprintf_r+0x1550>
  402d28:	f109 0908 	add.w	r9, r9, #8
  402d2c:	426d      	negs	r5, r5
  402d2e:	2d00      	cmp	r5, #0
  402d30:	f340 809b 	ble.w	402e6a <_svfprintf_r+0x130e>
  402d34:	4aa1      	ldr	r2, [pc, #644]	; (402fbc <_svfprintf_r+0x1460>)
  402d36:	920f      	str	r2, [sp, #60]	; 0x3c
  402d38:	2d10      	cmp	r5, #16
  402d3a:	f340 80c3 	ble.w	402ec4 <_svfprintf_r+0x1368>
  402d3e:	4622      	mov	r2, r4
  402d40:	2710      	movs	r7, #16
  402d42:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402d46:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402d48:	e005      	b.n	402d56 <_svfprintf_r+0x11fa>
  402d4a:	f109 0908 	add.w	r9, r9, #8
  402d4e:	3d10      	subs	r5, #16
  402d50:	2d10      	cmp	r5, #16
  402d52:	f340 80b6 	ble.w	402ec2 <_svfprintf_r+0x1366>
  402d56:	3301      	adds	r3, #1
  402d58:	3210      	adds	r2, #16
  402d5a:	2b07      	cmp	r3, #7
  402d5c:	9225      	str	r2, [sp, #148]	; 0x94
  402d5e:	9324      	str	r3, [sp, #144]	; 0x90
  402d60:	f8c9 a000 	str.w	sl, [r9]
  402d64:	f8c9 7004 	str.w	r7, [r9, #4]
  402d68:	ddef      	ble.n	402d4a <_svfprintf_r+0x11ee>
  402d6a:	aa23      	add	r2, sp, #140	; 0x8c
  402d6c:	4621      	mov	r1, r4
  402d6e:	4658      	mov	r0, fp
  402d70:	f002 fc80 	bl	405674 <__ssprint_r>
  402d74:	2800      	cmp	r0, #0
  402d76:	f47e afea 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402d7a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402d7c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402d7e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402d82:	e7e4      	b.n	402d4e <_svfprintf_r+0x11f2>
  402d84:	9a07      	ldr	r2, [sp, #28]
  402d86:	f7ff ba38 	b.w	4021fa <_svfprintf_r+0x69e>
  402d8a:	9a07      	ldr	r2, [sp, #28]
  402d8c:	e590      	b.n	4028b0 <_svfprintf_r+0xd54>
  402d8e:	9b07      	ldr	r3, [sp, #28]
  402d90:	f043 0320 	orr.w	r3, r3, #32
  402d94:	9307      	str	r3, [sp, #28]
  402d96:	f108 0801 	add.w	r8, r8, #1
  402d9a:	f898 3000 	ldrb.w	r3, [r8]
  402d9e:	f7fe bf36 	b.w	401c0e <_svfprintf_r+0xb2>
  402da2:	aa23      	add	r2, sp, #140	; 0x8c
  402da4:	9909      	ldr	r1, [sp, #36]	; 0x24
  402da6:	980a      	ldr	r0, [sp, #40]	; 0x28
  402da8:	f002 fc64 	bl	405674 <__ssprint_r>
  402dac:	2800      	cmp	r0, #0
  402dae:	f47e afce 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402db2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402db4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402db8:	f7ff bbb6 	b.w	402528 <_svfprintf_r+0x9cc>
  402dbc:	2140      	movs	r1, #64	; 0x40
  402dbe:	980a      	ldr	r0, [sp, #40]	; 0x28
  402dc0:	f001 fb38 	bl	404434 <_malloc_r>
  402dc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402dc6:	6010      	str	r0, [r2, #0]
  402dc8:	6110      	str	r0, [r2, #16]
  402dca:	2800      	cmp	r0, #0
  402dcc:	f000 81e5 	beq.w	40319a <_svfprintf_r+0x163e>
  402dd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402dd2:	2340      	movs	r3, #64	; 0x40
  402dd4:	6153      	str	r3, [r2, #20]
  402dd6:	f7fe bed8 	b.w	401b8a <_svfprintf_r+0x2e>
  402dda:	a821      	add	r0, sp, #132	; 0x84
  402ddc:	a91e      	add	r1, sp, #120	; 0x78
  402dde:	9004      	str	r0, [sp, #16]
  402de0:	9103      	str	r1, [sp, #12]
  402de2:	a81d      	add	r0, sp, #116	; 0x74
  402de4:	2103      	movs	r1, #3
  402de6:	9002      	str	r0, [sp, #8]
  402de8:	9a08      	ldr	r2, [sp, #32]
  402dea:	f8cd b004 	str.w	fp, [sp, #4]
  402dee:	463b      	mov	r3, r7
  402df0:	9100      	str	r1, [sp, #0]
  402df2:	980a      	ldr	r0, [sp, #40]	; 0x28
  402df4:	f000 faa4 	bl	403340 <_dtoa_r>
  402df8:	465d      	mov	r5, fp
  402dfa:	4606      	mov	r6, r0
  402dfc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402dfe:	2b46      	cmp	r3, #70	; 0x46
  402e00:	eb06 0405 	add.w	r4, r6, r5
  402e04:	f47f aeb6 	bne.w	402b74 <_svfprintf_r+0x1018>
  402e08:	7833      	ldrb	r3, [r6, #0]
  402e0a:	2b30      	cmp	r3, #48	; 0x30
  402e0c:	f000 817c 	beq.w	403108 <_svfprintf_r+0x15ac>
  402e10:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402e12:	442c      	add	r4, r5
  402e14:	e6ae      	b.n	402b74 <_svfprintf_r+0x1018>
  402e16:	aa23      	add	r2, sp, #140	; 0x8c
  402e18:	9909      	ldr	r1, [sp, #36]	; 0x24
  402e1a:	980a      	ldr	r0, [sp, #40]	; 0x28
  402e1c:	f002 fc2a 	bl	405674 <__ssprint_r>
  402e20:	2800      	cmp	r0, #0
  402e22:	f47e af94 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402e26:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402e28:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402e2a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402e2e:	e766      	b.n	402cfe <_svfprintf_r+0x11a2>
  402e30:	f1bb 0f00 	cmp.w	fp, #0
  402e34:	bf08      	it	eq
  402e36:	f04f 0b01 	moveq.w	fp, #1
  402e3a:	e667      	b.n	402b0c <_svfprintf_r+0xfb0>
  402e3c:	970e      	str	r7, [sp, #56]	; 0x38
  402e3e:	4617      	mov	r7, r2
  402e40:	e55e      	b.n	402900 <_svfprintf_r+0xda4>
  402e42:	4630      	mov	r0, r6
  402e44:	f7fe fe1c 	bl	401a80 <strlen>
  402e48:	46a3      	mov	fp, r4
  402e4a:	4603      	mov	r3, r0
  402e4c:	900d      	str	r0, [sp, #52]	; 0x34
  402e4e:	f7ff baf4 	b.w	40243a <_svfprintf_r+0x8de>
  402e52:	aa23      	add	r2, sp, #140	; 0x8c
  402e54:	9909      	ldr	r1, [sp, #36]	; 0x24
  402e56:	980a      	ldr	r0, [sp, #40]	; 0x28
  402e58:	f002 fc0c 	bl	405674 <__ssprint_r>
  402e5c:	2800      	cmp	r0, #0
  402e5e:	f47e af76 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402e62:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402e64:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e66:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402e6a:	9912      	ldr	r1, [sp, #72]	; 0x48
  402e6c:	f8c9 6000 	str.w	r6, [r9]
  402e70:	3301      	adds	r3, #1
  402e72:	440c      	add	r4, r1
  402e74:	2b07      	cmp	r3, #7
  402e76:	9425      	str	r4, [sp, #148]	; 0x94
  402e78:	9324      	str	r3, [sp, #144]	; 0x90
  402e7a:	f8c9 1004 	str.w	r1, [r9, #4]
  402e7e:	f77f a8fb 	ble.w	402078 <_svfprintf_r+0x51c>
  402e82:	e411      	b.n	4026a8 <_svfprintf_r+0xb4c>
  402e84:	272d      	movs	r7, #45	; 0x2d
  402e86:	9308      	str	r3, [sp, #32]
  402e88:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402e8a:	9307      	str	r3, [sp, #28]
  402e8c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402e90:	f04f 0b00 	mov.w	fp, #0
  402e94:	f7ff b829 	b.w	401eea <_svfprintf_r+0x38e>
  402e98:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402e9a:	1cdd      	adds	r5, r3, #3
  402e9c:	db1e      	blt.n	402edc <_svfprintf_r+0x1380>
  402e9e:	459b      	cmp	fp, r3
  402ea0:	db1c      	blt.n	402edc <_svfprintf_r+0x1380>
  402ea2:	9313      	str	r3, [sp, #76]	; 0x4c
  402ea4:	e689      	b.n	402bba <_svfprintf_r+0x105e>
  402ea6:	4623      	mov	r3, r4
  402ea8:	e677      	b.n	402b9a <_svfprintf_r+0x103e>
  402eaa:	aa23      	add	r2, sp, #140	; 0x8c
  402eac:	9909      	ldr	r1, [sp, #36]	; 0x24
  402eae:	980a      	ldr	r0, [sp, #40]	; 0x28
  402eb0:	f002 fbe0 	bl	405674 <__ssprint_r>
  402eb4:	2800      	cmp	r0, #0
  402eb6:	f47e af4a 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402eba:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402ebc:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402ec0:	e459      	b.n	402776 <_svfprintf_r+0xc1a>
  402ec2:	4614      	mov	r4, r2
  402ec4:	3301      	adds	r3, #1
  402ec6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ec8:	9324      	str	r3, [sp, #144]	; 0x90
  402eca:	442c      	add	r4, r5
  402ecc:	2b07      	cmp	r3, #7
  402ece:	9425      	str	r4, [sp, #148]	; 0x94
  402ed0:	e889 0024 	stmia.w	r9, {r2, r5}
  402ed4:	dcbd      	bgt.n	402e52 <_svfprintf_r+0x12f6>
  402ed6:	f109 0908 	add.w	r9, r9, #8
  402eda:	e7c6      	b.n	402e6a <_svfprintf_r+0x130e>
  402edc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402ede:	3a02      	subs	r2, #2
  402ee0:	9211      	str	r2, [sp, #68]	; 0x44
  402ee2:	3b01      	subs	r3, #1
  402ee4:	2b00      	cmp	r3, #0
  402ee6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402eea:	931d      	str	r3, [sp, #116]	; 0x74
  402eec:	bfb8      	it	lt
  402eee:	425b      	neglt	r3, r3
  402ef0:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  402ef4:	bfb4      	ite	lt
  402ef6:	222d      	movlt	r2, #45	; 0x2d
  402ef8:	222b      	movge	r2, #43	; 0x2b
  402efa:	2b09      	cmp	r3, #9
  402efc:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  402f00:	f340 80f1 	ble.w	4030e6 <_svfprintf_r+0x158a>
  402f04:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  402f08:	4604      	mov	r4, r0
  402f0a:	4a2d      	ldr	r2, [pc, #180]	; (402fc0 <_svfprintf_r+0x1464>)
  402f0c:	fb82 2103 	smull	r2, r1, r2, r3
  402f10:	17da      	asrs	r2, r3, #31
  402f12:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  402f16:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  402f1a:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  402f1e:	f103 0130 	add.w	r1, r3, #48	; 0x30
  402f22:	2a09      	cmp	r2, #9
  402f24:	4613      	mov	r3, r2
  402f26:	f804 1d01 	strb.w	r1, [r4, #-1]!
  402f2a:	dcee      	bgt.n	402f0a <_svfprintf_r+0x13ae>
  402f2c:	4621      	mov	r1, r4
  402f2e:	3330      	adds	r3, #48	; 0x30
  402f30:	b2da      	uxtb	r2, r3
  402f32:	f801 2d01 	strb.w	r2, [r1, #-1]!
  402f36:	4288      	cmp	r0, r1
  402f38:	f240 813a 	bls.w	4031b0 <_svfprintf_r+0x1654>
  402f3c:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  402f40:	4623      	mov	r3, r4
  402f42:	e001      	b.n	402f48 <_svfprintf_r+0x13ec>
  402f44:	f813 2b01 	ldrb.w	r2, [r3], #1
  402f48:	f801 2b01 	strb.w	r2, [r1], #1
  402f4c:	4298      	cmp	r0, r3
  402f4e:	d1f9      	bne.n	402f44 <_svfprintf_r+0x13e8>
  402f50:	1c43      	adds	r3, r0, #1
  402f52:	1b1b      	subs	r3, r3, r4
  402f54:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  402f58:	4413      	add	r3, r2
  402f5a:	aa1f      	add	r2, sp, #124	; 0x7c
  402f5c:	1a9b      	subs	r3, r3, r2
  402f5e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402f60:	9319      	str	r3, [sp, #100]	; 0x64
  402f62:	2a01      	cmp	r2, #1
  402f64:	4413      	add	r3, r2
  402f66:	930d      	str	r3, [sp, #52]	; 0x34
  402f68:	f340 80ea 	ble.w	403140 <_svfprintf_r+0x15e4>
  402f6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402f6e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402f70:	4413      	add	r3, r2
  402f72:	2200      	movs	r2, #0
  402f74:	930d      	str	r3, [sp, #52]	; 0x34
  402f76:	9213      	str	r2, [sp, #76]	; 0x4c
  402f78:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402f7c:	e62b      	b.n	402bd6 <_svfprintf_r+0x107a>
  402f7e:	aa23      	add	r2, sp, #140	; 0x8c
  402f80:	9909      	ldr	r1, [sp, #36]	; 0x24
  402f82:	980a      	ldr	r0, [sp, #40]	; 0x28
  402f84:	f002 fb76 	bl	405674 <__ssprint_r>
  402f88:	2800      	cmp	r0, #0
  402f8a:	f47e aee0 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402f8e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402f90:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402f92:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402f96:	e4f6      	b.n	402986 <_svfprintf_r+0xe2a>
  402f98:	2d06      	cmp	r5, #6
  402f9a:	462b      	mov	r3, r5
  402f9c:	bf28      	it	cs
  402f9e:	2306      	movcs	r3, #6
  402fa0:	930d      	str	r3, [sp, #52]	; 0x34
  402fa2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402fa6:	46b3      	mov	fp, r6
  402fa8:	970e      	str	r7, [sp, #56]	; 0x38
  402faa:	9613      	str	r6, [sp, #76]	; 0x4c
  402fac:	4637      	mov	r7, r6
  402fae:	9308      	str	r3, [sp, #32]
  402fb0:	4e04      	ldr	r6, [pc, #16]	; (402fc4 <_svfprintf_r+0x1468>)
  402fb2:	f7fe bf99 	b.w	401ee8 <_svfprintf_r+0x38c>
  402fb6:	bf00      	nop
  402fb8:	00406c98 	.word	0x00406c98
  402fbc:	00406c48 	.word	0x00406c48
  402fc0:	66666667 	.word	0x66666667
  402fc4:	00406c90 	.word	0x00406c90
  402fc8:	aa23      	add	r2, sp, #140	; 0x8c
  402fca:	9909      	ldr	r1, [sp, #36]	; 0x24
  402fcc:	980a      	ldr	r0, [sp, #40]	; 0x28
  402fce:	f002 fb51 	bl	405674 <__ssprint_r>
  402fd2:	2800      	cmp	r0, #0
  402fd4:	f47e aebb 	bne.w	401d4e <_svfprintf_r+0x1f2>
  402fd8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402fda:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402fdc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402fde:	1ad3      	subs	r3, r2, r3
  402fe0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402fe4:	e4e7      	b.n	4029b6 <_svfprintf_r+0xe5a>
  402fe6:	f04f 0b06 	mov.w	fp, #6
  402fea:	e58f      	b.n	402b0c <_svfprintf_r+0xfb0>
  402fec:	a821      	add	r0, sp, #132	; 0x84
  402fee:	a91e      	add	r1, sp, #120	; 0x78
  402ff0:	9004      	str	r0, [sp, #16]
  402ff2:	9103      	str	r1, [sp, #12]
  402ff4:	a81d      	add	r0, sp, #116	; 0x74
  402ff6:	2103      	movs	r1, #3
  402ff8:	9002      	str	r0, [sp, #8]
  402ffa:	9a08      	ldr	r2, [sp, #32]
  402ffc:	f8cd b004 	str.w	fp, [sp, #4]
  403000:	463b      	mov	r3, r7
  403002:	9100      	str	r1, [sp, #0]
  403004:	980a      	ldr	r0, [sp, #40]	; 0x28
  403006:	f000 f99b 	bl	403340 <_dtoa_r>
  40300a:	465d      	mov	r5, fp
  40300c:	4606      	mov	r6, r0
  40300e:	eb00 040b 	add.w	r4, r0, fp
  403012:	e6f9      	b.n	402e08 <_svfprintf_r+0x12ac>
  403014:	9307      	str	r3, [sp, #28]
  403016:	f7ff b959 	b.w	4022cc <_svfprintf_r+0x770>
  40301a:	272d      	movs	r7, #45	; 0x2d
  40301c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403020:	f7ff b8b2 	b.w	402188 <_svfprintf_r+0x62c>
  403024:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403026:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403028:	4413      	add	r3, r2
  40302a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40302c:	930d      	str	r3, [sp, #52]	; 0x34
  40302e:	2a00      	cmp	r2, #0
  403030:	dd7e      	ble.n	403130 <_svfprintf_r+0x15d4>
  403032:	2267      	movs	r2, #103	; 0x67
  403034:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403038:	9211      	str	r2, [sp, #68]	; 0x44
  40303a:	e5cc      	b.n	402bd6 <_svfprintf_r+0x107a>
  40303c:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  403040:	970e      	str	r7, [sp, #56]	; 0x38
  403042:	9308      	str	r3, [sp, #32]
  403044:	950d      	str	r5, [sp, #52]	; 0x34
  403046:	4683      	mov	fp, r0
  403048:	9013      	str	r0, [sp, #76]	; 0x4c
  40304a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40304e:	f7fe bf4b 	b.w	401ee8 <_svfprintf_r+0x38c>
  403052:	9b07      	ldr	r3, [sp, #28]
  403054:	07db      	lsls	r3, r3, #31
  403056:	465f      	mov	r7, fp
  403058:	d505      	bpl.n	403066 <_svfprintf_r+0x150a>
  40305a:	ae40      	add	r6, sp, #256	; 0x100
  40305c:	2330      	movs	r3, #48	; 0x30
  40305e:	f806 3d41 	strb.w	r3, [r6, #-65]!
  403062:	f7fe bf37 	b.w	401ed4 <_svfprintf_r+0x378>
  403066:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40306a:	ae30      	add	r6, sp, #192	; 0xc0
  40306c:	f7fe bf35 	b.w	401eda <_svfprintf_r+0x37e>
  403070:	2b00      	cmp	r3, #0
  403072:	dd7d      	ble.n	403170 <_svfprintf_r+0x1614>
  403074:	f1bb 0f00 	cmp.w	fp, #0
  403078:	d13d      	bne.n	4030f6 <_svfprintf_r+0x159a>
  40307a:	9a07      	ldr	r2, [sp, #28]
  40307c:	07d4      	lsls	r4, r2, #31
  40307e:	d43a      	bmi.n	4030f6 <_svfprintf_r+0x159a>
  403080:	461a      	mov	r2, r3
  403082:	920d      	str	r2, [sp, #52]	; 0x34
  403084:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403088:	e5a5      	b.n	402bd6 <_svfprintf_r+0x107a>
  40308a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40308c:	2b47      	cmp	r3, #71	; 0x47
  40308e:	f47f ad70 	bne.w	402b72 <_svfprintf_r+0x1016>
  403092:	9b07      	ldr	r3, [sp, #28]
  403094:	07db      	lsls	r3, r3, #31
  403096:	f53f aeb1 	bmi.w	402dfc <_svfprintf_r+0x12a0>
  40309a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40309c:	1b9b      	subs	r3, r3, r6
  40309e:	9312      	str	r3, [sp, #72]	; 0x48
  4030a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4030a2:	2b47      	cmp	r3, #71	; 0x47
  4030a4:	f43f aef8 	beq.w	402e98 <_svfprintf_r+0x133c>
  4030a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4030aa:	e71a      	b.n	402ee2 <_svfprintf_r+0x1386>
  4030ac:	aa23      	add	r2, sp, #140	; 0x8c
  4030ae:	9909      	ldr	r1, [sp, #36]	; 0x24
  4030b0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4030b2:	f002 fadf 	bl	405674 <__ssprint_r>
  4030b6:	2800      	cmp	r0, #0
  4030b8:	f47e ae49 	bne.w	401d4e <_svfprintf_r+0x1f2>
  4030bc:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4030be:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4030c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4030c2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4030c6:	e631      	b.n	402d2c <_svfprintf_r+0x11d0>
  4030c8:	46a0      	mov	r8, r4
  4030ca:	2500      	movs	r5, #0
  4030cc:	f7fe bda1 	b.w	401c12 <_svfprintf_r+0xb6>
  4030d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4030d2:	e562      	b.n	402b9a <_svfprintf_r+0x103e>
  4030d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4030d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4030d8:	4413      	add	r3, r2
  4030da:	2267      	movs	r2, #103	; 0x67
  4030dc:	930d      	str	r3, [sp, #52]	; 0x34
  4030de:	9211      	str	r2, [sp, #68]	; 0x44
  4030e0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4030e4:	e577      	b.n	402bd6 <_svfprintf_r+0x107a>
  4030e6:	3330      	adds	r3, #48	; 0x30
  4030e8:	2230      	movs	r2, #48	; 0x30
  4030ea:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  4030ee:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  4030f2:	ab20      	add	r3, sp, #128	; 0x80
  4030f4:	e731      	b.n	402f5a <_svfprintf_r+0x13fe>
  4030f6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4030f8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4030fa:	189d      	adds	r5, r3, r2
  4030fc:	eb05 030b 	add.w	r3, r5, fp
  403100:	930d      	str	r3, [sp, #52]	; 0x34
  403102:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403106:	e566      	b.n	402bd6 <_svfprintf_r+0x107a>
  403108:	9808      	ldr	r0, [sp, #32]
  40310a:	4639      	mov	r1, r7
  40310c:	2200      	movs	r2, #0
  40310e:	2300      	movs	r3, #0
  403110:	f002 ffd2 	bl	4060b8 <__aeabi_dcmpeq>
  403114:	2800      	cmp	r0, #0
  403116:	f47f ae7b 	bne.w	402e10 <_svfprintf_r+0x12b4>
  40311a:	f1c5 0501 	rsb	r5, r5, #1
  40311e:	951d      	str	r5, [sp, #116]	; 0x74
  403120:	442c      	add	r4, r5
  403122:	e527      	b.n	402b74 <_svfprintf_r+0x1018>
  403124:	4e32      	ldr	r6, [pc, #200]	; (4031f0 <_svfprintf_r+0x1694>)
  403126:	4b33      	ldr	r3, [pc, #204]	; (4031f4 <_svfprintf_r+0x1698>)
  403128:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40312c:	f7ff b82e 	b.w	40218c <_svfprintf_r+0x630>
  403130:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403132:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403134:	f1c3 0301 	rsb	r3, r3, #1
  403138:	441a      	add	r2, r3
  40313a:	4613      	mov	r3, r2
  40313c:	920d      	str	r2, [sp, #52]	; 0x34
  40313e:	e778      	b.n	403032 <_svfprintf_r+0x14d6>
  403140:	9b07      	ldr	r3, [sp, #28]
  403142:	f013 0301 	ands.w	r3, r3, #1
  403146:	f47f af11 	bne.w	402f6c <_svfprintf_r+0x1410>
  40314a:	9313      	str	r3, [sp, #76]	; 0x4c
  40314c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40314e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403152:	e540      	b.n	402bd6 <_svfprintf_r+0x107a>
  403154:	980e      	ldr	r0, [sp, #56]	; 0x38
  403156:	f898 3001 	ldrb.w	r3, [r8, #1]
  40315a:	6805      	ldr	r5, [r0, #0]
  40315c:	3004      	adds	r0, #4
  40315e:	2d00      	cmp	r5, #0
  403160:	900e      	str	r0, [sp, #56]	; 0x38
  403162:	46a0      	mov	r8, r4
  403164:	f6be ad53 	bge.w	401c0e <_svfprintf_r+0xb2>
  403168:	f04f 35ff 	mov.w	r5, #4294967295
  40316c:	f7fe bd4f 	b.w	401c0e <_svfprintf_r+0xb2>
  403170:	f1bb 0f00 	cmp.w	fp, #0
  403174:	d102      	bne.n	40317c <_svfprintf_r+0x1620>
  403176:	9b07      	ldr	r3, [sp, #28]
  403178:	07d8      	lsls	r0, r3, #31
  40317a:	d507      	bpl.n	40318c <_svfprintf_r+0x1630>
  40317c:	9b16      	ldr	r3, [sp, #88]	; 0x58
  40317e:	1c5d      	adds	r5, r3, #1
  403180:	eb05 030b 	add.w	r3, r5, fp
  403184:	930d      	str	r3, [sp, #52]	; 0x34
  403186:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40318a:	e524      	b.n	402bd6 <_svfprintf_r+0x107a>
  40318c:	2301      	movs	r3, #1
  40318e:	930d      	str	r3, [sp, #52]	; 0x34
  403190:	e521      	b.n	402bd6 <_svfprintf_r+0x107a>
  403192:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403196:	f7ff b921 	b.w	4023dc <_svfprintf_r+0x880>
  40319a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40319c:	230c      	movs	r3, #12
  40319e:	6013      	str	r3, [r2, #0]
  4031a0:	f04f 30ff 	mov.w	r0, #4294967295
  4031a4:	f7fe bddc 	b.w	401d60 <_svfprintf_r+0x204>
  4031a8:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4031ac:	f7ff b8f9 	b.w	4023a2 <_svfprintf_r+0x846>
  4031b0:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4031b4:	e6d1      	b.n	402f5a <_svfprintf_r+0x13fe>
  4031b6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4031ba:	f7fe bdd9 	b.w	401d70 <_svfprintf_r+0x214>
  4031be:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4031c2:	f7ff b857 	b.w	402274 <_svfprintf_r+0x718>
  4031c6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4031ca:	f7ff b825 	b.w	402218 <_svfprintf_r+0x6bc>
  4031ce:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4031d2:	f7ff b94c 	b.w	40246e <_svfprintf_r+0x912>
  4031d6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4031da:	f7fe bff3 	b.w	4021c4 <_svfprintf_r+0x668>
  4031de:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4031e2:	f7fe bfa3 	b.w	40212c <_svfprintf_r+0x5d0>
  4031e6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4031ea:	f7fe be33 	b.w	401e54 <_svfprintf_r+0x2f8>
  4031ee:	bf00      	nop
  4031f0:	00406c64 	.word	0x00406c64
  4031f4:	00406c60 	.word	0x00406c60

004031f8 <register_fini>:
  4031f8:	4b02      	ldr	r3, [pc, #8]	; (403204 <register_fini+0xc>)
  4031fa:	b113      	cbz	r3, 403202 <register_fini+0xa>
  4031fc:	4802      	ldr	r0, [pc, #8]	; (403208 <register_fini+0x10>)
  4031fe:	f000 b805 	b.w	40320c <atexit>
  403202:	4770      	bx	lr
  403204:	00000000 	.word	0x00000000
  403208:	00404199 	.word	0x00404199

0040320c <atexit>:
  40320c:	2300      	movs	r3, #0
  40320e:	4601      	mov	r1, r0
  403210:	461a      	mov	r2, r3
  403212:	4618      	mov	r0, r3
  403214:	f002 baae 	b.w	405774 <__register_exitproc>

00403218 <quorem>:
  403218:	6902      	ldr	r2, [r0, #16]
  40321a:	690b      	ldr	r3, [r1, #16]
  40321c:	4293      	cmp	r3, r2
  40321e:	f300 808d 	bgt.w	40333c <quorem+0x124>
  403222:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403226:	f103 38ff 	add.w	r8, r3, #4294967295
  40322a:	f101 0714 	add.w	r7, r1, #20
  40322e:	f100 0b14 	add.w	fp, r0, #20
  403232:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403236:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40323a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40323e:	b083      	sub	sp, #12
  403240:	3201      	adds	r2, #1
  403242:	fbb3 f9f2 	udiv	r9, r3, r2
  403246:	eb0b 0304 	add.w	r3, fp, r4
  40324a:	9400      	str	r4, [sp, #0]
  40324c:	eb07 0a04 	add.w	sl, r7, r4
  403250:	9301      	str	r3, [sp, #4]
  403252:	f1b9 0f00 	cmp.w	r9, #0
  403256:	d039      	beq.n	4032cc <quorem+0xb4>
  403258:	2500      	movs	r5, #0
  40325a:	46bc      	mov	ip, r7
  40325c:	46de      	mov	lr, fp
  40325e:	462b      	mov	r3, r5
  403260:	f85c 6b04 	ldr.w	r6, [ip], #4
  403264:	f8de 2000 	ldr.w	r2, [lr]
  403268:	b2b4      	uxth	r4, r6
  40326a:	fb09 5504 	mla	r5, r9, r4, r5
  40326e:	0c36      	lsrs	r6, r6, #16
  403270:	0c2c      	lsrs	r4, r5, #16
  403272:	fb09 4406 	mla	r4, r9, r6, r4
  403276:	b2ad      	uxth	r5, r5
  403278:	1b5b      	subs	r3, r3, r5
  40327a:	b2a6      	uxth	r6, r4
  40327c:	fa13 f382 	uxtah	r3, r3, r2
  403280:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  403284:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403288:	b29b      	uxth	r3, r3
  40328a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40328e:	45e2      	cmp	sl, ip
  403290:	f84e 3b04 	str.w	r3, [lr], #4
  403294:	ea4f 4514 	mov.w	r5, r4, lsr #16
  403298:	ea4f 4326 	mov.w	r3, r6, asr #16
  40329c:	d2e0      	bcs.n	403260 <quorem+0x48>
  40329e:	9b00      	ldr	r3, [sp, #0]
  4032a0:	f85b 3003 	ldr.w	r3, [fp, r3]
  4032a4:	b993      	cbnz	r3, 4032cc <quorem+0xb4>
  4032a6:	9c01      	ldr	r4, [sp, #4]
  4032a8:	1f23      	subs	r3, r4, #4
  4032aa:	459b      	cmp	fp, r3
  4032ac:	d20c      	bcs.n	4032c8 <quorem+0xb0>
  4032ae:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4032b2:	b94b      	cbnz	r3, 4032c8 <quorem+0xb0>
  4032b4:	f1a4 0308 	sub.w	r3, r4, #8
  4032b8:	e002      	b.n	4032c0 <quorem+0xa8>
  4032ba:	681a      	ldr	r2, [r3, #0]
  4032bc:	3b04      	subs	r3, #4
  4032be:	b91a      	cbnz	r2, 4032c8 <quorem+0xb0>
  4032c0:	459b      	cmp	fp, r3
  4032c2:	f108 38ff 	add.w	r8, r8, #4294967295
  4032c6:	d3f8      	bcc.n	4032ba <quorem+0xa2>
  4032c8:	f8c0 8010 	str.w	r8, [r0, #16]
  4032cc:	4604      	mov	r4, r0
  4032ce:	f001 fec9 	bl	405064 <__mcmp>
  4032d2:	2800      	cmp	r0, #0
  4032d4:	db2e      	blt.n	403334 <quorem+0x11c>
  4032d6:	f109 0901 	add.w	r9, r9, #1
  4032da:	465d      	mov	r5, fp
  4032dc:	2300      	movs	r3, #0
  4032de:	f857 1b04 	ldr.w	r1, [r7], #4
  4032e2:	6828      	ldr	r0, [r5, #0]
  4032e4:	b28a      	uxth	r2, r1
  4032e6:	1a9a      	subs	r2, r3, r2
  4032e8:	0c09      	lsrs	r1, r1, #16
  4032ea:	fa12 f280 	uxtah	r2, r2, r0
  4032ee:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  4032f2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4032f6:	b291      	uxth	r1, r2
  4032f8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4032fc:	45ba      	cmp	sl, r7
  4032fe:	f845 1b04 	str.w	r1, [r5], #4
  403302:	ea4f 4323 	mov.w	r3, r3, asr #16
  403306:	d2ea      	bcs.n	4032de <quorem+0xc6>
  403308:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40330c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403310:	b982      	cbnz	r2, 403334 <quorem+0x11c>
  403312:	1f1a      	subs	r2, r3, #4
  403314:	4593      	cmp	fp, r2
  403316:	d20b      	bcs.n	403330 <quorem+0x118>
  403318:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40331c:	b942      	cbnz	r2, 403330 <quorem+0x118>
  40331e:	3b08      	subs	r3, #8
  403320:	e002      	b.n	403328 <quorem+0x110>
  403322:	681a      	ldr	r2, [r3, #0]
  403324:	3b04      	subs	r3, #4
  403326:	b91a      	cbnz	r2, 403330 <quorem+0x118>
  403328:	459b      	cmp	fp, r3
  40332a:	f108 38ff 	add.w	r8, r8, #4294967295
  40332e:	d3f8      	bcc.n	403322 <quorem+0x10a>
  403330:	f8c4 8010 	str.w	r8, [r4, #16]
  403334:	4648      	mov	r0, r9
  403336:	b003      	add	sp, #12
  403338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40333c:	2000      	movs	r0, #0
  40333e:	4770      	bx	lr

00403340 <_dtoa_r>:
  403340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403344:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403346:	b097      	sub	sp, #92	; 0x5c
  403348:	4681      	mov	r9, r0
  40334a:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  40334c:	4692      	mov	sl, r2
  40334e:	469b      	mov	fp, r3
  403350:	b149      	cbz	r1, 403366 <_dtoa_r+0x26>
  403352:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403354:	604a      	str	r2, [r1, #4]
  403356:	2301      	movs	r3, #1
  403358:	4093      	lsls	r3, r2
  40335a:	608b      	str	r3, [r1, #8]
  40335c:	f001 fca0 	bl	404ca0 <_Bfree>
  403360:	2300      	movs	r3, #0
  403362:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  403366:	f1bb 0f00 	cmp.w	fp, #0
  40336a:	46d8      	mov	r8, fp
  40336c:	db33      	blt.n	4033d6 <_dtoa_r+0x96>
  40336e:	2300      	movs	r3, #0
  403370:	6023      	str	r3, [r4, #0]
  403372:	4ba5      	ldr	r3, [pc, #660]	; (403608 <_dtoa_r+0x2c8>)
  403374:	461a      	mov	r2, r3
  403376:	ea08 0303 	and.w	r3, r8, r3
  40337a:	4293      	cmp	r3, r2
  40337c:	d014      	beq.n	4033a8 <_dtoa_r+0x68>
  40337e:	4650      	mov	r0, sl
  403380:	4659      	mov	r1, fp
  403382:	2200      	movs	r2, #0
  403384:	2300      	movs	r3, #0
  403386:	f002 fe97 	bl	4060b8 <__aeabi_dcmpeq>
  40338a:	4605      	mov	r5, r0
  40338c:	b348      	cbz	r0, 4033e2 <_dtoa_r+0xa2>
  40338e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403390:	2301      	movs	r3, #1
  403392:	6013      	str	r3, [r2, #0]
  403394:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403396:	2b00      	cmp	r3, #0
  403398:	f000 80c5 	beq.w	403526 <_dtoa_r+0x1e6>
  40339c:	489b      	ldr	r0, [pc, #620]	; (40360c <_dtoa_r+0x2cc>)
  40339e:	6018      	str	r0, [r3, #0]
  4033a0:	3801      	subs	r0, #1
  4033a2:	b017      	add	sp, #92	; 0x5c
  4033a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033a8:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4033aa:	f242 730f 	movw	r3, #9999	; 0x270f
  4033ae:	6013      	str	r3, [r2, #0]
  4033b0:	f1ba 0f00 	cmp.w	sl, #0
  4033b4:	f000 80a2 	beq.w	4034fc <_dtoa_r+0x1bc>
  4033b8:	4895      	ldr	r0, [pc, #596]	; (403610 <_dtoa_r+0x2d0>)
  4033ba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4033bc:	2b00      	cmp	r3, #0
  4033be:	d0f0      	beq.n	4033a2 <_dtoa_r+0x62>
  4033c0:	78c3      	ldrb	r3, [r0, #3]
  4033c2:	2b00      	cmp	r3, #0
  4033c4:	f000 80b1 	beq.w	40352a <_dtoa_r+0x1ea>
  4033c8:	f100 0308 	add.w	r3, r0, #8
  4033cc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4033ce:	6013      	str	r3, [r2, #0]
  4033d0:	b017      	add	sp, #92	; 0x5c
  4033d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033d6:	2301      	movs	r3, #1
  4033d8:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  4033dc:	6023      	str	r3, [r4, #0]
  4033de:	46c3      	mov	fp, r8
  4033e0:	e7c7      	b.n	403372 <_dtoa_r+0x32>
  4033e2:	aa14      	add	r2, sp, #80	; 0x50
  4033e4:	ab15      	add	r3, sp, #84	; 0x54
  4033e6:	9201      	str	r2, [sp, #4]
  4033e8:	9300      	str	r3, [sp, #0]
  4033ea:	4652      	mov	r2, sl
  4033ec:	465b      	mov	r3, fp
  4033ee:	4648      	mov	r0, r9
  4033f0:	f001 fee2 	bl	4051b8 <__d2b>
  4033f4:	ea5f 5418 	movs.w	r4, r8, lsr #20
  4033f8:	9008      	str	r0, [sp, #32]
  4033fa:	f040 8088 	bne.w	40350e <_dtoa_r+0x1ce>
  4033fe:	9d14      	ldr	r5, [sp, #80]	; 0x50
  403400:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403402:	442c      	add	r4, r5
  403404:	f204 4332 	addw	r3, r4, #1074	; 0x432
  403408:	2b20      	cmp	r3, #32
  40340a:	f340 8291 	ble.w	403930 <_dtoa_r+0x5f0>
  40340e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403412:	f204 4012 	addw	r0, r4, #1042	; 0x412
  403416:	fa08 f803 	lsl.w	r8, r8, r3
  40341a:	fa2a f000 	lsr.w	r0, sl, r0
  40341e:	ea40 0008 	orr.w	r0, r0, r8
  403422:	f002 fb6b 	bl	405afc <__aeabi_ui2d>
  403426:	2301      	movs	r3, #1
  403428:	3c01      	subs	r4, #1
  40342a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40342e:	9310      	str	r3, [sp, #64]	; 0x40
  403430:	2200      	movs	r2, #0
  403432:	4b78      	ldr	r3, [pc, #480]	; (403614 <_dtoa_r+0x2d4>)
  403434:	f002 fa24 	bl	405880 <__aeabi_dsub>
  403438:	a36d      	add	r3, pc, #436	; (adr r3, 4035f0 <_dtoa_r+0x2b0>)
  40343a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40343e:	f002 fbd3 	bl	405be8 <__aeabi_dmul>
  403442:	a36d      	add	r3, pc, #436	; (adr r3, 4035f8 <_dtoa_r+0x2b8>)
  403444:	e9d3 2300 	ldrd	r2, r3, [r3]
  403448:	f002 fa1c 	bl	405884 <__adddf3>
  40344c:	4606      	mov	r6, r0
  40344e:	4620      	mov	r0, r4
  403450:	460f      	mov	r7, r1
  403452:	f002 fb63 	bl	405b1c <__aeabi_i2d>
  403456:	a36a      	add	r3, pc, #424	; (adr r3, 403600 <_dtoa_r+0x2c0>)
  403458:	e9d3 2300 	ldrd	r2, r3, [r3]
  40345c:	f002 fbc4 	bl	405be8 <__aeabi_dmul>
  403460:	4602      	mov	r2, r0
  403462:	460b      	mov	r3, r1
  403464:	4630      	mov	r0, r6
  403466:	4639      	mov	r1, r7
  403468:	f002 fa0c 	bl	405884 <__adddf3>
  40346c:	4606      	mov	r6, r0
  40346e:	460f      	mov	r7, r1
  403470:	f002 fe6a 	bl	406148 <__aeabi_d2iz>
  403474:	2200      	movs	r2, #0
  403476:	9004      	str	r0, [sp, #16]
  403478:	2300      	movs	r3, #0
  40347a:	4630      	mov	r0, r6
  40347c:	4639      	mov	r1, r7
  40347e:	f002 fe25 	bl	4060cc <__aeabi_dcmplt>
  403482:	2800      	cmp	r0, #0
  403484:	f040 8230 	bne.w	4038e8 <_dtoa_r+0x5a8>
  403488:	9e04      	ldr	r6, [sp, #16]
  40348a:	2e16      	cmp	r6, #22
  40348c:	f200 8229 	bhi.w	4038e2 <_dtoa_r+0x5a2>
  403490:	4b61      	ldr	r3, [pc, #388]	; (403618 <_dtoa_r+0x2d8>)
  403492:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  403496:	e9d3 0100 	ldrd	r0, r1, [r3]
  40349a:	4652      	mov	r2, sl
  40349c:	465b      	mov	r3, fp
  40349e:	f002 fe33 	bl	406108 <__aeabi_dcmpgt>
  4034a2:	2800      	cmp	r0, #0
  4034a4:	f000 8249 	beq.w	40393a <_dtoa_r+0x5fa>
  4034a8:	1e73      	subs	r3, r6, #1
  4034aa:	9304      	str	r3, [sp, #16]
  4034ac:	2300      	movs	r3, #0
  4034ae:	930c      	str	r3, [sp, #48]	; 0x30
  4034b0:	1b2c      	subs	r4, r5, r4
  4034b2:	1e63      	subs	r3, r4, #1
  4034b4:	9302      	str	r3, [sp, #8]
  4034b6:	f100 8232 	bmi.w	40391e <_dtoa_r+0x5de>
  4034ba:	2300      	movs	r3, #0
  4034bc:	9305      	str	r3, [sp, #20]
  4034be:	9b04      	ldr	r3, [sp, #16]
  4034c0:	2b00      	cmp	r3, #0
  4034c2:	f2c0 8223 	blt.w	40390c <_dtoa_r+0x5cc>
  4034c6:	9a02      	ldr	r2, [sp, #8]
  4034c8:	930b      	str	r3, [sp, #44]	; 0x2c
  4034ca:	4611      	mov	r1, r2
  4034cc:	4419      	add	r1, r3
  4034ce:	2300      	movs	r3, #0
  4034d0:	9102      	str	r1, [sp, #8]
  4034d2:	930a      	str	r3, [sp, #40]	; 0x28
  4034d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4034d6:	2b09      	cmp	r3, #9
  4034d8:	d829      	bhi.n	40352e <_dtoa_r+0x1ee>
  4034da:	2b05      	cmp	r3, #5
  4034dc:	f340 8658 	ble.w	404190 <_dtoa_r+0xe50>
  4034e0:	3b04      	subs	r3, #4
  4034e2:	9320      	str	r3, [sp, #128]	; 0x80
  4034e4:	2500      	movs	r5, #0
  4034e6:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4034e8:	3b02      	subs	r3, #2
  4034ea:	2b03      	cmp	r3, #3
  4034ec:	f200 8635 	bhi.w	40415a <_dtoa_r+0xe1a>
  4034f0:	e8df f013 	tbh	[pc, r3, lsl #1]
  4034f4:	0228032c 	.word	0x0228032c
  4034f8:	04590337 	.word	0x04590337
  4034fc:	4b44      	ldr	r3, [pc, #272]	; (403610 <_dtoa_r+0x2d0>)
  4034fe:	4a47      	ldr	r2, [pc, #284]	; (40361c <_dtoa_r+0x2dc>)
  403500:	f3c8 0013 	ubfx	r0, r8, #0, #20
  403504:	2800      	cmp	r0, #0
  403506:	bf14      	ite	ne
  403508:	4618      	movne	r0, r3
  40350a:	4610      	moveq	r0, r2
  40350c:	e755      	b.n	4033ba <_dtoa_r+0x7a>
  40350e:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403512:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  403516:	9510      	str	r5, [sp, #64]	; 0x40
  403518:	4650      	mov	r0, sl
  40351a:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  40351e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403522:	9d14      	ldr	r5, [sp, #80]	; 0x50
  403524:	e784      	b.n	403430 <_dtoa_r+0xf0>
  403526:	483e      	ldr	r0, [pc, #248]	; (403620 <_dtoa_r+0x2e0>)
  403528:	e73b      	b.n	4033a2 <_dtoa_r+0x62>
  40352a:	1cc3      	adds	r3, r0, #3
  40352c:	e74e      	b.n	4033cc <_dtoa_r+0x8c>
  40352e:	2100      	movs	r1, #0
  403530:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  403534:	4648      	mov	r0, r9
  403536:	9120      	str	r1, [sp, #128]	; 0x80
  403538:	f001 fb8c 	bl	404c54 <_Balloc>
  40353c:	f04f 33ff 	mov.w	r3, #4294967295
  403540:	9306      	str	r3, [sp, #24]
  403542:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403544:	930d      	str	r3, [sp, #52]	; 0x34
  403546:	2301      	movs	r3, #1
  403548:	9007      	str	r0, [sp, #28]
  40354a:	9221      	str	r2, [sp, #132]	; 0x84
  40354c:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  403550:	9309      	str	r3, [sp, #36]	; 0x24
  403552:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403554:	2b00      	cmp	r3, #0
  403556:	f2c0 80d1 	blt.w	4036fc <_dtoa_r+0x3bc>
  40355a:	9a04      	ldr	r2, [sp, #16]
  40355c:	2a0e      	cmp	r2, #14
  40355e:	f300 80cd 	bgt.w	4036fc <_dtoa_r+0x3bc>
  403562:	4b2d      	ldr	r3, [pc, #180]	; (403618 <_dtoa_r+0x2d8>)
  403564:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403568:	e9d3 3400 	ldrd	r3, r4, [r3]
  40356c:	e9cd 3402 	strd	r3, r4, [sp, #8]
  403570:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403572:	2b00      	cmp	r3, #0
  403574:	f2c0 8300 	blt.w	403b78 <_dtoa_r+0x838>
  403578:	4656      	mov	r6, sl
  40357a:	465f      	mov	r7, fp
  40357c:	4650      	mov	r0, sl
  40357e:	4659      	mov	r1, fp
  403580:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  403584:	4652      	mov	r2, sl
  403586:	465b      	mov	r3, fp
  403588:	f002 fc58 	bl	405e3c <__aeabi_ddiv>
  40358c:	f002 fddc 	bl	406148 <__aeabi_d2iz>
  403590:	4604      	mov	r4, r0
  403592:	f002 fac3 	bl	405b1c <__aeabi_i2d>
  403596:	4652      	mov	r2, sl
  403598:	465b      	mov	r3, fp
  40359a:	f002 fb25 	bl	405be8 <__aeabi_dmul>
  40359e:	460b      	mov	r3, r1
  4035a0:	4602      	mov	r2, r0
  4035a2:	4639      	mov	r1, r7
  4035a4:	4630      	mov	r0, r6
  4035a6:	f002 f96b 	bl	405880 <__aeabi_dsub>
  4035aa:	9d07      	ldr	r5, [sp, #28]
  4035ac:	f104 0330 	add.w	r3, r4, #48	; 0x30
  4035b0:	702b      	strb	r3, [r5, #0]
  4035b2:	9b06      	ldr	r3, [sp, #24]
  4035b4:	2b01      	cmp	r3, #1
  4035b6:	4606      	mov	r6, r0
  4035b8:	460f      	mov	r7, r1
  4035ba:	f105 0501 	add.w	r5, r5, #1
  4035be:	d062      	beq.n	403686 <_dtoa_r+0x346>
  4035c0:	2200      	movs	r2, #0
  4035c2:	4b18      	ldr	r3, [pc, #96]	; (403624 <_dtoa_r+0x2e4>)
  4035c4:	f002 fb10 	bl	405be8 <__aeabi_dmul>
  4035c8:	2200      	movs	r2, #0
  4035ca:	2300      	movs	r3, #0
  4035cc:	4606      	mov	r6, r0
  4035ce:	460f      	mov	r7, r1
  4035d0:	f002 fd72 	bl	4060b8 <__aeabi_dcmpeq>
  4035d4:	2800      	cmp	r0, #0
  4035d6:	d17e      	bne.n	4036d6 <_dtoa_r+0x396>
  4035d8:	f8cd 9014 	str.w	r9, [sp, #20]
  4035dc:	f8dd a018 	ldr.w	sl, [sp, #24]
  4035e0:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4035e4:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  4035e8:	e029      	b.n	40363e <_dtoa_r+0x2fe>
  4035ea:	bf00      	nop
  4035ec:	f3af 8000 	nop.w
  4035f0:	636f4361 	.word	0x636f4361
  4035f4:	3fd287a7 	.word	0x3fd287a7
  4035f8:	8b60c8b3 	.word	0x8b60c8b3
  4035fc:	3fc68a28 	.word	0x3fc68a28
  403600:	509f79fb 	.word	0x509f79fb
  403604:	3fd34413 	.word	0x3fd34413
  403608:	7ff00000 	.word	0x7ff00000
  40360c:	00406c99 	.word	0x00406c99
  403610:	00406cb8 	.word	0x00406cb8
  403614:	3ff80000 	.word	0x3ff80000
  403618:	00406cc8 	.word	0x00406cc8
  40361c:	00406cac 	.word	0x00406cac
  403620:	00406c98 	.word	0x00406c98
  403624:	40240000 	.word	0x40240000
  403628:	f002 fade 	bl	405be8 <__aeabi_dmul>
  40362c:	2200      	movs	r2, #0
  40362e:	2300      	movs	r3, #0
  403630:	4606      	mov	r6, r0
  403632:	460f      	mov	r7, r1
  403634:	f002 fd40 	bl	4060b8 <__aeabi_dcmpeq>
  403638:	2800      	cmp	r0, #0
  40363a:	f040 83b7 	bne.w	403dac <_dtoa_r+0xa6c>
  40363e:	4642      	mov	r2, r8
  403640:	464b      	mov	r3, r9
  403642:	4630      	mov	r0, r6
  403644:	4639      	mov	r1, r7
  403646:	f002 fbf9 	bl	405e3c <__aeabi_ddiv>
  40364a:	f002 fd7d 	bl	406148 <__aeabi_d2iz>
  40364e:	4604      	mov	r4, r0
  403650:	f002 fa64 	bl	405b1c <__aeabi_i2d>
  403654:	4642      	mov	r2, r8
  403656:	464b      	mov	r3, r9
  403658:	f002 fac6 	bl	405be8 <__aeabi_dmul>
  40365c:	4602      	mov	r2, r0
  40365e:	460b      	mov	r3, r1
  403660:	4630      	mov	r0, r6
  403662:	4639      	mov	r1, r7
  403664:	f002 f90c 	bl	405880 <__aeabi_dsub>
  403668:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40366c:	f805 eb01 	strb.w	lr, [r5], #1
  403670:	ebcb 0e05 	rsb	lr, fp, r5
  403674:	45d6      	cmp	lr, sl
  403676:	4606      	mov	r6, r0
  403678:	460f      	mov	r7, r1
  40367a:	f04f 0200 	mov.w	r2, #0
  40367e:	4bb0      	ldr	r3, [pc, #704]	; (403940 <_dtoa_r+0x600>)
  403680:	d1d2      	bne.n	403628 <_dtoa_r+0x2e8>
  403682:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403686:	4632      	mov	r2, r6
  403688:	463b      	mov	r3, r7
  40368a:	4630      	mov	r0, r6
  40368c:	4639      	mov	r1, r7
  40368e:	f002 f8f9 	bl	405884 <__adddf3>
  403692:	4606      	mov	r6, r0
  403694:	460f      	mov	r7, r1
  403696:	4602      	mov	r2, r0
  403698:	460b      	mov	r3, r1
  40369a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40369e:	f002 fd15 	bl	4060cc <__aeabi_dcmplt>
  4036a2:	b940      	cbnz	r0, 4036b6 <_dtoa_r+0x376>
  4036a4:	4632      	mov	r2, r6
  4036a6:	463b      	mov	r3, r7
  4036a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4036ac:	f002 fd04 	bl	4060b8 <__aeabi_dcmpeq>
  4036b0:	b188      	cbz	r0, 4036d6 <_dtoa_r+0x396>
  4036b2:	07e3      	lsls	r3, r4, #31
  4036b4:	d50f      	bpl.n	4036d6 <_dtoa_r+0x396>
  4036b6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4036ba:	9a07      	ldr	r2, [sp, #28]
  4036bc:	1e6b      	subs	r3, r5, #1
  4036be:	e004      	b.n	4036ca <_dtoa_r+0x38a>
  4036c0:	429a      	cmp	r2, r3
  4036c2:	f000 842c 	beq.w	403f1e <_dtoa_r+0xbde>
  4036c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4036ca:	2c39      	cmp	r4, #57	; 0x39
  4036cc:	f103 0501 	add.w	r5, r3, #1
  4036d0:	d0f6      	beq.n	4036c0 <_dtoa_r+0x380>
  4036d2:	3401      	adds	r4, #1
  4036d4:	701c      	strb	r4, [r3, #0]
  4036d6:	9908      	ldr	r1, [sp, #32]
  4036d8:	4648      	mov	r0, r9
  4036da:	f001 fae1 	bl	404ca0 <_Bfree>
  4036de:	2200      	movs	r2, #0
  4036e0:	9b04      	ldr	r3, [sp, #16]
  4036e2:	702a      	strb	r2, [r5, #0]
  4036e4:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4036e6:	3301      	adds	r3, #1
  4036e8:	6013      	str	r3, [r2, #0]
  4036ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4036ec:	2b00      	cmp	r3, #0
  4036ee:	f000 83a7 	beq.w	403e40 <_dtoa_r+0xb00>
  4036f2:	9807      	ldr	r0, [sp, #28]
  4036f4:	601d      	str	r5, [r3, #0]
  4036f6:	b017      	add	sp, #92	; 0x5c
  4036f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4036fe:	2a00      	cmp	r2, #0
  403700:	f000 8112 	beq.w	403928 <_dtoa_r+0x5e8>
  403704:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403706:	2a01      	cmp	r2, #1
  403708:	f340 8258 	ble.w	403bbc <_dtoa_r+0x87c>
  40370c:	9b06      	ldr	r3, [sp, #24]
  40370e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403710:	1e5f      	subs	r7, r3, #1
  403712:	42ba      	cmp	r2, r7
  403714:	f2c0 8397 	blt.w	403e46 <_dtoa_r+0xb06>
  403718:	1bd7      	subs	r7, r2, r7
  40371a:	9b06      	ldr	r3, [sp, #24]
  40371c:	2b00      	cmp	r3, #0
  40371e:	f2c0 848a 	blt.w	404036 <_dtoa_r+0xcf6>
  403722:	9d05      	ldr	r5, [sp, #20]
  403724:	9b06      	ldr	r3, [sp, #24]
  403726:	9a05      	ldr	r2, [sp, #20]
  403728:	441a      	add	r2, r3
  40372a:	9205      	str	r2, [sp, #20]
  40372c:	9a02      	ldr	r2, [sp, #8]
  40372e:	2101      	movs	r1, #1
  403730:	441a      	add	r2, r3
  403732:	4648      	mov	r0, r9
  403734:	9202      	str	r2, [sp, #8]
  403736:	f001 fb4b 	bl	404dd0 <__i2b>
  40373a:	4606      	mov	r6, r0
  40373c:	b165      	cbz	r5, 403758 <_dtoa_r+0x418>
  40373e:	9902      	ldr	r1, [sp, #8]
  403740:	2900      	cmp	r1, #0
  403742:	460b      	mov	r3, r1
  403744:	dd08      	ble.n	403758 <_dtoa_r+0x418>
  403746:	42a9      	cmp	r1, r5
  403748:	9a05      	ldr	r2, [sp, #20]
  40374a:	bfa8      	it	ge
  40374c:	462b      	movge	r3, r5
  40374e:	1ad2      	subs	r2, r2, r3
  403750:	1aed      	subs	r5, r5, r3
  403752:	1acb      	subs	r3, r1, r3
  403754:	9205      	str	r2, [sp, #20]
  403756:	9302      	str	r3, [sp, #8]
  403758:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40375a:	2b00      	cmp	r3, #0
  40375c:	f340 82fc 	ble.w	403d58 <_dtoa_r+0xa18>
  403760:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403762:	2a00      	cmp	r2, #0
  403764:	f000 8201 	beq.w	403b6a <_dtoa_r+0x82a>
  403768:	2f00      	cmp	r7, #0
  40376a:	f000 81fe 	beq.w	403b6a <_dtoa_r+0x82a>
  40376e:	4631      	mov	r1, r6
  403770:	463a      	mov	r2, r7
  403772:	4648      	mov	r0, r9
  403774:	f001 fbce 	bl	404f14 <__pow5mult>
  403778:	f8dd 8020 	ldr.w	r8, [sp, #32]
  40377c:	4601      	mov	r1, r0
  40377e:	4642      	mov	r2, r8
  403780:	4606      	mov	r6, r0
  403782:	4648      	mov	r0, r9
  403784:	f001 fb2e 	bl	404de4 <__multiply>
  403788:	4641      	mov	r1, r8
  40378a:	4604      	mov	r4, r0
  40378c:	4648      	mov	r0, r9
  40378e:	f001 fa87 	bl	404ca0 <_Bfree>
  403792:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403794:	1bdb      	subs	r3, r3, r7
  403796:	930a      	str	r3, [sp, #40]	; 0x28
  403798:	f040 81e6 	bne.w	403b68 <_dtoa_r+0x828>
  40379c:	2101      	movs	r1, #1
  40379e:	4648      	mov	r0, r9
  4037a0:	f001 fb16 	bl	404dd0 <__i2b>
  4037a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4037a6:	4680      	mov	r8, r0
  4037a8:	2b00      	cmp	r3, #0
  4037aa:	f000 8219 	beq.w	403be0 <_dtoa_r+0x8a0>
  4037ae:	4601      	mov	r1, r0
  4037b0:	461a      	mov	r2, r3
  4037b2:	4648      	mov	r0, r9
  4037b4:	f001 fbae 	bl	404f14 <__pow5mult>
  4037b8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4037ba:	2b01      	cmp	r3, #1
  4037bc:	4680      	mov	r8, r0
  4037be:	f340 82f8 	ble.w	403db2 <_dtoa_r+0xa72>
  4037c2:	2700      	movs	r7, #0
  4037c4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4037c8:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4037cc:	6918      	ldr	r0, [r3, #16]
  4037ce:	f001 fab1 	bl	404d34 <__hi0bits>
  4037d2:	f1c0 0020 	rsb	r0, r0, #32
  4037d6:	9a02      	ldr	r2, [sp, #8]
  4037d8:	4410      	add	r0, r2
  4037da:	f010 001f 	ands.w	r0, r0, #31
  4037de:	f000 81f6 	beq.w	403bce <_dtoa_r+0x88e>
  4037e2:	f1c0 0320 	rsb	r3, r0, #32
  4037e6:	2b04      	cmp	r3, #4
  4037e8:	f340 84ca 	ble.w	404180 <_dtoa_r+0xe40>
  4037ec:	9b05      	ldr	r3, [sp, #20]
  4037ee:	f1c0 001c 	rsb	r0, r0, #28
  4037f2:	4403      	add	r3, r0
  4037f4:	9305      	str	r3, [sp, #20]
  4037f6:	4613      	mov	r3, r2
  4037f8:	4403      	add	r3, r0
  4037fa:	4405      	add	r5, r0
  4037fc:	9302      	str	r3, [sp, #8]
  4037fe:	9b05      	ldr	r3, [sp, #20]
  403800:	2b00      	cmp	r3, #0
  403802:	dd05      	ble.n	403810 <_dtoa_r+0x4d0>
  403804:	4621      	mov	r1, r4
  403806:	461a      	mov	r2, r3
  403808:	4648      	mov	r0, r9
  40380a:	f001 fbd3 	bl	404fb4 <__lshift>
  40380e:	4604      	mov	r4, r0
  403810:	9b02      	ldr	r3, [sp, #8]
  403812:	2b00      	cmp	r3, #0
  403814:	dd05      	ble.n	403822 <_dtoa_r+0x4e2>
  403816:	4641      	mov	r1, r8
  403818:	461a      	mov	r2, r3
  40381a:	4648      	mov	r0, r9
  40381c:	f001 fbca 	bl	404fb4 <__lshift>
  403820:	4680      	mov	r8, r0
  403822:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403824:	2b00      	cmp	r3, #0
  403826:	f040 827c 	bne.w	403d22 <_dtoa_r+0x9e2>
  40382a:	9b06      	ldr	r3, [sp, #24]
  40382c:	2b00      	cmp	r3, #0
  40382e:	f340 8295 	ble.w	403d5c <_dtoa_r+0xa1c>
  403832:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403834:	2b00      	cmp	r3, #0
  403836:	f040 81f5 	bne.w	403c24 <_dtoa_r+0x8e4>
  40383a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40383e:	9f06      	ldr	r7, [sp, #24]
  403840:	465d      	mov	r5, fp
  403842:	e002      	b.n	40384a <_dtoa_r+0x50a>
  403844:	f001 fa36 	bl	404cb4 <__multadd>
  403848:	4604      	mov	r4, r0
  40384a:	4641      	mov	r1, r8
  40384c:	4620      	mov	r0, r4
  40384e:	f7ff fce3 	bl	403218 <quorem>
  403852:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403856:	f805 ab01 	strb.w	sl, [r5], #1
  40385a:	ebcb 0305 	rsb	r3, fp, r5
  40385e:	42bb      	cmp	r3, r7
  403860:	f04f 020a 	mov.w	r2, #10
  403864:	f04f 0300 	mov.w	r3, #0
  403868:	4621      	mov	r1, r4
  40386a:	4648      	mov	r0, r9
  40386c:	dbea      	blt.n	403844 <_dtoa_r+0x504>
  40386e:	9b07      	ldr	r3, [sp, #28]
  403870:	9a06      	ldr	r2, [sp, #24]
  403872:	2a01      	cmp	r2, #1
  403874:	bfac      	ite	ge
  403876:	189b      	addge	r3, r3, r2
  403878:	3301      	addlt	r3, #1
  40387a:	461d      	mov	r5, r3
  40387c:	f04f 0b00 	mov.w	fp, #0
  403880:	4621      	mov	r1, r4
  403882:	2201      	movs	r2, #1
  403884:	4648      	mov	r0, r9
  403886:	f001 fb95 	bl	404fb4 <__lshift>
  40388a:	4641      	mov	r1, r8
  40388c:	9008      	str	r0, [sp, #32]
  40388e:	f001 fbe9 	bl	405064 <__mcmp>
  403892:	2800      	cmp	r0, #0
  403894:	f340 830d 	ble.w	403eb2 <_dtoa_r+0xb72>
  403898:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40389c:	9907      	ldr	r1, [sp, #28]
  40389e:	1e6b      	subs	r3, r5, #1
  4038a0:	e004      	b.n	4038ac <_dtoa_r+0x56c>
  4038a2:	428b      	cmp	r3, r1
  4038a4:	f000 8278 	beq.w	403d98 <_dtoa_r+0xa58>
  4038a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4038ac:	2a39      	cmp	r2, #57	; 0x39
  4038ae:	f103 0501 	add.w	r5, r3, #1
  4038b2:	d0f6      	beq.n	4038a2 <_dtoa_r+0x562>
  4038b4:	3201      	adds	r2, #1
  4038b6:	701a      	strb	r2, [r3, #0]
  4038b8:	4641      	mov	r1, r8
  4038ba:	4648      	mov	r0, r9
  4038bc:	f001 f9f0 	bl	404ca0 <_Bfree>
  4038c0:	2e00      	cmp	r6, #0
  4038c2:	f43f af08 	beq.w	4036d6 <_dtoa_r+0x396>
  4038c6:	f1bb 0f00 	cmp.w	fp, #0
  4038ca:	d005      	beq.n	4038d8 <_dtoa_r+0x598>
  4038cc:	45b3      	cmp	fp, r6
  4038ce:	d003      	beq.n	4038d8 <_dtoa_r+0x598>
  4038d0:	4659      	mov	r1, fp
  4038d2:	4648      	mov	r0, r9
  4038d4:	f001 f9e4 	bl	404ca0 <_Bfree>
  4038d8:	4631      	mov	r1, r6
  4038da:	4648      	mov	r0, r9
  4038dc:	f001 f9e0 	bl	404ca0 <_Bfree>
  4038e0:	e6f9      	b.n	4036d6 <_dtoa_r+0x396>
  4038e2:	2301      	movs	r3, #1
  4038e4:	930c      	str	r3, [sp, #48]	; 0x30
  4038e6:	e5e3      	b.n	4034b0 <_dtoa_r+0x170>
  4038e8:	f8dd 8010 	ldr.w	r8, [sp, #16]
  4038ec:	4640      	mov	r0, r8
  4038ee:	f002 f915 	bl	405b1c <__aeabi_i2d>
  4038f2:	4602      	mov	r2, r0
  4038f4:	460b      	mov	r3, r1
  4038f6:	4630      	mov	r0, r6
  4038f8:	4639      	mov	r1, r7
  4038fa:	f002 fbdd 	bl	4060b8 <__aeabi_dcmpeq>
  4038fe:	2800      	cmp	r0, #0
  403900:	f47f adc2 	bne.w	403488 <_dtoa_r+0x148>
  403904:	f108 33ff 	add.w	r3, r8, #4294967295
  403908:	9304      	str	r3, [sp, #16]
  40390a:	e5bd      	b.n	403488 <_dtoa_r+0x148>
  40390c:	9a05      	ldr	r2, [sp, #20]
  40390e:	9b04      	ldr	r3, [sp, #16]
  403910:	1ad2      	subs	r2, r2, r3
  403912:	425b      	negs	r3, r3
  403914:	930a      	str	r3, [sp, #40]	; 0x28
  403916:	2300      	movs	r3, #0
  403918:	9205      	str	r2, [sp, #20]
  40391a:	930b      	str	r3, [sp, #44]	; 0x2c
  40391c:	e5da      	b.n	4034d4 <_dtoa_r+0x194>
  40391e:	425b      	negs	r3, r3
  403920:	9305      	str	r3, [sp, #20]
  403922:	2300      	movs	r3, #0
  403924:	9302      	str	r3, [sp, #8]
  403926:	e5ca      	b.n	4034be <_dtoa_r+0x17e>
  403928:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40392a:	9d05      	ldr	r5, [sp, #20]
  40392c:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40392e:	e705      	b.n	40373c <_dtoa_r+0x3fc>
  403930:	f1c3 0820 	rsb	r8, r3, #32
  403934:	fa0a f008 	lsl.w	r0, sl, r8
  403938:	e573      	b.n	403422 <_dtoa_r+0xe2>
  40393a:	900c      	str	r0, [sp, #48]	; 0x30
  40393c:	e5b8      	b.n	4034b0 <_dtoa_r+0x170>
  40393e:	bf00      	nop
  403940:	40240000 	.word	0x40240000
  403944:	2300      	movs	r3, #0
  403946:	9309      	str	r3, [sp, #36]	; 0x24
  403948:	9b04      	ldr	r3, [sp, #16]
  40394a:	9a21      	ldr	r2, [sp, #132]	; 0x84
  40394c:	4413      	add	r3, r2
  40394e:	930d      	str	r3, [sp, #52]	; 0x34
  403950:	3301      	adds	r3, #1
  403952:	2b00      	cmp	r3, #0
  403954:	9306      	str	r3, [sp, #24]
  403956:	f340 8283 	ble.w	403e60 <_dtoa_r+0xb20>
  40395a:	9c06      	ldr	r4, [sp, #24]
  40395c:	4626      	mov	r6, r4
  40395e:	2100      	movs	r1, #0
  403960:	2e17      	cmp	r6, #23
  403962:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  403966:	d90b      	bls.n	403980 <_dtoa_r+0x640>
  403968:	2201      	movs	r2, #1
  40396a:	2304      	movs	r3, #4
  40396c:	005b      	lsls	r3, r3, #1
  40396e:	f103 0014 	add.w	r0, r3, #20
  403972:	42b0      	cmp	r0, r6
  403974:	4611      	mov	r1, r2
  403976:	f102 0201 	add.w	r2, r2, #1
  40397a:	d9f7      	bls.n	40396c <_dtoa_r+0x62c>
  40397c:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  403980:	4648      	mov	r0, r9
  403982:	f001 f967 	bl	404c54 <_Balloc>
  403986:	2c0e      	cmp	r4, #14
  403988:	9007      	str	r0, [sp, #28]
  40398a:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  40398e:	f63f ade0 	bhi.w	403552 <_dtoa_r+0x212>
  403992:	2d00      	cmp	r5, #0
  403994:	f43f addd 	beq.w	403552 <_dtoa_r+0x212>
  403998:	9904      	ldr	r1, [sp, #16]
  40399a:	4657      	mov	r7, sl
  40399c:	46d8      	mov	r8, fp
  40399e:	2900      	cmp	r1, #0
  4039a0:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  4039a4:	f340 8292 	ble.w	403ecc <_dtoa_r+0xb8c>
  4039a8:	4b91      	ldr	r3, [pc, #580]	; (403bf0 <_dtoa_r+0x8b0>)
  4039aa:	f001 020f 	and.w	r2, r1, #15
  4039ae:	110e      	asrs	r6, r1, #4
  4039b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4039b4:	06f0      	lsls	r0, r6, #27
  4039b6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4039ba:	f140 824c 	bpl.w	403e56 <_dtoa_r+0xb16>
  4039be:	4b8d      	ldr	r3, [pc, #564]	; (403bf4 <_dtoa_r+0x8b4>)
  4039c0:	4650      	mov	r0, sl
  4039c2:	4659      	mov	r1, fp
  4039c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4039c8:	f002 fa38 	bl	405e3c <__aeabi_ddiv>
  4039cc:	f006 060f 	and.w	r6, r6, #15
  4039d0:	4682      	mov	sl, r0
  4039d2:	468b      	mov	fp, r1
  4039d4:	f04f 0803 	mov.w	r8, #3
  4039d8:	b186      	cbz	r6, 4039fc <_dtoa_r+0x6bc>
  4039da:	4f86      	ldr	r7, [pc, #536]	; (403bf4 <_dtoa_r+0x8b4>)
  4039dc:	07f1      	lsls	r1, r6, #31
  4039de:	d509      	bpl.n	4039f4 <_dtoa_r+0x6b4>
  4039e0:	4620      	mov	r0, r4
  4039e2:	4629      	mov	r1, r5
  4039e4:	e9d7 2300 	ldrd	r2, r3, [r7]
  4039e8:	f002 f8fe 	bl	405be8 <__aeabi_dmul>
  4039ec:	f108 0801 	add.w	r8, r8, #1
  4039f0:	4604      	mov	r4, r0
  4039f2:	460d      	mov	r5, r1
  4039f4:	1076      	asrs	r6, r6, #1
  4039f6:	f107 0708 	add.w	r7, r7, #8
  4039fa:	d1ef      	bne.n	4039dc <_dtoa_r+0x69c>
  4039fc:	4622      	mov	r2, r4
  4039fe:	462b      	mov	r3, r5
  403a00:	4650      	mov	r0, sl
  403a02:	4659      	mov	r1, fp
  403a04:	f002 fa1a 	bl	405e3c <__aeabi_ddiv>
  403a08:	4606      	mov	r6, r0
  403a0a:	460f      	mov	r7, r1
  403a0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403a0e:	b143      	cbz	r3, 403a22 <_dtoa_r+0x6e2>
  403a10:	2200      	movs	r2, #0
  403a12:	4b79      	ldr	r3, [pc, #484]	; (403bf8 <_dtoa_r+0x8b8>)
  403a14:	4630      	mov	r0, r6
  403a16:	4639      	mov	r1, r7
  403a18:	f002 fb58 	bl	4060cc <__aeabi_dcmplt>
  403a1c:	2800      	cmp	r0, #0
  403a1e:	f040 8320 	bne.w	404062 <_dtoa_r+0xd22>
  403a22:	4640      	mov	r0, r8
  403a24:	f002 f87a 	bl	405b1c <__aeabi_i2d>
  403a28:	4632      	mov	r2, r6
  403a2a:	463b      	mov	r3, r7
  403a2c:	f002 f8dc 	bl	405be8 <__aeabi_dmul>
  403a30:	4b72      	ldr	r3, [pc, #456]	; (403bfc <_dtoa_r+0x8bc>)
  403a32:	2200      	movs	r2, #0
  403a34:	f001 ff26 	bl	405884 <__adddf3>
  403a38:	9b06      	ldr	r3, [sp, #24]
  403a3a:	4604      	mov	r4, r0
  403a3c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  403a40:	2b00      	cmp	r3, #0
  403a42:	f000 81df 	beq.w	403e04 <_dtoa_r+0xac4>
  403a46:	9b04      	ldr	r3, [sp, #16]
  403a48:	f8dd 8018 	ldr.w	r8, [sp, #24]
  403a4c:	9311      	str	r3, [sp, #68]	; 0x44
  403a4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403a50:	2b00      	cmp	r3, #0
  403a52:	f000 8297 	beq.w	403f84 <_dtoa_r+0xc44>
  403a56:	4b66      	ldr	r3, [pc, #408]	; (403bf0 <_dtoa_r+0x8b0>)
  403a58:	4969      	ldr	r1, [pc, #420]	; (403c00 <_dtoa_r+0x8c0>)
  403a5a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  403a5e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403a62:	2000      	movs	r0, #0
  403a64:	f002 f9ea 	bl	405e3c <__aeabi_ddiv>
  403a68:	4622      	mov	r2, r4
  403a6a:	462b      	mov	r3, r5
  403a6c:	f001 ff08 	bl	405880 <__aeabi_dsub>
  403a70:	4682      	mov	sl, r0
  403a72:	468b      	mov	fp, r1
  403a74:	4630      	mov	r0, r6
  403a76:	4639      	mov	r1, r7
  403a78:	f002 fb66 	bl	406148 <__aeabi_d2iz>
  403a7c:	4604      	mov	r4, r0
  403a7e:	f002 f84d 	bl	405b1c <__aeabi_i2d>
  403a82:	4602      	mov	r2, r0
  403a84:	460b      	mov	r3, r1
  403a86:	4630      	mov	r0, r6
  403a88:	4639      	mov	r1, r7
  403a8a:	f001 fef9 	bl	405880 <__aeabi_dsub>
  403a8e:	3430      	adds	r4, #48	; 0x30
  403a90:	9d07      	ldr	r5, [sp, #28]
  403a92:	b2e4      	uxtb	r4, r4
  403a94:	4606      	mov	r6, r0
  403a96:	460f      	mov	r7, r1
  403a98:	702c      	strb	r4, [r5, #0]
  403a9a:	4602      	mov	r2, r0
  403a9c:	460b      	mov	r3, r1
  403a9e:	4650      	mov	r0, sl
  403aa0:	4659      	mov	r1, fp
  403aa2:	3501      	adds	r5, #1
  403aa4:	f002 fb30 	bl	406108 <__aeabi_dcmpgt>
  403aa8:	2800      	cmp	r0, #0
  403aaa:	d14c      	bne.n	403b46 <_dtoa_r+0x806>
  403aac:	4632      	mov	r2, r6
  403aae:	463b      	mov	r3, r7
  403ab0:	2000      	movs	r0, #0
  403ab2:	4951      	ldr	r1, [pc, #324]	; (403bf8 <_dtoa_r+0x8b8>)
  403ab4:	f001 fee4 	bl	405880 <__aeabi_dsub>
  403ab8:	4602      	mov	r2, r0
  403aba:	460b      	mov	r3, r1
  403abc:	4650      	mov	r0, sl
  403abe:	4659      	mov	r1, fp
  403ac0:	f002 fb22 	bl	406108 <__aeabi_dcmpgt>
  403ac4:	2800      	cmp	r0, #0
  403ac6:	f040 830d 	bne.w	4040e4 <_dtoa_r+0xda4>
  403aca:	f1b8 0f01 	cmp.w	r8, #1
  403ace:	f340 81b3 	ble.w	403e38 <_dtoa_r+0xaf8>
  403ad2:	9b07      	ldr	r3, [sp, #28]
  403ad4:	4498      	add	r8, r3
  403ad6:	e00d      	b.n	403af4 <_dtoa_r+0x7b4>
  403ad8:	2000      	movs	r0, #0
  403ada:	4947      	ldr	r1, [pc, #284]	; (403bf8 <_dtoa_r+0x8b8>)
  403adc:	f001 fed0 	bl	405880 <__aeabi_dsub>
  403ae0:	4652      	mov	r2, sl
  403ae2:	465b      	mov	r3, fp
  403ae4:	f002 faf2 	bl	4060cc <__aeabi_dcmplt>
  403ae8:	2800      	cmp	r0, #0
  403aea:	f040 82fb 	bne.w	4040e4 <_dtoa_r+0xda4>
  403aee:	4545      	cmp	r5, r8
  403af0:	f000 81a2 	beq.w	403e38 <_dtoa_r+0xaf8>
  403af4:	4650      	mov	r0, sl
  403af6:	4659      	mov	r1, fp
  403af8:	2200      	movs	r2, #0
  403afa:	4b42      	ldr	r3, [pc, #264]	; (403c04 <_dtoa_r+0x8c4>)
  403afc:	f002 f874 	bl	405be8 <__aeabi_dmul>
  403b00:	2200      	movs	r2, #0
  403b02:	4b40      	ldr	r3, [pc, #256]	; (403c04 <_dtoa_r+0x8c4>)
  403b04:	4682      	mov	sl, r0
  403b06:	468b      	mov	fp, r1
  403b08:	4630      	mov	r0, r6
  403b0a:	4639      	mov	r1, r7
  403b0c:	f002 f86c 	bl	405be8 <__aeabi_dmul>
  403b10:	460f      	mov	r7, r1
  403b12:	4606      	mov	r6, r0
  403b14:	f002 fb18 	bl	406148 <__aeabi_d2iz>
  403b18:	4604      	mov	r4, r0
  403b1a:	f001 ffff 	bl	405b1c <__aeabi_i2d>
  403b1e:	4602      	mov	r2, r0
  403b20:	460b      	mov	r3, r1
  403b22:	4630      	mov	r0, r6
  403b24:	4639      	mov	r1, r7
  403b26:	f001 feab 	bl	405880 <__aeabi_dsub>
  403b2a:	3430      	adds	r4, #48	; 0x30
  403b2c:	b2e4      	uxtb	r4, r4
  403b2e:	4652      	mov	r2, sl
  403b30:	465b      	mov	r3, fp
  403b32:	f805 4b01 	strb.w	r4, [r5], #1
  403b36:	4606      	mov	r6, r0
  403b38:	460f      	mov	r7, r1
  403b3a:	f002 fac7 	bl	4060cc <__aeabi_dcmplt>
  403b3e:	4632      	mov	r2, r6
  403b40:	463b      	mov	r3, r7
  403b42:	2800      	cmp	r0, #0
  403b44:	d0c8      	beq.n	403ad8 <_dtoa_r+0x798>
  403b46:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403b48:	9304      	str	r3, [sp, #16]
  403b4a:	e5c4      	b.n	4036d6 <_dtoa_r+0x396>
  403b4c:	2300      	movs	r3, #0
  403b4e:	9309      	str	r3, [sp, #36]	; 0x24
  403b50:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403b52:	2b00      	cmp	r3, #0
  403b54:	f340 8189 	ble.w	403e6a <_dtoa_r+0xb2a>
  403b58:	461e      	mov	r6, r3
  403b5a:	461c      	mov	r4, r3
  403b5c:	930d      	str	r3, [sp, #52]	; 0x34
  403b5e:	9306      	str	r3, [sp, #24]
  403b60:	e6fd      	b.n	40395e <_dtoa_r+0x61e>
  403b62:	2301      	movs	r3, #1
  403b64:	9309      	str	r3, [sp, #36]	; 0x24
  403b66:	e7f3      	b.n	403b50 <_dtoa_r+0x810>
  403b68:	9408      	str	r4, [sp, #32]
  403b6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403b6c:	9908      	ldr	r1, [sp, #32]
  403b6e:	4648      	mov	r0, r9
  403b70:	f001 f9d0 	bl	404f14 <__pow5mult>
  403b74:	4604      	mov	r4, r0
  403b76:	e611      	b.n	40379c <_dtoa_r+0x45c>
  403b78:	9b06      	ldr	r3, [sp, #24]
  403b7a:	2b00      	cmp	r3, #0
  403b7c:	f73f acfc 	bgt.w	403578 <_dtoa_r+0x238>
  403b80:	f040 82da 	bne.w	404138 <_dtoa_r+0xdf8>
  403b84:	2200      	movs	r2, #0
  403b86:	4b20      	ldr	r3, [pc, #128]	; (403c08 <_dtoa_r+0x8c8>)
  403b88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403b8c:	f002 f82c 	bl	405be8 <__aeabi_dmul>
  403b90:	4652      	mov	r2, sl
  403b92:	465b      	mov	r3, fp
  403b94:	f002 faae 	bl	4060f4 <__aeabi_dcmpge>
  403b98:	f8dd 8018 	ldr.w	r8, [sp, #24]
  403b9c:	4646      	mov	r6, r8
  403b9e:	2800      	cmp	r0, #0
  403ba0:	f000 80f2 	beq.w	403d88 <_dtoa_r+0xa48>
  403ba4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403ba6:	9d07      	ldr	r5, [sp, #28]
  403ba8:	43db      	mvns	r3, r3
  403baa:	9304      	str	r3, [sp, #16]
  403bac:	4641      	mov	r1, r8
  403bae:	4648      	mov	r0, r9
  403bb0:	f001 f876 	bl	404ca0 <_Bfree>
  403bb4:	2e00      	cmp	r6, #0
  403bb6:	f43f ad8e 	beq.w	4036d6 <_dtoa_r+0x396>
  403bba:	e68d      	b.n	4038d8 <_dtoa_r+0x598>
  403bbc:	9a10      	ldr	r2, [sp, #64]	; 0x40
  403bbe:	2a00      	cmp	r2, #0
  403bc0:	f000 8241 	beq.w	404046 <_dtoa_r+0xd06>
  403bc4:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403bc8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403bca:	9d05      	ldr	r5, [sp, #20]
  403bcc:	e5ab      	b.n	403726 <_dtoa_r+0x3e6>
  403bce:	201c      	movs	r0, #28
  403bd0:	9b05      	ldr	r3, [sp, #20]
  403bd2:	4403      	add	r3, r0
  403bd4:	9305      	str	r3, [sp, #20]
  403bd6:	9b02      	ldr	r3, [sp, #8]
  403bd8:	4403      	add	r3, r0
  403bda:	4405      	add	r5, r0
  403bdc:	9302      	str	r3, [sp, #8]
  403bde:	e60e      	b.n	4037fe <_dtoa_r+0x4be>
  403be0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403be2:	2b01      	cmp	r3, #1
  403be4:	f340 8282 	ble.w	4040ec <_dtoa_r+0xdac>
  403be8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  403bea:	2001      	movs	r0, #1
  403bec:	e5f3      	b.n	4037d6 <_dtoa_r+0x496>
  403bee:	bf00      	nop
  403bf0:	00406cc8 	.word	0x00406cc8
  403bf4:	00406d90 	.word	0x00406d90
  403bf8:	3ff00000 	.word	0x3ff00000
  403bfc:	401c0000 	.word	0x401c0000
  403c00:	3fe00000 	.word	0x3fe00000
  403c04:	40240000 	.word	0x40240000
  403c08:	40140000 	.word	0x40140000
  403c0c:	4631      	mov	r1, r6
  403c0e:	2300      	movs	r3, #0
  403c10:	220a      	movs	r2, #10
  403c12:	4648      	mov	r0, r9
  403c14:	f001 f84e 	bl	404cb4 <__multadd>
  403c18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403c1a:	2b00      	cmp	r3, #0
  403c1c:	4606      	mov	r6, r0
  403c1e:	f340 8297 	ble.w	404150 <_dtoa_r+0xe10>
  403c22:	9306      	str	r3, [sp, #24]
  403c24:	2d00      	cmp	r5, #0
  403c26:	dd05      	ble.n	403c34 <_dtoa_r+0x8f4>
  403c28:	4631      	mov	r1, r6
  403c2a:	462a      	mov	r2, r5
  403c2c:	4648      	mov	r0, r9
  403c2e:	f001 f9c1 	bl	404fb4 <__lshift>
  403c32:	4606      	mov	r6, r0
  403c34:	2f00      	cmp	r7, #0
  403c36:	f040 817c 	bne.w	403f32 <_dtoa_r+0xbf2>
  403c3a:	9605      	str	r6, [sp, #20]
  403c3c:	9b06      	ldr	r3, [sp, #24]
  403c3e:	9a07      	ldr	r2, [sp, #28]
  403c40:	f8dd b014 	ldr.w	fp, [sp, #20]
  403c44:	3b01      	subs	r3, #1
  403c46:	18d3      	adds	r3, r2, r3
  403c48:	9308      	str	r3, [sp, #32]
  403c4a:	f00a 0301 	and.w	r3, sl, #1
  403c4e:	9309      	str	r3, [sp, #36]	; 0x24
  403c50:	4617      	mov	r7, r2
  403c52:	46c2      	mov	sl, r8
  403c54:	4651      	mov	r1, sl
  403c56:	4620      	mov	r0, r4
  403c58:	f7ff fade 	bl	403218 <quorem>
  403c5c:	4631      	mov	r1, r6
  403c5e:	4605      	mov	r5, r0
  403c60:	4620      	mov	r0, r4
  403c62:	f001 f9ff 	bl	405064 <__mcmp>
  403c66:	465a      	mov	r2, fp
  403c68:	9002      	str	r0, [sp, #8]
  403c6a:	4651      	mov	r1, sl
  403c6c:	4648      	mov	r0, r9
  403c6e:	f001 fa19 	bl	4050a4 <__mdiff>
  403c72:	68c2      	ldr	r2, [r0, #12]
  403c74:	4680      	mov	r8, r0
  403c76:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403c7a:	2a00      	cmp	r2, #0
  403c7c:	d149      	bne.n	403d12 <_dtoa_r+0x9d2>
  403c7e:	4601      	mov	r1, r0
  403c80:	4620      	mov	r0, r4
  403c82:	9306      	str	r3, [sp, #24]
  403c84:	f001 f9ee 	bl	405064 <__mcmp>
  403c88:	4641      	mov	r1, r8
  403c8a:	9005      	str	r0, [sp, #20]
  403c8c:	4648      	mov	r0, r9
  403c8e:	f001 f807 	bl	404ca0 <_Bfree>
  403c92:	9a05      	ldr	r2, [sp, #20]
  403c94:	9b06      	ldr	r3, [sp, #24]
  403c96:	b92a      	cbnz	r2, 403ca4 <_dtoa_r+0x964>
  403c98:	9920      	ldr	r1, [sp, #128]	; 0x80
  403c9a:	b919      	cbnz	r1, 403ca4 <_dtoa_r+0x964>
  403c9c:	9909      	ldr	r1, [sp, #36]	; 0x24
  403c9e:	2900      	cmp	r1, #0
  403ca0:	f000 8236 	beq.w	404110 <_dtoa_r+0xdd0>
  403ca4:	9902      	ldr	r1, [sp, #8]
  403ca6:	2900      	cmp	r1, #0
  403ca8:	f2c0 80e4 	blt.w	403e74 <_dtoa_r+0xb34>
  403cac:	d105      	bne.n	403cba <_dtoa_r+0x97a>
  403cae:	9920      	ldr	r1, [sp, #128]	; 0x80
  403cb0:	b919      	cbnz	r1, 403cba <_dtoa_r+0x97a>
  403cb2:	9909      	ldr	r1, [sp, #36]	; 0x24
  403cb4:	2900      	cmp	r1, #0
  403cb6:	f000 80dd 	beq.w	403e74 <_dtoa_r+0xb34>
  403cba:	2a00      	cmp	r2, #0
  403cbc:	f300 814d 	bgt.w	403f5a <_dtoa_r+0xc1a>
  403cc0:	9a08      	ldr	r2, [sp, #32]
  403cc2:	703b      	strb	r3, [r7, #0]
  403cc4:	f107 0801 	add.w	r8, r7, #1
  403cc8:	4297      	cmp	r7, r2
  403cca:	4645      	mov	r5, r8
  403ccc:	f000 8154 	beq.w	403f78 <_dtoa_r+0xc38>
  403cd0:	4621      	mov	r1, r4
  403cd2:	2300      	movs	r3, #0
  403cd4:	220a      	movs	r2, #10
  403cd6:	4648      	mov	r0, r9
  403cd8:	f000 ffec 	bl	404cb4 <__multadd>
  403cdc:	455e      	cmp	r6, fp
  403cde:	4604      	mov	r4, r0
  403ce0:	4631      	mov	r1, r6
  403ce2:	f04f 0300 	mov.w	r3, #0
  403ce6:	f04f 020a 	mov.w	r2, #10
  403cea:	4648      	mov	r0, r9
  403cec:	d00b      	beq.n	403d06 <_dtoa_r+0x9c6>
  403cee:	f000 ffe1 	bl	404cb4 <__multadd>
  403cf2:	4659      	mov	r1, fp
  403cf4:	4606      	mov	r6, r0
  403cf6:	2300      	movs	r3, #0
  403cf8:	220a      	movs	r2, #10
  403cfa:	4648      	mov	r0, r9
  403cfc:	f000 ffda 	bl	404cb4 <__multadd>
  403d00:	4647      	mov	r7, r8
  403d02:	4683      	mov	fp, r0
  403d04:	e7a6      	b.n	403c54 <_dtoa_r+0x914>
  403d06:	f000 ffd5 	bl	404cb4 <__multadd>
  403d0a:	4647      	mov	r7, r8
  403d0c:	4606      	mov	r6, r0
  403d0e:	4683      	mov	fp, r0
  403d10:	e7a0      	b.n	403c54 <_dtoa_r+0x914>
  403d12:	4601      	mov	r1, r0
  403d14:	4648      	mov	r0, r9
  403d16:	9305      	str	r3, [sp, #20]
  403d18:	f000 ffc2 	bl	404ca0 <_Bfree>
  403d1c:	2201      	movs	r2, #1
  403d1e:	9b05      	ldr	r3, [sp, #20]
  403d20:	e7c0      	b.n	403ca4 <_dtoa_r+0x964>
  403d22:	4641      	mov	r1, r8
  403d24:	4620      	mov	r0, r4
  403d26:	f001 f99d 	bl	405064 <__mcmp>
  403d2a:	2800      	cmp	r0, #0
  403d2c:	f6bf ad7d 	bge.w	40382a <_dtoa_r+0x4ea>
  403d30:	4621      	mov	r1, r4
  403d32:	9c04      	ldr	r4, [sp, #16]
  403d34:	2300      	movs	r3, #0
  403d36:	3c01      	subs	r4, #1
  403d38:	220a      	movs	r2, #10
  403d3a:	4648      	mov	r0, r9
  403d3c:	9404      	str	r4, [sp, #16]
  403d3e:	f000 ffb9 	bl	404cb4 <__multadd>
  403d42:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403d44:	4604      	mov	r4, r0
  403d46:	2b00      	cmp	r3, #0
  403d48:	f47f af60 	bne.w	403c0c <_dtoa_r+0x8cc>
  403d4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403d4e:	2b00      	cmp	r3, #0
  403d50:	f340 81f6 	ble.w	404140 <_dtoa_r+0xe00>
  403d54:	9306      	str	r3, [sp, #24]
  403d56:	e570      	b.n	40383a <_dtoa_r+0x4fa>
  403d58:	9c08      	ldr	r4, [sp, #32]
  403d5a:	e51f      	b.n	40379c <_dtoa_r+0x45c>
  403d5c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403d5e:	2b02      	cmp	r3, #2
  403d60:	f77f ad67 	ble.w	403832 <_dtoa_r+0x4f2>
  403d64:	9b06      	ldr	r3, [sp, #24]
  403d66:	2b00      	cmp	r3, #0
  403d68:	f040 8179 	bne.w	40405e <_dtoa_r+0xd1e>
  403d6c:	4641      	mov	r1, r8
  403d6e:	2205      	movs	r2, #5
  403d70:	4648      	mov	r0, r9
  403d72:	f000 ff9f 	bl	404cb4 <__multadd>
  403d76:	4601      	mov	r1, r0
  403d78:	4680      	mov	r8, r0
  403d7a:	4620      	mov	r0, r4
  403d7c:	f001 f972 	bl	405064 <__mcmp>
  403d80:	2800      	cmp	r0, #0
  403d82:	9408      	str	r4, [sp, #32]
  403d84:	f77f af0e 	ble.w	403ba4 <_dtoa_r+0x864>
  403d88:	9a04      	ldr	r2, [sp, #16]
  403d8a:	9907      	ldr	r1, [sp, #28]
  403d8c:	2331      	movs	r3, #49	; 0x31
  403d8e:	3201      	adds	r2, #1
  403d90:	9204      	str	r2, [sp, #16]
  403d92:	700b      	strb	r3, [r1, #0]
  403d94:	1c4d      	adds	r5, r1, #1
  403d96:	e709      	b.n	403bac <_dtoa_r+0x86c>
  403d98:	9a04      	ldr	r2, [sp, #16]
  403d9a:	3201      	adds	r2, #1
  403d9c:	9204      	str	r2, [sp, #16]
  403d9e:	9a07      	ldr	r2, [sp, #28]
  403da0:	2331      	movs	r3, #49	; 0x31
  403da2:	7013      	strb	r3, [r2, #0]
  403da4:	e588      	b.n	4038b8 <_dtoa_r+0x578>
  403da6:	2301      	movs	r3, #1
  403da8:	9309      	str	r3, [sp, #36]	; 0x24
  403daa:	e5cd      	b.n	403948 <_dtoa_r+0x608>
  403dac:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403db0:	e491      	b.n	4036d6 <_dtoa_r+0x396>
  403db2:	f1ba 0f00 	cmp.w	sl, #0
  403db6:	f47f ad04 	bne.w	4037c2 <_dtoa_r+0x482>
  403dba:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403dbe:	2b00      	cmp	r3, #0
  403dc0:	f040 813f 	bne.w	404042 <_dtoa_r+0xd02>
  403dc4:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403dc8:	0d3f      	lsrs	r7, r7, #20
  403dca:	053f      	lsls	r7, r7, #20
  403dcc:	b137      	cbz	r7, 403ddc <_dtoa_r+0xa9c>
  403dce:	9b05      	ldr	r3, [sp, #20]
  403dd0:	3301      	adds	r3, #1
  403dd2:	9305      	str	r3, [sp, #20]
  403dd4:	9b02      	ldr	r3, [sp, #8]
  403dd6:	3301      	adds	r3, #1
  403dd8:	9302      	str	r3, [sp, #8]
  403dda:	2701      	movs	r7, #1
  403ddc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403dde:	2001      	movs	r0, #1
  403de0:	2b00      	cmp	r3, #0
  403de2:	f43f acf8 	beq.w	4037d6 <_dtoa_r+0x496>
  403de6:	e4ed      	b.n	4037c4 <_dtoa_r+0x484>
  403de8:	4640      	mov	r0, r8
  403dea:	f001 fe97 	bl	405b1c <__aeabi_i2d>
  403dee:	4632      	mov	r2, r6
  403df0:	463b      	mov	r3, r7
  403df2:	f001 fef9 	bl	405be8 <__aeabi_dmul>
  403df6:	2200      	movs	r2, #0
  403df8:	4bbf      	ldr	r3, [pc, #764]	; (4040f8 <_dtoa_r+0xdb8>)
  403dfa:	f001 fd43 	bl	405884 <__adddf3>
  403dfe:	4604      	mov	r4, r0
  403e00:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  403e04:	4630      	mov	r0, r6
  403e06:	4639      	mov	r1, r7
  403e08:	2200      	movs	r2, #0
  403e0a:	4bbc      	ldr	r3, [pc, #752]	; (4040fc <_dtoa_r+0xdbc>)
  403e0c:	f001 fd38 	bl	405880 <__aeabi_dsub>
  403e10:	4622      	mov	r2, r4
  403e12:	462b      	mov	r3, r5
  403e14:	4606      	mov	r6, r0
  403e16:	460f      	mov	r7, r1
  403e18:	f002 f976 	bl	406108 <__aeabi_dcmpgt>
  403e1c:	4680      	mov	r8, r0
  403e1e:	2800      	cmp	r0, #0
  403e20:	f040 8105 	bne.w	40402e <_dtoa_r+0xcee>
  403e24:	4622      	mov	r2, r4
  403e26:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  403e2a:	4630      	mov	r0, r6
  403e2c:	4639      	mov	r1, r7
  403e2e:	f002 f94d 	bl	4060cc <__aeabi_dcmplt>
  403e32:	b108      	cbz	r0, 403e38 <_dtoa_r+0xaf8>
  403e34:	4646      	mov	r6, r8
  403e36:	e6b5      	b.n	403ba4 <_dtoa_r+0x864>
  403e38:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  403e3c:	f7ff bb89 	b.w	403552 <_dtoa_r+0x212>
  403e40:	9807      	ldr	r0, [sp, #28]
  403e42:	f7ff baae 	b.w	4033a2 <_dtoa_r+0x62>
  403e46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e48:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403e4a:	970a      	str	r7, [sp, #40]	; 0x28
  403e4c:	1afb      	subs	r3, r7, r3
  403e4e:	441a      	add	r2, r3
  403e50:	920b      	str	r2, [sp, #44]	; 0x2c
  403e52:	2700      	movs	r7, #0
  403e54:	e461      	b.n	40371a <_dtoa_r+0x3da>
  403e56:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  403e5a:	f04f 0802 	mov.w	r8, #2
  403e5e:	e5bb      	b.n	4039d8 <_dtoa_r+0x698>
  403e60:	461c      	mov	r4, r3
  403e62:	2100      	movs	r1, #0
  403e64:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  403e68:	e58a      	b.n	403980 <_dtoa_r+0x640>
  403e6a:	2401      	movs	r4, #1
  403e6c:	9421      	str	r4, [sp, #132]	; 0x84
  403e6e:	940d      	str	r4, [sp, #52]	; 0x34
  403e70:	9406      	str	r4, [sp, #24]
  403e72:	e7f6      	b.n	403e62 <_dtoa_r+0xb22>
  403e74:	2a00      	cmp	r2, #0
  403e76:	46d0      	mov	r8, sl
  403e78:	f8cd b014 	str.w	fp, [sp, #20]
  403e7c:	469a      	mov	sl, r3
  403e7e:	dd11      	ble.n	403ea4 <_dtoa_r+0xb64>
  403e80:	4621      	mov	r1, r4
  403e82:	2201      	movs	r2, #1
  403e84:	4648      	mov	r0, r9
  403e86:	f001 f895 	bl	404fb4 <__lshift>
  403e8a:	4641      	mov	r1, r8
  403e8c:	4604      	mov	r4, r0
  403e8e:	f001 f8e9 	bl	405064 <__mcmp>
  403e92:	2800      	cmp	r0, #0
  403e94:	f340 8149 	ble.w	40412a <_dtoa_r+0xdea>
  403e98:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403e9c:	f000 8106 	beq.w	4040ac <_dtoa_r+0xd6c>
  403ea0:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403ea4:	46b3      	mov	fp, r6
  403ea6:	f887 a000 	strb.w	sl, [r7]
  403eaa:	1c7d      	adds	r5, r7, #1
  403eac:	9e05      	ldr	r6, [sp, #20]
  403eae:	9408      	str	r4, [sp, #32]
  403eb0:	e502      	b.n	4038b8 <_dtoa_r+0x578>
  403eb2:	d104      	bne.n	403ebe <_dtoa_r+0xb7e>
  403eb4:	f01a 0f01 	tst.w	sl, #1
  403eb8:	d001      	beq.n	403ebe <_dtoa_r+0xb7e>
  403eba:	e4ed      	b.n	403898 <_dtoa_r+0x558>
  403ebc:	4615      	mov	r5, r2
  403ebe:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403ec2:	2b30      	cmp	r3, #48	; 0x30
  403ec4:	f105 32ff 	add.w	r2, r5, #4294967295
  403ec8:	d0f8      	beq.n	403ebc <_dtoa_r+0xb7c>
  403eca:	e4f5      	b.n	4038b8 <_dtoa_r+0x578>
  403ecc:	9b04      	ldr	r3, [sp, #16]
  403ece:	425c      	negs	r4, r3
  403ed0:	2c00      	cmp	r4, #0
  403ed2:	f000 80bf 	beq.w	404054 <_dtoa_r+0xd14>
  403ed6:	4b8a      	ldr	r3, [pc, #552]	; (404100 <_dtoa_r+0xdc0>)
  403ed8:	f004 020f 	and.w	r2, r4, #15
  403edc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
  403ee4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  403ee8:	f001 fe7e 	bl	405be8 <__aeabi_dmul>
  403eec:	1124      	asrs	r4, r4, #4
  403eee:	4606      	mov	r6, r0
  403ef0:	460f      	mov	r7, r1
  403ef2:	f000 812a 	beq.w	40414a <_dtoa_r+0xe0a>
  403ef6:	4d83      	ldr	r5, [pc, #524]	; (404104 <_dtoa_r+0xdc4>)
  403ef8:	f04f 0802 	mov.w	r8, #2
  403efc:	07e2      	lsls	r2, r4, #31
  403efe:	d509      	bpl.n	403f14 <_dtoa_r+0xbd4>
  403f00:	4630      	mov	r0, r6
  403f02:	4639      	mov	r1, r7
  403f04:	e9d5 2300 	ldrd	r2, r3, [r5]
  403f08:	f001 fe6e 	bl	405be8 <__aeabi_dmul>
  403f0c:	f108 0801 	add.w	r8, r8, #1
  403f10:	4606      	mov	r6, r0
  403f12:	460f      	mov	r7, r1
  403f14:	1064      	asrs	r4, r4, #1
  403f16:	f105 0508 	add.w	r5, r5, #8
  403f1a:	d1ef      	bne.n	403efc <_dtoa_r+0xbbc>
  403f1c:	e576      	b.n	403a0c <_dtoa_r+0x6cc>
  403f1e:	9907      	ldr	r1, [sp, #28]
  403f20:	2230      	movs	r2, #48	; 0x30
  403f22:	700a      	strb	r2, [r1, #0]
  403f24:	9a04      	ldr	r2, [sp, #16]
  403f26:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  403f2a:	3201      	adds	r2, #1
  403f2c:	9204      	str	r2, [sp, #16]
  403f2e:	f7ff bbd0 	b.w	4036d2 <_dtoa_r+0x392>
  403f32:	6871      	ldr	r1, [r6, #4]
  403f34:	4648      	mov	r0, r9
  403f36:	f000 fe8d 	bl	404c54 <_Balloc>
  403f3a:	6933      	ldr	r3, [r6, #16]
  403f3c:	1c9a      	adds	r2, r3, #2
  403f3e:	4605      	mov	r5, r0
  403f40:	0092      	lsls	r2, r2, #2
  403f42:	f106 010c 	add.w	r1, r6, #12
  403f46:	300c      	adds	r0, #12
  403f48:	f000 fd82 	bl	404a50 <memcpy>
  403f4c:	4629      	mov	r1, r5
  403f4e:	2201      	movs	r2, #1
  403f50:	4648      	mov	r0, r9
  403f52:	f001 f82f 	bl	404fb4 <__lshift>
  403f56:	9005      	str	r0, [sp, #20]
  403f58:	e670      	b.n	403c3c <_dtoa_r+0x8fc>
  403f5a:	2b39      	cmp	r3, #57	; 0x39
  403f5c:	f8cd b014 	str.w	fp, [sp, #20]
  403f60:	46d0      	mov	r8, sl
  403f62:	f000 80a3 	beq.w	4040ac <_dtoa_r+0xd6c>
  403f66:	f103 0a01 	add.w	sl, r3, #1
  403f6a:	46b3      	mov	fp, r6
  403f6c:	f887 a000 	strb.w	sl, [r7]
  403f70:	1c7d      	adds	r5, r7, #1
  403f72:	9e05      	ldr	r6, [sp, #20]
  403f74:	9408      	str	r4, [sp, #32]
  403f76:	e49f      	b.n	4038b8 <_dtoa_r+0x578>
  403f78:	465a      	mov	r2, fp
  403f7a:	46d0      	mov	r8, sl
  403f7c:	46b3      	mov	fp, r6
  403f7e:	469a      	mov	sl, r3
  403f80:	4616      	mov	r6, r2
  403f82:	e47d      	b.n	403880 <_dtoa_r+0x540>
  403f84:	495e      	ldr	r1, [pc, #376]	; (404100 <_dtoa_r+0xdc0>)
  403f86:	f108 3aff 	add.w	sl, r8, #4294967295
  403f8a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  403f8e:	4622      	mov	r2, r4
  403f90:	462b      	mov	r3, r5
  403f92:	e9d1 0100 	ldrd	r0, r1, [r1]
  403f96:	f001 fe27 	bl	405be8 <__aeabi_dmul>
  403f9a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403f9e:	4639      	mov	r1, r7
  403fa0:	4630      	mov	r0, r6
  403fa2:	f002 f8d1 	bl	406148 <__aeabi_d2iz>
  403fa6:	4604      	mov	r4, r0
  403fa8:	f001 fdb8 	bl	405b1c <__aeabi_i2d>
  403fac:	4602      	mov	r2, r0
  403fae:	460b      	mov	r3, r1
  403fb0:	4630      	mov	r0, r6
  403fb2:	4639      	mov	r1, r7
  403fb4:	f001 fc64 	bl	405880 <__aeabi_dsub>
  403fb8:	9a07      	ldr	r2, [sp, #28]
  403fba:	3430      	adds	r4, #48	; 0x30
  403fbc:	f1b8 0f01 	cmp.w	r8, #1
  403fc0:	4606      	mov	r6, r0
  403fc2:	460f      	mov	r7, r1
  403fc4:	7014      	strb	r4, [r2, #0]
  403fc6:	f102 0501 	add.w	r5, r2, #1
  403fca:	d01e      	beq.n	40400a <_dtoa_r+0xcca>
  403fcc:	9b07      	ldr	r3, [sp, #28]
  403fce:	eb03 0b08 	add.w	fp, r3, r8
  403fd2:	46a8      	mov	r8, r5
  403fd4:	2200      	movs	r2, #0
  403fd6:	4b4c      	ldr	r3, [pc, #304]	; (404108 <_dtoa_r+0xdc8>)
  403fd8:	4630      	mov	r0, r6
  403fda:	4639      	mov	r1, r7
  403fdc:	f001 fe04 	bl	405be8 <__aeabi_dmul>
  403fe0:	460f      	mov	r7, r1
  403fe2:	4606      	mov	r6, r0
  403fe4:	f002 f8b0 	bl	406148 <__aeabi_d2iz>
  403fe8:	4604      	mov	r4, r0
  403fea:	f001 fd97 	bl	405b1c <__aeabi_i2d>
  403fee:	3430      	adds	r4, #48	; 0x30
  403ff0:	4602      	mov	r2, r0
  403ff2:	460b      	mov	r3, r1
  403ff4:	4630      	mov	r0, r6
  403ff6:	4639      	mov	r1, r7
  403ff8:	f001 fc42 	bl	405880 <__aeabi_dsub>
  403ffc:	f808 4b01 	strb.w	r4, [r8], #1
  404000:	45c3      	cmp	fp, r8
  404002:	4606      	mov	r6, r0
  404004:	460f      	mov	r7, r1
  404006:	d1e5      	bne.n	403fd4 <_dtoa_r+0xc94>
  404008:	4455      	add	r5, sl
  40400a:	2200      	movs	r2, #0
  40400c:	4b3f      	ldr	r3, [pc, #252]	; (40410c <_dtoa_r+0xdcc>)
  40400e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404012:	f001 fc37 	bl	405884 <__adddf3>
  404016:	4632      	mov	r2, r6
  404018:	463b      	mov	r3, r7
  40401a:	f002 f857 	bl	4060cc <__aeabi_dcmplt>
  40401e:	2800      	cmp	r0, #0
  404020:	d04c      	beq.n	4040bc <_dtoa_r+0xd7c>
  404022:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404024:	9304      	str	r3, [sp, #16]
  404026:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  40402a:	f7ff bb46 	b.w	4036ba <_dtoa_r+0x37a>
  40402e:	f04f 0800 	mov.w	r8, #0
  404032:	4646      	mov	r6, r8
  404034:	e6a8      	b.n	403d88 <_dtoa_r+0xa48>
  404036:	9b05      	ldr	r3, [sp, #20]
  404038:	9a06      	ldr	r2, [sp, #24]
  40403a:	1a9d      	subs	r5, r3, r2
  40403c:	2300      	movs	r3, #0
  40403e:	f7ff bb72 	b.w	403726 <_dtoa_r+0x3e6>
  404042:	2700      	movs	r7, #0
  404044:	e6ca      	b.n	403ddc <_dtoa_r+0xa9c>
  404046:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404048:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40404a:	9d05      	ldr	r5, [sp, #20]
  40404c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404050:	f7ff bb69 	b.w	403726 <_dtoa_r+0x3e6>
  404054:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  404058:	f04f 0802 	mov.w	r8, #2
  40405c:	e4d6      	b.n	403a0c <_dtoa_r+0x6cc>
  40405e:	9408      	str	r4, [sp, #32]
  404060:	e5a0      	b.n	403ba4 <_dtoa_r+0x864>
  404062:	9b06      	ldr	r3, [sp, #24]
  404064:	2b00      	cmp	r3, #0
  404066:	f43f aebf 	beq.w	403de8 <_dtoa_r+0xaa8>
  40406a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40406c:	2b00      	cmp	r3, #0
  40406e:	f77f aee3 	ble.w	403e38 <_dtoa_r+0xaf8>
  404072:	2200      	movs	r2, #0
  404074:	4b24      	ldr	r3, [pc, #144]	; (404108 <_dtoa_r+0xdc8>)
  404076:	4630      	mov	r0, r6
  404078:	4639      	mov	r1, r7
  40407a:	f001 fdb5 	bl	405be8 <__aeabi_dmul>
  40407e:	4606      	mov	r6, r0
  404080:	460f      	mov	r7, r1
  404082:	f108 0001 	add.w	r0, r8, #1
  404086:	f001 fd49 	bl	405b1c <__aeabi_i2d>
  40408a:	4632      	mov	r2, r6
  40408c:	463b      	mov	r3, r7
  40408e:	f001 fdab 	bl	405be8 <__aeabi_dmul>
  404092:	2200      	movs	r2, #0
  404094:	4b18      	ldr	r3, [pc, #96]	; (4040f8 <_dtoa_r+0xdb8>)
  404096:	f001 fbf5 	bl	405884 <__adddf3>
  40409a:	9a04      	ldr	r2, [sp, #16]
  40409c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4040a0:	3a01      	subs	r2, #1
  4040a2:	4604      	mov	r4, r0
  4040a4:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4040a8:	9211      	str	r2, [sp, #68]	; 0x44
  4040aa:	e4d0      	b.n	403a4e <_dtoa_r+0x70e>
  4040ac:	2239      	movs	r2, #57	; 0x39
  4040ae:	46b3      	mov	fp, r6
  4040b0:	9408      	str	r4, [sp, #32]
  4040b2:	9e05      	ldr	r6, [sp, #20]
  4040b4:	703a      	strb	r2, [r7, #0]
  4040b6:	1c7d      	adds	r5, r7, #1
  4040b8:	f7ff bbf0 	b.w	40389c <_dtoa_r+0x55c>
  4040bc:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  4040c0:	2000      	movs	r0, #0
  4040c2:	4912      	ldr	r1, [pc, #72]	; (40410c <_dtoa_r+0xdcc>)
  4040c4:	f001 fbdc 	bl	405880 <__aeabi_dsub>
  4040c8:	4632      	mov	r2, r6
  4040ca:	463b      	mov	r3, r7
  4040cc:	f002 f81c 	bl	406108 <__aeabi_dcmpgt>
  4040d0:	b908      	cbnz	r0, 4040d6 <_dtoa_r+0xd96>
  4040d2:	e6b1      	b.n	403e38 <_dtoa_r+0xaf8>
  4040d4:	4615      	mov	r5, r2
  4040d6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4040da:	2b30      	cmp	r3, #48	; 0x30
  4040dc:	f105 32ff 	add.w	r2, r5, #4294967295
  4040e0:	d0f8      	beq.n	4040d4 <_dtoa_r+0xd94>
  4040e2:	e530      	b.n	403b46 <_dtoa_r+0x806>
  4040e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4040e6:	9304      	str	r3, [sp, #16]
  4040e8:	f7ff bae7 	b.w	4036ba <_dtoa_r+0x37a>
  4040ec:	f1ba 0f00 	cmp.w	sl, #0
  4040f0:	f47f ad7a 	bne.w	403be8 <_dtoa_r+0x8a8>
  4040f4:	e661      	b.n	403dba <_dtoa_r+0xa7a>
  4040f6:	bf00      	nop
  4040f8:	401c0000 	.word	0x401c0000
  4040fc:	40140000 	.word	0x40140000
  404100:	00406cc8 	.word	0x00406cc8
  404104:	00406d90 	.word	0x00406d90
  404108:	40240000 	.word	0x40240000
  40410c:	3fe00000 	.word	0x3fe00000
  404110:	2b39      	cmp	r3, #57	; 0x39
  404112:	f8cd b014 	str.w	fp, [sp, #20]
  404116:	46d0      	mov	r8, sl
  404118:	f8dd b008 	ldr.w	fp, [sp, #8]
  40411c:	469a      	mov	sl, r3
  40411e:	d0c5      	beq.n	4040ac <_dtoa_r+0xd6c>
  404120:	f1bb 0f00 	cmp.w	fp, #0
  404124:	f73f aebc 	bgt.w	403ea0 <_dtoa_r+0xb60>
  404128:	e6bc      	b.n	403ea4 <_dtoa_r+0xb64>
  40412a:	f47f aebb 	bne.w	403ea4 <_dtoa_r+0xb64>
  40412e:	f01a 0f01 	tst.w	sl, #1
  404132:	f43f aeb7 	beq.w	403ea4 <_dtoa_r+0xb64>
  404136:	e6af      	b.n	403e98 <_dtoa_r+0xb58>
  404138:	f04f 0800 	mov.w	r8, #0
  40413c:	4646      	mov	r6, r8
  40413e:	e531      	b.n	403ba4 <_dtoa_r+0x864>
  404140:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404142:	2b02      	cmp	r3, #2
  404144:	dc21      	bgt.n	40418a <_dtoa_r+0xe4a>
  404146:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404148:	e604      	b.n	403d54 <_dtoa_r+0xa14>
  40414a:	f04f 0802 	mov.w	r8, #2
  40414e:	e45d      	b.n	403a0c <_dtoa_r+0x6cc>
  404150:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404152:	2b02      	cmp	r3, #2
  404154:	dc19      	bgt.n	40418a <_dtoa_r+0xe4a>
  404156:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404158:	e563      	b.n	403c22 <_dtoa_r+0x8e2>
  40415a:	2400      	movs	r4, #0
  40415c:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  404160:	4621      	mov	r1, r4
  404162:	4648      	mov	r0, r9
  404164:	f000 fd76 	bl	404c54 <_Balloc>
  404168:	f04f 33ff 	mov.w	r3, #4294967295
  40416c:	9306      	str	r3, [sp, #24]
  40416e:	930d      	str	r3, [sp, #52]	; 0x34
  404170:	2301      	movs	r3, #1
  404172:	9007      	str	r0, [sp, #28]
  404174:	9421      	str	r4, [sp, #132]	; 0x84
  404176:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  40417a:	9309      	str	r3, [sp, #36]	; 0x24
  40417c:	f7ff b9e9 	b.w	403552 <_dtoa_r+0x212>
  404180:	f43f ab3d 	beq.w	4037fe <_dtoa_r+0x4be>
  404184:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404188:	e522      	b.n	403bd0 <_dtoa_r+0x890>
  40418a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40418c:	9306      	str	r3, [sp, #24]
  40418e:	e5e9      	b.n	403d64 <_dtoa_r+0xa24>
  404190:	2501      	movs	r5, #1
  404192:	f7ff b9a8 	b.w	4034e6 <_dtoa_r+0x1a6>
  404196:	bf00      	nop

00404198 <__libc_fini_array>:
  404198:	b538      	push	{r3, r4, r5, lr}
  40419a:	4d07      	ldr	r5, [pc, #28]	; (4041b8 <__libc_fini_array+0x20>)
  40419c:	4c07      	ldr	r4, [pc, #28]	; (4041bc <__libc_fini_array+0x24>)
  40419e:	1b2c      	subs	r4, r5, r4
  4041a0:	10a4      	asrs	r4, r4, #2
  4041a2:	d005      	beq.n	4041b0 <__libc_fini_array+0x18>
  4041a4:	3c01      	subs	r4, #1
  4041a6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4041aa:	4798      	blx	r3
  4041ac:	2c00      	cmp	r4, #0
  4041ae:	d1f9      	bne.n	4041a4 <__libc_fini_array+0xc>
  4041b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4041b4:	f002 be10 	b.w	406dd8 <_fini>
  4041b8:	00406de8 	.word	0x00406de8
  4041bc:	00406de4 	.word	0x00406de4

004041c0 <_malloc_trim_r>:
  4041c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4041c2:	4f23      	ldr	r7, [pc, #140]	; (404250 <_malloc_trim_r+0x90>)
  4041c4:	460c      	mov	r4, r1
  4041c6:	4606      	mov	r6, r0
  4041c8:	f000 fd40 	bl	404c4c <__malloc_lock>
  4041cc:	68bb      	ldr	r3, [r7, #8]
  4041ce:	685d      	ldr	r5, [r3, #4]
  4041d0:	f025 0503 	bic.w	r5, r5, #3
  4041d4:	1b29      	subs	r1, r5, r4
  4041d6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4041da:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4041de:	f021 010f 	bic.w	r1, r1, #15
  4041e2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4041e6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4041ea:	db07      	blt.n	4041fc <_malloc_trim_r+0x3c>
  4041ec:	2100      	movs	r1, #0
  4041ee:	4630      	mov	r0, r6
  4041f0:	f001 fa2e 	bl	405650 <_sbrk_r>
  4041f4:	68bb      	ldr	r3, [r7, #8]
  4041f6:	442b      	add	r3, r5
  4041f8:	4298      	cmp	r0, r3
  4041fa:	d004      	beq.n	404206 <_malloc_trim_r+0x46>
  4041fc:	4630      	mov	r0, r6
  4041fe:	f000 fd27 	bl	404c50 <__malloc_unlock>
  404202:	2000      	movs	r0, #0
  404204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404206:	4261      	negs	r1, r4
  404208:	4630      	mov	r0, r6
  40420a:	f001 fa21 	bl	405650 <_sbrk_r>
  40420e:	3001      	adds	r0, #1
  404210:	d00d      	beq.n	40422e <_malloc_trim_r+0x6e>
  404212:	4b10      	ldr	r3, [pc, #64]	; (404254 <_malloc_trim_r+0x94>)
  404214:	68ba      	ldr	r2, [r7, #8]
  404216:	6819      	ldr	r1, [r3, #0]
  404218:	1b2d      	subs	r5, r5, r4
  40421a:	f045 0501 	orr.w	r5, r5, #1
  40421e:	4630      	mov	r0, r6
  404220:	1b09      	subs	r1, r1, r4
  404222:	6055      	str	r5, [r2, #4]
  404224:	6019      	str	r1, [r3, #0]
  404226:	f000 fd13 	bl	404c50 <__malloc_unlock>
  40422a:	2001      	movs	r0, #1
  40422c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40422e:	2100      	movs	r1, #0
  404230:	4630      	mov	r0, r6
  404232:	f001 fa0d 	bl	405650 <_sbrk_r>
  404236:	68ba      	ldr	r2, [r7, #8]
  404238:	1a83      	subs	r3, r0, r2
  40423a:	2b0f      	cmp	r3, #15
  40423c:	ddde      	ble.n	4041fc <_malloc_trim_r+0x3c>
  40423e:	4c06      	ldr	r4, [pc, #24]	; (404258 <_malloc_trim_r+0x98>)
  404240:	4904      	ldr	r1, [pc, #16]	; (404254 <_malloc_trim_r+0x94>)
  404242:	6824      	ldr	r4, [r4, #0]
  404244:	f043 0301 	orr.w	r3, r3, #1
  404248:	1b00      	subs	r0, r0, r4
  40424a:	6053      	str	r3, [r2, #4]
  40424c:	6008      	str	r0, [r1, #0]
  40424e:	e7d5      	b.n	4041fc <_malloc_trim_r+0x3c>
  404250:	2000047c 	.word	0x2000047c
  404254:	20000cf4 	.word	0x20000cf4
  404258:	20000888 	.word	0x20000888

0040425c <_free_r>:
  40425c:	2900      	cmp	r1, #0
  40425e:	d045      	beq.n	4042ec <_free_r+0x90>
  404260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404264:	460d      	mov	r5, r1
  404266:	4680      	mov	r8, r0
  404268:	f000 fcf0 	bl	404c4c <__malloc_lock>
  40426c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404270:	496a      	ldr	r1, [pc, #424]	; (40441c <_free_r+0x1c0>)
  404272:	f027 0301 	bic.w	r3, r7, #1
  404276:	f1a5 0408 	sub.w	r4, r5, #8
  40427a:	18e2      	adds	r2, r4, r3
  40427c:	688e      	ldr	r6, [r1, #8]
  40427e:	6850      	ldr	r0, [r2, #4]
  404280:	42b2      	cmp	r2, r6
  404282:	f020 0003 	bic.w	r0, r0, #3
  404286:	d062      	beq.n	40434e <_free_r+0xf2>
  404288:	07fe      	lsls	r6, r7, #31
  40428a:	6050      	str	r0, [r2, #4]
  40428c:	d40b      	bmi.n	4042a6 <_free_r+0x4a>
  40428e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404292:	1be4      	subs	r4, r4, r7
  404294:	f101 0e08 	add.w	lr, r1, #8
  404298:	68a5      	ldr	r5, [r4, #8]
  40429a:	4575      	cmp	r5, lr
  40429c:	443b      	add	r3, r7
  40429e:	d06f      	beq.n	404380 <_free_r+0x124>
  4042a0:	68e7      	ldr	r7, [r4, #12]
  4042a2:	60ef      	str	r7, [r5, #12]
  4042a4:	60bd      	str	r5, [r7, #8]
  4042a6:	1815      	adds	r5, r2, r0
  4042a8:	686d      	ldr	r5, [r5, #4]
  4042aa:	07ed      	lsls	r5, r5, #31
  4042ac:	d542      	bpl.n	404334 <_free_r+0xd8>
  4042ae:	f043 0201 	orr.w	r2, r3, #1
  4042b2:	6062      	str	r2, [r4, #4]
  4042b4:	50e3      	str	r3, [r4, r3]
  4042b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4042ba:	d218      	bcs.n	4042ee <_free_r+0x92>
  4042bc:	08db      	lsrs	r3, r3, #3
  4042be:	1c5a      	adds	r2, r3, #1
  4042c0:	684d      	ldr	r5, [r1, #4]
  4042c2:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  4042c6:	60a7      	str	r7, [r4, #8]
  4042c8:	2001      	movs	r0, #1
  4042ca:	109b      	asrs	r3, r3, #2
  4042cc:	fa00 f303 	lsl.w	r3, r0, r3
  4042d0:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  4042d4:	431d      	orrs	r5, r3
  4042d6:	3808      	subs	r0, #8
  4042d8:	60e0      	str	r0, [r4, #12]
  4042da:	604d      	str	r5, [r1, #4]
  4042dc:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  4042e0:	60fc      	str	r4, [r7, #12]
  4042e2:	4640      	mov	r0, r8
  4042e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4042e8:	f000 bcb2 	b.w	404c50 <__malloc_unlock>
  4042ec:	4770      	bx	lr
  4042ee:	0a5a      	lsrs	r2, r3, #9
  4042f0:	2a04      	cmp	r2, #4
  4042f2:	d853      	bhi.n	40439c <_free_r+0x140>
  4042f4:	099a      	lsrs	r2, r3, #6
  4042f6:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4042fa:	007f      	lsls	r7, r7, #1
  4042fc:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404300:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  404304:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  404308:	4944      	ldr	r1, [pc, #272]	; (40441c <_free_r+0x1c0>)
  40430a:	3808      	subs	r0, #8
  40430c:	4290      	cmp	r0, r2
  40430e:	d04d      	beq.n	4043ac <_free_r+0x150>
  404310:	6851      	ldr	r1, [r2, #4]
  404312:	f021 0103 	bic.w	r1, r1, #3
  404316:	428b      	cmp	r3, r1
  404318:	d202      	bcs.n	404320 <_free_r+0xc4>
  40431a:	6892      	ldr	r2, [r2, #8]
  40431c:	4290      	cmp	r0, r2
  40431e:	d1f7      	bne.n	404310 <_free_r+0xb4>
  404320:	68d0      	ldr	r0, [r2, #12]
  404322:	60e0      	str	r0, [r4, #12]
  404324:	60a2      	str	r2, [r4, #8]
  404326:	6084      	str	r4, [r0, #8]
  404328:	60d4      	str	r4, [r2, #12]
  40432a:	4640      	mov	r0, r8
  40432c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404330:	f000 bc8e 	b.w	404c50 <__malloc_unlock>
  404334:	6895      	ldr	r5, [r2, #8]
  404336:	4f3a      	ldr	r7, [pc, #232]	; (404420 <_free_r+0x1c4>)
  404338:	42bd      	cmp	r5, r7
  40433a:	4403      	add	r3, r0
  40433c:	d03f      	beq.n	4043be <_free_r+0x162>
  40433e:	68d0      	ldr	r0, [r2, #12]
  404340:	60e8      	str	r0, [r5, #12]
  404342:	f043 0201 	orr.w	r2, r3, #1
  404346:	6085      	str	r5, [r0, #8]
  404348:	6062      	str	r2, [r4, #4]
  40434a:	50e3      	str	r3, [r4, r3]
  40434c:	e7b3      	b.n	4042b6 <_free_r+0x5a>
  40434e:	07ff      	lsls	r7, r7, #31
  404350:	4403      	add	r3, r0
  404352:	d407      	bmi.n	404364 <_free_r+0x108>
  404354:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404358:	1aa4      	subs	r4, r4, r2
  40435a:	4413      	add	r3, r2
  40435c:	68a0      	ldr	r0, [r4, #8]
  40435e:	68e2      	ldr	r2, [r4, #12]
  404360:	60c2      	str	r2, [r0, #12]
  404362:	6090      	str	r0, [r2, #8]
  404364:	4a2f      	ldr	r2, [pc, #188]	; (404424 <_free_r+0x1c8>)
  404366:	6812      	ldr	r2, [r2, #0]
  404368:	f043 0001 	orr.w	r0, r3, #1
  40436c:	4293      	cmp	r3, r2
  40436e:	6060      	str	r0, [r4, #4]
  404370:	608c      	str	r4, [r1, #8]
  404372:	d3b6      	bcc.n	4042e2 <_free_r+0x86>
  404374:	4b2c      	ldr	r3, [pc, #176]	; (404428 <_free_r+0x1cc>)
  404376:	4640      	mov	r0, r8
  404378:	6819      	ldr	r1, [r3, #0]
  40437a:	f7ff ff21 	bl	4041c0 <_malloc_trim_r>
  40437e:	e7b0      	b.n	4042e2 <_free_r+0x86>
  404380:	1811      	adds	r1, r2, r0
  404382:	6849      	ldr	r1, [r1, #4]
  404384:	07c9      	lsls	r1, r1, #31
  404386:	d444      	bmi.n	404412 <_free_r+0x1b6>
  404388:	6891      	ldr	r1, [r2, #8]
  40438a:	68d2      	ldr	r2, [r2, #12]
  40438c:	60ca      	str	r2, [r1, #12]
  40438e:	4403      	add	r3, r0
  404390:	f043 0001 	orr.w	r0, r3, #1
  404394:	6091      	str	r1, [r2, #8]
  404396:	6060      	str	r0, [r4, #4]
  404398:	50e3      	str	r3, [r4, r3]
  40439a:	e7a2      	b.n	4042e2 <_free_r+0x86>
  40439c:	2a14      	cmp	r2, #20
  40439e:	d817      	bhi.n	4043d0 <_free_r+0x174>
  4043a0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4043a4:	007f      	lsls	r7, r7, #1
  4043a6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4043aa:	e7a9      	b.n	404300 <_free_r+0xa4>
  4043ac:	10aa      	asrs	r2, r5, #2
  4043ae:	684b      	ldr	r3, [r1, #4]
  4043b0:	2501      	movs	r5, #1
  4043b2:	fa05 f202 	lsl.w	r2, r5, r2
  4043b6:	4313      	orrs	r3, r2
  4043b8:	604b      	str	r3, [r1, #4]
  4043ba:	4602      	mov	r2, r0
  4043bc:	e7b1      	b.n	404322 <_free_r+0xc6>
  4043be:	f043 0201 	orr.w	r2, r3, #1
  4043c2:	614c      	str	r4, [r1, #20]
  4043c4:	610c      	str	r4, [r1, #16]
  4043c6:	60e5      	str	r5, [r4, #12]
  4043c8:	60a5      	str	r5, [r4, #8]
  4043ca:	6062      	str	r2, [r4, #4]
  4043cc:	50e3      	str	r3, [r4, r3]
  4043ce:	e788      	b.n	4042e2 <_free_r+0x86>
  4043d0:	2a54      	cmp	r2, #84	; 0x54
  4043d2:	d806      	bhi.n	4043e2 <_free_r+0x186>
  4043d4:	0b1a      	lsrs	r2, r3, #12
  4043d6:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4043da:	007f      	lsls	r7, r7, #1
  4043dc:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4043e0:	e78e      	b.n	404300 <_free_r+0xa4>
  4043e2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4043e6:	d806      	bhi.n	4043f6 <_free_r+0x19a>
  4043e8:	0bda      	lsrs	r2, r3, #15
  4043ea:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4043ee:	007f      	lsls	r7, r7, #1
  4043f0:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4043f4:	e784      	b.n	404300 <_free_r+0xa4>
  4043f6:	f240 5054 	movw	r0, #1364	; 0x554
  4043fa:	4282      	cmp	r2, r0
  4043fc:	d806      	bhi.n	40440c <_free_r+0x1b0>
  4043fe:	0c9a      	lsrs	r2, r3, #18
  404400:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404404:	007f      	lsls	r7, r7, #1
  404406:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40440a:	e779      	b.n	404300 <_free_r+0xa4>
  40440c:	27fe      	movs	r7, #254	; 0xfe
  40440e:	257e      	movs	r5, #126	; 0x7e
  404410:	e776      	b.n	404300 <_free_r+0xa4>
  404412:	f043 0201 	orr.w	r2, r3, #1
  404416:	6062      	str	r2, [r4, #4]
  404418:	50e3      	str	r3, [r4, r3]
  40441a:	e762      	b.n	4042e2 <_free_r+0x86>
  40441c:	2000047c 	.word	0x2000047c
  404420:	20000484 	.word	0x20000484
  404424:	20000884 	.word	0x20000884
  404428:	20000cf0 	.word	0x20000cf0

0040442c <_localeconv_r>:
  40442c:	4800      	ldr	r0, [pc, #0]	; (404430 <_localeconv_r+0x4>)
  40442e:	4770      	bx	lr
  404430:	20000444 	.word	0x20000444

00404434 <_malloc_r>:
  404434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404438:	f101 050b 	add.w	r5, r1, #11
  40443c:	2d16      	cmp	r5, #22
  40443e:	b083      	sub	sp, #12
  404440:	4606      	mov	r6, r0
  404442:	f240 809f 	bls.w	404584 <_malloc_r+0x150>
  404446:	f035 0507 	bics.w	r5, r5, #7
  40444a:	f100 80bf 	bmi.w	4045cc <_malloc_r+0x198>
  40444e:	42a9      	cmp	r1, r5
  404450:	f200 80bc 	bhi.w	4045cc <_malloc_r+0x198>
  404454:	f000 fbfa 	bl	404c4c <__malloc_lock>
  404458:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  40445c:	f0c0 829c 	bcc.w	404998 <_malloc_r+0x564>
  404460:	0a6b      	lsrs	r3, r5, #9
  404462:	f000 80ba 	beq.w	4045da <_malloc_r+0x1a6>
  404466:	2b04      	cmp	r3, #4
  404468:	f200 8183 	bhi.w	404772 <_malloc_r+0x33e>
  40446c:	09a8      	lsrs	r0, r5, #6
  40446e:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  404472:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404476:	3038      	adds	r0, #56	; 0x38
  404478:	4fc4      	ldr	r7, [pc, #784]	; (40478c <_malloc_r+0x358>)
  40447a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  40447e:	f1a3 0108 	sub.w	r1, r3, #8
  404482:	685c      	ldr	r4, [r3, #4]
  404484:	42a1      	cmp	r1, r4
  404486:	d107      	bne.n	404498 <_malloc_r+0x64>
  404488:	e0ac      	b.n	4045e4 <_malloc_r+0x1b0>
  40448a:	2a00      	cmp	r2, #0
  40448c:	f280 80ac 	bge.w	4045e8 <_malloc_r+0x1b4>
  404490:	68e4      	ldr	r4, [r4, #12]
  404492:	42a1      	cmp	r1, r4
  404494:	f000 80a6 	beq.w	4045e4 <_malloc_r+0x1b0>
  404498:	6863      	ldr	r3, [r4, #4]
  40449a:	f023 0303 	bic.w	r3, r3, #3
  40449e:	1b5a      	subs	r2, r3, r5
  4044a0:	2a0f      	cmp	r2, #15
  4044a2:	ddf2      	ble.n	40448a <_malloc_r+0x56>
  4044a4:	49b9      	ldr	r1, [pc, #740]	; (40478c <_malloc_r+0x358>)
  4044a6:	693c      	ldr	r4, [r7, #16]
  4044a8:	f101 0e08 	add.w	lr, r1, #8
  4044ac:	4574      	cmp	r4, lr
  4044ae:	f000 81b3 	beq.w	404818 <_malloc_r+0x3e4>
  4044b2:	6863      	ldr	r3, [r4, #4]
  4044b4:	f023 0303 	bic.w	r3, r3, #3
  4044b8:	1b5a      	subs	r2, r3, r5
  4044ba:	2a0f      	cmp	r2, #15
  4044bc:	f300 8199 	bgt.w	4047f2 <_malloc_r+0x3be>
  4044c0:	2a00      	cmp	r2, #0
  4044c2:	f8c1 e014 	str.w	lr, [r1, #20]
  4044c6:	f8c1 e010 	str.w	lr, [r1, #16]
  4044ca:	f280 809e 	bge.w	40460a <_malloc_r+0x1d6>
  4044ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4044d2:	f080 8167 	bcs.w	4047a4 <_malloc_r+0x370>
  4044d6:	08db      	lsrs	r3, r3, #3
  4044d8:	f103 0c01 	add.w	ip, r3, #1
  4044dc:	2201      	movs	r2, #1
  4044de:	109b      	asrs	r3, r3, #2
  4044e0:	fa02 f303 	lsl.w	r3, r2, r3
  4044e4:	684a      	ldr	r2, [r1, #4]
  4044e6:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  4044ea:	f8c4 8008 	str.w	r8, [r4, #8]
  4044ee:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  4044f2:	431a      	orrs	r2, r3
  4044f4:	f1a9 0308 	sub.w	r3, r9, #8
  4044f8:	60e3      	str	r3, [r4, #12]
  4044fa:	604a      	str	r2, [r1, #4]
  4044fc:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  404500:	f8c8 400c 	str.w	r4, [r8, #12]
  404504:	1083      	asrs	r3, r0, #2
  404506:	2401      	movs	r4, #1
  404508:	409c      	lsls	r4, r3
  40450a:	4294      	cmp	r4, r2
  40450c:	f200 808a 	bhi.w	404624 <_malloc_r+0x1f0>
  404510:	4214      	tst	r4, r2
  404512:	d106      	bne.n	404522 <_malloc_r+0xee>
  404514:	f020 0003 	bic.w	r0, r0, #3
  404518:	0064      	lsls	r4, r4, #1
  40451a:	4214      	tst	r4, r2
  40451c:	f100 0004 	add.w	r0, r0, #4
  404520:	d0fa      	beq.n	404518 <_malloc_r+0xe4>
  404522:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404526:	46cc      	mov	ip, r9
  404528:	4680      	mov	r8, r0
  40452a:	f8dc 100c 	ldr.w	r1, [ip, #12]
  40452e:	458c      	cmp	ip, r1
  404530:	d107      	bne.n	404542 <_malloc_r+0x10e>
  404532:	e173      	b.n	40481c <_malloc_r+0x3e8>
  404534:	2a00      	cmp	r2, #0
  404536:	f280 8181 	bge.w	40483c <_malloc_r+0x408>
  40453a:	68c9      	ldr	r1, [r1, #12]
  40453c:	458c      	cmp	ip, r1
  40453e:	f000 816d 	beq.w	40481c <_malloc_r+0x3e8>
  404542:	684b      	ldr	r3, [r1, #4]
  404544:	f023 0303 	bic.w	r3, r3, #3
  404548:	1b5a      	subs	r2, r3, r5
  40454a:	2a0f      	cmp	r2, #15
  40454c:	ddf2      	ble.n	404534 <_malloc_r+0x100>
  40454e:	460c      	mov	r4, r1
  404550:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  404554:	f854 8f08 	ldr.w	r8, [r4, #8]!
  404558:	194b      	adds	r3, r1, r5
  40455a:	f045 0501 	orr.w	r5, r5, #1
  40455e:	604d      	str	r5, [r1, #4]
  404560:	f042 0101 	orr.w	r1, r2, #1
  404564:	f8c8 c00c 	str.w	ip, [r8, #12]
  404568:	4630      	mov	r0, r6
  40456a:	f8cc 8008 	str.w	r8, [ip, #8]
  40456e:	617b      	str	r3, [r7, #20]
  404570:	613b      	str	r3, [r7, #16]
  404572:	f8c3 e00c 	str.w	lr, [r3, #12]
  404576:	f8c3 e008 	str.w	lr, [r3, #8]
  40457a:	6059      	str	r1, [r3, #4]
  40457c:	509a      	str	r2, [r3, r2]
  40457e:	f000 fb67 	bl	404c50 <__malloc_unlock>
  404582:	e01f      	b.n	4045c4 <_malloc_r+0x190>
  404584:	2910      	cmp	r1, #16
  404586:	d821      	bhi.n	4045cc <_malloc_r+0x198>
  404588:	f000 fb60 	bl	404c4c <__malloc_lock>
  40458c:	2510      	movs	r5, #16
  40458e:	2306      	movs	r3, #6
  404590:	2002      	movs	r0, #2
  404592:	4f7e      	ldr	r7, [pc, #504]	; (40478c <_malloc_r+0x358>)
  404594:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  404598:	f1a3 0208 	sub.w	r2, r3, #8
  40459c:	685c      	ldr	r4, [r3, #4]
  40459e:	4294      	cmp	r4, r2
  4045a0:	f000 8145 	beq.w	40482e <_malloc_r+0x3fa>
  4045a4:	6863      	ldr	r3, [r4, #4]
  4045a6:	68e1      	ldr	r1, [r4, #12]
  4045a8:	68a5      	ldr	r5, [r4, #8]
  4045aa:	f023 0303 	bic.w	r3, r3, #3
  4045ae:	4423      	add	r3, r4
  4045b0:	4630      	mov	r0, r6
  4045b2:	685a      	ldr	r2, [r3, #4]
  4045b4:	60e9      	str	r1, [r5, #12]
  4045b6:	f042 0201 	orr.w	r2, r2, #1
  4045ba:	608d      	str	r5, [r1, #8]
  4045bc:	605a      	str	r2, [r3, #4]
  4045be:	f000 fb47 	bl	404c50 <__malloc_unlock>
  4045c2:	3408      	adds	r4, #8
  4045c4:	4620      	mov	r0, r4
  4045c6:	b003      	add	sp, #12
  4045c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045cc:	2400      	movs	r4, #0
  4045ce:	230c      	movs	r3, #12
  4045d0:	4620      	mov	r0, r4
  4045d2:	6033      	str	r3, [r6, #0]
  4045d4:	b003      	add	sp, #12
  4045d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045da:	2380      	movs	r3, #128	; 0x80
  4045dc:	f04f 0e40 	mov.w	lr, #64	; 0x40
  4045e0:	203f      	movs	r0, #63	; 0x3f
  4045e2:	e749      	b.n	404478 <_malloc_r+0x44>
  4045e4:	4670      	mov	r0, lr
  4045e6:	e75d      	b.n	4044a4 <_malloc_r+0x70>
  4045e8:	4423      	add	r3, r4
  4045ea:	68e1      	ldr	r1, [r4, #12]
  4045ec:	685a      	ldr	r2, [r3, #4]
  4045ee:	68a5      	ldr	r5, [r4, #8]
  4045f0:	f042 0201 	orr.w	r2, r2, #1
  4045f4:	60e9      	str	r1, [r5, #12]
  4045f6:	4630      	mov	r0, r6
  4045f8:	608d      	str	r5, [r1, #8]
  4045fa:	605a      	str	r2, [r3, #4]
  4045fc:	f000 fb28 	bl	404c50 <__malloc_unlock>
  404600:	3408      	adds	r4, #8
  404602:	4620      	mov	r0, r4
  404604:	b003      	add	sp, #12
  404606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40460a:	4423      	add	r3, r4
  40460c:	4630      	mov	r0, r6
  40460e:	685a      	ldr	r2, [r3, #4]
  404610:	f042 0201 	orr.w	r2, r2, #1
  404614:	605a      	str	r2, [r3, #4]
  404616:	f000 fb1b 	bl	404c50 <__malloc_unlock>
  40461a:	3408      	adds	r4, #8
  40461c:	4620      	mov	r0, r4
  40461e:	b003      	add	sp, #12
  404620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404624:	68bc      	ldr	r4, [r7, #8]
  404626:	6863      	ldr	r3, [r4, #4]
  404628:	f023 0803 	bic.w	r8, r3, #3
  40462c:	45a8      	cmp	r8, r5
  40462e:	d304      	bcc.n	40463a <_malloc_r+0x206>
  404630:	ebc5 0308 	rsb	r3, r5, r8
  404634:	2b0f      	cmp	r3, #15
  404636:	f300 808c 	bgt.w	404752 <_malloc_r+0x31e>
  40463a:	4b55      	ldr	r3, [pc, #340]	; (404790 <_malloc_r+0x35c>)
  40463c:	f8df 9160 	ldr.w	r9, [pc, #352]	; 4047a0 <_malloc_r+0x36c>
  404640:	681a      	ldr	r2, [r3, #0]
  404642:	f8d9 3000 	ldr.w	r3, [r9]
  404646:	3301      	adds	r3, #1
  404648:	442a      	add	r2, r5
  40464a:	eb04 0a08 	add.w	sl, r4, r8
  40464e:	f000 8160 	beq.w	404912 <_malloc_r+0x4de>
  404652:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  404656:	320f      	adds	r2, #15
  404658:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  40465c:	f022 020f 	bic.w	r2, r2, #15
  404660:	4611      	mov	r1, r2
  404662:	4630      	mov	r0, r6
  404664:	9201      	str	r2, [sp, #4]
  404666:	f000 fff3 	bl	405650 <_sbrk_r>
  40466a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40466e:	4683      	mov	fp, r0
  404670:	9a01      	ldr	r2, [sp, #4]
  404672:	f000 8158 	beq.w	404926 <_malloc_r+0x4f2>
  404676:	4582      	cmp	sl, r0
  404678:	f200 80fc 	bhi.w	404874 <_malloc_r+0x440>
  40467c:	4b45      	ldr	r3, [pc, #276]	; (404794 <_malloc_r+0x360>)
  40467e:	6819      	ldr	r1, [r3, #0]
  404680:	45da      	cmp	sl, fp
  404682:	4411      	add	r1, r2
  404684:	6019      	str	r1, [r3, #0]
  404686:	f000 8153 	beq.w	404930 <_malloc_r+0x4fc>
  40468a:	f8d9 0000 	ldr.w	r0, [r9]
  40468e:	f8df e110 	ldr.w	lr, [pc, #272]	; 4047a0 <_malloc_r+0x36c>
  404692:	3001      	adds	r0, #1
  404694:	bf1b      	ittet	ne
  404696:	ebca 0a0b 	rsbne	sl, sl, fp
  40469a:	4451      	addne	r1, sl
  40469c:	f8ce b000 	streq.w	fp, [lr]
  4046a0:	6019      	strne	r1, [r3, #0]
  4046a2:	f01b 0107 	ands.w	r1, fp, #7
  4046a6:	f000 8117 	beq.w	4048d8 <_malloc_r+0x4a4>
  4046aa:	f1c1 0008 	rsb	r0, r1, #8
  4046ae:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4046b2:	4483      	add	fp, r0
  4046b4:	3108      	adds	r1, #8
  4046b6:	445a      	add	r2, fp
  4046b8:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4046bc:	ebc2 0901 	rsb	r9, r2, r1
  4046c0:	4649      	mov	r1, r9
  4046c2:	4630      	mov	r0, r6
  4046c4:	9301      	str	r3, [sp, #4]
  4046c6:	f000 ffc3 	bl	405650 <_sbrk_r>
  4046ca:	1c43      	adds	r3, r0, #1
  4046cc:	9b01      	ldr	r3, [sp, #4]
  4046ce:	f000 813f 	beq.w	404950 <_malloc_r+0x51c>
  4046d2:	ebcb 0200 	rsb	r2, fp, r0
  4046d6:	444a      	add	r2, r9
  4046d8:	f042 0201 	orr.w	r2, r2, #1
  4046dc:	6819      	ldr	r1, [r3, #0]
  4046de:	f8c7 b008 	str.w	fp, [r7, #8]
  4046e2:	4449      	add	r1, r9
  4046e4:	42bc      	cmp	r4, r7
  4046e6:	f8cb 2004 	str.w	r2, [fp, #4]
  4046ea:	6019      	str	r1, [r3, #0]
  4046ec:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 404794 <_malloc_r+0x360>
  4046f0:	d016      	beq.n	404720 <_malloc_r+0x2ec>
  4046f2:	f1b8 0f0f 	cmp.w	r8, #15
  4046f6:	f240 80fd 	bls.w	4048f4 <_malloc_r+0x4c0>
  4046fa:	6862      	ldr	r2, [r4, #4]
  4046fc:	f1a8 030c 	sub.w	r3, r8, #12
  404700:	f023 0307 	bic.w	r3, r3, #7
  404704:	18e0      	adds	r0, r4, r3
  404706:	f002 0201 	and.w	r2, r2, #1
  40470a:	f04f 0e05 	mov.w	lr, #5
  40470e:	431a      	orrs	r2, r3
  404710:	2b0f      	cmp	r3, #15
  404712:	6062      	str	r2, [r4, #4]
  404714:	f8c0 e004 	str.w	lr, [r0, #4]
  404718:	f8c0 e008 	str.w	lr, [r0, #8]
  40471c:	f200 811c 	bhi.w	404958 <_malloc_r+0x524>
  404720:	4b1d      	ldr	r3, [pc, #116]	; (404798 <_malloc_r+0x364>)
  404722:	68bc      	ldr	r4, [r7, #8]
  404724:	681a      	ldr	r2, [r3, #0]
  404726:	4291      	cmp	r1, r2
  404728:	bf88      	it	hi
  40472a:	6019      	strhi	r1, [r3, #0]
  40472c:	4b1b      	ldr	r3, [pc, #108]	; (40479c <_malloc_r+0x368>)
  40472e:	681a      	ldr	r2, [r3, #0]
  404730:	4291      	cmp	r1, r2
  404732:	6862      	ldr	r2, [r4, #4]
  404734:	bf88      	it	hi
  404736:	6019      	strhi	r1, [r3, #0]
  404738:	f022 0203 	bic.w	r2, r2, #3
  40473c:	4295      	cmp	r5, r2
  40473e:	eba2 0305 	sub.w	r3, r2, r5
  404742:	d801      	bhi.n	404748 <_malloc_r+0x314>
  404744:	2b0f      	cmp	r3, #15
  404746:	dc04      	bgt.n	404752 <_malloc_r+0x31e>
  404748:	4630      	mov	r0, r6
  40474a:	f000 fa81 	bl	404c50 <__malloc_unlock>
  40474e:	2400      	movs	r4, #0
  404750:	e738      	b.n	4045c4 <_malloc_r+0x190>
  404752:	1962      	adds	r2, r4, r5
  404754:	f043 0301 	orr.w	r3, r3, #1
  404758:	f045 0501 	orr.w	r5, r5, #1
  40475c:	6065      	str	r5, [r4, #4]
  40475e:	4630      	mov	r0, r6
  404760:	60ba      	str	r2, [r7, #8]
  404762:	6053      	str	r3, [r2, #4]
  404764:	f000 fa74 	bl	404c50 <__malloc_unlock>
  404768:	3408      	adds	r4, #8
  40476a:	4620      	mov	r0, r4
  40476c:	b003      	add	sp, #12
  40476e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404772:	2b14      	cmp	r3, #20
  404774:	d971      	bls.n	40485a <_malloc_r+0x426>
  404776:	2b54      	cmp	r3, #84	; 0x54
  404778:	f200 80a4 	bhi.w	4048c4 <_malloc_r+0x490>
  40477c:	0b28      	lsrs	r0, r5, #12
  40477e:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  404782:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404786:	306e      	adds	r0, #110	; 0x6e
  404788:	e676      	b.n	404478 <_malloc_r+0x44>
  40478a:	bf00      	nop
  40478c:	2000047c 	.word	0x2000047c
  404790:	20000cf0 	.word	0x20000cf0
  404794:	20000cf4 	.word	0x20000cf4
  404798:	20000cec 	.word	0x20000cec
  40479c:	20000ce8 	.word	0x20000ce8
  4047a0:	20000888 	.word	0x20000888
  4047a4:	0a5a      	lsrs	r2, r3, #9
  4047a6:	2a04      	cmp	r2, #4
  4047a8:	d95e      	bls.n	404868 <_malloc_r+0x434>
  4047aa:	2a14      	cmp	r2, #20
  4047ac:	f200 80b3 	bhi.w	404916 <_malloc_r+0x4e2>
  4047b0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4047b4:	0049      	lsls	r1, r1, #1
  4047b6:	325b      	adds	r2, #91	; 0x5b
  4047b8:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  4047bc:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  4047c0:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 4049a0 <_malloc_r+0x56c>
  4047c4:	f1ac 0c08 	sub.w	ip, ip, #8
  4047c8:	458c      	cmp	ip, r1
  4047ca:	f000 8088 	beq.w	4048de <_malloc_r+0x4aa>
  4047ce:	684a      	ldr	r2, [r1, #4]
  4047d0:	f022 0203 	bic.w	r2, r2, #3
  4047d4:	4293      	cmp	r3, r2
  4047d6:	d202      	bcs.n	4047de <_malloc_r+0x3aa>
  4047d8:	6889      	ldr	r1, [r1, #8]
  4047da:	458c      	cmp	ip, r1
  4047dc:	d1f7      	bne.n	4047ce <_malloc_r+0x39a>
  4047de:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4047e2:	687a      	ldr	r2, [r7, #4]
  4047e4:	f8c4 c00c 	str.w	ip, [r4, #12]
  4047e8:	60a1      	str	r1, [r4, #8]
  4047ea:	f8cc 4008 	str.w	r4, [ip, #8]
  4047ee:	60cc      	str	r4, [r1, #12]
  4047f0:	e688      	b.n	404504 <_malloc_r+0xd0>
  4047f2:	1963      	adds	r3, r4, r5
  4047f4:	f042 0701 	orr.w	r7, r2, #1
  4047f8:	f045 0501 	orr.w	r5, r5, #1
  4047fc:	6065      	str	r5, [r4, #4]
  4047fe:	4630      	mov	r0, r6
  404800:	614b      	str	r3, [r1, #20]
  404802:	610b      	str	r3, [r1, #16]
  404804:	f8c3 e00c 	str.w	lr, [r3, #12]
  404808:	f8c3 e008 	str.w	lr, [r3, #8]
  40480c:	605f      	str	r7, [r3, #4]
  40480e:	509a      	str	r2, [r3, r2]
  404810:	3408      	adds	r4, #8
  404812:	f000 fa1d 	bl	404c50 <__malloc_unlock>
  404816:	e6d5      	b.n	4045c4 <_malloc_r+0x190>
  404818:	684a      	ldr	r2, [r1, #4]
  40481a:	e673      	b.n	404504 <_malloc_r+0xd0>
  40481c:	f108 0801 	add.w	r8, r8, #1
  404820:	f018 0f03 	tst.w	r8, #3
  404824:	f10c 0c08 	add.w	ip, ip, #8
  404828:	f47f ae7f 	bne.w	40452a <_malloc_r+0xf6>
  40482c:	e030      	b.n	404890 <_malloc_r+0x45c>
  40482e:	68dc      	ldr	r4, [r3, #12]
  404830:	42a3      	cmp	r3, r4
  404832:	bf08      	it	eq
  404834:	3002      	addeq	r0, #2
  404836:	f43f ae35 	beq.w	4044a4 <_malloc_r+0x70>
  40483a:	e6b3      	b.n	4045a4 <_malloc_r+0x170>
  40483c:	440b      	add	r3, r1
  40483e:	460c      	mov	r4, r1
  404840:	685a      	ldr	r2, [r3, #4]
  404842:	68c9      	ldr	r1, [r1, #12]
  404844:	f854 5f08 	ldr.w	r5, [r4, #8]!
  404848:	f042 0201 	orr.w	r2, r2, #1
  40484c:	605a      	str	r2, [r3, #4]
  40484e:	4630      	mov	r0, r6
  404850:	60e9      	str	r1, [r5, #12]
  404852:	608d      	str	r5, [r1, #8]
  404854:	f000 f9fc 	bl	404c50 <__malloc_unlock>
  404858:	e6b4      	b.n	4045c4 <_malloc_r+0x190>
  40485a:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  40485e:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  404862:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404866:	e607      	b.n	404478 <_malloc_r+0x44>
  404868:	099a      	lsrs	r2, r3, #6
  40486a:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40486e:	0049      	lsls	r1, r1, #1
  404870:	3238      	adds	r2, #56	; 0x38
  404872:	e7a1      	b.n	4047b8 <_malloc_r+0x384>
  404874:	42bc      	cmp	r4, r7
  404876:	4b4a      	ldr	r3, [pc, #296]	; (4049a0 <_malloc_r+0x56c>)
  404878:	f43f af00 	beq.w	40467c <_malloc_r+0x248>
  40487c:	689c      	ldr	r4, [r3, #8]
  40487e:	6862      	ldr	r2, [r4, #4]
  404880:	f022 0203 	bic.w	r2, r2, #3
  404884:	e75a      	b.n	40473c <_malloc_r+0x308>
  404886:	f859 3908 	ldr.w	r3, [r9], #-8
  40488a:	4599      	cmp	r9, r3
  40488c:	f040 8082 	bne.w	404994 <_malloc_r+0x560>
  404890:	f010 0f03 	tst.w	r0, #3
  404894:	f100 30ff 	add.w	r0, r0, #4294967295
  404898:	d1f5      	bne.n	404886 <_malloc_r+0x452>
  40489a:	687b      	ldr	r3, [r7, #4]
  40489c:	ea23 0304 	bic.w	r3, r3, r4
  4048a0:	607b      	str	r3, [r7, #4]
  4048a2:	0064      	lsls	r4, r4, #1
  4048a4:	429c      	cmp	r4, r3
  4048a6:	f63f aebd 	bhi.w	404624 <_malloc_r+0x1f0>
  4048aa:	2c00      	cmp	r4, #0
  4048ac:	f43f aeba 	beq.w	404624 <_malloc_r+0x1f0>
  4048b0:	421c      	tst	r4, r3
  4048b2:	4640      	mov	r0, r8
  4048b4:	f47f ae35 	bne.w	404522 <_malloc_r+0xee>
  4048b8:	0064      	lsls	r4, r4, #1
  4048ba:	421c      	tst	r4, r3
  4048bc:	f100 0004 	add.w	r0, r0, #4
  4048c0:	d0fa      	beq.n	4048b8 <_malloc_r+0x484>
  4048c2:	e62e      	b.n	404522 <_malloc_r+0xee>
  4048c4:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4048c8:	d818      	bhi.n	4048fc <_malloc_r+0x4c8>
  4048ca:	0be8      	lsrs	r0, r5, #15
  4048cc:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  4048d0:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4048d4:	3077      	adds	r0, #119	; 0x77
  4048d6:	e5cf      	b.n	404478 <_malloc_r+0x44>
  4048d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4048dc:	e6eb      	b.n	4046b6 <_malloc_r+0x282>
  4048de:	2101      	movs	r1, #1
  4048e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4048e4:	1092      	asrs	r2, r2, #2
  4048e6:	fa01 f202 	lsl.w	r2, r1, r2
  4048ea:	431a      	orrs	r2, r3
  4048ec:	f8c8 2004 	str.w	r2, [r8, #4]
  4048f0:	4661      	mov	r1, ip
  4048f2:	e777      	b.n	4047e4 <_malloc_r+0x3b0>
  4048f4:	2301      	movs	r3, #1
  4048f6:	f8cb 3004 	str.w	r3, [fp, #4]
  4048fa:	e725      	b.n	404748 <_malloc_r+0x314>
  4048fc:	f240 5254 	movw	r2, #1364	; 0x554
  404900:	4293      	cmp	r3, r2
  404902:	d820      	bhi.n	404946 <_malloc_r+0x512>
  404904:	0ca8      	lsrs	r0, r5, #18
  404906:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  40490a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40490e:	307c      	adds	r0, #124	; 0x7c
  404910:	e5b2      	b.n	404478 <_malloc_r+0x44>
  404912:	3210      	adds	r2, #16
  404914:	e6a4      	b.n	404660 <_malloc_r+0x22c>
  404916:	2a54      	cmp	r2, #84	; 0x54
  404918:	d826      	bhi.n	404968 <_malloc_r+0x534>
  40491a:	0b1a      	lsrs	r2, r3, #12
  40491c:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404920:	0049      	lsls	r1, r1, #1
  404922:	326e      	adds	r2, #110	; 0x6e
  404924:	e748      	b.n	4047b8 <_malloc_r+0x384>
  404926:	68bc      	ldr	r4, [r7, #8]
  404928:	6862      	ldr	r2, [r4, #4]
  40492a:	f022 0203 	bic.w	r2, r2, #3
  40492e:	e705      	b.n	40473c <_malloc_r+0x308>
  404930:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404934:	2800      	cmp	r0, #0
  404936:	f47f aea8 	bne.w	40468a <_malloc_r+0x256>
  40493a:	4442      	add	r2, r8
  40493c:	68bb      	ldr	r3, [r7, #8]
  40493e:	f042 0201 	orr.w	r2, r2, #1
  404942:	605a      	str	r2, [r3, #4]
  404944:	e6ec      	b.n	404720 <_malloc_r+0x2ec>
  404946:	23fe      	movs	r3, #254	; 0xfe
  404948:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  40494c:	207e      	movs	r0, #126	; 0x7e
  40494e:	e593      	b.n	404478 <_malloc_r+0x44>
  404950:	2201      	movs	r2, #1
  404952:	f04f 0900 	mov.w	r9, #0
  404956:	e6c1      	b.n	4046dc <_malloc_r+0x2a8>
  404958:	f104 0108 	add.w	r1, r4, #8
  40495c:	4630      	mov	r0, r6
  40495e:	f7ff fc7d 	bl	40425c <_free_r>
  404962:	f8d9 1000 	ldr.w	r1, [r9]
  404966:	e6db      	b.n	404720 <_malloc_r+0x2ec>
  404968:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40496c:	d805      	bhi.n	40497a <_malloc_r+0x546>
  40496e:	0bda      	lsrs	r2, r3, #15
  404970:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404974:	0049      	lsls	r1, r1, #1
  404976:	3277      	adds	r2, #119	; 0x77
  404978:	e71e      	b.n	4047b8 <_malloc_r+0x384>
  40497a:	f240 5154 	movw	r1, #1364	; 0x554
  40497e:	428a      	cmp	r2, r1
  404980:	d805      	bhi.n	40498e <_malloc_r+0x55a>
  404982:	0c9a      	lsrs	r2, r3, #18
  404984:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404988:	0049      	lsls	r1, r1, #1
  40498a:	327c      	adds	r2, #124	; 0x7c
  40498c:	e714      	b.n	4047b8 <_malloc_r+0x384>
  40498e:	21fe      	movs	r1, #254	; 0xfe
  404990:	227e      	movs	r2, #126	; 0x7e
  404992:	e711      	b.n	4047b8 <_malloc_r+0x384>
  404994:	687b      	ldr	r3, [r7, #4]
  404996:	e784      	b.n	4048a2 <_malloc_r+0x46e>
  404998:	08e8      	lsrs	r0, r5, #3
  40499a:	1c43      	adds	r3, r0, #1
  40499c:	005b      	lsls	r3, r3, #1
  40499e:	e5f8      	b.n	404592 <_malloc_r+0x15e>
  4049a0:	2000047c 	.word	0x2000047c
	...

004049b0 <memchr>:
  4049b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4049b4:	2a10      	cmp	r2, #16
  4049b6:	db2b      	blt.n	404a10 <memchr+0x60>
  4049b8:	f010 0f07 	tst.w	r0, #7
  4049bc:	d008      	beq.n	4049d0 <memchr+0x20>
  4049be:	f810 3b01 	ldrb.w	r3, [r0], #1
  4049c2:	3a01      	subs	r2, #1
  4049c4:	428b      	cmp	r3, r1
  4049c6:	d02d      	beq.n	404a24 <memchr+0x74>
  4049c8:	f010 0f07 	tst.w	r0, #7
  4049cc:	b342      	cbz	r2, 404a20 <memchr+0x70>
  4049ce:	d1f6      	bne.n	4049be <memchr+0xe>
  4049d0:	b4f0      	push	{r4, r5, r6, r7}
  4049d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4049d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4049da:	f022 0407 	bic.w	r4, r2, #7
  4049de:	f07f 0700 	mvns.w	r7, #0
  4049e2:	2300      	movs	r3, #0
  4049e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4049e8:	3c08      	subs	r4, #8
  4049ea:	ea85 0501 	eor.w	r5, r5, r1
  4049ee:	ea86 0601 	eor.w	r6, r6, r1
  4049f2:	fa85 f547 	uadd8	r5, r5, r7
  4049f6:	faa3 f587 	sel	r5, r3, r7
  4049fa:	fa86 f647 	uadd8	r6, r6, r7
  4049fe:	faa5 f687 	sel	r6, r5, r7
  404a02:	b98e      	cbnz	r6, 404a28 <memchr+0x78>
  404a04:	d1ee      	bne.n	4049e4 <memchr+0x34>
  404a06:	bcf0      	pop	{r4, r5, r6, r7}
  404a08:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404a0c:	f002 0207 	and.w	r2, r2, #7
  404a10:	b132      	cbz	r2, 404a20 <memchr+0x70>
  404a12:	f810 3b01 	ldrb.w	r3, [r0], #1
  404a16:	3a01      	subs	r2, #1
  404a18:	ea83 0301 	eor.w	r3, r3, r1
  404a1c:	b113      	cbz	r3, 404a24 <memchr+0x74>
  404a1e:	d1f8      	bne.n	404a12 <memchr+0x62>
  404a20:	2000      	movs	r0, #0
  404a22:	4770      	bx	lr
  404a24:	3801      	subs	r0, #1
  404a26:	4770      	bx	lr
  404a28:	2d00      	cmp	r5, #0
  404a2a:	bf06      	itte	eq
  404a2c:	4635      	moveq	r5, r6
  404a2e:	3803      	subeq	r0, #3
  404a30:	3807      	subne	r0, #7
  404a32:	f015 0f01 	tst.w	r5, #1
  404a36:	d107      	bne.n	404a48 <memchr+0x98>
  404a38:	3001      	adds	r0, #1
  404a3a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404a3e:	bf02      	ittt	eq
  404a40:	3001      	addeq	r0, #1
  404a42:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404a46:	3001      	addeq	r0, #1
  404a48:	bcf0      	pop	{r4, r5, r6, r7}
  404a4a:	3801      	subs	r0, #1
  404a4c:	4770      	bx	lr
  404a4e:	bf00      	nop

00404a50 <memcpy>:
  404a50:	4684      	mov	ip, r0
  404a52:	ea41 0300 	orr.w	r3, r1, r0
  404a56:	f013 0303 	ands.w	r3, r3, #3
  404a5a:	d16d      	bne.n	404b38 <memcpy+0xe8>
  404a5c:	3a40      	subs	r2, #64	; 0x40
  404a5e:	d341      	bcc.n	404ae4 <memcpy+0x94>
  404a60:	f851 3b04 	ldr.w	r3, [r1], #4
  404a64:	f840 3b04 	str.w	r3, [r0], #4
  404a68:	f851 3b04 	ldr.w	r3, [r1], #4
  404a6c:	f840 3b04 	str.w	r3, [r0], #4
  404a70:	f851 3b04 	ldr.w	r3, [r1], #4
  404a74:	f840 3b04 	str.w	r3, [r0], #4
  404a78:	f851 3b04 	ldr.w	r3, [r1], #4
  404a7c:	f840 3b04 	str.w	r3, [r0], #4
  404a80:	f851 3b04 	ldr.w	r3, [r1], #4
  404a84:	f840 3b04 	str.w	r3, [r0], #4
  404a88:	f851 3b04 	ldr.w	r3, [r1], #4
  404a8c:	f840 3b04 	str.w	r3, [r0], #4
  404a90:	f851 3b04 	ldr.w	r3, [r1], #4
  404a94:	f840 3b04 	str.w	r3, [r0], #4
  404a98:	f851 3b04 	ldr.w	r3, [r1], #4
  404a9c:	f840 3b04 	str.w	r3, [r0], #4
  404aa0:	f851 3b04 	ldr.w	r3, [r1], #4
  404aa4:	f840 3b04 	str.w	r3, [r0], #4
  404aa8:	f851 3b04 	ldr.w	r3, [r1], #4
  404aac:	f840 3b04 	str.w	r3, [r0], #4
  404ab0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ab4:	f840 3b04 	str.w	r3, [r0], #4
  404ab8:	f851 3b04 	ldr.w	r3, [r1], #4
  404abc:	f840 3b04 	str.w	r3, [r0], #4
  404ac0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ac4:	f840 3b04 	str.w	r3, [r0], #4
  404ac8:	f851 3b04 	ldr.w	r3, [r1], #4
  404acc:	f840 3b04 	str.w	r3, [r0], #4
  404ad0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ad4:	f840 3b04 	str.w	r3, [r0], #4
  404ad8:	f851 3b04 	ldr.w	r3, [r1], #4
  404adc:	f840 3b04 	str.w	r3, [r0], #4
  404ae0:	3a40      	subs	r2, #64	; 0x40
  404ae2:	d2bd      	bcs.n	404a60 <memcpy+0x10>
  404ae4:	3230      	adds	r2, #48	; 0x30
  404ae6:	d311      	bcc.n	404b0c <memcpy+0xbc>
  404ae8:	f851 3b04 	ldr.w	r3, [r1], #4
  404aec:	f840 3b04 	str.w	r3, [r0], #4
  404af0:	f851 3b04 	ldr.w	r3, [r1], #4
  404af4:	f840 3b04 	str.w	r3, [r0], #4
  404af8:	f851 3b04 	ldr.w	r3, [r1], #4
  404afc:	f840 3b04 	str.w	r3, [r0], #4
  404b00:	f851 3b04 	ldr.w	r3, [r1], #4
  404b04:	f840 3b04 	str.w	r3, [r0], #4
  404b08:	3a10      	subs	r2, #16
  404b0a:	d2ed      	bcs.n	404ae8 <memcpy+0x98>
  404b0c:	320c      	adds	r2, #12
  404b0e:	d305      	bcc.n	404b1c <memcpy+0xcc>
  404b10:	f851 3b04 	ldr.w	r3, [r1], #4
  404b14:	f840 3b04 	str.w	r3, [r0], #4
  404b18:	3a04      	subs	r2, #4
  404b1a:	d2f9      	bcs.n	404b10 <memcpy+0xc0>
  404b1c:	3204      	adds	r2, #4
  404b1e:	d008      	beq.n	404b32 <memcpy+0xe2>
  404b20:	07d2      	lsls	r2, r2, #31
  404b22:	bf1c      	itt	ne
  404b24:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404b28:	f800 3b01 	strbne.w	r3, [r0], #1
  404b2c:	d301      	bcc.n	404b32 <memcpy+0xe2>
  404b2e:	880b      	ldrh	r3, [r1, #0]
  404b30:	8003      	strh	r3, [r0, #0]
  404b32:	4660      	mov	r0, ip
  404b34:	4770      	bx	lr
  404b36:	bf00      	nop
  404b38:	2a08      	cmp	r2, #8
  404b3a:	d313      	bcc.n	404b64 <memcpy+0x114>
  404b3c:	078b      	lsls	r3, r1, #30
  404b3e:	d08d      	beq.n	404a5c <memcpy+0xc>
  404b40:	f010 0303 	ands.w	r3, r0, #3
  404b44:	d08a      	beq.n	404a5c <memcpy+0xc>
  404b46:	f1c3 0304 	rsb	r3, r3, #4
  404b4a:	1ad2      	subs	r2, r2, r3
  404b4c:	07db      	lsls	r3, r3, #31
  404b4e:	bf1c      	itt	ne
  404b50:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404b54:	f800 3b01 	strbne.w	r3, [r0], #1
  404b58:	d380      	bcc.n	404a5c <memcpy+0xc>
  404b5a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404b5e:	f820 3b02 	strh.w	r3, [r0], #2
  404b62:	e77b      	b.n	404a5c <memcpy+0xc>
  404b64:	3a04      	subs	r2, #4
  404b66:	d3d9      	bcc.n	404b1c <memcpy+0xcc>
  404b68:	3a01      	subs	r2, #1
  404b6a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404b6e:	f800 3b01 	strb.w	r3, [r0], #1
  404b72:	d2f9      	bcs.n	404b68 <memcpy+0x118>
  404b74:	780b      	ldrb	r3, [r1, #0]
  404b76:	7003      	strb	r3, [r0, #0]
  404b78:	784b      	ldrb	r3, [r1, #1]
  404b7a:	7043      	strb	r3, [r0, #1]
  404b7c:	788b      	ldrb	r3, [r1, #2]
  404b7e:	7083      	strb	r3, [r0, #2]
  404b80:	4660      	mov	r0, ip
  404b82:	4770      	bx	lr

00404b84 <memmove>:
  404b84:	4288      	cmp	r0, r1
  404b86:	b5f0      	push	{r4, r5, r6, r7, lr}
  404b88:	d90d      	bls.n	404ba6 <memmove+0x22>
  404b8a:	188b      	adds	r3, r1, r2
  404b8c:	4298      	cmp	r0, r3
  404b8e:	d20a      	bcs.n	404ba6 <memmove+0x22>
  404b90:	1881      	adds	r1, r0, r2
  404b92:	2a00      	cmp	r2, #0
  404b94:	d051      	beq.n	404c3a <memmove+0xb6>
  404b96:	1a9a      	subs	r2, r3, r2
  404b98:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404b9c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  404ba0:	4293      	cmp	r3, r2
  404ba2:	d1f9      	bne.n	404b98 <memmove+0x14>
  404ba4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404ba6:	2a0f      	cmp	r2, #15
  404ba8:	d948      	bls.n	404c3c <memmove+0xb8>
  404baa:	ea41 0300 	orr.w	r3, r1, r0
  404bae:	079b      	lsls	r3, r3, #30
  404bb0:	d146      	bne.n	404c40 <memmove+0xbc>
  404bb2:	f100 0410 	add.w	r4, r0, #16
  404bb6:	f101 0310 	add.w	r3, r1, #16
  404bba:	4615      	mov	r5, r2
  404bbc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404bc0:	f844 6c10 	str.w	r6, [r4, #-16]
  404bc4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404bc8:	f844 6c0c 	str.w	r6, [r4, #-12]
  404bcc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404bd0:	f844 6c08 	str.w	r6, [r4, #-8]
  404bd4:	3d10      	subs	r5, #16
  404bd6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404bda:	f844 6c04 	str.w	r6, [r4, #-4]
  404bde:	2d0f      	cmp	r5, #15
  404be0:	f103 0310 	add.w	r3, r3, #16
  404be4:	f104 0410 	add.w	r4, r4, #16
  404be8:	d8e8      	bhi.n	404bbc <memmove+0x38>
  404bea:	f1a2 0310 	sub.w	r3, r2, #16
  404bee:	f023 030f 	bic.w	r3, r3, #15
  404bf2:	f002 0e0f 	and.w	lr, r2, #15
  404bf6:	3310      	adds	r3, #16
  404bf8:	f1be 0f03 	cmp.w	lr, #3
  404bfc:	4419      	add	r1, r3
  404bfe:	4403      	add	r3, r0
  404c00:	d921      	bls.n	404c46 <memmove+0xc2>
  404c02:	1f1e      	subs	r6, r3, #4
  404c04:	460d      	mov	r5, r1
  404c06:	4674      	mov	r4, lr
  404c08:	3c04      	subs	r4, #4
  404c0a:	f855 7b04 	ldr.w	r7, [r5], #4
  404c0e:	f846 7f04 	str.w	r7, [r6, #4]!
  404c12:	2c03      	cmp	r4, #3
  404c14:	d8f8      	bhi.n	404c08 <memmove+0x84>
  404c16:	f1ae 0404 	sub.w	r4, lr, #4
  404c1a:	f024 0403 	bic.w	r4, r4, #3
  404c1e:	3404      	adds	r4, #4
  404c20:	4423      	add	r3, r4
  404c22:	4421      	add	r1, r4
  404c24:	f002 0203 	and.w	r2, r2, #3
  404c28:	b162      	cbz	r2, 404c44 <memmove+0xc0>
  404c2a:	3b01      	subs	r3, #1
  404c2c:	440a      	add	r2, r1
  404c2e:	f811 4b01 	ldrb.w	r4, [r1], #1
  404c32:	f803 4f01 	strb.w	r4, [r3, #1]!
  404c36:	428a      	cmp	r2, r1
  404c38:	d1f9      	bne.n	404c2e <memmove+0xaa>
  404c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404c3c:	4603      	mov	r3, r0
  404c3e:	e7f3      	b.n	404c28 <memmove+0xa4>
  404c40:	4603      	mov	r3, r0
  404c42:	e7f2      	b.n	404c2a <memmove+0xa6>
  404c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404c46:	4672      	mov	r2, lr
  404c48:	e7ee      	b.n	404c28 <memmove+0xa4>
  404c4a:	bf00      	nop

00404c4c <__malloc_lock>:
  404c4c:	4770      	bx	lr
  404c4e:	bf00      	nop

00404c50 <__malloc_unlock>:
  404c50:	4770      	bx	lr
  404c52:	bf00      	nop

00404c54 <_Balloc>:
  404c54:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404c56:	b570      	push	{r4, r5, r6, lr}
  404c58:	4605      	mov	r5, r0
  404c5a:	460c      	mov	r4, r1
  404c5c:	b14b      	cbz	r3, 404c72 <_Balloc+0x1e>
  404c5e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404c62:	b180      	cbz	r0, 404c86 <_Balloc+0x32>
  404c64:	6802      	ldr	r2, [r0, #0]
  404c66:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404c6a:	2300      	movs	r3, #0
  404c6c:	6103      	str	r3, [r0, #16]
  404c6e:	60c3      	str	r3, [r0, #12]
  404c70:	bd70      	pop	{r4, r5, r6, pc}
  404c72:	2221      	movs	r2, #33	; 0x21
  404c74:	2104      	movs	r1, #4
  404c76:	f000 fdcf 	bl	405818 <_calloc_r>
  404c7a:	64e8      	str	r0, [r5, #76]	; 0x4c
  404c7c:	4603      	mov	r3, r0
  404c7e:	2800      	cmp	r0, #0
  404c80:	d1ed      	bne.n	404c5e <_Balloc+0xa>
  404c82:	2000      	movs	r0, #0
  404c84:	bd70      	pop	{r4, r5, r6, pc}
  404c86:	2101      	movs	r1, #1
  404c88:	fa01 f604 	lsl.w	r6, r1, r4
  404c8c:	1d72      	adds	r2, r6, #5
  404c8e:	4628      	mov	r0, r5
  404c90:	0092      	lsls	r2, r2, #2
  404c92:	f000 fdc1 	bl	405818 <_calloc_r>
  404c96:	2800      	cmp	r0, #0
  404c98:	d0f3      	beq.n	404c82 <_Balloc+0x2e>
  404c9a:	6044      	str	r4, [r0, #4]
  404c9c:	6086      	str	r6, [r0, #8]
  404c9e:	e7e4      	b.n	404c6a <_Balloc+0x16>

00404ca0 <_Bfree>:
  404ca0:	b131      	cbz	r1, 404cb0 <_Bfree+0x10>
  404ca2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404ca4:	684a      	ldr	r2, [r1, #4]
  404ca6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404caa:	6008      	str	r0, [r1, #0]
  404cac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404cb0:	4770      	bx	lr
  404cb2:	bf00      	nop

00404cb4 <__multadd>:
  404cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
  404cb6:	690c      	ldr	r4, [r1, #16]
  404cb8:	b083      	sub	sp, #12
  404cba:	460d      	mov	r5, r1
  404cbc:	4606      	mov	r6, r0
  404cbe:	f101 0e14 	add.w	lr, r1, #20
  404cc2:	2700      	movs	r7, #0
  404cc4:	f8de 0000 	ldr.w	r0, [lr]
  404cc8:	b281      	uxth	r1, r0
  404cca:	fb02 3101 	mla	r1, r2, r1, r3
  404cce:	0c0b      	lsrs	r3, r1, #16
  404cd0:	0c00      	lsrs	r0, r0, #16
  404cd2:	fb02 3300 	mla	r3, r2, r0, r3
  404cd6:	b289      	uxth	r1, r1
  404cd8:	3701      	adds	r7, #1
  404cda:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  404cde:	42bc      	cmp	r4, r7
  404ce0:	f84e 1b04 	str.w	r1, [lr], #4
  404ce4:	ea4f 4313 	mov.w	r3, r3, lsr #16
  404ce8:	dcec      	bgt.n	404cc4 <__multadd+0x10>
  404cea:	b13b      	cbz	r3, 404cfc <__multadd+0x48>
  404cec:	68aa      	ldr	r2, [r5, #8]
  404cee:	4294      	cmp	r4, r2
  404cf0:	da07      	bge.n	404d02 <__multadd+0x4e>
  404cf2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404cf6:	3401      	adds	r4, #1
  404cf8:	6153      	str	r3, [r2, #20]
  404cfa:	612c      	str	r4, [r5, #16]
  404cfc:	4628      	mov	r0, r5
  404cfe:	b003      	add	sp, #12
  404d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404d02:	6869      	ldr	r1, [r5, #4]
  404d04:	9301      	str	r3, [sp, #4]
  404d06:	3101      	adds	r1, #1
  404d08:	4630      	mov	r0, r6
  404d0a:	f7ff ffa3 	bl	404c54 <_Balloc>
  404d0e:	692a      	ldr	r2, [r5, #16]
  404d10:	3202      	adds	r2, #2
  404d12:	f105 010c 	add.w	r1, r5, #12
  404d16:	4607      	mov	r7, r0
  404d18:	0092      	lsls	r2, r2, #2
  404d1a:	300c      	adds	r0, #12
  404d1c:	f7ff fe98 	bl	404a50 <memcpy>
  404d20:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404d22:	6869      	ldr	r1, [r5, #4]
  404d24:	9b01      	ldr	r3, [sp, #4]
  404d26:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404d2a:	6028      	str	r0, [r5, #0]
  404d2c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404d30:	463d      	mov	r5, r7
  404d32:	e7de      	b.n	404cf2 <__multadd+0x3e>

00404d34 <__hi0bits>:
  404d34:	0c03      	lsrs	r3, r0, #16
  404d36:	041b      	lsls	r3, r3, #16
  404d38:	b9b3      	cbnz	r3, 404d68 <__hi0bits+0x34>
  404d3a:	0400      	lsls	r0, r0, #16
  404d3c:	2310      	movs	r3, #16
  404d3e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  404d42:	bf04      	itt	eq
  404d44:	0200      	lsleq	r0, r0, #8
  404d46:	3308      	addeq	r3, #8
  404d48:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  404d4c:	bf04      	itt	eq
  404d4e:	0100      	lsleq	r0, r0, #4
  404d50:	3304      	addeq	r3, #4
  404d52:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  404d56:	bf04      	itt	eq
  404d58:	0080      	lsleq	r0, r0, #2
  404d5a:	3302      	addeq	r3, #2
  404d5c:	2800      	cmp	r0, #0
  404d5e:	db07      	blt.n	404d70 <__hi0bits+0x3c>
  404d60:	0042      	lsls	r2, r0, #1
  404d62:	d403      	bmi.n	404d6c <__hi0bits+0x38>
  404d64:	2020      	movs	r0, #32
  404d66:	4770      	bx	lr
  404d68:	2300      	movs	r3, #0
  404d6a:	e7e8      	b.n	404d3e <__hi0bits+0xa>
  404d6c:	1c58      	adds	r0, r3, #1
  404d6e:	4770      	bx	lr
  404d70:	4618      	mov	r0, r3
  404d72:	4770      	bx	lr

00404d74 <__lo0bits>:
  404d74:	6803      	ldr	r3, [r0, #0]
  404d76:	f013 0207 	ands.w	r2, r3, #7
  404d7a:	d007      	beq.n	404d8c <__lo0bits+0x18>
  404d7c:	07d9      	lsls	r1, r3, #31
  404d7e:	d420      	bmi.n	404dc2 <__lo0bits+0x4e>
  404d80:	079a      	lsls	r2, r3, #30
  404d82:	d420      	bmi.n	404dc6 <__lo0bits+0x52>
  404d84:	089b      	lsrs	r3, r3, #2
  404d86:	6003      	str	r3, [r0, #0]
  404d88:	2002      	movs	r0, #2
  404d8a:	4770      	bx	lr
  404d8c:	b299      	uxth	r1, r3
  404d8e:	b909      	cbnz	r1, 404d94 <__lo0bits+0x20>
  404d90:	0c1b      	lsrs	r3, r3, #16
  404d92:	2210      	movs	r2, #16
  404d94:	f013 0fff 	tst.w	r3, #255	; 0xff
  404d98:	bf04      	itt	eq
  404d9a:	0a1b      	lsreq	r3, r3, #8
  404d9c:	3208      	addeq	r2, #8
  404d9e:	0719      	lsls	r1, r3, #28
  404da0:	bf04      	itt	eq
  404da2:	091b      	lsreq	r3, r3, #4
  404da4:	3204      	addeq	r2, #4
  404da6:	0799      	lsls	r1, r3, #30
  404da8:	bf04      	itt	eq
  404daa:	089b      	lsreq	r3, r3, #2
  404dac:	3202      	addeq	r2, #2
  404dae:	07d9      	lsls	r1, r3, #31
  404db0:	d404      	bmi.n	404dbc <__lo0bits+0x48>
  404db2:	085b      	lsrs	r3, r3, #1
  404db4:	d101      	bne.n	404dba <__lo0bits+0x46>
  404db6:	2020      	movs	r0, #32
  404db8:	4770      	bx	lr
  404dba:	3201      	adds	r2, #1
  404dbc:	6003      	str	r3, [r0, #0]
  404dbe:	4610      	mov	r0, r2
  404dc0:	4770      	bx	lr
  404dc2:	2000      	movs	r0, #0
  404dc4:	4770      	bx	lr
  404dc6:	085b      	lsrs	r3, r3, #1
  404dc8:	6003      	str	r3, [r0, #0]
  404dca:	2001      	movs	r0, #1
  404dcc:	4770      	bx	lr
  404dce:	bf00      	nop

00404dd0 <__i2b>:
  404dd0:	b510      	push	{r4, lr}
  404dd2:	460c      	mov	r4, r1
  404dd4:	2101      	movs	r1, #1
  404dd6:	f7ff ff3d 	bl	404c54 <_Balloc>
  404dda:	2201      	movs	r2, #1
  404ddc:	6144      	str	r4, [r0, #20]
  404dde:	6102      	str	r2, [r0, #16]
  404de0:	bd10      	pop	{r4, pc}
  404de2:	bf00      	nop

00404de4 <__multiply>:
  404de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404de8:	690d      	ldr	r5, [r1, #16]
  404dea:	6917      	ldr	r7, [r2, #16]
  404dec:	42bd      	cmp	r5, r7
  404dee:	b083      	sub	sp, #12
  404df0:	460c      	mov	r4, r1
  404df2:	4616      	mov	r6, r2
  404df4:	da04      	bge.n	404e00 <__multiply+0x1c>
  404df6:	462a      	mov	r2, r5
  404df8:	4634      	mov	r4, r6
  404dfa:	463d      	mov	r5, r7
  404dfc:	460e      	mov	r6, r1
  404dfe:	4617      	mov	r7, r2
  404e00:	68a3      	ldr	r3, [r4, #8]
  404e02:	6861      	ldr	r1, [r4, #4]
  404e04:	eb05 0807 	add.w	r8, r5, r7
  404e08:	4598      	cmp	r8, r3
  404e0a:	bfc8      	it	gt
  404e0c:	3101      	addgt	r1, #1
  404e0e:	f7ff ff21 	bl	404c54 <_Balloc>
  404e12:	f100 0c14 	add.w	ip, r0, #20
  404e16:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  404e1a:	45cc      	cmp	ip, r9
  404e1c:	9000      	str	r0, [sp, #0]
  404e1e:	d205      	bcs.n	404e2c <__multiply+0x48>
  404e20:	4663      	mov	r3, ip
  404e22:	2100      	movs	r1, #0
  404e24:	f843 1b04 	str.w	r1, [r3], #4
  404e28:	4599      	cmp	r9, r3
  404e2a:	d8fb      	bhi.n	404e24 <__multiply+0x40>
  404e2c:	f106 0214 	add.w	r2, r6, #20
  404e30:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  404e34:	f104 0314 	add.w	r3, r4, #20
  404e38:	4552      	cmp	r2, sl
  404e3a:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  404e3e:	d254      	bcs.n	404eea <__multiply+0x106>
  404e40:	f8cd 9004 	str.w	r9, [sp, #4]
  404e44:	4699      	mov	r9, r3
  404e46:	f852 3b04 	ldr.w	r3, [r2], #4
  404e4a:	fa1f fb83 	uxth.w	fp, r3
  404e4e:	f1bb 0f00 	cmp.w	fp, #0
  404e52:	d020      	beq.n	404e96 <__multiply+0xb2>
  404e54:	2000      	movs	r0, #0
  404e56:	464f      	mov	r7, r9
  404e58:	4666      	mov	r6, ip
  404e5a:	4605      	mov	r5, r0
  404e5c:	e000      	b.n	404e60 <__multiply+0x7c>
  404e5e:	461e      	mov	r6, r3
  404e60:	f857 4b04 	ldr.w	r4, [r7], #4
  404e64:	6830      	ldr	r0, [r6, #0]
  404e66:	b2a1      	uxth	r1, r4
  404e68:	b283      	uxth	r3, r0
  404e6a:	fb0b 3101 	mla	r1, fp, r1, r3
  404e6e:	0c24      	lsrs	r4, r4, #16
  404e70:	0c00      	lsrs	r0, r0, #16
  404e72:	194b      	adds	r3, r1, r5
  404e74:	fb0b 0004 	mla	r0, fp, r4, r0
  404e78:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  404e7c:	b299      	uxth	r1, r3
  404e7e:	4633      	mov	r3, r6
  404e80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  404e84:	45be      	cmp	lr, r7
  404e86:	ea4f 4510 	mov.w	r5, r0, lsr #16
  404e8a:	f843 1b04 	str.w	r1, [r3], #4
  404e8e:	d8e6      	bhi.n	404e5e <__multiply+0x7a>
  404e90:	6075      	str	r5, [r6, #4]
  404e92:	f852 3c04 	ldr.w	r3, [r2, #-4]
  404e96:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  404e9a:	d020      	beq.n	404ede <__multiply+0xfa>
  404e9c:	f8dc 3000 	ldr.w	r3, [ip]
  404ea0:	4667      	mov	r7, ip
  404ea2:	4618      	mov	r0, r3
  404ea4:	464d      	mov	r5, r9
  404ea6:	2100      	movs	r1, #0
  404ea8:	e000      	b.n	404eac <__multiply+0xc8>
  404eaa:	4637      	mov	r7, r6
  404eac:	882c      	ldrh	r4, [r5, #0]
  404eae:	0c00      	lsrs	r0, r0, #16
  404eb0:	fb0b 0004 	mla	r0, fp, r4, r0
  404eb4:	4401      	add	r1, r0
  404eb6:	b29c      	uxth	r4, r3
  404eb8:	463e      	mov	r6, r7
  404eba:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  404ebe:	f846 3b04 	str.w	r3, [r6], #4
  404ec2:	6878      	ldr	r0, [r7, #4]
  404ec4:	f855 4b04 	ldr.w	r4, [r5], #4
  404ec8:	b283      	uxth	r3, r0
  404eca:	0c24      	lsrs	r4, r4, #16
  404ecc:	fb0b 3404 	mla	r4, fp, r4, r3
  404ed0:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  404ed4:	45ae      	cmp	lr, r5
  404ed6:	ea4f 4113 	mov.w	r1, r3, lsr #16
  404eda:	d8e6      	bhi.n	404eaa <__multiply+0xc6>
  404edc:	607b      	str	r3, [r7, #4]
  404ede:	4592      	cmp	sl, r2
  404ee0:	f10c 0c04 	add.w	ip, ip, #4
  404ee4:	d8af      	bhi.n	404e46 <__multiply+0x62>
  404ee6:	f8dd 9004 	ldr.w	r9, [sp, #4]
  404eea:	f1b8 0f00 	cmp.w	r8, #0
  404eee:	dd0b      	ble.n	404f08 <__multiply+0x124>
  404ef0:	f859 3c04 	ldr.w	r3, [r9, #-4]
  404ef4:	f1a9 0904 	sub.w	r9, r9, #4
  404ef8:	b11b      	cbz	r3, 404f02 <__multiply+0x11e>
  404efa:	e005      	b.n	404f08 <__multiply+0x124>
  404efc:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  404f00:	b913      	cbnz	r3, 404f08 <__multiply+0x124>
  404f02:	f1b8 0801 	subs.w	r8, r8, #1
  404f06:	d1f9      	bne.n	404efc <__multiply+0x118>
  404f08:	9800      	ldr	r0, [sp, #0]
  404f0a:	f8c0 8010 	str.w	r8, [r0, #16]
  404f0e:	b003      	add	sp, #12
  404f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404f14 <__pow5mult>:
  404f14:	f012 0303 	ands.w	r3, r2, #3
  404f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404f1c:	4614      	mov	r4, r2
  404f1e:	4607      	mov	r7, r0
  404f20:	d12e      	bne.n	404f80 <__pow5mult+0x6c>
  404f22:	460e      	mov	r6, r1
  404f24:	10a4      	asrs	r4, r4, #2
  404f26:	d01c      	beq.n	404f62 <__pow5mult+0x4e>
  404f28:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  404f2a:	b395      	cbz	r5, 404f92 <__pow5mult+0x7e>
  404f2c:	07e3      	lsls	r3, r4, #31
  404f2e:	f04f 0800 	mov.w	r8, #0
  404f32:	d406      	bmi.n	404f42 <__pow5mult+0x2e>
  404f34:	1064      	asrs	r4, r4, #1
  404f36:	d014      	beq.n	404f62 <__pow5mult+0x4e>
  404f38:	6828      	ldr	r0, [r5, #0]
  404f3a:	b1a8      	cbz	r0, 404f68 <__pow5mult+0x54>
  404f3c:	4605      	mov	r5, r0
  404f3e:	07e3      	lsls	r3, r4, #31
  404f40:	d5f8      	bpl.n	404f34 <__pow5mult+0x20>
  404f42:	462a      	mov	r2, r5
  404f44:	4631      	mov	r1, r6
  404f46:	4638      	mov	r0, r7
  404f48:	f7ff ff4c 	bl	404de4 <__multiply>
  404f4c:	b1b6      	cbz	r6, 404f7c <__pow5mult+0x68>
  404f4e:	6872      	ldr	r2, [r6, #4]
  404f50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404f52:	1064      	asrs	r4, r4, #1
  404f54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404f58:	6031      	str	r1, [r6, #0]
  404f5a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404f5e:	4606      	mov	r6, r0
  404f60:	d1ea      	bne.n	404f38 <__pow5mult+0x24>
  404f62:	4630      	mov	r0, r6
  404f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f68:	462a      	mov	r2, r5
  404f6a:	4629      	mov	r1, r5
  404f6c:	4638      	mov	r0, r7
  404f6e:	f7ff ff39 	bl	404de4 <__multiply>
  404f72:	6028      	str	r0, [r5, #0]
  404f74:	f8c0 8000 	str.w	r8, [r0]
  404f78:	4605      	mov	r5, r0
  404f7a:	e7e0      	b.n	404f3e <__pow5mult+0x2a>
  404f7c:	4606      	mov	r6, r0
  404f7e:	e7d9      	b.n	404f34 <__pow5mult+0x20>
  404f80:	1e5a      	subs	r2, r3, #1
  404f82:	4d0b      	ldr	r5, [pc, #44]	; (404fb0 <__pow5mult+0x9c>)
  404f84:	2300      	movs	r3, #0
  404f86:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404f8a:	f7ff fe93 	bl	404cb4 <__multadd>
  404f8e:	4606      	mov	r6, r0
  404f90:	e7c8      	b.n	404f24 <__pow5mult+0x10>
  404f92:	2101      	movs	r1, #1
  404f94:	4638      	mov	r0, r7
  404f96:	f7ff fe5d 	bl	404c54 <_Balloc>
  404f9a:	f240 2171 	movw	r1, #625	; 0x271
  404f9e:	2201      	movs	r2, #1
  404fa0:	2300      	movs	r3, #0
  404fa2:	6141      	str	r1, [r0, #20]
  404fa4:	6102      	str	r2, [r0, #16]
  404fa6:	4605      	mov	r5, r0
  404fa8:	64b8      	str	r0, [r7, #72]	; 0x48
  404faa:	6003      	str	r3, [r0, #0]
  404fac:	e7be      	b.n	404f2c <__pow5mult+0x18>
  404fae:	bf00      	nop
  404fb0:	00406db8 	.word	0x00406db8

00404fb4 <__lshift>:
  404fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404fb8:	4691      	mov	r9, r2
  404fba:	690a      	ldr	r2, [r1, #16]
  404fbc:	688b      	ldr	r3, [r1, #8]
  404fbe:	ea4f 1469 	mov.w	r4, r9, asr #5
  404fc2:	eb04 0802 	add.w	r8, r4, r2
  404fc6:	f108 0501 	add.w	r5, r8, #1
  404fca:	429d      	cmp	r5, r3
  404fcc:	460e      	mov	r6, r1
  404fce:	4682      	mov	sl, r0
  404fd0:	6849      	ldr	r1, [r1, #4]
  404fd2:	dd04      	ble.n	404fde <__lshift+0x2a>
  404fd4:	005b      	lsls	r3, r3, #1
  404fd6:	429d      	cmp	r5, r3
  404fd8:	f101 0101 	add.w	r1, r1, #1
  404fdc:	dcfa      	bgt.n	404fd4 <__lshift+0x20>
  404fde:	4650      	mov	r0, sl
  404fe0:	f7ff fe38 	bl	404c54 <_Balloc>
  404fe4:	2c00      	cmp	r4, #0
  404fe6:	f100 0214 	add.w	r2, r0, #20
  404fea:	dd38      	ble.n	40505e <__lshift+0xaa>
  404fec:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  404ff0:	2100      	movs	r1, #0
  404ff2:	f842 1b04 	str.w	r1, [r2], #4
  404ff6:	4293      	cmp	r3, r2
  404ff8:	d1fb      	bne.n	404ff2 <__lshift+0x3e>
  404ffa:	6934      	ldr	r4, [r6, #16]
  404ffc:	f106 0114 	add.w	r1, r6, #20
  405000:	f019 091f 	ands.w	r9, r9, #31
  405004:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405008:	d021      	beq.n	40504e <__lshift+0x9a>
  40500a:	f1c9 0220 	rsb	r2, r9, #32
  40500e:	2400      	movs	r4, #0
  405010:	680f      	ldr	r7, [r1, #0]
  405012:	fa07 fc09 	lsl.w	ip, r7, r9
  405016:	ea4c 0404 	orr.w	r4, ip, r4
  40501a:	469c      	mov	ip, r3
  40501c:	f843 4b04 	str.w	r4, [r3], #4
  405020:	f851 4b04 	ldr.w	r4, [r1], #4
  405024:	458e      	cmp	lr, r1
  405026:	fa24 f402 	lsr.w	r4, r4, r2
  40502a:	d8f1      	bhi.n	405010 <__lshift+0x5c>
  40502c:	f8cc 4004 	str.w	r4, [ip, #4]
  405030:	b10c      	cbz	r4, 405036 <__lshift+0x82>
  405032:	f108 0502 	add.w	r5, r8, #2
  405036:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  40503a:	6872      	ldr	r2, [r6, #4]
  40503c:	3d01      	subs	r5, #1
  40503e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405042:	6105      	str	r5, [r0, #16]
  405044:	6031      	str	r1, [r6, #0]
  405046:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40504a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40504e:	3b04      	subs	r3, #4
  405050:	f851 2b04 	ldr.w	r2, [r1], #4
  405054:	f843 2f04 	str.w	r2, [r3, #4]!
  405058:	458e      	cmp	lr, r1
  40505a:	d8f9      	bhi.n	405050 <__lshift+0x9c>
  40505c:	e7eb      	b.n	405036 <__lshift+0x82>
  40505e:	4613      	mov	r3, r2
  405060:	e7cb      	b.n	404ffa <__lshift+0x46>
  405062:	bf00      	nop

00405064 <__mcmp>:
  405064:	6902      	ldr	r2, [r0, #16]
  405066:	690b      	ldr	r3, [r1, #16]
  405068:	1ad2      	subs	r2, r2, r3
  40506a:	d112      	bne.n	405092 <__mcmp+0x2e>
  40506c:	009b      	lsls	r3, r3, #2
  40506e:	3014      	adds	r0, #20
  405070:	3114      	adds	r1, #20
  405072:	4419      	add	r1, r3
  405074:	b410      	push	{r4}
  405076:	4403      	add	r3, r0
  405078:	e001      	b.n	40507e <__mcmp+0x1a>
  40507a:	4298      	cmp	r0, r3
  40507c:	d20b      	bcs.n	405096 <__mcmp+0x32>
  40507e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405082:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405086:	4294      	cmp	r4, r2
  405088:	d0f7      	beq.n	40507a <__mcmp+0x16>
  40508a:	d307      	bcc.n	40509c <__mcmp+0x38>
  40508c:	2001      	movs	r0, #1
  40508e:	bc10      	pop	{r4}
  405090:	4770      	bx	lr
  405092:	4610      	mov	r0, r2
  405094:	4770      	bx	lr
  405096:	2000      	movs	r0, #0
  405098:	bc10      	pop	{r4}
  40509a:	4770      	bx	lr
  40509c:	f04f 30ff 	mov.w	r0, #4294967295
  4050a0:	e7f5      	b.n	40508e <__mcmp+0x2a>
  4050a2:	bf00      	nop

004050a4 <__mdiff>:
  4050a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4050a8:	690b      	ldr	r3, [r1, #16]
  4050aa:	460f      	mov	r7, r1
  4050ac:	6911      	ldr	r1, [r2, #16]
  4050ae:	1a5b      	subs	r3, r3, r1
  4050b0:	2b00      	cmp	r3, #0
  4050b2:	4690      	mov	r8, r2
  4050b4:	d117      	bne.n	4050e6 <__mdiff+0x42>
  4050b6:	0089      	lsls	r1, r1, #2
  4050b8:	f107 0214 	add.w	r2, r7, #20
  4050bc:	f108 0514 	add.w	r5, r8, #20
  4050c0:	1853      	adds	r3, r2, r1
  4050c2:	4429      	add	r1, r5
  4050c4:	e001      	b.n	4050ca <__mdiff+0x26>
  4050c6:	429a      	cmp	r2, r3
  4050c8:	d25e      	bcs.n	405188 <__mdiff+0xe4>
  4050ca:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  4050ce:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4050d2:	42a6      	cmp	r6, r4
  4050d4:	d0f7      	beq.n	4050c6 <__mdiff+0x22>
  4050d6:	d260      	bcs.n	40519a <__mdiff+0xf6>
  4050d8:	463b      	mov	r3, r7
  4050da:	4614      	mov	r4, r2
  4050dc:	4647      	mov	r7, r8
  4050de:	f04f 0901 	mov.w	r9, #1
  4050e2:	4698      	mov	r8, r3
  4050e4:	e006      	b.n	4050f4 <__mdiff+0x50>
  4050e6:	db5d      	blt.n	4051a4 <__mdiff+0x100>
  4050e8:	f107 0514 	add.w	r5, r7, #20
  4050ec:	f102 0414 	add.w	r4, r2, #20
  4050f0:	f04f 0900 	mov.w	r9, #0
  4050f4:	6879      	ldr	r1, [r7, #4]
  4050f6:	f7ff fdad 	bl	404c54 <_Balloc>
  4050fa:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4050fe:	693e      	ldr	r6, [r7, #16]
  405100:	f8c0 900c 	str.w	r9, [r0, #12]
  405104:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405108:	46a6      	mov	lr, r4
  40510a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40510e:	f100 0414 	add.w	r4, r0, #20
  405112:	2300      	movs	r3, #0
  405114:	f85e 1b04 	ldr.w	r1, [lr], #4
  405118:	f855 8b04 	ldr.w	r8, [r5], #4
  40511c:	b28a      	uxth	r2, r1
  40511e:	fa13 f388 	uxtah	r3, r3, r8
  405122:	0c09      	lsrs	r1, r1, #16
  405124:	1a9a      	subs	r2, r3, r2
  405126:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40512a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40512e:	b292      	uxth	r2, r2
  405130:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405134:	45f4      	cmp	ip, lr
  405136:	f844 2b04 	str.w	r2, [r4], #4
  40513a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40513e:	d8e9      	bhi.n	405114 <__mdiff+0x70>
  405140:	42af      	cmp	r7, r5
  405142:	d917      	bls.n	405174 <__mdiff+0xd0>
  405144:	46a4      	mov	ip, r4
  405146:	4629      	mov	r1, r5
  405148:	f851 eb04 	ldr.w	lr, [r1], #4
  40514c:	fa13 f28e 	uxtah	r2, r3, lr
  405150:	1413      	asrs	r3, r2, #16
  405152:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  405156:	b292      	uxth	r2, r2
  405158:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40515c:	428f      	cmp	r7, r1
  40515e:	f84c 2b04 	str.w	r2, [ip], #4
  405162:	ea4f 4323 	mov.w	r3, r3, asr #16
  405166:	d8ef      	bhi.n	405148 <__mdiff+0xa4>
  405168:	43ed      	mvns	r5, r5
  40516a:	443d      	add	r5, r7
  40516c:	f025 0503 	bic.w	r5, r5, #3
  405170:	3504      	adds	r5, #4
  405172:	442c      	add	r4, r5
  405174:	3c04      	subs	r4, #4
  405176:	b922      	cbnz	r2, 405182 <__mdiff+0xde>
  405178:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40517c:	3e01      	subs	r6, #1
  40517e:	2b00      	cmp	r3, #0
  405180:	d0fa      	beq.n	405178 <__mdiff+0xd4>
  405182:	6106      	str	r6, [r0, #16]
  405184:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405188:	2100      	movs	r1, #0
  40518a:	f7ff fd63 	bl	404c54 <_Balloc>
  40518e:	2201      	movs	r2, #1
  405190:	2300      	movs	r3, #0
  405192:	6102      	str	r2, [r0, #16]
  405194:	6143      	str	r3, [r0, #20]
  405196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40519a:	462c      	mov	r4, r5
  40519c:	f04f 0900 	mov.w	r9, #0
  4051a0:	4615      	mov	r5, r2
  4051a2:	e7a7      	b.n	4050f4 <__mdiff+0x50>
  4051a4:	463b      	mov	r3, r7
  4051a6:	f107 0414 	add.w	r4, r7, #20
  4051aa:	f108 0514 	add.w	r5, r8, #20
  4051ae:	4647      	mov	r7, r8
  4051b0:	f04f 0901 	mov.w	r9, #1
  4051b4:	4698      	mov	r8, r3
  4051b6:	e79d      	b.n	4050f4 <__mdiff+0x50>

004051b8 <__d2b>:
  4051b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4051bc:	b082      	sub	sp, #8
  4051be:	2101      	movs	r1, #1
  4051c0:	461c      	mov	r4, r3
  4051c2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4051c6:	4615      	mov	r5, r2
  4051c8:	9e08      	ldr	r6, [sp, #32]
  4051ca:	f7ff fd43 	bl	404c54 <_Balloc>
  4051ce:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4051d2:	4680      	mov	r8, r0
  4051d4:	b10f      	cbz	r7, 4051da <__d2b+0x22>
  4051d6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4051da:	9401      	str	r4, [sp, #4]
  4051dc:	b31d      	cbz	r5, 405226 <__d2b+0x6e>
  4051de:	a802      	add	r0, sp, #8
  4051e0:	f840 5d08 	str.w	r5, [r0, #-8]!
  4051e4:	f7ff fdc6 	bl	404d74 <__lo0bits>
  4051e8:	2800      	cmp	r0, #0
  4051ea:	d134      	bne.n	405256 <__d2b+0x9e>
  4051ec:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4051f0:	f8c8 2014 	str.w	r2, [r8, #20]
  4051f4:	2b00      	cmp	r3, #0
  4051f6:	bf0c      	ite	eq
  4051f8:	2101      	moveq	r1, #1
  4051fa:	2102      	movne	r1, #2
  4051fc:	f8c8 3018 	str.w	r3, [r8, #24]
  405200:	f8c8 1010 	str.w	r1, [r8, #16]
  405204:	b9df      	cbnz	r7, 40523e <__d2b+0x86>
  405206:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40520a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40520e:	6030      	str	r0, [r6, #0]
  405210:	6918      	ldr	r0, [r3, #16]
  405212:	f7ff fd8f 	bl	404d34 <__hi0bits>
  405216:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405218:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40521c:	6018      	str	r0, [r3, #0]
  40521e:	4640      	mov	r0, r8
  405220:	b002      	add	sp, #8
  405222:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405226:	a801      	add	r0, sp, #4
  405228:	f7ff fda4 	bl	404d74 <__lo0bits>
  40522c:	9b01      	ldr	r3, [sp, #4]
  40522e:	f8c8 3014 	str.w	r3, [r8, #20]
  405232:	2101      	movs	r1, #1
  405234:	3020      	adds	r0, #32
  405236:	f8c8 1010 	str.w	r1, [r8, #16]
  40523a:	2f00      	cmp	r7, #0
  40523c:	d0e3      	beq.n	405206 <__d2b+0x4e>
  40523e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405240:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405244:	4407      	add	r7, r0
  405246:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40524a:	6037      	str	r7, [r6, #0]
  40524c:	6018      	str	r0, [r3, #0]
  40524e:	4640      	mov	r0, r8
  405250:	b002      	add	sp, #8
  405252:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405256:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40525a:	f1c0 0120 	rsb	r1, r0, #32
  40525e:	fa03 f101 	lsl.w	r1, r3, r1
  405262:	430a      	orrs	r2, r1
  405264:	40c3      	lsrs	r3, r0
  405266:	9301      	str	r3, [sp, #4]
  405268:	f8c8 2014 	str.w	r2, [r8, #20]
  40526c:	e7c2      	b.n	4051f4 <__d2b+0x3c>
  40526e:	bf00      	nop

00405270 <_realloc_r>:
  405270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405274:	4617      	mov	r7, r2
  405276:	b083      	sub	sp, #12
  405278:	2900      	cmp	r1, #0
  40527a:	f000 80c1 	beq.w	405400 <_realloc_r+0x190>
  40527e:	460e      	mov	r6, r1
  405280:	4681      	mov	r9, r0
  405282:	f107 050b 	add.w	r5, r7, #11
  405286:	f7ff fce1 	bl	404c4c <__malloc_lock>
  40528a:	f856 ec04 	ldr.w	lr, [r6, #-4]
  40528e:	2d16      	cmp	r5, #22
  405290:	f02e 0403 	bic.w	r4, lr, #3
  405294:	f1a6 0808 	sub.w	r8, r6, #8
  405298:	d840      	bhi.n	40531c <_realloc_r+0xac>
  40529a:	2210      	movs	r2, #16
  40529c:	4615      	mov	r5, r2
  40529e:	42af      	cmp	r7, r5
  4052a0:	d841      	bhi.n	405326 <_realloc_r+0xb6>
  4052a2:	4294      	cmp	r4, r2
  4052a4:	da75      	bge.n	405392 <_realloc_r+0x122>
  4052a6:	4bc9      	ldr	r3, [pc, #804]	; (4055cc <_realloc_r+0x35c>)
  4052a8:	6899      	ldr	r1, [r3, #8]
  4052aa:	eb08 0004 	add.w	r0, r8, r4
  4052ae:	4288      	cmp	r0, r1
  4052b0:	6841      	ldr	r1, [r0, #4]
  4052b2:	f000 80d9 	beq.w	405468 <_realloc_r+0x1f8>
  4052b6:	f021 0301 	bic.w	r3, r1, #1
  4052ba:	4403      	add	r3, r0
  4052bc:	685b      	ldr	r3, [r3, #4]
  4052be:	07db      	lsls	r3, r3, #31
  4052c0:	d57d      	bpl.n	4053be <_realloc_r+0x14e>
  4052c2:	f01e 0f01 	tst.w	lr, #1
  4052c6:	d035      	beq.n	405334 <_realloc_r+0xc4>
  4052c8:	4639      	mov	r1, r7
  4052ca:	4648      	mov	r0, r9
  4052cc:	f7ff f8b2 	bl	404434 <_malloc_r>
  4052d0:	4607      	mov	r7, r0
  4052d2:	b1e0      	cbz	r0, 40530e <_realloc_r+0x9e>
  4052d4:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4052d8:	f023 0301 	bic.w	r3, r3, #1
  4052dc:	4443      	add	r3, r8
  4052de:	f1a0 0208 	sub.w	r2, r0, #8
  4052e2:	429a      	cmp	r2, r3
  4052e4:	f000 8144 	beq.w	405570 <_realloc_r+0x300>
  4052e8:	1f22      	subs	r2, r4, #4
  4052ea:	2a24      	cmp	r2, #36	; 0x24
  4052ec:	f200 8131 	bhi.w	405552 <_realloc_r+0x2e2>
  4052f0:	2a13      	cmp	r2, #19
  4052f2:	f200 8104 	bhi.w	4054fe <_realloc_r+0x28e>
  4052f6:	4603      	mov	r3, r0
  4052f8:	4632      	mov	r2, r6
  4052fa:	6811      	ldr	r1, [r2, #0]
  4052fc:	6019      	str	r1, [r3, #0]
  4052fe:	6851      	ldr	r1, [r2, #4]
  405300:	6059      	str	r1, [r3, #4]
  405302:	6892      	ldr	r2, [r2, #8]
  405304:	609a      	str	r2, [r3, #8]
  405306:	4631      	mov	r1, r6
  405308:	4648      	mov	r0, r9
  40530a:	f7fe ffa7 	bl	40425c <_free_r>
  40530e:	4648      	mov	r0, r9
  405310:	f7ff fc9e 	bl	404c50 <__malloc_unlock>
  405314:	4638      	mov	r0, r7
  405316:	b003      	add	sp, #12
  405318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40531c:	f025 0507 	bic.w	r5, r5, #7
  405320:	2d00      	cmp	r5, #0
  405322:	462a      	mov	r2, r5
  405324:	dabb      	bge.n	40529e <_realloc_r+0x2e>
  405326:	230c      	movs	r3, #12
  405328:	2000      	movs	r0, #0
  40532a:	f8c9 3000 	str.w	r3, [r9]
  40532e:	b003      	add	sp, #12
  405330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405334:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405338:	ebc3 0a08 	rsb	sl, r3, r8
  40533c:	f8da 3004 	ldr.w	r3, [sl, #4]
  405340:	f023 0c03 	bic.w	ip, r3, #3
  405344:	eb04 030c 	add.w	r3, r4, ip
  405348:	4293      	cmp	r3, r2
  40534a:	dbbd      	blt.n	4052c8 <_realloc_r+0x58>
  40534c:	4657      	mov	r7, sl
  40534e:	f8da 100c 	ldr.w	r1, [sl, #12]
  405352:	f857 0f08 	ldr.w	r0, [r7, #8]!
  405356:	1f22      	subs	r2, r4, #4
  405358:	2a24      	cmp	r2, #36	; 0x24
  40535a:	60c1      	str	r1, [r0, #12]
  40535c:	6088      	str	r0, [r1, #8]
  40535e:	f200 8117 	bhi.w	405590 <_realloc_r+0x320>
  405362:	2a13      	cmp	r2, #19
  405364:	f240 8112 	bls.w	40558c <_realloc_r+0x31c>
  405368:	6831      	ldr	r1, [r6, #0]
  40536a:	f8ca 1008 	str.w	r1, [sl, #8]
  40536e:	6871      	ldr	r1, [r6, #4]
  405370:	f8ca 100c 	str.w	r1, [sl, #12]
  405374:	2a1b      	cmp	r2, #27
  405376:	f200 812b 	bhi.w	4055d0 <_realloc_r+0x360>
  40537a:	3608      	adds	r6, #8
  40537c:	f10a 0210 	add.w	r2, sl, #16
  405380:	6831      	ldr	r1, [r6, #0]
  405382:	6011      	str	r1, [r2, #0]
  405384:	6871      	ldr	r1, [r6, #4]
  405386:	6051      	str	r1, [r2, #4]
  405388:	68b1      	ldr	r1, [r6, #8]
  40538a:	6091      	str	r1, [r2, #8]
  40538c:	463e      	mov	r6, r7
  40538e:	461c      	mov	r4, r3
  405390:	46d0      	mov	r8, sl
  405392:	1b63      	subs	r3, r4, r5
  405394:	2b0f      	cmp	r3, #15
  405396:	d81d      	bhi.n	4053d4 <_realloc_r+0x164>
  405398:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40539c:	f003 0301 	and.w	r3, r3, #1
  4053a0:	4323      	orrs	r3, r4
  4053a2:	4444      	add	r4, r8
  4053a4:	f8c8 3004 	str.w	r3, [r8, #4]
  4053a8:	6863      	ldr	r3, [r4, #4]
  4053aa:	f043 0301 	orr.w	r3, r3, #1
  4053ae:	6063      	str	r3, [r4, #4]
  4053b0:	4648      	mov	r0, r9
  4053b2:	f7ff fc4d 	bl	404c50 <__malloc_unlock>
  4053b6:	4630      	mov	r0, r6
  4053b8:	b003      	add	sp, #12
  4053ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053be:	f021 0103 	bic.w	r1, r1, #3
  4053c2:	4421      	add	r1, r4
  4053c4:	4291      	cmp	r1, r2
  4053c6:	db21      	blt.n	40540c <_realloc_r+0x19c>
  4053c8:	68c3      	ldr	r3, [r0, #12]
  4053ca:	6882      	ldr	r2, [r0, #8]
  4053cc:	460c      	mov	r4, r1
  4053ce:	60d3      	str	r3, [r2, #12]
  4053d0:	609a      	str	r2, [r3, #8]
  4053d2:	e7de      	b.n	405392 <_realloc_r+0x122>
  4053d4:	f8d8 2004 	ldr.w	r2, [r8, #4]
  4053d8:	eb08 0105 	add.w	r1, r8, r5
  4053dc:	f002 0201 	and.w	r2, r2, #1
  4053e0:	4315      	orrs	r5, r2
  4053e2:	f043 0201 	orr.w	r2, r3, #1
  4053e6:	440b      	add	r3, r1
  4053e8:	f8c8 5004 	str.w	r5, [r8, #4]
  4053ec:	604a      	str	r2, [r1, #4]
  4053ee:	685a      	ldr	r2, [r3, #4]
  4053f0:	f042 0201 	orr.w	r2, r2, #1
  4053f4:	3108      	adds	r1, #8
  4053f6:	605a      	str	r2, [r3, #4]
  4053f8:	4648      	mov	r0, r9
  4053fa:	f7fe ff2f 	bl	40425c <_free_r>
  4053fe:	e7d7      	b.n	4053b0 <_realloc_r+0x140>
  405400:	4611      	mov	r1, r2
  405402:	b003      	add	sp, #12
  405404:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405408:	f7ff b814 	b.w	404434 <_malloc_r>
  40540c:	f01e 0f01 	tst.w	lr, #1
  405410:	f47f af5a 	bne.w	4052c8 <_realloc_r+0x58>
  405414:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405418:	ebc3 0a08 	rsb	sl, r3, r8
  40541c:	f8da 3004 	ldr.w	r3, [sl, #4]
  405420:	f023 0c03 	bic.w	ip, r3, #3
  405424:	eb01 0e0c 	add.w	lr, r1, ip
  405428:	4596      	cmp	lr, r2
  40542a:	db8b      	blt.n	405344 <_realloc_r+0xd4>
  40542c:	68c3      	ldr	r3, [r0, #12]
  40542e:	6882      	ldr	r2, [r0, #8]
  405430:	4657      	mov	r7, sl
  405432:	60d3      	str	r3, [r2, #12]
  405434:	609a      	str	r2, [r3, #8]
  405436:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40543a:	f8da 300c 	ldr.w	r3, [sl, #12]
  40543e:	60cb      	str	r3, [r1, #12]
  405440:	1f22      	subs	r2, r4, #4
  405442:	2a24      	cmp	r2, #36	; 0x24
  405444:	6099      	str	r1, [r3, #8]
  405446:	f200 8099 	bhi.w	40557c <_realloc_r+0x30c>
  40544a:	2a13      	cmp	r2, #19
  40544c:	d962      	bls.n	405514 <_realloc_r+0x2a4>
  40544e:	6833      	ldr	r3, [r6, #0]
  405450:	f8ca 3008 	str.w	r3, [sl, #8]
  405454:	6873      	ldr	r3, [r6, #4]
  405456:	f8ca 300c 	str.w	r3, [sl, #12]
  40545a:	2a1b      	cmp	r2, #27
  40545c:	f200 80a0 	bhi.w	4055a0 <_realloc_r+0x330>
  405460:	3608      	adds	r6, #8
  405462:	f10a 0310 	add.w	r3, sl, #16
  405466:	e056      	b.n	405516 <_realloc_r+0x2a6>
  405468:	f021 0b03 	bic.w	fp, r1, #3
  40546c:	44a3      	add	fp, r4
  40546e:	f105 0010 	add.w	r0, r5, #16
  405472:	4583      	cmp	fp, r0
  405474:	da59      	bge.n	40552a <_realloc_r+0x2ba>
  405476:	f01e 0f01 	tst.w	lr, #1
  40547a:	f47f af25 	bne.w	4052c8 <_realloc_r+0x58>
  40547e:	f856 1c08 	ldr.w	r1, [r6, #-8]
  405482:	ebc1 0a08 	rsb	sl, r1, r8
  405486:	f8da 1004 	ldr.w	r1, [sl, #4]
  40548a:	f021 0c03 	bic.w	ip, r1, #3
  40548e:	44e3      	add	fp, ip
  405490:	4558      	cmp	r0, fp
  405492:	f73f af57 	bgt.w	405344 <_realloc_r+0xd4>
  405496:	4657      	mov	r7, sl
  405498:	f8da 100c 	ldr.w	r1, [sl, #12]
  40549c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4054a0:	1f22      	subs	r2, r4, #4
  4054a2:	2a24      	cmp	r2, #36	; 0x24
  4054a4:	60c1      	str	r1, [r0, #12]
  4054a6:	6088      	str	r0, [r1, #8]
  4054a8:	f200 80b4 	bhi.w	405614 <_realloc_r+0x3a4>
  4054ac:	2a13      	cmp	r2, #19
  4054ae:	f240 80a5 	bls.w	4055fc <_realloc_r+0x38c>
  4054b2:	6831      	ldr	r1, [r6, #0]
  4054b4:	f8ca 1008 	str.w	r1, [sl, #8]
  4054b8:	6871      	ldr	r1, [r6, #4]
  4054ba:	f8ca 100c 	str.w	r1, [sl, #12]
  4054be:	2a1b      	cmp	r2, #27
  4054c0:	f200 80af 	bhi.w	405622 <_realloc_r+0x3b2>
  4054c4:	3608      	adds	r6, #8
  4054c6:	f10a 0210 	add.w	r2, sl, #16
  4054ca:	6831      	ldr	r1, [r6, #0]
  4054cc:	6011      	str	r1, [r2, #0]
  4054ce:	6871      	ldr	r1, [r6, #4]
  4054d0:	6051      	str	r1, [r2, #4]
  4054d2:	68b1      	ldr	r1, [r6, #8]
  4054d4:	6091      	str	r1, [r2, #8]
  4054d6:	eb0a 0105 	add.w	r1, sl, r5
  4054da:	ebc5 020b 	rsb	r2, r5, fp
  4054de:	f042 0201 	orr.w	r2, r2, #1
  4054e2:	6099      	str	r1, [r3, #8]
  4054e4:	604a      	str	r2, [r1, #4]
  4054e6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4054ea:	f003 0301 	and.w	r3, r3, #1
  4054ee:	431d      	orrs	r5, r3
  4054f0:	4648      	mov	r0, r9
  4054f2:	f8ca 5004 	str.w	r5, [sl, #4]
  4054f6:	f7ff fbab 	bl	404c50 <__malloc_unlock>
  4054fa:	4638      	mov	r0, r7
  4054fc:	e75c      	b.n	4053b8 <_realloc_r+0x148>
  4054fe:	6833      	ldr	r3, [r6, #0]
  405500:	6003      	str	r3, [r0, #0]
  405502:	6873      	ldr	r3, [r6, #4]
  405504:	6043      	str	r3, [r0, #4]
  405506:	2a1b      	cmp	r2, #27
  405508:	d827      	bhi.n	40555a <_realloc_r+0x2ea>
  40550a:	f100 0308 	add.w	r3, r0, #8
  40550e:	f106 0208 	add.w	r2, r6, #8
  405512:	e6f2      	b.n	4052fa <_realloc_r+0x8a>
  405514:	463b      	mov	r3, r7
  405516:	6832      	ldr	r2, [r6, #0]
  405518:	601a      	str	r2, [r3, #0]
  40551a:	6872      	ldr	r2, [r6, #4]
  40551c:	605a      	str	r2, [r3, #4]
  40551e:	68b2      	ldr	r2, [r6, #8]
  405520:	609a      	str	r2, [r3, #8]
  405522:	463e      	mov	r6, r7
  405524:	4674      	mov	r4, lr
  405526:	46d0      	mov	r8, sl
  405528:	e733      	b.n	405392 <_realloc_r+0x122>
  40552a:	eb08 0105 	add.w	r1, r8, r5
  40552e:	ebc5 0b0b 	rsb	fp, r5, fp
  405532:	f04b 0201 	orr.w	r2, fp, #1
  405536:	6099      	str	r1, [r3, #8]
  405538:	604a      	str	r2, [r1, #4]
  40553a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40553e:	f003 0301 	and.w	r3, r3, #1
  405542:	431d      	orrs	r5, r3
  405544:	4648      	mov	r0, r9
  405546:	f846 5c04 	str.w	r5, [r6, #-4]
  40554a:	f7ff fb81 	bl	404c50 <__malloc_unlock>
  40554e:	4630      	mov	r0, r6
  405550:	e732      	b.n	4053b8 <_realloc_r+0x148>
  405552:	4631      	mov	r1, r6
  405554:	f7ff fb16 	bl	404b84 <memmove>
  405558:	e6d5      	b.n	405306 <_realloc_r+0x96>
  40555a:	68b3      	ldr	r3, [r6, #8]
  40555c:	6083      	str	r3, [r0, #8]
  40555e:	68f3      	ldr	r3, [r6, #12]
  405560:	60c3      	str	r3, [r0, #12]
  405562:	2a24      	cmp	r2, #36	; 0x24
  405564:	d028      	beq.n	4055b8 <_realloc_r+0x348>
  405566:	f100 0310 	add.w	r3, r0, #16
  40556a:	f106 0210 	add.w	r2, r6, #16
  40556e:	e6c4      	b.n	4052fa <_realloc_r+0x8a>
  405570:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405574:	f023 0303 	bic.w	r3, r3, #3
  405578:	441c      	add	r4, r3
  40557a:	e70a      	b.n	405392 <_realloc_r+0x122>
  40557c:	4631      	mov	r1, r6
  40557e:	4638      	mov	r0, r7
  405580:	4674      	mov	r4, lr
  405582:	46d0      	mov	r8, sl
  405584:	f7ff fafe 	bl	404b84 <memmove>
  405588:	463e      	mov	r6, r7
  40558a:	e702      	b.n	405392 <_realloc_r+0x122>
  40558c:	463a      	mov	r2, r7
  40558e:	e6f7      	b.n	405380 <_realloc_r+0x110>
  405590:	4631      	mov	r1, r6
  405592:	4638      	mov	r0, r7
  405594:	461c      	mov	r4, r3
  405596:	46d0      	mov	r8, sl
  405598:	f7ff faf4 	bl	404b84 <memmove>
  40559c:	463e      	mov	r6, r7
  40559e:	e6f8      	b.n	405392 <_realloc_r+0x122>
  4055a0:	68b3      	ldr	r3, [r6, #8]
  4055a2:	f8ca 3010 	str.w	r3, [sl, #16]
  4055a6:	68f3      	ldr	r3, [r6, #12]
  4055a8:	f8ca 3014 	str.w	r3, [sl, #20]
  4055ac:	2a24      	cmp	r2, #36	; 0x24
  4055ae:	d01b      	beq.n	4055e8 <_realloc_r+0x378>
  4055b0:	3610      	adds	r6, #16
  4055b2:	f10a 0318 	add.w	r3, sl, #24
  4055b6:	e7ae      	b.n	405516 <_realloc_r+0x2a6>
  4055b8:	6933      	ldr	r3, [r6, #16]
  4055ba:	6103      	str	r3, [r0, #16]
  4055bc:	6973      	ldr	r3, [r6, #20]
  4055be:	6143      	str	r3, [r0, #20]
  4055c0:	f106 0218 	add.w	r2, r6, #24
  4055c4:	f100 0318 	add.w	r3, r0, #24
  4055c8:	e697      	b.n	4052fa <_realloc_r+0x8a>
  4055ca:	bf00      	nop
  4055cc:	2000047c 	.word	0x2000047c
  4055d0:	68b1      	ldr	r1, [r6, #8]
  4055d2:	f8ca 1010 	str.w	r1, [sl, #16]
  4055d6:	68f1      	ldr	r1, [r6, #12]
  4055d8:	f8ca 1014 	str.w	r1, [sl, #20]
  4055dc:	2a24      	cmp	r2, #36	; 0x24
  4055de:	d00f      	beq.n	405600 <_realloc_r+0x390>
  4055e0:	3610      	adds	r6, #16
  4055e2:	f10a 0218 	add.w	r2, sl, #24
  4055e6:	e6cb      	b.n	405380 <_realloc_r+0x110>
  4055e8:	6933      	ldr	r3, [r6, #16]
  4055ea:	f8ca 3018 	str.w	r3, [sl, #24]
  4055ee:	6973      	ldr	r3, [r6, #20]
  4055f0:	f8ca 301c 	str.w	r3, [sl, #28]
  4055f4:	3618      	adds	r6, #24
  4055f6:	f10a 0320 	add.w	r3, sl, #32
  4055fa:	e78c      	b.n	405516 <_realloc_r+0x2a6>
  4055fc:	463a      	mov	r2, r7
  4055fe:	e764      	b.n	4054ca <_realloc_r+0x25a>
  405600:	6932      	ldr	r2, [r6, #16]
  405602:	f8ca 2018 	str.w	r2, [sl, #24]
  405606:	6972      	ldr	r2, [r6, #20]
  405608:	f8ca 201c 	str.w	r2, [sl, #28]
  40560c:	3618      	adds	r6, #24
  40560e:	f10a 0220 	add.w	r2, sl, #32
  405612:	e6b5      	b.n	405380 <_realloc_r+0x110>
  405614:	4631      	mov	r1, r6
  405616:	4638      	mov	r0, r7
  405618:	9301      	str	r3, [sp, #4]
  40561a:	f7ff fab3 	bl	404b84 <memmove>
  40561e:	9b01      	ldr	r3, [sp, #4]
  405620:	e759      	b.n	4054d6 <_realloc_r+0x266>
  405622:	68b1      	ldr	r1, [r6, #8]
  405624:	f8ca 1010 	str.w	r1, [sl, #16]
  405628:	68f1      	ldr	r1, [r6, #12]
  40562a:	f8ca 1014 	str.w	r1, [sl, #20]
  40562e:	2a24      	cmp	r2, #36	; 0x24
  405630:	d003      	beq.n	40563a <_realloc_r+0x3ca>
  405632:	3610      	adds	r6, #16
  405634:	f10a 0218 	add.w	r2, sl, #24
  405638:	e747      	b.n	4054ca <_realloc_r+0x25a>
  40563a:	6932      	ldr	r2, [r6, #16]
  40563c:	f8ca 2018 	str.w	r2, [sl, #24]
  405640:	6972      	ldr	r2, [r6, #20]
  405642:	f8ca 201c 	str.w	r2, [sl, #28]
  405646:	3618      	adds	r6, #24
  405648:	f10a 0220 	add.w	r2, sl, #32
  40564c:	e73d      	b.n	4054ca <_realloc_r+0x25a>
  40564e:	bf00      	nop

00405650 <_sbrk_r>:
  405650:	b538      	push	{r3, r4, r5, lr}
  405652:	4c07      	ldr	r4, [pc, #28]	; (405670 <_sbrk_r+0x20>)
  405654:	2300      	movs	r3, #0
  405656:	4605      	mov	r5, r0
  405658:	4608      	mov	r0, r1
  40565a:	6023      	str	r3, [r4, #0]
  40565c:	f7fb ff80 	bl	401560 <_sbrk>
  405660:	1c43      	adds	r3, r0, #1
  405662:	d000      	beq.n	405666 <_sbrk_r+0x16>
  405664:	bd38      	pop	{r3, r4, r5, pc}
  405666:	6823      	ldr	r3, [r4, #0]
  405668:	2b00      	cmp	r3, #0
  40566a:	d0fb      	beq.n	405664 <_sbrk_r+0x14>
  40566c:	602b      	str	r3, [r5, #0]
  40566e:	bd38      	pop	{r3, r4, r5, pc}
  405670:	20000d30 	.word	0x20000d30

00405674 <__ssprint_r>:
  405674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405678:	6893      	ldr	r3, [r2, #8]
  40567a:	b083      	sub	sp, #12
  40567c:	4690      	mov	r8, r2
  40567e:	2b00      	cmp	r3, #0
  405680:	d072      	beq.n	405768 <__ssprint_r+0xf4>
  405682:	4683      	mov	fp, r0
  405684:	f04f 0900 	mov.w	r9, #0
  405688:	6816      	ldr	r6, [r2, #0]
  40568a:	6808      	ldr	r0, [r1, #0]
  40568c:	688b      	ldr	r3, [r1, #8]
  40568e:	460d      	mov	r5, r1
  405690:	464c      	mov	r4, r9
  405692:	2c00      	cmp	r4, #0
  405694:	d045      	beq.n	405722 <__ssprint_r+0xae>
  405696:	429c      	cmp	r4, r3
  405698:	461f      	mov	r7, r3
  40569a:	469a      	mov	sl, r3
  40569c:	d346      	bcc.n	40572c <__ssprint_r+0xb8>
  40569e:	89ab      	ldrh	r3, [r5, #12]
  4056a0:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4056a4:	d02d      	beq.n	405702 <__ssprint_r+0x8e>
  4056a6:	696f      	ldr	r7, [r5, #20]
  4056a8:	6929      	ldr	r1, [r5, #16]
  4056aa:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  4056ae:	ebc1 0a00 	rsb	sl, r1, r0
  4056b2:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  4056b6:	1c60      	adds	r0, r4, #1
  4056b8:	107f      	asrs	r7, r7, #1
  4056ba:	4450      	add	r0, sl
  4056bc:	42b8      	cmp	r0, r7
  4056be:	463a      	mov	r2, r7
  4056c0:	bf84      	itt	hi
  4056c2:	4607      	movhi	r7, r0
  4056c4:	463a      	movhi	r2, r7
  4056c6:	055b      	lsls	r3, r3, #21
  4056c8:	d533      	bpl.n	405732 <__ssprint_r+0xbe>
  4056ca:	4611      	mov	r1, r2
  4056cc:	4658      	mov	r0, fp
  4056ce:	f7fe feb1 	bl	404434 <_malloc_r>
  4056d2:	2800      	cmp	r0, #0
  4056d4:	d037      	beq.n	405746 <__ssprint_r+0xd2>
  4056d6:	4652      	mov	r2, sl
  4056d8:	6929      	ldr	r1, [r5, #16]
  4056da:	9001      	str	r0, [sp, #4]
  4056dc:	f7ff f9b8 	bl	404a50 <memcpy>
  4056e0:	89aa      	ldrh	r2, [r5, #12]
  4056e2:	9b01      	ldr	r3, [sp, #4]
  4056e4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4056e8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4056ec:	81aa      	strh	r2, [r5, #12]
  4056ee:	ebca 0207 	rsb	r2, sl, r7
  4056f2:	eb03 000a 	add.w	r0, r3, sl
  4056f6:	616f      	str	r7, [r5, #20]
  4056f8:	612b      	str	r3, [r5, #16]
  4056fa:	6028      	str	r0, [r5, #0]
  4056fc:	60aa      	str	r2, [r5, #8]
  4056fe:	4627      	mov	r7, r4
  405700:	46a2      	mov	sl, r4
  405702:	4652      	mov	r2, sl
  405704:	4649      	mov	r1, r9
  405706:	f7ff fa3d 	bl	404b84 <memmove>
  40570a:	f8d8 2008 	ldr.w	r2, [r8, #8]
  40570e:	68ab      	ldr	r3, [r5, #8]
  405710:	6828      	ldr	r0, [r5, #0]
  405712:	1bdb      	subs	r3, r3, r7
  405714:	4450      	add	r0, sl
  405716:	1b14      	subs	r4, r2, r4
  405718:	60ab      	str	r3, [r5, #8]
  40571a:	6028      	str	r0, [r5, #0]
  40571c:	f8c8 4008 	str.w	r4, [r8, #8]
  405720:	b314      	cbz	r4, 405768 <__ssprint_r+0xf4>
  405722:	f8d6 9000 	ldr.w	r9, [r6]
  405726:	6874      	ldr	r4, [r6, #4]
  405728:	3608      	adds	r6, #8
  40572a:	e7b2      	b.n	405692 <__ssprint_r+0x1e>
  40572c:	4627      	mov	r7, r4
  40572e:	46a2      	mov	sl, r4
  405730:	e7e7      	b.n	405702 <__ssprint_r+0x8e>
  405732:	4658      	mov	r0, fp
  405734:	f7ff fd9c 	bl	405270 <_realloc_r>
  405738:	4603      	mov	r3, r0
  40573a:	2800      	cmp	r0, #0
  40573c:	d1d7      	bne.n	4056ee <__ssprint_r+0x7a>
  40573e:	6929      	ldr	r1, [r5, #16]
  405740:	4658      	mov	r0, fp
  405742:	f7fe fd8b 	bl	40425c <_free_r>
  405746:	230c      	movs	r3, #12
  405748:	f8cb 3000 	str.w	r3, [fp]
  40574c:	89ab      	ldrh	r3, [r5, #12]
  40574e:	2200      	movs	r2, #0
  405750:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405754:	f04f 30ff 	mov.w	r0, #4294967295
  405758:	81ab      	strh	r3, [r5, #12]
  40575a:	f8c8 2008 	str.w	r2, [r8, #8]
  40575e:	f8c8 2004 	str.w	r2, [r8, #4]
  405762:	b003      	add	sp, #12
  405764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405768:	2000      	movs	r0, #0
  40576a:	f8c8 0004 	str.w	r0, [r8, #4]
  40576e:	b003      	add	sp, #12
  405770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405774 <__register_exitproc>:
  405774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405778:	4c25      	ldr	r4, [pc, #148]	; (405810 <__register_exitproc+0x9c>)
  40577a:	6825      	ldr	r5, [r4, #0]
  40577c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  405780:	4606      	mov	r6, r0
  405782:	4688      	mov	r8, r1
  405784:	4692      	mov	sl, r2
  405786:	4699      	mov	r9, r3
  405788:	b3c4      	cbz	r4, 4057fc <__register_exitproc+0x88>
  40578a:	6860      	ldr	r0, [r4, #4]
  40578c:	281f      	cmp	r0, #31
  40578e:	dc17      	bgt.n	4057c0 <__register_exitproc+0x4c>
  405790:	1c43      	adds	r3, r0, #1
  405792:	b176      	cbz	r6, 4057b2 <__register_exitproc+0x3e>
  405794:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  405798:	2201      	movs	r2, #1
  40579a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40579e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  4057a2:	4082      	lsls	r2, r0
  4057a4:	4311      	orrs	r1, r2
  4057a6:	2e02      	cmp	r6, #2
  4057a8:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  4057ac:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4057b0:	d01e      	beq.n	4057f0 <__register_exitproc+0x7c>
  4057b2:	3002      	adds	r0, #2
  4057b4:	6063      	str	r3, [r4, #4]
  4057b6:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4057ba:	2000      	movs	r0, #0
  4057bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4057c0:	4b14      	ldr	r3, [pc, #80]	; (405814 <__register_exitproc+0xa0>)
  4057c2:	b303      	cbz	r3, 405806 <__register_exitproc+0x92>
  4057c4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4057c8:	f3af 8000 	nop.w
  4057cc:	4604      	mov	r4, r0
  4057ce:	b1d0      	cbz	r0, 405806 <__register_exitproc+0x92>
  4057d0:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4057d4:	2700      	movs	r7, #0
  4057d6:	e880 0088 	stmia.w	r0, {r3, r7}
  4057da:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4057de:	4638      	mov	r0, r7
  4057e0:	2301      	movs	r3, #1
  4057e2:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4057e6:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4057ea:	2e00      	cmp	r6, #0
  4057ec:	d0e1      	beq.n	4057b2 <__register_exitproc+0x3e>
  4057ee:	e7d1      	b.n	405794 <__register_exitproc+0x20>
  4057f0:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4057f4:	430a      	orrs	r2, r1
  4057f6:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4057fa:	e7da      	b.n	4057b2 <__register_exitproc+0x3e>
  4057fc:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  405800:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405804:	e7c1      	b.n	40578a <__register_exitproc+0x16>
  405806:	f04f 30ff 	mov.w	r0, #4294967295
  40580a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40580e:	bf00      	nop
  405810:	00406c44 	.word	0x00406c44
  405814:	00000000 	.word	0x00000000

00405818 <_calloc_r>:
  405818:	b510      	push	{r4, lr}
  40581a:	fb02 f101 	mul.w	r1, r2, r1
  40581e:	f7fe fe09 	bl	404434 <_malloc_r>
  405822:	4604      	mov	r4, r0
  405824:	b1d8      	cbz	r0, 40585e <_calloc_r+0x46>
  405826:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40582a:	f022 0203 	bic.w	r2, r2, #3
  40582e:	3a04      	subs	r2, #4
  405830:	2a24      	cmp	r2, #36	; 0x24
  405832:	d818      	bhi.n	405866 <_calloc_r+0x4e>
  405834:	2a13      	cmp	r2, #19
  405836:	d914      	bls.n	405862 <_calloc_r+0x4a>
  405838:	2300      	movs	r3, #0
  40583a:	2a1b      	cmp	r2, #27
  40583c:	6003      	str	r3, [r0, #0]
  40583e:	6043      	str	r3, [r0, #4]
  405840:	d916      	bls.n	405870 <_calloc_r+0x58>
  405842:	2a24      	cmp	r2, #36	; 0x24
  405844:	6083      	str	r3, [r0, #8]
  405846:	60c3      	str	r3, [r0, #12]
  405848:	bf11      	iteee	ne
  40584a:	f100 0210 	addne.w	r2, r0, #16
  40584e:	6103      	streq	r3, [r0, #16]
  405850:	6143      	streq	r3, [r0, #20]
  405852:	f100 0218 	addeq.w	r2, r0, #24
  405856:	2300      	movs	r3, #0
  405858:	6013      	str	r3, [r2, #0]
  40585a:	6053      	str	r3, [r2, #4]
  40585c:	6093      	str	r3, [r2, #8]
  40585e:	4620      	mov	r0, r4
  405860:	bd10      	pop	{r4, pc}
  405862:	4602      	mov	r2, r0
  405864:	e7f7      	b.n	405856 <_calloc_r+0x3e>
  405866:	2100      	movs	r1, #0
  405868:	f7fc f884 	bl	401974 <memset>
  40586c:	4620      	mov	r0, r4
  40586e:	bd10      	pop	{r4, pc}
  405870:	f100 0208 	add.w	r2, r0, #8
  405874:	e7ef      	b.n	405856 <_calloc_r+0x3e>
  405876:	bf00      	nop

00405878 <__aeabi_drsub>:
  405878:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40587c:	e002      	b.n	405884 <__adddf3>
  40587e:	bf00      	nop

00405880 <__aeabi_dsub>:
  405880:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405884 <__adddf3>:
  405884:	b530      	push	{r4, r5, lr}
  405886:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40588a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40588e:	ea94 0f05 	teq	r4, r5
  405892:	bf08      	it	eq
  405894:	ea90 0f02 	teqeq	r0, r2
  405898:	bf1f      	itttt	ne
  40589a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40589e:	ea55 0c02 	orrsne.w	ip, r5, r2
  4058a2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4058a6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4058aa:	f000 80e2 	beq.w	405a72 <__adddf3+0x1ee>
  4058ae:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4058b2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4058b6:	bfb8      	it	lt
  4058b8:	426d      	neglt	r5, r5
  4058ba:	dd0c      	ble.n	4058d6 <__adddf3+0x52>
  4058bc:	442c      	add	r4, r5
  4058be:	ea80 0202 	eor.w	r2, r0, r2
  4058c2:	ea81 0303 	eor.w	r3, r1, r3
  4058c6:	ea82 0000 	eor.w	r0, r2, r0
  4058ca:	ea83 0101 	eor.w	r1, r3, r1
  4058ce:	ea80 0202 	eor.w	r2, r0, r2
  4058d2:	ea81 0303 	eor.w	r3, r1, r3
  4058d6:	2d36      	cmp	r5, #54	; 0x36
  4058d8:	bf88      	it	hi
  4058da:	bd30      	pophi	{r4, r5, pc}
  4058dc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4058e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4058e4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4058e8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4058ec:	d002      	beq.n	4058f4 <__adddf3+0x70>
  4058ee:	4240      	negs	r0, r0
  4058f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4058f4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4058f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4058fc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405900:	d002      	beq.n	405908 <__adddf3+0x84>
  405902:	4252      	negs	r2, r2
  405904:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405908:	ea94 0f05 	teq	r4, r5
  40590c:	f000 80a7 	beq.w	405a5e <__adddf3+0x1da>
  405910:	f1a4 0401 	sub.w	r4, r4, #1
  405914:	f1d5 0e20 	rsbs	lr, r5, #32
  405918:	db0d      	blt.n	405936 <__adddf3+0xb2>
  40591a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40591e:	fa22 f205 	lsr.w	r2, r2, r5
  405922:	1880      	adds	r0, r0, r2
  405924:	f141 0100 	adc.w	r1, r1, #0
  405928:	fa03 f20e 	lsl.w	r2, r3, lr
  40592c:	1880      	adds	r0, r0, r2
  40592e:	fa43 f305 	asr.w	r3, r3, r5
  405932:	4159      	adcs	r1, r3
  405934:	e00e      	b.n	405954 <__adddf3+0xd0>
  405936:	f1a5 0520 	sub.w	r5, r5, #32
  40593a:	f10e 0e20 	add.w	lr, lr, #32
  40593e:	2a01      	cmp	r2, #1
  405940:	fa03 fc0e 	lsl.w	ip, r3, lr
  405944:	bf28      	it	cs
  405946:	f04c 0c02 	orrcs.w	ip, ip, #2
  40594a:	fa43 f305 	asr.w	r3, r3, r5
  40594e:	18c0      	adds	r0, r0, r3
  405950:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405954:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405958:	d507      	bpl.n	40596a <__adddf3+0xe6>
  40595a:	f04f 0e00 	mov.w	lr, #0
  40595e:	f1dc 0c00 	rsbs	ip, ip, #0
  405962:	eb7e 0000 	sbcs.w	r0, lr, r0
  405966:	eb6e 0101 	sbc.w	r1, lr, r1
  40596a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40596e:	d31b      	bcc.n	4059a8 <__adddf3+0x124>
  405970:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405974:	d30c      	bcc.n	405990 <__adddf3+0x10c>
  405976:	0849      	lsrs	r1, r1, #1
  405978:	ea5f 0030 	movs.w	r0, r0, rrx
  40597c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405980:	f104 0401 	add.w	r4, r4, #1
  405984:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405988:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40598c:	f080 809a 	bcs.w	405ac4 <__adddf3+0x240>
  405990:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405994:	bf08      	it	eq
  405996:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40599a:	f150 0000 	adcs.w	r0, r0, #0
  40599e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4059a2:	ea41 0105 	orr.w	r1, r1, r5
  4059a6:	bd30      	pop	{r4, r5, pc}
  4059a8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4059ac:	4140      	adcs	r0, r0
  4059ae:	eb41 0101 	adc.w	r1, r1, r1
  4059b2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4059b6:	f1a4 0401 	sub.w	r4, r4, #1
  4059ba:	d1e9      	bne.n	405990 <__adddf3+0x10c>
  4059bc:	f091 0f00 	teq	r1, #0
  4059c0:	bf04      	itt	eq
  4059c2:	4601      	moveq	r1, r0
  4059c4:	2000      	moveq	r0, #0
  4059c6:	fab1 f381 	clz	r3, r1
  4059ca:	bf08      	it	eq
  4059cc:	3320      	addeq	r3, #32
  4059ce:	f1a3 030b 	sub.w	r3, r3, #11
  4059d2:	f1b3 0220 	subs.w	r2, r3, #32
  4059d6:	da0c      	bge.n	4059f2 <__adddf3+0x16e>
  4059d8:	320c      	adds	r2, #12
  4059da:	dd08      	ble.n	4059ee <__adddf3+0x16a>
  4059dc:	f102 0c14 	add.w	ip, r2, #20
  4059e0:	f1c2 020c 	rsb	r2, r2, #12
  4059e4:	fa01 f00c 	lsl.w	r0, r1, ip
  4059e8:	fa21 f102 	lsr.w	r1, r1, r2
  4059ec:	e00c      	b.n	405a08 <__adddf3+0x184>
  4059ee:	f102 0214 	add.w	r2, r2, #20
  4059f2:	bfd8      	it	le
  4059f4:	f1c2 0c20 	rsble	ip, r2, #32
  4059f8:	fa01 f102 	lsl.w	r1, r1, r2
  4059fc:	fa20 fc0c 	lsr.w	ip, r0, ip
  405a00:	bfdc      	itt	le
  405a02:	ea41 010c 	orrle.w	r1, r1, ip
  405a06:	4090      	lslle	r0, r2
  405a08:	1ae4      	subs	r4, r4, r3
  405a0a:	bfa2      	ittt	ge
  405a0c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405a10:	4329      	orrge	r1, r5
  405a12:	bd30      	popge	{r4, r5, pc}
  405a14:	ea6f 0404 	mvn.w	r4, r4
  405a18:	3c1f      	subs	r4, #31
  405a1a:	da1c      	bge.n	405a56 <__adddf3+0x1d2>
  405a1c:	340c      	adds	r4, #12
  405a1e:	dc0e      	bgt.n	405a3e <__adddf3+0x1ba>
  405a20:	f104 0414 	add.w	r4, r4, #20
  405a24:	f1c4 0220 	rsb	r2, r4, #32
  405a28:	fa20 f004 	lsr.w	r0, r0, r4
  405a2c:	fa01 f302 	lsl.w	r3, r1, r2
  405a30:	ea40 0003 	orr.w	r0, r0, r3
  405a34:	fa21 f304 	lsr.w	r3, r1, r4
  405a38:	ea45 0103 	orr.w	r1, r5, r3
  405a3c:	bd30      	pop	{r4, r5, pc}
  405a3e:	f1c4 040c 	rsb	r4, r4, #12
  405a42:	f1c4 0220 	rsb	r2, r4, #32
  405a46:	fa20 f002 	lsr.w	r0, r0, r2
  405a4a:	fa01 f304 	lsl.w	r3, r1, r4
  405a4e:	ea40 0003 	orr.w	r0, r0, r3
  405a52:	4629      	mov	r1, r5
  405a54:	bd30      	pop	{r4, r5, pc}
  405a56:	fa21 f004 	lsr.w	r0, r1, r4
  405a5a:	4629      	mov	r1, r5
  405a5c:	bd30      	pop	{r4, r5, pc}
  405a5e:	f094 0f00 	teq	r4, #0
  405a62:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405a66:	bf06      	itte	eq
  405a68:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405a6c:	3401      	addeq	r4, #1
  405a6e:	3d01      	subne	r5, #1
  405a70:	e74e      	b.n	405910 <__adddf3+0x8c>
  405a72:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405a76:	bf18      	it	ne
  405a78:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405a7c:	d029      	beq.n	405ad2 <__adddf3+0x24e>
  405a7e:	ea94 0f05 	teq	r4, r5
  405a82:	bf08      	it	eq
  405a84:	ea90 0f02 	teqeq	r0, r2
  405a88:	d005      	beq.n	405a96 <__adddf3+0x212>
  405a8a:	ea54 0c00 	orrs.w	ip, r4, r0
  405a8e:	bf04      	itt	eq
  405a90:	4619      	moveq	r1, r3
  405a92:	4610      	moveq	r0, r2
  405a94:	bd30      	pop	{r4, r5, pc}
  405a96:	ea91 0f03 	teq	r1, r3
  405a9a:	bf1e      	ittt	ne
  405a9c:	2100      	movne	r1, #0
  405a9e:	2000      	movne	r0, #0
  405aa0:	bd30      	popne	{r4, r5, pc}
  405aa2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405aa6:	d105      	bne.n	405ab4 <__adddf3+0x230>
  405aa8:	0040      	lsls	r0, r0, #1
  405aaa:	4149      	adcs	r1, r1
  405aac:	bf28      	it	cs
  405aae:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405ab2:	bd30      	pop	{r4, r5, pc}
  405ab4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405ab8:	bf3c      	itt	cc
  405aba:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405abe:	bd30      	popcc	{r4, r5, pc}
  405ac0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405ac4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405ac8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405acc:	f04f 0000 	mov.w	r0, #0
  405ad0:	bd30      	pop	{r4, r5, pc}
  405ad2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405ad6:	bf1a      	itte	ne
  405ad8:	4619      	movne	r1, r3
  405ada:	4610      	movne	r0, r2
  405adc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405ae0:	bf1c      	itt	ne
  405ae2:	460b      	movne	r3, r1
  405ae4:	4602      	movne	r2, r0
  405ae6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405aea:	bf06      	itte	eq
  405aec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405af0:	ea91 0f03 	teqeq	r1, r3
  405af4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405af8:	bd30      	pop	{r4, r5, pc}
  405afa:	bf00      	nop

00405afc <__aeabi_ui2d>:
  405afc:	f090 0f00 	teq	r0, #0
  405b00:	bf04      	itt	eq
  405b02:	2100      	moveq	r1, #0
  405b04:	4770      	bxeq	lr
  405b06:	b530      	push	{r4, r5, lr}
  405b08:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405b0c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405b10:	f04f 0500 	mov.w	r5, #0
  405b14:	f04f 0100 	mov.w	r1, #0
  405b18:	e750      	b.n	4059bc <__adddf3+0x138>
  405b1a:	bf00      	nop

00405b1c <__aeabi_i2d>:
  405b1c:	f090 0f00 	teq	r0, #0
  405b20:	bf04      	itt	eq
  405b22:	2100      	moveq	r1, #0
  405b24:	4770      	bxeq	lr
  405b26:	b530      	push	{r4, r5, lr}
  405b28:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405b2c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405b30:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405b34:	bf48      	it	mi
  405b36:	4240      	negmi	r0, r0
  405b38:	f04f 0100 	mov.w	r1, #0
  405b3c:	e73e      	b.n	4059bc <__adddf3+0x138>
  405b3e:	bf00      	nop

00405b40 <__aeabi_f2d>:
  405b40:	0042      	lsls	r2, r0, #1
  405b42:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405b46:	ea4f 0131 	mov.w	r1, r1, rrx
  405b4a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405b4e:	bf1f      	itttt	ne
  405b50:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405b54:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405b58:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405b5c:	4770      	bxne	lr
  405b5e:	f092 0f00 	teq	r2, #0
  405b62:	bf14      	ite	ne
  405b64:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405b68:	4770      	bxeq	lr
  405b6a:	b530      	push	{r4, r5, lr}
  405b6c:	f44f 7460 	mov.w	r4, #896	; 0x380
  405b70:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405b74:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405b78:	e720      	b.n	4059bc <__adddf3+0x138>
  405b7a:	bf00      	nop

00405b7c <__aeabi_ul2d>:
  405b7c:	ea50 0201 	orrs.w	r2, r0, r1
  405b80:	bf08      	it	eq
  405b82:	4770      	bxeq	lr
  405b84:	b530      	push	{r4, r5, lr}
  405b86:	f04f 0500 	mov.w	r5, #0
  405b8a:	e00a      	b.n	405ba2 <__aeabi_l2d+0x16>

00405b8c <__aeabi_l2d>:
  405b8c:	ea50 0201 	orrs.w	r2, r0, r1
  405b90:	bf08      	it	eq
  405b92:	4770      	bxeq	lr
  405b94:	b530      	push	{r4, r5, lr}
  405b96:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405b9a:	d502      	bpl.n	405ba2 <__aeabi_l2d+0x16>
  405b9c:	4240      	negs	r0, r0
  405b9e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405ba2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405ba6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405baa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405bae:	f43f aedc 	beq.w	40596a <__adddf3+0xe6>
  405bb2:	f04f 0203 	mov.w	r2, #3
  405bb6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405bba:	bf18      	it	ne
  405bbc:	3203      	addne	r2, #3
  405bbe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405bc2:	bf18      	it	ne
  405bc4:	3203      	addne	r2, #3
  405bc6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405bca:	f1c2 0320 	rsb	r3, r2, #32
  405bce:	fa00 fc03 	lsl.w	ip, r0, r3
  405bd2:	fa20 f002 	lsr.w	r0, r0, r2
  405bd6:	fa01 fe03 	lsl.w	lr, r1, r3
  405bda:	ea40 000e 	orr.w	r0, r0, lr
  405bde:	fa21 f102 	lsr.w	r1, r1, r2
  405be2:	4414      	add	r4, r2
  405be4:	e6c1      	b.n	40596a <__adddf3+0xe6>
  405be6:	bf00      	nop

00405be8 <__aeabi_dmul>:
  405be8:	b570      	push	{r4, r5, r6, lr}
  405bea:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405bee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405bf2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405bf6:	bf1d      	ittte	ne
  405bf8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405bfc:	ea94 0f0c 	teqne	r4, ip
  405c00:	ea95 0f0c 	teqne	r5, ip
  405c04:	f000 f8de 	bleq	405dc4 <__aeabi_dmul+0x1dc>
  405c08:	442c      	add	r4, r5
  405c0a:	ea81 0603 	eor.w	r6, r1, r3
  405c0e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405c12:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405c16:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405c1a:	bf18      	it	ne
  405c1c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405c20:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405c24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405c28:	d038      	beq.n	405c9c <__aeabi_dmul+0xb4>
  405c2a:	fba0 ce02 	umull	ip, lr, r0, r2
  405c2e:	f04f 0500 	mov.w	r5, #0
  405c32:	fbe1 e502 	umlal	lr, r5, r1, r2
  405c36:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405c3a:	fbe0 e503 	umlal	lr, r5, r0, r3
  405c3e:	f04f 0600 	mov.w	r6, #0
  405c42:	fbe1 5603 	umlal	r5, r6, r1, r3
  405c46:	f09c 0f00 	teq	ip, #0
  405c4a:	bf18      	it	ne
  405c4c:	f04e 0e01 	orrne.w	lr, lr, #1
  405c50:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405c54:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405c58:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405c5c:	d204      	bcs.n	405c68 <__aeabi_dmul+0x80>
  405c5e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405c62:	416d      	adcs	r5, r5
  405c64:	eb46 0606 	adc.w	r6, r6, r6
  405c68:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405c6c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405c70:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405c74:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405c78:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405c7c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405c80:	bf88      	it	hi
  405c82:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405c86:	d81e      	bhi.n	405cc6 <__aeabi_dmul+0xde>
  405c88:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405c8c:	bf08      	it	eq
  405c8e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405c92:	f150 0000 	adcs.w	r0, r0, #0
  405c96:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405c9a:	bd70      	pop	{r4, r5, r6, pc}
  405c9c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405ca0:	ea46 0101 	orr.w	r1, r6, r1
  405ca4:	ea40 0002 	orr.w	r0, r0, r2
  405ca8:	ea81 0103 	eor.w	r1, r1, r3
  405cac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405cb0:	bfc2      	ittt	gt
  405cb2:	ebd4 050c 	rsbsgt	r5, r4, ip
  405cb6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405cba:	bd70      	popgt	{r4, r5, r6, pc}
  405cbc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405cc0:	f04f 0e00 	mov.w	lr, #0
  405cc4:	3c01      	subs	r4, #1
  405cc6:	f300 80ab 	bgt.w	405e20 <__aeabi_dmul+0x238>
  405cca:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405cce:	bfde      	ittt	le
  405cd0:	2000      	movle	r0, #0
  405cd2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405cd6:	bd70      	pople	{r4, r5, r6, pc}
  405cd8:	f1c4 0400 	rsb	r4, r4, #0
  405cdc:	3c20      	subs	r4, #32
  405cde:	da35      	bge.n	405d4c <__aeabi_dmul+0x164>
  405ce0:	340c      	adds	r4, #12
  405ce2:	dc1b      	bgt.n	405d1c <__aeabi_dmul+0x134>
  405ce4:	f104 0414 	add.w	r4, r4, #20
  405ce8:	f1c4 0520 	rsb	r5, r4, #32
  405cec:	fa00 f305 	lsl.w	r3, r0, r5
  405cf0:	fa20 f004 	lsr.w	r0, r0, r4
  405cf4:	fa01 f205 	lsl.w	r2, r1, r5
  405cf8:	ea40 0002 	orr.w	r0, r0, r2
  405cfc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405d00:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405d04:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405d08:	fa21 f604 	lsr.w	r6, r1, r4
  405d0c:	eb42 0106 	adc.w	r1, r2, r6
  405d10:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405d14:	bf08      	it	eq
  405d16:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405d1a:	bd70      	pop	{r4, r5, r6, pc}
  405d1c:	f1c4 040c 	rsb	r4, r4, #12
  405d20:	f1c4 0520 	rsb	r5, r4, #32
  405d24:	fa00 f304 	lsl.w	r3, r0, r4
  405d28:	fa20 f005 	lsr.w	r0, r0, r5
  405d2c:	fa01 f204 	lsl.w	r2, r1, r4
  405d30:	ea40 0002 	orr.w	r0, r0, r2
  405d34:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405d38:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405d3c:	f141 0100 	adc.w	r1, r1, #0
  405d40:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405d44:	bf08      	it	eq
  405d46:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405d4a:	bd70      	pop	{r4, r5, r6, pc}
  405d4c:	f1c4 0520 	rsb	r5, r4, #32
  405d50:	fa00 f205 	lsl.w	r2, r0, r5
  405d54:	ea4e 0e02 	orr.w	lr, lr, r2
  405d58:	fa20 f304 	lsr.w	r3, r0, r4
  405d5c:	fa01 f205 	lsl.w	r2, r1, r5
  405d60:	ea43 0302 	orr.w	r3, r3, r2
  405d64:	fa21 f004 	lsr.w	r0, r1, r4
  405d68:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405d6c:	fa21 f204 	lsr.w	r2, r1, r4
  405d70:	ea20 0002 	bic.w	r0, r0, r2
  405d74:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405d78:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405d7c:	bf08      	it	eq
  405d7e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405d82:	bd70      	pop	{r4, r5, r6, pc}
  405d84:	f094 0f00 	teq	r4, #0
  405d88:	d10f      	bne.n	405daa <__aeabi_dmul+0x1c2>
  405d8a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405d8e:	0040      	lsls	r0, r0, #1
  405d90:	eb41 0101 	adc.w	r1, r1, r1
  405d94:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405d98:	bf08      	it	eq
  405d9a:	3c01      	subeq	r4, #1
  405d9c:	d0f7      	beq.n	405d8e <__aeabi_dmul+0x1a6>
  405d9e:	ea41 0106 	orr.w	r1, r1, r6
  405da2:	f095 0f00 	teq	r5, #0
  405da6:	bf18      	it	ne
  405da8:	4770      	bxne	lr
  405daa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405dae:	0052      	lsls	r2, r2, #1
  405db0:	eb43 0303 	adc.w	r3, r3, r3
  405db4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405db8:	bf08      	it	eq
  405dba:	3d01      	subeq	r5, #1
  405dbc:	d0f7      	beq.n	405dae <__aeabi_dmul+0x1c6>
  405dbe:	ea43 0306 	orr.w	r3, r3, r6
  405dc2:	4770      	bx	lr
  405dc4:	ea94 0f0c 	teq	r4, ip
  405dc8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405dcc:	bf18      	it	ne
  405dce:	ea95 0f0c 	teqne	r5, ip
  405dd2:	d00c      	beq.n	405dee <__aeabi_dmul+0x206>
  405dd4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405dd8:	bf18      	it	ne
  405dda:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405dde:	d1d1      	bne.n	405d84 <__aeabi_dmul+0x19c>
  405de0:	ea81 0103 	eor.w	r1, r1, r3
  405de4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405de8:	f04f 0000 	mov.w	r0, #0
  405dec:	bd70      	pop	{r4, r5, r6, pc}
  405dee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405df2:	bf06      	itte	eq
  405df4:	4610      	moveq	r0, r2
  405df6:	4619      	moveq	r1, r3
  405df8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405dfc:	d019      	beq.n	405e32 <__aeabi_dmul+0x24a>
  405dfe:	ea94 0f0c 	teq	r4, ip
  405e02:	d102      	bne.n	405e0a <__aeabi_dmul+0x222>
  405e04:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405e08:	d113      	bne.n	405e32 <__aeabi_dmul+0x24a>
  405e0a:	ea95 0f0c 	teq	r5, ip
  405e0e:	d105      	bne.n	405e1c <__aeabi_dmul+0x234>
  405e10:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405e14:	bf1c      	itt	ne
  405e16:	4610      	movne	r0, r2
  405e18:	4619      	movne	r1, r3
  405e1a:	d10a      	bne.n	405e32 <__aeabi_dmul+0x24a>
  405e1c:	ea81 0103 	eor.w	r1, r1, r3
  405e20:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405e24:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405e28:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405e2c:	f04f 0000 	mov.w	r0, #0
  405e30:	bd70      	pop	{r4, r5, r6, pc}
  405e32:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405e36:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405e3a:	bd70      	pop	{r4, r5, r6, pc}

00405e3c <__aeabi_ddiv>:
  405e3c:	b570      	push	{r4, r5, r6, lr}
  405e3e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405e42:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405e46:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405e4a:	bf1d      	ittte	ne
  405e4c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405e50:	ea94 0f0c 	teqne	r4, ip
  405e54:	ea95 0f0c 	teqne	r5, ip
  405e58:	f000 f8a7 	bleq	405faa <__aeabi_ddiv+0x16e>
  405e5c:	eba4 0405 	sub.w	r4, r4, r5
  405e60:	ea81 0e03 	eor.w	lr, r1, r3
  405e64:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405e68:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405e6c:	f000 8088 	beq.w	405f80 <__aeabi_ddiv+0x144>
  405e70:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405e74:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405e78:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405e7c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405e80:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405e84:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405e88:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405e8c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405e90:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405e94:	429d      	cmp	r5, r3
  405e96:	bf08      	it	eq
  405e98:	4296      	cmpeq	r6, r2
  405e9a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405e9e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  405ea2:	d202      	bcs.n	405eaa <__aeabi_ddiv+0x6e>
  405ea4:	085b      	lsrs	r3, r3, #1
  405ea6:	ea4f 0232 	mov.w	r2, r2, rrx
  405eaa:	1ab6      	subs	r6, r6, r2
  405eac:	eb65 0503 	sbc.w	r5, r5, r3
  405eb0:	085b      	lsrs	r3, r3, #1
  405eb2:	ea4f 0232 	mov.w	r2, r2, rrx
  405eb6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405eba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405ebe:	ebb6 0e02 	subs.w	lr, r6, r2
  405ec2:	eb75 0e03 	sbcs.w	lr, r5, r3
  405ec6:	bf22      	ittt	cs
  405ec8:	1ab6      	subcs	r6, r6, r2
  405eca:	4675      	movcs	r5, lr
  405ecc:	ea40 000c 	orrcs.w	r0, r0, ip
  405ed0:	085b      	lsrs	r3, r3, #1
  405ed2:	ea4f 0232 	mov.w	r2, r2, rrx
  405ed6:	ebb6 0e02 	subs.w	lr, r6, r2
  405eda:	eb75 0e03 	sbcs.w	lr, r5, r3
  405ede:	bf22      	ittt	cs
  405ee0:	1ab6      	subcs	r6, r6, r2
  405ee2:	4675      	movcs	r5, lr
  405ee4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405ee8:	085b      	lsrs	r3, r3, #1
  405eea:	ea4f 0232 	mov.w	r2, r2, rrx
  405eee:	ebb6 0e02 	subs.w	lr, r6, r2
  405ef2:	eb75 0e03 	sbcs.w	lr, r5, r3
  405ef6:	bf22      	ittt	cs
  405ef8:	1ab6      	subcs	r6, r6, r2
  405efa:	4675      	movcs	r5, lr
  405efc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405f00:	085b      	lsrs	r3, r3, #1
  405f02:	ea4f 0232 	mov.w	r2, r2, rrx
  405f06:	ebb6 0e02 	subs.w	lr, r6, r2
  405f0a:	eb75 0e03 	sbcs.w	lr, r5, r3
  405f0e:	bf22      	ittt	cs
  405f10:	1ab6      	subcs	r6, r6, r2
  405f12:	4675      	movcs	r5, lr
  405f14:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405f18:	ea55 0e06 	orrs.w	lr, r5, r6
  405f1c:	d018      	beq.n	405f50 <__aeabi_ddiv+0x114>
  405f1e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405f22:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  405f26:	ea4f 1606 	mov.w	r6, r6, lsl #4
  405f2a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405f2e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405f32:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  405f36:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405f3a:	d1c0      	bne.n	405ebe <__aeabi_ddiv+0x82>
  405f3c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405f40:	d10b      	bne.n	405f5a <__aeabi_ddiv+0x11e>
  405f42:	ea41 0100 	orr.w	r1, r1, r0
  405f46:	f04f 0000 	mov.w	r0, #0
  405f4a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405f4e:	e7b6      	b.n	405ebe <__aeabi_ddiv+0x82>
  405f50:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405f54:	bf04      	itt	eq
  405f56:	4301      	orreq	r1, r0
  405f58:	2000      	moveq	r0, #0
  405f5a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405f5e:	bf88      	it	hi
  405f60:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405f64:	f63f aeaf 	bhi.w	405cc6 <__aeabi_dmul+0xde>
  405f68:	ebb5 0c03 	subs.w	ip, r5, r3
  405f6c:	bf04      	itt	eq
  405f6e:	ebb6 0c02 	subseq.w	ip, r6, r2
  405f72:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405f76:	f150 0000 	adcs.w	r0, r0, #0
  405f7a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405f7e:	bd70      	pop	{r4, r5, r6, pc}
  405f80:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405f84:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405f88:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405f8c:	bfc2      	ittt	gt
  405f8e:	ebd4 050c 	rsbsgt	r5, r4, ip
  405f92:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405f96:	bd70      	popgt	{r4, r5, r6, pc}
  405f98:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405f9c:	f04f 0e00 	mov.w	lr, #0
  405fa0:	3c01      	subs	r4, #1
  405fa2:	e690      	b.n	405cc6 <__aeabi_dmul+0xde>
  405fa4:	ea45 0e06 	orr.w	lr, r5, r6
  405fa8:	e68d      	b.n	405cc6 <__aeabi_dmul+0xde>
  405faa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405fae:	ea94 0f0c 	teq	r4, ip
  405fb2:	bf08      	it	eq
  405fb4:	ea95 0f0c 	teqeq	r5, ip
  405fb8:	f43f af3b 	beq.w	405e32 <__aeabi_dmul+0x24a>
  405fbc:	ea94 0f0c 	teq	r4, ip
  405fc0:	d10a      	bne.n	405fd8 <__aeabi_ddiv+0x19c>
  405fc2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405fc6:	f47f af34 	bne.w	405e32 <__aeabi_dmul+0x24a>
  405fca:	ea95 0f0c 	teq	r5, ip
  405fce:	f47f af25 	bne.w	405e1c <__aeabi_dmul+0x234>
  405fd2:	4610      	mov	r0, r2
  405fd4:	4619      	mov	r1, r3
  405fd6:	e72c      	b.n	405e32 <__aeabi_dmul+0x24a>
  405fd8:	ea95 0f0c 	teq	r5, ip
  405fdc:	d106      	bne.n	405fec <__aeabi_ddiv+0x1b0>
  405fde:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405fe2:	f43f aefd 	beq.w	405de0 <__aeabi_dmul+0x1f8>
  405fe6:	4610      	mov	r0, r2
  405fe8:	4619      	mov	r1, r3
  405fea:	e722      	b.n	405e32 <__aeabi_dmul+0x24a>
  405fec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405ff0:	bf18      	it	ne
  405ff2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405ff6:	f47f aec5 	bne.w	405d84 <__aeabi_dmul+0x19c>
  405ffa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405ffe:	f47f af0d 	bne.w	405e1c <__aeabi_dmul+0x234>
  406002:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406006:	f47f aeeb 	bne.w	405de0 <__aeabi_dmul+0x1f8>
  40600a:	e712      	b.n	405e32 <__aeabi_dmul+0x24a>

0040600c <__gedf2>:
  40600c:	f04f 3cff 	mov.w	ip, #4294967295
  406010:	e006      	b.n	406020 <__cmpdf2+0x4>
  406012:	bf00      	nop

00406014 <__ledf2>:
  406014:	f04f 0c01 	mov.w	ip, #1
  406018:	e002      	b.n	406020 <__cmpdf2+0x4>
  40601a:	bf00      	nop

0040601c <__cmpdf2>:
  40601c:	f04f 0c01 	mov.w	ip, #1
  406020:	f84d cd04 	str.w	ip, [sp, #-4]!
  406024:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406028:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40602c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406030:	bf18      	it	ne
  406032:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406036:	d01b      	beq.n	406070 <__cmpdf2+0x54>
  406038:	b001      	add	sp, #4
  40603a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40603e:	bf0c      	ite	eq
  406040:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406044:	ea91 0f03 	teqne	r1, r3
  406048:	bf02      	ittt	eq
  40604a:	ea90 0f02 	teqeq	r0, r2
  40604e:	2000      	moveq	r0, #0
  406050:	4770      	bxeq	lr
  406052:	f110 0f00 	cmn.w	r0, #0
  406056:	ea91 0f03 	teq	r1, r3
  40605a:	bf58      	it	pl
  40605c:	4299      	cmppl	r1, r3
  40605e:	bf08      	it	eq
  406060:	4290      	cmpeq	r0, r2
  406062:	bf2c      	ite	cs
  406064:	17d8      	asrcs	r0, r3, #31
  406066:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40606a:	f040 0001 	orr.w	r0, r0, #1
  40606e:	4770      	bx	lr
  406070:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406074:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406078:	d102      	bne.n	406080 <__cmpdf2+0x64>
  40607a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40607e:	d107      	bne.n	406090 <__cmpdf2+0x74>
  406080:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406084:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406088:	d1d6      	bne.n	406038 <__cmpdf2+0x1c>
  40608a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40608e:	d0d3      	beq.n	406038 <__cmpdf2+0x1c>
  406090:	f85d 0b04 	ldr.w	r0, [sp], #4
  406094:	4770      	bx	lr
  406096:	bf00      	nop

00406098 <__aeabi_cdrcmple>:
  406098:	4684      	mov	ip, r0
  40609a:	4610      	mov	r0, r2
  40609c:	4662      	mov	r2, ip
  40609e:	468c      	mov	ip, r1
  4060a0:	4619      	mov	r1, r3
  4060a2:	4663      	mov	r3, ip
  4060a4:	e000      	b.n	4060a8 <__aeabi_cdcmpeq>
  4060a6:	bf00      	nop

004060a8 <__aeabi_cdcmpeq>:
  4060a8:	b501      	push	{r0, lr}
  4060aa:	f7ff ffb7 	bl	40601c <__cmpdf2>
  4060ae:	2800      	cmp	r0, #0
  4060b0:	bf48      	it	mi
  4060b2:	f110 0f00 	cmnmi.w	r0, #0
  4060b6:	bd01      	pop	{r0, pc}

004060b8 <__aeabi_dcmpeq>:
  4060b8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060bc:	f7ff fff4 	bl	4060a8 <__aeabi_cdcmpeq>
  4060c0:	bf0c      	ite	eq
  4060c2:	2001      	moveq	r0, #1
  4060c4:	2000      	movne	r0, #0
  4060c6:	f85d fb08 	ldr.w	pc, [sp], #8
  4060ca:	bf00      	nop

004060cc <__aeabi_dcmplt>:
  4060cc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060d0:	f7ff ffea 	bl	4060a8 <__aeabi_cdcmpeq>
  4060d4:	bf34      	ite	cc
  4060d6:	2001      	movcc	r0, #1
  4060d8:	2000      	movcs	r0, #0
  4060da:	f85d fb08 	ldr.w	pc, [sp], #8
  4060de:	bf00      	nop

004060e0 <__aeabi_dcmple>:
  4060e0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060e4:	f7ff ffe0 	bl	4060a8 <__aeabi_cdcmpeq>
  4060e8:	bf94      	ite	ls
  4060ea:	2001      	movls	r0, #1
  4060ec:	2000      	movhi	r0, #0
  4060ee:	f85d fb08 	ldr.w	pc, [sp], #8
  4060f2:	bf00      	nop

004060f4 <__aeabi_dcmpge>:
  4060f4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060f8:	f7ff ffce 	bl	406098 <__aeabi_cdrcmple>
  4060fc:	bf94      	ite	ls
  4060fe:	2001      	movls	r0, #1
  406100:	2000      	movhi	r0, #0
  406102:	f85d fb08 	ldr.w	pc, [sp], #8
  406106:	bf00      	nop

00406108 <__aeabi_dcmpgt>:
  406108:	f84d ed08 	str.w	lr, [sp, #-8]!
  40610c:	f7ff ffc4 	bl	406098 <__aeabi_cdrcmple>
  406110:	bf34      	ite	cc
  406112:	2001      	movcc	r0, #1
  406114:	2000      	movcs	r0, #0
  406116:	f85d fb08 	ldr.w	pc, [sp], #8
  40611a:	bf00      	nop

0040611c <__aeabi_dcmpun>:
  40611c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406120:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406124:	d102      	bne.n	40612c <__aeabi_dcmpun+0x10>
  406126:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40612a:	d10a      	bne.n	406142 <__aeabi_dcmpun+0x26>
  40612c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406130:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406134:	d102      	bne.n	40613c <__aeabi_dcmpun+0x20>
  406136:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40613a:	d102      	bne.n	406142 <__aeabi_dcmpun+0x26>
  40613c:	f04f 0000 	mov.w	r0, #0
  406140:	4770      	bx	lr
  406142:	f04f 0001 	mov.w	r0, #1
  406146:	4770      	bx	lr

00406148 <__aeabi_d2iz>:
  406148:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40614c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406150:	d215      	bcs.n	40617e <__aeabi_d2iz+0x36>
  406152:	d511      	bpl.n	406178 <__aeabi_d2iz+0x30>
  406154:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406158:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40615c:	d912      	bls.n	406184 <__aeabi_d2iz+0x3c>
  40615e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  406162:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406166:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40616a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40616e:	fa23 f002 	lsr.w	r0, r3, r2
  406172:	bf18      	it	ne
  406174:	4240      	negne	r0, r0
  406176:	4770      	bx	lr
  406178:	f04f 0000 	mov.w	r0, #0
  40617c:	4770      	bx	lr
  40617e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  406182:	d105      	bne.n	406190 <__aeabi_d2iz+0x48>
  406184:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406188:	bf08      	it	eq
  40618a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40618e:	4770      	bx	lr
  406190:	f04f 0000 	mov.w	r0, #0
  406194:	4770      	bx	lr
  406196:	bf00      	nop

00406198 <__aeabi_uldivmod>:
  406198:	b953      	cbnz	r3, 4061b0 <__aeabi_uldivmod+0x18>
  40619a:	b94a      	cbnz	r2, 4061b0 <__aeabi_uldivmod+0x18>
  40619c:	2900      	cmp	r1, #0
  40619e:	bf08      	it	eq
  4061a0:	2800      	cmpeq	r0, #0
  4061a2:	bf1c      	itt	ne
  4061a4:	f04f 31ff 	movne.w	r1, #4294967295
  4061a8:	f04f 30ff 	movne.w	r0, #4294967295
  4061ac:	f000 b97e 	b.w	4064ac <__aeabi_idiv0>
  4061b0:	f1ad 0c08 	sub.w	ip, sp, #8
  4061b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4061b8:	f000 f806 	bl	4061c8 <__udivmoddi4>
  4061bc:	f8dd e004 	ldr.w	lr, [sp, #4]
  4061c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4061c4:	b004      	add	sp, #16
  4061c6:	4770      	bx	lr

004061c8 <__udivmoddi4>:
  4061c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4061cc:	468c      	mov	ip, r1
  4061ce:	460e      	mov	r6, r1
  4061d0:	4604      	mov	r4, r0
  4061d2:	9d08      	ldr	r5, [sp, #32]
  4061d4:	2b00      	cmp	r3, #0
  4061d6:	d150      	bne.n	40627a <__udivmoddi4+0xb2>
  4061d8:	428a      	cmp	r2, r1
  4061da:	4617      	mov	r7, r2
  4061dc:	d96c      	bls.n	4062b8 <__udivmoddi4+0xf0>
  4061de:	fab2 fe82 	clz	lr, r2
  4061e2:	f1be 0f00 	cmp.w	lr, #0
  4061e6:	d00b      	beq.n	406200 <__udivmoddi4+0x38>
  4061e8:	f1ce 0420 	rsb	r4, lr, #32
  4061ec:	fa20 f404 	lsr.w	r4, r0, r4
  4061f0:	fa01 f60e 	lsl.w	r6, r1, lr
  4061f4:	ea44 0c06 	orr.w	ip, r4, r6
  4061f8:	fa02 f70e 	lsl.w	r7, r2, lr
  4061fc:	fa00 f40e 	lsl.w	r4, r0, lr
  406200:	ea4f 4917 	mov.w	r9, r7, lsr #16
  406204:	0c22      	lsrs	r2, r4, #16
  406206:	fbbc f0f9 	udiv	r0, ip, r9
  40620a:	fa1f f887 	uxth.w	r8, r7
  40620e:	fb09 c610 	mls	r6, r9, r0, ip
  406212:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  406216:	fb00 f308 	mul.w	r3, r0, r8
  40621a:	42b3      	cmp	r3, r6
  40621c:	d909      	bls.n	406232 <__udivmoddi4+0x6a>
  40621e:	19f6      	adds	r6, r6, r7
  406220:	f100 32ff 	add.w	r2, r0, #4294967295
  406224:	f080 8122 	bcs.w	40646c <__udivmoddi4+0x2a4>
  406228:	42b3      	cmp	r3, r6
  40622a:	f240 811f 	bls.w	40646c <__udivmoddi4+0x2a4>
  40622e:	3802      	subs	r0, #2
  406230:	443e      	add	r6, r7
  406232:	1af6      	subs	r6, r6, r3
  406234:	b2a2      	uxth	r2, r4
  406236:	fbb6 f3f9 	udiv	r3, r6, r9
  40623a:	fb09 6613 	mls	r6, r9, r3, r6
  40623e:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  406242:	fb03 f808 	mul.w	r8, r3, r8
  406246:	45a0      	cmp	r8, r4
  406248:	d909      	bls.n	40625e <__udivmoddi4+0x96>
  40624a:	19e4      	adds	r4, r4, r7
  40624c:	f103 32ff 	add.w	r2, r3, #4294967295
  406250:	f080 810a 	bcs.w	406468 <__udivmoddi4+0x2a0>
  406254:	45a0      	cmp	r8, r4
  406256:	f240 8107 	bls.w	406468 <__udivmoddi4+0x2a0>
  40625a:	3b02      	subs	r3, #2
  40625c:	443c      	add	r4, r7
  40625e:	ebc8 0404 	rsb	r4, r8, r4
  406262:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  406266:	2100      	movs	r1, #0
  406268:	2d00      	cmp	r5, #0
  40626a:	d062      	beq.n	406332 <__udivmoddi4+0x16a>
  40626c:	fa24 f40e 	lsr.w	r4, r4, lr
  406270:	2300      	movs	r3, #0
  406272:	602c      	str	r4, [r5, #0]
  406274:	606b      	str	r3, [r5, #4]
  406276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40627a:	428b      	cmp	r3, r1
  40627c:	d907      	bls.n	40628e <__udivmoddi4+0xc6>
  40627e:	2d00      	cmp	r5, #0
  406280:	d055      	beq.n	40632e <__udivmoddi4+0x166>
  406282:	2100      	movs	r1, #0
  406284:	e885 0041 	stmia.w	r5, {r0, r6}
  406288:	4608      	mov	r0, r1
  40628a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40628e:	fab3 f183 	clz	r1, r3
  406292:	2900      	cmp	r1, #0
  406294:	f040 8090 	bne.w	4063b8 <__udivmoddi4+0x1f0>
  406298:	42b3      	cmp	r3, r6
  40629a:	d302      	bcc.n	4062a2 <__udivmoddi4+0xda>
  40629c:	4282      	cmp	r2, r0
  40629e:	f200 80f8 	bhi.w	406492 <__udivmoddi4+0x2ca>
  4062a2:	1a84      	subs	r4, r0, r2
  4062a4:	eb66 0603 	sbc.w	r6, r6, r3
  4062a8:	2001      	movs	r0, #1
  4062aa:	46b4      	mov	ip, r6
  4062ac:	2d00      	cmp	r5, #0
  4062ae:	d040      	beq.n	406332 <__udivmoddi4+0x16a>
  4062b0:	e885 1010 	stmia.w	r5, {r4, ip}
  4062b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4062b8:	b912      	cbnz	r2, 4062c0 <__udivmoddi4+0xf8>
  4062ba:	2701      	movs	r7, #1
  4062bc:	fbb7 f7f2 	udiv	r7, r7, r2
  4062c0:	fab7 fe87 	clz	lr, r7
  4062c4:	f1be 0f00 	cmp.w	lr, #0
  4062c8:	d135      	bne.n	406336 <__udivmoddi4+0x16e>
  4062ca:	1bf3      	subs	r3, r6, r7
  4062cc:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4062d0:	fa1f fc87 	uxth.w	ip, r7
  4062d4:	2101      	movs	r1, #1
  4062d6:	fbb3 f0f8 	udiv	r0, r3, r8
  4062da:	0c22      	lsrs	r2, r4, #16
  4062dc:	fb08 3610 	mls	r6, r8, r0, r3
  4062e0:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4062e4:	fb0c f300 	mul.w	r3, ip, r0
  4062e8:	42b3      	cmp	r3, r6
  4062ea:	d907      	bls.n	4062fc <__udivmoddi4+0x134>
  4062ec:	19f6      	adds	r6, r6, r7
  4062ee:	f100 32ff 	add.w	r2, r0, #4294967295
  4062f2:	d202      	bcs.n	4062fa <__udivmoddi4+0x132>
  4062f4:	42b3      	cmp	r3, r6
  4062f6:	f200 80ce 	bhi.w	406496 <__udivmoddi4+0x2ce>
  4062fa:	4610      	mov	r0, r2
  4062fc:	1af6      	subs	r6, r6, r3
  4062fe:	b2a2      	uxth	r2, r4
  406300:	fbb6 f3f8 	udiv	r3, r6, r8
  406304:	fb08 6613 	mls	r6, r8, r3, r6
  406308:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  40630c:	fb0c fc03 	mul.w	ip, ip, r3
  406310:	45a4      	cmp	ip, r4
  406312:	d907      	bls.n	406324 <__udivmoddi4+0x15c>
  406314:	19e4      	adds	r4, r4, r7
  406316:	f103 32ff 	add.w	r2, r3, #4294967295
  40631a:	d202      	bcs.n	406322 <__udivmoddi4+0x15a>
  40631c:	45a4      	cmp	ip, r4
  40631e:	f200 80b5 	bhi.w	40648c <__udivmoddi4+0x2c4>
  406322:	4613      	mov	r3, r2
  406324:	ebcc 0404 	rsb	r4, ip, r4
  406328:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40632c:	e79c      	b.n	406268 <__udivmoddi4+0xa0>
  40632e:	4629      	mov	r1, r5
  406330:	4628      	mov	r0, r5
  406332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406336:	f1ce 0120 	rsb	r1, lr, #32
  40633a:	fa06 f30e 	lsl.w	r3, r6, lr
  40633e:	fa07 f70e 	lsl.w	r7, r7, lr
  406342:	fa20 f901 	lsr.w	r9, r0, r1
  406346:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40634a:	40ce      	lsrs	r6, r1
  40634c:	ea49 0903 	orr.w	r9, r9, r3
  406350:	fbb6 faf8 	udiv	sl, r6, r8
  406354:	ea4f 4419 	mov.w	r4, r9, lsr #16
  406358:	fb08 661a 	mls	r6, r8, sl, r6
  40635c:	fa1f fc87 	uxth.w	ip, r7
  406360:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  406364:	fb0a f20c 	mul.w	r2, sl, ip
  406368:	429a      	cmp	r2, r3
  40636a:	fa00 f40e 	lsl.w	r4, r0, lr
  40636e:	d90a      	bls.n	406386 <__udivmoddi4+0x1be>
  406370:	19db      	adds	r3, r3, r7
  406372:	f10a 31ff 	add.w	r1, sl, #4294967295
  406376:	f080 8087 	bcs.w	406488 <__udivmoddi4+0x2c0>
  40637a:	429a      	cmp	r2, r3
  40637c:	f240 8084 	bls.w	406488 <__udivmoddi4+0x2c0>
  406380:	f1aa 0a02 	sub.w	sl, sl, #2
  406384:	443b      	add	r3, r7
  406386:	1a9b      	subs	r3, r3, r2
  406388:	fa1f f989 	uxth.w	r9, r9
  40638c:	fbb3 f1f8 	udiv	r1, r3, r8
  406390:	fb08 3311 	mls	r3, r8, r1, r3
  406394:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  406398:	fb01 f60c 	mul.w	r6, r1, ip
  40639c:	429e      	cmp	r6, r3
  40639e:	d907      	bls.n	4063b0 <__udivmoddi4+0x1e8>
  4063a0:	19db      	adds	r3, r3, r7
  4063a2:	f101 32ff 	add.w	r2, r1, #4294967295
  4063a6:	d26b      	bcs.n	406480 <__udivmoddi4+0x2b8>
  4063a8:	429e      	cmp	r6, r3
  4063aa:	d969      	bls.n	406480 <__udivmoddi4+0x2b8>
  4063ac:	3902      	subs	r1, #2
  4063ae:	443b      	add	r3, r7
  4063b0:	1b9b      	subs	r3, r3, r6
  4063b2:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  4063b6:	e78e      	b.n	4062d6 <__udivmoddi4+0x10e>
  4063b8:	f1c1 0e20 	rsb	lr, r1, #32
  4063bc:	fa22 f40e 	lsr.w	r4, r2, lr
  4063c0:	408b      	lsls	r3, r1
  4063c2:	4323      	orrs	r3, r4
  4063c4:	fa20 f70e 	lsr.w	r7, r0, lr
  4063c8:	fa06 f401 	lsl.w	r4, r6, r1
  4063cc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4063d0:	fa26 f60e 	lsr.w	r6, r6, lr
  4063d4:	433c      	orrs	r4, r7
  4063d6:	fbb6 f9fc 	udiv	r9, r6, ip
  4063da:	0c27      	lsrs	r7, r4, #16
  4063dc:	fb0c 6619 	mls	r6, ip, r9, r6
  4063e0:	fa1f f883 	uxth.w	r8, r3
  4063e4:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  4063e8:	fb09 f708 	mul.w	r7, r9, r8
  4063ec:	42b7      	cmp	r7, r6
  4063ee:	fa02 f201 	lsl.w	r2, r2, r1
  4063f2:	fa00 fa01 	lsl.w	sl, r0, r1
  4063f6:	d908      	bls.n	40640a <__udivmoddi4+0x242>
  4063f8:	18f6      	adds	r6, r6, r3
  4063fa:	f109 30ff 	add.w	r0, r9, #4294967295
  4063fe:	d241      	bcs.n	406484 <__udivmoddi4+0x2bc>
  406400:	42b7      	cmp	r7, r6
  406402:	d93f      	bls.n	406484 <__udivmoddi4+0x2bc>
  406404:	f1a9 0902 	sub.w	r9, r9, #2
  406408:	441e      	add	r6, r3
  40640a:	1bf6      	subs	r6, r6, r7
  40640c:	b2a0      	uxth	r0, r4
  40640e:	fbb6 f4fc 	udiv	r4, r6, ip
  406412:	fb0c 6614 	mls	r6, ip, r4, r6
  406416:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  40641a:	fb04 f808 	mul.w	r8, r4, r8
  40641e:	45b8      	cmp	r8, r7
  406420:	d907      	bls.n	406432 <__udivmoddi4+0x26a>
  406422:	18ff      	adds	r7, r7, r3
  406424:	f104 30ff 	add.w	r0, r4, #4294967295
  406428:	d228      	bcs.n	40647c <__udivmoddi4+0x2b4>
  40642a:	45b8      	cmp	r8, r7
  40642c:	d926      	bls.n	40647c <__udivmoddi4+0x2b4>
  40642e:	3c02      	subs	r4, #2
  406430:	441f      	add	r7, r3
  406432:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  406436:	ebc8 0707 	rsb	r7, r8, r7
  40643a:	fba0 8902 	umull	r8, r9, r0, r2
  40643e:	454f      	cmp	r7, r9
  406440:	4644      	mov	r4, r8
  406442:	464e      	mov	r6, r9
  406444:	d314      	bcc.n	406470 <__udivmoddi4+0x2a8>
  406446:	d029      	beq.n	40649c <__udivmoddi4+0x2d4>
  406448:	b365      	cbz	r5, 4064a4 <__udivmoddi4+0x2dc>
  40644a:	ebba 0304 	subs.w	r3, sl, r4
  40644e:	eb67 0706 	sbc.w	r7, r7, r6
  406452:	fa07 fe0e 	lsl.w	lr, r7, lr
  406456:	40cb      	lsrs	r3, r1
  406458:	40cf      	lsrs	r7, r1
  40645a:	ea4e 0303 	orr.w	r3, lr, r3
  40645e:	e885 0088 	stmia.w	r5, {r3, r7}
  406462:	2100      	movs	r1, #0
  406464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406468:	4613      	mov	r3, r2
  40646a:	e6f8      	b.n	40625e <__udivmoddi4+0x96>
  40646c:	4610      	mov	r0, r2
  40646e:	e6e0      	b.n	406232 <__udivmoddi4+0x6a>
  406470:	ebb8 0402 	subs.w	r4, r8, r2
  406474:	eb69 0603 	sbc.w	r6, r9, r3
  406478:	3801      	subs	r0, #1
  40647a:	e7e5      	b.n	406448 <__udivmoddi4+0x280>
  40647c:	4604      	mov	r4, r0
  40647e:	e7d8      	b.n	406432 <__udivmoddi4+0x26a>
  406480:	4611      	mov	r1, r2
  406482:	e795      	b.n	4063b0 <__udivmoddi4+0x1e8>
  406484:	4681      	mov	r9, r0
  406486:	e7c0      	b.n	40640a <__udivmoddi4+0x242>
  406488:	468a      	mov	sl, r1
  40648a:	e77c      	b.n	406386 <__udivmoddi4+0x1be>
  40648c:	3b02      	subs	r3, #2
  40648e:	443c      	add	r4, r7
  406490:	e748      	b.n	406324 <__udivmoddi4+0x15c>
  406492:	4608      	mov	r0, r1
  406494:	e70a      	b.n	4062ac <__udivmoddi4+0xe4>
  406496:	3802      	subs	r0, #2
  406498:	443e      	add	r6, r7
  40649a:	e72f      	b.n	4062fc <__udivmoddi4+0x134>
  40649c:	45c2      	cmp	sl, r8
  40649e:	d3e7      	bcc.n	406470 <__udivmoddi4+0x2a8>
  4064a0:	463e      	mov	r6, r7
  4064a2:	e7d1      	b.n	406448 <__udivmoddi4+0x280>
  4064a4:	4629      	mov	r1, r5
  4064a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4064aa:	bf00      	nop

004064ac <__aeabi_idiv0>:
  4064ac:	4770      	bx	lr
  4064ae:	bf00      	nop

004064b0 <p_uc_charset10x14>:
	...
  4064cc:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  4064dc:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  4064ec:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  4064fc:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  40650c:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  40651c:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  40652c:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  40653c:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  406554:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  406564:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  406574:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  406584:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  406594:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  4065a4:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  4065b4:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  4065c4:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  4065dc:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  4065ec:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  4065fc:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  40660c:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  40661c:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  40662c:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  40663c:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  40664c:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  40665c:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  40666c:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  40667c:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  40668c:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  40669c:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  4066ac:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  4066bc:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  4066cc:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  4066dc:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  4066ec:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  4066fc:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  40670c:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  40671c:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  40672c:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  40673c:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  40674c:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  40675c:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  40676c:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  40677c:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  40678c:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  40679c:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  4067ac:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  4067bc:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  4067cc:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  4067dc:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4067ec:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  4067fc:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  40680c:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  40681c:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  40682c:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  40683c:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  40684c:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  40685c:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  40686c:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  40687c:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  40688c:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  40689c:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4068ac:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  4068bc:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  4068cc:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  4068dc:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  4068ec:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  4068fc:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  40690c:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  40691c:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  40692c:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  40693c:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  40694c:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  40695c:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  40696c:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  40697c:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  40698c:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  40699c:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4069ac:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  4069bc:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  4069cc:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  4069dc:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  4069ec:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4069fc:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  406a0c:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  406a1c:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  406a2c:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  406a3c:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  406a4c:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  406a5c:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  406a6c:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  406a7c:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  406a8c:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  406a9c:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  406aac:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  406abc:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  406acc:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  406adc:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  406aec:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  406afc:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  406b0c:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  406b1c:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  406b2c:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  406b3c:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  406b4c:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  406b5c:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  406b6c:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  406b7c:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  406b8c:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  406b9c:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  406bac:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  406bbc:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  406bcc:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  406bdc:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  406bec:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  406bfc:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  406c0c:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  406c1c:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  406c2c:	fcff fcff 6425 0000 7541 616c 2d20 4120     ....%d..Aula - A
  406c3c:	4344 0000 0043 0000                         DC..C...

00406c44 <_global_impure_ptr>:
  406c44:	0018 2000                                   ... 

00406c48 <zeroes.7035>:
  406c48:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406c58:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  406c68:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  406c78:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  406c88:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  406c98:	0030 0000                                   0...

00406c9c <blanks.7034>:
  406c9c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406cac:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  406cbc:	4f50 4953 0058 0000 002e 0000               POSIX.......

00406cc8 <__mprec_tens>:
  406cc8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406cd8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406ce8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406cf8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406d08:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406d18:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406d28:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406d38:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406d48:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406d58:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406d68:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406d78:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406d88:	9db4 79d9 7843 44ea                         ...yCx.D

00406d90 <__mprec_bigtens>:
  406d90:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406da0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406db0:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406db8 <p05.5373>:
  406db8:	0005 0000 0019 0000 007d 0000               ........}...

00406dc4 <_init>:
  406dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406dc6:	bf00      	nop
  406dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406dca:	bc08      	pop	{r3}
  406dcc:	469e      	mov	lr, r3
  406dce:	4770      	bx	lr

00406dd0 <__init_array_start>:
  406dd0:	004031f9 	.word	0x004031f9

00406dd4 <__frame_dummy_init_array_entry>:
  406dd4:	004000f1                                ..@.

00406dd8 <_fini>:
  406dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406dda:	bf00      	nop
  406ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406dde:	bc08      	pop	{r3}
  406de0:	469e      	mov	lr, r3
  406de2:	4770      	bx	lr

00406de4 <__fini_array_start>:
  406de4:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <g_ul_lcd_x_length>:
2000000c:	00f0 0000                                   ....

20000010 <g_ul_lcd_y_length>:
20000010:	0140 0000                                   @...

20000014 <SystemCoreClock>:
20000014:	0900 003d                                   ..=.

20000018 <impure_data>:
20000018:	0000 0000 0304 2000 036c 2000 03d4 2000     ....... l.. ... 
	...
2000004c:	6c40 0040 0000 0000 0000 0000 0000 0000     @l@.............
	...
200000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000440 <_impure_ptr>:
20000440:	0018 2000                                   ... 

20000444 <lconv>:
20000444:	6cc4 0040 6c78 0040 6c78 0040 6c78 0040     .l@.xl@.xl@.xl@.
20000454:	6c78 0040 6c78 0040 6c78 0040 6c78 0040     xl@.xl@.xl@.xl@.
20000464:	6c78 0040 6c78 0040 ffff ffff ffff ffff     xl@.xl@.........
20000474:	ffff ffff ffff 0000                         ........

2000047c <__malloc_av_>:
	...
20000484:	047c 2000 047c 2000 0484 2000 0484 2000     |.. |.. ... ... 
20000494:	048c 2000 048c 2000 0494 2000 0494 2000     ... ... ... ... 
200004a4:	049c 2000 049c 2000 04a4 2000 04a4 2000     ... ... ... ... 
200004b4:	04ac 2000 04ac 2000 04b4 2000 04b4 2000     ... ... ... ... 
200004c4:	04bc 2000 04bc 2000 04c4 2000 04c4 2000     ... ... ... ... 
200004d4:	04cc 2000 04cc 2000 04d4 2000 04d4 2000     ... ... ... ... 
200004e4:	04dc 2000 04dc 2000 04e4 2000 04e4 2000     ... ... ... ... 
200004f4:	04ec 2000 04ec 2000 04f4 2000 04f4 2000     ... ... ... ... 
20000504:	04fc 2000 04fc 2000 0504 2000 0504 2000     ... ... ... ... 
20000514:	050c 2000 050c 2000 0514 2000 0514 2000     ... ... ... ... 
20000524:	051c 2000 051c 2000 0524 2000 0524 2000     ... ... $.. $.. 
20000534:	052c 2000 052c 2000 0534 2000 0534 2000     ,.. ,.. 4.. 4.. 
20000544:	053c 2000 053c 2000 0544 2000 0544 2000     <.. <.. D.. D.. 
20000554:	054c 2000 054c 2000 0554 2000 0554 2000     L.. L.. T.. T.. 
20000564:	055c 2000 055c 2000 0564 2000 0564 2000     \.. \.. d.. d.. 
20000574:	056c 2000 056c 2000 0574 2000 0574 2000     l.. l.. t.. t.. 
20000584:	057c 2000 057c 2000 0584 2000 0584 2000     |.. |.. ... ... 
20000594:	058c 2000 058c 2000 0594 2000 0594 2000     ... ... ... ... 
200005a4:	059c 2000 059c 2000 05a4 2000 05a4 2000     ... ... ... ... 
200005b4:	05ac 2000 05ac 2000 05b4 2000 05b4 2000     ... ... ... ... 
200005c4:	05bc 2000 05bc 2000 05c4 2000 05c4 2000     ... ... ... ... 
200005d4:	05cc 2000 05cc 2000 05d4 2000 05d4 2000     ... ... ... ... 
200005e4:	05dc 2000 05dc 2000 05e4 2000 05e4 2000     ... ... ... ... 
200005f4:	05ec 2000 05ec 2000 05f4 2000 05f4 2000     ... ... ... ... 
20000604:	05fc 2000 05fc 2000 0604 2000 0604 2000     ... ... ... ... 
20000614:	060c 2000 060c 2000 0614 2000 0614 2000     ... ... ... ... 
20000624:	061c 2000 061c 2000 0624 2000 0624 2000     ... ... $.. $.. 
20000634:	062c 2000 062c 2000 0634 2000 0634 2000     ,.. ,.. 4.. 4.. 
20000644:	063c 2000 063c 2000 0644 2000 0644 2000     <.. <.. D.. D.. 
20000654:	064c 2000 064c 2000 0654 2000 0654 2000     L.. L.. T.. T.. 
20000664:	065c 2000 065c 2000 0664 2000 0664 2000     \.. \.. d.. d.. 
20000674:	066c 2000 066c 2000 0674 2000 0674 2000     l.. l.. t.. t.. 
20000684:	067c 2000 067c 2000 0684 2000 0684 2000     |.. |.. ... ... 
20000694:	068c 2000 068c 2000 0694 2000 0694 2000     ... ... ... ... 
200006a4:	069c 2000 069c 2000 06a4 2000 06a4 2000     ... ... ... ... 
200006b4:	06ac 2000 06ac 2000 06b4 2000 06b4 2000     ... ... ... ... 
200006c4:	06bc 2000 06bc 2000 06c4 2000 06c4 2000     ... ... ... ... 
200006d4:	06cc 2000 06cc 2000 06d4 2000 06d4 2000     ... ... ... ... 
200006e4:	06dc 2000 06dc 2000 06e4 2000 06e4 2000     ... ... ... ... 
200006f4:	06ec 2000 06ec 2000 06f4 2000 06f4 2000     ... ... ... ... 
20000704:	06fc 2000 06fc 2000 0704 2000 0704 2000     ... ... ... ... 
20000714:	070c 2000 070c 2000 0714 2000 0714 2000     ... ... ... ... 
20000724:	071c 2000 071c 2000 0724 2000 0724 2000     ... ... $.. $.. 
20000734:	072c 2000 072c 2000 0734 2000 0734 2000     ,.. ,.. 4.. 4.. 
20000744:	073c 2000 073c 2000 0744 2000 0744 2000     <.. <.. D.. D.. 
20000754:	074c 2000 074c 2000 0754 2000 0754 2000     L.. L.. T.. T.. 
20000764:	075c 2000 075c 2000 0764 2000 0764 2000     \.. \.. d.. d.. 
20000774:	076c 2000 076c 2000 0774 2000 0774 2000     l.. l.. t.. t.. 
20000784:	077c 2000 077c 2000 0784 2000 0784 2000     |.. |.. ... ... 
20000794:	078c 2000 078c 2000 0794 2000 0794 2000     ... ... ... ... 
200007a4:	079c 2000 079c 2000 07a4 2000 07a4 2000     ... ... ... ... 
200007b4:	07ac 2000 07ac 2000 07b4 2000 07b4 2000     ... ... ... ... 
200007c4:	07bc 2000 07bc 2000 07c4 2000 07c4 2000     ... ... ... ... 
200007d4:	07cc 2000 07cc 2000 07d4 2000 07d4 2000     ... ... ... ... 
200007e4:	07dc 2000 07dc 2000 07e4 2000 07e4 2000     ... ... ... ... 
200007f4:	07ec 2000 07ec 2000 07f4 2000 07f4 2000     ... ... ... ... 
20000804:	07fc 2000 07fc 2000 0804 2000 0804 2000     ... ... ... ... 
20000814:	080c 2000 080c 2000 0814 2000 0814 2000     ... ... ... ... 
20000824:	081c 2000 081c 2000 0824 2000 0824 2000     ... ... $.. $.. 
20000834:	082c 2000 082c 2000 0834 2000 0834 2000     ,.. ,.. 4.. 4.. 
20000844:	083c 2000 083c 2000 0844 2000 0844 2000     <.. <.. D.. D.. 
20000854:	084c 2000 084c 2000 0854 2000 0854 2000     L.. L.. T.. T.. 
20000864:	085c 2000 085c 2000 0864 2000 0864 2000     \.. \.. d.. d.. 
20000874:	086c 2000 086c 2000 0874 2000 0874 2000     l.. l.. t.. t.. 

20000884 <__malloc_trim_threshold>:
20000884:	0000 0002                                   ....

20000888 <__malloc_sbrk_base>:
20000888:	ffff ffff                                   ....
