INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/ALU_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_CTRL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/CTRL_UNIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CTRL_UNIT'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/MCU_Shell_Arch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MCU_Shell_Arch'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/MCU_data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MCU_data_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/MCU_ins_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MCU_ins_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/cmp_status_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmp_status_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/imm_ext.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'imm_ext'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/mux_2_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2_to_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/prog_cnt_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prog_cnt_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_file'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/reg_file_input_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_file_input_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/ri_imm_ext.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ri_imm_ext'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/ri_imm_upper_concat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ri_imm_upper_concat'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/shell_cpu_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shell_cpu_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sources_1/new/stack_ptr_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stack_ptr_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rootie/Documents/ShellCPU/shell_imp/shell_imp.srcs/sim_1/new/MCU_Shell_Arch_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MCU_Shell_Arch_tb'
