

================================================================
== Vitis HLS Report for 'los_Pipeline_VITIS_LOOP_48_2'
================================================================
* Date:           Sun Jun 23 03:44:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        los
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.316 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_2  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x0 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:27]   --->   Operation 6 'alloca' 'x0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y0_1 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:28]   --->   Operation 7 'alloca' 'y0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%err_1 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:46]   --->   Operation 8 'alloca' 'err_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sight_0 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:26]   --->   Operation 9 'alloca' 'sight_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln30_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln30_1"   --->   Operation 10 'read' 'sext_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln29_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln29"   --->   Operation 11 'read' 'select_ln29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln24_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln24_1"   --->   Operation 12 'read' 'zext_ln24_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln24_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sext_ln24"   --->   Operation 13 'read' 'sext_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln35_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln35"   --->   Operation 14 'read' 'zext_ln35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln24_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln24_3"   --->   Operation 15 'read' 'zext_ln24_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln46_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln46"   --->   Operation 16 'read' 'sext_ln46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln30_1_cast = sext i7 %sext_ln30_1_read"   --->   Operation 17 'sext' 'sext_ln30_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%select_ln29_cast = sext i2 %select_ln29_read"   --->   Operation 18 'sext' 'select_ln29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln24_1_cast = zext i6 %zext_ln24_1_read"   --->   Operation 19 'zext' 'zext_ln24_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln24_cast = sext i6 %sext_ln24_read"   --->   Operation 20 'sext' 'sext_ln24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln35_cast = zext i6 %zext_ln35_read"   --->   Operation 21 'zext' 'zext_ln35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln24_3_cast = zext i4 %zext_ln24_3_read"   --->   Operation 22 'zext' 'zext_ln24_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln46_cast = sext i7 %sext_ln46_read"   --->   Operation 23 'sext' 'sext_ln46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %obstacles_0, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln26 = store i32 1, i32 %sight_0" [HLS-benchmarks/Inter-Block/los/los.cpp:26]   --->   Operation 25 'store' 'store_ln26' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln46 = store i32 %sext_ln46_cast, i32 %err_1" [HLS-benchmarks/Inter-Block/los/los.cpp:46]   --->   Operation 26 'store' 'store_ln46' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln28 = store i32 %zext_ln24_3_cast, i32 %y0_1" [HLS-benchmarks/Inter-Block/los/los.cpp:28]   --->   Operation 27 'store' 'store_ln28' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln27 = store i32 %zext_ln35_cast, i32 %x0" [HLS-benchmarks/Inter-Block/los/los.cpp:27]   --->   Operation 28 'store' 'store_ln27' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x0_4 = load i32 %x0" [HLS-benchmarks/Inter-Block/los/los.cpp:26]   --->   Operation 30 'load' 'x0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%y0 = load i32 %y0_1" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 31 'load' 'y0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%err = load i32 %err_1" [HLS-benchmarks/Inter-Block/los/los.cpp:53]   --->   Operation 32 'load' 'err' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [HLS-benchmarks/Inter-Block/los/los.cpp:26]   --->   Operation 33 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/Inter-Block/los/los.cpp:48]   --->   Operation 34 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.14ns)   --->   "%icmp_ln49 = icmp_eq  i32 %x0_4, i32 32" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 35 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.14ns)   --->   "%icmp_ln49_1 = icmp_eq  i32 %y0, i32 32" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 36 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.14ns)   --->   "%and_ln49 = and i1 %icmp_ln49, i1 %icmp_ln49_1" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 37 'and' 'and_ln49' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %and_ln49, void %land.lhs.true16, void %if.end19" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 38 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %y0" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 39 'trunc' 'trunc_ln49' <Predicate = (!and_ln49)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln49, i6 0" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 40 'bitconcatenate' 'shl_ln' <Predicate = (!and_ln49)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %x0_4" [HLS-benchmarks/Inter-Block/los/los.cpp:26]   --->   Operation 41 'trunc' 'trunc_ln26' <Predicate = (!and_ln49)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.93ns)   --->   "%add_ln49 = add i10 %shl_ln, i10 %trunc_ln26" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 42 'add' 'add_ln49' <Predicate = (!and_ln49)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %add_ln49" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 43 'zext' 'zext_ln49' <Predicate = (!and_ln49)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%obstacles_0_addr = getelementptr i32 %obstacles_0, i64 0, i64 %zext_ln49" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 44 'getelementptr' 'obstacles_0_addr' <Predicate = (!and_ln49)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.29ns)   --->   "%obstacles_0_load = load i10 %obstacles_0_addr" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 45 'load' 'obstacles_0_load' <Predicate = (!and_ln49)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sight_0_load = load i32 %sight_0" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 46 'load' 'sight_0_load' <Predicate = (!and_ln49)> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (1.29ns)   --->   "%obstacles_0_load = load i10 %obstacles_0_addr" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 47 'load' 'obstacles_0_load' <Predicate = (!and_ln49)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 48 [1/1] (1.14ns)   --->   "%icmp_ln49_2 = icmp_eq  i32 %obstacles_0_load, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 48 'icmp' 'icmp_ln49_2' <Predicate = (!and_ln49)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.28ns)   --->   "%select_ln49 = select i1 %icmp_ln49_2, i32 0, i32 %sight_0_load" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 49 'select' 'select_ln49' <Predicate = (!and_ln49)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln26 = store i32 %select_ln49, i32 %sight_0" [HLS-benchmarks/Inter-Block/los/los.cpp:26]   --->   Operation 50 'store' 'store_ln26' <Predicate = (!and_ln49)> <Delay = 0.46>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln49 = br void %if.end19" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 51 'br' 'br_ln49' <Predicate = (!and_ln49)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sight_0_1 = load i32 %sight_0"   --->   Operation 52 'load' 'sight_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.14ns)   --->   "%icmp_ln51 = icmp_eq  i32 %sight_0_1, i32 0" [HLS-benchmarks/Inter-Block/los/los.cpp:51]   --->   Operation 53 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.14ns)   --->   "%or_ln51 = or i1 %and_ln49, i1 %icmp_ln51" [HLS-benchmarks/Inter-Block/los/los.cpp:51]   --->   Operation 54 'or' 'or_ln51' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %or_ln51, void %if.end25, void %while.end.exitStub" [HLS-benchmarks/Inter-Block/los/los.cpp:51]   --->   Operation 55 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%e2 = shl i32 %err, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:53]   --->   Operation 56 'shl' 'e2' <Predicate = (!or_ln51)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.14ns)   --->   "%icmp_ln54 = icmp_sgt  i32 %e2, i32 %sext_ln24_cast" [HLS-benchmarks/Inter-Block/los/los.cpp:54]   --->   Operation 57 'icmp' 'icmp_ln54' <Predicate = (!or_ln51)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.14ns)   --->   "%err_9 = sub i32 %err, i32 %zext_ln24_1_cast" [HLS-benchmarks/Inter-Block/los/los.cpp:55]   --->   Operation 58 'sub' 'err_9' <Predicate = (!or_ln51)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.14ns)   --->   "%x0_5 = add i32 %x0_4, i32 %select_ln29_cast" [HLS-benchmarks/Inter-Block/los/los.cpp:56]   --->   Operation 59 'add' 'x0_5' <Predicate = (!or_ln51)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.28ns)   --->   "%err_10 = select i1 %icmp_ln54, i32 %err_9, i32 %err" [HLS-benchmarks/Inter-Block/los/los.cpp:54]   --->   Operation 60 'select' 'err_10' <Predicate = (!or_ln51)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.28ns)   --->   "%x0_6 = select i1 %icmp_ln54, i32 %x0_5, i32 %x0_4" [HLS-benchmarks/Inter-Block/los/los.cpp:54]   --->   Operation 61 'select' 'x0_6' <Predicate = (!or_ln51)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.14ns)   --->   "%icmp_ln58 = icmp_slt  i32 %e2, i32 %sext_ln30_1_cast" [HLS-benchmarks/Inter-Block/los/los.cpp:58]   --->   Operation 62 'icmp' 'icmp_ln58' <Predicate = (!or_ln51)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.14ns)   --->   "%err_11 = add i32 %err_10, i32 %sext_ln30_1_cast" [HLS-benchmarks/Inter-Block/los/los.cpp:59]   --->   Operation 63 'add' 'err_11' <Predicate = (!or_ln51)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.14ns)   --->   "%y0_4 = add i32 %y0, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:60]   --->   Operation 64 'add' 'y0_4' <Predicate = (!or_ln51)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.28ns)   --->   "%err_12 = select i1 %icmp_ln58, i32 %err_11, i32 %err_10" [HLS-benchmarks/Inter-Block/los/los.cpp:58]   --->   Operation 65 'select' 'err_12' <Predicate = (!or_ln51)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.28ns)   --->   "%y0_5 = select i1 %icmp_ln58, i32 %y0_4, i32 %y0" [HLS-benchmarks/Inter-Block/los/los.cpp:58]   --->   Operation 66 'select' 'y0_5' <Predicate = (!or_ln51)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.46ns)   --->   "%store_ln46 = store i32 %err_12, i32 %err_1" [HLS-benchmarks/Inter-Block/los/los.cpp:46]   --->   Operation 67 'store' 'store_ln46' <Predicate = (!or_ln51)> <Delay = 0.46>
ST_3 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln28 = store i32 %y0_5, i32 %y0_1" [HLS-benchmarks/Inter-Block/los/los.cpp:28]   --->   Operation 68 'store' 'store_ln28' <Predicate = (!or_ln51)> <Delay = 0.46>
ST_3 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln27 = store i32 %x0_6, i32 %x0" [HLS-benchmarks/Inter-Block/los/los.cpp:27]   --->   Operation 69 'store' 'store_ln27' <Predicate = (!or_ln51)> <Delay = 0.46>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln48 = br void %while.body" [HLS-benchmarks/Inter-Block/los/los.cpp:48]   --->   Operation 70 'br' 'br_ln48' <Predicate = (!or_ln51)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sight_0_1_out, i32 %sight_0_1"   --->   Operation 71 'write' 'write_ln0' <Predicate = (or_ln51)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (or_ln51)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.691ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln28', HLS-benchmarks/Inter-Block/los/los.cpp:28) of variable 'zext_ln24_3_cast' on local variable 'y0', HLS-benchmarks/Inter-Block/los/los.cpp:28 [31]  (0.460 ns)
	'load' operation 32 bit ('y0', HLS-benchmarks/Inter-Block/los/los.cpp:49) on local variable 'y0', HLS-benchmarks/Inter-Block/los/los.cpp:28 [36]  (0.000 ns)
	'add' operation 10 bit ('add_ln49', HLS-benchmarks/Inter-Block/los/los.cpp:49) [49]  (0.933 ns)
	'getelementptr' operation 10 bit ('obstacles_0_addr', HLS-benchmarks/Inter-Block/los/los.cpp:49) [51]  (0.000 ns)
	'load' operation 32 bit ('obstacles_0_load', HLS-benchmarks/Inter-Block/los/los.cpp:49) on array 'obstacles_0' [52]  (1.297 ns)

 <State 2>: 3.185ns
The critical path consists of the following:
	'load' operation 32 bit ('obstacles_0_load', HLS-benchmarks/Inter-Block/los/los.cpp:49) on array 'obstacles_0' [52]  (1.297 ns)
	'icmp' operation 1 bit ('icmp_ln49_2', HLS-benchmarks/Inter-Block/los/los.cpp:49) [53]  (1.142 ns)
	'select' operation 32 bit ('select_ln49', HLS-benchmarks/Inter-Block/los/los.cpp:49) [54]  (0.286 ns)
	'store' operation 0 bit ('store_ln26', HLS-benchmarks/Inter-Block/los/los.cpp:26) of variable 'select_ln49', HLS-benchmarks/Inter-Block/los/los.cpp:49 on local variable 'sight_0', HLS-benchmarks/Inter-Block/los/los.cpp:26 [55]  (0.460 ns)

 <State 3>: 3.316ns
The critical path consists of the following:
	'shl' operation 32 bit ('e2', HLS-benchmarks/Inter-Block/los/los.cpp:53) [63]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln54', HLS-benchmarks/Inter-Block/los/los.cpp:54) [64]  (1.142 ns)
	'select' operation 32 bit ('err', HLS-benchmarks/Inter-Block/los/los.cpp:54) [67]  (0.286 ns)
	'add' operation 32 bit ('err', HLS-benchmarks/Inter-Block/los/los.cpp:59) [70]  (1.142 ns)
	'select' operation 32 bit ('err', HLS-benchmarks/Inter-Block/los/los.cpp:58) [72]  (0.286 ns)
	'store' operation 0 bit ('store_ln46', HLS-benchmarks/Inter-Block/los/los.cpp:46) of variable 'err', HLS-benchmarks/Inter-Block/los/los.cpp:58 on local variable 'err', HLS-benchmarks/Inter-Block/los/los.cpp:46 [74]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
