// Seed: 3781069061
module module_0 (
    input wand id_0,
    output supply0 id_1,
    output tri0 id_2,
    input uwire id_3
);
  logic id_5;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1,
    output wand id_2,
    output wor  id_3
);
  wire [1 'd0 : -1] id_5;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_2,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output tri1  id_0,
    output uwire id_1,
    input  wand  id_2
    , id_4
);
  wire id_5;
  int  id_6;
  wire id_7;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_2
  );
endmodule
