
Exerrcise7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c68  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  08008e68  08008e68  00018e68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092b8  080092b8  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  080092b8  080092b8  000192b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080092c0  080092c0  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092c0  080092c0  000192c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080092c4  080092c4  000192c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080092c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  200001d4  0800949c  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000424  0800949c  00020424  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020202  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f5d0  00000000  00000000  00020245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002233  00000000  00000000  0002f815  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000dc0  00000000  00000000  00031a48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000aac  00000000  00000000  00032808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028cb1  00000000  00000000  000332b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011d0b  00000000  00000000  0005bf65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fce9c  00000000  00000000  0006dc70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004bfc  00000000  00000000  0016ab0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0016f708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d4 	.word	0x200001d4
 800021c:	00000000 	.word	0x00000000
 8000220:	08008e50 	.word	0x08008e50

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d8 	.word	0x200001d8
 800023c:	08008e50 	.word	0x08008e50

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9a8 	b.w	80009d0 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9e08      	ldr	r6, [sp, #32]
 800070e:	460d      	mov	r5, r1
 8000710:	4604      	mov	r4, r0
 8000712:	460f      	mov	r7, r1
 8000714:	2b00      	cmp	r3, #0
 8000716:	d14a      	bne.n	80007ae <__udivmoddi4+0xa6>
 8000718:	428a      	cmp	r2, r1
 800071a:	4694      	mov	ip, r2
 800071c:	d965      	bls.n	80007ea <__udivmoddi4+0xe2>
 800071e:	fab2 f382 	clz	r3, r2
 8000722:	b143      	cbz	r3, 8000736 <__udivmoddi4+0x2e>
 8000724:	fa02 fc03 	lsl.w	ip, r2, r3
 8000728:	f1c3 0220 	rsb	r2, r3, #32
 800072c:	409f      	lsls	r7, r3
 800072e:	fa20 f202 	lsr.w	r2, r0, r2
 8000732:	4317      	orrs	r7, r2
 8000734:	409c      	lsls	r4, r3
 8000736:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800073a:	fa1f f58c 	uxth.w	r5, ip
 800073e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000742:	0c22      	lsrs	r2, r4, #16
 8000744:	fb0e 7711 	mls	r7, lr, r1, r7
 8000748:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800074c:	fb01 f005 	mul.w	r0, r1, r5
 8000750:	4290      	cmp	r0, r2
 8000752:	d90a      	bls.n	800076a <__udivmoddi4+0x62>
 8000754:	eb1c 0202 	adds.w	r2, ip, r2
 8000758:	f101 37ff 	add.w	r7, r1, #4294967295
 800075c:	f080 811c 	bcs.w	8000998 <__udivmoddi4+0x290>
 8000760:	4290      	cmp	r0, r2
 8000762:	f240 8119 	bls.w	8000998 <__udivmoddi4+0x290>
 8000766:	3902      	subs	r1, #2
 8000768:	4462      	add	r2, ip
 800076a:	1a12      	subs	r2, r2, r0
 800076c:	b2a4      	uxth	r4, r4
 800076e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000772:	fb0e 2210 	mls	r2, lr, r0, r2
 8000776:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800077a:	fb00 f505 	mul.w	r5, r0, r5
 800077e:	42a5      	cmp	r5, r4
 8000780:	d90a      	bls.n	8000798 <__udivmoddi4+0x90>
 8000782:	eb1c 0404 	adds.w	r4, ip, r4
 8000786:	f100 32ff 	add.w	r2, r0, #4294967295
 800078a:	f080 8107 	bcs.w	800099c <__udivmoddi4+0x294>
 800078e:	42a5      	cmp	r5, r4
 8000790:	f240 8104 	bls.w	800099c <__udivmoddi4+0x294>
 8000794:	4464      	add	r4, ip
 8000796:	3802      	subs	r0, #2
 8000798:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800079c:	1b64      	subs	r4, r4, r5
 800079e:	2100      	movs	r1, #0
 80007a0:	b11e      	cbz	r6, 80007aa <__udivmoddi4+0xa2>
 80007a2:	40dc      	lsrs	r4, r3
 80007a4:	2300      	movs	r3, #0
 80007a6:	e9c6 4300 	strd	r4, r3, [r6]
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d908      	bls.n	80007c4 <__udivmoddi4+0xbc>
 80007b2:	2e00      	cmp	r6, #0
 80007b4:	f000 80ed 	beq.w	8000992 <__udivmoddi4+0x28a>
 80007b8:	2100      	movs	r1, #0
 80007ba:	e9c6 0500 	strd	r0, r5, [r6]
 80007be:	4608      	mov	r0, r1
 80007c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007c4:	fab3 f183 	clz	r1, r3
 80007c8:	2900      	cmp	r1, #0
 80007ca:	d149      	bne.n	8000860 <__udivmoddi4+0x158>
 80007cc:	42ab      	cmp	r3, r5
 80007ce:	d302      	bcc.n	80007d6 <__udivmoddi4+0xce>
 80007d0:	4282      	cmp	r2, r0
 80007d2:	f200 80f8 	bhi.w	80009c6 <__udivmoddi4+0x2be>
 80007d6:	1a84      	subs	r4, r0, r2
 80007d8:	eb65 0203 	sbc.w	r2, r5, r3
 80007dc:	2001      	movs	r0, #1
 80007de:	4617      	mov	r7, r2
 80007e0:	2e00      	cmp	r6, #0
 80007e2:	d0e2      	beq.n	80007aa <__udivmoddi4+0xa2>
 80007e4:	e9c6 4700 	strd	r4, r7, [r6]
 80007e8:	e7df      	b.n	80007aa <__udivmoddi4+0xa2>
 80007ea:	b902      	cbnz	r2, 80007ee <__udivmoddi4+0xe6>
 80007ec:	deff      	udf	#255	; 0xff
 80007ee:	fab2 f382 	clz	r3, r2
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	f040 8090 	bne.w	8000918 <__udivmoddi4+0x210>
 80007f8:	1a8a      	subs	r2, r1, r2
 80007fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007fe:	fa1f fe8c 	uxth.w	lr, ip
 8000802:	2101      	movs	r1, #1
 8000804:	fbb2 f5f7 	udiv	r5, r2, r7
 8000808:	fb07 2015 	mls	r0, r7, r5, r2
 800080c:	0c22      	lsrs	r2, r4, #16
 800080e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000812:	fb0e f005 	mul.w	r0, lr, r5
 8000816:	4290      	cmp	r0, r2
 8000818:	d908      	bls.n	800082c <__udivmoddi4+0x124>
 800081a:	eb1c 0202 	adds.w	r2, ip, r2
 800081e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000822:	d202      	bcs.n	800082a <__udivmoddi4+0x122>
 8000824:	4290      	cmp	r0, r2
 8000826:	f200 80cb 	bhi.w	80009c0 <__udivmoddi4+0x2b8>
 800082a:	4645      	mov	r5, r8
 800082c:	1a12      	subs	r2, r2, r0
 800082e:	b2a4      	uxth	r4, r4
 8000830:	fbb2 f0f7 	udiv	r0, r2, r7
 8000834:	fb07 2210 	mls	r2, r7, r0, r2
 8000838:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800083c:	fb0e fe00 	mul.w	lr, lr, r0
 8000840:	45a6      	cmp	lr, r4
 8000842:	d908      	bls.n	8000856 <__udivmoddi4+0x14e>
 8000844:	eb1c 0404 	adds.w	r4, ip, r4
 8000848:	f100 32ff 	add.w	r2, r0, #4294967295
 800084c:	d202      	bcs.n	8000854 <__udivmoddi4+0x14c>
 800084e:	45a6      	cmp	lr, r4
 8000850:	f200 80bb 	bhi.w	80009ca <__udivmoddi4+0x2c2>
 8000854:	4610      	mov	r0, r2
 8000856:	eba4 040e 	sub.w	r4, r4, lr
 800085a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800085e:	e79f      	b.n	80007a0 <__udivmoddi4+0x98>
 8000860:	f1c1 0720 	rsb	r7, r1, #32
 8000864:	408b      	lsls	r3, r1
 8000866:	fa22 fc07 	lsr.w	ip, r2, r7
 800086a:	ea4c 0c03 	orr.w	ip, ip, r3
 800086e:	fa05 f401 	lsl.w	r4, r5, r1
 8000872:	fa20 f307 	lsr.w	r3, r0, r7
 8000876:	40fd      	lsrs	r5, r7
 8000878:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800087c:	4323      	orrs	r3, r4
 800087e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000882:	fa1f fe8c 	uxth.w	lr, ip
 8000886:	fb09 5518 	mls	r5, r9, r8, r5
 800088a:	0c1c      	lsrs	r4, r3, #16
 800088c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000890:	fb08 f50e 	mul.w	r5, r8, lr
 8000894:	42a5      	cmp	r5, r4
 8000896:	fa02 f201 	lsl.w	r2, r2, r1
 800089a:	fa00 f001 	lsl.w	r0, r0, r1
 800089e:	d90b      	bls.n	80008b8 <__udivmoddi4+0x1b0>
 80008a0:	eb1c 0404 	adds.w	r4, ip, r4
 80008a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80008a8:	f080 8088 	bcs.w	80009bc <__udivmoddi4+0x2b4>
 80008ac:	42a5      	cmp	r5, r4
 80008ae:	f240 8085 	bls.w	80009bc <__udivmoddi4+0x2b4>
 80008b2:	f1a8 0802 	sub.w	r8, r8, #2
 80008b6:	4464      	add	r4, ip
 80008b8:	1b64      	subs	r4, r4, r5
 80008ba:	b29d      	uxth	r5, r3
 80008bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80008c0:	fb09 4413 	mls	r4, r9, r3, r4
 80008c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80008c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80008cc:	45a6      	cmp	lr, r4
 80008ce:	d908      	bls.n	80008e2 <__udivmoddi4+0x1da>
 80008d0:	eb1c 0404 	adds.w	r4, ip, r4
 80008d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80008d8:	d26c      	bcs.n	80009b4 <__udivmoddi4+0x2ac>
 80008da:	45a6      	cmp	lr, r4
 80008dc:	d96a      	bls.n	80009b4 <__udivmoddi4+0x2ac>
 80008de:	3b02      	subs	r3, #2
 80008e0:	4464      	add	r4, ip
 80008e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008e6:	fba3 9502 	umull	r9, r5, r3, r2
 80008ea:	eba4 040e 	sub.w	r4, r4, lr
 80008ee:	42ac      	cmp	r4, r5
 80008f0:	46c8      	mov	r8, r9
 80008f2:	46ae      	mov	lr, r5
 80008f4:	d356      	bcc.n	80009a4 <__udivmoddi4+0x29c>
 80008f6:	d053      	beq.n	80009a0 <__udivmoddi4+0x298>
 80008f8:	b156      	cbz	r6, 8000910 <__udivmoddi4+0x208>
 80008fa:	ebb0 0208 	subs.w	r2, r0, r8
 80008fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000902:	fa04 f707 	lsl.w	r7, r4, r7
 8000906:	40ca      	lsrs	r2, r1
 8000908:	40cc      	lsrs	r4, r1
 800090a:	4317      	orrs	r7, r2
 800090c:	e9c6 7400 	strd	r7, r4, [r6]
 8000910:	4618      	mov	r0, r3
 8000912:	2100      	movs	r1, #0
 8000914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000918:	f1c3 0120 	rsb	r1, r3, #32
 800091c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000920:	fa20 f201 	lsr.w	r2, r0, r1
 8000924:	fa25 f101 	lsr.w	r1, r5, r1
 8000928:	409d      	lsls	r5, r3
 800092a:	432a      	orrs	r2, r5
 800092c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000930:	fa1f fe8c 	uxth.w	lr, ip
 8000934:	fbb1 f0f7 	udiv	r0, r1, r7
 8000938:	fb07 1510 	mls	r5, r7, r0, r1
 800093c:	0c11      	lsrs	r1, r2, #16
 800093e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000942:	fb00 f50e 	mul.w	r5, r0, lr
 8000946:	428d      	cmp	r5, r1
 8000948:	fa04 f403 	lsl.w	r4, r4, r3
 800094c:	d908      	bls.n	8000960 <__udivmoddi4+0x258>
 800094e:	eb1c 0101 	adds.w	r1, ip, r1
 8000952:	f100 38ff 	add.w	r8, r0, #4294967295
 8000956:	d22f      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 8000958:	428d      	cmp	r5, r1
 800095a:	d92d      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800095c:	3802      	subs	r0, #2
 800095e:	4461      	add	r1, ip
 8000960:	1b49      	subs	r1, r1, r5
 8000962:	b292      	uxth	r2, r2
 8000964:	fbb1 f5f7 	udiv	r5, r1, r7
 8000968:	fb07 1115 	mls	r1, r7, r5, r1
 800096c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000970:	fb05 f10e 	mul.w	r1, r5, lr
 8000974:	4291      	cmp	r1, r2
 8000976:	d908      	bls.n	800098a <__udivmoddi4+0x282>
 8000978:	eb1c 0202 	adds.w	r2, ip, r2
 800097c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000980:	d216      	bcs.n	80009b0 <__udivmoddi4+0x2a8>
 8000982:	4291      	cmp	r1, r2
 8000984:	d914      	bls.n	80009b0 <__udivmoddi4+0x2a8>
 8000986:	3d02      	subs	r5, #2
 8000988:	4462      	add	r2, ip
 800098a:	1a52      	subs	r2, r2, r1
 800098c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000990:	e738      	b.n	8000804 <__udivmoddi4+0xfc>
 8000992:	4631      	mov	r1, r6
 8000994:	4630      	mov	r0, r6
 8000996:	e708      	b.n	80007aa <__udivmoddi4+0xa2>
 8000998:	4639      	mov	r1, r7
 800099a:	e6e6      	b.n	800076a <__udivmoddi4+0x62>
 800099c:	4610      	mov	r0, r2
 800099e:	e6fb      	b.n	8000798 <__udivmoddi4+0x90>
 80009a0:	4548      	cmp	r0, r9
 80009a2:	d2a9      	bcs.n	80008f8 <__udivmoddi4+0x1f0>
 80009a4:	ebb9 0802 	subs.w	r8, r9, r2
 80009a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80009ac:	3b01      	subs	r3, #1
 80009ae:	e7a3      	b.n	80008f8 <__udivmoddi4+0x1f0>
 80009b0:	4645      	mov	r5, r8
 80009b2:	e7ea      	b.n	800098a <__udivmoddi4+0x282>
 80009b4:	462b      	mov	r3, r5
 80009b6:	e794      	b.n	80008e2 <__udivmoddi4+0x1da>
 80009b8:	4640      	mov	r0, r8
 80009ba:	e7d1      	b.n	8000960 <__udivmoddi4+0x258>
 80009bc:	46d0      	mov	r8, sl
 80009be:	e77b      	b.n	80008b8 <__udivmoddi4+0x1b0>
 80009c0:	3d02      	subs	r5, #2
 80009c2:	4462      	add	r2, ip
 80009c4:	e732      	b.n	800082c <__udivmoddi4+0x124>
 80009c6:	4608      	mov	r0, r1
 80009c8:	e70a      	b.n	80007e0 <__udivmoddi4+0xd8>
 80009ca:	4464      	add	r4, ip
 80009cc:	3802      	subs	r0, #2
 80009ce:	e742      	b.n	8000856 <__udivmoddi4+0x14e>

080009d0 <__aeabi_idiv0>:
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop

080009d4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b085      	sub	sp, #20
 80009d8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009da:	4b15      	ldr	r3, [pc, #84]	; (8000a30 <MX_GPIO_Init+0x5c>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009de:	4a14      	ldr	r2, [pc, #80]	; (8000a30 <MX_GPIO_Init+0x5c>)
 80009e0:	f043 0301 	orr.w	r3, r3, #1
 80009e4:	6313      	str	r3, [r2, #48]	; 0x30
 80009e6:	4b12      	ldr	r3, [pc, #72]	; (8000a30 <MX_GPIO_Init+0x5c>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f2:	4b0f      	ldr	r3, [pc, #60]	; (8000a30 <MX_GPIO_Init+0x5c>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	4a0e      	ldr	r2, [pc, #56]	; (8000a30 <MX_GPIO_Init+0x5c>)
 80009f8:	f043 0302 	orr.w	r3, r3, #2
 80009fc:	6313      	str	r3, [r2, #48]	; 0x30
 80009fe:	4b0c      	ldr	r3, [pc, #48]	; (8000a30 <MX_GPIO_Init+0x5c>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	f003 0302 	and.w	r3, r3, #2
 8000a06:	60bb      	str	r3, [r7, #8]
 8000a08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a0a:	4b09      	ldr	r3, [pc, #36]	; (8000a30 <MX_GPIO_Init+0x5c>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	4a08      	ldr	r2, [pc, #32]	; (8000a30 <MX_GPIO_Init+0x5c>)
 8000a10:	f043 0308 	orr.w	r3, r3, #8
 8000a14:	6313      	str	r3, [r2, #48]	; 0x30
 8000a16:	4b06      	ldr	r3, [pc, #24]	; (8000a30 <MX_GPIO_Init+0x5c>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	f003 0308 	and.w	r3, r3, #8
 8000a1e:	607b      	str	r3, [r7, #4]
 8000a20:	687b      	ldr	r3, [r7, #4]

}
 8000a22:	bf00      	nop
 8000a24:	3714      	adds	r7, #20
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	40023800 	.word	0x40023800
 8000a34:	00000000 	.word	0x00000000

08000a38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b08c      	sub	sp, #48	; 0x30
 8000a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	float Rd=1;
 8000a3e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000a42:	62fb      	str	r3, [r7, #44]	; 0x2c
	float Bd=0;
 8000a44:	f04f 0300 	mov.w	r3, #0
 8000a48:	62bb      	str	r3, [r7, #40]	; 0x28
	float Gd=0;
 8000a4a:	f04f 0300 	mov.w	r3, #0
 8000a4e:	627b      	str	r3, [r7, #36]	; 0x24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a50:	f000 fc95 	bl	800137e <HAL_Init>

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000a54:	f000 f980 	bl	8000d58 <MPU_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a58:	f000 f910 	bl	8000c7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a5c:	f7ff ffba 	bl	80009d4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000a60:	f000 fad2 	bl	8001008 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8000a64:	f000 fbd2 	bl	800120c <MX_USART3_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char ch1;
  char inputText[] = "\t input =>";
 8000a68:	4a7b      	ldr	r2, [pc, #492]	; (8000c58 <main+0x220>)
 8000a6a:	f107 0318 	add.w	r3, r7, #24
 8000a6e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a70:	c303      	stmia	r3!, {r0, r1}
 8000a72:	801a      	strh	r2, [r3, #0]
 8000a74:	3302      	adds	r3, #2
 8000a76:	0c12      	lsrs	r2, r2, #16
 8000a78:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_UART_Transmit(&huart3, (uint8_t*) output, strlen(output), 100);
 8000a7a:	1d3b      	adds	r3, r7, #4
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f7ff fc2f 	bl	80002e0 <strlen>
 8000a82:	4603      	mov	r3, r0
 8000a84:	b29a      	uxth	r2, r3
 8000a86:	1d39      	adds	r1, r7, #4
 8000a88:	2364      	movs	r3, #100	; 0x64
 8000a8a:	4874      	ldr	r0, [pc, #464]	; (8000c5c <main+0x224>)
 8000a8c:	f003 f9bc 	bl	8003e08 <HAL_UART_Transmit>
	  //
	  htim2.Instance -> CCR1 = (1000-1) * Rd;
 8000a90:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000a94:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8000c60 <main+0x228>
 8000a98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a9c:	4b71      	ldr	r3, [pc, #452]	; (8000c64 <main+0x22c>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000aa4:	ee17 2a90 	vmov	r2, s15
 8000aa8:	635a      	str	r2, [r3, #52]	; 0x34
	  htim2.Instance -> CCR3 = (1000-1) * Bd;
 8000aaa:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000aae:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8000c60 <main+0x228>
 8000ab2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ab6:	4b6b      	ldr	r3, [pc, #428]	; (8000c64 <main+0x22c>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000abe:	ee17 2a90 	vmov	r2, s15
 8000ac2:	63da      	str	r2, [r3, #60]	; 0x3c
	  htim2.Instance -> CCR4 = (1000-1) * Gd;
 8000ac4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000ac8:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8000c60 <main+0x228>
 8000acc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ad0:	4b64      	ldr	r3, [pc, #400]	; (8000c64 <main+0x22c>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ad8:	ee17 2a90 	vmov	r2, s15
 8000adc:	641a      	str	r2, [r3, #64]	; 0x40

	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000ade:	2100      	movs	r1, #0
 8000ae0:	4860      	ldr	r0, [pc, #384]	; (8000c64 <main+0x22c>)
 8000ae2:	f002 f99f 	bl	8002e24 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000ae6:	2108      	movs	r1, #8
 8000ae8:	485e      	ldr	r0, [pc, #376]	; (8000c64 <main+0x22c>)
 8000aea:	f002 f99b 	bl	8002e24 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000aee:	210c      	movs	r1, #12
 8000af0:	485c      	ldr	r0, [pc, #368]	; (8000c64 <main+0x22c>)
 8000af2:	f002 f997 	bl	8002e24 <HAL_TIM_PWM_Start>

	  HAL_Delay(100);
 8000af6:	2064      	movs	r0, #100	; 0x64
 8000af8:	f000 fc9e 	bl	8001438 <HAL_Delay>
	  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8000afc:	2100      	movs	r1, #0
 8000afe:	4859      	ldr	r0, [pc, #356]	; (8000c64 <main+0x22c>)
 8000b00:	f002 fa8a 	bl	8003018 <HAL_TIM_PWM_Stop>
	  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8000b04:	2108      	movs	r1, #8
 8000b06:	4857      	ldr	r0, [pc, #348]	; (8000c64 <main+0x22c>)
 8000b08:	f002 fa86 	bl	8003018 <HAL_TIM_PWM_Stop>
	  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8000b0c:	210c      	movs	r1, #12
 8000b0e:	4855      	ldr	r0, [pc, #340]	; (8000c64 <main+0x22c>)
 8000b10:	f002 fa82 	bl	8003018 <HAL_TIM_PWM_Stop>
	  Rpwm = (GPIOA->IDR & GPIO_PIN_0) >>0 ;
 8000b14:	4b54      	ldr	r3, [pc, #336]	; (8000c68 <main+0x230>)
 8000b16:	691b      	ldr	r3, [r3, #16]
 8000b18:	f003 0301 	and.w	r3, r3, #1
 8000b1c:	4a53      	ldr	r2, [pc, #332]	; (8000c6c <main+0x234>)
 8000b1e:	6013      	str	r3, [r2, #0]
	  Bpwm = ((GPIOB->IDR & GPIO_PIN_10) >>10) +2;
 8000b20:	4b53      	ldr	r3, [pc, #332]	; (8000c70 <main+0x238>)
 8000b22:	691b      	ldr	r3, [r3, #16]
 8000b24:	0a9b      	lsrs	r3, r3, #10
 8000b26:	f003 0301 	and.w	r3, r3, #1
 8000b2a:	3302      	adds	r3, #2
 8000b2c:	4a51      	ldr	r2, [pc, #324]	; (8000c74 <main+0x23c>)
 8000b2e:	6013      	str	r3, [r2, #0]
	  Gpwm = ((GPIOB->IDR & GPIO_PIN_11) >>11) +4;
 8000b30:	4b4f      	ldr	r3, [pc, #316]	; (8000c70 <main+0x238>)
 8000b32:	691b      	ldr	r3, [r3, #16]
 8000b34:	0adb      	lsrs	r3, r3, #11
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	3304      	adds	r3, #4
 8000b3c:	4a4e      	ldr	r2, [pc, #312]	; (8000c78 <main+0x240>)
 8000b3e:	6013      	str	r3, [r2, #0]

	  if(__HAL_UART_GET_FLAG(&huart3,UART_FLAG_RXNE) == SET) {
 8000b40:	4b46      	ldr	r3, [pc, #280]	; (8000c5c <main+0x224>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	69db      	ldr	r3, [r3, #28]
 8000b46:	f003 0320 	and.w	r3, r3, #32
 8000b4a:	2b20      	cmp	r3, #32
 8000b4c:	d106      	bne.n	8000b5c <main+0x124>
		  HAL_UART_Receive(&huart3,(uint8_t*) &ch1, 1, 100);
 8000b4e:	f107 0123 	add.w	r1, r7, #35	; 0x23
 8000b52:	2364      	movs	r3, #100	; 0x64
 8000b54:	2201      	movs	r2, #1
 8000b56:	4841      	ldr	r0, [pc, #260]	; (8000c5c <main+0x224>)
 8000b58:	f003 f9d9 	bl	8003f0e <HAL_UART_Receive>
	  }


	  if(ch1 == 'r')
 8000b5c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000b60:	2b72      	cmp	r3, #114	; 0x72
 8000b62:	d122      	bne.n	8000baa <main+0x172>
	  {
		  Rd += 0.2;
 8000b64:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000b68:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b6c:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8000c50 <main+0x218>
 8000b70:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000b74:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b78:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		  HAL_UART_Transmit(&huart3, (uint8_t*) &ch1, 1, 100);
 8000b7c:	f107 0123 	add.w	r1, r7, #35	; 0x23
 8000b80:	2364      	movs	r3, #100	; 0x64
 8000b82:	2201      	movs	r2, #1
 8000b84:	4835      	ldr	r0, [pc, #212]	; (8000c5c <main+0x224>)
 8000b86:	f003 f93f 	bl	8003e08 <HAL_UART_Transmit>
		  HAL_Delay(100);
 8000b8a:	2064      	movs	r0, #100	; 0x64
 8000b8c:	f000 fc54 	bl	8001438 <HAL_Delay>
		  if(Rd>1.0)
 8000b90:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000b94:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000b98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ba0:	dd50      	ble.n	8000c44 <main+0x20c>
		  {
			  Rd =0 ;
 8000ba2:	f04f 0300 	mov.w	r3, #0
 8000ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ba8:	e04c      	b.n	8000c44 <main+0x20c>
		  }
	  }
	  else if(ch1 == 'b')
 8000baa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000bae:	2b62      	cmp	r3, #98	; 0x62
 8000bb0:	d122      	bne.n	8000bf8 <main+0x1c0>
	  {
		  Bd += 0.2;
 8000bb2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000bb6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000bba:	ed9f 6b25 	vldr	d6, [pc, #148]	; 8000c50 <main+0x218>
 8000bbe:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000bc2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000bc6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		  HAL_UART_Transmit(&huart3, (uint8_t*) &ch1, 1, 100);
 8000bca:	f107 0123 	add.w	r1, r7, #35	; 0x23
 8000bce:	2364      	movs	r3, #100	; 0x64
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	4822      	ldr	r0, [pc, #136]	; (8000c5c <main+0x224>)
 8000bd4:	f003 f918 	bl	8003e08 <HAL_UART_Transmit>
		  HAL_Delay(100);
 8000bd8:	2064      	movs	r0, #100	; 0x64
 8000bda:	f000 fc2d 	bl	8001438 <HAL_Delay>
		  if(Bd>1.0)
 8000bde:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000be2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000be6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bee:	dd29      	ble.n	8000c44 <main+0x20c>
		  {
			  Bd =0 ;
 8000bf0:	f04f 0300 	mov.w	r3, #0
 8000bf4:	62bb      	str	r3, [r7, #40]	; 0x28
 8000bf6:	e025      	b.n	8000c44 <main+0x20c>
		  }
	  }
	  else  if(ch1 == 'g')
 8000bf8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000bfc:	2b67      	cmp	r3, #103	; 0x67
 8000bfe:	d121      	bne.n	8000c44 <main+0x20c>
	  {
		  Gd += 0.2;
 8000c00:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000c04:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c08:	ed9f 6b11 	vldr	d6, [pc, #68]	; 8000c50 <main+0x218>
 8000c0c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000c10:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000c14:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		  HAL_UART_Transmit(&huart3, (uint8_t*) &ch1, 1, 100);
 8000c18:	f107 0123 	add.w	r1, r7, #35	; 0x23
 8000c1c:	2364      	movs	r3, #100	; 0x64
 8000c1e:	2201      	movs	r2, #1
 8000c20:	480e      	ldr	r0, [pc, #56]	; (8000c5c <main+0x224>)
 8000c22:	f003 f8f1 	bl	8003e08 <HAL_UART_Transmit>
		  HAL_Delay(100);
 8000c26:	2064      	movs	r0, #100	; 0x64
 8000c28:	f000 fc06 	bl	8001438 <HAL_Delay>
		  if(Gd>1.0)
 8000c2c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000c30:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000c34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c3c:	dd02      	ble.n	8000c44 <main+0x20c>
		  {
			  Gd =0 ;
 8000c3e:	f04f 0300 	mov.w	r3, #0
 8000c42:	627b      	str	r3, [r7, #36]	; 0x24





	  ch1 = ' ';
 8000c44:	2320      	movs	r3, #32
 8000c46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  {
 8000c4a:	e716      	b.n	8000a7a <main+0x42>
 8000c4c:	f3af 8000 	nop.w
 8000c50:	9999999a 	.word	0x9999999a
 8000c54:	3fc99999 	.word	0x3fc99999
 8000c58:	08008e68 	.word	0x08008e68
 8000c5c:	2000024c 	.word	0x2000024c
 8000c60:	4479c000 	.word	0x4479c000
 8000c64:	20000200 	.word	0x20000200
 8000c68:	40020000 	.word	0x40020000
 8000c6c:	200001f0 	.word	0x200001f0
 8000c70:	40020400 	.word	0x40020400
 8000c74:	200001f4 	.word	0x200001f4
 8000c78:	200001f8 	.word	0x200001f8

08000c7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b094      	sub	sp, #80	; 0x50
 8000c80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c82:	f107 031c 	add.w	r3, r7, #28
 8000c86:	2234      	movs	r2, #52	; 0x34
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f004 fd71 	bl	8005772 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c90:	f107 0308 	add.w	r3, r7, #8
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]
 8000c98:	605a      	str	r2, [r3, #4]
 8000c9a:	609a      	str	r2, [r3, #8]
 8000c9c:	60da      	str	r2, [r3, #12]
 8000c9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ca0:	4b2b      	ldr	r3, [pc, #172]	; (8000d50 <SystemClock_Config+0xd4>)
 8000ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca4:	4a2a      	ldr	r2, [pc, #168]	; (8000d50 <SystemClock_Config+0xd4>)
 8000ca6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000caa:	6413      	str	r3, [r2, #64]	; 0x40
 8000cac:	4b28      	ldr	r3, [pc, #160]	; (8000d50 <SystemClock_Config+0xd4>)
 8000cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cb4:	607b      	str	r3, [r7, #4]
 8000cb6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cb8:	4b26      	ldr	r3, [pc, #152]	; (8000d54 <SystemClock_Config+0xd8>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a25      	ldr	r2, [pc, #148]	; (8000d54 <SystemClock_Config+0xd8>)
 8000cbe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000cc2:	6013      	str	r3, [r2, #0]
 8000cc4:	4b23      	ldr	r3, [pc, #140]	; (8000d54 <SystemClock_Config+0xd8>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ccc:	603b      	str	r3, [r7, #0]
 8000cce:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cd8:	2310      	movs	r3, #16
 8000cda:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cdc:	2302      	movs	r3, #2
 8000cde:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ce4:	2308      	movs	r3, #8
 8000ce6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000ce8:	23d8      	movs	r3, #216	; 0xd8
 8000cea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cec:	2302      	movs	r3, #2
 8000cee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000cf0:	2302      	movs	r3, #2
 8000cf2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000cf4:	2302      	movs	r3, #2
 8000cf6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cf8:	f107 031c 	add.w	r3, r7, #28
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f000 ff1d 	bl	8001b3c <HAL_RCC_OscConfig>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000d08:	f000 f852 	bl	8000db0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000d0c:	f000 fec6 	bl	8001a9c <HAL_PWREx_EnableOverDrive>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000d16:	f000 f84b 	bl	8000db0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d1a:	230f      	movs	r3, #15
 8000d1c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d1e:	2302      	movs	r3, #2
 8000d20:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d22:	2300      	movs	r3, #0
 8000d24:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d26:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000d2a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d30:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000d32:	f107 0308 	add.w	r3, r7, #8
 8000d36:	2107      	movs	r1, #7
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f001 f9ad 	bl	8002098 <HAL_RCC_ClockConfig>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000d44:	f000 f834 	bl	8000db0 <Error_Handler>
  }
}
 8000d48:	bf00      	nop
 8000d4a:	3750      	adds	r7, #80	; 0x50
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	40023800 	.word	0x40023800
 8000d54:	40007000 	.word	0x40007000

08000d58 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b084      	sub	sp, #16
 8000d5c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000d5e:	463b      	mov	r3, r7
 8000d60:	2200      	movs	r2, #0
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	605a      	str	r2, [r3, #4]
 8000d66:	609a      	str	r2, [r3, #8]
 8000d68:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000d6a:	f000 fc6f 	bl	800164c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000d72:	2300      	movs	r3, #0
 8000d74:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000d76:	2300      	movs	r3, #0
 8000d78:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000d7a:	231f      	movs	r3, #31
 8000d7c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000d7e:	2387      	movs	r3, #135	; 0x87
 8000d80:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000d82:	2300      	movs	r3, #0
 8000d84:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000d86:	2300      	movs	r3, #0
 8000d88:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000d92:	2300      	movs	r3, #0
 8000d94:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000d96:	2300      	movs	r3, #0
 8000d98:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f000 fc8d 	bl	80016bc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000da2:	2004      	movs	r0, #4
 8000da4:	f000 fc6a 	bl	800167c <HAL_MPU_Enable>

}
 8000da8:	bf00      	nop
 8000daa:	3710      	adds	r7, #16
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000db4:	b672      	cpsid	i
}
 8000db6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000db8:	e7fe      	b.n	8000db8 <Error_Handler+0x8>
	...

08000dbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000dc2:	4b0f      	ldr	r3, [pc, #60]	; (8000e00 <HAL_MspInit+0x44>)
 8000dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc6:	4a0e      	ldr	r2, [pc, #56]	; (8000e00 <HAL_MspInit+0x44>)
 8000dc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dcc:	6413      	str	r3, [r2, #64]	; 0x40
 8000dce:	4b0c      	ldr	r3, [pc, #48]	; (8000e00 <HAL_MspInit+0x44>)
 8000dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dd6:	607b      	str	r3, [r7, #4]
 8000dd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dda:	4b09      	ldr	r3, [pc, #36]	; (8000e00 <HAL_MspInit+0x44>)
 8000ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dde:	4a08      	ldr	r2, [pc, #32]	; (8000e00 <HAL_MspInit+0x44>)
 8000de0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000de4:	6453      	str	r3, [r2, #68]	; 0x44
 8000de6:	4b06      	ldr	r3, [pc, #24]	; (8000e00 <HAL_MspInit+0x44>)
 8000de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000dee:	603b      	str	r3, [r7, #0]
 8000df0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000df2:	bf00      	nop
 8000df4:	370c      	adds	r7, #12
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	40023800 	.word	0x40023800

08000e04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e08:	e7fe      	b.n	8000e08 <NMI_Handler+0x4>

08000e0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e0e:	e7fe      	b.n	8000e0e <HardFault_Handler+0x4>

08000e10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e14:	e7fe      	b.n	8000e14 <MemManage_Handler+0x4>

08000e16 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e16:	b480      	push	{r7}
 8000e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e1a:	e7fe      	b.n	8000e1a <BusFault_Handler+0x4>

08000e1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e20:	e7fe      	b.n	8000e20 <UsageFault_Handler+0x4>

08000e22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e22:	b480      	push	{r7}
 8000e24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e26:	bf00      	nop
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr

08000e30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr

08000e3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e42:	bf00      	nop
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr

08000e4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e50:	f000 fad2 	bl	80013f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e54:	bf00      	nop
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  return 1;
 8000e5c:	2301      	movs	r3, #1
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr

08000e68 <_kill>:

int _kill(int pid, int sig)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e72:	f004 fcd1 	bl	8005818 <__errno>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2216      	movs	r2, #22
 8000e7a:	601a      	str	r2, [r3, #0]
  return -1;
 8000e7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	3708      	adds	r7, #8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <_exit>:

void _exit (int status)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e90:	f04f 31ff 	mov.w	r1, #4294967295
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f7ff ffe7 	bl	8000e68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e9a:	e7fe      	b.n	8000e9a <_exit+0x12>

08000e9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b086      	sub	sp, #24
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	60f8      	str	r0, [r7, #12]
 8000ea4:	60b9      	str	r1, [r7, #8]
 8000ea6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	617b      	str	r3, [r7, #20]
 8000eac:	e00a      	b.n	8000ec4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000eae:	f3af 8000 	nop.w
 8000eb2:	4601      	mov	r1, r0
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	1c5a      	adds	r2, r3, #1
 8000eb8:	60ba      	str	r2, [r7, #8]
 8000eba:	b2ca      	uxtb	r2, r1
 8000ebc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	617b      	str	r3, [r7, #20]
 8000ec4:	697a      	ldr	r2, [r7, #20]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	dbf0      	blt.n	8000eae <_read+0x12>
  }

  return len;
 8000ecc:	687b      	ldr	r3, [r7, #4]
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3718      	adds	r7, #24
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b086      	sub	sp, #24
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	60f8      	str	r0, [r7, #12]
 8000ede:	60b9      	str	r1, [r7, #8]
 8000ee0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	617b      	str	r3, [r7, #20]
 8000ee6:	e009      	b.n	8000efc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	1c5a      	adds	r2, r3, #1
 8000eec:	60ba      	str	r2, [r7, #8]
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	3301      	adds	r3, #1
 8000efa:	617b      	str	r3, [r7, #20]
 8000efc:	697a      	ldr	r2, [r7, #20]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	429a      	cmp	r2, r3
 8000f02:	dbf1      	blt.n	8000ee8 <_write+0x12>
  }
  return len;
 8000f04:	687b      	ldr	r3, [r7, #4]
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3718      	adds	r7, #24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}

08000f0e <_close>:

int _close(int file)
{
 8000f0e:	b480      	push	{r7}
 8000f10:	b083      	sub	sp, #12
 8000f12:	af00      	add	r7, sp, #0
 8000f14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr

08000f26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f26:	b480      	push	{r7}
 8000f28:	b083      	sub	sp, #12
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
 8000f2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f36:	605a      	str	r2, [r3, #4]
  return 0;
 8000f38:	2300      	movs	r3, #0
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <_isatty>:

int _isatty(int file)
{
 8000f46:	b480      	push	{r7}
 8000f48:	b083      	sub	sp, #12
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f4e:	2301      	movs	r3, #1
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr

08000f5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b085      	sub	sp, #20
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f68:	2300      	movs	r3, #0
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3714      	adds	r7, #20
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
	...

08000f78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f80:	4a14      	ldr	r2, [pc, #80]	; (8000fd4 <_sbrk+0x5c>)
 8000f82:	4b15      	ldr	r3, [pc, #84]	; (8000fd8 <_sbrk+0x60>)
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f8c:	4b13      	ldr	r3, [pc, #76]	; (8000fdc <_sbrk+0x64>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d102      	bne.n	8000f9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f94:	4b11      	ldr	r3, [pc, #68]	; (8000fdc <_sbrk+0x64>)
 8000f96:	4a12      	ldr	r2, [pc, #72]	; (8000fe0 <_sbrk+0x68>)
 8000f98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f9a:	4b10      	ldr	r3, [pc, #64]	; (8000fdc <_sbrk+0x64>)
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d207      	bcs.n	8000fb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fa8:	f004 fc36 	bl	8005818 <__errno>
 8000fac:	4603      	mov	r3, r0
 8000fae:	220c      	movs	r2, #12
 8000fb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb6:	e009      	b.n	8000fcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fb8:	4b08      	ldr	r3, [pc, #32]	; (8000fdc <_sbrk+0x64>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fbe:	4b07      	ldr	r3, [pc, #28]	; (8000fdc <_sbrk+0x64>)
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4413      	add	r3, r2
 8000fc6:	4a05      	ldr	r2, [pc, #20]	; (8000fdc <_sbrk+0x64>)
 8000fc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fca:	68fb      	ldr	r3, [r7, #12]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3718      	adds	r7, #24
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	20080000 	.word	0x20080000
 8000fd8:	00000400 	.word	0x00000400
 8000fdc:	200001fc 	.word	0x200001fc
 8000fe0:	20000428 	.word	0x20000428

08000fe4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fe8:	4b06      	ldr	r3, [pc, #24]	; (8001004 <SystemInit+0x20>)
 8000fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fee:	4a05      	ldr	r2, [pc, #20]	; (8001004 <SystemInit+0x20>)
 8000ff0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ff4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b08e      	sub	sp, #56	; 0x38
 800100c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800100e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001012:	2200      	movs	r2, #0
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	605a      	str	r2, [r3, #4]
 8001018:	609a      	str	r2, [r3, #8]
 800101a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800101c:	f107 031c 	add.w	r3, r7, #28
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	605a      	str	r2, [r3, #4]
 8001026:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001028:	463b      	mov	r3, r7
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	609a      	str	r2, [r3, #8]
 8001032:	60da      	str	r2, [r3, #12]
 8001034:	611a      	str	r2, [r3, #16]
 8001036:	615a      	str	r2, [r3, #20]
 8001038:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800103a:	4b3a      	ldr	r3, [pc, #232]	; (8001124 <MX_TIM2_Init+0x11c>)
 800103c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001040:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1080-1;
 8001042:	4b38      	ldr	r3, [pc, #224]	; (8001124 <MX_TIM2_Init+0x11c>)
 8001044:	f240 4237 	movw	r2, #1079	; 0x437
 8001048:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800104a:	4b36      	ldr	r3, [pc, #216]	; (8001124 <MX_TIM2_Init+0x11c>)
 800104c:	2200      	movs	r2, #0
 800104e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001050:	4b34      	ldr	r3, [pc, #208]	; (8001124 <MX_TIM2_Init+0x11c>)
 8001052:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001056:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001058:	4b32      	ldr	r3, [pc, #200]	; (8001124 <MX_TIM2_Init+0x11c>)
 800105a:	2200      	movs	r2, #0
 800105c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800105e:	4b31      	ldr	r3, [pc, #196]	; (8001124 <MX_TIM2_Init+0x11c>)
 8001060:	2200      	movs	r2, #0
 8001062:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001064:	482f      	ldr	r0, [pc, #188]	; (8001124 <MX_TIM2_Init+0x11c>)
 8001066:	f001 fe25 	bl	8002cb4 <HAL_TIM_Base_Init>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8001070:	f7ff fe9e 	bl	8000db0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001074:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001078:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800107a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800107e:	4619      	mov	r1, r3
 8001080:	4828      	ldr	r0, [pc, #160]	; (8001124 <MX_TIM2_Init+0x11c>)
 8001082:	f002 f95d 	bl	8003340 <HAL_TIM_ConfigClockSource>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 800108c:	f7ff fe90 	bl	8000db0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001090:	4824      	ldr	r0, [pc, #144]	; (8001124 <MX_TIM2_Init+0x11c>)
 8001092:	f001 fe66 	bl	8002d62 <HAL_TIM_PWM_Init>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 800109c:	f7ff fe88 	bl	8000db0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010a0:	2300      	movs	r3, #0
 80010a2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010a4:	2300      	movs	r3, #0
 80010a6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010a8:	f107 031c 	add.w	r3, r7, #28
 80010ac:	4619      	mov	r1, r3
 80010ae:	481d      	ldr	r0, [pc, #116]	; (8001124 <MX_TIM2_Init+0x11c>)
 80010b0:	f002 fdce 	bl	8003c50 <HAL_TIMEx_MasterConfigSynchronization>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 80010ba:	f7ff fe79 	bl	8000db0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010be:	2360      	movs	r3, #96	; 0x60
 80010c0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000/4-1;
 80010c2:	23f9      	movs	r3, #249	; 0xf9
 80010c4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010c6:	2300      	movs	r3, #0
 80010c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010ca:	2300      	movs	r3, #0
 80010cc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010ce:	463b      	mov	r3, r7
 80010d0:	2200      	movs	r2, #0
 80010d2:	4619      	mov	r1, r3
 80010d4:	4813      	ldr	r0, [pc, #76]	; (8001124 <MX_TIM2_Init+0x11c>)
 80010d6:	f002 f81f 	bl	8003118 <HAL_TIM_PWM_ConfigChannel>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80010e0:	f7ff fe66 	bl	8000db0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010e4:	463b      	mov	r3, r7
 80010e6:	2208      	movs	r2, #8
 80010e8:	4619      	mov	r1, r3
 80010ea:	480e      	ldr	r0, [pc, #56]	; (8001124 <MX_TIM2_Init+0x11c>)
 80010ec:	f002 f814 	bl	8003118 <HAL_TIM_PWM_ConfigChannel>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 80010f6:	f7ff fe5b 	bl	8000db0 <Error_Handler>
  }
  sConfigOC.Pulse = 10000/4-1;
 80010fa:	f640 13c3 	movw	r3, #2499	; 0x9c3
 80010fe:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001100:	463b      	mov	r3, r7
 8001102:	220c      	movs	r2, #12
 8001104:	4619      	mov	r1, r3
 8001106:	4807      	ldr	r0, [pc, #28]	; (8001124 <MX_TIM2_Init+0x11c>)
 8001108:	f002 f806 	bl	8003118 <HAL_TIM_PWM_ConfigChannel>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_TIM2_Init+0x10e>
  {
    Error_Handler();
 8001112:	f7ff fe4d 	bl	8000db0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001116:	4803      	ldr	r0, [pc, #12]	; (8001124 <MX_TIM2_Init+0x11c>)
 8001118:	f000 f824 	bl	8001164 <HAL_TIM_MspPostInit>

}
 800111c:	bf00      	nop
 800111e:	3738      	adds	r7, #56	; 0x38
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000200 	.word	0x20000200

08001128 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001138:	d10b      	bne.n	8001152 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800113a:	4b09      	ldr	r3, [pc, #36]	; (8001160 <HAL_TIM_Base_MspInit+0x38>)
 800113c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113e:	4a08      	ldr	r2, [pc, #32]	; (8001160 <HAL_TIM_Base_MspInit+0x38>)
 8001140:	f043 0301 	orr.w	r3, r3, #1
 8001144:	6413      	str	r3, [r2, #64]	; 0x40
 8001146:	4b06      	ldr	r3, [pc, #24]	; (8001160 <HAL_TIM_Base_MspInit+0x38>)
 8001148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001152:	bf00      	nop
 8001154:	3714      	adds	r7, #20
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	40023800 	.word	0x40023800

08001164 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b08a      	sub	sp, #40	; 0x28
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	f107 0314 	add.w	r3, r7, #20
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001184:	d138      	bne.n	80011f8 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001186:	4b1e      	ldr	r3, [pc, #120]	; (8001200 <HAL_TIM_MspPostInit+0x9c>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118a:	4a1d      	ldr	r2, [pc, #116]	; (8001200 <HAL_TIM_MspPostInit+0x9c>)
 800118c:	f043 0301 	orr.w	r3, r3, #1
 8001190:	6313      	str	r3, [r2, #48]	; 0x30
 8001192:	4b1b      	ldr	r3, [pc, #108]	; (8001200 <HAL_TIM_MspPostInit+0x9c>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	613b      	str	r3, [r7, #16]
 800119c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800119e:	4b18      	ldr	r3, [pc, #96]	; (8001200 <HAL_TIM_MspPostInit+0x9c>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	4a17      	ldr	r2, [pc, #92]	; (8001200 <HAL_TIM_MspPostInit+0x9c>)
 80011a4:	f043 0302 	orr.w	r3, r3, #2
 80011a8:	6313      	str	r3, [r2, #48]	; 0x30
 80011aa:	4b15      	ldr	r3, [pc, #84]	; (8001200 <HAL_TIM_MspPostInit+0x9c>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ae:	f003 0302 	and.w	r3, r3, #2
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0/WKUP     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011b6:	2301      	movs	r3, #1
 80011b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ba:	2302      	movs	r3, #2
 80011bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011be:	2300      	movs	r3, #0
 80011c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c2:	2303      	movs	r3, #3
 80011c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80011c6:	2301      	movs	r3, #1
 80011c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ca:	f107 0314 	add.w	r3, r7, #20
 80011ce:	4619      	mov	r1, r3
 80011d0:	480c      	ldr	r0, [pc, #48]	; (8001204 <HAL_TIM_MspPostInit+0xa0>)
 80011d2:	f000 fab7 	bl	8001744 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80011d6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80011da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011dc:	2302      	movs	r3, #2
 80011de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e4:	2303      	movs	r3, #3
 80011e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80011e8:	2301      	movs	r3, #1
 80011ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ec:	f107 0314 	add.w	r3, r7, #20
 80011f0:	4619      	mov	r1, r3
 80011f2:	4805      	ldr	r0, [pc, #20]	; (8001208 <HAL_TIM_MspPostInit+0xa4>)
 80011f4:	f000 faa6 	bl	8001744 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80011f8:	bf00      	nop
 80011fa:	3728      	adds	r7, #40	; 0x28
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40023800 	.word	0x40023800
 8001204:	40020000 	.word	0x40020000
 8001208:	40020400 	.word	0x40020400

0800120c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001210:	4b14      	ldr	r3, [pc, #80]	; (8001264 <MX_USART3_UART_Init+0x58>)
 8001212:	4a15      	ldr	r2, [pc, #84]	; (8001268 <MX_USART3_UART_Init+0x5c>)
 8001214:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001216:	4b13      	ldr	r3, [pc, #76]	; (8001264 <MX_USART3_UART_Init+0x58>)
 8001218:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800121c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800121e:	4b11      	ldr	r3, [pc, #68]	; (8001264 <MX_USART3_UART_Init+0x58>)
 8001220:	2200      	movs	r2, #0
 8001222:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001224:	4b0f      	ldr	r3, [pc, #60]	; (8001264 <MX_USART3_UART_Init+0x58>)
 8001226:	2200      	movs	r2, #0
 8001228:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800122a:	4b0e      	ldr	r3, [pc, #56]	; (8001264 <MX_USART3_UART_Init+0x58>)
 800122c:	2200      	movs	r2, #0
 800122e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001230:	4b0c      	ldr	r3, [pc, #48]	; (8001264 <MX_USART3_UART_Init+0x58>)
 8001232:	220c      	movs	r2, #12
 8001234:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001236:	4b0b      	ldr	r3, [pc, #44]	; (8001264 <MX_USART3_UART_Init+0x58>)
 8001238:	2200      	movs	r2, #0
 800123a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800123c:	4b09      	ldr	r3, [pc, #36]	; (8001264 <MX_USART3_UART_Init+0x58>)
 800123e:	2200      	movs	r2, #0
 8001240:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001242:	4b08      	ldr	r3, [pc, #32]	; (8001264 <MX_USART3_UART_Init+0x58>)
 8001244:	2200      	movs	r2, #0
 8001246:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001248:	4b06      	ldr	r3, [pc, #24]	; (8001264 <MX_USART3_UART_Init+0x58>)
 800124a:	2200      	movs	r2, #0
 800124c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800124e:	4805      	ldr	r0, [pc, #20]	; (8001264 <MX_USART3_UART_Init+0x58>)
 8001250:	f002 fd8c 	bl	8003d6c <HAL_UART_Init>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800125a:	f7ff fda9 	bl	8000db0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	2000024c 	.word	0x2000024c
 8001268:	40004800 	.word	0x40004800

0800126c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b0ae      	sub	sp, #184	; 0xb8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001274:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	605a      	str	r2, [r3, #4]
 800127e:	609a      	str	r2, [r3, #8]
 8001280:	60da      	str	r2, [r3, #12]
 8001282:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001284:	f107 0314 	add.w	r3, r7, #20
 8001288:	2290      	movs	r2, #144	; 0x90
 800128a:	2100      	movs	r1, #0
 800128c:	4618      	mov	r0, r3
 800128e:	f004 fa70 	bl	8005772 <memset>
  if(uartHandle->Instance==USART3)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a22      	ldr	r2, [pc, #136]	; (8001320 <HAL_UART_MspInit+0xb4>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d13c      	bne.n	8001316 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800129c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012a0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80012a2:	2300      	movs	r3, #0
 80012a4:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012a6:	f107 0314 	add.w	r3, r7, #20
 80012aa:	4618      	mov	r0, r3
 80012ac:	f001 f8da 	bl	8002464 <HAL_RCCEx_PeriphCLKConfig>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80012b6:	f7ff fd7b 	bl	8000db0 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80012ba:	4b1a      	ldr	r3, [pc, #104]	; (8001324 <HAL_UART_MspInit+0xb8>)
 80012bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012be:	4a19      	ldr	r2, [pc, #100]	; (8001324 <HAL_UART_MspInit+0xb8>)
 80012c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012c4:	6413      	str	r3, [r2, #64]	; 0x40
 80012c6:	4b17      	ldr	r3, [pc, #92]	; (8001324 <HAL_UART_MspInit+0xb8>)
 80012c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80012ce:	613b      	str	r3, [r7, #16]
 80012d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012d2:	4b14      	ldr	r3, [pc, #80]	; (8001324 <HAL_UART_MspInit+0xb8>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	4a13      	ldr	r2, [pc, #76]	; (8001324 <HAL_UART_MspInit+0xb8>)
 80012d8:	f043 0308 	orr.w	r3, r3, #8
 80012dc:	6313      	str	r3, [r2, #48]	; 0x30
 80012de:	4b11      	ldr	r3, [pc, #68]	; (8001324 <HAL_UART_MspInit+0xb8>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	f003 0308 	and.w	r3, r3, #8
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80012ea:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f2:	2302      	movs	r3, #2
 80012f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fe:	2303      	movs	r3, #3
 8001300:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001304:	2307      	movs	r3, #7
 8001306:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800130a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800130e:	4619      	mov	r1, r3
 8001310:	4805      	ldr	r0, [pc, #20]	; (8001328 <HAL_UART_MspInit+0xbc>)
 8001312:	f000 fa17 	bl	8001744 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001316:	bf00      	nop
 8001318:	37b8      	adds	r7, #184	; 0xb8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40004800 	.word	0x40004800
 8001324:	40023800 	.word	0x40023800
 8001328:	40020c00 	.word	0x40020c00

0800132c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800132c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001364 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001330:	480d      	ldr	r0, [pc, #52]	; (8001368 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001332:	490e      	ldr	r1, [pc, #56]	; (800136c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001334:	4a0e      	ldr	r2, [pc, #56]	; (8001370 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001336:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001338:	e002      	b.n	8001340 <LoopCopyDataInit>

0800133a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800133a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800133c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800133e:	3304      	adds	r3, #4

08001340 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001340:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001342:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001344:	d3f9      	bcc.n	800133a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001346:	4a0b      	ldr	r2, [pc, #44]	; (8001374 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001348:	4c0b      	ldr	r4, [pc, #44]	; (8001378 <LoopFillZerobss+0x26>)
  movs r3, #0
 800134a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800134c:	e001      	b.n	8001352 <LoopFillZerobss>

0800134e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800134e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001350:	3204      	adds	r2, #4

08001352 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001352:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001354:	d3fb      	bcc.n	800134e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001356:	f7ff fe45 	bl	8000fe4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800135a:	f004 fa63 	bl	8005824 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800135e:	f7ff fb6b 	bl	8000a38 <main>
  bx  lr    
 8001362:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001364:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001368:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800136c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001370:	080092c8 	.word	0x080092c8
  ldr r2, =_sbss
 8001374:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001378:	20000424 	.word	0x20000424

0800137c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800137c:	e7fe      	b.n	800137c <ADC_IRQHandler>

0800137e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800137e:	b580      	push	{r7, lr}
 8001380:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001382:	2003      	movs	r0, #3
 8001384:	f000 f92e 	bl	80015e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001388:	200f      	movs	r0, #15
 800138a:	f000 f805 	bl	8001398 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800138e:	f7ff fd15 	bl	8000dbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001392:	2300      	movs	r3, #0
}
 8001394:	4618      	mov	r0, r3
 8001396:	bd80      	pop	{r7, pc}

08001398 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013a0:	4b12      	ldr	r3, [pc, #72]	; (80013ec <HAL_InitTick+0x54>)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <HAL_InitTick+0x58>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	4619      	mov	r1, r3
 80013aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80013b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b6:	4618      	mov	r0, r3
 80013b8:	f000 f93b 	bl	8001632 <HAL_SYSTICK_Config>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e00e      	b.n	80013e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2b0f      	cmp	r3, #15
 80013ca:	d80a      	bhi.n	80013e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013cc:	2200      	movs	r2, #0
 80013ce:	6879      	ldr	r1, [r7, #4]
 80013d0:	f04f 30ff 	mov.w	r0, #4294967295
 80013d4:	f000 f911 	bl	80015fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013d8:	4a06      	ldr	r2, [pc, #24]	; (80013f4 <HAL_InitTick+0x5c>)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013de:	2300      	movs	r3, #0
 80013e0:	e000      	b.n	80013e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3708      	adds	r7, #8
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	20000000 	.word	0x20000000
 80013f0:	20000008 	.word	0x20000008
 80013f4:	20000004 	.word	0x20000004

080013f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013fc:	4b06      	ldr	r3, [pc, #24]	; (8001418 <HAL_IncTick+0x20>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	461a      	mov	r2, r3
 8001402:	4b06      	ldr	r3, [pc, #24]	; (800141c <HAL_IncTick+0x24>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4413      	add	r3, r2
 8001408:	4a04      	ldr	r2, [pc, #16]	; (800141c <HAL_IncTick+0x24>)
 800140a:	6013      	str	r3, [r2, #0]
}
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	20000008 	.word	0x20000008
 800141c:	200002d4 	.word	0x200002d4

08001420 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  return uwTick;
 8001424:	4b03      	ldr	r3, [pc, #12]	; (8001434 <HAL_GetTick+0x14>)
 8001426:	681b      	ldr	r3, [r3, #0]
}
 8001428:	4618      	mov	r0, r3
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	200002d4 	.word	0x200002d4

08001438 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001440:	f7ff ffee 	bl	8001420 <HAL_GetTick>
 8001444:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001450:	d005      	beq.n	800145e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001452:	4b0a      	ldr	r3, [pc, #40]	; (800147c <HAL_Delay+0x44>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	461a      	mov	r2, r3
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	4413      	add	r3, r2
 800145c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800145e:	bf00      	nop
 8001460:	f7ff ffde 	bl	8001420 <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	68fa      	ldr	r2, [r7, #12]
 800146c:	429a      	cmp	r2, r3
 800146e:	d8f7      	bhi.n	8001460 <HAL_Delay+0x28>
  {
  }
}
 8001470:	bf00      	nop
 8001472:	bf00      	nop
 8001474:	3710      	adds	r7, #16
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	20000008 	.word	0x20000008

08001480 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001480:	b480      	push	{r7}
 8001482:	b085      	sub	sp, #20
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	f003 0307 	and.w	r3, r3, #7
 800148e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001490:	4b0b      	ldr	r3, [pc, #44]	; (80014c0 <__NVIC_SetPriorityGrouping+0x40>)
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800149c:	4013      	ands	r3, r2
 800149e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80014a8:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <__NVIC_SetPriorityGrouping+0x44>)
 80014aa:	4313      	orrs	r3, r2
 80014ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014ae:	4a04      	ldr	r2, [pc, #16]	; (80014c0 <__NVIC_SetPriorityGrouping+0x40>)
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	60d3      	str	r3, [r2, #12]
}
 80014b4:	bf00      	nop
 80014b6:	3714      	adds	r7, #20
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr
 80014c0:	e000ed00 	.word	0xe000ed00
 80014c4:	05fa0000 	.word	0x05fa0000

080014c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014cc:	4b04      	ldr	r3, [pc, #16]	; (80014e0 <__NVIC_GetPriorityGrouping+0x18>)
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	0a1b      	lsrs	r3, r3, #8
 80014d2:	f003 0307 	and.w	r3, r3, #7
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr
 80014e0:	e000ed00 	.word	0xe000ed00

080014e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	6039      	str	r1, [r7, #0]
 80014ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	db0a      	blt.n	800150e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	b2da      	uxtb	r2, r3
 80014fc:	490c      	ldr	r1, [pc, #48]	; (8001530 <__NVIC_SetPriority+0x4c>)
 80014fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001502:	0112      	lsls	r2, r2, #4
 8001504:	b2d2      	uxtb	r2, r2
 8001506:	440b      	add	r3, r1
 8001508:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800150c:	e00a      	b.n	8001524 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	b2da      	uxtb	r2, r3
 8001512:	4908      	ldr	r1, [pc, #32]	; (8001534 <__NVIC_SetPriority+0x50>)
 8001514:	79fb      	ldrb	r3, [r7, #7]
 8001516:	f003 030f 	and.w	r3, r3, #15
 800151a:	3b04      	subs	r3, #4
 800151c:	0112      	lsls	r2, r2, #4
 800151e:	b2d2      	uxtb	r2, r2
 8001520:	440b      	add	r3, r1
 8001522:	761a      	strb	r2, [r3, #24]
}
 8001524:	bf00      	nop
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	e000e100 	.word	0xe000e100
 8001534:	e000ed00 	.word	0xe000ed00

08001538 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001538:	b480      	push	{r7}
 800153a:	b089      	sub	sp, #36	; 0x24
 800153c:	af00      	add	r7, sp, #0
 800153e:	60f8      	str	r0, [r7, #12]
 8001540:	60b9      	str	r1, [r7, #8]
 8001542:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	f003 0307 	and.w	r3, r3, #7
 800154a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800154c:	69fb      	ldr	r3, [r7, #28]
 800154e:	f1c3 0307 	rsb	r3, r3, #7
 8001552:	2b04      	cmp	r3, #4
 8001554:	bf28      	it	cs
 8001556:	2304      	movcs	r3, #4
 8001558:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800155a:	69fb      	ldr	r3, [r7, #28]
 800155c:	3304      	adds	r3, #4
 800155e:	2b06      	cmp	r3, #6
 8001560:	d902      	bls.n	8001568 <NVIC_EncodePriority+0x30>
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	3b03      	subs	r3, #3
 8001566:	e000      	b.n	800156a <NVIC_EncodePriority+0x32>
 8001568:	2300      	movs	r3, #0
 800156a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800156c:	f04f 32ff 	mov.w	r2, #4294967295
 8001570:	69bb      	ldr	r3, [r7, #24]
 8001572:	fa02 f303 	lsl.w	r3, r2, r3
 8001576:	43da      	mvns	r2, r3
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	401a      	ands	r2, r3
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001580:	f04f 31ff 	mov.w	r1, #4294967295
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	fa01 f303 	lsl.w	r3, r1, r3
 800158a:	43d9      	mvns	r1, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001590:	4313      	orrs	r3, r2
         );
}
 8001592:	4618      	mov	r0, r3
 8001594:	3724      	adds	r7, #36	; 0x24
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
	...

080015a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	3b01      	subs	r3, #1
 80015ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015b0:	d301      	bcc.n	80015b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015b2:	2301      	movs	r3, #1
 80015b4:	e00f      	b.n	80015d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015b6:	4a0a      	ldr	r2, [pc, #40]	; (80015e0 <SysTick_Config+0x40>)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	3b01      	subs	r3, #1
 80015bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015be:	210f      	movs	r1, #15
 80015c0:	f04f 30ff 	mov.w	r0, #4294967295
 80015c4:	f7ff ff8e 	bl	80014e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015c8:	4b05      	ldr	r3, [pc, #20]	; (80015e0 <SysTick_Config+0x40>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015ce:	4b04      	ldr	r3, [pc, #16]	; (80015e0 <SysTick_Config+0x40>)
 80015d0:	2207      	movs	r2, #7
 80015d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015d4:	2300      	movs	r3, #0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	e000e010 	.word	0xe000e010

080015e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	f7ff ff47 	bl	8001480 <__NVIC_SetPriorityGrouping>
}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b086      	sub	sp, #24
 80015fe:	af00      	add	r7, sp, #0
 8001600:	4603      	mov	r3, r0
 8001602:	60b9      	str	r1, [r7, #8]
 8001604:	607a      	str	r2, [r7, #4]
 8001606:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001608:	2300      	movs	r3, #0
 800160a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800160c:	f7ff ff5c 	bl	80014c8 <__NVIC_GetPriorityGrouping>
 8001610:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	68b9      	ldr	r1, [r7, #8]
 8001616:	6978      	ldr	r0, [r7, #20]
 8001618:	f7ff ff8e 	bl	8001538 <NVIC_EncodePriority>
 800161c:	4602      	mov	r2, r0
 800161e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001622:	4611      	mov	r1, r2
 8001624:	4618      	mov	r0, r3
 8001626:	f7ff ff5d 	bl	80014e4 <__NVIC_SetPriority>
}
 800162a:	bf00      	nop
 800162c:	3718      	adds	r7, #24
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001632:	b580      	push	{r7, lr}
 8001634:	b082      	sub	sp, #8
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	f7ff ffb0 	bl	80015a0 <SysTick_Config>
 8001640:	4603      	mov	r3, r0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
	...

0800164c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001650:	f3bf 8f5f 	dmb	sy
}
 8001654:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001656:	4b07      	ldr	r3, [pc, #28]	; (8001674 <HAL_MPU_Disable+0x28>)
 8001658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800165a:	4a06      	ldr	r2, [pc, #24]	; (8001674 <HAL_MPU_Disable+0x28>)
 800165c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001660:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001662:	4b05      	ldr	r3, [pc, #20]	; (8001678 <HAL_MPU_Disable+0x2c>)
 8001664:	2200      	movs	r2, #0
 8001666:	605a      	str	r2, [r3, #4]
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	e000ed00 	.word	0xe000ed00
 8001678:	e000ed90 	.word	0xe000ed90

0800167c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001684:	4a0b      	ldr	r2, [pc, #44]	; (80016b4 <HAL_MPU_Enable+0x38>)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f043 0301 	orr.w	r3, r3, #1
 800168c:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800168e:	4b0a      	ldr	r3, [pc, #40]	; (80016b8 <HAL_MPU_Enable+0x3c>)
 8001690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001692:	4a09      	ldr	r2, [pc, #36]	; (80016b8 <HAL_MPU_Enable+0x3c>)
 8001694:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001698:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800169a:	f3bf 8f4f 	dsb	sy
}
 800169e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80016a0:	f3bf 8f6f 	isb	sy
}
 80016a4:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80016a6:	bf00      	nop
 80016a8:	370c      	adds	r7, #12
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	e000ed90 	.word	0xe000ed90
 80016b8:	e000ed00 	.word	0xe000ed00

080016bc <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	785a      	ldrb	r2, [r3, #1]
 80016c8:	4b1d      	ldr	r3, [pc, #116]	; (8001740 <HAL_MPU_ConfigRegion+0x84>)
 80016ca:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d029      	beq.n	8001728 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 80016d4:	4a1a      	ldr	r2, [pc, #104]	; (8001740 <HAL_MPU_ConfigRegion+0x84>)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	7b1b      	ldrb	r3, [r3, #12]
 80016e0:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	7adb      	ldrb	r3, [r3, #11]
 80016e6:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80016e8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	7a9b      	ldrb	r3, [r3, #10]
 80016ee:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80016f0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	7b5b      	ldrb	r3, [r3, #13]
 80016f6:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80016f8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	7b9b      	ldrb	r3, [r3, #14]
 80016fe:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001700:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	7bdb      	ldrb	r3, [r3, #15]
 8001706:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001708:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	7a5b      	ldrb	r3, [r3, #9]
 800170e:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001710:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	7a1b      	ldrb	r3, [r3, #8]
 8001716:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001718:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	7812      	ldrb	r2, [r2, #0]
 800171e:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001720:	4a07      	ldr	r2, [pc, #28]	; (8001740 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001722:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001724:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8001726:	e005      	b.n	8001734 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8001728:	4b05      	ldr	r3, [pc, #20]	; (8001740 <HAL_MPU_ConfigRegion+0x84>)
 800172a:	2200      	movs	r2, #0
 800172c:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 800172e:	4b04      	ldr	r3, [pc, #16]	; (8001740 <HAL_MPU_ConfigRegion+0x84>)
 8001730:	2200      	movs	r2, #0
 8001732:	611a      	str	r2, [r3, #16]
}
 8001734:	bf00      	nop
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr
 8001740:	e000ed90 	.word	0xe000ed90

08001744 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001744:	b480      	push	{r7}
 8001746:	b089      	sub	sp, #36	; 0x24
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800174e:	2300      	movs	r3, #0
 8001750:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001752:	2300      	movs	r3, #0
 8001754:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001756:	2300      	movs	r3, #0
 8001758:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800175a:	2300      	movs	r3, #0
 800175c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800175e:	2300      	movs	r3, #0
 8001760:	61fb      	str	r3, [r7, #28]
 8001762:	e175      	b.n	8001a50 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001764:	2201      	movs	r2, #1
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	697a      	ldr	r2, [r7, #20]
 8001774:	4013      	ands	r3, r2
 8001776:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001778:	693a      	ldr	r2, [r7, #16]
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	429a      	cmp	r2, r3
 800177e:	f040 8164 	bne.w	8001a4a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f003 0303 	and.w	r3, r3, #3
 800178a:	2b01      	cmp	r3, #1
 800178c:	d005      	beq.n	800179a <HAL_GPIO_Init+0x56>
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	f003 0303 	and.w	r3, r3, #3
 8001796:	2b02      	cmp	r3, #2
 8001798:	d130      	bne.n	80017fc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	2203      	movs	r2, #3
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	43db      	mvns	r3, r3
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	4013      	ands	r3, r2
 80017b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	68da      	ldr	r2, [r3, #12]
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	005b      	lsls	r3, r3, #1
 80017ba:	fa02 f303 	lsl.w	r3, r2, r3
 80017be:	69ba      	ldr	r2, [r7, #24]
 80017c0:	4313      	orrs	r3, r2
 80017c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	69ba      	ldr	r2, [r7, #24]
 80017c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017d0:	2201      	movs	r2, #1
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	fa02 f303 	lsl.w	r3, r2, r3
 80017d8:	43db      	mvns	r3, r3
 80017da:	69ba      	ldr	r2, [r7, #24]
 80017dc:	4013      	ands	r3, r2
 80017de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	091b      	lsrs	r3, r3, #4
 80017e6:	f003 0201 	and.w	r2, r3, #1
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	fa02 f303 	lsl.w	r3, r2, r3
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	4313      	orrs	r3, r2
 80017f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f003 0303 	and.w	r3, r3, #3
 8001804:	2b03      	cmp	r3, #3
 8001806:	d017      	beq.n	8001838 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	2203      	movs	r2, #3
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	43db      	mvns	r3, r3
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	4013      	ands	r3, r2
 800181e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	689a      	ldr	r2, [r3, #8]
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	fa02 f303 	lsl.w	r3, r2, r3
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	4313      	orrs	r3, r2
 8001830:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	69ba      	ldr	r2, [r7, #24]
 8001836:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	f003 0303 	and.w	r3, r3, #3
 8001840:	2b02      	cmp	r3, #2
 8001842:	d123      	bne.n	800188c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	08da      	lsrs	r2, r3, #3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	3208      	adds	r2, #8
 800184c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001850:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	f003 0307 	and.w	r3, r3, #7
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	220f      	movs	r2, #15
 800185c:	fa02 f303 	lsl.w	r3, r2, r3
 8001860:	43db      	mvns	r3, r3
 8001862:	69ba      	ldr	r2, [r7, #24]
 8001864:	4013      	ands	r3, r2
 8001866:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	691a      	ldr	r2, [r3, #16]
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	4313      	orrs	r3, r2
 800187c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	08da      	lsrs	r2, r3, #3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	3208      	adds	r2, #8
 8001886:	69b9      	ldr	r1, [r7, #24]
 8001888:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	2203      	movs	r2, #3
 8001898:	fa02 f303 	lsl.w	r3, r2, r3
 800189c:	43db      	mvns	r3, r3
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	4013      	ands	r3, r2
 80018a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 0203 	and.w	r2, r3, #3
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	fa02 f303 	lsl.w	r3, r2, r3
 80018b4:	69ba      	ldr	r2, [r7, #24]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	69ba      	ldr	r2, [r7, #24]
 80018be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	f000 80be 	beq.w	8001a4a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ce:	4b66      	ldr	r3, [pc, #408]	; (8001a68 <HAL_GPIO_Init+0x324>)
 80018d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d2:	4a65      	ldr	r2, [pc, #404]	; (8001a68 <HAL_GPIO_Init+0x324>)
 80018d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018d8:	6453      	str	r3, [r2, #68]	; 0x44
 80018da:	4b63      	ldr	r3, [pc, #396]	; (8001a68 <HAL_GPIO_Init+0x324>)
 80018dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80018e6:	4a61      	ldr	r2, [pc, #388]	; (8001a6c <HAL_GPIO_Init+0x328>)
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	089b      	lsrs	r3, r3, #2
 80018ec:	3302      	adds	r3, #2
 80018ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	f003 0303 	and.w	r3, r3, #3
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	220f      	movs	r2, #15
 80018fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001902:	43db      	mvns	r3, r3
 8001904:	69ba      	ldr	r2, [r7, #24]
 8001906:	4013      	ands	r3, r2
 8001908:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a58      	ldr	r2, [pc, #352]	; (8001a70 <HAL_GPIO_Init+0x32c>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d037      	beq.n	8001982 <HAL_GPIO_Init+0x23e>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a57      	ldr	r2, [pc, #348]	; (8001a74 <HAL_GPIO_Init+0x330>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d031      	beq.n	800197e <HAL_GPIO_Init+0x23a>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4a56      	ldr	r2, [pc, #344]	; (8001a78 <HAL_GPIO_Init+0x334>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d02b      	beq.n	800197a <HAL_GPIO_Init+0x236>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a55      	ldr	r2, [pc, #340]	; (8001a7c <HAL_GPIO_Init+0x338>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d025      	beq.n	8001976 <HAL_GPIO_Init+0x232>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a54      	ldr	r2, [pc, #336]	; (8001a80 <HAL_GPIO_Init+0x33c>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d01f      	beq.n	8001972 <HAL_GPIO_Init+0x22e>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a53      	ldr	r2, [pc, #332]	; (8001a84 <HAL_GPIO_Init+0x340>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d019      	beq.n	800196e <HAL_GPIO_Init+0x22a>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a52      	ldr	r2, [pc, #328]	; (8001a88 <HAL_GPIO_Init+0x344>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d013      	beq.n	800196a <HAL_GPIO_Init+0x226>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a51      	ldr	r2, [pc, #324]	; (8001a8c <HAL_GPIO_Init+0x348>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d00d      	beq.n	8001966 <HAL_GPIO_Init+0x222>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4a50      	ldr	r2, [pc, #320]	; (8001a90 <HAL_GPIO_Init+0x34c>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d007      	beq.n	8001962 <HAL_GPIO_Init+0x21e>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4a4f      	ldr	r2, [pc, #316]	; (8001a94 <HAL_GPIO_Init+0x350>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d101      	bne.n	800195e <HAL_GPIO_Init+0x21a>
 800195a:	2309      	movs	r3, #9
 800195c:	e012      	b.n	8001984 <HAL_GPIO_Init+0x240>
 800195e:	230a      	movs	r3, #10
 8001960:	e010      	b.n	8001984 <HAL_GPIO_Init+0x240>
 8001962:	2308      	movs	r3, #8
 8001964:	e00e      	b.n	8001984 <HAL_GPIO_Init+0x240>
 8001966:	2307      	movs	r3, #7
 8001968:	e00c      	b.n	8001984 <HAL_GPIO_Init+0x240>
 800196a:	2306      	movs	r3, #6
 800196c:	e00a      	b.n	8001984 <HAL_GPIO_Init+0x240>
 800196e:	2305      	movs	r3, #5
 8001970:	e008      	b.n	8001984 <HAL_GPIO_Init+0x240>
 8001972:	2304      	movs	r3, #4
 8001974:	e006      	b.n	8001984 <HAL_GPIO_Init+0x240>
 8001976:	2303      	movs	r3, #3
 8001978:	e004      	b.n	8001984 <HAL_GPIO_Init+0x240>
 800197a:	2302      	movs	r3, #2
 800197c:	e002      	b.n	8001984 <HAL_GPIO_Init+0x240>
 800197e:	2301      	movs	r3, #1
 8001980:	e000      	b.n	8001984 <HAL_GPIO_Init+0x240>
 8001982:	2300      	movs	r3, #0
 8001984:	69fa      	ldr	r2, [r7, #28]
 8001986:	f002 0203 	and.w	r2, r2, #3
 800198a:	0092      	lsls	r2, r2, #2
 800198c:	4093      	lsls	r3, r2
 800198e:	69ba      	ldr	r2, [r7, #24]
 8001990:	4313      	orrs	r3, r2
 8001992:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001994:	4935      	ldr	r1, [pc, #212]	; (8001a6c <HAL_GPIO_Init+0x328>)
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	089b      	lsrs	r3, r3, #2
 800199a:	3302      	adds	r3, #2
 800199c:	69ba      	ldr	r2, [r7, #24]
 800199e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019a2:	4b3d      	ldr	r3, [pc, #244]	; (8001a98 <HAL_GPIO_Init+0x354>)
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	43db      	mvns	r3, r3
 80019ac:	69ba      	ldr	r2, [r7, #24]
 80019ae:	4013      	ands	r3, r2
 80019b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d003      	beq.n	80019c6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80019be:	69ba      	ldr	r2, [r7, #24]
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019c6:	4a34      	ldr	r2, [pc, #208]	; (8001a98 <HAL_GPIO_Init+0x354>)
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019cc:	4b32      	ldr	r3, [pc, #200]	; (8001a98 <HAL_GPIO_Init+0x354>)
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	43db      	mvns	r3, r3
 80019d6:	69ba      	ldr	r2, [r7, #24]
 80019d8:	4013      	ands	r3, r2
 80019da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d003      	beq.n	80019f0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80019e8:	69ba      	ldr	r2, [r7, #24]
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019f0:	4a29      	ldr	r2, [pc, #164]	; (8001a98 <HAL_GPIO_Init+0x354>)
 80019f2:	69bb      	ldr	r3, [r7, #24]
 80019f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019f6:	4b28      	ldr	r3, [pc, #160]	; (8001a98 <HAL_GPIO_Init+0x354>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	43db      	mvns	r3, r3
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	4013      	ands	r3, r2
 8001a04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d003      	beq.n	8001a1a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001a12:	69ba      	ldr	r2, [r7, #24]
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a1a:	4a1f      	ldr	r2, [pc, #124]	; (8001a98 <HAL_GPIO_Init+0x354>)
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a20:	4b1d      	ldr	r3, [pc, #116]	; (8001a98 <HAL_GPIO_Init+0x354>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	43db      	mvns	r3, r3
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d003      	beq.n	8001a44 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a44:	4a14      	ldr	r2, [pc, #80]	; (8001a98 <HAL_GPIO_Init+0x354>)
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	61fb      	str	r3, [r7, #28]
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	2b0f      	cmp	r3, #15
 8001a54:	f67f ae86 	bls.w	8001764 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001a58:	bf00      	nop
 8001a5a:	bf00      	nop
 8001a5c:	3724      	adds	r7, #36	; 0x24
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40013800 	.word	0x40013800
 8001a70:	40020000 	.word	0x40020000
 8001a74:	40020400 	.word	0x40020400
 8001a78:	40020800 	.word	0x40020800
 8001a7c:	40020c00 	.word	0x40020c00
 8001a80:	40021000 	.word	0x40021000
 8001a84:	40021400 	.word	0x40021400
 8001a88:	40021800 	.word	0x40021800
 8001a8c:	40021c00 	.word	0x40021c00
 8001a90:	40022000 	.word	0x40022000
 8001a94:	40022400 	.word	0x40022400
 8001a98:	40013c00 	.word	0x40013c00

08001a9c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001aa6:	4b23      	ldr	r3, [pc, #140]	; (8001b34 <HAL_PWREx_EnableOverDrive+0x98>)
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aaa:	4a22      	ldr	r2, [pc, #136]	; (8001b34 <HAL_PWREx_EnableOverDrive+0x98>)
 8001aac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ab0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ab2:	4b20      	ldr	r3, [pc, #128]	; (8001b34 <HAL_PWREx_EnableOverDrive+0x98>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aba:	603b      	str	r3, [r7, #0]
 8001abc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001abe:	4b1e      	ldr	r3, [pc, #120]	; (8001b38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a1d      	ldr	r2, [pc, #116]	; (8001b38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ac4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ac8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001aca:	f7ff fca9 	bl	8001420 <HAL_GetTick>
 8001ace:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001ad0:	e009      	b.n	8001ae6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001ad2:	f7ff fca5 	bl	8001420 <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ae0:	d901      	bls.n	8001ae6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e022      	b.n	8001b2c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001ae6:	4b14      	ldr	r3, [pc, #80]	; (8001b38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001aee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001af2:	d1ee      	bne.n	8001ad2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001af4:	4b10      	ldr	r3, [pc, #64]	; (8001b38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a0f      	ldr	r2, [pc, #60]	; (8001b38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001afa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001afe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b00:	f7ff fc8e 	bl	8001420 <HAL_GetTick>
 8001b04:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001b06:	e009      	b.n	8001b1c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001b08:	f7ff fc8a 	bl	8001420 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b16:	d901      	bls.n	8001b1c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e007      	b.n	8001b2c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001b1c:	4b06      	ldr	r3, [pc, #24]	; (8001b38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b24:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001b28:	d1ee      	bne.n	8001b08 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001b2a:	2300      	movs	r3, #0
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3708      	adds	r7, #8
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40023800 	.word	0x40023800
 8001b38:	40007000 	.word	0x40007000

08001b3c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001b44:	2300      	movs	r3, #0
 8001b46:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d101      	bne.n	8001b52 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e29b      	b.n	800208a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f003 0301 	and.w	r3, r3, #1
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	f000 8087 	beq.w	8001c6e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b60:	4b96      	ldr	r3, [pc, #600]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f003 030c 	and.w	r3, r3, #12
 8001b68:	2b04      	cmp	r3, #4
 8001b6a:	d00c      	beq.n	8001b86 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b6c:	4b93      	ldr	r3, [pc, #588]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	f003 030c 	and.w	r3, r3, #12
 8001b74:	2b08      	cmp	r3, #8
 8001b76:	d112      	bne.n	8001b9e <HAL_RCC_OscConfig+0x62>
 8001b78:	4b90      	ldr	r3, [pc, #576]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b84:	d10b      	bne.n	8001b9e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b86:	4b8d      	ldr	r3, [pc, #564]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d06c      	beq.n	8001c6c <HAL_RCC_OscConfig+0x130>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d168      	bne.n	8001c6c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e275      	b.n	800208a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ba6:	d106      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x7a>
 8001ba8:	4b84      	ldr	r3, [pc, #528]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a83      	ldr	r2, [pc, #524]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001bae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bb2:	6013      	str	r3, [r2, #0]
 8001bb4:	e02e      	b.n	8001c14 <HAL_RCC_OscConfig+0xd8>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d10c      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x9c>
 8001bbe:	4b7f      	ldr	r3, [pc, #508]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a7e      	ldr	r2, [pc, #504]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001bc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bc8:	6013      	str	r3, [r2, #0]
 8001bca:	4b7c      	ldr	r3, [pc, #496]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a7b      	ldr	r2, [pc, #492]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001bd0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bd4:	6013      	str	r3, [r2, #0]
 8001bd6:	e01d      	b.n	8001c14 <HAL_RCC_OscConfig+0xd8>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001be0:	d10c      	bne.n	8001bfc <HAL_RCC_OscConfig+0xc0>
 8001be2:	4b76      	ldr	r3, [pc, #472]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a75      	ldr	r2, [pc, #468]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001be8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bec:	6013      	str	r3, [r2, #0]
 8001bee:	4b73      	ldr	r3, [pc, #460]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a72      	ldr	r2, [pc, #456]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001bf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bf8:	6013      	str	r3, [r2, #0]
 8001bfa:	e00b      	b.n	8001c14 <HAL_RCC_OscConfig+0xd8>
 8001bfc:	4b6f      	ldr	r3, [pc, #444]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a6e      	ldr	r2, [pc, #440]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001c02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c06:	6013      	str	r3, [r2, #0]
 8001c08:	4b6c      	ldr	r3, [pc, #432]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a6b      	ldr	r2, [pc, #428]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001c0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d013      	beq.n	8001c44 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1c:	f7ff fc00 	bl	8001420 <HAL_GetTick>
 8001c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c22:	e008      	b.n	8001c36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c24:	f7ff fbfc 	bl	8001420 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b64      	cmp	r3, #100	; 0x64
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e229      	b.n	800208a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c36:	4b61      	ldr	r3, [pc, #388]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d0f0      	beq.n	8001c24 <HAL_RCC_OscConfig+0xe8>
 8001c42:	e014      	b.n	8001c6e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c44:	f7ff fbec 	bl	8001420 <HAL_GetTick>
 8001c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c4a:	e008      	b.n	8001c5e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c4c:	f7ff fbe8 	bl	8001420 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b64      	cmp	r3, #100	; 0x64
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e215      	b.n	800208a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c5e:	4b57      	ldr	r3, [pc, #348]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d1f0      	bne.n	8001c4c <HAL_RCC_OscConfig+0x110>
 8001c6a:	e000      	b.n	8001c6e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d069      	beq.n	8001d4e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c7a:	4b50      	ldr	r3, [pc, #320]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	f003 030c 	and.w	r3, r3, #12
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d00b      	beq.n	8001c9e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c86:	4b4d      	ldr	r3, [pc, #308]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	f003 030c 	and.w	r3, r3, #12
 8001c8e:	2b08      	cmp	r3, #8
 8001c90:	d11c      	bne.n	8001ccc <HAL_RCC_OscConfig+0x190>
 8001c92:	4b4a      	ldr	r3, [pc, #296]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d116      	bne.n	8001ccc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c9e:	4b47      	ldr	r3, [pc, #284]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d005      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x17a>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d001      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e1e9      	b.n	800208a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb6:	4b41      	ldr	r3, [pc, #260]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	691b      	ldr	r3, [r3, #16]
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	493d      	ldr	r1, [pc, #244]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cca:	e040      	b.n	8001d4e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d023      	beq.n	8001d1c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cd4:	4b39      	ldr	r3, [pc, #228]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a38      	ldr	r2, [pc, #224]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001cda:	f043 0301 	orr.w	r3, r3, #1
 8001cde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce0:	f7ff fb9e 	bl	8001420 <HAL_GetTick>
 8001ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce6:	e008      	b.n	8001cfa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ce8:	f7ff fb9a 	bl	8001420 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b02      	cmp	r3, #2
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e1c7      	b.n	800208a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cfa:	4b30      	ldr	r3, [pc, #192]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d0f0      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d06:	4b2d      	ldr	r3, [pc, #180]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	691b      	ldr	r3, [r3, #16]
 8001d12:	00db      	lsls	r3, r3, #3
 8001d14:	4929      	ldr	r1, [pc, #164]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001d16:	4313      	orrs	r3, r2
 8001d18:	600b      	str	r3, [r1, #0]
 8001d1a:	e018      	b.n	8001d4e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d1c:	4b27      	ldr	r3, [pc, #156]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a26      	ldr	r2, [pc, #152]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001d22:	f023 0301 	bic.w	r3, r3, #1
 8001d26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d28:	f7ff fb7a 	bl	8001420 <HAL_GetTick>
 8001d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d2e:	e008      	b.n	8001d42 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d30:	f7ff fb76 	bl	8001420 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e1a3      	b.n	800208a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d42:	4b1e      	ldr	r3, [pc, #120]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d1f0      	bne.n	8001d30 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0308 	and.w	r3, r3, #8
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d038      	beq.n	8001dcc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	695b      	ldr	r3, [r3, #20]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d019      	beq.n	8001d96 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d62:	4b16      	ldr	r3, [pc, #88]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001d64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d66:	4a15      	ldr	r2, [pc, #84]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001d68:	f043 0301 	orr.w	r3, r3, #1
 8001d6c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d6e:	f7ff fb57 	bl	8001420 <HAL_GetTick>
 8001d72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d74:	e008      	b.n	8001d88 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d76:	f7ff fb53 	bl	8001420 <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d901      	bls.n	8001d88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d84:	2303      	movs	r3, #3
 8001d86:	e180      	b.n	800208a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d88:	4b0c      	ldr	r3, [pc, #48]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001d8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d8c:	f003 0302 	and.w	r3, r3, #2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d0f0      	beq.n	8001d76 <HAL_RCC_OscConfig+0x23a>
 8001d94:	e01a      	b.n	8001dcc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d96:	4b09      	ldr	r3, [pc, #36]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001d98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d9a:	4a08      	ldr	r2, [pc, #32]	; (8001dbc <HAL_RCC_OscConfig+0x280>)
 8001d9c:	f023 0301 	bic.w	r3, r3, #1
 8001da0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001da2:	f7ff fb3d 	bl	8001420 <HAL_GetTick>
 8001da6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001da8:	e00a      	b.n	8001dc0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001daa:	f7ff fb39 	bl	8001420 <HAL_GetTick>
 8001dae:	4602      	mov	r2, r0
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	d903      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001db8:	2303      	movs	r3, #3
 8001dba:	e166      	b.n	800208a <HAL_RCC_OscConfig+0x54e>
 8001dbc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dc0:	4b92      	ldr	r3, [pc, #584]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001dc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dc4:	f003 0302 	and.w	r3, r3, #2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d1ee      	bne.n	8001daa <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0304 	and.w	r3, r3, #4
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	f000 80a4 	beq.w	8001f22 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dda:	4b8c      	ldr	r3, [pc, #560]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d10d      	bne.n	8001e02 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001de6:	4b89      	ldr	r3, [pc, #548]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dea:	4a88      	ldr	r2, [pc, #544]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001dec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df0:	6413      	str	r3, [r2, #64]	; 0x40
 8001df2:	4b86      	ldr	r3, [pc, #536]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e02:	4b83      	ldr	r3, [pc, #524]	; (8002010 <HAL_RCC_OscConfig+0x4d4>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d118      	bne.n	8001e40 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001e0e:	4b80      	ldr	r3, [pc, #512]	; (8002010 <HAL_RCC_OscConfig+0x4d4>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a7f      	ldr	r2, [pc, #508]	; (8002010 <HAL_RCC_OscConfig+0x4d4>)
 8001e14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e1a:	f7ff fb01 	bl	8001420 <HAL_GetTick>
 8001e1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e20:	e008      	b.n	8001e34 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e22:	f7ff fafd 	bl	8001420 <HAL_GetTick>
 8001e26:	4602      	mov	r2, r0
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	2b64      	cmp	r3, #100	; 0x64
 8001e2e:	d901      	bls.n	8001e34 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001e30:	2303      	movs	r3, #3
 8001e32:	e12a      	b.n	800208a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e34:	4b76      	ldr	r3, [pc, #472]	; (8002010 <HAL_RCC_OscConfig+0x4d4>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d0f0      	beq.n	8001e22 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d106      	bne.n	8001e56 <HAL_RCC_OscConfig+0x31a>
 8001e48:	4b70      	ldr	r3, [pc, #448]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e4c:	4a6f      	ldr	r2, [pc, #444]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001e4e:	f043 0301 	orr.w	r3, r3, #1
 8001e52:	6713      	str	r3, [r2, #112]	; 0x70
 8001e54:	e02d      	b.n	8001eb2 <HAL_RCC_OscConfig+0x376>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d10c      	bne.n	8001e78 <HAL_RCC_OscConfig+0x33c>
 8001e5e:	4b6b      	ldr	r3, [pc, #428]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001e60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e62:	4a6a      	ldr	r2, [pc, #424]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001e64:	f023 0301 	bic.w	r3, r3, #1
 8001e68:	6713      	str	r3, [r2, #112]	; 0x70
 8001e6a:	4b68      	ldr	r3, [pc, #416]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e6e:	4a67      	ldr	r2, [pc, #412]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001e70:	f023 0304 	bic.w	r3, r3, #4
 8001e74:	6713      	str	r3, [r2, #112]	; 0x70
 8001e76:	e01c      	b.n	8001eb2 <HAL_RCC_OscConfig+0x376>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	2b05      	cmp	r3, #5
 8001e7e:	d10c      	bne.n	8001e9a <HAL_RCC_OscConfig+0x35e>
 8001e80:	4b62      	ldr	r3, [pc, #392]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001e82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e84:	4a61      	ldr	r2, [pc, #388]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001e86:	f043 0304 	orr.w	r3, r3, #4
 8001e8a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e8c:	4b5f      	ldr	r3, [pc, #380]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001e8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e90:	4a5e      	ldr	r2, [pc, #376]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001e92:	f043 0301 	orr.w	r3, r3, #1
 8001e96:	6713      	str	r3, [r2, #112]	; 0x70
 8001e98:	e00b      	b.n	8001eb2 <HAL_RCC_OscConfig+0x376>
 8001e9a:	4b5c      	ldr	r3, [pc, #368]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e9e:	4a5b      	ldr	r2, [pc, #364]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001ea0:	f023 0301 	bic.w	r3, r3, #1
 8001ea4:	6713      	str	r3, [r2, #112]	; 0x70
 8001ea6:	4b59      	ldr	r3, [pc, #356]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001ea8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eaa:	4a58      	ldr	r2, [pc, #352]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001eac:	f023 0304 	bic.w	r3, r3, #4
 8001eb0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d015      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eba:	f7ff fab1 	bl	8001420 <HAL_GetTick>
 8001ebe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ec0:	e00a      	b.n	8001ed8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ec2:	f7ff faad 	bl	8001420 <HAL_GetTick>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d901      	bls.n	8001ed8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e0d8      	b.n	800208a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ed8:	4b4c      	ldr	r3, [pc, #304]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001eda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001edc:	f003 0302 	and.w	r3, r3, #2
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d0ee      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x386>
 8001ee4:	e014      	b.n	8001f10 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ee6:	f7ff fa9b 	bl	8001420 <HAL_GetTick>
 8001eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eec:	e00a      	b.n	8001f04 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eee:	f7ff fa97 	bl	8001420 <HAL_GetTick>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d901      	bls.n	8001f04 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001f00:	2303      	movs	r3, #3
 8001f02:	e0c2      	b.n	800208a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f04:	4b41      	ldr	r3, [pc, #260]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001f06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f08:	f003 0302 	and.w	r3, r3, #2
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d1ee      	bne.n	8001eee <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001f10:	7dfb      	ldrb	r3, [r7, #23]
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d105      	bne.n	8001f22 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f16:	4b3d      	ldr	r3, [pc, #244]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1a:	4a3c      	ldr	r2, [pc, #240]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001f1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f20:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	699b      	ldr	r3, [r3, #24]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f000 80ae 	beq.w	8002088 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f2c:	4b37      	ldr	r3, [pc, #220]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	f003 030c 	and.w	r3, r3, #12
 8001f34:	2b08      	cmp	r3, #8
 8001f36:	d06d      	beq.n	8002014 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d14b      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f40:	4b32      	ldr	r3, [pc, #200]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a31      	ldr	r2, [pc, #196]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001f46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f4c:	f7ff fa68 	bl	8001420 <HAL_GetTick>
 8001f50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f52:	e008      	b.n	8001f66 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f54:	f7ff fa64 	bl	8001420 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e091      	b.n	800208a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f66:	4b29      	ldr	r3, [pc, #164]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d1f0      	bne.n	8001f54 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	69da      	ldr	r2, [r3, #28]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6a1b      	ldr	r3, [r3, #32]
 8001f7a:	431a      	orrs	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f80:	019b      	lsls	r3, r3, #6
 8001f82:	431a      	orrs	r2, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f88:	085b      	lsrs	r3, r3, #1
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	041b      	lsls	r3, r3, #16
 8001f8e:	431a      	orrs	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f94:	061b      	lsls	r3, r3, #24
 8001f96:	431a      	orrs	r2, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9c:	071b      	lsls	r3, r3, #28
 8001f9e:	491b      	ldr	r1, [pc, #108]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fa4:	4b19      	ldr	r3, [pc, #100]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a18      	ldr	r2, [pc, #96]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001faa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb0:	f7ff fa36 	bl	8001420 <HAL_GetTick>
 8001fb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fb6:	e008      	b.n	8001fca <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fb8:	f7ff fa32 	bl	8001420 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d901      	bls.n	8001fca <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e05f      	b.n	800208a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fca:	4b10      	ldr	r3, [pc, #64]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d0f0      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x47c>
 8001fd6:	e057      	b.n	8002088 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fd8:	4b0c      	ldr	r3, [pc, #48]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a0b      	ldr	r2, [pc, #44]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8001fde:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001fe2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe4:	f7ff fa1c 	bl	8001420 <HAL_GetTick>
 8001fe8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fea:	e008      	b.n	8001ffe <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fec:	f7ff fa18 	bl	8001420 <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e045      	b.n	800208a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ffe:	4b03      	ldr	r3, [pc, #12]	; (800200c <HAL_RCC_OscConfig+0x4d0>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1f0      	bne.n	8001fec <HAL_RCC_OscConfig+0x4b0>
 800200a:	e03d      	b.n	8002088 <HAL_RCC_OscConfig+0x54c>
 800200c:	40023800 	.word	0x40023800
 8002010:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002014:	4b1f      	ldr	r3, [pc, #124]	; (8002094 <HAL_RCC_OscConfig+0x558>)
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	2b01      	cmp	r3, #1
 8002020:	d030      	beq.n	8002084 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800202c:	429a      	cmp	r2, r3
 800202e:	d129      	bne.n	8002084 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800203a:	429a      	cmp	r2, r3
 800203c:	d122      	bne.n	8002084 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002044:	4013      	ands	r3, r2
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800204a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800204c:	4293      	cmp	r3, r2
 800204e:	d119      	bne.n	8002084 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800205a:	085b      	lsrs	r3, r3, #1
 800205c:	3b01      	subs	r3, #1
 800205e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002060:	429a      	cmp	r2, r3
 8002062:	d10f      	bne.n	8002084 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800206e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002070:	429a      	cmp	r2, r3
 8002072:	d107      	bne.n	8002084 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002080:	429a      	cmp	r2, r3
 8002082:	d001      	beq.n	8002088 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e000      	b.n	800208a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	3718      	adds	r7, #24
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	40023800 	.word	0x40023800

08002098 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80020a2:	2300      	movs	r3, #0
 80020a4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d101      	bne.n	80020b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e0d0      	b.n	8002252 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020b0:	4b6a      	ldr	r3, [pc, #424]	; (800225c <HAL_RCC_ClockConfig+0x1c4>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 030f 	and.w	r3, r3, #15
 80020b8:	683a      	ldr	r2, [r7, #0]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d910      	bls.n	80020e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020be:	4b67      	ldr	r3, [pc, #412]	; (800225c <HAL_RCC_ClockConfig+0x1c4>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f023 020f 	bic.w	r2, r3, #15
 80020c6:	4965      	ldr	r1, [pc, #404]	; (800225c <HAL_RCC_ClockConfig+0x1c4>)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ce:	4b63      	ldr	r3, [pc, #396]	; (800225c <HAL_RCC_ClockConfig+0x1c4>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 030f 	and.w	r3, r3, #15
 80020d6:	683a      	ldr	r2, [r7, #0]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d001      	beq.n	80020e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e0b8      	b.n	8002252 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0302 	and.w	r3, r3, #2
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d020      	beq.n	800212e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0304 	and.w	r3, r3, #4
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d005      	beq.n	8002104 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020f8:	4b59      	ldr	r3, [pc, #356]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	4a58      	ldr	r2, [pc, #352]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 80020fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002102:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 0308 	and.w	r3, r3, #8
 800210c:	2b00      	cmp	r3, #0
 800210e:	d005      	beq.n	800211c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002110:	4b53      	ldr	r3, [pc, #332]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	4a52      	ldr	r2, [pc, #328]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 8002116:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800211a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800211c:	4b50      	ldr	r3, [pc, #320]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	494d      	ldr	r1, [pc, #308]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 800212a:	4313      	orrs	r3, r2
 800212c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0301 	and.w	r3, r3, #1
 8002136:	2b00      	cmp	r3, #0
 8002138:	d040      	beq.n	80021bc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	2b01      	cmp	r3, #1
 8002140:	d107      	bne.n	8002152 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002142:	4b47      	ldr	r3, [pc, #284]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d115      	bne.n	800217a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e07f      	b.n	8002252 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	2b02      	cmp	r3, #2
 8002158:	d107      	bne.n	800216a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800215a:	4b41      	ldr	r3, [pc, #260]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d109      	bne.n	800217a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e073      	b.n	8002252 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800216a:	4b3d      	ldr	r3, [pc, #244]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0302 	and.w	r3, r3, #2
 8002172:	2b00      	cmp	r3, #0
 8002174:	d101      	bne.n	800217a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e06b      	b.n	8002252 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800217a:	4b39      	ldr	r3, [pc, #228]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f023 0203 	bic.w	r2, r3, #3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	4936      	ldr	r1, [pc, #216]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 8002188:	4313      	orrs	r3, r2
 800218a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800218c:	f7ff f948 	bl	8001420 <HAL_GetTick>
 8002190:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002192:	e00a      	b.n	80021aa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002194:	f7ff f944 	bl	8001420 <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	f241 3288 	movw	r2, #5000	; 0x1388
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d901      	bls.n	80021aa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80021a6:	2303      	movs	r3, #3
 80021a8:	e053      	b.n	8002252 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021aa:	4b2d      	ldr	r3, [pc, #180]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f003 020c 	and.w	r2, r3, #12
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d1eb      	bne.n	8002194 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021bc:	4b27      	ldr	r3, [pc, #156]	; (800225c <HAL_RCC_ClockConfig+0x1c4>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 030f 	and.w	r3, r3, #15
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d210      	bcs.n	80021ec <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ca:	4b24      	ldr	r3, [pc, #144]	; (800225c <HAL_RCC_ClockConfig+0x1c4>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f023 020f 	bic.w	r2, r3, #15
 80021d2:	4922      	ldr	r1, [pc, #136]	; (800225c <HAL_RCC_ClockConfig+0x1c4>)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021da:	4b20      	ldr	r3, [pc, #128]	; (800225c <HAL_RCC_ClockConfig+0x1c4>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 030f 	and.w	r3, r3, #15
 80021e2:	683a      	ldr	r2, [r7, #0]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d001      	beq.n	80021ec <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	e032      	b.n	8002252 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0304 	and.w	r3, r3, #4
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d008      	beq.n	800220a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021f8:	4b19      	ldr	r3, [pc, #100]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	4916      	ldr	r1, [pc, #88]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 8002206:	4313      	orrs	r3, r2
 8002208:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0308 	and.w	r3, r3, #8
 8002212:	2b00      	cmp	r3, #0
 8002214:	d009      	beq.n	800222a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002216:	4b12      	ldr	r3, [pc, #72]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	691b      	ldr	r3, [r3, #16]
 8002222:	00db      	lsls	r3, r3, #3
 8002224:	490e      	ldr	r1, [pc, #56]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 8002226:	4313      	orrs	r3, r2
 8002228:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800222a:	f000 f821 	bl	8002270 <HAL_RCC_GetSysClockFreq>
 800222e:	4602      	mov	r2, r0
 8002230:	4b0b      	ldr	r3, [pc, #44]	; (8002260 <HAL_RCC_ClockConfig+0x1c8>)
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	091b      	lsrs	r3, r3, #4
 8002236:	f003 030f 	and.w	r3, r3, #15
 800223a:	490a      	ldr	r1, [pc, #40]	; (8002264 <HAL_RCC_ClockConfig+0x1cc>)
 800223c:	5ccb      	ldrb	r3, [r1, r3]
 800223e:	fa22 f303 	lsr.w	r3, r2, r3
 8002242:	4a09      	ldr	r2, [pc, #36]	; (8002268 <HAL_RCC_ClockConfig+0x1d0>)
 8002244:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002246:	4b09      	ldr	r3, [pc, #36]	; (800226c <HAL_RCC_ClockConfig+0x1d4>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4618      	mov	r0, r3
 800224c:	f7ff f8a4 	bl	8001398 <HAL_InitTick>

  return HAL_OK;
 8002250:	2300      	movs	r3, #0
}
 8002252:	4618      	mov	r0, r3
 8002254:	3710      	adds	r7, #16
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	40023c00 	.word	0x40023c00
 8002260:	40023800 	.word	0x40023800
 8002264:	08008e74 	.word	0x08008e74
 8002268:	20000000 	.word	0x20000000
 800226c:	20000004 	.word	0x20000004

08002270 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002270:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002274:	b090      	sub	sp, #64	; 0x40
 8002276:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002278:	2300      	movs	r3, #0
 800227a:	637b      	str	r3, [r7, #52]	; 0x34
 800227c:	2300      	movs	r3, #0
 800227e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002280:	2300      	movs	r3, #0
 8002282:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8002284:	2300      	movs	r3, #0
 8002286:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002288:	4b59      	ldr	r3, [pc, #356]	; (80023f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f003 030c 	and.w	r3, r3, #12
 8002290:	2b08      	cmp	r3, #8
 8002292:	d00d      	beq.n	80022b0 <HAL_RCC_GetSysClockFreq+0x40>
 8002294:	2b08      	cmp	r3, #8
 8002296:	f200 80a1 	bhi.w	80023dc <HAL_RCC_GetSysClockFreq+0x16c>
 800229a:	2b00      	cmp	r3, #0
 800229c:	d002      	beq.n	80022a4 <HAL_RCC_GetSysClockFreq+0x34>
 800229e:	2b04      	cmp	r3, #4
 80022a0:	d003      	beq.n	80022aa <HAL_RCC_GetSysClockFreq+0x3a>
 80022a2:	e09b      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022a4:	4b53      	ldr	r3, [pc, #332]	; (80023f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80022a6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80022a8:	e09b      	b.n	80023e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80022aa:	4b53      	ldr	r3, [pc, #332]	; (80023f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80022ac:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80022ae:	e098      	b.n	80023e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022b0:	4b4f      	ldr	r3, [pc, #316]	; (80023f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80022b8:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80022ba:	4b4d      	ldr	r3, [pc, #308]	; (80023f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d028      	beq.n	8002318 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022c6:	4b4a      	ldr	r3, [pc, #296]	; (80023f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	099b      	lsrs	r3, r3, #6
 80022cc:	2200      	movs	r2, #0
 80022ce:	623b      	str	r3, [r7, #32]
 80022d0:	627a      	str	r2, [r7, #36]	; 0x24
 80022d2:	6a3b      	ldr	r3, [r7, #32]
 80022d4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80022d8:	2100      	movs	r1, #0
 80022da:	4b47      	ldr	r3, [pc, #284]	; (80023f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80022dc:	fb03 f201 	mul.w	r2, r3, r1
 80022e0:	2300      	movs	r3, #0
 80022e2:	fb00 f303 	mul.w	r3, r0, r3
 80022e6:	4413      	add	r3, r2
 80022e8:	4a43      	ldr	r2, [pc, #268]	; (80023f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80022ea:	fba0 1202 	umull	r1, r2, r0, r2
 80022ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 80022f0:	460a      	mov	r2, r1
 80022f2:	62ba      	str	r2, [r7, #40]	; 0x28
 80022f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80022f6:	4413      	add	r3, r2
 80022f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022fc:	2200      	movs	r2, #0
 80022fe:	61bb      	str	r3, [r7, #24]
 8002300:	61fa      	str	r2, [r7, #28]
 8002302:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002306:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800230a:	f7fe f9ad 	bl	8000668 <__aeabi_uldivmod>
 800230e:	4602      	mov	r2, r0
 8002310:	460b      	mov	r3, r1
 8002312:	4613      	mov	r3, r2
 8002314:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002316:	e053      	b.n	80023c0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002318:	4b35      	ldr	r3, [pc, #212]	; (80023f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	099b      	lsrs	r3, r3, #6
 800231e:	2200      	movs	r2, #0
 8002320:	613b      	str	r3, [r7, #16]
 8002322:	617a      	str	r2, [r7, #20]
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800232a:	f04f 0b00 	mov.w	fp, #0
 800232e:	4652      	mov	r2, sl
 8002330:	465b      	mov	r3, fp
 8002332:	f04f 0000 	mov.w	r0, #0
 8002336:	f04f 0100 	mov.w	r1, #0
 800233a:	0159      	lsls	r1, r3, #5
 800233c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002340:	0150      	lsls	r0, r2, #5
 8002342:	4602      	mov	r2, r0
 8002344:	460b      	mov	r3, r1
 8002346:	ebb2 080a 	subs.w	r8, r2, sl
 800234a:	eb63 090b 	sbc.w	r9, r3, fp
 800234e:	f04f 0200 	mov.w	r2, #0
 8002352:	f04f 0300 	mov.w	r3, #0
 8002356:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800235a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800235e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002362:	ebb2 0408 	subs.w	r4, r2, r8
 8002366:	eb63 0509 	sbc.w	r5, r3, r9
 800236a:	f04f 0200 	mov.w	r2, #0
 800236e:	f04f 0300 	mov.w	r3, #0
 8002372:	00eb      	lsls	r3, r5, #3
 8002374:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002378:	00e2      	lsls	r2, r4, #3
 800237a:	4614      	mov	r4, r2
 800237c:	461d      	mov	r5, r3
 800237e:	eb14 030a 	adds.w	r3, r4, sl
 8002382:	603b      	str	r3, [r7, #0]
 8002384:	eb45 030b 	adc.w	r3, r5, fp
 8002388:	607b      	str	r3, [r7, #4]
 800238a:	f04f 0200 	mov.w	r2, #0
 800238e:	f04f 0300 	mov.w	r3, #0
 8002392:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002396:	4629      	mov	r1, r5
 8002398:	028b      	lsls	r3, r1, #10
 800239a:	4621      	mov	r1, r4
 800239c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023a0:	4621      	mov	r1, r4
 80023a2:	028a      	lsls	r2, r1, #10
 80023a4:	4610      	mov	r0, r2
 80023a6:	4619      	mov	r1, r3
 80023a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023aa:	2200      	movs	r2, #0
 80023ac:	60bb      	str	r3, [r7, #8]
 80023ae:	60fa      	str	r2, [r7, #12]
 80023b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023b4:	f7fe f958 	bl	8000668 <__aeabi_uldivmod>
 80023b8:	4602      	mov	r2, r0
 80023ba:	460b      	mov	r3, r1
 80023bc:	4613      	mov	r3, r2
 80023be:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80023c0:	4b0b      	ldr	r3, [pc, #44]	; (80023f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	0c1b      	lsrs	r3, r3, #16
 80023c6:	f003 0303 	and.w	r3, r3, #3
 80023ca:	3301      	adds	r3, #1
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 80023d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80023d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80023da:	e002      	b.n	80023e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023dc:	4b05      	ldr	r3, [pc, #20]	; (80023f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80023de:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80023e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3740      	adds	r7, #64	; 0x40
 80023e8:	46bd      	mov	sp, r7
 80023ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023ee:	bf00      	nop
 80023f0:	40023800 	.word	0x40023800
 80023f4:	00f42400 	.word	0x00f42400
 80023f8:	017d7840 	.word	0x017d7840

080023fc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002400:	4b03      	ldr	r3, [pc, #12]	; (8002410 <HAL_RCC_GetHCLKFreq+0x14>)
 8002402:	681b      	ldr	r3, [r3, #0]
}
 8002404:	4618      	mov	r0, r3
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	20000000 	.word	0x20000000

08002414 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002418:	f7ff fff0 	bl	80023fc <HAL_RCC_GetHCLKFreq>
 800241c:	4602      	mov	r2, r0
 800241e:	4b05      	ldr	r3, [pc, #20]	; (8002434 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	0a9b      	lsrs	r3, r3, #10
 8002424:	f003 0307 	and.w	r3, r3, #7
 8002428:	4903      	ldr	r1, [pc, #12]	; (8002438 <HAL_RCC_GetPCLK1Freq+0x24>)
 800242a:	5ccb      	ldrb	r3, [r1, r3]
 800242c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002430:	4618      	mov	r0, r3
 8002432:	bd80      	pop	{r7, pc}
 8002434:	40023800 	.word	0x40023800
 8002438:	08008e84 	.word	0x08008e84

0800243c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002440:	f7ff ffdc 	bl	80023fc <HAL_RCC_GetHCLKFreq>
 8002444:	4602      	mov	r2, r0
 8002446:	4b05      	ldr	r3, [pc, #20]	; (800245c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	0b5b      	lsrs	r3, r3, #13
 800244c:	f003 0307 	and.w	r3, r3, #7
 8002450:	4903      	ldr	r1, [pc, #12]	; (8002460 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002452:	5ccb      	ldrb	r3, [r1, r3]
 8002454:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002458:	4618      	mov	r0, r3
 800245a:	bd80      	pop	{r7, pc}
 800245c:	40023800 	.word	0x40023800
 8002460:	08008e84 	.word	0x08008e84

08002464 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b088      	sub	sp, #32
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800246c:	2300      	movs	r3, #0
 800246e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002470:	2300      	movs	r3, #0
 8002472:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002474:	2300      	movs	r3, #0
 8002476:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002478:	2300      	movs	r3, #0
 800247a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800247c:	2300      	movs	r3, #0
 800247e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0301 	and.w	r3, r3, #1
 8002488:	2b00      	cmp	r3, #0
 800248a:	d012      	beq.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800248c:	4b69      	ldr	r3, [pc, #420]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	4a68      	ldr	r2, [pc, #416]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002492:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002496:	6093      	str	r3, [r2, #8]
 8002498:	4b66      	ldr	r3, [pc, #408]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800249a:	689a      	ldr	r2, [r3, #8]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024a0:	4964      	ldr	r1, [pc, #400]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024a2:	4313      	orrs	r3, r2
 80024a4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d101      	bne.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80024ae:	2301      	movs	r3, #1
 80024b0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d017      	beq.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80024be:	4b5d      	ldr	r3, [pc, #372]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80024c4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024cc:	4959      	ldr	r1, [pc, #356]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024ce:	4313      	orrs	r3, r2
 80024d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80024dc:	d101      	bne.n	80024e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80024de:	2301      	movs	r3, #1
 80024e0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d101      	bne.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80024ea:	2301      	movs	r3, #1
 80024ec:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d017      	beq.n	800252a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80024fa:	4b4e      	ldr	r3, [pc, #312]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002500:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002508:	494a      	ldr	r1, [pc, #296]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800250a:	4313      	orrs	r3, r2
 800250c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002514:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002518:	d101      	bne.n	800251e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800251a:	2301      	movs	r3, #1
 800251c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002522:	2b00      	cmp	r3, #0
 8002524:	d101      	bne.n	800252a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002526:	2301      	movs	r3, #1
 8002528:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002536:	2301      	movs	r3, #1
 8002538:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0320 	and.w	r3, r3, #32
 8002542:	2b00      	cmp	r3, #0
 8002544:	f000 808b 	beq.w	800265e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002548:	4b3a      	ldr	r3, [pc, #232]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800254a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254c:	4a39      	ldr	r2, [pc, #228]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800254e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002552:	6413      	str	r3, [r2, #64]	; 0x40
 8002554:	4b37      	ldr	r3, [pc, #220]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002558:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800255c:	60bb      	str	r3, [r7, #8]
 800255e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002560:	4b35      	ldr	r3, [pc, #212]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a34      	ldr	r2, [pc, #208]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002566:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800256a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800256c:	f7fe ff58 	bl	8001420 <HAL_GetTick>
 8002570:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002572:	e008      	b.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002574:	f7fe ff54 	bl	8001420 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b64      	cmp	r3, #100	; 0x64
 8002580:	d901      	bls.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e38f      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002586:	4b2c      	ldr	r3, [pc, #176]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800258e:	2b00      	cmp	r3, #0
 8002590:	d0f0      	beq.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002592:	4b28      	ldr	r3, [pc, #160]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002594:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002596:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800259a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d035      	beq.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d02e      	beq.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025b0:	4b20      	ldr	r3, [pc, #128]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025b8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80025ba:	4b1e      	ldr	r3, [pc, #120]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025be:	4a1d      	ldr	r2, [pc, #116]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025c4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80025c6:	4b1b      	ldr	r3, [pc, #108]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025ca:	4a1a      	ldr	r2, [pc, #104]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025d0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80025d2:	4a18      	ldr	r2, [pc, #96]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80025d8:	4b16      	ldr	r3, [pc, #88]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025dc:	f003 0301 	and.w	r3, r3, #1
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d114      	bne.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e4:	f7fe ff1c 	bl	8001420 <HAL_GetTick>
 80025e8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025ea:	e00a      	b.n	8002602 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025ec:	f7fe ff18 	bl	8001420 <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d901      	bls.n	8002602 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e351      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002602:	4b0c      	ldr	r3, [pc, #48]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002606:	f003 0302 	and.w	r3, r3, #2
 800260a:	2b00      	cmp	r3, #0
 800260c:	d0ee      	beq.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002612:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002616:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800261a:	d111      	bne.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800261c:	4b05      	ldr	r3, [pc, #20]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002628:	4b04      	ldr	r3, [pc, #16]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800262a:	400b      	ands	r3, r1
 800262c:	4901      	ldr	r1, [pc, #4]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800262e:	4313      	orrs	r3, r2
 8002630:	608b      	str	r3, [r1, #8]
 8002632:	e00b      	b.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002634:	40023800 	.word	0x40023800
 8002638:	40007000 	.word	0x40007000
 800263c:	0ffffcff 	.word	0x0ffffcff
 8002640:	4bac      	ldr	r3, [pc, #688]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	4aab      	ldr	r2, [pc, #684]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002646:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800264a:	6093      	str	r3, [r2, #8]
 800264c:	4ba9      	ldr	r3, [pc, #676]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800264e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002654:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002658:	49a6      	ldr	r1, [pc, #664]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800265a:	4313      	orrs	r3, r2
 800265c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0310 	and.w	r3, r3, #16
 8002666:	2b00      	cmp	r3, #0
 8002668:	d010      	beq.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800266a:	4ba2      	ldr	r3, [pc, #648]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800266c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002670:	4aa0      	ldr	r2, [pc, #640]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002672:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002676:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800267a:	4b9e      	ldr	r3, [pc, #632]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800267c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002684:	499b      	ldr	r1, [pc, #620]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002686:	4313      	orrs	r3, r2
 8002688:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d00a      	beq.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002698:	4b96      	ldr	r3, [pc, #600]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800269a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800269e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80026a6:	4993      	ldr	r1, [pc, #588]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026a8:	4313      	orrs	r3, r2
 80026aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d00a      	beq.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80026ba:	4b8e      	ldr	r3, [pc, #568]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026c0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026c8:	498a      	ldr	r1, [pc, #552]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d00a      	beq.n	80026f2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80026dc:	4b85      	ldr	r3, [pc, #532]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026e2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80026ea:	4982      	ldr	r1, [pc, #520]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026ec:	4313      	orrs	r3, r2
 80026ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d00a      	beq.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80026fe:	4b7d      	ldr	r3, [pc, #500]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002700:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002704:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800270c:	4979      	ldr	r1, [pc, #484]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800270e:	4313      	orrs	r3, r2
 8002710:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800271c:	2b00      	cmp	r3, #0
 800271e:	d00a      	beq.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002720:	4b74      	ldr	r3, [pc, #464]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002722:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002726:	f023 0203 	bic.w	r2, r3, #3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272e:	4971      	ldr	r1, [pc, #452]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002730:	4313      	orrs	r3, r2
 8002732:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800273e:	2b00      	cmp	r3, #0
 8002740:	d00a      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002742:	4b6c      	ldr	r3, [pc, #432]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002744:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002748:	f023 020c 	bic.w	r2, r3, #12
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002750:	4968      	ldr	r1, [pc, #416]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002752:	4313      	orrs	r3, r2
 8002754:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002760:	2b00      	cmp	r3, #0
 8002762:	d00a      	beq.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002764:	4b63      	ldr	r3, [pc, #396]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002766:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800276a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002772:	4960      	ldr	r1, [pc, #384]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002774:	4313      	orrs	r3, r2
 8002776:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002782:	2b00      	cmp	r3, #0
 8002784:	d00a      	beq.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002786:	4b5b      	ldr	r3, [pc, #364]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002788:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800278c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002794:	4957      	ldr	r1, [pc, #348]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002796:	4313      	orrs	r3, r2
 8002798:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d00a      	beq.n	80027be <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80027a8:	4b52      	ldr	r3, [pc, #328]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027ae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027b6:	494f      	ldr	r1, [pc, #316]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027b8:	4313      	orrs	r3, r2
 80027ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d00a      	beq.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80027ca:	4b4a      	ldr	r3, [pc, #296]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027d0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027d8:	4946      	ldr	r1, [pc, #280]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027da:	4313      	orrs	r3, r2
 80027dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d00a      	beq.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80027ec:	4b41      	ldr	r3, [pc, #260]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027f2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027fa:	493e      	ldr	r1, [pc, #248]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d00a      	beq.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800280e:	4b39      	ldr	r3, [pc, #228]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002810:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002814:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800281c:	4935      	ldr	r1, [pc, #212]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800281e:	4313      	orrs	r3, r2
 8002820:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800282c:	2b00      	cmp	r3, #0
 800282e:	d00a      	beq.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002830:	4b30      	ldr	r3, [pc, #192]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002832:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002836:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800283e:	492d      	ldr	r1, [pc, #180]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002840:	4313      	orrs	r3, r2
 8002842:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d011      	beq.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002852:	4b28      	ldr	r3, [pc, #160]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002854:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002858:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002860:	4924      	ldr	r1, [pc, #144]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002862:	4313      	orrs	r3, r2
 8002864:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800286c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002870:	d101      	bne.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002872:	2301      	movs	r3, #1
 8002874:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0308 	and.w	r3, r3, #8
 800287e:	2b00      	cmp	r3, #0
 8002880:	d001      	beq.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002882:	2301      	movs	r3, #1
 8002884:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d00a      	beq.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002892:	4b18      	ldr	r3, [pc, #96]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002894:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002898:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028a0:	4914      	ldr	r1, [pc, #80]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028a2:	4313      	orrs	r3, r2
 80028a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d00b      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80028b4:	4b0f      	ldr	r3, [pc, #60]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028ba:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80028c4:	490b      	ldr	r1, [pc, #44]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028c6:	4313      	orrs	r3, r2
 80028c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d00f      	beq.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80028d8:	4b06      	ldr	r3, [pc, #24]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028de:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028e8:	4902      	ldr	r1, [pc, #8]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80028f0:	e002      	b.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80028f2:	bf00      	nop
 80028f4:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d00b      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002904:	4b8a      	ldr	r3, [pc, #552]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002906:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800290a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002914:	4986      	ldr	r1, [pc, #536]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002916:	4313      	orrs	r3, r2
 8002918:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d00b      	beq.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002928:	4b81      	ldr	r3, [pc, #516]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800292a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800292e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002938:	497d      	ldr	r1, [pc, #500]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800293a:	4313      	orrs	r3, r2
 800293c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	2b01      	cmp	r3, #1
 8002944:	d006      	beq.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800294e:	2b00      	cmp	r3, #0
 8002950:	f000 80d6 	beq.w	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002954:	4b76      	ldr	r3, [pc, #472]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a75      	ldr	r2, [pc, #468]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800295a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800295e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002960:	f7fe fd5e 	bl	8001420 <HAL_GetTick>
 8002964:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002966:	e008      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002968:	f7fe fd5a 	bl	8001420 <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	2b64      	cmp	r3, #100	; 0x64
 8002974:	d901      	bls.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e195      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800297a:	4b6d      	ldr	r3, [pc, #436]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002982:	2b00      	cmp	r3, #0
 8002984:	d1f0      	bne.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	2b00      	cmp	r3, #0
 8002990:	d021      	beq.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002996:	2b00      	cmp	r3, #0
 8002998:	d11d      	bne.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800299a:	4b65      	ldr	r3, [pc, #404]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800299c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029a0:	0c1b      	lsrs	r3, r3, #16
 80029a2:	f003 0303 	and.w	r3, r3, #3
 80029a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80029a8:	4b61      	ldr	r3, [pc, #388]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029ae:	0e1b      	lsrs	r3, r3, #24
 80029b0:	f003 030f 	and.w	r3, r3, #15
 80029b4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	019a      	lsls	r2, r3, #6
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	041b      	lsls	r3, r3, #16
 80029c0:	431a      	orrs	r2, r3
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	061b      	lsls	r3, r3, #24
 80029c6:	431a      	orrs	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	071b      	lsls	r3, r3, #28
 80029ce:	4958      	ldr	r1, [pc, #352]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029d0:	4313      	orrs	r3, r2
 80029d2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d004      	beq.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0x588>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80029ea:	d00a      	beq.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d02e      	beq.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a00:	d129      	bne.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002a02:	4b4b      	ldr	r3, [pc, #300]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a08:	0c1b      	lsrs	r3, r3, #16
 8002a0a:	f003 0303 	and.w	r3, r3, #3
 8002a0e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002a10:	4b47      	ldr	r3, [pc, #284]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a16:	0f1b      	lsrs	r3, r3, #28
 8002a18:	f003 0307 	and.w	r3, r3, #7
 8002a1c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	019a      	lsls	r2, r3, #6
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	041b      	lsls	r3, r3, #16
 8002a28:	431a      	orrs	r2, r3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	68db      	ldr	r3, [r3, #12]
 8002a2e:	061b      	lsls	r3, r3, #24
 8002a30:	431a      	orrs	r2, r3
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	071b      	lsls	r3, r3, #28
 8002a36:	493e      	ldr	r1, [pc, #248]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002a3e:	4b3c      	ldr	r3, [pc, #240]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a44:	f023 021f 	bic.w	r2, r3, #31
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	4938      	ldr	r1, [pc, #224]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a50:	4313      	orrs	r3, r2
 8002a52:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d01d      	beq.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002a62:	4b33      	ldr	r3, [pc, #204]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a68:	0e1b      	lsrs	r3, r3, #24
 8002a6a:	f003 030f 	and.w	r3, r3, #15
 8002a6e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002a70:	4b2f      	ldr	r3, [pc, #188]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a72:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a76:	0f1b      	lsrs	r3, r3, #28
 8002a78:	f003 0307 	and.w	r3, r3, #7
 8002a7c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	019a      	lsls	r2, r3, #6
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	691b      	ldr	r3, [r3, #16]
 8002a88:	041b      	lsls	r3, r3, #16
 8002a8a:	431a      	orrs	r2, r3
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	061b      	lsls	r3, r3, #24
 8002a90:	431a      	orrs	r2, r3
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	071b      	lsls	r3, r3, #28
 8002a96:	4926      	ldr	r1, [pc, #152]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d011      	beq.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	019a      	lsls	r2, r3, #6
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	041b      	lsls	r3, r3, #16
 8002ab6:	431a      	orrs	r2, r3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	061b      	lsls	r3, r3, #24
 8002abe:	431a      	orrs	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	071b      	lsls	r3, r3, #28
 8002ac6:	491a      	ldr	r1, [pc, #104]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002ace:	4b18      	ldr	r3, [pc, #96]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a17      	ldr	r2, [pc, #92]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ad4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ad8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ada:	f7fe fca1 	bl	8001420 <HAL_GetTick>
 8002ade:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002ae0:	e008      	b.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002ae2:	f7fe fc9d 	bl	8001420 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	2b64      	cmp	r3, #100	; 0x64
 8002aee:	d901      	bls.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002af0:	2303      	movs	r3, #3
 8002af2:	e0d8      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002af4:	4b0e      	ldr	r3, [pc, #56]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d0f0      	beq.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	f040 80ce 	bne.w	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002b08:	4b09      	ldr	r3, [pc, #36]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a08      	ldr	r2, [pc, #32]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002b0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b14:	f7fe fc84 	bl	8001420 <HAL_GetTick>
 8002b18:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002b1a:	e00b      	b.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002b1c:	f7fe fc80 	bl	8001420 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	2b64      	cmp	r3, #100	; 0x64
 8002b28:	d904      	bls.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e0bb      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002b2e:	bf00      	nop
 8002b30:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002b34:	4b5e      	ldr	r3, [pc, #376]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b3c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b40:	d0ec      	beq.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d003      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d009      	beq.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d02e      	beq.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d12a      	bne.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002b6a:	4b51      	ldr	r3, [pc, #324]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b70:	0c1b      	lsrs	r3, r3, #16
 8002b72:	f003 0303 	and.w	r3, r3, #3
 8002b76:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002b78:	4b4d      	ldr	r3, [pc, #308]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b7e:	0f1b      	lsrs	r3, r3, #28
 8002b80:	f003 0307 	and.w	r3, r3, #7
 8002b84:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	019a      	lsls	r2, r3, #6
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	041b      	lsls	r3, r3, #16
 8002b90:	431a      	orrs	r2, r3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	699b      	ldr	r3, [r3, #24]
 8002b96:	061b      	lsls	r3, r3, #24
 8002b98:	431a      	orrs	r2, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	071b      	lsls	r3, r3, #28
 8002b9e:	4944      	ldr	r1, [pc, #272]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002ba6:	4b42      	ldr	r3, [pc, #264]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ba8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002bac:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	021b      	lsls	r3, r3, #8
 8002bb8:	493d      	ldr	r1, [pc, #244]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d022      	beq.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002bd0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002bd4:	d11d      	bne.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002bd6:	4b36      	ldr	r3, [pc, #216]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bdc:	0e1b      	lsrs	r3, r3, #24
 8002bde:	f003 030f 	and.w	r3, r3, #15
 8002be2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002be4:	4b32      	ldr	r3, [pc, #200]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bea:	0f1b      	lsrs	r3, r3, #28
 8002bec:	f003 0307 	and.w	r3, r3, #7
 8002bf0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	695b      	ldr	r3, [r3, #20]
 8002bf6:	019a      	lsls	r2, r3, #6
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6a1b      	ldr	r3, [r3, #32]
 8002bfc:	041b      	lsls	r3, r3, #16
 8002bfe:	431a      	orrs	r2, r3
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	061b      	lsls	r3, r3, #24
 8002c04:	431a      	orrs	r2, r3
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	071b      	lsls	r3, r3, #28
 8002c0a:	4929      	ldr	r1, [pc, #164]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0308 	and.w	r3, r3, #8
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d028      	beq.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002c1e:	4b24      	ldr	r3, [pc, #144]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c24:	0e1b      	lsrs	r3, r3, #24
 8002c26:	f003 030f 	and.w	r3, r3, #15
 8002c2a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002c2c:	4b20      	ldr	r3, [pc, #128]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c32:	0c1b      	lsrs	r3, r3, #16
 8002c34:	f003 0303 	and.w	r3, r3, #3
 8002c38:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	019a      	lsls	r2, r3, #6
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	041b      	lsls	r3, r3, #16
 8002c44:	431a      	orrs	r2, r3
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	061b      	lsls	r3, r3, #24
 8002c4a:	431a      	orrs	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	69db      	ldr	r3, [r3, #28]
 8002c50:	071b      	lsls	r3, r3, #28
 8002c52:	4917      	ldr	r1, [pc, #92]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c54:	4313      	orrs	r3, r2
 8002c56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002c5a:	4b15      	ldr	r3, [pc, #84]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c60:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c68:	4911      	ldr	r1, [pc, #68]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002c70:	4b0f      	ldr	r3, [pc, #60]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a0e      	ldr	r2, [pc, #56]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c7a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c7c:	f7fe fbd0 	bl	8001420 <HAL_GetTick>
 8002c80:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002c82:	e008      	b.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002c84:	f7fe fbcc 	bl	8001420 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b64      	cmp	r3, #100	; 0x64
 8002c90:	d901      	bls.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e007      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002c96:	4b06      	ldr	r3, [pc, #24]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002ca2:	d1ef      	bne.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002ca4:	2300      	movs	r3, #0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3720      	adds	r7, #32
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	40023800 	.word	0x40023800

08002cb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d101      	bne.n	8002cc6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e049      	b.n	8002d5a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d106      	bne.n	8002ce0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f7fe fa24 	bl	8001128 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2202      	movs	r2, #2
 8002ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	3304      	adds	r3, #4
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	4610      	mov	r0, r2
 8002cf4:	f000 fbee 	bl	80034d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2201      	movs	r2, #1
 8002d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2201      	movs	r2, #1
 8002d34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2201      	movs	r2, #1
 8002d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002d58:	2300      	movs	r3, #0
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3708      	adds	r7, #8
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b082      	sub	sp, #8
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d101      	bne.n	8002d74 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e049      	b.n	8002e08 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d106      	bne.n	8002d8e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f000 f841 	bl	8002e10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2202      	movs	r2, #2
 8002d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	3304      	adds	r3, #4
 8002d9e:	4619      	mov	r1, r3
 8002da0:	4610      	mov	r0, r2
 8002da2:	f000 fb97 	bl	80034d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2201      	movs	r2, #1
 8002daa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2201      	movs	r2, #1
 8002db2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2201      	movs	r2, #1
 8002dba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2201      	movs	r2, #1
 8002de2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2201      	movs	r2, #1
 8002dea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2201      	movs	r2, #1
 8002df2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2201      	movs	r2, #1
 8002dfa:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e06:	2300      	movs	r3, #0
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3708      	adds	r7, #8
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d109      	bne.n	8002e48 <HAL_TIM_PWM_Start+0x24>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	bf14      	ite	ne
 8002e40:	2301      	movne	r3, #1
 8002e42:	2300      	moveq	r3, #0
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	e03c      	b.n	8002ec2 <HAL_TIM_PWM_Start+0x9e>
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	2b04      	cmp	r3, #4
 8002e4c:	d109      	bne.n	8002e62 <HAL_TIM_PWM_Start+0x3e>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	bf14      	ite	ne
 8002e5a:	2301      	movne	r3, #1
 8002e5c:	2300      	moveq	r3, #0
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	e02f      	b.n	8002ec2 <HAL_TIM_PWM_Start+0x9e>
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	2b08      	cmp	r3, #8
 8002e66:	d109      	bne.n	8002e7c <HAL_TIM_PWM_Start+0x58>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	bf14      	ite	ne
 8002e74:	2301      	movne	r3, #1
 8002e76:	2300      	moveq	r3, #0
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	e022      	b.n	8002ec2 <HAL_TIM_PWM_Start+0x9e>
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	2b0c      	cmp	r3, #12
 8002e80:	d109      	bne.n	8002e96 <HAL_TIM_PWM_Start+0x72>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	bf14      	ite	ne
 8002e8e:	2301      	movne	r3, #1
 8002e90:	2300      	moveq	r3, #0
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	e015      	b.n	8002ec2 <HAL_TIM_PWM_Start+0x9e>
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	2b10      	cmp	r3, #16
 8002e9a:	d109      	bne.n	8002eb0 <HAL_TIM_PWM_Start+0x8c>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	bf14      	ite	ne
 8002ea8:	2301      	movne	r3, #1
 8002eaa:	2300      	moveq	r3, #0
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	e008      	b.n	8002ec2 <HAL_TIM_PWM_Start+0x9e>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	bf14      	ite	ne
 8002ebc:	2301      	movne	r3, #1
 8002ebe:	2300      	moveq	r3, #0
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e092      	b.n	8002ff0 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d104      	bne.n	8002eda <HAL_TIM_PWM_Start+0xb6>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2202      	movs	r2, #2
 8002ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ed8:	e023      	b.n	8002f22 <HAL_TIM_PWM_Start+0xfe>
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	2b04      	cmp	r3, #4
 8002ede:	d104      	bne.n	8002eea <HAL_TIM_PWM_Start+0xc6>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2202      	movs	r2, #2
 8002ee4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ee8:	e01b      	b.n	8002f22 <HAL_TIM_PWM_Start+0xfe>
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	2b08      	cmp	r3, #8
 8002eee:	d104      	bne.n	8002efa <HAL_TIM_PWM_Start+0xd6>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2202      	movs	r2, #2
 8002ef4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ef8:	e013      	b.n	8002f22 <HAL_TIM_PWM_Start+0xfe>
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	2b0c      	cmp	r3, #12
 8002efe:	d104      	bne.n	8002f0a <HAL_TIM_PWM_Start+0xe6>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2202      	movs	r2, #2
 8002f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002f08:	e00b      	b.n	8002f22 <HAL_TIM_PWM_Start+0xfe>
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	2b10      	cmp	r3, #16
 8002f0e:	d104      	bne.n	8002f1a <HAL_TIM_PWM_Start+0xf6>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2202      	movs	r2, #2
 8002f14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f18:	e003      	b.n	8002f22 <HAL_TIM_PWM_Start+0xfe>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2202      	movs	r2, #2
 8002f1e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2201      	movs	r2, #1
 8002f28:	6839      	ldr	r1, [r7, #0]
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f000 fe6a 	bl	8003c04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a30      	ldr	r2, [pc, #192]	; (8002ff8 <HAL_TIM_PWM_Start+0x1d4>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d004      	beq.n	8002f44 <HAL_TIM_PWM_Start+0x120>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a2f      	ldr	r2, [pc, #188]	; (8002ffc <HAL_TIM_PWM_Start+0x1d8>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d101      	bne.n	8002f48 <HAL_TIM_PWM_Start+0x124>
 8002f44:	2301      	movs	r3, #1
 8002f46:	e000      	b.n	8002f4a <HAL_TIM_PWM_Start+0x126>
 8002f48:	2300      	movs	r3, #0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d007      	beq.n	8002f5e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f5c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a25      	ldr	r2, [pc, #148]	; (8002ff8 <HAL_TIM_PWM_Start+0x1d4>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d022      	beq.n	8002fae <HAL_TIM_PWM_Start+0x18a>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f70:	d01d      	beq.n	8002fae <HAL_TIM_PWM_Start+0x18a>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a22      	ldr	r2, [pc, #136]	; (8003000 <HAL_TIM_PWM_Start+0x1dc>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d018      	beq.n	8002fae <HAL_TIM_PWM_Start+0x18a>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a20      	ldr	r2, [pc, #128]	; (8003004 <HAL_TIM_PWM_Start+0x1e0>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d013      	beq.n	8002fae <HAL_TIM_PWM_Start+0x18a>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a1f      	ldr	r2, [pc, #124]	; (8003008 <HAL_TIM_PWM_Start+0x1e4>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d00e      	beq.n	8002fae <HAL_TIM_PWM_Start+0x18a>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a19      	ldr	r2, [pc, #100]	; (8002ffc <HAL_TIM_PWM_Start+0x1d8>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d009      	beq.n	8002fae <HAL_TIM_PWM_Start+0x18a>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a1b      	ldr	r2, [pc, #108]	; (800300c <HAL_TIM_PWM_Start+0x1e8>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d004      	beq.n	8002fae <HAL_TIM_PWM_Start+0x18a>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a19      	ldr	r2, [pc, #100]	; (8003010 <HAL_TIM_PWM_Start+0x1ec>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d115      	bne.n	8002fda <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689a      	ldr	r2, [r3, #8]
 8002fb4:	4b17      	ldr	r3, [pc, #92]	; (8003014 <HAL_TIM_PWM_Start+0x1f0>)
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2b06      	cmp	r3, #6
 8002fbe:	d015      	beq.n	8002fec <HAL_TIM_PWM_Start+0x1c8>
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fc6:	d011      	beq.n	8002fec <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f042 0201 	orr.w	r2, r2, #1
 8002fd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fd8:	e008      	b.n	8002fec <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f042 0201 	orr.w	r2, r2, #1
 8002fe8:	601a      	str	r2, [r3, #0]
 8002fea:	e000      	b.n	8002fee <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002fee:	2300      	movs	r3, #0
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3710      	adds	r7, #16
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	40010000 	.word	0x40010000
 8002ffc:	40010400 	.word	0x40010400
 8003000:	40000400 	.word	0x40000400
 8003004:	40000800 	.word	0x40000800
 8003008:	40000c00 	.word	0x40000c00
 800300c:	40014000 	.word	0x40014000
 8003010:	40001800 	.word	0x40001800
 8003014:	00010007 	.word	0x00010007

08003018 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
 8003020:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	2200      	movs	r2, #0
 8003028:	6839      	ldr	r1, [r7, #0]
 800302a:	4618      	mov	r0, r3
 800302c:	f000 fdea 	bl	8003c04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a36      	ldr	r2, [pc, #216]	; (8003110 <HAL_TIM_PWM_Stop+0xf8>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d004      	beq.n	8003044 <HAL_TIM_PWM_Stop+0x2c>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a35      	ldr	r2, [pc, #212]	; (8003114 <HAL_TIM_PWM_Stop+0xfc>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d101      	bne.n	8003048 <HAL_TIM_PWM_Stop+0x30>
 8003044:	2301      	movs	r3, #1
 8003046:	e000      	b.n	800304a <HAL_TIM_PWM_Stop+0x32>
 8003048:	2300      	movs	r3, #0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d017      	beq.n	800307e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	6a1a      	ldr	r2, [r3, #32]
 8003054:	f241 1311 	movw	r3, #4369	; 0x1111
 8003058:	4013      	ands	r3, r2
 800305a:	2b00      	cmp	r3, #0
 800305c:	d10f      	bne.n	800307e <HAL_TIM_PWM_Stop+0x66>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	6a1a      	ldr	r2, [r3, #32]
 8003064:	f240 4344 	movw	r3, #1092	; 0x444
 8003068:	4013      	ands	r3, r2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d107      	bne.n	800307e <HAL_TIM_PWM_Stop+0x66>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800307c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	6a1a      	ldr	r2, [r3, #32]
 8003084:	f241 1311 	movw	r3, #4369	; 0x1111
 8003088:	4013      	ands	r3, r2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d10f      	bne.n	80030ae <HAL_TIM_PWM_Stop+0x96>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	6a1a      	ldr	r2, [r3, #32]
 8003094:	f240 4344 	movw	r3, #1092	; 0x444
 8003098:	4013      	ands	r3, r2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d107      	bne.n	80030ae <HAL_TIM_PWM_Stop+0x96>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f022 0201 	bic.w	r2, r2, #1
 80030ac:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d104      	bne.n	80030be <HAL_TIM_PWM_Stop+0xa6>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030bc:	e023      	b.n	8003106 <HAL_TIM_PWM_Stop+0xee>
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	2b04      	cmp	r3, #4
 80030c2:	d104      	bne.n	80030ce <HAL_TIM_PWM_Stop+0xb6>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030cc:	e01b      	b.n	8003106 <HAL_TIM_PWM_Stop+0xee>
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	2b08      	cmp	r3, #8
 80030d2:	d104      	bne.n	80030de <HAL_TIM_PWM_Stop+0xc6>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030dc:	e013      	b.n	8003106 <HAL_TIM_PWM_Stop+0xee>
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	2b0c      	cmp	r3, #12
 80030e2:	d104      	bne.n	80030ee <HAL_TIM_PWM_Stop+0xd6>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80030ec:	e00b      	b.n	8003106 <HAL_TIM_PWM_Stop+0xee>
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	2b10      	cmp	r3, #16
 80030f2:	d104      	bne.n	80030fe <HAL_TIM_PWM_Stop+0xe6>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030fc:	e003      	b.n	8003106 <HAL_TIM_PWM_Stop+0xee>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2201      	movs	r2, #1
 8003102:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8003106:	2300      	movs	r3, #0
}
 8003108:	4618      	mov	r0, r3
 800310a:	3708      	adds	r7, #8
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40010000 	.word	0x40010000
 8003114:	40010400 	.word	0x40010400

08003118 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b086      	sub	sp, #24
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003124:	2300      	movs	r3, #0
 8003126:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800312e:	2b01      	cmp	r3, #1
 8003130:	d101      	bne.n	8003136 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003132:	2302      	movs	r3, #2
 8003134:	e0ff      	b.n	8003336 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2201      	movs	r2, #1
 800313a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2b14      	cmp	r3, #20
 8003142:	f200 80f0 	bhi.w	8003326 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003146:	a201      	add	r2, pc, #4	; (adr r2, 800314c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800314c:	080031a1 	.word	0x080031a1
 8003150:	08003327 	.word	0x08003327
 8003154:	08003327 	.word	0x08003327
 8003158:	08003327 	.word	0x08003327
 800315c:	080031e1 	.word	0x080031e1
 8003160:	08003327 	.word	0x08003327
 8003164:	08003327 	.word	0x08003327
 8003168:	08003327 	.word	0x08003327
 800316c:	08003223 	.word	0x08003223
 8003170:	08003327 	.word	0x08003327
 8003174:	08003327 	.word	0x08003327
 8003178:	08003327 	.word	0x08003327
 800317c:	08003263 	.word	0x08003263
 8003180:	08003327 	.word	0x08003327
 8003184:	08003327 	.word	0x08003327
 8003188:	08003327 	.word	0x08003327
 800318c:	080032a5 	.word	0x080032a5
 8003190:	08003327 	.word	0x08003327
 8003194:	08003327 	.word	0x08003327
 8003198:	08003327 	.word	0x08003327
 800319c:	080032e5 	.word	0x080032e5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68b9      	ldr	r1, [r7, #8]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f000 fa34 	bl	8003614 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	699a      	ldr	r2, [r3, #24]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f042 0208 	orr.w	r2, r2, #8
 80031ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	699a      	ldr	r2, [r3, #24]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f022 0204 	bic.w	r2, r2, #4
 80031ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	6999      	ldr	r1, [r3, #24]
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	691a      	ldr	r2, [r3, #16]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	430a      	orrs	r2, r1
 80031dc:	619a      	str	r2, [r3, #24]
      break;
 80031de:	e0a5      	b.n	800332c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	68b9      	ldr	r1, [r7, #8]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f000 fa86 	bl	80036f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	699a      	ldr	r2, [r3, #24]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	699a      	ldr	r2, [r3, #24]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800320a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	6999      	ldr	r1, [r3, #24]
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	021a      	lsls	r2, r3, #8
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	430a      	orrs	r2, r1
 800321e:	619a      	str	r2, [r3, #24]
      break;
 8003220:	e084      	b.n	800332c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68b9      	ldr	r1, [r7, #8]
 8003228:	4618      	mov	r0, r3
 800322a:	f000 fadd 	bl	80037e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	69da      	ldr	r2, [r3, #28]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f042 0208 	orr.w	r2, r2, #8
 800323c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	69da      	ldr	r2, [r3, #28]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f022 0204 	bic.w	r2, r2, #4
 800324c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	69d9      	ldr	r1, [r3, #28]
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	691a      	ldr	r2, [r3, #16]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	430a      	orrs	r2, r1
 800325e:	61da      	str	r2, [r3, #28]
      break;
 8003260:	e064      	b.n	800332c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68b9      	ldr	r1, [r7, #8]
 8003268:	4618      	mov	r0, r3
 800326a:	f000 fb33 	bl	80038d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	69da      	ldr	r2, [r3, #28]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800327c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	69da      	ldr	r2, [r3, #28]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800328c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	69d9      	ldr	r1, [r3, #28]
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	021a      	lsls	r2, r3, #8
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	430a      	orrs	r2, r1
 80032a0:	61da      	str	r2, [r3, #28]
      break;
 80032a2:	e043      	b.n	800332c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	68b9      	ldr	r1, [r7, #8]
 80032aa:	4618      	mov	r0, r3
 80032ac:	f000 fb6a 	bl	8003984 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f042 0208 	orr.w	r2, r2, #8
 80032be:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f022 0204 	bic.w	r2, r2, #4
 80032ce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	691a      	ldr	r2, [r3, #16]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	430a      	orrs	r2, r1
 80032e0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80032e2:	e023      	b.n	800332c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	68b9      	ldr	r1, [r7, #8]
 80032ea:	4618      	mov	r0, r3
 80032ec:	f000 fb9c 	bl	8003a28 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032fe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800330e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	691b      	ldr	r3, [r3, #16]
 800331a:	021a      	lsls	r2, r3, #8
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	430a      	orrs	r2, r1
 8003322:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003324:	e002      	b.n	800332c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	75fb      	strb	r3, [r7, #23]
      break;
 800332a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003334:	7dfb      	ldrb	r3, [r7, #23]
}
 8003336:	4618      	mov	r0, r3
 8003338:	3718      	adds	r7, #24
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop

08003340 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
 8003348:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800334a:	2300      	movs	r3, #0
 800334c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003354:	2b01      	cmp	r3, #1
 8003356:	d101      	bne.n	800335c <HAL_TIM_ConfigClockSource+0x1c>
 8003358:	2302      	movs	r3, #2
 800335a:	e0b4      	b.n	80034c6 <HAL_TIM_ConfigClockSource+0x186>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2202      	movs	r2, #2
 8003368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003374:	68ba      	ldr	r2, [r7, #8]
 8003376:	4b56      	ldr	r3, [pc, #344]	; (80034d0 <HAL_TIM_ConfigClockSource+0x190>)
 8003378:	4013      	ands	r3, r2
 800337a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003382:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003394:	d03e      	beq.n	8003414 <HAL_TIM_ConfigClockSource+0xd4>
 8003396:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800339a:	f200 8087 	bhi.w	80034ac <HAL_TIM_ConfigClockSource+0x16c>
 800339e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033a2:	f000 8086 	beq.w	80034b2 <HAL_TIM_ConfigClockSource+0x172>
 80033a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033aa:	d87f      	bhi.n	80034ac <HAL_TIM_ConfigClockSource+0x16c>
 80033ac:	2b70      	cmp	r3, #112	; 0x70
 80033ae:	d01a      	beq.n	80033e6 <HAL_TIM_ConfigClockSource+0xa6>
 80033b0:	2b70      	cmp	r3, #112	; 0x70
 80033b2:	d87b      	bhi.n	80034ac <HAL_TIM_ConfigClockSource+0x16c>
 80033b4:	2b60      	cmp	r3, #96	; 0x60
 80033b6:	d050      	beq.n	800345a <HAL_TIM_ConfigClockSource+0x11a>
 80033b8:	2b60      	cmp	r3, #96	; 0x60
 80033ba:	d877      	bhi.n	80034ac <HAL_TIM_ConfigClockSource+0x16c>
 80033bc:	2b50      	cmp	r3, #80	; 0x50
 80033be:	d03c      	beq.n	800343a <HAL_TIM_ConfigClockSource+0xfa>
 80033c0:	2b50      	cmp	r3, #80	; 0x50
 80033c2:	d873      	bhi.n	80034ac <HAL_TIM_ConfigClockSource+0x16c>
 80033c4:	2b40      	cmp	r3, #64	; 0x40
 80033c6:	d058      	beq.n	800347a <HAL_TIM_ConfigClockSource+0x13a>
 80033c8:	2b40      	cmp	r3, #64	; 0x40
 80033ca:	d86f      	bhi.n	80034ac <HAL_TIM_ConfigClockSource+0x16c>
 80033cc:	2b30      	cmp	r3, #48	; 0x30
 80033ce:	d064      	beq.n	800349a <HAL_TIM_ConfigClockSource+0x15a>
 80033d0:	2b30      	cmp	r3, #48	; 0x30
 80033d2:	d86b      	bhi.n	80034ac <HAL_TIM_ConfigClockSource+0x16c>
 80033d4:	2b20      	cmp	r3, #32
 80033d6:	d060      	beq.n	800349a <HAL_TIM_ConfigClockSource+0x15a>
 80033d8:	2b20      	cmp	r3, #32
 80033da:	d867      	bhi.n	80034ac <HAL_TIM_ConfigClockSource+0x16c>
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d05c      	beq.n	800349a <HAL_TIM_ConfigClockSource+0x15a>
 80033e0:	2b10      	cmp	r3, #16
 80033e2:	d05a      	beq.n	800349a <HAL_TIM_ConfigClockSource+0x15a>
 80033e4:	e062      	b.n	80034ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80033f6:	f000 fbe5 	bl	8003bc4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003408:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	68ba      	ldr	r2, [r7, #8]
 8003410:	609a      	str	r2, [r3, #8]
      break;
 8003412:	e04f      	b.n	80034b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003424:	f000 fbce 	bl	8003bc4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	689a      	ldr	r2, [r3, #8]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003436:	609a      	str	r2, [r3, #8]
      break;
 8003438:	e03c      	b.n	80034b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003446:	461a      	mov	r2, r3
 8003448:	f000 fb42 	bl	8003ad0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2150      	movs	r1, #80	; 0x50
 8003452:	4618      	mov	r0, r3
 8003454:	f000 fb9b 	bl	8003b8e <TIM_ITRx_SetConfig>
      break;
 8003458:	e02c      	b.n	80034b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003466:	461a      	mov	r2, r3
 8003468:	f000 fb61 	bl	8003b2e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	2160      	movs	r1, #96	; 0x60
 8003472:	4618      	mov	r0, r3
 8003474:	f000 fb8b 	bl	8003b8e <TIM_ITRx_SetConfig>
      break;
 8003478:	e01c      	b.n	80034b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003486:	461a      	mov	r2, r3
 8003488:	f000 fb22 	bl	8003ad0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	2140      	movs	r1, #64	; 0x40
 8003492:	4618      	mov	r0, r3
 8003494:	f000 fb7b 	bl	8003b8e <TIM_ITRx_SetConfig>
      break;
 8003498:	e00c      	b.n	80034b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4619      	mov	r1, r3
 80034a4:	4610      	mov	r0, r2
 80034a6:	f000 fb72 	bl	8003b8e <TIM_ITRx_SetConfig>
      break;
 80034aa:	e003      	b.n	80034b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	73fb      	strb	r3, [r7, #15]
      break;
 80034b0:	e000      	b.n	80034b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80034b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2201      	movs	r2, #1
 80034b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2200      	movs	r2, #0
 80034c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3710      	adds	r7, #16
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	fffeff88 	.word	0xfffeff88

080034d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a40      	ldr	r2, [pc, #256]	; (80035e8 <TIM_Base_SetConfig+0x114>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d013      	beq.n	8003514 <TIM_Base_SetConfig+0x40>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034f2:	d00f      	beq.n	8003514 <TIM_Base_SetConfig+0x40>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4a3d      	ldr	r2, [pc, #244]	; (80035ec <TIM_Base_SetConfig+0x118>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d00b      	beq.n	8003514 <TIM_Base_SetConfig+0x40>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a3c      	ldr	r2, [pc, #240]	; (80035f0 <TIM_Base_SetConfig+0x11c>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d007      	beq.n	8003514 <TIM_Base_SetConfig+0x40>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a3b      	ldr	r2, [pc, #236]	; (80035f4 <TIM_Base_SetConfig+0x120>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d003      	beq.n	8003514 <TIM_Base_SetConfig+0x40>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a3a      	ldr	r2, [pc, #232]	; (80035f8 <TIM_Base_SetConfig+0x124>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d108      	bne.n	8003526 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800351a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	68fa      	ldr	r2, [r7, #12]
 8003522:	4313      	orrs	r3, r2
 8003524:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a2f      	ldr	r2, [pc, #188]	; (80035e8 <TIM_Base_SetConfig+0x114>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d02b      	beq.n	8003586 <TIM_Base_SetConfig+0xb2>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003534:	d027      	beq.n	8003586 <TIM_Base_SetConfig+0xb2>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4a2c      	ldr	r2, [pc, #176]	; (80035ec <TIM_Base_SetConfig+0x118>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d023      	beq.n	8003586 <TIM_Base_SetConfig+0xb2>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a2b      	ldr	r2, [pc, #172]	; (80035f0 <TIM_Base_SetConfig+0x11c>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d01f      	beq.n	8003586 <TIM_Base_SetConfig+0xb2>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a2a      	ldr	r2, [pc, #168]	; (80035f4 <TIM_Base_SetConfig+0x120>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d01b      	beq.n	8003586 <TIM_Base_SetConfig+0xb2>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a29      	ldr	r2, [pc, #164]	; (80035f8 <TIM_Base_SetConfig+0x124>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d017      	beq.n	8003586 <TIM_Base_SetConfig+0xb2>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a28      	ldr	r2, [pc, #160]	; (80035fc <TIM_Base_SetConfig+0x128>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d013      	beq.n	8003586 <TIM_Base_SetConfig+0xb2>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4a27      	ldr	r2, [pc, #156]	; (8003600 <TIM_Base_SetConfig+0x12c>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d00f      	beq.n	8003586 <TIM_Base_SetConfig+0xb2>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	4a26      	ldr	r2, [pc, #152]	; (8003604 <TIM_Base_SetConfig+0x130>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d00b      	beq.n	8003586 <TIM_Base_SetConfig+0xb2>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a25      	ldr	r2, [pc, #148]	; (8003608 <TIM_Base_SetConfig+0x134>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d007      	beq.n	8003586 <TIM_Base_SetConfig+0xb2>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a24      	ldr	r2, [pc, #144]	; (800360c <TIM_Base_SetConfig+0x138>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d003      	beq.n	8003586 <TIM_Base_SetConfig+0xb2>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a23      	ldr	r2, [pc, #140]	; (8003610 <TIM_Base_SetConfig+0x13c>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d108      	bne.n	8003598 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800358c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	4313      	orrs	r3, r2
 8003596:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	695b      	ldr	r3, [r3, #20]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	68fa      	ldr	r2, [r7, #12]
 80035aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	689a      	ldr	r2, [r3, #8]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	4a0a      	ldr	r2, [pc, #40]	; (80035e8 <TIM_Base_SetConfig+0x114>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d003      	beq.n	80035cc <TIM_Base_SetConfig+0xf8>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	4a0c      	ldr	r2, [pc, #48]	; (80035f8 <TIM_Base_SetConfig+0x124>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d103      	bne.n	80035d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	691a      	ldr	r2, [r3, #16]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2201      	movs	r2, #1
 80035d8:	615a      	str	r2, [r3, #20]
}
 80035da:	bf00      	nop
 80035dc:	3714      	adds	r7, #20
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	40010000 	.word	0x40010000
 80035ec:	40000400 	.word	0x40000400
 80035f0:	40000800 	.word	0x40000800
 80035f4:	40000c00 	.word	0x40000c00
 80035f8:	40010400 	.word	0x40010400
 80035fc:	40014000 	.word	0x40014000
 8003600:	40014400 	.word	0x40014400
 8003604:	40014800 	.word	0x40014800
 8003608:	40001800 	.word	0x40001800
 800360c:	40001c00 	.word	0x40001c00
 8003610:	40002000 	.word	0x40002000

08003614 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003614:	b480      	push	{r7}
 8003616:	b087      	sub	sp, #28
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a1b      	ldr	r3, [r3, #32]
 8003622:	f023 0201 	bic.w	r2, r3, #1
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a1b      	ldr	r3, [r3, #32]
 800362e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800363c:	68fa      	ldr	r2, [r7, #12]
 800363e:	4b2b      	ldr	r3, [pc, #172]	; (80036ec <TIM_OC1_SetConfig+0xd8>)
 8003640:	4013      	ands	r3, r2
 8003642:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f023 0303 	bic.w	r3, r3, #3
 800364a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	68fa      	ldr	r2, [r7, #12]
 8003652:	4313      	orrs	r3, r2
 8003654:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	f023 0302 	bic.w	r3, r3, #2
 800365c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	697a      	ldr	r2, [r7, #20]
 8003664:	4313      	orrs	r3, r2
 8003666:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4a21      	ldr	r2, [pc, #132]	; (80036f0 <TIM_OC1_SetConfig+0xdc>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d003      	beq.n	8003678 <TIM_OC1_SetConfig+0x64>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4a20      	ldr	r2, [pc, #128]	; (80036f4 <TIM_OC1_SetConfig+0xe0>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d10c      	bne.n	8003692 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	f023 0308 	bic.w	r3, r3, #8
 800367e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	697a      	ldr	r2, [r7, #20]
 8003686:	4313      	orrs	r3, r2
 8003688:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	f023 0304 	bic.w	r3, r3, #4
 8003690:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a16      	ldr	r2, [pc, #88]	; (80036f0 <TIM_OC1_SetConfig+0xdc>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d003      	beq.n	80036a2 <TIM_OC1_SetConfig+0x8e>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a15      	ldr	r2, [pc, #84]	; (80036f4 <TIM_OC1_SetConfig+0xe0>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d111      	bne.n	80036c6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80036a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80036b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	699b      	ldr	r3, [r3, #24]
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	68fa      	ldr	r2, [r7, #12]
 80036d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685a      	ldr	r2, [r3, #4]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	697a      	ldr	r2, [r7, #20]
 80036de:	621a      	str	r2, [r3, #32]
}
 80036e0:	bf00      	nop
 80036e2:	371c      	adds	r7, #28
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr
 80036ec:	fffeff8f 	.word	0xfffeff8f
 80036f0:	40010000 	.word	0x40010000
 80036f4:	40010400 	.word	0x40010400

080036f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b087      	sub	sp, #28
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a1b      	ldr	r3, [r3, #32]
 8003706:	f023 0210 	bic.w	r2, r3, #16
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a1b      	ldr	r3, [r3, #32]
 8003712:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	699b      	ldr	r3, [r3, #24]
 800371e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	4b2e      	ldr	r3, [pc, #184]	; (80037dc <TIM_OC2_SetConfig+0xe4>)
 8003724:	4013      	ands	r3, r2
 8003726:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800372e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	021b      	lsls	r3, r3, #8
 8003736:	68fa      	ldr	r2, [r7, #12]
 8003738:	4313      	orrs	r3, r2
 800373a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	f023 0320 	bic.w	r3, r3, #32
 8003742:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	011b      	lsls	r3, r3, #4
 800374a:	697a      	ldr	r2, [r7, #20]
 800374c:	4313      	orrs	r3, r2
 800374e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	4a23      	ldr	r2, [pc, #140]	; (80037e0 <TIM_OC2_SetConfig+0xe8>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d003      	beq.n	8003760 <TIM_OC2_SetConfig+0x68>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	4a22      	ldr	r2, [pc, #136]	; (80037e4 <TIM_OC2_SetConfig+0xec>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d10d      	bne.n	800377c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003766:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	011b      	lsls	r3, r3, #4
 800376e:	697a      	ldr	r2, [r7, #20]
 8003770:	4313      	orrs	r3, r2
 8003772:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800377a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4a18      	ldr	r2, [pc, #96]	; (80037e0 <TIM_OC2_SetConfig+0xe8>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d003      	beq.n	800378c <TIM_OC2_SetConfig+0x94>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	4a17      	ldr	r2, [pc, #92]	; (80037e4 <TIM_OC2_SetConfig+0xec>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d113      	bne.n	80037b4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003792:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800379a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	695b      	ldr	r3, [r3, #20]
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	693a      	ldr	r2, [r7, #16]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	699b      	ldr	r3, [r3, #24]
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	693a      	ldr	r2, [r7, #16]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	693a      	ldr	r2, [r7, #16]
 80037b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	68fa      	ldr	r2, [r7, #12]
 80037be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685a      	ldr	r2, [r3, #4]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	697a      	ldr	r2, [r7, #20]
 80037cc:	621a      	str	r2, [r3, #32]
}
 80037ce:	bf00      	nop
 80037d0:	371c      	adds	r7, #28
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	feff8fff 	.word	0xfeff8fff
 80037e0:	40010000 	.word	0x40010000
 80037e4:	40010400 	.word	0x40010400

080037e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b087      	sub	sp, #28
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a1b      	ldr	r3, [r3, #32]
 80037f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a1b      	ldr	r3, [r3, #32]
 8003802:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	69db      	ldr	r3, [r3, #28]
 800380e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003810:	68fa      	ldr	r2, [r7, #12]
 8003812:	4b2d      	ldr	r3, [pc, #180]	; (80038c8 <TIM_OC3_SetConfig+0xe0>)
 8003814:	4013      	ands	r3, r2
 8003816:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f023 0303 	bic.w	r3, r3, #3
 800381e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	68fa      	ldr	r2, [r7, #12]
 8003826:	4313      	orrs	r3, r2
 8003828:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003830:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	021b      	lsls	r3, r3, #8
 8003838:	697a      	ldr	r2, [r7, #20]
 800383a:	4313      	orrs	r3, r2
 800383c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a22      	ldr	r2, [pc, #136]	; (80038cc <TIM_OC3_SetConfig+0xe4>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d003      	beq.n	800384e <TIM_OC3_SetConfig+0x66>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a21      	ldr	r2, [pc, #132]	; (80038d0 <TIM_OC3_SetConfig+0xe8>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d10d      	bne.n	800386a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003854:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	021b      	lsls	r3, r3, #8
 800385c:	697a      	ldr	r2, [r7, #20]
 800385e:	4313      	orrs	r3, r2
 8003860:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003868:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a17      	ldr	r2, [pc, #92]	; (80038cc <TIM_OC3_SetConfig+0xe4>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d003      	beq.n	800387a <TIM_OC3_SetConfig+0x92>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a16      	ldr	r2, [pc, #88]	; (80038d0 <TIM_OC3_SetConfig+0xe8>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d113      	bne.n	80038a2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003880:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003888:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	011b      	lsls	r3, r3, #4
 8003890:	693a      	ldr	r2, [r7, #16]
 8003892:	4313      	orrs	r3, r2
 8003894:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	699b      	ldr	r3, [r3, #24]
 800389a:	011b      	lsls	r3, r3, #4
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	4313      	orrs	r3, r2
 80038a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	693a      	ldr	r2, [r7, #16]
 80038a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	68fa      	ldr	r2, [r7, #12]
 80038ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	685a      	ldr	r2, [r3, #4]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	621a      	str	r2, [r3, #32]
}
 80038bc:	bf00      	nop
 80038be:	371c      	adds	r7, #28
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr
 80038c8:	fffeff8f 	.word	0xfffeff8f
 80038cc:	40010000 	.word	0x40010000
 80038d0:	40010400 	.word	0x40010400

080038d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b087      	sub	sp, #28
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a1b      	ldr	r3, [r3, #32]
 80038e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a1b      	ldr	r3, [r3, #32]
 80038ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	69db      	ldr	r3, [r3, #28]
 80038fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80038fc:	68fa      	ldr	r2, [r7, #12]
 80038fe:	4b1e      	ldr	r3, [pc, #120]	; (8003978 <TIM_OC4_SetConfig+0xa4>)
 8003900:	4013      	ands	r3, r2
 8003902:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800390a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	021b      	lsls	r3, r3, #8
 8003912:	68fa      	ldr	r2, [r7, #12]
 8003914:	4313      	orrs	r3, r2
 8003916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800391e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	031b      	lsls	r3, r3, #12
 8003926:	693a      	ldr	r2, [r7, #16]
 8003928:	4313      	orrs	r3, r2
 800392a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a13      	ldr	r2, [pc, #76]	; (800397c <TIM_OC4_SetConfig+0xa8>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d003      	beq.n	800393c <TIM_OC4_SetConfig+0x68>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4a12      	ldr	r2, [pc, #72]	; (8003980 <TIM_OC4_SetConfig+0xac>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d109      	bne.n	8003950 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003942:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	695b      	ldr	r3, [r3, #20]
 8003948:	019b      	lsls	r3, r3, #6
 800394a:	697a      	ldr	r2, [r7, #20]
 800394c:	4313      	orrs	r3, r2
 800394e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	697a      	ldr	r2, [r7, #20]
 8003954:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685a      	ldr	r2, [r3, #4]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	693a      	ldr	r2, [r7, #16]
 8003968:	621a      	str	r2, [r3, #32]
}
 800396a:	bf00      	nop
 800396c:	371c      	adds	r7, #28
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	feff8fff 	.word	0xfeff8fff
 800397c:	40010000 	.word	0x40010000
 8003980:	40010400 	.word	0x40010400

08003984 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003984:	b480      	push	{r7}
 8003986:	b087      	sub	sp, #28
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a1b      	ldr	r3, [r3, #32]
 8003992:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a1b      	ldr	r3, [r3, #32]
 800399e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80039ac:	68fa      	ldr	r2, [r7, #12]
 80039ae:	4b1b      	ldr	r3, [pc, #108]	; (8003a1c <TIM_OC5_SetConfig+0x98>)
 80039b0:	4013      	ands	r3, r2
 80039b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80039c4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	041b      	lsls	r3, r3, #16
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a12      	ldr	r2, [pc, #72]	; (8003a20 <TIM_OC5_SetConfig+0x9c>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d003      	beq.n	80039e2 <TIM_OC5_SetConfig+0x5e>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a11      	ldr	r2, [pc, #68]	; (8003a24 <TIM_OC5_SetConfig+0xa0>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d109      	bne.n	80039f6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039e8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	695b      	ldr	r3, [r3, #20]
 80039ee:	021b      	lsls	r3, r3, #8
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	697a      	ldr	r2, [r7, #20]
 80039fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	685a      	ldr	r2, [r3, #4]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	693a      	ldr	r2, [r7, #16]
 8003a0e:	621a      	str	r2, [r3, #32]
}
 8003a10:	bf00      	nop
 8003a12:	371c      	adds	r7, #28
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr
 8003a1c:	fffeff8f 	.word	0xfffeff8f
 8003a20:	40010000 	.word	0x40010000
 8003a24:	40010400 	.word	0x40010400

08003a28 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b087      	sub	sp, #28
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a1b      	ldr	r3, [r3, #32]
 8003a36:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a1b      	ldr	r3, [r3, #32]
 8003a42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003a50:	68fa      	ldr	r2, [r7, #12]
 8003a52:	4b1c      	ldr	r3, [pc, #112]	; (8003ac4 <TIM_OC6_SetConfig+0x9c>)
 8003a54:	4013      	ands	r3, r2
 8003a56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	021b      	lsls	r3, r3, #8
 8003a5e:	68fa      	ldr	r2, [r7, #12]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003a6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	051b      	lsls	r3, r3, #20
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a13      	ldr	r2, [pc, #76]	; (8003ac8 <TIM_OC6_SetConfig+0xa0>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d003      	beq.n	8003a88 <TIM_OC6_SetConfig+0x60>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a12      	ldr	r2, [pc, #72]	; (8003acc <TIM_OC6_SetConfig+0xa4>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d109      	bne.n	8003a9c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a8e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	695b      	ldr	r3, [r3, #20]
 8003a94:	029b      	lsls	r3, r3, #10
 8003a96:	697a      	ldr	r2, [r7, #20]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	697a      	ldr	r2, [r7, #20]
 8003aa0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	685a      	ldr	r2, [r3, #4]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	693a      	ldr	r2, [r7, #16]
 8003ab4:	621a      	str	r2, [r3, #32]
}
 8003ab6:	bf00      	nop
 8003ab8:	371c      	adds	r7, #28
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	feff8fff 	.word	0xfeff8fff
 8003ac8:	40010000 	.word	0x40010000
 8003acc:	40010400 	.word	0x40010400

08003ad0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b087      	sub	sp, #28
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6a1b      	ldr	r3, [r3, #32]
 8003ae0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	f023 0201 	bic.w	r2, r3, #1
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003afa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	011b      	lsls	r3, r3, #4
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	f023 030a 	bic.w	r3, r3, #10
 8003b0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003b0e:	697a      	ldr	r2, [r7, #20]
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	693a      	ldr	r2, [r7, #16]
 8003b1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	697a      	ldr	r2, [r7, #20]
 8003b20:	621a      	str	r2, [r3, #32]
}
 8003b22:	bf00      	nop
 8003b24:	371c      	adds	r7, #28
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr

08003b2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b2e:	b480      	push	{r7}
 8003b30:	b087      	sub	sp, #28
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	60f8      	str	r0, [r7, #12]
 8003b36:	60b9      	str	r1, [r7, #8]
 8003b38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6a1b      	ldr	r3, [r3, #32]
 8003b3e:	f023 0210 	bic.w	r2, r3, #16
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	699b      	ldr	r3, [r3, #24]
 8003b4a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6a1b      	ldr	r3, [r3, #32]
 8003b50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	031b      	lsls	r3, r3, #12
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003b6a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	011b      	lsls	r3, r3, #4
 8003b70:	693a      	ldr	r2, [r7, #16]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	697a      	ldr	r2, [r7, #20]
 8003b7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	693a      	ldr	r2, [r7, #16]
 8003b80:	621a      	str	r2, [r3, #32]
}
 8003b82:	bf00      	nop
 8003b84:	371c      	adds	r7, #28
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr

08003b8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b8e:	b480      	push	{r7}
 8003b90:	b085      	sub	sp, #20
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
 8003b96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ba4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ba6:	683a      	ldr	r2, [r7, #0]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	f043 0307 	orr.w	r3, r3, #7
 8003bb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	68fa      	ldr	r2, [r7, #12]
 8003bb6:	609a      	str	r2, [r3, #8]
}
 8003bb8:	bf00      	nop
 8003bba:	3714      	adds	r7, #20
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr

08003bc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b087      	sub	sp, #28
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	607a      	str	r2, [r7, #4]
 8003bd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003bde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	021a      	lsls	r2, r3, #8
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	431a      	orrs	r2, r3
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	697a      	ldr	r2, [r7, #20]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	697a      	ldr	r2, [r7, #20]
 8003bf6:	609a      	str	r2, [r3, #8]
}
 8003bf8:	bf00      	nop
 8003bfa:	371c      	adds	r7, #28
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr

08003c04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b087      	sub	sp, #28
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	f003 031f 	and.w	r3, r3, #31
 8003c16:	2201      	movs	r2, #1
 8003c18:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6a1a      	ldr	r2, [r3, #32]
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	43db      	mvns	r3, r3
 8003c26:	401a      	ands	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6a1a      	ldr	r2, [r3, #32]
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	f003 031f 	and.w	r3, r3, #31
 8003c36:	6879      	ldr	r1, [r7, #4]
 8003c38:	fa01 f303 	lsl.w	r3, r1, r3
 8003c3c:	431a      	orrs	r2, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	621a      	str	r2, [r3, #32]
}
 8003c42:	bf00      	nop
 8003c44:	371c      	adds	r7, #28
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
	...

08003c50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b085      	sub	sp, #20
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d101      	bne.n	8003c68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c64:	2302      	movs	r3, #2
 8003c66:	e06d      	b.n	8003d44 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2202      	movs	r2, #2
 8003c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a30      	ldr	r2, [pc, #192]	; (8003d50 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d004      	beq.n	8003c9c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a2f      	ldr	r2, [pc, #188]	; (8003d54 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d108      	bne.n	8003cae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003ca2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	68fa      	ldr	r2, [r7, #12]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cb4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	68fa      	ldr	r2, [r7, #12]
 8003cc6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a20      	ldr	r2, [pc, #128]	; (8003d50 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d022      	beq.n	8003d18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cda:	d01d      	beq.n	8003d18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a1d      	ldr	r2, [pc, #116]	; (8003d58 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d018      	beq.n	8003d18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a1c      	ldr	r2, [pc, #112]	; (8003d5c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d013      	beq.n	8003d18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a1a      	ldr	r2, [pc, #104]	; (8003d60 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d00e      	beq.n	8003d18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a15      	ldr	r2, [pc, #84]	; (8003d54 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d009      	beq.n	8003d18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a16      	ldr	r2, [pc, #88]	; (8003d64 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d004      	beq.n	8003d18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a15      	ldr	r2, [pc, #84]	; (8003d68 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d10c      	bne.n	8003d32 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	68ba      	ldr	r2, [r7, #8]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	68ba      	ldr	r2, [r7, #8]
 8003d30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2201      	movs	r2, #1
 8003d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3714      	adds	r7, #20
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr
 8003d50:	40010000 	.word	0x40010000
 8003d54:	40010400 	.word	0x40010400
 8003d58:	40000400 	.word	0x40000400
 8003d5c:	40000800 	.word	0x40000800
 8003d60:	40000c00 	.word	0x40000c00
 8003d64:	40014000 	.word	0x40014000
 8003d68:	40001800 	.word	0x40001800

08003d6c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d101      	bne.n	8003d7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e040      	b.n	8003e00 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d106      	bne.n	8003d94 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f7fd fa6c 	bl	800126c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2224      	movs	r2, #36	; 0x24
 8003d98:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 0201 	bic.w	r2, r2, #1
 8003da8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 f974 	bl	8004098 <UART_SetConfig>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d101      	bne.n	8003dba <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e022      	b.n	8003e00 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d002      	beq.n	8003dc8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f000 fbcc 	bl	8004560 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	685a      	ldr	r2, [r3, #4]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003dd6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	689a      	ldr	r2, [r3, #8]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003de6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f042 0201 	orr.w	r2, r2, #1
 8003df6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f000 fc53 	bl	80046a4 <UART_CheckIdleState>
 8003dfe:	4603      	mov	r3, r0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3708      	adds	r7, #8
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b08a      	sub	sp, #40	; 0x28
 8003e0c:	af02      	add	r7, sp, #8
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	603b      	str	r3, [r7, #0]
 8003e14:	4613      	mov	r3, r2
 8003e16:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e1c:	2b20      	cmp	r3, #32
 8003e1e:	d171      	bne.n	8003f04 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d002      	beq.n	8003e2c <HAL_UART_Transmit+0x24>
 8003e26:	88fb      	ldrh	r3, [r7, #6]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d101      	bne.n	8003e30 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e06a      	b.n	8003f06 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2221      	movs	r2, #33	; 0x21
 8003e3c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e3e:	f7fd faef 	bl	8001420 <HAL_GetTick>
 8003e42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	88fa      	ldrh	r2, [r7, #6]
 8003e48:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	88fa      	ldrh	r2, [r7, #6]
 8003e50:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e5c:	d108      	bne.n	8003e70 <HAL_UART_Transmit+0x68>
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	691b      	ldr	r3, [r3, #16]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d104      	bne.n	8003e70 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003e66:	2300      	movs	r3, #0
 8003e68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	61bb      	str	r3, [r7, #24]
 8003e6e:	e003      	b.n	8003e78 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e74:	2300      	movs	r3, #0
 8003e76:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e78:	e02c      	b.n	8003ed4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	9300      	str	r3, [sp, #0]
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	2200      	movs	r2, #0
 8003e82:	2180      	movs	r1, #128	; 0x80
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f000 fc5a 	bl	800473e <UART_WaitOnFlagUntilTimeout>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d001      	beq.n	8003e94 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003e90:	2303      	movs	r3, #3
 8003e92:	e038      	b.n	8003f06 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d10b      	bne.n	8003eb2 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	881b      	ldrh	r3, [r3, #0]
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ea8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	3302      	adds	r3, #2
 8003eae:	61bb      	str	r3, [r7, #24]
 8003eb0:	e007      	b.n	8003ec2 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	781a      	ldrb	r2, [r3, #0]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	3b01      	subs	r3, #1
 8003ecc:	b29a      	uxth	r2, r3
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003eda:	b29b      	uxth	r3, r3
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d1cc      	bne.n	8003e7a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	9300      	str	r3, [sp, #0]
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	2140      	movs	r1, #64	; 0x40
 8003eea:	68f8      	ldr	r0, [r7, #12]
 8003eec:	f000 fc27 	bl	800473e <UART_WaitOnFlagUntilTimeout>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d001      	beq.n	8003efa <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e005      	b.n	8003f06 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2220      	movs	r2, #32
 8003efe:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003f00:	2300      	movs	r3, #0
 8003f02:	e000      	b.n	8003f06 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003f04:	2302      	movs	r3, #2
  }
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3720      	adds	r7, #32
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}

08003f0e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f0e:	b580      	push	{r7, lr}
 8003f10:	b08a      	sub	sp, #40	; 0x28
 8003f12:	af02      	add	r7, sp, #8
 8003f14:	60f8      	str	r0, [r7, #12]
 8003f16:	60b9      	str	r1, [r7, #8]
 8003f18:	603b      	str	r3, [r7, #0]
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f24:	2b20      	cmp	r3, #32
 8003f26:	f040 80b1 	bne.w	800408c <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d002      	beq.n	8003f36 <HAL_UART_Receive+0x28>
 8003f30:	88fb      	ldrh	r3, [r7, #6]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e0a9      	b.n	800408e <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2222      	movs	r2, #34	; 0x22
 8003f46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f50:	f7fd fa66 	bl	8001420 <HAL_GetTick>
 8003f54:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	88fa      	ldrh	r2, [r7, #6]
 8003f5a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	88fa      	ldrh	r2, [r7, #6]
 8003f62:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f6e:	d10e      	bne.n	8003f8e <HAL_UART_Receive+0x80>
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	691b      	ldr	r3, [r3, #16]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d105      	bne.n	8003f84 <HAL_UART_Receive+0x76>
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003f7e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f82:	e02d      	b.n	8003fe0 <HAL_UART_Receive+0xd2>
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	22ff      	movs	r2, #255	; 0xff
 8003f88:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f8c:	e028      	b.n	8003fe0 <HAL_UART_Receive+0xd2>
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d10d      	bne.n	8003fb2 <HAL_UART_Receive+0xa4>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d104      	bne.n	8003fa8 <HAL_UART_Receive+0x9a>
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	22ff      	movs	r2, #255	; 0xff
 8003fa2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003fa6:	e01b      	b.n	8003fe0 <HAL_UART_Receive+0xd2>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	227f      	movs	r2, #127	; 0x7f
 8003fac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003fb0:	e016      	b.n	8003fe0 <HAL_UART_Receive+0xd2>
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003fba:	d10d      	bne.n	8003fd8 <HAL_UART_Receive+0xca>
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	691b      	ldr	r3, [r3, #16]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d104      	bne.n	8003fce <HAL_UART_Receive+0xc0>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	227f      	movs	r2, #127	; 0x7f
 8003fc8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003fcc:	e008      	b.n	8003fe0 <HAL_UART_Receive+0xd2>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	223f      	movs	r2, #63	; 0x3f
 8003fd2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003fd6:	e003      	b.n	8003fe0 <HAL_UART_Receive+0xd2>
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003fe6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ff0:	d108      	bne.n	8004004 <HAL_UART_Receive+0xf6>
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	691b      	ldr	r3, [r3, #16]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d104      	bne.n	8004004 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	61bb      	str	r3, [r7, #24]
 8004002:	e003      	b.n	800400c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004008:	2300      	movs	r3, #0
 800400a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800400c:	e032      	b.n	8004074 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	9300      	str	r3, [sp, #0]
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	2200      	movs	r2, #0
 8004016:	2120      	movs	r1, #32
 8004018:	68f8      	ldr	r0, [r7, #12]
 800401a:	f000 fb90 	bl	800473e <UART_WaitOnFlagUntilTimeout>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d001      	beq.n	8004028 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e032      	b.n	800408e <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d10c      	bne.n	8004048 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004034:	b29a      	uxth	r2, r3
 8004036:	8a7b      	ldrh	r3, [r7, #18]
 8004038:	4013      	ands	r3, r2
 800403a:	b29a      	uxth	r2, r3
 800403c:	69bb      	ldr	r3, [r7, #24]
 800403e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	3302      	adds	r3, #2
 8004044:	61bb      	str	r3, [r7, #24]
 8004046:	e00c      	b.n	8004062 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404e:	b2da      	uxtb	r2, r3
 8004050:	8a7b      	ldrh	r3, [r7, #18]
 8004052:	b2db      	uxtb	r3, r3
 8004054:	4013      	ands	r3, r2
 8004056:	b2da      	uxtb	r2, r3
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800405c:	69fb      	ldr	r3, [r7, #28]
 800405e:	3301      	adds	r3, #1
 8004060:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004068:	b29b      	uxth	r3, r3
 800406a:	3b01      	subs	r3, #1
 800406c:	b29a      	uxth	r2, r3
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800407a:	b29b      	uxth	r3, r3
 800407c:	2b00      	cmp	r3, #0
 800407e:	d1c6      	bne.n	800400e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2220      	movs	r2, #32
 8004084:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8004088:	2300      	movs	r3, #0
 800408a:	e000      	b.n	800408e <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 800408c:	2302      	movs	r3, #2
  }
}
 800408e:	4618      	mov	r0, r3
 8004090:	3720      	adds	r7, #32
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
	...

08004098 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b088      	sub	sp, #32
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80040a0:	2300      	movs	r3, #0
 80040a2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	689a      	ldr	r2, [r3, #8]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	691b      	ldr	r3, [r3, #16]
 80040ac:	431a      	orrs	r2, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	695b      	ldr	r3, [r3, #20]
 80040b2:	431a      	orrs	r2, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	69db      	ldr	r3, [r3, #28]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	4ba6      	ldr	r3, [pc, #664]	; (800435c <UART_SetConfig+0x2c4>)
 80040c4:	4013      	ands	r3, r2
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	6812      	ldr	r2, [r2, #0]
 80040ca:	6979      	ldr	r1, [r7, #20]
 80040cc:	430b      	orrs	r3, r1
 80040ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	68da      	ldr	r2, [r3, #12]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	430a      	orrs	r2, r1
 80040e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	699b      	ldr	r3, [r3, #24]
 80040ea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a1b      	ldr	r3, [r3, #32]
 80040f0:	697a      	ldr	r2, [r7, #20]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	697a      	ldr	r2, [r7, #20]
 8004106:	430a      	orrs	r2, r1
 8004108:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a94      	ldr	r2, [pc, #592]	; (8004360 <UART_SetConfig+0x2c8>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d120      	bne.n	8004156 <UART_SetConfig+0xbe>
 8004114:	4b93      	ldr	r3, [pc, #588]	; (8004364 <UART_SetConfig+0x2cc>)
 8004116:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800411a:	f003 0303 	and.w	r3, r3, #3
 800411e:	2b03      	cmp	r3, #3
 8004120:	d816      	bhi.n	8004150 <UART_SetConfig+0xb8>
 8004122:	a201      	add	r2, pc, #4	; (adr r2, 8004128 <UART_SetConfig+0x90>)
 8004124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004128:	08004139 	.word	0x08004139
 800412c:	08004145 	.word	0x08004145
 8004130:	0800413f 	.word	0x0800413f
 8004134:	0800414b 	.word	0x0800414b
 8004138:	2301      	movs	r3, #1
 800413a:	77fb      	strb	r3, [r7, #31]
 800413c:	e150      	b.n	80043e0 <UART_SetConfig+0x348>
 800413e:	2302      	movs	r3, #2
 8004140:	77fb      	strb	r3, [r7, #31]
 8004142:	e14d      	b.n	80043e0 <UART_SetConfig+0x348>
 8004144:	2304      	movs	r3, #4
 8004146:	77fb      	strb	r3, [r7, #31]
 8004148:	e14a      	b.n	80043e0 <UART_SetConfig+0x348>
 800414a:	2308      	movs	r3, #8
 800414c:	77fb      	strb	r3, [r7, #31]
 800414e:	e147      	b.n	80043e0 <UART_SetConfig+0x348>
 8004150:	2310      	movs	r3, #16
 8004152:	77fb      	strb	r3, [r7, #31]
 8004154:	e144      	b.n	80043e0 <UART_SetConfig+0x348>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a83      	ldr	r2, [pc, #524]	; (8004368 <UART_SetConfig+0x2d0>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d132      	bne.n	80041c6 <UART_SetConfig+0x12e>
 8004160:	4b80      	ldr	r3, [pc, #512]	; (8004364 <UART_SetConfig+0x2cc>)
 8004162:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004166:	f003 030c 	and.w	r3, r3, #12
 800416a:	2b0c      	cmp	r3, #12
 800416c:	d828      	bhi.n	80041c0 <UART_SetConfig+0x128>
 800416e:	a201      	add	r2, pc, #4	; (adr r2, 8004174 <UART_SetConfig+0xdc>)
 8004170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004174:	080041a9 	.word	0x080041a9
 8004178:	080041c1 	.word	0x080041c1
 800417c:	080041c1 	.word	0x080041c1
 8004180:	080041c1 	.word	0x080041c1
 8004184:	080041b5 	.word	0x080041b5
 8004188:	080041c1 	.word	0x080041c1
 800418c:	080041c1 	.word	0x080041c1
 8004190:	080041c1 	.word	0x080041c1
 8004194:	080041af 	.word	0x080041af
 8004198:	080041c1 	.word	0x080041c1
 800419c:	080041c1 	.word	0x080041c1
 80041a0:	080041c1 	.word	0x080041c1
 80041a4:	080041bb 	.word	0x080041bb
 80041a8:	2300      	movs	r3, #0
 80041aa:	77fb      	strb	r3, [r7, #31]
 80041ac:	e118      	b.n	80043e0 <UART_SetConfig+0x348>
 80041ae:	2302      	movs	r3, #2
 80041b0:	77fb      	strb	r3, [r7, #31]
 80041b2:	e115      	b.n	80043e0 <UART_SetConfig+0x348>
 80041b4:	2304      	movs	r3, #4
 80041b6:	77fb      	strb	r3, [r7, #31]
 80041b8:	e112      	b.n	80043e0 <UART_SetConfig+0x348>
 80041ba:	2308      	movs	r3, #8
 80041bc:	77fb      	strb	r3, [r7, #31]
 80041be:	e10f      	b.n	80043e0 <UART_SetConfig+0x348>
 80041c0:	2310      	movs	r3, #16
 80041c2:	77fb      	strb	r3, [r7, #31]
 80041c4:	e10c      	b.n	80043e0 <UART_SetConfig+0x348>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a68      	ldr	r2, [pc, #416]	; (800436c <UART_SetConfig+0x2d4>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d120      	bne.n	8004212 <UART_SetConfig+0x17a>
 80041d0:	4b64      	ldr	r3, [pc, #400]	; (8004364 <UART_SetConfig+0x2cc>)
 80041d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041d6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80041da:	2b30      	cmp	r3, #48	; 0x30
 80041dc:	d013      	beq.n	8004206 <UART_SetConfig+0x16e>
 80041de:	2b30      	cmp	r3, #48	; 0x30
 80041e0:	d814      	bhi.n	800420c <UART_SetConfig+0x174>
 80041e2:	2b20      	cmp	r3, #32
 80041e4:	d009      	beq.n	80041fa <UART_SetConfig+0x162>
 80041e6:	2b20      	cmp	r3, #32
 80041e8:	d810      	bhi.n	800420c <UART_SetConfig+0x174>
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d002      	beq.n	80041f4 <UART_SetConfig+0x15c>
 80041ee:	2b10      	cmp	r3, #16
 80041f0:	d006      	beq.n	8004200 <UART_SetConfig+0x168>
 80041f2:	e00b      	b.n	800420c <UART_SetConfig+0x174>
 80041f4:	2300      	movs	r3, #0
 80041f6:	77fb      	strb	r3, [r7, #31]
 80041f8:	e0f2      	b.n	80043e0 <UART_SetConfig+0x348>
 80041fa:	2302      	movs	r3, #2
 80041fc:	77fb      	strb	r3, [r7, #31]
 80041fe:	e0ef      	b.n	80043e0 <UART_SetConfig+0x348>
 8004200:	2304      	movs	r3, #4
 8004202:	77fb      	strb	r3, [r7, #31]
 8004204:	e0ec      	b.n	80043e0 <UART_SetConfig+0x348>
 8004206:	2308      	movs	r3, #8
 8004208:	77fb      	strb	r3, [r7, #31]
 800420a:	e0e9      	b.n	80043e0 <UART_SetConfig+0x348>
 800420c:	2310      	movs	r3, #16
 800420e:	77fb      	strb	r3, [r7, #31]
 8004210:	e0e6      	b.n	80043e0 <UART_SetConfig+0x348>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a56      	ldr	r2, [pc, #344]	; (8004370 <UART_SetConfig+0x2d8>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d120      	bne.n	800425e <UART_SetConfig+0x1c6>
 800421c:	4b51      	ldr	r3, [pc, #324]	; (8004364 <UART_SetConfig+0x2cc>)
 800421e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004222:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004226:	2bc0      	cmp	r3, #192	; 0xc0
 8004228:	d013      	beq.n	8004252 <UART_SetConfig+0x1ba>
 800422a:	2bc0      	cmp	r3, #192	; 0xc0
 800422c:	d814      	bhi.n	8004258 <UART_SetConfig+0x1c0>
 800422e:	2b80      	cmp	r3, #128	; 0x80
 8004230:	d009      	beq.n	8004246 <UART_SetConfig+0x1ae>
 8004232:	2b80      	cmp	r3, #128	; 0x80
 8004234:	d810      	bhi.n	8004258 <UART_SetConfig+0x1c0>
 8004236:	2b00      	cmp	r3, #0
 8004238:	d002      	beq.n	8004240 <UART_SetConfig+0x1a8>
 800423a:	2b40      	cmp	r3, #64	; 0x40
 800423c:	d006      	beq.n	800424c <UART_SetConfig+0x1b4>
 800423e:	e00b      	b.n	8004258 <UART_SetConfig+0x1c0>
 8004240:	2300      	movs	r3, #0
 8004242:	77fb      	strb	r3, [r7, #31]
 8004244:	e0cc      	b.n	80043e0 <UART_SetConfig+0x348>
 8004246:	2302      	movs	r3, #2
 8004248:	77fb      	strb	r3, [r7, #31]
 800424a:	e0c9      	b.n	80043e0 <UART_SetConfig+0x348>
 800424c:	2304      	movs	r3, #4
 800424e:	77fb      	strb	r3, [r7, #31]
 8004250:	e0c6      	b.n	80043e0 <UART_SetConfig+0x348>
 8004252:	2308      	movs	r3, #8
 8004254:	77fb      	strb	r3, [r7, #31]
 8004256:	e0c3      	b.n	80043e0 <UART_SetConfig+0x348>
 8004258:	2310      	movs	r3, #16
 800425a:	77fb      	strb	r3, [r7, #31]
 800425c:	e0c0      	b.n	80043e0 <UART_SetConfig+0x348>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a44      	ldr	r2, [pc, #272]	; (8004374 <UART_SetConfig+0x2dc>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d125      	bne.n	80042b4 <UART_SetConfig+0x21c>
 8004268:	4b3e      	ldr	r3, [pc, #248]	; (8004364 <UART_SetConfig+0x2cc>)
 800426a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800426e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004272:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004276:	d017      	beq.n	80042a8 <UART_SetConfig+0x210>
 8004278:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800427c:	d817      	bhi.n	80042ae <UART_SetConfig+0x216>
 800427e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004282:	d00b      	beq.n	800429c <UART_SetConfig+0x204>
 8004284:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004288:	d811      	bhi.n	80042ae <UART_SetConfig+0x216>
 800428a:	2b00      	cmp	r3, #0
 800428c:	d003      	beq.n	8004296 <UART_SetConfig+0x1fe>
 800428e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004292:	d006      	beq.n	80042a2 <UART_SetConfig+0x20a>
 8004294:	e00b      	b.n	80042ae <UART_SetConfig+0x216>
 8004296:	2300      	movs	r3, #0
 8004298:	77fb      	strb	r3, [r7, #31]
 800429a:	e0a1      	b.n	80043e0 <UART_SetConfig+0x348>
 800429c:	2302      	movs	r3, #2
 800429e:	77fb      	strb	r3, [r7, #31]
 80042a0:	e09e      	b.n	80043e0 <UART_SetConfig+0x348>
 80042a2:	2304      	movs	r3, #4
 80042a4:	77fb      	strb	r3, [r7, #31]
 80042a6:	e09b      	b.n	80043e0 <UART_SetConfig+0x348>
 80042a8:	2308      	movs	r3, #8
 80042aa:	77fb      	strb	r3, [r7, #31]
 80042ac:	e098      	b.n	80043e0 <UART_SetConfig+0x348>
 80042ae:	2310      	movs	r3, #16
 80042b0:	77fb      	strb	r3, [r7, #31]
 80042b2:	e095      	b.n	80043e0 <UART_SetConfig+0x348>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a2f      	ldr	r2, [pc, #188]	; (8004378 <UART_SetConfig+0x2e0>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d125      	bne.n	800430a <UART_SetConfig+0x272>
 80042be:	4b29      	ldr	r3, [pc, #164]	; (8004364 <UART_SetConfig+0x2cc>)
 80042c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042c4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80042c8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80042cc:	d017      	beq.n	80042fe <UART_SetConfig+0x266>
 80042ce:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80042d2:	d817      	bhi.n	8004304 <UART_SetConfig+0x26c>
 80042d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042d8:	d00b      	beq.n	80042f2 <UART_SetConfig+0x25a>
 80042da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042de:	d811      	bhi.n	8004304 <UART_SetConfig+0x26c>
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d003      	beq.n	80042ec <UART_SetConfig+0x254>
 80042e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042e8:	d006      	beq.n	80042f8 <UART_SetConfig+0x260>
 80042ea:	e00b      	b.n	8004304 <UART_SetConfig+0x26c>
 80042ec:	2301      	movs	r3, #1
 80042ee:	77fb      	strb	r3, [r7, #31]
 80042f0:	e076      	b.n	80043e0 <UART_SetConfig+0x348>
 80042f2:	2302      	movs	r3, #2
 80042f4:	77fb      	strb	r3, [r7, #31]
 80042f6:	e073      	b.n	80043e0 <UART_SetConfig+0x348>
 80042f8:	2304      	movs	r3, #4
 80042fa:	77fb      	strb	r3, [r7, #31]
 80042fc:	e070      	b.n	80043e0 <UART_SetConfig+0x348>
 80042fe:	2308      	movs	r3, #8
 8004300:	77fb      	strb	r3, [r7, #31]
 8004302:	e06d      	b.n	80043e0 <UART_SetConfig+0x348>
 8004304:	2310      	movs	r3, #16
 8004306:	77fb      	strb	r3, [r7, #31]
 8004308:	e06a      	b.n	80043e0 <UART_SetConfig+0x348>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a1b      	ldr	r2, [pc, #108]	; (800437c <UART_SetConfig+0x2e4>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d138      	bne.n	8004386 <UART_SetConfig+0x2ee>
 8004314:	4b13      	ldr	r3, [pc, #76]	; (8004364 <UART_SetConfig+0x2cc>)
 8004316:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800431a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800431e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004322:	d017      	beq.n	8004354 <UART_SetConfig+0x2bc>
 8004324:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004328:	d82a      	bhi.n	8004380 <UART_SetConfig+0x2e8>
 800432a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800432e:	d00b      	beq.n	8004348 <UART_SetConfig+0x2b0>
 8004330:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004334:	d824      	bhi.n	8004380 <UART_SetConfig+0x2e8>
 8004336:	2b00      	cmp	r3, #0
 8004338:	d003      	beq.n	8004342 <UART_SetConfig+0x2aa>
 800433a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800433e:	d006      	beq.n	800434e <UART_SetConfig+0x2b6>
 8004340:	e01e      	b.n	8004380 <UART_SetConfig+0x2e8>
 8004342:	2300      	movs	r3, #0
 8004344:	77fb      	strb	r3, [r7, #31]
 8004346:	e04b      	b.n	80043e0 <UART_SetConfig+0x348>
 8004348:	2302      	movs	r3, #2
 800434a:	77fb      	strb	r3, [r7, #31]
 800434c:	e048      	b.n	80043e0 <UART_SetConfig+0x348>
 800434e:	2304      	movs	r3, #4
 8004350:	77fb      	strb	r3, [r7, #31]
 8004352:	e045      	b.n	80043e0 <UART_SetConfig+0x348>
 8004354:	2308      	movs	r3, #8
 8004356:	77fb      	strb	r3, [r7, #31]
 8004358:	e042      	b.n	80043e0 <UART_SetConfig+0x348>
 800435a:	bf00      	nop
 800435c:	efff69f3 	.word	0xefff69f3
 8004360:	40011000 	.word	0x40011000
 8004364:	40023800 	.word	0x40023800
 8004368:	40004400 	.word	0x40004400
 800436c:	40004800 	.word	0x40004800
 8004370:	40004c00 	.word	0x40004c00
 8004374:	40005000 	.word	0x40005000
 8004378:	40011400 	.word	0x40011400
 800437c:	40007800 	.word	0x40007800
 8004380:	2310      	movs	r3, #16
 8004382:	77fb      	strb	r3, [r7, #31]
 8004384:	e02c      	b.n	80043e0 <UART_SetConfig+0x348>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a72      	ldr	r2, [pc, #456]	; (8004554 <UART_SetConfig+0x4bc>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d125      	bne.n	80043dc <UART_SetConfig+0x344>
 8004390:	4b71      	ldr	r3, [pc, #452]	; (8004558 <UART_SetConfig+0x4c0>)
 8004392:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004396:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800439a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800439e:	d017      	beq.n	80043d0 <UART_SetConfig+0x338>
 80043a0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80043a4:	d817      	bhi.n	80043d6 <UART_SetConfig+0x33e>
 80043a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043aa:	d00b      	beq.n	80043c4 <UART_SetConfig+0x32c>
 80043ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043b0:	d811      	bhi.n	80043d6 <UART_SetConfig+0x33e>
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <UART_SetConfig+0x326>
 80043b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043ba:	d006      	beq.n	80043ca <UART_SetConfig+0x332>
 80043bc:	e00b      	b.n	80043d6 <UART_SetConfig+0x33e>
 80043be:	2300      	movs	r3, #0
 80043c0:	77fb      	strb	r3, [r7, #31]
 80043c2:	e00d      	b.n	80043e0 <UART_SetConfig+0x348>
 80043c4:	2302      	movs	r3, #2
 80043c6:	77fb      	strb	r3, [r7, #31]
 80043c8:	e00a      	b.n	80043e0 <UART_SetConfig+0x348>
 80043ca:	2304      	movs	r3, #4
 80043cc:	77fb      	strb	r3, [r7, #31]
 80043ce:	e007      	b.n	80043e0 <UART_SetConfig+0x348>
 80043d0:	2308      	movs	r3, #8
 80043d2:	77fb      	strb	r3, [r7, #31]
 80043d4:	e004      	b.n	80043e0 <UART_SetConfig+0x348>
 80043d6:	2310      	movs	r3, #16
 80043d8:	77fb      	strb	r3, [r7, #31]
 80043da:	e001      	b.n	80043e0 <UART_SetConfig+0x348>
 80043dc:	2310      	movs	r3, #16
 80043de:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	69db      	ldr	r3, [r3, #28]
 80043e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043e8:	d15b      	bne.n	80044a2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80043ea:	7ffb      	ldrb	r3, [r7, #31]
 80043ec:	2b08      	cmp	r3, #8
 80043ee:	d828      	bhi.n	8004442 <UART_SetConfig+0x3aa>
 80043f0:	a201      	add	r2, pc, #4	; (adr r2, 80043f8 <UART_SetConfig+0x360>)
 80043f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043f6:	bf00      	nop
 80043f8:	0800441d 	.word	0x0800441d
 80043fc:	08004425 	.word	0x08004425
 8004400:	0800442d 	.word	0x0800442d
 8004404:	08004443 	.word	0x08004443
 8004408:	08004433 	.word	0x08004433
 800440c:	08004443 	.word	0x08004443
 8004410:	08004443 	.word	0x08004443
 8004414:	08004443 	.word	0x08004443
 8004418:	0800443b 	.word	0x0800443b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800441c:	f7fd fffa 	bl	8002414 <HAL_RCC_GetPCLK1Freq>
 8004420:	61b8      	str	r0, [r7, #24]
        break;
 8004422:	e013      	b.n	800444c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004424:	f7fe f80a 	bl	800243c <HAL_RCC_GetPCLK2Freq>
 8004428:	61b8      	str	r0, [r7, #24]
        break;
 800442a:	e00f      	b.n	800444c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800442c:	4b4b      	ldr	r3, [pc, #300]	; (800455c <UART_SetConfig+0x4c4>)
 800442e:	61bb      	str	r3, [r7, #24]
        break;
 8004430:	e00c      	b.n	800444c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004432:	f7fd ff1d 	bl	8002270 <HAL_RCC_GetSysClockFreq>
 8004436:	61b8      	str	r0, [r7, #24]
        break;
 8004438:	e008      	b.n	800444c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800443a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800443e:	61bb      	str	r3, [r7, #24]
        break;
 8004440:	e004      	b.n	800444c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004442:	2300      	movs	r3, #0
 8004444:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	77bb      	strb	r3, [r7, #30]
        break;
 800444a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800444c:	69bb      	ldr	r3, [r7, #24]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d074      	beq.n	800453c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004452:	69bb      	ldr	r3, [r7, #24]
 8004454:	005a      	lsls	r2, r3, #1
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	085b      	lsrs	r3, r3, #1
 800445c:	441a      	add	r2, r3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	fbb2 f3f3 	udiv	r3, r2, r3
 8004466:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	2b0f      	cmp	r3, #15
 800446c:	d916      	bls.n	800449c <UART_SetConfig+0x404>
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004474:	d212      	bcs.n	800449c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	b29b      	uxth	r3, r3
 800447a:	f023 030f 	bic.w	r3, r3, #15
 800447e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	085b      	lsrs	r3, r3, #1
 8004484:	b29b      	uxth	r3, r3
 8004486:	f003 0307 	and.w	r3, r3, #7
 800448a:	b29a      	uxth	r2, r3
 800448c:	89fb      	ldrh	r3, [r7, #14]
 800448e:	4313      	orrs	r3, r2
 8004490:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	89fa      	ldrh	r2, [r7, #14]
 8004498:	60da      	str	r2, [r3, #12]
 800449a:	e04f      	b.n	800453c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	77bb      	strb	r3, [r7, #30]
 80044a0:	e04c      	b.n	800453c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80044a2:	7ffb      	ldrb	r3, [r7, #31]
 80044a4:	2b08      	cmp	r3, #8
 80044a6:	d828      	bhi.n	80044fa <UART_SetConfig+0x462>
 80044a8:	a201      	add	r2, pc, #4	; (adr r2, 80044b0 <UART_SetConfig+0x418>)
 80044aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ae:	bf00      	nop
 80044b0:	080044d5 	.word	0x080044d5
 80044b4:	080044dd 	.word	0x080044dd
 80044b8:	080044e5 	.word	0x080044e5
 80044bc:	080044fb 	.word	0x080044fb
 80044c0:	080044eb 	.word	0x080044eb
 80044c4:	080044fb 	.word	0x080044fb
 80044c8:	080044fb 	.word	0x080044fb
 80044cc:	080044fb 	.word	0x080044fb
 80044d0:	080044f3 	.word	0x080044f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044d4:	f7fd ff9e 	bl	8002414 <HAL_RCC_GetPCLK1Freq>
 80044d8:	61b8      	str	r0, [r7, #24]
        break;
 80044da:	e013      	b.n	8004504 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80044dc:	f7fd ffae 	bl	800243c <HAL_RCC_GetPCLK2Freq>
 80044e0:	61b8      	str	r0, [r7, #24]
        break;
 80044e2:	e00f      	b.n	8004504 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044e4:	4b1d      	ldr	r3, [pc, #116]	; (800455c <UART_SetConfig+0x4c4>)
 80044e6:	61bb      	str	r3, [r7, #24]
        break;
 80044e8:	e00c      	b.n	8004504 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044ea:	f7fd fec1 	bl	8002270 <HAL_RCC_GetSysClockFreq>
 80044ee:	61b8      	str	r0, [r7, #24]
        break;
 80044f0:	e008      	b.n	8004504 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044f6:	61bb      	str	r3, [r7, #24]
        break;
 80044f8:	e004      	b.n	8004504 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80044fa:	2300      	movs	r3, #0
 80044fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	77bb      	strb	r3, [r7, #30]
        break;
 8004502:	bf00      	nop
    }

    if (pclk != 0U)
 8004504:	69bb      	ldr	r3, [r7, #24]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d018      	beq.n	800453c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	085a      	lsrs	r2, r3, #1
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	441a      	add	r2, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	fbb2 f3f3 	udiv	r3, r2, r3
 800451c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	2b0f      	cmp	r3, #15
 8004522:	d909      	bls.n	8004538 <UART_SetConfig+0x4a0>
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800452a:	d205      	bcs.n	8004538 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	b29a      	uxth	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	60da      	str	r2, [r3, #12]
 8004536:	e001      	b.n	800453c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004548:	7fbb      	ldrb	r3, [r7, #30]
}
 800454a:	4618      	mov	r0, r3
 800454c:	3720      	adds	r7, #32
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	40007c00 	.word	0x40007c00
 8004558:	40023800 	.word	0x40023800
 800455c:	00f42400 	.word	0x00f42400

08004560 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456c:	f003 0301 	and.w	r3, r3, #1
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00a      	beq.n	800458a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	430a      	orrs	r2, r1
 8004588:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458e:	f003 0302 	and.w	r3, r3, #2
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00a      	beq.n	80045ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	430a      	orrs	r2, r1
 80045aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b0:	f003 0304 	and.w	r3, r3, #4
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d00a      	beq.n	80045ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	430a      	orrs	r2, r1
 80045cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d2:	f003 0308 	and.w	r3, r3, #8
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00a      	beq.n	80045f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	430a      	orrs	r2, r1
 80045ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f4:	f003 0310 	and.w	r3, r3, #16
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d00a      	beq.n	8004612 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	430a      	orrs	r2, r1
 8004610:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004616:	f003 0320 	and.w	r3, r3, #32
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00a      	beq.n	8004634 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	430a      	orrs	r2, r1
 8004632:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800463c:	2b00      	cmp	r3, #0
 800463e:	d01a      	beq.n	8004676 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	430a      	orrs	r2, r1
 8004654:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800465a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800465e:	d10a      	bne.n	8004676 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	430a      	orrs	r2, r1
 8004674:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800467a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00a      	beq.n	8004698 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	430a      	orrs	r2, r1
 8004696:	605a      	str	r2, [r3, #4]
  }
}
 8004698:	bf00      	nop
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b086      	sub	sp, #24
 80046a8:	af02      	add	r7, sp, #8
 80046aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80046b4:	f7fc feb4 	bl	8001420 <HAL_GetTick>
 80046b8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0308 	and.w	r3, r3, #8
 80046c4:	2b08      	cmp	r3, #8
 80046c6:	d10e      	bne.n	80046e6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80046c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80046cc:	9300      	str	r3, [sp, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 f831 	bl	800473e <UART_WaitOnFlagUntilTimeout>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e027      	b.n	8004736 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 0304 	and.w	r3, r3, #4
 80046f0:	2b04      	cmp	r3, #4
 80046f2:	d10e      	bne.n	8004712 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80046f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80046f8:	9300      	str	r3, [sp, #0]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2200      	movs	r2, #0
 80046fe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f000 f81b 	bl	800473e <UART_WaitOnFlagUntilTimeout>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d001      	beq.n	8004712 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800470e:	2303      	movs	r3, #3
 8004710:	e011      	b.n	8004736 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2220      	movs	r2, #32
 8004716:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2220      	movs	r2, #32
 800471c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3710      	adds	r7, #16
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}

0800473e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	b09c      	sub	sp, #112	; 0x70
 8004742:	af00      	add	r7, sp, #0
 8004744:	60f8      	str	r0, [r7, #12]
 8004746:	60b9      	str	r1, [r7, #8]
 8004748:	603b      	str	r3, [r7, #0]
 800474a:	4613      	mov	r3, r2
 800474c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800474e:	e0a7      	b.n	80048a0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004750:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004756:	f000 80a3 	beq.w	80048a0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800475a:	f7fc fe61 	bl	8001420 <HAL_GetTick>
 800475e:	4602      	mov	r2, r0
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004766:	429a      	cmp	r2, r3
 8004768:	d302      	bcc.n	8004770 <UART_WaitOnFlagUntilTimeout+0x32>
 800476a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800476c:	2b00      	cmp	r3, #0
 800476e:	d13f      	bne.n	80047f0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004776:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004778:	e853 3f00 	ldrex	r3, [r3]
 800477c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800477e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004780:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004784:	667b      	str	r3, [r7, #100]	; 0x64
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	461a      	mov	r2, r3
 800478c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800478e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004790:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004792:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004794:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004796:	e841 2300 	strex	r3, r2, [r1]
 800479a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800479c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1e6      	bne.n	8004770 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	3308      	adds	r3, #8
 80047a8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047ac:	e853 3f00 	ldrex	r3, [r3]
 80047b0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80047b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047b4:	f023 0301 	bic.w	r3, r3, #1
 80047b8:	663b      	str	r3, [r7, #96]	; 0x60
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	3308      	adds	r3, #8
 80047c0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80047c2:	64ba      	str	r2, [r7, #72]	; 0x48
 80047c4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80047c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80047ca:	e841 2300 	strex	r3, r2, [r1]
 80047ce:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80047d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d1e5      	bne.n	80047a2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2220      	movs	r2, #32
 80047da:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2220      	movs	r2, #32
 80047e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e068      	b.n	80048c2 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 0304 	and.w	r3, r3, #4
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d050      	beq.n	80048a0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	69db      	ldr	r3, [r3, #28]
 8004804:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004808:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800480c:	d148      	bne.n	80048a0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004816:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800481e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004820:	e853 3f00 	ldrex	r3, [r3]
 8004824:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004828:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800482c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	461a      	mov	r2, r3
 8004834:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004836:	637b      	str	r3, [r7, #52]	; 0x34
 8004838:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800483a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800483c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800483e:	e841 2300 	strex	r3, r2, [r1]
 8004842:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004846:	2b00      	cmp	r3, #0
 8004848:	d1e6      	bne.n	8004818 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	3308      	adds	r3, #8
 8004850:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	e853 3f00 	ldrex	r3, [r3]
 8004858:	613b      	str	r3, [r7, #16]
   return(result);
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	f023 0301 	bic.w	r3, r3, #1
 8004860:	66bb      	str	r3, [r7, #104]	; 0x68
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	3308      	adds	r3, #8
 8004868:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800486a:	623a      	str	r2, [r7, #32]
 800486c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800486e:	69f9      	ldr	r1, [r7, #28]
 8004870:	6a3a      	ldr	r2, [r7, #32]
 8004872:	e841 2300 	strex	r3, r2, [r1]
 8004876:	61bb      	str	r3, [r7, #24]
   return(result);
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d1e5      	bne.n	800484a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2220      	movs	r2, #32
 8004882:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2220      	movs	r2, #32
 8004888:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2220      	movs	r2, #32
 8004890:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2200      	movs	r2, #0
 8004898:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800489c:	2303      	movs	r3, #3
 800489e:	e010      	b.n	80048c2 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	69da      	ldr	r2, [r3, #28]
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	4013      	ands	r3, r2
 80048aa:	68ba      	ldr	r2, [r7, #8]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	bf0c      	ite	eq
 80048b0:	2301      	moveq	r3, #1
 80048b2:	2300      	movne	r3, #0
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	461a      	mov	r2, r3
 80048b8:	79fb      	ldrb	r3, [r7, #7]
 80048ba:	429a      	cmp	r2, r3
 80048bc:	f43f af48 	beq.w	8004750 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80048c0:	2300      	movs	r3, #0
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3770      	adds	r7, #112	; 0x70
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}

080048ca <__cvt>:
 80048ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048cc:	ed2d 8b02 	vpush	{d8}
 80048d0:	eeb0 8b40 	vmov.f64	d8, d0
 80048d4:	b085      	sub	sp, #20
 80048d6:	4617      	mov	r7, r2
 80048d8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80048da:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80048dc:	ee18 2a90 	vmov	r2, s17
 80048e0:	f025 0520 	bic.w	r5, r5, #32
 80048e4:	2a00      	cmp	r2, #0
 80048e6:	bfb6      	itet	lt
 80048e8:	222d      	movlt	r2, #45	; 0x2d
 80048ea:	2200      	movge	r2, #0
 80048ec:	eeb1 8b40 	vneglt.f64	d8, d0
 80048f0:	2d46      	cmp	r5, #70	; 0x46
 80048f2:	460c      	mov	r4, r1
 80048f4:	701a      	strb	r2, [r3, #0]
 80048f6:	d004      	beq.n	8004902 <__cvt+0x38>
 80048f8:	2d45      	cmp	r5, #69	; 0x45
 80048fa:	d100      	bne.n	80048fe <__cvt+0x34>
 80048fc:	3401      	adds	r4, #1
 80048fe:	2102      	movs	r1, #2
 8004900:	e000      	b.n	8004904 <__cvt+0x3a>
 8004902:	2103      	movs	r1, #3
 8004904:	ab03      	add	r3, sp, #12
 8004906:	9301      	str	r3, [sp, #4]
 8004908:	ab02      	add	r3, sp, #8
 800490a:	9300      	str	r3, [sp, #0]
 800490c:	4622      	mov	r2, r4
 800490e:	4633      	mov	r3, r6
 8004910:	eeb0 0b48 	vmov.f64	d0, d8
 8004914:	f001 f83c 	bl	8005990 <_dtoa_r>
 8004918:	2d47      	cmp	r5, #71	; 0x47
 800491a:	d101      	bne.n	8004920 <__cvt+0x56>
 800491c:	07fb      	lsls	r3, r7, #31
 800491e:	d51a      	bpl.n	8004956 <__cvt+0x8c>
 8004920:	2d46      	cmp	r5, #70	; 0x46
 8004922:	eb00 0204 	add.w	r2, r0, r4
 8004926:	d10c      	bne.n	8004942 <__cvt+0x78>
 8004928:	7803      	ldrb	r3, [r0, #0]
 800492a:	2b30      	cmp	r3, #48	; 0x30
 800492c:	d107      	bne.n	800493e <__cvt+0x74>
 800492e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004936:	bf1c      	itt	ne
 8004938:	f1c4 0401 	rsbne	r4, r4, #1
 800493c:	6034      	strne	r4, [r6, #0]
 800493e:	6833      	ldr	r3, [r6, #0]
 8004940:	441a      	add	r2, r3
 8004942:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800494a:	bf08      	it	eq
 800494c:	9203      	streq	r2, [sp, #12]
 800494e:	2130      	movs	r1, #48	; 0x30
 8004950:	9b03      	ldr	r3, [sp, #12]
 8004952:	4293      	cmp	r3, r2
 8004954:	d307      	bcc.n	8004966 <__cvt+0x9c>
 8004956:	9b03      	ldr	r3, [sp, #12]
 8004958:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800495a:	1a1b      	subs	r3, r3, r0
 800495c:	6013      	str	r3, [r2, #0]
 800495e:	b005      	add	sp, #20
 8004960:	ecbd 8b02 	vpop	{d8}
 8004964:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004966:	1c5c      	adds	r4, r3, #1
 8004968:	9403      	str	r4, [sp, #12]
 800496a:	7019      	strb	r1, [r3, #0]
 800496c:	e7f0      	b.n	8004950 <__cvt+0x86>

0800496e <__exponent>:
 800496e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004970:	4603      	mov	r3, r0
 8004972:	2900      	cmp	r1, #0
 8004974:	bfb8      	it	lt
 8004976:	4249      	neglt	r1, r1
 8004978:	f803 2b02 	strb.w	r2, [r3], #2
 800497c:	bfb4      	ite	lt
 800497e:	222d      	movlt	r2, #45	; 0x2d
 8004980:	222b      	movge	r2, #43	; 0x2b
 8004982:	2909      	cmp	r1, #9
 8004984:	7042      	strb	r2, [r0, #1]
 8004986:	dd2a      	ble.n	80049de <__exponent+0x70>
 8004988:	f10d 0207 	add.w	r2, sp, #7
 800498c:	4617      	mov	r7, r2
 800498e:	260a      	movs	r6, #10
 8004990:	4694      	mov	ip, r2
 8004992:	fb91 f5f6 	sdiv	r5, r1, r6
 8004996:	fb06 1415 	mls	r4, r6, r5, r1
 800499a:	3430      	adds	r4, #48	; 0x30
 800499c:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80049a0:	460c      	mov	r4, r1
 80049a2:	2c63      	cmp	r4, #99	; 0x63
 80049a4:	f102 32ff 	add.w	r2, r2, #4294967295
 80049a8:	4629      	mov	r1, r5
 80049aa:	dcf1      	bgt.n	8004990 <__exponent+0x22>
 80049ac:	3130      	adds	r1, #48	; 0x30
 80049ae:	f1ac 0402 	sub.w	r4, ip, #2
 80049b2:	f802 1c01 	strb.w	r1, [r2, #-1]
 80049b6:	1c41      	adds	r1, r0, #1
 80049b8:	4622      	mov	r2, r4
 80049ba:	42ba      	cmp	r2, r7
 80049bc:	d30a      	bcc.n	80049d4 <__exponent+0x66>
 80049be:	f10d 0209 	add.w	r2, sp, #9
 80049c2:	eba2 020c 	sub.w	r2, r2, ip
 80049c6:	42bc      	cmp	r4, r7
 80049c8:	bf88      	it	hi
 80049ca:	2200      	movhi	r2, #0
 80049cc:	4413      	add	r3, r2
 80049ce:	1a18      	subs	r0, r3, r0
 80049d0:	b003      	add	sp, #12
 80049d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049d4:	f812 5b01 	ldrb.w	r5, [r2], #1
 80049d8:	f801 5f01 	strb.w	r5, [r1, #1]!
 80049dc:	e7ed      	b.n	80049ba <__exponent+0x4c>
 80049de:	2330      	movs	r3, #48	; 0x30
 80049e0:	3130      	adds	r1, #48	; 0x30
 80049e2:	7083      	strb	r3, [r0, #2]
 80049e4:	70c1      	strb	r1, [r0, #3]
 80049e6:	1d03      	adds	r3, r0, #4
 80049e8:	e7f1      	b.n	80049ce <__exponent+0x60>
 80049ea:	0000      	movs	r0, r0
 80049ec:	0000      	movs	r0, r0
	...

080049f0 <_printf_float>:
 80049f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049f4:	b08b      	sub	sp, #44	; 0x2c
 80049f6:	460c      	mov	r4, r1
 80049f8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80049fc:	4616      	mov	r6, r2
 80049fe:	461f      	mov	r7, r3
 8004a00:	4605      	mov	r5, r0
 8004a02:	f000 febf 	bl	8005784 <_localeconv_r>
 8004a06:	f8d0 b000 	ldr.w	fp, [r0]
 8004a0a:	4658      	mov	r0, fp
 8004a0c:	f7fb fc68 	bl	80002e0 <strlen>
 8004a10:	2300      	movs	r3, #0
 8004a12:	9308      	str	r3, [sp, #32]
 8004a14:	f8d8 3000 	ldr.w	r3, [r8]
 8004a18:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004a1c:	6822      	ldr	r2, [r4, #0]
 8004a1e:	3307      	adds	r3, #7
 8004a20:	f023 0307 	bic.w	r3, r3, #7
 8004a24:	f103 0108 	add.w	r1, r3, #8
 8004a28:	f8c8 1000 	str.w	r1, [r8]
 8004a2c:	ed93 0b00 	vldr	d0, [r3]
 8004a30:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8004c90 <_printf_float+0x2a0>
 8004a34:	eeb0 7bc0 	vabs.f64	d7, d0
 8004a38:	eeb4 7b46 	vcmp.f64	d7, d6
 8004a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a40:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 8004a44:	4682      	mov	sl, r0
 8004a46:	dd24      	ble.n	8004a92 <_printf_float+0xa2>
 8004a48:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a50:	d502      	bpl.n	8004a58 <_printf_float+0x68>
 8004a52:	232d      	movs	r3, #45	; 0x2d
 8004a54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a58:	498f      	ldr	r1, [pc, #572]	; (8004c98 <_printf_float+0x2a8>)
 8004a5a:	4b90      	ldr	r3, [pc, #576]	; (8004c9c <_printf_float+0x2ac>)
 8004a5c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004a60:	bf94      	ite	ls
 8004a62:	4688      	movls	r8, r1
 8004a64:	4698      	movhi	r8, r3
 8004a66:	2303      	movs	r3, #3
 8004a68:	6123      	str	r3, [r4, #16]
 8004a6a:	f022 0204 	bic.w	r2, r2, #4
 8004a6e:	2300      	movs	r3, #0
 8004a70:	6022      	str	r2, [r4, #0]
 8004a72:	9304      	str	r3, [sp, #16]
 8004a74:	9700      	str	r7, [sp, #0]
 8004a76:	4633      	mov	r3, r6
 8004a78:	aa09      	add	r2, sp, #36	; 0x24
 8004a7a:	4621      	mov	r1, r4
 8004a7c:	4628      	mov	r0, r5
 8004a7e:	f000 f9d1 	bl	8004e24 <_printf_common>
 8004a82:	3001      	adds	r0, #1
 8004a84:	f040 808a 	bne.w	8004b9c <_printf_float+0x1ac>
 8004a88:	f04f 30ff 	mov.w	r0, #4294967295
 8004a8c:	b00b      	add	sp, #44	; 0x2c
 8004a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a92:	eeb4 0b40 	vcmp.f64	d0, d0
 8004a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a9a:	d709      	bvc.n	8004ab0 <_printf_float+0xc0>
 8004a9c:	ee10 3a90 	vmov	r3, s1
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	bfbc      	itt	lt
 8004aa4:	232d      	movlt	r3, #45	; 0x2d
 8004aa6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004aaa:	497d      	ldr	r1, [pc, #500]	; (8004ca0 <_printf_float+0x2b0>)
 8004aac:	4b7d      	ldr	r3, [pc, #500]	; (8004ca4 <_printf_float+0x2b4>)
 8004aae:	e7d5      	b.n	8004a5c <_printf_float+0x6c>
 8004ab0:	6863      	ldr	r3, [r4, #4]
 8004ab2:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004ab6:	9104      	str	r1, [sp, #16]
 8004ab8:	1c59      	adds	r1, r3, #1
 8004aba:	d13c      	bne.n	8004b36 <_printf_float+0x146>
 8004abc:	2306      	movs	r3, #6
 8004abe:	6063      	str	r3, [r4, #4]
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	9303      	str	r3, [sp, #12]
 8004ac4:	ab08      	add	r3, sp, #32
 8004ac6:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004aca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004ace:	ab07      	add	r3, sp, #28
 8004ad0:	6861      	ldr	r1, [r4, #4]
 8004ad2:	9300      	str	r3, [sp, #0]
 8004ad4:	6022      	str	r2, [r4, #0]
 8004ad6:	f10d 031b 	add.w	r3, sp, #27
 8004ada:	4628      	mov	r0, r5
 8004adc:	f7ff fef5 	bl	80048ca <__cvt>
 8004ae0:	9b04      	ldr	r3, [sp, #16]
 8004ae2:	9907      	ldr	r1, [sp, #28]
 8004ae4:	2b47      	cmp	r3, #71	; 0x47
 8004ae6:	4680      	mov	r8, r0
 8004ae8:	d108      	bne.n	8004afc <_printf_float+0x10c>
 8004aea:	1cc8      	adds	r0, r1, #3
 8004aec:	db02      	blt.n	8004af4 <_printf_float+0x104>
 8004aee:	6863      	ldr	r3, [r4, #4]
 8004af0:	4299      	cmp	r1, r3
 8004af2:	dd41      	ble.n	8004b78 <_printf_float+0x188>
 8004af4:	f1a9 0902 	sub.w	r9, r9, #2
 8004af8:	fa5f f989 	uxtb.w	r9, r9
 8004afc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004b00:	d820      	bhi.n	8004b44 <_printf_float+0x154>
 8004b02:	3901      	subs	r1, #1
 8004b04:	464a      	mov	r2, r9
 8004b06:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004b0a:	9107      	str	r1, [sp, #28]
 8004b0c:	f7ff ff2f 	bl	800496e <__exponent>
 8004b10:	9a08      	ldr	r2, [sp, #32]
 8004b12:	9004      	str	r0, [sp, #16]
 8004b14:	1813      	adds	r3, r2, r0
 8004b16:	2a01      	cmp	r2, #1
 8004b18:	6123      	str	r3, [r4, #16]
 8004b1a:	dc02      	bgt.n	8004b22 <_printf_float+0x132>
 8004b1c:	6822      	ldr	r2, [r4, #0]
 8004b1e:	07d2      	lsls	r2, r2, #31
 8004b20:	d501      	bpl.n	8004b26 <_printf_float+0x136>
 8004b22:	3301      	adds	r3, #1
 8004b24:	6123      	str	r3, [r4, #16]
 8004b26:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d0a2      	beq.n	8004a74 <_printf_float+0x84>
 8004b2e:	232d      	movs	r3, #45	; 0x2d
 8004b30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b34:	e79e      	b.n	8004a74 <_printf_float+0x84>
 8004b36:	9904      	ldr	r1, [sp, #16]
 8004b38:	2947      	cmp	r1, #71	; 0x47
 8004b3a:	d1c1      	bne.n	8004ac0 <_printf_float+0xd0>
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d1bf      	bne.n	8004ac0 <_printf_float+0xd0>
 8004b40:	2301      	movs	r3, #1
 8004b42:	e7bc      	b.n	8004abe <_printf_float+0xce>
 8004b44:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004b48:	d118      	bne.n	8004b7c <_printf_float+0x18c>
 8004b4a:	2900      	cmp	r1, #0
 8004b4c:	6863      	ldr	r3, [r4, #4]
 8004b4e:	dd0b      	ble.n	8004b68 <_printf_float+0x178>
 8004b50:	6121      	str	r1, [r4, #16]
 8004b52:	b913      	cbnz	r3, 8004b5a <_printf_float+0x16a>
 8004b54:	6822      	ldr	r2, [r4, #0]
 8004b56:	07d0      	lsls	r0, r2, #31
 8004b58:	d502      	bpl.n	8004b60 <_printf_float+0x170>
 8004b5a:	3301      	adds	r3, #1
 8004b5c:	440b      	add	r3, r1
 8004b5e:	6123      	str	r3, [r4, #16]
 8004b60:	2300      	movs	r3, #0
 8004b62:	65a1      	str	r1, [r4, #88]	; 0x58
 8004b64:	9304      	str	r3, [sp, #16]
 8004b66:	e7de      	b.n	8004b26 <_printf_float+0x136>
 8004b68:	b913      	cbnz	r3, 8004b70 <_printf_float+0x180>
 8004b6a:	6822      	ldr	r2, [r4, #0]
 8004b6c:	07d2      	lsls	r2, r2, #31
 8004b6e:	d501      	bpl.n	8004b74 <_printf_float+0x184>
 8004b70:	3302      	adds	r3, #2
 8004b72:	e7f4      	b.n	8004b5e <_printf_float+0x16e>
 8004b74:	2301      	movs	r3, #1
 8004b76:	e7f2      	b.n	8004b5e <_printf_float+0x16e>
 8004b78:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004b7c:	9b08      	ldr	r3, [sp, #32]
 8004b7e:	4299      	cmp	r1, r3
 8004b80:	db05      	blt.n	8004b8e <_printf_float+0x19e>
 8004b82:	6823      	ldr	r3, [r4, #0]
 8004b84:	6121      	str	r1, [r4, #16]
 8004b86:	07d8      	lsls	r0, r3, #31
 8004b88:	d5ea      	bpl.n	8004b60 <_printf_float+0x170>
 8004b8a:	1c4b      	adds	r3, r1, #1
 8004b8c:	e7e7      	b.n	8004b5e <_printf_float+0x16e>
 8004b8e:	2900      	cmp	r1, #0
 8004b90:	bfd4      	ite	le
 8004b92:	f1c1 0202 	rsble	r2, r1, #2
 8004b96:	2201      	movgt	r2, #1
 8004b98:	4413      	add	r3, r2
 8004b9a:	e7e0      	b.n	8004b5e <_printf_float+0x16e>
 8004b9c:	6823      	ldr	r3, [r4, #0]
 8004b9e:	055a      	lsls	r2, r3, #21
 8004ba0:	d407      	bmi.n	8004bb2 <_printf_float+0x1c2>
 8004ba2:	6923      	ldr	r3, [r4, #16]
 8004ba4:	4642      	mov	r2, r8
 8004ba6:	4631      	mov	r1, r6
 8004ba8:	4628      	mov	r0, r5
 8004baa:	47b8      	blx	r7
 8004bac:	3001      	adds	r0, #1
 8004bae:	d12a      	bne.n	8004c06 <_printf_float+0x216>
 8004bb0:	e76a      	b.n	8004a88 <_printf_float+0x98>
 8004bb2:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004bb6:	f240 80e0 	bls.w	8004d7a <_printf_float+0x38a>
 8004bba:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004bbe:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bc6:	d133      	bne.n	8004c30 <_printf_float+0x240>
 8004bc8:	4a37      	ldr	r2, [pc, #220]	; (8004ca8 <_printf_float+0x2b8>)
 8004bca:	2301      	movs	r3, #1
 8004bcc:	4631      	mov	r1, r6
 8004bce:	4628      	mov	r0, r5
 8004bd0:	47b8      	blx	r7
 8004bd2:	3001      	adds	r0, #1
 8004bd4:	f43f af58 	beq.w	8004a88 <_printf_float+0x98>
 8004bd8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	db02      	blt.n	8004be6 <_printf_float+0x1f6>
 8004be0:	6823      	ldr	r3, [r4, #0]
 8004be2:	07d8      	lsls	r0, r3, #31
 8004be4:	d50f      	bpl.n	8004c06 <_printf_float+0x216>
 8004be6:	4653      	mov	r3, sl
 8004be8:	465a      	mov	r2, fp
 8004bea:	4631      	mov	r1, r6
 8004bec:	4628      	mov	r0, r5
 8004bee:	47b8      	blx	r7
 8004bf0:	3001      	adds	r0, #1
 8004bf2:	f43f af49 	beq.w	8004a88 <_printf_float+0x98>
 8004bf6:	f04f 0800 	mov.w	r8, #0
 8004bfa:	f104 091a 	add.w	r9, r4, #26
 8004bfe:	9b08      	ldr	r3, [sp, #32]
 8004c00:	3b01      	subs	r3, #1
 8004c02:	4543      	cmp	r3, r8
 8004c04:	dc09      	bgt.n	8004c1a <_printf_float+0x22a>
 8004c06:	6823      	ldr	r3, [r4, #0]
 8004c08:	079b      	lsls	r3, r3, #30
 8004c0a:	f100 8106 	bmi.w	8004e1a <_printf_float+0x42a>
 8004c0e:	68e0      	ldr	r0, [r4, #12]
 8004c10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c12:	4298      	cmp	r0, r3
 8004c14:	bfb8      	it	lt
 8004c16:	4618      	movlt	r0, r3
 8004c18:	e738      	b.n	8004a8c <_printf_float+0x9c>
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	464a      	mov	r2, r9
 8004c1e:	4631      	mov	r1, r6
 8004c20:	4628      	mov	r0, r5
 8004c22:	47b8      	blx	r7
 8004c24:	3001      	adds	r0, #1
 8004c26:	f43f af2f 	beq.w	8004a88 <_printf_float+0x98>
 8004c2a:	f108 0801 	add.w	r8, r8, #1
 8004c2e:	e7e6      	b.n	8004bfe <_printf_float+0x20e>
 8004c30:	9b07      	ldr	r3, [sp, #28]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	dc3a      	bgt.n	8004cac <_printf_float+0x2bc>
 8004c36:	4a1c      	ldr	r2, [pc, #112]	; (8004ca8 <_printf_float+0x2b8>)
 8004c38:	2301      	movs	r3, #1
 8004c3a:	4631      	mov	r1, r6
 8004c3c:	4628      	mov	r0, r5
 8004c3e:	47b8      	blx	r7
 8004c40:	3001      	adds	r0, #1
 8004c42:	f43f af21 	beq.w	8004a88 <_printf_float+0x98>
 8004c46:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	d102      	bne.n	8004c54 <_printf_float+0x264>
 8004c4e:	6823      	ldr	r3, [r4, #0]
 8004c50:	07d9      	lsls	r1, r3, #31
 8004c52:	d5d8      	bpl.n	8004c06 <_printf_float+0x216>
 8004c54:	4653      	mov	r3, sl
 8004c56:	465a      	mov	r2, fp
 8004c58:	4631      	mov	r1, r6
 8004c5a:	4628      	mov	r0, r5
 8004c5c:	47b8      	blx	r7
 8004c5e:	3001      	adds	r0, #1
 8004c60:	f43f af12 	beq.w	8004a88 <_printf_float+0x98>
 8004c64:	f04f 0900 	mov.w	r9, #0
 8004c68:	f104 0a1a 	add.w	sl, r4, #26
 8004c6c:	9b07      	ldr	r3, [sp, #28]
 8004c6e:	425b      	negs	r3, r3
 8004c70:	454b      	cmp	r3, r9
 8004c72:	dc01      	bgt.n	8004c78 <_printf_float+0x288>
 8004c74:	9b08      	ldr	r3, [sp, #32]
 8004c76:	e795      	b.n	8004ba4 <_printf_float+0x1b4>
 8004c78:	2301      	movs	r3, #1
 8004c7a:	4652      	mov	r2, sl
 8004c7c:	4631      	mov	r1, r6
 8004c7e:	4628      	mov	r0, r5
 8004c80:	47b8      	blx	r7
 8004c82:	3001      	adds	r0, #1
 8004c84:	f43f af00 	beq.w	8004a88 <_printf_float+0x98>
 8004c88:	f109 0901 	add.w	r9, r9, #1
 8004c8c:	e7ee      	b.n	8004c6c <_printf_float+0x27c>
 8004c8e:	bf00      	nop
 8004c90:	ffffffff 	.word	0xffffffff
 8004c94:	7fefffff 	.word	0x7fefffff
 8004c98:	08008e8c 	.word	0x08008e8c
 8004c9c:	08008e90 	.word	0x08008e90
 8004ca0:	08008e94 	.word	0x08008e94
 8004ca4:	08008e98 	.word	0x08008e98
 8004ca8:	08008e9c 	.word	0x08008e9c
 8004cac:	9a08      	ldr	r2, [sp, #32]
 8004cae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	bfa8      	it	ge
 8004cb4:	461a      	movge	r2, r3
 8004cb6:	2a00      	cmp	r2, #0
 8004cb8:	4691      	mov	r9, r2
 8004cba:	dc38      	bgt.n	8004d2e <_printf_float+0x33e>
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	9305      	str	r3, [sp, #20]
 8004cc0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004cc4:	f104 021a 	add.w	r2, r4, #26
 8004cc8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004cca:	9905      	ldr	r1, [sp, #20]
 8004ccc:	9304      	str	r3, [sp, #16]
 8004cce:	eba3 0309 	sub.w	r3, r3, r9
 8004cd2:	428b      	cmp	r3, r1
 8004cd4:	dc33      	bgt.n	8004d3e <_printf_float+0x34e>
 8004cd6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004cda:	429a      	cmp	r2, r3
 8004cdc:	db3c      	blt.n	8004d58 <_printf_float+0x368>
 8004cde:	6823      	ldr	r3, [r4, #0]
 8004ce0:	07da      	lsls	r2, r3, #31
 8004ce2:	d439      	bmi.n	8004d58 <_printf_float+0x368>
 8004ce4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8004ce8:	eba2 0903 	sub.w	r9, r2, r3
 8004cec:	9b04      	ldr	r3, [sp, #16]
 8004cee:	1ad2      	subs	r2, r2, r3
 8004cf0:	4591      	cmp	r9, r2
 8004cf2:	bfa8      	it	ge
 8004cf4:	4691      	movge	r9, r2
 8004cf6:	f1b9 0f00 	cmp.w	r9, #0
 8004cfa:	dc35      	bgt.n	8004d68 <_printf_float+0x378>
 8004cfc:	f04f 0800 	mov.w	r8, #0
 8004d00:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d04:	f104 0a1a 	add.w	sl, r4, #26
 8004d08:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004d0c:	1a9b      	subs	r3, r3, r2
 8004d0e:	eba3 0309 	sub.w	r3, r3, r9
 8004d12:	4543      	cmp	r3, r8
 8004d14:	f77f af77 	ble.w	8004c06 <_printf_float+0x216>
 8004d18:	2301      	movs	r3, #1
 8004d1a:	4652      	mov	r2, sl
 8004d1c:	4631      	mov	r1, r6
 8004d1e:	4628      	mov	r0, r5
 8004d20:	47b8      	blx	r7
 8004d22:	3001      	adds	r0, #1
 8004d24:	f43f aeb0 	beq.w	8004a88 <_printf_float+0x98>
 8004d28:	f108 0801 	add.w	r8, r8, #1
 8004d2c:	e7ec      	b.n	8004d08 <_printf_float+0x318>
 8004d2e:	4613      	mov	r3, r2
 8004d30:	4631      	mov	r1, r6
 8004d32:	4642      	mov	r2, r8
 8004d34:	4628      	mov	r0, r5
 8004d36:	47b8      	blx	r7
 8004d38:	3001      	adds	r0, #1
 8004d3a:	d1bf      	bne.n	8004cbc <_printf_float+0x2cc>
 8004d3c:	e6a4      	b.n	8004a88 <_printf_float+0x98>
 8004d3e:	2301      	movs	r3, #1
 8004d40:	4631      	mov	r1, r6
 8004d42:	4628      	mov	r0, r5
 8004d44:	9204      	str	r2, [sp, #16]
 8004d46:	47b8      	blx	r7
 8004d48:	3001      	adds	r0, #1
 8004d4a:	f43f ae9d 	beq.w	8004a88 <_printf_float+0x98>
 8004d4e:	9b05      	ldr	r3, [sp, #20]
 8004d50:	9a04      	ldr	r2, [sp, #16]
 8004d52:	3301      	adds	r3, #1
 8004d54:	9305      	str	r3, [sp, #20]
 8004d56:	e7b7      	b.n	8004cc8 <_printf_float+0x2d8>
 8004d58:	4653      	mov	r3, sl
 8004d5a:	465a      	mov	r2, fp
 8004d5c:	4631      	mov	r1, r6
 8004d5e:	4628      	mov	r0, r5
 8004d60:	47b8      	blx	r7
 8004d62:	3001      	adds	r0, #1
 8004d64:	d1be      	bne.n	8004ce4 <_printf_float+0x2f4>
 8004d66:	e68f      	b.n	8004a88 <_printf_float+0x98>
 8004d68:	9a04      	ldr	r2, [sp, #16]
 8004d6a:	464b      	mov	r3, r9
 8004d6c:	4442      	add	r2, r8
 8004d6e:	4631      	mov	r1, r6
 8004d70:	4628      	mov	r0, r5
 8004d72:	47b8      	blx	r7
 8004d74:	3001      	adds	r0, #1
 8004d76:	d1c1      	bne.n	8004cfc <_printf_float+0x30c>
 8004d78:	e686      	b.n	8004a88 <_printf_float+0x98>
 8004d7a:	9a08      	ldr	r2, [sp, #32]
 8004d7c:	2a01      	cmp	r2, #1
 8004d7e:	dc01      	bgt.n	8004d84 <_printf_float+0x394>
 8004d80:	07db      	lsls	r3, r3, #31
 8004d82:	d537      	bpl.n	8004df4 <_printf_float+0x404>
 8004d84:	2301      	movs	r3, #1
 8004d86:	4642      	mov	r2, r8
 8004d88:	4631      	mov	r1, r6
 8004d8a:	4628      	mov	r0, r5
 8004d8c:	47b8      	blx	r7
 8004d8e:	3001      	adds	r0, #1
 8004d90:	f43f ae7a 	beq.w	8004a88 <_printf_float+0x98>
 8004d94:	4653      	mov	r3, sl
 8004d96:	465a      	mov	r2, fp
 8004d98:	4631      	mov	r1, r6
 8004d9a:	4628      	mov	r0, r5
 8004d9c:	47b8      	blx	r7
 8004d9e:	3001      	adds	r0, #1
 8004da0:	f43f ae72 	beq.w	8004a88 <_printf_float+0x98>
 8004da4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004da8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004db0:	9b08      	ldr	r3, [sp, #32]
 8004db2:	d01a      	beq.n	8004dea <_printf_float+0x3fa>
 8004db4:	3b01      	subs	r3, #1
 8004db6:	f108 0201 	add.w	r2, r8, #1
 8004dba:	4631      	mov	r1, r6
 8004dbc:	4628      	mov	r0, r5
 8004dbe:	47b8      	blx	r7
 8004dc0:	3001      	adds	r0, #1
 8004dc2:	d10e      	bne.n	8004de2 <_printf_float+0x3f2>
 8004dc4:	e660      	b.n	8004a88 <_printf_float+0x98>
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	464a      	mov	r2, r9
 8004dca:	4631      	mov	r1, r6
 8004dcc:	4628      	mov	r0, r5
 8004dce:	47b8      	blx	r7
 8004dd0:	3001      	adds	r0, #1
 8004dd2:	f43f ae59 	beq.w	8004a88 <_printf_float+0x98>
 8004dd6:	f108 0801 	add.w	r8, r8, #1
 8004dda:	9b08      	ldr	r3, [sp, #32]
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	4543      	cmp	r3, r8
 8004de0:	dcf1      	bgt.n	8004dc6 <_printf_float+0x3d6>
 8004de2:	9b04      	ldr	r3, [sp, #16]
 8004de4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004de8:	e6dd      	b.n	8004ba6 <_printf_float+0x1b6>
 8004dea:	f04f 0800 	mov.w	r8, #0
 8004dee:	f104 091a 	add.w	r9, r4, #26
 8004df2:	e7f2      	b.n	8004dda <_printf_float+0x3ea>
 8004df4:	2301      	movs	r3, #1
 8004df6:	4642      	mov	r2, r8
 8004df8:	e7df      	b.n	8004dba <_printf_float+0x3ca>
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	464a      	mov	r2, r9
 8004dfe:	4631      	mov	r1, r6
 8004e00:	4628      	mov	r0, r5
 8004e02:	47b8      	blx	r7
 8004e04:	3001      	adds	r0, #1
 8004e06:	f43f ae3f 	beq.w	8004a88 <_printf_float+0x98>
 8004e0a:	f108 0801 	add.w	r8, r8, #1
 8004e0e:	68e3      	ldr	r3, [r4, #12]
 8004e10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004e12:	1a5b      	subs	r3, r3, r1
 8004e14:	4543      	cmp	r3, r8
 8004e16:	dcf0      	bgt.n	8004dfa <_printf_float+0x40a>
 8004e18:	e6f9      	b.n	8004c0e <_printf_float+0x21e>
 8004e1a:	f04f 0800 	mov.w	r8, #0
 8004e1e:	f104 0919 	add.w	r9, r4, #25
 8004e22:	e7f4      	b.n	8004e0e <_printf_float+0x41e>

08004e24 <_printf_common>:
 8004e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e28:	4616      	mov	r6, r2
 8004e2a:	4699      	mov	r9, r3
 8004e2c:	688a      	ldr	r2, [r1, #8]
 8004e2e:	690b      	ldr	r3, [r1, #16]
 8004e30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004e34:	4293      	cmp	r3, r2
 8004e36:	bfb8      	it	lt
 8004e38:	4613      	movlt	r3, r2
 8004e3a:	6033      	str	r3, [r6, #0]
 8004e3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004e40:	4607      	mov	r7, r0
 8004e42:	460c      	mov	r4, r1
 8004e44:	b10a      	cbz	r2, 8004e4a <_printf_common+0x26>
 8004e46:	3301      	adds	r3, #1
 8004e48:	6033      	str	r3, [r6, #0]
 8004e4a:	6823      	ldr	r3, [r4, #0]
 8004e4c:	0699      	lsls	r1, r3, #26
 8004e4e:	bf42      	ittt	mi
 8004e50:	6833      	ldrmi	r3, [r6, #0]
 8004e52:	3302      	addmi	r3, #2
 8004e54:	6033      	strmi	r3, [r6, #0]
 8004e56:	6825      	ldr	r5, [r4, #0]
 8004e58:	f015 0506 	ands.w	r5, r5, #6
 8004e5c:	d106      	bne.n	8004e6c <_printf_common+0x48>
 8004e5e:	f104 0a19 	add.w	sl, r4, #25
 8004e62:	68e3      	ldr	r3, [r4, #12]
 8004e64:	6832      	ldr	r2, [r6, #0]
 8004e66:	1a9b      	subs	r3, r3, r2
 8004e68:	42ab      	cmp	r3, r5
 8004e6a:	dc26      	bgt.n	8004eba <_printf_common+0x96>
 8004e6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004e70:	1e13      	subs	r3, r2, #0
 8004e72:	6822      	ldr	r2, [r4, #0]
 8004e74:	bf18      	it	ne
 8004e76:	2301      	movne	r3, #1
 8004e78:	0692      	lsls	r2, r2, #26
 8004e7a:	d42b      	bmi.n	8004ed4 <_printf_common+0xb0>
 8004e7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e80:	4649      	mov	r1, r9
 8004e82:	4638      	mov	r0, r7
 8004e84:	47c0      	blx	r8
 8004e86:	3001      	adds	r0, #1
 8004e88:	d01e      	beq.n	8004ec8 <_printf_common+0xa4>
 8004e8a:	6823      	ldr	r3, [r4, #0]
 8004e8c:	6922      	ldr	r2, [r4, #16]
 8004e8e:	f003 0306 	and.w	r3, r3, #6
 8004e92:	2b04      	cmp	r3, #4
 8004e94:	bf02      	ittt	eq
 8004e96:	68e5      	ldreq	r5, [r4, #12]
 8004e98:	6833      	ldreq	r3, [r6, #0]
 8004e9a:	1aed      	subeq	r5, r5, r3
 8004e9c:	68a3      	ldr	r3, [r4, #8]
 8004e9e:	bf0c      	ite	eq
 8004ea0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ea4:	2500      	movne	r5, #0
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	bfc4      	itt	gt
 8004eaa:	1a9b      	subgt	r3, r3, r2
 8004eac:	18ed      	addgt	r5, r5, r3
 8004eae:	2600      	movs	r6, #0
 8004eb0:	341a      	adds	r4, #26
 8004eb2:	42b5      	cmp	r5, r6
 8004eb4:	d11a      	bne.n	8004eec <_printf_common+0xc8>
 8004eb6:	2000      	movs	r0, #0
 8004eb8:	e008      	b.n	8004ecc <_printf_common+0xa8>
 8004eba:	2301      	movs	r3, #1
 8004ebc:	4652      	mov	r2, sl
 8004ebe:	4649      	mov	r1, r9
 8004ec0:	4638      	mov	r0, r7
 8004ec2:	47c0      	blx	r8
 8004ec4:	3001      	adds	r0, #1
 8004ec6:	d103      	bne.n	8004ed0 <_printf_common+0xac>
 8004ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8004ecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ed0:	3501      	adds	r5, #1
 8004ed2:	e7c6      	b.n	8004e62 <_printf_common+0x3e>
 8004ed4:	18e1      	adds	r1, r4, r3
 8004ed6:	1c5a      	adds	r2, r3, #1
 8004ed8:	2030      	movs	r0, #48	; 0x30
 8004eda:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004ede:	4422      	add	r2, r4
 8004ee0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004ee4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004ee8:	3302      	adds	r3, #2
 8004eea:	e7c7      	b.n	8004e7c <_printf_common+0x58>
 8004eec:	2301      	movs	r3, #1
 8004eee:	4622      	mov	r2, r4
 8004ef0:	4649      	mov	r1, r9
 8004ef2:	4638      	mov	r0, r7
 8004ef4:	47c0      	blx	r8
 8004ef6:	3001      	adds	r0, #1
 8004ef8:	d0e6      	beq.n	8004ec8 <_printf_common+0xa4>
 8004efa:	3601      	adds	r6, #1
 8004efc:	e7d9      	b.n	8004eb2 <_printf_common+0x8e>
	...

08004f00 <_printf_i>:
 8004f00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f04:	7e0f      	ldrb	r7, [r1, #24]
 8004f06:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004f08:	2f78      	cmp	r7, #120	; 0x78
 8004f0a:	4691      	mov	r9, r2
 8004f0c:	4680      	mov	r8, r0
 8004f0e:	460c      	mov	r4, r1
 8004f10:	469a      	mov	sl, r3
 8004f12:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004f16:	d807      	bhi.n	8004f28 <_printf_i+0x28>
 8004f18:	2f62      	cmp	r7, #98	; 0x62
 8004f1a:	d80a      	bhi.n	8004f32 <_printf_i+0x32>
 8004f1c:	2f00      	cmp	r7, #0
 8004f1e:	f000 80d4 	beq.w	80050ca <_printf_i+0x1ca>
 8004f22:	2f58      	cmp	r7, #88	; 0x58
 8004f24:	f000 80c0 	beq.w	80050a8 <_printf_i+0x1a8>
 8004f28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004f30:	e03a      	b.n	8004fa8 <_printf_i+0xa8>
 8004f32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004f36:	2b15      	cmp	r3, #21
 8004f38:	d8f6      	bhi.n	8004f28 <_printf_i+0x28>
 8004f3a:	a101      	add	r1, pc, #4	; (adr r1, 8004f40 <_printf_i+0x40>)
 8004f3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f40:	08004f99 	.word	0x08004f99
 8004f44:	08004fad 	.word	0x08004fad
 8004f48:	08004f29 	.word	0x08004f29
 8004f4c:	08004f29 	.word	0x08004f29
 8004f50:	08004f29 	.word	0x08004f29
 8004f54:	08004f29 	.word	0x08004f29
 8004f58:	08004fad 	.word	0x08004fad
 8004f5c:	08004f29 	.word	0x08004f29
 8004f60:	08004f29 	.word	0x08004f29
 8004f64:	08004f29 	.word	0x08004f29
 8004f68:	08004f29 	.word	0x08004f29
 8004f6c:	080050b1 	.word	0x080050b1
 8004f70:	08004fd9 	.word	0x08004fd9
 8004f74:	0800506b 	.word	0x0800506b
 8004f78:	08004f29 	.word	0x08004f29
 8004f7c:	08004f29 	.word	0x08004f29
 8004f80:	080050d3 	.word	0x080050d3
 8004f84:	08004f29 	.word	0x08004f29
 8004f88:	08004fd9 	.word	0x08004fd9
 8004f8c:	08004f29 	.word	0x08004f29
 8004f90:	08004f29 	.word	0x08004f29
 8004f94:	08005073 	.word	0x08005073
 8004f98:	682b      	ldr	r3, [r5, #0]
 8004f9a:	1d1a      	adds	r2, r3, #4
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	602a      	str	r2, [r5, #0]
 8004fa0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004fa4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004fa8:	2301      	movs	r3, #1
 8004faa:	e09f      	b.n	80050ec <_printf_i+0x1ec>
 8004fac:	6820      	ldr	r0, [r4, #0]
 8004fae:	682b      	ldr	r3, [r5, #0]
 8004fb0:	0607      	lsls	r7, r0, #24
 8004fb2:	f103 0104 	add.w	r1, r3, #4
 8004fb6:	6029      	str	r1, [r5, #0]
 8004fb8:	d501      	bpl.n	8004fbe <_printf_i+0xbe>
 8004fba:	681e      	ldr	r6, [r3, #0]
 8004fbc:	e003      	b.n	8004fc6 <_printf_i+0xc6>
 8004fbe:	0646      	lsls	r6, r0, #25
 8004fc0:	d5fb      	bpl.n	8004fba <_printf_i+0xba>
 8004fc2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004fc6:	2e00      	cmp	r6, #0
 8004fc8:	da03      	bge.n	8004fd2 <_printf_i+0xd2>
 8004fca:	232d      	movs	r3, #45	; 0x2d
 8004fcc:	4276      	negs	r6, r6
 8004fce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fd2:	485a      	ldr	r0, [pc, #360]	; (800513c <_printf_i+0x23c>)
 8004fd4:	230a      	movs	r3, #10
 8004fd6:	e012      	b.n	8004ffe <_printf_i+0xfe>
 8004fd8:	682b      	ldr	r3, [r5, #0]
 8004fda:	6820      	ldr	r0, [r4, #0]
 8004fdc:	1d19      	adds	r1, r3, #4
 8004fde:	6029      	str	r1, [r5, #0]
 8004fe0:	0605      	lsls	r5, r0, #24
 8004fe2:	d501      	bpl.n	8004fe8 <_printf_i+0xe8>
 8004fe4:	681e      	ldr	r6, [r3, #0]
 8004fe6:	e002      	b.n	8004fee <_printf_i+0xee>
 8004fe8:	0641      	lsls	r1, r0, #25
 8004fea:	d5fb      	bpl.n	8004fe4 <_printf_i+0xe4>
 8004fec:	881e      	ldrh	r6, [r3, #0]
 8004fee:	4853      	ldr	r0, [pc, #332]	; (800513c <_printf_i+0x23c>)
 8004ff0:	2f6f      	cmp	r7, #111	; 0x6f
 8004ff2:	bf0c      	ite	eq
 8004ff4:	2308      	moveq	r3, #8
 8004ff6:	230a      	movne	r3, #10
 8004ff8:	2100      	movs	r1, #0
 8004ffa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ffe:	6865      	ldr	r5, [r4, #4]
 8005000:	60a5      	str	r5, [r4, #8]
 8005002:	2d00      	cmp	r5, #0
 8005004:	bfa2      	ittt	ge
 8005006:	6821      	ldrge	r1, [r4, #0]
 8005008:	f021 0104 	bicge.w	r1, r1, #4
 800500c:	6021      	strge	r1, [r4, #0]
 800500e:	b90e      	cbnz	r6, 8005014 <_printf_i+0x114>
 8005010:	2d00      	cmp	r5, #0
 8005012:	d04b      	beq.n	80050ac <_printf_i+0x1ac>
 8005014:	4615      	mov	r5, r2
 8005016:	fbb6 f1f3 	udiv	r1, r6, r3
 800501a:	fb03 6711 	mls	r7, r3, r1, r6
 800501e:	5dc7      	ldrb	r7, [r0, r7]
 8005020:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005024:	4637      	mov	r7, r6
 8005026:	42bb      	cmp	r3, r7
 8005028:	460e      	mov	r6, r1
 800502a:	d9f4      	bls.n	8005016 <_printf_i+0x116>
 800502c:	2b08      	cmp	r3, #8
 800502e:	d10b      	bne.n	8005048 <_printf_i+0x148>
 8005030:	6823      	ldr	r3, [r4, #0]
 8005032:	07de      	lsls	r6, r3, #31
 8005034:	d508      	bpl.n	8005048 <_printf_i+0x148>
 8005036:	6923      	ldr	r3, [r4, #16]
 8005038:	6861      	ldr	r1, [r4, #4]
 800503a:	4299      	cmp	r1, r3
 800503c:	bfde      	ittt	le
 800503e:	2330      	movle	r3, #48	; 0x30
 8005040:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005044:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005048:	1b52      	subs	r2, r2, r5
 800504a:	6122      	str	r2, [r4, #16]
 800504c:	f8cd a000 	str.w	sl, [sp]
 8005050:	464b      	mov	r3, r9
 8005052:	aa03      	add	r2, sp, #12
 8005054:	4621      	mov	r1, r4
 8005056:	4640      	mov	r0, r8
 8005058:	f7ff fee4 	bl	8004e24 <_printf_common>
 800505c:	3001      	adds	r0, #1
 800505e:	d14a      	bne.n	80050f6 <_printf_i+0x1f6>
 8005060:	f04f 30ff 	mov.w	r0, #4294967295
 8005064:	b004      	add	sp, #16
 8005066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800506a:	6823      	ldr	r3, [r4, #0]
 800506c:	f043 0320 	orr.w	r3, r3, #32
 8005070:	6023      	str	r3, [r4, #0]
 8005072:	4833      	ldr	r0, [pc, #204]	; (8005140 <_printf_i+0x240>)
 8005074:	2778      	movs	r7, #120	; 0x78
 8005076:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800507a:	6823      	ldr	r3, [r4, #0]
 800507c:	6829      	ldr	r1, [r5, #0]
 800507e:	061f      	lsls	r7, r3, #24
 8005080:	f851 6b04 	ldr.w	r6, [r1], #4
 8005084:	d402      	bmi.n	800508c <_printf_i+0x18c>
 8005086:	065f      	lsls	r7, r3, #25
 8005088:	bf48      	it	mi
 800508a:	b2b6      	uxthmi	r6, r6
 800508c:	07df      	lsls	r7, r3, #31
 800508e:	bf48      	it	mi
 8005090:	f043 0320 	orrmi.w	r3, r3, #32
 8005094:	6029      	str	r1, [r5, #0]
 8005096:	bf48      	it	mi
 8005098:	6023      	strmi	r3, [r4, #0]
 800509a:	b91e      	cbnz	r6, 80050a4 <_printf_i+0x1a4>
 800509c:	6823      	ldr	r3, [r4, #0]
 800509e:	f023 0320 	bic.w	r3, r3, #32
 80050a2:	6023      	str	r3, [r4, #0]
 80050a4:	2310      	movs	r3, #16
 80050a6:	e7a7      	b.n	8004ff8 <_printf_i+0xf8>
 80050a8:	4824      	ldr	r0, [pc, #144]	; (800513c <_printf_i+0x23c>)
 80050aa:	e7e4      	b.n	8005076 <_printf_i+0x176>
 80050ac:	4615      	mov	r5, r2
 80050ae:	e7bd      	b.n	800502c <_printf_i+0x12c>
 80050b0:	682b      	ldr	r3, [r5, #0]
 80050b2:	6826      	ldr	r6, [r4, #0]
 80050b4:	6961      	ldr	r1, [r4, #20]
 80050b6:	1d18      	adds	r0, r3, #4
 80050b8:	6028      	str	r0, [r5, #0]
 80050ba:	0635      	lsls	r5, r6, #24
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	d501      	bpl.n	80050c4 <_printf_i+0x1c4>
 80050c0:	6019      	str	r1, [r3, #0]
 80050c2:	e002      	b.n	80050ca <_printf_i+0x1ca>
 80050c4:	0670      	lsls	r0, r6, #25
 80050c6:	d5fb      	bpl.n	80050c0 <_printf_i+0x1c0>
 80050c8:	8019      	strh	r1, [r3, #0]
 80050ca:	2300      	movs	r3, #0
 80050cc:	6123      	str	r3, [r4, #16]
 80050ce:	4615      	mov	r5, r2
 80050d0:	e7bc      	b.n	800504c <_printf_i+0x14c>
 80050d2:	682b      	ldr	r3, [r5, #0]
 80050d4:	1d1a      	adds	r2, r3, #4
 80050d6:	602a      	str	r2, [r5, #0]
 80050d8:	681d      	ldr	r5, [r3, #0]
 80050da:	6862      	ldr	r2, [r4, #4]
 80050dc:	2100      	movs	r1, #0
 80050de:	4628      	mov	r0, r5
 80050e0:	f7fb f8ae 	bl	8000240 <memchr>
 80050e4:	b108      	cbz	r0, 80050ea <_printf_i+0x1ea>
 80050e6:	1b40      	subs	r0, r0, r5
 80050e8:	6060      	str	r0, [r4, #4]
 80050ea:	6863      	ldr	r3, [r4, #4]
 80050ec:	6123      	str	r3, [r4, #16]
 80050ee:	2300      	movs	r3, #0
 80050f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050f4:	e7aa      	b.n	800504c <_printf_i+0x14c>
 80050f6:	6923      	ldr	r3, [r4, #16]
 80050f8:	462a      	mov	r2, r5
 80050fa:	4649      	mov	r1, r9
 80050fc:	4640      	mov	r0, r8
 80050fe:	47d0      	blx	sl
 8005100:	3001      	adds	r0, #1
 8005102:	d0ad      	beq.n	8005060 <_printf_i+0x160>
 8005104:	6823      	ldr	r3, [r4, #0]
 8005106:	079b      	lsls	r3, r3, #30
 8005108:	d413      	bmi.n	8005132 <_printf_i+0x232>
 800510a:	68e0      	ldr	r0, [r4, #12]
 800510c:	9b03      	ldr	r3, [sp, #12]
 800510e:	4298      	cmp	r0, r3
 8005110:	bfb8      	it	lt
 8005112:	4618      	movlt	r0, r3
 8005114:	e7a6      	b.n	8005064 <_printf_i+0x164>
 8005116:	2301      	movs	r3, #1
 8005118:	4632      	mov	r2, r6
 800511a:	4649      	mov	r1, r9
 800511c:	4640      	mov	r0, r8
 800511e:	47d0      	blx	sl
 8005120:	3001      	adds	r0, #1
 8005122:	d09d      	beq.n	8005060 <_printf_i+0x160>
 8005124:	3501      	adds	r5, #1
 8005126:	68e3      	ldr	r3, [r4, #12]
 8005128:	9903      	ldr	r1, [sp, #12]
 800512a:	1a5b      	subs	r3, r3, r1
 800512c:	42ab      	cmp	r3, r5
 800512e:	dcf2      	bgt.n	8005116 <_printf_i+0x216>
 8005130:	e7eb      	b.n	800510a <_printf_i+0x20a>
 8005132:	2500      	movs	r5, #0
 8005134:	f104 0619 	add.w	r6, r4, #25
 8005138:	e7f5      	b.n	8005126 <_printf_i+0x226>
 800513a:	bf00      	nop
 800513c:	08008e9e 	.word	0x08008e9e
 8005140:	08008eaf 	.word	0x08008eaf

08005144 <_scanf_float>:
 8005144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005148:	b087      	sub	sp, #28
 800514a:	4617      	mov	r7, r2
 800514c:	9303      	str	r3, [sp, #12]
 800514e:	688b      	ldr	r3, [r1, #8]
 8005150:	1e5a      	subs	r2, r3, #1
 8005152:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005156:	bf83      	ittte	hi
 8005158:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800515c:	195b      	addhi	r3, r3, r5
 800515e:	9302      	strhi	r3, [sp, #8]
 8005160:	2300      	movls	r3, #0
 8005162:	bf86      	itte	hi
 8005164:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005168:	608b      	strhi	r3, [r1, #8]
 800516a:	9302      	strls	r3, [sp, #8]
 800516c:	680b      	ldr	r3, [r1, #0]
 800516e:	468b      	mov	fp, r1
 8005170:	2500      	movs	r5, #0
 8005172:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005176:	f84b 3b1c 	str.w	r3, [fp], #28
 800517a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800517e:	4680      	mov	r8, r0
 8005180:	460c      	mov	r4, r1
 8005182:	465e      	mov	r6, fp
 8005184:	46aa      	mov	sl, r5
 8005186:	46a9      	mov	r9, r5
 8005188:	9501      	str	r5, [sp, #4]
 800518a:	68a2      	ldr	r2, [r4, #8]
 800518c:	b152      	cbz	r2, 80051a4 <_scanf_float+0x60>
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	781b      	ldrb	r3, [r3, #0]
 8005192:	2b4e      	cmp	r3, #78	; 0x4e
 8005194:	d864      	bhi.n	8005260 <_scanf_float+0x11c>
 8005196:	2b40      	cmp	r3, #64	; 0x40
 8005198:	d83c      	bhi.n	8005214 <_scanf_float+0xd0>
 800519a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800519e:	b2c8      	uxtb	r0, r1
 80051a0:	280e      	cmp	r0, #14
 80051a2:	d93a      	bls.n	800521a <_scanf_float+0xd6>
 80051a4:	f1b9 0f00 	cmp.w	r9, #0
 80051a8:	d003      	beq.n	80051b2 <_scanf_float+0x6e>
 80051aa:	6823      	ldr	r3, [r4, #0]
 80051ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051b0:	6023      	str	r3, [r4, #0]
 80051b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80051b6:	f1ba 0f01 	cmp.w	sl, #1
 80051ba:	f200 8113 	bhi.w	80053e4 <_scanf_float+0x2a0>
 80051be:	455e      	cmp	r6, fp
 80051c0:	f200 8105 	bhi.w	80053ce <_scanf_float+0x28a>
 80051c4:	2501      	movs	r5, #1
 80051c6:	4628      	mov	r0, r5
 80051c8:	b007      	add	sp, #28
 80051ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051ce:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80051d2:	2a0d      	cmp	r2, #13
 80051d4:	d8e6      	bhi.n	80051a4 <_scanf_float+0x60>
 80051d6:	a101      	add	r1, pc, #4	; (adr r1, 80051dc <_scanf_float+0x98>)
 80051d8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80051dc:	0800531b 	.word	0x0800531b
 80051e0:	080051a5 	.word	0x080051a5
 80051e4:	080051a5 	.word	0x080051a5
 80051e8:	080051a5 	.word	0x080051a5
 80051ec:	0800537b 	.word	0x0800537b
 80051f0:	08005353 	.word	0x08005353
 80051f4:	080051a5 	.word	0x080051a5
 80051f8:	080051a5 	.word	0x080051a5
 80051fc:	08005329 	.word	0x08005329
 8005200:	080051a5 	.word	0x080051a5
 8005204:	080051a5 	.word	0x080051a5
 8005208:	080051a5 	.word	0x080051a5
 800520c:	080051a5 	.word	0x080051a5
 8005210:	080052e1 	.word	0x080052e1
 8005214:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005218:	e7db      	b.n	80051d2 <_scanf_float+0x8e>
 800521a:	290e      	cmp	r1, #14
 800521c:	d8c2      	bhi.n	80051a4 <_scanf_float+0x60>
 800521e:	a001      	add	r0, pc, #4	; (adr r0, 8005224 <_scanf_float+0xe0>)
 8005220:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005224:	080052d3 	.word	0x080052d3
 8005228:	080051a5 	.word	0x080051a5
 800522c:	080052d3 	.word	0x080052d3
 8005230:	08005367 	.word	0x08005367
 8005234:	080051a5 	.word	0x080051a5
 8005238:	08005281 	.word	0x08005281
 800523c:	080052bd 	.word	0x080052bd
 8005240:	080052bd 	.word	0x080052bd
 8005244:	080052bd 	.word	0x080052bd
 8005248:	080052bd 	.word	0x080052bd
 800524c:	080052bd 	.word	0x080052bd
 8005250:	080052bd 	.word	0x080052bd
 8005254:	080052bd 	.word	0x080052bd
 8005258:	080052bd 	.word	0x080052bd
 800525c:	080052bd 	.word	0x080052bd
 8005260:	2b6e      	cmp	r3, #110	; 0x6e
 8005262:	d809      	bhi.n	8005278 <_scanf_float+0x134>
 8005264:	2b60      	cmp	r3, #96	; 0x60
 8005266:	d8b2      	bhi.n	80051ce <_scanf_float+0x8a>
 8005268:	2b54      	cmp	r3, #84	; 0x54
 800526a:	d077      	beq.n	800535c <_scanf_float+0x218>
 800526c:	2b59      	cmp	r3, #89	; 0x59
 800526e:	d199      	bne.n	80051a4 <_scanf_float+0x60>
 8005270:	2d07      	cmp	r5, #7
 8005272:	d197      	bne.n	80051a4 <_scanf_float+0x60>
 8005274:	2508      	movs	r5, #8
 8005276:	e029      	b.n	80052cc <_scanf_float+0x188>
 8005278:	2b74      	cmp	r3, #116	; 0x74
 800527a:	d06f      	beq.n	800535c <_scanf_float+0x218>
 800527c:	2b79      	cmp	r3, #121	; 0x79
 800527e:	e7f6      	b.n	800526e <_scanf_float+0x12a>
 8005280:	6821      	ldr	r1, [r4, #0]
 8005282:	05c8      	lsls	r0, r1, #23
 8005284:	d51a      	bpl.n	80052bc <_scanf_float+0x178>
 8005286:	9b02      	ldr	r3, [sp, #8]
 8005288:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800528c:	6021      	str	r1, [r4, #0]
 800528e:	f109 0901 	add.w	r9, r9, #1
 8005292:	b11b      	cbz	r3, 800529c <_scanf_float+0x158>
 8005294:	3b01      	subs	r3, #1
 8005296:	3201      	adds	r2, #1
 8005298:	9302      	str	r3, [sp, #8]
 800529a:	60a2      	str	r2, [r4, #8]
 800529c:	68a3      	ldr	r3, [r4, #8]
 800529e:	3b01      	subs	r3, #1
 80052a0:	60a3      	str	r3, [r4, #8]
 80052a2:	6923      	ldr	r3, [r4, #16]
 80052a4:	3301      	adds	r3, #1
 80052a6:	6123      	str	r3, [r4, #16]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	3b01      	subs	r3, #1
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	607b      	str	r3, [r7, #4]
 80052b0:	f340 8084 	ble.w	80053bc <_scanf_float+0x278>
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	3301      	adds	r3, #1
 80052b8:	603b      	str	r3, [r7, #0]
 80052ba:	e766      	b.n	800518a <_scanf_float+0x46>
 80052bc:	eb1a 0f05 	cmn.w	sl, r5
 80052c0:	f47f af70 	bne.w	80051a4 <_scanf_float+0x60>
 80052c4:	6822      	ldr	r2, [r4, #0]
 80052c6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80052ca:	6022      	str	r2, [r4, #0]
 80052cc:	f806 3b01 	strb.w	r3, [r6], #1
 80052d0:	e7e4      	b.n	800529c <_scanf_float+0x158>
 80052d2:	6822      	ldr	r2, [r4, #0]
 80052d4:	0610      	lsls	r0, r2, #24
 80052d6:	f57f af65 	bpl.w	80051a4 <_scanf_float+0x60>
 80052da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80052de:	e7f4      	b.n	80052ca <_scanf_float+0x186>
 80052e0:	f1ba 0f00 	cmp.w	sl, #0
 80052e4:	d10e      	bne.n	8005304 <_scanf_float+0x1c0>
 80052e6:	f1b9 0f00 	cmp.w	r9, #0
 80052ea:	d10e      	bne.n	800530a <_scanf_float+0x1c6>
 80052ec:	6822      	ldr	r2, [r4, #0]
 80052ee:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80052f2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80052f6:	d108      	bne.n	800530a <_scanf_float+0x1c6>
 80052f8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80052fc:	6022      	str	r2, [r4, #0]
 80052fe:	f04f 0a01 	mov.w	sl, #1
 8005302:	e7e3      	b.n	80052cc <_scanf_float+0x188>
 8005304:	f1ba 0f02 	cmp.w	sl, #2
 8005308:	d055      	beq.n	80053b6 <_scanf_float+0x272>
 800530a:	2d01      	cmp	r5, #1
 800530c:	d002      	beq.n	8005314 <_scanf_float+0x1d0>
 800530e:	2d04      	cmp	r5, #4
 8005310:	f47f af48 	bne.w	80051a4 <_scanf_float+0x60>
 8005314:	3501      	adds	r5, #1
 8005316:	b2ed      	uxtb	r5, r5
 8005318:	e7d8      	b.n	80052cc <_scanf_float+0x188>
 800531a:	f1ba 0f01 	cmp.w	sl, #1
 800531e:	f47f af41 	bne.w	80051a4 <_scanf_float+0x60>
 8005322:	f04f 0a02 	mov.w	sl, #2
 8005326:	e7d1      	b.n	80052cc <_scanf_float+0x188>
 8005328:	b97d      	cbnz	r5, 800534a <_scanf_float+0x206>
 800532a:	f1b9 0f00 	cmp.w	r9, #0
 800532e:	f47f af3c 	bne.w	80051aa <_scanf_float+0x66>
 8005332:	6822      	ldr	r2, [r4, #0]
 8005334:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005338:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800533c:	f47f af39 	bne.w	80051b2 <_scanf_float+0x6e>
 8005340:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005344:	6022      	str	r2, [r4, #0]
 8005346:	2501      	movs	r5, #1
 8005348:	e7c0      	b.n	80052cc <_scanf_float+0x188>
 800534a:	2d03      	cmp	r5, #3
 800534c:	d0e2      	beq.n	8005314 <_scanf_float+0x1d0>
 800534e:	2d05      	cmp	r5, #5
 8005350:	e7de      	b.n	8005310 <_scanf_float+0x1cc>
 8005352:	2d02      	cmp	r5, #2
 8005354:	f47f af26 	bne.w	80051a4 <_scanf_float+0x60>
 8005358:	2503      	movs	r5, #3
 800535a:	e7b7      	b.n	80052cc <_scanf_float+0x188>
 800535c:	2d06      	cmp	r5, #6
 800535e:	f47f af21 	bne.w	80051a4 <_scanf_float+0x60>
 8005362:	2507      	movs	r5, #7
 8005364:	e7b2      	b.n	80052cc <_scanf_float+0x188>
 8005366:	6822      	ldr	r2, [r4, #0]
 8005368:	0591      	lsls	r1, r2, #22
 800536a:	f57f af1b 	bpl.w	80051a4 <_scanf_float+0x60>
 800536e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005372:	6022      	str	r2, [r4, #0]
 8005374:	f8cd 9004 	str.w	r9, [sp, #4]
 8005378:	e7a8      	b.n	80052cc <_scanf_float+0x188>
 800537a:	6822      	ldr	r2, [r4, #0]
 800537c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005380:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005384:	d006      	beq.n	8005394 <_scanf_float+0x250>
 8005386:	0550      	lsls	r0, r2, #21
 8005388:	f57f af0c 	bpl.w	80051a4 <_scanf_float+0x60>
 800538c:	f1b9 0f00 	cmp.w	r9, #0
 8005390:	f43f af0f 	beq.w	80051b2 <_scanf_float+0x6e>
 8005394:	0591      	lsls	r1, r2, #22
 8005396:	bf58      	it	pl
 8005398:	9901      	ldrpl	r1, [sp, #4]
 800539a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800539e:	bf58      	it	pl
 80053a0:	eba9 0101 	subpl.w	r1, r9, r1
 80053a4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80053a8:	bf58      	it	pl
 80053aa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80053ae:	6022      	str	r2, [r4, #0]
 80053b0:	f04f 0900 	mov.w	r9, #0
 80053b4:	e78a      	b.n	80052cc <_scanf_float+0x188>
 80053b6:	f04f 0a03 	mov.w	sl, #3
 80053ba:	e787      	b.n	80052cc <_scanf_float+0x188>
 80053bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80053c0:	4639      	mov	r1, r7
 80053c2:	4640      	mov	r0, r8
 80053c4:	4798      	blx	r3
 80053c6:	2800      	cmp	r0, #0
 80053c8:	f43f aedf 	beq.w	800518a <_scanf_float+0x46>
 80053cc:	e6ea      	b.n	80051a4 <_scanf_float+0x60>
 80053ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80053d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80053d6:	463a      	mov	r2, r7
 80053d8:	4640      	mov	r0, r8
 80053da:	4798      	blx	r3
 80053dc:	6923      	ldr	r3, [r4, #16]
 80053de:	3b01      	subs	r3, #1
 80053e0:	6123      	str	r3, [r4, #16]
 80053e2:	e6ec      	b.n	80051be <_scanf_float+0x7a>
 80053e4:	1e6b      	subs	r3, r5, #1
 80053e6:	2b06      	cmp	r3, #6
 80053e8:	d825      	bhi.n	8005436 <_scanf_float+0x2f2>
 80053ea:	2d02      	cmp	r5, #2
 80053ec:	d836      	bhi.n	800545c <_scanf_float+0x318>
 80053ee:	455e      	cmp	r6, fp
 80053f0:	f67f aee8 	bls.w	80051c4 <_scanf_float+0x80>
 80053f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80053f8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80053fc:	463a      	mov	r2, r7
 80053fe:	4640      	mov	r0, r8
 8005400:	4798      	blx	r3
 8005402:	6923      	ldr	r3, [r4, #16]
 8005404:	3b01      	subs	r3, #1
 8005406:	6123      	str	r3, [r4, #16]
 8005408:	e7f1      	b.n	80053ee <_scanf_float+0x2aa>
 800540a:	9802      	ldr	r0, [sp, #8]
 800540c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005410:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005414:	9002      	str	r0, [sp, #8]
 8005416:	463a      	mov	r2, r7
 8005418:	4640      	mov	r0, r8
 800541a:	4798      	blx	r3
 800541c:	6923      	ldr	r3, [r4, #16]
 800541e:	3b01      	subs	r3, #1
 8005420:	6123      	str	r3, [r4, #16]
 8005422:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005426:	fa5f fa8a 	uxtb.w	sl, sl
 800542a:	f1ba 0f02 	cmp.w	sl, #2
 800542e:	d1ec      	bne.n	800540a <_scanf_float+0x2c6>
 8005430:	3d03      	subs	r5, #3
 8005432:	b2ed      	uxtb	r5, r5
 8005434:	1b76      	subs	r6, r6, r5
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	05da      	lsls	r2, r3, #23
 800543a:	d52f      	bpl.n	800549c <_scanf_float+0x358>
 800543c:	055b      	lsls	r3, r3, #21
 800543e:	d510      	bpl.n	8005462 <_scanf_float+0x31e>
 8005440:	455e      	cmp	r6, fp
 8005442:	f67f aebf 	bls.w	80051c4 <_scanf_float+0x80>
 8005446:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800544a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800544e:	463a      	mov	r2, r7
 8005450:	4640      	mov	r0, r8
 8005452:	4798      	blx	r3
 8005454:	6923      	ldr	r3, [r4, #16]
 8005456:	3b01      	subs	r3, #1
 8005458:	6123      	str	r3, [r4, #16]
 800545a:	e7f1      	b.n	8005440 <_scanf_float+0x2fc>
 800545c:	46aa      	mov	sl, r5
 800545e:	9602      	str	r6, [sp, #8]
 8005460:	e7df      	b.n	8005422 <_scanf_float+0x2de>
 8005462:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005466:	6923      	ldr	r3, [r4, #16]
 8005468:	2965      	cmp	r1, #101	; 0x65
 800546a:	f103 33ff 	add.w	r3, r3, #4294967295
 800546e:	f106 35ff 	add.w	r5, r6, #4294967295
 8005472:	6123      	str	r3, [r4, #16]
 8005474:	d00c      	beq.n	8005490 <_scanf_float+0x34c>
 8005476:	2945      	cmp	r1, #69	; 0x45
 8005478:	d00a      	beq.n	8005490 <_scanf_float+0x34c>
 800547a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800547e:	463a      	mov	r2, r7
 8005480:	4640      	mov	r0, r8
 8005482:	4798      	blx	r3
 8005484:	6923      	ldr	r3, [r4, #16]
 8005486:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800548a:	3b01      	subs	r3, #1
 800548c:	1eb5      	subs	r5, r6, #2
 800548e:	6123      	str	r3, [r4, #16]
 8005490:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005494:	463a      	mov	r2, r7
 8005496:	4640      	mov	r0, r8
 8005498:	4798      	blx	r3
 800549a:	462e      	mov	r6, r5
 800549c:	6825      	ldr	r5, [r4, #0]
 800549e:	f015 0510 	ands.w	r5, r5, #16
 80054a2:	d14d      	bne.n	8005540 <_scanf_float+0x3fc>
 80054a4:	7035      	strb	r5, [r6, #0]
 80054a6:	6823      	ldr	r3, [r4, #0]
 80054a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80054ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054b0:	d11a      	bne.n	80054e8 <_scanf_float+0x3a4>
 80054b2:	9b01      	ldr	r3, [sp, #4]
 80054b4:	454b      	cmp	r3, r9
 80054b6:	eba3 0209 	sub.w	r2, r3, r9
 80054ba:	d122      	bne.n	8005502 <_scanf_float+0x3be>
 80054bc:	2200      	movs	r2, #0
 80054be:	4659      	mov	r1, fp
 80054c0:	4640      	mov	r0, r8
 80054c2:	f002 fb47 	bl	8007b54 <_strtod_r>
 80054c6:	9b03      	ldr	r3, [sp, #12]
 80054c8:	6821      	ldr	r1, [r4, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f011 0f02 	tst.w	r1, #2
 80054d0:	f103 0204 	add.w	r2, r3, #4
 80054d4:	d020      	beq.n	8005518 <_scanf_float+0x3d4>
 80054d6:	9903      	ldr	r1, [sp, #12]
 80054d8:	600a      	str	r2, [r1, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	ed83 0b00 	vstr	d0, [r3]
 80054e0:	68e3      	ldr	r3, [r4, #12]
 80054e2:	3301      	adds	r3, #1
 80054e4:	60e3      	str	r3, [r4, #12]
 80054e6:	e66e      	b.n	80051c6 <_scanf_float+0x82>
 80054e8:	9b04      	ldr	r3, [sp, #16]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d0e6      	beq.n	80054bc <_scanf_float+0x378>
 80054ee:	9905      	ldr	r1, [sp, #20]
 80054f0:	230a      	movs	r3, #10
 80054f2:	462a      	mov	r2, r5
 80054f4:	3101      	adds	r1, #1
 80054f6:	4640      	mov	r0, r8
 80054f8:	f002 fbb4 	bl	8007c64 <_strtol_r>
 80054fc:	9b04      	ldr	r3, [sp, #16]
 80054fe:	9e05      	ldr	r6, [sp, #20]
 8005500:	1ac2      	subs	r2, r0, r3
 8005502:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005506:	429e      	cmp	r6, r3
 8005508:	bf28      	it	cs
 800550a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800550e:	490d      	ldr	r1, [pc, #52]	; (8005544 <_scanf_float+0x400>)
 8005510:	4630      	mov	r0, r6
 8005512:	f000 f8cb 	bl	80056ac <siprintf>
 8005516:	e7d1      	b.n	80054bc <_scanf_float+0x378>
 8005518:	f011 0f04 	tst.w	r1, #4
 800551c:	9903      	ldr	r1, [sp, #12]
 800551e:	600a      	str	r2, [r1, #0]
 8005520:	d1db      	bne.n	80054da <_scanf_float+0x396>
 8005522:	eeb4 0b40 	vcmp.f64	d0, d0
 8005526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800552a:	681e      	ldr	r6, [r3, #0]
 800552c:	d705      	bvc.n	800553a <_scanf_float+0x3f6>
 800552e:	4806      	ldr	r0, [pc, #24]	; (8005548 <_scanf_float+0x404>)
 8005530:	f000 f99e 	bl	8005870 <nanf>
 8005534:	ed86 0a00 	vstr	s0, [r6]
 8005538:	e7d2      	b.n	80054e0 <_scanf_float+0x39c>
 800553a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800553e:	e7f9      	b.n	8005534 <_scanf_float+0x3f0>
 8005540:	2500      	movs	r5, #0
 8005542:	e640      	b.n	80051c6 <_scanf_float+0x82>
 8005544:	08008ec0 	.word	0x08008ec0
 8005548:	08009255 	.word	0x08009255

0800554c <std>:
 800554c:	2300      	movs	r3, #0
 800554e:	b510      	push	{r4, lr}
 8005550:	4604      	mov	r4, r0
 8005552:	e9c0 3300 	strd	r3, r3, [r0]
 8005556:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800555a:	6083      	str	r3, [r0, #8]
 800555c:	8181      	strh	r1, [r0, #12]
 800555e:	6643      	str	r3, [r0, #100]	; 0x64
 8005560:	81c2      	strh	r2, [r0, #14]
 8005562:	6183      	str	r3, [r0, #24]
 8005564:	4619      	mov	r1, r3
 8005566:	2208      	movs	r2, #8
 8005568:	305c      	adds	r0, #92	; 0x5c
 800556a:	f000 f902 	bl	8005772 <memset>
 800556e:	4b05      	ldr	r3, [pc, #20]	; (8005584 <std+0x38>)
 8005570:	6263      	str	r3, [r4, #36]	; 0x24
 8005572:	4b05      	ldr	r3, [pc, #20]	; (8005588 <std+0x3c>)
 8005574:	62a3      	str	r3, [r4, #40]	; 0x28
 8005576:	4b05      	ldr	r3, [pc, #20]	; (800558c <std+0x40>)
 8005578:	62e3      	str	r3, [r4, #44]	; 0x2c
 800557a:	4b05      	ldr	r3, [pc, #20]	; (8005590 <std+0x44>)
 800557c:	6224      	str	r4, [r4, #32]
 800557e:	6323      	str	r3, [r4, #48]	; 0x30
 8005580:	bd10      	pop	{r4, pc}
 8005582:	bf00      	nop
 8005584:	080056ed 	.word	0x080056ed
 8005588:	0800570f 	.word	0x0800570f
 800558c:	08005747 	.word	0x08005747
 8005590:	0800576b 	.word	0x0800576b

08005594 <stdio_exit_handler>:
 8005594:	4a02      	ldr	r2, [pc, #8]	; (80055a0 <stdio_exit_handler+0xc>)
 8005596:	4903      	ldr	r1, [pc, #12]	; (80055a4 <stdio_exit_handler+0x10>)
 8005598:	4803      	ldr	r0, [pc, #12]	; (80055a8 <stdio_exit_handler+0x14>)
 800559a:	f000 b869 	b.w	8005670 <_fwalk_sglue>
 800559e:	bf00      	nop
 80055a0:	2000000c 	.word	0x2000000c
 80055a4:	08008025 	.word	0x08008025
 80055a8:	20000018 	.word	0x20000018

080055ac <cleanup_stdio>:
 80055ac:	6841      	ldr	r1, [r0, #4]
 80055ae:	4b0c      	ldr	r3, [pc, #48]	; (80055e0 <cleanup_stdio+0x34>)
 80055b0:	4299      	cmp	r1, r3
 80055b2:	b510      	push	{r4, lr}
 80055b4:	4604      	mov	r4, r0
 80055b6:	d001      	beq.n	80055bc <cleanup_stdio+0x10>
 80055b8:	f002 fd34 	bl	8008024 <_fflush_r>
 80055bc:	68a1      	ldr	r1, [r4, #8]
 80055be:	4b09      	ldr	r3, [pc, #36]	; (80055e4 <cleanup_stdio+0x38>)
 80055c0:	4299      	cmp	r1, r3
 80055c2:	d002      	beq.n	80055ca <cleanup_stdio+0x1e>
 80055c4:	4620      	mov	r0, r4
 80055c6:	f002 fd2d 	bl	8008024 <_fflush_r>
 80055ca:	68e1      	ldr	r1, [r4, #12]
 80055cc:	4b06      	ldr	r3, [pc, #24]	; (80055e8 <cleanup_stdio+0x3c>)
 80055ce:	4299      	cmp	r1, r3
 80055d0:	d004      	beq.n	80055dc <cleanup_stdio+0x30>
 80055d2:	4620      	mov	r0, r4
 80055d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055d8:	f002 bd24 	b.w	8008024 <_fflush_r>
 80055dc:	bd10      	pop	{r4, pc}
 80055de:	bf00      	nop
 80055e0:	200002d8 	.word	0x200002d8
 80055e4:	20000340 	.word	0x20000340
 80055e8:	200003a8 	.word	0x200003a8

080055ec <global_stdio_init.part.0>:
 80055ec:	b510      	push	{r4, lr}
 80055ee:	4b0b      	ldr	r3, [pc, #44]	; (800561c <global_stdio_init.part.0+0x30>)
 80055f0:	4c0b      	ldr	r4, [pc, #44]	; (8005620 <global_stdio_init.part.0+0x34>)
 80055f2:	4a0c      	ldr	r2, [pc, #48]	; (8005624 <global_stdio_init.part.0+0x38>)
 80055f4:	601a      	str	r2, [r3, #0]
 80055f6:	4620      	mov	r0, r4
 80055f8:	2200      	movs	r2, #0
 80055fa:	2104      	movs	r1, #4
 80055fc:	f7ff ffa6 	bl	800554c <std>
 8005600:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005604:	2201      	movs	r2, #1
 8005606:	2109      	movs	r1, #9
 8005608:	f7ff ffa0 	bl	800554c <std>
 800560c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005610:	2202      	movs	r2, #2
 8005612:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005616:	2112      	movs	r1, #18
 8005618:	f7ff bf98 	b.w	800554c <std>
 800561c:	20000410 	.word	0x20000410
 8005620:	200002d8 	.word	0x200002d8
 8005624:	08005595 	.word	0x08005595

08005628 <__sfp_lock_acquire>:
 8005628:	4801      	ldr	r0, [pc, #4]	; (8005630 <__sfp_lock_acquire+0x8>)
 800562a:	f000 b91f 	b.w	800586c <__retarget_lock_acquire_recursive>
 800562e:	bf00      	nop
 8005630:	20000419 	.word	0x20000419

08005634 <__sfp_lock_release>:
 8005634:	4801      	ldr	r0, [pc, #4]	; (800563c <__sfp_lock_release+0x8>)
 8005636:	f000 b91a 	b.w	800586e <__retarget_lock_release_recursive>
 800563a:	bf00      	nop
 800563c:	20000419 	.word	0x20000419

08005640 <__sinit>:
 8005640:	b510      	push	{r4, lr}
 8005642:	4604      	mov	r4, r0
 8005644:	f7ff fff0 	bl	8005628 <__sfp_lock_acquire>
 8005648:	6a23      	ldr	r3, [r4, #32]
 800564a:	b11b      	cbz	r3, 8005654 <__sinit+0x14>
 800564c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005650:	f7ff bff0 	b.w	8005634 <__sfp_lock_release>
 8005654:	4b04      	ldr	r3, [pc, #16]	; (8005668 <__sinit+0x28>)
 8005656:	6223      	str	r3, [r4, #32]
 8005658:	4b04      	ldr	r3, [pc, #16]	; (800566c <__sinit+0x2c>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d1f5      	bne.n	800564c <__sinit+0xc>
 8005660:	f7ff ffc4 	bl	80055ec <global_stdio_init.part.0>
 8005664:	e7f2      	b.n	800564c <__sinit+0xc>
 8005666:	bf00      	nop
 8005668:	080055ad 	.word	0x080055ad
 800566c:	20000410 	.word	0x20000410

08005670 <_fwalk_sglue>:
 8005670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005674:	4607      	mov	r7, r0
 8005676:	4688      	mov	r8, r1
 8005678:	4614      	mov	r4, r2
 800567a:	2600      	movs	r6, #0
 800567c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005680:	f1b9 0901 	subs.w	r9, r9, #1
 8005684:	d505      	bpl.n	8005692 <_fwalk_sglue+0x22>
 8005686:	6824      	ldr	r4, [r4, #0]
 8005688:	2c00      	cmp	r4, #0
 800568a:	d1f7      	bne.n	800567c <_fwalk_sglue+0xc>
 800568c:	4630      	mov	r0, r6
 800568e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005692:	89ab      	ldrh	r3, [r5, #12]
 8005694:	2b01      	cmp	r3, #1
 8005696:	d907      	bls.n	80056a8 <_fwalk_sglue+0x38>
 8005698:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800569c:	3301      	adds	r3, #1
 800569e:	d003      	beq.n	80056a8 <_fwalk_sglue+0x38>
 80056a0:	4629      	mov	r1, r5
 80056a2:	4638      	mov	r0, r7
 80056a4:	47c0      	blx	r8
 80056a6:	4306      	orrs	r6, r0
 80056a8:	3568      	adds	r5, #104	; 0x68
 80056aa:	e7e9      	b.n	8005680 <_fwalk_sglue+0x10>

080056ac <siprintf>:
 80056ac:	b40e      	push	{r1, r2, r3}
 80056ae:	b500      	push	{lr}
 80056b0:	b09c      	sub	sp, #112	; 0x70
 80056b2:	ab1d      	add	r3, sp, #116	; 0x74
 80056b4:	9002      	str	r0, [sp, #8]
 80056b6:	9006      	str	r0, [sp, #24]
 80056b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80056bc:	4809      	ldr	r0, [pc, #36]	; (80056e4 <siprintf+0x38>)
 80056be:	9107      	str	r1, [sp, #28]
 80056c0:	9104      	str	r1, [sp, #16]
 80056c2:	4909      	ldr	r1, [pc, #36]	; (80056e8 <siprintf+0x3c>)
 80056c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80056c8:	9105      	str	r1, [sp, #20]
 80056ca:	6800      	ldr	r0, [r0, #0]
 80056cc:	9301      	str	r3, [sp, #4]
 80056ce:	a902      	add	r1, sp, #8
 80056d0:	f002 fb24 	bl	8007d1c <_svfiprintf_r>
 80056d4:	9b02      	ldr	r3, [sp, #8]
 80056d6:	2200      	movs	r2, #0
 80056d8:	701a      	strb	r2, [r3, #0]
 80056da:	b01c      	add	sp, #112	; 0x70
 80056dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80056e0:	b003      	add	sp, #12
 80056e2:	4770      	bx	lr
 80056e4:	20000064 	.word	0x20000064
 80056e8:	ffff0208 	.word	0xffff0208

080056ec <__sread>:
 80056ec:	b510      	push	{r4, lr}
 80056ee:	460c      	mov	r4, r1
 80056f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056f4:	f000 f86c 	bl	80057d0 <_read_r>
 80056f8:	2800      	cmp	r0, #0
 80056fa:	bfab      	itete	ge
 80056fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80056fe:	89a3      	ldrhlt	r3, [r4, #12]
 8005700:	181b      	addge	r3, r3, r0
 8005702:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005706:	bfac      	ite	ge
 8005708:	6563      	strge	r3, [r4, #84]	; 0x54
 800570a:	81a3      	strhlt	r3, [r4, #12]
 800570c:	bd10      	pop	{r4, pc}

0800570e <__swrite>:
 800570e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005712:	461f      	mov	r7, r3
 8005714:	898b      	ldrh	r3, [r1, #12]
 8005716:	05db      	lsls	r3, r3, #23
 8005718:	4605      	mov	r5, r0
 800571a:	460c      	mov	r4, r1
 800571c:	4616      	mov	r6, r2
 800571e:	d505      	bpl.n	800572c <__swrite+0x1e>
 8005720:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005724:	2302      	movs	r3, #2
 8005726:	2200      	movs	r2, #0
 8005728:	f000 f840 	bl	80057ac <_lseek_r>
 800572c:	89a3      	ldrh	r3, [r4, #12]
 800572e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005732:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005736:	81a3      	strh	r3, [r4, #12]
 8005738:	4632      	mov	r2, r6
 800573a:	463b      	mov	r3, r7
 800573c:	4628      	mov	r0, r5
 800573e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005742:	f000 b857 	b.w	80057f4 <_write_r>

08005746 <__sseek>:
 8005746:	b510      	push	{r4, lr}
 8005748:	460c      	mov	r4, r1
 800574a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800574e:	f000 f82d 	bl	80057ac <_lseek_r>
 8005752:	1c43      	adds	r3, r0, #1
 8005754:	89a3      	ldrh	r3, [r4, #12]
 8005756:	bf15      	itete	ne
 8005758:	6560      	strne	r0, [r4, #84]	; 0x54
 800575a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800575e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005762:	81a3      	strheq	r3, [r4, #12]
 8005764:	bf18      	it	ne
 8005766:	81a3      	strhne	r3, [r4, #12]
 8005768:	bd10      	pop	{r4, pc}

0800576a <__sclose>:
 800576a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800576e:	f000 b80d 	b.w	800578c <_close_r>

08005772 <memset>:
 8005772:	4402      	add	r2, r0
 8005774:	4603      	mov	r3, r0
 8005776:	4293      	cmp	r3, r2
 8005778:	d100      	bne.n	800577c <memset+0xa>
 800577a:	4770      	bx	lr
 800577c:	f803 1b01 	strb.w	r1, [r3], #1
 8005780:	e7f9      	b.n	8005776 <memset+0x4>
	...

08005784 <_localeconv_r>:
 8005784:	4800      	ldr	r0, [pc, #0]	; (8005788 <_localeconv_r+0x4>)
 8005786:	4770      	bx	lr
 8005788:	20000158 	.word	0x20000158

0800578c <_close_r>:
 800578c:	b538      	push	{r3, r4, r5, lr}
 800578e:	4d06      	ldr	r5, [pc, #24]	; (80057a8 <_close_r+0x1c>)
 8005790:	2300      	movs	r3, #0
 8005792:	4604      	mov	r4, r0
 8005794:	4608      	mov	r0, r1
 8005796:	602b      	str	r3, [r5, #0]
 8005798:	f7fb fbb9 	bl	8000f0e <_close>
 800579c:	1c43      	adds	r3, r0, #1
 800579e:	d102      	bne.n	80057a6 <_close_r+0x1a>
 80057a0:	682b      	ldr	r3, [r5, #0]
 80057a2:	b103      	cbz	r3, 80057a6 <_close_r+0x1a>
 80057a4:	6023      	str	r3, [r4, #0]
 80057a6:	bd38      	pop	{r3, r4, r5, pc}
 80057a8:	20000414 	.word	0x20000414

080057ac <_lseek_r>:
 80057ac:	b538      	push	{r3, r4, r5, lr}
 80057ae:	4d07      	ldr	r5, [pc, #28]	; (80057cc <_lseek_r+0x20>)
 80057b0:	4604      	mov	r4, r0
 80057b2:	4608      	mov	r0, r1
 80057b4:	4611      	mov	r1, r2
 80057b6:	2200      	movs	r2, #0
 80057b8:	602a      	str	r2, [r5, #0]
 80057ba:	461a      	mov	r2, r3
 80057bc:	f7fb fbce 	bl	8000f5c <_lseek>
 80057c0:	1c43      	adds	r3, r0, #1
 80057c2:	d102      	bne.n	80057ca <_lseek_r+0x1e>
 80057c4:	682b      	ldr	r3, [r5, #0]
 80057c6:	b103      	cbz	r3, 80057ca <_lseek_r+0x1e>
 80057c8:	6023      	str	r3, [r4, #0]
 80057ca:	bd38      	pop	{r3, r4, r5, pc}
 80057cc:	20000414 	.word	0x20000414

080057d0 <_read_r>:
 80057d0:	b538      	push	{r3, r4, r5, lr}
 80057d2:	4d07      	ldr	r5, [pc, #28]	; (80057f0 <_read_r+0x20>)
 80057d4:	4604      	mov	r4, r0
 80057d6:	4608      	mov	r0, r1
 80057d8:	4611      	mov	r1, r2
 80057da:	2200      	movs	r2, #0
 80057dc:	602a      	str	r2, [r5, #0]
 80057de:	461a      	mov	r2, r3
 80057e0:	f7fb fb5c 	bl	8000e9c <_read>
 80057e4:	1c43      	adds	r3, r0, #1
 80057e6:	d102      	bne.n	80057ee <_read_r+0x1e>
 80057e8:	682b      	ldr	r3, [r5, #0]
 80057ea:	b103      	cbz	r3, 80057ee <_read_r+0x1e>
 80057ec:	6023      	str	r3, [r4, #0]
 80057ee:	bd38      	pop	{r3, r4, r5, pc}
 80057f0:	20000414 	.word	0x20000414

080057f4 <_write_r>:
 80057f4:	b538      	push	{r3, r4, r5, lr}
 80057f6:	4d07      	ldr	r5, [pc, #28]	; (8005814 <_write_r+0x20>)
 80057f8:	4604      	mov	r4, r0
 80057fa:	4608      	mov	r0, r1
 80057fc:	4611      	mov	r1, r2
 80057fe:	2200      	movs	r2, #0
 8005800:	602a      	str	r2, [r5, #0]
 8005802:	461a      	mov	r2, r3
 8005804:	f7fb fb67 	bl	8000ed6 <_write>
 8005808:	1c43      	adds	r3, r0, #1
 800580a:	d102      	bne.n	8005812 <_write_r+0x1e>
 800580c:	682b      	ldr	r3, [r5, #0]
 800580e:	b103      	cbz	r3, 8005812 <_write_r+0x1e>
 8005810:	6023      	str	r3, [r4, #0]
 8005812:	bd38      	pop	{r3, r4, r5, pc}
 8005814:	20000414 	.word	0x20000414

08005818 <__errno>:
 8005818:	4b01      	ldr	r3, [pc, #4]	; (8005820 <__errno+0x8>)
 800581a:	6818      	ldr	r0, [r3, #0]
 800581c:	4770      	bx	lr
 800581e:	bf00      	nop
 8005820:	20000064 	.word	0x20000064

08005824 <__libc_init_array>:
 8005824:	b570      	push	{r4, r5, r6, lr}
 8005826:	4d0d      	ldr	r5, [pc, #52]	; (800585c <__libc_init_array+0x38>)
 8005828:	4c0d      	ldr	r4, [pc, #52]	; (8005860 <__libc_init_array+0x3c>)
 800582a:	1b64      	subs	r4, r4, r5
 800582c:	10a4      	asrs	r4, r4, #2
 800582e:	2600      	movs	r6, #0
 8005830:	42a6      	cmp	r6, r4
 8005832:	d109      	bne.n	8005848 <__libc_init_array+0x24>
 8005834:	4d0b      	ldr	r5, [pc, #44]	; (8005864 <__libc_init_array+0x40>)
 8005836:	4c0c      	ldr	r4, [pc, #48]	; (8005868 <__libc_init_array+0x44>)
 8005838:	f003 fb0a 	bl	8008e50 <_init>
 800583c:	1b64      	subs	r4, r4, r5
 800583e:	10a4      	asrs	r4, r4, #2
 8005840:	2600      	movs	r6, #0
 8005842:	42a6      	cmp	r6, r4
 8005844:	d105      	bne.n	8005852 <__libc_init_array+0x2e>
 8005846:	bd70      	pop	{r4, r5, r6, pc}
 8005848:	f855 3b04 	ldr.w	r3, [r5], #4
 800584c:	4798      	blx	r3
 800584e:	3601      	adds	r6, #1
 8005850:	e7ee      	b.n	8005830 <__libc_init_array+0xc>
 8005852:	f855 3b04 	ldr.w	r3, [r5], #4
 8005856:	4798      	blx	r3
 8005858:	3601      	adds	r6, #1
 800585a:	e7f2      	b.n	8005842 <__libc_init_array+0x1e>
 800585c:	080092c0 	.word	0x080092c0
 8005860:	080092c0 	.word	0x080092c0
 8005864:	080092c0 	.word	0x080092c0
 8005868:	080092c4 	.word	0x080092c4

0800586c <__retarget_lock_acquire_recursive>:
 800586c:	4770      	bx	lr

0800586e <__retarget_lock_release_recursive>:
 800586e:	4770      	bx	lr

08005870 <nanf>:
 8005870:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005878 <nanf+0x8>
 8005874:	4770      	bx	lr
 8005876:	bf00      	nop
 8005878:	7fc00000 	.word	0x7fc00000

0800587c <quorem>:
 800587c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005880:	6903      	ldr	r3, [r0, #16]
 8005882:	690c      	ldr	r4, [r1, #16]
 8005884:	42a3      	cmp	r3, r4
 8005886:	4607      	mov	r7, r0
 8005888:	db7e      	blt.n	8005988 <quorem+0x10c>
 800588a:	3c01      	subs	r4, #1
 800588c:	f101 0814 	add.w	r8, r1, #20
 8005890:	f100 0514 	add.w	r5, r0, #20
 8005894:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005898:	9301      	str	r3, [sp, #4]
 800589a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800589e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80058a2:	3301      	adds	r3, #1
 80058a4:	429a      	cmp	r2, r3
 80058a6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80058aa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80058ae:	fbb2 f6f3 	udiv	r6, r2, r3
 80058b2:	d331      	bcc.n	8005918 <quorem+0x9c>
 80058b4:	f04f 0e00 	mov.w	lr, #0
 80058b8:	4640      	mov	r0, r8
 80058ba:	46ac      	mov	ip, r5
 80058bc:	46f2      	mov	sl, lr
 80058be:	f850 2b04 	ldr.w	r2, [r0], #4
 80058c2:	b293      	uxth	r3, r2
 80058c4:	fb06 e303 	mla	r3, r6, r3, lr
 80058c8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80058cc:	0c1a      	lsrs	r2, r3, #16
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	ebaa 0303 	sub.w	r3, sl, r3
 80058d4:	f8dc a000 	ldr.w	sl, [ip]
 80058d8:	fa13 f38a 	uxtah	r3, r3, sl
 80058dc:	fb06 220e 	mla	r2, r6, lr, r2
 80058e0:	9300      	str	r3, [sp, #0]
 80058e2:	9b00      	ldr	r3, [sp, #0]
 80058e4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80058e8:	b292      	uxth	r2, r2
 80058ea:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80058ee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80058f2:	f8bd 3000 	ldrh.w	r3, [sp]
 80058f6:	4581      	cmp	r9, r0
 80058f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80058fc:	f84c 3b04 	str.w	r3, [ip], #4
 8005900:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005904:	d2db      	bcs.n	80058be <quorem+0x42>
 8005906:	f855 300b 	ldr.w	r3, [r5, fp]
 800590a:	b92b      	cbnz	r3, 8005918 <quorem+0x9c>
 800590c:	9b01      	ldr	r3, [sp, #4]
 800590e:	3b04      	subs	r3, #4
 8005910:	429d      	cmp	r5, r3
 8005912:	461a      	mov	r2, r3
 8005914:	d32c      	bcc.n	8005970 <quorem+0xf4>
 8005916:	613c      	str	r4, [r7, #16]
 8005918:	4638      	mov	r0, r7
 800591a:	f001 f96b 	bl	8006bf4 <__mcmp>
 800591e:	2800      	cmp	r0, #0
 8005920:	db22      	blt.n	8005968 <quorem+0xec>
 8005922:	3601      	adds	r6, #1
 8005924:	4629      	mov	r1, r5
 8005926:	2000      	movs	r0, #0
 8005928:	f858 2b04 	ldr.w	r2, [r8], #4
 800592c:	f8d1 c000 	ldr.w	ip, [r1]
 8005930:	b293      	uxth	r3, r2
 8005932:	1ac3      	subs	r3, r0, r3
 8005934:	0c12      	lsrs	r2, r2, #16
 8005936:	fa13 f38c 	uxtah	r3, r3, ip
 800593a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800593e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005942:	b29b      	uxth	r3, r3
 8005944:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005948:	45c1      	cmp	r9, r8
 800594a:	f841 3b04 	str.w	r3, [r1], #4
 800594e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005952:	d2e9      	bcs.n	8005928 <quorem+0xac>
 8005954:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005958:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800595c:	b922      	cbnz	r2, 8005968 <quorem+0xec>
 800595e:	3b04      	subs	r3, #4
 8005960:	429d      	cmp	r5, r3
 8005962:	461a      	mov	r2, r3
 8005964:	d30a      	bcc.n	800597c <quorem+0x100>
 8005966:	613c      	str	r4, [r7, #16]
 8005968:	4630      	mov	r0, r6
 800596a:	b003      	add	sp, #12
 800596c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005970:	6812      	ldr	r2, [r2, #0]
 8005972:	3b04      	subs	r3, #4
 8005974:	2a00      	cmp	r2, #0
 8005976:	d1ce      	bne.n	8005916 <quorem+0x9a>
 8005978:	3c01      	subs	r4, #1
 800597a:	e7c9      	b.n	8005910 <quorem+0x94>
 800597c:	6812      	ldr	r2, [r2, #0]
 800597e:	3b04      	subs	r3, #4
 8005980:	2a00      	cmp	r2, #0
 8005982:	d1f0      	bne.n	8005966 <quorem+0xea>
 8005984:	3c01      	subs	r4, #1
 8005986:	e7eb      	b.n	8005960 <quorem+0xe4>
 8005988:	2000      	movs	r0, #0
 800598a:	e7ee      	b.n	800596a <quorem+0xee>
 800598c:	0000      	movs	r0, r0
	...

08005990 <_dtoa_r>:
 8005990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005994:	ed2d 8b02 	vpush	{d8}
 8005998:	69c5      	ldr	r5, [r0, #28]
 800599a:	b091      	sub	sp, #68	; 0x44
 800599c:	ed8d 0b02 	vstr	d0, [sp, #8]
 80059a0:	ec59 8b10 	vmov	r8, r9, d0
 80059a4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80059a6:	9106      	str	r1, [sp, #24]
 80059a8:	4606      	mov	r6, r0
 80059aa:	9208      	str	r2, [sp, #32]
 80059ac:	930c      	str	r3, [sp, #48]	; 0x30
 80059ae:	b975      	cbnz	r5, 80059ce <_dtoa_r+0x3e>
 80059b0:	2010      	movs	r0, #16
 80059b2:	f000 fda5 	bl	8006500 <malloc>
 80059b6:	4602      	mov	r2, r0
 80059b8:	61f0      	str	r0, [r6, #28]
 80059ba:	b920      	cbnz	r0, 80059c6 <_dtoa_r+0x36>
 80059bc:	4ba6      	ldr	r3, [pc, #664]	; (8005c58 <_dtoa_r+0x2c8>)
 80059be:	21ef      	movs	r1, #239	; 0xef
 80059c0:	48a6      	ldr	r0, [pc, #664]	; (8005c5c <_dtoa_r+0x2cc>)
 80059c2:	f002 fba9 	bl	8008118 <__assert_func>
 80059c6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80059ca:	6005      	str	r5, [r0, #0]
 80059cc:	60c5      	str	r5, [r0, #12]
 80059ce:	69f3      	ldr	r3, [r6, #28]
 80059d0:	6819      	ldr	r1, [r3, #0]
 80059d2:	b151      	cbz	r1, 80059ea <_dtoa_r+0x5a>
 80059d4:	685a      	ldr	r2, [r3, #4]
 80059d6:	604a      	str	r2, [r1, #4]
 80059d8:	2301      	movs	r3, #1
 80059da:	4093      	lsls	r3, r2
 80059dc:	608b      	str	r3, [r1, #8]
 80059de:	4630      	mov	r0, r6
 80059e0:	f000 fe82 	bl	80066e8 <_Bfree>
 80059e4:	69f3      	ldr	r3, [r6, #28]
 80059e6:	2200      	movs	r2, #0
 80059e8:	601a      	str	r2, [r3, #0]
 80059ea:	f1b9 0300 	subs.w	r3, r9, #0
 80059ee:	bfbb      	ittet	lt
 80059f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80059f4:	9303      	strlt	r3, [sp, #12]
 80059f6:	2300      	movge	r3, #0
 80059f8:	2201      	movlt	r2, #1
 80059fa:	bfac      	ite	ge
 80059fc:	6023      	strge	r3, [r4, #0]
 80059fe:	6022      	strlt	r2, [r4, #0]
 8005a00:	4b97      	ldr	r3, [pc, #604]	; (8005c60 <_dtoa_r+0x2d0>)
 8005a02:	9c03      	ldr	r4, [sp, #12]
 8005a04:	43a3      	bics	r3, r4
 8005a06:	d11c      	bne.n	8005a42 <_dtoa_r+0xb2>
 8005a08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a0a:	f242 730f 	movw	r3, #9999	; 0x270f
 8005a0e:	6013      	str	r3, [r2, #0]
 8005a10:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8005a14:	ea53 0308 	orrs.w	r3, r3, r8
 8005a18:	f000 84fb 	beq.w	8006412 <_dtoa_r+0xa82>
 8005a1c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005a1e:	b963      	cbnz	r3, 8005a3a <_dtoa_r+0xaa>
 8005a20:	4b90      	ldr	r3, [pc, #576]	; (8005c64 <_dtoa_r+0x2d4>)
 8005a22:	e020      	b.n	8005a66 <_dtoa_r+0xd6>
 8005a24:	4b90      	ldr	r3, [pc, #576]	; (8005c68 <_dtoa_r+0x2d8>)
 8005a26:	9301      	str	r3, [sp, #4]
 8005a28:	3308      	adds	r3, #8
 8005a2a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005a2c:	6013      	str	r3, [r2, #0]
 8005a2e:	9801      	ldr	r0, [sp, #4]
 8005a30:	b011      	add	sp, #68	; 0x44
 8005a32:	ecbd 8b02 	vpop	{d8}
 8005a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a3a:	4b8a      	ldr	r3, [pc, #552]	; (8005c64 <_dtoa_r+0x2d4>)
 8005a3c:	9301      	str	r3, [sp, #4]
 8005a3e:	3303      	adds	r3, #3
 8005a40:	e7f3      	b.n	8005a2a <_dtoa_r+0x9a>
 8005a42:	ed9d 8b02 	vldr	d8, [sp, #8]
 8005a46:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a4e:	d10c      	bne.n	8005a6a <_dtoa_r+0xda>
 8005a50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a52:	2301      	movs	r3, #1
 8005a54:	6013      	str	r3, [r2, #0]
 8005a56:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	f000 84d7 	beq.w	800640c <_dtoa_r+0xa7c>
 8005a5e:	4b83      	ldr	r3, [pc, #524]	; (8005c6c <_dtoa_r+0x2dc>)
 8005a60:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005a62:	6013      	str	r3, [r2, #0]
 8005a64:	3b01      	subs	r3, #1
 8005a66:	9301      	str	r3, [sp, #4]
 8005a68:	e7e1      	b.n	8005a2e <_dtoa_r+0x9e>
 8005a6a:	aa0e      	add	r2, sp, #56	; 0x38
 8005a6c:	a90f      	add	r1, sp, #60	; 0x3c
 8005a6e:	4630      	mov	r0, r6
 8005a70:	eeb0 0b48 	vmov.f64	d0, d8
 8005a74:	f001 f9d4 	bl	8006e20 <__d2b>
 8005a78:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8005a7c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005a7e:	4605      	mov	r5, r0
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d046      	beq.n	8005b12 <_dtoa_r+0x182>
 8005a84:	eeb0 7b48 	vmov.f64	d7, d8
 8005a88:	ee18 1a90 	vmov	r1, s17
 8005a8c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005a90:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8005a94:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005a98:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005a9c:	2000      	movs	r0, #0
 8005a9e:	ee07 1a90 	vmov	s15, r1
 8005aa2:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8005aa6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8005c40 <_dtoa_r+0x2b0>
 8005aaa:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005aae:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8005c48 <_dtoa_r+0x2b8>
 8005ab2:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005ab6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8005c50 <_dtoa_r+0x2c0>
 8005aba:	ee07 3a90 	vmov	s15, r3
 8005abe:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8005ac2:	eeb0 7b46 	vmov.f64	d7, d6
 8005ac6:	eea4 7b05 	vfma.f64	d7, d4, d5
 8005aca:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8005ace:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ad6:	ee16 ba90 	vmov	fp, s13
 8005ada:	9009      	str	r0, [sp, #36]	; 0x24
 8005adc:	d508      	bpl.n	8005af0 <_dtoa_r+0x160>
 8005ade:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8005ae2:	eeb4 6b47 	vcmp.f64	d6, d7
 8005ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aea:	bf18      	it	ne
 8005aec:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8005af0:	f1bb 0f16 	cmp.w	fp, #22
 8005af4:	d82b      	bhi.n	8005b4e <_dtoa_r+0x1be>
 8005af6:	495e      	ldr	r1, [pc, #376]	; (8005c70 <_dtoa_r+0x2e0>)
 8005af8:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8005afc:	ed91 7b00 	vldr	d7, [r1]
 8005b00:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8005b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b08:	d501      	bpl.n	8005b0e <_dtoa_r+0x17e>
 8005b0a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005b0e:	2100      	movs	r1, #0
 8005b10:	e01e      	b.n	8005b50 <_dtoa_r+0x1c0>
 8005b12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b14:	4413      	add	r3, r2
 8005b16:	f203 4132 	addw	r1, r3, #1074	; 0x432
 8005b1a:	2920      	cmp	r1, #32
 8005b1c:	bfc1      	itttt	gt
 8005b1e:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 8005b22:	408c      	lslgt	r4, r1
 8005b24:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8005b28:	fa28 f101 	lsrgt.w	r1, r8, r1
 8005b2c:	bfd6      	itet	le
 8005b2e:	f1c1 0120 	rsble	r1, r1, #32
 8005b32:	4321      	orrgt	r1, r4
 8005b34:	fa08 f101 	lslle.w	r1, r8, r1
 8005b38:	ee07 1a90 	vmov	s15, r1
 8005b3c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005b40:	3b01      	subs	r3, #1
 8005b42:	ee17 1a90 	vmov	r1, s15
 8005b46:	2001      	movs	r0, #1
 8005b48:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005b4c:	e7a7      	b.n	8005a9e <_dtoa_r+0x10e>
 8005b4e:	2101      	movs	r1, #1
 8005b50:	1ad2      	subs	r2, r2, r3
 8005b52:	1e53      	subs	r3, r2, #1
 8005b54:	9305      	str	r3, [sp, #20]
 8005b56:	bf45      	ittet	mi
 8005b58:	f1c2 0301 	rsbmi	r3, r2, #1
 8005b5c:	9304      	strmi	r3, [sp, #16]
 8005b5e:	2300      	movpl	r3, #0
 8005b60:	2300      	movmi	r3, #0
 8005b62:	bf4c      	ite	mi
 8005b64:	9305      	strmi	r3, [sp, #20]
 8005b66:	9304      	strpl	r3, [sp, #16]
 8005b68:	f1bb 0f00 	cmp.w	fp, #0
 8005b6c:	910b      	str	r1, [sp, #44]	; 0x2c
 8005b6e:	db18      	blt.n	8005ba2 <_dtoa_r+0x212>
 8005b70:	9b05      	ldr	r3, [sp, #20]
 8005b72:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8005b76:	445b      	add	r3, fp
 8005b78:	9305      	str	r3, [sp, #20]
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	9a06      	ldr	r2, [sp, #24]
 8005b7e:	2a09      	cmp	r2, #9
 8005b80:	d848      	bhi.n	8005c14 <_dtoa_r+0x284>
 8005b82:	2a05      	cmp	r2, #5
 8005b84:	bfc4      	itt	gt
 8005b86:	3a04      	subgt	r2, #4
 8005b88:	9206      	strgt	r2, [sp, #24]
 8005b8a:	9a06      	ldr	r2, [sp, #24]
 8005b8c:	f1a2 0202 	sub.w	r2, r2, #2
 8005b90:	bfcc      	ite	gt
 8005b92:	2400      	movgt	r4, #0
 8005b94:	2401      	movle	r4, #1
 8005b96:	2a03      	cmp	r2, #3
 8005b98:	d847      	bhi.n	8005c2a <_dtoa_r+0x29a>
 8005b9a:	e8df f002 	tbb	[pc, r2]
 8005b9e:	2d0b      	.short	0x2d0b
 8005ba0:	392b      	.short	0x392b
 8005ba2:	9b04      	ldr	r3, [sp, #16]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	eba3 030b 	sub.w	r3, r3, fp
 8005baa:	9304      	str	r3, [sp, #16]
 8005bac:	920a      	str	r2, [sp, #40]	; 0x28
 8005bae:	f1cb 0300 	rsb	r3, fp, #0
 8005bb2:	e7e3      	b.n	8005b7c <_dtoa_r+0x1ec>
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	9207      	str	r2, [sp, #28]
 8005bb8:	9a08      	ldr	r2, [sp, #32]
 8005bba:	2a00      	cmp	r2, #0
 8005bbc:	dc38      	bgt.n	8005c30 <_dtoa_r+0x2a0>
 8005bbe:	f04f 0a01 	mov.w	sl, #1
 8005bc2:	46d1      	mov	r9, sl
 8005bc4:	4652      	mov	r2, sl
 8005bc6:	f8cd a020 	str.w	sl, [sp, #32]
 8005bca:	69f7      	ldr	r7, [r6, #28]
 8005bcc:	2100      	movs	r1, #0
 8005bce:	2004      	movs	r0, #4
 8005bd0:	f100 0c14 	add.w	ip, r0, #20
 8005bd4:	4594      	cmp	ip, r2
 8005bd6:	d930      	bls.n	8005c3a <_dtoa_r+0x2aa>
 8005bd8:	6079      	str	r1, [r7, #4]
 8005bda:	4630      	mov	r0, r6
 8005bdc:	930d      	str	r3, [sp, #52]	; 0x34
 8005bde:	f000 fd43 	bl	8006668 <_Balloc>
 8005be2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005be4:	9001      	str	r0, [sp, #4]
 8005be6:	4602      	mov	r2, r0
 8005be8:	2800      	cmp	r0, #0
 8005bea:	d145      	bne.n	8005c78 <_dtoa_r+0x2e8>
 8005bec:	4b21      	ldr	r3, [pc, #132]	; (8005c74 <_dtoa_r+0x2e4>)
 8005bee:	f240 11af 	movw	r1, #431	; 0x1af
 8005bf2:	e6e5      	b.n	80059c0 <_dtoa_r+0x30>
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	e7de      	b.n	8005bb6 <_dtoa_r+0x226>
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	9207      	str	r2, [sp, #28]
 8005bfc:	9a08      	ldr	r2, [sp, #32]
 8005bfe:	eb0b 0a02 	add.w	sl, fp, r2
 8005c02:	f10a 0901 	add.w	r9, sl, #1
 8005c06:	464a      	mov	r2, r9
 8005c08:	2a01      	cmp	r2, #1
 8005c0a:	bfb8      	it	lt
 8005c0c:	2201      	movlt	r2, #1
 8005c0e:	e7dc      	b.n	8005bca <_dtoa_r+0x23a>
 8005c10:	2201      	movs	r2, #1
 8005c12:	e7f2      	b.n	8005bfa <_dtoa_r+0x26a>
 8005c14:	2401      	movs	r4, #1
 8005c16:	2200      	movs	r2, #0
 8005c18:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8005c1c:	f04f 3aff 	mov.w	sl, #4294967295
 8005c20:	2100      	movs	r1, #0
 8005c22:	46d1      	mov	r9, sl
 8005c24:	2212      	movs	r2, #18
 8005c26:	9108      	str	r1, [sp, #32]
 8005c28:	e7cf      	b.n	8005bca <_dtoa_r+0x23a>
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	9207      	str	r2, [sp, #28]
 8005c2e:	e7f5      	b.n	8005c1c <_dtoa_r+0x28c>
 8005c30:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005c34:	46d1      	mov	r9, sl
 8005c36:	4652      	mov	r2, sl
 8005c38:	e7c7      	b.n	8005bca <_dtoa_r+0x23a>
 8005c3a:	3101      	adds	r1, #1
 8005c3c:	0040      	lsls	r0, r0, #1
 8005c3e:	e7c7      	b.n	8005bd0 <_dtoa_r+0x240>
 8005c40:	636f4361 	.word	0x636f4361
 8005c44:	3fd287a7 	.word	0x3fd287a7
 8005c48:	8b60c8b3 	.word	0x8b60c8b3
 8005c4c:	3fc68a28 	.word	0x3fc68a28
 8005c50:	509f79fb 	.word	0x509f79fb
 8005c54:	3fd34413 	.word	0x3fd34413
 8005c58:	08008ed2 	.word	0x08008ed2
 8005c5c:	08008ee9 	.word	0x08008ee9
 8005c60:	7ff00000 	.word	0x7ff00000
 8005c64:	08008ece 	.word	0x08008ece
 8005c68:	08008ec5 	.word	0x08008ec5
 8005c6c:	08008e9d 	.word	0x08008e9d
 8005c70:	08008fd8 	.word	0x08008fd8
 8005c74:	08008f41 	.word	0x08008f41
 8005c78:	69f2      	ldr	r2, [r6, #28]
 8005c7a:	9901      	ldr	r1, [sp, #4]
 8005c7c:	6011      	str	r1, [r2, #0]
 8005c7e:	f1b9 0f0e 	cmp.w	r9, #14
 8005c82:	d86c      	bhi.n	8005d5e <_dtoa_r+0x3ce>
 8005c84:	2c00      	cmp	r4, #0
 8005c86:	d06a      	beq.n	8005d5e <_dtoa_r+0x3ce>
 8005c88:	f1bb 0f00 	cmp.w	fp, #0
 8005c8c:	f340 80a0 	ble.w	8005dd0 <_dtoa_r+0x440>
 8005c90:	4ac1      	ldr	r2, [pc, #772]	; (8005f98 <_dtoa_r+0x608>)
 8005c92:	f00b 010f 	and.w	r1, fp, #15
 8005c96:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005c9a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005c9e:	ed92 7b00 	vldr	d7, [r2]
 8005ca2:	ea4f 122b 	mov.w	r2, fp, asr #4
 8005ca6:	f000 8087 	beq.w	8005db8 <_dtoa_r+0x428>
 8005caa:	49bc      	ldr	r1, [pc, #752]	; (8005f9c <_dtoa_r+0x60c>)
 8005cac:	ed91 6b08 	vldr	d6, [r1, #32]
 8005cb0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8005cb4:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005cb8:	f002 020f 	and.w	r2, r2, #15
 8005cbc:	2103      	movs	r1, #3
 8005cbe:	48b7      	ldr	r0, [pc, #732]	; (8005f9c <_dtoa_r+0x60c>)
 8005cc0:	2a00      	cmp	r2, #0
 8005cc2:	d17b      	bne.n	8005dbc <_dtoa_r+0x42c>
 8005cc4:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005cc8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005ccc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005cd0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005cd2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005cd6:	2a00      	cmp	r2, #0
 8005cd8:	f000 80a0 	beq.w	8005e1c <_dtoa_r+0x48c>
 8005cdc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8005ce0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005ce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ce8:	f140 8098 	bpl.w	8005e1c <_dtoa_r+0x48c>
 8005cec:	f1b9 0f00 	cmp.w	r9, #0
 8005cf0:	f000 8094 	beq.w	8005e1c <_dtoa_r+0x48c>
 8005cf4:	f1ba 0f00 	cmp.w	sl, #0
 8005cf8:	dd2f      	ble.n	8005d5a <_dtoa_r+0x3ca>
 8005cfa:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8005cfe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005d02:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005d06:	f10b 32ff 	add.w	r2, fp, #4294967295
 8005d0a:	3101      	adds	r1, #1
 8005d0c:	4654      	mov	r4, sl
 8005d0e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005d12:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8005d16:	ee07 1a90 	vmov	s15, r1
 8005d1a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005d1e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8005d22:	ee15 7a90 	vmov	r7, s11
 8005d26:	ec51 0b15 	vmov	r0, r1, d5
 8005d2a:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 8005d2e:	2c00      	cmp	r4, #0
 8005d30:	d177      	bne.n	8005e22 <_dtoa_r+0x492>
 8005d32:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005d36:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005d3a:	ec41 0b17 	vmov	d7, r0, r1
 8005d3e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d46:	f300 826a 	bgt.w	800621e <_dtoa_r+0x88e>
 8005d4a:	eeb1 7b47 	vneg.f64	d7, d7
 8005d4e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d56:	f100 8260 	bmi.w	800621a <_dtoa_r+0x88a>
 8005d5a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005d5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005d60:	2a00      	cmp	r2, #0
 8005d62:	f2c0 811d 	blt.w	8005fa0 <_dtoa_r+0x610>
 8005d66:	f1bb 0f0e 	cmp.w	fp, #14
 8005d6a:	f300 8119 	bgt.w	8005fa0 <_dtoa_r+0x610>
 8005d6e:	4b8a      	ldr	r3, [pc, #552]	; (8005f98 <_dtoa_r+0x608>)
 8005d70:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005d74:	ed93 6b00 	vldr	d6, [r3]
 8005d78:	9b08      	ldr	r3, [sp, #32]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	f280 80b7 	bge.w	8005eee <_dtoa_r+0x55e>
 8005d80:	f1b9 0f00 	cmp.w	r9, #0
 8005d84:	f300 80b3 	bgt.w	8005eee <_dtoa_r+0x55e>
 8005d88:	f040 8246 	bne.w	8006218 <_dtoa_r+0x888>
 8005d8c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005d90:	ee26 6b07 	vmul.f64	d6, d6, d7
 8005d94:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005d98:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005d9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005da0:	464c      	mov	r4, r9
 8005da2:	464f      	mov	r7, r9
 8005da4:	f280 821c 	bge.w	80061e0 <_dtoa_r+0x850>
 8005da8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005dac:	2331      	movs	r3, #49	; 0x31
 8005dae:	f808 3b01 	strb.w	r3, [r8], #1
 8005db2:	f10b 0b01 	add.w	fp, fp, #1
 8005db6:	e218      	b.n	80061ea <_dtoa_r+0x85a>
 8005db8:	2102      	movs	r1, #2
 8005dba:	e780      	b.n	8005cbe <_dtoa_r+0x32e>
 8005dbc:	07d4      	lsls	r4, r2, #31
 8005dbe:	d504      	bpl.n	8005dca <_dtoa_r+0x43a>
 8005dc0:	ed90 6b00 	vldr	d6, [r0]
 8005dc4:	3101      	adds	r1, #1
 8005dc6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005dca:	1052      	asrs	r2, r2, #1
 8005dcc:	3008      	adds	r0, #8
 8005dce:	e777      	b.n	8005cc0 <_dtoa_r+0x330>
 8005dd0:	d022      	beq.n	8005e18 <_dtoa_r+0x488>
 8005dd2:	f1cb 0200 	rsb	r2, fp, #0
 8005dd6:	4970      	ldr	r1, [pc, #448]	; (8005f98 <_dtoa_r+0x608>)
 8005dd8:	f002 000f 	and.w	r0, r2, #15
 8005ddc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005de0:	ed91 7b00 	vldr	d7, [r1]
 8005de4:	ee28 7b07 	vmul.f64	d7, d8, d7
 8005de8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005dec:	486b      	ldr	r0, [pc, #428]	; (8005f9c <_dtoa_r+0x60c>)
 8005dee:	1112      	asrs	r2, r2, #4
 8005df0:	2400      	movs	r4, #0
 8005df2:	2102      	movs	r1, #2
 8005df4:	b92a      	cbnz	r2, 8005e02 <_dtoa_r+0x472>
 8005df6:	2c00      	cmp	r4, #0
 8005df8:	f43f af6a 	beq.w	8005cd0 <_dtoa_r+0x340>
 8005dfc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005e00:	e766      	b.n	8005cd0 <_dtoa_r+0x340>
 8005e02:	07d7      	lsls	r7, r2, #31
 8005e04:	d505      	bpl.n	8005e12 <_dtoa_r+0x482>
 8005e06:	ed90 6b00 	vldr	d6, [r0]
 8005e0a:	3101      	adds	r1, #1
 8005e0c:	2401      	movs	r4, #1
 8005e0e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005e12:	1052      	asrs	r2, r2, #1
 8005e14:	3008      	adds	r0, #8
 8005e16:	e7ed      	b.n	8005df4 <_dtoa_r+0x464>
 8005e18:	2102      	movs	r1, #2
 8005e1a:	e759      	b.n	8005cd0 <_dtoa_r+0x340>
 8005e1c:	465a      	mov	r2, fp
 8005e1e:	464c      	mov	r4, r9
 8005e20:	e775      	b.n	8005d0e <_dtoa_r+0x37e>
 8005e22:	ec41 0b17 	vmov	d7, r0, r1
 8005e26:	495c      	ldr	r1, [pc, #368]	; (8005f98 <_dtoa_r+0x608>)
 8005e28:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8005e2c:	ed11 4b02 	vldr	d4, [r1, #-8]
 8005e30:	9901      	ldr	r1, [sp, #4]
 8005e32:	440c      	add	r4, r1
 8005e34:	9907      	ldr	r1, [sp, #28]
 8005e36:	b351      	cbz	r1, 8005e8e <_dtoa_r+0x4fe>
 8005e38:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8005e3c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8005e40:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005e44:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8005e48:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005e4c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005e50:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005e54:	ee14 1a90 	vmov	r1, s9
 8005e58:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005e5c:	3130      	adds	r1, #48	; 0x30
 8005e5e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005e62:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005e66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e6a:	f808 1b01 	strb.w	r1, [r8], #1
 8005e6e:	d439      	bmi.n	8005ee4 <_dtoa_r+0x554>
 8005e70:	ee32 5b46 	vsub.f64	d5, d2, d6
 8005e74:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e7c:	d472      	bmi.n	8005f64 <_dtoa_r+0x5d4>
 8005e7e:	45a0      	cmp	r8, r4
 8005e80:	f43f af6b 	beq.w	8005d5a <_dtoa_r+0x3ca>
 8005e84:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005e88:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005e8c:	e7e0      	b.n	8005e50 <_dtoa_r+0x4c0>
 8005e8e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005e92:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005e96:	4620      	mov	r0, r4
 8005e98:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005e9c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005ea0:	ee14 1a90 	vmov	r1, s9
 8005ea4:	3130      	adds	r1, #48	; 0x30
 8005ea6:	f808 1b01 	strb.w	r1, [r8], #1
 8005eaa:	45a0      	cmp	r8, r4
 8005eac:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005eb0:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005eb4:	d118      	bne.n	8005ee8 <_dtoa_r+0x558>
 8005eb6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8005eba:	ee37 4b05 	vadd.f64	d4, d7, d5
 8005ebe:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8005ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ec6:	dc4d      	bgt.n	8005f64 <_dtoa_r+0x5d4>
 8005ec8:	ee35 5b47 	vsub.f64	d5, d5, d7
 8005ecc:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8005ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ed4:	f57f af41 	bpl.w	8005d5a <_dtoa_r+0x3ca>
 8005ed8:	4680      	mov	r8, r0
 8005eda:	3801      	subs	r0, #1
 8005edc:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8005ee0:	2b30      	cmp	r3, #48	; 0x30
 8005ee2:	d0f9      	beq.n	8005ed8 <_dtoa_r+0x548>
 8005ee4:	4693      	mov	fp, r2
 8005ee6:	e02a      	b.n	8005f3e <_dtoa_r+0x5ae>
 8005ee8:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005eec:	e7d6      	b.n	8005e9c <_dtoa_r+0x50c>
 8005eee:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005ef2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8005ef6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005efa:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8005efe:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8005f02:	ee15 3a10 	vmov	r3, s10
 8005f06:	3330      	adds	r3, #48	; 0x30
 8005f08:	f808 3b01 	strb.w	r3, [r8], #1
 8005f0c:	9b01      	ldr	r3, [sp, #4]
 8005f0e:	eba8 0303 	sub.w	r3, r8, r3
 8005f12:	4599      	cmp	r9, r3
 8005f14:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005f18:	eea3 7b46 	vfms.f64	d7, d3, d6
 8005f1c:	d133      	bne.n	8005f86 <_dtoa_r+0x5f6>
 8005f1e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8005f22:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f2a:	dc1a      	bgt.n	8005f62 <_dtoa_r+0x5d2>
 8005f2c:	eeb4 7b46 	vcmp.f64	d7, d6
 8005f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f34:	d103      	bne.n	8005f3e <_dtoa_r+0x5ae>
 8005f36:	ee15 3a10 	vmov	r3, s10
 8005f3a:	07d9      	lsls	r1, r3, #31
 8005f3c:	d411      	bmi.n	8005f62 <_dtoa_r+0x5d2>
 8005f3e:	4629      	mov	r1, r5
 8005f40:	4630      	mov	r0, r6
 8005f42:	f000 fbd1 	bl	80066e8 <_Bfree>
 8005f46:	2300      	movs	r3, #0
 8005f48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f4a:	f888 3000 	strb.w	r3, [r8]
 8005f4e:	f10b 0301 	add.w	r3, fp, #1
 8005f52:	6013      	str	r3, [r2, #0]
 8005f54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	f43f ad69 	beq.w	8005a2e <_dtoa_r+0x9e>
 8005f5c:	f8c3 8000 	str.w	r8, [r3]
 8005f60:	e565      	b.n	8005a2e <_dtoa_r+0x9e>
 8005f62:	465a      	mov	r2, fp
 8005f64:	4643      	mov	r3, r8
 8005f66:	4698      	mov	r8, r3
 8005f68:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8005f6c:	2939      	cmp	r1, #57	; 0x39
 8005f6e:	d106      	bne.n	8005f7e <_dtoa_r+0x5ee>
 8005f70:	9901      	ldr	r1, [sp, #4]
 8005f72:	4299      	cmp	r1, r3
 8005f74:	d1f7      	bne.n	8005f66 <_dtoa_r+0x5d6>
 8005f76:	9801      	ldr	r0, [sp, #4]
 8005f78:	2130      	movs	r1, #48	; 0x30
 8005f7a:	3201      	adds	r2, #1
 8005f7c:	7001      	strb	r1, [r0, #0]
 8005f7e:	7819      	ldrb	r1, [r3, #0]
 8005f80:	3101      	adds	r1, #1
 8005f82:	7019      	strb	r1, [r3, #0]
 8005f84:	e7ae      	b.n	8005ee4 <_dtoa_r+0x554>
 8005f86:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005f8a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f92:	d1b2      	bne.n	8005efa <_dtoa_r+0x56a>
 8005f94:	e7d3      	b.n	8005f3e <_dtoa_r+0x5ae>
 8005f96:	bf00      	nop
 8005f98:	08008fd8 	.word	0x08008fd8
 8005f9c:	08008fb0 	.word	0x08008fb0
 8005fa0:	9907      	ldr	r1, [sp, #28]
 8005fa2:	2900      	cmp	r1, #0
 8005fa4:	f000 80d0 	beq.w	8006148 <_dtoa_r+0x7b8>
 8005fa8:	9906      	ldr	r1, [sp, #24]
 8005faa:	2901      	cmp	r1, #1
 8005fac:	f300 80b4 	bgt.w	8006118 <_dtoa_r+0x788>
 8005fb0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fb2:	2900      	cmp	r1, #0
 8005fb4:	f000 80ac 	beq.w	8006110 <_dtoa_r+0x780>
 8005fb8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005fbc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005fc0:	461c      	mov	r4, r3
 8005fc2:	9309      	str	r3, [sp, #36]	; 0x24
 8005fc4:	9b04      	ldr	r3, [sp, #16]
 8005fc6:	4413      	add	r3, r2
 8005fc8:	9304      	str	r3, [sp, #16]
 8005fca:	9b05      	ldr	r3, [sp, #20]
 8005fcc:	2101      	movs	r1, #1
 8005fce:	4413      	add	r3, r2
 8005fd0:	4630      	mov	r0, r6
 8005fd2:	9305      	str	r3, [sp, #20]
 8005fd4:	f000 fc88 	bl	80068e8 <__i2b>
 8005fd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fda:	4607      	mov	r7, r0
 8005fdc:	f1b8 0f00 	cmp.w	r8, #0
 8005fe0:	d00d      	beq.n	8005ffe <_dtoa_r+0x66e>
 8005fe2:	9a05      	ldr	r2, [sp, #20]
 8005fe4:	2a00      	cmp	r2, #0
 8005fe6:	dd0a      	ble.n	8005ffe <_dtoa_r+0x66e>
 8005fe8:	4542      	cmp	r2, r8
 8005fea:	9904      	ldr	r1, [sp, #16]
 8005fec:	bfa8      	it	ge
 8005fee:	4642      	movge	r2, r8
 8005ff0:	1a89      	subs	r1, r1, r2
 8005ff2:	9104      	str	r1, [sp, #16]
 8005ff4:	9905      	ldr	r1, [sp, #20]
 8005ff6:	eba8 0802 	sub.w	r8, r8, r2
 8005ffa:	1a8a      	subs	r2, r1, r2
 8005ffc:	9205      	str	r2, [sp, #20]
 8005ffe:	b303      	cbz	r3, 8006042 <_dtoa_r+0x6b2>
 8006000:	9a07      	ldr	r2, [sp, #28]
 8006002:	2a00      	cmp	r2, #0
 8006004:	f000 80a5 	beq.w	8006152 <_dtoa_r+0x7c2>
 8006008:	2c00      	cmp	r4, #0
 800600a:	dd13      	ble.n	8006034 <_dtoa_r+0x6a4>
 800600c:	4639      	mov	r1, r7
 800600e:	4622      	mov	r2, r4
 8006010:	4630      	mov	r0, r6
 8006012:	930d      	str	r3, [sp, #52]	; 0x34
 8006014:	f000 fd28 	bl	8006a68 <__pow5mult>
 8006018:	462a      	mov	r2, r5
 800601a:	4601      	mov	r1, r0
 800601c:	4607      	mov	r7, r0
 800601e:	4630      	mov	r0, r6
 8006020:	f000 fc78 	bl	8006914 <__multiply>
 8006024:	4629      	mov	r1, r5
 8006026:	9009      	str	r0, [sp, #36]	; 0x24
 8006028:	4630      	mov	r0, r6
 800602a:	f000 fb5d 	bl	80066e8 <_Bfree>
 800602e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006030:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006032:	4615      	mov	r5, r2
 8006034:	1b1a      	subs	r2, r3, r4
 8006036:	d004      	beq.n	8006042 <_dtoa_r+0x6b2>
 8006038:	4629      	mov	r1, r5
 800603a:	4630      	mov	r0, r6
 800603c:	f000 fd14 	bl	8006a68 <__pow5mult>
 8006040:	4605      	mov	r5, r0
 8006042:	2101      	movs	r1, #1
 8006044:	4630      	mov	r0, r6
 8006046:	f000 fc4f 	bl	80068e8 <__i2b>
 800604a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800604c:	2b00      	cmp	r3, #0
 800604e:	4604      	mov	r4, r0
 8006050:	f340 8081 	ble.w	8006156 <_dtoa_r+0x7c6>
 8006054:	461a      	mov	r2, r3
 8006056:	4601      	mov	r1, r0
 8006058:	4630      	mov	r0, r6
 800605a:	f000 fd05 	bl	8006a68 <__pow5mult>
 800605e:	9b06      	ldr	r3, [sp, #24]
 8006060:	2b01      	cmp	r3, #1
 8006062:	4604      	mov	r4, r0
 8006064:	dd7a      	ble.n	800615c <_dtoa_r+0x7cc>
 8006066:	2300      	movs	r3, #0
 8006068:	9309      	str	r3, [sp, #36]	; 0x24
 800606a:	6922      	ldr	r2, [r4, #16]
 800606c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006070:	6910      	ldr	r0, [r2, #16]
 8006072:	f000 fbeb 	bl	800684c <__hi0bits>
 8006076:	f1c0 0020 	rsb	r0, r0, #32
 800607a:	9b05      	ldr	r3, [sp, #20]
 800607c:	4418      	add	r0, r3
 800607e:	f010 001f 	ands.w	r0, r0, #31
 8006082:	f000 8093 	beq.w	80061ac <_dtoa_r+0x81c>
 8006086:	f1c0 0220 	rsb	r2, r0, #32
 800608a:	2a04      	cmp	r2, #4
 800608c:	f340 8085 	ble.w	800619a <_dtoa_r+0x80a>
 8006090:	9b04      	ldr	r3, [sp, #16]
 8006092:	f1c0 001c 	rsb	r0, r0, #28
 8006096:	4403      	add	r3, r0
 8006098:	9304      	str	r3, [sp, #16]
 800609a:	9b05      	ldr	r3, [sp, #20]
 800609c:	4480      	add	r8, r0
 800609e:	4403      	add	r3, r0
 80060a0:	9305      	str	r3, [sp, #20]
 80060a2:	9b04      	ldr	r3, [sp, #16]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	dd05      	ble.n	80060b4 <_dtoa_r+0x724>
 80060a8:	4629      	mov	r1, r5
 80060aa:	461a      	mov	r2, r3
 80060ac:	4630      	mov	r0, r6
 80060ae:	f000 fd35 	bl	8006b1c <__lshift>
 80060b2:	4605      	mov	r5, r0
 80060b4:	9b05      	ldr	r3, [sp, #20]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	dd05      	ble.n	80060c6 <_dtoa_r+0x736>
 80060ba:	4621      	mov	r1, r4
 80060bc:	461a      	mov	r2, r3
 80060be:	4630      	mov	r0, r6
 80060c0:	f000 fd2c 	bl	8006b1c <__lshift>
 80060c4:	4604      	mov	r4, r0
 80060c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d071      	beq.n	80061b0 <_dtoa_r+0x820>
 80060cc:	4621      	mov	r1, r4
 80060ce:	4628      	mov	r0, r5
 80060d0:	f000 fd90 	bl	8006bf4 <__mcmp>
 80060d4:	2800      	cmp	r0, #0
 80060d6:	da6b      	bge.n	80061b0 <_dtoa_r+0x820>
 80060d8:	2300      	movs	r3, #0
 80060da:	4629      	mov	r1, r5
 80060dc:	220a      	movs	r2, #10
 80060de:	4630      	mov	r0, r6
 80060e0:	f000 fb24 	bl	800672c <__multadd>
 80060e4:	9b07      	ldr	r3, [sp, #28]
 80060e6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80060ea:	4605      	mov	r5, r0
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	f000 8197 	beq.w	8006420 <_dtoa_r+0xa90>
 80060f2:	4639      	mov	r1, r7
 80060f4:	2300      	movs	r3, #0
 80060f6:	220a      	movs	r2, #10
 80060f8:	4630      	mov	r0, r6
 80060fa:	f000 fb17 	bl	800672c <__multadd>
 80060fe:	f1ba 0f00 	cmp.w	sl, #0
 8006102:	4607      	mov	r7, r0
 8006104:	f300 8093 	bgt.w	800622e <_dtoa_r+0x89e>
 8006108:	9b06      	ldr	r3, [sp, #24]
 800610a:	2b02      	cmp	r3, #2
 800610c:	dc57      	bgt.n	80061be <_dtoa_r+0x82e>
 800610e:	e08e      	b.n	800622e <_dtoa_r+0x89e>
 8006110:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006112:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006116:	e751      	b.n	8005fbc <_dtoa_r+0x62c>
 8006118:	f109 34ff 	add.w	r4, r9, #4294967295
 800611c:	42a3      	cmp	r3, r4
 800611e:	bfbf      	itttt	lt
 8006120:	1ae2      	sublt	r2, r4, r3
 8006122:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006124:	189b      	addlt	r3, r3, r2
 8006126:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006128:	bfae      	itee	ge
 800612a:	1b1c      	subge	r4, r3, r4
 800612c:	4623      	movlt	r3, r4
 800612e:	2400      	movlt	r4, #0
 8006130:	f1b9 0f00 	cmp.w	r9, #0
 8006134:	bfb5      	itete	lt
 8006136:	9a04      	ldrlt	r2, [sp, #16]
 8006138:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800613c:	eba2 0809 	sublt.w	r8, r2, r9
 8006140:	464a      	movge	r2, r9
 8006142:	bfb8      	it	lt
 8006144:	2200      	movlt	r2, #0
 8006146:	e73c      	b.n	8005fc2 <_dtoa_r+0x632>
 8006148:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800614c:	9f07      	ldr	r7, [sp, #28]
 800614e:	461c      	mov	r4, r3
 8006150:	e744      	b.n	8005fdc <_dtoa_r+0x64c>
 8006152:	461a      	mov	r2, r3
 8006154:	e770      	b.n	8006038 <_dtoa_r+0x6a8>
 8006156:	9b06      	ldr	r3, [sp, #24]
 8006158:	2b01      	cmp	r3, #1
 800615a:	dc18      	bgt.n	800618e <_dtoa_r+0x7fe>
 800615c:	9b02      	ldr	r3, [sp, #8]
 800615e:	b9b3      	cbnz	r3, 800618e <_dtoa_r+0x7fe>
 8006160:	9b03      	ldr	r3, [sp, #12]
 8006162:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8006166:	b9a2      	cbnz	r2, 8006192 <_dtoa_r+0x802>
 8006168:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800616c:	0d12      	lsrs	r2, r2, #20
 800616e:	0512      	lsls	r2, r2, #20
 8006170:	b18a      	cbz	r2, 8006196 <_dtoa_r+0x806>
 8006172:	9b04      	ldr	r3, [sp, #16]
 8006174:	3301      	adds	r3, #1
 8006176:	9304      	str	r3, [sp, #16]
 8006178:	9b05      	ldr	r3, [sp, #20]
 800617a:	3301      	adds	r3, #1
 800617c:	9305      	str	r3, [sp, #20]
 800617e:	2301      	movs	r3, #1
 8006180:	9309      	str	r3, [sp, #36]	; 0x24
 8006182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006184:	2b00      	cmp	r3, #0
 8006186:	f47f af70 	bne.w	800606a <_dtoa_r+0x6da>
 800618a:	2001      	movs	r0, #1
 800618c:	e775      	b.n	800607a <_dtoa_r+0x6ea>
 800618e:	2300      	movs	r3, #0
 8006190:	e7f6      	b.n	8006180 <_dtoa_r+0x7f0>
 8006192:	9b02      	ldr	r3, [sp, #8]
 8006194:	e7f4      	b.n	8006180 <_dtoa_r+0x7f0>
 8006196:	9209      	str	r2, [sp, #36]	; 0x24
 8006198:	e7f3      	b.n	8006182 <_dtoa_r+0x7f2>
 800619a:	d082      	beq.n	80060a2 <_dtoa_r+0x712>
 800619c:	9b04      	ldr	r3, [sp, #16]
 800619e:	321c      	adds	r2, #28
 80061a0:	4413      	add	r3, r2
 80061a2:	9304      	str	r3, [sp, #16]
 80061a4:	9b05      	ldr	r3, [sp, #20]
 80061a6:	4490      	add	r8, r2
 80061a8:	4413      	add	r3, r2
 80061aa:	e779      	b.n	80060a0 <_dtoa_r+0x710>
 80061ac:	4602      	mov	r2, r0
 80061ae:	e7f5      	b.n	800619c <_dtoa_r+0x80c>
 80061b0:	f1b9 0f00 	cmp.w	r9, #0
 80061b4:	dc36      	bgt.n	8006224 <_dtoa_r+0x894>
 80061b6:	9b06      	ldr	r3, [sp, #24]
 80061b8:	2b02      	cmp	r3, #2
 80061ba:	dd33      	ble.n	8006224 <_dtoa_r+0x894>
 80061bc:	46ca      	mov	sl, r9
 80061be:	f1ba 0f00 	cmp.w	sl, #0
 80061c2:	d10d      	bne.n	80061e0 <_dtoa_r+0x850>
 80061c4:	4621      	mov	r1, r4
 80061c6:	4653      	mov	r3, sl
 80061c8:	2205      	movs	r2, #5
 80061ca:	4630      	mov	r0, r6
 80061cc:	f000 faae 	bl	800672c <__multadd>
 80061d0:	4601      	mov	r1, r0
 80061d2:	4604      	mov	r4, r0
 80061d4:	4628      	mov	r0, r5
 80061d6:	f000 fd0d 	bl	8006bf4 <__mcmp>
 80061da:	2800      	cmp	r0, #0
 80061dc:	f73f ade4 	bgt.w	8005da8 <_dtoa_r+0x418>
 80061e0:	9b08      	ldr	r3, [sp, #32]
 80061e2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80061e6:	ea6f 0b03 	mvn.w	fp, r3
 80061ea:	f04f 0900 	mov.w	r9, #0
 80061ee:	4621      	mov	r1, r4
 80061f0:	4630      	mov	r0, r6
 80061f2:	f000 fa79 	bl	80066e8 <_Bfree>
 80061f6:	2f00      	cmp	r7, #0
 80061f8:	f43f aea1 	beq.w	8005f3e <_dtoa_r+0x5ae>
 80061fc:	f1b9 0f00 	cmp.w	r9, #0
 8006200:	d005      	beq.n	800620e <_dtoa_r+0x87e>
 8006202:	45b9      	cmp	r9, r7
 8006204:	d003      	beq.n	800620e <_dtoa_r+0x87e>
 8006206:	4649      	mov	r1, r9
 8006208:	4630      	mov	r0, r6
 800620a:	f000 fa6d 	bl	80066e8 <_Bfree>
 800620e:	4639      	mov	r1, r7
 8006210:	4630      	mov	r0, r6
 8006212:	f000 fa69 	bl	80066e8 <_Bfree>
 8006216:	e692      	b.n	8005f3e <_dtoa_r+0x5ae>
 8006218:	2400      	movs	r4, #0
 800621a:	4627      	mov	r7, r4
 800621c:	e7e0      	b.n	80061e0 <_dtoa_r+0x850>
 800621e:	4693      	mov	fp, r2
 8006220:	4627      	mov	r7, r4
 8006222:	e5c1      	b.n	8005da8 <_dtoa_r+0x418>
 8006224:	9b07      	ldr	r3, [sp, #28]
 8006226:	46ca      	mov	sl, r9
 8006228:	2b00      	cmp	r3, #0
 800622a:	f000 8100 	beq.w	800642e <_dtoa_r+0xa9e>
 800622e:	f1b8 0f00 	cmp.w	r8, #0
 8006232:	dd05      	ble.n	8006240 <_dtoa_r+0x8b0>
 8006234:	4639      	mov	r1, r7
 8006236:	4642      	mov	r2, r8
 8006238:	4630      	mov	r0, r6
 800623a:	f000 fc6f 	bl	8006b1c <__lshift>
 800623e:	4607      	mov	r7, r0
 8006240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006242:	2b00      	cmp	r3, #0
 8006244:	d05d      	beq.n	8006302 <_dtoa_r+0x972>
 8006246:	6879      	ldr	r1, [r7, #4]
 8006248:	4630      	mov	r0, r6
 800624a:	f000 fa0d 	bl	8006668 <_Balloc>
 800624e:	4680      	mov	r8, r0
 8006250:	b928      	cbnz	r0, 800625e <_dtoa_r+0x8ce>
 8006252:	4b82      	ldr	r3, [pc, #520]	; (800645c <_dtoa_r+0xacc>)
 8006254:	4602      	mov	r2, r0
 8006256:	f240 21ef 	movw	r1, #751	; 0x2ef
 800625a:	f7ff bbb1 	b.w	80059c0 <_dtoa_r+0x30>
 800625e:	693a      	ldr	r2, [r7, #16]
 8006260:	3202      	adds	r2, #2
 8006262:	0092      	lsls	r2, r2, #2
 8006264:	f107 010c 	add.w	r1, r7, #12
 8006268:	300c      	adds	r0, #12
 800626a:	f001 ff3f 	bl	80080ec <memcpy>
 800626e:	2201      	movs	r2, #1
 8006270:	4641      	mov	r1, r8
 8006272:	4630      	mov	r0, r6
 8006274:	f000 fc52 	bl	8006b1c <__lshift>
 8006278:	9b01      	ldr	r3, [sp, #4]
 800627a:	3301      	adds	r3, #1
 800627c:	9304      	str	r3, [sp, #16]
 800627e:	9b01      	ldr	r3, [sp, #4]
 8006280:	4453      	add	r3, sl
 8006282:	9308      	str	r3, [sp, #32]
 8006284:	9b02      	ldr	r3, [sp, #8]
 8006286:	f003 0301 	and.w	r3, r3, #1
 800628a:	46b9      	mov	r9, r7
 800628c:	9307      	str	r3, [sp, #28]
 800628e:	4607      	mov	r7, r0
 8006290:	9b04      	ldr	r3, [sp, #16]
 8006292:	4621      	mov	r1, r4
 8006294:	3b01      	subs	r3, #1
 8006296:	4628      	mov	r0, r5
 8006298:	9302      	str	r3, [sp, #8]
 800629a:	f7ff faef 	bl	800587c <quorem>
 800629e:	4603      	mov	r3, r0
 80062a0:	3330      	adds	r3, #48	; 0x30
 80062a2:	9005      	str	r0, [sp, #20]
 80062a4:	4649      	mov	r1, r9
 80062a6:	4628      	mov	r0, r5
 80062a8:	9309      	str	r3, [sp, #36]	; 0x24
 80062aa:	f000 fca3 	bl	8006bf4 <__mcmp>
 80062ae:	463a      	mov	r2, r7
 80062b0:	4682      	mov	sl, r0
 80062b2:	4621      	mov	r1, r4
 80062b4:	4630      	mov	r0, r6
 80062b6:	f000 fcb9 	bl	8006c2c <__mdiff>
 80062ba:	68c2      	ldr	r2, [r0, #12]
 80062bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062be:	4680      	mov	r8, r0
 80062c0:	bb0a      	cbnz	r2, 8006306 <_dtoa_r+0x976>
 80062c2:	4601      	mov	r1, r0
 80062c4:	4628      	mov	r0, r5
 80062c6:	f000 fc95 	bl	8006bf4 <__mcmp>
 80062ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062cc:	4602      	mov	r2, r0
 80062ce:	4641      	mov	r1, r8
 80062d0:	4630      	mov	r0, r6
 80062d2:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 80062d6:	f000 fa07 	bl	80066e8 <_Bfree>
 80062da:	9b06      	ldr	r3, [sp, #24]
 80062dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062de:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80062e2:	ea43 0102 	orr.w	r1, r3, r2
 80062e6:	9b07      	ldr	r3, [sp, #28]
 80062e8:	4319      	orrs	r1, r3
 80062ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062ec:	d10d      	bne.n	800630a <_dtoa_r+0x97a>
 80062ee:	2b39      	cmp	r3, #57	; 0x39
 80062f0:	d029      	beq.n	8006346 <_dtoa_r+0x9b6>
 80062f2:	f1ba 0f00 	cmp.w	sl, #0
 80062f6:	dd01      	ble.n	80062fc <_dtoa_r+0x96c>
 80062f8:	9b05      	ldr	r3, [sp, #20]
 80062fa:	3331      	adds	r3, #49	; 0x31
 80062fc:	9a02      	ldr	r2, [sp, #8]
 80062fe:	7013      	strb	r3, [r2, #0]
 8006300:	e775      	b.n	80061ee <_dtoa_r+0x85e>
 8006302:	4638      	mov	r0, r7
 8006304:	e7b8      	b.n	8006278 <_dtoa_r+0x8e8>
 8006306:	2201      	movs	r2, #1
 8006308:	e7e1      	b.n	80062ce <_dtoa_r+0x93e>
 800630a:	f1ba 0f00 	cmp.w	sl, #0
 800630e:	db06      	blt.n	800631e <_dtoa_r+0x98e>
 8006310:	9906      	ldr	r1, [sp, #24]
 8006312:	ea41 0a0a 	orr.w	sl, r1, sl
 8006316:	9907      	ldr	r1, [sp, #28]
 8006318:	ea5a 0a01 	orrs.w	sl, sl, r1
 800631c:	d120      	bne.n	8006360 <_dtoa_r+0x9d0>
 800631e:	2a00      	cmp	r2, #0
 8006320:	ddec      	ble.n	80062fc <_dtoa_r+0x96c>
 8006322:	4629      	mov	r1, r5
 8006324:	2201      	movs	r2, #1
 8006326:	4630      	mov	r0, r6
 8006328:	9304      	str	r3, [sp, #16]
 800632a:	f000 fbf7 	bl	8006b1c <__lshift>
 800632e:	4621      	mov	r1, r4
 8006330:	4605      	mov	r5, r0
 8006332:	f000 fc5f 	bl	8006bf4 <__mcmp>
 8006336:	2800      	cmp	r0, #0
 8006338:	9b04      	ldr	r3, [sp, #16]
 800633a:	dc02      	bgt.n	8006342 <_dtoa_r+0x9b2>
 800633c:	d1de      	bne.n	80062fc <_dtoa_r+0x96c>
 800633e:	07da      	lsls	r2, r3, #31
 8006340:	d5dc      	bpl.n	80062fc <_dtoa_r+0x96c>
 8006342:	2b39      	cmp	r3, #57	; 0x39
 8006344:	d1d8      	bne.n	80062f8 <_dtoa_r+0x968>
 8006346:	9a02      	ldr	r2, [sp, #8]
 8006348:	2339      	movs	r3, #57	; 0x39
 800634a:	7013      	strb	r3, [r2, #0]
 800634c:	4643      	mov	r3, r8
 800634e:	4698      	mov	r8, r3
 8006350:	3b01      	subs	r3, #1
 8006352:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8006356:	2a39      	cmp	r2, #57	; 0x39
 8006358:	d051      	beq.n	80063fe <_dtoa_r+0xa6e>
 800635a:	3201      	adds	r2, #1
 800635c:	701a      	strb	r2, [r3, #0]
 800635e:	e746      	b.n	80061ee <_dtoa_r+0x85e>
 8006360:	2a00      	cmp	r2, #0
 8006362:	dd03      	ble.n	800636c <_dtoa_r+0x9dc>
 8006364:	2b39      	cmp	r3, #57	; 0x39
 8006366:	d0ee      	beq.n	8006346 <_dtoa_r+0x9b6>
 8006368:	3301      	adds	r3, #1
 800636a:	e7c7      	b.n	80062fc <_dtoa_r+0x96c>
 800636c:	9a04      	ldr	r2, [sp, #16]
 800636e:	9908      	ldr	r1, [sp, #32]
 8006370:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006374:	428a      	cmp	r2, r1
 8006376:	d02b      	beq.n	80063d0 <_dtoa_r+0xa40>
 8006378:	4629      	mov	r1, r5
 800637a:	2300      	movs	r3, #0
 800637c:	220a      	movs	r2, #10
 800637e:	4630      	mov	r0, r6
 8006380:	f000 f9d4 	bl	800672c <__multadd>
 8006384:	45b9      	cmp	r9, r7
 8006386:	4605      	mov	r5, r0
 8006388:	f04f 0300 	mov.w	r3, #0
 800638c:	f04f 020a 	mov.w	r2, #10
 8006390:	4649      	mov	r1, r9
 8006392:	4630      	mov	r0, r6
 8006394:	d107      	bne.n	80063a6 <_dtoa_r+0xa16>
 8006396:	f000 f9c9 	bl	800672c <__multadd>
 800639a:	4681      	mov	r9, r0
 800639c:	4607      	mov	r7, r0
 800639e:	9b04      	ldr	r3, [sp, #16]
 80063a0:	3301      	adds	r3, #1
 80063a2:	9304      	str	r3, [sp, #16]
 80063a4:	e774      	b.n	8006290 <_dtoa_r+0x900>
 80063a6:	f000 f9c1 	bl	800672c <__multadd>
 80063aa:	4639      	mov	r1, r7
 80063ac:	4681      	mov	r9, r0
 80063ae:	2300      	movs	r3, #0
 80063b0:	220a      	movs	r2, #10
 80063b2:	4630      	mov	r0, r6
 80063b4:	f000 f9ba 	bl	800672c <__multadd>
 80063b8:	4607      	mov	r7, r0
 80063ba:	e7f0      	b.n	800639e <_dtoa_r+0xa0e>
 80063bc:	f1ba 0f00 	cmp.w	sl, #0
 80063c0:	9a01      	ldr	r2, [sp, #4]
 80063c2:	bfcc      	ite	gt
 80063c4:	46d0      	movgt	r8, sl
 80063c6:	f04f 0801 	movle.w	r8, #1
 80063ca:	4490      	add	r8, r2
 80063cc:	f04f 0900 	mov.w	r9, #0
 80063d0:	4629      	mov	r1, r5
 80063d2:	2201      	movs	r2, #1
 80063d4:	4630      	mov	r0, r6
 80063d6:	9302      	str	r3, [sp, #8]
 80063d8:	f000 fba0 	bl	8006b1c <__lshift>
 80063dc:	4621      	mov	r1, r4
 80063de:	4605      	mov	r5, r0
 80063e0:	f000 fc08 	bl	8006bf4 <__mcmp>
 80063e4:	2800      	cmp	r0, #0
 80063e6:	dcb1      	bgt.n	800634c <_dtoa_r+0x9bc>
 80063e8:	d102      	bne.n	80063f0 <_dtoa_r+0xa60>
 80063ea:	9b02      	ldr	r3, [sp, #8]
 80063ec:	07db      	lsls	r3, r3, #31
 80063ee:	d4ad      	bmi.n	800634c <_dtoa_r+0x9bc>
 80063f0:	4643      	mov	r3, r8
 80063f2:	4698      	mov	r8, r3
 80063f4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80063f8:	2a30      	cmp	r2, #48	; 0x30
 80063fa:	d0fa      	beq.n	80063f2 <_dtoa_r+0xa62>
 80063fc:	e6f7      	b.n	80061ee <_dtoa_r+0x85e>
 80063fe:	9a01      	ldr	r2, [sp, #4]
 8006400:	429a      	cmp	r2, r3
 8006402:	d1a4      	bne.n	800634e <_dtoa_r+0x9be>
 8006404:	f10b 0b01 	add.w	fp, fp, #1
 8006408:	2331      	movs	r3, #49	; 0x31
 800640a:	e778      	b.n	80062fe <_dtoa_r+0x96e>
 800640c:	4b14      	ldr	r3, [pc, #80]	; (8006460 <_dtoa_r+0xad0>)
 800640e:	f7ff bb2a 	b.w	8005a66 <_dtoa_r+0xd6>
 8006412:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006414:	2b00      	cmp	r3, #0
 8006416:	f47f ab05 	bne.w	8005a24 <_dtoa_r+0x94>
 800641a:	4b12      	ldr	r3, [pc, #72]	; (8006464 <_dtoa_r+0xad4>)
 800641c:	f7ff bb23 	b.w	8005a66 <_dtoa_r+0xd6>
 8006420:	f1ba 0f00 	cmp.w	sl, #0
 8006424:	dc03      	bgt.n	800642e <_dtoa_r+0xa9e>
 8006426:	9b06      	ldr	r3, [sp, #24]
 8006428:	2b02      	cmp	r3, #2
 800642a:	f73f aec8 	bgt.w	80061be <_dtoa_r+0x82e>
 800642e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006432:	4621      	mov	r1, r4
 8006434:	4628      	mov	r0, r5
 8006436:	f7ff fa21 	bl	800587c <quorem>
 800643a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800643e:	f808 3b01 	strb.w	r3, [r8], #1
 8006442:	9a01      	ldr	r2, [sp, #4]
 8006444:	eba8 0202 	sub.w	r2, r8, r2
 8006448:	4592      	cmp	sl, r2
 800644a:	ddb7      	ble.n	80063bc <_dtoa_r+0xa2c>
 800644c:	4629      	mov	r1, r5
 800644e:	2300      	movs	r3, #0
 8006450:	220a      	movs	r2, #10
 8006452:	4630      	mov	r0, r6
 8006454:	f000 f96a 	bl	800672c <__multadd>
 8006458:	4605      	mov	r5, r0
 800645a:	e7ea      	b.n	8006432 <_dtoa_r+0xaa2>
 800645c:	08008f41 	.word	0x08008f41
 8006460:	08008e9c 	.word	0x08008e9c
 8006464:	08008ec5 	.word	0x08008ec5

08006468 <_free_r>:
 8006468:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800646a:	2900      	cmp	r1, #0
 800646c:	d044      	beq.n	80064f8 <_free_r+0x90>
 800646e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006472:	9001      	str	r0, [sp, #4]
 8006474:	2b00      	cmp	r3, #0
 8006476:	f1a1 0404 	sub.w	r4, r1, #4
 800647a:	bfb8      	it	lt
 800647c:	18e4      	addlt	r4, r4, r3
 800647e:	f000 f8e7 	bl	8006650 <__malloc_lock>
 8006482:	4a1e      	ldr	r2, [pc, #120]	; (80064fc <_free_r+0x94>)
 8006484:	9801      	ldr	r0, [sp, #4]
 8006486:	6813      	ldr	r3, [r2, #0]
 8006488:	b933      	cbnz	r3, 8006498 <_free_r+0x30>
 800648a:	6063      	str	r3, [r4, #4]
 800648c:	6014      	str	r4, [r2, #0]
 800648e:	b003      	add	sp, #12
 8006490:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006494:	f000 b8e2 	b.w	800665c <__malloc_unlock>
 8006498:	42a3      	cmp	r3, r4
 800649a:	d908      	bls.n	80064ae <_free_r+0x46>
 800649c:	6825      	ldr	r5, [r4, #0]
 800649e:	1961      	adds	r1, r4, r5
 80064a0:	428b      	cmp	r3, r1
 80064a2:	bf01      	itttt	eq
 80064a4:	6819      	ldreq	r1, [r3, #0]
 80064a6:	685b      	ldreq	r3, [r3, #4]
 80064a8:	1949      	addeq	r1, r1, r5
 80064aa:	6021      	streq	r1, [r4, #0]
 80064ac:	e7ed      	b.n	800648a <_free_r+0x22>
 80064ae:	461a      	mov	r2, r3
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	b10b      	cbz	r3, 80064b8 <_free_r+0x50>
 80064b4:	42a3      	cmp	r3, r4
 80064b6:	d9fa      	bls.n	80064ae <_free_r+0x46>
 80064b8:	6811      	ldr	r1, [r2, #0]
 80064ba:	1855      	adds	r5, r2, r1
 80064bc:	42a5      	cmp	r5, r4
 80064be:	d10b      	bne.n	80064d8 <_free_r+0x70>
 80064c0:	6824      	ldr	r4, [r4, #0]
 80064c2:	4421      	add	r1, r4
 80064c4:	1854      	adds	r4, r2, r1
 80064c6:	42a3      	cmp	r3, r4
 80064c8:	6011      	str	r1, [r2, #0]
 80064ca:	d1e0      	bne.n	800648e <_free_r+0x26>
 80064cc:	681c      	ldr	r4, [r3, #0]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	6053      	str	r3, [r2, #4]
 80064d2:	440c      	add	r4, r1
 80064d4:	6014      	str	r4, [r2, #0]
 80064d6:	e7da      	b.n	800648e <_free_r+0x26>
 80064d8:	d902      	bls.n	80064e0 <_free_r+0x78>
 80064da:	230c      	movs	r3, #12
 80064dc:	6003      	str	r3, [r0, #0]
 80064de:	e7d6      	b.n	800648e <_free_r+0x26>
 80064e0:	6825      	ldr	r5, [r4, #0]
 80064e2:	1961      	adds	r1, r4, r5
 80064e4:	428b      	cmp	r3, r1
 80064e6:	bf04      	itt	eq
 80064e8:	6819      	ldreq	r1, [r3, #0]
 80064ea:	685b      	ldreq	r3, [r3, #4]
 80064ec:	6063      	str	r3, [r4, #4]
 80064ee:	bf04      	itt	eq
 80064f0:	1949      	addeq	r1, r1, r5
 80064f2:	6021      	streq	r1, [r4, #0]
 80064f4:	6054      	str	r4, [r2, #4]
 80064f6:	e7ca      	b.n	800648e <_free_r+0x26>
 80064f8:	b003      	add	sp, #12
 80064fa:	bd30      	pop	{r4, r5, pc}
 80064fc:	2000041c 	.word	0x2000041c

08006500 <malloc>:
 8006500:	4b02      	ldr	r3, [pc, #8]	; (800650c <malloc+0xc>)
 8006502:	4601      	mov	r1, r0
 8006504:	6818      	ldr	r0, [r3, #0]
 8006506:	f000 b823 	b.w	8006550 <_malloc_r>
 800650a:	bf00      	nop
 800650c:	20000064 	.word	0x20000064

08006510 <sbrk_aligned>:
 8006510:	b570      	push	{r4, r5, r6, lr}
 8006512:	4e0e      	ldr	r6, [pc, #56]	; (800654c <sbrk_aligned+0x3c>)
 8006514:	460c      	mov	r4, r1
 8006516:	6831      	ldr	r1, [r6, #0]
 8006518:	4605      	mov	r5, r0
 800651a:	b911      	cbnz	r1, 8006522 <sbrk_aligned+0x12>
 800651c:	f001 fdd6 	bl	80080cc <_sbrk_r>
 8006520:	6030      	str	r0, [r6, #0]
 8006522:	4621      	mov	r1, r4
 8006524:	4628      	mov	r0, r5
 8006526:	f001 fdd1 	bl	80080cc <_sbrk_r>
 800652a:	1c43      	adds	r3, r0, #1
 800652c:	d00a      	beq.n	8006544 <sbrk_aligned+0x34>
 800652e:	1cc4      	adds	r4, r0, #3
 8006530:	f024 0403 	bic.w	r4, r4, #3
 8006534:	42a0      	cmp	r0, r4
 8006536:	d007      	beq.n	8006548 <sbrk_aligned+0x38>
 8006538:	1a21      	subs	r1, r4, r0
 800653a:	4628      	mov	r0, r5
 800653c:	f001 fdc6 	bl	80080cc <_sbrk_r>
 8006540:	3001      	adds	r0, #1
 8006542:	d101      	bne.n	8006548 <sbrk_aligned+0x38>
 8006544:	f04f 34ff 	mov.w	r4, #4294967295
 8006548:	4620      	mov	r0, r4
 800654a:	bd70      	pop	{r4, r5, r6, pc}
 800654c:	20000420 	.word	0x20000420

08006550 <_malloc_r>:
 8006550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006554:	1ccd      	adds	r5, r1, #3
 8006556:	f025 0503 	bic.w	r5, r5, #3
 800655a:	3508      	adds	r5, #8
 800655c:	2d0c      	cmp	r5, #12
 800655e:	bf38      	it	cc
 8006560:	250c      	movcc	r5, #12
 8006562:	2d00      	cmp	r5, #0
 8006564:	4607      	mov	r7, r0
 8006566:	db01      	blt.n	800656c <_malloc_r+0x1c>
 8006568:	42a9      	cmp	r1, r5
 800656a:	d905      	bls.n	8006578 <_malloc_r+0x28>
 800656c:	230c      	movs	r3, #12
 800656e:	603b      	str	r3, [r7, #0]
 8006570:	2600      	movs	r6, #0
 8006572:	4630      	mov	r0, r6
 8006574:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006578:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800664c <_malloc_r+0xfc>
 800657c:	f000 f868 	bl	8006650 <__malloc_lock>
 8006580:	f8d8 3000 	ldr.w	r3, [r8]
 8006584:	461c      	mov	r4, r3
 8006586:	bb5c      	cbnz	r4, 80065e0 <_malloc_r+0x90>
 8006588:	4629      	mov	r1, r5
 800658a:	4638      	mov	r0, r7
 800658c:	f7ff ffc0 	bl	8006510 <sbrk_aligned>
 8006590:	1c43      	adds	r3, r0, #1
 8006592:	4604      	mov	r4, r0
 8006594:	d155      	bne.n	8006642 <_malloc_r+0xf2>
 8006596:	f8d8 4000 	ldr.w	r4, [r8]
 800659a:	4626      	mov	r6, r4
 800659c:	2e00      	cmp	r6, #0
 800659e:	d145      	bne.n	800662c <_malloc_r+0xdc>
 80065a0:	2c00      	cmp	r4, #0
 80065a2:	d048      	beq.n	8006636 <_malloc_r+0xe6>
 80065a4:	6823      	ldr	r3, [r4, #0]
 80065a6:	4631      	mov	r1, r6
 80065a8:	4638      	mov	r0, r7
 80065aa:	eb04 0903 	add.w	r9, r4, r3
 80065ae:	f001 fd8d 	bl	80080cc <_sbrk_r>
 80065b2:	4581      	cmp	r9, r0
 80065b4:	d13f      	bne.n	8006636 <_malloc_r+0xe6>
 80065b6:	6821      	ldr	r1, [r4, #0]
 80065b8:	1a6d      	subs	r5, r5, r1
 80065ba:	4629      	mov	r1, r5
 80065bc:	4638      	mov	r0, r7
 80065be:	f7ff ffa7 	bl	8006510 <sbrk_aligned>
 80065c2:	3001      	adds	r0, #1
 80065c4:	d037      	beq.n	8006636 <_malloc_r+0xe6>
 80065c6:	6823      	ldr	r3, [r4, #0]
 80065c8:	442b      	add	r3, r5
 80065ca:	6023      	str	r3, [r4, #0]
 80065cc:	f8d8 3000 	ldr.w	r3, [r8]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d038      	beq.n	8006646 <_malloc_r+0xf6>
 80065d4:	685a      	ldr	r2, [r3, #4]
 80065d6:	42a2      	cmp	r2, r4
 80065d8:	d12b      	bne.n	8006632 <_malloc_r+0xe2>
 80065da:	2200      	movs	r2, #0
 80065dc:	605a      	str	r2, [r3, #4]
 80065de:	e00f      	b.n	8006600 <_malloc_r+0xb0>
 80065e0:	6822      	ldr	r2, [r4, #0]
 80065e2:	1b52      	subs	r2, r2, r5
 80065e4:	d41f      	bmi.n	8006626 <_malloc_r+0xd6>
 80065e6:	2a0b      	cmp	r2, #11
 80065e8:	d917      	bls.n	800661a <_malloc_r+0xca>
 80065ea:	1961      	adds	r1, r4, r5
 80065ec:	42a3      	cmp	r3, r4
 80065ee:	6025      	str	r5, [r4, #0]
 80065f0:	bf18      	it	ne
 80065f2:	6059      	strne	r1, [r3, #4]
 80065f4:	6863      	ldr	r3, [r4, #4]
 80065f6:	bf08      	it	eq
 80065f8:	f8c8 1000 	streq.w	r1, [r8]
 80065fc:	5162      	str	r2, [r4, r5]
 80065fe:	604b      	str	r3, [r1, #4]
 8006600:	4638      	mov	r0, r7
 8006602:	f104 060b 	add.w	r6, r4, #11
 8006606:	f000 f829 	bl	800665c <__malloc_unlock>
 800660a:	f026 0607 	bic.w	r6, r6, #7
 800660e:	1d23      	adds	r3, r4, #4
 8006610:	1af2      	subs	r2, r6, r3
 8006612:	d0ae      	beq.n	8006572 <_malloc_r+0x22>
 8006614:	1b9b      	subs	r3, r3, r6
 8006616:	50a3      	str	r3, [r4, r2]
 8006618:	e7ab      	b.n	8006572 <_malloc_r+0x22>
 800661a:	42a3      	cmp	r3, r4
 800661c:	6862      	ldr	r2, [r4, #4]
 800661e:	d1dd      	bne.n	80065dc <_malloc_r+0x8c>
 8006620:	f8c8 2000 	str.w	r2, [r8]
 8006624:	e7ec      	b.n	8006600 <_malloc_r+0xb0>
 8006626:	4623      	mov	r3, r4
 8006628:	6864      	ldr	r4, [r4, #4]
 800662a:	e7ac      	b.n	8006586 <_malloc_r+0x36>
 800662c:	4634      	mov	r4, r6
 800662e:	6876      	ldr	r6, [r6, #4]
 8006630:	e7b4      	b.n	800659c <_malloc_r+0x4c>
 8006632:	4613      	mov	r3, r2
 8006634:	e7cc      	b.n	80065d0 <_malloc_r+0x80>
 8006636:	230c      	movs	r3, #12
 8006638:	603b      	str	r3, [r7, #0]
 800663a:	4638      	mov	r0, r7
 800663c:	f000 f80e 	bl	800665c <__malloc_unlock>
 8006640:	e797      	b.n	8006572 <_malloc_r+0x22>
 8006642:	6025      	str	r5, [r4, #0]
 8006644:	e7dc      	b.n	8006600 <_malloc_r+0xb0>
 8006646:	605b      	str	r3, [r3, #4]
 8006648:	deff      	udf	#255	; 0xff
 800664a:	bf00      	nop
 800664c:	2000041c 	.word	0x2000041c

08006650 <__malloc_lock>:
 8006650:	4801      	ldr	r0, [pc, #4]	; (8006658 <__malloc_lock+0x8>)
 8006652:	f7ff b90b 	b.w	800586c <__retarget_lock_acquire_recursive>
 8006656:	bf00      	nop
 8006658:	20000418 	.word	0x20000418

0800665c <__malloc_unlock>:
 800665c:	4801      	ldr	r0, [pc, #4]	; (8006664 <__malloc_unlock+0x8>)
 800665e:	f7ff b906 	b.w	800586e <__retarget_lock_release_recursive>
 8006662:	bf00      	nop
 8006664:	20000418 	.word	0x20000418

08006668 <_Balloc>:
 8006668:	b570      	push	{r4, r5, r6, lr}
 800666a:	69c6      	ldr	r6, [r0, #28]
 800666c:	4604      	mov	r4, r0
 800666e:	460d      	mov	r5, r1
 8006670:	b976      	cbnz	r6, 8006690 <_Balloc+0x28>
 8006672:	2010      	movs	r0, #16
 8006674:	f7ff ff44 	bl	8006500 <malloc>
 8006678:	4602      	mov	r2, r0
 800667a:	61e0      	str	r0, [r4, #28]
 800667c:	b920      	cbnz	r0, 8006688 <_Balloc+0x20>
 800667e:	4b18      	ldr	r3, [pc, #96]	; (80066e0 <_Balloc+0x78>)
 8006680:	4818      	ldr	r0, [pc, #96]	; (80066e4 <_Balloc+0x7c>)
 8006682:	216b      	movs	r1, #107	; 0x6b
 8006684:	f001 fd48 	bl	8008118 <__assert_func>
 8006688:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800668c:	6006      	str	r6, [r0, #0]
 800668e:	60c6      	str	r6, [r0, #12]
 8006690:	69e6      	ldr	r6, [r4, #28]
 8006692:	68f3      	ldr	r3, [r6, #12]
 8006694:	b183      	cbz	r3, 80066b8 <_Balloc+0x50>
 8006696:	69e3      	ldr	r3, [r4, #28]
 8006698:	68db      	ldr	r3, [r3, #12]
 800669a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800669e:	b9b8      	cbnz	r0, 80066d0 <_Balloc+0x68>
 80066a0:	2101      	movs	r1, #1
 80066a2:	fa01 f605 	lsl.w	r6, r1, r5
 80066a6:	1d72      	adds	r2, r6, #5
 80066a8:	0092      	lsls	r2, r2, #2
 80066aa:	4620      	mov	r0, r4
 80066ac:	f001 fd52 	bl	8008154 <_calloc_r>
 80066b0:	b160      	cbz	r0, 80066cc <_Balloc+0x64>
 80066b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80066b6:	e00e      	b.n	80066d6 <_Balloc+0x6e>
 80066b8:	2221      	movs	r2, #33	; 0x21
 80066ba:	2104      	movs	r1, #4
 80066bc:	4620      	mov	r0, r4
 80066be:	f001 fd49 	bl	8008154 <_calloc_r>
 80066c2:	69e3      	ldr	r3, [r4, #28]
 80066c4:	60f0      	str	r0, [r6, #12]
 80066c6:	68db      	ldr	r3, [r3, #12]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d1e4      	bne.n	8006696 <_Balloc+0x2e>
 80066cc:	2000      	movs	r0, #0
 80066ce:	bd70      	pop	{r4, r5, r6, pc}
 80066d0:	6802      	ldr	r2, [r0, #0]
 80066d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80066d6:	2300      	movs	r3, #0
 80066d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80066dc:	e7f7      	b.n	80066ce <_Balloc+0x66>
 80066de:	bf00      	nop
 80066e0:	08008ed2 	.word	0x08008ed2
 80066e4:	08008f52 	.word	0x08008f52

080066e8 <_Bfree>:
 80066e8:	b570      	push	{r4, r5, r6, lr}
 80066ea:	69c6      	ldr	r6, [r0, #28]
 80066ec:	4605      	mov	r5, r0
 80066ee:	460c      	mov	r4, r1
 80066f0:	b976      	cbnz	r6, 8006710 <_Bfree+0x28>
 80066f2:	2010      	movs	r0, #16
 80066f4:	f7ff ff04 	bl	8006500 <malloc>
 80066f8:	4602      	mov	r2, r0
 80066fa:	61e8      	str	r0, [r5, #28]
 80066fc:	b920      	cbnz	r0, 8006708 <_Bfree+0x20>
 80066fe:	4b09      	ldr	r3, [pc, #36]	; (8006724 <_Bfree+0x3c>)
 8006700:	4809      	ldr	r0, [pc, #36]	; (8006728 <_Bfree+0x40>)
 8006702:	218f      	movs	r1, #143	; 0x8f
 8006704:	f001 fd08 	bl	8008118 <__assert_func>
 8006708:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800670c:	6006      	str	r6, [r0, #0]
 800670e:	60c6      	str	r6, [r0, #12]
 8006710:	b13c      	cbz	r4, 8006722 <_Bfree+0x3a>
 8006712:	69eb      	ldr	r3, [r5, #28]
 8006714:	6862      	ldr	r2, [r4, #4]
 8006716:	68db      	ldr	r3, [r3, #12]
 8006718:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800671c:	6021      	str	r1, [r4, #0]
 800671e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006722:	bd70      	pop	{r4, r5, r6, pc}
 8006724:	08008ed2 	.word	0x08008ed2
 8006728:	08008f52 	.word	0x08008f52

0800672c <__multadd>:
 800672c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006730:	690d      	ldr	r5, [r1, #16]
 8006732:	4607      	mov	r7, r0
 8006734:	460c      	mov	r4, r1
 8006736:	461e      	mov	r6, r3
 8006738:	f101 0c14 	add.w	ip, r1, #20
 800673c:	2000      	movs	r0, #0
 800673e:	f8dc 3000 	ldr.w	r3, [ip]
 8006742:	b299      	uxth	r1, r3
 8006744:	fb02 6101 	mla	r1, r2, r1, r6
 8006748:	0c1e      	lsrs	r6, r3, #16
 800674a:	0c0b      	lsrs	r3, r1, #16
 800674c:	fb02 3306 	mla	r3, r2, r6, r3
 8006750:	b289      	uxth	r1, r1
 8006752:	3001      	adds	r0, #1
 8006754:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006758:	4285      	cmp	r5, r0
 800675a:	f84c 1b04 	str.w	r1, [ip], #4
 800675e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006762:	dcec      	bgt.n	800673e <__multadd+0x12>
 8006764:	b30e      	cbz	r6, 80067aa <__multadd+0x7e>
 8006766:	68a3      	ldr	r3, [r4, #8]
 8006768:	42ab      	cmp	r3, r5
 800676a:	dc19      	bgt.n	80067a0 <__multadd+0x74>
 800676c:	6861      	ldr	r1, [r4, #4]
 800676e:	4638      	mov	r0, r7
 8006770:	3101      	adds	r1, #1
 8006772:	f7ff ff79 	bl	8006668 <_Balloc>
 8006776:	4680      	mov	r8, r0
 8006778:	b928      	cbnz	r0, 8006786 <__multadd+0x5a>
 800677a:	4602      	mov	r2, r0
 800677c:	4b0c      	ldr	r3, [pc, #48]	; (80067b0 <__multadd+0x84>)
 800677e:	480d      	ldr	r0, [pc, #52]	; (80067b4 <__multadd+0x88>)
 8006780:	21ba      	movs	r1, #186	; 0xba
 8006782:	f001 fcc9 	bl	8008118 <__assert_func>
 8006786:	6922      	ldr	r2, [r4, #16]
 8006788:	3202      	adds	r2, #2
 800678a:	f104 010c 	add.w	r1, r4, #12
 800678e:	0092      	lsls	r2, r2, #2
 8006790:	300c      	adds	r0, #12
 8006792:	f001 fcab 	bl	80080ec <memcpy>
 8006796:	4621      	mov	r1, r4
 8006798:	4638      	mov	r0, r7
 800679a:	f7ff ffa5 	bl	80066e8 <_Bfree>
 800679e:	4644      	mov	r4, r8
 80067a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80067a4:	3501      	adds	r5, #1
 80067a6:	615e      	str	r6, [r3, #20]
 80067a8:	6125      	str	r5, [r4, #16]
 80067aa:	4620      	mov	r0, r4
 80067ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067b0:	08008f41 	.word	0x08008f41
 80067b4:	08008f52 	.word	0x08008f52

080067b8 <__s2b>:
 80067b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067bc:	460c      	mov	r4, r1
 80067be:	4615      	mov	r5, r2
 80067c0:	461f      	mov	r7, r3
 80067c2:	2209      	movs	r2, #9
 80067c4:	3308      	adds	r3, #8
 80067c6:	4606      	mov	r6, r0
 80067c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80067cc:	2100      	movs	r1, #0
 80067ce:	2201      	movs	r2, #1
 80067d0:	429a      	cmp	r2, r3
 80067d2:	db09      	blt.n	80067e8 <__s2b+0x30>
 80067d4:	4630      	mov	r0, r6
 80067d6:	f7ff ff47 	bl	8006668 <_Balloc>
 80067da:	b940      	cbnz	r0, 80067ee <__s2b+0x36>
 80067dc:	4602      	mov	r2, r0
 80067de:	4b19      	ldr	r3, [pc, #100]	; (8006844 <__s2b+0x8c>)
 80067e0:	4819      	ldr	r0, [pc, #100]	; (8006848 <__s2b+0x90>)
 80067e2:	21d3      	movs	r1, #211	; 0xd3
 80067e4:	f001 fc98 	bl	8008118 <__assert_func>
 80067e8:	0052      	lsls	r2, r2, #1
 80067ea:	3101      	adds	r1, #1
 80067ec:	e7f0      	b.n	80067d0 <__s2b+0x18>
 80067ee:	9b08      	ldr	r3, [sp, #32]
 80067f0:	6143      	str	r3, [r0, #20]
 80067f2:	2d09      	cmp	r5, #9
 80067f4:	f04f 0301 	mov.w	r3, #1
 80067f8:	6103      	str	r3, [r0, #16]
 80067fa:	dd16      	ble.n	800682a <__s2b+0x72>
 80067fc:	f104 0909 	add.w	r9, r4, #9
 8006800:	46c8      	mov	r8, r9
 8006802:	442c      	add	r4, r5
 8006804:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006808:	4601      	mov	r1, r0
 800680a:	3b30      	subs	r3, #48	; 0x30
 800680c:	220a      	movs	r2, #10
 800680e:	4630      	mov	r0, r6
 8006810:	f7ff ff8c 	bl	800672c <__multadd>
 8006814:	45a0      	cmp	r8, r4
 8006816:	d1f5      	bne.n	8006804 <__s2b+0x4c>
 8006818:	f1a5 0408 	sub.w	r4, r5, #8
 800681c:	444c      	add	r4, r9
 800681e:	1b2d      	subs	r5, r5, r4
 8006820:	1963      	adds	r3, r4, r5
 8006822:	42bb      	cmp	r3, r7
 8006824:	db04      	blt.n	8006830 <__s2b+0x78>
 8006826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800682a:	340a      	adds	r4, #10
 800682c:	2509      	movs	r5, #9
 800682e:	e7f6      	b.n	800681e <__s2b+0x66>
 8006830:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006834:	4601      	mov	r1, r0
 8006836:	3b30      	subs	r3, #48	; 0x30
 8006838:	220a      	movs	r2, #10
 800683a:	4630      	mov	r0, r6
 800683c:	f7ff ff76 	bl	800672c <__multadd>
 8006840:	e7ee      	b.n	8006820 <__s2b+0x68>
 8006842:	bf00      	nop
 8006844:	08008f41 	.word	0x08008f41
 8006848:	08008f52 	.word	0x08008f52

0800684c <__hi0bits>:
 800684c:	0c03      	lsrs	r3, r0, #16
 800684e:	041b      	lsls	r3, r3, #16
 8006850:	b9d3      	cbnz	r3, 8006888 <__hi0bits+0x3c>
 8006852:	0400      	lsls	r0, r0, #16
 8006854:	2310      	movs	r3, #16
 8006856:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800685a:	bf04      	itt	eq
 800685c:	0200      	lsleq	r0, r0, #8
 800685e:	3308      	addeq	r3, #8
 8006860:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006864:	bf04      	itt	eq
 8006866:	0100      	lsleq	r0, r0, #4
 8006868:	3304      	addeq	r3, #4
 800686a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800686e:	bf04      	itt	eq
 8006870:	0080      	lsleq	r0, r0, #2
 8006872:	3302      	addeq	r3, #2
 8006874:	2800      	cmp	r0, #0
 8006876:	db05      	blt.n	8006884 <__hi0bits+0x38>
 8006878:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800687c:	f103 0301 	add.w	r3, r3, #1
 8006880:	bf08      	it	eq
 8006882:	2320      	moveq	r3, #32
 8006884:	4618      	mov	r0, r3
 8006886:	4770      	bx	lr
 8006888:	2300      	movs	r3, #0
 800688a:	e7e4      	b.n	8006856 <__hi0bits+0xa>

0800688c <__lo0bits>:
 800688c:	6803      	ldr	r3, [r0, #0]
 800688e:	f013 0207 	ands.w	r2, r3, #7
 8006892:	d00c      	beq.n	80068ae <__lo0bits+0x22>
 8006894:	07d9      	lsls	r1, r3, #31
 8006896:	d422      	bmi.n	80068de <__lo0bits+0x52>
 8006898:	079a      	lsls	r2, r3, #30
 800689a:	bf49      	itett	mi
 800689c:	085b      	lsrmi	r3, r3, #1
 800689e:	089b      	lsrpl	r3, r3, #2
 80068a0:	6003      	strmi	r3, [r0, #0]
 80068a2:	2201      	movmi	r2, #1
 80068a4:	bf5c      	itt	pl
 80068a6:	6003      	strpl	r3, [r0, #0]
 80068a8:	2202      	movpl	r2, #2
 80068aa:	4610      	mov	r0, r2
 80068ac:	4770      	bx	lr
 80068ae:	b299      	uxth	r1, r3
 80068b0:	b909      	cbnz	r1, 80068b6 <__lo0bits+0x2a>
 80068b2:	0c1b      	lsrs	r3, r3, #16
 80068b4:	2210      	movs	r2, #16
 80068b6:	b2d9      	uxtb	r1, r3
 80068b8:	b909      	cbnz	r1, 80068be <__lo0bits+0x32>
 80068ba:	3208      	adds	r2, #8
 80068bc:	0a1b      	lsrs	r3, r3, #8
 80068be:	0719      	lsls	r1, r3, #28
 80068c0:	bf04      	itt	eq
 80068c2:	091b      	lsreq	r3, r3, #4
 80068c4:	3204      	addeq	r2, #4
 80068c6:	0799      	lsls	r1, r3, #30
 80068c8:	bf04      	itt	eq
 80068ca:	089b      	lsreq	r3, r3, #2
 80068cc:	3202      	addeq	r2, #2
 80068ce:	07d9      	lsls	r1, r3, #31
 80068d0:	d403      	bmi.n	80068da <__lo0bits+0x4e>
 80068d2:	085b      	lsrs	r3, r3, #1
 80068d4:	f102 0201 	add.w	r2, r2, #1
 80068d8:	d003      	beq.n	80068e2 <__lo0bits+0x56>
 80068da:	6003      	str	r3, [r0, #0]
 80068dc:	e7e5      	b.n	80068aa <__lo0bits+0x1e>
 80068de:	2200      	movs	r2, #0
 80068e0:	e7e3      	b.n	80068aa <__lo0bits+0x1e>
 80068e2:	2220      	movs	r2, #32
 80068e4:	e7e1      	b.n	80068aa <__lo0bits+0x1e>
	...

080068e8 <__i2b>:
 80068e8:	b510      	push	{r4, lr}
 80068ea:	460c      	mov	r4, r1
 80068ec:	2101      	movs	r1, #1
 80068ee:	f7ff febb 	bl	8006668 <_Balloc>
 80068f2:	4602      	mov	r2, r0
 80068f4:	b928      	cbnz	r0, 8006902 <__i2b+0x1a>
 80068f6:	4b05      	ldr	r3, [pc, #20]	; (800690c <__i2b+0x24>)
 80068f8:	4805      	ldr	r0, [pc, #20]	; (8006910 <__i2b+0x28>)
 80068fa:	f240 1145 	movw	r1, #325	; 0x145
 80068fe:	f001 fc0b 	bl	8008118 <__assert_func>
 8006902:	2301      	movs	r3, #1
 8006904:	6144      	str	r4, [r0, #20]
 8006906:	6103      	str	r3, [r0, #16]
 8006908:	bd10      	pop	{r4, pc}
 800690a:	bf00      	nop
 800690c:	08008f41 	.word	0x08008f41
 8006910:	08008f52 	.word	0x08008f52

08006914 <__multiply>:
 8006914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006918:	4691      	mov	r9, r2
 800691a:	690a      	ldr	r2, [r1, #16]
 800691c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006920:	429a      	cmp	r2, r3
 8006922:	bfb8      	it	lt
 8006924:	460b      	movlt	r3, r1
 8006926:	460c      	mov	r4, r1
 8006928:	bfbc      	itt	lt
 800692a:	464c      	movlt	r4, r9
 800692c:	4699      	movlt	r9, r3
 800692e:	6927      	ldr	r7, [r4, #16]
 8006930:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006934:	68a3      	ldr	r3, [r4, #8]
 8006936:	6861      	ldr	r1, [r4, #4]
 8006938:	eb07 060a 	add.w	r6, r7, sl
 800693c:	42b3      	cmp	r3, r6
 800693e:	b085      	sub	sp, #20
 8006940:	bfb8      	it	lt
 8006942:	3101      	addlt	r1, #1
 8006944:	f7ff fe90 	bl	8006668 <_Balloc>
 8006948:	b930      	cbnz	r0, 8006958 <__multiply+0x44>
 800694a:	4602      	mov	r2, r0
 800694c:	4b44      	ldr	r3, [pc, #272]	; (8006a60 <__multiply+0x14c>)
 800694e:	4845      	ldr	r0, [pc, #276]	; (8006a64 <__multiply+0x150>)
 8006950:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006954:	f001 fbe0 	bl	8008118 <__assert_func>
 8006958:	f100 0514 	add.w	r5, r0, #20
 800695c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006960:	462b      	mov	r3, r5
 8006962:	2200      	movs	r2, #0
 8006964:	4543      	cmp	r3, r8
 8006966:	d321      	bcc.n	80069ac <__multiply+0x98>
 8006968:	f104 0314 	add.w	r3, r4, #20
 800696c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006970:	f109 0314 	add.w	r3, r9, #20
 8006974:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006978:	9202      	str	r2, [sp, #8]
 800697a:	1b3a      	subs	r2, r7, r4
 800697c:	3a15      	subs	r2, #21
 800697e:	f022 0203 	bic.w	r2, r2, #3
 8006982:	3204      	adds	r2, #4
 8006984:	f104 0115 	add.w	r1, r4, #21
 8006988:	428f      	cmp	r7, r1
 800698a:	bf38      	it	cc
 800698c:	2204      	movcc	r2, #4
 800698e:	9201      	str	r2, [sp, #4]
 8006990:	9a02      	ldr	r2, [sp, #8]
 8006992:	9303      	str	r3, [sp, #12]
 8006994:	429a      	cmp	r2, r3
 8006996:	d80c      	bhi.n	80069b2 <__multiply+0x9e>
 8006998:	2e00      	cmp	r6, #0
 800699a:	dd03      	ble.n	80069a4 <__multiply+0x90>
 800699c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d05b      	beq.n	8006a5c <__multiply+0x148>
 80069a4:	6106      	str	r6, [r0, #16]
 80069a6:	b005      	add	sp, #20
 80069a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069ac:	f843 2b04 	str.w	r2, [r3], #4
 80069b0:	e7d8      	b.n	8006964 <__multiply+0x50>
 80069b2:	f8b3 a000 	ldrh.w	sl, [r3]
 80069b6:	f1ba 0f00 	cmp.w	sl, #0
 80069ba:	d024      	beq.n	8006a06 <__multiply+0xf2>
 80069bc:	f104 0e14 	add.w	lr, r4, #20
 80069c0:	46a9      	mov	r9, r5
 80069c2:	f04f 0c00 	mov.w	ip, #0
 80069c6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80069ca:	f8d9 1000 	ldr.w	r1, [r9]
 80069ce:	fa1f fb82 	uxth.w	fp, r2
 80069d2:	b289      	uxth	r1, r1
 80069d4:	fb0a 110b 	mla	r1, sl, fp, r1
 80069d8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80069dc:	f8d9 2000 	ldr.w	r2, [r9]
 80069e0:	4461      	add	r1, ip
 80069e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80069e6:	fb0a c20b 	mla	r2, sl, fp, ip
 80069ea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80069ee:	b289      	uxth	r1, r1
 80069f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80069f4:	4577      	cmp	r7, lr
 80069f6:	f849 1b04 	str.w	r1, [r9], #4
 80069fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80069fe:	d8e2      	bhi.n	80069c6 <__multiply+0xb2>
 8006a00:	9a01      	ldr	r2, [sp, #4]
 8006a02:	f845 c002 	str.w	ip, [r5, r2]
 8006a06:	9a03      	ldr	r2, [sp, #12]
 8006a08:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006a0c:	3304      	adds	r3, #4
 8006a0e:	f1b9 0f00 	cmp.w	r9, #0
 8006a12:	d021      	beq.n	8006a58 <__multiply+0x144>
 8006a14:	6829      	ldr	r1, [r5, #0]
 8006a16:	f104 0c14 	add.w	ip, r4, #20
 8006a1a:	46ae      	mov	lr, r5
 8006a1c:	f04f 0a00 	mov.w	sl, #0
 8006a20:	f8bc b000 	ldrh.w	fp, [ip]
 8006a24:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006a28:	fb09 220b 	mla	r2, r9, fp, r2
 8006a2c:	4452      	add	r2, sl
 8006a2e:	b289      	uxth	r1, r1
 8006a30:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006a34:	f84e 1b04 	str.w	r1, [lr], #4
 8006a38:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006a3c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006a40:	f8be 1000 	ldrh.w	r1, [lr]
 8006a44:	fb09 110a 	mla	r1, r9, sl, r1
 8006a48:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006a4c:	4567      	cmp	r7, ip
 8006a4e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006a52:	d8e5      	bhi.n	8006a20 <__multiply+0x10c>
 8006a54:	9a01      	ldr	r2, [sp, #4]
 8006a56:	50a9      	str	r1, [r5, r2]
 8006a58:	3504      	adds	r5, #4
 8006a5a:	e799      	b.n	8006990 <__multiply+0x7c>
 8006a5c:	3e01      	subs	r6, #1
 8006a5e:	e79b      	b.n	8006998 <__multiply+0x84>
 8006a60:	08008f41 	.word	0x08008f41
 8006a64:	08008f52 	.word	0x08008f52

08006a68 <__pow5mult>:
 8006a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a6c:	4615      	mov	r5, r2
 8006a6e:	f012 0203 	ands.w	r2, r2, #3
 8006a72:	4606      	mov	r6, r0
 8006a74:	460f      	mov	r7, r1
 8006a76:	d007      	beq.n	8006a88 <__pow5mult+0x20>
 8006a78:	4c25      	ldr	r4, [pc, #148]	; (8006b10 <__pow5mult+0xa8>)
 8006a7a:	3a01      	subs	r2, #1
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006a82:	f7ff fe53 	bl	800672c <__multadd>
 8006a86:	4607      	mov	r7, r0
 8006a88:	10ad      	asrs	r5, r5, #2
 8006a8a:	d03d      	beq.n	8006b08 <__pow5mult+0xa0>
 8006a8c:	69f4      	ldr	r4, [r6, #28]
 8006a8e:	b97c      	cbnz	r4, 8006ab0 <__pow5mult+0x48>
 8006a90:	2010      	movs	r0, #16
 8006a92:	f7ff fd35 	bl	8006500 <malloc>
 8006a96:	4602      	mov	r2, r0
 8006a98:	61f0      	str	r0, [r6, #28]
 8006a9a:	b928      	cbnz	r0, 8006aa8 <__pow5mult+0x40>
 8006a9c:	4b1d      	ldr	r3, [pc, #116]	; (8006b14 <__pow5mult+0xac>)
 8006a9e:	481e      	ldr	r0, [pc, #120]	; (8006b18 <__pow5mult+0xb0>)
 8006aa0:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006aa4:	f001 fb38 	bl	8008118 <__assert_func>
 8006aa8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006aac:	6004      	str	r4, [r0, #0]
 8006aae:	60c4      	str	r4, [r0, #12]
 8006ab0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006ab4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006ab8:	b94c      	cbnz	r4, 8006ace <__pow5mult+0x66>
 8006aba:	f240 2171 	movw	r1, #625	; 0x271
 8006abe:	4630      	mov	r0, r6
 8006ac0:	f7ff ff12 	bl	80068e8 <__i2b>
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	f8c8 0008 	str.w	r0, [r8, #8]
 8006aca:	4604      	mov	r4, r0
 8006acc:	6003      	str	r3, [r0, #0]
 8006ace:	f04f 0900 	mov.w	r9, #0
 8006ad2:	07eb      	lsls	r3, r5, #31
 8006ad4:	d50a      	bpl.n	8006aec <__pow5mult+0x84>
 8006ad6:	4639      	mov	r1, r7
 8006ad8:	4622      	mov	r2, r4
 8006ada:	4630      	mov	r0, r6
 8006adc:	f7ff ff1a 	bl	8006914 <__multiply>
 8006ae0:	4639      	mov	r1, r7
 8006ae2:	4680      	mov	r8, r0
 8006ae4:	4630      	mov	r0, r6
 8006ae6:	f7ff fdff 	bl	80066e8 <_Bfree>
 8006aea:	4647      	mov	r7, r8
 8006aec:	106d      	asrs	r5, r5, #1
 8006aee:	d00b      	beq.n	8006b08 <__pow5mult+0xa0>
 8006af0:	6820      	ldr	r0, [r4, #0]
 8006af2:	b938      	cbnz	r0, 8006b04 <__pow5mult+0x9c>
 8006af4:	4622      	mov	r2, r4
 8006af6:	4621      	mov	r1, r4
 8006af8:	4630      	mov	r0, r6
 8006afa:	f7ff ff0b 	bl	8006914 <__multiply>
 8006afe:	6020      	str	r0, [r4, #0]
 8006b00:	f8c0 9000 	str.w	r9, [r0]
 8006b04:	4604      	mov	r4, r0
 8006b06:	e7e4      	b.n	8006ad2 <__pow5mult+0x6a>
 8006b08:	4638      	mov	r0, r7
 8006b0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b0e:	bf00      	nop
 8006b10:	080090a0 	.word	0x080090a0
 8006b14:	08008ed2 	.word	0x08008ed2
 8006b18:	08008f52 	.word	0x08008f52

08006b1c <__lshift>:
 8006b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b20:	460c      	mov	r4, r1
 8006b22:	6849      	ldr	r1, [r1, #4]
 8006b24:	6923      	ldr	r3, [r4, #16]
 8006b26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006b2a:	68a3      	ldr	r3, [r4, #8]
 8006b2c:	4607      	mov	r7, r0
 8006b2e:	4691      	mov	r9, r2
 8006b30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006b34:	f108 0601 	add.w	r6, r8, #1
 8006b38:	42b3      	cmp	r3, r6
 8006b3a:	db0b      	blt.n	8006b54 <__lshift+0x38>
 8006b3c:	4638      	mov	r0, r7
 8006b3e:	f7ff fd93 	bl	8006668 <_Balloc>
 8006b42:	4605      	mov	r5, r0
 8006b44:	b948      	cbnz	r0, 8006b5a <__lshift+0x3e>
 8006b46:	4602      	mov	r2, r0
 8006b48:	4b28      	ldr	r3, [pc, #160]	; (8006bec <__lshift+0xd0>)
 8006b4a:	4829      	ldr	r0, [pc, #164]	; (8006bf0 <__lshift+0xd4>)
 8006b4c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006b50:	f001 fae2 	bl	8008118 <__assert_func>
 8006b54:	3101      	adds	r1, #1
 8006b56:	005b      	lsls	r3, r3, #1
 8006b58:	e7ee      	b.n	8006b38 <__lshift+0x1c>
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	f100 0114 	add.w	r1, r0, #20
 8006b60:	f100 0210 	add.w	r2, r0, #16
 8006b64:	4618      	mov	r0, r3
 8006b66:	4553      	cmp	r3, sl
 8006b68:	db33      	blt.n	8006bd2 <__lshift+0xb6>
 8006b6a:	6920      	ldr	r0, [r4, #16]
 8006b6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b70:	f104 0314 	add.w	r3, r4, #20
 8006b74:	f019 091f 	ands.w	r9, r9, #31
 8006b78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006b7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006b80:	d02b      	beq.n	8006bda <__lshift+0xbe>
 8006b82:	f1c9 0e20 	rsb	lr, r9, #32
 8006b86:	468a      	mov	sl, r1
 8006b88:	2200      	movs	r2, #0
 8006b8a:	6818      	ldr	r0, [r3, #0]
 8006b8c:	fa00 f009 	lsl.w	r0, r0, r9
 8006b90:	4310      	orrs	r0, r2
 8006b92:	f84a 0b04 	str.w	r0, [sl], #4
 8006b96:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b9a:	459c      	cmp	ip, r3
 8006b9c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006ba0:	d8f3      	bhi.n	8006b8a <__lshift+0x6e>
 8006ba2:	ebac 0304 	sub.w	r3, ip, r4
 8006ba6:	3b15      	subs	r3, #21
 8006ba8:	f023 0303 	bic.w	r3, r3, #3
 8006bac:	3304      	adds	r3, #4
 8006bae:	f104 0015 	add.w	r0, r4, #21
 8006bb2:	4584      	cmp	ip, r0
 8006bb4:	bf38      	it	cc
 8006bb6:	2304      	movcc	r3, #4
 8006bb8:	50ca      	str	r2, [r1, r3]
 8006bba:	b10a      	cbz	r2, 8006bc0 <__lshift+0xa4>
 8006bbc:	f108 0602 	add.w	r6, r8, #2
 8006bc0:	3e01      	subs	r6, #1
 8006bc2:	4638      	mov	r0, r7
 8006bc4:	612e      	str	r6, [r5, #16]
 8006bc6:	4621      	mov	r1, r4
 8006bc8:	f7ff fd8e 	bl	80066e8 <_Bfree>
 8006bcc:	4628      	mov	r0, r5
 8006bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bd2:	f842 0f04 	str.w	r0, [r2, #4]!
 8006bd6:	3301      	adds	r3, #1
 8006bd8:	e7c5      	b.n	8006b66 <__lshift+0x4a>
 8006bda:	3904      	subs	r1, #4
 8006bdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006be0:	f841 2f04 	str.w	r2, [r1, #4]!
 8006be4:	459c      	cmp	ip, r3
 8006be6:	d8f9      	bhi.n	8006bdc <__lshift+0xc0>
 8006be8:	e7ea      	b.n	8006bc0 <__lshift+0xa4>
 8006bea:	bf00      	nop
 8006bec:	08008f41 	.word	0x08008f41
 8006bf0:	08008f52 	.word	0x08008f52

08006bf4 <__mcmp>:
 8006bf4:	b530      	push	{r4, r5, lr}
 8006bf6:	6902      	ldr	r2, [r0, #16]
 8006bf8:	690c      	ldr	r4, [r1, #16]
 8006bfa:	1b12      	subs	r2, r2, r4
 8006bfc:	d10e      	bne.n	8006c1c <__mcmp+0x28>
 8006bfe:	f100 0314 	add.w	r3, r0, #20
 8006c02:	3114      	adds	r1, #20
 8006c04:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006c08:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006c0c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006c10:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006c14:	42a5      	cmp	r5, r4
 8006c16:	d003      	beq.n	8006c20 <__mcmp+0x2c>
 8006c18:	d305      	bcc.n	8006c26 <__mcmp+0x32>
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	4610      	mov	r0, r2
 8006c1e:	bd30      	pop	{r4, r5, pc}
 8006c20:	4283      	cmp	r3, r0
 8006c22:	d3f3      	bcc.n	8006c0c <__mcmp+0x18>
 8006c24:	e7fa      	b.n	8006c1c <__mcmp+0x28>
 8006c26:	f04f 32ff 	mov.w	r2, #4294967295
 8006c2a:	e7f7      	b.n	8006c1c <__mcmp+0x28>

08006c2c <__mdiff>:
 8006c2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c30:	460c      	mov	r4, r1
 8006c32:	4606      	mov	r6, r0
 8006c34:	4611      	mov	r1, r2
 8006c36:	4620      	mov	r0, r4
 8006c38:	4690      	mov	r8, r2
 8006c3a:	f7ff ffdb 	bl	8006bf4 <__mcmp>
 8006c3e:	1e05      	subs	r5, r0, #0
 8006c40:	d110      	bne.n	8006c64 <__mdiff+0x38>
 8006c42:	4629      	mov	r1, r5
 8006c44:	4630      	mov	r0, r6
 8006c46:	f7ff fd0f 	bl	8006668 <_Balloc>
 8006c4a:	b930      	cbnz	r0, 8006c5a <__mdiff+0x2e>
 8006c4c:	4b3a      	ldr	r3, [pc, #232]	; (8006d38 <__mdiff+0x10c>)
 8006c4e:	4602      	mov	r2, r0
 8006c50:	f240 2137 	movw	r1, #567	; 0x237
 8006c54:	4839      	ldr	r0, [pc, #228]	; (8006d3c <__mdiff+0x110>)
 8006c56:	f001 fa5f 	bl	8008118 <__assert_func>
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006c60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c64:	bfa4      	itt	ge
 8006c66:	4643      	movge	r3, r8
 8006c68:	46a0      	movge	r8, r4
 8006c6a:	4630      	mov	r0, r6
 8006c6c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006c70:	bfa6      	itte	ge
 8006c72:	461c      	movge	r4, r3
 8006c74:	2500      	movge	r5, #0
 8006c76:	2501      	movlt	r5, #1
 8006c78:	f7ff fcf6 	bl	8006668 <_Balloc>
 8006c7c:	b920      	cbnz	r0, 8006c88 <__mdiff+0x5c>
 8006c7e:	4b2e      	ldr	r3, [pc, #184]	; (8006d38 <__mdiff+0x10c>)
 8006c80:	4602      	mov	r2, r0
 8006c82:	f240 2145 	movw	r1, #581	; 0x245
 8006c86:	e7e5      	b.n	8006c54 <__mdiff+0x28>
 8006c88:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006c8c:	6926      	ldr	r6, [r4, #16]
 8006c8e:	60c5      	str	r5, [r0, #12]
 8006c90:	f104 0914 	add.w	r9, r4, #20
 8006c94:	f108 0514 	add.w	r5, r8, #20
 8006c98:	f100 0e14 	add.w	lr, r0, #20
 8006c9c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006ca0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006ca4:	f108 0210 	add.w	r2, r8, #16
 8006ca8:	46f2      	mov	sl, lr
 8006caa:	2100      	movs	r1, #0
 8006cac:	f859 3b04 	ldr.w	r3, [r9], #4
 8006cb0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006cb4:	fa11 f88b 	uxtah	r8, r1, fp
 8006cb8:	b299      	uxth	r1, r3
 8006cba:	0c1b      	lsrs	r3, r3, #16
 8006cbc:	eba8 0801 	sub.w	r8, r8, r1
 8006cc0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006cc4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006cc8:	fa1f f888 	uxth.w	r8, r8
 8006ccc:	1419      	asrs	r1, r3, #16
 8006cce:	454e      	cmp	r6, r9
 8006cd0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006cd4:	f84a 3b04 	str.w	r3, [sl], #4
 8006cd8:	d8e8      	bhi.n	8006cac <__mdiff+0x80>
 8006cda:	1b33      	subs	r3, r6, r4
 8006cdc:	3b15      	subs	r3, #21
 8006cde:	f023 0303 	bic.w	r3, r3, #3
 8006ce2:	3304      	adds	r3, #4
 8006ce4:	3415      	adds	r4, #21
 8006ce6:	42a6      	cmp	r6, r4
 8006ce8:	bf38      	it	cc
 8006cea:	2304      	movcc	r3, #4
 8006cec:	441d      	add	r5, r3
 8006cee:	4473      	add	r3, lr
 8006cf0:	469e      	mov	lr, r3
 8006cf2:	462e      	mov	r6, r5
 8006cf4:	4566      	cmp	r6, ip
 8006cf6:	d30e      	bcc.n	8006d16 <__mdiff+0xea>
 8006cf8:	f10c 0203 	add.w	r2, ip, #3
 8006cfc:	1b52      	subs	r2, r2, r5
 8006cfe:	f022 0203 	bic.w	r2, r2, #3
 8006d02:	3d03      	subs	r5, #3
 8006d04:	45ac      	cmp	ip, r5
 8006d06:	bf38      	it	cc
 8006d08:	2200      	movcc	r2, #0
 8006d0a:	4413      	add	r3, r2
 8006d0c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006d10:	b17a      	cbz	r2, 8006d32 <__mdiff+0x106>
 8006d12:	6107      	str	r7, [r0, #16]
 8006d14:	e7a4      	b.n	8006c60 <__mdiff+0x34>
 8006d16:	f856 8b04 	ldr.w	r8, [r6], #4
 8006d1a:	fa11 f288 	uxtah	r2, r1, r8
 8006d1e:	1414      	asrs	r4, r2, #16
 8006d20:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006d24:	b292      	uxth	r2, r2
 8006d26:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006d2a:	f84e 2b04 	str.w	r2, [lr], #4
 8006d2e:	1421      	asrs	r1, r4, #16
 8006d30:	e7e0      	b.n	8006cf4 <__mdiff+0xc8>
 8006d32:	3f01      	subs	r7, #1
 8006d34:	e7ea      	b.n	8006d0c <__mdiff+0xe0>
 8006d36:	bf00      	nop
 8006d38:	08008f41 	.word	0x08008f41
 8006d3c:	08008f52 	.word	0x08008f52

08006d40 <__ulp>:
 8006d40:	b082      	sub	sp, #8
 8006d42:	ed8d 0b00 	vstr	d0, [sp]
 8006d46:	9a01      	ldr	r2, [sp, #4]
 8006d48:	4b0f      	ldr	r3, [pc, #60]	; (8006d88 <__ulp+0x48>)
 8006d4a:	4013      	ands	r3, r2
 8006d4c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	dc08      	bgt.n	8006d66 <__ulp+0x26>
 8006d54:	425b      	negs	r3, r3
 8006d56:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006d5a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006d5e:	da04      	bge.n	8006d6a <__ulp+0x2a>
 8006d60:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006d64:	4113      	asrs	r3, r2
 8006d66:	2200      	movs	r2, #0
 8006d68:	e008      	b.n	8006d7c <__ulp+0x3c>
 8006d6a:	f1a2 0314 	sub.w	r3, r2, #20
 8006d6e:	2b1e      	cmp	r3, #30
 8006d70:	bfda      	itte	le
 8006d72:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8006d76:	40da      	lsrle	r2, r3
 8006d78:	2201      	movgt	r2, #1
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	4619      	mov	r1, r3
 8006d7e:	4610      	mov	r0, r2
 8006d80:	ec41 0b10 	vmov	d0, r0, r1
 8006d84:	b002      	add	sp, #8
 8006d86:	4770      	bx	lr
 8006d88:	7ff00000 	.word	0x7ff00000

08006d8c <__b2d>:
 8006d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d90:	6906      	ldr	r6, [r0, #16]
 8006d92:	f100 0814 	add.w	r8, r0, #20
 8006d96:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006d9a:	1f37      	subs	r7, r6, #4
 8006d9c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006da0:	4610      	mov	r0, r2
 8006da2:	f7ff fd53 	bl	800684c <__hi0bits>
 8006da6:	f1c0 0320 	rsb	r3, r0, #32
 8006daa:	280a      	cmp	r0, #10
 8006dac:	600b      	str	r3, [r1, #0]
 8006dae:	491b      	ldr	r1, [pc, #108]	; (8006e1c <__b2d+0x90>)
 8006db0:	dc15      	bgt.n	8006dde <__b2d+0x52>
 8006db2:	f1c0 0c0b 	rsb	ip, r0, #11
 8006db6:	fa22 f30c 	lsr.w	r3, r2, ip
 8006dba:	45b8      	cmp	r8, r7
 8006dbc:	ea43 0501 	orr.w	r5, r3, r1
 8006dc0:	bf34      	ite	cc
 8006dc2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006dc6:	2300      	movcs	r3, #0
 8006dc8:	3015      	adds	r0, #21
 8006dca:	fa02 f000 	lsl.w	r0, r2, r0
 8006dce:	fa23 f30c 	lsr.w	r3, r3, ip
 8006dd2:	4303      	orrs	r3, r0
 8006dd4:	461c      	mov	r4, r3
 8006dd6:	ec45 4b10 	vmov	d0, r4, r5
 8006dda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dde:	45b8      	cmp	r8, r7
 8006de0:	bf3a      	itte	cc
 8006de2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006de6:	f1a6 0708 	subcc.w	r7, r6, #8
 8006dea:	2300      	movcs	r3, #0
 8006dec:	380b      	subs	r0, #11
 8006dee:	d012      	beq.n	8006e16 <__b2d+0x8a>
 8006df0:	f1c0 0120 	rsb	r1, r0, #32
 8006df4:	fa23 f401 	lsr.w	r4, r3, r1
 8006df8:	4082      	lsls	r2, r0
 8006dfa:	4322      	orrs	r2, r4
 8006dfc:	4547      	cmp	r7, r8
 8006dfe:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8006e02:	bf8c      	ite	hi
 8006e04:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006e08:	2200      	movls	r2, #0
 8006e0a:	4083      	lsls	r3, r0
 8006e0c:	40ca      	lsrs	r2, r1
 8006e0e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006e12:	4313      	orrs	r3, r2
 8006e14:	e7de      	b.n	8006dd4 <__b2d+0x48>
 8006e16:	ea42 0501 	orr.w	r5, r2, r1
 8006e1a:	e7db      	b.n	8006dd4 <__b2d+0x48>
 8006e1c:	3ff00000 	.word	0x3ff00000

08006e20 <__d2b>:
 8006e20:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006e24:	460f      	mov	r7, r1
 8006e26:	2101      	movs	r1, #1
 8006e28:	ec59 8b10 	vmov	r8, r9, d0
 8006e2c:	4616      	mov	r6, r2
 8006e2e:	f7ff fc1b 	bl	8006668 <_Balloc>
 8006e32:	4604      	mov	r4, r0
 8006e34:	b930      	cbnz	r0, 8006e44 <__d2b+0x24>
 8006e36:	4602      	mov	r2, r0
 8006e38:	4b24      	ldr	r3, [pc, #144]	; (8006ecc <__d2b+0xac>)
 8006e3a:	4825      	ldr	r0, [pc, #148]	; (8006ed0 <__d2b+0xb0>)
 8006e3c:	f240 310f 	movw	r1, #783	; 0x30f
 8006e40:	f001 f96a 	bl	8008118 <__assert_func>
 8006e44:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006e48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006e4c:	bb2d      	cbnz	r5, 8006e9a <__d2b+0x7a>
 8006e4e:	9301      	str	r3, [sp, #4]
 8006e50:	f1b8 0300 	subs.w	r3, r8, #0
 8006e54:	d026      	beq.n	8006ea4 <__d2b+0x84>
 8006e56:	4668      	mov	r0, sp
 8006e58:	9300      	str	r3, [sp, #0]
 8006e5a:	f7ff fd17 	bl	800688c <__lo0bits>
 8006e5e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006e62:	b1e8      	cbz	r0, 8006ea0 <__d2b+0x80>
 8006e64:	f1c0 0320 	rsb	r3, r0, #32
 8006e68:	fa02 f303 	lsl.w	r3, r2, r3
 8006e6c:	430b      	orrs	r3, r1
 8006e6e:	40c2      	lsrs	r2, r0
 8006e70:	6163      	str	r3, [r4, #20]
 8006e72:	9201      	str	r2, [sp, #4]
 8006e74:	9b01      	ldr	r3, [sp, #4]
 8006e76:	61a3      	str	r3, [r4, #24]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	bf14      	ite	ne
 8006e7c:	2202      	movne	r2, #2
 8006e7e:	2201      	moveq	r2, #1
 8006e80:	6122      	str	r2, [r4, #16]
 8006e82:	b1bd      	cbz	r5, 8006eb4 <__d2b+0x94>
 8006e84:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006e88:	4405      	add	r5, r0
 8006e8a:	603d      	str	r5, [r7, #0]
 8006e8c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006e90:	6030      	str	r0, [r6, #0]
 8006e92:	4620      	mov	r0, r4
 8006e94:	b003      	add	sp, #12
 8006e96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006e9e:	e7d6      	b.n	8006e4e <__d2b+0x2e>
 8006ea0:	6161      	str	r1, [r4, #20]
 8006ea2:	e7e7      	b.n	8006e74 <__d2b+0x54>
 8006ea4:	a801      	add	r0, sp, #4
 8006ea6:	f7ff fcf1 	bl	800688c <__lo0bits>
 8006eaa:	9b01      	ldr	r3, [sp, #4]
 8006eac:	6163      	str	r3, [r4, #20]
 8006eae:	3020      	adds	r0, #32
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	e7e5      	b.n	8006e80 <__d2b+0x60>
 8006eb4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006eb8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006ebc:	6038      	str	r0, [r7, #0]
 8006ebe:	6918      	ldr	r0, [r3, #16]
 8006ec0:	f7ff fcc4 	bl	800684c <__hi0bits>
 8006ec4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006ec8:	e7e2      	b.n	8006e90 <__d2b+0x70>
 8006eca:	bf00      	nop
 8006ecc:	08008f41 	.word	0x08008f41
 8006ed0:	08008f52 	.word	0x08008f52

08006ed4 <__ratio>:
 8006ed4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ed8:	4688      	mov	r8, r1
 8006eda:	4669      	mov	r1, sp
 8006edc:	4681      	mov	r9, r0
 8006ede:	f7ff ff55 	bl	8006d8c <__b2d>
 8006ee2:	a901      	add	r1, sp, #4
 8006ee4:	4640      	mov	r0, r8
 8006ee6:	ec55 4b10 	vmov	r4, r5, d0
 8006eea:	ee10 aa10 	vmov	sl, s0
 8006eee:	f7ff ff4d 	bl	8006d8c <__b2d>
 8006ef2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8006ef6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8006efa:	1ad2      	subs	r2, r2, r3
 8006efc:	e9dd 3100 	ldrd	r3, r1, [sp]
 8006f00:	1a5b      	subs	r3, r3, r1
 8006f02:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8006f06:	ec57 6b10 	vmov	r6, r7, d0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	bfd6      	itet	le
 8006f0e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006f12:	462a      	movgt	r2, r5
 8006f14:	463a      	movle	r2, r7
 8006f16:	46ab      	mov	fp, r5
 8006f18:	bfd6      	itet	le
 8006f1a:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8006f1e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8006f22:	ee00 3a90 	vmovle	s1, r3
 8006f26:	ec4b ab17 	vmov	d7, sl, fp
 8006f2a:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8006f2e:	b003      	add	sp, #12
 8006f30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006f34 <__copybits>:
 8006f34:	3901      	subs	r1, #1
 8006f36:	b570      	push	{r4, r5, r6, lr}
 8006f38:	1149      	asrs	r1, r1, #5
 8006f3a:	6914      	ldr	r4, [r2, #16]
 8006f3c:	3101      	adds	r1, #1
 8006f3e:	f102 0314 	add.w	r3, r2, #20
 8006f42:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006f46:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006f4a:	1f05      	subs	r5, r0, #4
 8006f4c:	42a3      	cmp	r3, r4
 8006f4e:	d30c      	bcc.n	8006f6a <__copybits+0x36>
 8006f50:	1aa3      	subs	r3, r4, r2
 8006f52:	3b11      	subs	r3, #17
 8006f54:	f023 0303 	bic.w	r3, r3, #3
 8006f58:	3211      	adds	r2, #17
 8006f5a:	42a2      	cmp	r2, r4
 8006f5c:	bf88      	it	hi
 8006f5e:	2300      	movhi	r3, #0
 8006f60:	4418      	add	r0, r3
 8006f62:	2300      	movs	r3, #0
 8006f64:	4288      	cmp	r0, r1
 8006f66:	d305      	bcc.n	8006f74 <__copybits+0x40>
 8006f68:	bd70      	pop	{r4, r5, r6, pc}
 8006f6a:	f853 6b04 	ldr.w	r6, [r3], #4
 8006f6e:	f845 6f04 	str.w	r6, [r5, #4]!
 8006f72:	e7eb      	b.n	8006f4c <__copybits+0x18>
 8006f74:	f840 3b04 	str.w	r3, [r0], #4
 8006f78:	e7f4      	b.n	8006f64 <__copybits+0x30>

08006f7a <__any_on>:
 8006f7a:	f100 0214 	add.w	r2, r0, #20
 8006f7e:	6900      	ldr	r0, [r0, #16]
 8006f80:	114b      	asrs	r3, r1, #5
 8006f82:	4298      	cmp	r0, r3
 8006f84:	b510      	push	{r4, lr}
 8006f86:	db11      	blt.n	8006fac <__any_on+0x32>
 8006f88:	dd0a      	ble.n	8006fa0 <__any_on+0x26>
 8006f8a:	f011 011f 	ands.w	r1, r1, #31
 8006f8e:	d007      	beq.n	8006fa0 <__any_on+0x26>
 8006f90:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006f94:	fa24 f001 	lsr.w	r0, r4, r1
 8006f98:	fa00 f101 	lsl.w	r1, r0, r1
 8006f9c:	428c      	cmp	r4, r1
 8006f9e:	d10b      	bne.n	8006fb8 <__any_on+0x3e>
 8006fa0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d803      	bhi.n	8006fb0 <__any_on+0x36>
 8006fa8:	2000      	movs	r0, #0
 8006faa:	bd10      	pop	{r4, pc}
 8006fac:	4603      	mov	r3, r0
 8006fae:	e7f7      	b.n	8006fa0 <__any_on+0x26>
 8006fb0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006fb4:	2900      	cmp	r1, #0
 8006fb6:	d0f5      	beq.n	8006fa4 <__any_on+0x2a>
 8006fb8:	2001      	movs	r0, #1
 8006fba:	e7f6      	b.n	8006faa <__any_on+0x30>

08006fbc <sulp>:
 8006fbc:	b570      	push	{r4, r5, r6, lr}
 8006fbe:	4604      	mov	r4, r0
 8006fc0:	460d      	mov	r5, r1
 8006fc2:	4616      	mov	r6, r2
 8006fc4:	ec45 4b10 	vmov	d0, r4, r5
 8006fc8:	f7ff feba 	bl	8006d40 <__ulp>
 8006fcc:	b17e      	cbz	r6, 8006fee <sulp+0x32>
 8006fce:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006fd2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	dd09      	ble.n	8006fee <sulp+0x32>
 8006fda:	051b      	lsls	r3, r3, #20
 8006fdc:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8006fe0:	2000      	movs	r0, #0
 8006fe2:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8006fe6:	ec41 0b17 	vmov	d7, r0, r1
 8006fea:	ee20 0b07 	vmul.f64	d0, d0, d7
 8006fee:	bd70      	pop	{r4, r5, r6, pc}

08006ff0 <_strtod_l>:
 8006ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ff4:	ed2d 8b0e 	vpush	{d8-d14}
 8006ff8:	b097      	sub	sp, #92	; 0x5c
 8006ffa:	4604      	mov	r4, r0
 8006ffc:	920d      	str	r2, [sp, #52]	; 0x34
 8006ffe:	2200      	movs	r2, #0
 8007000:	9212      	str	r2, [sp, #72]	; 0x48
 8007002:	468a      	mov	sl, r1
 8007004:	f04f 0800 	mov.w	r8, #0
 8007008:	f04f 0900 	mov.w	r9, #0
 800700c:	460a      	mov	r2, r1
 800700e:	9211      	str	r2, [sp, #68]	; 0x44
 8007010:	7811      	ldrb	r1, [r2, #0]
 8007012:	292b      	cmp	r1, #43	; 0x2b
 8007014:	d04c      	beq.n	80070b0 <_strtod_l+0xc0>
 8007016:	d839      	bhi.n	800708c <_strtod_l+0x9c>
 8007018:	290d      	cmp	r1, #13
 800701a:	d833      	bhi.n	8007084 <_strtod_l+0x94>
 800701c:	2908      	cmp	r1, #8
 800701e:	d833      	bhi.n	8007088 <_strtod_l+0x98>
 8007020:	2900      	cmp	r1, #0
 8007022:	d03c      	beq.n	800709e <_strtod_l+0xae>
 8007024:	2200      	movs	r2, #0
 8007026:	9208      	str	r2, [sp, #32]
 8007028:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800702a:	7832      	ldrb	r2, [r6, #0]
 800702c:	2a30      	cmp	r2, #48	; 0x30
 800702e:	f040 80b8 	bne.w	80071a2 <_strtod_l+0x1b2>
 8007032:	7872      	ldrb	r2, [r6, #1]
 8007034:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007038:	2a58      	cmp	r2, #88	; 0x58
 800703a:	d170      	bne.n	800711e <_strtod_l+0x12e>
 800703c:	9302      	str	r3, [sp, #8]
 800703e:	9b08      	ldr	r3, [sp, #32]
 8007040:	9301      	str	r3, [sp, #4]
 8007042:	ab12      	add	r3, sp, #72	; 0x48
 8007044:	9300      	str	r3, [sp, #0]
 8007046:	4a91      	ldr	r2, [pc, #580]	; (800728c <_strtod_l+0x29c>)
 8007048:	ab13      	add	r3, sp, #76	; 0x4c
 800704a:	a911      	add	r1, sp, #68	; 0x44
 800704c:	4620      	mov	r0, r4
 800704e:	f001 f8ff 	bl	8008250 <__gethex>
 8007052:	f010 070f 	ands.w	r7, r0, #15
 8007056:	4605      	mov	r5, r0
 8007058:	d005      	beq.n	8007066 <_strtod_l+0x76>
 800705a:	2f06      	cmp	r7, #6
 800705c:	d12a      	bne.n	80070b4 <_strtod_l+0xc4>
 800705e:	3601      	adds	r6, #1
 8007060:	2300      	movs	r3, #0
 8007062:	9611      	str	r6, [sp, #68]	; 0x44
 8007064:	9308      	str	r3, [sp, #32]
 8007066:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007068:	2b00      	cmp	r3, #0
 800706a:	f040 8555 	bne.w	8007b18 <_strtod_l+0xb28>
 800706e:	9b08      	ldr	r3, [sp, #32]
 8007070:	ec49 8b10 	vmov	d0, r8, r9
 8007074:	b1cb      	cbz	r3, 80070aa <_strtod_l+0xba>
 8007076:	eeb1 0b40 	vneg.f64	d0, d0
 800707a:	b017      	add	sp, #92	; 0x5c
 800707c:	ecbd 8b0e 	vpop	{d8-d14}
 8007080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007084:	2920      	cmp	r1, #32
 8007086:	d1cd      	bne.n	8007024 <_strtod_l+0x34>
 8007088:	3201      	adds	r2, #1
 800708a:	e7c0      	b.n	800700e <_strtod_l+0x1e>
 800708c:	292d      	cmp	r1, #45	; 0x2d
 800708e:	d1c9      	bne.n	8007024 <_strtod_l+0x34>
 8007090:	2101      	movs	r1, #1
 8007092:	9108      	str	r1, [sp, #32]
 8007094:	1c51      	adds	r1, r2, #1
 8007096:	9111      	str	r1, [sp, #68]	; 0x44
 8007098:	7852      	ldrb	r2, [r2, #1]
 800709a:	2a00      	cmp	r2, #0
 800709c:	d1c4      	bne.n	8007028 <_strtod_l+0x38>
 800709e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070a0:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	f040 8535 	bne.w	8007b14 <_strtod_l+0xb24>
 80070aa:	ec49 8b10 	vmov	d0, r8, r9
 80070ae:	e7e4      	b.n	800707a <_strtod_l+0x8a>
 80070b0:	2100      	movs	r1, #0
 80070b2:	e7ee      	b.n	8007092 <_strtod_l+0xa2>
 80070b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80070b6:	b13a      	cbz	r2, 80070c8 <_strtod_l+0xd8>
 80070b8:	2135      	movs	r1, #53	; 0x35
 80070ba:	a814      	add	r0, sp, #80	; 0x50
 80070bc:	f7ff ff3a 	bl	8006f34 <__copybits>
 80070c0:	9912      	ldr	r1, [sp, #72]	; 0x48
 80070c2:	4620      	mov	r0, r4
 80070c4:	f7ff fb10 	bl	80066e8 <_Bfree>
 80070c8:	1e7b      	subs	r3, r7, #1
 80070ca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80070cc:	2b04      	cmp	r3, #4
 80070ce:	d806      	bhi.n	80070de <_strtod_l+0xee>
 80070d0:	e8df f003 	tbb	[pc, r3]
 80070d4:	201d0314 	.word	0x201d0314
 80070d8:	14          	.byte	0x14
 80070d9:	00          	.byte	0x00
 80070da:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 80070de:	05eb      	lsls	r3, r5, #23
 80070e0:	bf48      	it	mi
 80070e2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80070e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80070ea:	0d1b      	lsrs	r3, r3, #20
 80070ec:	051b      	lsls	r3, r3, #20
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d1b9      	bne.n	8007066 <_strtod_l+0x76>
 80070f2:	f7fe fb91 	bl	8005818 <__errno>
 80070f6:	2322      	movs	r3, #34	; 0x22
 80070f8:	6003      	str	r3, [r0, #0]
 80070fa:	e7b4      	b.n	8007066 <_strtod_l+0x76>
 80070fc:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 8007100:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007104:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007108:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800710c:	e7e7      	b.n	80070de <_strtod_l+0xee>
 800710e:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8007294 <_strtod_l+0x2a4>
 8007112:	e7e4      	b.n	80070de <_strtod_l+0xee>
 8007114:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007118:	f04f 38ff 	mov.w	r8, #4294967295
 800711c:	e7df      	b.n	80070de <_strtod_l+0xee>
 800711e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007120:	1c5a      	adds	r2, r3, #1
 8007122:	9211      	str	r2, [sp, #68]	; 0x44
 8007124:	785b      	ldrb	r3, [r3, #1]
 8007126:	2b30      	cmp	r3, #48	; 0x30
 8007128:	d0f9      	beq.n	800711e <_strtod_l+0x12e>
 800712a:	2b00      	cmp	r3, #0
 800712c:	d09b      	beq.n	8007066 <_strtod_l+0x76>
 800712e:	2301      	movs	r3, #1
 8007130:	9306      	str	r3, [sp, #24]
 8007132:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007134:	9309      	str	r3, [sp, #36]	; 0x24
 8007136:	2300      	movs	r3, #0
 8007138:	9305      	str	r3, [sp, #20]
 800713a:	9307      	str	r3, [sp, #28]
 800713c:	461e      	mov	r6, r3
 800713e:	220a      	movs	r2, #10
 8007140:	9811      	ldr	r0, [sp, #68]	; 0x44
 8007142:	7805      	ldrb	r5, [r0, #0]
 8007144:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8007148:	b2d9      	uxtb	r1, r3
 800714a:	2909      	cmp	r1, #9
 800714c:	d92b      	bls.n	80071a6 <_strtod_l+0x1b6>
 800714e:	4950      	ldr	r1, [pc, #320]	; (8007290 <_strtod_l+0x2a0>)
 8007150:	2201      	movs	r2, #1
 8007152:	f000 ffa9 	bl	80080a8 <strncmp>
 8007156:	2800      	cmp	r0, #0
 8007158:	d035      	beq.n	80071c6 <_strtod_l+0x1d6>
 800715a:	2000      	movs	r0, #0
 800715c:	462a      	mov	r2, r5
 800715e:	4633      	mov	r3, r6
 8007160:	4683      	mov	fp, r0
 8007162:	4601      	mov	r1, r0
 8007164:	2a65      	cmp	r2, #101	; 0x65
 8007166:	d001      	beq.n	800716c <_strtod_l+0x17c>
 8007168:	2a45      	cmp	r2, #69	; 0x45
 800716a:	d118      	bne.n	800719e <_strtod_l+0x1ae>
 800716c:	b91b      	cbnz	r3, 8007176 <_strtod_l+0x186>
 800716e:	9b06      	ldr	r3, [sp, #24]
 8007170:	4303      	orrs	r3, r0
 8007172:	d094      	beq.n	800709e <_strtod_l+0xae>
 8007174:	2300      	movs	r3, #0
 8007176:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 800717a:	f10a 0201 	add.w	r2, sl, #1
 800717e:	9211      	str	r2, [sp, #68]	; 0x44
 8007180:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8007184:	2a2b      	cmp	r2, #43	; 0x2b
 8007186:	d075      	beq.n	8007274 <_strtod_l+0x284>
 8007188:	2a2d      	cmp	r2, #45	; 0x2d
 800718a:	d07b      	beq.n	8007284 <_strtod_l+0x294>
 800718c:	f04f 0e00 	mov.w	lr, #0
 8007190:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8007194:	2d09      	cmp	r5, #9
 8007196:	f240 8083 	bls.w	80072a0 <_strtod_l+0x2b0>
 800719a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 800719e:	2500      	movs	r5, #0
 80071a0:	e09e      	b.n	80072e0 <_strtod_l+0x2f0>
 80071a2:	2300      	movs	r3, #0
 80071a4:	e7c4      	b.n	8007130 <_strtod_l+0x140>
 80071a6:	2e08      	cmp	r6, #8
 80071a8:	bfd5      	itete	le
 80071aa:	9907      	ldrle	r1, [sp, #28]
 80071ac:	9905      	ldrgt	r1, [sp, #20]
 80071ae:	fb02 3301 	mlale	r3, r2, r1, r3
 80071b2:	fb02 3301 	mlagt	r3, r2, r1, r3
 80071b6:	f100 0001 	add.w	r0, r0, #1
 80071ba:	bfd4      	ite	le
 80071bc:	9307      	strle	r3, [sp, #28]
 80071be:	9305      	strgt	r3, [sp, #20]
 80071c0:	3601      	adds	r6, #1
 80071c2:	9011      	str	r0, [sp, #68]	; 0x44
 80071c4:	e7bc      	b.n	8007140 <_strtod_l+0x150>
 80071c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80071c8:	1c5a      	adds	r2, r3, #1
 80071ca:	9211      	str	r2, [sp, #68]	; 0x44
 80071cc:	785a      	ldrb	r2, [r3, #1]
 80071ce:	b3ae      	cbz	r6, 800723c <_strtod_l+0x24c>
 80071d0:	4683      	mov	fp, r0
 80071d2:	4633      	mov	r3, r6
 80071d4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80071d8:	2909      	cmp	r1, #9
 80071da:	d912      	bls.n	8007202 <_strtod_l+0x212>
 80071dc:	2101      	movs	r1, #1
 80071de:	e7c1      	b.n	8007164 <_strtod_l+0x174>
 80071e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80071e2:	1c5a      	adds	r2, r3, #1
 80071e4:	9211      	str	r2, [sp, #68]	; 0x44
 80071e6:	785a      	ldrb	r2, [r3, #1]
 80071e8:	3001      	adds	r0, #1
 80071ea:	2a30      	cmp	r2, #48	; 0x30
 80071ec:	d0f8      	beq.n	80071e0 <_strtod_l+0x1f0>
 80071ee:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80071f2:	2b08      	cmp	r3, #8
 80071f4:	f200 8495 	bhi.w	8007b22 <_strtod_l+0xb32>
 80071f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80071fa:	9309      	str	r3, [sp, #36]	; 0x24
 80071fc:	4683      	mov	fp, r0
 80071fe:	2000      	movs	r0, #0
 8007200:	4603      	mov	r3, r0
 8007202:	3a30      	subs	r2, #48	; 0x30
 8007204:	f100 0101 	add.w	r1, r0, #1
 8007208:	d012      	beq.n	8007230 <_strtod_l+0x240>
 800720a:	448b      	add	fp, r1
 800720c:	eb00 0c03 	add.w	ip, r0, r3
 8007210:	4619      	mov	r1, r3
 8007212:	250a      	movs	r5, #10
 8007214:	4561      	cmp	r1, ip
 8007216:	d113      	bne.n	8007240 <_strtod_l+0x250>
 8007218:	1819      	adds	r1, r3, r0
 800721a:	2908      	cmp	r1, #8
 800721c:	f103 0301 	add.w	r3, r3, #1
 8007220:	4403      	add	r3, r0
 8007222:	dc1b      	bgt.n	800725c <_strtod_l+0x26c>
 8007224:	9807      	ldr	r0, [sp, #28]
 8007226:	210a      	movs	r1, #10
 8007228:	fb01 2200 	mla	r2, r1, r0, r2
 800722c:	9207      	str	r2, [sp, #28]
 800722e:	2100      	movs	r1, #0
 8007230:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007232:	1c50      	adds	r0, r2, #1
 8007234:	9011      	str	r0, [sp, #68]	; 0x44
 8007236:	7852      	ldrb	r2, [r2, #1]
 8007238:	4608      	mov	r0, r1
 800723a:	e7cb      	b.n	80071d4 <_strtod_l+0x1e4>
 800723c:	4630      	mov	r0, r6
 800723e:	e7d4      	b.n	80071ea <_strtod_l+0x1fa>
 8007240:	2908      	cmp	r1, #8
 8007242:	f101 0101 	add.w	r1, r1, #1
 8007246:	dc03      	bgt.n	8007250 <_strtod_l+0x260>
 8007248:	9f07      	ldr	r7, [sp, #28]
 800724a:	436f      	muls	r7, r5
 800724c:	9707      	str	r7, [sp, #28]
 800724e:	e7e1      	b.n	8007214 <_strtod_l+0x224>
 8007250:	2910      	cmp	r1, #16
 8007252:	bfde      	ittt	le
 8007254:	9f05      	ldrle	r7, [sp, #20]
 8007256:	436f      	mulle	r7, r5
 8007258:	9705      	strle	r7, [sp, #20]
 800725a:	e7db      	b.n	8007214 <_strtod_l+0x224>
 800725c:	2b10      	cmp	r3, #16
 800725e:	bfdf      	itttt	le
 8007260:	9805      	ldrle	r0, [sp, #20]
 8007262:	210a      	movle	r1, #10
 8007264:	fb01 2200 	mlale	r2, r1, r0, r2
 8007268:	9205      	strle	r2, [sp, #20]
 800726a:	e7e0      	b.n	800722e <_strtod_l+0x23e>
 800726c:	f04f 0b00 	mov.w	fp, #0
 8007270:	2101      	movs	r1, #1
 8007272:	e77c      	b.n	800716e <_strtod_l+0x17e>
 8007274:	f04f 0e00 	mov.w	lr, #0
 8007278:	f10a 0202 	add.w	r2, sl, #2
 800727c:	9211      	str	r2, [sp, #68]	; 0x44
 800727e:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8007282:	e785      	b.n	8007190 <_strtod_l+0x1a0>
 8007284:	f04f 0e01 	mov.w	lr, #1
 8007288:	e7f6      	b.n	8007278 <_strtod_l+0x288>
 800728a:	bf00      	nop
 800728c:	080090b0 	.word	0x080090b0
 8007290:	080090ac 	.word	0x080090ac
 8007294:	7ff00000 	.word	0x7ff00000
 8007298:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800729a:	1c55      	adds	r5, r2, #1
 800729c:	9511      	str	r5, [sp, #68]	; 0x44
 800729e:	7852      	ldrb	r2, [r2, #1]
 80072a0:	2a30      	cmp	r2, #48	; 0x30
 80072a2:	d0f9      	beq.n	8007298 <_strtod_l+0x2a8>
 80072a4:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 80072a8:	2d08      	cmp	r5, #8
 80072aa:	f63f af78 	bhi.w	800719e <_strtod_l+0x1ae>
 80072ae:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80072b2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80072b4:	920a      	str	r2, [sp, #40]	; 0x28
 80072b6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80072b8:	1c55      	adds	r5, r2, #1
 80072ba:	9511      	str	r5, [sp, #68]	; 0x44
 80072bc:	7852      	ldrb	r2, [r2, #1]
 80072be:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 80072c2:	2f09      	cmp	r7, #9
 80072c4:	d937      	bls.n	8007336 <_strtod_l+0x346>
 80072c6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80072c8:	1bed      	subs	r5, r5, r7
 80072ca:	2d08      	cmp	r5, #8
 80072cc:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80072d0:	dc02      	bgt.n	80072d8 <_strtod_l+0x2e8>
 80072d2:	4565      	cmp	r5, ip
 80072d4:	bfa8      	it	ge
 80072d6:	4665      	movge	r5, ip
 80072d8:	f1be 0f00 	cmp.w	lr, #0
 80072dc:	d000      	beq.n	80072e0 <_strtod_l+0x2f0>
 80072de:	426d      	negs	r5, r5
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d14d      	bne.n	8007380 <_strtod_l+0x390>
 80072e4:	9b06      	ldr	r3, [sp, #24]
 80072e6:	4303      	orrs	r3, r0
 80072e8:	f47f aebd 	bne.w	8007066 <_strtod_l+0x76>
 80072ec:	2900      	cmp	r1, #0
 80072ee:	f47f aed6 	bne.w	800709e <_strtod_l+0xae>
 80072f2:	2a69      	cmp	r2, #105	; 0x69
 80072f4:	d027      	beq.n	8007346 <_strtod_l+0x356>
 80072f6:	dc24      	bgt.n	8007342 <_strtod_l+0x352>
 80072f8:	2a49      	cmp	r2, #73	; 0x49
 80072fa:	d024      	beq.n	8007346 <_strtod_l+0x356>
 80072fc:	2a4e      	cmp	r2, #78	; 0x4e
 80072fe:	f47f aece 	bne.w	800709e <_strtod_l+0xae>
 8007302:	4995      	ldr	r1, [pc, #596]	; (8007558 <_strtod_l+0x568>)
 8007304:	a811      	add	r0, sp, #68	; 0x44
 8007306:	f001 f9e3 	bl	80086d0 <__match>
 800730a:	2800      	cmp	r0, #0
 800730c:	f43f aec7 	beq.w	800709e <_strtod_l+0xae>
 8007310:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007312:	781b      	ldrb	r3, [r3, #0]
 8007314:	2b28      	cmp	r3, #40	; 0x28
 8007316:	d12d      	bne.n	8007374 <_strtod_l+0x384>
 8007318:	4990      	ldr	r1, [pc, #576]	; (800755c <_strtod_l+0x56c>)
 800731a:	aa14      	add	r2, sp, #80	; 0x50
 800731c:	a811      	add	r0, sp, #68	; 0x44
 800731e:	f001 f9eb 	bl	80086f8 <__hexnan>
 8007322:	2805      	cmp	r0, #5
 8007324:	d126      	bne.n	8007374 <_strtod_l+0x384>
 8007326:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007328:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800732c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007330:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007334:	e697      	b.n	8007066 <_strtod_l+0x76>
 8007336:	250a      	movs	r5, #10
 8007338:	fb05 2c0c 	mla	ip, r5, ip, r2
 800733c:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8007340:	e7b9      	b.n	80072b6 <_strtod_l+0x2c6>
 8007342:	2a6e      	cmp	r2, #110	; 0x6e
 8007344:	e7db      	b.n	80072fe <_strtod_l+0x30e>
 8007346:	4986      	ldr	r1, [pc, #536]	; (8007560 <_strtod_l+0x570>)
 8007348:	a811      	add	r0, sp, #68	; 0x44
 800734a:	f001 f9c1 	bl	80086d0 <__match>
 800734e:	2800      	cmp	r0, #0
 8007350:	f43f aea5 	beq.w	800709e <_strtod_l+0xae>
 8007354:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007356:	4983      	ldr	r1, [pc, #524]	; (8007564 <_strtod_l+0x574>)
 8007358:	3b01      	subs	r3, #1
 800735a:	a811      	add	r0, sp, #68	; 0x44
 800735c:	9311      	str	r3, [sp, #68]	; 0x44
 800735e:	f001 f9b7 	bl	80086d0 <__match>
 8007362:	b910      	cbnz	r0, 800736a <_strtod_l+0x37a>
 8007364:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007366:	3301      	adds	r3, #1
 8007368:	9311      	str	r3, [sp, #68]	; 0x44
 800736a:	f8df 920c 	ldr.w	r9, [pc, #524]	; 8007578 <_strtod_l+0x588>
 800736e:	f04f 0800 	mov.w	r8, #0
 8007372:	e678      	b.n	8007066 <_strtod_l+0x76>
 8007374:	487c      	ldr	r0, [pc, #496]	; (8007568 <_strtod_l+0x578>)
 8007376:	f000 fec7 	bl	8008108 <nan>
 800737a:	ec59 8b10 	vmov	r8, r9, d0
 800737e:	e672      	b.n	8007066 <_strtod_l+0x76>
 8007380:	eddd 7a07 	vldr	s15, [sp, #28]
 8007384:	eba5 020b 	sub.w	r2, r5, fp
 8007388:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800738c:	2e00      	cmp	r6, #0
 800738e:	bf08      	it	eq
 8007390:	461e      	moveq	r6, r3
 8007392:	2b10      	cmp	r3, #16
 8007394:	9206      	str	r2, [sp, #24]
 8007396:	461a      	mov	r2, r3
 8007398:	bfa8      	it	ge
 800739a:	2210      	movge	r2, #16
 800739c:	2b09      	cmp	r3, #9
 800739e:	ec59 8b17 	vmov	r8, r9, d7
 80073a2:	dd0c      	ble.n	80073be <_strtod_l+0x3ce>
 80073a4:	4971      	ldr	r1, [pc, #452]	; (800756c <_strtod_l+0x57c>)
 80073a6:	eddd 6a05 	vldr	s13, [sp, #20]
 80073aa:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80073ae:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 80073b2:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 80073b6:	eea7 6b05 	vfma.f64	d6, d7, d5
 80073ba:	ec59 8b16 	vmov	r8, r9, d6
 80073be:	2b0f      	cmp	r3, #15
 80073c0:	dc37      	bgt.n	8007432 <_strtod_l+0x442>
 80073c2:	9906      	ldr	r1, [sp, #24]
 80073c4:	2900      	cmp	r1, #0
 80073c6:	f43f ae4e 	beq.w	8007066 <_strtod_l+0x76>
 80073ca:	dd23      	ble.n	8007414 <_strtod_l+0x424>
 80073cc:	2916      	cmp	r1, #22
 80073ce:	dc0b      	bgt.n	80073e8 <_strtod_l+0x3f8>
 80073d0:	4b66      	ldr	r3, [pc, #408]	; (800756c <_strtod_l+0x57c>)
 80073d2:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80073d6:	ed93 7b00 	vldr	d7, [r3]
 80073da:	ec49 8b16 	vmov	d6, r8, r9
 80073de:	ee27 7b06 	vmul.f64	d7, d7, d6
 80073e2:	ec59 8b17 	vmov	r8, r9, d7
 80073e6:	e63e      	b.n	8007066 <_strtod_l+0x76>
 80073e8:	9806      	ldr	r0, [sp, #24]
 80073ea:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 80073ee:	4281      	cmp	r1, r0
 80073f0:	db1f      	blt.n	8007432 <_strtod_l+0x442>
 80073f2:	4a5e      	ldr	r2, [pc, #376]	; (800756c <_strtod_l+0x57c>)
 80073f4:	f1c3 030f 	rsb	r3, r3, #15
 80073f8:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 80073fc:	ed91 7b00 	vldr	d7, [r1]
 8007400:	ec49 8b16 	vmov	d6, r8, r9
 8007404:	1ac3      	subs	r3, r0, r3
 8007406:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800740a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800740e:	ed92 6b00 	vldr	d6, [r2]
 8007412:	e7e4      	b.n	80073de <_strtod_l+0x3ee>
 8007414:	9906      	ldr	r1, [sp, #24]
 8007416:	3116      	adds	r1, #22
 8007418:	db0b      	blt.n	8007432 <_strtod_l+0x442>
 800741a:	4b54      	ldr	r3, [pc, #336]	; (800756c <_strtod_l+0x57c>)
 800741c:	ebab 0505 	sub.w	r5, fp, r5
 8007420:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007424:	ed95 7b00 	vldr	d7, [r5]
 8007428:	ec49 8b16 	vmov	d6, r8, r9
 800742c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007430:	e7d7      	b.n	80073e2 <_strtod_l+0x3f2>
 8007432:	9906      	ldr	r1, [sp, #24]
 8007434:	1a9a      	subs	r2, r3, r2
 8007436:	440a      	add	r2, r1
 8007438:	2a00      	cmp	r2, #0
 800743a:	dd6e      	ble.n	800751a <_strtod_l+0x52a>
 800743c:	f012 000f 	ands.w	r0, r2, #15
 8007440:	d00a      	beq.n	8007458 <_strtod_l+0x468>
 8007442:	494a      	ldr	r1, [pc, #296]	; (800756c <_strtod_l+0x57c>)
 8007444:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8007448:	ed91 7b00 	vldr	d7, [r1]
 800744c:	ec49 8b16 	vmov	d6, r8, r9
 8007450:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007454:	ec59 8b17 	vmov	r8, r9, d7
 8007458:	f032 020f 	bics.w	r2, r2, #15
 800745c:	d04e      	beq.n	80074fc <_strtod_l+0x50c>
 800745e:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8007462:	dd22      	ble.n	80074aa <_strtod_l+0x4ba>
 8007464:	2500      	movs	r5, #0
 8007466:	462e      	mov	r6, r5
 8007468:	9507      	str	r5, [sp, #28]
 800746a:	462f      	mov	r7, r5
 800746c:	2322      	movs	r3, #34	; 0x22
 800746e:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8007578 <_strtod_l+0x588>
 8007472:	6023      	str	r3, [r4, #0]
 8007474:	f04f 0800 	mov.w	r8, #0
 8007478:	9b07      	ldr	r3, [sp, #28]
 800747a:	2b00      	cmp	r3, #0
 800747c:	f43f adf3 	beq.w	8007066 <_strtod_l+0x76>
 8007480:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007482:	4620      	mov	r0, r4
 8007484:	f7ff f930 	bl	80066e8 <_Bfree>
 8007488:	4639      	mov	r1, r7
 800748a:	4620      	mov	r0, r4
 800748c:	f7ff f92c 	bl	80066e8 <_Bfree>
 8007490:	4631      	mov	r1, r6
 8007492:	4620      	mov	r0, r4
 8007494:	f7ff f928 	bl	80066e8 <_Bfree>
 8007498:	9907      	ldr	r1, [sp, #28]
 800749a:	4620      	mov	r0, r4
 800749c:	f7ff f924 	bl	80066e8 <_Bfree>
 80074a0:	4629      	mov	r1, r5
 80074a2:	4620      	mov	r0, r4
 80074a4:	f7ff f920 	bl	80066e8 <_Bfree>
 80074a8:	e5dd      	b.n	8007066 <_strtod_l+0x76>
 80074aa:	2000      	movs	r0, #0
 80074ac:	ec49 8b17 	vmov	d7, r8, r9
 80074b0:	4f2f      	ldr	r7, [pc, #188]	; (8007570 <_strtod_l+0x580>)
 80074b2:	1112      	asrs	r2, r2, #4
 80074b4:	4601      	mov	r1, r0
 80074b6:	2a01      	cmp	r2, #1
 80074b8:	dc23      	bgt.n	8007502 <_strtod_l+0x512>
 80074ba:	b108      	cbz	r0, 80074c0 <_strtod_l+0x4d0>
 80074bc:	ec59 8b17 	vmov	r8, r9, d7
 80074c0:	4a2b      	ldr	r2, [pc, #172]	; (8007570 <_strtod_l+0x580>)
 80074c2:	482c      	ldr	r0, [pc, #176]	; (8007574 <_strtod_l+0x584>)
 80074c4:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80074c8:	ed92 7b00 	vldr	d7, [r2]
 80074cc:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80074d0:	ec49 8b16 	vmov	d6, r8, r9
 80074d4:	4a28      	ldr	r2, [pc, #160]	; (8007578 <_strtod_l+0x588>)
 80074d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80074da:	ee17 1a90 	vmov	r1, s15
 80074de:	400a      	ands	r2, r1
 80074e0:	4282      	cmp	r2, r0
 80074e2:	ec59 8b17 	vmov	r8, r9, d7
 80074e6:	d8bd      	bhi.n	8007464 <_strtod_l+0x474>
 80074e8:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 80074ec:	4282      	cmp	r2, r0
 80074ee:	bf86      	itte	hi
 80074f0:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 800757c <_strtod_l+0x58c>
 80074f4:	f04f 38ff 	movhi.w	r8, #4294967295
 80074f8:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 80074fc:	2200      	movs	r2, #0
 80074fe:	9205      	str	r2, [sp, #20]
 8007500:	e076      	b.n	80075f0 <_strtod_l+0x600>
 8007502:	f012 0f01 	tst.w	r2, #1
 8007506:	d004      	beq.n	8007512 <_strtod_l+0x522>
 8007508:	ed97 6b00 	vldr	d6, [r7]
 800750c:	2001      	movs	r0, #1
 800750e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007512:	3101      	adds	r1, #1
 8007514:	1052      	asrs	r2, r2, #1
 8007516:	3708      	adds	r7, #8
 8007518:	e7cd      	b.n	80074b6 <_strtod_l+0x4c6>
 800751a:	d0ef      	beq.n	80074fc <_strtod_l+0x50c>
 800751c:	4252      	negs	r2, r2
 800751e:	f012 000f 	ands.w	r0, r2, #15
 8007522:	d00a      	beq.n	800753a <_strtod_l+0x54a>
 8007524:	4911      	ldr	r1, [pc, #68]	; (800756c <_strtod_l+0x57c>)
 8007526:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800752a:	ed91 7b00 	vldr	d7, [r1]
 800752e:	ec49 8b16 	vmov	d6, r8, r9
 8007532:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007536:	ec59 8b17 	vmov	r8, r9, d7
 800753a:	1112      	asrs	r2, r2, #4
 800753c:	d0de      	beq.n	80074fc <_strtod_l+0x50c>
 800753e:	2a1f      	cmp	r2, #31
 8007540:	dd1e      	ble.n	8007580 <_strtod_l+0x590>
 8007542:	2500      	movs	r5, #0
 8007544:	462e      	mov	r6, r5
 8007546:	9507      	str	r5, [sp, #28]
 8007548:	462f      	mov	r7, r5
 800754a:	2322      	movs	r3, #34	; 0x22
 800754c:	f04f 0800 	mov.w	r8, #0
 8007550:	f04f 0900 	mov.w	r9, #0
 8007554:	6023      	str	r3, [r4, #0]
 8007556:	e78f      	b.n	8007478 <_strtod_l+0x488>
 8007558:	08008e99 	.word	0x08008e99
 800755c:	080090c4 	.word	0x080090c4
 8007560:	08008e91 	.word	0x08008e91
 8007564:	08008ec8 	.word	0x08008ec8
 8007568:	08009255 	.word	0x08009255
 800756c:	08008fd8 	.word	0x08008fd8
 8007570:	08008fb0 	.word	0x08008fb0
 8007574:	7ca00000 	.word	0x7ca00000
 8007578:	7ff00000 	.word	0x7ff00000
 800757c:	7fefffff 	.word	0x7fefffff
 8007580:	f012 0110 	ands.w	r1, r2, #16
 8007584:	bf18      	it	ne
 8007586:	216a      	movne	r1, #106	; 0x6a
 8007588:	9105      	str	r1, [sp, #20]
 800758a:	ec49 8b17 	vmov	d7, r8, r9
 800758e:	49be      	ldr	r1, [pc, #760]	; (8007888 <_strtod_l+0x898>)
 8007590:	2000      	movs	r0, #0
 8007592:	07d7      	lsls	r7, r2, #31
 8007594:	d504      	bpl.n	80075a0 <_strtod_l+0x5b0>
 8007596:	ed91 6b00 	vldr	d6, [r1]
 800759a:	2001      	movs	r0, #1
 800759c:	ee27 7b06 	vmul.f64	d7, d7, d6
 80075a0:	1052      	asrs	r2, r2, #1
 80075a2:	f101 0108 	add.w	r1, r1, #8
 80075a6:	d1f4      	bne.n	8007592 <_strtod_l+0x5a2>
 80075a8:	b108      	cbz	r0, 80075ae <_strtod_l+0x5be>
 80075aa:	ec59 8b17 	vmov	r8, r9, d7
 80075ae:	9a05      	ldr	r2, [sp, #20]
 80075b0:	b1ba      	cbz	r2, 80075e2 <_strtod_l+0x5f2>
 80075b2:	f3c9 510a 	ubfx	r1, r9, #20, #11
 80075b6:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 80075ba:	2a00      	cmp	r2, #0
 80075bc:	4648      	mov	r0, r9
 80075be:	dd10      	ble.n	80075e2 <_strtod_l+0x5f2>
 80075c0:	2a1f      	cmp	r2, #31
 80075c2:	f340 812c 	ble.w	800781e <_strtod_l+0x82e>
 80075c6:	2a34      	cmp	r2, #52	; 0x34
 80075c8:	bfde      	ittt	le
 80075ca:	f04f 32ff 	movle.w	r2, #4294967295
 80075ce:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 80075d2:	408a      	lslle	r2, r1
 80075d4:	f04f 0800 	mov.w	r8, #0
 80075d8:	bfcc      	ite	gt
 80075da:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80075de:	ea02 0900 	andle.w	r9, r2, r0
 80075e2:	ec49 8b17 	vmov	d7, r8, r9
 80075e6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80075ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075ee:	d0a8      	beq.n	8007542 <_strtod_l+0x552>
 80075f0:	9a07      	ldr	r2, [sp, #28]
 80075f2:	9200      	str	r2, [sp, #0]
 80075f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80075f6:	4632      	mov	r2, r6
 80075f8:	4620      	mov	r0, r4
 80075fa:	f7ff f8dd 	bl	80067b8 <__s2b>
 80075fe:	9007      	str	r0, [sp, #28]
 8007600:	2800      	cmp	r0, #0
 8007602:	f43f af2f 	beq.w	8007464 <_strtod_l+0x474>
 8007606:	9a06      	ldr	r2, [sp, #24]
 8007608:	2a00      	cmp	r2, #0
 800760a:	ebab 0305 	sub.w	r3, fp, r5
 800760e:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8007868 <_strtod_l+0x878>
 8007612:	bfa8      	it	ge
 8007614:	2300      	movge	r3, #0
 8007616:	ed9f ab96 	vldr	d10, [pc, #600]	; 8007870 <_strtod_l+0x880>
 800761a:	ed9f bb97 	vldr	d11, [pc, #604]	; 8007878 <_strtod_l+0x888>
 800761e:	9309      	str	r3, [sp, #36]	; 0x24
 8007620:	2500      	movs	r5, #0
 8007622:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007626:	930c      	str	r3, [sp, #48]	; 0x30
 8007628:	462e      	mov	r6, r5
 800762a:	9b07      	ldr	r3, [sp, #28]
 800762c:	4620      	mov	r0, r4
 800762e:	6859      	ldr	r1, [r3, #4]
 8007630:	f7ff f81a 	bl	8006668 <_Balloc>
 8007634:	4607      	mov	r7, r0
 8007636:	2800      	cmp	r0, #0
 8007638:	f43f af18 	beq.w	800746c <_strtod_l+0x47c>
 800763c:	9b07      	ldr	r3, [sp, #28]
 800763e:	691a      	ldr	r2, [r3, #16]
 8007640:	3202      	adds	r2, #2
 8007642:	f103 010c 	add.w	r1, r3, #12
 8007646:	0092      	lsls	r2, r2, #2
 8007648:	300c      	adds	r0, #12
 800764a:	f000 fd4f 	bl	80080ec <memcpy>
 800764e:	ec49 8b10 	vmov	d0, r8, r9
 8007652:	aa14      	add	r2, sp, #80	; 0x50
 8007654:	a913      	add	r1, sp, #76	; 0x4c
 8007656:	4620      	mov	r0, r4
 8007658:	f7ff fbe2 	bl	8006e20 <__d2b>
 800765c:	ec49 8b18 	vmov	d8, r8, r9
 8007660:	9012      	str	r0, [sp, #72]	; 0x48
 8007662:	2800      	cmp	r0, #0
 8007664:	f43f af02 	beq.w	800746c <_strtod_l+0x47c>
 8007668:	2101      	movs	r1, #1
 800766a:	4620      	mov	r0, r4
 800766c:	f7ff f93c 	bl	80068e8 <__i2b>
 8007670:	4606      	mov	r6, r0
 8007672:	2800      	cmp	r0, #0
 8007674:	f43f aefa 	beq.w	800746c <_strtod_l+0x47c>
 8007678:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800767a:	9914      	ldr	r1, [sp, #80]	; 0x50
 800767c:	2b00      	cmp	r3, #0
 800767e:	bfab      	itete	ge
 8007680:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 8007682:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8007684:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 8007688:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 800768c:	bfac      	ite	ge
 800768e:	eb03 0b02 	addge.w	fp, r3, r2
 8007692:	eba2 0a03 	sublt.w	sl, r2, r3
 8007696:	9a05      	ldr	r2, [sp, #20]
 8007698:	1a9b      	subs	r3, r3, r2
 800769a:	440b      	add	r3, r1
 800769c:	4a7b      	ldr	r2, [pc, #492]	; (800788c <_strtod_l+0x89c>)
 800769e:	3b01      	subs	r3, #1
 80076a0:	4293      	cmp	r3, r2
 80076a2:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 80076a6:	f280 80cd 	bge.w	8007844 <_strtod_l+0x854>
 80076aa:	1ad2      	subs	r2, r2, r3
 80076ac:	2a1f      	cmp	r2, #31
 80076ae:	eba1 0102 	sub.w	r1, r1, r2
 80076b2:	f04f 0001 	mov.w	r0, #1
 80076b6:	f300 80b9 	bgt.w	800782c <_strtod_l+0x83c>
 80076ba:	fa00 f302 	lsl.w	r3, r0, r2
 80076be:	930b      	str	r3, [sp, #44]	; 0x2c
 80076c0:	2300      	movs	r3, #0
 80076c2:	930a      	str	r3, [sp, #40]	; 0x28
 80076c4:	eb0b 0301 	add.w	r3, fp, r1
 80076c8:	9a05      	ldr	r2, [sp, #20]
 80076ca:	459b      	cmp	fp, r3
 80076cc:	448a      	add	sl, r1
 80076ce:	4492      	add	sl, r2
 80076d0:	465a      	mov	r2, fp
 80076d2:	bfa8      	it	ge
 80076d4:	461a      	movge	r2, r3
 80076d6:	4552      	cmp	r2, sl
 80076d8:	bfa8      	it	ge
 80076da:	4652      	movge	r2, sl
 80076dc:	2a00      	cmp	r2, #0
 80076de:	bfc2      	ittt	gt
 80076e0:	1a9b      	subgt	r3, r3, r2
 80076e2:	ebaa 0a02 	subgt.w	sl, sl, r2
 80076e6:	ebab 0b02 	subgt.w	fp, fp, r2
 80076ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076ec:	2a00      	cmp	r2, #0
 80076ee:	dd18      	ble.n	8007722 <_strtod_l+0x732>
 80076f0:	4631      	mov	r1, r6
 80076f2:	4620      	mov	r0, r4
 80076f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80076f6:	f7ff f9b7 	bl	8006a68 <__pow5mult>
 80076fa:	4606      	mov	r6, r0
 80076fc:	2800      	cmp	r0, #0
 80076fe:	f43f aeb5 	beq.w	800746c <_strtod_l+0x47c>
 8007702:	4601      	mov	r1, r0
 8007704:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007706:	4620      	mov	r0, r4
 8007708:	f7ff f904 	bl	8006914 <__multiply>
 800770c:	900e      	str	r0, [sp, #56]	; 0x38
 800770e:	2800      	cmp	r0, #0
 8007710:	f43f aeac 	beq.w	800746c <_strtod_l+0x47c>
 8007714:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007716:	4620      	mov	r0, r4
 8007718:	f7fe ffe6 	bl	80066e8 <_Bfree>
 800771c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800771e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007720:	9212      	str	r2, [sp, #72]	; 0x48
 8007722:	2b00      	cmp	r3, #0
 8007724:	f300 8093 	bgt.w	800784e <_strtod_l+0x85e>
 8007728:	9b06      	ldr	r3, [sp, #24]
 800772a:	2b00      	cmp	r3, #0
 800772c:	dd08      	ble.n	8007740 <_strtod_l+0x750>
 800772e:	4639      	mov	r1, r7
 8007730:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007732:	4620      	mov	r0, r4
 8007734:	f7ff f998 	bl	8006a68 <__pow5mult>
 8007738:	4607      	mov	r7, r0
 800773a:	2800      	cmp	r0, #0
 800773c:	f43f ae96 	beq.w	800746c <_strtod_l+0x47c>
 8007740:	f1ba 0f00 	cmp.w	sl, #0
 8007744:	dd08      	ble.n	8007758 <_strtod_l+0x768>
 8007746:	4639      	mov	r1, r7
 8007748:	4652      	mov	r2, sl
 800774a:	4620      	mov	r0, r4
 800774c:	f7ff f9e6 	bl	8006b1c <__lshift>
 8007750:	4607      	mov	r7, r0
 8007752:	2800      	cmp	r0, #0
 8007754:	f43f ae8a 	beq.w	800746c <_strtod_l+0x47c>
 8007758:	f1bb 0f00 	cmp.w	fp, #0
 800775c:	dd08      	ble.n	8007770 <_strtod_l+0x780>
 800775e:	4631      	mov	r1, r6
 8007760:	465a      	mov	r2, fp
 8007762:	4620      	mov	r0, r4
 8007764:	f7ff f9da 	bl	8006b1c <__lshift>
 8007768:	4606      	mov	r6, r0
 800776a:	2800      	cmp	r0, #0
 800776c:	f43f ae7e 	beq.w	800746c <_strtod_l+0x47c>
 8007770:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007772:	463a      	mov	r2, r7
 8007774:	4620      	mov	r0, r4
 8007776:	f7ff fa59 	bl	8006c2c <__mdiff>
 800777a:	4605      	mov	r5, r0
 800777c:	2800      	cmp	r0, #0
 800777e:	f43f ae75 	beq.w	800746c <_strtod_l+0x47c>
 8007782:	2300      	movs	r3, #0
 8007784:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8007788:	60c3      	str	r3, [r0, #12]
 800778a:	4631      	mov	r1, r6
 800778c:	f7ff fa32 	bl	8006bf4 <__mcmp>
 8007790:	2800      	cmp	r0, #0
 8007792:	da7f      	bge.n	8007894 <_strtod_l+0x8a4>
 8007794:	ea5a 0a08 	orrs.w	sl, sl, r8
 8007798:	f040 80a5 	bne.w	80078e6 <_strtod_l+0x8f6>
 800779c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	f040 80a0 	bne.w	80078e6 <_strtod_l+0x8f6>
 80077a6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80077aa:	0d1b      	lsrs	r3, r3, #20
 80077ac:	051b      	lsls	r3, r3, #20
 80077ae:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80077b2:	f240 8098 	bls.w	80078e6 <_strtod_l+0x8f6>
 80077b6:	696b      	ldr	r3, [r5, #20]
 80077b8:	b91b      	cbnz	r3, 80077c2 <_strtod_l+0x7d2>
 80077ba:	692b      	ldr	r3, [r5, #16]
 80077bc:	2b01      	cmp	r3, #1
 80077be:	f340 8092 	ble.w	80078e6 <_strtod_l+0x8f6>
 80077c2:	4629      	mov	r1, r5
 80077c4:	2201      	movs	r2, #1
 80077c6:	4620      	mov	r0, r4
 80077c8:	f7ff f9a8 	bl	8006b1c <__lshift>
 80077cc:	4631      	mov	r1, r6
 80077ce:	4605      	mov	r5, r0
 80077d0:	f7ff fa10 	bl	8006bf4 <__mcmp>
 80077d4:	2800      	cmp	r0, #0
 80077d6:	f340 8086 	ble.w	80078e6 <_strtod_l+0x8f6>
 80077da:	9905      	ldr	r1, [sp, #20]
 80077dc:	4a2c      	ldr	r2, [pc, #176]	; (8007890 <_strtod_l+0x8a0>)
 80077de:	464b      	mov	r3, r9
 80077e0:	2900      	cmp	r1, #0
 80077e2:	f000 809f 	beq.w	8007924 <_strtod_l+0x934>
 80077e6:	ea02 0109 	and.w	r1, r2, r9
 80077ea:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80077ee:	f300 8099 	bgt.w	8007924 <_strtod_l+0x934>
 80077f2:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80077f6:	f77f aea8 	ble.w	800754a <_strtod_l+0x55a>
 80077fa:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8007880 <_strtod_l+0x890>
 80077fe:	ec49 8b16 	vmov	d6, r8, r9
 8007802:	4b23      	ldr	r3, [pc, #140]	; (8007890 <_strtod_l+0x8a0>)
 8007804:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007808:	ee17 2a90 	vmov	r2, s15
 800780c:	4013      	ands	r3, r2
 800780e:	ec59 8b17 	vmov	r8, r9, d7
 8007812:	2b00      	cmp	r3, #0
 8007814:	f47f ae34 	bne.w	8007480 <_strtod_l+0x490>
 8007818:	2322      	movs	r3, #34	; 0x22
 800781a:	6023      	str	r3, [r4, #0]
 800781c:	e630      	b.n	8007480 <_strtod_l+0x490>
 800781e:	f04f 31ff 	mov.w	r1, #4294967295
 8007822:	fa01 f202 	lsl.w	r2, r1, r2
 8007826:	ea02 0808 	and.w	r8, r2, r8
 800782a:	e6da      	b.n	80075e2 <_strtod_l+0x5f2>
 800782c:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8007830:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8007834:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8007838:	33e2      	adds	r3, #226	; 0xe2
 800783a:	fa00 f303 	lsl.w	r3, r0, r3
 800783e:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 8007842:	e73f      	b.n	80076c4 <_strtod_l+0x6d4>
 8007844:	2200      	movs	r2, #0
 8007846:	2301      	movs	r3, #1
 8007848:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800784c:	e73a      	b.n	80076c4 <_strtod_l+0x6d4>
 800784e:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007850:	461a      	mov	r2, r3
 8007852:	4620      	mov	r0, r4
 8007854:	f7ff f962 	bl	8006b1c <__lshift>
 8007858:	9012      	str	r0, [sp, #72]	; 0x48
 800785a:	2800      	cmp	r0, #0
 800785c:	f47f af64 	bne.w	8007728 <_strtod_l+0x738>
 8007860:	e604      	b.n	800746c <_strtod_l+0x47c>
 8007862:	bf00      	nop
 8007864:	f3af 8000 	nop.w
 8007868:	94a03595 	.word	0x94a03595
 800786c:	3fcfffff 	.word	0x3fcfffff
 8007870:	94a03595 	.word	0x94a03595
 8007874:	3fdfffff 	.word	0x3fdfffff
 8007878:	35afe535 	.word	0x35afe535
 800787c:	3fe00000 	.word	0x3fe00000
 8007880:	00000000 	.word	0x00000000
 8007884:	39500000 	.word	0x39500000
 8007888:	080090d8 	.word	0x080090d8
 800788c:	fffffc02 	.word	0xfffffc02
 8007890:	7ff00000 	.word	0x7ff00000
 8007894:	46cb      	mov	fp, r9
 8007896:	d15f      	bne.n	8007958 <_strtod_l+0x968>
 8007898:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800789c:	f1ba 0f00 	cmp.w	sl, #0
 80078a0:	d02a      	beq.n	80078f8 <_strtod_l+0x908>
 80078a2:	4aa7      	ldr	r2, [pc, #668]	; (8007b40 <_strtod_l+0xb50>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d12b      	bne.n	8007900 <_strtod_l+0x910>
 80078a8:	9b05      	ldr	r3, [sp, #20]
 80078aa:	4642      	mov	r2, r8
 80078ac:	b1fb      	cbz	r3, 80078ee <_strtod_l+0x8fe>
 80078ae:	4ba5      	ldr	r3, [pc, #660]	; (8007b44 <_strtod_l+0xb54>)
 80078b0:	ea09 0303 	and.w	r3, r9, r3
 80078b4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80078b8:	f04f 31ff 	mov.w	r1, #4294967295
 80078bc:	d81a      	bhi.n	80078f4 <_strtod_l+0x904>
 80078be:	0d1b      	lsrs	r3, r3, #20
 80078c0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80078c4:	fa01 f303 	lsl.w	r3, r1, r3
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d119      	bne.n	8007900 <_strtod_l+0x910>
 80078cc:	4b9e      	ldr	r3, [pc, #632]	; (8007b48 <_strtod_l+0xb58>)
 80078ce:	459b      	cmp	fp, r3
 80078d0:	d102      	bne.n	80078d8 <_strtod_l+0x8e8>
 80078d2:	3201      	adds	r2, #1
 80078d4:	f43f adca 	beq.w	800746c <_strtod_l+0x47c>
 80078d8:	4b9a      	ldr	r3, [pc, #616]	; (8007b44 <_strtod_l+0xb54>)
 80078da:	ea0b 0303 	and.w	r3, fp, r3
 80078de:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80078e2:	f04f 0800 	mov.w	r8, #0
 80078e6:	9b05      	ldr	r3, [sp, #20]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d186      	bne.n	80077fa <_strtod_l+0x80a>
 80078ec:	e5c8      	b.n	8007480 <_strtod_l+0x490>
 80078ee:	f04f 33ff 	mov.w	r3, #4294967295
 80078f2:	e7e9      	b.n	80078c8 <_strtod_l+0x8d8>
 80078f4:	460b      	mov	r3, r1
 80078f6:	e7e7      	b.n	80078c8 <_strtod_l+0x8d8>
 80078f8:	ea53 0308 	orrs.w	r3, r3, r8
 80078fc:	f43f af6d 	beq.w	80077da <_strtod_l+0x7ea>
 8007900:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007902:	b1cb      	cbz	r3, 8007938 <_strtod_l+0x948>
 8007904:	ea13 0f0b 	tst.w	r3, fp
 8007908:	d0ed      	beq.n	80078e6 <_strtod_l+0x8f6>
 800790a:	9a05      	ldr	r2, [sp, #20]
 800790c:	4640      	mov	r0, r8
 800790e:	4649      	mov	r1, r9
 8007910:	f1ba 0f00 	cmp.w	sl, #0
 8007914:	d014      	beq.n	8007940 <_strtod_l+0x950>
 8007916:	f7ff fb51 	bl	8006fbc <sulp>
 800791a:	ee38 7b00 	vadd.f64	d7, d8, d0
 800791e:	ec59 8b17 	vmov	r8, r9, d7
 8007922:	e7e0      	b.n	80078e6 <_strtod_l+0x8f6>
 8007924:	4013      	ands	r3, r2
 8007926:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800792a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800792e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007932:	f04f 38ff 	mov.w	r8, #4294967295
 8007936:	e7d6      	b.n	80078e6 <_strtod_l+0x8f6>
 8007938:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800793a:	ea13 0f08 	tst.w	r3, r8
 800793e:	e7e3      	b.n	8007908 <_strtod_l+0x918>
 8007940:	f7ff fb3c 	bl	8006fbc <sulp>
 8007944:	ee38 0b40 	vsub.f64	d0, d8, d0
 8007948:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800794c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007950:	ec59 8b10 	vmov	r8, r9, d0
 8007954:	d1c7      	bne.n	80078e6 <_strtod_l+0x8f6>
 8007956:	e5f8      	b.n	800754a <_strtod_l+0x55a>
 8007958:	4631      	mov	r1, r6
 800795a:	4628      	mov	r0, r5
 800795c:	f7ff faba 	bl	8006ed4 <__ratio>
 8007960:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8007964:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8007968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800796c:	d85f      	bhi.n	8007a2e <_strtod_l+0xa3e>
 800796e:	f1ba 0f00 	cmp.w	sl, #0
 8007972:	d166      	bne.n	8007a42 <_strtod_l+0xa52>
 8007974:	f1b8 0f00 	cmp.w	r8, #0
 8007978:	d14d      	bne.n	8007a16 <_strtod_l+0xa26>
 800797a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800797e:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8007982:	2b00      	cmp	r3, #0
 8007984:	d162      	bne.n	8007a4c <_strtod_l+0xa5c>
 8007986:	eeb4 0bcd 	vcmpe.f64	d0, d13
 800798a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800798e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007992:	d401      	bmi.n	8007998 <_strtod_l+0x9a8>
 8007994:	ee20 db0d 	vmul.f64	d13, d0, d13
 8007998:	eeb1 cb4d 	vneg.f64	d12, d13
 800799c:	4869      	ldr	r0, [pc, #420]	; (8007b44 <_strtod_l+0xb54>)
 800799e:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 8007b50 <_strtod_l+0xb60>
 80079a2:	ea0b 0100 	and.w	r1, fp, r0
 80079a6:	4561      	cmp	r1, ip
 80079a8:	ec53 2b1c 	vmov	r2, r3, d12
 80079ac:	d17a      	bne.n	8007aa4 <_strtod_l+0xab4>
 80079ae:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 80079b2:	ec49 8b10 	vmov	d0, r8, r9
 80079b6:	910a      	str	r1, [sp, #40]	; 0x28
 80079b8:	f7ff f9c2 	bl	8006d40 <__ulp>
 80079bc:	ec49 8b1e 	vmov	d14, r8, r9
 80079c0:	4860      	ldr	r0, [pc, #384]	; (8007b44 <_strtod_l+0xb54>)
 80079c2:	eea0 eb0c 	vfma.f64	d14, d0, d12
 80079c6:	ee1e 3a90 	vmov	r3, s29
 80079ca:	4a60      	ldr	r2, [pc, #384]	; (8007b4c <_strtod_l+0xb5c>)
 80079cc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80079ce:	4018      	ands	r0, r3
 80079d0:	4290      	cmp	r0, r2
 80079d2:	ec59 8b1e 	vmov	r8, r9, d14
 80079d6:	d93c      	bls.n	8007a52 <_strtod_l+0xa62>
 80079d8:	ee18 2a90 	vmov	r2, s17
 80079dc:	4b5a      	ldr	r3, [pc, #360]	; (8007b48 <_strtod_l+0xb58>)
 80079de:	429a      	cmp	r2, r3
 80079e0:	d104      	bne.n	80079ec <_strtod_l+0x9fc>
 80079e2:	ee18 3a10 	vmov	r3, s16
 80079e6:	3301      	adds	r3, #1
 80079e8:	f43f ad40 	beq.w	800746c <_strtod_l+0x47c>
 80079ec:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8007b48 <_strtod_l+0xb58>
 80079f0:	f04f 38ff 	mov.w	r8, #4294967295
 80079f4:	9912      	ldr	r1, [sp, #72]	; 0x48
 80079f6:	4620      	mov	r0, r4
 80079f8:	f7fe fe76 	bl	80066e8 <_Bfree>
 80079fc:	4639      	mov	r1, r7
 80079fe:	4620      	mov	r0, r4
 8007a00:	f7fe fe72 	bl	80066e8 <_Bfree>
 8007a04:	4631      	mov	r1, r6
 8007a06:	4620      	mov	r0, r4
 8007a08:	f7fe fe6e 	bl	80066e8 <_Bfree>
 8007a0c:	4629      	mov	r1, r5
 8007a0e:	4620      	mov	r0, r4
 8007a10:	f7fe fe6a 	bl	80066e8 <_Bfree>
 8007a14:	e609      	b.n	800762a <_strtod_l+0x63a>
 8007a16:	f1b8 0f01 	cmp.w	r8, #1
 8007a1a:	d103      	bne.n	8007a24 <_strtod_l+0xa34>
 8007a1c:	f1b9 0f00 	cmp.w	r9, #0
 8007a20:	f43f ad93 	beq.w	800754a <_strtod_l+0x55a>
 8007a24:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 8007a28:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8007a2c:	e7b6      	b.n	800799c <_strtod_l+0x9ac>
 8007a2e:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8007a32:	ee20 db0d 	vmul.f64	d13, d0, d13
 8007a36:	f1ba 0f00 	cmp.w	sl, #0
 8007a3a:	d0ad      	beq.n	8007998 <_strtod_l+0x9a8>
 8007a3c:	eeb0 cb4d 	vmov.f64	d12, d13
 8007a40:	e7ac      	b.n	800799c <_strtod_l+0x9ac>
 8007a42:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 8007a46:	eeb0 db4c 	vmov.f64	d13, d12
 8007a4a:	e7a7      	b.n	800799c <_strtod_l+0x9ac>
 8007a4c:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 8007a50:	e7a4      	b.n	800799c <_strtod_l+0x9ac>
 8007a52:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8007a56:	9b05      	ldr	r3, [sp, #20]
 8007a58:	46cb      	mov	fp, r9
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d1ca      	bne.n	80079f4 <_strtod_l+0xa04>
 8007a5e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007a62:	0d1b      	lsrs	r3, r3, #20
 8007a64:	051b      	lsls	r3, r3, #20
 8007a66:	4299      	cmp	r1, r3
 8007a68:	d1c4      	bne.n	80079f4 <_strtod_l+0xa04>
 8007a6a:	ec51 0b1d 	vmov	r0, r1, d13
 8007a6e:	f7f8 fe13 	bl	8000698 <__aeabi_d2lz>
 8007a72:	f7f8 fdcb 	bl	800060c <__aeabi_l2d>
 8007a76:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 8007a7a:	ec41 0b17 	vmov	d7, r0, r1
 8007a7e:	ea4b 0b08 	orr.w	fp, fp, r8
 8007a82:	ea5b 0b0a 	orrs.w	fp, fp, sl
 8007a86:	ee3d db47 	vsub.f64	d13, d13, d7
 8007a8a:	d03c      	beq.n	8007b06 <_strtod_l+0xb16>
 8007a8c:	eeb4 dbca 	vcmpe.f64	d13, d10
 8007a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a94:	f53f acf4 	bmi.w	8007480 <_strtod_l+0x490>
 8007a98:	eeb4 dbcb 	vcmpe.f64	d13, d11
 8007a9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007aa0:	dda8      	ble.n	80079f4 <_strtod_l+0xa04>
 8007aa2:	e4ed      	b.n	8007480 <_strtod_l+0x490>
 8007aa4:	9805      	ldr	r0, [sp, #20]
 8007aa6:	b1f0      	cbz	r0, 8007ae6 <_strtod_l+0xaf6>
 8007aa8:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8007aac:	d81b      	bhi.n	8007ae6 <_strtod_l+0xaf6>
 8007aae:	ed9f 7b22 	vldr	d7, [pc, #136]	; 8007b38 <_strtod_l+0xb48>
 8007ab2:	eeb4 dbc7 	vcmpe.f64	d13, d7
 8007ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007aba:	d811      	bhi.n	8007ae0 <_strtod_l+0xaf0>
 8007abc:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8007ac0:	ee1d 3a10 	vmov	r3, s26
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	bf38      	it	cc
 8007ac8:	2301      	movcc	r3, #1
 8007aca:	ee0d 3a10 	vmov	s26, r3
 8007ace:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 8007ad2:	f1ba 0f00 	cmp.w	sl, #0
 8007ad6:	d113      	bne.n	8007b00 <_strtod_l+0xb10>
 8007ad8:	eeb1 7b4d 	vneg.f64	d7, d13
 8007adc:	ec53 2b17 	vmov	r2, r3, d7
 8007ae0:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 8007ae4:	1a43      	subs	r3, r0, r1
 8007ae6:	eeb0 0b48 	vmov.f64	d0, d8
 8007aea:	ec43 2b1c 	vmov	d12, r2, r3
 8007aee:	910a      	str	r1, [sp, #40]	; 0x28
 8007af0:	f7ff f926 	bl	8006d40 <__ulp>
 8007af4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007af6:	eeac 8b00 	vfma.f64	d8, d12, d0
 8007afa:	ec59 8b18 	vmov	r8, r9, d8
 8007afe:	e7aa      	b.n	8007a56 <_strtod_l+0xa66>
 8007b00:	eeb0 7b4d 	vmov.f64	d7, d13
 8007b04:	e7ea      	b.n	8007adc <_strtod_l+0xaec>
 8007b06:	eeb4 dbc9 	vcmpe.f64	d13, d9
 8007b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b0e:	f57f af71 	bpl.w	80079f4 <_strtod_l+0xa04>
 8007b12:	e4b5      	b.n	8007480 <_strtod_l+0x490>
 8007b14:	2300      	movs	r3, #0
 8007b16:	9308      	str	r3, [sp, #32]
 8007b18:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b1a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007b1c:	6013      	str	r3, [r2, #0]
 8007b1e:	f7ff baa6 	b.w	800706e <_strtod_l+0x7e>
 8007b22:	2a65      	cmp	r2, #101	; 0x65
 8007b24:	f43f aba2 	beq.w	800726c <_strtod_l+0x27c>
 8007b28:	2a45      	cmp	r2, #69	; 0x45
 8007b2a:	f43f ab9f 	beq.w	800726c <_strtod_l+0x27c>
 8007b2e:	2101      	movs	r1, #1
 8007b30:	f7ff bbd8 	b.w	80072e4 <_strtod_l+0x2f4>
 8007b34:	f3af 8000 	nop.w
 8007b38:	ffc00000 	.word	0xffc00000
 8007b3c:	41dfffff 	.word	0x41dfffff
 8007b40:	000fffff 	.word	0x000fffff
 8007b44:	7ff00000 	.word	0x7ff00000
 8007b48:	7fefffff 	.word	0x7fefffff
 8007b4c:	7c9fffff 	.word	0x7c9fffff
 8007b50:	7fe00000 	.word	0x7fe00000

08007b54 <_strtod_r>:
 8007b54:	4b01      	ldr	r3, [pc, #4]	; (8007b5c <_strtod_r+0x8>)
 8007b56:	f7ff ba4b 	b.w	8006ff0 <_strtod_l>
 8007b5a:	bf00      	nop
 8007b5c:	20000068 	.word	0x20000068

08007b60 <_strtol_l.constprop.0>:
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b66:	d001      	beq.n	8007b6c <_strtol_l.constprop.0+0xc>
 8007b68:	2b24      	cmp	r3, #36	; 0x24
 8007b6a:	d906      	bls.n	8007b7a <_strtol_l.constprop.0+0x1a>
 8007b6c:	f7fd fe54 	bl	8005818 <__errno>
 8007b70:	2316      	movs	r3, #22
 8007b72:	6003      	str	r3, [r0, #0]
 8007b74:	2000      	movs	r0, #0
 8007b76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b7a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007c60 <_strtol_l.constprop.0+0x100>
 8007b7e:	460d      	mov	r5, r1
 8007b80:	462e      	mov	r6, r5
 8007b82:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b86:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8007b8a:	f017 0708 	ands.w	r7, r7, #8
 8007b8e:	d1f7      	bne.n	8007b80 <_strtol_l.constprop.0+0x20>
 8007b90:	2c2d      	cmp	r4, #45	; 0x2d
 8007b92:	d132      	bne.n	8007bfa <_strtol_l.constprop.0+0x9a>
 8007b94:	782c      	ldrb	r4, [r5, #0]
 8007b96:	2701      	movs	r7, #1
 8007b98:	1cb5      	adds	r5, r6, #2
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d05b      	beq.n	8007c56 <_strtol_l.constprop.0+0xf6>
 8007b9e:	2b10      	cmp	r3, #16
 8007ba0:	d109      	bne.n	8007bb6 <_strtol_l.constprop.0+0x56>
 8007ba2:	2c30      	cmp	r4, #48	; 0x30
 8007ba4:	d107      	bne.n	8007bb6 <_strtol_l.constprop.0+0x56>
 8007ba6:	782c      	ldrb	r4, [r5, #0]
 8007ba8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007bac:	2c58      	cmp	r4, #88	; 0x58
 8007bae:	d14d      	bne.n	8007c4c <_strtol_l.constprop.0+0xec>
 8007bb0:	786c      	ldrb	r4, [r5, #1]
 8007bb2:	2310      	movs	r3, #16
 8007bb4:	3502      	adds	r5, #2
 8007bb6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007bba:	f108 38ff 	add.w	r8, r8, #4294967295
 8007bbe:	f04f 0e00 	mov.w	lr, #0
 8007bc2:	fbb8 f9f3 	udiv	r9, r8, r3
 8007bc6:	4676      	mov	r6, lr
 8007bc8:	fb03 8a19 	mls	sl, r3, r9, r8
 8007bcc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007bd0:	f1bc 0f09 	cmp.w	ip, #9
 8007bd4:	d816      	bhi.n	8007c04 <_strtol_l.constprop.0+0xa4>
 8007bd6:	4664      	mov	r4, ip
 8007bd8:	42a3      	cmp	r3, r4
 8007bda:	dd24      	ble.n	8007c26 <_strtol_l.constprop.0+0xc6>
 8007bdc:	f1be 3fff 	cmp.w	lr, #4294967295
 8007be0:	d008      	beq.n	8007bf4 <_strtol_l.constprop.0+0x94>
 8007be2:	45b1      	cmp	r9, r6
 8007be4:	d31c      	bcc.n	8007c20 <_strtol_l.constprop.0+0xc0>
 8007be6:	d101      	bne.n	8007bec <_strtol_l.constprop.0+0x8c>
 8007be8:	45a2      	cmp	sl, r4
 8007bea:	db19      	blt.n	8007c20 <_strtol_l.constprop.0+0xc0>
 8007bec:	fb06 4603 	mla	r6, r6, r3, r4
 8007bf0:	f04f 0e01 	mov.w	lr, #1
 8007bf4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007bf8:	e7e8      	b.n	8007bcc <_strtol_l.constprop.0+0x6c>
 8007bfa:	2c2b      	cmp	r4, #43	; 0x2b
 8007bfc:	bf04      	itt	eq
 8007bfe:	782c      	ldrbeq	r4, [r5, #0]
 8007c00:	1cb5      	addeq	r5, r6, #2
 8007c02:	e7ca      	b.n	8007b9a <_strtol_l.constprop.0+0x3a>
 8007c04:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007c08:	f1bc 0f19 	cmp.w	ip, #25
 8007c0c:	d801      	bhi.n	8007c12 <_strtol_l.constprop.0+0xb2>
 8007c0e:	3c37      	subs	r4, #55	; 0x37
 8007c10:	e7e2      	b.n	8007bd8 <_strtol_l.constprop.0+0x78>
 8007c12:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007c16:	f1bc 0f19 	cmp.w	ip, #25
 8007c1a:	d804      	bhi.n	8007c26 <_strtol_l.constprop.0+0xc6>
 8007c1c:	3c57      	subs	r4, #87	; 0x57
 8007c1e:	e7db      	b.n	8007bd8 <_strtol_l.constprop.0+0x78>
 8007c20:	f04f 3eff 	mov.w	lr, #4294967295
 8007c24:	e7e6      	b.n	8007bf4 <_strtol_l.constprop.0+0x94>
 8007c26:	f1be 3fff 	cmp.w	lr, #4294967295
 8007c2a:	d105      	bne.n	8007c38 <_strtol_l.constprop.0+0xd8>
 8007c2c:	2322      	movs	r3, #34	; 0x22
 8007c2e:	6003      	str	r3, [r0, #0]
 8007c30:	4646      	mov	r6, r8
 8007c32:	b942      	cbnz	r2, 8007c46 <_strtol_l.constprop.0+0xe6>
 8007c34:	4630      	mov	r0, r6
 8007c36:	e79e      	b.n	8007b76 <_strtol_l.constprop.0+0x16>
 8007c38:	b107      	cbz	r7, 8007c3c <_strtol_l.constprop.0+0xdc>
 8007c3a:	4276      	negs	r6, r6
 8007c3c:	2a00      	cmp	r2, #0
 8007c3e:	d0f9      	beq.n	8007c34 <_strtol_l.constprop.0+0xd4>
 8007c40:	f1be 0f00 	cmp.w	lr, #0
 8007c44:	d000      	beq.n	8007c48 <_strtol_l.constprop.0+0xe8>
 8007c46:	1e69      	subs	r1, r5, #1
 8007c48:	6011      	str	r1, [r2, #0]
 8007c4a:	e7f3      	b.n	8007c34 <_strtol_l.constprop.0+0xd4>
 8007c4c:	2430      	movs	r4, #48	; 0x30
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d1b1      	bne.n	8007bb6 <_strtol_l.constprop.0+0x56>
 8007c52:	2308      	movs	r3, #8
 8007c54:	e7af      	b.n	8007bb6 <_strtol_l.constprop.0+0x56>
 8007c56:	2c30      	cmp	r4, #48	; 0x30
 8007c58:	d0a5      	beq.n	8007ba6 <_strtol_l.constprop.0+0x46>
 8007c5a:	230a      	movs	r3, #10
 8007c5c:	e7ab      	b.n	8007bb6 <_strtol_l.constprop.0+0x56>
 8007c5e:	bf00      	nop
 8007c60:	08009101 	.word	0x08009101

08007c64 <_strtol_r>:
 8007c64:	f7ff bf7c 	b.w	8007b60 <_strtol_l.constprop.0>

08007c68 <__ssputs_r>:
 8007c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c6c:	688e      	ldr	r6, [r1, #8]
 8007c6e:	461f      	mov	r7, r3
 8007c70:	42be      	cmp	r6, r7
 8007c72:	680b      	ldr	r3, [r1, #0]
 8007c74:	4682      	mov	sl, r0
 8007c76:	460c      	mov	r4, r1
 8007c78:	4690      	mov	r8, r2
 8007c7a:	d82c      	bhi.n	8007cd6 <__ssputs_r+0x6e>
 8007c7c:	898a      	ldrh	r2, [r1, #12]
 8007c7e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007c82:	d026      	beq.n	8007cd2 <__ssputs_r+0x6a>
 8007c84:	6965      	ldr	r5, [r4, #20]
 8007c86:	6909      	ldr	r1, [r1, #16]
 8007c88:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007c8c:	eba3 0901 	sub.w	r9, r3, r1
 8007c90:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007c94:	1c7b      	adds	r3, r7, #1
 8007c96:	444b      	add	r3, r9
 8007c98:	106d      	asrs	r5, r5, #1
 8007c9a:	429d      	cmp	r5, r3
 8007c9c:	bf38      	it	cc
 8007c9e:	461d      	movcc	r5, r3
 8007ca0:	0553      	lsls	r3, r2, #21
 8007ca2:	d527      	bpl.n	8007cf4 <__ssputs_r+0x8c>
 8007ca4:	4629      	mov	r1, r5
 8007ca6:	f7fe fc53 	bl	8006550 <_malloc_r>
 8007caa:	4606      	mov	r6, r0
 8007cac:	b360      	cbz	r0, 8007d08 <__ssputs_r+0xa0>
 8007cae:	6921      	ldr	r1, [r4, #16]
 8007cb0:	464a      	mov	r2, r9
 8007cb2:	f000 fa1b 	bl	80080ec <memcpy>
 8007cb6:	89a3      	ldrh	r3, [r4, #12]
 8007cb8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007cbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007cc0:	81a3      	strh	r3, [r4, #12]
 8007cc2:	6126      	str	r6, [r4, #16]
 8007cc4:	6165      	str	r5, [r4, #20]
 8007cc6:	444e      	add	r6, r9
 8007cc8:	eba5 0509 	sub.w	r5, r5, r9
 8007ccc:	6026      	str	r6, [r4, #0]
 8007cce:	60a5      	str	r5, [r4, #8]
 8007cd0:	463e      	mov	r6, r7
 8007cd2:	42be      	cmp	r6, r7
 8007cd4:	d900      	bls.n	8007cd8 <__ssputs_r+0x70>
 8007cd6:	463e      	mov	r6, r7
 8007cd8:	6820      	ldr	r0, [r4, #0]
 8007cda:	4632      	mov	r2, r6
 8007cdc:	4641      	mov	r1, r8
 8007cde:	f000 f9c9 	bl	8008074 <memmove>
 8007ce2:	68a3      	ldr	r3, [r4, #8]
 8007ce4:	1b9b      	subs	r3, r3, r6
 8007ce6:	60a3      	str	r3, [r4, #8]
 8007ce8:	6823      	ldr	r3, [r4, #0]
 8007cea:	4433      	add	r3, r6
 8007cec:	6023      	str	r3, [r4, #0]
 8007cee:	2000      	movs	r0, #0
 8007cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cf4:	462a      	mov	r2, r5
 8007cf6:	f000 fdac 	bl	8008852 <_realloc_r>
 8007cfa:	4606      	mov	r6, r0
 8007cfc:	2800      	cmp	r0, #0
 8007cfe:	d1e0      	bne.n	8007cc2 <__ssputs_r+0x5a>
 8007d00:	6921      	ldr	r1, [r4, #16]
 8007d02:	4650      	mov	r0, sl
 8007d04:	f7fe fbb0 	bl	8006468 <_free_r>
 8007d08:	230c      	movs	r3, #12
 8007d0a:	f8ca 3000 	str.w	r3, [sl]
 8007d0e:	89a3      	ldrh	r3, [r4, #12]
 8007d10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d14:	81a3      	strh	r3, [r4, #12]
 8007d16:	f04f 30ff 	mov.w	r0, #4294967295
 8007d1a:	e7e9      	b.n	8007cf0 <__ssputs_r+0x88>

08007d1c <_svfiprintf_r>:
 8007d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d20:	4698      	mov	r8, r3
 8007d22:	898b      	ldrh	r3, [r1, #12]
 8007d24:	061b      	lsls	r3, r3, #24
 8007d26:	b09d      	sub	sp, #116	; 0x74
 8007d28:	4607      	mov	r7, r0
 8007d2a:	460d      	mov	r5, r1
 8007d2c:	4614      	mov	r4, r2
 8007d2e:	d50e      	bpl.n	8007d4e <_svfiprintf_r+0x32>
 8007d30:	690b      	ldr	r3, [r1, #16]
 8007d32:	b963      	cbnz	r3, 8007d4e <_svfiprintf_r+0x32>
 8007d34:	2140      	movs	r1, #64	; 0x40
 8007d36:	f7fe fc0b 	bl	8006550 <_malloc_r>
 8007d3a:	6028      	str	r0, [r5, #0]
 8007d3c:	6128      	str	r0, [r5, #16]
 8007d3e:	b920      	cbnz	r0, 8007d4a <_svfiprintf_r+0x2e>
 8007d40:	230c      	movs	r3, #12
 8007d42:	603b      	str	r3, [r7, #0]
 8007d44:	f04f 30ff 	mov.w	r0, #4294967295
 8007d48:	e0d0      	b.n	8007eec <_svfiprintf_r+0x1d0>
 8007d4a:	2340      	movs	r3, #64	; 0x40
 8007d4c:	616b      	str	r3, [r5, #20]
 8007d4e:	2300      	movs	r3, #0
 8007d50:	9309      	str	r3, [sp, #36]	; 0x24
 8007d52:	2320      	movs	r3, #32
 8007d54:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007d58:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d5c:	2330      	movs	r3, #48	; 0x30
 8007d5e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007f04 <_svfiprintf_r+0x1e8>
 8007d62:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007d66:	f04f 0901 	mov.w	r9, #1
 8007d6a:	4623      	mov	r3, r4
 8007d6c:	469a      	mov	sl, r3
 8007d6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d72:	b10a      	cbz	r2, 8007d78 <_svfiprintf_r+0x5c>
 8007d74:	2a25      	cmp	r2, #37	; 0x25
 8007d76:	d1f9      	bne.n	8007d6c <_svfiprintf_r+0x50>
 8007d78:	ebba 0b04 	subs.w	fp, sl, r4
 8007d7c:	d00b      	beq.n	8007d96 <_svfiprintf_r+0x7a>
 8007d7e:	465b      	mov	r3, fp
 8007d80:	4622      	mov	r2, r4
 8007d82:	4629      	mov	r1, r5
 8007d84:	4638      	mov	r0, r7
 8007d86:	f7ff ff6f 	bl	8007c68 <__ssputs_r>
 8007d8a:	3001      	adds	r0, #1
 8007d8c:	f000 80a9 	beq.w	8007ee2 <_svfiprintf_r+0x1c6>
 8007d90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d92:	445a      	add	r2, fp
 8007d94:	9209      	str	r2, [sp, #36]	; 0x24
 8007d96:	f89a 3000 	ldrb.w	r3, [sl]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	f000 80a1 	beq.w	8007ee2 <_svfiprintf_r+0x1c6>
 8007da0:	2300      	movs	r3, #0
 8007da2:	f04f 32ff 	mov.w	r2, #4294967295
 8007da6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007daa:	f10a 0a01 	add.w	sl, sl, #1
 8007dae:	9304      	str	r3, [sp, #16]
 8007db0:	9307      	str	r3, [sp, #28]
 8007db2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007db6:	931a      	str	r3, [sp, #104]	; 0x68
 8007db8:	4654      	mov	r4, sl
 8007dba:	2205      	movs	r2, #5
 8007dbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dc0:	4850      	ldr	r0, [pc, #320]	; (8007f04 <_svfiprintf_r+0x1e8>)
 8007dc2:	f7f8 fa3d 	bl	8000240 <memchr>
 8007dc6:	9a04      	ldr	r2, [sp, #16]
 8007dc8:	b9d8      	cbnz	r0, 8007e02 <_svfiprintf_r+0xe6>
 8007dca:	06d0      	lsls	r0, r2, #27
 8007dcc:	bf44      	itt	mi
 8007dce:	2320      	movmi	r3, #32
 8007dd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007dd4:	0711      	lsls	r1, r2, #28
 8007dd6:	bf44      	itt	mi
 8007dd8:	232b      	movmi	r3, #43	; 0x2b
 8007dda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007dde:	f89a 3000 	ldrb.w	r3, [sl]
 8007de2:	2b2a      	cmp	r3, #42	; 0x2a
 8007de4:	d015      	beq.n	8007e12 <_svfiprintf_r+0xf6>
 8007de6:	9a07      	ldr	r2, [sp, #28]
 8007de8:	4654      	mov	r4, sl
 8007dea:	2000      	movs	r0, #0
 8007dec:	f04f 0c0a 	mov.w	ip, #10
 8007df0:	4621      	mov	r1, r4
 8007df2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007df6:	3b30      	subs	r3, #48	; 0x30
 8007df8:	2b09      	cmp	r3, #9
 8007dfa:	d94d      	bls.n	8007e98 <_svfiprintf_r+0x17c>
 8007dfc:	b1b0      	cbz	r0, 8007e2c <_svfiprintf_r+0x110>
 8007dfe:	9207      	str	r2, [sp, #28]
 8007e00:	e014      	b.n	8007e2c <_svfiprintf_r+0x110>
 8007e02:	eba0 0308 	sub.w	r3, r0, r8
 8007e06:	fa09 f303 	lsl.w	r3, r9, r3
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	9304      	str	r3, [sp, #16]
 8007e0e:	46a2      	mov	sl, r4
 8007e10:	e7d2      	b.n	8007db8 <_svfiprintf_r+0x9c>
 8007e12:	9b03      	ldr	r3, [sp, #12]
 8007e14:	1d19      	adds	r1, r3, #4
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	9103      	str	r1, [sp, #12]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	bfbb      	ittet	lt
 8007e1e:	425b      	neglt	r3, r3
 8007e20:	f042 0202 	orrlt.w	r2, r2, #2
 8007e24:	9307      	strge	r3, [sp, #28]
 8007e26:	9307      	strlt	r3, [sp, #28]
 8007e28:	bfb8      	it	lt
 8007e2a:	9204      	strlt	r2, [sp, #16]
 8007e2c:	7823      	ldrb	r3, [r4, #0]
 8007e2e:	2b2e      	cmp	r3, #46	; 0x2e
 8007e30:	d10c      	bne.n	8007e4c <_svfiprintf_r+0x130>
 8007e32:	7863      	ldrb	r3, [r4, #1]
 8007e34:	2b2a      	cmp	r3, #42	; 0x2a
 8007e36:	d134      	bne.n	8007ea2 <_svfiprintf_r+0x186>
 8007e38:	9b03      	ldr	r3, [sp, #12]
 8007e3a:	1d1a      	adds	r2, r3, #4
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	9203      	str	r2, [sp, #12]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	bfb8      	it	lt
 8007e44:	f04f 33ff 	movlt.w	r3, #4294967295
 8007e48:	3402      	adds	r4, #2
 8007e4a:	9305      	str	r3, [sp, #20]
 8007e4c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007f14 <_svfiprintf_r+0x1f8>
 8007e50:	7821      	ldrb	r1, [r4, #0]
 8007e52:	2203      	movs	r2, #3
 8007e54:	4650      	mov	r0, sl
 8007e56:	f7f8 f9f3 	bl	8000240 <memchr>
 8007e5a:	b138      	cbz	r0, 8007e6c <_svfiprintf_r+0x150>
 8007e5c:	9b04      	ldr	r3, [sp, #16]
 8007e5e:	eba0 000a 	sub.w	r0, r0, sl
 8007e62:	2240      	movs	r2, #64	; 0x40
 8007e64:	4082      	lsls	r2, r0
 8007e66:	4313      	orrs	r3, r2
 8007e68:	3401      	adds	r4, #1
 8007e6a:	9304      	str	r3, [sp, #16]
 8007e6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e70:	4825      	ldr	r0, [pc, #148]	; (8007f08 <_svfiprintf_r+0x1ec>)
 8007e72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e76:	2206      	movs	r2, #6
 8007e78:	f7f8 f9e2 	bl	8000240 <memchr>
 8007e7c:	2800      	cmp	r0, #0
 8007e7e:	d038      	beq.n	8007ef2 <_svfiprintf_r+0x1d6>
 8007e80:	4b22      	ldr	r3, [pc, #136]	; (8007f0c <_svfiprintf_r+0x1f0>)
 8007e82:	bb1b      	cbnz	r3, 8007ecc <_svfiprintf_r+0x1b0>
 8007e84:	9b03      	ldr	r3, [sp, #12]
 8007e86:	3307      	adds	r3, #7
 8007e88:	f023 0307 	bic.w	r3, r3, #7
 8007e8c:	3308      	adds	r3, #8
 8007e8e:	9303      	str	r3, [sp, #12]
 8007e90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e92:	4433      	add	r3, r6
 8007e94:	9309      	str	r3, [sp, #36]	; 0x24
 8007e96:	e768      	b.n	8007d6a <_svfiprintf_r+0x4e>
 8007e98:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e9c:	460c      	mov	r4, r1
 8007e9e:	2001      	movs	r0, #1
 8007ea0:	e7a6      	b.n	8007df0 <_svfiprintf_r+0xd4>
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	3401      	adds	r4, #1
 8007ea6:	9305      	str	r3, [sp, #20]
 8007ea8:	4619      	mov	r1, r3
 8007eaa:	f04f 0c0a 	mov.w	ip, #10
 8007eae:	4620      	mov	r0, r4
 8007eb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007eb4:	3a30      	subs	r2, #48	; 0x30
 8007eb6:	2a09      	cmp	r2, #9
 8007eb8:	d903      	bls.n	8007ec2 <_svfiprintf_r+0x1a6>
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d0c6      	beq.n	8007e4c <_svfiprintf_r+0x130>
 8007ebe:	9105      	str	r1, [sp, #20]
 8007ec0:	e7c4      	b.n	8007e4c <_svfiprintf_r+0x130>
 8007ec2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ec6:	4604      	mov	r4, r0
 8007ec8:	2301      	movs	r3, #1
 8007eca:	e7f0      	b.n	8007eae <_svfiprintf_r+0x192>
 8007ecc:	ab03      	add	r3, sp, #12
 8007ece:	9300      	str	r3, [sp, #0]
 8007ed0:	462a      	mov	r2, r5
 8007ed2:	4b0f      	ldr	r3, [pc, #60]	; (8007f10 <_svfiprintf_r+0x1f4>)
 8007ed4:	a904      	add	r1, sp, #16
 8007ed6:	4638      	mov	r0, r7
 8007ed8:	f7fc fd8a 	bl	80049f0 <_printf_float>
 8007edc:	1c42      	adds	r2, r0, #1
 8007ede:	4606      	mov	r6, r0
 8007ee0:	d1d6      	bne.n	8007e90 <_svfiprintf_r+0x174>
 8007ee2:	89ab      	ldrh	r3, [r5, #12]
 8007ee4:	065b      	lsls	r3, r3, #25
 8007ee6:	f53f af2d 	bmi.w	8007d44 <_svfiprintf_r+0x28>
 8007eea:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007eec:	b01d      	add	sp, #116	; 0x74
 8007eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ef2:	ab03      	add	r3, sp, #12
 8007ef4:	9300      	str	r3, [sp, #0]
 8007ef6:	462a      	mov	r2, r5
 8007ef8:	4b05      	ldr	r3, [pc, #20]	; (8007f10 <_svfiprintf_r+0x1f4>)
 8007efa:	a904      	add	r1, sp, #16
 8007efc:	4638      	mov	r0, r7
 8007efe:	f7fc ffff 	bl	8004f00 <_printf_i>
 8007f02:	e7eb      	b.n	8007edc <_svfiprintf_r+0x1c0>
 8007f04:	08009201 	.word	0x08009201
 8007f08:	0800920b 	.word	0x0800920b
 8007f0c:	080049f1 	.word	0x080049f1
 8007f10:	08007c69 	.word	0x08007c69
 8007f14:	08009207 	.word	0x08009207

08007f18 <__sflush_r>:
 8007f18:	898a      	ldrh	r2, [r1, #12]
 8007f1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f1e:	4605      	mov	r5, r0
 8007f20:	0710      	lsls	r0, r2, #28
 8007f22:	460c      	mov	r4, r1
 8007f24:	d458      	bmi.n	8007fd8 <__sflush_r+0xc0>
 8007f26:	684b      	ldr	r3, [r1, #4]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	dc05      	bgt.n	8007f38 <__sflush_r+0x20>
 8007f2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	dc02      	bgt.n	8007f38 <__sflush_r+0x20>
 8007f32:	2000      	movs	r0, #0
 8007f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f3a:	2e00      	cmp	r6, #0
 8007f3c:	d0f9      	beq.n	8007f32 <__sflush_r+0x1a>
 8007f3e:	2300      	movs	r3, #0
 8007f40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007f44:	682f      	ldr	r7, [r5, #0]
 8007f46:	6a21      	ldr	r1, [r4, #32]
 8007f48:	602b      	str	r3, [r5, #0]
 8007f4a:	d032      	beq.n	8007fb2 <__sflush_r+0x9a>
 8007f4c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007f4e:	89a3      	ldrh	r3, [r4, #12]
 8007f50:	075a      	lsls	r2, r3, #29
 8007f52:	d505      	bpl.n	8007f60 <__sflush_r+0x48>
 8007f54:	6863      	ldr	r3, [r4, #4]
 8007f56:	1ac0      	subs	r0, r0, r3
 8007f58:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007f5a:	b10b      	cbz	r3, 8007f60 <__sflush_r+0x48>
 8007f5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007f5e:	1ac0      	subs	r0, r0, r3
 8007f60:	2300      	movs	r3, #0
 8007f62:	4602      	mov	r2, r0
 8007f64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f66:	6a21      	ldr	r1, [r4, #32]
 8007f68:	4628      	mov	r0, r5
 8007f6a:	47b0      	blx	r6
 8007f6c:	1c43      	adds	r3, r0, #1
 8007f6e:	89a3      	ldrh	r3, [r4, #12]
 8007f70:	d106      	bne.n	8007f80 <__sflush_r+0x68>
 8007f72:	6829      	ldr	r1, [r5, #0]
 8007f74:	291d      	cmp	r1, #29
 8007f76:	d82b      	bhi.n	8007fd0 <__sflush_r+0xb8>
 8007f78:	4a29      	ldr	r2, [pc, #164]	; (8008020 <__sflush_r+0x108>)
 8007f7a:	410a      	asrs	r2, r1
 8007f7c:	07d6      	lsls	r6, r2, #31
 8007f7e:	d427      	bmi.n	8007fd0 <__sflush_r+0xb8>
 8007f80:	2200      	movs	r2, #0
 8007f82:	6062      	str	r2, [r4, #4]
 8007f84:	04d9      	lsls	r1, r3, #19
 8007f86:	6922      	ldr	r2, [r4, #16]
 8007f88:	6022      	str	r2, [r4, #0]
 8007f8a:	d504      	bpl.n	8007f96 <__sflush_r+0x7e>
 8007f8c:	1c42      	adds	r2, r0, #1
 8007f8e:	d101      	bne.n	8007f94 <__sflush_r+0x7c>
 8007f90:	682b      	ldr	r3, [r5, #0]
 8007f92:	b903      	cbnz	r3, 8007f96 <__sflush_r+0x7e>
 8007f94:	6560      	str	r0, [r4, #84]	; 0x54
 8007f96:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f98:	602f      	str	r7, [r5, #0]
 8007f9a:	2900      	cmp	r1, #0
 8007f9c:	d0c9      	beq.n	8007f32 <__sflush_r+0x1a>
 8007f9e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fa2:	4299      	cmp	r1, r3
 8007fa4:	d002      	beq.n	8007fac <__sflush_r+0x94>
 8007fa6:	4628      	mov	r0, r5
 8007fa8:	f7fe fa5e 	bl	8006468 <_free_r>
 8007fac:	2000      	movs	r0, #0
 8007fae:	6360      	str	r0, [r4, #52]	; 0x34
 8007fb0:	e7c0      	b.n	8007f34 <__sflush_r+0x1c>
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	4628      	mov	r0, r5
 8007fb6:	47b0      	blx	r6
 8007fb8:	1c41      	adds	r1, r0, #1
 8007fba:	d1c8      	bne.n	8007f4e <__sflush_r+0x36>
 8007fbc:	682b      	ldr	r3, [r5, #0]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d0c5      	beq.n	8007f4e <__sflush_r+0x36>
 8007fc2:	2b1d      	cmp	r3, #29
 8007fc4:	d001      	beq.n	8007fca <__sflush_r+0xb2>
 8007fc6:	2b16      	cmp	r3, #22
 8007fc8:	d101      	bne.n	8007fce <__sflush_r+0xb6>
 8007fca:	602f      	str	r7, [r5, #0]
 8007fcc:	e7b1      	b.n	8007f32 <__sflush_r+0x1a>
 8007fce:	89a3      	ldrh	r3, [r4, #12]
 8007fd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007fd4:	81a3      	strh	r3, [r4, #12]
 8007fd6:	e7ad      	b.n	8007f34 <__sflush_r+0x1c>
 8007fd8:	690f      	ldr	r7, [r1, #16]
 8007fda:	2f00      	cmp	r7, #0
 8007fdc:	d0a9      	beq.n	8007f32 <__sflush_r+0x1a>
 8007fde:	0793      	lsls	r3, r2, #30
 8007fe0:	680e      	ldr	r6, [r1, #0]
 8007fe2:	bf08      	it	eq
 8007fe4:	694b      	ldreq	r3, [r1, #20]
 8007fe6:	600f      	str	r7, [r1, #0]
 8007fe8:	bf18      	it	ne
 8007fea:	2300      	movne	r3, #0
 8007fec:	eba6 0807 	sub.w	r8, r6, r7
 8007ff0:	608b      	str	r3, [r1, #8]
 8007ff2:	f1b8 0f00 	cmp.w	r8, #0
 8007ff6:	dd9c      	ble.n	8007f32 <__sflush_r+0x1a>
 8007ff8:	6a21      	ldr	r1, [r4, #32]
 8007ffa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007ffc:	4643      	mov	r3, r8
 8007ffe:	463a      	mov	r2, r7
 8008000:	4628      	mov	r0, r5
 8008002:	47b0      	blx	r6
 8008004:	2800      	cmp	r0, #0
 8008006:	dc06      	bgt.n	8008016 <__sflush_r+0xfe>
 8008008:	89a3      	ldrh	r3, [r4, #12]
 800800a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800800e:	81a3      	strh	r3, [r4, #12]
 8008010:	f04f 30ff 	mov.w	r0, #4294967295
 8008014:	e78e      	b.n	8007f34 <__sflush_r+0x1c>
 8008016:	4407      	add	r7, r0
 8008018:	eba8 0800 	sub.w	r8, r8, r0
 800801c:	e7e9      	b.n	8007ff2 <__sflush_r+0xda>
 800801e:	bf00      	nop
 8008020:	dfbffffe 	.word	0xdfbffffe

08008024 <_fflush_r>:
 8008024:	b538      	push	{r3, r4, r5, lr}
 8008026:	690b      	ldr	r3, [r1, #16]
 8008028:	4605      	mov	r5, r0
 800802a:	460c      	mov	r4, r1
 800802c:	b913      	cbnz	r3, 8008034 <_fflush_r+0x10>
 800802e:	2500      	movs	r5, #0
 8008030:	4628      	mov	r0, r5
 8008032:	bd38      	pop	{r3, r4, r5, pc}
 8008034:	b118      	cbz	r0, 800803e <_fflush_r+0x1a>
 8008036:	6a03      	ldr	r3, [r0, #32]
 8008038:	b90b      	cbnz	r3, 800803e <_fflush_r+0x1a>
 800803a:	f7fd fb01 	bl	8005640 <__sinit>
 800803e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d0f3      	beq.n	800802e <_fflush_r+0xa>
 8008046:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008048:	07d0      	lsls	r0, r2, #31
 800804a:	d404      	bmi.n	8008056 <_fflush_r+0x32>
 800804c:	0599      	lsls	r1, r3, #22
 800804e:	d402      	bmi.n	8008056 <_fflush_r+0x32>
 8008050:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008052:	f7fd fc0b 	bl	800586c <__retarget_lock_acquire_recursive>
 8008056:	4628      	mov	r0, r5
 8008058:	4621      	mov	r1, r4
 800805a:	f7ff ff5d 	bl	8007f18 <__sflush_r>
 800805e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008060:	07da      	lsls	r2, r3, #31
 8008062:	4605      	mov	r5, r0
 8008064:	d4e4      	bmi.n	8008030 <_fflush_r+0xc>
 8008066:	89a3      	ldrh	r3, [r4, #12]
 8008068:	059b      	lsls	r3, r3, #22
 800806a:	d4e1      	bmi.n	8008030 <_fflush_r+0xc>
 800806c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800806e:	f7fd fbfe 	bl	800586e <__retarget_lock_release_recursive>
 8008072:	e7dd      	b.n	8008030 <_fflush_r+0xc>

08008074 <memmove>:
 8008074:	4288      	cmp	r0, r1
 8008076:	b510      	push	{r4, lr}
 8008078:	eb01 0402 	add.w	r4, r1, r2
 800807c:	d902      	bls.n	8008084 <memmove+0x10>
 800807e:	4284      	cmp	r4, r0
 8008080:	4623      	mov	r3, r4
 8008082:	d807      	bhi.n	8008094 <memmove+0x20>
 8008084:	1e43      	subs	r3, r0, #1
 8008086:	42a1      	cmp	r1, r4
 8008088:	d008      	beq.n	800809c <memmove+0x28>
 800808a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800808e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008092:	e7f8      	b.n	8008086 <memmove+0x12>
 8008094:	4402      	add	r2, r0
 8008096:	4601      	mov	r1, r0
 8008098:	428a      	cmp	r2, r1
 800809a:	d100      	bne.n	800809e <memmove+0x2a>
 800809c:	bd10      	pop	{r4, pc}
 800809e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80080a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80080a6:	e7f7      	b.n	8008098 <memmove+0x24>

080080a8 <strncmp>:
 80080a8:	b510      	push	{r4, lr}
 80080aa:	b16a      	cbz	r2, 80080c8 <strncmp+0x20>
 80080ac:	3901      	subs	r1, #1
 80080ae:	1884      	adds	r4, r0, r2
 80080b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080b4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80080b8:	429a      	cmp	r2, r3
 80080ba:	d103      	bne.n	80080c4 <strncmp+0x1c>
 80080bc:	42a0      	cmp	r0, r4
 80080be:	d001      	beq.n	80080c4 <strncmp+0x1c>
 80080c0:	2a00      	cmp	r2, #0
 80080c2:	d1f5      	bne.n	80080b0 <strncmp+0x8>
 80080c4:	1ad0      	subs	r0, r2, r3
 80080c6:	bd10      	pop	{r4, pc}
 80080c8:	4610      	mov	r0, r2
 80080ca:	e7fc      	b.n	80080c6 <strncmp+0x1e>

080080cc <_sbrk_r>:
 80080cc:	b538      	push	{r3, r4, r5, lr}
 80080ce:	4d06      	ldr	r5, [pc, #24]	; (80080e8 <_sbrk_r+0x1c>)
 80080d0:	2300      	movs	r3, #0
 80080d2:	4604      	mov	r4, r0
 80080d4:	4608      	mov	r0, r1
 80080d6:	602b      	str	r3, [r5, #0]
 80080d8:	f7f8 ff4e 	bl	8000f78 <_sbrk>
 80080dc:	1c43      	adds	r3, r0, #1
 80080de:	d102      	bne.n	80080e6 <_sbrk_r+0x1a>
 80080e0:	682b      	ldr	r3, [r5, #0]
 80080e2:	b103      	cbz	r3, 80080e6 <_sbrk_r+0x1a>
 80080e4:	6023      	str	r3, [r4, #0]
 80080e6:	bd38      	pop	{r3, r4, r5, pc}
 80080e8:	20000414 	.word	0x20000414

080080ec <memcpy>:
 80080ec:	440a      	add	r2, r1
 80080ee:	4291      	cmp	r1, r2
 80080f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80080f4:	d100      	bne.n	80080f8 <memcpy+0xc>
 80080f6:	4770      	bx	lr
 80080f8:	b510      	push	{r4, lr}
 80080fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008102:	4291      	cmp	r1, r2
 8008104:	d1f9      	bne.n	80080fa <memcpy+0xe>
 8008106:	bd10      	pop	{r4, pc}

08008108 <nan>:
 8008108:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008110 <nan+0x8>
 800810c:	4770      	bx	lr
 800810e:	bf00      	nop
 8008110:	00000000 	.word	0x00000000
 8008114:	7ff80000 	.word	0x7ff80000

08008118 <__assert_func>:
 8008118:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800811a:	4614      	mov	r4, r2
 800811c:	461a      	mov	r2, r3
 800811e:	4b09      	ldr	r3, [pc, #36]	; (8008144 <__assert_func+0x2c>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4605      	mov	r5, r0
 8008124:	68d8      	ldr	r0, [r3, #12]
 8008126:	b14c      	cbz	r4, 800813c <__assert_func+0x24>
 8008128:	4b07      	ldr	r3, [pc, #28]	; (8008148 <__assert_func+0x30>)
 800812a:	9100      	str	r1, [sp, #0]
 800812c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008130:	4906      	ldr	r1, [pc, #24]	; (800814c <__assert_func+0x34>)
 8008132:	462b      	mov	r3, r5
 8008134:	f000 fbca 	bl	80088cc <fiprintf>
 8008138:	f000 fbda 	bl	80088f0 <abort>
 800813c:	4b04      	ldr	r3, [pc, #16]	; (8008150 <__assert_func+0x38>)
 800813e:	461c      	mov	r4, r3
 8008140:	e7f3      	b.n	800812a <__assert_func+0x12>
 8008142:	bf00      	nop
 8008144:	20000064 	.word	0x20000064
 8008148:	0800921a 	.word	0x0800921a
 800814c:	08009227 	.word	0x08009227
 8008150:	08009255 	.word	0x08009255

08008154 <_calloc_r>:
 8008154:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008156:	fba1 2402 	umull	r2, r4, r1, r2
 800815a:	b94c      	cbnz	r4, 8008170 <_calloc_r+0x1c>
 800815c:	4611      	mov	r1, r2
 800815e:	9201      	str	r2, [sp, #4]
 8008160:	f7fe f9f6 	bl	8006550 <_malloc_r>
 8008164:	9a01      	ldr	r2, [sp, #4]
 8008166:	4605      	mov	r5, r0
 8008168:	b930      	cbnz	r0, 8008178 <_calloc_r+0x24>
 800816a:	4628      	mov	r0, r5
 800816c:	b003      	add	sp, #12
 800816e:	bd30      	pop	{r4, r5, pc}
 8008170:	220c      	movs	r2, #12
 8008172:	6002      	str	r2, [r0, #0]
 8008174:	2500      	movs	r5, #0
 8008176:	e7f8      	b.n	800816a <_calloc_r+0x16>
 8008178:	4621      	mov	r1, r4
 800817a:	f7fd fafa 	bl	8005772 <memset>
 800817e:	e7f4      	b.n	800816a <_calloc_r+0x16>

08008180 <rshift>:
 8008180:	6903      	ldr	r3, [r0, #16]
 8008182:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008186:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800818a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800818e:	f100 0414 	add.w	r4, r0, #20
 8008192:	dd45      	ble.n	8008220 <rshift+0xa0>
 8008194:	f011 011f 	ands.w	r1, r1, #31
 8008198:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800819c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80081a0:	d10c      	bne.n	80081bc <rshift+0x3c>
 80081a2:	f100 0710 	add.w	r7, r0, #16
 80081a6:	4629      	mov	r1, r5
 80081a8:	42b1      	cmp	r1, r6
 80081aa:	d334      	bcc.n	8008216 <rshift+0x96>
 80081ac:	1a9b      	subs	r3, r3, r2
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	1eea      	subs	r2, r5, #3
 80081b2:	4296      	cmp	r6, r2
 80081b4:	bf38      	it	cc
 80081b6:	2300      	movcc	r3, #0
 80081b8:	4423      	add	r3, r4
 80081ba:	e015      	b.n	80081e8 <rshift+0x68>
 80081bc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80081c0:	f1c1 0820 	rsb	r8, r1, #32
 80081c4:	40cf      	lsrs	r7, r1
 80081c6:	f105 0e04 	add.w	lr, r5, #4
 80081ca:	46a1      	mov	r9, r4
 80081cc:	4576      	cmp	r6, lr
 80081ce:	46f4      	mov	ip, lr
 80081d0:	d815      	bhi.n	80081fe <rshift+0x7e>
 80081d2:	1a9a      	subs	r2, r3, r2
 80081d4:	0092      	lsls	r2, r2, #2
 80081d6:	3a04      	subs	r2, #4
 80081d8:	3501      	adds	r5, #1
 80081da:	42ae      	cmp	r6, r5
 80081dc:	bf38      	it	cc
 80081de:	2200      	movcc	r2, #0
 80081e0:	18a3      	adds	r3, r4, r2
 80081e2:	50a7      	str	r7, [r4, r2]
 80081e4:	b107      	cbz	r7, 80081e8 <rshift+0x68>
 80081e6:	3304      	adds	r3, #4
 80081e8:	1b1a      	subs	r2, r3, r4
 80081ea:	42a3      	cmp	r3, r4
 80081ec:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80081f0:	bf08      	it	eq
 80081f2:	2300      	moveq	r3, #0
 80081f4:	6102      	str	r2, [r0, #16]
 80081f6:	bf08      	it	eq
 80081f8:	6143      	streq	r3, [r0, #20]
 80081fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80081fe:	f8dc c000 	ldr.w	ip, [ip]
 8008202:	fa0c fc08 	lsl.w	ip, ip, r8
 8008206:	ea4c 0707 	orr.w	r7, ip, r7
 800820a:	f849 7b04 	str.w	r7, [r9], #4
 800820e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008212:	40cf      	lsrs	r7, r1
 8008214:	e7da      	b.n	80081cc <rshift+0x4c>
 8008216:	f851 cb04 	ldr.w	ip, [r1], #4
 800821a:	f847 cf04 	str.w	ip, [r7, #4]!
 800821e:	e7c3      	b.n	80081a8 <rshift+0x28>
 8008220:	4623      	mov	r3, r4
 8008222:	e7e1      	b.n	80081e8 <rshift+0x68>

08008224 <__hexdig_fun>:
 8008224:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008228:	2b09      	cmp	r3, #9
 800822a:	d802      	bhi.n	8008232 <__hexdig_fun+0xe>
 800822c:	3820      	subs	r0, #32
 800822e:	b2c0      	uxtb	r0, r0
 8008230:	4770      	bx	lr
 8008232:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008236:	2b05      	cmp	r3, #5
 8008238:	d801      	bhi.n	800823e <__hexdig_fun+0x1a>
 800823a:	3847      	subs	r0, #71	; 0x47
 800823c:	e7f7      	b.n	800822e <__hexdig_fun+0xa>
 800823e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008242:	2b05      	cmp	r3, #5
 8008244:	d801      	bhi.n	800824a <__hexdig_fun+0x26>
 8008246:	3827      	subs	r0, #39	; 0x27
 8008248:	e7f1      	b.n	800822e <__hexdig_fun+0xa>
 800824a:	2000      	movs	r0, #0
 800824c:	4770      	bx	lr
	...

08008250 <__gethex>:
 8008250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008254:	4617      	mov	r7, r2
 8008256:	680a      	ldr	r2, [r1, #0]
 8008258:	b085      	sub	sp, #20
 800825a:	f102 0b02 	add.w	fp, r2, #2
 800825e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008262:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008266:	4681      	mov	r9, r0
 8008268:	468a      	mov	sl, r1
 800826a:	9302      	str	r3, [sp, #8]
 800826c:	32fe      	adds	r2, #254	; 0xfe
 800826e:	eb02 030b 	add.w	r3, r2, fp
 8008272:	46d8      	mov	r8, fp
 8008274:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8008278:	9301      	str	r3, [sp, #4]
 800827a:	2830      	cmp	r0, #48	; 0x30
 800827c:	d0f7      	beq.n	800826e <__gethex+0x1e>
 800827e:	f7ff ffd1 	bl	8008224 <__hexdig_fun>
 8008282:	4604      	mov	r4, r0
 8008284:	2800      	cmp	r0, #0
 8008286:	d138      	bne.n	80082fa <__gethex+0xaa>
 8008288:	49a7      	ldr	r1, [pc, #668]	; (8008528 <__gethex+0x2d8>)
 800828a:	2201      	movs	r2, #1
 800828c:	4640      	mov	r0, r8
 800828e:	f7ff ff0b 	bl	80080a8 <strncmp>
 8008292:	4606      	mov	r6, r0
 8008294:	2800      	cmp	r0, #0
 8008296:	d169      	bne.n	800836c <__gethex+0x11c>
 8008298:	f898 0001 	ldrb.w	r0, [r8, #1]
 800829c:	465d      	mov	r5, fp
 800829e:	f7ff ffc1 	bl	8008224 <__hexdig_fun>
 80082a2:	2800      	cmp	r0, #0
 80082a4:	d064      	beq.n	8008370 <__gethex+0x120>
 80082a6:	465a      	mov	r2, fp
 80082a8:	7810      	ldrb	r0, [r2, #0]
 80082aa:	2830      	cmp	r0, #48	; 0x30
 80082ac:	4690      	mov	r8, r2
 80082ae:	f102 0201 	add.w	r2, r2, #1
 80082b2:	d0f9      	beq.n	80082a8 <__gethex+0x58>
 80082b4:	f7ff ffb6 	bl	8008224 <__hexdig_fun>
 80082b8:	2301      	movs	r3, #1
 80082ba:	fab0 f480 	clz	r4, r0
 80082be:	0964      	lsrs	r4, r4, #5
 80082c0:	465e      	mov	r6, fp
 80082c2:	9301      	str	r3, [sp, #4]
 80082c4:	4642      	mov	r2, r8
 80082c6:	4615      	mov	r5, r2
 80082c8:	3201      	adds	r2, #1
 80082ca:	7828      	ldrb	r0, [r5, #0]
 80082cc:	f7ff ffaa 	bl	8008224 <__hexdig_fun>
 80082d0:	2800      	cmp	r0, #0
 80082d2:	d1f8      	bne.n	80082c6 <__gethex+0x76>
 80082d4:	4994      	ldr	r1, [pc, #592]	; (8008528 <__gethex+0x2d8>)
 80082d6:	2201      	movs	r2, #1
 80082d8:	4628      	mov	r0, r5
 80082da:	f7ff fee5 	bl	80080a8 <strncmp>
 80082de:	b978      	cbnz	r0, 8008300 <__gethex+0xb0>
 80082e0:	b946      	cbnz	r6, 80082f4 <__gethex+0xa4>
 80082e2:	1c6e      	adds	r6, r5, #1
 80082e4:	4632      	mov	r2, r6
 80082e6:	4615      	mov	r5, r2
 80082e8:	3201      	adds	r2, #1
 80082ea:	7828      	ldrb	r0, [r5, #0]
 80082ec:	f7ff ff9a 	bl	8008224 <__hexdig_fun>
 80082f0:	2800      	cmp	r0, #0
 80082f2:	d1f8      	bne.n	80082e6 <__gethex+0x96>
 80082f4:	1b73      	subs	r3, r6, r5
 80082f6:	009e      	lsls	r6, r3, #2
 80082f8:	e004      	b.n	8008304 <__gethex+0xb4>
 80082fa:	2400      	movs	r4, #0
 80082fc:	4626      	mov	r6, r4
 80082fe:	e7e1      	b.n	80082c4 <__gethex+0x74>
 8008300:	2e00      	cmp	r6, #0
 8008302:	d1f7      	bne.n	80082f4 <__gethex+0xa4>
 8008304:	782b      	ldrb	r3, [r5, #0]
 8008306:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800830a:	2b50      	cmp	r3, #80	; 0x50
 800830c:	d13d      	bne.n	800838a <__gethex+0x13a>
 800830e:	786b      	ldrb	r3, [r5, #1]
 8008310:	2b2b      	cmp	r3, #43	; 0x2b
 8008312:	d02f      	beq.n	8008374 <__gethex+0x124>
 8008314:	2b2d      	cmp	r3, #45	; 0x2d
 8008316:	d031      	beq.n	800837c <__gethex+0x12c>
 8008318:	1c69      	adds	r1, r5, #1
 800831a:	f04f 0b00 	mov.w	fp, #0
 800831e:	7808      	ldrb	r0, [r1, #0]
 8008320:	f7ff ff80 	bl	8008224 <__hexdig_fun>
 8008324:	1e42      	subs	r2, r0, #1
 8008326:	b2d2      	uxtb	r2, r2
 8008328:	2a18      	cmp	r2, #24
 800832a:	d82e      	bhi.n	800838a <__gethex+0x13a>
 800832c:	f1a0 0210 	sub.w	r2, r0, #16
 8008330:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008334:	f7ff ff76 	bl	8008224 <__hexdig_fun>
 8008338:	f100 3cff 	add.w	ip, r0, #4294967295
 800833c:	fa5f fc8c 	uxtb.w	ip, ip
 8008340:	f1bc 0f18 	cmp.w	ip, #24
 8008344:	d91d      	bls.n	8008382 <__gethex+0x132>
 8008346:	f1bb 0f00 	cmp.w	fp, #0
 800834a:	d000      	beq.n	800834e <__gethex+0xfe>
 800834c:	4252      	negs	r2, r2
 800834e:	4416      	add	r6, r2
 8008350:	f8ca 1000 	str.w	r1, [sl]
 8008354:	b1dc      	cbz	r4, 800838e <__gethex+0x13e>
 8008356:	9b01      	ldr	r3, [sp, #4]
 8008358:	2b00      	cmp	r3, #0
 800835a:	bf14      	ite	ne
 800835c:	f04f 0800 	movne.w	r8, #0
 8008360:	f04f 0806 	moveq.w	r8, #6
 8008364:	4640      	mov	r0, r8
 8008366:	b005      	add	sp, #20
 8008368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800836c:	4645      	mov	r5, r8
 800836e:	4626      	mov	r6, r4
 8008370:	2401      	movs	r4, #1
 8008372:	e7c7      	b.n	8008304 <__gethex+0xb4>
 8008374:	f04f 0b00 	mov.w	fp, #0
 8008378:	1ca9      	adds	r1, r5, #2
 800837a:	e7d0      	b.n	800831e <__gethex+0xce>
 800837c:	f04f 0b01 	mov.w	fp, #1
 8008380:	e7fa      	b.n	8008378 <__gethex+0x128>
 8008382:	230a      	movs	r3, #10
 8008384:	fb03 0002 	mla	r0, r3, r2, r0
 8008388:	e7d0      	b.n	800832c <__gethex+0xdc>
 800838a:	4629      	mov	r1, r5
 800838c:	e7e0      	b.n	8008350 <__gethex+0x100>
 800838e:	eba5 0308 	sub.w	r3, r5, r8
 8008392:	3b01      	subs	r3, #1
 8008394:	4621      	mov	r1, r4
 8008396:	2b07      	cmp	r3, #7
 8008398:	dc0a      	bgt.n	80083b0 <__gethex+0x160>
 800839a:	4648      	mov	r0, r9
 800839c:	f7fe f964 	bl	8006668 <_Balloc>
 80083a0:	4604      	mov	r4, r0
 80083a2:	b940      	cbnz	r0, 80083b6 <__gethex+0x166>
 80083a4:	4b61      	ldr	r3, [pc, #388]	; (800852c <__gethex+0x2dc>)
 80083a6:	4602      	mov	r2, r0
 80083a8:	21e4      	movs	r1, #228	; 0xe4
 80083aa:	4861      	ldr	r0, [pc, #388]	; (8008530 <__gethex+0x2e0>)
 80083ac:	f7ff feb4 	bl	8008118 <__assert_func>
 80083b0:	3101      	adds	r1, #1
 80083b2:	105b      	asrs	r3, r3, #1
 80083b4:	e7ef      	b.n	8008396 <__gethex+0x146>
 80083b6:	f100 0a14 	add.w	sl, r0, #20
 80083ba:	2300      	movs	r3, #0
 80083bc:	495a      	ldr	r1, [pc, #360]	; (8008528 <__gethex+0x2d8>)
 80083be:	f8cd a004 	str.w	sl, [sp, #4]
 80083c2:	469b      	mov	fp, r3
 80083c4:	45a8      	cmp	r8, r5
 80083c6:	d342      	bcc.n	800844e <__gethex+0x1fe>
 80083c8:	9801      	ldr	r0, [sp, #4]
 80083ca:	f840 bb04 	str.w	fp, [r0], #4
 80083ce:	eba0 000a 	sub.w	r0, r0, sl
 80083d2:	1080      	asrs	r0, r0, #2
 80083d4:	6120      	str	r0, [r4, #16]
 80083d6:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80083da:	4658      	mov	r0, fp
 80083dc:	f7fe fa36 	bl	800684c <__hi0bits>
 80083e0:	683d      	ldr	r5, [r7, #0]
 80083e2:	eba8 0000 	sub.w	r0, r8, r0
 80083e6:	42a8      	cmp	r0, r5
 80083e8:	dd59      	ble.n	800849e <__gethex+0x24e>
 80083ea:	eba0 0805 	sub.w	r8, r0, r5
 80083ee:	4641      	mov	r1, r8
 80083f0:	4620      	mov	r0, r4
 80083f2:	f7fe fdc2 	bl	8006f7a <__any_on>
 80083f6:	4683      	mov	fp, r0
 80083f8:	b1b8      	cbz	r0, 800842a <__gethex+0x1da>
 80083fa:	f108 33ff 	add.w	r3, r8, #4294967295
 80083fe:	1159      	asrs	r1, r3, #5
 8008400:	f003 021f 	and.w	r2, r3, #31
 8008404:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008408:	f04f 0b01 	mov.w	fp, #1
 800840c:	fa0b f202 	lsl.w	r2, fp, r2
 8008410:	420a      	tst	r2, r1
 8008412:	d00a      	beq.n	800842a <__gethex+0x1da>
 8008414:	455b      	cmp	r3, fp
 8008416:	dd06      	ble.n	8008426 <__gethex+0x1d6>
 8008418:	f1a8 0102 	sub.w	r1, r8, #2
 800841c:	4620      	mov	r0, r4
 800841e:	f7fe fdac 	bl	8006f7a <__any_on>
 8008422:	2800      	cmp	r0, #0
 8008424:	d138      	bne.n	8008498 <__gethex+0x248>
 8008426:	f04f 0b02 	mov.w	fp, #2
 800842a:	4641      	mov	r1, r8
 800842c:	4620      	mov	r0, r4
 800842e:	f7ff fea7 	bl	8008180 <rshift>
 8008432:	4446      	add	r6, r8
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	42b3      	cmp	r3, r6
 8008438:	da41      	bge.n	80084be <__gethex+0x26e>
 800843a:	4621      	mov	r1, r4
 800843c:	4648      	mov	r0, r9
 800843e:	f7fe f953 	bl	80066e8 <_Bfree>
 8008442:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008444:	2300      	movs	r3, #0
 8008446:	6013      	str	r3, [r2, #0]
 8008448:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800844c:	e78a      	b.n	8008364 <__gethex+0x114>
 800844e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8008452:	2a2e      	cmp	r2, #46	; 0x2e
 8008454:	d014      	beq.n	8008480 <__gethex+0x230>
 8008456:	2b20      	cmp	r3, #32
 8008458:	d106      	bne.n	8008468 <__gethex+0x218>
 800845a:	9b01      	ldr	r3, [sp, #4]
 800845c:	f843 bb04 	str.w	fp, [r3], #4
 8008460:	f04f 0b00 	mov.w	fp, #0
 8008464:	9301      	str	r3, [sp, #4]
 8008466:	465b      	mov	r3, fp
 8008468:	7828      	ldrb	r0, [r5, #0]
 800846a:	9303      	str	r3, [sp, #12]
 800846c:	f7ff feda 	bl	8008224 <__hexdig_fun>
 8008470:	9b03      	ldr	r3, [sp, #12]
 8008472:	f000 000f 	and.w	r0, r0, #15
 8008476:	4098      	lsls	r0, r3
 8008478:	ea4b 0b00 	orr.w	fp, fp, r0
 800847c:	3304      	adds	r3, #4
 800847e:	e7a1      	b.n	80083c4 <__gethex+0x174>
 8008480:	45a8      	cmp	r8, r5
 8008482:	d8e8      	bhi.n	8008456 <__gethex+0x206>
 8008484:	2201      	movs	r2, #1
 8008486:	4628      	mov	r0, r5
 8008488:	9303      	str	r3, [sp, #12]
 800848a:	f7ff fe0d 	bl	80080a8 <strncmp>
 800848e:	4926      	ldr	r1, [pc, #152]	; (8008528 <__gethex+0x2d8>)
 8008490:	9b03      	ldr	r3, [sp, #12]
 8008492:	2800      	cmp	r0, #0
 8008494:	d1df      	bne.n	8008456 <__gethex+0x206>
 8008496:	e795      	b.n	80083c4 <__gethex+0x174>
 8008498:	f04f 0b03 	mov.w	fp, #3
 800849c:	e7c5      	b.n	800842a <__gethex+0x1da>
 800849e:	da0b      	bge.n	80084b8 <__gethex+0x268>
 80084a0:	eba5 0800 	sub.w	r8, r5, r0
 80084a4:	4621      	mov	r1, r4
 80084a6:	4642      	mov	r2, r8
 80084a8:	4648      	mov	r0, r9
 80084aa:	f7fe fb37 	bl	8006b1c <__lshift>
 80084ae:	eba6 0608 	sub.w	r6, r6, r8
 80084b2:	4604      	mov	r4, r0
 80084b4:	f100 0a14 	add.w	sl, r0, #20
 80084b8:	f04f 0b00 	mov.w	fp, #0
 80084bc:	e7ba      	b.n	8008434 <__gethex+0x1e4>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	42b3      	cmp	r3, r6
 80084c2:	dd73      	ble.n	80085ac <__gethex+0x35c>
 80084c4:	1b9e      	subs	r6, r3, r6
 80084c6:	42b5      	cmp	r5, r6
 80084c8:	dc34      	bgt.n	8008534 <__gethex+0x2e4>
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2b02      	cmp	r3, #2
 80084ce:	d023      	beq.n	8008518 <__gethex+0x2c8>
 80084d0:	2b03      	cmp	r3, #3
 80084d2:	d025      	beq.n	8008520 <__gethex+0x2d0>
 80084d4:	2b01      	cmp	r3, #1
 80084d6:	d115      	bne.n	8008504 <__gethex+0x2b4>
 80084d8:	42b5      	cmp	r5, r6
 80084da:	d113      	bne.n	8008504 <__gethex+0x2b4>
 80084dc:	2d01      	cmp	r5, #1
 80084de:	d10b      	bne.n	80084f8 <__gethex+0x2a8>
 80084e0:	9a02      	ldr	r2, [sp, #8]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6013      	str	r3, [r2, #0]
 80084e6:	2301      	movs	r3, #1
 80084e8:	6123      	str	r3, [r4, #16]
 80084ea:	f8ca 3000 	str.w	r3, [sl]
 80084ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084f0:	f04f 0862 	mov.w	r8, #98	; 0x62
 80084f4:	601c      	str	r4, [r3, #0]
 80084f6:	e735      	b.n	8008364 <__gethex+0x114>
 80084f8:	1e69      	subs	r1, r5, #1
 80084fa:	4620      	mov	r0, r4
 80084fc:	f7fe fd3d 	bl	8006f7a <__any_on>
 8008500:	2800      	cmp	r0, #0
 8008502:	d1ed      	bne.n	80084e0 <__gethex+0x290>
 8008504:	4621      	mov	r1, r4
 8008506:	4648      	mov	r0, r9
 8008508:	f7fe f8ee 	bl	80066e8 <_Bfree>
 800850c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800850e:	2300      	movs	r3, #0
 8008510:	6013      	str	r3, [r2, #0]
 8008512:	f04f 0850 	mov.w	r8, #80	; 0x50
 8008516:	e725      	b.n	8008364 <__gethex+0x114>
 8008518:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800851a:	2b00      	cmp	r3, #0
 800851c:	d1f2      	bne.n	8008504 <__gethex+0x2b4>
 800851e:	e7df      	b.n	80084e0 <__gethex+0x290>
 8008520:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008522:	2b00      	cmp	r3, #0
 8008524:	d1dc      	bne.n	80084e0 <__gethex+0x290>
 8008526:	e7ed      	b.n	8008504 <__gethex+0x2b4>
 8008528:	080090ac 	.word	0x080090ac
 800852c:	08008f41 	.word	0x08008f41
 8008530:	08009256 	.word	0x08009256
 8008534:	f106 38ff 	add.w	r8, r6, #4294967295
 8008538:	f1bb 0f00 	cmp.w	fp, #0
 800853c:	d133      	bne.n	80085a6 <__gethex+0x356>
 800853e:	f1b8 0f00 	cmp.w	r8, #0
 8008542:	d004      	beq.n	800854e <__gethex+0x2fe>
 8008544:	4641      	mov	r1, r8
 8008546:	4620      	mov	r0, r4
 8008548:	f7fe fd17 	bl	8006f7a <__any_on>
 800854c:	4683      	mov	fp, r0
 800854e:	ea4f 1268 	mov.w	r2, r8, asr #5
 8008552:	2301      	movs	r3, #1
 8008554:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008558:	f008 081f 	and.w	r8, r8, #31
 800855c:	fa03 f308 	lsl.w	r3, r3, r8
 8008560:	4213      	tst	r3, r2
 8008562:	4631      	mov	r1, r6
 8008564:	4620      	mov	r0, r4
 8008566:	bf18      	it	ne
 8008568:	f04b 0b02 	orrne.w	fp, fp, #2
 800856c:	1bad      	subs	r5, r5, r6
 800856e:	f7ff fe07 	bl	8008180 <rshift>
 8008572:	687e      	ldr	r6, [r7, #4]
 8008574:	f04f 0802 	mov.w	r8, #2
 8008578:	f1bb 0f00 	cmp.w	fp, #0
 800857c:	d04a      	beq.n	8008614 <__gethex+0x3c4>
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	2b02      	cmp	r3, #2
 8008582:	d016      	beq.n	80085b2 <__gethex+0x362>
 8008584:	2b03      	cmp	r3, #3
 8008586:	d018      	beq.n	80085ba <__gethex+0x36a>
 8008588:	2b01      	cmp	r3, #1
 800858a:	d109      	bne.n	80085a0 <__gethex+0x350>
 800858c:	f01b 0f02 	tst.w	fp, #2
 8008590:	d006      	beq.n	80085a0 <__gethex+0x350>
 8008592:	f8da 3000 	ldr.w	r3, [sl]
 8008596:	ea4b 0b03 	orr.w	fp, fp, r3
 800859a:	f01b 0f01 	tst.w	fp, #1
 800859e:	d10f      	bne.n	80085c0 <__gethex+0x370>
 80085a0:	f048 0810 	orr.w	r8, r8, #16
 80085a4:	e036      	b.n	8008614 <__gethex+0x3c4>
 80085a6:	f04f 0b01 	mov.w	fp, #1
 80085aa:	e7d0      	b.n	800854e <__gethex+0x2fe>
 80085ac:	f04f 0801 	mov.w	r8, #1
 80085b0:	e7e2      	b.n	8008578 <__gethex+0x328>
 80085b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80085b4:	f1c3 0301 	rsb	r3, r3, #1
 80085b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80085ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d0ef      	beq.n	80085a0 <__gethex+0x350>
 80085c0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80085c4:	f104 0214 	add.w	r2, r4, #20
 80085c8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80085cc:	9301      	str	r3, [sp, #4]
 80085ce:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80085d2:	2300      	movs	r3, #0
 80085d4:	4694      	mov	ip, r2
 80085d6:	f852 1b04 	ldr.w	r1, [r2], #4
 80085da:	f1b1 3fff 	cmp.w	r1, #4294967295
 80085de:	d01e      	beq.n	800861e <__gethex+0x3ce>
 80085e0:	3101      	adds	r1, #1
 80085e2:	f8cc 1000 	str.w	r1, [ip]
 80085e6:	f1b8 0f02 	cmp.w	r8, #2
 80085ea:	f104 0214 	add.w	r2, r4, #20
 80085ee:	d13d      	bne.n	800866c <__gethex+0x41c>
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	3b01      	subs	r3, #1
 80085f4:	42ab      	cmp	r3, r5
 80085f6:	d10b      	bne.n	8008610 <__gethex+0x3c0>
 80085f8:	1169      	asrs	r1, r5, #5
 80085fa:	2301      	movs	r3, #1
 80085fc:	f005 051f 	and.w	r5, r5, #31
 8008600:	fa03 f505 	lsl.w	r5, r3, r5
 8008604:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008608:	421d      	tst	r5, r3
 800860a:	bf18      	it	ne
 800860c:	f04f 0801 	movne.w	r8, #1
 8008610:	f048 0820 	orr.w	r8, r8, #32
 8008614:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008616:	601c      	str	r4, [r3, #0]
 8008618:	9b02      	ldr	r3, [sp, #8]
 800861a:	601e      	str	r6, [r3, #0]
 800861c:	e6a2      	b.n	8008364 <__gethex+0x114>
 800861e:	4290      	cmp	r0, r2
 8008620:	f842 3c04 	str.w	r3, [r2, #-4]
 8008624:	d8d6      	bhi.n	80085d4 <__gethex+0x384>
 8008626:	68a2      	ldr	r2, [r4, #8]
 8008628:	4593      	cmp	fp, r2
 800862a:	db17      	blt.n	800865c <__gethex+0x40c>
 800862c:	6861      	ldr	r1, [r4, #4]
 800862e:	4648      	mov	r0, r9
 8008630:	3101      	adds	r1, #1
 8008632:	f7fe f819 	bl	8006668 <_Balloc>
 8008636:	4682      	mov	sl, r0
 8008638:	b918      	cbnz	r0, 8008642 <__gethex+0x3f2>
 800863a:	4b1b      	ldr	r3, [pc, #108]	; (80086a8 <__gethex+0x458>)
 800863c:	4602      	mov	r2, r0
 800863e:	2184      	movs	r1, #132	; 0x84
 8008640:	e6b3      	b.n	80083aa <__gethex+0x15a>
 8008642:	6922      	ldr	r2, [r4, #16]
 8008644:	3202      	adds	r2, #2
 8008646:	f104 010c 	add.w	r1, r4, #12
 800864a:	0092      	lsls	r2, r2, #2
 800864c:	300c      	adds	r0, #12
 800864e:	f7ff fd4d 	bl	80080ec <memcpy>
 8008652:	4621      	mov	r1, r4
 8008654:	4648      	mov	r0, r9
 8008656:	f7fe f847 	bl	80066e8 <_Bfree>
 800865a:	4654      	mov	r4, sl
 800865c:	6922      	ldr	r2, [r4, #16]
 800865e:	1c51      	adds	r1, r2, #1
 8008660:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008664:	6121      	str	r1, [r4, #16]
 8008666:	2101      	movs	r1, #1
 8008668:	6151      	str	r1, [r2, #20]
 800866a:	e7bc      	b.n	80085e6 <__gethex+0x396>
 800866c:	6921      	ldr	r1, [r4, #16]
 800866e:	4559      	cmp	r1, fp
 8008670:	dd0b      	ble.n	800868a <__gethex+0x43a>
 8008672:	2101      	movs	r1, #1
 8008674:	4620      	mov	r0, r4
 8008676:	f7ff fd83 	bl	8008180 <rshift>
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	3601      	adds	r6, #1
 800867e:	42b3      	cmp	r3, r6
 8008680:	f6ff aedb 	blt.w	800843a <__gethex+0x1ea>
 8008684:	f04f 0801 	mov.w	r8, #1
 8008688:	e7c2      	b.n	8008610 <__gethex+0x3c0>
 800868a:	f015 051f 	ands.w	r5, r5, #31
 800868e:	d0f9      	beq.n	8008684 <__gethex+0x434>
 8008690:	9b01      	ldr	r3, [sp, #4]
 8008692:	441a      	add	r2, r3
 8008694:	f1c5 0520 	rsb	r5, r5, #32
 8008698:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800869c:	f7fe f8d6 	bl	800684c <__hi0bits>
 80086a0:	42a8      	cmp	r0, r5
 80086a2:	dbe6      	blt.n	8008672 <__gethex+0x422>
 80086a4:	e7ee      	b.n	8008684 <__gethex+0x434>
 80086a6:	bf00      	nop
 80086a8:	08008f41 	.word	0x08008f41

080086ac <L_shift>:
 80086ac:	f1c2 0208 	rsb	r2, r2, #8
 80086b0:	0092      	lsls	r2, r2, #2
 80086b2:	b570      	push	{r4, r5, r6, lr}
 80086b4:	f1c2 0620 	rsb	r6, r2, #32
 80086b8:	6843      	ldr	r3, [r0, #4]
 80086ba:	6804      	ldr	r4, [r0, #0]
 80086bc:	fa03 f506 	lsl.w	r5, r3, r6
 80086c0:	432c      	orrs	r4, r5
 80086c2:	40d3      	lsrs	r3, r2
 80086c4:	6004      	str	r4, [r0, #0]
 80086c6:	f840 3f04 	str.w	r3, [r0, #4]!
 80086ca:	4288      	cmp	r0, r1
 80086cc:	d3f4      	bcc.n	80086b8 <L_shift+0xc>
 80086ce:	bd70      	pop	{r4, r5, r6, pc}

080086d0 <__match>:
 80086d0:	b530      	push	{r4, r5, lr}
 80086d2:	6803      	ldr	r3, [r0, #0]
 80086d4:	3301      	adds	r3, #1
 80086d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086da:	b914      	cbnz	r4, 80086e2 <__match+0x12>
 80086dc:	6003      	str	r3, [r0, #0]
 80086de:	2001      	movs	r0, #1
 80086e0:	bd30      	pop	{r4, r5, pc}
 80086e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086e6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80086ea:	2d19      	cmp	r5, #25
 80086ec:	bf98      	it	ls
 80086ee:	3220      	addls	r2, #32
 80086f0:	42a2      	cmp	r2, r4
 80086f2:	d0f0      	beq.n	80086d6 <__match+0x6>
 80086f4:	2000      	movs	r0, #0
 80086f6:	e7f3      	b.n	80086e0 <__match+0x10>

080086f8 <__hexnan>:
 80086f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086fc:	680b      	ldr	r3, [r1, #0]
 80086fe:	6801      	ldr	r1, [r0, #0]
 8008700:	115e      	asrs	r6, r3, #5
 8008702:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008706:	f013 031f 	ands.w	r3, r3, #31
 800870a:	b087      	sub	sp, #28
 800870c:	bf18      	it	ne
 800870e:	3604      	addne	r6, #4
 8008710:	2500      	movs	r5, #0
 8008712:	1f37      	subs	r7, r6, #4
 8008714:	4682      	mov	sl, r0
 8008716:	4690      	mov	r8, r2
 8008718:	9301      	str	r3, [sp, #4]
 800871a:	f846 5c04 	str.w	r5, [r6, #-4]
 800871e:	46b9      	mov	r9, r7
 8008720:	463c      	mov	r4, r7
 8008722:	9502      	str	r5, [sp, #8]
 8008724:	46ab      	mov	fp, r5
 8008726:	784a      	ldrb	r2, [r1, #1]
 8008728:	1c4b      	adds	r3, r1, #1
 800872a:	9303      	str	r3, [sp, #12]
 800872c:	b342      	cbz	r2, 8008780 <__hexnan+0x88>
 800872e:	4610      	mov	r0, r2
 8008730:	9105      	str	r1, [sp, #20]
 8008732:	9204      	str	r2, [sp, #16]
 8008734:	f7ff fd76 	bl	8008224 <__hexdig_fun>
 8008738:	2800      	cmp	r0, #0
 800873a:	d14f      	bne.n	80087dc <__hexnan+0xe4>
 800873c:	9a04      	ldr	r2, [sp, #16]
 800873e:	9905      	ldr	r1, [sp, #20]
 8008740:	2a20      	cmp	r2, #32
 8008742:	d818      	bhi.n	8008776 <__hexnan+0x7e>
 8008744:	9b02      	ldr	r3, [sp, #8]
 8008746:	459b      	cmp	fp, r3
 8008748:	dd13      	ble.n	8008772 <__hexnan+0x7a>
 800874a:	454c      	cmp	r4, r9
 800874c:	d206      	bcs.n	800875c <__hexnan+0x64>
 800874e:	2d07      	cmp	r5, #7
 8008750:	dc04      	bgt.n	800875c <__hexnan+0x64>
 8008752:	462a      	mov	r2, r5
 8008754:	4649      	mov	r1, r9
 8008756:	4620      	mov	r0, r4
 8008758:	f7ff ffa8 	bl	80086ac <L_shift>
 800875c:	4544      	cmp	r4, r8
 800875e:	d950      	bls.n	8008802 <__hexnan+0x10a>
 8008760:	2300      	movs	r3, #0
 8008762:	f1a4 0904 	sub.w	r9, r4, #4
 8008766:	f844 3c04 	str.w	r3, [r4, #-4]
 800876a:	f8cd b008 	str.w	fp, [sp, #8]
 800876e:	464c      	mov	r4, r9
 8008770:	461d      	mov	r5, r3
 8008772:	9903      	ldr	r1, [sp, #12]
 8008774:	e7d7      	b.n	8008726 <__hexnan+0x2e>
 8008776:	2a29      	cmp	r2, #41	; 0x29
 8008778:	d155      	bne.n	8008826 <__hexnan+0x12e>
 800877a:	3102      	adds	r1, #2
 800877c:	f8ca 1000 	str.w	r1, [sl]
 8008780:	f1bb 0f00 	cmp.w	fp, #0
 8008784:	d04f      	beq.n	8008826 <__hexnan+0x12e>
 8008786:	454c      	cmp	r4, r9
 8008788:	d206      	bcs.n	8008798 <__hexnan+0xa0>
 800878a:	2d07      	cmp	r5, #7
 800878c:	dc04      	bgt.n	8008798 <__hexnan+0xa0>
 800878e:	462a      	mov	r2, r5
 8008790:	4649      	mov	r1, r9
 8008792:	4620      	mov	r0, r4
 8008794:	f7ff ff8a 	bl	80086ac <L_shift>
 8008798:	4544      	cmp	r4, r8
 800879a:	d934      	bls.n	8008806 <__hexnan+0x10e>
 800879c:	f1a8 0204 	sub.w	r2, r8, #4
 80087a0:	4623      	mov	r3, r4
 80087a2:	f853 1b04 	ldr.w	r1, [r3], #4
 80087a6:	f842 1f04 	str.w	r1, [r2, #4]!
 80087aa:	429f      	cmp	r7, r3
 80087ac:	d2f9      	bcs.n	80087a2 <__hexnan+0xaa>
 80087ae:	1b3b      	subs	r3, r7, r4
 80087b0:	f023 0303 	bic.w	r3, r3, #3
 80087b4:	3304      	adds	r3, #4
 80087b6:	3e03      	subs	r6, #3
 80087b8:	3401      	adds	r4, #1
 80087ba:	42a6      	cmp	r6, r4
 80087bc:	bf38      	it	cc
 80087be:	2304      	movcc	r3, #4
 80087c0:	4443      	add	r3, r8
 80087c2:	2200      	movs	r2, #0
 80087c4:	f843 2b04 	str.w	r2, [r3], #4
 80087c8:	429f      	cmp	r7, r3
 80087ca:	d2fb      	bcs.n	80087c4 <__hexnan+0xcc>
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	b91b      	cbnz	r3, 80087d8 <__hexnan+0xe0>
 80087d0:	4547      	cmp	r7, r8
 80087d2:	d126      	bne.n	8008822 <__hexnan+0x12a>
 80087d4:	2301      	movs	r3, #1
 80087d6:	603b      	str	r3, [r7, #0]
 80087d8:	2005      	movs	r0, #5
 80087da:	e025      	b.n	8008828 <__hexnan+0x130>
 80087dc:	3501      	adds	r5, #1
 80087de:	2d08      	cmp	r5, #8
 80087e0:	f10b 0b01 	add.w	fp, fp, #1
 80087e4:	dd06      	ble.n	80087f4 <__hexnan+0xfc>
 80087e6:	4544      	cmp	r4, r8
 80087e8:	d9c3      	bls.n	8008772 <__hexnan+0x7a>
 80087ea:	2300      	movs	r3, #0
 80087ec:	f844 3c04 	str.w	r3, [r4, #-4]
 80087f0:	2501      	movs	r5, #1
 80087f2:	3c04      	subs	r4, #4
 80087f4:	6822      	ldr	r2, [r4, #0]
 80087f6:	f000 000f 	and.w	r0, r0, #15
 80087fa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80087fe:	6020      	str	r0, [r4, #0]
 8008800:	e7b7      	b.n	8008772 <__hexnan+0x7a>
 8008802:	2508      	movs	r5, #8
 8008804:	e7b5      	b.n	8008772 <__hexnan+0x7a>
 8008806:	9b01      	ldr	r3, [sp, #4]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d0df      	beq.n	80087cc <__hexnan+0xd4>
 800880c:	f1c3 0320 	rsb	r3, r3, #32
 8008810:	f04f 32ff 	mov.w	r2, #4294967295
 8008814:	40da      	lsrs	r2, r3
 8008816:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800881a:	4013      	ands	r3, r2
 800881c:	f846 3c04 	str.w	r3, [r6, #-4]
 8008820:	e7d4      	b.n	80087cc <__hexnan+0xd4>
 8008822:	3f04      	subs	r7, #4
 8008824:	e7d2      	b.n	80087cc <__hexnan+0xd4>
 8008826:	2004      	movs	r0, #4
 8008828:	b007      	add	sp, #28
 800882a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800882e <__ascii_mbtowc>:
 800882e:	b082      	sub	sp, #8
 8008830:	b901      	cbnz	r1, 8008834 <__ascii_mbtowc+0x6>
 8008832:	a901      	add	r1, sp, #4
 8008834:	b142      	cbz	r2, 8008848 <__ascii_mbtowc+0x1a>
 8008836:	b14b      	cbz	r3, 800884c <__ascii_mbtowc+0x1e>
 8008838:	7813      	ldrb	r3, [r2, #0]
 800883a:	600b      	str	r3, [r1, #0]
 800883c:	7812      	ldrb	r2, [r2, #0]
 800883e:	1e10      	subs	r0, r2, #0
 8008840:	bf18      	it	ne
 8008842:	2001      	movne	r0, #1
 8008844:	b002      	add	sp, #8
 8008846:	4770      	bx	lr
 8008848:	4610      	mov	r0, r2
 800884a:	e7fb      	b.n	8008844 <__ascii_mbtowc+0x16>
 800884c:	f06f 0001 	mvn.w	r0, #1
 8008850:	e7f8      	b.n	8008844 <__ascii_mbtowc+0x16>

08008852 <_realloc_r>:
 8008852:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008856:	4680      	mov	r8, r0
 8008858:	4614      	mov	r4, r2
 800885a:	460e      	mov	r6, r1
 800885c:	b921      	cbnz	r1, 8008868 <_realloc_r+0x16>
 800885e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008862:	4611      	mov	r1, r2
 8008864:	f7fd be74 	b.w	8006550 <_malloc_r>
 8008868:	b92a      	cbnz	r2, 8008876 <_realloc_r+0x24>
 800886a:	f7fd fdfd 	bl	8006468 <_free_r>
 800886e:	4625      	mov	r5, r4
 8008870:	4628      	mov	r0, r5
 8008872:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008876:	f000 f842 	bl	80088fe <_malloc_usable_size_r>
 800887a:	4284      	cmp	r4, r0
 800887c:	4607      	mov	r7, r0
 800887e:	d802      	bhi.n	8008886 <_realloc_r+0x34>
 8008880:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008884:	d812      	bhi.n	80088ac <_realloc_r+0x5a>
 8008886:	4621      	mov	r1, r4
 8008888:	4640      	mov	r0, r8
 800888a:	f7fd fe61 	bl	8006550 <_malloc_r>
 800888e:	4605      	mov	r5, r0
 8008890:	2800      	cmp	r0, #0
 8008892:	d0ed      	beq.n	8008870 <_realloc_r+0x1e>
 8008894:	42bc      	cmp	r4, r7
 8008896:	4622      	mov	r2, r4
 8008898:	4631      	mov	r1, r6
 800889a:	bf28      	it	cs
 800889c:	463a      	movcs	r2, r7
 800889e:	f7ff fc25 	bl	80080ec <memcpy>
 80088a2:	4631      	mov	r1, r6
 80088a4:	4640      	mov	r0, r8
 80088a6:	f7fd fddf 	bl	8006468 <_free_r>
 80088aa:	e7e1      	b.n	8008870 <_realloc_r+0x1e>
 80088ac:	4635      	mov	r5, r6
 80088ae:	e7df      	b.n	8008870 <_realloc_r+0x1e>

080088b0 <__ascii_wctomb>:
 80088b0:	b149      	cbz	r1, 80088c6 <__ascii_wctomb+0x16>
 80088b2:	2aff      	cmp	r2, #255	; 0xff
 80088b4:	bf85      	ittet	hi
 80088b6:	238a      	movhi	r3, #138	; 0x8a
 80088b8:	6003      	strhi	r3, [r0, #0]
 80088ba:	700a      	strbls	r2, [r1, #0]
 80088bc:	f04f 30ff 	movhi.w	r0, #4294967295
 80088c0:	bf98      	it	ls
 80088c2:	2001      	movls	r0, #1
 80088c4:	4770      	bx	lr
 80088c6:	4608      	mov	r0, r1
 80088c8:	4770      	bx	lr
	...

080088cc <fiprintf>:
 80088cc:	b40e      	push	{r1, r2, r3}
 80088ce:	b503      	push	{r0, r1, lr}
 80088d0:	4601      	mov	r1, r0
 80088d2:	ab03      	add	r3, sp, #12
 80088d4:	4805      	ldr	r0, [pc, #20]	; (80088ec <fiprintf+0x20>)
 80088d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80088da:	6800      	ldr	r0, [r0, #0]
 80088dc:	9301      	str	r3, [sp, #4]
 80088de:	f000 f83f 	bl	8008960 <_vfiprintf_r>
 80088e2:	b002      	add	sp, #8
 80088e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80088e8:	b003      	add	sp, #12
 80088ea:	4770      	bx	lr
 80088ec:	20000064 	.word	0x20000064

080088f0 <abort>:
 80088f0:	b508      	push	{r3, lr}
 80088f2:	2006      	movs	r0, #6
 80088f4:	f000 fa0c 	bl	8008d10 <raise>
 80088f8:	2001      	movs	r0, #1
 80088fa:	f7f8 fac5 	bl	8000e88 <_exit>

080088fe <_malloc_usable_size_r>:
 80088fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008902:	1f18      	subs	r0, r3, #4
 8008904:	2b00      	cmp	r3, #0
 8008906:	bfbc      	itt	lt
 8008908:	580b      	ldrlt	r3, [r1, r0]
 800890a:	18c0      	addlt	r0, r0, r3
 800890c:	4770      	bx	lr

0800890e <__sfputc_r>:
 800890e:	6893      	ldr	r3, [r2, #8]
 8008910:	3b01      	subs	r3, #1
 8008912:	2b00      	cmp	r3, #0
 8008914:	b410      	push	{r4}
 8008916:	6093      	str	r3, [r2, #8]
 8008918:	da08      	bge.n	800892c <__sfputc_r+0x1e>
 800891a:	6994      	ldr	r4, [r2, #24]
 800891c:	42a3      	cmp	r3, r4
 800891e:	db01      	blt.n	8008924 <__sfputc_r+0x16>
 8008920:	290a      	cmp	r1, #10
 8008922:	d103      	bne.n	800892c <__sfputc_r+0x1e>
 8008924:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008928:	f000 b934 	b.w	8008b94 <__swbuf_r>
 800892c:	6813      	ldr	r3, [r2, #0]
 800892e:	1c58      	adds	r0, r3, #1
 8008930:	6010      	str	r0, [r2, #0]
 8008932:	7019      	strb	r1, [r3, #0]
 8008934:	4608      	mov	r0, r1
 8008936:	f85d 4b04 	ldr.w	r4, [sp], #4
 800893a:	4770      	bx	lr

0800893c <__sfputs_r>:
 800893c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800893e:	4606      	mov	r6, r0
 8008940:	460f      	mov	r7, r1
 8008942:	4614      	mov	r4, r2
 8008944:	18d5      	adds	r5, r2, r3
 8008946:	42ac      	cmp	r4, r5
 8008948:	d101      	bne.n	800894e <__sfputs_r+0x12>
 800894a:	2000      	movs	r0, #0
 800894c:	e007      	b.n	800895e <__sfputs_r+0x22>
 800894e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008952:	463a      	mov	r2, r7
 8008954:	4630      	mov	r0, r6
 8008956:	f7ff ffda 	bl	800890e <__sfputc_r>
 800895a:	1c43      	adds	r3, r0, #1
 800895c:	d1f3      	bne.n	8008946 <__sfputs_r+0xa>
 800895e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008960 <_vfiprintf_r>:
 8008960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008964:	460d      	mov	r5, r1
 8008966:	b09d      	sub	sp, #116	; 0x74
 8008968:	4614      	mov	r4, r2
 800896a:	4698      	mov	r8, r3
 800896c:	4606      	mov	r6, r0
 800896e:	b118      	cbz	r0, 8008978 <_vfiprintf_r+0x18>
 8008970:	6a03      	ldr	r3, [r0, #32]
 8008972:	b90b      	cbnz	r3, 8008978 <_vfiprintf_r+0x18>
 8008974:	f7fc fe64 	bl	8005640 <__sinit>
 8008978:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800897a:	07d9      	lsls	r1, r3, #31
 800897c:	d405      	bmi.n	800898a <_vfiprintf_r+0x2a>
 800897e:	89ab      	ldrh	r3, [r5, #12]
 8008980:	059a      	lsls	r2, r3, #22
 8008982:	d402      	bmi.n	800898a <_vfiprintf_r+0x2a>
 8008984:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008986:	f7fc ff71 	bl	800586c <__retarget_lock_acquire_recursive>
 800898a:	89ab      	ldrh	r3, [r5, #12]
 800898c:	071b      	lsls	r3, r3, #28
 800898e:	d501      	bpl.n	8008994 <_vfiprintf_r+0x34>
 8008990:	692b      	ldr	r3, [r5, #16]
 8008992:	b99b      	cbnz	r3, 80089bc <_vfiprintf_r+0x5c>
 8008994:	4629      	mov	r1, r5
 8008996:	4630      	mov	r0, r6
 8008998:	f000 f93a 	bl	8008c10 <__swsetup_r>
 800899c:	b170      	cbz	r0, 80089bc <_vfiprintf_r+0x5c>
 800899e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089a0:	07dc      	lsls	r4, r3, #31
 80089a2:	d504      	bpl.n	80089ae <_vfiprintf_r+0x4e>
 80089a4:	f04f 30ff 	mov.w	r0, #4294967295
 80089a8:	b01d      	add	sp, #116	; 0x74
 80089aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089ae:	89ab      	ldrh	r3, [r5, #12]
 80089b0:	0598      	lsls	r0, r3, #22
 80089b2:	d4f7      	bmi.n	80089a4 <_vfiprintf_r+0x44>
 80089b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089b6:	f7fc ff5a 	bl	800586e <__retarget_lock_release_recursive>
 80089ba:	e7f3      	b.n	80089a4 <_vfiprintf_r+0x44>
 80089bc:	2300      	movs	r3, #0
 80089be:	9309      	str	r3, [sp, #36]	; 0x24
 80089c0:	2320      	movs	r3, #32
 80089c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80089c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80089ca:	2330      	movs	r3, #48	; 0x30
 80089cc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008b80 <_vfiprintf_r+0x220>
 80089d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80089d4:	f04f 0901 	mov.w	r9, #1
 80089d8:	4623      	mov	r3, r4
 80089da:	469a      	mov	sl, r3
 80089dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089e0:	b10a      	cbz	r2, 80089e6 <_vfiprintf_r+0x86>
 80089e2:	2a25      	cmp	r2, #37	; 0x25
 80089e4:	d1f9      	bne.n	80089da <_vfiprintf_r+0x7a>
 80089e6:	ebba 0b04 	subs.w	fp, sl, r4
 80089ea:	d00b      	beq.n	8008a04 <_vfiprintf_r+0xa4>
 80089ec:	465b      	mov	r3, fp
 80089ee:	4622      	mov	r2, r4
 80089f0:	4629      	mov	r1, r5
 80089f2:	4630      	mov	r0, r6
 80089f4:	f7ff ffa2 	bl	800893c <__sfputs_r>
 80089f8:	3001      	adds	r0, #1
 80089fa:	f000 80a9 	beq.w	8008b50 <_vfiprintf_r+0x1f0>
 80089fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a00:	445a      	add	r2, fp
 8008a02:	9209      	str	r2, [sp, #36]	; 0x24
 8008a04:	f89a 3000 	ldrb.w	r3, [sl]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	f000 80a1 	beq.w	8008b50 <_vfiprintf_r+0x1f0>
 8008a0e:	2300      	movs	r3, #0
 8008a10:	f04f 32ff 	mov.w	r2, #4294967295
 8008a14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a18:	f10a 0a01 	add.w	sl, sl, #1
 8008a1c:	9304      	str	r3, [sp, #16]
 8008a1e:	9307      	str	r3, [sp, #28]
 8008a20:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a24:	931a      	str	r3, [sp, #104]	; 0x68
 8008a26:	4654      	mov	r4, sl
 8008a28:	2205      	movs	r2, #5
 8008a2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a2e:	4854      	ldr	r0, [pc, #336]	; (8008b80 <_vfiprintf_r+0x220>)
 8008a30:	f7f7 fc06 	bl	8000240 <memchr>
 8008a34:	9a04      	ldr	r2, [sp, #16]
 8008a36:	b9d8      	cbnz	r0, 8008a70 <_vfiprintf_r+0x110>
 8008a38:	06d1      	lsls	r1, r2, #27
 8008a3a:	bf44      	itt	mi
 8008a3c:	2320      	movmi	r3, #32
 8008a3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a42:	0713      	lsls	r3, r2, #28
 8008a44:	bf44      	itt	mi
 8008a46:	232b      	movmi	r3, #43	; 0x2b
 8008a48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a4c:	f89a 3000 	ldrb.w	r3, [sl]
 8008a50:	2b2a      	cmp	r3, #42	; 0x2a
 8008a52:	d015      	beq.n	8008a80 <_vfiprintf_r+0x120>
 8008a54:	9a07      	ldr	r2, [sp, #28]
 8008a56:	4654      	mov	r4, sl
 8008a58:	2000      	movs	r0, #0
 8008a5a:	f04f 0c0a 	mov.w	ip, #10
 8008a5e:	4621      	mov	r1, r4
 8008a60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a64:	3b30      	subs	r3, #48	; 0x30
 8008a66:	2b09      	cmp	r3, #9
 8008a68:	d94d      	bls.n	8008b06 <_vfiprintf_r+0x1a6>
 8008a6a:	b1b0      	cbz	r0, 8008a9a <_vfiprintf_r+0x13a>
 8008a6c:	9207      	str	r2, [sp, #28]
 8008a6e:	e014      	b.n	8008a9a <_vfiprintf_r+0x13a>
 8008a70:	eba0 0308 	sub.w	r3, r0, r8
 8008a74:	fa09 f303 	lsl.w	r3, r9, r3
 8008a78:	4313      	orrs	r3, r2
 8008a7a:	9304      	str	r3, [sp, #16]
 8008a7c:	46a2      	mov	sl, r4
 8008a7e:	e7d2      	b.n	8008a26 <_vfiprintf_r+0xc6>
 8008a80:	9b03      	ldr	r3, [sp, #12]
 8008a82:	1d19      	adds	r1, r3, #4
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	9103      	str	r1, [sp, #12]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	bfbb      	ittet	lt
 8008a8c:	425b      	neglt	r3, r3
 8008a8e:	f042 0202 	orrlt.w	r2, r2, #2
 8008a92:	9307      	strge	r3, [sp, #28]
 8008a94:	9307      	strlt	r3, [sp, #28]
 8008a96:	bfb8      	it	lt
 8008a98:	9204      	strlt	r2, [sp, #16]
 8008a9a:	7823      	ldrb	r3, [r4, #0]
 8008a9c:	2b2e      	cmp	r3, #46	; 0x2e
 8008a9e:	d10c      	bne.n	8008aba <_vfiprintf_r+0x15a>
 8008aa0:	7863      	ldrb	r3, [r4, #1]
 8008aa2:	2b2a      	cmp	r3, #42	; 0x2a
 8008aa4:	d134      	bne.n	8008b10 <_vfiprintf_r+0x1b0>
 8008aa6:	9b03      	ldr	r3, [sp, #12]
 8008aa8:	1d1a      	adds	r2, r3, #4
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	9203      	str	r2, [sp, #12]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	bfb8      	it	lt
 8008ab2:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ab6:	3402      	adds	r4, #2
 8008ab8:	9305      	str	r3, [sp, #20]
 8008aba:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008b90 <_vfiprintf_r+0x230>
 8008abe:	7821      	ldrb	r1, [r4, #0]
 8008ac0:	2203      	movs	r2, #3
 8008ac2:	4650      	mov	r0, sl
 8008ac4:	f7f7 fbbc 	bl	8000240 <memchr>
 8008ac8:	b138      	cbz	r0, 8008ada <_vfiprintf_r+0x17a>
 8008aca:	9b04      	ldr	r3, [sp, #16]
 8008acc:	eba0 000a 	sub.w	r0, r0, sl
 8008ad0:	2240      	movs	r2, #64	; 0x40
 8008ad2:	4082      	lsls	r2, r0
 8008ad4:	4313      	orrs	r3, r2
 8008ad6:	3401      	adds	r4, #1
 8008ad8:	9304      	str	r3, [sp, #16]
 8008ada:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ade:	4829      	ldr	r0, [pc, #164]	; (8008b84 <_vfiprintf_r+0x224>)
 8008ae0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ae4:	2206      	movs	r2, #6
 8008ae6:	f7f7 fbab 	bl	8000240 <memchr>
 8008aea:	2800      	cmp	r0, #0
 8008aec:	d03f      	beq.n	8008b6e <_vfiprintf_r+0x20e>
 8008aee:	4b26      	ldr	r3, [pc, #152]	; (8008b88 <_vfiprintf_r+0x228>)
 8008af0:	bb1b      	cbnz	r3, 8008b3a <_vfiprintf_r+0x1da>
 8008af2:	9b03      	ldr	r3, [sp, #12]
 8008af4:	3307      	adds	r3, #7
 8008af6:	f023 0307 	bic.w	r3, r3, #7
 8008afa:	3308      	adds	r3, #8
 8008afc:	9303      	str	r3, [sp, #12]
 8008afe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b00:	443b      	add	r3, r7
 8008b02:	9309      	str	r3, [sp, #36]	; 0x24
 8008b04:	e768      	b.n	80089d8 <_vfiprintf_r+0x78>
 8008b06:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b0a:	460c      	mov	r4, r1
 8008b0c:	2001      	movs	r0, #1
 8008b0e:	e7a6      	b.n	8008a5e <_vfiprintf_r+0xfe>
 8008b10:	2300      	movs	r3, #0
 8008b12:	3401      	adds	r4, #1
 8008b14:	9305      	str	r3, [sp, #20]
 8008b16:	4619      	mov	r1, r3
 8008b18:	f04f 0c0a 	mov.w	ip, #10
 8008b1c:	4620      	mov	r0, r4
 8008b1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b22:	3a30      	subs	r2, #48	; 0x30
 8008b24:	2a09      	cmp	r2, #9
 8008b26:	d903      	bls.n	8008b30 <_vfiprintf_r+0x1d0>
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d0c6      	beq.n	8008aba <_vfiprintf_r+0x15a>
 8008b2c:	9105      	str	r1, [sp, #20]
 8008b2e:	e7c4      	b.n	8008aba <_vfiprintf_r+0x15a>
 8008b30:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b34:	4604      	mov	r4, r0
 8008b36:	2301      	movs	r3, #1
 8008b38:	e7f0      	b.n	8008b1c <_vfiprintf_r+0x1bc>
 8008b3a:	ab03      	add	r3, sp, #12
 8008b3c:	9300      	str	r3, [sp, #0]
 8008b3e:	462a      	mov	r2, r5
 8008b40:	4b12      	ldr	r3, [pc, #72]	; (8008b8c <_vfiprintf_r+0x22c>)
 8008b42:	a904      	add	r1, sp, #16
 8008b44:	4630      	mov	r0, r6
 8008b46:	f7fb ff53 	bl	80049f0 <_printf_float>
 8008b4a:	4607      	mov	r7, r0
 8008b4c:	1c78      	adds	r0, r7, #1
 8008b4e:	d1d6      	bne.n	8008afe <_vfiprintf_r+0x19e>
 8008b50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b52:	07d9      	lsls	r1, r3, #31
 8008b54:	d405      	bmi.n	8008b62 <_vfiprintf_r+0x202>
 8008b56:	89ab      	ldrh	r3, [r5, #12]
 8008b58:	059a      	lsls	r2, r3, #22
 8008b5a:	d402      	bmi.n	8008b62 <_vfiprintf_r+0x202>
 8008b5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b5e:	f7fc fe86 	bl	800586e <__retarget_lock_release_recursive>
 8008b62:	89ab      	ldrh	r3, [r5, #12]
 8008b64:	065b      	lsls	r3, r3, #25
 8008b66:	f53f af1d 	bmi.w	80089a4 <_vfiprintf_r+0x44>
 8008b6a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b6c:	e71c      	b.n	80089a8 <_vfiprintf_r+0x48>
 8008b6e:	ab03      	add	r3, sp, #12
 8008b70:	9300      	str	r3, [sp, #0]
 8008b72:	462a      	mov	r2, r5
 8008b74:	4b05      	ldr	r3, [pc, #20]	; (8008b8c <_vfiprintf_r+0x22c>)
 8008b76:	a904      	add	r1, sp, #16
 8008b78:	4630      	mov	r0, r6
 8008b7a:	f7fc f9c1 	bl	8004f00 <_printf_i>
 8008b7e:	e7e4      	b.n	8008b4a <_vfiprintf_r+0x1ea>
 8008b80:	08009201 	.word	0x08009201
 8008b84:	0800920b 	.word	0x0800920b
 8008b88:	080049f1 	.word	0x080049f1
 8008b8c:	0800893d 	.word	0x0800893d
 8008b90:	08009207 	.word	0x08009207

08008b94 <__swbuf_r>:
 8008b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b96:	460e      	mov	r6, r1
 8008b98:	4614      	mov	r4, r2
 8008b9a:	4605      	mov	r5, r0
 8008b9c:	b118      	cbz	r0, 8008ba6 <__swbuf_r+0x12>
 8008b9e:	6a03      	ldr	r3, [r0, #32]
 8008ba0:	b90b      	cbnz	r3, 8008ba6 <__swbuf_r+0x12>
 8008ba2:	f7fc fd4d 	bl	8005640 <__sinit>
 8008ba6:	69a3      	ldr	r3, [r4, #24]
 8008ba8:	60a3      	str	r3, [r4, #8]
 8008baa:	89a3      	ldrh	r3, [r4, #12]
 8008bac:	071a      	lsls	r2, r3, #28
 8008bae:	d525      	bpl.n	8008bfc <__swbuf_r+0x68>
 8008bb0:	6923      	ldr	r3, [r4, #16]
 8008bb2:	b31b      	cbz	r3, 8008bfc <__swbuf_r+0x68>
 8008bb4:	6823      	ldr	r3, [r4, #0]
 8008bb6:	6922      	ldr	r2, [r4, #16]
 8008bb8:	1a98      	subs	r0, r3, r2
 8008bba:	6963      	ldr	r3, [r4, #20]
 8008bbc:	b2f6      	uxtb	r6, r6
 8008bbe:	4283      	cmp	r3, r0
 8008bc0:	4637      	mov	r7, r6
 8008bc2:	dc04      	bgt.n	8008bce <__swbuf_r+0x3a>
 8008bc4:	4621      	mov	r1, r4
 8008bc6:	4628      	mov	r0, r5
 8008bc8:	f7ff fa2c 	bl	8008024 <_fflush_r>
 8008bcc:	b9e0      	cbnz	r0, 8008c08 <__swbuf_r+0x74>
 8008bce:	68a3      	ldr	r3, [r4, #8]
 8008bd0:	3b01      	subs	r3, #1
 8008bd2:	60a3      	str	r3, [r4, #8]
 8008bd4:	6823      	ldr	r3, [r4, #0]
 8008bd6:	1c5a      	adds	r2, r3, #1
 8008bd8:	6022      	str	r2, [r4, #0]
 8008bda:	701e      	strb	r6, [r3, #0]
 8008bdc:	6962      	ldr	r2, [r4, #20]
 8008bde:	1c43      	adds	r3, r0, #1
 8008be0:	429a      	cmp	r2, r3
 8008be2:	d004      	beq.n	8008bee <__swbuf_r+0x5a>
 8008be4:	89a3      	ldrh	r3, [r4, #12]
 8008be6:	07db      	lsls	r3, r3, #31
 8008be8:	d506      	bpl.n	8008bf8 <__swbuf_r+0x64>
 8008bea:	2e0a      	cmp	r6, #10
 8008bec:	d104      	bne.n	8008bf8 <__swbuf_r+0x64>
 8008bee:	4621      	mov	r1, r4
 8008bf0:	4628      	mov	r0, r5
 8008bf2:	f7ff fa17 	bl	8008024 <_fflush_r>
 8008bf6:	b938      	cbnz	r0, 8008c08 <__swbuf_r+0x74>
 8008bf8:	4638      	mov	r0, r7
 8008bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bfc:	4621      	mov	r1, r4
 8008bfe:	4628      	mov	r0, r5
 8008c00:	f000 f806 	bl	8008c10 <__swsetup_r>
 8008c04:	2800      	cmp	r0, #0
 8008c06:	d0d5      	beq.n	8008bb4 <__swbuf_r+0x20>
 8008c08:	f04f 37ff 	mov.w	r7, #4294967295
 8008c0c:	e7f4      	b.n	8008bf8 <__swbuf_r+0x64>
	...

08008c10 <__swsetup_r>:
 8008c10:	b538      	push	{r3, r4, r5, lr}
 8008c12:	4b2a      	ldr	r3, [pc, #168]	; (8008cbc <__swsetup_r+0xac>)
 8008c14:	4605      	mov	r5, r0
 8008c16:	6818      	ldr	r0, [r3, #0]
 8008c18:	460c      	mov	r4, r1
 8008c1a:	b118      	cbz	r0, 8008c24 <__swsetup_r+0x14>
 8008c1c:	6a03      	ldr	r3, [r0, #32]
 8008c1e:	b90b      	cbnz	r3, 8008c24 <__swsetup_r+0x14>
 8008c20:	f7fc fd0e 	bl	8005640 <__sinit>
 8008c24:	89a3      	ldrh	r3, [r4, #12]
 8008c26:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c2a:	0718      	lsls	r0, r3, #28
 8008c2c:	d422      	bmi.n	8008c74 <__swsetup_r+0x64>
 8008c2e:	06d9      	lsls	r1, r3, #27
 8008c30:	d407      	bmi.n	8008c42 <__swsetup_r+0x32>
 8008c32:	2309      	movs	r3, #9
 8008c34:	602b      	str	r3, [r5, #0]
 8008c36:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008c3a:	81a3      	strh	r3, [r4, #12]
 8008c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c40:	e034      	b.n	8008cac <__swsetup_r+0x9c>
 8008c42:	0758      	lsls	r0, r3, #29
 8008c44:	d512      	bpl.n	8008c6c <__swsetup_r+0x5c>
 8008c46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c48:	b141      	cbz	r1, 8008c5c <__swsetup_r+0x4c>
 8008c4a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c4e:	4299      	cmp	r1, r3
 8008c50:	d002      	beq.n	8008c58 <__swsetup_r+0x48>
 8008c52:	4628      	mov	r0, r5
 8008c54:	f7fd fc08 	bl	8006468 <_free_r>
 8008c58:	2300      	movs	r3, #0
 8008c5a:	6363      	str	r3, [r4, #52]	; 0x34
 8008c5c:	89a3      	ldrh	r3, [r4, #12]
 8008c5e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008c62:	81a3      	strh	r3, [r4, #12]
 8008c64:	2300      	movs	r3, #0
 8008c66:	6063      	str	r3, [r4, #4]
 8008c68:	6923      	ldr	r3, [r4, #16]
 8008c6a:	6023      	str	r3, [r4, #0]
 8008c6c:	89a3      	ldrh	r3, [r4, #12]
 8008c6e:	f043 0308 	orr.w	r3, r3, #8
 8008c72:	81a3      	strh	r3, [r4, #12]
 8008c74:	6923      	ldr	r3, [r4, #16]
 8008c76:	b94b      	cbnz	r3, 8008c8c <__swsetup_r+0x7c>
 8008c78:	89a3      	ldrh	r3, [r4, #12]
 8008c7a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008c7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c82:	d003      	beq.n	8008c8c <__swsetup_r+0x7c>
 8008c84:	4621      	mov	r1, r4
 8008c86:	4628      	mov	r0, r5
 8008c88:	f000 f884 	bl	8008d94 <__smakebuf_r>
 8008c8c:	89a0      	ldrh	r0, [r4, #12]
 8008c8e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c92:	f010 0301 	ands.w	r3, r0, #1
 8008c96:	d00a      	beq.n	8008cae <__swsetup_r+0x9e>
 8008c98:	2300      	movs	r3, #0
 8008c9a:	60a3      	str	r3, [r4, #8]
 8008c9c:	6963      	ldr	r3, [r4, #20]
 8008c9e:	425b      	negs	r3, r3
 8008ca0:	61a3      	str	r3, [r4, #24]
 8008ca2:	6923      	ldr	r3, [r4, #16]
 8008ca4:	b943      	cbnz	r3, 8008cb8 <__swsetup_r+0xa8>
 8008ca6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008caa:	d1c4      	bne.n	8008c36 <__swsetup_r+0x26>
 8008cac:	bd38      	pop	{r3, r4, r5, pc}
 8008cae:	0781      	lsls	r1, r0, #30
 8008cb0:	bf58      	it	pl
 8008cb2:	6963      	ldrpl	r3, [r4, #20]
 8008cb4:	60a3      	str	r3, [r4, #8]
 8008cb6:	e7f4      	b.n	8008ca2 <__swsetup_r+0x92>
 8008cb8:	2000      	movs	r0, #0
 8008cba:	e7f7      	b.n	8008cac <__swsetup_r+0x9c>
 8008cbc:	20000064 	.word	0x20000064

08008cc0 <_raise_r>:
 8008cc0:	291f      	cmp	r1, #31
 8008cc2:	b538      	push	{r3, r4, r5, lr}
 8008cc4:	4604      	mov	r4, r0
 8008cc6:	460d      	mov	r5, r1
 8008cc8:	d904      	bls.n	8008cd4 <_raise_r+0x14>
 8008cca:	2316      	movs	r3, #22
 8008ccc:	6003      	str	r3, [r0, #0]
 8008cce:	f04f 30ff 	mov.w	r0, #4294967295
 8008cd2:	bd38      	pop	{r3, r4, r5, pc}
 8008cd4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008cd6:	b112      	cbz	r2, 8008cde <_raise_r+0x1e>
 8008cd8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008cdc:	b94b      	cbnz	r3, 8008cf2 <_raise_r+0x32>
 8008cde:	4620      	mov	r0, r4
 8008ce0:	f000 f830 	bl	8008d44 <_getpid_r>
 8008ce4:	462a      	mov	r2, r5
 8008ce6:	4601      	mov	r1, r0
 8008ce8:	4620      	mov	r0, r4
 8008cea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008cee:	f000 b817 	b.w	8008d20 <_kill_r>
 8008cf2:	2b01      	cmp	r3, #1
 8008cf4:	d00a      	beq.n	8008d0c <_raise_r+0x4c>
 8008cf6:	1c59      	adds	r1, r3, #1
 8008cf8:	d103      	bne.n	8008d02 <_raise_r+0x42>
 8008cfa:	2316      	movs	r3, #22
 8008cfc:	6003      	str	r3, [r0, #0]
 8008cfe:	2001      	movs	r0, #1
 8008d00:	e7e7      	b.n	8008cd2 <_raise_r+0x12>
 8008d02:	2400      	movs	r4, #0
 8008d04:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008d08:	4628      	mov	r0, r5
 8008d0a:	4798      	blx	r3
 8008d0c:	2000      	movs	r0, #0
 8008d0e:	e7e0      	b.n	8008cd2 <_raise_r+0x12>

08008d10 <raise>:
 8008d10:	4b02      	ldr	r3, [pc, #8]	; (8008d1c <raise+0xc>)
 8008d12:	4601      	mov	r1, r0
 8008d14:	6818      	ldr	r0, [r3, #0]
 8008d16:	f7ff bfd3 	b.w	8008cc0 <_raise_r>
 8008d1a:	bf00      	nop
 8008d1c:	20000064 	.word	0x20000064

08008d20 <_kill_r>:
 8008d20:	b538      	push	{r3, r4, r5, lr}
 8008d22:	4d07      	ldr	r5, [pc, #28]	; (8008d40 <_kill_r+0x20>)
 8008d24:	2300      	movs	r3, #0
 8008d26:	4604      	mov	r4, r0
 8008d28:	4608      	mov	r0, r1
 8008d2a:	4611      	mov	r1, r2
 8008d2c:	602b      	str	r3, [r5, #0]
 8008d2e:	f7f8 f89b 	bl	8000e68 <_kill>
 8008d32:	1c43      	adds	r3, r0, #1
 8008d34:	d102      	bne.n	8008d3c <_kill_r+0x1c>
 8008d36:	682b      	ldr	r3, [r5, #0]
 8008d38:	b103      	cbz	r3, 8008d3c <_kill_r+0x1c>
 8008d3a:	6023      	str	r3, [r4, #0]
 8008d3c:	bd38      	pop	{r3, r4, r5, pc}
 8008d3e:	bf00      	nop
 8008d40:	20000414 	.word	0x20000414

08008d44 <_getpid_r>:
 8008d44:	f7f8 b888 	b.w	8000e58 <_getpid>

08008d48 <__swhatbuf_r>:
 8008d48:	b570      	push	{r4, r5, r6, lr}
 8008d4a:	460c      	mov	r4, r1
 8008d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d50:	2900      	cmp	r1, #0
 8008d52:	b096      	sub	sp, #88	; 0x58
 8008d54:	4615      	mov	r5, r2
 8008d56:	461e      	mov	r6, r3
 8008d58:	da0d      	bge.n	8008d76 <__swhatbuf_r+0x2e>
 8008d5a:	89a3      	ldrh	r3, [r4, #12]
 8008d5c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008d60:	f04f 0100 	mov.w	r1, #0
 8008d64:	bf0c      	ite	eq
 8008d66:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008d6a:	2340      	movne	r3, #64	; 0x40
 8008d6c:	2000      	movs	r0, #0
 8008d6e:	6031      	str	r1, [r6, #0]
 8008d70:	602b      	str	r3, [r5, #0]
 8008d72:	b016      	add	sp, #88	; 0x58
 8008d74:	bd70      	pop	{r4, r5, r6, pc}
 8008d76:	466a      	mov	r2, sp
 8008d78:	f000 f848 	bl	8008e0c <_fstat_r>
 8008d7c:	2800      	cmp	r0, #0
 8008d7e:	dbec      	blt.n	8008d5a <__swhatbuf_r+0x12>
 8008d80:	9901      	ldr	r1, [sp, #4]
 8008d82:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008d86:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008d8a:	4259      	negs	r1, r3
 8008d8c:	4159      	adcs	r1, r3
 8008d8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d92:	e7eb      	b.n	8008d6c <__swhatbuf_r+0x24>

08008d94 <__smakebuf_r>:
 8008d94:	898b      	ldrh	r3, [r1, #12]
 8008d96:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008d98:	079d      	lsls	r5, r3, #30
 8008d9a:	4606      	mov	r6, r0
 8008d9c:	460c      	mov	r4, r1
 8008d9e:	d507      	bpl.n	8008db0 <__smakebuf_r+0x1c>
 8008da0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008da4:	6023      	str	r3, [r4, #0]
 8008da6:	6123      	str	r3, [r4, #16]
 8008da8:	2301      	movs	r3, #1
 8008daa:	6163      	str	r3, [r4, #20]
 8008dac:	b002      	add	sp, #8
 8008dae:	bd70      	pop	{r4, r5, r6, pc}
 8008db0:	ab01      	add	r3, sp, #4
 8008db2:	466a      	mov	r2, sp
 8008db4:	f7ff ffc8 	bl	8008d48 <__swhatbuf_r>
 8008db8:	9900      	ldr	r1, [sp, #0]
 8008dba:	4605      	mov	r5, r0
 8008dbc:	4630      	mov	r0, r6
 8008dbe:	f7fd fbc7 	bl	8006550 <_malloc_r>
 8008dc2:	b948      	cbnz	r0, 8008dd8 <__smakebuf_r+0x44>
 8008dc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dc8:	059a      	lsls	r2, r3, #22
 8008dca:	d4ef      	bmi.n	8008dac <__smakebuf_r+0x18>
 8008dcc:	f023 0303 	bic.w	r3, r3, #3
 8008dd0:	f043 0302 	orr.w	r3, r3, #2
 8008dd4:	81a3      	strh	r3, [r4, #12]
 8008dd6:	e7e3      	b.n	8008da0 <__smakebuf_r+0xc>
 8008dd8:	89a3      	ldrh	r3, [r4, #12]
 8008dda:	6020      	str	r0, [r4, #0]
 8008ddc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008de0:	81a3      	strh	r3, [r4, #12]
 8008de2:	9b00      	ldr	r3, [sp, #0]
 8008de4:	6163      	str	r3, [r4, #20]
 8008de6:	9b01      	ldr	r3, [sp, #4]
 8008de8:	6120      	str	r0, [r4, #16]
 8008dea:	b15b      	cbz	r3, 8008e04 <__smakebuf_r+0x70>
 8008dec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008df0:	4630      	mov	r0, r6
 8008df2:	f000 f81d 	bl	8008e30 <_isatty_r>
 8008df6:	b128      	cbz	r0, 8008e04 <__smakebuf_r+0x70>
 8008df8:	89a3      	ldrh	r3, [r4, #12]
 8008dfa:	f023 0303 	bic.w	r3, r3, #3
 8008dfe:	f043 0301 	orr.w	r3, r3, #1
 8008e02:	81a3      	strh	r3, [r4, #12]
 8008e04:	89a3      	ldrh	r3, [r4, #12]
 8008e06:	431d      	orrs	r5, r3
 8008e08:	81a5      	strh	r5, [r4, #12]
 8008e0a:	e7cf      	b.n	8008dac <__smakebuf_r+0x18>

08008e0c <_fstat_r>:
 8008e0c:	b538      	push	{r3, r4, r5, lr}
 8008e0e:	4d07      	ldr	r5, [pc, #28]	; (8008e2c <_fstat_r+0x20>)
 8008e10:	2300      	movs	r3, #0
 8008e12:	4604      	mov	r4, r0
 8008e14:	4608      	mov	r0, r1
 8008e16:	4611      	mov	r1, r2
 8008e18:	602b      	str	r3, [r5, #0]
 8008e1a:	f7f8 f884 	bl	8000f26 <_fstat>
 8008e1e:	1c43      	adds	r3, r0, #1
 8008e20:	d102      	bne.n	8008e28 <_fstat_r+0x1c>
 8008e22:	682b      	ldr	r3, [r5, #0]
 8008e24:	b103      	cbz	r3, 8008e28 <_fstat_r+0x1c>
 8008e26:	6023      	str	r3, [r4, #0]
 8008e28:	bd38      	pop	{r3, r4, r5, pc}
 8008e2a:	bf00      	nop
 8008e2c:	20000414 	.word	0x20000414

08008e30 <_isatty_r>:
 8008e30:	b538      	push	{r3, r4, r5, lr}
 8008e32:	4d06      	ldr	r5, [pc, #24]	; (8008e4c <_isatty_r+0x1c>)
 8008e34:	2300      	movs	r3, #0
 8008e36:	4604      	mov	r4, r0
 8008e38:	4608      	mov	r0, r1
 8008e3a:	602b      	str	r3, [r5, #0]
 8008e3c:	f7f8 f883 	bl	8000f46 <_isatty>
 8008e40:	1c43      	adds	r3, r0, #1
 8008e42:	d102      	bne.n	8008e4a <_isatty_r+0x1a>
 8008e44:	682b      	ldr	r3, [r5, #0]
 8008e46:	b103      	cbz	r3, 8008e4a <_isatty_r+0x1a>
 8008e48:	6023      	str	r3, [r4, #0]
 8008e4a:	bd38      	pop	{r3, r4, r5, pc}
 8008e4c:	20000414 	.word	0x20000414

08008e50 <_init>:
 8008e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e52:	bf00      	nop
 8008e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e56:	bc08      	pop	{r3}
 8008e58:	469e      	mov	lr, r3
 8008e5a:	4770      	bx	lr

08008e5c <_fini>:
 8008e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e5e:	bf00      	nop
 8008e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e62:	bc08      	pop	{r3}
 8008e64:	469e      	mov	lr, r3
 8008e66:	4770      	bx	lr
