#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000022678d7edf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000022678dbb330_0 .net "PC", 31 0, v0000022678db4720_0;  1 drivers
v0000022678dbb3d0_0 .var "clk", 0 0;
v0000022678dbabb0_0 .net "clkout", 0 0, L_0000022678dfecc0;  1 drivers
v0000022678dbaed0_0 .net "cycles_consumed", 31 0, v0000022678dbbab0_0;  1 drivers
v0000022678dbaf70_0 .var "rst", 0 0;
S_0000022678d25d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000022678d7edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000022678d93190 .param/l "RType" 0 4 2, C4<000000>;
P_0000022678d931c8 .param/l "add" 0 4 5, C4<100000>;
P_0000022678d93200 .param/l "addi" 0 4 8, C4<001000>;
P_0000022678d93238 .param/l "addu" 0 4 5, C4<100001>;
P_0000022678d93270 .param/l "and_" 0 4 5, C4<100100>;
P_0000022678d932a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000022678d932e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000022678d93318 .param/l "bne" 0 4 10, C4<000101>;
P_0000022678d93350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022678d93388 .param/l "j" 0 4 12, C4<000010>;
P_0000022678d933c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000022678d933f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000022678d93430 .param/l "lw" 0 4 8, C4<100011>;
P_0000022678d93468 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022678d934a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000022678d934d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000022678d93510 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022678d93548 .param/l "sll" 0 4 6, C4<000000>;
P_0000022678d93580 .param/l "slt" 0 4 5, C4<101010>;
P_0000022678d935b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000022678d935f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000022678d93628 .param/l "sub" 0 4 5, C4<100010>;
P_0000022678d93660 .param/l "subu" 0 4 5, C4<100011>;
P_0000022678d93698 .param/l "sw" 0 4 8, C4<101011>;
P_0000022678d936d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022678d93708 .param/l "xori" 0 4 8, C4<001110>;
L_0000022678dfe9b0 .functor NOT 1, v0000022678dbaf70_0, C4<0>, C4<0>, C4<0>;
L_0000022678dff4a0 .functor NOT 1, v0000022678dbaf70_0, C4<0>, C4<0>, C4<0>;
L_0000022678dfe6a0 .functor NOT 1, v0000022678dbaf70_0, C4<0>, C4<0>, C4<0>;
L_0000022678dff3c0 .functor NOT 1, v0000022678dbaf70_0, C4<0>, C4<0>, C4<0>;
L_0000022678dfef60 .functor NOT 1, v0000022678dbaf70_0, C4<0>, C4<0>, C4<0>;
L_0000022678dfee10 .functor NOT 1, v0000022678dbaf70_0, C4<0>, C4<0>, C4<0>;
L_0000022678dfea90 .functor NOT 1, v0000022678dbaf70_0, C4<0>, C4<0>, C4<0>;
L_0000022678dfea20 .functor NOT 1, v0000022678dbaf70_0, C4<0>, C4<0>, C4<0>;
L_0000022678dfecc0 .functor OR 1, v0000022678dbb3d0_0, v0000022678d87640_0, C4<0>, C4<0>;
L_0000022678dff430 .functor OR 1, L_0000022678dbd8e0, L_0000022678dbdc00, C4<0>, C4<0>;
L_0000022678dfee80 .functor AND 1, L_0000022678dbd160, L_0000022678dbd2a0, C4<1>, C4<1>;
L_0000022678dfeda0 .functor NOT 1, v0000022678dbaf70_0, C4<0>, C4<0>, C4<0>;
L_0000022678dfe710 .functor OR 1, L_0000022678dbc580, L_0000022678dbdac0, C4<0>, C4<0>;
L_0000022678dff200 .functor OR 1, L_0000022678dfe710, L_0000022678dbdb60, C4<0>, C4<0>;
L_0000022678dfe780 .functor OR 1, L_0000022678dbca80, L_0000022678e578e0, C4<0>, C4<0>;
L_0000022678dff350 .functor AND 1, L_0000022678dbc9e0, L_0000022678dfe780, C4<1>, C4<1>;
L_0000022678dff510 .functor OR 1, L_0000022678e586a0, L_0000022678e57840, C4<0>, C4<0>;
L_0000022678dff270 .functor AND 1, L_0000022678e58060, L_0000022678dff510, C4<1>, C4<1>;
L_0000022678dfe7f0 .functor NOT 1, L_0000022678dfecc0, C4<0>, C4<0>, C4<0>;
v0000022678db51c0_0 .net "ALUOp", 3 0, v0000022678d85fc0_0;  1 drivers
v0000022678db5260_0 .net "ALUResult", 31 0, v0000022678db4e00_0;  1 drivers
v0000022678db5300_0 .net "ALUSrc", 0 0, v0000022678d86880_0;  1 drivers
v0000022678db73b0_0 .net "ALUin2", 31 0, L_0000022678e58f60;  1 drivers
v0000022678db74f0_0 .net "MemReadEn", 0 0, v0000022678d87c80_0;  1 drivers
v0000022678db6e10_0 .net "MemWriteEn", 0 0, v0000022678d87460_0;  1 drivers
v0000022678db62d0_0 .net "MemtoReg", 0 0, v0000022678d86920_0;  1 drivers
v0000022678db7f90_0 .net "PC", 31 0, v0000022678db4720_0;  alias, 1 drivers
v0000022678db6550_0 .net "PCPlus1", 31 0, L_0000022678dbdca0;  1 drivers
v0000022678db6a50_0 .net "PCsrc", 0 0, v0000022678db4680_0;  1 drivers
v0000022678db6b90_0 .net "RegDst", 0 0, v0000022678d875a0_0;  1 drivers
v0000022678db6370_0 .net "RegWriteEn", 0 0, v0000022678d87960_0;  1 drivers
v0000022678db71d0_0 .net "WriteRegister", 4 0, L_0000022678dbd0c0;  1 drivers
v0000022678db6910_0 .net *"_ivl_0", 0 0, L_0000022678dfe9b0;  1 drivers
L_0000022678dff640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022678db6c30_0 .net/2u *"_ivl_10", 4 0, L_0000022678dff640;  1 drivers
L_0000022678dffa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678db7a90_0 .net *"_ivl_101", 15 0, L_0000022678dffa30;  1 drivers
v0000022678db7810_0 .net *"_ivl_102", 31 0, L_0000022678dbcee0;  1 drivers
L_0000022678dffa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678db7130_0 .net *"_ivl_105", 25 0, L_0000022678dffa78;  1 drivers
L_0000022678dffac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678db6410_0 .net/2u *"_ivl_106", 31 0, L_0000022678dffac0;  1 drivers
v0000022678db65f0_0 .net *"_ivl_108", 0 0, L_0000022678dbd160;  1 drivers
L_0000022678dffb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000022678db76d0_0 .net/2u *"_ivl_110", 5 0, L_0000022678dffb08;  1 drivers
v0000022678db6af0_0 .net *"_ivl_112", 0 0, L_0000022678dbd2a0;  1 drivers
v0000022678db79f0_0 .net *"_ivl_115", 0 0, L_0000022678dfee80;  1 drivers
v0000022678db7450_0 .net *"_ivl_116", 47 0, L_0000022678dbe060;  1 drivers
L_0000022678dffb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678db7590_0 .net *"_ivl_119", 15 0, L_0000022678dffb50;  1 drivers
L_0000022678dff688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022678db64b0_0 .net/2u *"_ivl_12", 5 0, L_0000022678dff688;  1 drivers
v0000022678db6870_0 .net *"_ivl_120", 47 0, L_0000022678dbdfc0;  1 drivers
L_0000022678dffb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678db7950_0 .net *"_ivl_123", 15 0, L_0000022678dffb98;  1 drivers
v0000022678db7d10_0 .net *"_ivl_125", 0 0, L_0000022678dbcda0;  1 drivers
v0000022678db7270_0 .net *"_ivl_126", 31 0, L_0000022678dbd340;  1 drivers
v0000022678db6eb0_0 .net *"_ivl_128", 47 0, L_0000022678dbc3a0;  1 drivers
v0000022678db6cd0_0 .net *"_ivl_130", 47 0, L_0000022678dbcbc0;  1 drivers
v0000022678db6d70_0 .net *"_ivl_132", 47 0, L_0000022678dbcc60;  1 drivers
v0000022678db6f50_0 .net *"_ivl_134", 47 0, L_0000022678dbd3e0;  1 drivers
v0000022678db7c70_0 .net *"_ivl_14", 0 0, L_0000022678dbb150;  1 drivers
v0000022678db7ef0_0 .net *"_ivl_140", 0 0, L_0000022678dfeda0;  1 drivers
L_0000022678dffc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678db6ff0_0 .net/2u *"_ivl_142", 31 0, L_0000022678dffc28;  1 drivers
L_0000022678dffd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000022678db78b0_0 .net/2u *"_ivl_146", 5 0, L_0000022678dffd00;  1 drivers
v0000022678db7090_0 .net *"_ivl_148", 0 0, L_0000022678dbc580;  1 drivers
L_0000022678dffd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000022678db7310_0 .net/2u *"_ivl_150", 5 0, L_0000022678dffd48;  1 drivers
v0000022678db6690_0 .net *"_ivl_152", 0 0, L_0000022678dbdac0;  1 drivers
v0000022678db7630_0 .net *"_ivl_155", 0 0, L_0000022678dfe710;  1 drivers
L_0000022678dffd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000022678db7bd0_0 .net/2u *"_ivl_156", 5 0, L_0000022678dffd90;  1 drivers
v0000022678db7b30_0 .net *"_ivl_158", 0 0, L_0000022678dbdb60;  1 drivers
L_0000022678dff6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000022678db69b0_0 .net/2u *"_ivl_16", 4 0, L_0000022678dff6d0;  1 drivers
v0000022678db7db0_0 .net *"_ivl_161", 0 0, L_0000022678dff200;  1 drivers
L_0000022678dffdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678db7770_0 .net/2u *"_ivl_162", 15 0, L_0000022678dffdd8;  1 drivers
v0000022678db8030_0 .net *"_ivl_164", 31 0, L_0000022678dbdde0;  1 drivers
v0000022678db7e50_0 .net *"_ivl_167", 0 0, L_0000022678dbdd40;  1 drivers
v0000022678db80d0_0 .net *"_ivl_168", 15 0, L_0000022678dbc620;  1 drivers
v0000022678db8170_0 .net *"_ivl_170", 31 0, L_0000022678dbc800;  1 drivers
v0000022678db6730_0 .net *"_ivl_174", 31 0, L_0000022678dbc940;  1 drivers
L_0000022678dffe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678db67d0_0 .net *"_ivl_177", 25 0, L_0000022678dffe20;  1 drivers
L_0000022678dffe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678dba0e0_0 .net/2u *"_ivl_178", 31 0, L_0000022678dffe68;  1 drivers
v0000022678db9aa0_0 .net *"_ivl_180", 0 0, L_0000022678dbc9e0;  1 drivers
L_0000022678dffeb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022678db9f00_0 .net/2u *"_ivl_182", 5 0, L_0000022678dffeb0;  1 drivers
v0000022678db84c0_0 .net *"_ivl_184", 0 0, L_0000022678dbca80;  1 drivers
L_0000022678dffef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022678db9500_0 .net/2u *"_ivl_186", 5 0, L_0000022678dffef8;  1 drivers
v0000022678db9be0_0 .net *"_ivl_188", 0 0, L_0000022678e578e0;  1 drivers
v0000022678db9d20_0 .net *"_ivl_19", 4 0, L_0000022678dbc0f0;  1 drivers
v0000022678db8380_0 .net *"_ivl_191", 0 0, L_0000022678dfe780;  1 drivers
v0000022678db9a00_0 .net *"_ivl_193", 0 0, L_0000022678dff350;  1 drivers
L_0000022678dfff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022678db86a0_0 .net/2u *"_ivl_194", 5 0, L_0000022678dfff40;  1 drivers
v0000022678db9b40_0 .net *"_ivl_196", 0 0, L_0000022678e584c0;  1 drivers
L_0000022678dfff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022678db9dc0_0 .net/2u *"_ivl_198", 31 0, L_0000022678dfff88;  1 drivers
L_0000022678dff5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022678db9c80_0 .net/2u *"_ivl_2", 5 0, L_0000022678dff5f8;  1 drivers
v0000022678db91e0_0 .net *"_ivl_20", 4 0, L_0000022678dbbd30;  1 drivers
v0000022678db8a60_0 .net *"_ivl_200", 31 0, L_0000022678e58600;  1 drivers
v0000022678db9e60_0 .net *"_ivl_204", 31 0, L_0000022678e59500;  1 drivers
L_0000022678dfffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678db95a0_0 .net *"_ivl_207", 25 0, L_0000022678dfffd0;  1 drivers
L_0000022678e00018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678db96e0_0 .net/2u *"_ivl_208", 31 0, L_0000022678e00018;  1 drivers
v0000022678db8c40_0 .net *"_ivl_210", 0 0, L_0000022678e58060;  1 drivers
L_0000022678e00060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022678db9780_0 .net/2u *"_ivl_212", 5 0, L_0000022678e00060;  1 drivers
v0000022678db9140_0 .net *"_ivl_214", 0 0, L_0000022678e586a0;  1 drivers
L_0000022678e000a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022678dba180_0 .net/2u *"_ivl_216", 5 0, L_0000022678e000a8;  1 drivers
v0000022678db9640_0 .net *"_ivl_218", 0 0, L_0000022678e57840;  1 drivers
v0000022678db9fa0_0 .net *"_ivl_221", 0 0, L_0000022678dff510;  1 drivers
v0000022678db82e0_0 .net *"_ivl_223", 0 0, L_0000022678dff270;  1 drivers
L_0000022678e000f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022678db89c0_0 .net/2u *"_ivl_224", 5 0, L_0000022678e000f0;  1 drivers
v0000022678db9280_0 .net *"_ivl_226", 0 0, L_0000022678e57700;  1 drivers
v0000022678dba040_0 .net *"_ivl_228", 31 0, L_0000022678e58e20;  1 drivers
v0000022678db9460_0 .net *"_ivl_24", 0 0, L_0000022678dfe6a0;  1 drivers
L_0000022678dff718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022678db8420_0 .net/2u *"_ivl_26", 4 0, L_0000022678dff718;  1 drivers
v0000022678db8560_0 .net *"_ivl_29", 4 0, L_0000022678dbb510;  1 drivers
v0000022678db9820_0 .net *"_ivl_32", 0 0, L_0000022678dff3c0;  1 drivers
L_0000022678dff760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022678db8600_0 .net/2u *"_ivl_34", 4 0, L_0000022678dff760;  1 drivers
v0000022678db8740_0 .net *"_ivl_37", 4 0, L_0000022678dbb6f0;  1 drivers
v0000022678db87e0_0 .net *"_ivl_40", 0 0, L_0000022678dfef60;  1 drivers
L_0000022678dff7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678db8880_0 .net/2u *"_ivl_42", 15 0, L_0000022678dff7a8;  1 drivers
v0000022678db8e20_0 .net *"_ivl_45", 15 0, L_0000022678dbd520;  1 drivers
v0000022678db8920_0 .net *"_ivl_48", 0 0, L_0000022678dfee10;  1 drivers
v0000022678db9320_0 .net *"_ivl_5", 5 0, L_0000022678dbb970;  1 drivers
L_0000022678dff7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678db98c0_0 .net/2u *"_ivl_50", 36 0, L_0000022678dff7f0;  1 drivers
L_0000022678dff838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678db8b00_0 .net/2u *"_ivl_52", 31 0, L_0000022678dff838;  1 drivers
v0000022678db8ba0_0 .net *"_ivl_55", 4 0, L_0000022678dbda20;  1 drivers
v0000022678db8ce0_0 .net *"_ivl_56", 36 0, L_0000022678dbc300;  1 drivers
v0000022678db8d80_0 .net *"_ivl_58", 36 0, L_0000022678dbc440;  1 drivers
v0000022678db8ec0_0 .net *"_ivl_62", 0 0, L_0000022678dfea90;  1 drivers
L_0000022678dff880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022678db9960_0 .net/2u *"_ivl_64", 5 0, L_0000022678dff880;  1 drivers
v0000022678db8f60_0 .net *"_ivl_67", 5 0, L_0000022678dbd7a0;  1 drivers
v0000022678db9000_0 .net *"_ivl_70", 0 0, L_0000022678dfea20;  1 drivers
L_0000022678dff8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678db90a0_0 .net/2u *"_ivl_72", 57 0, L_0000022678dff8c8;  1 drivers
L_0000022678dff910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678db93c0_0 .net/2u *"_ivl_74", 31 0, L_0000022678dff910;  1 drivers
v0000022678dba430_0 .net *"_ivl_77", 25 0, L_0000022678dbce40;  1 drivers
v0000022678dbb790_0 .net *"_ivl_78", 57 0, L_0000022678dbc8a0;  1 drivers
v0000022678dbb010_0 .net *"_ivl_8", 0 0, L_0000022678dff4a0;  1 drivers
v0000022678dba2f0_0 .net *"_ivl_80", 57 0, L_0000022678dbe1a0;  1 drivers
L_0000022678dff958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022678dba4d0_0 .net/2u *"_ivl_84", 31 0, L_0000022678dff958;  1 drivers
L_0000022678dff9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022678dba390_0 .net/2u *"_ivl_88", 5 0, L_0000022678dff9a0;  1 drivers
v0000022678dba610_0 .net *"_ivl_90", 0 0, L_0000022678dbd8e0;  1 drivers
L_0000022678dff9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022678dbac50_0 .net/2u *"_ivl_92", 5 0, L_0000022678dff9e8;  1 drivers
v0000022678dba570_0 .net *"_ivl_94", 0 0, L_0000022678dbdc00;  1 drivers
v0000022678dbbe70_0 .net *"_ivl_97", 0 0, L_0000022678dff430;  1 drivers
v0000022678dba6b0_0 .net *"_ivl_98", 47 0, L_0000022678dbd980;  1 drivers
v0000022678dba930_0 .net "adderResult", 31 0, L_0000022678dbe100;  1 drivers
v0000022678dbba10_0 .net "address", 31 0, L_0000022678dbd200;  1 drivers
v0000022678dbbdd0_0 .net "clk", 0 0, L_0000022678dfecc0;  alias, 1 drivers
v0000022678dbbab0_0 .var "cycles_consumed", 31 0;
v0000022678dbb650_0 .net "extImm", 31 0, L_0000022678dbc760;  1 drivers
v0000022678dbb1f0_0 .net "funct", 5 0, L_0000022678dbcd00;  1 drivers
v0000022678dbad90_0 .net "hlt", 0 0, v0000022678d87640_0;  1 drivers
v0000022678dbc190_0 .net "imm", 15 0, L_0000022678dbdf20;  1 drivers
v0000022678dbbbf0_0 .net "immediate", 31 0, L_0000022678e59460;  1 drivers
v0000022678dba750_0 .net "input_clk", 0 0, v0000022678dbb3d0_0;  1 drivers
v0000022678dbbb50_0 .net "instruction", 31 0, L_0000022678dbd020;  1 drivers
v0000022678dbb290_0 .net "memoryReadData", 31 0, v0000022678db5d00_0;  1 drivers
v0000022678dba7f0_0 .net "nextPC", 31 0, L_0000022678dbde80;  1 drivers
v0000022678dbbc90_0 .net "opcode", 5 0, L_0000022678dbc050;  1 drivers
v0000022678dba890_0 .net "rd", 4 0, L_0000022678dbb470;  1 drivers
v0000022678dbb0b0_0 .net "readData1", 31 0, L_0000022678dfed30;  1 drivers
v0000022678dbbf10_0 .net "readData1_w", 31 0, L_0000022678e58880;  1 drivers
v0000022678dbb830_0 .net "readData2", 31 0, L_0000022678dfefd0;  1 drivers
v0000022678dba9d0_0 .net "rs", 4 0, L_0000022678dbb5b0;  1 drivers
v0000022678dbacf0_0 .net "rst", 0 0, v0000022678dbaf70_0;  1 drivers
v0000022678dbaa70_0 .net "rt", 4 0, L_0000022678dbd840;  1 drivers
v0000022678dbae30_0 .net "shamt", 31 0, L_0000022678dbcb20;  1 drivers
v0000022678dbbfb0_0 .net "wire_instruction", 31 0, L_0000022678dff0b0;  1 drivers
v0000022678dbb8d0_0 .net "writeData", 31 0, L_0000022678e57a20;  1 drivers
v0000022678dbab10_0 .net "zero", 0 0, L_0000022678e57980;  1 drivers
L_0000022678dbb970 .part L_0000022678dbd020, 26, 6;
L_0000022678dbc050 .functor MUXZ 6, L_0000022678dbb970, L_0000022678dff5f8, L_0000022678dfe9b0, C4<>;
L_0000022678dbb150 .cmp/eq 6, L_0000022678dbc050, L_0000022678dff688;
L_0000022678dbc0f0 .part L_0000022678dbd020, 11, 5;
L_0000022678dbbd30 .functor MUXZ 5, L_0000022678dbc0f0, L_0000022678dff6d0, L_0000022678dbb150, C4<>;
L_0000022678dbb470 .functor MUXZ 5, L_0000022678dbbd30, L_0000022678dff640, L_0000022678dff4a0, C4<>;
L_0000022678dbb510 .part L_0000022678dbd020, 21, 5;
L_0000022678dbb5b0 .functor MUXZ 5, L_0000022678dbb510, L_0000022678dff718, L_0000022678dfe6a0, C4<>;
L_0000022678dbb6f0 .part L_0000022678dbd020, 16, 5;
L_0000022678dbd840 .functor MUXZ 5, L_0000022678dbb6f0, L_0000022678dff760, L_0000022678dff3c0, C4<>;
L_0000022678dbd520 .part L_0000022678dbd020, 0, 16;
L_0000022678dbdf20 .functor MUXZ 16, L_0000022678dbd520, L_0000022678dff7a8, L_0000022678dfef60, C4<>;
L_0000022678dbda20 .part L_0000022678dbd020, 6, 5;
L_0000022678dbc300 .concat [ 5 32 0 0], L_0000022678dbda20, L_0000022678dff838;
L_0000022678dbc440 .functor MUXZ 37, L_0000022678dbc300, L_0000022678dff7f0, L_0000022678dfee10, C4<>;
L_0000022678dbcb20 .part L_0000022678dbc440, 0, 32;
L_0000022678dbd7a0 .part L_0000022678dbd020, 0, 6;
L_0000022678dbcd00 .functor MUXZ 6, L_0000022678dbd7a0, L_0000022678dff880, L_0000022678dfea90, C4<>;
L_0000022678dbce40 .part L_0000022678dbd020, 0, 26;
L_0000022678dbc8a0 .concat [ 26 32 0 0], L_0000022678dbce40, L_0000022678dff910;
L_0000022678dbe1a0 .functor MUXZ 58, L_0000022678dbc8a0, L_0000022678dff8c8, L_0000022678dfea20, C4<>;
L_0000022678dbd200 .part L_0000022678dbe1a0, 0, 32;
L_0000022678dbdca0 .arith/sum 32, v0000022678db4720_0, L_0000022678dff958;
L_0000022678dbd8e0 .cmp/eq 6, L_0000022678dbc050, L_0000022678dff9a0;
L_0000022678dbdc00 .cmp/eq 6, L_0000022678dbc050, L_0000022678dff9e8;
L_0000022678dbd980 .concat [ 32 16 0 0], L_0000022678dbd200, L_0000022678dffa30;
L_0000022678dbcee0 .concat [ 6 26 0 0], L_0000022678dbc050, L_0000022678dffa78;
L_0000022678dbd160 .cmp/eq 32, L_0000022678dbcee0, L_0000022678dffac0;
L_0000022678dbd2a0 .cmp/eq 6, L_0000022678dbcd00, L_0000022678dffb08;
L_0000022678dbe060 .concat [ 32 16 0 0], L_0000022678dfed30, L_0000022678dffb50;
L_0000022678dbdfc0 .concat [ 32 16 0 0], v0000022678db4720_0, L_0000022678dffb98;
L_0000022678dbcda0 .part L_0000022678dbdf20, 15, 1;
LS_0000022678dbd340_0_0 .concat [ 1 1 1 1], L_0000022678dbcda0, L_0000022678dbcda0, L_0000022678dbcda0, L_0000022678dbcda0;
LS_0000022678dbd340_0_4 .concat [ 1 1 1 1], L_0000022678dbcda0, L_0000022678dbcda0, L_0000022678dbcda0, L_0000022678dbcda0;
LS_0000022678dbd340_0_8 .concat [ 1 1 1 1], L_0000022678dbcda0, L_0000022678dbcda0, L_0000022678dbcda0, L_0000022678dbcda0;
LS_0000022678dbd340_0_12 .concat [ 1 1 1 1], L_0000022678dbcda0, L_0000022678dbcda0, L_0000022678dbcda0, L_0000022678dbcda0;
LS_0000022678dbd340_0_16 .concat [ 1 1 1 1], L_0000022678dbcda0, L_0000022678dbcda0, L_0000022678dbcda0, L_0000022678dbcda0;
LS_0000022678dbd340_0_20 .concat [ 1 1 1 1], L_0000022678dbcda0, L_0000022678dbcda0, L_0000022678dbcda0, L_0000022678dbcda0;
LS_0000022678dbd340_0_24 .concat [ 1 1 1 1], L_0000022678dbcda0, L_0000022678dbcda0, L_0000022678dbcda0, L_0000022678dbcda0;
LS_0000022678dbd340_0_28 .concat [ 1 1 1 1], L_0000022678dbcda0, L_0000022678dbcda0, L_0000022678dbcda0, L_0000022678dbcda0;
LS_0000022678dbd340_1_0 .concat [ 4 4 4 4], LS_0000022678dbd340_0_0, LS_0000022678dbd340_0_4, LS_0000022678dbd340_0_8, LS_0000022678dbd340_0_12;
LS_0000022678dbd340_1_4 .concat [ 4 4 4 4], LS_0000022678dbd340_0_16, LS_0000022678dbd340_0_20, LS_0000022678dbd340_0_24, LS_0000022678dbd340_0_28;
L_0000022678dbd340 .concat [ 16 16 0 0], LS_0000022678dbd340_1_0, LS_0000022678dbd340_1_4;
L_0000022678dbc3a0 .concat [ 16 32 0 0], L_0000022678dbdf20, L_0000022678dbd340;
L_0000022678dbcbc0 .arith/sum 48, L_0000022678dbdfc0, L_0000022678dbc3a0;
L_0000022678dbcc60 .functor MUXZ 48, L_0000022678dbcbc0, L_0000022678dbe060, L_0000022678dfee80, C4<>;
L_0000022678dbd3e0 .functor MUXZ 48, L_0000022678dbcc60, L_0000022678dbd980, L_0000022678dff430, C4<>;
L_0000022678dbe100 .part L_0000022678dbd3e0, 0, 32;
L_0000022678dbde80 .functor MUXZ 32, L_0000022678dbdca0, L_0000022678dbe100, v0000022678db4680_0, C4<>;
L_0000022678dbd020 .functor MUXZ 32, L_0000022678dff0b0, L_0000022678dffc28, L_0000022678dfeda0, C4<>;
L_0000022678dbc580 .cmp/eq 6, L_0000022678dbc050, L_0000022678dffd00;
L_0000022678dbdac0 .cmp/eq 6, L_0000022678dbc050, L_0000022678dffd48;
L_0000022678dbdb60 .cmp/eq 6, L_0000022678dbc050, L_0000022678dffd90;
L_0000022678dbdde0 .concat [ 16 16 0 0], L_0000022678dbdf20, L_0000022678dffdd8;
L_0000022678dbdd40 .part L_0000022678dbdf20, 15, 1;
LS_0000022678dbc620_0_0 .concat [ 1 1 1 1], L_0000022678dbdd40, L_0000022678dbdd40, L_0000022678dbdd40, L_0000022678dbdd40;
LS_0000022678dbc620_0_4 .concat [ 1 1 1 1], L_0000022678dbdd40, L_0000022678dbdd40, L_0000022678dbdd40, L_0000022678dbdd40;
LS_0000022678dbc620_0_8 .concat [ 1 1 1 1], L_0000022678dbdd40, L_0000022678dbdd40, L_0000022678dbdd40, L_0000022678dbdd40;
LS_0000022678dbc620_0_12 .concat [ 1 1 1 1], L_0000022678dbdd40, L_0000022678dbdd40, L_0000022678dbdd40, L_0000022678dbdd40;
L_0000022678dbc620 .concat [ 4 4 4 4], LS_0000022678dbc620_0_0, LS_0000022678dbc620_0_4, LS_0000022678dbc620_0_8, LS_0000022678dbc620_0_12;
L_0000022678dbc800 .concat [ 16 16 0 0], L_0000022678dbdf20, L_0000022678dbc620;
L_0000022678dbc760 .functor MUXZ 32, L_0000022678dbc800, L_0000022678dbdde0, L_0000022678dff200, C4<>;
L_0000022678dbc940 .concat [ 6 26 0 0], L_0000022678dbc050, L_0000022678dffe20;
L_0000022678dbc9e0 .cmp/eq 32, L_0000022678dbc940, L_0000022678dffe68;
L_0000022678dbca80 .cmp/eq 6, L_0000022678dbcd00, L_0000022678dffeb0;
L_0000022678e578e0 .cmp/eq 6, L_0000022678dbcd00, L_0000022678dffef8;
L_0000022678e584c0 .cmp/eq 6, L_0000022678dbc050, L_0000022678dfff40;
L_0000022678e58600 .functor MUXZ 32, L_0000022678dbc760, L_0000022678dfff88, L_0000022678e584c0, C4<>;
L_0000022678e59460 .functor MUXZ 32, L_0000022678e58600, L_0000022678dbcb20, L_0000022678dff350, C4<>;
L_0000022678e59500 .concat [ 6 26 0 0], L_0000022678dbc050, L_0000022678dfffd0;
L_0000022678e58060 .cmp/eq 32, L_0000022678e59500, L_0000022678e00018;
L_0000022678e586a0 .cmp/eq 6, L_0000022678dbcd00, L_0000022678e00060;
L_0000022678e57840 .cmp/eq 6, L_0000022678dbcd00, L_0000022678e000a8;
L_0000022678e57700 .cmp/eq 6, L_0000022678dbc050, L_0000022678e000f0;
L_0000022678e58e20 .functor MUXZ 32, L_0000022678dfed30, v0000022678db4720_0, L_0000022678e57700, C4<>;
L_0000022678e58880 .functor MUXZ 32, L_0000022678e58e20, L_0000022678dfefd0, L_0000022678dff270, C4<>;
S_0000022678d25ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000022678d25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000022678d76820 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000022678dfeef0 .functor NOT 1, v0000022678d86880_0, C4<0>, C4<0>, C4<0>;
v0000022678d86740_0 .net *"_ivl_0", 0 0, L_0000022678dfeef0;  1 drivers
v0000022678d87500_0 .net "in1", 31 0, L_0000022678dfefd0;  alias, 1 drivers
v0000022678d87320_0 .net "in2", 31 0, L_0000022678e59460;  alias, 1 drivers
v0000022678d85f20_0 .net "out", 31 0, L_0000022678e58f60;  alias, 1 drivers
v0000022678d867e0_0 .net "s", 0 0, v0000022678d86880_0;  alias, 1 drivers
L_0000022678e58f60 .functor MUXZ 32, L_0000022678e59460, L_0000022678dfefd0, L_0000022678dfeef0, C4<>;
S_0000022678cb69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000022678d25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000022678df0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000022678df00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000022678df0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000022678df0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000022678df0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000022678df01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000022678df01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000022678df0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000022678df0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022678df0288 .param/l "j" 0 4 12, C4<000010>;
P_0000022678df02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000022678df02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000022678df0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000022678df0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022678df03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000022678df03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000022678df0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022678df0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000022678df0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000022678df04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000022678df04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000022678df0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000022678df0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000022678df0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000022678df05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022678df0608 .param/l "xori" 0 4 8, C4<001110>;
v0000022678d85fc0_0 .var "ALUOp", 3 0;
v0000022678d86880_0 .var "ALUSrc", 0 0;
v0000022678d87c80_0 .var "MemReadEn", 0 0;
v0000022678d87460_0 .var "MemWriteEn", 0 0;
v0000022678d86920_0 .var "MemtoReg", 0 0;
v0000022678d875a0_0 .var "RegDst", 0 0;
v0000022678d87960_0 .var "RegWriteEn", 0 0;
v0000022678d871e0_0 .net "funct", 5 0, L_0000022678dbcd00;  alias, 1 drivers
v0000022678d87640_0 .var "hlt", 0 0;
v0000022678d87820_0 .net "opcode", 5 0, L_0000022678dbc050;  alias, 1 drivers
v0000022678d870a0_0 .net "rst", 0 0, v0000022678dbaf70_0;  alias, 1 drivers
E_0000022678d76860 .event anyedge, v0000022678d870a0_0, v0000022678d87820_0, v0000022678d871e0_0;
S_0000022678cb6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000022678d25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000022678d76be0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000022678dff0b0 .functor BUFZ 32, L_0000022678dbcf80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022678d869c0_0 .net "Data_Out", 31 0, L_0000022678dff0b0;  alias, 1 drivers
v0000022678d878c0 .array "InstMem", 0 1023, 31 0;
v0000022678d86ba0_0 .net *"_ivl_0", 31 0, L_0000022678dbcf80;  1 drivers
v0000022678d86e20_0 .net *"_ivl_3", 9 0, L_0000022678dbc4e0;  1 drivers
v0000022678d86ec0_0 .net *"_ivl_4", 11 0, L_0000022678dbc6c0;  1 drivers
L_0000022678dffbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022678d86f60_0 .net *"_ivl_7", 1 0, L_0000022678dffbe0;  1 drivers
v0000022678d87aa0_0 .net "addr", 31 0, v0000022678db4720_0;  alias, 1 drivers
v0000022678d87dc0_0 .var/i "i", 31 0;
L_0000022678dbcf80 .array/port v0000022678d878c0, L_0000022678dbc6c0;
L_0000022678dbc4e0 .part v0000022678db4720_0, 0, 10;
L_0000022678dbc6c0 .concat [ 10 2 0 0], L_0000022678dbc4e0, L_0000022678dffbe0;
S_0000022678d253d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000022678d25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000022678dfed30 .functor BUFZ 32, L_0000022678dbd480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022678dfefd0 .functor BUFZ 32, L_0000022678dbd660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022678d87140_0 .net *"_ivl_0", 31 0, L_0000022678dbd480;  1 drivers
v0000022678d87780_0 .net *"_ivl_10", 6 0, L_0000022678dbd700;  1 drivers
L_0000022678dffcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022678d64340_0 .net *"_ivl_13", 1 0, L_0000022678dffcb8;  1 drivers
v0000022678d64700_0 .net *"_ivl_2", 6 0, L_0000022678dbd5c0;  1 drivers
L_0000022678dffc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022678db56c0_0 .net *"_ivl_5", 1 0, L_0000022678dffc70;  1 drivers
v0000022678db5a80_0 .net *"_ivl_8", 31 0, L_0000022678dbd660;  1 drivers
v0000022678db54e0_0 .net "clk", 0 0, L_0000022678dfecc0;  alias, 1 drivers
v0000022678db5ee0_0 .var/i "i", 31 0;
v0000022678db60c0_0 .net "readData1", 31 0, L_0000022678dfed30;  alias, 1 drivers
v0000022678db45e0_0 .net "readData2", 31 0, L_0000022678dfefd0;  alias, 1 drivers
v0000022678db4a40_0 .net "readRegister1", 4 0, L_0000022678dbb5b0;  alias, 1 drivers
v0000022678db5bc0_0 .net "readRegister2", 4 0, L_0000022678dbd840;  alias, 1 drivers
v0000022678db5da0 .array "registers", 31 0, 31 0;
v0000022678db6160_0 .net "rst", 0 0, v0000022678dbaf70_0;  alias, 1 drivers
v0000022678db4860_0 .net "we", 0 0, v0000022678d87960_0;  alias, 1 drivers
v0000022678db5620_0 .net "writeData", 31 0, L_0000022678e57a20;  alias, 1 drivers
v0000022678db5f80_0 .net "writeRegister", 4 0, L_0000022678dbd0c0;  alias, 1 drivers
E_0000022678d768a0/0 .event negedge, v0000022678d870a0_0;
E_0000022678d768a0/1 .event posedge, v0000022678db54e0_0;
E_0000022678d768a0 .event/or E_0000022678d768a0/0, E_0000022678d768a0/1;
L_0000022678dbd480 .array/port v0000022678db5da0, L_0000022678dbd5c0;
L_0000022678dbd5c0 .concat [ 5 2 0 0], L_0000022678dbb5b0, L_0000022678dffc70;
L_0000022678dbd660 .array/port v0000022678db5da0, L_0000022678dbd700;
L_0000022678dbd700 .concat [ 5 2 0 0], L_0000022678dbd840, L_0000022678dffcb8;
S_0000022678d25560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000022678d253d0;
 .timescale 0 0;
v0000022678d86060_0 .var/i "i", 31 0;
S_0000022678d0e550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000022678d25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000022678d768e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000022678dfe630 .functor NOT 1, v0000022678d875a0_0, C4<0>, C4<0>, C4<0>;
v0000022678db5580_0 .net *"_ivl_0", 0 0, L_0000022678dfe630;  1 drivers
v0000022678db5760_0 .net "in1", 4 0, L_0000022678dbd840;  alias, 1 drivers
v0000022678db5440_0 .net "in2", 4 0, L_0000022678dbb470;  alias, 1 drivers
v0000022678db4900_0 .net "out", 4 0, L_0000022678dbd0c0;  alias, 1 drivers
v0000022678db5b20_0 .net "s", 0 0, v0000022678d875a0_0;  alias, 1 drivers
L_0000022678dbd0c0 .functor MUXZ 5, L_0000022678dbb470, L_0000022678dbd840, L_0000022678dfe630, C4<>;
S_0000022678d0e6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000022678d25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000022678d77160 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000022678dff040 .functor NOT 1, v0000022678d86920_0, C4<0>, C4<0>, C4<0>;
v0000022678db42c0_0 .net *"_ivl_0", 0 0, L_0000022678dff040;  1 drivers
v0000022678db4360_0 .net "in1", 31 0, v0000022678db4e00_0;  alias, 1 drivers
v0000022678db53a0_0 .net "in2", 31 0, v0000022678db5d00_0;  alias, 1 drivers
v0000022678db49a0_0 .net "out", 31 0, L_0000022678e57a20;  alias, 1 drivers
v0000022678db4c20_0 .net "s", 0 0, v0000022678d86920_0;  alias, 1 drivers
L_0000022678e57a20 .functor MUXZ 32, v0000022678db5d00_0, v0000022678db4e00_0, L_0000022678dff040, C4<>;
S_0000022678d53200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000022678d25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000022678d53390 .param/l "ADD" 0 9 12, C4<0000>;
P_0000022678d533c8 .param/l "AND" 0 9 12, C4<0010>;
P_0000022678d53400 .param/l "NOR" 0 9 12, C4<0101>;
P_0000022678d53438 .param/l "OR" 0 9 12, C4<0011>;
P_0000022678d53470 .param/l "SGT" 0 9 12, C4<0111>;
P_0000022678d534a8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000022678d534e0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000022678d53518 .param/l "SRL" 0 9 12, C4<1001>;
P_0000022678d53550 .param/l "SUB" 0 9 12, C4<0001>;
P_0000022678d53588 .param/l "XOR" 0 9 12, C4<0100>;
P_0000022678d535c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000022678d535f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000022678e00138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022678db5120_0 .net/2u *"_ivl_0", 31 0, L_0000022678e00138;  1 drivers
v0000022678db5c60_0 .net "opSel", 3 0, v0000022678d85fc0_0;  alias, 1 drivers
v0000022678db5800_0 .net "operand1", 31 0, L_0000022678e58880;  alias, 1 drivers
v0000022678db58a0_0 .net "operand2", 31 0, L_0000022678e58f60;  alias, 1 drivers
v0000022678db4e00_0 .var "result", 31 0;
v0000022678db4cc0_0 .net "zero", 0 0, L_0000022678e57980;  alias, 1 drivers
E_0000022678d775a0 .event anyedge, v0000022678d85fc0_0, v0000022678db5800_0, v0000022678d85f20_0;
L_0000022678e57980 .cmp/eq 32, v0000022678db4e00_0, L_0000022678e00138;
S_0000022678d3b890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000022678d25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000022678df1660 .param/l "RType" 0 4 2, C4<000000>;
P_0000022678df1698 .param/l "add" 0 4 5, C4<100000>;
P_0000022678df16d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000022678df1708 .param/l "addu" 0 4 5, C4<100001>;
P_0000022678df1740 .param/l "and_" 0 4 5, C4<100100>;
P_0000022678df1778 .param/l "andi" 0 4 8, C4<001100>;
P_0000022678df17b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000022678df17e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000022678df1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022678df1858 .param/l "j" 0 4 12, C4<000010>;
P_0000022678df1890 .param/l "jal" 0 4 12, C4<000011>;
P_0000022678df18c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000022678df1900 .param/l "lw" 0 4 8, C4<100011>;
P_0000022678df1938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022678df1970 .param/l "or_" 0 4 5, C4<100101>;
P_0000022678df19a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000022678df19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022678df1a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000022678df1a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000022678df1a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000022678df1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000022678df1af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000022678df1b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000022678df1b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000022678df1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022678df1bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000022678db4680_0 .var "PCsrc", 0 0;
v0000022678db4ae0_0 .net "funct", 5 0, L_0000022678dbcd00;  alias, 1 drivers
v0000022678db5e40_0 .net "opcode", 5 0, L_0000022678dbc050;  alias, 1 drivers
v0000022678db6020_0 .net "operand1", 31 0, L_0000022678dfed30;  alias, 1 drivers
v0000022678db47c0_0 .net "operand2", 31 0, L_0000022678e58f60;  alias, 1 drivers
v0000022678db4b80_0 .net "rst", 0 0, v0000022678dbaf70_0;  alias, 1 drivers
E_0000022678d777a0/0 .event anyedge, v0000022678d870a0_0, v0000022678d87820_0, v0000022678db60c0_0, v0000022678d85f20_0;
E_0000022678d777a0/1 .event anyedge, v0000022678d871e0_0;
E_0000022678d777a0 .event/or E_0000022678d777a0/0, E_0000022678d777a0/1;
S_0000022678d3ba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000022678d25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000022678db5940 .array "DataMem", 0 1023, 31 0;
v0000022678db59e0_0 .net "address", 31 0, v0000022678db4e00_0;  alias, 1 drivers
v0000022678db4400_0 .net "clock", 0 0, L_0000022678dfe7f0;  1 drivers
v0000022678db4d60_0 .net "data", 31 0, L_0000022678dfefd0;  alias, 1 drivers
v0000022678db44a0_0 .var/i "i", 31 0;
v0000022678db5d00_0 .var "q", 31 0;
v0000022678db4540_0 .net "rden", 0 0, v0000022678d87c80_0;  alias, 1 drivers
v0000022678db4ea0_0 .net "wren", 0 0, v0000022678d87460_0;  alias, 1 drivers
E_0000022678d77d60 .event posedge, v0000022678db4400_0;
S_0000022678df1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000022678d25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000022678d77620 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000022678db4f40_0 .net "PCin", 31 0, L_0000022678dbde80;  alias, 1 drivers
v0000022678db4720_0 .var "PCout", 31 0;
v0000022678db4fe0_0 .net "clk", 0 0, L_0000022678dfecc0;  alias, 1 drivers
v0000022678db5080_0 .net "rst", 0 0, v0000022678dbaf70_0;  alias, 1 drivers
    .scope S_0000022678d3b890;
T_0 ;
    %wait E_0000022678d777a0;
    %load/vec4 v0000022678db4b80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022678db4680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022678db5e40_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000022678db6020_0;
    %load/vec4 v0000022678db47c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000022678db5e40_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000022678db6020_0;
    %load/vec4 v0000022678db47c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000022678db5e40_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000022678db5e40_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000022678db5e40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000022678db4ae0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000022678db4680_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000022678df1c20;
T_1 ;
    %wait E_0000022678d768a0;
    %load/vec4 v0000022678db5080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000022678db4720_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022678db4f40_0;
    %assign/vec4 v0000022678db4720_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022678cb6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022678d87dc0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000022678d87dc0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022678d87dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %load/vec4 v0000022678d87dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022678d87dc0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678d878c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000022678cb69c0;
T_3 ;
    %wait E_0000022678d76860;
    %load/vec4 v0000022678d870a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000022678d87640_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022678d86880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022678d87960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022678d87460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022678d86920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022678d87c80_0, 0;
    %assign/vec4 v0000022678d875a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000022678d87640_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000022678d85fc0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000022678d86880_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022678d87960_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022678d87460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022678d86920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022678d87c80_0, 0, 1;
    %store/vec4 v0000022678d875a0_0, 0, 1;
    %load/vec4 v0000022678d87820_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d87640_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d875a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d87960_0, 0;
    %load/vec4 v0000022678d871e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d86880_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d86880_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d87960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d875a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d86880_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d87960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022678d875a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d86880_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d87960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d86880_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d87960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d86880_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d87960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d86880_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d87960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d86880_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d87c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d87960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d86880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d86920_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d87460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022678d86880_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022678d85fc0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000022678d253d0;
T_4 ;
    %wait E_0000022678d768a0;
    %fork t_1, S_0000022678d25560;
    %jmp t_0;
    .scope S_0000022678d25560;
t_1 ;
    %load/vec4 v0000022678db6160_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022678d86060_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000022678d86060_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022678d86060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678db5da0, 0, 4;
    %load/vec4 v0000022678d86060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022678d86060_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022678db4860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000022678db5620_0;
    %load/vec4 v0000022678db5f80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678db5da0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678db5da0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000022678d253d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022678d253d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022678db5ee0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000022678db5ee0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000022678db5ee0_0;
    %ix/getv/s 4, v0000022678db5ee0_0;
    %load/vec4a v0000022678db5da0, 4;
    %ix/getv/s 4, v0000022678db5ee0_0;
    %load/vec4a v0000022678db5da0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000022678db5ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022678db5ee0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000022678d53200;
T_6 ;
    %wait E_0000022678d775a0;
    %load/vec4 v0000022678db5c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000022678db4e00_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000022678db5800_0;
    %load/vec4 v0000022678db58a0_0;
    %add;
    %assign/vec4 v0000022678db4e00_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000022678db5800_0;
    %load/vec4 v0000022678db58a0_0;
    %sub;
    %assign/vec4 v0000022678db4e00_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000022678db5800_0;
    %load/vec4 v0000022678db58a0_0;
    %and;
    %assign/vec4 v0000022678db4e00_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000022678db5800_0;
    %load/vec4 v0000022678db58a0_0;
    %or;
    %assign/vec4 v0000022678db4e00_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000022678db5800_0;
    %load/vec4 v0000022678db58a0_0;
    %xor;
    %assign/vec4 v0000022678db4e00_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000022678db5800_0;
    %load/vec4 v0000022678db58a0_0;
    %or;
    %inv;
    %assign/vec4 v0000022678db4e00_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000022678db5800_0;
    %load/vec4 v0000022678db58a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000022678db4e00_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000022678db58a0_0;
    %load/vec4 v0000022678db5800_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000022678db4e00_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000022678db5800_0;
    %ix/getv 4, v0000022678db58a0_0;
    %shiftl 4;
    %assign/vec4 v0000022678db4e00_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000022678db5800_0;
    %ix/getv 4, v0000022678db58a0_0;
    %shiftr 4;
    %assign/vec4 v0000022678db4e00_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000022678d3ba20;
T_7 ;
    %wait E_0000022678d77d60;
    %load/vec4 v0000022678db4540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000022678db59e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000022678db5940, 4;
    %assign/vec4 v0000022678db5d00_0, 0;
T_7.0 ;
    %load/vec4 v0000022678db4ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000022678db4d60_0;
    %ix/getv 3, v0000022678db59e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678db5940, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022678d3ba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022678db44a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000022678db44a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022678db44a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022678db5940, 0, 4;
    %load/vec4 v0000022678db44a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022678db44a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000022678d3ba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022678db44a0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000022678db44a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000022678db44a0_0;
    %load/vec4a v0000022678db5940, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000022678db44a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000022678db44a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022678db44a0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000022678d25d10;
T_10 ;
    %wait E_0000022678d768a0;
    %load/vec4 v0000022678dbacf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022678dbbab0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000022678dbbab0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022678dbbab0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000022678d7edf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022678dbb3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022678dbaf70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000022678d7edf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000022678dbb3d0_0;
    %inv;
    %assign/vec4 v0000022678dbb3d0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022678d7edf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022678dbaf70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022678dbaf70_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000022678dbaed0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
