INFO-FLOW: Workspace /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1 opened at Mon Mar 11 09:28:33 CET 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.15 sec.
Execute   set_part virtex7 
INFO: [HLS 200-1510] Running: set_part virtex7 
Execute     create_platform virtex7 -board  
DBG:HLSDevice: Trying to load device library: /home/bruno/Documents/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/bruno/Documents/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
Command     create_platform done; 3.59 sec.
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.15 sec.
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.2 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 3.85 sec.
Execute   create_clock -period 50MHz 
INFO: [HLS 200-1510] Running: create_clock -period 50MHz 
Execute     ap_set_clock -name default -period 20 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.14 seconds; current allocated memory: 751.664 MB.
INFO: [HLS 200-10] Analyzing design file 'gemm_taffoin.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling gemm_taffoin.c as C
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang gemm_taffoin.c -foptimization-record-file=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/bruno/Documents/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.c.clang.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.c.clang.err.log 
Command       ap_eval done; 0.3 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top mm -name=mm 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/clang.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.32 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c std=gnu99 -target fpga  -directive=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/.systemc_flag -fix-errors /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c std=gnu99 -target fpga  -directive=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/all.directive.json -fix-errors /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c.clang-tidy.loop-label.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c.clang-tidy.loop-label.err.log 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.13 sec.
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.bc -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c.clang.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.pp.0.c.clang.err.log 
Command       ap_eval done; 0.25 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.72 seconds. CPU system time: 0.58 seconds. Elapsed time: 1.32 seconds; current allocated memory: 752.973 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.g.bc"  
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.g.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.0.bc > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.5 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.51 sec.
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mm -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mm -reflow-float-conversion -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.12 sec.
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mm 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mm -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-1022@%s 'HLS_HOOKS::opt' 
INFO: [HLS 200-1022] Running custom LLVM hook 'HLS_HOOKS::opt'
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mm -mllvm -hls-db-dir -mllvm /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=20 -x ir /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.6.user.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.68 sec.
WARNING: [HLS 207-586] overriding the module target triple with fpga64-xilinx-none
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_78_8' () in function 'mm' partially with a factor of 4
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'A.u3_29fixp' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'B.u2_30fixp' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=16 dim=1' for array 'D.s9_23fixp' due to pipeline pragma
INFO: [HLS 214-248] Applying array_partition to 'B.u2_30fixp': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'A.u3_29fixp': Cyclic partitioning with factor 8 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'D.s9_23fixp': Cyclic partitioning with factor 16 on dimension 1.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.98 seconds. CPU system time: 0.83 seconds. Elapsed time: 5.91 seconds; current allocated memory: 753.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 753.285 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.0.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 754.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.1.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 754.895 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.g.1.bc to /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.o.1.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_6' in function 'mm' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_7' in function 'mm' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_78_8' because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_82_9' because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_82_9' because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_82_9' because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_82_9' because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_92_10' in function 'mm' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_78_8' in function 'mm' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_82_9' in function 'mm' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_95_11' in function 'mm' completely with a factor of 16.
Command         transform done; 1.35 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 786.188 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.o.2.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_5' in function 'mm'.
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'D.s9_23fixp_15' 
Command         transform done; 1.01 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 812.930 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.67 sec.
Command     elaborate done; 9.92 sec.
Execute     ap_eval exec zip -j /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mm' ...
Execute       ap_set_top_model mm 
Execute       get_model_list mm -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mm 
Execute       preproc_iomode -model mm_Pipeline_VITIS_LOOP_92_10 
Execute       preproc_iomode -model mm_Pipeline_VITIS_LOOP_76_7 
Execute       preproc_iomode -model mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 
Execute       get_model_list mm -filter all-wo-channel 
INFO-FLOW: Model list for configure: mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 mm_Pipeline_VITIS_LOOP_76_7 mm_Pipeline_VITIS_LOOP_92_10 mm
INFO-FLOW: Configuring Module : mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 ...
Execute       set_default_model mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 
Execute       apply_spec_resource_limit mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 
INFO-FLOW: Configuring Module : mm_Pipeline_VITIS_LOOP_76_7 ...
Execute       set_default_model mm_Pipeline_VITIS_LOOP_76_7 
Execute       apply_spec_resource_limit mm_Pipeline_VITIS_LOOP_76_7 
INFO-FLOW: Configuring Module : mm_Pipeline_VITIS_LOOP_92_10 ...
Execute       set_default_model mm_Pipeline_VITIS_LOOP_92_10 
Execute       apply_spec_resource_limit mm_Pipeline_VITIS_LOOP_92_10 
INFO-FLOW: Configuring Module : mm ...
Execute       set_default_model mm 
Execute       apply_spec_resource_limit mm 
INFO-FLOW: Model list for preprocess: mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 mm_Pipeline_VITIS_LOOP_76_7 mm_Pipeline_VITIS_LOOP_92_10 mm
INFO-FLOW: Preprocessing Module: mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 ...
Execute       set_default_model mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 
Execute       cdfg_preprocess -model mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 
Execute       rtl_gen_preprocess mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 
INFO-FLOW: Preprocessing Module: mm_Pipeline_VITIS_LOOP_76_7 ...
Execute       set_default_model mm_Pipeline_VITIS_LOOP_76_7 
Execute       cdfg_preprocess -model mm_Pipeline_VITIS_LOOP_76_7 
Execute       rtl_gen_preprocess mm_Pipeline_VITIS_LOOP_76_7 
INFO-FLOW: Preprocessing Module: mm_Pipeline_VITIS_LOOP_92_10 ...
Execute       set_default_model mm_Pipeline_VITIS_LOOP_92_10 
Execute       cdfg_preprocess -model mm_Pipeline_VITIS_LOOP_92_10 
Execute       rtl_gen_preprocess mm_Pipeline_VITIS_LOOP_92_10 
INFO-FLOW: Preprocessing Module: mm ...
Execute       set_default_model mm 
Execute       cdfg_preprocess -model mm 
Execute       rtl_gen_preprocess mm 
INFO-FLOW: Model list for synthesis: mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 mm_Pipeline_VITIS_LOOP_76_7 mm_Pipeline_VITIS_LOOP_92_10 mm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 
Execute       schedule -model mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_5_VITIS_LOOP_63_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_62_5_VITIS_LOOP_63_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.2 seconds; current allocated memory: 815.301 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6.sched.adb -f 
INFO-FLOW: Finish scheduling mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6.
Execute       set_default_model mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 
Execute       bind -model mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 815.301 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6.bind.adb -f 
INFO-FLOW: Finish binding mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_VITIS_LOOP_76_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm_Pipeline_VITIS_LOOP_76_7 
Execute       schedule -model mm_Pipeline_VITIS_LOOP_76_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_76_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.87 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.95 seconds; current allocated memory: 830.555 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_76_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.65 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_76_7.sched.adb -f 
INFO-FLOW: Finish scheduling mm_Pipeline_VITIS_LOOP_76_7.
Execute       set_default_model mm_Pipeline_VITIS_LOOP_76_7 
Execute       bind -model mm_Pipeline_VITIS_LOOP_76_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.05 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.8 seconds; current allocated memory: 830.555 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_76_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.31 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_76_7.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding mm_Pipeline_VITIS_LOOP_76_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_VITIS_LOOP_92_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm_Pipeline_VITIS_LOOP_92_10 
Execute       schedule -model mm_Pipeline_VITIS_LOOP_92_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_10'
WARNING: [HLS 200-871] Estimated clock period (25.068ns) exceeds the target (target clock period: 20ns, clock uncertainty: 5.4ns, effective delay budget: 14.6ns).
WARNING: [HLS 200-1016] The critical path in module 'mm_Pipeline_VITIS_LOOP_92_10' consists of the following:	'load' operation ('sum_s8_24fixp_06_load') on local variable 'sum_s8_24fixp_06' [30]  (0 ns)
	'add' operation ('fold85') [67]  (1.51 ns)
	'add' operation ('fold') [71]  (1.51 ns)
	'add' operation ('fold71') [75]  (1.51 ns)
	'add' operation ('fold72') [79]  (1.51 ns)
	'add' operation ('fold73') [83]  (1.51 ns)
	'add' operation ('fold74') [87]  (1.51 ns)
	'add' operation ('fold75') [91]  (1.51 ns)
	'add' operation ('fold76') [95]  (1.51 ns)
	'add' operation ('fold77') [99]  (1.51 ns)
	'add' operation ('fold78') [103]  (1.51 ns)
	'add' operation ('fold79') [107]  (1.51 ns)
	'add' operation ('fold80') [111]  (1.51 ns)
	'add' operation ('fold81') [115]  (1.51 ns)
	'add' operation ('fold82') [119]  (1.51 ns)
	'add' operation ('fold83') [123]  (1.51 ns)
	'add' operation ('fold84') [127]  (1.51 ns)
	'store' operation ('sum_s8_24fixp_06_write_ln0') of variable 'tmp_47' on local variable 'sum_s8_24fixp_06' [131]  (0.844 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.56 seconds; current allocated memory: 830.555 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_92_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_92_10.sched.adb -f 
INFO-FLOW: Finish scheduling mm_Pipeline_VITIS_LOOP_92_10.
Execute       set_default_model mm_Pipeline_VITIS_LOOP_92_10 
Execute       bind -model mm_Pipeline_VITIS_LOOP_92_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 830.555 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_92_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_92_10.bind.adb -f 
INFO-FLOW: Finish binding mm_Pipeline_VITIS_LOOP_92_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm 
Execute       schedule -model mm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 830.555 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.sched.adb -f 
INFO-FLOW: Finish scheduling mm.
Execute       set_default_model mm 
Execute       bind -model mm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.82 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 830.555 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.78 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.bind.adb -f 
INFO-FLOW: Finish binding mm.
Execute       get_model_list mm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 
Execute       rtl_gen_preprocess mm_Pipeline_VITIS_LOOP_76_7 
Execute       rtl_gen_preprocess mm_Pipeline_VITIS_LOOP_92_10 
Execute       rtl_gen_preprocess mm 
INFO-FLOW: Model list for RTL generation: mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 mm_Pipeline_VITIS_LOOP_76_7 mm_Pipeline_VITIS_LOOP_92_10 mm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 -top_prefix mm_ -sub_prefix mm_ -mg_file /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6' pipeline 'VITIS_LOOP_62_5_VITIS_LOOP_63_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptosi_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_4s_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0 seconds. Elapsed time: 1.82 seconds; current allocated memory: 830.555 MB.
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/vhdl/mm_mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 
Execute       gen_rtl mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/verilog/mm_mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 
Execute       syn_report -csynth -model mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/report/mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/report/mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6_csynth.xml 
Execute       syn_report -verbosereport -model mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -model mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 -f -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6.adb 
Execute       db_write -model mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 -bindview -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 -p /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_VITIS_LOOP_76_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm_Pipeline_VITIS_LOOP_76_7 -top_prefix mm_ -sub_prefix mm_ -mg_file /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_76_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_VITIS_LOOP_76_7' pipeline 'VITIS_LOOP_76_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mm_Pipeline_VITIS_LOOP_76_7' is 6105 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32ns_60_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_61_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_62_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_62_1_1': 120 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_33ns_64_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_VITIS_LOOP_76_7'.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_0_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.82 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 850.051 MB.
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm_Pipeline_VITIS_LOOP_76_7 -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/vhdl/mm_mm_Pipeline_VITIS_LOOP_76_7 
Execute       gen_rtl mm_Pipeline_VITIS_LOOP_76_7 -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/verilog/mm_mm_Pipeline_VITIS_LOOP_76_7 
Execute       syn_report -csynth -model mm_Pipeline_VITIS_LOOP_76_7 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/report/mm_Pipeline_VITIS_LOOP_76_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.17 sec.
Execute       syn_report -rtlxml -model mm_Pipeline_VITIS_LOOP_76_7 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/report/mm_Pipeline_VITIS_LOOP_76_7_csynth.xml 
Command       syn_report done; 0.57 sec.
Execute       syn_report -verbosereport -model mm_Pipeline_VITIS_LOOP_76_7 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_76_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 3.31 sec.
Execute       db_write -model mm_Pipeline_VITIS_LOOP_76_7 -f -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_76_7.adb 
Command       db_write done; 0.75 sec.
Execute       db_write -model mm_Pipeline_VITIS_LOOP_76_7 -bindview -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.55 sec.
Execute       gen_tb_info mm_Pipeline_VITIS_LOOP_76_7 -p /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_76_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_VITIS_LOOP_92_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm_Pipeline_VITIS_LOOP_92_10 -top_prefix mm_ -sub_prefix mm_ -mg_file /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_92_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_VITIS_LOOP_92_10' pipeline 'VITIS_LOOP_92_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_VITIS_LOOP_92_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.76 seconds; current allocated memory: 876.484 MB.
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm_Pipeline_VITIS_LOOP_92_10 -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/vhdl/mm_mm_Pipeline_VITIS_LOOP_92_10 
Execute       gen_rtl mm_Pipeline_VITIS_LOOP_92_10 -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/verilog/mm_mm_Pipeline_VITIS_LOOP_92_10 
Execute       syn_report -csynth -model mm_Pipeline_VITIS_LOOP_92_10 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/report/mm_Pipeline_VITIS_LOOP_92_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mm_Pipeline_VITIS_LOOP_92_10 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/report/mm_Pipeline_VITIS_LOOP_92_10_csynth.xml 
Execute       syn_report -verbosereport -model mm_Pipeline_VITIS_LOOP_92_10 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_92_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -model mm_Pipeline_VITIS_LOOP_92_10 -f -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_92_10.adb 
Execute       db_write -model mm_Pipeline_VITIS_LOOP_92_10 -bindview -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm_Pipeline_VITIS_LOOP_92_10 -p /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_92_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm -top_prefix  -sub_prefix mm_ -mg_file /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/gamma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptosi_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm'.
INFO: [RTMG 210-278] Implementing memory 'mm_D_s9_23fixp_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 880.211 MB.
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm -istop -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/vhdl/mm 
Execute       gen_rtl mm -istop -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/verilog/mm 
Execute       syn_report -csynth -model mm -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/report/mm_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mm -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/report/mm_csynth.xml 
Execute       syn_report -verbosereport -model mm -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.23 sec.
Execute       db_write -model mm -f -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.adb 
Execute       db_write -model mm -bindview -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm -p /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm 
Execute       export_constraint_db -f -tool general -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.constraint.tcl 
Execute       syn_report -designview -model mm -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.design.xml 
Command       syn_report done; 1.55 sec.
Execute       syn_report -csynthDesign -model mm -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model mm -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mm -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.protoinst 
Execute       sc_get_clocks mm 
Execute       sc_get_portdomain mm 
INFO-FLOW: Model list for RTL component generation: mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 mm_Pipeline_VITIS_LOOP_76_7 mm_Pipeline_VITIS_LOOP_92_10 mm
INFO-FLOW: Handling components in module [mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6] ... 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6.compgen.tcl 
INFO-FLOW: Found component mm_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model mm_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component mm_sitofp_32ns_32_2_no_dsp_1.
INFO-FLOW: Append model mm_sitofp_32ns_32_2_no_dsp_1
INFO-FLOW: Found component mm_mul_4s_4s_4_1_1.
INFO-FLOW: Append model mm_mul_4s_4s_4_1_1
INFO-FLOW: Found component mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm_Pipeline_VITIS_LOOP_76_7] ... 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_76_7.compgen.tcl 
INFO-FLOW: Found component mm_mul_32ns_32ns_62_1_1.
INFO-FLOW: Append model mm_mul_32ns_32ns_62_1_1
INFO-FLOW: Found component mm_mul_30ns_32ns_60_1_1.
INFO-FLOW: Append model mm_mul_30ns_32ns_60_1_1
INFO-FLOW: Found component mm_mul_31ns_32ns_61_1_1.
INFO-FLOW: Append model mm_mul_31ns_32ns_61_1_1
INFO-FLOW: Found component mm_mul_32ns_33ns_64_1_1.
INFO-FLOW: Append model mm_mul_32ns_33ns_64_1_1
INFO-FLOW: Found component mm_mul_32ns_32ns_63_1_1.
INFO-FLOW: Append model mm_mul_32ns_32ns_63_1_1
INFO-FLOW: Found component mm_mul_31ns_32ns_62_1_1.
INFO-FLOW: Append model mm_mul_31ns_32ns_62_1_1
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_1_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_1_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_2_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_2_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_3_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_3_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_4_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_4_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_5_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_5_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_6_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_6_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_7_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_7_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_0_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_0_ROM_AUTO_1R
INFO-FLOW: Found component mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm_Pipeline_VITIS_LOOP_92_10] ... 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_92_10.compgen.tcl 
INFO-FLOW: Found component mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm] ... 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.compgen.tcl 
INFO-FLOW: Found component mm_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model mm_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component mm_fptosi_32ns_32_2_no_dsp_1.
INFO-FLOW: Append model mm_fptosi_32ns_32_2_no_dsp_1
INFO-FLOW: Found component mm_mul_32s_32s_62_1_1.
INFO-FLOW: Append model mm_mul_32s_32s_62_1_1
INFO-FLOW: Found component mm_D_s9_23fixp_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model mm_D_s9_23fixp_0_RAM_AUTO_1R1W
INFO-FLOW: Append model mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6
INFO-FLOW: Append model mm_Pipeline_VITIS_LOOP_76_7
INFO-FLOW: Append model mm_Pipeline_VITIS_LOOP_92_10
INFO-FLOW: Append model mm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mm_fmul_32ns_32ns_32_2_max_dsp_1 mm_sitofp_32ns_32_2_no_dsp_1 mm_mul_4s_4s_4_1_1 mm_flow_control_loop_pipe_sequential_init mm_mul_32ns_32ns_62_1_1 mm_mul_30ns_32ns_60_1_1 mm_mul_31ns_32ns_61_1_1 mm_mul_32ns_33ns_64_1_1 mm_mul_32ns_32ns_63_1_1 mm_mul_31ns_32ns_62_1_1 mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_1_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_2_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_3_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_4_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_5_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_6_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_7_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_0_ROM_AUTO_1R mm_flow_control_loop_pipe_sequential_init mm_flow_control_loop_pipe_sequential_init mm_fmul_32ns_32ns_32_2_max_dsp_1 mm_fptosi_32ns_32_2_no_dsp_1 mm_mul_32s_32s_62_1_1 mm_D_s9_23fixp_0_RAM_AUTO_1R1W mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 mm_Pipeline_VITIS_LOOP_76_7 mm_Pipeline_VITIS_LOOP_92_10 mm
INFO-FLOW: Generating /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mm_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model mm_sitofp_32ns_32_2_no_dsp_1
INFO-FLOW: To file: write model mm_mul_4s_4s_4_1_1
INFO-FLOW: To file: write model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mm_mul_32ns_32ns_62_1_1
INFO-FLOW: To file: write model mm_mul_30ns_32ns_60_1_1
INFO-FLOW: To file: write model mm_mul_31ns_32ns_61_1_1
INFO-FLOW: To file: write model mm_mul_32ns_33ns_64_1_1
INFO-FLOW: To file: write model mm_mul_32ns_32ns_63_1_1
INFO-FLOW: To file: write model mm_mul_31ns_32ns_62_1_1
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_1_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_2_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_3_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_4_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_5_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_6_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_7_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_0_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mm_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model mm_fptosi_32ns_32_2_no_dsp_1
INFO-FLOW: To file: write model mm_mul_32s_32s_62_1_1
INFO-FLOW: To file: write model mm_D_s9_23fixp_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6
INFO-FLOW: To file: write model mm_Pipeline_VITIS_LOOP_76_7
INFO-FLOW: To file: write model mm_Pipeline_VITIS_LOOP_92_10
INFO-FLOW: To file: write model mm
INFO-FLOW: Generating /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/vhdl' dstVlogDir='/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/vlog' tclDir='/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db' modelList='mm_fmul_32ns_32ns_32_2_max_dsp_1
mm_sitofp_32ns_32_2_no_dsp_1
mm_mul_4s_4s_4_1_1
mm_flow_control_loop_pipe_sequential_init
mm_mul_32ns_32ns_62_1_1
mm_mul_30ns_32ns_60_1_1
mm_mul_31ns_32ns_61_1_1
mm_mul_32ns_33ns_64_1_1
mm_mul_32ns_32ns_63_1_1
mm_mul_31ns_32ns_62_1_1
mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_1_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_2_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_3_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_4_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_5_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_6_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_7_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_0_ROM_AUTO_1R
mm_flow_control_loop_pipe_sequential_init
mm_flow_control_loop_pipe_sequential_init
mm_fmul_32ns_32ns_32_2_max_dsp_1
mm_fptosi_32ns_32_2_no_dsp_1
mm_mul_32s_32s_62_1_1
mm_D_s9_23fixp_0_RAM_AUTO_1R1W
mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6
mm_Pipeline_VITIS_LOOP_76_7
mm_Pipeline_VITIS_LOOP_92_10
mm
' expOnly='0'
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6.compgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_76_7.compgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_92_10.compgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.16 seconds; current allocated memory: 884.094 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='mm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mm_fmul_32ns_32ns_32_2_max_dsp_1
mm_sitofp_32ns_32_2_no_dsp_1
mm_mul_4s_4s_4_1_1
mm_flow_control_loop_pipe_sequential_init
mm_mul_32ns_32ns_62_1_1
mm_mul_30ns_32ns_60_1_1
mm_mul_31ns_32ns_61_1_1
mm_mul_32ns_33ns_64_1_1
mm_mul_32ns_32ns_63_1_1
mm_mul_31ns_32ns_62_1_1
mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_1_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_2_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_3_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_4_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_5_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_6_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_7_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_0_ROM_AUTO_1R
mm_flow_control_loop_pipe_sequential_init
mm_flow_control_loop_pipe_sequential_init
mm_fmul_32ns_32ns_32_2_max_dsp_1
mm_fptosi_32ns_32_2_no_dsp_1
mm_mul_32s_32s_62_1_1
mm_D_s9_23fixp_0_RAM_AUTO_1R1W
mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6
mm_Pipeline_VITIS_LOOP_76_7
mm_Pipeline_VITIS_LOOP_92_10
mm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.compgen.dataonly.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_76_7.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_92_10.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.constraint.tcl 
Execute       sc_get_clocks mm 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/impl/misc/mm_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/impl/misc/mm_fptosi_32ns_32_2_no_dsp_1_ip.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/impl/misc/mm_sitofp_32ns_32_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST mm MODULE2INSTS {mm mm mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 grp_mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6_fu_130 mm_Pipeline_VITIS_LOOP_76_7 grp_mm_Pipeline_VITIS_LOOP_76_7_fu_166 mm_Pipeline_VITIS_LOOP_92_10 grp_mm_Pipeline_VITIS_LOOP_92_10_fu_202} INST2MODULE {mm mm grp_mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6_fu_130 mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 grp_mm_Pipeline_VITIS_LOOP_76_7_fu_166 mm_Pipeline_VITIS_LOOP_76_7 grp_mm_Pipeline_VITIS_LOOP_92_10_fu_202 mm_Pipeline_VITIS_LOOP_92_10} INSTDATA {mm {DEPTH 1 CHILDREN {grp_mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6_fu_130 grp_mm_Pipeline_VITIS_LOOP_76_7_fu_166 grp_mm_Pipeline_VITIS_LOOP_92_10_fu_202}} grp_mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6_fu_130 {DEPTH 2 CHILDREN {}} grp_mm_Pipeline_VITIS_LOOP_76_7_fu_166 {DEPTH 2 CHILDREN {}} grp_mm_Pipeline_VITIS_LOOP_92_10_fu_202 {DEPTH 2 CHILDREN {}}} MODULEDATA {mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvar_flatten_next_fu_368_p2 SOURCE {} VARIABLE indvar_flatten_next LOOP VITIS_LOOP_62_5_VITIS_LOOP_63_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next99_dup18_fu_394_p2 SOURCE {} VARIABLE indvars_iv_next99_dup18 LOOP VITIS_LOOP_62_5_VITIS_LOOP_63_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_587_fu_422_p0 SOURCE {} VARIABLE empty_586 LOOP VITIS_LOOP_62_5_VITIS_LOOP_63_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4s_4s_4_1_1_U6 SOURCE {} VARIABLE empty_587 LOOP VITIS_LOOP_62_5_VITIS_LOOP_63_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2 SOURCE {} VARIABLE div LOOP VITIS_LOOP_62_5_VITIS_LOOP_63_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U3 SOURCE {} VARIABLE tmp LOOP VITIS_LOOP_62_5_VITIS_LOOP_63_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next93_fu_433_p2 SOURCE {} VARIABLE indvars_iv_next93 LOOP VITIS_LOOP_62_5_VITIS_LOOP_63_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} mm_Pipeline_VITIS_LOOP_76_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next89_fu_861_p2 SOURCE {} VARIABLE indvars_iv_next89 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_29_fu_984_p2 SOURCE {} VARIABLE empty_29 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U26 SOURCE {} VARIABLE empty_30 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_31_fu_1064_p2 SOURCE {} VARIABLE empty_31 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U27 SOURCE {} VARIABLE empty_32 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_33_fu_1108_p2 SOURCE {} VARIABLE empty_33 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_34_fu_1168_p2 SOURCE {} VARIABLE empty_34 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30ns_32ns_60_1_1_U28 SOURCE {} VARIABLE empty_35 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_36_fu_1208_p2 SOURCE {} VARIABLE empty_36 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_37_fu_1248_p2 SOURCE {} VARIABLE empty_37 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U29 SOURCE {} VARIABLE empty_38 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_39_fu_5820_p2 SOURCE {} VARIABLE empty_39 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_40_fu_1320_p2 SOURCE {} VARIABLE empty_40 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U30 SOURCE {} VARIABLE empty_41 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_42_fu_5847_p2 SOURCE {} VARIABLE empty_42 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_1388_p2 SOURCE {} VARIABLE empty_43 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U31 SOURCE {} VARIABLE empty_44 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_45_fu_5874_p2 SOURCE {} VARIABLE empty_45 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U120 SOURCE {} VARIABLE empty_46 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U121 SOURCE {} VARIABLE empty_47 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_48_fu_5944_p2 SOURCE {} VARIABLE empty_48 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_50_fu_5992_p2 SOURCE {} VARIABLE empty_50 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U122 SOURCE {} VARIABLE empty_51 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_52_fu_6036_p2 SOURCE {} VARIABLE empty_52 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U123 SOURCE {} VARIABLE empty_53 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_62_1_1_U124 SOURCE {} VARIABLE empty_54 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_55_fu_11912_p2 SOURCE {} VARIABLE empty_55 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_56_fu_6124_p2 SOURCE {} VARIABLE empty_56 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U125 SOURCE {} VARIABLE empty_57 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_58_fu_11939_p2 SOURCE {} VARIABLE empty_58 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_59_fu_6192_p2 SOURCE {} VARIABLE empty_59 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U126 SOURCE {} VARIABLE empty_60 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_11966_p2 SOURCE {} VARIABLE empty_61 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_62_fu_6252_p2 SOURCE {} VARIABLE empty_62 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U127 SOURCE {} VARIABLE empty_63 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_64_fu_11993_p2 SOURCE {} VARIABLE empty_64 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U128 SOURCE {} VARIABLE empty_65 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U129 SOURCE {} VARIABLE empty_66 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_67_fu_12020_p2 SOURCE {} VARIABLE empty_67 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U130 SOURCE {} VARIABLE empty_68 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U131 SOURCE {} VARIABLE empty_69 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_12047_p2 SOURCE {} VARIABLE empty_70 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U132 SOURCE {} VARIABLE empty_71 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U133 SOURCE {} VARIABLE empty_72 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_73_fu_12074_p2 SOURCE {} VARIABLE empty_73 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_76_fu_1465_p2 SOURCE {} VARIABLE empty_76 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME D_s9_23fixp_0_d0 SOURCE {} VARIABLE add102_s9_23fixp_0 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_77_fu_1521_p2 SOURCE {} VARIABLE empty_77 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U32 SOURCE {} VARIABLE empty_78 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_79_fu_1605_p2 SOURCE {} VARIABLE empty_79 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U33 SOURCE {} VARIABLE empty_80 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_81_fu_1649_p2 SOURCE {} VARIABLE empty_81 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_82_fu_1713_p2 SOURCE {} VARIABLE empty_82 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U34 SOURCE {} VARIABLE empty_83 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_84_fu_1753_p2 SOURCE {} VARIABLE empty_84 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_85_fu_1793_p2 SOURCE {} VARIABLE empty_85 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U35 SOURCE {} VARIABLE empty_86 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_87_fu_6426_p2 SOURCE {} VARIABLE empty_87 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_88_fu_1865_p2 SOURCE {} VARIABLE empty_88 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U36 SOURCE {} VARIABLE empty_89 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_90_fu_6453_p2 SOURCE {} VARIABLE empty_90 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_91_fu_1929_p2 SOURCE {} VARIABLE empty_91 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U37 SOURCE {} VARIABLE empty_92 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_93_fu_6480_p2 SOURCE {} VARIABLE empty_93 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U38 SOURCE {} VARIABLE empty_94 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U39 SOURCE {} VARIABLE empty_95 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_96_fu_6507_p2 SOURCE {} VARIABLE empty_96 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_98_fu_6556_p2 SOURCE {} VARIABLE empty_98 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U134 SOURCE {} VARIABLE empty_99 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_100_fu_6600_p2 SOURCE {} VARIABLE empty_100 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_101_fu_6653_p2 SOURCE {} VARIABLE empty_101 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U135 SOURCE {} VARIABLE empty_102 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_103_fu_6697_p2 SOURCE {} VARIABLE empty_103 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_104_fu_6753_p2 SOURCE {} VARIABLE empty_104 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U136 SOURCE {} VARIABLE empty_105 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_106_fu_6793_p2 SOURCE {} VARIABLE empty_106 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_107_fu_6833_p2 SOURCE {} VARIABLE empty_107 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U137 SOURCE {} VARIABLE empty_108 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_109_fu_12118_p2 SOURCE {} VARIABLE empty_109 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_110_fu_6901_p2 SOURCE {} VARIABLE empty_110 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U138 SOURCE {} VARIABLE empty_111 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_112_fu_12145_p2 SOURCE {} VARIABLE empty_112 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_113_fu_12195_p2 SOURCE {} VARIABLE empty_113 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U210 SOURCE {} VARIABLE empty_114 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_115_fu_12235_p2 SOURCE {} VARIABLE empty_115 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U139 SOURCE {} VARIABLE empty_116 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U140 SOURCE {} VARIABLE empty_117 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_118_fu_12262_p2 SOURCE {} VARIABLE empty_118 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_121_fu_2041_p2 SOURCE {} VARIABLE empty_121 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME D_s9_23fixp_1_d0 SOURCE {} VARIABLE add102_s9_23fixp_1_0 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_122_fu_2073_p2 SOURCE {} VARIABLE empty_122 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30ns_32ns_60_1_1_U40 SOURCE {} VARIABLE empty_123 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_124_fu_2133_p2 SOURCE {} VARIABLE empty_124 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U41 SOURCE {} VARIABLE empty_125 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_126_fu_2177_p2 SOURCE {} VARIABLE empty_126 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U42 SOURCE {} VARIABLE empty_127 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_62_1_1_U43 SOURCE {} VARIABLE empty_128 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_129_fu_6995_p2 SOURCE {} VARIABLE empty_129 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_130_fu_2241_p2 SOURCE {} VARIABLE empty_130 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U44 SOURCE {} VARIABLE empty_131 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_132_fu_7029_p2 SOURCE {} VARIABLE empty_132 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U45 SOURCE {} VARIABLE empty_133 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U46 SOURCE {} VARIABLE empty_134 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_135_fu_7060_p2 SOURCE {} VARIABLE empty_135 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_136_fu_2345_p2 SOURCE {} VARIABLE empty_136 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U47 SOURCE {} VARIABLE empty_137 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_138_fu_7087_p2 SOURCE {} VARIABLE empty_138 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_139_fu_2413_p2 SOURCE {} VARIABLE empty_139 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U48 SOURCE {} VARIABLE empty_140 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_141_fu_7114_p2 SOURCE {} VARIABLE empty_141 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_142_fu_7162_p2 SOURCE {} VARIABLE empty_142 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U141 SOURCE {} VARIABLE empty_143 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_144_fu_7206_p2 SOURCE {} VARIABLE empty_144 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_145_fu_7245_p2 SOURCE {} VARIABLE empty_145 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U142 SOURCE {} VARIABLE empty_146 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_147_fu_7284_p2 SOURCE {} VARIABLE empty_147 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U143 SOURCE {} VARIABLE empty_148 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U144 SOURCE {} VARIABLE empty_149 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_150_fu_7348_p2 SOURCE {} VARIABLE empty_150 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_151_fu_7398_p2 SOURCE {} VARIABLE empty_151 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U145 SOURCE {} VARIABLE empty_152 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_153_fu_7442_p2 SOURCE {} VARIABLE empty_153 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_154_fu_7482_p2 SOURCE {} VARIABLE empty_154 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U146 SOURCE {} VARIABLE empty_155 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_156_fu_12306_p2 SOURCE {} VARIABLE empty_156 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U147 SOURCE {} VARIABLE empty_157 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U148 SOURCE {} VARIABLE empty_158 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_159_fu_12333_p2 SOURCE {} VARIABLE empty_159 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_160_fu_12372_p2 SOURCE {} VARIABLE empty_160 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U211 SOURCE {} VARIABLE empty_161 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_162_fu_12412_p2 SOURCE {} VARIABLE empty_162 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U149 SOURCE {} VARIABLE empty_163 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U150 SOURCE {} VARIABLE empty_164 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_165_fu_12439_p2 SOURCE {} VARIABLE empty_165 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_168_fu_2489_p2 SOURCE {} VARIABLE empty_168 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME D_s9_23fixp_2_d0 SOURCE {} VARIABLE add102_s9_23fixp_2_0 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_169_fu_2529_p2 SOURCE {} VARIABLE empty_169 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U49 SOURCE {} VARIABLE empty_170 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_171_fu_2605_p2 SOURCE {} VARIABLE empty_171 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U50 SOURCE {} VARIABLE empty_172 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_173_fu_2645_p2 SOURCE {} VARIABLE empty_173 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_174_fu_2701_p2 SOURCE {} VARIABLE empty_174 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U51 SOURCE {} VARIABLE empty_175 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_176_fu_2741_p2 SOURCE {} VARIABLE empty_176 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_177_fu_2793_p2 SOURCE {} VARIABLE empty_177 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U52 SOURCE {} VARIABLE empty_178 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_179_fu_2837_p2 SOURCE {} VARIABLE empty_179 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_180_fu_2853_p2 SOURCE {} VARIABLE empty_180 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U53 SOURCE {} VARIABLE empty_181 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_182_fu_7604_p2 SOURCE {} VARIABLE empty_182 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_183_fu_2917_p2 SOURCE {} VARIABLE empty_183 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U54 SOURCE {} VARIABLE empty_184 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_185_fu_7631_p2 SOURCE {} VARIABLE empty_185 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_186_fu_7677_p2 SOURCE {} VARIABLE empty_186 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U151 SOURCE {} VARIABLE empty_187 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_188_fu_7721_p2 SOURCE {} VARIABLE empty_188 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_189_fu_7767_p2 SOURCE {} VARIABLE empty_189 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U152 SOURCE {} VARIABLE empty_190 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_191_fu_7807_p2 SOURCE {} VARIABLE empty_191 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_192_fu_7842_p2 SOURCE {} VARIABLE empty_192 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U153 SOURCE {} VARIABLE empty_193 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_194_fu_7882_p2 SOURCE {} VARIABLE empty_194 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_195_fu_7928_p2 SOURCE {} VARIABLE empty_195 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U154 SOURCE {} VARIABLE empty_196 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_197_fu_7972_p2 SOURCE {} VARIABLE empty_197 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_198_fu_12495_p2 SOURCE {} VARIABLE empty_198 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U212 SOURCE {} VARIABLE empty_199 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_200_fu_12535_p2 SOURCE {} VARIABLE empty_200 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_201_fu_12570_p2 SOURCE {} VARIABLE empty_201 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U213 SOURCE {} VARIABLE empty_202 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_203_fu_12609_p2 SOURCE {} VARIABLE empty_203 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_206_fu_2977_p2 SOURCE {} VARIABLE empty_206 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME D_s9_23fixp_3_d0 SOURCE {} VARIABLE add102_s9_23fixp_3_0 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_207_fu_3005_p2 SOURCE {} VARIABLE empty_207 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U55 SOURCE {} VARIABLE empty_208 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_209_fu_3057_p2 SOURCE {} VARIABLE empty_209 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U56 SOURCE {} VARIABLE empty_210 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_211_fu_8014_p2 SOURCE {} VARIABLE empty_211 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U57 SOURCE {} VARIABLE empty_212 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U58 SOURCE {} VARIABLE empty_213 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_214_fu_8045_p2 SOURCE {} VARIABLE empty_214 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_215_fu_8073_p2 SOURCE {} VARIABLE empty_215 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U59 SOURCE {} VARIABLE empty_216 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_62_1_1_U60 SOURCE {} VARIABLE empty_217 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_218_fu_8100_p2 SOURCE {} VARIABLE empty_218 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U61 SOURCE {} VARIABLE empty_219 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U62 SOURCE {} VARIABLE empty_220 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_221_fu_8127_p2 SOURCE {} VARIABLE empty_221 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_222_fu_8173_p2 SOURCE {} VARIABLE empty_222 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30ns_32ns_60_1_1_U155 SOURCE {} VARIABLE empty_223 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_224_fu_8213_p2 SOURCE {} VARIABLE empty_224 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_225_fu_8237_p2 SOURCE {} VARIABLE empty_225 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U156 SOURCE {} VARIABLE empty_226 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U157 SOURCE {} VARIABLE empty_227 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_228_fu_12653_p2 SOURCE {} VARIABLE empty_228 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_229_fu_8301_p2 SOURCE {} VARIABLE empty_229 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U158 SOURCE {} VARIABLE empty_230 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_231_fu_12680_p2 SOURCE {} VARIABLE empty_231 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U159 SOURCE {} VARIABLE empty_232 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U160 SOURCE {} VARIABLE empty_233 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_234_fu_12707_p2 SOURCE {} VARIABLE empty_234 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_235_fu_12731_p2 SOURCE {} VARIABLE empty_235 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_236_fu_12781_p2 SOURCE {} VARIABLE empty_236 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U214 SOURCE {} VARIABLE empty_237 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_238_fu_12825_p2 SOURCE {} VARIABLE empty_238 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_239_fu_8401_p2 SOURCE {} VARIABLE empty_239 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U161 SOURCE {} VARIABLE empty_240 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_241_fu_12852_p2 SOURCE {} VARIABLE empty_241 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_242_fu_12898_p2 SOURCE {} VARIABLE empty_242 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U215 SOURCE {} VARIABLE empty_243 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_244_fu_12938_p2 SOURCE {} VARIABLE empty_244 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_247_fu_3225_p2 SOURCE {} VARIABLE empty_247 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME D_s9_23fixp_4_d0 SOURCE {} VARIABLE add102_s9_23fixp_19 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_248_fu_3241_p2 SOURCE {} VARIABLE empty_248 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U63 SOURCE {} VARIABLE empty_249 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_250_fu_3289_p2 SOURCE {} VARIABLE empty_250 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U64 SOURCE {} VARIABLE empty_251 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_252_fu_3329_p2 SOURCE {} VARIABLE empty_252 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_253_fu_3373_p2 SOURCE {} VARIABLE empty_253 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U65 SOURCE {} VARIABLE empty_254 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_255_fu_3417_p2 SOURCE {} VARIABLE empty_255 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_256_fu_8448_p2 SOURCE {} VARIABLE empty_256 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U66 SOURCE {} VARIABLE empty_257 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U67 SOURCE {} VARIABLE empty_258 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_259_fu_8475_p2 SOURCE {} VARIABLE empty_259 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_260_fu_3481_p2 SOURCE {} VARIABLE empty_260 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U68 SOURCE {} VARIABLE empty_261 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_262_fu_8502_p2 SOURCE {} VARIABLE empty_262 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_263_fu_3537_p2 SOURCE {} VARIABLE empty_263 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U69 SOURCE {} VARIABLE empty_264 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_265_fu_8529_p2 SOURCE {} VARIABLE empty_265 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_266_fu_8553_p2 SOURCE {} VARIABLE empty_266 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U162 SOURCE {} VARIABLE empty_267 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_268_fu_8593_p2 SOURCE {} VARIABLE empty_268 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_269_fu_8617_p2 SOURCE {} VARIABLE empty_269 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U163 SOURCE {} VARIABLE empty_270 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_271_fu_8657_p2 SOURCE {} VARIABLE empty_271 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_272_fu_8696_p2 SOURCE {} VARIABLE empty_272 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U164 SOURCE {} VARIABLE empty_273 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_274_fu_8740_p2 SOURCE {} VARIABLE empty_274 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_275_fu_12979_p2 SOURCE {} VARIABLE empty_275 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U165 SOURCE {} VARIABLE empty_276 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U166 SOURCE {} VARIABLE empty_277 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_278_fu_13006_p2 SOURCE {} VARIABLE empty_278 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_279_fu_13041_p2 SOURCE {} VARIABLE empty_279 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U216 SOURCE {} VARIABLE empty_280 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_281_fu_13085_p2 SOURCE {} VARIABLE empty_281 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_282_fu_13124_p2 SOURCE {} VARIABLE empty_282 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U217 SOURCE {} VARIABLE empty_283 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_284_fu_13163_p2 SOURCE {} VARIABLE empty_284 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_287_fu_3597_p2 SOURCE {} VARIABLE empty_287 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME D_s9_23fixp_5_d0 SOURCE {} VARIABLE add102_s9_23fixp_1_1 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U70 SOURCE {} VARIABLE empty_288 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U71 SOURCE {} VARIABLE empty_289 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U72 SOURCE {} VARIABLE empty_290 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U73 SOURCE {} VARIABLE empty_291 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_292_fu_8806_p2 SOURCE {} VARIABLE empty_292 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_293_fu_3701_p2 SOURCE {} VARIABLE empty_293 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U74 SOURCE {} VARIABLE empty_294 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_295_fu_8837_p2 SOURCE {} VARIABLE empty_295 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_296_fu_8865_p2 SOURCE {} VARIABLE empty_296 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_297_fu_3769_p2 SOURCE {} VARIABLE empty_297 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30ns_32ns_60_1_1_U75 SOURCE {} VARIABLE empty_298 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_299_fu_8892_p2 SOURCE {} VARIABLE empty_299 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_300_fu_3805_p2 SOURCE {} VARIABLE empty_300 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U76 SOURCE {} VARIABLE empty_301 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_302_fu_8919_p2 SOURCE {} VARIABLE empty_302 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_303_fu_3841_p2 SOURCE {} VARIABLE empty_303 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U77 SOURCE {} VARIABLE empty_304 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_305_fu_8946_p2 SOURCE {} VARIABLE empty_305 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_306_fu_8970_p2 SOURCE {} VARIABLE empty_306 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U167 SOURCE {} VARIABLE empty_307 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U168 SOURCE {} VARIABLE empty_308 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_309_fu_9034_p2 SOURCE {} VARIABLE empty_309 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_310_fu_9069_p2 SOURCE {} VARIABLE empty_310 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U169 SOURCE {} VARIABLE empty_311 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_312_fu_9109_p2 SOURCE {} VARIABLE empty_312 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U170 SOURCE {} VARIABLE empty_313 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U171 SOURCE {} VARIABLE empty_314 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_315_fu_13207_p2 SOURCE {} VARIABLE empty_315 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_316_fu_13231_p2 SOURCE {} VARIABLE empty_316 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_317_fu_9172_p2 SOURCE {} VARIABLE empty_317 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U172 SOURCE {} VARIABLE empty_318 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_319_fu_13258_p2 SOURCE {} VARIABLE empty_319 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_320_fu_13282_p2 SOURCE {} VARIABLE empty_320 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U218 SOURCE {} VARIABLE empty_321 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_322_fu_13326_p2 SOURCE {} VARIABLE empty_322 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U173 SOURCE {} VARIABLE empty_323 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_62_1_1_U174 SOURCE {} VARIABLE empty_324 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_325_fu_13353_p2 SOURCE {} VARIABLE empty_325 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_328_fu_3905_p2 SOURCE {} VARIABLE empty_328 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME D_s9_23fixp_6_d0 SOURCE {} VARIABLE add102_s9_23fixp_2_1 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_329_fu_3933_p2 SOURCE {} VARIABLE empty_329 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U78 SOURCE {} VARIABLE empty_330 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_331_fu_3981_p2 SOURCE {} VARIABLE empty_331 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U79 SOURCE {} VARIABLE empty_332 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_333_fu_4021_p2 SOURCE {} VARIABLE empty_333 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_334_fu_4049_p2 SOURCE {} VARIABLE empty_334 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U80 SOURCE {} VARIABLE empty_335 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_336_fu_4089_p2 SOURCE {} VARIABLE empty_336 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_337_fu_4129_p2 SOURCE {} VARIABLE empty_337 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U81 SOURCE {} VARIABLE empty_338 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_339_fu_4169_p2 SOURCE {} VARIABLE empty_339 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_340_fu_4185_p2 SOURCE {} VARIABLE empty_340 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U82 SOURCE {} VARIABLE empty_341 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_342_fu_9254_p2 SOURCE {} VARIABLE empty_342 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_343_fu_9278_p2 SOURCE {} VARIABLE empty_343 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U175 SOURCE {} VARIABLE empty_344 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_345_fu_9318_p2 SOURCE {} VARIABLE empty_345 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_346_fu_9357_p2 SOURCE {} VARIABLE empty_346 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U176 SOURCE {} VARIABLE empty_347 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_348_fu_9397_p2 SOURCE {} VARIABLE empty_348 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_349_fu_9433_p2 SOURCE {} VARIABLE empty_349 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U177 SOURCE {} VARIABLE empty_350 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_351_fu_9473_p2 SOURCE {} VARIABLE empty_351 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_354_fu_4245_p2 SOURCE {} VARIABLE empty_354 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME D_s9_23fixp_7_d0 SOURCE {} VARIABLE add102_s9_23fixp_3_1 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U83 SOURCE {} VARIABLE empty_355 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_62_1_1_U84 SOURCE {} VARIABLE empty_356 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_357_fu_9518_p2 SOURCE {} VARIABLE empty_357 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_358_fu_4309_p2 SOURCE {} VARIABLE empty_358 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U85 SOURCE {} VARIABLE empty_359 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_360_fu_9548_p2 SOURCE {} VARIABLE empty_360 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_361_fu_9576_p2 SOURCE {} VARIABLE empty_361 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U86 SOURCE {} VARIABLE empty_362 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U87 SOURCE {} VARIABLE empty_363 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_364_fu_9603_p2 SOURCE {} VARIABLE empty_364 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_365_fu_9627_p2 SOURCE {} VARIABLE empty_365 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U178 SOURCE {} VARIABLE empty_366 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U179 SOURCE {} VARIABLE empty_367 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_368_fu_9691_p2 SOURCE {} VARIABLE empty_368 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_369_fu_9715_p2 SOURCE {} VARIABLE empty_369 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_370_fu_9755_p2 SOURCE {} VARIABLE empty_370 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U180 SOURCE {} VARIABLE empty_371 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_372_fu_13397_p2 SOURCE {} VARIABLE empty_372 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_373_fu_13421_p2 SOURCE {} VARIABLE empty_373 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_374_fu_9807_p2 SOURCE {} VARIABLE empty_374 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30ns_32ns_60_1_1_U181 SOURCE {} VARIABLE empty_375 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_376_fu_13448_p2 SOURCE {} VARIABLE empty_376 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_377_fu_13472_p2 SOURCE {} VARIABLE empty_377 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_378_fu_13507_p2 SOURCE {} VARIABLE empty_378 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U219 SOURCE {} VARIABLE empty_379 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_380_fu_13551_p2 SOURCE {} VARIABLE empty_380 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_381_fu_13575_p2 SOURCE {} VARIABLE empty_381 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U182 SOURCE {} VARIABLE empty_382 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U183 SOURCE {} VARIABLE empty_383 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_384_fu_13602_p2 SOURCE {} VARIABLE empty_384 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_387_fu_4405_p2 SOURCE {} VARIABLE empty_387 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME D_s9_23fixp_8_d0 SOURCE {} VARIABLE add102_s9_23fixp_230 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_388_fu_4421_p2 SOURCE {} VARIABLE empty_388 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U88 SOURCE {} VARIABLE empty_389 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_390_fu_4469_p2 SOURCE {} VARIABLE empty_390 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U89 SOURCE {} VARIABLE empty_391 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U90 SOURCE {} VARIABLE empty_392 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_393_fu_9893_p2 SOURCE {} VARIABLE empty_393 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_394_fu_9921_p2 SOURCE {} VARIABLE empty_394 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_395_fu_4521_p2 SOURCE {} VARIABLE empty_395 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U91 SOURCE {} VARIABLE empty_396 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_397_fu_9948_p2 SOURCE {} VARIABLE empty_397 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_398_fu_9972_p2 SOURCE {} VARIABLE empty_398 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_399_fu_4561_p2 SOURCE {} VARIABLE empty_399 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U92 SOURCE {} VARIABLE empty_400 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_401_fu_9999_p2 SOURCE {} VARIABLE empty_401 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_402_fu_10023_p2 SOURCE {} VARIABLE empty_402 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U184 SOURCE {} VARIABLE empty_403 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_404_fu_10062_p2 SOURCE {} VARIABLE empty_404 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_405_fu_10086_p2 SOURCE {} VARIABLE empty_405 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U185 SOURCE {} VARIABLE empty_406 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U186 SOURCE {} VARIABLE empty_407 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_408_fu_10150_p2 SOURCE {} VARIABLE empty_408 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_409_fu_13643_p2 SOURCE {} VARIABLE empty_409 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_410_fu_10166_p2 SOURCE {} VARIABLE empty_410 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U187 SOURCE {} VARIABLE empty_411 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_412_fu_13670_p2 SOURCE {} VARIABLE empty_412 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_413_fu_13694_p2 SOURCE {} VARIABLE empty_413 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_414_fu_13729_p2 SOURCE {} VARIABLE empty_414 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U220 SOURCE {} VARIABLE empty_415 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_416_fu_13769_p2 SOURCE {} VARIABLE empty_416 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_419_fu_4621_p2 SOURCE {} VARIABLE empty_419 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME D_s9_23fixp_9_d0 SOURCE {} VARIABLE add102_s9_23fixp_1_2 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_420_fu_4637_p2 SOURCE {} VARIABLE empty_420 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U93 SOURCE {} VARIABLE empty_421 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_422_fu_4685_p2 SOURCE {} VARIABLE empty_422 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_423_fu_4713_p2 SOURCE {} VARIABLE empty_423 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U94 SOURCE {} VARIABLE empty_424 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_425_fu_4757_p2 SOURCE {} VARIABLE empty_425 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_426_fu_10217_p2 SOURCE {} VARIABLE empty_426 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U95 SOURCE {} VARIABLE empty_427 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U96 SOURCE {} VARIABLE empty_428 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_429_fu_10244_p2 SOURCE {} VARIABLE empty_429 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_430_fu_10268_p2 SOURCE {} VARIABLE empty_430 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U97 SOURCE {} VARIABLE empty_431 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U98 SOURCE {} VARIABLE empty_432 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_433_fu_10295_p2 SOURCE {} VARIABLE empty_433 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_434_fu_10319_p2 SOURCE {} VARIABLE empty_434 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_435_fu_10343_p2 SOURCE {} VARIABLE empty_435 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30ns_32ns_60_1_1_U188 SOURCE {} VARIABLE empty_436 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_437_fu_10383_p2 SOURCE {} VARIABLE empty_437 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_438_fu_10407_p2 SOURCE {} VARIABLE empty_438 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U189 SOURCE {} VARIABLE empty_439 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_62_1_1_U190 SOURCE {} VARIABLE empty_440 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_441_fu_10471_p2 SOURCE {} VARIABLE empty_441 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_442_fu_13810_p2 SOURCE {} VARIABLE empty_442 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U191 SOURCE {} VARIABLE empty_443 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U192 SOURCE {} VARIABLE empty_444 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_445_fu_13837_p2 SOURCE {} VARIABLE empty_445 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_446_fu_13861_p2 SOURCE {} VARIABLE empty_446 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_447_fu_13896_p2 SOURCE {} VARIABLE empty_447 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U221 SOURCE {} VARIABLE empty_448 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_449_fu_13940_p2 SOURCE {} VARIABLE empty_449 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_452_fu_4869_p2 SOURCE {} VARIABLE empty_452 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME D_s9_23fixp_10_d0 SOURCE {} VARIABLE add102_s9_23fixp_2_2 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_453_fu_4893_p2 SOURCE {} VARIABLE empty_453 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U99 SOURCE {} VARIABLE empty_454 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_455_fu_4941_p2 SOURCE {} VARIABLE empty_455 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_456_fu_4973_p2 SOURCE {} VARIABLE empty_456 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U100 SOURCE {} VARIABLE empty_457 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_458_fu_5017_p2 SOURCE {} VARIABLE empty_458 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_459_fu_5049_p2 SOURCE {} VARIABLE empty_459 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U101 SOURCE {} VARIABLE empty_460 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_461_fu_5089_p2 SOURCE {} VARIABLE empty_461 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_462_fu_10530_p2 SOURCE {} VARIABLE empty_462 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_463_fu_5113_p2 SOURCE {} VARIABLE empty_463 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U102 SOURCE {} VARIABLE empty_464 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_465_fu_10557_p2 SOURCE {} VARIABLE empty_465 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_466_fu_10588_p2 SOURCE {} VARIABLE empty_466 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U193 SOURCE {} VARIABLE empty_467 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_468_fu_10627_p2 SOURCE {} VARIABLE empty_468 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_469_fu_10651_p2 SOURCE {} VARIABLE empty_469 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_470_fu_10679_p2 SOURCE {} VARIABLE empty_470 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U194 SOURCE {} VARIABLE empty_471 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_472_fu_10723_p2 SOURCE {} VARIABLE empty_472 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_473_fu_10751_p2 SOURCE {} VARIABLE empty_473 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U195 SOURCE {} VARIABLE empty_474 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_475_fu_10791_p2 SOURCE {} VARIABLE empty_475 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_476_fu_13981_p2 SOURCE {} VARIABLE empty_476 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_477_fu_14013_p2 SOURCE {} VARIABLE empty_477 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U222 SOURCE {} VARIABLE empty_478 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_479_fu_14057_p2 SOURCE {} VARIABLE empty_479 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_482_fu_5177_p2 SOURCE {} VARIABLE empty_482 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME D_s9_23fixp_11_d0 SOURCE {} VARIABLE add102_s9_23fixp_3_2 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U103 SOURCE {} VARIABLE empty_483 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U104 SOURCE {} VARIABLE empty_484 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_485_fu_10818_p2 SOURCE {} VARIABLE empty_485 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U105 SOURCE {} VARIABLE empty_486 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U106 SOURCE {} VARIABLE empty_487 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_488_fu_10849_p2 SOURCE {} VARIABLE empty_488 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_489_fu_10877_p2 SOURCE {} VARIABLE empty_489 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_490_fu_5289_p2 SOURCE {} VARIABLE empty_490 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U107 SOURCE {} VARIABLE empty_491 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_492_fu_10904_p2 SOURCE {} VARIABLE empty_492 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_493_fu_10928_p2 SOURCE {} VARIABLE empty_493 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_494_fu_10967_p2 SOURCE {} VARIABLE empty_494 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U196 SOURCE {} VARIABLE empty_495 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_496_fu_11007_p2 SOURCE {} VARIABLE empty_496 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_497_fu_11031_p2 SOURCE {} VARIABLE empty_497 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_498_fu_11071_p2 SOURCE {} VARIABLE empty_498 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U197 SOURCE {} VARIABLE empty_499 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_500_fu_11115_p2 SOURCE {} VARIABLE empty_500 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_501_fu_14098_p2 SOURCE {} VARIABLE empty_501 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U198 SOURCE {} VARIABLE empty_502 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U199 SOURCE {} VARIABLE empty_503 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_504_fu_14125_p2 SOURCE {} VARIABLE empty_504 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_505_fu_14149_p2 SOURCE {} VARIABLE empty_505 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U200 SOURCE {} VARIABLE empty_506 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_62_1_1_U201 SOURCE {} VARIABLE empty_507 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_508_fu_14176_p2 SOURCE {} VARIABLE empty_508 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_509_fu_14200_p2 SOURCE {} VARIABLE empty_509 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_510_fu_14239_p2 SOURCE {} VARIABLE empty_510 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30ns_32ns_60_1_1_U223 SOURCE {} VARIABLE empty_511 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_512_fu_14279_p2 SOURCE {} VARIABLE empty_512 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_515_fu_5353_p2 SOURCE {} VARIABLE empty_515 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME D_s9_23fixp_12_d0 SOURCE {} VARIABLE add102_s9_23fixp_351 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U108 SOURCE {} VARIABLE empty_516 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U109 SOURCE {} VARIABLE empty_517 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_518_fu_11222_p2 SOURCE {} VARIABLE empty_518 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_519_fu_5409_p2 SOURCE {} VARIABLE empty_519 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U110 SOURCE {} VARIABLE empty_520 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_521_fu_11252_p2 SOURCE {} VARIABLE empty_521 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_522_fu_11280_p2 SOURCE {} VARIABLE empty_522 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_523_fu_5449_p2 SOURCE {} VARIABLE empty_523 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U111 SOURCE {} VARIABLE empty_524 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_525_fu_11307_p2 SOURCE {} VARIABLE empty_525 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_526_fu_11331_p2 SOURCE {} VARIABLE empty_526 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_527_fu_5493_p2 SOURCE {} VARIABLE empty_527 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U112 SOURCE {} VARIABLE empty_528 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_529_fu_11358_p2 SOURCE {} VARIABLE empty_529 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U202 SOURCE {} VARIABLE empty_530 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U203 SOURCE {} VARIABLE empty_531 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_532_fu_11422_p2 SOURCE {} VARIABLE empty_532 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_533_fu_11446_p2 SOURCE {} VARIABLE empty_533 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_534_fu_11466_p2 SOURCE {} VARIABLE empty_534 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U204 SOURCE {} VARIABLE empty_535 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_536_fu_14323_p2 SOURCE {} VARIABLE empty_536 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_537_fu_14347_p2 SOURCE {} VARIABLE empty_537 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_538_fu_11506_p2 SOURCE {} VARIABLE empty_538 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U205 SOURCE {} VARIABLE empty_539 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_540_fu_14374_p2 SOURCE {} VARIABLE empty_540 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_541_fu_14398_p2 SOURCE {} VARIABLE empty_541 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_542_fu_14429_p2 SOURCE {} VARIABLE empty_542 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U224 SOURCE {} VARIABLE empty_543 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_544_fu_14473_p2 SOURCE {} VARIABLE empty_544 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_547_fu_5557_p2 SOURCE {} VARIABLE empty_547 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME D_s9_23fixp_13_d0 SOURCE {} VARIABLE add102_s9_23fixp_1_3 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U113 SOURCE {} VARIABLE empty_548 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U114 SOURCE {} VARIABLE empty_549 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_550_fu_11553_p2 SOURCE {} VARIABLE empty_550 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_33ns_64_1_1_U115 SOURCE {} VARIABLE empty_551 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U116 SOURCE {} VARIABLE empty_552 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_553_fu_11584_p2 SOURCE {} VARIABLE empty_553 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_554_fu_11612_p2 SOURCE {} VARIABLE empty_554 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_555_fu_5649_p2 SOURCE {} VARIABLE empty_555 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U117 SOURCE {} VARIABLE empty_556 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_557_fu_11639_p2 SOURCE {} VARIABLE empty_557 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_558_fu_11663_p2 SOURCE {} VARIABLE empty_558 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U118 SOURCE {} VARIABLE empty_559 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_62_1_1_U119 SOURCE {} VARIABLE empty_560 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_561_fu_11690_p2 SOURCE {} VARIABLE empty_561 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_562_fu_11714_p2 SOURCE {} VARIABLE empty_562 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U206 SOURCE {} VARIABLE empty_563 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_61_1_1_U207 SOURCE {} VARIABLE empty_564 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_565_fu_11778_p2 SOURCE {} VARIABLE empty_565 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_566_fu_11802_p2 SOURCE {} VARIABLE empty_566 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_567_fu_11822_p2 SOURCE {} VARIABLE empty_567 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U208 SOURCE {} VARIABLE empty_568 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_569_fu_14517_p2 SOURCE {} VARIABLE empty_569 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_570_fu_14541_p2 SOURCE {} VARIABLE empty_570 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_571_fu_11866_p2 SOURCE {} VARIABLE empty_571 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30ns_32ns_60_1_1_U209 SOURCE {} VARIABLE empty_572 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_573_fu_14568_p2 SOURCE {} VARIABLE empty_573 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_574_fu_14592_p2 SOURCE {} VARIABLE empty_574 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_575_fu_14620_p2 SOURCE {} VARIABLE empty_575 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U225 SOURCE {} VARIABLE empty_576 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_577_fu_14664_p2 SOURCE {} VARIABLE empty_577 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_580_fu_5745_p2 SOURCE {} VARIABLE empty_580 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME D_s9_23fixp_14_d0 SOURCE {} VARIABLE add102_s9_23fixp_2_3 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_583_fu_5785_p2 SOURCE {} VARIABLE empty_583 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next209_fu_936_p2 SOURCE {} VARIABLE indvars_iv_next209 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME A_u3_29fixp_1_U SOURCE {} VARIABLE A_u3_29fixp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME A_u3_29fixp_2_U SOURCE {} VARIABLE A_u3_29fixp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME A_u3_29fixp_3_U SOURCE {} VARIABLE A_u3_29fixp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME A_u3_29fixp_4_U SOURCE {} VARIABLE A_u3_29fixp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME A_u3_29fixp_5_U SOURCE {} VARIABLE A_u3_29fixp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME A_u3_29fixp_6_U SOURCE {} VARIABLE A_u3_29fixp_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME A_u3_29fixp_7_U SOURCE {} VARIABLE A_u3_29fixp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME A_u3_29fixp_0_U SOURCE {} VARIABLE A_u3_29fixp_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 600 BRAM 28 URAM 0}} mm_Pipeline_VITIS_LOOP_92_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next52_fu_316_p2 SOURCE {} VARIABLE indvars_iv_next52 LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fold85_fu_342_p2 SOURCE {} VARIABLE fold85 LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fold_fu_374_p2 SOURCE {} VARIABLE fold LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fold71_fu_406_p2 SOURCE {} VARIABLE fold71 LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fold72_fu_438_p2 SOURCE {} VARIABLE fold72 LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fold73_fu_470_p2 SOURCE {} VARIABLE fold73 LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fold74_fu_502_p2 SOURCE {} VARIABLE fold74 LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fold75_fu_534_p2 SOURCE {} VARIABLE fold75 LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fold76_fu_566_p2 SOURCE {} VARIABLE fold76 LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fold77_fu_598_p2 SOURCE {} VARIABLE fold77 LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fold78_fu_630_p2 SOURCE {} VARIABLE fold78 LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fold79_fu_662_p2 SOURCE {} VARIABLE fold79 LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fold80_fu_694_p2 SOURCE {} VARIABLE fold80 LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fold81_fu_726_p2 SOURCE {} VARIABLE fold81 LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fold82_fu_758_p2 SOURCE {} VARIABLE fold82 LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fold83_fu_790_p2 SOURCE {} VARIABLE fold83 LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fold84_fu_822_p2 SOURCE {} VARIABLE fold84 LOOP VITIS_LOOP_92_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mm {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_s9_23fixp_0_U SOURCE {} VARIABLE D_s9_23fixp_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_s9_23fixp_1_U SOURCE {} VARIABLE D_s9_23fixp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_s9_23fixp_2_U SOURCE {} VARIABLE D_s9_23fixp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_s9_23fixp_3_U SOURCE {} VARIABLE D_s9_23fixp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_s9_23fixp_4_U SOURCE {} VARIABLE D_s9_23fixp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_s9_23fixp_5_U SOURCE {} VARIABLE D_s9_23fixp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_s9_23fixp_6_U SOURCE {} VARIABLE D_s9_23fixp_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_s9_23fixp_7_U SOURCE {} VARIABLE D_s9_23fixp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_s9_23fixp_8_U SOURCE {} VARIABLE D_s9_23fixp_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_s9_23fixp_9_U SOURCE {} VARIABLE D_s9_23fixp_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_s9_23fixp_10_U SOURCE {} VARIABLE D_s9_23fixp_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_s9_23fixp_11_U SOURCE {} VARIABLE D_s9_23fixp_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_s9_23fixp_12_U SOURCE {} VARIABLE D_s9_23fixp_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_s9_23fixp_13_U SOURCE {} VARIABLE D_s9_23fixp_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_s9_23fixp_14_U SOURCE {} VARIABLE D_s9_23fixp_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_s9_23fixp_15_U SOURCE {} VARIABLE D_s9_23fixp_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U273 SOURCE {} VARIABLE tmp_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_62_1_1_U276 SOURCE {} VARIABLE empty_590 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U273 SOURCE {} VARIABLE tmp_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 612 BRAM 28 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 894.805 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mm.
INFO: [VLOG 209-307] Generating Verilog RTL for mm.
Execute       syn_report -model mm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 39.89 MHz
Command     autosyn done; 23.68 sec.
Command   csynth_design done; 33.67 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 31.8 seconds. CPU system time: 1.69 seconds. Elapsed time: 33.67 seconds; current allocated memory: 143.141 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -gcc-toolchain /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/gcc -foptimization-record-file=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.c.clang.autosim-tb.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /usr/include/x86_64-linux-gnu -I /home/bruno/Documents/Vitis_HLS/2022.2/include -I include /home/bruno/Desktop/benchmarks/gemm_large/gemm_taffoin.c -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/./sim/autowrap/testbench/gemm_taffoin.c_pre.c -std=gnu89 -D__DSP48E1__ > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.c.clang.autosim-tb.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/gemm_taffoin.c.clang.autosim-tb.err.log 
INFO-FLOW: TB processing: /home/bruno/Desktop/benchmarks/gemm_large/gemm_taffoin.c /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/./sim/autowrap/testbench/gemm_taffoin.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/./sim/autowrap/testbench/gemm_taffoin.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/./sim/autowrap/testbench/gemm_taffoin.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.16 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 29.24 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 70.01 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 77.81 seconds. CPU system time: 4.88 seconds. Elapsed time: 70.01 seconds; current allocated memory: 3.445 MB.
Command ap_source done; 117.81 sec.
Execute cleanup_all 
