# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../nn_rd_mems.gen/sources_1/ip/weights2/weights2_sim_netlist.v" \
"../../../../nn_rd_mems.gen/sources_1/ip/weights1/weights1_sim_netlist.v" \
"../../../../nn_rd_mems.gen/sources_1/ip/images_mem/images_mem_sim_netlist.v" \
"../../../../nn_rd_mems.gen/sources_1/ip/Q08toBCD/Q08toBCD_sim_netlist.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
