m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/eightBitRegister/simulation/modelsim
veightBitRegister
Z1 !s110 1699455940
!i10b 1
!s100 Z`0Bi9^^RE7oH;3;`U;Q[0
I;I1S9Lk3ZG5b>IY4;T4M^0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1699455405
8C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/eightBitRegister/eightBitRegister.v
FC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/eightBitRegister/eightBitRegister.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1699455940.000000
!s107 C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/eightBitRegister/eightBitRegister.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/eightBitRegister|C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/eightBitRegister/eightBitRegister.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/eightBitRegister
Z7 tCvgOpt 0
neight@bit@register
veightBitRegisterTestbench
R1
!i10b 1
!s100 WGLGlkjJn;aJT_96mc?ji1
I1?oA54foiQUICU_R;UlnF0
R2
R0
w1699455892
8C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/eightBitRegister/eightBitRegisterTestbench.v
FC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/eightBitRegister/eightBitRegisterTestbench.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/eightBitRegister/eightBitRegisterTestbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/eightBitRegister|C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/eightBitRegister/eightBitRegisterTestbench.v|
!i113 1
R5
R6
R7
neight@bit@register@testbench
