==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 597 ; free virtual = 19768
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 597 ; free virtual = 19768
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 596 ; free virtual = 19767
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Blowfish::Feistel' into 'Blowfish::sEncryptBlock' (blowfish.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'Blowfish::sEncryptBlock' into 'Blowfish::Encrypt' (blowfish.cpp:133) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 596 ; free virtual = 19768
INFO: [XFORM 203-602] Inlining function 'Blowfish::Feistel' into 'Blowfish::sEncryptBlock' (blowfish.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'Blowfish::sEncryptBlock' into 'Blowfish::Encrypt' (blowfish.cpp:133) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 582 ; free virtual = 19753
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 581 ; free virtual = 19753
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish::Encrypt' ...
WARNING: [SYN 201-103] Top function name 'Blowfish::Encrypt' is not a legal RTL name.
WARNING: [SYN 201-103] Top function name 'Blowfish::Encrypt' is not a legal RTL name and is changed to 'Blowfish_Encrypt'; this may result in automatic C/RTL co-simulation failure.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_Encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.89 seconds; current allocated memory: 115.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 115.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_Encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/Blowfish_pary_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/Blowfish_sbox_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Blowfish_Encrypt' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Blowfish_Encrypt_pary_s' to 'Blowfish_Encrypt_bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_address0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_we0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_d0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_address1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_we1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_d1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Blowfish_Encrypt'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 116.204 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 147.08 MHz
WARNING: [RTMG 210-274] Memory 'Blowfish_Encrypt_bkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'Blowfish_Encrypt_bkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 578 ; free virtual = 19752
INFO: [VHDL 208-304] Generating VHDL RTL for Blowfish_Encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for Blowfish_Encrypt.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-346] C test bench instrumentation failed: Cannot determine C object for RTL port Blowfish_pary_s.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 6785 ; free virtual = 22285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 6784 ; free virtual = 22284
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 6782 ; free virtual = 22287
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Blowfish::Feistel' into 'Blowfish::sEncryptBlock' (blowfish.cpp:233) automatically.
INFO: [XFORM 203-602] Inlining function 'Blowfish::sEncryptBlock' into 'Blowfish::Encrypt' (blowfish.cpp:133) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 6781 ; free virtual = 22287
INFO: [XFORM 203-602] Inlining function 'Blowfish::Feistel' into 'Blowfish::sEncryptBlock' (blowfish.cpp:233) automatically.
INFO: [XFORM 203-602] Inlining function 'Blowfish::sEncryptBlock' into 'Blowfish::Encrypt' (blowfish.cpp:133) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 6765 ; free virtual = 22271
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 6764 ; free virtual = 22270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish::Encrypt' ...
WARNING: [SYN 201-103] Top function name 'Blowfish::Encrypt' is not a legal RTL name.
WARNING: [SYN 201-103] Top function name 'Blowfish::Encrypt' is not a legal RTL name and is changed to 'Blowfish_Encrypt'; this may result in automatic C/RTL co-simulation failure.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_Encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.85 seconds; current allocated memory: 115.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 115.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_Encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/Blowfish_pary_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/Blowfish_sbox_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Blowfish_Encrypt' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Blowfish_Encrypt_pary_s' to 'Blowfish_Encrypt_bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_address0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_we0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_d0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_address1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_we1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_d1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Blowfish_Encrypt'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 116.310 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 147.08 MHz
WARNING: [RTMG 210-274] Memory 'Blowfish_Encrypt_bkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'Blowfish_Encrypt_bkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 6756 ; free virtual = 22269
INFO: [VHDL 208-304] Generating VHDL RTL for Blowfish_Encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for Blowfish_Encrypt.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-346] C test bench instrumentation failed: Cannot determine C object for RTL port Blowfish_pary_s.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1400 ; free virtual = 27408
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1400 ; free virtual = 27408
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1401 ; free virtual = 27409
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Blowfish::Feistel' into 'Blowfish::sEncryptBlock' (blowfish.cpp:233) automatically.
INFO: [XFORM 203-602] Inlining function 'Blowfish::sEncryptBlock' into 'Blowfish::Encrypt' (blowfish.cpp:133) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1401 ; free virtual = 27409
INFO: [XFORM 203-602] Inlining function 'Blowfish::Feistel' into 'Blowfish::sEncryptBlock' (blowfish.cpp:233) automatically.
INFO: [XFORM 203-602] Inlining function 'Blowfish::sEncryptBlock' into 'Blowfish::Encrypt' (blowfish.cpp:133) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1385 ; free virtual = 27393
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1384 ; free virtual = 27392
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish::Encrypt' ...
WARNING: [SYN 201-103] Top function name 'Blowfish::Encrypt' is not a legal RTL name.
WARNING: [SYN 201-103] Top function name 'Blowfish::Encrypt' is not a legal RTL name and is changed to 'Blowfish_Encrypt'; this may result in automatic C/RTL co-simulation failure.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_Encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.27 seconds; current allocated memory: 115.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 115.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_Encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/Blowfish_pary_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/Blowfish_sbox_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Blowfish_Encrypt' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Blowfish_Encrypt_pary_s' to 'Blowfish_Encrypt_bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_address0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_we0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_d0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_address1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_we1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_d1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Blowfish_Encrypt'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 116.209 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 147.08 MHz
WARNING: [RTMG 210-274] Memory 'Blowfish_Encrypt_bkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'Blowfish_Encrypt_bkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1182.004 ; gain = 543.980 ; free physical = 1375 ; free virtual = 27386
INFO: [VHDL 208-304] Generating VHDL RTL for Blowfish_Encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for Blowfish_Encrypt.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-346] C test bench instrumentation failed: Cannot determine C object for RTL port Blowfish_pary_s.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1078 ; free virtual = 27278
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1078 ; free virtual = 27278
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1077 ; free virtual = 27277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Blowfish::Feistel' into 'Blowfish::sEncryptBlock' (blowfish.cpp:233) automatically.
INFO: [XFORM 203-602] Inlining function 'Blowfish::sEncryptBlock' into 'Blowfish::Encrypt' (blowfish.cpp:133) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1077 ; free virtual = 27277
INFO: [XFORM 203-602] Inlining function 'Blowfish::Feistel' into 'Blowfish::sEncryptBlock' (blowfish.cpp:233) automatically.
INFO: [XFORM 203-602] Inlining function 'Blowfish::sEncryptBlock' into 'Blowfish::Encrypt' (blowfish.cpp:133) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1063 ; free virtual = 27263
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1062 ; free virtual = 27262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish::Encrypt' ...
WARNING: [SYN 201-103] Top function name 'Blowfish::Encrypt' is not a legal RTL name.
WARNING: [SYN 201-103] Top function name 'Blowfish::Encrypt' is not a legal RTL name and is changed to 'Blowfish_Encrypt'; this may result in automatic C/RTL co-simulation failure.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_Encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.15 seconds; current allocated memory: 115.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 115.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_Encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/Blowfish_pary_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/Blowfish_sbox_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Blowfish_Encrypt' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Blowfish_Encrypt_pary_s' to 'Blowfish_Encrypt_bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_address0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_we0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_d0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_address1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_we1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_d1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Blowfish_Encrypt'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 116.207 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 147.08 MHz
WARNING: [RTMG 210-274] Memory 'Blowfish_Encrypt_bkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'Blowfish_Encrypt_bkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1182.004 ; gain = 543.980 ; free physical = 1057 ; free virtual = 27259
INFO: [VHDL 208-304] Generating VHDL RTL for Blowfish_Encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for Blowfish_Encrypt.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-346] C test bench instrumentation failed: Cannot determine C object for RTL port Blowfish_pary_s.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1063 ; free virtual = 27264
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1063 ; free virtual = 27264
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1062 ; free virtual = 27264
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Blowfish::Feistel' into 'Blowfish::sEncryptBlock' (blowfish.cpp:233) automatically.
INFO: [XFORM 203-602] Inlining function 'Blowfish::sEncryptBlock' into 'Blowfish::Encrypt' (blowfish.cpp:133) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1062 ; free virtual = 27264
INFO: [XFORM 203-602] Inlining function 'Blowfish::Feistel' into 'Blowfish::sEncryptBlock' (blowfish.cpp:233) automatically.
INFO: [XFORM 203-602] Inlining function 'Blowfish::sEncryptBlock' into 'Blowfish::Encrypt' (blowfish.cpp:133) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1047 ; free virtual = 27248
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1046 ; free virtual = 27247
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish::Encrypt' ...
WARNING: [SYN 201-103] Top function name 'Blowfish::Encrypt' is not a legal RTL name.
WARNING: [SYN 201-103] Top function name 'Blowfish::Encrypt' is not a legal RTL name and is changed to 'Blowfish_Encrypt'; this may result in automatic C/RTL co-simulation failure.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_Encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.15 seconds; current allocated memory: 115.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 115.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_Encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/Blowfish_pary_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/Blowfish_sbox_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Blowfish_Encrypt' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Blowfish_Encrypt_pary_s' to 'Blowfish_Encrypt_bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_address0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_we0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_d0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_address1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_we1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_d1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Blowfish_Encrypt'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 116.205 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 147.08 MHz
WARNING: [RTMG 210-274] Memory 'Blowfish_Encrypt_bkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'Blowfish_Encrypt_bkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1045 ; free virtual = 27248
INFO: [VHDL 208-304] Generating VHDL RTL for Blowfish_Encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for Blowfish_Encrypt.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-346] C test bench instrumentation failed: Cannot determine C object for RTL port Blowfish_pary_s.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1057 ; free virtual = 27259
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1057 ; free virtual = 27259
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1057 ; free virtual = 27258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Blowfish::Feistel' into 'Blowfish::sEncryptBlock' (blowfish.cpp:233) automatically.
INFO: [XFORM 203-602] Inlining function 'Blowfish::sEncryptBlock' into 'Blowfish::Encrypt' (blowfish.cpp:133) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1056 ; free virtual = 27257
INFO: [XFORM 203-602] Inlining function 'Blowfish::Feistel' into 'Blowfish::sEncryptBlock' (blowfish.cpp:233) automatically.
INFO: [XFORM 203-602] Inlining function 'Blowfish::sEncryptBlock' into 'Blowfish::Encrypt' (blowfish.cpp:133) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1042 ; free virtual = 27243
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1041 ; free virtual = 27242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish::Encrypt' ...
WARNING: [SYN 201-103] Top function name 'Blowfish::Encrypt' is not a legal RTL name.
WARNING: [SYN 201-103] Top function name 'Blowfish::Encrypt' is not a legal RTL name and is changed to 'Blowfish_Encrypt'; this may result in automatic C/RTL co-simulation failure.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_Encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.78 seconds; current allocated memory: 115.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 115.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_Encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/Blowfish_pary_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/Blowfish_sbox_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_Encrypt/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Blowfish_Encrypt' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Blowfish_Encrypt_pary_s' to 'Blowfish_Encrypt_bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_address0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_we0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_d0' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_address1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_we1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'Blowfish_Encrypt/Blowfish_pary_s_d1' to 0.
WARNING: [RTGEN 206-101] Port 'Blowfish_Encrypt/Blowfish_pary_s_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Blowfish_Encrypt'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 116.212 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 147.08 MHz
WARNING: [RTMG 210-274] Memory 'Blowfish_Encrypt_bkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'Blowfish_Encrypt_bkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1182.004 ; gain = 543.980 ; free physical = 1038 ; free virtual = 27241
INFO: [VHDL 208-304] Generating VHDL RTL for Blowfish_Encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for Blowfish_Encrypt.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-346] C test bench instrumentation failed: Cannot determine C object for RTL port Blowfish_pary_s.
