// SPDX-License-Identifier: GPL-2.0
/*
 * Analog Devices ADRV9025
 * https://wiki.analog.com/resources/eval/user-guides/adrv9025
 * https://wiki.analog.com/resources/tools-software/linux-drivers/iio-transceiver/adrv9025
 * https://wiki.analog.com/resources/tools-software/linux-software/adrv9025_advanced_plugin
 *
 * hdl_project: <adrv9026/a10soc>
 * board_revision: <>
 *
 * Copyright (C) 2024 Analog Devices Inc.
 */
/dts-v1/;
#include "socfpga_arria10_socdk.dtsi"
#include <dt-bindings/iio/frequency/ad9528.h>
#include <dt-bindings/iio/adc/adi,adrv9025.h>

&mmc {
	status = "okay";
	num-slots = <1>;
	cap-sd-highspeed;
	broken-cd;
	bus-width = <4>;
	altr,dw-mshc-ciu-div = <3>;
	altr,dw-mshc-sdr-timing = <0 3>;
};

/ {
	clocks {
		sys_clk: sys_clk {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <100000000>;
			clock-output-names = "system_clock";
		};

		dma_clk: dma_clk {
			#clock-cells = <0x0>;
			compatible = "fixed-clock";
			clock-frequency = <250000000>;
			clock-output-names = "dma_clk";
		};
	};

	soc {
		sys_hps_bridges: bridge@ff200000 {
			compatible = "simple-bus";
			reg = <0xff200000 0x00200000>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x00000000 0xff200000 0x00200000>;

			axi_sysid_0: axi-sysid-0@18000 {
				compatible = "adi,axi-sysid-1.00.a";
				reg = <0x00018000 0x8000>;
			};

			sys_gpio_out: gpio@20 {
				compatible = "altr,pio-1.0";
				reg = <0x00000020 0x00000010>;
				altr,gpio-bank-width = <32>;
				resetvalue = <0>;
				#gpio-cells = <2>;
				gpio-controller;
			};

			sys_spi: spi@40 {
				compatible = "altr,spi-1.0";
				reg = <0x00000040 0x00000020>;
				interrupt-parent = <&intc>;
				interrupts = <0 26 4>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				clk0_ad9528: ad9528-1@0 {
					compatible = "adi,ad9528";
					reg = <0>;

					#address-cells = <1>;
					#size-cells = <0>;

					spi-max-frequency = <1000000>;
					//adi,spi-3wire-enable;

					reset-gpios = <&sys_gpio_out 27 0>;

					clock-output-names = "ad9528-1_out0", "ad9528-1_out1", "ad9528-1_out2",
						"ad9528-1_out3", "ad9528-1_out4", "ad9528-1_out5", "ad9528-1_out6",
						"ad9528-1_out7", "ad9528-1_out8", "ad9528-1_out9", "ad9528-1_out10",
						"ad9528-1_out11", "ad9528-1_out12", "ad9528-1_out13";
					#clock-cells = <1>;

					jesd204-device;
					#jesd204-cells = <2>;
					jesd204-sysref-provider;

					adi,vcxo-freq = <122880000>;

					adi,refa-enable;
					adi,refa-diff-rcv-enable;
					adi,refa-r-div = <1>;

					/* PLL1 config */
					adi,pll1-feedback-div = <4>;
					adi,pll1-charge-pump-current-nA = <5000>;

					/* PLL2 config */
					adi,pll2-vco-div-m1 = <3>; /* use 5 for 184320000 output device clock */
					adi,pll2-n2-div = <10>; /* N / M1 */
					adi,pll2-r1-div = <1>;
					adi,pll2-charge-pump-current-nA = <805000>;

					/* SYSREF config */
					adi,sysref-src = <SYSREF_SRC_INTERNAL>;
					adi,sysref-pattern-mode = <SYSREF_PATTERN_CONTINUOUS>;
					adi,sysref-k-div = <512>;
					adi,jesd204-desired-sysref-frequency-hz = <3840000>;

					adi,rpole2 = <RPOLE2_900_OHM>;
					adi,rzero = <RZERO_1850_OHM>;
					adi,cpole1 = <CPOLE1_16_PF>;

					adi,status-mon-pin0-function-select = <1>; /* PLL1 & PLL2 Locked */
					adi,status-mon-pin1-function-select = <7>; /* REFA Correct */

					ad9528_0_c0: channel@0 {
						reg = <0>;
						adi,extended-name = "DEV_SYSREF";
						adi,driver-mode = <DRIVER_MODE_LVDS>;
						adi,divider-phase = <0>;
						adi,channel-divider = <5>;
						adi,signal-source = <SOURCE_SYSREF_VCO>;
					};

					ad9528_0_c1: channel@1 {
						reg = <1>;
						adi,extended-name = "DEV_CLK";
						adi,driver-mode = <DRIVER_MODE_LVDS>;
						adi,divider-phase = <0>;
						adi,channel-divider = <5>;
						adi,signal-source = <SOURCE_VCO>;
						adi,output-dis;
					};

					ad9528_0_c3: channel@3 {
						reg = <3>;
						adi,extended-name = "CORE_CLK";
						adi,driver-mode = <DRIVER_MODE_LVDS>;
						adi,divider-phase = <0>;
						adi,channel-divider = <5>;
						adi,signal-source = <SOURCE_VCO>;
						adi,output-dis;
					};

					ad9528_0_c12: channel@12 {
						reg = <12>;
						adi,extended-name = "FMC_SYSREF";
						adi,driver-mode = <DRIVER_MODE_LVDS>;
						adi,divider-phase = <0>;
						adi,channel-divider = <5>;
						adi,signal-source = <SOURCE_SYSREF_VCO>;
					};

					ad9528_0_c13: channel@13 {
						reg = <13>;
						adi,extended-name = "FMC_CLK";
						adi,driver-mode = <DRIVER_MODE_LVDS>;
						adi,divider-phase = <0>;
						adi,channel-divider = <5>;
						adi,signal-source = <SOURCE_VCO>;
						adi,output-dis;
					};
				};

				trx0_adrv9025: adrv9025-phy@1 {
					compatible = "adrv9025";
					reg = <1>;

					#address-cells = <1>;
					#size-cells = <0>;

					/* SPI Setup */
					spi-max-frequency = <25000000>;

					reset-gpios = <&sys_gpio_out 20 0>;
					test-gpios = <&sys_gpio_out 21 0>;

					/* Clocks */
					clocks = <&clk0_ad9528 1>;

					clock-names = "dev_clk";

					clock-output-names = "rx_sampl_clk", "tx_sampl_clk";
					#clock-cells = <1>;

					jesd204-device;
					#jesd204-cells = <2>;
					jesd204-top-device = <0>; /* This is the TOP device */
					jesd204-link-ids = <DEFRAMER0_LINK_TX FRAMER0_LINK_RX>;

					jesd204-inputs =
						<&axi_adrv9025_rx_jesd 0 FRAMER0_LINK_RX>,
						<&axi_adrv9025_core_tx 0 DEFRAMER0_LINK_TX>;

					adi,device-profile-name = "ActiveUseCase.profile";
					adi,init-profile-name = "ActiveUtilInit.profile";
					adi,arm-firmware-name = "ADRV9025_FW.bin;ADRV9025_DPDCORE_FW.bin";
					adi,stream-firmware-name = "stream_image_6E3E00EFB74FE7D465FA88A171B81B8F.bin";
					adi,rx-gaintable-names = "ADRV9025_RxGainTable.csv";
					adi,rx-gaintable-channel-masks = <0xFF>;
					adi,tx-attntable-names = "ADRV9025_TxAttenTable.csv";
					adi,tx-attntable-channel-masks = <0x0F>;
				};

			};

			axi_adrv9025_adxcvr_tx: axi-adxcvr-tx@24000 {
				compatible = "adi,altera-adxcvr-1.00.a";
				reg = <0x00024000 0x00001000>,
					<0x00028000 0x00001000>,
					<0x0002a000 0x00001000>,
					<0x0002c000 0x00001000>,
					<0x0002e000 0x00001000>,
					<0x00030000 0x00001000>;
				reg-names = "adxcvr", "atx-pll", "adxcfg-0", "adxcfg-1", "adxcfg-2", "adxcfg-3";

				clocks = <&clk0_ad9528 13>, <&clk0_ad9528 3>;
				clock-names = "ref", "link";

				#clock-cells = <0>;
				clock-output-names = "jesd204_tx_lane_clock";

				jesd204-device;
				#jesd204-cells = <2>;
				jesd204-inputs =  <&clk0_ad9528 0 DEFRAMER0_LINK_TX>;
			};

			axi_adrv9025_adxcvr_rx: axi-adxcvr-rx@34000 {
				compatible = "adi,altera-adxcvr-1.00.a";
				reg = <0x00044000 0x00001000>,
					<0x00048000 0x00001000>,
					<0x0004a000 0x00001000>,
					<0x00058000 0x00001000>,
					<0x0005a000 0x00001000>;
				reg-names = "adxcvr", "adxcfg-0", "adxcfg-1", "adxcfg-2", "adxcfg-3";

				clocks = <&clk0_ad9528 13>, <&clk0_ad9528 3>;
				clock-names = "ref", "link";

				#clock-cells = <0>;
				clock-output-names = "jesd204_rx_lane_clock";

				jesd204-device;
				#jesd204-cells = <2>;
				jesd204-inputs =  <&clk0_ad9528 0 FRAMER0_LINK_RX>;
			};

			axi_adrv9025_tx_jesd: axi-jesd204-tx@20000 {
				compatible = "adi,axi-jesd204-tx-1.0";
				reg = <0x00020000 0x4000>;

				interrupt-parent = <&intc>;
				interrupts = <0 33 4>;

				clocks = <&sys_clk>, <&clk0_ad9528 3>, <&axi_adrv9025_adxcvr_tx 0>;
				clock-names = "s_axi_aclk", "device_clk", "lane_clk";

				#clock-cells = <0>;
				clock-output-names = "jesd_tx_lane_clk";

				jesd204-device;
				#jesd204-cells = <2>;
				jesd204-inputs = <&axi_adrv9025_adxcvr_tx 0 DEFRAMER0_LINK_TX>;

			};

			axi_adrv9025_rx_jesd: axi-jesd204-rx@40000 {
				compatible = "adi,axi-jesd204-rx-1.0";
				reg = <0x00040000 0x4000>;

				interrupt-parent = <&intc>;
				interrupts = <0 32 4>;

				clocks = <&sys_clk>, <&clk0_ad9528 3>, <&axi_adrv9025_adxcvr_rx 0>;
				clock-names = "s_axi_aclk", "device_clk", "lane_clk";

				#clock-cells = <0>;
				clock-output-names = "jesd_rx_lane_clk";

				jesd204-device;
				#jesd204-cells = <2>;
				jesd204-inputs = <&axi_adrv9025_adxcvr_rx 0 FRAMER0_LINK_RX>;
			};

			axi_adrv9025_core_tx: axi-adrv9025-tx-hpc@64000 {
				compatible = "adi,axi-adrv9025-tx-1.0";
				reg = <0x00064000 0x4000>;
				dmas = <&tx_dma 0>;
				dma-names = "tx";
				clocks = <&trx0_adrv9025 1>;
				clock-names = "sampl_clk";

				jesd204-device;
				#jesd204-cells = <2>;
				jesd204-inputs = <&axi_adrv9025_tx_jesd 0 DEFRAMER0_LINK_TX>;
			};

			axi_adrv9025_core_rx: axi-adrv9025-rx-hpc@60000 {
				compatible = "adi,axi-adc-10.0.a";
				reg = <0x00060000 0x8000>;
				dmas = <&rx_dma 0>;
				dma-names = "rx";
				spibus-connected = <&trx0_adrv9025>;
			};

			tx_dma: tx-dmac@32000 {
				compatible = "adi,axi-dmac-1.00.a";
				reg = <0x00032000 0x00004000>;
				interrupt-parent = <&intc>;
				interrupts = <0 31 IRQ_TYPE_LEVEL_HIGH>;
				#dma-cells = <1>;
				clocks = <&dma_clk>;
			};

			rx_dma: rx-dmac@4c000 {
				compatible = "adi,axi-dmac-1.00.a";
				reg = <0x0004c000 0x00004000>;
				interrupt-parent = <&intc>;
				interrupts = <0 30 IRQ_TYPE_LEVEL_HIGH>;
				#dma-cells = <1>;
				clocks = <&dma_clk>;
			};
		};
	};
};
