<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Jun 13 12:45:36 2024" VIVADOVERSION="2023.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="Complete_demo_correction" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Demodulator_over_wra_0" PORT="clk"/>
        <CONNECTION INSTANCE="Block_correctionV2_w_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Demodulator_over_wra_0" PORT="reset"/>
        <CONNECTION INSTANCE="Block_correctionV2_w_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="fsk_in" SIGIS="undef" SIGNAME="External_Ports_fsk_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Demodulator_over_wra_0" PORT="fsk_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="127" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="Block_correctionV2_w_0_data_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Block_correctionV2_w_0" PORT="data_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ready_send" SIGIS="undef" SIGNAME="Block_correctionV2_w_0_ready_send">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Block_correctionV2_w_0" PORT="ready_send"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data_send" SIGIS="undef" SIGNAME="External_Ports_data_send">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Block_correctionV2_w_0" PORT="data_send"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Block_correctionV2_w_0" HWVERSION="1.0" INSTANCE="Block_correctionV2_w_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Block_correctionV2_wrapper" VLNV="xilinx.com:module_ref:Block_correctionV2_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Complete_demo_correction_Block_correctionV2_w_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_avaible" SIGIS="undef" SIGNAME="Demodulator_over_wra_0_data_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Demodulator_over_wra_0" PORT="data_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="79" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="Demodulator_over_wra_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Demodulator_over_wra_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="Block_correctionV2_w_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_send" SIGIS="undef" SIGNAME="External_Ports_data_send">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="data_send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready_recieve" SIGIS="undef" SIGNAME="Block_correctionV2_w_0_ready_recieve">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Demodulator_over_wra_0" PORT="data_send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready_send" SIGIS="undef" SIGNAME="Block_correctionV2_w_0_ready_send">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ready_send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Demodulator_over_wra_0" HWVERSION="1.0" INSTANCE="Demodulator_over_wra_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Demodulator_over_wrapper" VLNV="xilinx.com:module_ref:Demodulator_over_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Complete_demo_correction_Demodulator_over_wra_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="79" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="Demodulator_over_wra_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Block_correctionV2_w_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_ready" SIGIS="undef" SIGNAME="Demodulator_over_wra_0_data_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Block_correctionV2_w_0" PORT="data_avaible"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_send" SIGIS="undef" SIGNAME="Block_correctionV2_w_0_ready_recieve">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Block_correctionV2_w_0" PORT="ready_recieve"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fsk_in" SIGIS="undef" SIGNAME="External_Ports_fsk_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fsk_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
