# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# vsim -gui work.mult_tb 
# Start time: 02:03:23 on Apr 07,2024
# Loading work.mult_tb
# Loading sv_std.std
# Loading work.multicore_cpu
# Loading work.cpu
# Loading work.psr
# Loading work.asynchronous_fifo
# Loading work.b2g
# Loading work.ff_synchronizer
# Loading work.g2b
# Loading work.fifo_memory
# Loading work.pc
# Loading work.memory
# Loading work.arbiter
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (11) does not match connection size (1) for port 'picture_radrs'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (24) does not match connection size (1) for port 'picture_data'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
add wave -position end sim:/mult_tb/multicore_cpu_instance/asynchronous_fifo_instance/*
add wave -position end sim:/mult_tb/multicore_cpu_instance/cpu_instance/*
restart
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (11) does not match connection size (1) for port 'picture_radrs'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (24) does not match connection size (1) for port 'picture_data'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
run -all
# ------------------------------------------------------------------------------------------------------------
# PROGRAMING MODE
# PROGRAMING MULTIPLICATION TEST PROGRAM...
#  
# VALUES IN MEM:
# hX000  -> A VALUE = 0000000d
# hX001  -> B VALUE = 0000000f
# hX002  -> C INITIAL = 00000000
# hX00f  -> DECREMENT = ffffffff
#  
# ADRS  -> INST SRC DEST
# hX004 -> LD MEM0 REGA_0
# hX005 -> LD MEM1 REGA_1
# hX006 -> LD MEM2 REGA_2
# hX007 -> LD MEMf REGA_f
# hX008 -> ADD REGA_0 REGA_2
# hX009 -> NOOP
# hX00a -> NOOP
# hX00b -> ADD REGA_f REGA_1
# hX00c -> NOOP
# hX00d -> NOOP
# hX00e -> BRA ZERO ADRS010
# hX00f -> BRA POS ADRS008
# hX010 -> STR REGA_2 MEM2
# RUNNING MULTIPLICATION TEST PROGRAM...
# *****************************
# CHECKING MEMORY VALUE AT LOCATION hX002
# MULTIPLIED 13 * 15, EXP RES: 195
# *****************************
# Solution=          8 
# Solution= 00000008 
# Solution= 00000000000000000000000000001000 
# 
# ** Note: $stop    : C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(179)
#    Time: 3220 ps  Iteration: 0  Instance: /mult_tb
# Break in Module mult_tb at C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v line 179
add wave -position end sim:/mult_tb/multicore_cpu_instance/cpu_instance/file_reg_A
restart
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (11) does not match connection size (1) for port 'picture_radrs'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (24) does not match connection size (1) for port 'picture_data'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------------------------------------------------------------------------------------------------
# PROGRAMING MODE
# PROGRAMING MULTIPLICATION TEST PROGRAM...
#  
# VALUES IN MEM:
# hX000  -> A VALUE = 0000000d
# hX001  -> B VALUE = 0000000f
# hX002  -> C INITIAL = 00000000
# hX00f  -> DECREMENT = ffffffff
#  
# ADRS  -> INST SRC DEST
# hX004 -> LD MEM0 REGA_0
# hX005 -> LD MEM1 REGA_1
# hX006 -> LD MEM2 REGA_2
# hX007 -> LD MEMf REGA_f
# hX008 -> ADD REGA_0 REGA_2
# hX009 -> NOOP
# hX00a -> NOOP
# hX00b -> ADD REGA_f REGA_1
# hX00c -> NOOP
# hX00d -> NOOP
# hX00e -> BRA ZERO ADRS010
# hX00f -> BRA POS ADRS008
# hX010 -> STR REGA_2 MEM2
# RUNNING MULTIPLICATION TEST PROGRAM...
# *****************************
# CHECKING MEMORY VALUE AT LOCATION hX002
# MULTIPLIED 13 * 15, EXP RES: 195
# *****************************
# Solution=          8 
# Solution= 00000008 
# Solution= 00000000000000000000000000001000 
# 
# ** Note: $stop    : C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(179)
#    Time: 3220 ps  Iteration: 0  Instance: /mult_tb
# Break in Module mult_tb at C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v line 179
restart
# Loading work.mult_tb
# Loading work.multicore_cpu
# Loading work.cpu
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (11) does not match connection size (1) for port 'picture_radrs'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (24) does not match connection size (1) for port 'picture_data'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------------------------------------------------------------------------------------------------
# PROGRAMING MODE
# PROGRAMING MULTIPLICATION TEST PROGRAM...
#  
# VALUES IN MEM:
# hX000  -> A VALUE = 0000000d
# hX001  -> B VALUE = 0000000f
# hX002  -> C INITIAL = 00000000
# hX00f  -> DECREMENT = ffffffff
#  
# ADRS  -> INST SRC DEST
# hX004 -> LD MEM0 REGA_0
# hX005 -> LD MEM1 REGA_1
# hX006 -> LD MEM2 REGA_2
# hX007 -> LD MEMf REGA_f
# hX008 -> ADD REGA_0 REGA_2
# hX009 -> NOOP
# hX00a -> NOOP
# hX00b -> ADD REGA_f REGA_1
# hX00c -> NOOP
# hX00d -> NOOP
# hX00e -> BRA ZERO ADRS010
# hX00f -> BRA POS ADRS008
# hX010 -> STR REGA_2 MEM2
# RUNNING MULTIPLICATION TEST PROGRAM...
# *****************************
# CHECKING MEMORY VALUE AT LOCATION hX002
# MULTIPLIED 13 * 15, EXP RES: 195
# *****************************
# ** Note: $stop    : C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(179)
#    Time: 3220 ps  Iteration: 0  Instance: /mult_tb
# Break in Module mult_tb at C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v line 179
restart
# Loading work.mult_tb
# Loading work.multicore_cpu
# Loading work.cpu
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (11) does not match connection size (1) for port 'picture_radrs'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (24) does not match connection size (1) for port 'picture_data'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------------------------------------------------------------------------------------------------
# PROGRAMING MODE
# PROGRAMING MULTIPLICATION TEST PROGRAM...
#  
# VALUES IN MEM:
# hX000  -> A VALUE = 0000000d
# hX001  -> B VALUE = 0000000f
# hX002  -> C INITIAL = 00000000
# hX00f  -> DECREMENT = ffffffff
#  
# ADRS  -> INST SRC DEST
# hX004 -> LD MEM0 REGA_0
# hX005 -> LD MEM1 REGA_1
# hX006 -> LD MEM2 REGA_2
# hX007 -> LD MEMf REGA_f
# hX008 -> ADD REGA_0 REGA_2
# hX009 -> NOOP
# hX00a -> NOOP
# hX00b -> ADD REGA_f REGA_1
# hX00c -> NOOP
# hX00d -> NOOP
# hX00e -> BRA ZERO ADRS010
# hX00f -> BRA POS ADRS008
# hX010 -> STR REGA_2 MEM2
# RUNNING MULTIPLICATION TEST PROGRAM...
# *****************************
# CHECKING MEMORY VALUE AT LOCATION hX002
# MULTIPLIED 13 * 15, EXP RES: 195
# *****************************
# Solution=          8 
# Solution= 00000008 
# Solution= 00000000000000000000000000001000 
# 
# ** Note: $stop    : C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(179)
#    Time: 3220 ps  Iteration: 0  Instance: /mult_tb
# Break in Module mult_tb at C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v line 179
restart
# Loading work.mult_tb
# Loading work.multicore_cpu
# Loading work.cpu
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (11) does not match connection size (1) for port 'picture_radrs'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (24) does not match connection size (1) for port 'picture_data'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------------------------------------------------------------------------------------------------
# PROGRAMING MODE
# PROGRAMING MULTIPLICATION TEST PROGRAM...
#  
# VALUES IN MEM:
# hX000  -> A VALUE = 0000000d
# hX001  -> B VALUE = 0000000f
# hX002  -> C INITIAL = 00000000
# hX00f  -> DECREMENT = ffffffff
#  
# ADRS  -> INST SRC DEST
# hX004 -> LD MEM0 REGA_0
# hX005 -> LD MEM1 REGA_1
# hX006 -> LD MEM2 REGA_2
# hX007 -> LD MEMf REGA_f
# hX008 -> ADD REGA_0 REGA_2
# hX009 -> NOOP
# hX00a -> NOOP
# hX00b -> ADD REGA_f REGA_1
# hX00c -> NOOP
# hX00d -> NOOP
# hX00e -> BRA ZERO ADRS010
# hX00f -> BRA POS ADRS008
# hX010 -> STR REGA_2 MEM2
# RUNNING MULTIPLICATION TEST PROGRAM...
# *****************************
# CHECKING MEMORY VALUE AT LOCATION hX002
# MULTIPLIED 13 * 15, EXP RES: 195
# *****************************
# Solution=          3 
# Solution= 00000003 
# Solution= 00000000000000000000000000000011 
# 
# ** Note: $stop    : C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(179)
#    Time: 3220 ps  Iteration: 0  Instance: /mult_tb
# Break in Module mult_tb at C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v line 179
restart
# Loading work.mult_tb
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (11) does not match connection size (1) for port 'picture_radrs'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (24) does not match connection size (1) for port 'picture_data'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------------------------------------------------------------------------------------------------
# PROGRAMING MODE
# PROGRAMING MULTIPLICATION TEST PROGRAM...
#  
# VALUES IN MEM:
# hX000  -> A VALUE = 0000000d
# hX001  -> B VALUE = 0000000f
# hX002  -> C INITIAL = 00000000
# hX00f  -> DECREMENT = ffffffff
#  
# ADRS  -> INST SRC DEST
# hX004 -> LD MEM0 REGA_0
# hX005 -> LD MEM1 REGA_1
# hX006 -> LD MEM2 REGA_2
# hX007 -> LD MEMf REGA_f
# hX008 -> ADD REGA_0 REGA_2
# hX009 -> NOOP
# hX00a -> NOOP
# hX00b -> ADD REGA_f REGA_1
# hX00c -> NOOP
# hX00d -> NOOP
# hX00e -> BRA ZERO ADRS010
# hX00f -> BRA POS ADRS008
# hX010 -> STR REGA_2 MEM2
# RUNNING MULTIPLICATION TEST PROGRAM...
# *****************************
# CHECKING MEMORY VALUE AT LOCATION hX002
# MULTIPLIED 13 * 15, EXP RES: 195
# *****************************
# Solution=          3 
# Solution= 00000003 
# Solution= 00000000000000000000000000000011 
# 
# ** Note: $stop    : C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(180)
#    Time: 3220 ps  Iteration: 0  Instance: /mult_tb
# Break in Module mult_tb at C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v line 180
restart
# Loading work.mult_tb
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (11) does not match connection size (1) for port 'picture_radrs'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (24) does not match connection size (1) for port 'picture_data'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------------------------------------------------------------------------------------------------
# PROGRAMING MODE
# PROGRAMING MULTIPLICATION TEST PROGRAM...
#  
# VALUES IN MEM:
# hX000  -> A VALUE = 0000000d
# hX001  -> B VALUE = 0000000f
# hX002  -> C INITIAL = 00000000
# hX00f  -> DECREMENT = ffffffff
#  
# ADRS  -> INST SRC DEST
# hX004 -> LD MEM0 REGA_0
# hX005 -> LD MEM1 REGA_1
# hX006 -> LD MEM2 REGA_2
# hX007 -> LD MEMf REGA_f
# hX008 -> ADD REGA_0 REGA_2
# hX009 -> NOOP
# hX00a -> NOOP
# hX00b -> ADD REGA_f REGA_1
# hX00c -> NOOP
# hX00d -> NOOP
# hX00e -> BRA ZERO ADRS010
# hX00f -> BRA POS ADRS008
# hX010 -> STR REGA_2 MEM2
# RUNNING MULTIPLICATION TEST PROGRAM...
# *****************************
# CHECKING MEMORY VALUE AT LOCATION hX002
# MULTIPLIED 13 * 15, EXP RES: 195
# *****************************
# ** Note: $stop    : C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(180)
#    Time: 3220 ps  Iteration: 0  Instance: /mult_tb
# Break in Module mult_tb at C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v line 180
add wave -position end sim:/mult_tb/multicore_cpu_instance/asynchronous_fifo_instance/*
add wave -position 63 sim:/mult_tb/multicore_cpu_instance/asynchronous_fifo_instance/memory/*
add wave -position 63 sim:/mult_tb/multicore_cpu_instance/asynchronous_fifo_instance/memory/fifo_mem
restart
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (11) does not match connection size (1) for port 'picture_radrs'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (24) does not match connection size (1) for port 'picture_data'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------------------------------------------------------------------------------------------------
# PROGRAMING MODE
# PROGRAMING MULTIPLICATION TEST PROGRAM...
#  
# VALUES IN MEM:
# hX000  -> A VALUE = 0000000d
# hX001  -> B VALUE = 0000000f
# hX002  -> C INITIAL = 00000000
# hX00f  -> DECREMENT = ffffffff
#  
# ADRS  -> INST SRC DEST
# hX004 -> LD MEM0 REGA_0
# hX005 -> LD MEM1 REGA_1
# hX006 -> LD MEM2 REGA_2
# hX007 -> LD MEMf REGA_f
# hX008 -> ADD REGA_0 REGA_2
# hX009 -> NOOP
# hX00a -> NOOP
# hX00b -> ADD REGA_f REGA_1
# hX00c -> NOOP
# hX00d -> NOOP
# hX00e -> BRA ZERO ADRS010
# hX00f -> BRA POS ADRS008
# hX010 -> STR REGA_2 MEM2
# RUNNING MULTIPLICATION TEST PROGRAM...
# *****************************
# CHECKING MEMORY VALUE AT LOCATION hX002
# MULTIPLIED 13 * 15, EXP RES: 195
# *****************************
# ** Note: $stop    : C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(180)
#    Time: 3220 ps  Iteration: 0  Instance: /mult_tb
# Break in Module mult_tb at C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v line 180
restart
# Loading work.mult_tb
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (11) does not match connection size (1) for port 'picture_radrs'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (24) does not match connection size (1) for port 'picture_data'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------------------------------------------------------------------------------------------------
# PROGRAMING MODE
# PROGRAMING MULTIPLICATION TEST PROGRAM...
#  
# VALUES IN MEM:
# hX000  -> A VALUE = 0000000d
# hX001  -> B VALUE = 0000000f
# hX002  -> C INITIAL = 00000000
# hX00f  -> DECREMENT = ffffffff
#  
# ADRS  -> INST SRC DEST
# hX004 -> LD MEM0 REGA_0
# hX005 -> LD MEM1 REGA_1
# hX006 -> LD MEM2 REGA_2
# hX007 -> LD MEMf REGA_f
# hX008 -> ADD REGA_0 REGA_2
# hX009 -> NOOP
# hX00a -> NOOP
# hX00b -> ADD REGA_f REGA_1
# hX00c -> NOOP
# hX00d -> NOOP
# hX00e -> BRA ZERO ADRS010
# hX00f -> BRA POS ADRS008
# hX010 -> STR REGA_2 MEM2
# RUNNING MULTIPLICATION TEST PROGRAM...
# *****************************
# CHECKING MEMORY VALUE AT LOCATION hX002
# MULTIPLIED 13 * 15, EXP RES: 195
# *****************************
# Solution=         27 
# Solution= 0000001b 
# Solution= 00000000000000000000000000011011 
# 
# ** Note: $stop    : C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(182)
#    Time: 3230 ps  Iteration: 0  Instance: /mult_tb
# Break in Module mult_tb at C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v line 182
restart
# Loading work.mult_tb
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (11) does not match connection size (1) for port 'picture_radrs'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (24) does not match connection size (1) for port 'picture_data'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------------------------------------------------------------------------------------------------
# PROGRAMING MODE
# PROGRAMING MULTIPLICATION TEST PROGRAM...
#  
# VALUES IN MEM:
# hX000  -> A VALUE = 0000000d
# hX001  -> B VALUE = 0000000f
# hX002  -> C INITIAL = 00000000
# hX00f  -> DECREMENT = ffffffff
#  
# ADRS  -> INST SRC DEST
# hX004 -> LD MEM0 REGA_0
# hX005 -> LD MEM1 REGA_1
# hX006 -> LD MEM2 REGA_2
# hX007 -> LD MEMf REGA_f
# hX008 -> ADD REGA_0 REGA_2
# hX009 -> NOOP
# hX00a -> NOOP
# hX00b -> ADD REGA_f REGA_1
# hX00c -> NOOP
# hX00d -> NOOP
# hX00e -> BRA ZERO ADRS010
# hX00f -> BRA POS ADRS008
# hX010 -> STR REGA_2 MEM2
# RUNNING MULTIPLICATION TEST PROGRAM...
# *****************************
# CHECKING MEMORY VALUE AT LOCATION hX002
# MULTIPLIED 13 * 15, EXP RES: 195
# *****************************
# ** Note: $stop    : C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(182)
#    Time: 3230 ps  Iteration: 0  Instance: /mult_tb
# Break in Module mult_tb at C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v line 182
restart
# Loading work.mult_tb
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (11) does not match connection size (1) for port 'picture_radrs'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (24) does not match connection size (1) for port 'picture_data'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------------------------------------------------------------------------------------------------
# PROGRAMING MODE
# PROGRAMING MULTIPLICATION TEST PROGRAM...
#  
# VALUES IN MEM:
# hX000  -> A VALUE = 0000000d
# hX001  -> B VALUE = 0000000f
# hX002  -> C INITIAL = 00000000
# hX00f  -> DECREMENT = ffffffff
#  
# ADRS  -> INST SRC DEST
# hX004 -> LD MEM0 REGA_0
# hX005 -> LD MEM1 REGA_1
# hX006 -> LD MEM2 REGA_2
# hX007 -> LD MEMf REGA_f
# hX008 -> ADD REGA_0 REGA_2
# hX009 -> NOOP
# hX00a -> NOOP
# hX00b -> ADD REGA_f REGA_1
# hX00c -> NOOP
# hX00d -> NOOP
# hX00e -> BRA ZERO ADRS010
# hX00f -> BRA POS ADRS008
# hX010 -> STR REGA_2 MEM2
# RUNNING MULTIPLICATION TEST PROGRAM...
# *****************************
# CHECKING MEMORY VALUE AT LOCATION hX002
# MULTIPLIED 13 * 15, EXP RES: 195
# *****************************
# Solution=         27 
# Solution= 0000001b 
# Solution= 00000000000000000000000000011011 
# 
# ** Note: $stop    : C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(182)
#    Time: 3230 ps  Iteration: 0  Instance: /mult_tb
# Break in Module mult_tb at C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v line 182
restart
# Loading work.mult_tb
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (11) does not match connection size (1) for port 'picture_radrs'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (24) does not match connection size (1) for port 'picture_data'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------------------------------------------------------------------------------------------------
# PROGRAMING MODE
# PROGRAMING MULTIPLICATION TEST PROGRAM...
#  
# VALUES IN MEM:
# hX000  -> A VALUE = 0000000d
# hX001  -> B VALUE = 0000000f
# hX002  -> C INITIAL = 00000000
# hX00f  -> DECREMENT = ffffffff
#  
# ADRS  -> INST SRC DEST
# hX004 -> LD MEM0 REGA_0
# hX005 -> LD MEM1 REGA_1
# hX006 -> LD MEM2 REGA_2
# hX007 -> LD MEMf REGA_f
# hX008 -> ADD REGA_0 REGA_2
# hX009 -> NOOP
# hX00a -> NOOP
# hX00b -> ADD REGA_f REGA_1
# hX00c -> NOOP
# hX00d -> NOOP
# hX00e -> BRA ZERO ADRS010
# hX00f -> BRA POS ADRS008
# hX010 -> STR REGA_2 MEM2
# RUNNING MULTIPLICATION TEST PROGRAM...
# *****************************
# CHECKING MEMORY VALUE AT LOCATION hX002
# MULTIPLIED 13 * 15, EXP RES: 195
# *****************************
# Solution=         72 
# Solution= 00000048 
# Solution= 00000000000000000000000001001000 
# 
# ** Note: $stop    : C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(182)
#    Time: 3230 ps  Iteration: 0  Instance: /mult_tb
# Break in Module mult_tb at C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v line 182
restart
# Loading work.mult_tb
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (11) does not match connection size (1) for port 'picture_radrs'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (24) does not match connection size (1) for port 'picture_data'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------------------------------------------------------------------------------------------------
# PROGRAMING MODE
# PROGRAMING MULTIPLICATION TEST PROGRAM...
#  
# VALUES IN MEM:
# hX000  -> A VALUE = 0000000d
# hX001  -> B VALUE = 0000000f
# hX002  -> C INITIAL = 00000000
# hX00f  -> DECREMENT = ffffffff
#  
# ADRS  -> INST SRC DEST
# hX004 -> LD MEM0 REGA_0
# hX005 -> LD MEM1 REGA_1
# hX006 -> LD MEM2 REGA_2
# hX007 -> LD MEMf REGA_f
# hX008 -> ADD REGA_0 REGA_2
# hX009 -> NOOP
# hX00a -> NOOP
# hX00b -> ADD REGA_f REGA_1
# hX00c -> NOOP
# hX00d -> NOOP
# hX00e -> BRA ZERO ADRS010
# hX00f -> BRA POS ADRS008
# hX010 -> STR REGA_2 MEM2
# RUNNING MULTIPLICATION TEST PROGRAM...
# *****************************
# CHECKING MEMORY VALUE AT LOCATION hX002
# MULTIPLIED 13 * 15, EXP RES: 195
# *****************************
# Solution=         88 
# Solution= 00000058 
# Solution= 00000000000000000000000001011000 
# 
# ** Note: $stop    : C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(182)
#    Time: 3230 ps  Iteration: 0  Instance: /mult_tb
# Break in Module mult_tb at C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v line 182
restart
# Loading work.mult_tb
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (11) does not match connection size (1) for port 'picture_radrs'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
# ** Warning: (vsim-3015) C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(17): [PCDPC] - Port size (24) does not match connection size (1) for port 'picture_data'. The port definition is at: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/multicore_cpu_instance File: C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/multicore_cpu.sv
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------------------------------------------------------------------------------------------------
# PROGRAMING MODE
# PROGRAMING MULTIPLICATION TEST PROGRAM...
#  
# VALUES IN MEM:
# hX000  -> A VALUE = 0000000d
# hX001  -> B VALUE = 0000000f
# hX002  -> C INITIAL = 00000000
# hX00f  -> DECREMENT = ffffffff
#  
# ADRS  -> INST SRC DEST
# hX004 -> LD MEM0 REGA_0
# hX005 -> LD MEM1 REGA_1
# hX006 -> LD MEM2 REGA_2
# hX007 -> LD MEMf REGA_f
# hX008 -> ADD REGA_0 REGA_2
# hX009 -> NOOP
# hX00a -> NOOP
# hX00b -> ADD REGA_f REGA_1
# hX00c -> NOOP
# hX00d -> NOOP
# hX00e -> BRA ZERO ADRS010
# hX00f -> BRA POS ADRS008
# hX010 -> STR REGA_2 MEM2
# RUNNING MULTIPLICATION TEST PROGRAM...
# *****************************
# CHECKING MEMORY VALUE AT LOCATION hX002
# MULTIPLIED 13 * 15, EXP RES: 195
# *****************************
# Solution=        132 
# Solution= 00000084 
# Solution= 00000000000000000000000010000100 
# 
# ** Note: $stop    : C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v(182)
#    Time: 3230 ps  Iteration: 0  Instance: /mult_tb
# Break in Module mult_tb at C:/Users/nabeehdaouk/source/repos/SeniorDesign398/Pipelined_CPU/Multicore_Processor/mult_tb.v line 182
