//! A64 sve compare tests.
//!
//! Auto-generated from ARM ASL specifications.
//! DO NOT EDIT MANUALLY.

#![allow(unused_imports)]
#![allow(dead_code)]

use crate::generated::test_helpers::*;

// ============================================================================
// FCMEQ_P.P.Z0__ Tests
// ============================================================================

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_fcmeq_p_p_z0_field_size_0_min_2000_65122000() {
    // Encoding: 0x65122000
    // Test FCMEQ_P.P.Z0__ field size = 0 (Min)
    // Fields: size=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x65122000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_fcmeq_p_p_z0_field_size_1_poweroftwo_2000_65522000() {
    // Encoding: 0x65522000
    // Test FCMEQ_P.P.Z0__ field size = 1 (PowerOfTwo)
    // Fields: Pd=0, size=1, Pg=0, Zn=0
    let encoding: u32 = 0x65522000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_fcmeq_p_p_z0_field_size_2_poweroftwo_2000_65922000() {
    // Encoding: 0x65922000
    // Test FCMEQ_P.P.Z0__ field size = 2 (PowerOfTwo)
    // Fields: Pd=0, size=2, Pg=0, Zn=0
    let encoding: u32 = 0x65922000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_fcmeq_p_p_z0_field_size_3_max_2000_65d22000() {
    // Encoding: 0x65D22000
    // Test FCMEQ_P.P.Z0__ field size = 3 (Max)
    // Fields: Pd=0, Pg=0, Zn=0, size=3
    let encoding: u32 = 0x65D22000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmeq_p_p_z0_field_pg_0_min_2000_65122000() {
    // Encoding: 0x65122000
    // Test FCMEQ_P.P.Z0__ field Pg = 0 (Min)
    // Fields: Pd=0, Zn=0, size=0, Pg=0
    let encoding: u32 = 0x65122000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmeq_p_p_z0_field_pg_1_poweroftwo_2000_65122400() {
    // Encoding: 0x65122400
    // Test FCMEQ_P.P.Z0__ field Pg = 1 (PowerOfTwo)
    // Fields: Zn=0, Pg=1, Pd=0, size=0
    let encoding: u32 = 0x65122400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmeq_p_p_z0_field_zn_0_min_2000_65122000() {
    // Encoding: 0x65122000
    // Test FCMEQ_P.P.Z0__ field Zn = 0 (Min)
    // Fields: size=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x65122000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmeq_p_p_z0_field_zn_1_poweroftwo_2000_65122020() {
    // Encoding: 0x65122020
    // Test FCMEQ_P.P.Z0__ field Zn = 1 (PowerOfTwo)
    // Fields: size=0, Pg=0, Zn=1, Pd=0
    let encoding: u32 = 0x65122020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmeq_p_p_z0_field_zn_30_poweroftwominusone_2000_651223c0() {
    // Encoding: 0x651223C0
    // Test FCMEQ_P.P.Z0__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: size=0, Zn=30, Pd=0, Pg=0
    let encoding: u32 = 0x651223C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmeq_p_p_z0_field_zn_31_max_2000_651223e0() {
    // Encoding: 0x651223E0
    // Test FCMEQ_P.P.Z0__ field Zn = 31 (Max)
    // Fields: Pd=0, Pg=0, size=0, Zn=31
    let encoding: u32 = 0x651223E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmeq_p_p_z0_field_pd_0_min_2000_65122000() {
    // Encoding: 0x65122000
    // Test FCMEQ_P.P.Z0__ field Pd = 0 (Min)
    // Fields: Zn=0, size=0, Pg=0, Pd=0
    let encoding: u32 = 0x65122000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmeq_p_p_z0_field_pd_1_poweroftwo_2000_65122001() {
    // Encoding: 0x65122001
    // Test FCMEQ_P.P.Z0__ field Pd = 1 (PowerOfTwo)
    // Fields: Zn=0, Pd=1, Pg=0, size=0
    let encoding: u32 = 0x65122001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_fcmeq_p_p_z0_combo_0_2000_65122000() {
    // Encoding: 0x65122000
    // Test FCMEQ_P.P.Z0__ field combination: size=0, Pg=0, Zn=0, Pd=0
    // Fields: size=0, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x65122000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_fcmeq_p_p_z0_special_size_0_size_variant_0_8192_65122000() {
    // Encoding: 0x65122000
    // Test FCMEQ_P.P.Z0__ special value size = 0 (Size variant 0)
    // Fields: Zn=0, Pd=0, Pg=0, size=0
    let encoding: u32 = 0x65122000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_fcmeq_p_p_z0_special_size_1_size_variant_1_8192_65522000() {
    // Encoding: 0x65522000
    // Test FCMEQ_P.P.Z0__ special value size = 1 (Size variant 1)
    // Fields: Pd=0, Pg=0, Zn=0, size=1
    let encoding: u32 = 0x65522000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_fcmeq_p_p_z0_special_size_2_size_variant_2_8192_65922000() {
    // Encoding: 0x65922000
    // Test FCMEQ_P.P.Z0__ special value size = 2 (Size variant 2)
    // Fields: size=2, Pd=0, Zn=0, Pg=0
    let encoding: u32 = 0x65922000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_fcmeq_p_p_z0_special_size_3_size_variant_3_8192_65d22000() {
    // Encoding: 0x65D22000
    // Test FCMEQ_P.P.Z0__ special value size = 3 (Size variant 3)
    // Fields: Pd=0, size=3, Pg=0, Zn=0
    let encoding: u32 = 0x65D22000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_fcmeq_p_p_z0_invalid_0_2000_65122000() {
    // Encoding: 0x65122000
    // Test FCMEQ_P.P.Z0__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pd=0, size=0, Zn=0, Pg=0
    let encoding: u32 = 0x65122000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmeq_p_p_z0_invalid_1_2000_65122000() {
    // Encoding: 0x65122000
    // Test FCMEQ_P.P.Z0__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x65122000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([false, false]) }" }
/// triggers Undefined
#[test]
fn test_fcmeq_p_p_z0_invalid_2_2000_65122000() {
    // Encoding: 0x65122000
    // Test FCMEQ_P.P.Z0__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }
    // Fields: size=0, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x65122000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmeq_p_p_z0_invalid_3_2000_65122000() {
    // Encoding: 0x65122000
    // Test FCMEQ_P.P.Z0__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Pd=0, Zn=0, Pg=0
    let encoding: u32 = 0x65122000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_fcmgt_p_p_z0_field_size_0_min_2010_65102010() {
    // Encoding: 0x65102010
    // Test FCMGT_P.P.Z0__ field size = 0 (Min)
    // Fields: Pd=0, size=0, Pg=0, Zn=0
    let encoding: u32 = 0x65102010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_fcmgt_p_p_z0_field_size_1_poweroftwo_2010_65502010() {
    // Encoding: 0x65502010
    // Test FCMGT_P.P.Z0__ field size = 1 (PowerOfTwo)
    // Fields: Pg=0, Zn=0, size=1, Pd=0
    let encoding: u32 = 0x65502010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_fcmgt_p_p_z0_field_size_2_poweroftwo_2010_65902010() {
    // Encoding: 0x65902010
    // Test FCMGT_P.P.Z0__ field size = 2 (PowerOfTwo)
    // Fields: size=2, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x65902010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_fcmgt_p_p_z0_field_size_3_max_2010_65d02010() {
    // Encoding: 0x65D02010
    // Test FCMGT_P.P.Z0__ field size = 3 (Max)
    // Fields: Zn=0, Pg=0, size=3, Pd=0
    let encoding: u32 = 0x65D02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmgt_p_p_z0_field_pg_0_min_2010_65102010() {
    // Encoding: 0x65102010
    // Test FCMGT_P.P.Z0__ field Pg = 0 (Min)
    // Fields: Pg=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x65102010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmgt_p_p_z0_field_pg_1_poweroftwo_2010_65102410() {
    // Encoding: 0x65102410
    // Test FCMGT_P.P.Z0__ field Pg = 1 (PowerOfTwo)
    // Fields: Zn=0, Pg=1, Pd=0, size=0
    let encoding: u32 = 0x65102410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmgt_p_p_z0_field_zn_0_min_2010_65102010() {
    // Encoding: 0x65102010
    // Test FCMGT_P.P.Z0__ field Zn = 0 (Min)
    // Fields: size=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x65102010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmgt_p_p_z0_field_zn_1_poweroftwo_2010_65102030() {
    // Encoding: 0x65102030
    // Test FCMGT_P.P.Z0__ field Zn = 1 (PowerOfTwo)
    // Fields: Pd=0, size=0, Zn=1, Pg=0
    let encoding: u32 = 0x65102030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmgt_p_p_z0_field_zn_30_poweroftwominusone_2010_651023d0() {
    // Encoding: 0x651023D0
    // Test FCMGT_P.P.Z0__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Pd=0, size=0, Zn=30, Pg=0
    let encoding: u32 = 0x651023D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmgt_p_p_z0_field_zn_31_max_2010_651023f0() {
    // Encoding: 0x651023F0
    // Test FCMGT_P.P.Z0__ field Zn = 31 (Max)
    // Fields: Pg=0, size=0, Zn=31, Pd=0
    let encoding: u32 = 0x651023F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmgt_p_p_z0_field_pd_0_min_2010_65102010() {
    // Encoding: 0x65102010
    // Test FCMGT_P.P.Z0__ field Pd = 0 (Min)
    // Fields: size=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x65102010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmgt_p_p_z0_field_pd_1_poweroftwo_2010_65102011() {
    // Encoding: 0x65102011
    // Test FCMGT_P.P.Z0__ field Pd = 1 (PowerOfTwo)
    // Fields: Pd=1, Zn=0, Pg=0, size=0
    let encoding: u32 = 0x65102011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_fcmgt_p_p_z0_combo_0_2010_65102010() {
    // Encoding: 0x65102010
    // Test FCMGT_P.P.Z0__ field combination: size=0, Pg=0, Zn=0, Pd=0
    // Fields: Pd=0, size=0, Zn=0, Pg=0
    let encoding: u32 = 0x65102010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_fcmgt_p_p_z0_special_size_0_size_variant_0_8208_65102010() {
    // Encoding: 0x65102010
    // Test FCMGT_P.P.Z0__ special value size = 0 (Size variant 0)
    // Fields: Pd=0, Zn=0, Pg=0, size=0
    let encoding: u32 = 0x65102010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_fcmgt_p_p_z0_special_size_1_size_variant_1_8208_65502010() {
    // Encoding: 0x65502010
    // Test FCMGT_P.P.Z0__ special value size = 1 (Size variant 1)
    // Fields: Pg=0, Pd=0, size=1, Zn=0
    let encoding: u32 = 0x65502010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_fcmgt_p_p_z0_special_size_2_size_variant_2_8208_65902010() {
    // Encoding: 0x65902010
    // Test FCMGT_P.P.Z0__ special value size = 2 (Size variant 2)
    // Fields: Pg=0, Pd=0, size=2, Zn=0
    let encoding: u32 = 0x65902010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_fcmgt_p_p_z0_special_size_3_size_variant_3_8208_65d02010() {
    // Encoding: 0x65D02010
    // Test FCMGT_P.P.Z0__ special value size = 3 (Size variant 3)
    // Fields: size=3, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x65D02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_fcmgt_p_p_z0_invalid_0_2010_65102010() {
    // Encoding: 0x65102010
    // Test FCMGT_P.P.Z0__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pd=0, size=0, Zn=0, Pg=0
    let encoding: u32 = 0x65102010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmgt_p_p_z0_invalid_1_2010_65102010() {
    // Encoding: 0x65102010
    // Test FCMGT_P.P.Z0__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Zn=0, Pg=0, Pd=0
    let encoding: u32 = 0x65102010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([false, false]) }" }
/// triggers Undefined
#[test]
fn test_fcmgt_p_p_z0_invalid_2_2010_65102010() {
    // Encoding: 0x65102010
    // Test FCMGT_P.P.Z0__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }
    // Fields: Pd=0, size=0, Zn=0, Pg=0
    let encoding: u32 = 0x65102010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmgt_p_p_z0_invalid_3_2010_65102010() {
    // Encoding: 0x65102010
    // Test FCMGT_P.P.Z0__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pg=0, size=0, Pd=0, Zn=0
    let encoding: u32 = 0x65102010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_fcmge_p_p_z0_field_size_0_min_2000_65102000() {
    // Encoding: 0x65102000
    // Test FCMGE_P.P.Z0__ field size = 0 (Min)
    // Fields: size=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x65102000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_fcmge_p_p_z0_field_size_1_poweroftwo_2000_65502000() {
    // Encoding: 0x65502000
    // Test FCMGE_P.P.Z0__ field size = 1 (PowerOfTwo)
    // Fields: Pd=0, size=1, Pg=0, Zn=0
    let encoding: u32 = 0x65502000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_fcmge_p_p_z0_field_size_2_poweroftwo_2000_65902000() {
    // Encoding: 0x65902000
    // Test FCMGE_P.P.Z0__ field size = 2 (PowerOfTwo)
    // Fields: Zn=0, size=2, Pd=0, Pg=0
    let encoding: u32 = 0x65902000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_fcmge_p_p_z0_field_size_3_max_2000_65d02000() {
    // Encoding: 0x65D02000
    // Test FCMGE_P.P.Z0__ field size = 3 (Max)
    // Fields: Pg=0, Zn=0, size=3, Pd=0
    let encoding: u32 = 0x65D02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmge_p_p_z0_field_pg_0_min_2000_65102000() {
    // Encoding: 0x65102000
    // Test FCMGE_P.P.Z0__ field Pg = 0 (Min)
    // Fields: Pd=0, Pg=0, size=0, Zn=0
    let encoding: u32 = 0x65102000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmge_p_p_z0_field_pg_1_poweroftwo_2000_65102400() {
    // Encoding: 0x65102400
    // Test FCMGE_P.P.Z0__ field Pg = 1 (PowerOfTwo)
    // Fields: Zn=0, Pg=1, Pd=0, size=0
    let encoding: u32 = 0x65102400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmge_p_p_z0_field_zn_0_min_2000_65102000() {
    // Encoding: 0x65102000
    // Test FCMGE_P.P.Z0__ field Zn = 0 (Min)
    // Fields: Zn=0, size=0, Pg=0, Pd=0
    let encoding: u32 = 0x65102000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmge_p_p_z0_field_zn_1_poweroftwo_2000_65102020() {
    // Encoding: 0x65102020
    // Test FCMGE_P.P.Z0__ field Zn = 1 (PowerOfTwo)
    // Fields: Pd=0, Zn=1, Pg=0, size=0
    let encoding: u32 = 0x65102020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmge_p_p_z0_field_zn_30_poweroftwominusone_2000_651023c0() {
    // Encoding: 0x651023C0
    // Test FCMGE_P.P.Z0__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Pd=0, Zn=30, size=0, Pg=0
    let encoding: u32 = 0x651023C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmge_p_p_z0_field_zn_31_max_2000_651023e0() {
    // Encoding: 0x651023E0
    // Test FCMGE_P.P.Z0__ field Zn = 31 (Max)
    // Fields: Pg=0, Pd=0, Zn=31, size=0
    let encoding: u32 = 0x651023E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmge_p_p_z0_field_pd_0_min_2000_65102000() {
    // Encoding: 0x65102000
    // Test FCMGE_P.P.Z0__ field Pd = 0 (Min)
    // Fields: Pg=0, size=0, Pd=0, Zn=0
    let encoding: u32 = 0x65102000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmge_p_p_z0_field_pd_1_poweroftwo_2000_65102001() {
    // Encoding: 0x65102001
    // Test FCMGE_P.P.Z0__ field Pd = 1 (PowerOfTwo)
    // Fields: size=0, Pg=0, Zn=0, Pd=1
    let encoding: u32 = 0x65102001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_fcmge_p_p_z0_combo_0_2000_65102000() {
    // Encoding: 0x65102000
    // Test FCMGE_P.P.Z0__ field combination: size=0, Pg=0, Zn=0, Pd=0
    // Fields: Pd=0, size=0, Zn=0, Pg=0
    let encoding: u32 = 0x65102000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_fcmge_p_p_z0_special_size_0_size_variant_0_8192_65102000() {
    // Encoding: 0x65102000
    // Test FCMGE_P.P.Z0__ special value size = 0 (Size variant 0)
    // Fields: size=0, Pd=0, Zn=0, Pg=0
    let encoding: u32 = 0x65102000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_fcmge_p_p_z0_special_size_1_size_variant_1_8192_65502000() {
    // Encoding: 0x65502000
    // Test FCMGE_P.P.Z0__ special value size = 1 (Size variant 1)
    // Fields: size=1, Zn=0, Pg=0, Pd=0
    let encoding: u32 = 0x65502000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_fcmge_p_p_z0_special_size_2_size_variant_2_8192_65902000() {
    // Encoding: 0x65902000
    // Test FCMGE_P.P.Z0__ special value size = 2 (Size variant 2)
    // Fields: Pg=0, size=2, Zn=0, Pd=0
    let encoding: u32 = 0x65902000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_fcmge_p_p_z0_special_size_3_size_variant_3_8192_65d02000() {
    // Encoding: 0x65D02000
    // Test FCMGE_P.P.Z0__ special value size = 3 (Size variant 3)
    // Fields: Pd=0, Zn=0, size=3, Pg=0
    let encoding: u32 = 0x65D02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_fcmge_p_p_z0_invalid_0_2000_65102000() {
    // Encoding: 0x65102000
    // Test FCMGE_P.P.Z0__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pd=0, Pg=0, Zn=0, size=0
    let encoding: u32 = 0x65102000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmge_p_p_z0_invalid_1_2000_65102000() {
    // Encoding: 0x65102000
    // Test FCMGE_P.P.Z0__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pd=0, Pg=0, size=0, Zn=0
    let encoding: u32 = 0x65102000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([false, false]) }" }
/// triggers Undefined
#[test]
fn test_fcmge_p_p_z0_invalid_2_2000_65102000() {
    // Encoding: 0x65102000
    // Test FCMGE_P.P.Z0__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }
    // Fields: Zn=0, size=0, Pd=0, Pg=0
    let encoding: u32 = 0x65102000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmge_p_p_z0_invalid_3_2000_65102000() {
    // Encoding: 0x65102000
    // Test FCMGE_P.P.Z0__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pg=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x65102000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_fcmlt_p_p_z0_field_size_0_min_2000_65112000() {
    // Encoding: 0x65112000
    // Test FCMLT_P.P.Z0__ field size = 0 (Min)
    // Fields: size=0, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x65112000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_fcmlt_p_p_z0_field_size_1_poweroftwo_2000_65512000() {
    // Encoding: 0x65512000
    // Test FCMLT_P.P.Z0__ field size = 1 (PowerOfTwo)
    // Fields: Zn=0, Pg=0, size=1, Pd=0
    let encoding: u32 = 0x65512000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_fcmlt_p_p_z0_field_size_2_poweroftwo_2000_65912000() {
    // Encoding: 0x65912000
    // Test FCMLT_P.P.Z0__ field size = 2 (PowerOfTwo)
    // Fields: Zn=0, Pd=0, size=2, Pg=0
    let encoding: u32 = 0x65912000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_fcmlt_p_p_z0_field_size_3_max_2000_65d12000() {
    // Encoding: 0x65D12000
    // Test FCMLT_P.P.Z0__ field size = 3 (Max)
    // Fields: size=3, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x65D12000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmlt_p_p_z0_field_pg_0_min_2000_65112000() {
    // Encoding: 0x65112000
    // Test FCMLT_P.P.Z0__ field Pg = 0 (Min)
    // Fields: Pd=0, Pg=0, size=0, Zn=0
    let encoding: u32 = 0x65112000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmlt_p_p_z0_field_pg_1_poweroftwo_2000_65112400() {
    // Encoding: 0x65112400
    // Test FCMLT_P.P.Z0__ field Pg = 1 (PowerOfTwo)
    // Fields: Zn=0, size=0, Pg=1, Pd=0
    let encoding: u32 = 0x65112400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmlt_p_p_z0_field_zn_0_min_2000_65112000() {
    // Encoding: 0x65112000
    // Test FCMLT_P.P.Z0__ field Zn = 0 (Min)
    // Fields: Zn=0, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x65112000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmlt_p_p_z0_field_zn_1_poweroftwo_2000_65112020() {
    // Encoding: 0x65112020
    // Test FCMLT_P.P.Z0__ field Zn = 1 (PowerOfTwo)
    // Fields: size=0, Pd=0, Pg=0, Zn=1
    let encoding: u32 = 0x65112020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmlt_p_p_z0_field_zn_30_poweroftwominusone_2000_651123c0() {
    // Encoding: 0x651123C0
    // Test FCMLT_P.P.Z0__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Pg=0, size=0, Pd=0, Zn=30
    let encoding: u32 = 0x651123C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmlt_p_p_z0_field_zn_31_max_2000_651123e0() {
    // Encoding: 0x651123E0
    // Test FCMLT_P.P.Z0__ field Zn = 31 (Max)
    // Fields: Zn=31, size=0, Pg=0, Pd=0
    let encoding: u32 = 0x651123E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmlt_p_p_z0_field_pd_0_min_2000_65112000() {
    // Encoding: 0x65112000
    // Test FCMLT_P.P.Z0__ field Pd = 0 (Min)
    // Fields: size=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x65112000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmlt_p_p_z0_field_pd_1_poweroftwo_2000_65112001() {
    // Encoding: 0x65112001
    // Test FCMLT_P.P.Z0__ field Pd = 1 (PowerOfTwo)
    // Fields: size=0, Pd=1, Zn=0, Pg=0
    let encoding: u32 = 0x65112001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_fcmlt_p_p_z0_combo_0_2000_65112000() {
    // Encoding: 0x65112000
    // Test FCMLT_P.P.Z0__ field combination: size=0, Pg=0, Zn=0, Pd=0
    // Fields: size=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x65112000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_fcmlt_p_p_z0_special_size_0_size_variant_0_8192_65112000() {
    // Encoding: 0x65112000
    // Test FCMLT_P.P.Z0__ special value size = 0 (Size variant 0)
    // Fields: size=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x65112000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_fcmlt_p_p_z0_special_size_1_size_variant_1_8192_65512000() {
    // Encoding: 0x65512000
    // Test FCMLT_P.P.Z0__ special value size = 1 (Size variant 1)
    // Fields: size=1, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x65512000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_fcmlt_p_p_z0_special_size_2_size_variant_2_8192_65912000() {
    // Encoding: 0x65912000
    // Test FCMLT_P.P.Z0__ special value size = 2 (Size variant 2)
    // Fields: Pg=0, Zn=0, size=2, Pd=0
    let encoding: u32 = 0x65912000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_fcmlt_p_p_z0_special_size_3_size_variant_3_8192_65d12000() {
    // Encoding: 0x65D12000
    // Test FCMLT_P.P.Z0__ special value size = 3 (Size variant 3)
    // Fields: Pg=0, size=3, Zn=0, Pd=0
    let encoding: u32 = 0x65D12000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_fcmlt_p_p_z0_invalid_0_2000_65112000() {
    // Encoding: 0x65112000
    // Test FCMLT_P.P.Z0__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Zn=0, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x65112000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmlt_p_p_z0_invalid_1_2000_65112000() {
    // Encoding: 0x65112000
    // Test FCMLT_P.P.Z0__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zn=0, size=0, Pg=0, Pd=0
    let encoding: u32 = 0x65112000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([false, false]) }" }
/// triggers Undefined
#[test]
fn test_fcmlt_p_p_z0_invalid_2_2000_65112000() {
    // Encoding: 0x65112000
    // Test FCMLT_P.P.Z0__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }
    // Fields: Pg=0, Pd=0, size=0, Zn=0
    let encoding: u32 = 0x65112000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmlt_p_p_z0_invalid_3_2000_65112000() {
    // Encoding: 0x65112000
    // Test FCMLT_P.P.Z0__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Pd=0, Zn=0, Pg=0
    let encoding: u32 = 0x65112000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_fcmle_p_p_z0_field_size_0_min_2010_65112010() {
    // Encoding: 0x65112010
    // Test FCMLE_P.P.Z0__ field size = 0 (Min)
    // Fields: size=0, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x65112010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_fcmle_p_p_z0_field_size_1_poweroftwo_2010_65512010() {
    // Encoding: 0x65512010
    // Test FCMLE_P.P.Z0__ field size = 1 (PowerOfTwo)
    // Fields: size=1, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x65512010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_fcmle_p_p_z0_field_size_2_poweroftwo_2010_65912010() {
    // Encoding: 0x65912010
    // Test FCMLE_P.P.Z0__ field size = 2 (PowerOfTwo)
    // Fields: size=2, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x65912010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_fcmle_p_p_z0_field_size_3_max_2010_65d12010() {
    // Encoding: 0x65D12010
    // Test FCMLE_P.P.Z0__ field size = 3 (Max)
    // Fields: Pg=0, Zn=0, Pd=0, size=3
    let encoding: u32 = 0x65D12010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmle_p_p_z0_field_pg_0_min_2010_65112010() {
    // Encoding: 0x65112010
    // Test FCMLE_P.P.Z0__ field Pg = 0 (Min)
    // Fields: Zn=0, size=0, Pg=0, Pd=0
    let encoding: u32 = 0x65112010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmle_p_p_z0_field_pg_1_poweroftwo_2010_65112410() {
    // Encoding: 0x65112410
    // Test FCMLE_P.P.Z0__ field Pg = 1 (PowerOfTwo)
    // Fields: size=0, Pg=1, Pd=0, Zn=0
    let encoding: u32 = 0x65112410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmle_p_p_z0_field_zn_0_min_2010_65112010() {
    // Encoding: 0x65112010
    // Test FCMLE_P.P.Z0__ field Zn = 0 (Min)
    // Fields: Pd=0, Zn=0, size=0, Pg=0
    let encoding: u32 = 0x65112010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmle_p_p_z0_field_zn_1_poweroftwo_2010_65112030() {
    // Encoding: 0x65112030
    // Test FCMLE_P.P.Z0__ field Zn = 1 (PowerOfTwo)
    // Fields: Pg=0, Pd=0, Zn=1, size=0
    let encoding: u32 = 0x65112030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmle_p_p_z0_field_zn_30_poweroftwominusone_2010_651123d0() {
    // Encoding: 0x651123D0
    // Test FCMLE_P.P.Z0__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: size=0, Pd=0, Pg=0, Zn=30
    let encoding: u32 = 0x651123D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmle_p_p_z0_field_zn_31_max_2010_651123f0() {
    // Encoding: 0x651123F0
    // Test FCMLE_P.P.Z0__ field Zn = 31 (Max)
    // Fields: Zn=31, Pg=0, size=0, Pd=0
    let encoding: u32 = 0x651123F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmle_p_p_z0_field_pd_0_min_2010_65112010() {
    // Encoding: 0x65112010
    // Test FCMLE_P.P.Z0__ field Pd = 0 (Min)
    // Fields: size=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x65112010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmle_p_p_z0_field_pd_1_poweroftwo_2010_65112011() {
    // Encoding: 0x65112011
    // Test FCMLE_P.P.Z0__ field Pd = 1 (PowerOfTwo)
    // Fields: Zn=0, size=0, Pg=0, Pd=1
    let encoding: u32 = 0x65112011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_fcmle_p_p_z0_combo_0_2010_65112010() {
    // Encoding: 0x65112010
    // Test FCMLE_P.P.Z0__ field combination: size=0, Pg=0, Zn=0, Pd=0
    // Fields: Zn=0, Pg=0, Pd=0, size=0
    let encoding: u32 = 0x65112010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_fcmle_p_p_z0_special_size_0_size_variant_0_8208_65112010() {
    // Encoding: 0x65112010
    // Test FCMLE_P.P.Z0__ special value size = 0 (Size variant 0)
    // Fields: Zn=0, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x65112010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_fcmle_p_p_z0_special_size_1_size_variant_1_8208_65512010() {
    // Encoding: 0x65512010
    // Test FCMLE_P.P.Z0__ special value size = 1 (Size variant 1)
    // Fields: Zn=0, Pg=0, Pd=0, size=1
    let encoding: u32 = 0x65512010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_fcmle_p_p_z0_special_size_2_size_variant_2_8208_65912010() {
    // Encoding: 0x65912010
    // Test FCMLE_P.P.Z0__ special value size = 2 (Size variant 2)
    // Fields: size=2, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x65912010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_fcmle_p_p_z0_special_size_3_size_variant_3_8208_65d12010() {
    // Encoding: 0x65D12010
    // Test FCMLE_P.P.Z0__ special value size = 3 (Size variant 3)
    // Fields: size=3, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x65D12010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_fcmle_p_p_z0_invalid_0_2010_65112010() {
    // Encoding: 0x65112010
    // Test FCMLE_P.P.Z0__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: size=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x65112010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmle_p_p_z0_invalid_1_2010_65112010() {
    // Encoding: 0x65112010
    // Test FCMLE_P.P.Z0__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zn=0, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x65112010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([false, false]) }" }
/// triggers Undefined
#[test]
fn test_fcmle_p_p_z0_invalid_2_2010_65112010() {
    // Encoding: 0x65112010
    // Test FCMLE_P.P.Z0__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }
    // Fields: Pd=0, size=0, Zn=0, Pg=0
    let encoding: u32 = 0x65112010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmle_p_p_z0_invalid_3_2010_65112010() {
    // Encoding: 0x65112010
    // Test FCMLE_P.P.Z0__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x65112010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_fcmne_p_p_z0_field_size_0_min_2000_65132000() {
    // Encoding: 0x65132000
    // Test FCMNE_P.P.Z0__ field size = 0 (Min)
    // Fields: size=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x65132000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_fcmne_p_p_z0_field_size_1_poweroftwo_2000_65532000() {
    // Encoding: 0x65532000
    // Test FCMNE_P.P.Z0__ field size = 1 (PowerOfTwo)
    // Fields: Zn=0, size=1, Pd=0, Pg=0
    let encoding: u32 = 0x65532000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_fcmne_p_p_z0_field_size_2_poweroftwo_2000_65932000() {
    // Encoding: 0x65932000
    // Test FCMNE_P.P.Z0__ field size = 2 (PowerOfTwo)
    // Fields: Zn=0, size=2, Pg=0, Pd=0
    let encoding: u32 = 0x65932000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_fcmne_p_p_z0_field_size_3_max_2000_65d32000() {
    // Encoding: 0x65D32000
    // Test FCMNE_P.P.Z0__ field size = 3 (Max)
    // Fields: Pg=0, Pd=0, Zn=0, size=3
    let encoding: u32 = 0x65D32000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmne_p_p_z0_field_pg_0_min_2000_65132000() {
    // Encoding: 0x65132000
    // Test FCMNE_P.P.Z0__ field Pg = 0 (Min)
    // Fields: size=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x65132000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmne_p_p_z0_field_pg_1_poweroftwo_2000_65132400() {
    // Encoding: 0x65132400
    // Test FCMNE_P.P.Z0__ field Pg = 1 (PowerOfTwo)
    // Fields: size=0, Pg=1, Zn=0, Pd=0
    let encoding: u32 = 0x65132400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmne_p_p_z0_field_zn_0_min_2000_65132000() {
    // Encoding: 0x65132000
    // Test FCMNE_P.P.Z0__ field Zn = 0 (Min)
    // Fields: Pd=0, Zn=0, Pg=0, size=0
    let encoding: u32 = 0x65132000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmne_p_p_z0_field_zn_1_poweroftwo_2000_65132020() {
    // Encoding: 0x65132020
    // Test FCMNE_P.P.Z0__ field Zn = 1 (PowerOfTwo)
    // Fields: Zn=1, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x65132020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmne_p_p_z0_field_zn_30_poweroftwominusone_2000_651323c0() {
    // Encoding: 0x651323C0
    // Test FCMNE_P.P.Z0__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: size=0, Pg=0, Zn=30, Pd=0
    let encoding: u32 = 0x651323C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmne_p_p_z0_field_zn_31_max_2000_651323e0() {
    // Encoding: 0x651323E0
    // Test FCMNE_P.P.Z0__ field Zn = 31 (Max)
    // Fields: Pg=0, Pd=0, Zn=31, size=0
    let encoding: u32 = 0x651323E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmne_p_p_z0_field_pd_0_min_2000_65132000() {
    // Encoding: 0x65132000
    // Test FCMNE_P.P.Z0__ field Pd = 0 (Min)
    // Fields: Zn=0, size=0, Pg=0, Pd=0
    let encoding: u32 = 0x65132000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmne_p_p_z0_field_pd_1_poweroftwo_2000_65132001() {
    // Encoding: 0x65132001
    // Test FCMNE_P.P.Z0__ field Pd = 1 (PowerOfTwo)
    // Fields: Pg=0, Zn=0, Pd=1, size=0
    let encoding: u32 = 0x65132001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_fcmne_p_p_z0_combo_0_2000_65132000() {
    // Encoding: 0x65132000
    // Test FCMNE_P.P.Z0__ field combination: size=0, Pg=0, Zn=0, Pd=0
    // Fields: Pg=0, Pd=0, size=0, Zn=0
    let encoding: u32 = 0x65132000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_fcmne_p_p_z0_special_size_0_size_variant_0_8192_65132000() {
    // Encoding: 0x65132000
    // Test FCMNE_P.P.Z0__ special value size = 0 (Size variant 0)
    // Fields: size=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x65132000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_fcmne_p_p_z0_special_size_1_size_variant_1_8192_65532000() {
    // Encoding: 0x65532000
    // Test FCMNE_P.P.Z0__ special value size = 1 (Size variant 1)
    // Fields: Zn=0, size=1, Pg=0, Pd=0
    let encoding: u32 = 0x65532000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_fcmne_p_p_z0_special_size_2_size_variant_2_8192_65932000() {
    // Encoding: 0x65932000
    // Test FCMNE_P.P.Z0__ special value size = 2 (Size variant 2)
    // Fields: size=2, Pd=0, Zn=0, Pg=0
    let encoding: u32 = 0x65932000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_fcmne_p_p_z0_special_size_3_size_variant_3_8192_65d32000() {
    // Encoding: 0x65D32000
    // Test FCMNE_P.P.Z0__ special value size = 3 (Size variant 3)
    // Fields: Zn=0, size=3, Pd=0, Pg=0
    let encoding: u32 = 0x65D32000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_fcmne_p_p_z0_invalid_0_2000_65132000() {
    // Encoding: 0x65132000
    // Test FCMNE_P.P.Z0__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pg=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x65132000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmne_p_p_z0_invalid_1_2000_65132000() {
    // Encoding: 0x65132000
    // Test FCMNE_P.P.Z0__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Zn=0, Pg=0, Pd=0
    let encoding: u32 = 0x65132000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([false, false]) }" }
/// triggers Undefined
#[test]
fn test_fcmne_p_p_z0_invalid_2_2000_65132000() {
    // Encoding: 0x65132000
    // Test FCMNE_P.P.Z0__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }
    // Fields: size=0, Pd=0, Zn=0, Pg=0
    let encoding: u32 = 0x65132000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmne_p_p_z0_invalid_3_2000_65132000() {
    // Encoding: 0x65132000
    // Test FCMNE_P.P.Z0__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pg=0, Pd=0, size=0, Zn=0
    let encoding: u32 = 0x65132000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.Z0__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_fcmeq_p_p_z0_reg_write_0_65122000() {
    // Test FCMEQ_P.P.Z0__ register write: SimdFromField("Pd")
    // Encoding: 0x65122000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x65122000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: FCMGT_P.P.Z0__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_fcmgt_p_p_z0_reg_write_0_65102010() {
    // Test FCMGT_P.P.Z0__ register write: SimdFromField("Pd")
    // Encoding: 0x65102010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x65102010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: FCMGE_P.P.Z0__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_fcmge_p_p_z0_reg_write_0_65102000() {
    // Test FCMGE_P.P.Z0__ register write: SimdFromField("Pd")
    // Encoding: 0x65102000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x65102000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: FCMLT_P.P.Z0__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_fcmlt_p_p_z0_reg_write_0_65112000() {
    // Test FCMLT_P.P.Z0__ register write: SimdFromField("Pd")
    // Encoding: 0x65112000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x65112000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: FCMLE_P.P.Z0__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_fcmle_p_p_z0_reg_write_0_65112010() {
    // Test FCMLE_P.P.Z0__ register write: SimdFromField("Pd")
    // Encoding: 0x65112010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x65112010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: FCMNE_P.P.Z0__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_fcmne_p_p_z0_reg_write_0_65132000() {
    // Test FCMNE_P.P.Z0__ register write: SimdFromField("Pd")
    // Encoding: 0x65132000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x65132000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

// ============================================================================
// CMPEQ_P.P.ZI__ Tests
// ============================================================================

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmpeq_p_p_zi_field_size_0_min_8000_25008000() {
    // Encoding: 0x25008000
    // Test CMPEQ_P.P.ZI__ field size = 0 (Min)
    // Fields: imm5=0, Pg=0, Zn=0, size=0, Pd=0
    let encoding: u32 = 0x25008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmpeq_p_p_zi_field_size_1_poweroftwo_8000_25408000() {
    // Encoding: 0x25408000
    // Test CMPEQ_P.P.ZI__ field size = 1 (PowerOfTwo)
    // Fields: Pg=0, imm5=0, Zn=0, size=1, Pd=0
    let encoding: u32 = 0x25408000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmpeq_p_p_zi_field_size_2_poweroftwo_8000_25808000() {
    // Encoding: 0x25808000
    // Test CMPEQ_P.P.ZI__ field size = 2 (PowerOfTwo)
    // Fields: size=2, imm5=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x25808000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmpeq_p_p_zi_field_size_3_max_8000_25c08000() {
    // Encoding: 0x25C08000
    // Test CMPEQ_P.P.ZI__ field size = 3 (Max)
    // Fields: imm5=0, Pg=0, Pd=0, Zn=0, size=3
    let encoding: u32 = 0x25C08000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 0, boundary: Zero }
/// immediate value 0
#[test]
fn test_cmpeq_p_p_zi_field_imm5_0_zero_8000_25008000() {
    // Encoding: 0x25008000
    // Test CMPEQ_P.P.ZI__ field imm5 = 0 (Zero)
    // Fields: Zn=0, Pd=0, imm5=0, Pg=0, size=0
    let encoding: u32 = 0x25008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 1, boundary: PowerOfTwo }
/// immediate value 1
#[test]
fn test_cmpeq_p_p_zi_field_imm5_1_poweroftwo_8000_25018000() {
    // Encoding: 0x25018000
    // Test CMPEQ_P.P.ZI__ field imm5 = 1 (PowerOfTwo)
    // Fields: imm5=1, Pg=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x25018000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 3, boundary: PowerOfTwoMinusOne }
/// 2^2 - 1 = 3
#[test]
fn test_cmpeq_p_p_zi_field_imm5_3_poweroftwominusone_8000_25038000() {
    // Encoding: 0x25038000
    // Test CMPEQ_P.P.ZI__ field imm5 = 3 (PowerOfTwoMinusOne)
    // Fields: Zn=0, imm5=3, Pg=0, Pd=0, size=0
    let encoding: u32 = 0x25038000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 4, boundary: PowerOfTwo }
/// power of 2 (2^2 = 4)
#[test]
fn test_cmpeq_p_p_zi_field_imm5_4_poweroftwo_8000_25048000() {
    // Encoding: 0x25048000
    // Test CMPEQ_P.P.ZI__ field imm5 = 4 (PowerOfTwo)
    // Fields: Pg=0, size=0, Pd=0, imm5=4, Zn=0
    let encoding: u32 = 0x25048000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 7, boundary: PowerOfTwoMinusOne }
/// 2^3 - 1 = 7
#[test]
fn test_cmpeq_p_p_zi_field_imm5_7_poweroftwominusone_8000_25078000() {
    // Encoding: 0x25078000
    // Test CMPEQ_P.P.ZI__ field imm5 = 7 (PowerOfTwoMinusOne)
    // Fields: Zn=0, Pg=0, size=0, Pd=0, imm5=7
    let encoding: u32 = 0x25078000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 8, boundary: PowerOfTwo }
/// power of 2 (2^3 = 8)
#[test]
fn test_cmpeq_p_p_zi_field_imm5_8_poweroftwo_8000_25088000() {
    // Encoding: 0x25088000
    // Test CMPEQ_P.P.ZI__ field imm5 = 8 (PowerOfTwo)
    // Fields: size=0, Zn=0, Pd=0, imm5=8, Pg=0
    let encoding: u32 = 0x25088000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 15, boundary: PowerOfTwoMinusOne }
/// immediate midpoint (15)
#[test]
fn test_cmpeq_p_p_zi_field_imm5_15_poweroftwominusone_8000_250f8000() {
    // Encoding: 0x250F8000
    // Test CMPEQ_P.P.ZI__ field imm5 = 15 (PowerOfTwoMinusOne)
    // Fields: Pg=0, Pd=0, size=0, Zn=0, imm5=15
    let encoding: u32 = 0x250F8000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 16, boundary: PowerOfTwo }
/// power of 2 (2^4 = 16)
#[test]
fn test_cmpeq_p_p_zi_field_imm5_16_poweroftwo_8000_25108000() {
    // Encoding: 0x25108000
    // Test CMPEQ_P.P.ZI__ field imm5 = 16 (PowerOfTwo)
    // Fields: Pg=0, size=0, imm5=16, Zn=0, Pd=0
    let encoding: u32 = 0x25108000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 31, boundary: Max }
/// maximum immediate (31)
#[test]
fn test_cmpeq_p_p_zi_field_imm5_31_max_8000_251f8000() {
    // Encoding: 0x251F8000
    // Test CMPEQ_P.P.ZI__ field imm5 = 31 (Max)
    // Fields: imm5=31, Pg=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x251F8000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpeq_p_p_zi_field_pg_0_min_8000_25008000() {
    // Encoding: 0x25008000
    // Test CMPEQ_P.P.ZI__ field Pg = 0 (Min)
    // Fields: imm5=0, size=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x25008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpeq_p_p_zi_field_pg_1_poweroftwo_8000_25008400() {
    // Encoding: 0x25008400
    // Test CMPEQ_P.P.ZI__ field Pg = 1 (PowerOfTwo)
    // Fields: imm5=0, Zn=0, Pd=0, Pg=1, size=0
    let encoding: u32 = 0x25008400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpeq_p_p_zi_field_zn_0_min_8000_25008000() {
    // Encoding: 0x25008000
    // Test CMPEQ_P.P.ZI__ field Zn = 0 (Min)
    // Fields: Pg=0, size=0, imm5=0, Zn=0, Pd=0
    let encoding: u32 = 0x25008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpeq_p_p_zi_field_zn_1_poweroftwo_8000_25008020() {
    // Encoding: 0x25008020
    // Test CMPEQ_P.P.ZI__ field Zn = 1 (PowerOfTwo)
    // Fields: Pg=0, Zn=1, imm5=0, size=0, Pd=0
    let encoding: u32 = 0x25008020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpeq_p_p_zi_field_zn_30_poweroftwominusone_8000_250083c0() {
    // Encoding: 0x250083C0
    // Test CMPEQ_P.P.ZI__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Pd=0, size=0, Pg=0, imm5=0, Zn=30
    let encoding: u32 = 0x250083C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpeq_p_p_zi_field_zn_31_max_8000_250083e0() {
    // Encoding: 0x250083E0
    // Test CMPEQ_P.P.ZI__ field Zn = 31 (Max)
    // Fields: size=0, Pd=0, Zn=31, imm5=0, Pg=0
    let encoding: u32 = 0x250083E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpeq_p_p_zi_field_pd_0_min_8000_25008000() {
    // Encoding: 0x25008000
    // Test CMPEQ_P.P.ZI__ field Pd = 0 (Min)
    // Fields: Pg=0, Zn=0, size=0, Pd=0, imm5=0
    let encoding: u32 = 0x25008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpeq_p_p_zi_field_pd_1_poweroftwo_8000_25008001() {
    // Encoding: 0x25008001
    // Test CMPEQ_P.P.ZI__ field Pd = 1 (PowerOfTwo)
    // Fields: Pd=1, imm5=0, size=0, Pg=0, Zn=0
    let encoding: u32 = 0x25008001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmpeq_p_p_zi_combo_0_8000_25008000() {
    // Encoding: 0x25008000
    // Test CMPEQ_P.P.ZI__ field combination: size=0, imm5=0, Pg=0, Zn=0, Pd=0
    // Fields: Zn=0, imm5=0, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x25008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmpeq_p_p_zi_special_size_0_size_variant_0_32768_25008000() {
    // Encoding: 0x25008000
    // Test CMPEQ_P.P.ZI__ special value size = 0 (Size variant 0)
    // Fields: Pg=0, Pd=0, size=0, Zn=0, imm5=0
    let encoding: u32 = 0x25008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmpeq_p_p_zi_special_size_1_size_variant_1_32768_25408000() {
    // Encoding: 0x25408000
    // Test CMPEQ_P.P.ZI__ special value size = 1 (Size variant 1)
    // Fields: Zn=0, size=1, Pd=0, imm5=0, Pg=0
    let encoding: u32 = 0x25408000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmpeq_p_p_zi_special_size_2_size_variant_2_32768_25808000() {
    // Encoding: 0x25808000
    // Test CMPEQ_P.P.ZI__ special value size = 2 (Size variant 2)
    // Fields: Zn=0, Pg=0, imm5=0, size=2, Pd=0
    let encoding: u32 = 0x25808000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmpeq_p_p_zi_special_size_3_size_variant_3_32768_25c08000() {
    // Encoding: 0x25C08000
    // Test CMPEQ_P.P.ZI__ special value size = 3 (Size variant 3)
    // Fields: imm5=0, Pg=0, Zn=0, size=3, Pd=0
    let encoding: u32 = 0x25C08000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmpeq_p_p_zi_invalid_0_8000_25008000() {
    // Encoding: 0x25008000
    // Test CMPEQ_P.P.ZI__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pg=0, imm5=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x25008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpeq_p_p_zi_invalid_1_8000_25008000() {
    // Encoding: 0x25008000
    // Test CMPEQ_P.P.ZI__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Zn=0, Pd=0, imm5=0, Pg=0
    let encoding: u32 = 0x25008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmpgt_p_p_zi_field_size_0_min_10_25000010() {
    // Encoding: 0x25000010
    // Test CMPGT_P.P.ZI__ field size = 0 (Min)
    // Fields: Zn=0, Pd=0, imm5=0, Pg=0, size=0
    let encoding: u32 = 0x25000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmpgt_p_p_zi_field_size_1_poweroftwo_10_25400010() {
    // Encoding: 0x25400010
    // Test CMPGT_P.P.ZI__ field size = 1 (PowerOfTwo)
    // Fields: Zn=0, imm5=0, Pd=0, size=1, Pg=0
    let encoding: u32 = 0x25400010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmpgt_p_p_zi_field_size_2_poweroftwo_10_25800010() {
    // Encoding: 0x25800010
    // Test CMPGT_P.P.ZI__ field size = 2 (PowerOfTwo)
    // Fields: Zn=0, Pd=0, Pg=0, size=2, imm5=0
    let encoding: u32 = 0x25800010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmpgt_p_p_zi_field_size_3_max_10_25c00010() {
    // Encoding: 0x25C00010
    // Test CMPGT_P.P.ZI__ field size = 3 (Max)
    // Fields: imm5=0, size=3, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x25C00010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 0, boundary: Zero }
/// immediate value 0
#[test]
fn test_cmpgt_p_p_zi_field_imm5_0_zero_10_25000010() {
    // Encoding: 0x25000010
    // Test CMPGT_P.P.ZI__ field imm5 = 0 (Zero)
    // Fields: imm5=0, Pd=0, size=0, Zn=0, Pg=0
    let encoding: u32 = 0x25000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 1, boundary: PowerOfTwo }
/// immediate value 1
#[test]
fn test_cmpgt_p_p_zi_field_imm5_1_poweroftwo_10_25010010() {
    // Encoding: 0x25010010
    // Test CMPGT_P.P.ZI__ field imm5 = 1 (PowerOfTwo)
    // Fields: Zn=0, Pd=0, size=0, Pg=0, imm5=1
    let encoding: u32 = 0x25010010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 3, boundary: PowerOfTwoMinusOne }
/// 2^2 - 1 = 3
#[test]
fn test_cmpgt_p_p_zi_field_imm5_3_poweroftwominusone_10_25030010() {
    // Encoding: 0x25030010
    // Test CMPGT_P.P.ZI__ field imm5 = 3 (PowerOfTwoMinusOne)
    // Fields: Zn=0, Pg=0, imm5=3, Pd=0, size=0
    let encoding: u32 = 0x25030010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 4, boundary: PowerOfTwo }
/// power of 2 (2^2 = 4)
#[test]
fn test_cmpgt_p_p_zi_field_imm5_4_poweroftwo_10_25040010() {
    // Encoding: 0x25040010
    // Test CMPGT_P.P.ZI__ field imm5 = 4 (PowerOfTwo)
    // Fields: imm5=4, Zn=0, size=0, Pd=0, Pg=0
    let encoding: u32 = 0x25040010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 7, boundary: PowerOfTwoMinusOne }
/// 2^3 - 1 = 7
#[test]
fn test_cmpgt_p_p_zi_field_imm5_7_poweroftwominusone_10_25070010() {
    // Encoding: 0x25070010
    // Test CMPGT_P.P.ZI__ field imm5 = 7 (PowerOfTwoMinusOne)
    // Fields: size=0, imm5=7, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x25070010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 8, boundary: PowerOfTwo }
/// power of 2 (2^3 = 8)
#[test]
fn test_cmpgt_p_p_zi_field_imm5_8_poweroftwo_10_25080010() {
    // Encoding: 0x25080010
    // Test CMPGT_P.P.ZI__ field imm5 = 8 (PowerOfTwo)
    // Fields: size=0, imm5=8, Pd=0, Zn=0, Pg=0
    let encoding: u32 = 0x25080010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 15, boundary: PowerOfTwoMinusOne }
/// immediate midpoint (15)
#[test]
fn test_cmpgt_p_p_zi_field_imm5_15_poweroftwominusone_10_250f0010() {
    // Encoding: 0x250F0010
    // Test CMPGT_P.P.ZI__ field imm5 = 15 (PowerOfTwoMinusOne)
    // Fields: Zn=0, imm5=15, Pg=0, Pd=0, size=0
    let encoding: u32 = 0x250F0010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 16, boundary: PowerOfTwo }
/// power of 2 (2^4 = 16)
#[test]
fn test_cmpgt_p_p_zi_field_imm5_16_poweroftwo_10_25100010() {
    // Encoding: 0x25100010
    // Test CMPGT_P.P.ZI__ field imm5 = 16 (PowerOfTwo)
    // Fields: size=0, Zn=0, imm5=16, Pg=0, Pd=0
    let encoding: u32 = 0x25100010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 31, boundary: Max }
/// maximum immediate (31)
#[test]
fn test_cmpgt_p_p_zi_field_imm5_31_max_10_251f0010() {
    // Encoding: 0x251F0010
    // Test CMPGT_P.P.ZI__ field imm5 = 31 (Max)
    // Fields: size=0, Pg=0, Pd=0, Zn=0, imm5=31
    let encoding: u32 = 0x251F0010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpgt_p_p_zi_field_pg_0_min_10_25000010() {
    // Encoding: 0x25000010
    // Test CMPGT_P.P.ZI__ field Pg = 0 (Min)
    // Fields: size=0, imm5=0, Zn=0, Pg=0, Pd=0
    let encoding: u32 = 0x25000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpgt_p_p_zi_field_pg_1_poweroftwo_10_25000410() {
    // Encoding: 0x25000410
    // Test CMPGT_P.P.ZI__ field Pg = 1 (PowerOfTwo)
    // Fields: size=0, imm5=0, Pd=0, Zn=0, Pg=1
    let encoding: u32 = 0x25000410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpgt_p_p_zi_field_zn_0_min_10_25000010() {
    // Encoding: 0x25000010
    // Test CMPGT_P.P.ZI__ field Zn = 0 (Min)
    // Fields: Zn=0, size=0, imm5=0, Pg=0, Pd=0
    let encoding: u32 = 0x25000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpgt_p_p_zi_field_zn_1_poweroftwo_10_25000030() {
    // Encoding: 0x25000030
    // Test CMPGT_P.P.ZI__ field Zn = 1 (PowerOfTwo)
    // Fields: Pd=0, Pg=0, Zn=1, size=0, imm5=0
    let encoding: u32 = 0x25000030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpgt_p_p_zi_field_zn_30_poweroftwominusone_10_250003d0() {
    // Encoding: 0x250003D0
    // Test CMPGT_P.P.ZI__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Zn=30, size=0, Pd=0, imm5=0, Pg=0
    let encoding: u32 = 0x250003D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpgt_p_p_zi_field_zn_31_max_10_250003f0() {
    // Encoding: 0x250003F0
    // Test CMPGT_P.P.ZI__ field Zn = 31 (Max)
    // Fields: Pg=0, imm5=0, size=0, Zn=31, Pd=0
    let encoding: u32 = 0x250003F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpgt_p_p_zi_field_pd_0_min_10_25000010() {
    // Encoding: 0x25000010
    // Test CMPGT_P.P.ZI__ field Pd = 0 (Min)
    // Fields: size=0, imm5=0, Zn=0, Pg=0, Pd=0
    let encoding: u32 = 0x25000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpgt_p_p_zi_field_pd_1_poweroftwo_10_25000011() {
    // Encoding: 0x25000011
    // Test CMPGT_P.P.ZI__ field Pd = 1 (PowerOfTwo)
    // Fields: size=0, Zn=0, Pd=1, imm5=0, Pg=0
    let encoding: u32 = 0x25000011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmpgt_p_p_zi_combo_0_10_25000010() {
    // Encoding: 0x25000010
    // Test CMPGT_P.P.ZI__ field combination: size=0, imm5=0, Pg=0, Zn=0, Pd=0
    // Fields: Pg=0, Zn=0, Pd=0, size=0, imm5=0
    let encoding: u32 = 0x25000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmpgt_p_p_zi_special_size_0_size_variant_0_16_25000010() {
    // Encoding: 0x25000010
    // Test CMPGT_P.P.ZI__ special value size = 0 (Size variant 0)
    // Fields: size=0, Pg=0, Zn=0, Pd=0, imm5=0
    let encoding: u32 = 0x25000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmpgt_p_p_zi_special_size_1_size_variant_1_16_25400010() {
    // Encoding: 0x25400010
    // Test CMPGT_P.P.ZI__ special value size = 1 (Size variant 1)
    // Fields: Zn=0, size=1, imm5=0, Pg=0, Pd=0
    let encoding: u32 = 0x25400010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmpgt_p_p_zi_special_size_2_size_variant_2_16_25800010() {
    // Encoding: 0x25800010
    // Test CMPGT_P.P.ZI__ special value size = 2 (Size variant 2)
    // Fields: Zn=0, Pd=0, Pg=0, size=2, imm5=0
    let encoding: u32 = 0x25800010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmpgt_p_p_zi_special_size_3_size_variant_3_16_25c00010() {
    // Encoding: 0x25C00010
    // Test CMPGT_P.P.ZI__ special value size = 3 (Size variant 3)
    // Fields: size=3, Pg=0, Zn=0, Pd=0, imm5=0
    let encoding: u32 = 0x25C00010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmpgt_p_p_zi_invalid_0_10_25000010() {
    // Encoding: 0x25000010
    // Test CMPGT_P.P.ZI__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pd=0, Pg=0, size=0, imm5=0, Zn=0
    let encoding: u32 = 0x25000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpgt_p_p_zi_invalid_1_10_25000010() {
    // Encoding: 0x25000010
    // Test CMPGT_P.P.ZI__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pg=0, size=0, Pd=0, Zn=0, imm5=0
    let encoding: u32 = 0x25000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmpge_p_p_zi_field_size_0_min_0_25000000() {
    // Encoding: 0x25000000
    // Test CMPGE_P.P.ZI__ field size = 0 (Min)
    // Fields: Pd=0, Pg=0, size=0, Zn=0, imm5=0
    let encoding: u32 = 0x25000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmpge_p_p_zi_field_size_1_poweroftwo_0_25400000() {
    // Encoding: 0x25400000
    // Test CMPGE_P.P.ZI__ field size = 1 (PowerOfTwo)
    // Fields: Pg=0, imm5=0, Zn=0, Pd=0, size=1
    let encoding: u32 = 0x25400000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmpge_p_p_zi_field_size_2_poweroftwo_0_25800000() {
    // Encoding: 0x25800000
    // Test CMPGE_P.P.ZI__ field size = 2 (PowerOfTwo)
    // Fields: imm5=0, Pg=0, size=2, Zn=0, Pd=0
    let encoding: u32 = 0x25800000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmpge_p_p_zi_field_size_3_max_0_25c00000() {
    // Encoding: 0x25C00000
    // Test CMPGE_P.P.ZI__ field size = 3 (Max)
    // Fields: size=3, imm5=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x25C00000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 0, boundary: Zero }
/// immediate value 0
#[test]
fn test_cmpge_p_p_zi_field_imm5_0_zero_0_25000000() {
    // Encoding: 0x25000000
    // Test CMPGE_P.P.ZI__ field imm5 = 0 (Zero)
    // Fields: Pg=0, size=0, imm5=0, Pd=0, Zn=0
    let encoding: u32 = 0x25000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 1, boundary: PowerOfTwo }
/// immediate value 1
#[test]
fn test_cmpge_p_p_zi_field_imm5_1_poweroftwo_0_25010000() {
    // Encoding: 0x25010000
    // Test CMPGE_P.P.ZI__ field imm5 = 1 (PowerOfTwo)
    // Fields: Zn=0, size=0, imm5=1, Pg=0, Pd=0
    let encoding: u32 = 0x25010000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 3, boundary: PowerOfTwoMinusOne }
/// 2^2 - 1 = 3
#[test]
fn test_cmpge_p_p_zi_field_imm5_3_poweroftwominusone_0_25030000() {
    // Encoding: 0x25030000
    // Test CMPGE_P.P.ZI__ field imm5 = 3 (PowerOfTwoMinusOne)
    // Fields: imm5=3, Pd=0, Zn=0, size=0, Pg=0
    let encoding: u32 = 0x25030000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 4, boundary: PowerOfTwo }
/// power of 2 (2^2 = 4)
#[test]
fn test_cmpge_p_p_zi_field_imm5_4_poweroftwo_0_25040000() {
    // Encoding: 0x25040000
    // Test CMPGE_P.P.ZI__ field imm5 = 4 (PowerOfTwo)
    // Fields: Zn=0, Pd=0, size=0, Pg=0, imm5=4
    let encoding: u32 = 0x25040000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 7, boundary: PowerOfTwoMinusOne }
/// 2^3 - 1 = 7
#[test]
fn test_cmpge_p_p_zi_field_imm5_7_poweroftwominusone_0_25070000() {
    // Encoding: 0x25070000
    // Test CMPGE_P.P.ZI__ field imm5 = 7 (PowerOfTwoMinusOne)
    // Fields: size=0, Pg=0, Zn=0, Pd=0, imm5=7
    let encoding: u32 = 0x25070000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 8, boundary: PowerOfTwo }
/// power of 2 (2^3 = 8)
#[test]
fn test_cmpge_p_p_zi_field_imm5_8_poweroftwo_0_25080000() {
    // Encoding: 0x25080000
    // Test CMPGE_P.P.ZI__ field imm5 = 8 (PowerOfTwo)
    // Fields: Zn=0, Pd=0, size=0, imm5=8, Pg=0
    let encoding: u32 = 0x25080000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 15, boundary: PowerOfTwoMinusOne }
/// immediate midpoint (15)
#[test]
fn test_cmpge_p_p_zi_field_imm5_15_poweroftwominusone_0_250f0000() {
    // Encoding: 0x250F0000
    // Test CMPGE_P.P.ZI__ field imm5 = 15 (PowerOfTwoMinusOne)
    // Fields: Pg=0, imm5=15, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x250F0000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 16, boundary: PowerOfTwo }
/// power of 2 (2^4 = 16)
#[test]
fn test_cmpge_p_p_zi_field_imm5_16_poweroftwo_0_25100000() {
    // Encoding: 0x25100000
    // Test CMPGE_P.P.ZI__ field imm5 = 16 (PowerOfTwo)
    // Fields: imm5=16, Pd=0, Pg=0, size=0, Zn=0
    let encoding: u32 = 0x25100000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 31, boundary: Max }
/// maximum immediate (31)
#[test]
fn test_cmpge_p_p_zi_field_imm5_31_max_0_251f0000() {
    // Encoding: 0x251F0000
    // Test CMPGE_P.P.ZI__ field imm5 = 31 (Max)
    // Fields: Pd=0, Zn=0, imm5=31, size=0, Pg=0
    let encoding: u32 = 0x251F0000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpge_p_p_zi_field_pg_0_min_0_25000000() {
    // Encoding: 0x25000000
    // Test CMPGE_P.P.ZI__ field Pg = 0 (Min)
    // Fields: Pg=0, imm5=0, size=0, Pd=0, Zn=0
    let encoding: u32 = 0x25000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpge_p_p_zi_field_pg_1_poweroftwo_0_25000400() {
    // Encoding: 0x25000400
    // Test CMPGE_P.P.ZI__ field Pg = 1 (PowerOfTwo)
    // Fields: size=0, Pd=0, Zn=0, Pg=1, imm5=0
    let encoding: u32 = 0x25000400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpge_p_p_zi_field_zn_0_min_0_25000000() {
    // Encoding: 0x25000000
    // Test CMPGE_P.P.ZI__ field Zn = 0 (Min)
    // Fields: imm5=0, Zn=0, Pd=0, Pg=0, size=0
    let encoding: u32 = 0x25000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpge_p_p_zi_field_zn_1_poweroftwo_0_25000020() {
    // Encoding: 0x25000020
    // Test CMPGE_P.P.ZI__ field Zn = 1 (PowerOfTwo)
    // Fields: Zn=1, Pg=0, size=0, imm5=0, Pd=0
    let encoding: u32 = 0x25000020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpge_p_p_zi_field_zn_30_poweroftwominusone_0_250003c0() {
    // Encoding: 0x250003C0
    // Test CMPGE_P.P.ZI__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Zn=30, Pg=0, Pd=0, imm5=0, size=0
    let encoding: u32 = 0x250003C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpge_p_p_zi_field_zn_31_max_0_250003e0() {
    // Encoding: 0x250003E0
    // Test CMPGE_P.P.ZI__ field Zn = 31 (Max)
    // Fields: Zn=31, size=0, imm5=0, Pg=0, Pd=0
    let encoding: u32 = 0x250003E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpge_p_p_zi_field_pd_0_min_0_25000000() {
    // Encoding: 0x25000000
    // Test CMPGE_P.P.ZI__ field Pd = 0 (Min)
    // Fields: Zn=0, Pd=0, imm5=0, Pg=0, size=0
    let encoding: u32 = 0x25000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpge_p_p_zi_field_pd_1_poweroftwo_0_25000001() {
    // Encoding: 0x25000001
    // Test CMPGE_P.P.ZI__ field Pd = 1 (PowerOfTwo)
    // Fields: size=0, Pg=0, Zn=0, Pd=1, imm5=0
    let encoding: u32 = 0x25000001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmpge_p_p_zi_combo_0_0_25000000() {
    // Encoding: 0x25000000
    // Test CMPGE_P.P.ZI__ field combination: size=0, imm5=0, Pg=0, Zn=0, Pd=0
    // Fields: imm5=0, Pg=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x25000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmpge_p_p_zi_special_size_0_size_variant_0_0_25000000() {
    // Encoding: 0x25000000
    // Test CMPGE_P.P.ZI__ special value size = 0 (Size variant 0)
    // Fields: size=0, Zn=0, Pd=0, Pg=0, imm5=0
    let encoding: u32 = 0x25000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmpge_p_p_zi_special_size_1_size_variant_1_0_25400000() {
    // Encoding: 0x25400000
    // Test CMPGE_P.P.ZI__ special value size = 1 (Size variant 1)
    // Fields: Pd=0, Pg=0, size=1, imm5=0, Zn=0
    let encoding: u32 = 0x25400000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmpge_p_p_zi_special_size_2_size_variant_2_0_25800000() {
    // Encoding: 0x25800000
    // Test CMPGE_P.P.ZI__ special value size = 2 (Size variant 2)
    // Fields: size=2, Zn=0, Pg=0, Pd=0, imm5=0
    let encoding: u32 = 0x25800000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmpge_p_p_zi_special_size_3_size_variant_3_0_25c00000() {
    // Encoding: 0x25C00000
    // Test CMPGE_P.P.ZI__ special value size = 3 (Size variant 3)
    // Fields: Pd=0, Pg=0, Zn=0, imm5=0, size=3
    let encoding: u32 = 0x25C00000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmpge_p_p_zi_invalid_0_0_25000000() {
    // Encoding: 0x25000000
    // Test CMPGE_P.P.ZI__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pg=0, size=0, Pd=0, Zn=0, imm5=0
    let encoding: u32 = 0x25000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpge_p_p_zi_invalid_1_0_25000000() {
    // Encoding: 0x25000000
    // Test CMPGE_P.P.ZI__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zn=0, Pg=0, size=0, imm5=0, Pd=0
    let encoding: u32 = 0x25000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmphi_p_p_zi_field_size_0_min_10_24200010() {
    // Encoding: 0x24200010
    // Test CMPHI_P.P.ZI__ field size = 0 (Min)
    // Fields: imm7=0, size=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x24200010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmphi_p_p_zi_field_size_1_poweroftwo_10_24600010() {
    // Encoding: 0x24600010
    // Test CMPHI_P.P.ZI__ field size = 1 (PowerOfTwo)
    // Fields: size=1, Pg=0, Zn=0, Pd=0, imm7=0
    let encoding: u32 = 0x24600010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmphi_p_p_zi_field_size_2_poweroftwo_10_24a00010() {
    // Encoding: 0x24A00010
    // Test CMPHI_P.P.ZI__ field size = 2 (PowerOfTwo)
    // Fields: Pg=0, imm7=0, size=2, Zn=0, Pd=0
    let encoding: u32 = 0x24A00010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmphi_p_p_zi_field_size_3_max_10_24e00010() {
    // Encoding: 0x24E00010
    // Test CMPHI_P.P.ZI__ field size = 3 (Max)
    // Fields: Zn=0, imm7=0, size=3, Pg=0, Pd=0
    let encoding: u32 = 0x24E00010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 0, boundary: Zero }
/// immediate value 0
#[test]
fn test_cmphi_p_p_zi_field_imm7_0_zero_10_24200010() {
    // Encoding: 0x24200010
    // Test CMPHI_P.P.ZI__ field imm7 = 0 (Zero)
    // Fields: imm7=0, Zn=0, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x24200010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 1, boundary: PowerOfTwo }
/// immediate value 1
#[test]
fn test_cmphi_p_p_zi_field_imm7_1_poweroftwo_10_24204010() {
    // Encoding: 0x24204010
    // Test CMPHI_P.P.ZI__ field imm7 = 1 (PowerOfTwo)
    // Fields: Zn=0, Pd=0, size=0, Pg=0, imm7=1
    let encoding: u32 = 0x24204010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 3, boundary: PowerOfTwoMinusOne }
/// 2^2 - 1 = 3
#[test]
fn test_cmphi_p_p_zi_field_imm7_3_poweroftwominusone_10_2420c010() {
    // Encoding: 0x2420C010
    // Test CMPHI_P.P.ZI__ field imm7 = 3 (PowerOfTwoMinusOne)
    // Fields: Zn=0, Pd=0, size=0, Pg=0, imm7=3
    let encoding: u32 = 0x2420C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 4, boundary: PowerOfTwo }
/// power of 2 (2^2 = 4)
#[test]
fn test_cmphi_p_p_zi_field_imm7_4_poweroftwo_10_24210010() {
    // Encoding: 0x24210010
    // Test CMPHI_P.P.ZI__ field imm7 = 4 (PowerOfTwo)
    // Fields: Pg=0, Pd=0, Zn=0, size=0, imm7=4
    let encoding: u32 = 0x24210010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 7, boundary: PowerOfTwoMinusOne }
/// 2^3 - 1 = 7
#[test]
fn test_cmphi_p_p_zi_field_imm7_7_poweroftwominusone_10_2421c010() {
    // Encoding: 0x2421C010
    // Test CMPHI_P.P.ZI__ field imm7 = 7 (PowerOfTwoMinusOne)
    // Fields: size=0, Pg=0, Zn=0, Pd=0, imm7=7
    let encoding: u32 = 0x2421C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 8, boundary: PowerOfTwo }
/// power of 2 (2^3 = 8)
#[test]
fn test_cmphi_p_p_zi_field_imm7_8_poweroftwo_10_24220010() {
    // Encoding: 0x24220010
    // Test CMPHI_P.P.ZI__ field imm7 = 8 (PowerOfTwo)
    // Fields: Pg=0, Zn=0, Pd=0, size=0, imm7=8
    let encoding: u32 = 0x24220010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 15, boundary: PowerOfTwoMinusOne }
/// 2^4 - 1 = 15
#[test]
fn test_cmphi_p_p_zi_field_imm7_15_poweroftwominusone_10_2423c010() {
    // Encoding: 0x2423C010
    // Test CMPHI_P.P.ZI__ field imm7 = 15 (PowerOfTwoMinusOne)
    // Fields: imm7=15, size=0, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x2423C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 16, boundary: PowerOfTwo }
/// power of 2 (2^4 = 16)
#[test]
fn test_cmphi_p_p_zi_field_imm7_16_poweroftwo_10_24240010() {
    // Encoding: 0x24240010
    // Test CMPHI_P.P.ZI__ field imm7 = 16 (PowerOfTwo)
    // Fields: Pd=0, imm7=16, Zn=0, size=0, Pg=0
    let encoding: u32 = 0x24240010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 31, boundary: PowerOfTwoMinusOne }
/// 2^5 - 1 = 31
#[test]
fn test_cmphi_p_p_zi_field_imm7_31_poweroftwominusone_10_2427c010() {
    // Encoding: 0x2427C010
    // Test CMPHI_P.P.ZI__ field imm7 = 31 (PowerOfTwoMinusOne)
    // Fields: imm7=31, size=0, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x2427C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 32, boundary: PowerOfTwo }
/// power of 2 (2^5 = 32)
#[test]
fn test_cmphi_p_p_zi_field_imm7_32_poweroftwo_10_24280010() {
    // Encoding: 0x24280010
    // Test CMPHI_P.P.ZI__ field imm7 = 32 (PowerOfTwo)
    // Fields: Pd=0, size=0, Pg=0, imm7=32, Zn=0
    let encoding: u32 = 0x24280010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 63, boundary: PowerOfTwoMinusOne }
/// immediate midpoint (63)
#[test]
fn test_cmphi_p_p_zi_field_imm7_63_poweroftwominusone_10_242fc010() {
    // Encoding: 0x242FC010
    // Test CMPHI_P.P.ZI__ field imm7 = 63 (PowerOfTwoMinusOne)
    // Fields: imm7=63, Pg=0, Zn=0, size=0, Pd=0
    let encoding: u32 = 0x242FC010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 64, boundary: PowerOfTwo }
/// power of 2 (2^6 = 64)
#[test]
fn test_cmphi_p_p_zi_field_imm7_64_poweroftwo_10_24300010() {
    // Encoding: 0x24300010
    // Test CMPHI_P.P.ZI__ field imm7 = 64 (PowerOfTwo)
    // Fields: Zn=0, size=0, Pd=0, Pg=0, imm7=64
    let encoding: u32 = 0x24300010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 127, boundary: Max }
/// maximum immediate (127)
#[test]
fn test_cmphi_p_p_zi_field_imm7_127_max_10_243fc010() {
    // Encoding: 0x243FC010
    // Test CMPHI_P.P.ZI__ field imm7 = 127 (Max)
    // Fields: Zn=0, size=0, Pd=0, imm7=127, Pg=0
    let encoding: u32 = 0x243FC010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmphi_p_p_zi_field_pg_0_min_10_24200010() {
    // Encoding: 0x24200010
    // Test CMPHI_P.P.ZI__ field Pg = 0 (Min)
    // Fields: size=0, Pg=0, Pd=0, Zn=0, imm7=0
    let encoding: u32 = 0x24200010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmphi_p_p_zi_field_pg_1_poweroftwo_10_24200410() {
    // Encoding: 0x24200410
    // Test CMPHI_P.P.ZI__ field Pg = 1 (PowerOfTwo)
    // Fields: Pg=1, Zn=0, size=0, Pd=0, imm7=0
    let encoding: u32 = 0x24200410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmphi_p_p_zi_field_zn_0_min_10_24200010() {
    // Encoding: 0x24200010
    // Test CMPHI_P.P.ZI__ field Zn = 0 (Min)
    // Fields: size=0, imm7=0, Zn=0, Pg=0, Pd=0
    let encoding: u32 = 0x24200010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmphi_p_p_zi_field_zn_1_poweroftwo_10_24200030() {
    // Encoding: 0x24200030
    // Test CMPHI_P.P.ZI__ field Zn = 1 (PowerOfTwo)
    // Fields: Pd=0, imm7=0, size=0, Pg=0, Zn=1
    let encoding: u32 = 0x24200030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmphi_p_p_zi_field_zn_30_poweroftwominusone_10_242003d0() {
    // Encoding: 0x242003D0
    // Test CMPHI_P.P.ZI__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Pg=0, size=0, imm7=0, Pd=0, Zn=30
    let encoding: u32 = 0x242003D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmphi_p_p_zi_field_zn_31_max_10_242003f0() {
    // Encoding: 0x242003F0
    // Test CMPHI_P.P.ZI__ field Zn = 31 (Max)
    // Fields: Pd=0, Zn=31, size=0, Pg=0, imm7=0
    let encoding: u32 = 0x242003F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmphi_p_p_zi_field_pd_0_min_10_24200010() {
    // Encoding: 0x24200010
    // Test CMPHI_P.P.ZI__ field Pd = 0 (Min)
    // Fields: Pd=0, size=0, imm7=0, Pg=0, Zn=0
    let encoding: u32 = 0x24200010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmphi_p_p_zi_field_pd_1_poweroftwo_10_24200011() {
    // Encoding: 0x24200011
    // Test CMPHI_P.P.ZI__ field Pd = 1 (PowerOfTwo)
    // Fields: imm7=0, size=0, Pg=0, Zn=0, Pd=1
    let encoding: u32 = 0x24200011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmphi_p_p_zi_combo_0_10_24200010() {
    // Encoding: 0x24200010
    // Test CMPHI_P.P.ZI__ field combination: size=0, imm7=0, Pg=0, Zn=0, Pd=0
    // Fields: Zn=0, Pg=0, imm7=0, Pd=0, size=0
    let encoding: u32 = 0x24200010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmphi_p_p_zi_special_size_0_size_variant_0_16_24200010() {
    // Encoding: 0x24200010
    // Test CMPHI_P.P.ZI__ special value size = 0 (Size variant 0)
    // Fields: size=0, Zn=0, Pg=0, Pd=0, imm7=0
    let encoding: u32 = 0x24200010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmphi_p_p_zi_special_size_1_size_variant_1_16_24600010() {
    // Encoding: 0x24600010
    // Test CMPHI_P.P.ZI__ special value size = 1 (Size variant 1)
    // Fields: size=1, Pg=0, Zn=0, Pd=0, imm7=0
    let encoding: u32 = 0x24600010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmphi_p_p_zi_special_size_2_size_variant_2_16_24a00010() {
    // Encoding: 0x24A00010
    // Test CMPHI_P.P.ZI__ special value size = 2 (Size variant 2)
    // Fields: size=2, Pg=0, Zn=0, imm7=0, Pd=0
    let encoding: u32 = 0x24A00010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmphi_p_p_zi_special_size_3_size_variant_3_16_24e00010() {
    // Encoding: 0x24E00010
    // Test CMPHI_P.P.ZI__ special value size = 3 (Size variant 3)
    // Fields: Pd=0, size=3, imm7=0, Pg=0, Zn=0
    let encoding: u32 = 0x24E00010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmphi_p_p_zi_invalid_0_10_24200010() {
    // Encoding: 0x24200010
    // Test CMPHI_P.P.ZI__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pg=0, size=0, imm7=0, Zn=0, Pd=0
    let encoding: u32 = 0x24200010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmphi_p_p_zi_invalid_1_10_24200010() {
    // Encoding: 0x24200010
    // Test CMPHI_P.P.ZI__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pd=0, size=0, Pg=0, imm7=0, Zn=0
    let encoding: u32 = 0x24200010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmphs_p_p_zi_field_size_0_min_0_24200000() {
    // Encoding: 0x24200000
    // Test CMPHS_P.P.ZI__ field size = 0 (Min)
    // Fields: size=0, Zn=0, Pd=0, imm7=0, Pg=0
    let encoding: u32 = 0x24200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmphs_p_p_zi_field_size_1_poweroftwo_0_24600000() {
    // Encoding: 0x24600000
    // Test CMPHS_P.P.ZI__ field size = 1 (PowerOfTwo)
    // Fields: imm7=0, size=1, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x24600000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmphs_p_p_zi_field_size_2_poweroftwo_0_24a00000() {
    // Encoding: 0x24A00000
    // Test CMPHS_P.P.ZI__ field size = 2 (PowerOfTwo)
    // Fields: Zn=0, size=2, Pd=0, Pg=0, imm7=0
    let encoding: u32 = 0x24A00000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmphs_p_p_zi_field_size_3_max_0_24e00000() {
    // Encoding: 0x24E00000
    // Test CMPHS_P.P.ZI__ field size = 3 (Max)
    // Fields: imm7=0, Pd=0, Pg=0, size=3, Zn=0
    let encoding: u32 = 0x24E00000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 0, boundary: Zero }
/// immediate value 0
#[test]
fn test_cmphs_p_p_zi_field_imm7_0_zero_0_24200000() {
    // Encoding: 0x24200000
    // Test CMPHS_P.P.ZI__ field imm7 = 0 (Zero)
    // Fields: size=0, Pd=0, Pg=0, imm7=0, Zn=0
    let encoding: u32 = 0x24200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 1, boundary: PowerOfTwo }
/// immediate value 1
#[test]
fn test_cmphs_p_p_zi_field_imm7_1_poweroftwo_0_24204000() {
    // Encoding: 0x24204000
    // Test CMPHS_P.P.ZI__ field imm7 = 1 (PowerOfTwo)
    // Fields: size=0, imm7=1, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x24204000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 3, boundary: PowerOfTwoMinusOne }
/// 2^2 - 1 = 3
#[test]
fn test_cmphs_p_p_zi_field_imm7_3_poweroftwominusone_0_2420c000() {
    // Encoding: 0x2420C000
    // Test CMPHS_P.P.ZI__ field imm7 = 3 (PowerOfTwoMinusOne)
    // Fields: Zn=0, size=0, imm7=3, Pd=0, Pg=0
    let encoding: u32 = 0x2420C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 4, boundary: PowerOfTwo }
/// power of 2 (2^2 = 4)
#[test]
fn test_cmphs_p_p_zi_field_imm7_4_poweroftwo_0_24210000() {
    // Encoding: 0x24210000
    // Test CMPHS_P.P.ZI__ field imm7 = 4 (PowerOfTwo)
    // Fields: size=0, imm7=4, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x24210000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 7, boundary: PowerOfTwoMinusOne }
/// 2^3 - 1 = 7
#[test]
fn test_cmphs_p_p_zi_field_imm7_7_poweroftwominusone_0_2421c000() {
    // Encoding: 0x2421C000
    // Test CMPHS_P.P.ZI__ field imm7 = 7 (PowerOfTwoMinusOne)
    // Fields: Pg=0, Zn=0, Pd=0, size=0, imm7=7
    let encoding: u32 = 0x2421C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 8, boundary: PowerOfTwo }
/// power of 2 (2^3 = 8)
#[test]
fn test_cmphs_p_p_zi_field_imm7_8_poweroftwo_0_24220000() {
    // Encoding: 0x24220000
    // Test CMPHS_P.P.ZI__ field imm7 = 8 (PowerOfTwo)
    // Fields: size=0, Pg=0, Zn=0, Pd=0, imm7=8
    let encoding: u32 = 0x24220000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 15, boundary: PowerOfTwoMinusOne }
/// 2^4 - 1 = 15
#[test]
fn test_cmphs_p_p_zi_field_imm7_15_poweroftwominusone_0_2423c000() {
    // Encoding: 0x2423C000
    // Test CMPHS_P.P.ZI__ field imm7 = 15 (PowerOfTwoMinusOne)
    // Fields: size=0, Pg=0, Pd=0, Zn=0, imm7=15
    let encoding: u32 = 0x2423C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 16, boundary: PowerOfTwo }
/// power of 2 (2^4 = 16)
#[test]
fn test_cmphs_p_p_zi_field_imm7_16_poweroftwo_0_24240000() {
    // Encoding: 0x24240000
    // Test CMPHS_P.P.ZI__ field imm7 = 16 (PowerOfTwo)
    // Fields: Pg=0, size=0, imm7=16, Zn=0, Pd=0
    let encoding: u32 = 0x24240000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 31, boundary: PowerOfTwoMinusOne }
/// 2^5 - 1 = 31
#[test]
fn test_cmphs_p_p_zi_field_imm7_31_poweroftwominusone_0_2427c000() {
    // Encoding: 0x2427C000
    // Test CMPHS_P.P.ZI__ field imm7 = 31 (PowerOfTwoMinusOne)
    // Fields: imm7=31, Pd=0, Pg=0, Zn=0, size=0
    let encoding: u32 = 0x2427C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 32, boundary: PowerOfTwo }
/// power of 2 (2^5 = 32)
#[test]
fn test_cmphs_p_p_zi_field_imm7_32_poweroftwo_0_24280000() {
    // Encoding: 0x24280000
    // Test CMPHS_P.P.ZI__ field imm7 = 32 (PowerOfTwo)
    // Fields: Pg=0, Zn=0, imm7=32, size=0, Pd=0
    let encoding: u32 = 0x24280000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 63, boundary: PowerOfTwoMinusOne }
/// immediate midpoint (63)
#[test]
fn test_cmphs_p_p_zi_field_imm7_63_poweroftwominusone_0_242fc000() {
    // Encoding: 0x242FC000
    // Test CMPHS_P.P.ZI__ field imm7 = 63 (PowerOfTwoMinusOne)
    // Fields: size=0, imm7=63, Pd=0, Zn=0, Pg=0
    let encoding: u32 = 0x242FC000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 64, boundary: PowerOfTwo }
/// power of 2 (2^6 = 64)
#[test]
fn test_cmphs_p_p_zi_field_imm7_64_poweroftwo_0_24300000() {
    // Encoding: 0x24300000
    // Test CMPHS_P.P.ZI__ field imm7 = 64 (PowerOfTwo)
    // Fields: Pg=0, size=0, Zn=0, Pd=0, imm7=64
    let encoding: u32 = 0x24300000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 127, boundary: Max }
/// maximum immediate (127)
#[test]
fn test_cmphs_p_p_zi_field_imm7_127_max_0_243fc000() {
    // Encoding: 0x243FC000
    // Test CMPHS_P.P.ZI__ field imm7 = 127 (Max)
    // Fields: Pd=0, size=0, Pg=0, imm7=127, Zn=0
    let encoding: u32 = 0x243FC000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmphs_p_p_zi_field_pg_0_min_0_24200000() {
    // Encoding: 0x24200000
    // Test CMPHS_P.P.ZI__ field Pg = 0 (Min)
    // Fields: imm7=0, Zn=0, Pd=0, Pg=0, size=0
    let encoding: u32 = 0x24200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmphs_p_p_zi_field_pg_1_poweroftwo_0_24200400() {
    // Encoding: 0x24200400
    // Test CMPHS_P.P.ZI__ field Pg = 1 (PowerOfTwo)
    // Fields: imm7=0, Zn=0, size=0, Pd=0, Pg=1
    let encoding: u32 = 0x24200400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmphs_p_p_zi_field_zn_0_min_0_24200000() {
    // Encoding: 0x24200000
    // Test CMPHS_P.P.ZI__ field Zn = 0 (Min)
    // Fields: Pd=0, Pg=0, imm7=0, Zn=0, size=0
    let encoding: u32 = 0x24200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmphs_p_p_zi_field_zn_1_poweroftwo_0_24200020() {
    // Encoding: 0x24200020
    // Test CMPHS_P.P.ZI__ field Zn = 1 (PowerOfTwo)
    // Fields: imm7=0, size=0, Zn=1, Pd=0, Pg=0
    let encoding: u32 = 0x24200020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmphs_p_p_zi_field_zn_30_poweroftwominusone_0_242003c0() {
    // Encoding: 0x242003C0
    // Test CMPHS_P.P.ZI__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Pd=0, imm7=0, Zn=30, Pg=0, size=0
    let encoding: u32 = 0x242003C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmphs_p_p_zi_field_zn_31_max_0_242003e0() {
    // Encoding: 0x242003E0
    // Test CMPHS_P.P.ZI__ field Zn = 31 (Max)
    // Fields: imm7=0, Zn=31, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x242003E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmphs_p_p_zi_field_pd_0_min_0_24200000() {
    // Encoding: 0x24200000
    // Test CMPHS_P.P.ZI__ field Pd = 0 (Min)
    // Fields: size=0, Pg=0, Pd=0, Zn=0, imm7=0
    let encoding: u32 = 0x24200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmphs_p_p_zi_field_pd_1_poweroftwo_0_24200001() {
    // Encoding: 0x24200001
    // Test CMPHS_P.P.ZI__ field Pd = 1 (PowerOfTwo)
    // Fields: Zn=0, Pg=0, imm7=0, Pd=1, size=0
    let encoding: u32 = 0x24200001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmphs_p_p_zi_combo_0_0_24200000() {
    // Encoding: 0x24200000
    // Test CMPHS_P.P.ZI__ field combination: size=0, imm7=0, Pg=0, Zn=0, Pd=0
    // Fields: imm7=0, size=0, Zn=0, Pg=0, Pd=0
    let encoding: u32 = 0x24200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmphs_p_p_zi_special_size_0_size_variant_0_0_24200000() {
    // Encoding: 0x24200000
    // Test CMPHS_P.P.ZI__ special value size = 0 (Size variant 0)
    // Fields: Pd=0, Zn=0, imm7=0, size=0, Pg=0
    let encoding: u32 = 0x24200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmphs_p_p_zi_special_size_1_size_variant_1_0_24600000() {
    // Encoding: 0x24600000
    // Test CMPHS_P.P.ZI__ special value size = 1 (Size variant 1)
    // Fields: Zn=0, imm7=0, size=1, Pg=0, Pd=0
    let encoding: u32 = 0x24600000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmphs_p_p_zi_special_size_2_size_variant_2_0_24a00000() {
    // Encoding: 0x24A00000
    // Test CMPHS_P.P.ZI__ special value size = 2 (Size variant 2)
    // Fields: size=2, Zn=0, imm7=0, Pg=0, Pd=0
    let encoding: u32 = 0x24A00000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmphs_p_p_zi_special_size_3_size_variant_3_0_24e00000() {
    // Encoding: 0x24E00000
    // Test CMPHS_P.P.ZI__ special value size = 3 (Size variant 3)
    // Fields: Zn=0, Pg=0, size=3, imm7=0, Pd=0
    let encoding: u32 = 0x24E00000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmphs_p_p_zi_invalid_0_0_24200000() {
    // Encoding: 0x24200000
    // Test CMPHS_P.P.ZI__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pg=0, Pd=0, imm7=0, Zn=0, size=0
    let encoding: u32 = 0x24200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmphs_p_p_zi_invalid_1_0_24200000() {
    // Encoding: 0x24200000
    // Test CMPHS_P.P.ZI__ invalid encoding: Unconditional UNDEFINED
    // Fields: imm7=0, Zn=0, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x24200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmplt_p_p_zi_field_size_0_min_2000_25002000() {
    // Encoding: 0x25002000
    // Test CMPLT_P.P.ZI__ field size = 0 (Min)
    // Fields: Pd=0, Pg=0, Zn=0, size=0, imm5=0
    let encoding: u32 = 0x25002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmplt_p_p_zi_field_size_1_poweroftwo_2000_25402000() {
    // Encoding: 0x25402000
    // Test CMPLT_P.P.ZI__ field size = 1 (PowerOfTwo)
    // Fields: Pg=0, Pd=0, size=1, imm5=0, Zn=0
    let encoding: u32 = 0x25402000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmplt_p_p_zi_field_size_2_poweroftwo_2000_25802000() {
    // Encoding: 0x25802000
    // Test CMPLT_P.P.ZI__ field size = 2 (PowerOfTwo)
    // Fields: Zn=0, size=2, Pg=0, Pd=0, imm5=0
    let encoding: u32 = 0x25802000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmplt_p_p_zi_field_size_3_max_2000_25c02000() {
    // Encoding: 0x25C02000
    // Test CMPLT_P.P.ZI__ field size = 3 (Max)
    // Fields: size=3, Zn=0, imm5=0, Pg=0, Pd=0
    let encoding: u32 = 0x25C02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 0, boundary: Zero }
/// immediate value 0
#[test]
fn test_cmplt_p_p_zi_field_imm5_0_zero_2000_25002000() {
    // Encoding: 0x25002000
    // Test CMPLT_P.P.ZI__ field imm5 = 0 (Zero)
    // Fields: Pg=0, imm5=0, Zn=0, size=0, Pd=0
    let encoding: u32 = 0x25002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 1, boundary: PowerOfTwo }
/// immediate value 1
#[test]
fn test_cmplt_p_p_zi_field_imm5_1_poweroftwo_2000_25012000() {
    // Encoding: 0x25012000
    // Test CMPLT_P.P.ZI__ field imm5 = 1 (PowerOfTwo)
    // Fields: Zn=0, imm5=1, size=0, Pg=0, Pd=0
    let encoding: u32 = 0x25012000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 3, boundary: PowerOfTwoMinusOne }
/// 2^2 - 1 = 3
#[test]
fn test_cmplt_p_p_zi_field_imm5_3_poweroftwominusone_2000_25032000() {
    // Encoding: 0x25032000
    // Test CMPLT_P.P.ZI__ field imm5 = 3 (PowerOfTwoMinusOne)
    // Fields: Pg=0, imm5=3, size=0, Pd=0, Zn=0
    let encoding: u32 = 0x25032000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 4, boundary: PowerOfTwo }
/// power of 2 (2^2 = 4)
#[test]
fn test_cmplt_p_p_zi_field_imm5_4_poweroftwo_2000_25042000() {
    // Encoding: 0x25042000
    // Test CMPLT_P.P.ZI__ field imm5 = 4 (PowerOfTwo)
    // Fields: Zn=0, size=0, imm5=4, Pd=0, Pg=0
    let encoding: u32 = 0x25042000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 7, boundary: PowerOfTwoMinusOne }
/// 2^3 - 1 = 7
#[test]
fn test_cmplt_p_p_zi_field_imm5_7_poweroftwominusone_2000_25072000() {
    // Encoding: 0x25072000
    // Test CMPLT_P.P.ZI__ field imm5 = 7 (PowerOfTwoMinusOne)
    // Fields: Zn=0, Pd=0, size=0, imm5=7, Pg=0
    let encoding: u32 = 0x25072000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 8, boundary: PowerOfTwo }
/// power of 2 (2^3 = 8)
#[test]
fn test_cmplt_p_p_zi_field_imm5_8_poweroftwo_2000_25082000() {
    // Encoding: 0x25082000
    // Test CMPLT_P.P.ZI__ field imm5 = 8 (PowerOfTwo)
    // Fields: Zn=0, Pd=0, imm5=8, size=0, Pg=0
    let encoding: u32 = 0x25082000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 15, boundary: PowerOfTwoMinusOne }
/// immediate midpoint (15)
#[test]
fn test_cmplt_p_p_zi_field_imm5_15_poweroftwominusone_2000_250f2000() {
    // Encoding: 0x250F2000
    // Test CMPLT_P.P.ZI__ field imm5 = 15 (PowerOfTwoMinusOne)
    // Fields: Zn=0, size=0, Pg=0, Pd=0, imm5=15
    let encoding: u32 = 0x250F2000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 16, boundary: PowerOfTwo }
/// power of 2 (2^4 = 16)
#[test]
fn test_cmplt_p_p_zi_field_imm5_16_poweroftwo_2000_25102000() {
    // Encoding: 0x25102000
    // Test CMPLT_P.P.ZI__ field imm5 = 16 (PowerOfTwo)
    // Fields: Zn=0, Pd=0, size=0, imm5=16, Pg=0
    let encoding: u32 = 0x25102000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 31, boundary: Max }
/// maximum immediate (31)
#[test]
fn test_cmplt_p_p_zi_field_imm5_31_max_2000_251f2000() {
    // Encoding: 0x251F2000
    // Test CMPLT_P.P.ZI__ field imm5 = 31 (Max)
    // Fields: size=0, Pd=0, Zn=0, Pg=0, imm5=31
    let encoding: u32 = 0x251F2000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmplt_p_p_zi_field_pg_0_min_2000_25002000() {
    // Encoding: 0x25002000
    // Test CMPLT_P.P.ZI__ field Pg = 0 (Min)
    // Fields: size=0, Pd=0, imm5=0, Zn=0, Pg=0
    let encoding: u32 = 0x25002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmplt_p_p_zi_field_pg_1_poweroftwo_2000_25002400() {
    // Encoding: 0x25002400
    // Test CMPLT_P.P.ZI__ field Pg = 1 (PowerOfTwo)
    // Fields: imm5=0, Pg=1, size=0, Pd=0, Zn=0
    let encoding: u32 = 0x25002400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmplt_p_p_zi_field_zn_0_min_2000_25002000() {
    // Encoding: 0x25002000
    // Test CMPLT_P.P.ZI__ field Zn = 0 (Min)
    // Fields: Pg=0, Pd=0, size=0, imm5=0, Zn=0
    let encoding: u32 = 0x25002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmplt_p_p_zi_field_zn_1_poweroftwo_2000_25002020() {
    // Encoding: 0x25002020
    // Test CMPLT_P.P.ZI__ field Zn = 1 (PowerOfTwo)
    // Fields: size=0, Pg=0, Zn=1, imm5=0, Pd=0
    let encoding: u32 = 0x25002020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmplt_p_p_zi_field_zn_30_poweroftwominusone_2000_250023c0() {
    // Encoding: 0x250023C0
    // Test CMPLT_P.P.ZI__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Pd=0, size=0, imm5=0, Pg=0, Zn=30
    let encoding: u32 = 0x250023C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmplt_p_p_zi_field_zn_31_max_2000_250023e0() {
    // Encoding: 0x250023E0
    // Test CMPLT_P.P.ZI__ field Zn = 31 (Max)
    // Fields: Zn=31, Pd=0, imm5=0, size=0, Pg=0
    let encoding: u32 = 0x250023E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmplt_p_p_zi_field_pd_0_min_2000_25002000() {
    // Encoding: 0x25002000
    // Test CMPLT_P.P.ZI__ field Pd = 0 (Min)
    // Fields: Pg=0, Pd=0, size=0, imm5=0, Zn=0
    let encoding: u32 = 0x25002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmplt_p_p_zi_field_pd_1_poweroftwo_2000_25002001() {
    // Encoding: 0x25002001
    // Test CMPLT_P.P.ZI__ field Pd = 1 (PowerOfTwo)
    // Fields: imm5=0, size=0, Pg=0, Pd=1, Zn=0
    let encoding: u32 = 0x25002001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmplt_p_p_zi_combo_0_2000_25002000() {
    // Encoding: 0x25002000
    // Test CMPLT_P.P.ZI__ field combination: size=0, imm5=0, Pg=0, Zn=0, Pd=0
    // Fields: imm5=0, size=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x25002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmplt_p_p_zi_special_size_0_size_variant_0_8192_25002000() {
    // Encoding: 0x25002000
    // Test CMPLT_P.P.ZI__ special value size = 0 (Size variant 0)
    // Fields: Pg=0, imm5=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x25002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmplt_p_p_zi_special_size_1_size_variant_1_8192_25402000() {
    // Encoding: 0x25402000
    // Test CMPLT_P.P.ZI__ special value size = 1 (Size variant 1)
    // Fields: Pg=0, Zn=0, size=1, Pd=0, imm5=0
    let encoding: u32 = 0x25402000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmplt_p_p_zi_special_size_2_size_variant_2_8192_25802000() {
    // Encoding: 0x25802000
    // Test CMPLT_P.P.ZI__ special value size = 2 (Size variant 2)
    // Fields: Pd=0, imm5=0, size=2, Zn=0, Pg=0
    let encoding: u32 = 0x25802000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmplt_p_p_zi_special_size_3_size_variant_3_8192_25c02000() {
    // Encoding: 0x25C02000
    // Test CMPLT_P.P.ZI__ special value size = 3 (Size variant 3)
    // Fields: imm5=0, Pg=0, Zn=0, size=3, Pd=0
    let encoding: u32 = 0x25C02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmplt_p_p_zi_invalid_0_2000_25002000() {
    // Encoding: 0x25002000
    // Test CMPLT_P.P.ZI__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: size=0, Zn=0, Pg=0, imm5=0, Pd=0
    let encoding: u32 = 0x25002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmplt_p_p_zi_invalid_1_2000_25002000() {
    // Encoding: 0x25002000
    // Test CMPLT_P.P.ZI__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Pg=0, Zn=0, imm5=0, Pd=0
    let encoding: u32 = 0x25002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmple_p_p_zi_field_size_0_min_2010_25002010() {
    // Encoding: 0x25002010
    // Test CMPLE_P.P.ZI__ field size = 0 (Min)
    // Fields: size=0, Pd=0, imm5=0, Pg=0, Zn=0
    let encoding: u32 = 0x25002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmple_p_p_zi_field_size_1_poweroftwo_2010_25402010() {
    // Encoding: 0x25402010
    // Test CMPLE_P.P.ZI__ field size = 1 (PowerOfTwo)
    // Fields: Pg=0, Pd=0, size=1, Zn=0, imm5=0
    let encoding: u32 = 0x25402010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmple_p_p_zi_field_size_2_poweroftwo_2010_25802010() {
    // Encoding: 0x25802010
    // Test CMPLE_P.P.ZI__ field size = 2 (PowerOfTwo)
    // Fields: imm5=0, Zn=0, Pg=0, Pd=0, size=2
    let encoding: u32 = 0x25802010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmple_p_p_zi_field_size_3_max_2010_25c02010() {
    // Encoding: 0x25C02010
    // Test CMPLE_P.P.ZI__ field size = 3 (Max)
    // Fields: Pg=0, Zn=0, imm5=0, size=3, Pd=0
    let encoding: u32 = 0x25C02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 0, boundary: Zero }
/// immediate value 0
#[test]
fn test_cmple_p_p_zi_field_imm5_0_zero_2010_25002010() {
    // Encoding: 0x25002010
    // Test CMPLE_P.P.ZI__ field imm5 = 0 (Zero)
    // Fields: size=0, Pd=0, imm5=0, Zn=0, Pg=0
    let encoding: u32 = 0x25002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 1, boundary: PowerOfTwo }
/// immediate value 1
#[test]
fn test_cmple_p_p_zi_field_imm5_1_poweroftwo_2010_25012010() {
    // Encoding: 0x25012010
    // Test CMPLE_P.P.ZI__ field imm5 = 1 (PowerOfTwo)
    // Fields: Pg=0, Zn=0, imm5=1, size=0, Pd=0
    let encoding: u32 = 0x25012010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 3, boundary: PowerOfTwoMinusOne }
/// 2^2 - 1 = 3
#[test]
fn test_cmple_p_p_zi_field_imm5_3_poweroftwominusone_2010_25032010() {
    // Encoding: 0x25032010
    // Test CMPLE_P.P.ZI__ field imm5 = 3 (PowerOfTwoMinusOne)
    // Fields: imm5=3, Zn=0, Pd=0, Pg=0, size=0
    let encoding: u32 = 0x25032010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 4, boundary: PowerOfTwo }
/// power of 2 (2^2 = 4)
#[test]
fn test_cmple_p_p_zi_field_imm5_4_poweroftwo_2010_25042010() {
    // Encoding: 0x25042010
    // Test CMPLE_P.P.ZI__ field imm5 = 4 (PowerOfTwo)
    // Fields: imm5=4, Zn=0, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x25042010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 7, boundary: PowerOfTwoMinusOne }
/// 2^3 - 1 = 7
#[test]
fn test_cmple_p_p_zi_field_imm5_7_poweroftwominusone_2010_25072010() {
    // Encoding: 0x25072010
    // Test CMPLE_P.P.ZI__ field imm5 = 7 (PowerOfTwoMinusOne)
    // Fields: Pg=0, size=0, Zn=0, imm5=7, Pd=0
    let encoding: u32 = 0x25072010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 8, boundary: PowerOfTwo }
/// power of 2 (2^3 = 8)
#[test]
fn test_cmple_p_p_zi_field_imm5_8_poweroftwo_2010_25082010() {
    // Encoding: 0x25082010
    // Test CMPLE_P.P.ZI__ field imm5 = 8 (PowerOfTwo)
    // Fields: size=0, Zn=0, Pd=0, Pg=0, imm5=8
    let encoding: u32 = 0x25082010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 15, boundary: PowerOfTwoMinusOne }
/// immediate midpoint (15)
#[test]
fn test_cmple_p_p_zi_field_imm5_15_poweroftwominusone_2010_250f2010() {
    // Encoding: 0x250F2010
    // Test CMPLE_P.P.ZI__ field imm5 = 15 (PowerOfTwoMinusOne)
    // Fields: size=0, Pd=0, Pg=0, Zn=0, imm5=15
    let encoding: u32 = 0x250F2010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 16, boundary: PowerOfTwo }
/// power of 2 (2^4 = 16)
#[test]
fn test_cmple_p_p_zi_field_imm5_16_poweroftwo_2010_25102010() {
    // Encoding: 0x25102010
    // Test CMPLE_P.P.ZI__ field imm5 = 16 (PowerOfTwo)
    // Fields: Zn=0, size=0, Pg=0, Pd=0, imm5=16
    let encoding: u32 = 0x25102010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 31, boundary: Max }
/// maximum immediate (31)
#[test]
fn test_cmple_p_p_zi_field_imm5_31_max_2010_251f2010() {
    // Encoding: 0x251F2010
    // Test CMPLE_P.P.ZI__ field imm5 = 31 (Max)
    // Fields: Pg=0, Pd=0, size=0, imm5=31, Zn=0
    let encoding: u32 = 0x251F2010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmple_p_p_zi_field_pg_0_min_2010_25002010() {
    // Encoding: 0x25002010
    // Test CMPLE_P.P.ZI__ field Pg = 0 (Min)
    // Fields: imm5=0, Pg=0, Pd=0, size=0, Zn=0
    let encoding: u32 = 0x25002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmple_p_p_zi_field_pg_1_poweroftwo_2010_25002410() {
    // Encoding: 0x25002410
    // Test CMPLE_P.P.ZI__ field Pg = 1 (PowerOfTwo)
    // Fields: size=0, Zn=0, Pd=0, Pg=1, imm5=0
    let encoding: u32 = 0x25002410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmple_p_p_zi_field_zn_0_min_2010_25002010() {
    // Encoding: 0x25002010
    // Test CMPLE_P.P.ZI__ field Zn = 0 (Min)
    // Fields: imm5=0, Pd=0, size=0, Pg=0, Zn=0
    let encoding: u32 = 0x25002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmple_p_p_zi_field_zn_1_poweroftwo_2010_25002030() {
    // Encoding: 0x25002030
    // Test CMPLE_P.P.ZI__ field Zn = 1 (PowerOfTwo)
    // Fields: Zn=1, Pd=0, size=0, Pg=0, imm5=0
    let encoding: u32 = 0x25002030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmple_p_p_zi_field_zn_30_poweroftwominusone_2010_250023d0() {
    // Encoding: 0x250023D0
    // Test CMPLE_P.P.ZI__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: imm5=0, Zn=30, Pd=0, Pg=0, size=0
    let encoding: u32 = 0x250023D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmple_p_p_zi_field_zn_31_max_2010_250023f0() {
    // Encoding: 0x250023F0
    // Test CMPLE_P.P.ZI__ field Zn = 31 (Max)
    // Fields: Zn=31, size=0, Pd=0, imm5=0, Pg=0
    let encoding: u32 = 0x250023F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmple_p_p_zi_field_pd_0_min_2010_25002010() {
    // Encoding: 0x25002010
    // Test CMPLE_P.P.ZI__ field Pd = 0 (Min)
    // Fields: size=0, Pg=0, Pd=0, imm5=0, Zn=0
    let encoding: u32 = 0x25002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmple_p_p_zi_field_pd_1_poweroftwo_2010_25002011() {
    // Encoding: 0x25002011
    // Test CMPLE_P.P.ZI__ field Pd = 1 (PowerOfTwo)
    // Fields: size=0, Zn=0, Pg=0, imm5=0, Pd=1
    let encoding: u32 = 0x25002011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmple_p_p_zi_combo_0_2010_25002010() {
    // Encoding: 0x25002010
    // Test CMPLE_P.P.ZI__ field combination: size=0, imm5=0, Pg=0, Zn=0, Pd=0
    // Fields: Pg=0, imm5=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x25002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmple_p_p_zi_special_size_0_size_variant_0_8208_25002010() {
    // Encoding: 0x25002010
    // Test CMPLE_P.P.ZI__ special value size = 0 (Size variant 0)
    // Fields: Pd=0, Pg=0, size=0, imm5=0, Zn=0
    let encoding: u32 = 0x25002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmple_p_p_zi_special_size_1_size_variant_1_8208_25402010() {
    // Encoding: 0x25402010
    // Test CMPLE_P.P.ZI__ special value size = 1 (Size variant 1)
    // Fields: size=1, imm5=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x25402010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmple_p_p_zi_special_size_2_size_variant_2_8208_25802010() {
    // Encoding: 0x25802010
    // Test CMPLE_P.P.ZI__ special value size = 2 (Size variant 2)
    // Fields: Pd=0, imm5=0, Pg=0, size=2, Zn=0
    let encoding: u32 = 0x25802010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmple_p_p_zi_special_size_3_size_variant_3_8208_25c02010() {
    // Encoding: 0x25C02010
    // Test CMPLE_P.P.ZI__ special value size = 3 (Size variant 3)
    // Fields: imm5=0, Zn=0, Pg=0, Pd=0, size=3
    let encoding: u32 = 0x25C02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmple_p_p_zi_invalid_0_2010_25002010() {
    // Encoding: 0x25002010
    // Test CMPLE_P.P.ZI__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pg=0, Pd=0, imm5=0, Zn=0, size=0
    let encoding: u32 = 0x25002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmple_p_p_zi_invalid_1_2010_25002010() {
    // Encoding: 0x25002010
    // Test CMPLE_P.P.ZI__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pd=0, imm5=0, Pg=0, size=0, Zn=0
    let encoding: u32 = 0x25002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmplo_p_p_zi_field_size_0_min_2000_24202000() {
    // Encoding: 0x24202000
    // Test CMPLO_P.P.ZI__ field size = 0 (Min)
    // Fields: size=0, imm7=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x24202000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmplo_p_p_zi_field_size_1_poweroftwo_2000_24602000() {
    // Encoding: 0x24602000
    // Test CMPLO_P.P.ZI__ field size = 1 (PowerOfTwo)
    // Fields: Zn=0, imm7=0, Pg=0, Pd=0, size=1
    let encoding: u32 = 0x24602000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmplo_p_p_zi_field_size_2_poweroftwo_2000_24a02000() {
    // Encoding: 0x24A02000
    // Test CMPLO_P.P.ZI__ field size = 2 (PowerOfTwo)
    // Fields: Pg=0, imm7=0, Pd=0, size=2, Zn=0
    let encoding: u32 = 0x24A02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmplo_p_p_zi_field_size_3_max_2000_24e02000() {
    // Encoding: 0x24E02000
    // Test CMPLO_P.P.ZI__ field size = 3 (Max)
    // Fields: size=3, Zn=0, Pd=0, imm7=0, Pg=0
    let encoding: u32 = 0x24E02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 0, boundary: Zero }
/// immediate value 0
#[test]
fn test_cmplo_p_p_zi_field_imm7_0_zero_2000_24202000() {
    // Encoding: 0x24202000
    // Test CMPLO_P.P.ZI__ field imm7 = 0 (Zero)
    // Fields: Pd=0, imm7=0, Pg=0, Zn=0, size=0
    let encoding: u32 = 0x24202000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 1, boundary: PowerOfTwo }
/// immediate value 1
#[test]
fn test_cmplo_p_p_zi_field_imm7_1_poweroftwo_2000_24206000() {
    // Encoding: 0x24206000
    // Test CMPLO_P.P.ZI__ field imm7 = 1 (PowerOfTwo)
    // Fields: Pd=0, size=0, Pg=0, Zn=0, imm7=1
    let encoding: u32 = 0x24206000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 3, boundary: PowerOfTwoMinusOne }
/// 2^2 - 1 = 3
#[test]
fn test_cmplo_p_p_zi_field_imm7_3_poweroftwominusone_2000_2420e000() {
    // Encoding: 0x2420E000
    // Test CMPLO_P.P.ZI__ field imm7 = 3 (PowerOfTwoMinusOne)
    // Fields: Zn=0, imm7=3, size=0, Pg=0, Pd=0
    let encoding: u32 = 0x2420E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 4, boundary: PowerOfTwo }
/// power of 2 (2^2 = 4)
#[test]
fn test_cmplo_p_p_zi_field_imm7_4_poweroftwo_2000_24212000() {
    // Encoding: 0x24212000
    // Test CMPLO_P.P.ZI__ field imm7 = 4 (PowerOfTwo)
    // Fields: imm7=4, Pg=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x24212000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 7, boundary: PowerOfTwoMinusOne }
/// 2^3 - 1 = 7
#[test]
fn test_cmplo_p_p_zi_field_imm7_7_poweroftwominusone_2000_2421e000() {
    // Encoding: 0x2421E000
    // Test CMPLO_P.P.ZI__ field imm7 = 7 (PowerOfTwoMinusOne)
    // Fields: size=0, Zn=0, imm7=7, Pg=0, Pd=0
    let encoding: u32 = 0x2421E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 8, boundary: PowerOfTwo }
/// power of 2 (2^3 = 8)
#[test]
fn test_cmplo_p_p_zi_field_imm7_8_poweroftwo_2000_24222000() {
    // Encoding: 0x24222000
    // Test CMPLO_P.P.ZI__ field imm7 = 8 (PowerOfTwo)
    // Fields: size=0, Zn=0, Pg=0, Pd=0, imm7=8
    let encoding: u32 = 0x24222000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 15, boundary: PowerOfTwoMinusOne }
/// 2^4 - 1 = 15
#[test]
fn test_cmplo_p_p_zi_field_imm7_15_poweroftwominusone_2000_2423e000() {
    // Encoding: 0x2423E000
    // Test CMPLO_P.P.ZI__ field imm7 = 15 (PowerOfTwoMinusOne)
    // Fields: Pd=0, Pg=0, imm7=15, size=0, Zn=0
    let encoding: u32 = 0x2423E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 16, boundary: PowerOfTwo }
/// power of 2 (2^4 = 16)
#[test]
fn test_cmplo_p_p_zi_field_imm7_16_poweroftwo_2000_24242000() {
    // Encoding: 0x24242000
    // Test CMPLO_P.P.ZI__ field imm7 = 16 (PowerOfTwo)
    // Fields: size=0, imm7=16, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x24242000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 31, boundary: PowerOfTwoMinusOne }
/// 2^5 - 1 = 31
#[test]
fn test_cmplo_p_p_zi_field_imm7_31_poweroftwominusone_2000_2427e000() {
    // Encoding: 0x2427E000
    // Test CMPLO_P.P.ZI__ field imm7 = 31 (PowerOfTwoMinusOne)
    // Fields: imm7=31, Pd=0, Pg=0, Zn=0, size=0
    let encoding: u32 = 0x2427E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 32, boundary: PowerOfTwo }
/// power of 2 (2^5 = 32)
#[test]
fn test_cmplo_p_p_zi_field_imm7_32_poweroftwo_2000_24282000() {
    // Encoding: 0x24282000
    // Test CMPLO_P.P.ZI__ field imm7 = 32 (PowerOfTwo)
    // Fields: Zn=0, Pg=0, size=0, imm7=32, Pd=0
    let encoding: u32 = 0x24282000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 63, boundary: PowerOfTwoMinusOne }
/// immediate midpoint (63)
#[test]
fn test_cmplo_p_p_zi_field_imm7_63_poweroftwominusone_2000_242fe000() {
    // Encoding: 0x242FE000
    // Test CMPLO_P.P.ZI__ field imm7 = 63 (PowerOfTwoMinusOne)
    // Fields: imm7=63, size=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x242FE000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 64, boundary: PowerOfTwo }
/// power of 2 (2^6 = 64)
#[test]
fn test_cmplo_p_p_zi_field_imm7_64_poweroftwo_2000_24302000() {
    // Encoding: 0x24302000
    // Test CMPLO_P.P.ZI__ field imm7 = 64 (PowerOfTwo)
    // Fields: Pg=0, imm7=64, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x24302000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 127, boundary: Max }
/// maximum immediate (127)
#[test]
fn test_cmplo_p_p_zi_field_imm7_127_max_2000_243fe000() {
    // Encoding: 0x243FE000
    // Test CMPLO_P.P.ZI__ field imm7 = 127 (Max)
    // Fields: Pd=0, size=0, imm7=127, Pg=0, Zn=0
    let encoding: u32 = 0x243FE000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmplo_p_p_zi_field_pg_0_min_2000_24202000() {
    // Encoding: 0x24202000
    // Test CMPLO_P.P.ZI__ field Pg = 0 (Min)
    // Fields: Pg=0, imm7=0, Zn=0, size=0, Pd=0
    let encoding: u32 = 0x24202000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmplo_p_p_zi_field_pg_1_poweroftwo_2000_24202400() {
    // Encoding: 0x24202400
    // Test CMPLO_P.P.ZI__ field Pg = 1 (PowerOfTwo)
    // Fields: Pg=1, imm7=0, size=0, Pd=0, Zn=0
    let encoding: u32 = 0x24202400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmplo_p_p_zi_field_zn_0_min_2000_24202000() {
    // Encoding: 0x24202000
    // Test CMPLO_P.P.ZI__ field Zn = 0 (Min)
    // Fields: imm7=0, Pd=0, Pg=0, size=0, Zn=0
    let encoding: u32 = 0x24202000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmplo_p_p_zi_field_zn_1_poweroftwo_2000_24202020() {
    // Encoding: 0x24202020
    // Test CMPLO_P.P.ZI__ field Zn = 1 (PowerOfTwo)
    // Fields: imm7=0, Pg=0, size=0, Zn=1, Pd=0
    let encoding: u32 = 0x24202020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmplo_p_p_zi_field_zn_30_poweroftwominusone_2000_242023c0() {
    // Encoding: 0x242023C0
    // Test CMPLO_P.P.ZI__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Zn=30, size=0, imm7=0, Pd=0, Pg=0
    let encoding: u32 = 0x242023C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmplo_p_p_zi_field_zn_31_max_2000_242023e0() {
    // Encoding: 0x242023E0
    // Test CMPLO_P.P.ZI__ field Zn = 31 (Max)
    // Fields: Pd=0, Pg=0, size=0, Zn=31, imm7=0
    let encoding: u32 = 0x242023E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmplo_p_p_zi_field_pd_0_min_2000_24202000() {
    // Encoding: 0x24202000
    // Test CMPLO_P.P.ZI__ field Pd = 0 (Min)
    // Fields: size=0, Pd=0, Zn=0, imm7=0, Pg=0
    let encoding: u32 = 0x24202000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmplo_p_p_zi_field_pd_1_poweroftwo_2000_24202001() {
    // Encoding: 0x24202001
    // Test CMPLO_P.P.ZI__ field Pd = 1 (PowerOfTwo)
    // Fields: Zn=0, Pg=0, imm7=0, Pd=1, size=0
    let encoding: u32 = 0x24202001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmplo_p_p_zi_combo_0_2000_24202000() {
    // Encoding: 0x24202000
    // Test CMPLO_P.P.ZI__ field combination: size=0, imm7=0, Pg=0, Zn=0, Pd=0
    // Fields: Zn=0, size=0, Pg=0, Pd=0, imm7=0
    let encoding: u32 = 0x24202000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmplo_p_p_zi_special_size_0_size_variant_0_8192_24202000() {
    // Encoding: 0x24202000
    // Test CMPLO_P.P.ZI__ special value size = 0 (Size variant 0)
    // Fields: Pg=0, Zn=0, imm7=0, size=0, Pd=0
    let encoding: u32 = 0x24202000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmplo_p_p_zi_special_size_1_size_variant_1_8192_24602000() {
    // Encoding: 0x24602000
    // Test CMPLO_P.P.ZI__ special value size = 1 (Size variant 1)
    // Fields: size=1, imm7=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x24602000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmplo_p_p_zi_special_size_2_size_variant_2_8192_24a02000() {
    // Encoding: 0x24A02000
    // Test CMPLO_P.P.ZI__ special value size = 2 (Size variant 2)
    // Fields: imm7=0, Zn=0, Pg=0, Pd=0, size=2
    let encoding: u32 = 0x24A02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmplo_p_p_zi_special_size_3_size_variant_3_8192_24e02000() {
    // Encoding: 0x24E02000
    // Test CMPLO_P.P.ZI__ special value size = 3 (Size variant 3)
    // Fields: size=3, imm7=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x24E02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmplo_p_p_zi_invalid_0_2000_24202000() {
    // Encoding: 0x24202000
    // Test CMPLO_P.P.ZI__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pd=0, size=0, imm7=0, Zn=0, Pg=0
    let encoding: u32 = 0x24202000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmplo_p_p_zi_invalid_1_2000_24202000() {
    // Encoding: 0x24202000
    // Test CMPLO_P.P.ZI__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Pd=0, Zn=0, Pg=0, imm7=0
    let encoding: u32 = 0x24202000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmpls_p_p_zi_field_size_0_min_2010_24202010() {
    // Encoding: 0x24202010
    // Test CMPLS_P.P.ZI__ field size = 0 (Min)
    // Fields: imm7=0, Pd=0, Zn=0, Pg=0, size=0
    let encoding: u32 = 0x24202010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmpls_p_p_zi_field_size_1_poweroftwo_2010_24602010() {
    // Encoding: 0x24602010
    // Test CMPLS_P.P.ZI__ field size = 1 (PowerOfTwo)
    // Fields: imm7=0, size=1, Pd=0, Zn=0, Pg=0
    let encoding: u32 = 0x24602010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmpls_p_p_zi_field_size_2_poweroftwo_2010_24a02010() {
    // Encoding: 0x24A02010
    // Test CMPLS_P.P.ZI__ field size = 2 (PowerOfTwo)
    // Fields: Pg=0, size=2, Pd=0, imm7=0, Zn=0
    let encoding: u32 = 0x24A02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmpls_p_p_zi_field_size_3_max_2010_24e02010() {
    // Encoding: 0x24E02010
    // Test CMPLS_P.P.ZI__ field size = 3 (Max)
    // Fields: imm7=0, Pd=0, size=3, Pg=0, Zn=0
    let encoding: u32 = 0x24E02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 0, boundary: Zero }
/// immediate value 0
#[test]
fn test_cmpls_p_p_zi_field_imm7_0_zero_2010_24202010() {
    // Encoding: 0x24202010
    // Test CMPLS_P.P.ZI__ field imm7 = 0 (Zero)
    // Fields: Pd=0, Pg=0, size=0, Zn=0, imm7=0
    let encoding: u32 = 0x24202010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 1, boundary: PowerOfTwo }
/// immediate value 1
#[test]
fn test_cmpls_p_p_zi_field_imm7_1_poweroftwo_2010_24206010() {
    // Encoding: 0x24206010
    // Test CMPLS_P.P.ZI__ field imm7 = 1 (PowerOfTwo)
    // Fields: Zn=0, size=0, imm7=1, Pg=0, Pd=0
    let encoding: u32 = 0x24206010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 3, boundary: PowerOfTwoMinusOne }
/// 2^2 - 1 = 3
#[test]
fn test_cmpls_p_p_zi_field_imm7_3_poweroftwominusone_2010_2420e010() {
    // Encoding: 0x2420E010
    // Test CMPLS_P.P.ZI__ field imm7 = 3 (PowerOfTwoMinusOne)
    // Fields: Pd=0, size=0, Zn=0, Pg=0, imm7=3
    let encoding: u32 = 0x2420E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 4, boundary: PowerOfTwo }
/// power of 2 (2^2 = 4)
#[test]
fn test_cmpls_p_p_zi_field_imm7_4_poweroftwo_2010_24212010() {
    // Encoding: 0x24212010
    // Test CMPLS_P.P.ZI__ field imm7 = 4 (PowerOfTwo)
    // Fields: Zn=0, size=0, imm7=4, Pg=0, Pd=0
    let encoding: u32 = 0x24212010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 7, boundary: PowerOfTwoMinusOne }
/// 2^3 - 1 = 7
#[test]
fn test_cmpls_p_p_zi_field_imm7_7_poweroftwominusone_2010_2421e010() {
    // Encoding: 0x2421E010
    // Test CMPLS_P.P.ZI__ field imm7 = 7 (PowerOfTwoMinusOne)
    // Fields: size=0, imm7=7, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x2421E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 8, boundary: PowerOfTwo }
/// power of 2 (2^3 = 8)
#[test]
fn test_cmpls_p_p_zi_field_imm7_8_poweroftwo_2010_24222010() {
    // Encoding: 0x24222010
    // Test CMPLS_P.P.ZI__ field imm7 = 8 (PowerOfTwo)
    // Fields: Pg=0, Zn=0, size=0, imm7=8, Pd=0
    let encoding: u32 = 0x24222010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 15, boundary: PowerOfTwoMinusOne }
/// 2^4 - 1 = 15
#[test]
fn test_cmpls_p_p_zi_field_imm7_15_poweroftwominusone_2010_2423e010() {
    // Encoding: 0x2423E010
    // Test CMPLS_P.P.ZI__ field imm7 = 15 (PowerOfTwoMinusOne)
    // Fields: Pd=0, Zn=0, size=0, imm7=15, Pg=0
    let encoding: u32 = 0x2423E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 16, boundary: PowerOfTwo }
/// power of 2 (2^4 = 16)
#[test]
fn test_cmpls_p_p_zi_field_imm7_16_poweroftwo_2010_24242010() {
    // Encoding: 0x24242010
    // Test CMPLS_P.P.ZI__ field imm7 = 16 (PowerOfTwo)
    // Fields: imm7=16, Pg=0, Zn=0, Pd=0, size=0
    let encoding: u32 = 0x24242010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 31, boundary: PowerOfTwoMinusOne }
/// 2^5 - 1 = 31
#[test]
fn test_cmpls_p_p_zi_field_imm7_31_poweroftwominusone_2010_2427e010() {
    // Encoding: 0x2427E010
    // Test CMPLS_P.P.ZI__ field imm7 = 31 (PowerOfTwoMinusOne)
    // Fields: Pg=0, Zn=0, Pd=0, size=0, imm7=31
    let encoding: u32 = 0x2427E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 32, boundary: PowerOfTwo }
/// power of 2 (2^5 = 32)
#[test]
fn test_cmpls_p_p_zi_field_imm7_32_poweroftwo_2010_24282010() {
    // Encoding: 0x24282010
    // Test CMPLS_P.P.ZI__ field imm7 = 32 (PowerOfTwo)
    // Fields: size=0, Pd=0, imm7=32, Zn=0, Pg=0
    let encoding: u32 = 0x24282010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 63, boundary: PowerOfTwoMinusOne }
/// immediate midpoint (63)
#[test]
fn test_cmpls_p_p_zi_field_imm7_63_poweroftwominusone_2010_242fe010() {
    // Encoding: 0x242FE010
    // Test CMPLS_P.P.ZI__ field imm7 = 63 (PowerOfTwoMinusOne)
    // Fields: Pg=0, imm7=63, Pd=0, Zn=0, size=0
    let encoding: u32 = 0x242FE010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 64, boundary: PowerOfTwo }
/// power of 2 (2^6 = 64)
#[test]
fn test_cmpls_p_p_zi_field_imm7_64_poweroftwo_2010_24302010() {
    // Encoding: 0x24302010
    // Test CMPLS_P.P.ZI__ field imm7 = 64 (PowerOfTwo)
    // Fields: imm7=64, size=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x24302010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field imm7 14 +: 7`
/// Requirement: FieldBoundary { field: "imm7", value: 127, boundary: Max }
/// maximum immediate (127)
#[test]
fn test_cmpls_p_p_zi_field_imm7_127_max_2010_243fe010() {
    // Encoding: 0x243FE010
    // Test CMPLS_P.P.ZI__ field imm7 = 127 (Max)
    // Fields: Pd=0, Pg=0, imm7=127, size=0, Zn=0
    let encoding: u32 = 0x243FE010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpls_p_p_zi_field_pg_0_min_2010_24202010() {
    // Encoding: 0x24202010
    // Test CMPLS_P.P.ZI__ field Pg = 0 (Min)
    // Fields: Zn=0, Pg=0, size=0, Pd=0, imm7=0
    let encoding: u32 = 0x24202010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpls_p_p_zi_field_pg_1_poweroftwo_2010_24202410() {
    // Encoding: 0x24202410
    // Test CMPLS_P.P.ZI__ field Pg = 1 (PowerOfTwo)
    // Fields: size=0, Pd=0, Pg=1, imm7=0, Zn=0
    let encoding: u32 = 0x24202410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpls_p_p_zi_field_zn_0_min_2010_24202010() {
    // Encoding: 0x24202010
    // Test CMPLS_P.P.ZI__ field Zn = 0 (Min)
    // Fields: Pg=0, size=0, imm7=0, Zn=0, Pd=0
    let encoding: u32 = 0x24202010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpls_p_p_zi_field_zn_1_poweroftwo_2010_24202030() {
    // Encoding: 0x24202030
    // Test CMPLS_P.P.ZI__ field Zn = 1 (PowerOfTwo)
    // Fields: imm7=0, Zn=1, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x24202030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpls_p_p_zi_field_zn_30_poweroftwominusone_2010_242023d0() {
    // Encoding: 0x242023D0
    // Test CMPLS_P.P.ZI__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: size=0, imm7=0, Zn=30, Pg=0, Pd=0
    let encoding: u32 = 0x242023D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpls_p_p_zi_field_zn_31_max_2010_242023f0() {
    // Encoding: 0x242023F0
    // Test CMPLS_P.P.ZI__ field Zn = 31 (Max)
    // Fields: imm7=0, size=0, Pg=0, Pd=0, Zn=31
    let encoding: u32 = 0x242023F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpls_p_p_zi_field_pd_0_min_2010_24202010() {
    // Encoding: 0x24202010
    // Test CMPLS_P.P.ZI__ field Pd = 0 (Min)
    // Fields: imm7=0, Zn=0, size=0, Pg=0, Pd=0
    let encoding: u32 = 0x24202010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpls_p_p_zi_field_pd_1_poweroftwo_2010_24202011() {
    // Encoding: 0x24202011
    // Test CMPLS_P.P.ZI__ field Pd = 1 (PowerOfTwo)
    // Fields: imm7=0, Pd=1, Zn=0, size=0, Pg=0
    let encoding: u32 = 0x24202011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmpls_p_p_zi_combo_0_2010_24202010() {
    // Encoding: 0x24202010
    // Test CMPLS_P.P.ZI__ field combination: size=0, imm7=0, Pg=0, Zn=0, Pd=0
    // Fields: imm7=0, size=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x24202010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmpls_p_p_zi_special_size_0_size_variant_0_8208_24202010() {
    // Encoding: 0x24202010
    // Test CMPLS_P.P.ZI__ special value size = 0 (Size variant 0)
    // Fields: Pg=0, size=0, imm7=0, Zn=0, Pd=0
    let encoding: u32 = 0x24202010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmpls_p_p_zi_special_size_1_size_variant_1_8208_24602010() {
    // Encoding: 0x24602010
    // Test CMPLS_P.P.ZI__ special value size = 1 (Size variant 1)
    // Fields: size=1, Pd=0, Zn=0, imm7=0, Pg=0
    let encoding: u32 = 0x24602010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmpls_p_p_zi_special_size_2_size_variant_2_8208_24a02010() {
    // Encoding: 0x24A02010
    // Test CMPLS_P.P.ZI__ special value size = 2 (Size variant 2)
    // Fields: imm7=0, Pg=0, Zn=0, size=2, Pd=0
    let encoding: u32 = 0x24A02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmpls_p_p_zi_special_size_3_size_variant_3_8208_24e02010() {
    // Encoding: 0x24E02010
    // Test CMPLS_P.P.ZI__ special value size = 3 (Size variant 3)
    // Fields: Zn=0, Pd=0, imm7=0, size=3, Pg=0
    let encoding: u32 = 0x24E02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmpls_p_p_zi_invalid_0_2010_24202010() {
    // Encoding: 0x24202010
    // Test CMPLS_P.P.ZI__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: size=0, Zn=0, Pd=0, imm7=0, Pg=0
    let encoding: u32 = 0x24202010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpls_p_p_zi_invalid_1_2010_24202010() {
    // Encoding: 0x24202010
    // Test CMPLS_P.P.ZI__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zn=0, imm7=0, Pg=0, size=0, Pd=0
    let encoding: u32 = 0x24202010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmpne_p_p_zi_field_size_0_min_8010_25008010() {
    // Encoding: 0x25008010
    // Test CMPNE_P.P.ZI__ field size = 0 (Min)
    // Fields: Pg=0, Pd=0, imm5=0, Zn=0, size=0
    let encoding: u32 = 0x25008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmpne_p_p_zi_field_size_1_poweroftwo_8010_25408010() {
    // Encoding: 0x25408010
    // Test CMPNE_P.P.ZI__ field size = 1 (PowerOfTwo)
    // Fields: Zn=0, size=1, imm5=0, Pg=0, Pd=0
    let encoding: u32 = 0x25408010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmpne_p_p_zi_field_size_2_poweroftwo_8010_25808010() {
    // Encoding: 0x25808010
    // Test CMPNE_P.P.ZI__ field size = 2 (PowerOfTwo)
    // Fields: Zn=0, imm5=0, Pg=0, Pd=0, size=2
    let encoding: u32 = 0x25808010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmpne_p_p_zi_field_size_3_max_8010_25c08010() {
    // Encoding: 0x25C08010
    // Test CMPNE_P.P.ZI__ field size = 3 (Max)
    // Fields: Pd=0, imm5=0, size=3, Pg=0, Zn=0
    let encoding: u32 = 0x25C08010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 0, boundary: Zero }
/// immediate value 0
#[test]
fn test_cmpne_p_p_zi_field_imm5_0_zero_8010_25008010() {
    // Encoding: 0x25008010
    // Test CMPNE_P.P.ZI__ field imm5 = 0 (Zero)
    // Fields: size=0, Pd=0, imm5=0, Pg=0, Zn=0
    let encoding: u32 = 0x25008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 1, boundary: PowerOfTwo }
/// immediate value 1
#[test]
fn test_cmpne_p_p_zi_field_imm5_1_poweroftwo_8010_25018010() {
    // Encoding: 0x25018010
    // Test CMPNE_P.P.ZI__ field imm5 = 1 (PowerOfTwo)
    // Fields: size=0, Zn=0, imm5=1, Pg=0, Pd=0
    let encoding: u32 = 0x25018010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 3, boundary: PowerOfTwoMinusOne }
/// 2^2 - 1 = 3
#[test]
fn test_cmpne_p_p_zi_field_imm5_3_poweroftwominusone_8010_25038010() {
    // Encoding: 0x25038010
    // Test CMPNE_P.P.ZI__ field imm5 = 3 (PowerOfTwoMinusOne)
    // Fields: Pd=0, size=0, imm5=3, Zn=0, Pg=0
    let encoding: u32 = 0x25038010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 4, boundary: PowerOfTwo }
/// power of 2 (2^2 = 4)
#[test]
fn test_cmpne_p_p_zi_field_imm5_4_poweroftwo_8010_25048010() {
    // Encoding: 0x25048010
    // Test CMPNE_P.P.ZI__ field imm5 = 4 (PowerOfTwo)
    // Fields: size=0, Pg=0, imm5=4, Pd=0, Zn=0
    let encoding: u32 = 0x25048010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 7, boundary: PowerOfTwoMinusOne }
/// 2^3 - 1 = 7
#[test]
fn test_cmpne_p_p_zi_field_imm5_7_poweroftwominusone_8010_25078010() {
    // Encoding: 0x25078010
    // Test CMPNE_P.P.ZI__ field imm5 = 7 (PowerOfTwoMinusOne)
    // Fields: Pd=0, Pg=0, size=0, Zn=0, imm5=7
    let encoding: u32 = 0x25078010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 8, boundary: PowerOfTwo }
/// power of 2 (2^3 = 8)
#[test]
fn test_cmpne_p_p_zi_field_imm5_8_poweroftwo_8010_25088010() {
    // Encoding: 0x25088010
    // Test CMPNE_P.P.ZI__ field imm5 = 8 (PowerOfTwo)
    // Fields: Pd=0, size=0, imm5=8, Pg=0, Zn=0
    let encoding: u32 = 0x25088010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 15, boundary: PowerOfTwoMinusOne }
/// immediate midpoint (15)
#[test]
fn test_cmpne_p_p_zi_field_imm5_15_poweroftwominusone_8010_250f8010() {
    // Encoding: 0x250F8010
    // Test CMPNE_P.P.ZI__ field imm5 = 15 (PowerOfTwoMinusOne)
    // Fields: size=0, Pg=0, Zn=0, Pd=0, imm5=15
    let encoding: u32 = 0x250F8010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 16, boundary: PowerOfTwo }
/// power of 2 (2^4 = 16)
#[test]
fn test_cmpne_p_p_zi_field_imm5_16_poweroftwo_8010_25108010() {
    // Encoding: 0x25108010
    // Test CMPNE_P.P.ZI__ field imm5 = 16 (PowerOfTwo)
    // Fields: Zn=0, Pg=0, size=0, imm5=16, Pd=0
    let encoding: u32 = 0x25108010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field imm5 16 +: 5`
/// Requirement: FieldBoundary { field: "imm5", value: 31, boundary: Max }
/// maximum immediate (31)
#[test]
fn test_cmpne_p_p_zi_field_imm5_31_max_8010_251f8010() {
    // Encoding: 0x251F8010
    // Test CMPNE_P.P.ZI__ field imm5 = 31 (Max)
    // Fields: Pg=0, size=0, imm5=31, Zn=0, Pd=0
    let encoding: u32 = 0x251F8010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpne_p_p_zi_field_pg_0_min_8010_25008010() {
    // Encoding: 0x25008010
    // Test CMPNE_P.P.ZI__ field Pg = 0 (Min)
    // Fields: size=0, imm5=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x25008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpne_p_p_zi_field_pg_1_poweroftwo_8010_25008410() {
    // Encoding: 0x25008410
    // Test CMPNE_P.P.ZI__ field Pg = 1 (PowerOfTwo)
    // Fields: Pg=1, Pd=0, size=0, Zn=0, imm5=0
    let encoding: u32 = 0x25008410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpne_p_p_zi_field_zn_0_min_8010_25008010() {
    // Encoding: 0x25008010
    // Test CMPNE_P.P.ZI__ field Zn = 0 (Min)
    // Fields: Zn=0, Pd=0, size=0, Pg=0, imm5=0
    let encoding: u32 = 0x25008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpne_p_p_zi_field_zn_1_poweroftwo_8010_25008030() {
    // Encoding: 0x25008030
    // Test CMPNE_P.P.ZI__ field Zn = 1 (PowerOfTwo)
    // Fields: size=0, Pg=0, imm5=0, Pd=0, Zn=1
    let encoding: u32 = 0x25008030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpne_p_p_zi_field_zn_30_poweroftwominusone_8010_250083d0() {
    // Encoding: 0x250083D0
    // Test CMPNE_P.P.ZI__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Zn=30, size=0, Pd=0, imm5=0, Pg=0
    let encoding: u32 = 0x250083D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpne_p_p_zi_field_zn_31_max_8010_250083f0() {
    // Encoding: 0x250083F0
    // Test CMPNE_P.P.ZI__ field Zn = 31 (Max)
    // Fields: size=0, Pg=0, Zn=31, imm5=0, Pd=0
    let encoding: u32 = 0x250083F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpne_p_p_zi_field_pd_0_min_8010_25008010() {
    // Encoding: 0x25008010
    // Test CMPNE_P.P.ZI__ field Pd = 0 (Min)
    // Fields: Pg=0, Pd=0, imm5=0, Zn=0, size=0
    let encoding: u32 = 0x25008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpne_p_p_zi_field_pd_1_poweroftwo_8010_25008011() {
    // Encoding: 0x25008011
    // Test CMPNE_P.P.ZI__ field Pd = 1 (PowerOfTwo)
    // Fields: Pg=0, Pd=1, imm5=0, Zn=0, size=0
    let encoding: u32 = 0x25008011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmpne_p_p_zi_combo_0_8010_25008010() {
    // Encoding: 0x25008010
    // Test CMPNE_P.P.ZI__ field combination: size=0, imm5=0, Pg=0, Zn=0, Pd=0
    // Fields: Pd=0, imm5=0, Pg=0, Zn=0, size=0
    let encoding: u32 = 0x25008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmpne_p_p_zi_special_size_0_size_variant_0_32784_25008010() {
    // Encoding: 0x25008010
    // Test CMPNE_P.P.ZI__ special value size = 0 (Size variant 0)
    // Fields: imm5=0, size=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x25008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmpne_p_p_zi_special_size_1_size_variant_1_32784_25408010() {
    // Encoding: 0x25408010
    // Test CMPNE_P.P.ZI__ special value size = 1 (Size variant 1)
    // Fields: Pd=0, Pg=0, imm5=0, size=1, Zn=0
    let encoding: u32 = 0x25408010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmpne_p_p_zi_special_size_2_size_variant_2_32784_25808010() {
    // Encoding: 0x25808010
    // Test CMPNE_P.P.ZI__ special value size = 2 (Size variant 2)
    // Fields: size=2, Zn=0, Pd=0, imm5=0, Pg=0
    let encoding: u32 = 0x25808010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmpne_p_p_zi_special_size_3_size_variant_3_32784_25c08010() {
    // Encoding: 0x25C08010
    // Test CMPNE_P.P.ZI__ special value size = 3 (Size variant 3)
    // Fields: imm5=0, Zn=0, Pg=0, size=3, Pd=0
    let encoding: u32 = 0x25C08010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmpne_p_p_zi_invalid_0_8010_25008010() {
    // Encoding: 0x25008010
    // Test CMPNE_P.P.ZI__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: size=0, Pg=0, Zn=0, Pd=0, imm5=0
    let encoding: u32 = 0x25008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpne_p_p_zi_invalid_1_8010_25008010() {
    // Encoding: 0x25008010
    // Test CMPNE_P.P.ZI__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zn=0, size=0, Pd=0, imm5=0, Pg=0
    let encoding: u32 = 0x25008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmpeq_p_p_zi_reg_write_0_25008000() {
    // Test CMPEQ_P.P.ZI__ register write: SimdFromField("Pd")
    // Encoding: 0x25008000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x25008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmpeq_p_p_zi_flags_zeroresult_0_25008000() {
    // Test CMPEQ_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x25008000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x0);
    let encoding: u32 = 0x25008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmpeq_p_p_zi_flags_zeroresult_1_25008000() {
    // Test CMPEQ_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x25008000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x1);
    let encoding: u32 = 0x25008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmpeq_p_p_zi_flags_negativeresult_2_25008000() {
    // Test CMPEQ_P.P.ZI__ flag computation: NegativeResult
    // Encoding: 0x25008000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x25008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmpeq_p_p_zi_flags_unsignedoverflow_3_25008000() {
    // Test CMPEQ_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x25008000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x25008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmpeq_p_p_zi_flags_unsignedoverflow_4_25008000() {
    // Test CMPEQ_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x25008000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x2);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmpeq_p_p_zi_flags_signedoverflow_5_25008000() {
    // Test CMPEQ_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x25008000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmpeq_p_p_zi_flags_signedoverflow_6_25008000() {
    // Test CMPEQ_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x25008000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPEQ_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmpeq_p_p_zi_flags_positiveresult_7_25008000() {
    // Test CMPEQ_P.P.ZI__ flag computation: PositiveResult
    // Encoding: 0x25008000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x32);
    set_x(&mut cpu, 1, 0x64);
    let encoding: u32 = 0x25008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmpgt_p_p_zi_reg_write_0_25000010() {
    // Test CMPGT_P.P.ZI__ register write: SimdFromField("Pd")
    // Encoding: 0x25000010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x25000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmpgt_p_p_zi_flags_zeroresult_0_25000010() {
    // Test CMPGT_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x25000010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x25000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmpgt_p_p_zi_flags_zeroresult_1_25000010() {
    // Test CMPGT_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x25000010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x1);
    let encoding: u32 = 0x25000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmpgt_p_p_zi_flags_negativeresult_2_25000010() {
    // Test CMPGT_P.P.ZI__ flag computation: NegativeResult
    // Encoding: 0x25000010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x25000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmpgt_p_p_zi_flags_unsignedoverflow_3_25000010() {
    // Test CMPGT_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x25000010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmpgt_p_p_zi_flags_unsignedoverflow_4_25000010() {
    // Test CMPGT_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x25000010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x2);
    let encoding: u32 = 0x25000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmpgt_p_p_zi_flags_signedoverflow_5_25000010() {
    // Test CMPGT_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x25000010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmpgt_p_p_zi_flags_signedoverflow_6_25000010() {
    // Test CMPGT_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x25000010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPGT_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmpgt_p_p_zi_flags_positiveresult_7_25000010() {
    // Test CMPGT_P.P.ZI__ flag computation: PositiveResult
    // Encoding: 0x25000010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x64);
    set_x(&mut cpu, 2, 0x32);
    let encoding: u32 = 0x25000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmpge_p_p_zi_reg_write_0_25000000() {
    // Test CMPGE_P.P.ZI__ register write: SimdFromField("Pd")
    // Encoding: 0x25000000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x25000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmpge_p_p_zi_flags_zeroresult_0_25000000() {
    // Test CMPGE_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x25000000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x25000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmpge_p_p_zi_flags_zeroresult_1_25000000() {
    // Test CMPGE_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x25000000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x1);
    let encoding: u32 = 0x25000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmpge_p_p_zi_flags_negativeresult_2_25000000() {
    // Test CMPGE_P.P.ZI__ flag computation: NegativeResult
    // Encoding: 0x25000000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x25000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmpge_p_p_zi_flags_unsignedoverflow_3_25000000() {
    // Test CMPGE_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x25000000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmpge_p_p_zi_flags_unsignedoverflow_4_25000000() {
    // Test CMPGE_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x25000000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x2);
    let encoding: u32 = 0x25000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmpge_p_p_zi_flags_signedoverflow_5_25000000() {
    // Test CMPGE_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x25000000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmpge_p_p_zi_flags_signedoverflow_6_25000000() {
    // Test CMPGE_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x25000000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x25000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPGE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmpge_p_p_zi_flags_positiveresult_7_25000000() {
    // Test CMPGE_P.P.ZI__ flag computation: PositiveResult
    // Encoding: 0x25000000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x64);
    set_x(&mut cpu, 2, 0x32);
    let encoding: u32 = 0x25000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmphi_p_p_zi_reg_write_0_24200010() {
    // Test CMPHI_P.P.ZI__ register write: SimdFromField("Pd")
    // Encoding: 0x24200010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x24200010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmphi_p_p_zi_flags_zeroresult_0_24200010() {
    // Test CMPHI_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x24200010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x24200010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmphi_p_p_zi_flags_zeroresult_1_24200010() {
    // Test CMPHI_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x24200010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x1);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24200010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmphi_p_p_zi_flags_negativeresult_2_24200010() {
    // Test CMPHI_P.P.ZI__ flag computation: NegativeResult
    // Encoding: 0x24200010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24200010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmphi_p_p_zi_flags_unsignedoverflow_3_24200010() {
    // Test CMPHI_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x24200010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x24200010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmphi_p_p_zi_flags_unsignedoverflow_4_24200010() {
    // Test CMPHI_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x24200010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x2);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24200010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmphi_p_p_zi_flags_signedoverflow_5_24200010() {
    // Test CMPHI_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x24200010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24200010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmphi_p_p_zi_flags_signedoverflow_6_24200010() {
    // Test CMPHI_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x24200010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24200010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPHI_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmphi_p_p_zi_flags_positiveresult_7_24200010() {
    // Test CMPHI_P.P.ZI__ flag computation: PositiveResult
    // Encoding: 0x24200010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x64);
    set_x(&mut cpu, 2, 0x32);
    let encoding: u32 = 0x24200010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmphs_p_p_zi_reg_write_0_24200000() {
    // Test CMPHS_P.P.ZI__ register write: SimdFromField("Pd")
    // Encoding: 0x24200000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x24200000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmphs_p_p_zi_flags_zeroresult_0_24200000() {
    // Test CMPHS_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x24200000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x0);
    let encoding: u32 = 0x24200000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmphs_p_p_zi_flags_zeroresult_1_24200000() {
    // Test CMPHS_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x24200000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x1);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24200000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmphs_p_p_zi_flags_negativeresult_2_24200000() {
    // Test CMPHS_P.P.ZI__ flag computation: NegativeResult
    // Encoding: 0x24200000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24200000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmphs_p_p_zi_flags_unsignedoverflow_3_24200000() {
    // Test CMPHS_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x24200000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x24200000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmphs_p_p_zi_flags_unsignedoverflow_4_24200000() {
    // Test CMPHS_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x24200000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x2);
    let encoding: u32 = 0x24200000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmphs_p_p_zi_flags_signedoverflow_5_24200000() {
    // Test CMPHS_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x24200000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24200000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmphs_p_p_zi_flags_signedoverflow_6_24200000() {
    // Test CMPHS_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x24200000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24200000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPHS_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmphs_p_p_zi_flags_positiveresult_7_24200000() {
    // Test CMPHS_P.P.ZI__ flag computation: PositiveResult
    // Encoding: 0x24200000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x32);
    set_x(&mut cpu, 1, 0x64);
    let encoding: u32 = 0x24200000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmplt_p_p_zi_reg_write_0_25002000() {
    // Test CMPLT_P.P.ZI__ register write: SimdFromField("Pd")
    // Encoding: 0x25002000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x25002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmplt_p_p_zi_flags_zeroresult_0_25002000() {
    // Test CMPLT_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x25002000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x25002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmplt_p_p_zi_flags_zeroresult_1_25002000() {
    // Test CMPLT_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x25002000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x1);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmplt_p_p_zi_flags_negativeresult_2_25002000() {
    // Test CMPLT_P.P.ZI__ flag computation: NegativeResult
    // Encoding: 0x25002000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x25002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmplt_p_p_zi_flags_unsignedoverflow_3_25002000() {
    // Test CMPLT_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x25002000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmplt_p_p_zi_flags_unsignedoverflow_4_25002000() {
    // Test CMPLT_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x25002000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x2);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmplt_p_p_zi_flags_signedoverflow_5_25002000() {
    // Test CMPLT_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x25002000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmplt_p_p_zi_flags_signedoverflow_6_25002000() {
    // Test CMPLT_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x25002000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x25002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPLT_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmplt_p_p_zi_flags_positiveresult_7_25002000() {
    // Test CMPLT_P.P.ZI__ flag computation: PositiveResult
    // Encoding: 0x25002000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x32);
    set_x(&mut cpu, 1, 0x64);
    let encoding: u32 = 0x25002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmple_p_p_zi_reg_write_0_25002010() {
    // Test CMPLE_P.P.ZI__ register write: SimdFromField("Pd")
    // Encoding: 0x25002010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x25002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmple_p_p_zi_flags_zeroresult_0_25002010() {
    // Test CMPLE_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x25002010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x25002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmple_p_p_zi_flags_zeroresult_1_25002010() {
    // Test CMPLE_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x25002010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x1);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmple_p_p_zi_flags_negativeresult_2_25002010() {
    // Test CMPLE_P.P.ZI__ flag computation: NegativeResult
    // Encoding: 0x25002010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x25002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmple_p_p_zi_flags_unsignedoverflow_3_25002010() {
    // Test CMPLE_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x25002010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmple_p_p_zi_flags_unsignedoverflow_4_25002010() {
    // Test CMPLE_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x25002010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x2);
    let encoding: u32 = 0x25002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmple_p_p_zi_flags_signedoverflow_5_25002010() {
    // Test CMPLE_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x25002010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x25002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmple_p_p_zi_flags_signedoverflow_6_25002010() {
    // Test CMPLE_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x25002010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x25002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPLE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmple_p_p_zi_flags_positiveresult_7_25002010() {
    // Test CMPLE_P.P.ZI__ flag computation: PositiveResult
    // Encoding: 0x25002010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x32);
    set_x(&mut cpu, 1, 0x64);
    let encoding: u32 = 0x25002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmplo_p_p_zi_reg_write_0_24202000() {
    // Test CMPLO_P.P.ZI__ register write: SimdFromField("Pd")
    // Encoding: 0x24202000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x24202000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmplo_p_p_zi_flags_zeroresult_0_24202000() {
    // Test CMPLO_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x24202000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x24202000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmplo_p_p_zi_flags_zeroresult_1_24202000() {
    // Test CMPLO_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x24202000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x1);
    let encoding: u32 = 0x24202000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmplo_p_p_zi_flags_negativeresult_2_24202000() {
    // Test CMPLO_P.P.ZI__ flag computation: NegativeResult
    // Encoding: 0x24202000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24202000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmplo_p_p_zi_flags_unsignedoverflow_3_24202000() {
    // Test CMPLO_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x24202000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x24202000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmplo_p_p_zi_flags_unsignedoverflow_4_24202000() {
    // Test CMPLO_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x24202000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x2);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24202000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmplo_p_p_zi_flags_signedoverflow_5_24202000() {
    // Test CMPLO_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x24202000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x24202000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmplo_p_p_zi_flags_signedoverflow_6_24202000() {
    // Test CMPLO_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x24202000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24202000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPLO_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmplo_p_p_zi_flags_positiveresult_7_24202000() {
    // Test CMPLO_P.P.ZI__ flag computation: PositiveResult
    // Encoding: 0x24202000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x64);
    set_x(&mut cpu, 2, 0x32);
    let encoding: u32 = 0x24202000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmpls_p_p_zi_reg_write_0_24202010() {
    // Test CMPLS_P.P.ZI__ register write: SimdFromField("Pd")
    // Encoding: 0x24202010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x24202010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmpls_p_p_zi_flags_zeroresult_0_24202010() {
    // Test CMPLS_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x24202010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x24202010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmpls_p_p_zi_flags_zeroresult_1_24202010() {
    // Test CMPLS_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x24202010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x1);
    let encoding: u32 = 0x24202010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmpls_p_p_zi_flags_negativeresult_2_24202010() {
    // Test CMPLS_P.P.ZI__ flag computation: NegativeResult
    // Encoding: 0x24202010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24202010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmpls_p_p_zi_flags_unsignedoverflow_3_24202010() {
    // Test CMPLS_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x24202010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x24202010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmpls_p_p_zi_flags_unsignedoverflow_4_24202010() {
    // Test CMPLS_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x24202010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x2);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24202010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmpls_p_p_zi_flags_signedoverflow_5_24202010() {
    // Test CMPLS_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x24202010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24202010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmpls_p_p_zi_flags_signedoverflow_6_24202010() {
    // Test CMPLS_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x24202010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24202010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPLS_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmpls_p_p_zi_flags_positiveresult_7_24202010() {
    // Test CMPLS_P.P.ZI__ flag computation: PositiveResult
    // Encoding: 0x24202010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x32);
    set_x(&mut cpu, 1, 0x64);
    let encoding: u32 = 0x24202010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmpne_p_p_zi_reg_write_0_25008010() {
    // Test CMPNE_P.P.ZI__ register write: SimdFromField("Pd")
    // Encoding: 0x25008010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x25008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmpne_p_p_zi_flags_zeroresult_0_25008010() {
    // Test CMPNE_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x25008010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x25008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmpne_p_p_zi_flags_zeroresult_1_25008010() {
    // Test CMPNE_P.P.ZI__ flag computation: ZeroResult
    // Encoding: 0x25008010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x1);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmpne_p_p_zi_flags_negativeresult_2_25008010() {
    // Test CMPNE_P.P.ZI__ flag computation: NegativeResult
    // Encoding: 0x25008010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x25008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmpne_p_p_zi_flags_unsignedoverflow_3_25008010() {
    // Test CMPNE_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x25008010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x25008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmpne_p_p_zi_flags_unsignedoverflow_4_25008010() {
    // Test CMPNE_P.P.ZI__ flag computation: UnsignedOverflow
    // Encoding: 0x25008010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x2);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmpne_p_p_zi_flags_signedoverflow_5_25008010() {
    // Test CMPNE_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x25008010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmpne_p_p_zi_flags_signedoverflow_6_25008010() {
    // Test CMPNE_P.P.ZI__ flag computation: SignedOverflow
    // Encoding: 0x25008010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x25008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPNE_P.P.ZI__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmpne_p_p_zi_flags_positiveresult_7_25008010() {
    // Test CMPNE_P.P.ZI__ flag computation: PositiveResult
    // Encoding: 0x25008010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x64);
    set_x(&mut cpu, 2, 0x32);
    let encoding: u32 = 0x25008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

// ============================================================================
// CMPEQ_P.P.ZZ__ Tests
// ============================================================================

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmpeq_p_p_zz_field_size_0_min_a000_2400a000() {
    // Encoding: 0x2400A000
    // Test CMPEQ_P.P.ZZ__ field size = 0 (Min)
    // Fields: Zm=0, Pg=0, Pd=0, size=0, Zn=0
    let encoding: u32 = 0x2400A000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmpeq_p_p_zz_field_size_1_poweroftwo_a000_2440a000() {
    // Encoding: 0x2440A000
    // Test CMPEQ_P.P.ZZ__ field size = 1 (PowerOfTwo)
    // Fields: size=1, Zm=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x2440A000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmpeq_p_p_zz_field_size_2_poweroftwo_a000_2480a000() {
    // Encoding: 0x2480A000
    // Test CMPEQ_P.P.ZZ__ field size = 2 (PowerOfTwo)
    // Fields: Pg=0, Pd=0, Zn=0, Zm=0, size=2
    let encoding: u32 = 0x2480A000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmpeq_p_p_zz_field_size_3_max_a000_24c0a000() {
    // Encoding: 0x24C0A000
    // Test CMPEQ_P.P.ZZ__ field size = 3 (Max)
    // Fields: Zm=0, Pd=0, Zn=0, Pg=0, size=3
    let encoding: u32 = 0x24C0A000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpeq_p_p_zz_field_zm_0_min_a000_2400a000() {
    // Encoding: 0x2400A000
    // Test CMPEQ_P.P.ZZ__ field Zm = 0 (Min)
    // Fields: Pg=0, size=0, Zm=0, Zn=0, Pd=0
    let encoding: u32 = 0x2400A000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpeq_p_p_zz_field_zm_1_poweroftwo_a000_2401a000() {
    // Encoding: 0x2401A000
    // Test CMPEQ_P.P.ZZ__ field Zm = 1 (PowerOfTwo)
    // Fields: Zn=0, Zm=1, Pg=0, size=0, Pd=0
    let encoding: u32 = 0x2401A000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpeq_p_p_zz_field_zm_30_poweroftwominusone_a000_241ea000() {
    // Encoding: 0x241EA000
    // Test CMPEQ_P.P.ZZ__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: size=0, Pg=0, Zn=0, Pd=0, Zm=30
    let encoding: u32 = 0x241EA000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpeq_p_p_zz_field_zm_31_max_a000_241fa000() {
    // Encoding: 0x241FA000
    // Test CMPEQ_P.P.ZZ__ field Zm = 31 (Max)
    // Fields: Pd=0, size=0, Pg=0, Zm=31, Zn=0
    let encoding: u32 = 0x241FA000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpeq_p_p_zz_field_pg_0_min_a000_2400a000() {
    // Encoding: 0x2400A000
    // Test CMPEQ_P.P.ZZ__ field Pg = 0 (Min)
    // Fields: Zm=0, Zn=0, Pg=0, Pd=0, size=0
    let encoding: u32 = 0x2400A000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpeq_p_p_zz_field_pg_1_poweroftwo_a000_2400a400() {
    // Encoding: 0x2400A400
    // Test CMPEQ_P.P.ZZ__ field Pg = 1 (PowerOfTwo)
    // Fields: Zm=0, Zn=0, size=0, Pd=0, Pg=1
    let encoding: u32 = 0x2400A400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpeq_p_p_zz_field_zn_0_min_a000_2400a000() {
    // Encoding: 0x2400A000
    // Test CMPEQ_P.P.ZZ__ field Zn = 0 (Min)
    // Fields: size=0, Zn=0, Pg=0, Zm=0, Pd=0
    let encoding: u32 = 0x2400A000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpeq_p_p_zz_field_zn_1_poweroftwo_a000_2400a020() {
    // Encoding: 0x2400A020
    // Test CMPEQ_P.P.ZZ__ field Zn = 1 (PowerOfTwo)
    // Fields: size=0, Zm=0, Pg=0, Zn=1, Pd=0
    let encoding: u32 = 0x2400A020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpeq_p_p_zz_field_zn_30_poweroftwominusone_a000_2400a3c0() {
    // Encoding: 0x2400A3C0
    // Test CMPEQ_P.P.ZZ__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Zm=0, size=0, Pg=0, Zn=30, Pd=0
    let encoding: u32 = 0x2400A3C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpeq_p_p_zz_field_zn_31_max_a000_2400a3e0() {
    // Encoding: 0x2400A3E0
    // Test CMPEQ_P.P.ZZ__ field Zn = 31 (Max)
    // Fields: Pg=0, Zm=0, Zn=31, Pd=0, size=0
    let encoding: u32 = 0x2400A3E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpeq_p_p_zz_field_pd_0_min_a000_2400a000() {
    // Encoding: 0x2400A000
    // Test CMPEQ_P.P.ZZ__ field Pd = 0 (Min)
    // Fields: Zn=0, Pg=0, Zm=0, size=0, Pd=0
    let encoding: u32 = 0x2400A000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpeq_p_p_zz_field_pd_1_poweroftwo_a000_2400a001() {
    // Encoding: 0x2400A001
    // Test CMPEQ_P.P.ZZ__ field Pd = 1 (PowerOfTwo)
    // Fields: Pd=1, Pg=0, Zm=0, size=0, Zn=0
    let encoding: u32 = 0x2400A001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmpeq_p_p_zz_combo_0_a000_2400a000() {
    // Encoding: 0x2400A000
    // Test CMPEQ_P.P.ZZ__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: Zn=0, size=0, Pg=0, Zm=0, Pd=0
    let encoding: u32 = 0x2400A000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmpeq_p_p_zz_special_size_0_size_variant_0_40960_2400a000() {
    // Encoding: 0x2400A000
    // Test CMPEQ_P.P.ZZ__ special value size = 0 (Size variant 0)
    // Fields: size=0, Zm=0, Zn=0, Pg=0, Pd=0
    let encoding: u32 = 0x2400A000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmpeq_p_p_zz_special_size_1_size_variant_1_40960_2440a000() {
    // Encoding: 0x2440A000
    // Test CMPEQ_P.P.ZZ__ special value size = 1 (Size variant 1)
    // Fields: Pg=0, Zm=0, Zn=0, Pd=0, size=1
    let encoding: u32 = 0x2440A000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmpeq_p_p_zz_special_size_2_size_variant_2_40960_2480a000() {
    // Encoding: 0x2480A000
    // Test CMPEQ_P.P.ZZ__ special value size = 2 (Size variant 2)
    // Fields: size=2, Pd=0, Zm=0, Zn=0, Pg=0
    let encoding: u32 = 0x2480A000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmpeq_p_p_zz_special_size_3_size_variant_3_40960_24c0a000() {
    // Encoding: 0x24C0A000
    // Test CMPEQ_P.P.ZZ__ special value size = 3 (Size variant 3)
    // Fields: size=3, Zn=0, Zm=0, Pd=0, Pg=0
    let encoding: u32 = 0x24C0A000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmpeq_p_p_zz_invalid_0_a000_2400a000() {
    // Encoding: 0x2400A000
    // Test CMPEQ_P.P.ZZ__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pd=0, Pg=0, Zm=0, size=0, Zn=0
    let encoding: u32 = 0x2400A000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpeq_p_p_zz_invalid_1_a000_2400a000() {
    // Encoding: 0x2400A000
    // Test CMPEQ_P.P.ZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Pd=0, Zn=0, Pg=0, Zm=0
    let encoding: u32 = 0x2400A000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmpgt_p_p_zz_field_size_0_min_8010_24008010() {
    // Encoding: 0x24008010
    // Test CMPGT_P.P.ZZ__ field size = 0 (Min)
    // Fields: size=0, Zm=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x24008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmpgt_p_p_zz_field_size_1_poweroftwo_8010_24408010() {
    // Encoding: 0x24408010
    // Test CMPGT_P.P.ZZ__ field size = 1 (PowerOfTwo)
    // Fields: Zm=0, Pd=0, Zn=0, size=1, Pg=0
    let encoding: u32 = 0x24408010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmpgt_p_p_zz_field_size_2_poweroftwo_8010_24808010() {
    // Encoding: 0x24808010
    // Test CMPGT_P.P.ZZ__ field size = 2 (PowerOfTwo)
    // Fields: Pd=0, Pg=0, Zm=0, size=2, Zn=0
    let encoding: u32 = 0x24808010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmpgt_p_p_zz_field_size_3_max_8010_24c08010() {
    // Encoding: 0x24C08010
    // Test CMPGT_P.P.ZZ__ field size = 3 (Max)
    // Fields: Zm=0, size=3, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x24C08010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpgt_p_p_zz_field_zm_0_min_8010_24008010() {
    // Encoding: 0x24008010
    // Test CMPGT_P.P.ZZ__ field Zm = 0 (Min)
    // Fields: size=0, Zn=0, Zm=0, Pg=0, Pd=0
    let encoding: u32 = 0x24008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpgt_p_p_zz_field_zm_1_poweroftwo_8010_24018010() {
    // Encoding: 0x24018010
    // Test CMPGT_P.P.ZZ__ field Zm = 1 (PowerOfTwo)
    // Fields: Pg=0, Zm=1, Zn=0, Pd=0, size=0
    let encoding: u32 = 0x24018010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpgt_p_p_zz_field_zm_30_poweroftwominusone_8010_241e8010() {
    // Encoding: 0x241E8010
    // Test CMPGT_P.P.ZZ__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Zn=0, Pd=0, Zm=30, Pg=0, size=0
    let encoding: u32 = 0x241E8010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpgt_p_p_zz_field_zm_31_max_8010_241f8010() {
    // Encoding: 0x241F8010
    // Test CMPGT_P.P.ZZ__ field Zm = 31 (Max)
    // Fields: Zn=0, Zm=31, Pg=0, size=0, Pd=0
    let encoding: u32 = 0x241F8010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpgt_p_p_zz_field_pg_0_min_8010_24008010() {
    // Encoding: 0x24008010
    // Test CMPGT_P.P.ZZ__ field Pg = 0 (Min)
    // Fields: size=0, Pg=0, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x24008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpgt_p_p_zz_field_pg_1_poweroftwo_8010_24008410() {
    // Encoding: 0x24008410
    // Test CMPGT_P.P.ZZ__ field Pg = 1 (PowerOfTwo)
    // Fields: Zn=0, Zm=0, Pg=1, size=0, Pd=0
    let encoding: u32 = 0x24008410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpgt_p_p_zz_field_zn_0_min_8010_24008010() {
    // Encoding: 0x24008010
    // Test CMPGT_P.P.ZZ__ field Zn = 0 (Min)
    // Fields: Pd=0, size=0, Zm=0, Pg=0, Zn=0
    let encoding: u32 = 0x24008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpgt_p_p_zz_field_zn_1_poweroftwo_8010_24008030() {
    // Encoding: 0x24008030
    // Test CMPGT_P.P.ZZ__ field Zn = 1 (PowerOfTwo)
    // Fields: Zn=1, size=0, Zm=0, Pd=0, Pg=0
    let encoding: u32 = 0x24008030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpgt_p_p_zz_field_zn_30_poweroftwominusone_8010_240083d0() {
    // Encoding: 0x240083D0
    // Test CMPGT_P.P.ZZ__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Zn=30, Zm=0, Pd=0, Pg=0, size=0
    let encoding: u32 = 0x240083D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpgt_p_p_zz_field_zn_31_max_8010_240083f0() {
    // Encoding: 0x240083F0
    // Test CMPGT_P.P.ZZ__ field Zn = 31 (Max)
    // Fields: Pg=0, Zm=0, size=0, Pd=0, Zn=31
    let encoding: u32 = 0x240083F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpgt_p_p_zz_field_pd_0_min_8010_24008010() {
    // Encoding: 0x24008010
    // Test CMPGT_P.P.ZZ__ field Pd = 0 (Min)
    // Fields: Pd=0, Zm=0, size=0, Zn=0, Pg=0
    let encoding: u32 = 0x24008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpgt_p_p_zz_field_pd_1_poweroftwo_8010_24008011() {
    // Encoding: 0x24008011
    // Test CMPGT_P.P.ZZ__ field Pd = 1 (PowerOfTwo)
    // Fields: Zn=0, Pg=0, Zm=0, size=0, Pd=1
    let encoding: u32 = 0x24008011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmpgt_p_p_zz_combo_0_8010_24008010() {
    // Encoding: 0x24008010
    // Test CMPGT_P.P.ZZ__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: Pd=0, Zm=0, size=0, Pg=0, Zn=0
    let encoding: u32 = 0x24008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmpgt_p_p_zz_special_size_0_size_variant_0_32784_24008010() {
    // Encoding: 0x24008010
    // Test CMPGT_P.P.ZZ__ special value size = 0 (Size variant 0)
    // Fields: Zn=0, size=0, Zm=0, Pg=0, Pd=0
    let encoding: u32 = 0x24008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmpgt_p_p_zz_special_size_1_size_variant_1_32784_24408010() {
    // Encoding: 0x24408010
    // Test CMPGT_P.P.ZZ__ special value size = 1 (Size variant 1)
    // Fields: size=1, Pg=0, Pd=0, Zn=0, Zm=0
    let encoding: u32 = 0x24408010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmpgt_p_p_zz_special_size_2_size_variant_2_32784_24808010() {
    // Encoding: 0x24808010
    // Test CMPGT_P.P.ZZ__ special value size = 2 (Size variant 2)
    // Fields: Zm=0, Pg=0, Pd=0, size=2, Zn=0
    let encoding: u32 = 0x24808010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmpgt_p_p_zz_special_size_3_size_variant_3_32784_24c08010() {
    // Encoding: 0x24C08010
    // Test CMPGT_P.P.ZZ__ special value size = 3 (Size variant 3)
    // Fields: size=3, Zn=0, Pg=0, Pd=0, Zm=0
    let encoding: u32 = 0x24C08010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmpgt_p_p_zz_invalid_0_8010_24008010() {
    // Encoding: 0x24008010
    // Test CMPGT_P.P.ZZ__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Zm=0, size=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x24008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpgt_p_p_zz_invalid_1_8010_24008010() {
    // Encoding: 0x24008010
    // Test CMPGT_P.P.ZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zn=0, Zm=0, size=0, Pd=0, Pg=0
    let encoding: u32 = 0x24008010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmpge_p_p_zz_field_size_0_min_8000_24008000() {
    // Encoding: 0x24008000
    // Test CMPGE_P.P.ZZ__ field size = 0 (Min)
    // Fields: size=0, Zm=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x24008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmpge_p_p_zz_field_size_1_poweroftwo_8000_24408000() {
    // Encoding: 0x24408000
    // Test CMPGE_P.P.ZZ__ field size = 1 (PowerOfTwo)
    // Fields: Zm=0, Zn=0, Pd=0, size=1, Pg=0
    let encoding: u32 = 0x24408000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmpge_p_p_zz_field_size_2_poweroftwo_8000_24808000() {
    // Encoding: 0x24808000
    // Test CMPGE_P.P.ZZ__ field size = 2 (PowerOfTwo)
    // Fields: size=2, Zn=0, Zm=0, Pg=0, Pd=0
    let encoding: u32 = 0x24808000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmpge_p_p_zz_field_size_3_max_8000_24c08000() {
    // Encoding: 0x24C08000
    // Test CMPGE_P.P.ZZ__ field size = 3 (Max)
    // Fields: Pd=0, size=3, Zm=0, Pg=0, Zn=0
    let encoding: u32 = 0x24C08000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpge_p_p_zz_field_zm_0_min_8000_24008000() {
    // Encoding: 0x24008000
    // Test CMPGE_P.P.ZZ__ field Zm = 0 (Min)
    // Fields: Zm=0, Zn=0, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x24008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpge_p_p_zz_field_zm_1_poweroftwo_8000_24018000() {
    // Encoding: 0x24018000
    // Test CMPGE_P.P.ZZ__ field Zm = 1 (PowerOfTwo)
    // Fields: Zn=0, Zm=1, size=0, Pg=0, Pd=0
    let encoding: u32 = 0x24018000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpge_p_p_zz_field_zm_30_poweroftwominusone_8000_241e8000() {
    // Encoding: 0x241E8000
    // Test CMPGE_P.P.ZZ__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Pd=0, size=0, Zn=0, Zm=30, Pg=0
    let encoding: u32 = 0x241E8000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpge_p_p_zz_field_zm_31_max_8000_241f8000() {
    // Encoding: 0x241F8000
    // Test CMPGE_P.P.ZZ__ field Zm = 31 (Max)
    // Fields: Pg=0, Pd=0, Zm=31, size=0, Zn=0
    let encoding: u32 = 0x241F8000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpge_p_p_zz_field_pg_0_min_8000_24008000() {
    // Encoding: 0x24008000
    // Test CMPGE_P.P.ZZ__ field Pg = 0 (Min)
    // Fields: Zn=0, Pd=0, Zm=0, size=0, Pg=0
    let encoding: u32 = 0x24008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpge_p_p_zz_field_pg_1_poweroftwo_8000_24008400() {
    // Encoding: 0x24008400
    // Test CMPGE_P.P.ZZ__ field Pg = 1 (PowerOfTwo)
    // Fields: Pd=0, Pg=1, size=0, Zm=0, Zn=0
    let encoding: u32 = 0x24008400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpge_p_p_zz_field_zn_0_min_8000_24008000() {
    // Encoding: 0x24008000
    // Test CMPGE_P.P.ZZ__ field Zn = 0 (Min)
    // Fields: Pg=0, Zn=0, Zm=0, Pd=0, size=0
    let encoding: u32 = 0x24008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpge_p_p_zz_field_zn_1_poweroftwo_8000_24008020() {
    // Encoding: 0x24008020
    // Test CMPGE_P.P.ZZ__ field Zn = 1 (PowerOfTwo)
    // Fields: Zm=0, Pd=0, Pg=0, size=0, Zn=1
    let encoding: u32 = 0x24008020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpge_p_p_zz_field_zn_30_poweroftwominusone_8000_240083c0() {
    // Encoding: 0x240083C0
    // Test CMPGE_P.P.ZZ__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Zm=0, size=0, Pg=0, Pd=0, Zn=30
    let encoding: u32 = 0x240083C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpge_p_p_zz_field_zn_31_max_8000_240083e0() {
    // Encoding: 0x240083E0
    // Test CMPGE_P.P.ZZ__ field Zn = 31 (Max)
    // Fields: size=0, Zm=0, Pd=0, Zn=31, Pg=0
    let encoding: u32 = 0x240083E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpge_p_p_zz_field_pd_0_min_8000_24008000() {
    // Encoding: 0x24008000
    // Test CMPGE_P.P.ZZ__ field Pd = 0 (Min)
    // Fields: size=0, Pg=0, Zm=0, Pd=0, Zn=0
    let encoding: u32 = 0x24008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpge_p_p_zz_field_pd_1_poweroftwo_8000_24008001() {
    // Encoding: 0x24008001
    // Test CMPGE_P.P.ZZ__ field Pd = 1 (PowerOfTwo)
    // Fields: Pg=0, size=0, Zm=0, Zn=0, Pd=1
    let encoding: u32 = 0x24008001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmpge_p_p_zz_combo_0_8000_24008000() {
    // Encoding: 0x24008000
    // Test CMPGE_P.P.ZZ__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: Pg=0, Zm=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x24008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmpge_p_p_zz_special_size_0_size_variant_0_32768_24008000() {
    // Encoding: 0x24008000
    // Test CMPGE_P.P.ZZ__ special value size = 0 (Size variant 0)
    // Fields: Zm=0, Zn=0, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x24008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmpge_p_p_zz_special_size_1_size_variant_1_32768_24408000() {
    // Encoding: 0x24408000
    // Test CMPGE_P.P.ZZ__ special value size = 1 (Size variant 1)
    // Fields: size=1, Zm=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x24408000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmpge_p_p_zz_special_size_2_size_variant_2_32768_24808000() {
    // Encoding: 0x24808000
    // Test CMPGE_P.P.ZZ__ special value size = 2 (Size variant 2)
    // Fields: size=2, Zm=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x24808000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmpge_p_p_zz_special_size_3_size_variant_3_32768_24c08000() {
    // Encoding: 0x24C08000
    // Test CMPGE_P.P.ZZ__ special value size = 3 (Size variant 3)
    // Fields: Pd=0, Zm=0, Zn=0, size=3, Pg=0
    let encoding: u32 = 0x24C08000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmpge_p_p_zz_invalid_0_8000_24008000() {
    // Encoding: 0x24008000
    // Test CMPGE_P.P.ZZ__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Zm=0, Zn=0, size=0, Pg=0, Pd=0
    let encoding: u32 = 0x24008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpge_p_p_zz_invalid_1_8000_24008000() {
    // Encoding: 0x24008000
    // Test CMPGE_P.P.ZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zm=0, Zn=0, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x24008000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmphi_p_p_zz_field_size_0_min_10_24000010() {
    // Encoding: 0x24000010
    // Test CMPHI_P.P.ZZ__ field size = 0 (Min)
    // Fields: Zn=0, Pd=0, size=0, Zm=0, Pg=0
    let encoding: u32 = 0x24000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmphi_p_p_zz_field_size_1_poweroftwo_10_24400010() {
    // Encoding: 0x24400010
    // Test CMPHI_P.P.ZZ__ field size = 1 (PowerOfTwo)
    // Fields: size=1, Zn=0, Pd=0, Pg=0, Zm=0
    let encoding: u32 = 0x24400010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmphi_p_p_zz_field_size_2_poweroftwo_10_24800010() {
    // Encoding: 0x24800010
    // Test CMPHI_P.P.ZZ__ field size = 2 (PowerOfTwo)
    // Fields: Pd=0, Zn=0, size=2, Zm=0, Pg=0
    let encoding: u32 = 0x24800010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmphi_p_p_zz_field_size_3_max_10_24c00010() {
    // Encoding: 0x24C00010
    // Test CMPHI_P.P.ZZ__ field size = 3 (Max)
    // Fields: Zm=0, Pg=0, Pd=0, Zn=0, size=3
    let encoding: u32 = 0x24C00010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmphi_p_p_zz_field_zm_0_min_10_24000010() {
    // Encoding: 0x24000010
    // Test CMPHI_P.P.ZZ__ field Zm = 0 (Min)
    // Fields: size=0, Zm=0, Zn=0, Pg=0, Pd=0
    let encoding: u32 = 0x24000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmphi_p_p_zz_field_zm_1_poweroftwo_10_24010010() {
    // Encoding: 0x24010010
    // Test CMPHI_P.P.ZZ__ field Zm = 1 (PowerOfTwo)
    // Fields: Zm=1, Pg=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x24010010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmphi_p_p_zz_field_zm_30_poweroftwominusone_10_241e0010() {
    // Encoding: 0x241E0010
    // Test CMPHI_P.P.ZZ__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Zn=0, size=0, Pd=0, Pg=0, Zm=30
    let encoding: u32 = 0x241E0010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmphi_p_p_zz_field_zm_31_max_10_241f0010() {
    // Encoding: 0x241F0010
    // Test CMPHI_P.P.ZZ__ field Zm = 31 (Max)
    // Fields: Pg=0, Zm=31, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x241F0010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmphi_p_p_zz_field_pg_0_min_10_24000010() {
    // Encoding: 0x24000010
    // Test CMPHI_P.P.ZZ__ field Pg = 0 (Min)
    // Fields: Pg=0, Zn=0, Pd=0, size=0, Zm=0
    let encoding: u32 = 0x24000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmphi_p_p_zz_field_pg_1_poweroftwo_10_24000410() {
    // Encoding: 0x24000410
    // Test CMPHI_P.P.ZZ__ field Pg = 1 (PowerOfTwo)
    // Fields: Zn=0, Pg=1, size=0, Zm=0, Pd=0
    let encoding: u32 = 0x24000410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmphi_p_p_zz_field_zn_0_min_10_24000010() {
    // Encoding: 0x24000010
    // Test CMPHI_P.P.ZZ__ field Zn = 0 (Min)
    // Fields: size=0, Zn=0, Pg=0, Pd=0, Zm=0
    let encoding: u32 = 0x24000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmphi_p_p_zz_field_zn_1_poweroftwo_10_24000030() {
    // Encoding: 0x24000030
    // Test CMPHI_P.P.ZZ__ field Zn = 1 (PowerOfTwo)
    // Fields: Pg=0, Zn=1, size=0, Pd=0, Zm=0
    let encoding: u32 = 0x24000030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmphi_p_p_zz_field_zn_30_poweroftwominusone_10_240003d0() {
    // Encoding: 0x240003D0
    // Test CMPHI_P.P.ZZ__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Pd=0, Zm=0, Zn=30, size=0, Pg=0
    let encoding: u32 = 0x240003D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmphi_p_p_zz_field_zn_31_max_10_240003f0() {
    // Encoding: 0x240003F0
    // Test CMPHI_P.P.ZZ__ field Zn = 31 (Max)
    // Fields: Zm=0, Zn=31, Pd=0, Pg=0, size=0
    let encoding: u32 = 0x240003F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmphi_p_p_zz_field_pd_0_min_10_24000010() {
    // Encoding: 0x24000010
    // Test CMPHI_P.P.ZZ__ field Pd = 0 (Min)
    // Fields: Zm=0, size=0, Zn=0, Pg=0, Pd=0
    let encoding: u32 = 0x24000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmphi_p_p_zz_field_pd_1_poweroftwo_10_24000011() {
    // Encoding: 0x24000011
    // Test CMPHI_P.P.ZZ__ field Pd = 1 (PowerOfTwo)
    // Fields: size=0, Pd=1, Pg=0, Zn=0, Zm=0
    let encoding: u32 = 0x24000011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmphi_p_p_zz_combo_0_10_24000010() {
    // Encoding: 0x24000010
    // Test CMPHI_P.P.ZZ__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: Zn=0, Pd=0, Zm=0, size=0, Pg=0
    let encoding: u32 = 0x24000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmphi_p_p_zz_special_size_0_size_variant_0_16_24000010() {
    // Encoding: 0x24000010
    // Test CMPHI_P.P.ZZ__ special value size = 0 (Size variant 0)
    // Fields: Zm=0, Pg=0, Zn=0, size=0, Pd=0
    let encoding: u32 = 0x24000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmphi_p_p_zz_special_size_1_size_variant_1_16_24400010() {
    // Encoding: 0x24400010
    // Test CMPHI_P.P.ZZ__ special value size = 1 (Size variant 1)
    // Fields: Zm=0, Pg=0, size=1, Zn=0, Pd=0
    let encoding: u32 = 0x24400010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmphi_p_p_zz_special_size_2_size_variant_2_16_24800010() {
    // Encoding: 0x24800010
    // Test CMPHI_P.P.ZZ__ special value size = 2 (Size variant 2)
    // Fields: size=2, Zm=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x24800010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmphi_p_p_zz_special_size_3_size_variant_3_16_24c00010() {
    // Encoding: 0x24C00010
    // Test CMPHI_P.P.ZZ__ special value size = 3 (Size variant 3)
    // Fields: Pg=0, Zn=0, size=3, Zm=0, Pd=0
    let encoding: u32 = 0x24C00010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmphi_p_p_zz_invalid_0_10_24000010() {
    // Encoding: 0x24000010
    // Test CMPHI_P.P.ZZ__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Zm=0, Pd=0, Zn=0, size=0, Pg=0
    let encoding: u32 = 0x24000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmphi_p_p_zz_invalid_1_10_24000010() {
    // Encoding: 0x24000010
    // Test CMPHI_P.P.ZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Pd=0, Zm=0, Zn=0, Pg=0
    let encoding: u32 = 0x24000010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmphs_p_p_zz_field_size_0_min_0_24000000() {
    // Encoding: 0x24000000
    // Test CMPHS_P.P.ZZ__ field size = 0 (Min)
    // Fields: size=0, Pg=0, Pd=0, Zm=0, Zn=0
    let encoding: u32 = 0x24000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmphs_p_p_zz_field_size_1_poweroftwo_0_24400000() {
    // Encoding: 0x24400000
    // Test CMPHS_P.P.ZZ__ field size = 1 (PowerOfTwo)
    // Fields: size=1, Pd=0, Zm=0, Pg=0, Zn=0
    let encoding: u32 = 0x24400000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmphs_p_p_zz_field_size_2_poweroftwo_0_24800000() {
    // Encoding: 0x24800000
    // Test CMPHS_P.P.ZZ__ field size = 2 (PowerOfTwo)
    // Fields: size=2, Zm=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x24800000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmphs_p_p_zz_field_size_3_max_0_24c00000() {
    // Encoding: 0x24C00000
    // Test CMPHS_P.P.ZZ__ field size = 3 (Max)
    // Fields: Zm=0, Zn=0, Pg=0, Pd=0, size=3
    let encoding: u32 = 0x24C00000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmphs_p_p_zz_field_zm_0_min_0_24000000() {
    // Encoding: 0x24000000
    // Test CMPHS_P.P.ZZ__ field Zm = 0 (Min)
    // Fields: Pd=0, size=0, Zm=0, Pg=0, Zn=0
    let encoding: u32 = 0x24000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmphs_p_p_zz_field_zm_1_poweroftwo_0_24010000() {
    // Encoding: 0x24010000
    // Test CMPHS_P.P.ZZ__ field Zm = 1 (PowerOfTwo)
    // Fields: Pg=0, Zn=0, Pd=0, size=0, Zm=1
    let encoding: u32 = 0x24010000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmphs_p_p_zz_field_zm_30_poweroftwominusone_0_241e0000() {
    // Encoding: 0x241E0000
    // Test CMPHS_P.P.ZZ__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Zm=30, size=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x241E0000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmphs_p_p_zz_field_zm_31_max_0_241f0000() {
    // Encoding: 0x241F0000
    // Test CMPHS_P.P.ZZ__ field Zm = 31 (Max)
    // Fields: Pg=0, Pd=0, Zm=31, Zn=0, size=0
    let encoding: u32 = 0x241F0000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmphs_p_p_zz_field_pg_0_min_0_24000000() {
    // Encoding: 0x24000000
    // Test CMPHS_P.P.ZZ__ field Pg = 0 (Min)
    // Fields: Pg=0, size=0, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x24000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmphs_p_p_zz_field_pg_1_poweroftwo_0_24000400() {
    // Encoding: 0x24000400
    // Test CMPHS_P.P.ZZ__ field Pg = 1 (PowerOfTwo)
    // Fields: Zn=0, Pd=0, Pg=1, size=0, Zm=0
    let encoding: u32 = 0x24000400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmphs_p_p_zz_field_zn_0_min_0_24000000() {
    // Encoding: 0x24000000
    // Test CMPHS_P.P.ZZ__ field Zn = 0 (Min)
    // Fields: Zm=0, Pd=0, size=0, Pg=0, Zn=0
    let encoding: u32 = 0x24000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmphs_p_p_zz_field_zn_1_poweroftwo_0_24000020() {
    // Encoding: 0x24000020
    // Test CMPHS_P.P.ZZ__ field Zn = 1 (PowerOfTwo)
    // Fields: Pg=0, Pd=0, Zm=0, size=0, Zn=1
    let encoding: u32 = 0x24000020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmphs_p_p_zz_field_zn_30_poweroftwominusone_0_240003c0() {
    // Encoding: 0x240003C0
    // Test CMPHS_P.P.ZZ__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Zn=30, Pd=0, size=0, Zm=0, Pg=0
    let encoding: u32 = 0x240003C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmphs_p_p_zz_field_zn_31_max_0_240003e0() {
    // Encoding: 0x240003E0
    // Test CMPHS_P.P.ZZ__ field Zn = 31 (Max)
    // Fields: Zn=31, Pg=0, Pd=0, Zm=0, size=0
    let encoding: u32 = 0x240003E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmphs_p_p_zz_field_pd_0_min_0_24000000() {
    // Encoding: 0x24000000
    // Test CMPHS_P.P.ZZ__ field Pd = 0 (Min)
    // Fields: Pd=0, Zm=0, Pg=0, Zn=0, size=0
    let encoding: u32 = 0x24000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmphs_p_p_zz_field_pd_1_poweroftwo_0_24000001() {
    // Encoding: 0x24000001
    // Test CMPHS_P.P.ZZ__ field Pd = 1 (PowerOfTwo)
    // Fields: Zn=0, Pd=1, Zm=0, Pg=0, size=0
    let encoding: u32 = 0x24000001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmphs_p_p_zz_combo_0_0_24000000() {
    // Encoding: 0x24000000
    // Test CMPHS_P.P.ZZ__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: Pd=0, Zn=0, Zm=0, size=0, Pg=0
    let encoding: u32 = 0x24000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmphs_p_p_zz_special_size_0_size_variant_0_0_24000000() {
    // Encoding: 0x24000000
    // Test CMPHS_P.P.ZZ__ special value size = 0 (Size variant 0)
    // Fields: Zn=0, Pg=0, size=0, Zm=0, Pd=0
    let encoding: u32 = 0x24000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmphs_p_p_zz_special_size_1_size_variant_1_0_24400000() {
    // Encoding: 0x24400000
    // Test CMPHS_P.P.ZZ__ special value size = 1 (Size variant 1)
    // Fields: Pg=0, size=1, Zm=0, Zn=0, Pd=0
    let encoding: u32 = 0x24400000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmphs_p_p_zz_special_size_2_size_variant_2_0_24800000() {
    // Encoding: 0x24800000
    // Test CMPHS_P.P.ZZ__ special value size = 2 (Size variant 2)
    // Fields: Pg=0, size=2, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x24800000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmphs_p_p_zz_special_size_3_size_variant_3_0_24c00000() {
    // Encoding: 0x24C00000
    // Test CMPHS_P.P.ZZ__ special value size = 3 (Size variant 3)
    // Fields: size=3, Zn=0, Zm=0, Pd=0, Pg=0
    let encoding: u32 = 0x24C00000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmphs_p_p_zz_invalid_0_0_24000000() {
    // Encoding: 0x24000000
    // Test CMPHS_P.P.ZZ__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pd=0, Zm=0, Zn=0, Pg=0, size=0
    let encoding: u32 = 0x24000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmphs_p_p_zz_invalid_1_0_24000000() {
    // Encoding: 0x24000000
    // Test CMPHS_P.P.ZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Zm=0, Pd=0, Zn=0, Pg=0
    let encoding: u32 = 0x24000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmpne_p_p_zz_field_size_0_min_a010_2400a010() {
    // Encoding: 0x2400A010
    // Test CMPNE_P.P.ZZ__ field size = 0 (Min)
    // Fields: Pg=0, size=0, Zm=0, Zn=0, Pd=0
    let encoding: u32 = 0x2400A010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmpne_p_p_zz_field_size_1_poweroftwo_a010_2440a010() {
    // Encoding: 0x2440A010
    // Test CMPNE_P.P.ZZ__ field size = 1 (PowerOfTwo)
    // Fields: size=1, Pg=0, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x2440A010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmpne_p_p_zz_field_size_2_poweroftwo_a010_2480a010() {
    // Encoding: 0x2480A010
    // Test CMPNE_P.P.ZZ__ field size = 2 (PowerOfTwo)
    // Fields: Zm=0, size=2, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x2480A010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmpne_p_p_zz_field_size_3_max_a010_24c0a010() {
    // Encoding: 0x24C0A010
    // Test CMPNE_P.P.ZZ__ field size = 3 (Max)
    // Fields: Pg=0, Zn=0, Zm=0, size=3, Pd=0
    let encoding: u32 = 0x24C0A010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpne_p_p_zz_field_zm_0_min_a010_2400a010() {
    // Encoding: 0x2400A010
    // Test CMPNE_P.P.ZZ__ field Zm = 0 (Min)
    // Fields: Pg=0, size=0, Zm=0, Pd=0, Zn=0
    let encoding: u32 = 0x2400A010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpne_p_p_zz_field_zm_1_poweroftwo_a010_2401a010() {
    // Encoding: 0x2401A010
    // Test CMPNE_P.P.ZZ__ field Zm = 1 (PowerOfTwo)
    // Fields: Pg=0, Zm=1, Zn=0, size=0, Pd=0
    let encoding: u32 = 0x2401A010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpne_p_p_zz_field_zm_30_poweroftwominusone_a010_241ea010() {
    // Encoding: 0x241EA010
    // Test CMPNE_P.P.ZZ__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Zn=0, size=0, Pd=0, Zm=30, Pg=0
    let encoding: u32 = 0x241EA010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpne_p_p_zz_field_zm_31_max_a010_241fa010() {
    // Encoding: 0x241FA010
    // Test CMPNE_P.P.ZZ__ field Zm = 31 (Max)
    // Fields: size=0, Zm=31, Pd=0, Zn=0, Pg=0
    let encoding: u32 = 0x241FA010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpne_p_p_zz_field_pg_0_min_a010_2400a010() {
    // Encoding: 0x2400A010
    // Test CMPNE_P.P.ZZ__ field Pg = 0 (Min)
    // Fields: Zn=0, Pd=0, size=0, Zm=0, Pg=0
    let encoding: u32 = 0x2400A010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpne_p_p_zz_field_pg_1_poweroftwo_a010_2400a410() {
    // Encoding: 0x2400A410
    // Test CMPNE_P.P.ZZ__ field Pg = 1 (PowerOfTwo)
    // Fields: Pg=1, Pd=0, size=0, Zn=0, Zm=0
    let encoding: u32 = 0x2400A410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpne_p_p_zz_field_zn_0_min_a010_2400a010() {
    // Encoding: 0x2400A010
    // Test CMPNE_P.P.ZZ__ field Zn = 0 (Min)
    // Fields: Zm=0, size=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x2400A010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpne_p_p_zz_field_zn_1_poweroftwo_a010_2400a030() {
    // Encoding: 0x2400A030
    // Test CMPNE_P.P.ZZ__ field Zn = 1 (PowerOfTwo)
    // Fields: Pd=0, size=0, Zn=1, Pg=0, Zm=0
    let encoding: u32 = 0x2400A030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpne_p_p_zz_field_zn_30_poweroftwominusone_a010_2400a3d0() {
    // Encoding: 0x2400A3D0
    // Test CMPNE_P.P.ZZ__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Zm=0, Pd=0, size=0, Zn=30, Pg=0
    let encoding: u32 = 0x2400A3D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpne_p_p_zz_field_zn_31_max_a010_2400a3f0() {
    // Encoding: 0x2400A3F0
    // Test CMPNE_P.P.ZZ__ field Zn = 31 (Max)
    // Fields: Zm=0, size=0, Zn=31, Pd=0, Pg=0
    let encoding: u32 = 0x2400A3F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpne_p_p_zz_field_pd_0_min_a010_2400a010() {
    // Encoding: 0x2400A010
    // Test CMPNE_P.P.ZZ__ field Pd = 0 (Min)
    // Fields: Pd=0, size=0, Zm=0, Pg=0, Zn=0
    let encoding: u32 = 0x2400A010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpne_p_p_zz_field_pd_1_poweroftwo_a010_2400a011() {
    // Encoding: 0x2400A011
    // Test CMPNE_P.P.ZZ__ field Pd = 1 (PowerOfTwo)
    // Fields: Zm=0, Zn=0, size=0, Pd=1, Pg=0
    let encoding: u32 = 0x2400A011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmpne_p_p_zz_combo_0_a010_2400a010() {
    // Encoding: 0x2400A010
    // Test CMPNE_P.P.ZZ__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: Pg=0, Zn=0, Pd=0, size=0, Zm=0
    let encoding: u32 = 0x2400A010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmpne_p_p_zz_special_size_0_size_variant_0_40976_2400a010() {
    // Encoding: 0x2400A010
    // Test CMPNE_P.P.ZZ__ special value size = 0 (Size variant 0)
    // Fields: Pg=0, size=0, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x2400A010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmpne_p_p_zz_special_size_1_size_variant_1_40976_2440a010() {
    // Encoding: 0x2440A010
    // Test CMPNE_P.P.ZZ__ special value size = 1 (Size variant 1)
    // Fields: Zm=0, Pg=0, Pd=0, Zn=0, size=1
    let encoding: u32 = 0x2440A010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmpne_p_p_zz_special_size_2_size_variant_2_40976_2480a010() {
    // Encoding: 0x2480A010
    // Test CMPNE_P.P.ZZ__ special value size = 2 (Size variant 2)
    // Fields: Zm=0, Zn=0, size=2, Pg=0, Pd=0
    let encoding: u32 = 0x2480A010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmpne_p_p_zz_special_size_3_size_variant_3_40976_24c0a010() {
    // Encoding: 0x24C0A010
    // Test CMPNE_P.P.ZZ__ special value size = 3 (Size variant 3)
    // Fields: Pd=0, size=3, Zm=0, Zn=0, Pg=0
    let encoding: u32 = 0x24C0A010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmpne_p_p_zz_invalid_0_a010_2400a010() {
    // Encoding: 0x2400A010
    // Test CMPNE_P.P.ZZ__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pg=0, size=0, Pd=0, Zm=0, Zn=0
    let encoding: u32 = 0x2400A010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpne_p_p_zz_invalid_1_a010_2400a010() {
    // Encoding: 0x2400A010
    // Test CMPNE_P.P.ZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zm=0, Pg=0, Pd=0, size=0, Zn=0
    let encoding: u32 = 0x2400A010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmpeq_p_p_zz_reg_write_0_2400a000() {
    // Test CMPEQ_P.P.ZZ__ register write: SimdFromField("Pd")
    // Encoding: 0x2400A000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x2400A000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmpeq_p_p_zz_flags_zeroresult_0_2400a000() {
    // Test CMPEQ_P.P.ZZ__ flag computation: ZeroResult
    // Encoding: 0x2400A000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x2400A000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmpeq_p_p_zz_flags_zeroresult_1_2400a000() {
    // Test CMPEQ_P.P.ZZ__ flag computation: ZeroResult
    // Encoding: 0x2400A000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x1);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x2400A000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmpeq_p_p_zz_flags_negativeresult_2_2400a000() {
    // Test CMPEQ_P.P.ZZ__ flag computation: NegativeResult
    // Encoding: 0x2400A000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x2400A000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmpeq_p_p_zz_flags_unsignedoverflow_3_2400a000() {
    // Test CMPEQ_P.P.ZZ__ flag computation: UnsignedOverflow
    // Encoding: 0x2400A000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x2400A000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmpeq_p_p_zz_flags_unsignedoverflow_4_2400a000() {
    // Test CMPEQ_P.P.ZZ__ flag computation: UnsignedOverflow
    // Encoding: 0x2400A000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x2);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x2400A000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmpeq_p_p_zz_flags_signedoverflow_5_2400a000() {
    // Test CMPEQ_P.P.ZZ__ flag computation: SignedOverflow
    // Encoding: 0x2400A000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x2400A000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmpeq_p_p_zz_flags_signedoverflow_6_2400a000() {
    // Test CMPEQ_P.P.ZZ__ flag computation: SignedOverflow
    // Encoding: 0x2400A000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x2400A000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPEQ_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmpeq_p_p_zz_flags_positiveresult_7_2400a000() {
    // Test CMPEQ_P.P.ZZ__ flag computation: PositiveResult
    // Encoding: 0x2400A000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x32);
    set_x(&mut cpu, 1, 0x64);
    let encoding: u32 = 0x2400A000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmpgt_p_p_zz_reg_write_0_24008010() {
    // Test CMPGT_P.P.ZZ__ register write: SimdFromField("Pd")
    // Encoding: 0x24008010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x24008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmpgt_p_p_zz_flags_zeroresult_0_24008010() {
    // Test CMPGT_P.P.ZZ__ flag computation: ZeroResult
    // Encoding: 0x24008010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x24008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmpgt_p_p_zz_flags_zeroresult_1_24008010() {
    // Test CMPGT_P.P.ZZ__ flag computation: ZeroResult
    // Encoding: 0x24008010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x1);
    let encoding: u32 = 0x24008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmpgt_p_p_zz_flags_negativeresult_2_24008010() {
    // Test CMPGT_P.P.ZZ__ flag computation: NegativeResult
    // Encoding: 0x24008010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmpgt_p_p_zz_flags_unsignedoverflow_3_24008010() {
    // Test CMPGT_P.P.ZZ__ flag computation: UnsignedOverflow
    // Encoding: 0x24008010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x24008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmpgt_p_p_zz_flags_unsignedoverflow_4_24008010() {
    // Test CMPGT_P.P.ZZ__ flag computation: UnsignedOverflow
    // Encoding: 0x24008010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x2);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmpgt_p_p_zz_flags_signedoverflow_5_24008010() {
    // Test CMPGT_P.P.ZZ__ flag computation: SignedOverflow
    // Encoding: 0x24008010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmpgt_p_p_zz_flags_signedoverflow_6_24008010() {
    // Test CMPGT_P.P.ZZ__ flag computation: SignedOverflow
    // Encoding: 0x24008010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPGT_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmpgt_p_p_zz_flags_positiveresult_7_24008010() {
    // Test CMPGT_P.P.ZZ__ flag computation: PositiveResult
    // Encoding: 0x24008010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x64);
    set_x(&mut cpu, 2, 0x32);
    let encoding: u32 = 0x24008010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmpge_p_p_zz_reg_write_0_24008000() {
    // Test CMPGE_P.P.ZZ__ register write: SimdFromField("Pd")
    // Encoding: 0x24008000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x24008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmpge_p_p_zz_flags_zeroresult_0_24008000() {
    // Test CMPGE_P.P.ZZ__ flag computation: ZeroResult
    // Encoding: 0x24008000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x0);
    let encoding: u32 = 0x24008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmpge_p_p_zz_flags_zeroresult_1_24008000() {
    // Test CMPGE_P.P.ZZ__ flag computation: ZeroResult
    // Encoding: 0x24008000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x1);
    let encoding: u32 = 0x24008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmpge_p_p_zz_flags_negativeresult_2_24008000() {
    // Test CMPGE_P.P.ZZ__ flag computation: NegativeResult
    // Encoding: 0x24008000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x24008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmpge_p_p_zz_flags_unsignedoverflow_3_24008000() {
    // Test CMPGE_P.P.ZZ__ flag computation: UnsignedOverflow
    // Encoding: 0x24008000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmpge_p_p_zz_flags_unsignedoverflow_4_24008000() {
    // Test CMPGE_P.P.ZZ__ flag computation: UnsignedOverflow
    // Encoding: 0x24008000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x2);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmpge_p_p_zz_flags_signedoverflow_5_24008000() {
    // Test CMPGE_P.P.ZZ__ flag computation: SignedOverflow
    // Encoding: 0x24008000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmpge_p_p_zz_flags_signedoverflow_6_24008000() {
    // Test CMPGE_P.P.ZZ__ flag computation: SignedOverflow
    // Encoding: 0x24008000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPGE_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmpge_p_p_zz_flags_positiveresult_7_24008000() {
    // Test CMPGE_P.P.ZZ__ flag computation: PositiveResult
    // Encoding: 0x24008000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x32);
    set_x(&mut cpu, 1, 0x64);
    let encoding: u32 = 0x24008000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmphi_p_p_zz_reg_write_0_24000010() {
    // Test CMPHI_P.P.ZZ__ register write: SimdFromField("Pd")
    // Encoding: 0x24000010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x24000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmphi_p_p_zz_flags_zeroresult_0_24000010() {
    // Test CMPHI_P.P.ZZ__ flag computation: ZeroResult
    // Encoding: 0x24000010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x24000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmphi_p_p_zz_flags_zeroresult_1_24000010() {
    // Test CMPHI_P.P.ZZ__ flag computation: ZeroResult
    // Encoding: 0x24000010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x1);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmphi_p_p_zz_flags_negativeresult_2_24000010() {
    // Test CMPHI_P.P.ZZ__ flag computation: NegativeResult
    // Encoding: 0x24000010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x24000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmphi_p_p_zz_flags_unsignedoverflow_3_24000010() {
    // Test CMPHI_P.P.ZZ__ flag computation: UnsignedOverflow
    // Encoding: 0x24000010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x24000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmphi_p_p_zz_flags_unsignedoverflow_4_24000010() {
    // Test CMPHI_P.P.ZZ__ flag computation: UnsignedOverflow
    // Encoding: 0x24000010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x2);
    let encoding: u32 = 0x24000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmphi_p_p_zz_flags_signedoverflow_5_24000010() {
    // Test CMPHI_P.P.ZZ__ flag computation: SignedOverflow
    // Encoding: 0x24000010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x24000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmphi_p_p_zz_flags_signedoverflow_6_24000010() {
    // Test CMPHI_P.P.ZZ__ flag computation: SignedOverflow
    // Encoding: 0x24000010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPHI_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmphi_p_p_zz_flags_positiveresult_7_24000010() {
    // Test CMPHI_P.P.ZZ__ flag computation: PositiveResult
    // Encoding: 0x24000010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x64);
    set_x(&mut cpu, 2, 0x32);
    let encoding: u32 = 0x24000010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmphs_p_p_zz_reg_write_0_24000000() {
    // Test CMPHS_P.P.ZZ__ register write: SimdFromField("Pd")
    // Encoding: 0x24000000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x24000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmphs_p_p_zz_flags_zeroresult_0_24000000() {
    // Test CMPHS_P.P.ZZ__ flag computation: ZeroResult
    // Encoding: 0x24000000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x0);
    let encoding: u32 = 0x24000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmphs_p_p_zz_flags_zeroresult_1_24000000() {
    // Test CMPHS_P.P.ZZ__ flag computation: ZeroResult
    // Encoding: 0x24000000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x1);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmphs_p_p_zz_flags_negativeresult_2_24000000() {
    // Test CMPHS_P.P.ZZ__ flag computation: NegativeResult
    // Encoding: 0x24000000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x24000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmphs_p_p_zz_flags_unsignedoverflow_3_24000000() {
    // Test CMPHS_P.P.ZZ__ flag computation: UnsignedOverflow
    // Encoding: 0x24000000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x24000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmphs_p_p_zz_flags_unsignedoverflow_4_24000000() {
    // Test CMPHS_P.P.ZZ__ flag computation: UnsignedOverflow
    // Encoding: 0x24000000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x2);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmphs_p_p_zz_flags_signedoverflow_5_24000000() {
    // Test CMPHS_P.P.ZZ__ flag computation: SignedOverflow
    // Encoding: 0x24000000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmphs_p_p_zz_flags_signedoverflow_6_24000000() {
    // Test CMPHS_P.P.ZZ__ flag computation: SignedOverflow
    // Encoding: 0x24000000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPHS_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmphs_p_p_zz_flags_positiveresult_7_24000000() {
    // Test CMPHS_P.P.ZZ__ flag computation: PositiveResult
    // Encoding: 0x24000000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x64);
    set_x(&mut cpu, 2, 0x32);
    let encoding: u32 = 0x24000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmpne_p_p_zz_reg_write_0_2400a010() {
    // Test CMPNE_P.P.ZZ__ register write: SimdFromField("Pd")
    // Encoding: 0x2400A010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x2400A010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmpne_p_p_zz_flags_zeroresult_0_2400a010() {
    // Test CMPNE_P.P.ZZ__ flag computation: ZeroResult
    // Encoding: 0x2400A010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x2400A010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmpne_p_p_zz_flags_zeroresult_1_2400a010() {
    // Test CMPNE_P.P.ZZ__ flag computation: ZeroResult
    // Encoding: 0x2400A010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x1);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x2400A010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmpne_p_p_zz_flags_negativeresult_2_2400a010() {
    // Test CMPNE_P.P.ZZ__ flag computation: NegativeResult
    // Encoding: 0x2400A010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x2400A010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmpne_p_p_zz_flags_unsignedoverflow_3_2400a010() {
    // Test CMPNE_P.P.ZZ__ flag computation: UnsignedOverflow
    // Encoding: 0x2400A010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x2400A010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmpne_p_p_zz_flags_unsignedoverflow_4_2400a010() {
    // Test CMPNE_P.P.ZZ__ flag computation: UnsignedOverflow
    // Encoding: 0x2400A010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x2);
    let encoding: u32 = 0x2400A010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmpne_p_p_zz_flags_signedoverflow_5_2400a010() {
    // Test CMPNE_P.P.ZZ__ flag computation: SignedOverflow
    // Encoding: 0x2400A010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x2400A010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmpne_p_p_zz_flags_signedoverflow_6_2400a010() {
    // Test CMPNE_P.P.ZZ__ flag computation: SignedOverflow
    // Encoding: 0x2400A010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x2400A010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPNE_P.P.ZZ__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmpne_p_p_zz_flags_positiveresult_7_2400a010() {
    // Test CMPNE_P.P.ZZ__ flag computation: PositiveResult
    // Encoding: 0x2400A010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x64);
    set_x(&mut cpu, 2, 0x32);
    let encoding: u32 = 0x2400A010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

// ============================================================================
// FCMLA_Z.ZZZi_H Tests
// ============================================================================

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field i2 19 +: 2`
/// Requirement: FieldBoundary { field: "i2", value: 0, boundary: Min }
/// minimum value
#[test]
fn test_fcmla_z_zzzi_h_field_i2_0_min_1000_64a01000() {
    // Encoding: 0x64A01000
    // Test FCMLA_Z.ZZZi_H field i2 = 0 (Min)
    // Fields: i2=0, Zn=0, Zm=0, Zda=0, rot=0
    let encoding: u32 = 0x64A01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field i2 19 +: 2`
/// Requirement: FieldBoundary { field: "i2", value: 1, boundary: PowerOfTwo }
/// value 1
#[test]
fn test_fcmla_z_zzzi_h_field_i2_1_poweroftwo_1000_64a81000() {
    // Encoding: 0x64A81000
    // Test FCMLA_Z.ZZZi_H field i2 = 1 (PowerOfTwo)
    // Fields: Zn=0, rot=0, i2=1, Zm=0, Zda=0
    let encoding: u32 = 0x64A81000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field i2 19 +: 2`
/// Requirement: FieldBoundary { field: "i2", value: 3, boundary: Max }
/// maximum value (3)
#[test]
fn test_fcmla_z_zzzi_h_field_i2_3_max_1000_64b81000() {
    // Encoding: 0x64B81000
    // Test FCMLA_Z.ZZZi_H field i2 = 3 (Max)
    // Fields: Zda=0, i2=3, Zm=0, rot=0, Zn=0
    let encoding: u32 = 0x64B81000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field Zm 16 +: 3`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmla_z_zzzi_h_field_zm_0_min_1000_64a01000() {
    // Encoding: 0x64A01000
    // Test FCMLA_Z.ZZZi_H field Zm = 0 (Min)
    // Fields: Zda=0, i2=0, Zm=0, Zn=0, rot=0
    let encoding: u32 = 0x64A01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field Zm 16 +: 3`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmla_z_zzzi_h_field_zm_1_poweroftwo_1000_64a11000() {
    // Encoding: 0x64A11000
    // Test FCMLA_Z.ZZZi_H field Zm = 1 (PowerOfTwo)
    // Fields: i2=0, Zm=1, Zn=0, rot=0, Zda=0
    let encoding: u32 = 0x64A11000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field rot 10 +: 2`
/// Requirement: FieldBoundary { field: "rot", value: 0, boundary: Min }
/// minimum value
#[test]
fn test_fcmla_z_zzzi_h_field_rot_0_min_1000_64a01000() {
    // Encoding: 0x64A01000
    // Test FCMLA_Z.ZZZi_H field rot = 0 (Min)
    // Fields: Zn=0, i2=0, Zda=0, rot=0, Zm=0
    let encoding: u32 = 0x64A01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field rot 10 +: 2`
/// Requirement: FieldBoundary { field: "rot", value: 1, boundary: PowerOfTwo }
/// value 1
#[test]
fn test_fcmla_z_zzzi_h_field_rot_1_poweroftwo_1000_64a01400() {
    // Encoding: 0x64A01400
    // Test FCMLA_Z.ZZZi_H field rot = 1 (PowerOfTwo)
    // Fields: Zm=0, rot=1, i2=0, Zn=0, Zda=0
    let encoding: u32 = 0x64A01400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field rot 10 +: 2`
/// Requirement: FieldBoundary { field: "rot", value: 3, boundary: Max }
/// maximum value (3)
#[test]
fn test_fcmla_z_zzzi_h_field_rot_3_max_1000_64a01c00() {
    // Encoding: 0x64A01C00
    // Test FCMLA_Z.ZZZi_H field rot = 3 (Max)
    // Fields: Zda=0, Zn=0, i2=0, Zm=0, rot=3
    let encoding: u32 = 0x64A01C00;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmla_z_zzzi_h_field_zn_0_min_1000_64a01000() {
    // Encoding: 0x64A01000
    // Test FCMLA_Z.ZZZi_H field Zn = 0 (Min)
    // Fields: Zn=0, rot=0, Zda=0, Zm=0, i2=0
    let encoding: u32 = 0x64A01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmla_z_zzzi_h_field_zn_1_poweroftwo_1000_64a01020() {
    // Encoding: 0x64A01020
    // Test FCMLA_Z.ZZZi_H field Zn = 1 (PowerOfTwo)
    // Fields: Zn=1, Zda=0, i2=0, rot=0, Zm=0
    let encoding: u32 = 0x64A01020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmla_z_zzzi_h_field_zn_30_poweroftwominusone_1000_64a013c0() {
    // Encoding: 0x64A013C0
    // Test FCMLA_Z.ZZZi_H field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Zm=0, i2=0, Zn=30, rot=0, Zda=0
    let encoding: u32 = 0x64A013C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmla_z_zzzi_h_field_zn_31_max_1000_64a013e0() {
    // Encoding: 0x64A013E0
    // Test FCMLA_Z.ZZZi_H field Zn = 31 (Max)
    // Fields: i2=0, rot=0, Zda=0, Zn=31, Zm=0
    let encoding: u32 = 0x64A013E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field Zda 0 +: 5`
/// Requirement: FieldBoundary { field: "Zda", value: 0, boundary: Min }
/// minimum value
#[test]
fn test_fcmla_z_zzzi_h_field_zda_0_min_1000_64a01000() {
    // Encoding: 0x64A01000
    // Test FCMLA_Z.ZZZi_H field Zda = 0 (Min)
    // Fields: rot=0, Zda=0, Zm=0, Zn=0, i2=0
    let encoding: u32 = 0x64A01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field Zda 0 +: 5`
/// Requirement: FieldBoundary { field: "Zda", value: 1, boundary: PowerOfTwo }
/// value 1
#[test]
fn test_fcmla_z_zzzi_h_field_zda_1_poweroftwo_1000_64a01001() {
    // Encoding: 0x64A01001
    // Test FCMLA_Z.ZZZi_H field Zda = 1 (PowerOfTwo)
    // Fields: Zn=0, rot=0, i2=0, Zm=0, Zda=1
    let encoding: u32 = 0x64A01001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field Zda 0 +: 5`
/// Requirement: FieldBoundary { field: "Zda", value: 15, boundary: PowerOfTwoMinusOne }
/// midpoint (15)
#[test]
fn test_fcmla_z_zzzi_h_field_zda_15_poweroftwominusone_1000_64a0100f() {
    // Encoding: 0x64A0100F
    // Test FCMLA_Z.ZZZi_H field Zda = 15 (PowerOfTwoMinusOne)
    // Fields: rot=0, Zm=0, Zda=15, i2=0, Zn=0
    let encoding: u32 = 0x64A0100F;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field Zda 0 +: 5`
/// Requirement: FieldBoundary { field: "Zda", value: 31, boundary: Max }
/// maximum value (31)
#[test]
fn test_fcmla_z_zzzi_h_field_zda_31_max_1000_64a0101f() {
    // Encoding: 0x64A0101F
    // Test FCMLA_Z.ZZZi_H field Zda = 31 (Max)
    // Fields: i2=0, Zm=0, rot=0, Zn=0, Zda=31
    let encoding: u32 = 0x64A0101F;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// i2=0 (minimum value)
#[test]
fn test_fcmla_z_zzzi_h_combo_0_1000_64a01000() {
    // Encoding: 0x64A01000
    // Test FCMLA_Z.ZZZi_H field combination: i2=0, Zm=0, rot=0, Zn=0, Zda=0
    // Fields: Zda=0, i2=0, Zn=0, Zm=0, rot=0
    let encoding: u32 = 0x64A01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_fcmla_z_zzzi_h_invalid_0_1000_64a01000() {
    // Encoding: 0x64A01000
    // Test FCMLA_Z.ZZZi_H invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Zm=0, rot=0, i2=0, Zn=0, Zda=0
    let encoding: u32 = 0x64A01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmla_z_zzzi_h_invalid_1_1000_64a01000() {
    // Encoding: 0x64A01000
    // Test FCMLA_Z.ZZZi_H invalid encoding: Unconditional UNDEFINED
    // Fields: rot=0, i2=0, Zm=0, Zn=0, Zda=0
    let encoding: u32 = 0x64A01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `field i1 20 +: 1`
/// Requirement: FieldBoundary { field: "i1", value: 0, boundary: Min }
/// minimum value
#[test]
fn test_fcmla_z_zzzi_s_field_i1_0_min_1000_64e01000() {
    // Encoding: 0x64E01000
    // Test FCMLA_Z.ZZZi_S field i1 = 0 (Min)
    // Fields: Zn=0, Zm=0, Zda=0, i1=0, rot=0
    let encoding: u32 = 0x64E01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `field i1 20 +: 1`
/// Requirement: FieldBoundary { field: "i1", value: 1, boundary: Max }
/// maximum value (1)
#[test]
fn test_fcmla_z_zzzi_s_field_i1_1_max_1000_64f01000() {
    // Encoding: 0x64F01000
    // Test FCMLA_Z.ZZZi_S field i1 = 1 (Max)
    // Fields: Zn=0, rot=0, Zda=0, Zm=0, i1=1
    let encoding: u32 = 0x64F01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `field Zm 16 +: 4`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmla_z_zzzi_s_field_zm_0_min_1000_64e01000() {
    // Encoding: 0x64E01000
    // Test FCMLA_Z.ZZZi_S field Zm = 0 (Min)
    // Fields: Zm=0, i1=0, Zn=0, Zda=0, rot=0
    let encoding: u32 = 0x64E01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `field Zm 16 +: 4`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmla_z_zzzi_s_field_zm_1_poweroftwo_1000_64e11000() {
    // Encoding: 0x64E11000
    // Test FCMLA_Z.ZZZi_S field Zm = 1 (PowerOfTwo)
    // Fields: i1=0, rot=0, Zda=0, Zm=1, Zn=0
    let encoding: u32 = 0x64E11000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `field rot 10 +: 2`
/// Requirement: FieldBoundary { field: "rot", value: 0, boundary: Min }
/// minimum value
#[test]
fn test_fcmla_z_zzzi_s_field_rot_0_min_1000_64e01000() {
    // Encoding: 0x64E01000
    // Test FCMLA_Z.ZZZi_S field rot = 0 (Min)
    // Fields: Zda=0, Zm=0, i1=0, rot=0, Zn=0
    let encoding: u32 = 0x64E01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `field rot 10 +: 2`
/// Requirement: FieldBoundary { field: "rot", value: 1, boundary: PowerOfTwo }
/// value 1
#[test]
fn test_fcmla_z_zzzi_s_field_rot_1_poweroftwo_1000_64e01400() {
    // Encoding: 0x64E01400
    // Test FCMLA_Z.ZZZi_S field rot = 1 (PowerOfTwo)
    // Fields: Zn=0, Zda=0, rot=1, Zm=0, i1=0
    let encoding: u32 = 0x64E01400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `field rot 10 +: 2`
/// Requirement: FieldBoundary { field: "rot", value: 3, boundary: Max }
/// maximum value (3)
#[test]
fn test_fcmla_z_zzzi_s_field_rot_3_max_1000_64e01c00() {
    // Encoding: 0x64E01C00
    // Test FCMLA_Z.ZZZi_S field rot = 3 (Max)
    // Fields: Zm=0, Zn=0, Zda=0, i1=0, rot=3
    let encoding: u32 = 0x64E01C00;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmla_z_zzzi_s_field_zn_0_min_1000_64e01000() {
    // Encoding: 0x64E01000
    // Test FCMLA_Z.ZZZi_S field Zn = 0 (Min)
    // Fields: i1=0, Zn=0, Zda=0, rot=0, Zm=0
    let encoding: u32 = 0x64E01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmla_z_zzzi_s_field_zn_1_poweroftwo_1000_64e01020() {
    // Encoding: 0x64E01020
    // Test FCMLA_Z.ZZZi_S field Zn = 1 (PowerOfTwo)
    // Fields: Zn=1, Zda=0, i1=0, Zm=0, rot=0
    let encoding: u32 = 0x64E01020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmla_z_zzzi_s_field_zn_30_poweroftwominusone_1000_64e013c0() {
    // Encoding: 0x64E013C0
    // Test FCMLA_Z.ZZZi_S field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: i1=0, Zm=0, Zda=0, rot=0, Zn=30
    let encoding: u32 = 0x64E013C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmla_z_zzzi_s_field_zn_31_max_1000_64e013e0() {
    // Encoding: 0x64E013E0
    // Test FCMLA_Z.ZZZi_S field Zn = 31 (Max)
    // Fields: Zda=0, i1=0, Zm=0, rot=0, Zn=31
    let encoding: u32 = 0x64E013E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `field Zda 0 +: 5`
/// Requirement: FieldBoundary { field: "Zda", value: 0, boundary: Min }
/// minimum value
#[test]
fn test_fcmla_z_zzzi_s_field_zda_0_min_1000_64e01000() {
    // Encoding: 0x64E01000
    // Test FCMLA_Z.ZZZi_S field Zda = 0 (Min)
    // Fields: rot=0, Zn=0, i1=0, Zm=0, Zda=0
    let encoding: u32 = 0x64E01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `field Zda 0 +: 5`
/// Requirement: FieldBoundary { field: "Zda", value: 1, boundary: PowerOfTwo }
/// value 1
#[test]
fn test_fcmla_z_zzzi_s_field_zda_1_poweroftwo_1000_64e01001() {
    // Encoding: 0x64E01001
    // Test FCMLA_Z.ZZZi_S field Zda = 1 (PowerOfTwo)
    // Fields: Zm=0, Zda=1, rot=0, i1=0, Zn=0
    let encoding: u32 = 0x64E01001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `field Zda 0 +: 5`
/// Requirement: FieldBoundary { field: "Zda", value: 15, boundary: PowerOfTwoMinusOne }
/// midpoint (15)
#[test]
fn test_fcmla_z_zzzi_s_field_zda_15_poweroftwominusone_1000_64e0100f() {
    // Encoding: 0x64E0100F
    // Test FCMLA_Z.ZZZi_S field Zda = 15 (PowerOfTwoMinusOne)
    // Fields: i1=0, Zm=0, Zda=15, rot=0, Zn=0
    let encoding: u32 = 0x64E0100F;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `field Zda 0 +: 5`
/// Requirement: FieldBoundary { field: "Zda", value: 31, boundary: Max }
/// maximum value (31)
#[test]
fn test_fcmla_z_zzzi_s_field_zda_31_max_1000_64e0101f() {
    // Encoding: 0x64E0101F
    // Test FCMLA_Z.ZZZi_S field Zda = 31 (Max)
    // Fields: Zda=31, Zn=0, i1=0, Zm=0, rot=0
    let encoding: u32 = 0x64E0101F;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// i1=0 (minimum value)
#[test]
fn test_fcmla_z_zzzi_s_combo_0_1000_64e01000() {
    // Encoding: 0x64E01000
    // Test FCMLA_Z.ZZZi_S field combination: i1=0, Zm=0, rot=0, Zn=0, Zda=0
    // Fields: rot=0, Zn=0, Zm=0, Zda=0, i1=0
    let encoding: u32 = 0x64E01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_fcmla_z_zzzi_s_invalid_0_1000_64e01000() {
    // Encoding: 0x64E01000
    // Test FCMLA_Z.ZZZi_S invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: i1=0, Zn=0, Zda=0, rot=0, Zm=0
    let encoding: u32 = 0x64E01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmla_z_zzzi_s_invalid_1_1000_64e01000() {
    // Encoding: 0x64E01000
    // Test FCMLA_Z.ZZZi_S invalid encoding: Unconditional UNDEFINED
    // Fields: rot=0, Zn=0, Zm=0, Zda=0, i1=0
    let encoding: u32 = 0x64E01000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMLA_Z.ZZZi_H
/// ASL: `SimdFromField("da") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("da")
#[test]
fn test_fcmla_z_zzzi_h_reg_write_0_64a01000() {
    // Test FCMLA_Z.ZZZi_H register write: SimdFromField("da")
    // Encoding: 0x64A01000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x64A01000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: FCMLA_Z.ZZZi_S
/// ASL: `SimdFromField("da") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("da")
#[test]
fn test_fcmla_z_zzzi_s_reg_write_0_64e01000() {
    // Test FCMLA_Z.ZZZi_S register write: SimdFromField("da")
    // Encoding: 0x64E01000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x64E01000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

// ============================================================================
// FCMLA_Z.P.ZZZ__ Tests
// ============================================================================

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_fcmla_z_p_zzz_field_size_0_min_0_64000000() {
    // Encoding: 0x64000000
    // Test FCMLA_Z.P.ZZZ__ field size = 0 (Min)
    // Fields: Zda=0, rot=0, size=0, Zn=0, Pg=0, Zm=0
    let encoding: u32 = 0x64000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_fcmla_z_p_zzz_field_size_1_poweroftwo_0_64400000() {
    // Encoding: 0x64400000
    // Test FCMLA_Z.P.ZZZ__ field size = 1 (PowerOfTwo)
    // Fields: Zm=0, Pg=0, Zn=0, Zda=0, size=1, rot=0
    let encoding: u32 = 0x64400000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_fcmla_z_p_zzz_field_size_2_poweroftwo_0_64800000() {
    // Encoding: 0x64800000
    // Test FCMLA_Z.P.ZZZ__ field size = 2 (PowerOfTwo)
    // Fields: rot=0, Zm=0, Pg=0, Zn=0, Zda=0, size=2
    let encoding: u32 = 0x64800000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_fcmla_z_p_zzz_field_size_3_max_0_64c00000() {
    // Encoding: 0x64C00000
    // Test FCMLA_Z.P.ZZZ__ field size = 3 (Max)
    // Fields: Zn=0, Zm=0, size=3, Zda=0, rot=0, Pg=0
    let encoding: u32 = 0x64C00000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmla_z_p_zzz_field_zm_0_min_0_64000000() {
    // Encoding: 0x64000000
    // Test FCMLA_Z.P.ZZZ__ field Zm = 0 (Min)
    // Fields: Zm=0, Zn=0, size=0, Pg=0, Zda=0, rot=0
    let encoding: u32 = 0x64000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmla_z_p_zzz_field_zm_1_poweroftwo_0_64010000() {
    // Encoding: 0x64010000
    // Test FCMLA_Z.P.ZZZ__ field Zm = 1 (PowerOfTwo)
    // Fields: Zda=0, Pg=0, Zn=0, size=0, Zm=1, rot=0
    let encoding: u32 = 0x64010000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmla_z_p_zzz_field_zm_30_poweroftwominusone_0_641e0000() {
    // Encoding: 0x641E0000
    // Test FCMLA_Z.P.ZZZ__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: rot=0, Pg=0, size=0, Zn=0, Zm=30, Zda=0
    let encoding: u32 = 0x641E0000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmla_z_p_zzz_field_zm_31_max_0_641f0000() {
    // Encoding: 0x641F0000
    // Test FCMLA_Z.P.ZZZ__ field Zm = 31 (Max)
    // Fields: Zda=0, rot=0, Zm=31, Pg=0, size=0, Zn=0
    let encoding: u32 = 0x641F0000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field rot 13 +: 2`
/// Requirement: FieldBoundary { field: "rot", value: 0, boundary: Min }
/// minimum value
#[test]
fn test_fcmla_z_p_zzz_field_rot_0_min_0_64000000() {
    // Encoding: 0x64000000
    // Test FCMLA_Z.P.ZZZ__ field rot = 0 (Min)
    // Fields: Zn=0, rot=0, Zm=0, Pg=0, size=0, Zda=0
    let encoding: u32 = 0x64000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field rot 13 +: 2`
/// Requirement: FieldBoundary { field: "rot", value: 1, boundary: PowerOfTwo }
/// value 1
#[test]
fn test_fcmla_z_p_zzz_field_rot_1_poweroftwo_0_64002000() {
    // Encoding: 0x64002000
    // Test FCMLA_Z.P.ZZZ__ field rot = 1 (PowerOfTwo)
    // Fields: Pg=0, Zn=0, Zm=0, rot=1, Zda=0, size=0
    let encoding: u32 = 0x64002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field rot 13 +: 2`
/// Requirement: FieldBoundary { field: "rot", value: 3, boundary: Max }
/// maximum value (3)
#[test]
fn test_fcmla_z_p_zzz_field_rot_3_max_0_64006000() {
    // Encoding: 0x64006000
    // Test FCMLA_Z.P.ZZZ__ field rot = 3 (Max)
    // Fields: rot=3, Zm=0, Pg=0, Zda=0, size=0, Zn=0
    let encoding: u32 = 0x64006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmla_z_p_zzz_field_pg_0_min_0_64000000() {
    // Encoding: 0x64000000
    // Test FCMLA_Z.P.ZZZ__ field Pg = 0 (Min)
    // Fields: Zda=0, Zm=0, size=0, Pg=0, Zn=0, rot=0
    let encoding: u32 = 0x64000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmla_z_p_zzz_field_pg_1_poweroftwo_0_64000400() {
    // Encoding: 0x64000400
    // Test FCMLA_Z.P.ZZZ__ field Pg = 1 (PowerOfTwo)
    // Fields: Pg=1, rot=0, Zm=0, Zn=0, Zda=0, size=0
    let encoding: u32 = 0x64000400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmla_z_p_zzz_field_zn_0_min_0_64000000() {
    // Encoding: 0x64000000
    // Test FCMLA_Z.P.ZZZ__ field Zn = 0 (Min)
    // Fields: rot=0, Pg=0, Zda=0, size=0, Zm=0, Zn=0
    let encoding: u32 = 0x64000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmla_z_p_zzz_field_zn_1_poweroftwo_0_64000020() {
    // Encoding: 0x64000020
    // Test FCMLA_Z.P.ZZZ__ field Zn = 1 (PowerOfTwo)
    // Fields: rot=0, Pg=0, Zn=1, Zda=0, size=0, Zm=0
    let encoding: u32 = 0x64000020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmla_z_p_zzz_field_zn_30_poweroftwominusone_0_640003c0() {
    // Encoding: 0x640003C0
    // Test FCMLA_Z.P.ZZZ__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: size=0, Pg=0, Zn=30, Zm=0, rot=0, Zda=0
    let encoding: u32 = 0x640003C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmla_z_p_zzz_field_zn_31_max_0_640003e0() {
    // Encoding: 0x640003E0
    // Test FCMLA_Z.P.ZZZ__ field Zn = 31 (Max)
    // Fields: Zda=0, rot=0, Pg=0, size=0, Zm=0, Zn=31
    let encoding: u32 = 0x640003E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field Zda 0 +: 5`
/// Requirement: FieldBoundary { field: "Zda", value: 0, boundary: Min }
/// minimum value
#[test]
fn test_fcmla_z_p_zzz_field_zda_0_min_0_64000000() {
    // Encoding: 0x64000000
    // Test FCMLA_Z.P.ZZZ__ field Zda = 0 (Min)
    // Fields: Zm=0, Pg=0, Zn=0, Zda=0, size=0, rot=0
    let encoding: u32 = 0x64000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field Zda 0 +: 5`
/// Requirement: FieldBoundary { field: "Zda", value: 1, boundary: PowerOfTwo }
/// value 1
#[test]
fn test_fcmla_z_p_zzz_field_zda_1_poweroftwo_0_64000001() {
    // Encoding: 0x64000001
    // Test FCMLA_Z.P.ZZZ__ field Zda = 1 (PowerOfTwo)
    // Fields: rot=0, Zn=0, Zda=1, Pg=0, size=0, Zm=0
    let encoding: u32 = 0x64000001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field Zda 0 +: 5`
/// Requirement: FieldBoundary { field: "Zda", value: 15, boundary: PowerOfTwoMinusOne }
/// midpoint (15)
#[test]
fn test_fcmla_z_p_zzz_field_zda_15_poweroftwominusone_0_6400000f() {
    // Encoding: 0x6400000F
    // Test FCMLA_Z.P.ZZZ__ field Zda = 15 (PowerOfTwoMinusOne)
    // Fields: size=0, Zm=0, rot=0, Zda=15, Pg=0, Zn=0
    let encoding: u32 = 0x6400000F;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field Zda 0 +: 5`
/// Requirement: FieldBoundary { field: "Zda", value: 31, boundary: Max }
/// maximum value (31)
#[test]
fn test_fcmla_z_p_zzz_field_zda_31_max_0_6400001f() {
    // Encoding: 0x6400001F
    // Test FCMLA_Z.P.ZZZ__ field Zda = 31 (Max)
    // Fields: Zn=0, size=0, rot=0, Zda=31, Zm=0, Pg=0
    let encoding: u32 = 0x6400001F;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_fcmla_z_p_zzz_combo_0_0_64000000() {
    // Encoding: 0x64000000
    // Test FCMLA_Z.P.ZZZ__ field combination: size=0, Zm=0, rot=0, Pg=0, Zn=0, Zda=0
    // Fields: rot=0, Pg=0, Zm=0, size=0, Zn=0, Zda=0
    let encoding: u32 = 0x64000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_fcmla_z_p_zzz_special_size_0_size_variant_0_0_64000000() {
    // Encoding: 0x64000000
    // Test FCMLA_Z.P.ZZZ__ special value size = 0 (Size variant 0)
    // Fields: Zm=0, size=0, rot=0, Zda=0, Zn=0, Pg=0
    let encoding: u32 = 0x64000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_fcmla_z_p_zzz_special_size_1_size_variant_1_0_64400000() {
    // Encoding: 0x64400000
    // Test FCMLA_Z.P.ZZZ__ special value size = 1 (Size variant 1)
    // Fields: Zn=0, Zda=0, rot=0, Pg=0, size=1, Zm=0
    let encoding: u32 = 0x64400000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_fcmla_z_p_zzz_special_size_2_size_variant_2_0_64800000() {
    // Encoding: 0x64800000
    // Test FCMLA_Z.P.ZZZ__ special value size = 2 (Size variant 2)
    // Fields: Zn=0, Zda=0, Pg=0, Zm=0, size=2, rot=0
    let encoding: u32 = 0x64800000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_fcmla_z_p_zzz_special_size_3_size_variant_3_0_64c00000() {
    // Encoding: 0x64C00000
    // Test FCMLA_Z.P.ZZZ__ special value size = 3 (Size variant 3)
    // Fields: Zm=0, Pg=0, Zn=0, Zda=0, size=3, rot=0
    let encoding: u32 = 0x64C00000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_fcmla_z_p_zzz_invalid_0_0_64000000() {
    // Encoding: 0x64000000
    // Test FCMLA_Z.P.ZZZ__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pg=0, Zm=0, size=0, rot=0, Zn=0, Zda=0
    let encoding: u32 = 0x64000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmla_z_p_zzz_invalid_1_0_64000000() {
    // Encoding: 0x64000000
    // Test FCMLA_Z.P.ZZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Zm=0, Pg=0, Zn=0, Zda=0, rot=0
    let encoding: u32 = 0x64000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([false, false]) }" }
/// triggers Undefined
#[test]
fn test_fcmla_z_p_zzz_invalid_2_0_64000000() {
    // Encoding: 0x64000000
    // Test FCMLA_Z.P.ZZZ__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }
    // Fields: Zm=0, Zn=0, rot=0, Zda=0, size=0, Pg=0
    let encoding: u32 = 0x64000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmla_z_p_zzz_invalid_3_0_64000000() {
    // Encoding: 0x64000000
    // Test FCMLA_Z.P.ZZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zm=0, rot=0, size=0, Pg=0, Zda=0, Zn=0
    let encoding: u32 = 0x64000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMLA_Z.P.ZZZ__
/// ASL: `SimdFromField("da") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("da")
#[test]
fn test_fcmla_z_p_zzz_reg_write_0_64000000() {
    // Test FCMLA_Z.P.ZZZ__ register write: SimdFromField("da")
    // Encoding: 0x64000000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x64000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

// ============================================================================
// FCMEQ_P.P.ZZ__ Tests
// ============================================================================

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_fcmeq_p_p_zz_field_size_0_min_6000_65006000() {
    // Encoding: 0x65006000
    // Test FCMEQ_P.P.ZZ__ field size = 0 (Min)
    // Fields: Pg=0, Zn=0, size=0, Pd=0, Zm=0
    let encoding: u32 = 0x65006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_fcmeq_p_p_zz_field_size_1_poweroftwo_6000_65406000() {
    // Encoding: 0x65406000
    // Test FCMEQ_P.P.ZZ__ field size = 1 (PowerOfTwo)
    // Fields: size=1, Zm=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x65406000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_fcmeq_p_p_zz_field_size_2_poweroftwo_6000_65806000() {
    // Encoding: 0x65806000
    // Test FCMEQ_P.P.ZZ__ field size = 2 (PowerOfTwo)
    // Fields: size=2, Zm=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x65806000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_fcmeq_p_p_zz_field_size_3_max_6000_65c06000() {
    // Encoding: 0x65C06000
    // Test FCMEQ_P.P.ZZ__ field size = 3 (Max)
    // Fields: Pd=0, Zm=0, Pg=0, Zn=0, size=3
    let encoding: u32 = 0x65C06000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmeq_p_p_zz_field_zm_0_min_6000_65006000() {
    // Encoding: 0x65006000
    // Test FCMEQ_P.P.ZZ__ field Zm = 0 (Min)
    // Fields: Zn=0, size=0, Zm=0, Pg=0, Pd=0
    let encoding: u32 = 0x65006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmeq_p_p_zz_field_zm_1_poweroftwo_6000_65016000() {
    // Encoding: 0x65016000
    // Test FCMEQ_P.P.ZZ__ field Zm = 1 (PowerOfTwo)
    // Fields: Pg=0, Pd=0, Zm=1, Zn=0, size=0
    let encoding: u32 = 0x65016000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmeq_p_p_zz_field_zm_30_poweroftwominusone_6000_651e6000() {
    // Encoding: 0x651E6000
    // Test FCMEQ_P.P.ZZ__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Pg=0, Zm=30, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x651E6000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmeq_p_p_zz_field_zm_31_max_6000_651f6000() {
    // Encoding: 0x651F6000
    // Test FCMEQ_P.P.ZZ__ field Zm = 31 (Max)
    // Fields: Pg=0, Zm=31, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x651F6000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmeq_p_p_zz_field_pg_0_min_6000_65006000() {
    // Encoding: 0x65006000
    // Test FCMEQ_P.P.ZZ__ field Pg = 0 (Min)
    // Fields: Pd=0, Pg=0, size=0, Zm=0, Zn=0
    let encoding: u32 = 0x65006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmeq_p_p_zz_field_pg_1_poweroftwo_6000_65006400() {
    // Encoding: 0x65006400
    // Test FCMEQ_P.P.ZZ__ field Pg = 1 (PowerOfTwo)
    // Fields: Pg=1, Zm=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x65006400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmeq_p_p_zz_field_zn_0_min_6000_65006000() {
    // Encoding: 0x65006000
    // Test FCMEQ_P.P.ZZ__ field Zn = 0 (Min)
    // Fields: Pg=0, Zm=0, Pd=0, Zn=0, size=0
    let encoding: u32 = 0x65006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmeq_p_p_zz_field_zn_1_poweroftwo_6000_65006020() {
    // Encoding: 0x65006020
    // Test FCMEQ_P.P.ZZ__ field Zn = 1 (PowerOfTwo)
    // Fields: Zm=0, Pd=0, size=0, Zn=1, Pg=0
    let encoding: u32 = 0x65006020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmeq_p_p_zz_field_zn_30_poweroftwominusone_6000_650063c0() {
    // Encoding: 0x650063C0
    // Test FCMEQ_P.P.ZZ__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: size=0, Zn=30, Pd=0, Pg=0, Zm=0
    let encoding: u32 = 0x650063C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmeq_p_p_zz_field_zn_31_max_6000_650063e0() {
    // Encoding: 0x650063E0
    // Test FCMEQ_P.P.ZZ__ field Zn = 31 (Max)
    // Fields: Pg=0, Zn=31, Zm=0, size=0, Pd=0
    let encoding: u32 = 0x650063E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmeq_p_p_zz_field_pd_0_min_6000_65006000() {
    // Encoding: 0x65006000
    // Test FCMEQ_P.P.ZZ__ field Pd = 0 (Min)
    // Fields: Pg=0, Zn=0, Zm=0, Pd=0, size=0
    let encoding: u32 = 0x65006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmeq_p_p_zz_field_pd_1_poweroftwo_6000_65006001() {
    // Encoding: 0x65006001
    // Test FCMEQ_P.P.ZZ__ field Pd = 1 (PowerOfTwo)
    // Fields: size=0, Zm=0, Zn=0, Pd=1, Pg=0
    let encoding: u32 = 0x65006001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_fcmeq_p_p_zz_combo_0_6000_65006000() {
    // Encoding: 0x65006000
    // Test FCMEQ_P.P.ZZ__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: size=0, Pd=0, Zn=0, Pg=0, Zm=0
    let encoding: u32 = 0x65006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_fcmeq_p_p_zz_special_size_0_size_variant_0_24576_65006000() {
    // Encoding: 0x65006000
    // Test FCMEQ_P.P.ZZ__ special value size = 0 (Size variant 0)
    // Fields: size=0, Pd=0, Pg=0, Zn=0, Zm=0
    let encoding: u32 = 0x65006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_fcmeq_p_p_zz_special_size_1_size_variant_1_24576_65406000() {
    // Encoding: 0x65406000
    // Test FCMEQ_P.P.ZZ__ special value size = 1 (Size variant 1)
    // Fields: Zm=0, Zn=0, size=1, Pg=0, Pd=0
    let encoding: u32 = 0x65406000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_fcmeq_p_p_zz_special_size_2_size_variant_2_24576_65806000() {
    // Encoding: 0x65806000
    // Test FCMEQ_P.P.ZZ__ special value size = 2 (Size variant 2)
    // Fields: size=2, Pg=0, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x65806000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_fcmeq_p_p_zz_special_size_3_size_variant_3_24576_65c06000() {
    // Encoding: 0x65C06000
    // Test FCMEQ_P.P.ZZ__ special value size = 3 (Size variant 3)
    // Fields: Zn=0, size=3, Pg=0, Pd=0, Zm=0
    let encoding: u32 = 0x65C06000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_fcmeq_p_p_zz_invalid_0_6000_65006000() {
    // Encoding: 0x65006000
    // Test FCMEQ_P.P.ZZ__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pg=0, size=0, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x65006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmeq_p_p_zz_invalid_1_6000_65006000() {
    // Encoding: 0x65006000
    // Test FCMEQ_P.P.ZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Pg=0, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x65006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([false, false]) }" }
/// triggers Undefined
#[test]
fn test_fcmeq_p_p_zz_invalid_2_6000_65006000() {
    // Encoding: 0x65006000
    // Test FCMEQ_P.P.ZZ__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }
    // Fields: Zn=0, Pd=0, Pg=0, size=0, Zm=0
    let encoding: u32 = 0x65006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmeq_p_p_zz_invalid_3_6000_65006000() {
    // Encoding: 0x65006000
    // Test FCMEQ_P.P.ZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pg=0, Zm=0, Zn=0, Pd=0, size=0
    let encoding: u32 = 0x65006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_fcmgt_p_p_zz_field_size_0_min_4010_65004010() {
    // Encoding: 0x65004010
    // Test FCMGT_P.P.ZZ__ field size = 0 (Min)
    // Fields: size=0, Zm=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x65004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_fcmgt_p_p_zz_field_size_1_poweroftwo_4010_65404010() {
    // Encoding: 0x65404010
    // Test FCMGT_P.P.ZZ__ field size = 1 (PowerOfTwo)
    // Fields: size=1, Zn=0, Pg=0, Pd=0, Zm=0
    let encoding: u32 = 0x65404010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_fcmgt_p_p_zz_field_size_2_poweroftwo_4010_65804010() {
    // Encoding: 0x65804010
    // Test FCMGT_P.P.ZZ__ field size = 2 (PowerOfTwo)
    // Fields: size=2, Zm=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x65804010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_fcmgt_p_p_zz_field_size_3_max_4010_65c04010() {
    // Encoding: 0x65C04010
    // Test FCMGT_P.P.ZZ__ field size = 3 (Max)
    // Fields: Zn=0, Pg=0, Zm=0, size=3, Pd=0
    let encoding: u32 = 0x65C04010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmgt_p_p_zz_field_zm_0_min_4010_65004010() {
    // Encoding: 0x65004010
    // Test FCMGT_P.P.ZZ__ field Zm = 0 (Min)
    // Fields: Pg=0, Zn=0, size=0, Pd=0, Zm=0
    let encoding: u32 = 0x65004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmgt_p_p_zz_field_zm_1_poweroftwo_4010_65014010() {
    // Encoding: 0x65014010
    // Test FCMGT_P.P.ZZ__ field Zm = 1 (PowerOfTwo)
    // Fields: Pg=0, Pd=0, size=0, Zm=1, Zn=0
    let encoding: u32 = 0x65014010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmgt_p_p_zz_field_zm_30_poweroftwominusone_4010_651e4010() {
    // Encoding: 0x651E4010
    // Test FCMGT_P.P.ZZ__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Zn=0, Pd=0, size=0, Pg=0, Zm=30
    let encoding: u32 = 0x651E4010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmgt_p_p_zz_field_zm_31_max_4010_651f4010() {
    // Encoding: 0x651F4010
    // Test FCMGT_P.P.ZZ__ field Zm = 31 (Max)
    // Fields: size=0, Zn=0, Pg=0, Pd=0, Zm=31
    let encoding: u32 = 0x651F4010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmgt_p_p_zz_field_pg_0_min_4010_65004010() {
    // Encoding: 0x65004010
    // Test FCMGT_P.P.ZZ__ field Pg = 0 (Min)
    // Fields: Pg=0, Pd=0, Zm=0, size=0, Zn=0
    let encoding: u32 = 0x65004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmgt_p_p_zz_field_pg_1_poweroftwo_4010_65004410() {
    // Encoding: 0x65004410
    // Test FCMGT_P.P.ZZ__ field Pg = 1 (PowerOfTwo)
    // Fields: Zn=0, size=0, Pg=1, Zm=0, Pd=0
    let encoding: u32 = 0x65004410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmgt_p_p_zz_field_zn_0_min_4010_65004010() {
    // Encoding: 0x65004010
    // Test FCMGT_P.P.ZZ__ field Zn = 0 (Min)
    // Fields: Zm=0, size=0, Pd=0, Zn=0, Pg=0
    let encoding: u32 = 0x65004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmgt_p_p_zz_field_zn_1_poweroftwo_4010_65004030() {
    // Encoding: 0x65004030
    // Test FCMGT_P.P.ZZ__ field Zn = 1 (PowerOfTwo)
    // Fields: size=0, Pd=0, Zm=0, Pg=0, Zn=1
    let encoding: u32 = 0x65004030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmgt_p_p_zz_field_zn_30_poweroftwominusone_4010_650043d0() {
    // Encoding: 0x650043D0
    // Test FCMGT_P.P.ZZ__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Pg=0, Zm=0, size=0, Zn=30, Pd=0
    let encoding: u32 = 0x650043D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmgt_p_p_zz_field_zn_31_max_4010_650043f0() {
    // Encoding: 0x650043F0
    // Test FCMGT_P.P.ZZ__ field Zn = 31 (Max)
    // Fields: Zm=0, Zn=31, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x650043F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmgt_p_p_zz_field_pd_0_min_4010_65004010() {
    // Encoding: 0x65004010
    // Test FCMGT_P.P.ZZ__ field Pd = 0 (Min)
    // Fields: size=0, Zn=0, Pg=0, Zm=0, Pd=0
    let encoding: u32 = 0x65004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmgt_p_p_zz_field_pd_1_poweroftwo_4010_65004011() {
    // Encoding: 0x65004011
    // Test FCMGT_P.P.ZZ__ field Pd = 1 (PowerOfTwo)
    // Fields: Pg=0, Zm=0, size=0, Pd=1, Zn=0
    let encoding: u32 = 0x65004011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_fcmgt_p_p_zz_combo_0_4010_65004010() {
    // Encoding: 0x65004010
    // Test FCMGT_P.P.ZZ__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: Zn=0, size=0, Pd=0, Pg=0, Zm=0
    let encoding: u32 = 0x65004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_fcmgt_p_p_zz_special_size_0_size_variant_0_16400_65004010() {
    // Encoding: 0x65004010
    // Test FCMGT_P.P.ZZ__ special value size = 0 (Size variant 0)
    // Fields: Pd=0, Zn=0, size=0, Pg=0, Zm=0
    let encoding: u32 = 0x65004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_fcmgt_p_p_zz_special_size_1_size_variant_1_16400_65404010() {
    // Encoding: 0x65404010
    // Test FCMGT_P.P.ZZ__ special value size = 1 (Size variant 1)
    // Fields: size=1, Zm=0, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x65404010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_fcmgt_p_p_zz_special_size_2_size_variant_2_16400_65804010() {
    // Encoding: 0x65804010
    // Test FCMGT_P.P.ZZ__ special value size = 2 (Size variant 2)
    // Fields: Pg=0, Pd=0, size=2, Zm=0, Zn=0
    let encoding: u32 = 0x65804010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_fcmgt_p_p_zz_special_size_3_size_variant_3_16400_65c04010() {
    // Encoding: 0x65C04010
    // Test FCMGT_P.P.ZZ__ special value size = 3 (Size variant 3)
    // Fields: Zn=0, Zm=0, Pd=0, size=3, Pg=0
    let encoding: u32 = 0x65C04010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_fcmgt_p_p_zz_invalid_0_4010_65004010() {
    // Encoding: 0x65004010
    // Test FCMGT_P.P.ZZ__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Zm=0, Pd=0, size=0, Zn=0, Pg=0
    let encoding: u32 = 0x65004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmgt_p_p_zz_invalid_1_4010_65004010() {
    // Encoding: 0x65004010
    // Test FCMGT_P.P.ZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pg=0, size=0, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x65004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([false, false]) }" }
/// triggers Undefined
#[test]
fn test_fcmgt_p_p_zz_invalid_2_4010_65004010() {
    // Encoding: 0x65004010
    // Test FCMGT_P.P.ZZ__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }
    // Fields: Zm=0, Zn=0, Pg=0, size=0, Pd=0
    let encoding: u32 = 0x65004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmgt_p_p_zz_invalid_3_4010_65004010() {
    // Encoding: 0x65004010
    // Test FCMGT_P.P.ZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Pg=0, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x65004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_fcmge_p_p_zz_field_size_0_min_4000_65004000() {
    // Encoding: 0x65004000
    // Test FCMGE_P.P.ZZ__ field size = 0 (Min)
    // Fields: size=0, Zm=0, Pd=0, Zn=0, Pg=0
    let encoding: u32 = 0x65004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_fcmge_p_p_zz_field_size_1_poweroftwo_4000_65404000() {
    // Encoding: 0x65404000
    // Test FCMGE_P.P.ZZ__ field size = 1 (PowerOfTwo)
    // Fields: Zm=0, Pg=0, Zn=0, size=1, Pd=0
    let encoding: u32 = 0x65404000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_fcmge_p_p_zz_field_size_2_poweroftwo_4000_65804000() {
    // Encoding: 0x65804000
    // Test FCMGE_P.P.ZZ__ field size = 2 (PowerOfTwo)
    // Fields: size=2, Pg=0, Zm=0, Zn=0, Pd=0
    let encoding: u32 = 0x65804000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_fcmge_p_p_zz_field_size_3_max_4000_65c04000() {
    // Encoding: 0x65C04000
    // Test FCMGE_P.P.ZZ__ field size = 3 (Max)
    // Fields: Pd=0, Pg=0, Zm=0, Zn=0, size=3
    let encoding: u32 = 0x65C04000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmge_p_p_zz_field_zm_0_min_4000_65004000() {
    // Encoding: 0x65004000
    // Test FCMGE_P.P.ZZ__ field Zm = 0 (Min)
    // Fields: Zm=0, size=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x65004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmge_p_p_zz_field_zm_1_poweroftwo_4000_65014000() {
    // Encoding: 0x65014000
    // Test FCMGE_P.P.ZZ__ field Zm = 1 (PowerOfTwo)
    // Fields: size=0, Zm=1, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x65014000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmge_p_p_zz_field_zm_30_poweroftwominusone_4000_651e4000() {
    // Encoding: 0x651E4000
    // Test FCMGE_P.P.ZZ__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: size=0, Pg=0, Pd=0, Zn=0, Zm=30
    let encoding: u32 = 0x651E4000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmge_p_p_zz_field_zm_31_max_4000_651f4000() {
    // Encoding: 0x651F4000
    // Test FCMGE_P.P.ZZ__ field Zm = 31 (Max)
    // Fields: size=0, Zn=0, Pg=0, Pd=0, Zm=31
    let encoding: u32 = 0x651F4000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmge_p_p_zz_field_pg_0_min_4000_65004000() {
    // Encoding: 0x65004000
    // Test FCMGE_P.P.ZZ__ field Pg = 0 (Min)
    // Fields: Pd=0, size=0, Zm=0, Pg=0, Zn=0
    let encoding: u32 = 0x65004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmge_p_p_zz_field_pg_1_poweroftwo_4000_65004400() {
    // Encoding: 0x65004400
    // Test FCMGE_P.P.ZZ__ field Pg = 1 (PowerOfTwo)
    // Fields: Pg=1, Zm=0, Zn=0, size=0, Pd=0
    let encoding: u32 = 0x65004400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmge_p_p_zz_field_zn_0_min_4000_65004000() {
    // Encoding: 0x65004000
    // Test FCMGE_P.P.ZZ__ field Zn = 0 (Min)
    // Fields: Pd=0, Pg=0, size=0, Zm=0, Zn=0
    let encoding: u32 = 0x65004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmge_p_p_zz_field_zn_1_poweroftwo_4000_65004020() {
    // Encoding: 0x65004020
    // Test FCMGE_P.P.ZZ__ field Zn = 1 (PowerOfTwo)
    // Fields: size=0, Pg=0, Pd=0, Zm=0, Zn=1
    let encoding: u32 = 0x65004020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmge_p_p_zz_field_zn_30_poweroftwominusone_4000_650043c0() {
    // Encoding: 0x650043C0
    // Test FCMGE_P.P.ZZ__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Pd=0, size=0, Zm=0, Pg=0, Zn=30
    let encoding: u32 = 0x650043C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmge_p_p_zz_field_zn_31_max_4000_650043e0() {
    // Encoding: 0x650043E0
    // Test FCMGE_P.P.ZZ__ field Zn = 31 (Max)
    // Fields: size=0, Zm=0, Pg=0, Pd=0, Zn=31
    let encoding: u32 = 0x650043E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmge_p_p_zz_field_pd_0_min_4000_65004000() {
    // Encoding: 0x65004000
    // Test FCMGE_P.P.ZZ__ field Pd = 0 (Min)
    // Fields: Zn=0, Pd=0, size=0, Zm=0, Pg=0
    let encoding: u32 = 0x65004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmge_p_p_zz_field_pd_1_poweroftwo_4000_65004001() {
    // Encoding: 0x65004001
    // Test FCMGE_P.P.ZZ__ field Pd = 1 (PowerOfTwo)
    // Fields: Pg=0, Zm=0, Zn=0, Pd=1, size=0
    let encoding: u32 = 0x65004001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_fcmge_p_p_zz_combo_0_4000_65004000() {
    // Encoding: 0x65004000
    // Test FCMGE_P.P.ZZ__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: Zm=0, Zn=0, Pd=0, Pg=0, size=0
    let encoding: u32 = 0x65004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_fcmge_p_p_zz_special_size_0_size_variant_0_16384_65004000() {
    // Encoding: 0x65004000
    // Test FCMGE_P.P.ZZ__ special value size = 0 (Size variant 0)
    // Fields: Zm=0, Pg=0, Zn=0, size=0, Pd=0
    let encoding: u32 = 0x65004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_fcmge_p_p_zz_special_size_1_size_variant_1_16384_65404000() {
    // Encoding: 0x65404000
    // Test FCMGE_P.P.ZZ__ special value size = 1 (Size variant 1)
    // Fields: Zn=0, Pd=0, Zm=0, Pg=0, size=1
    let encoding: u32 = 0x65404000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_fcmge_p_p_zz_special_size_2_size_variant_2_16384_65804000() {
    // Encoding: 0x65804000
    // Test FCMGE_P.P.ZZ__ special value size = 2 (Size variant 2)
    // Fields: Zn=0, Zm=0, Pg=0, size=2, Pd=0
    let encoding: u32 = 0x65804000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_fcmge_p_p_zz_special_size_3_size_variant_3_16384_65c04000() {
    // Encoding: 0x65C04000
    // Test FCMGE_P.P.ZZ__ special value size = 3 (Size variant 3)
    // Fields: Zm=0, Pg=0, Zn=0, size=3, Pd=0
    let encoding: u32 = 0x65C04000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_fcmge_p_p_zz_invalid_0_4000_65004000() {
    // Encoding: 0x65004000
    // Test FCMGE_P.P.ZZ__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pd=0, Zn=0, Zm=0, size=0, Pg=0
    let encoding: u32 = 0x65004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmge_p_p_zz_invalid_1_4000_65004000() {
    // Encoding: 0x65004000
    // Test FCMGE_P.P.ZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Zm=0, Zn=0, Pg=0, Pd=0
    let encoding: u32 = 0x65004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([false, false]) }" }
/// triggers Undefined
#[test]
fn test_fcmge_p_p_zz_invalid_2_4000_65004000() {
    // Encoding: 0x65004000
    // Test FCMGE_P.P.ZZ__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }
    // Fields: Pg=0, Zm=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x65004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmge_p_p_zz_invalid_3_4000_65004000() {
    // Encoding: 0x65004000
    // Test FCMGE_P.P.ZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pd=0, size=0, Zm=0, Pg=0, Zn=0
    let encoding: u32 = 0x65004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_fcmne_p_p_zz_field_size_0_min_6010_65006010() {
    // Encoding: 0x65006010
    // Test FCMNE_P.P.ZZ__ field size = 0 (Min)
    // Fields: size=0, Pg=0, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x65006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_fcmne_p_p_zz_field_size_1_poweroftwo_6010_65406010() {
    // Encoding: 0x65406010
    // Test FCMNE_P.P.ZZ__ field size = 1 (PowerOfTwo)
    // Fields: Pd=0, Pg=0, Zm=0, Zn=0, size=1
    let encoding: u32 = 0x65406010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_fcmne_p_p_zz_field_size_2_poweroftwo_6010_65806010() {
    // Encoding: 0x65806010
    // Test FCMNE_P.P.ZZ__ field size = 2 (PowerOfTwo)
    // Fields: Pd=0, size=2, Pg=0, Zn=0, Zm=0
    let encoding: u32 = 0x65806010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_fcmne_p_p_zz_field_size_3_max_6010_65c06010() {
    // Encoding: 0x65C06010
    // Test FCMNE_P.P.ZZ__ field size = 3 (Max)
    // Fields: size=3, Zn=0, Pd=0, Zm=0, Pg=0
    let encoding: u32 = 0x65C06010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmne_p_p_zz_field_zm_0_min_6010_65006010() {
    // Encoding: 0x65006010
    // Test FCMNE_P.P.ZZ__ field Zm = 0 (Min)
    // Fields: Pd=0, Zn=0, size=0, Zm=0, Pg=0
    let encoding: u32 = 0x65006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmne_p_p_zz_field_zm_1_poweroftwo_6010_65016010() {
    // Encoding: 0x65016010
    // Test FCMNE_P.P.ZZ__ field Zm = 1 (PowerOfTwo)
    // Fields: Zn=0, Zm=1, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x65016010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmne_p_p_zz_field_zm_30_poweroftwominusone_6010_651e6010() {
    // Encoding: 0x651E6010
    // Test FCMNE_P.P.ZZ__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Zn=0, Pd=0, Pg=0, size=0, Zm=30
    let encoding: u32 = 0x651E6010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmne_p_p_zz_field_zm_31_max_6010_651f6010() {
    // Encoding: 0x651F6010
    // Test FCMNE_P.P.ZZ__ field Zm = 31 (Max)
    // Fields: Zn=0, Pg=0, Pd=0, size=0, Zm=31
    let encoding: u32 = 0x651F6010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmne_p_p_zz_field_pg_0_min_6010_65006010() {
    // Encoding: 0x65006010
    // Test FCMNE_P.P.ZZ__ field Pg = 0 (Min)
    // Fields: Pd=0, Zm=0, Zn=0, Pg=0, size=0
    let encoding: u32 = 0x65006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmne_p_p_zz_field_pg_1_poweroftwo_6010_65006410() {
    // Encoding: 0x65006410
    // Test FCMNE_P.P.ZZ__ field Pg = 1 (PowerOfTwo)
    // Fields: size=0, Pg=1, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x65006410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmne_p_p_zz_field_zn_0_min_6010_65006010() {
    // Encoding: 0x65006010
    // Test FCMNE_P.P.ZZ__ field Zn = 0 (Min)
    // Fields: Zm=0, Pg=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x65006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmne_p_p_zz_field_zn_1_poweroftwo_6010_65006030() {
    // Encoding: 0x65006030
    // Test FCMNE_P.P.ZZ__ field Zn = 1 (PowerOfTwo)
    // Fields: size=0, Zm=0, Pd=0, Zn=1, Pg=0
    let encoding: u32 = 0x65006030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmne_p_p_zz_field_zn_30_poweroftwominusone_6010_650063d0() {
    // Encoding: 0x650063D0
    // Test FCMNE_P.P.ZZ__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: size=0, Pg=0, Zm=0, Zn=30, Pd=0
    let encoding: u32 = 0x650063D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmne_p_p_zz_field_zn_31_max_6010_650063f0() {
    // Encoding: 0x650063F0
    // Test FCMNE_P.P.ZZ__ field Zn = 31 (Max)
    // Fields: Zm=0, Zn=31, size=0, Pd=0, Pg=0
    let encoding: u32 = 0x650063F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmne_p_p_zz_field_pd_0_min_6010_65006010() {
    // Encoding: 0x65006010
    // Test FCMNE_P.P.ZZ__ field Pd = 0 (Min)
    // Fields: Pd=0, size=0, Zn=0, Zm=0, Pg=0
    let encoding: u32 = 0x65006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmne_p_p_zz_field_pd_1_poweroftwo_6010_65006011() {
    // Encoding: 0x65006011
    // Test FCMNE_P.P.ZZ__ field Pd = 1 (PowerOfTwo)
    // Fields: Zm=0, size=0, Pd=1, Pg=0, Zn=0
    let encoding: u32 = 0x65006011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_fcmne_p_p_zz_combo_0_6010_65006010() {
    // Encoding: 0x65006010
    // Test FCMNE_P.P.ZZ__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: Pd=0, Pg=0, Zn=0, Zm=0, size=0
    let encoding: u32 = 0x65006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_fcmne_p_p_zz_special_size_0_size_variant_0_24592_65006010() {
    // Encoding: 0x65006010
    // Test FCMNE_P.P.ZZ__ special value size = 0 (Size variant 0)
    // Fields: size=0, Zm=0, Zn=0, Pg=0, Pd=0
    let encoding: u32 = 0x65006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_fcmne_p_p_zz_special_size_1_size_variant_1_24592_65406010() {
    // Encoding: 0x65406010
    // Test FCMNE_P.P.ZZ__ special value size = 1 (Size variant 1)
    // Fields: Zm=0, Pg=0, Pd=0, Zn=0, size=1
    let encoding: u32 = 0x65406010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_fcmne_p_p_zz_special_size_2_size_variant_2_24592_65806010() {
    // Encoding: 0x65806010
    // Test FCMNE_P.P.ZZ__ special value size = 2 (Size variant 2)
    // Fields: Zn=0, Pd=0, Zm=0, Pg=0, size=2
    let encoding: u32 = 0x65806010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_fcmne_p_p_zz_special_size_3_size_variant_3_24592_65c06010() {
    // Encoding: 0x65C06010
    // Test FCMNE_P.P.ZZ__ special value size = 3 (Size variant 3)
    // Fields: Zm=0, Pd=0, Pg=0, Zn=0, size=3
    let encoding: u32 = 0x65C06010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_fcmne_p_p_zz_invalid_0_6010_65006010() {
    // Encoding: 0x65006010
    // Test FCMNE_P.P.ZZ__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pg=0, size=0, Pd=0, Zn=0, Zm=0
    let encoding: u32 = 0x65006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmne_p_p_zz_invalid_1_6010_65006010() {
    // Encoding: 0x65006010
    // Test FCMNE_P.P.ZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zn=0, Zm=0, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x65006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([false, false]) }" }
/// triggers Undefined
#[test]
fn test_fcmne_p_p_zz_invalid_2_6010_65006010() {
    // Encoding: 0x65006010
    // Test FCMNE_P.P.ZZ__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }
    // Fields: Pd=0, size=0, Zm=0, Zn=0, Pg=0
    let encoding: u32 = 0x65006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmne_p_p_zz_invalid_3_6010_65006010() {
    // Encoding: 0x65006010
    // Test FCMNE_P.P.ZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pg=0, Zn=0, Zm=0, size=0, Pd=0
    let encoding: u32 = 0x65006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_fcmuo_p_p_zz_field_size_0_min_c000_6500c000() {
    // Encoding: 0x6500C000
    // Test FCMUO_P.P.ZZ__ field size = 0 (Min)
    // Fields: Zm=0, Pd=0, Zn=0, size=0, Pg=0
    let encoding: u32 = 0x6500C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_fcmuo_p_p_zz_field_size_1_poweroftwo_c000_6540c000() {
    // Encoding: 0x6540C000
    // Test FCMUO_P.P.ZZ__ field size = 1 (PowerOfTwo)
    // Fields: Pg=0, Zn=0, size=1, Zm=0, Pd=0
    let encoding: u32 = 0x6540C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_fcmuo_p_p_zz_field_size_2_poweroftwo_c000_6580c000() {
    // Encoding: 0x6580C000
    // Test FCMUO_P.P.ZZ__ field size = 2 (PowerOfTwo)
    // Fields: Zm=0, Zn=0, size=2, Pd=0, Pg=0
    let encoding: u32 = 0x6580C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_fcmuo_p_p_zz_field_size_3_max_c000_65c0c000() {
    // Encoding: 0x65C0C000
    // Test FCMUO_P.P.ZZ__ field size = 3 (Max)
    // Fields: Zn=0, Zm=0, Pd=0, size=3, Pg=0
    let encoding: u32 = 0x65C0C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmuo_p_p_zz_field_zm_0_min_c000_6500c000() {
    // Encoding: 0x6500C000
    // Test FCMUO_P.P.ZZ__ field Zm = 0 (Min)
    // Fields: Zm=0, Pd=0, size=0, Pg=0, Zn=0
    let encoding: u32 = 0x6500C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmuo_p_p_zz_field_zm_1_poweroftwo_c000_6501c000() {
    // Encoding: 0x6501C000
    // Test FCMUO_P.P.ZZ__ field Zm = 1 (PowerOfTwo)
    // Fields: Zm=1, Zn=0, Pg=0, size=0, Pd=0
    let encoding: u32 = 0x6501C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmuo_p_p_zz_field_zm_30_poweroftwominusone_c000_651ec000() {
    // Encoding: 0x651EC000
    // Test FCMUO_P.P.ZZ__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Zn=0, Zm=30, size=0, Pg=0, Pd=0
    let encoding: u32 = 0x651EC000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmuo_p_p_zz_field_zm_31_max_c000_651fc000() {
    // Encoding: 0x651FC000
    // Test FCMUO_P.P.ZZ__ field Zm = 31 (Max)
    // Fields: Zm=31, Zn=0, size=0, Pd=0, Pg=0
    let encoding: u32 = 0x651FC000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmuo_p_p_zz_field_pg_0_min_c000_6500c000() {
    // Encoding: 0x6500C000
    // Test FCMUO_P.P.ZZ__ field Pg = 0 (Min)
    // Fields: Pd=0, size=0, Zm=0, Pg=0, Zn=0
    let encoding: u32 = 0x6500C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmuo_p_p_zz_field_pg_1_poweroftwo_c000_6500c400() {
    // Encoding: 0x6500C400
    // Test FCMUO_P.P.ZZ__ field Pg = 1 (PowerOfTwo)
    // Fields: Zn=0, size=0, Pg=1, Zm=0, Pd=0
    let encoding: u32 = 0x6500C400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_fcmuo_p_p_zz_field_zn_0_min_c000_6500c000() {
    // Encoding: 0x6500C000
    // Test FCMUO_P.P.ZZ__ field Zn = 0 (Min)
    // Fields: size=0, Zm=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x6500C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_fcmuo_p_p_zz_field_zn_1_poweroftwo_c000_6500c020() {
    // Encoding: 0x6500C020
    // Test FCMUO_P.P.ZZ__ field Zn = 1 (PowerOfTwo)
    // Fields: size=0, Pd=0, Zm=0, Zn=1, Pg=0
    let encoding: u32 = 0x6500C020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_fcmuo_p_p_zz_field_zn_30_poweroftwominusone_c000_6500c3c0() {
    // Encoding: 0x6500C3C0
    // Test FCMUO_P.P.ZZ__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Zm=0, Pg=0, Pd=0, size=0, Zn=30
    let encoding: u32 = 0x6500C3C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_fcmuo_p_p_zz_field_zn_31_max_c000_6500c3e0() {
    // Encoding: 0x6500C3E0
    // Test FCMUO_P.P.ZZ__ field Zn = 31 (Max)
    // Fields: Zm=0, size=0, Pd=0, Pg=0, Zn=31
    let encoding: u32 = 0x6500C3E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_fcmuo_p_p_zz_field_pd_0_min_c000_6500c000() {
    // Encoding: 0x6500C000
    // Test FCMUO_P.P.ZZ__ field Pd = 0 (Min)
    // Fields: size=0, Zm=0, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x6500C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_fcmuo_p_p_zz_field_pd_1_poweroftwo_c000_6500c001() {
    // Encoding: 0x6500C001
    // Test FCMUO_P.P.ZZ__ field Pd = 1 (PowerOfTwo)
    // Fields: Zm=0, Zn=0, Pd=1, Pg=0, size=0
    let encoding: u32 = 0x6500C001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_fcmuo_p_p_zz_combo_0_c000_6500c000() {
    // Encoding: 0x6500C000
    // Test FCMUO_P.P.ZZ__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: Zn=0, Pd=0, size=0, Pg=0, Zm=0
    let encoding: u32 = 0x6500C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_fcmuo_p_p_zz_special_size_0_size_variant_0_49152_6500c000() {
    // Encoding: 0x6500C000
    // Test FCMUO_P.P.ZZ__ special value size = 0 (Size variant 0)
    // Fields: Pg=0, Pd=0, Zm=0, Zn=0, size=0
    let encoding: u32 = 0x6500C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_fcmuo_p_p_zz_special_size_1_size_variant_1_49152_6540c000() {
    // Encoding: 0x6540C000
    // Test FCMUO_P.P.ZZ__ special value size = 1 (Size variant 1)
    // Fields: size=1, Zm=0, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x6540C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_fcmuo_p_p_zz_special_size_2_size_variant_2_49152_6580c000() {
    // Encoding: 0x6580C000
    // Test FCMUO_P.P.ZZ__ special value size = 2 (Size variant 2)
    // Fields: Pg=0, size=2, Pd=0, Zn=0, Zm=0
    let encoding: u32 = 0x6580C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_fcmuo_p_p_zz_special_size_3_size_variant_3_49152_65c0c000() {
    // Encoding: 0x65C0C000
    // Test FCMUO_P.P.ZZ__ special value size = 3 (Size variant 3)
    // Fields: Zm=0, Pd=0, Pg=0, size=3, Zn=0
    let encoding: u32 = 0x65C0C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_fcmuo_p_p_zz_invalid_0_c000_6500c000() {
    // Encoding: 0x6500C000
    // Test FCMUO_P.P.ZZ__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: size=0, Pg=0, Zm=0, Pd=0, Zn=0
    let encoding: u32 = 0x6500C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmuo_p_p_zz_invalid_1_c000_6500c000() {
    // Encoding: 0x6500C000
    // Test FCMUO_P.P.ZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Pd=0, Zn=0, Zm=0, Pg=0
    let encoding: u32 = 0x6500C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([false, false]) }" }
/// triggers Undefined
#[test]
fn test_fcmuo_p_p_zz_invalid_2_c000_6500c000() {
    // Encoding: 0x6500C000
    // Test FCMUO_P.P.ZZ__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([false, false]) }
    // Fields: Zn=0, Pd=0, Pg=0, size=0, Zm=0
    let encoding: u32 = 0x6500C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_fcmuo_p_p_zz_invalid_3_c000_6500c000() {
    // Encoding: 0x6500C000
    // Test FCMUO_P.P.ZZ__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Zm=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x6500C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: FCMEQ_P.P.ZZ__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_fcmeq_p_p_zz_reg_write_0_65006000() {
    // Test FCMEQ_P.P.ZZ__ register write: SimdFromField("Pd")
    // Encoding: 0x65006000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x65006000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: FCMGT_P.P.ZZ__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_fcmgt_p_p_zz_reg_write_0_65004010() {
    // Test FCMGT_P.P.ZZ__ register write: SimdFromField("Pd")
    // Encoding: 0x65004010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x65004010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: FCMGE_P.P.ZZ__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_fcmge_p_p_zz_reg_write_0_65004000() {
    // Test FCMGE_P.P.ZZ__ register write: SimdFromField("Pd")
    // Encoding: 0x65004000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x65004000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: FCMNE_P.P.ZZ__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_fcmne_p_p_zz_reg_write_0_65006010() {
    // Test FCMNE_P.P.ZZ__ register write: SimdFromField("Pd")
    // Encoding: 0x65006010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x65006010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: FCMUO_P.P.ZZ__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_fcmuo_p_p_zz_reg_write_0_6500c000() {
    // Test FCMUO_P.P.ZZ__ register write: SimdFromField("Pd")
    // Encoding: 0x6500C000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x6500C000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

// ============================================================================
// CMPEQ_P.P.ZW__ Tests
// ============================================================================

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmpeq_p_p_zw_field_size_0_min_2000_24002000() {
    // Encoding: 0x24002000
    // Test CMPEQ_P.P.ZW__ field size = 0 (Min)
    // Fields: Pd=0, Zn=0, size=0, Pg=0, Zm=0
    let encoding: u32 = 0x24002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmpeq_p_p_zw_field_size_1_poweroftwo_2000_24402000() {
    // Encoding: 0x24402000
    // Test CMPEQ_P.P.ZW__ field size = 1 (PowerOfTwo)
    // Fields: size=1, Zn=0, Pd=0, Zm=0, Pg=0
    let encoding: u32 = 0x24402000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmpeq_p_p_zw_field_size_2_poweroftwo_2000_24802000() {
    // Encoding: 0x24802000
    // Test CMPEQ_P.P.ZW__ field size = 2 (PowerOfTwo)
    // Fields: Pg=0, Zn=0, size=2, Pd=0, Zm=0
    let encoding: u32 = 0x24802000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmpeq_p_p_zw_field_size_3_max_2000_24c02000() {
    // Encoding: 0x24C02000
    // Test CMPEQ_P.P.ZW__ field size = 3 (Max)
    // Fields: Zn=0, Zm=0, size=3, Pd=0, Pg=0
    let encoding: u32 = 0x24C02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpeq_p_p_zw_field_zm_0_min_2000_24002000() {
    // Encoding: 0x24002000
    // Test CMPEQ_P.P.ZW__ field Zm = 0 (Min)
    // Fields: size=0, Zn=0, Pg=0, Zm=0, Pd=0
    let encoding: u32 = 0x24002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpeq_p_p_zw_field_zm_1_poweroftwo_2000_24012000() {
    // Encoding: 0x24012000
    // Test CMPEQ_P.P.ZW__ field Zm = 1 (PowerOfTwo)
    // Fields: Zm=1, Zn=0, Pg=0, Pd=0, size=0
    let encoding: u32 = 0x24012000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpeq_p_p_zw_field_zm_30_poweroftwominusone_2000_241e2000() {
    // Encoding: 0x241E2000
    // Test CMPEQ_P.P.ZW__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: size=0, Zn=0, Pg=0, Pd=0, Zm=30
    let encoding: u32 = 0x241E2000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpeq_p_p_zw_field_zm_31_max_2000_241f2000() {
    // Encoding: 0x241F2000
    // Test CMPEQ_P.P.ZW__ field Zm = 31 (Max)
    // Fields: Pg=0, size=0, Zn=0, Zm=31, Pd=0
    let encoding: u32 = 0x241F2000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpeq_p_p_zw_field_pg_0_min_2000_24002000() {
    // Encoding: 0x24002000
    // Test CMPEQ_P.P.ZW__ field Pg = 0 (Min)
    // Fields: Pd=0, size=0, Zm=0, Pg=0, Zn=0
    let encoding: u32 = 0x24002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpeq_p_p_zw_field_pg_1_poweroftwo_2000_24002400() {
    // Encoding: 0x24002400
    // Test CMPEQ_P.P.ZW__ field Pg = 1 (PowerOfTwo)
    // Fields: Pd=0, Zm=0, Pg=1, size=0, Zn=0
    let encoding: u32 = 0x24002400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpeq_p_p_zw_field_zn_0_min_2000_24002000() {
    // Encoding: 0x24002000
    // Test CMPEQ_P.P.ZW__ field Zn = 0 (Min)
    // Fields: Pd=0, size=0, Pg=0, Zm=0, Zn=0
    let encoding: u32 = 0x24002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpeq_p_p_zw_field_zn_1_poweroftwo_2000_24002020() {
    // Encoding: 0x24002020
    // Test CMPEQ_P.P.ZW__ field Zn = 1 (PowerOfTwo)
    // Fields: Pd=0, Zn=1, size=0, Zm=0, Pg=0
    let encoding: u32 = 0x24002020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpeq_p_p_zw_field_zn_30_poweroftwominusone_2000_240023c0() {
    // Encoding: 0x240023C0
    // Test CMPEQ_P.P.ZW__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: size=0, Zm=0, Pd=0, Pg=0, Zn=30
    let encoding: u32 = 0x240023C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpeq_p_p_zw_field_zn_31_max_2000_240023e0() {
    // Encoding: 0x240023E0
    // Test CMPEQ_P.P.ZW__ field Zn = 31 (Max)
    // Fields: Pg=0, Pd=0, size=0, Zm=0, Zn=31
    let encoding: u32 = 0x240023E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpeq_p_p_zw_field_pd_0_min_2000_24002000() {
    // Encoding: 0x24002000
    // Test CMPEQ_P.P.ZW__ field Pd = 0 (Min)
    // Fields: Pd=0, Pg=0, Zm=0, Zn=0, size=0
    let encoding: u32 = 0x24002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpeq_p_p_zw_field_pd_1_poweroftwo_2000_24002001() {
    // Encoding: 0x24002001
    // Test CMPEQ_P.P.ZW__ field Pd = 1 (PowerOfTwo)
    // Fields: Zm=0, Zn=0, Pd=1, Pg=0, size=0
    let encoding: u32 = 0x24002001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmpeq_p_p_zw_combo_0_2000_24002000() {
    // Encoding: 0x24002000
    // Test CMPEQ_P.P.ZW__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: Zn=0, Pd=0, Zm=0, Pg=0, size=0
    let encoding: u32 = 0x24002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmpeq_p_p_zw_special_size_0_size_variant_0_8192_24002000() {
    // Encoding: 0x24002000
    // Test CMPEQ_P.P.ZW__ special value size = 0 (Size variant 0)
    // Fields: Zn=0, Pd=0, Pg=0, Zm=0, size=0
    let encoding: u32 = 0x24002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmpeq_p_p_zw_special_size_1_size_variant_1_8192_24402000() {
    // Encoding: 0x24402000
    // Test CMPEQ_P.P.ZW__ special value size = 1 (Size variant 1)
    // Fields: Pd=0, Zm=0, size=1, Pg=0, Zn=0
    let encoding: u32 = 0x24402000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmpeq_p_p_zw_special_size_2_size_variant_2_8192_24802000() {
    // Encoding: 0x24802000
    // Test CMPEQ_P.P.ZW__ special value size = 2 (Size variant 2)
    // Fields: Pd=0, Zm=0, Pg=0, Zn=0, size=2
    let encoding: u32 = 0x24802000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmpeq_p_p_zw_special_size_3_size_variant_3_8192_24c02000() {
    // Encoding: 0x24C02000
    // Test CMPEQ_P.P.ZW__ special value size = 3 (Size variant 3)
    // Fields: Pd=0, Zm=0, Pg=0, Zn=0, size=3
    let encoding: u32 = 0x24C02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmpeq_p_p_zw_invalid_0_2000_24002000() {
    // Encoding: 0x24002000
    // Test CMPEQ_P.P.ZW__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pg=0, Zm=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x24002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpeq_p_p_zw_invalid_1_2000_24002000() {
    // Encoding: 0x24002000
    // Test CMPEQ_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pd=0, Pg=0, Zn=0, size=0, Zm=0
    let encoding: u32 = 0x24002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([true, true]) }" }
/// triggers Undefined
#[test]
fn test_cmpeq_p_p_zw_invalid_2_2000_24002000() {
    // Encoding: 0x24002000
    // Test CMPEQ_P.P.ZW__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }
    // Fields: Pg=0, Zn=0, size=0, Zm=0, Pd=0
    let encoding: u32 = 0x24002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpeq_p_p_zw_invalid_3_2000_24002000() {
    // Encoding: 0x24002000
    // Test CMPEQ_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pg=0, Zn=0, Zm=0, size=0, Pd=0
    let encoding: u32 = 0x24002000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmpgt_p_p_zw_field_size_0_min_4010_24004010() {
    // Encoding: 0x24004010
    // Test CMPGT_P.P.ZW__ field size = 0 (Min)
    // Fields: Pg=0, Pd=0, Zn=0, size=0, Zm=0
    let encoding: u32 = 0x24004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmpgt_p_p_zw_field_size_1_poweroftwo_4010_24404010() {
    // Encoding: 0x24404010
    // Test CMPGT_P.P.ZW__ field size = 1 (PowerOfTwo)
    // Fields: Zm=0, Pd=0, Zn=0, size=1, Pg=0
    let encoding: u32 = 0x24404010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmpgt_p_p_zw_field_size_2_poweroftwo_4010_24804010() {
    // Encoding: 0x24804010
    // Test CMPGT_P.P.ZW__ field size = 2 (PowerOfTwo)
    // Fields: Pd=0, size=2, Zm=0, Zn=0, Pg=0
    let encoding: u32 = 0x24804010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmpgt_p_p_zw_field_size_3_max_4010_24c04010() {
    // Encoding: 0x24C04010
    // Test CMPGT_P.P.ZW__ field size = 3 (Max)
    // Fields: Zm=0, Pd=0, Zn=0, size=3, Pg=0
    let encoding: u32 = 0x24C04010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpgt_p_p_zw_field_zm_0_min_4010_24004010() {
    // Encoding: 0x24004010
    // Test CMPGT_P.P.ZW__ field Zm = 0 (Min)
    // Fields: Pd=0, Pg=0, Zm=0, size=0, Zn=0
    let encoding: u32 = 0x24004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpgt_p_p_zw_field_zm_1_poweroftwo_4010_24014010() {
    // Encoding: 0x24014010
    // Test CMPGT_P.P.ZW__ field Zm = 1 (PowerOfTwo)
    // Fields: Pd=0, Zm=1, Zn=0, Pg=0, size=0
    let encoding: u32 = 0x24014010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpgt_p_p_zw_field_zm_30_poweroftwominusone_4010_241e4010() {
    // Encoding: 0x241E4010
    // Test CMPGT_P.P.ZW__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Pg=0, Zm=30, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x241E4010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpgt_p_p_zw_field_zm_31_max_4010_241f4010() {
    // Encoding: 0x241F4010
    // Test CMPGT_P.P.ZW__ field Zm = 31 (Max)
    // Fields: Pg=0, size=0, Zm=31, Zn=0, Pd=0
    let encoding: u32 = 0x241F4010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpgt_p_p_zw_field_pg_0_min_4010_24004010() {
    // Encoding: 0x24004010
    // Test CMPGT_P.P.ZW__ field Pg = 0 (Min)
    // Fields: Pg=0, Zm=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x24004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpgt_p_p_zw_field_pg_1_poweroftwo_4010_24004410() {
    // Encoding: 0x24004410
    // Test CMPGT_P.P.ZW__ field Pg = 1 (PowerOfTwo)
    // Fields: size=0, Pg=1, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x24004410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpgt_p_p_zw_field_zn_0_min_4010_24004010() {
    // Encoding: 0x24004010
    // Test CMPGT_P.P.ZW__ field Zn = 0 (Min)
    // Fields: Zm=0, Pd=0, size=0, Pg=0, Zn=0
    let encoding: u32 = 0x24004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpgt_p_p_zw_field_zn_1_poweroftwo_4010_24004030() {
    // Encoding: 0x24004030
    // Test CMPGT_P.P.ZW__ field Zn = 1 (PowerOfTwo)
    // Fields: Pg=0, Zm=0, size=0, Pd=0, Zn=1
    let encoding: u32 = 0x24004030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpgt_p_p_zw_field_zn_30_poweroftwominusone_4010_240043d0() {
    // Encoding: 0x240043D0
    // Test CMPGT_P.P.ZW__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Zn=30, Pg=0, Pd=0, Zm=0, size=0
    let encoding: u32 = 0x240043D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpgt_p_p_zw_field_zn_31_max_4010_240043f0() {
    // Encoding: 0x240043F0
    // Test CMPGT_P.P.ZW__ field Zn = 31 (Max)
    // Fields: Pg=0, size=0, Zn=31, Pd=0, Zm=0
    let encoding: u32 = 0x240043F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpgt_p_p_zw_field_pd_0_min_4010_24004010() {
    // Encoding: 0x24004010
    // Test CMPGT_P.P.ZW__ field Pd = 0 (Min)
    // Fields: Pd=0, size=0, Zm=0, Pg=0, Zn=0
    let encoding: u32 = 0x24004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpgt_p_p_zw_field_pd_1_poweroftwo_4010_24004011() {
    // Encoding: 0x24004011
    // Test CMPGT_P.P.ZW__ field Pd = 1 (PowerOfTwo)
    // Fields: Pg=0, Zn=0, size=0, Pd=1, Zm=0
    let encoding: u32 = 0x24004011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmpgt_p_p_zw_combo_0_4010_24004010() {
    // Encoding: 0x24004010
    // Test CMPGT_P.P.ZW__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: Pg=0, Pd=0, Zn=0, size=0, Zm=0
    let encoding: u32 = 0x24004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmpgt_p_p_zw_special_size_0_size_variant_0_16400_24004010() {
    // Encoding: 0x24004010
    // Test CMPGT_P.P.ZW__ special value size = 0 (Size variant 0)
    // Fields: Zn=0, Zm=0, Pg=0, size=0, Pd=0
    let encoding: u32 = 0x24004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmpgt_p_p_zw_special_size_1_size_variant_1_16400_24404010() {
    // Encoding: 0x24404010
    // Test CMPGT_P.P.ZW__ special value size = 1 (Size variant 1)
    // Fields: Pd=0, Zm=0, size=1, Pg=0, Zn=0
    let encoding: u32 = 0x24404010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmpgt_p_p_zw_special_size_2_size_variant_2_16400_24804010() {
    // Encoding: 0x24804010
    // Test CMPGT_P.P.ZW__ special value size = 2 (Size variant 2)
    // Fields: Pg=0, Zm=0, size=2, Zn=0, Pd=0
    let encoding: u32 = 0x24804010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmpgt_p_p_zw_special_size_3_size_variant_3_16400_24c04010() {
    // Encoding: 0x24C04010
    // Test CMPGT_P.P.ZW__ special value size = 3 (Size variant 3)
    // Fields: Zm=0, size=3, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x24C04010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmpgt_p_p_zw_invalid_0_4010_24004010() {
    // Encoding: 0x24004010
    // Test CMPGT_P.P.ZW__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pd=0, Zm=0, size=0, Pg=0, Zn=0
    let encoding: u32 = 0x24004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpgt_p_p_zw_invalid_1_4010_24004010() {
    // Encoding: 0x24004010
    // Test CMPGT_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zm=0, Zn=0, Pd=0, Pg=0, size=0
    let encoding: u32 = 0x24004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([true, true]) }" }
/// triggers Undefined
#[test]
fn test_cmpgt_p_p_zw_invalid_2_4010_24004010() {
    // Encoding: 0x24004010
    // Test CMPGT_P.P.ZW__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }
    // Fields: Pg=0, Zm=0, Pd=0, Zn=0, size=0
    let encoding: u32 = 0x24004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpgt_p_p_zw_invalid_3_4010_24004010() {
    // Encoding: 0x24004010
    // Test CMPGT_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Zn=0, Zm=0, Pd=0, Pg=0
    let encoding: u32 = 0x24004010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmpge_p_p_zw_field_size_0_min_4000_24004000() {
    // Encoding: 0x24004000
    // Test CMPGE_P.P.ZW__ field size = 0 (Min)
    // Fields: Pd=0, Zn=0, Zm=0, Pg=0, size=0
    let encoding: u32 = 0x24004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmpge_p_p_zw_field_size_1_poweroftwo_4000_24404000() {
    // Encoding: 0x24404000
    // Test CMPGE_P.P.ZW__ field size = 1 (PowerOfTwo)
    // Fields: Pg=0, Zm=0, Zn=0, size=1, Pd=0
    let encoding: u32 = 0x24404000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmpge_p_p_zw_field_size_2_poweroftwo_4000_24804000() {
    // Encoding: 0x24804000
    // Test CMPGE_P.P.ZW__ field size = 2 (PowerOfTwo)
    // Fields: Zm=0, Zn=0, size=2, Pd=0, Pg=0
    let encoding: u32 = 0x24804000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmpge_p_p_zw_field_size_3_max_4000_24c04000() {
    // Encoding: 0x24C04000
    // Test CMPGE_P.P.ZW__ field size = 3 (Max)
    // Fields: Zm=0, Zn=0, Pg=0, size=3, Pd=0
    let encoding: u32 = 0x24C04000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpge_p_p_zw_field_zm_0_min_4000_24004000() {
    // Encoding: 0x24004000
    // Test CMPGE_P.P.ZW__ field Zm = 0 (Min)
    // Fields: Pg=0, Pd=0, size=0, Zn=0, Zm=0
    let encoding: u32 = 0x24004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpge_p_p_zw_field_zm_1_poweroftwo_4000_24014000() {
    // Encoding: 0x24014000
    // Test CMPGE_P.P.ZW__ field Zm = 1 (PowerOfTwo)
    // Fields: Zm=1, Zn=0, size=0, Pg=0, Pd=0
    let encoding: u32 = 0x24014000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpge_p_p_zw_field_zm_30_poweroftwominusone_4000_241e4000() {
    // Encoding: 0x241E4000
    // Test CMPGE_P.P.ZW__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Zm=30, size=0, Pd=0, Zn=0, Pg=0
    let encoding: u32 = 0x241E4000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpge_p_p_zw_field_zm_31_max_4000_241f4000() {
    // Encoding: 0x241F4000
    // Test CMPGE_P.P.ZW__ field Zm = 31 (Max)
    // Fields: Zm=31, Pd=0, Pg=0, Zn=0, size=0
    let encoding: u32 = 0x241F4000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpge_p_p_zw_field_pg_0_min_4000_24004000() {
    // Encoding: 0x24004000
    // Test CMPGE_P.P.ZW__ field Pg = 0 (Min)
    // Fields: size=0, Zm=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x24004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpge_p_p_zw_field_pg_1_poweroftwo_4000_24004400() {
    // Encoding: 0x24004400
    // Test CMPGE_P.P.ZW__ field Pg = 1 (PowerOfTwo)
    // Fields: Pg=1, size=0, Zm=0, Zn=0, Pd=0
    let encoding: u32 = 0x24004400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpge_p_p_zw_field_zn_0_min_4000_24004000() {
    // Encoding: 0x24004000
    // Test CMPGE_P.P.ZW__ field Zn = 0 (Min)
    // Fields: Zm=0, Zn=0, size=0, Pd=0, Pg=0
    let encoding: u32 = 0x24004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpge_p_p_zw_field_zn_1_poweroftwo_4000_24004020() {
    // Encoding: 0x24004020
    // Test CMPGE_P.P.ZW__ field Zn = 1 (PowerOfTwo)
    // Fields: Pg=0, Zm=0, Zn=1, size=0, Pd=0
    let encoding: u32 = 0x24004020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpge_p_p_zw_field_zn_30_poweroftwominusone_4000_240043c0() {
    // Encoding: 0x240043C0
    // Test CMPGE_P.P.ZW__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Zm=0, size=0, Pg=0, Zn=30, Pd=0
    let encoding: u32 = 0x240043C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpge_p_p_zw_field_zn_31_max_4000_240043e0() {
    // Encoding: 0x240043E0
    // Test CMPGE_P.P.ZW__ field Zn = 31 (Max)
    // Fields: size=0, Zn=31, Pg=0, Pd=0, Zm=0
    let encoding: u32 = 0x240043E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpge_p_p_zw_field_pd_0_min_4000_24004000() {
    // Encoding: 0x24004000
    // Test CMPGE_P.P.ZW__ field Pd = 0 (Min)
    // Fields: Pd=0, size=0, Zm=0, Pg=0, Zn=0
    let encoding: u32 = 0x24004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpge_p_p_zw_field_pd_1_poweroftwo_4000_24004001() {
    // Encoding: 0x24004001
    // Test CMPGE_P.P.ZW__ field Pd = 1 (PowerOfTwo)
    // Fields: Pg=0, Zm=0, size=0, Zn=0, Pd=1
    let encoding: u32 = 0x24004001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmpge_p_p_zw_combo_0_4000_24004000() {
    // Encoding: 0x24004000
    // Test CMPGE_P.P.ZW__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: size=0, Zm=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x24004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmpge_p_p_zw_special_size_0_size_variant_0_16384_24004000() {
    // Encoding: 0x24004000
    // Test CMPGE_P.P.ZW__ special value size = 0 (Size variant 0)
    // Fields: size=0, Pd=0, Zm=0, Zn=0, Pg=0
    let encoding: u32 = 0x24004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmpge_p_p_zw_special_size_1_size_variant_1_16384_24404000() {
    // Encoding: 0x24404000
    // Test CMPGE_P.P.ZW__ special value size = 1 (Size variant 1)
    // Fields: Zn=0, Pg=0, size=1, Zm=0, Pd=0
    let encoding: u32 = 0x24404000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmpge_p_p_zw_special_size_2_size_variant_2_16384_24804000() {
    // Encoding: 0x24804000
    // Test CMPGE_P.P.ZW__ special value size = 2 (Size variant 2)
    // Fields: Pd=0, size=2, Zn=0, Zm=0, Pg=0
    let encoding: u32 = 0x24804000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmpge_p_p_zw_special_size_3_size_variant_3_16384_24c04000() {
    // Encoding: 0x24C04000
    // Test CMPGE_P.P.ZW__ special value size = 3 (Size variant 3)
    // Fields: Pg=0, Zn=0, Pd=0, size=3, Zm=0
    let encoding: u32 = 0x24C04000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmpge_p_p_zw_invalid_0_4000_24004000() {
    // Encoding: 0x24004000
    // Test CMPGE_P.P.ZW__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Zm=0, Pg=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x24004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpge_p_p_zw_invalid_1_4000_24004000() {
    // Encoding: 0x24004000
    // Test CMPGE_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Pg=0, Zn=0, Zm=0, Pd=0
    let encoding: u32 = 0x24004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([true, true]) }" }
/// triggers Undefined
#[test]
fn test_cmpge_p_p_zw_invalid_2_4000_24004000() {
    // Encoding: 0x24004000
    // Test CMPGE_P.P.ZW__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }
    // Fields: Pd=0, Zm=0, size=0, Pg=0, Zn=0
    let encoding: u32 = 0x24004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpge_p_p_zw_invalid_3_4000_24004000() {
    // Encoding: 0x24004000
    // Test CMPGE_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Pd=0, Zn=0, Zm=0, Pg=0
    let encoding: u32 = 0x24004000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmphi_p_p_zw_field_size_0_min_c010_2400c010() {
    // Encoding: 0x2400C010
    // Test CMPHI_P.P.ZW__ field size = 0 (Min)
    // Fields: Zn=0, Pg=0, Zm=0, Pd=0, size=0
    let encoding: u32 = 0x2400C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmphi_p_p_zw_field_size_1_poweroftwo_c010_2440c010() {
    // Encoding: 0x2440C010
    // Test CMPHI_P.P.ZW__ field size = 1 (PowerOfTwo)
    // Fields: Zn=0, size=1, Zm=0, Pg=0, Pd=0
    let encoding: u32 = 0x2440C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmphi_p_p_zw_field_size_2_poweroftwo_c010_2480c010() {
    // Encoding: 0x2480C010
    // Test CMPHI_P.P.ZW__ field size = 2 (PowerOfTwo)
    // Fields: Pg=0, Zn=0, size=2, Zm=0, Pd=0
    let encoding: u32 = 0x2480C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmphi_p_p_zw_field_size_3_max_c010_24c0c010() {
    // Encoding: 0x24C0C010
    // Test CMPHI_P.P.ZW__ field size = 3 (Max)
    // Fields: size=3, Pd=0, Zm=0, Zn=0, Pg=0
    let encoding: u32 = 0x24C0C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmphi_p_p_zw_field_zm_0_min_c010_2400c010() {
    // Encoding: 0x2400C010
    // Test CMPHI_P.P.ZW__ field Zm = 0 (Min)
    // Fields: Pd=0, Zm=0, Pg=0, size=0, Zn=0
    let encoding: u32 = 0x2400C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmphi_p_p_zw_field_zm_1_poweroftwo_c010_2401c010() {
    // Encoding: 0x2401C010
    // Test CMPHI_P.P.ZW__ field Zm = 1 (PowerOfTwo)
    // Fields: Pg=0, size=0, Zm=1, Zn=0, Pd=0
    let encoding: u32 = 0x2401C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmphi_p_p_zw_field_zm_30_poweroftwominusone_c010_241ec010() {
    // Encoding: 0x241EC010
    // Test CMPHI_P.P.ZW__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Zn=0, Pd=0, Pg=0, Zm=30, size=0
    let encoding: u32 = 0x241EC010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmphi_p_p_zw_field_zm_31_max_c010_241fc010() {
    // Encoding: 0x241FC010
    // Test CMPHI_P.P.ZW__ field Zm = 31 (Max)
    // Fields: size=0, Pg=0, Pd=0, Zn=0, Zm=31
    let encoding: u32 = 0x241FC010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmphi_p_p_zw_field_pg_0_min_c010_2400c010() {
    // Encoding: 0x2400C010
    // Test CMPHI_P.P.ZW__ field Pg = 0 (Min)
    // Fields: Zm=0, Zn=0, Pg=0, size=0, Pd=0
    let encoding: u32 = 0x2400C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmphi_p_p_zw_field_pg_1_poweroftwo_c010_2400c410() {
    // Encoding: 0x2400C410
    // Test CMPHI_P.P.ZW__ field Pg = 1 (PowerOfTwo)
    // Fields: Pd=0, Pg=1, Zm=0, size=0, Zn=0
    let encoding: u32 = 0x2400C410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmphi_p_p_zw_field_zn_0_min_c010_2400c010() {
    // Encoding: 0x2400C010
    // Test CMPHI_P.P.ZW__ field Zn = 0 (Min)
    // Fields: size=0, Zm=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x2400C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmphi_p_p_zw_field_zn_1_poweroftwo_c010_2400c030() {
    // Encoding: 0x2400C030
    // Test CMPHI_P.P.ZW__ field Zn = 1 (PowerOfTwo)
    // Fields: size=0, Zn=1, Pd=0, Pg=0, Zm=0
    let encoding: u32 = 0x2400C030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmphi_p_p_zw_field_zn_30_poweroftwominusone_c010_2400c3d0() {
    // Encoding: 0x2400C3D0
    // Test CMPHI_P.P.ZW__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Pg=0, Zn=30, Pd=0, size=0, Zm=0
    let encoding: u32 = 0x2400C3D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmphi_p_p_zw_field_zn_31_max_c010_2400c3f0() {
    // Encoding: 0x2400C3F0
    // Test CMPHI_P.P.ZW__ field Zn = 31 (Max)
    // Fields: size=0, Zm=0, Zn=31, Pg=0, Pd=0
    let encoding: u32 = 0x2400C3F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmphi_p_p_zw_field_pd_0_min_c010_2400c010() {
    // Encoding: 0x2400C010
    // Test CMPHI_P.P.ZW__ field Pd = 0 (Min)
    // Fields: size=0, Zm=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x2400C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmphi_p_p_zw_field_pd_1_poweroftwo_c010_2400c011() {
    // Encoding: 0x2400C011
    // Test CMPHI_P.P.ZW__ field Pd = 1 (PowerOfTwo)
    // Fields: size=0, Zm=0, Pg=0, Pd=1, Zn=0
    let encoding: u32 = 0x2400C011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmphi_p_p_zw_combo_0_c010_2400c010() {
    // Encoding: 0x2400C010
    // Test CMPHI_P.P.ZW__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: size=0, Zn=0, Pd=0, Zm=0, Pg=0
    let encoding: u32 = 0x2400C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmphi_p_p_zw_special_size_0_size_variant_0_49168_2400c010() {
    // Encoding: 0x2400C010
    // Test CMPHI_P.P.ZW__ special value size = 0 (Size variant 0)
    // Fields: Zm=0, Pg=0, Pd=0, Zn=0, size=0
    let encoding: u32 = 0x2400C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmphi_p_p_zw_special_size_1_size_variant_1_49168_2440c010() {
    // Encoding: 0x2440C010
    // Test CMPHI_P.P.ZW__ special value size = 1 (Size variant 1)
    // Fields: Pd=0, size=1, Pg=0, Zm=0, Zn=0
    let encoding: u32 = 0x2440C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmphi_p_p_zw_special_size_2_size_variant_2_49168_2480c010() {
    // Encoding: 0x2480C010
    // Test CMPHI_P.P.ZW__ special value size = 2 (Size variant 2)
    // Fields: Zn=0, Pd=0, Pg=0, size=2, Zm=0
    let encoding: u32 = 0x2480C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmphi_p_p_zw_special_size_3_size_variant_3_49168_24c0c010() {
    // Encoding: 0x24C0C010
    // Test CMPHI_P.P.ZW__ special value size = 3 (Size variant 3)
    // Fields: Zn=0, Pd=0, Zm=0, size=3, Pg=0
    let encoding: u32 = 0x24C0C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmphi_p_p_zw_invalid_0_c010_2400c010() {
    // Encoding: 0x2400C010
    // Test CMPHI_P.P.ZW__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: size=0, Zm=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x2400C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmphi_p_p_zw_invalid_1_c010_2400c010() {
    // Encoding: 0x2400C010
    // Test CMPHI_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zn=0, Pg=0, Pd=0, Zm=0, size=0
    let encoding: u32 = 0x2400C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([true, true]) }" }
/// triggers Undefined
#[test]
fn test_cmphi_p_p_zw_invalid_2_c010_2400c010() {
    // Encoding: 0x2400C010
    // Test CMPHI_P.P.ZW__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }
    // Fields: Zn=0, Pg=0, Pd=0, Zm=0, size=0
    let encoding: u32 = 0x2400C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmphi_p_p_zw_invalid_3_c010_2400c010() {
    // Encoding: 0x2400C010
    // Test CMPHI_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zm=0, Pd=0, Zn=0, size=0, Pg=0
    let encoding: u32 = 0x2400C010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmphs_p_p_zw_field_size_0_min_c000_2400c000() {
    // Encoding: 0x2400C000
    // Test CMPHS_P.P.ZW__ field size = 0 (Min)
    // Fields: Pd=0, size=0, Zm=0, Pg=0, Zn=0
    let encoding: u32 = 0x2400C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmphs_p_p_zw_field_size_1_poweroftwo_c000_2440c000() {
    // Encoding: 0x2440C000
    // Test CMPHS_P.P.ZW__ field size = 1 (PowerOfTwo)
    // Fields: Pd=0, Zm=0, size=1, Zn=0, Pg=0
    let encoding: u32 = 0x2440C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmphs_p_p_zw_field_size_2_poweroftwo_c000_2480c000() {
    // Encoding: 0x2480C000
    // Test CMPHS_P.P.ZW__ field size = 2 (PowerOfTwo)
    // Fields: Pg=0, Pd=0, size=2, Zn=0, Zm=0
    let encoding: u32 = 0x2480C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmphs_p_p_zw_field_size_3_max_c000_24c0c000() {
    // Encoding: 0x24C0C000
    // Test CMPHS_P.P.ZW__ field size = 3 (Max)
    // Fields: size=3, Zm=0, Zn=0, Pg=0, Pd=0
    let encoding: u32 = 0x24C0C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmphs_p_p_zw_field_zm_0_min_c000_2400c000() {
    // Encoding: 0x2400C000
    // Test CMPHS_P.P.ZW__ field Zm = 0 (Min)
    // Fields: Pg=0, Zn=0, Pd=0, size=0, Zm=0
    let encoding: u32 = 0x2400C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmphs_p_p_zw_field_zm_1_poweroftwo_c000_2401c000() {
    // Encoding: 0x2401C000
    // Test CMPHS_P.P.ZW__ field Zm = 1 (PowerOfTwo)
    // Fields: Pg=0, Pd=0, Zn=0, size=0, Zm=1
    let encoding: u32 = 0x2401C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmphs_p_p_zw_field_zm_30_poweroftwominusone_c000_241ec000() {
    // Encoding: 0x241EC000
    // Test CMPHS_P.P.ZW__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Pg=0, Zm=30, size=0, Pd=0, Zn=0
    let encoding: u32 = 0x241EC000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmphs_p_p_zw_field_zm_31_max_c000_241fc000() {
    // Encoding: 0x241FC000
    // Test CMPHS_P.P.ZW__ field Zm = 31 (Max)
    // Fields: Pd=0, Zm=31, Pg=0, Zn=0, size=0
    let encoding: u32 = 0x241FC000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmphs_p_p_zw_field_pg_0_min_c000_2400c000() {
    // Encoding: 0x2400C000
    // Test CMPHS_P.P.ZW__ field Pg = 0 (Min)
    // Fields: Zn=0, size=0, Pd=0, Zm=0, Pg=0
    let encoding: u32 = 0x2400C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmphs_p_p_zw_field_pg_1_poweroftwo_c000_2400c400() {
    // Encoding: 0x2400C400
    // Test CMPHS_P.P.ZW__ field Pg = 1 (PowerOfTwo)
    // Fields: Zn=0, Pg=1, size=0, Pd=0, Zm=0
    let encoding: u32 = 0x2400C400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmphs_p_p_zw_field_zn_0_min_c000_2400c000() {
    // Encoding: 0x2400C000
    // Test CMPHS_P.P.ZW__ field Zn = 0 (Min)
    // Fields: Pd=0, Zn=0, size=0, Zm=0, Pg=0
    let encoding: u32 = 0x2400C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmphs_p_p_zw_field_zn_1_poweroftwo_c000_2400c020() {
    // Encoding: 0x2400C020
    // Test CMPHS_P.P.ZW__ field Zn = 1 (PowerOfTwo)
    // Fields: Pg=0, size=0, Pd=0, Zn=1, Zm=0
    let encoding: u32 = 0x2400C020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmphs_p_p_zw_field_zn_30_poweroftwominusone_c000_2400c3c0() {
    // Encoding: 0x2400C3C0
    // Test CMPHS_P.P.ZW__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Zm=0, Zn=30, Pg=0, Pd=0, size=0
    let encoding: u32 = 0x2400C3C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmphs_p_p_zw_field_zn_31_max_c000_2400c3e0() {
    // Encoding: 0x2400C3E0
    // Test CMPHS_P.P.ZW__ field Zn = 31 (Max)
    // Fields: Pd=0, Zn=31, size=0, Zm=0, Pg=0
    let encoding: u32 = 0x2400C3E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmphs_p_p_zw_field_pd_0_min_c000_2400c000() {
    // Encoding: 0x2400C000
    // Test CMPHS_P.P.ZW__ field Pd = 0 (Min)
    // Fields: Pg=0, size=0, Zm=0, Zn=0, Pd=0
    let encoding: u32 = 0x2400C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmphs_p_p_zw_field_pd_1_poweroftwo_c000_2400c001() {
    // Encoding: 0x2400C001
    // Test CMPHS_P.P.ZW__ field Pd = 1 (PowerOfTwo)
    // Fields: Pd=1, Zn=0, size=0, Zm=0, Pg=0
    let encoding: u32 = 0x2400C001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmphs_p_p_zw_combo_0_c000_2400c000() {
    // Encoding: 0x2400C000
    // Test CMPHS_P.P.ZW__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: Zn=0, Pd=0, size=0, Pg=0, Zm=0
    let encoding: u32 = 0x2400C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmphs_p_p_zw_special_size_0_size_variant_0_49152_2400c000() {
    // Encoding: 0x2400C000
    // Test CMPHS_P.P.ZW__ special value size = 0 (Size variant 0)
    // Fields: size=0, Pg=0, Zm=0, Zn=0, Pd=0
    let encoding: u32 = 0x2400C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmphs_p_p_zw_special_size_1_size_variant_1_49152_2440c000() {
    // Encoding: 0x2440C000
    // Test CMPHS_P.P.ZW__ special value size = 1 (Size variant 1)
    // Fields: Pd=0, size=1, Zm=0, Pg=0, Zn=0
    let encoding: u32 = 0x2440C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmphs_p_p_zw_special_size_2_size_variant_2_49152_2480c000() {
    // Encoding: 0x2480C000
    // Test CMPHS_P.P.ZW__ special value size = 2 (Size variant 2)
    // Fields: size=2, Pd=0, Zn=0, Pg=0, Zm=0
    let encoding: u32 = 0x2480C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmphs_p_p_zw_special_size_3_size_variant_3_49152_24c0c000() {
    // Encoding: 0x24C0C000
    // Test CMPHS_P.P.ZW__ special value size = 3 (Size variant 3)
    // Fields: size=3, Zm=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x24C0C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmphs_p_p_zw_invalid_0_c000_2400c000() {
    // Encoding: 0x2400C000
    // Test CMPHS_P.P.ZW__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Pg=0, Zm=0, Pd=0, Zn=0, size=0
    let encoding: u32 = 0x2400C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmphs_p_p_zw_invalid_1_c000_2400c000() {
    // Encoding: 0x2400C000
    // Test CMPHS_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pg=0, Zm=0, Zn=0, Pd=0, size=0
    let encoding: u32 = 0x2400C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([true, true]) }" }
/// triggers Undefined
#[test]
fn test_cmphs_p_p_zw_invalid_2_c000_2400c000() {
    // Encoding: 0x2400C000
    // Test CMPHS_P.P.ZW__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }
    // Fields: Pg=0, Pd=0, Zm=0, Zn=0, size=0
    let encoding: u32 = 0x2400C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmphs_p_p_zw_invalid_3_c000_2400c000() {
    // Encoding: 0x2400C000
    // Test CMPHS_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zn=0, Pd=0, size=0, Pg=0, Zm=0
    let encoding: u32 = 0x2400C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmplt_p_p_zw_field_size_0_min_6000_24006000() {
    // Encoding: 0x24006000
    // Test CMPLT_P.P.ZW__ field size = 0 (Min)
    // Fields: Pd=0, Zm=0, Zn=0, Pg=0, size=0
    let encoding: u32 = 0x24006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmplt_p_p_zw_field_size_1_poweroftwo_6000_24406000() {
    // Encoding: 0x24406000
    // Test CMPLT_P.P.ZW__ field size = 1 (PowerOfTwo)
    // Fields: Pg=0, size=1, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x24406000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmplt_p_p_zw_field_size_2_poweroftwo_6000_24806000() {
    // Encoding: 0x24806000
    // Test CMPLT_P.P.ZW__ field size = 2 (PowerOfTwo)
    // Fields: Zm=0, Pd=0, Pg=0, Zn=0, size=2
    let encoding: u32 = 0x24806000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmplt_p_p_zw_field_size_3_max_6000_24c06000() {
    // Encoding: 0x24C06000
    // Test CMPLT_P.P.ZW__ field size = 3 (Max)
    // Fields: Zm=0, Zn=0, Pg=0, size=3, Pd=0
    let encoding: u32 = 0x24C06000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmplt_p_p_zw_field_zm_0_min_6000_24006000() {
    // Encoding: 0x24006000
    // Test CMPLT_P.P.ZW__ field Zm = 0 (Min)
    // Fields: Pd=0, Pg=0, Zn=0, size=0, Zm=0
    let encoding: u32 = 0x24006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmplt_p_p_zw_field_zm_1_poweroftwo_6000_24016000() {
    // Encoding: 0x24016000
    // Test CMPLT_P.P.ZW__ field Zm = 1 (PowerOfTwo)
    // Fields: Zm=1, size=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x24016000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmplt_p_p_zw_field_zm_30_poweroftwominusone_6000_241e6000() {
    // Encoding: 0x241E6000
    // Test CMPLT_P.P.ZW__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: size=0, Zm=30, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x241E6000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmplt_p_p_zw_field_zm_31_max_6000_241f6000() {
    // Encoding: 0x241F6000
    // Test CMPLT_P.P.ZW__ field Zm = 31 (Max)
    // Fields: size=0, Zn=0, Zm=31, Pd=0, Pg=0
    let encoding: u32 = 0x241F6000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmplt_p_p_zw_field_pg_0_min_6000_24006000() {
    // Encoding: 0x24006000
    // Test CMPLT_P.P.ZW__ field Pg = 0 (Min)
    // Fields: size=0, Zn=0, Zm=0, Pd=0, Pg=0
    let encoding: u32 = 0x24006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmplt_p_p_zw_field_pg_1_poweroftwo_6000_24006400() {
    // Encoding: 0x24006400
    // Test CMPLT_P.P.ZW__ field Pg = 1 (PowerOfTwo)
    // Fields: Zm=0, Pg=1, Zn=0, Pd=0, size=0
    let encoding: u32 = 0x24006400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmplt_p_p_zw_field_zn_0_min_6000_24006000() {
    // Encoding: 0x24006000
    // Test CMPLT_P.P.ZW__ field Zn = 0 (Min)
    // Fields: Zm=0, Pg=0, size=0, Pd=0, Zn=0
    let encoding: u32 = 0x24006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmplt_p_p_zw_field_zn_1_poweroftwo_6000_24006020() {
    // Encoding: 0x24006020
    // Test CMPLT_P.P.ZW__ field Zn = 1 (PowerOfTwo)
    // Fields: Zn=1, size=0, Pd=0, Zm=0, Pg=0
    let encoding: u32 = 0x24006020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmplt_p_p_zw_field_zn_30_poweroftwominusone_6000_240063c0() {
    // Encoding: 0x240063C0
    // Test CMPLT_P.P.ZW__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Pd=0, Pg=0, Zn=30, Zm=0, size=0
    let encoding: u32 = 0x240063C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmplt_p_p_zw_field_zn_31_max_6000_240063e0() {
    // Encoding: 0x240063E0
    // Test CMPLT_P.P.ZW__ field Zn = 31 (Max)
    // Fields: Pg=0, Zn=31, Pd=0, Zm=0, size=0
    let encoding: u32 = 0x240063E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmplt_p_p_zw_field_pd_0_min_6000_24006000() {
    // Encoding: 0x24006000
    // Test CMPLT_P.P.ZW__ field Pd = 0 (Min)
    // Fields: size=0, Pg=0, Zn=0, Zm=0, Pd=0
    let encoding: u32 = 0x24006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmplt_p_p_zw_field_pd_1_poweroftwo_6000_24006001() {
    // Encoding: 0x24006001
    // Test CMPLT_P.P.ZW__ field Pd = 1 (PowerOfTwo)
    // Fields: Pd=1, size=0, Zn=0, Pg=0, Zm=0
    let encoding: u32 = 0x24006001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmplt_p_p_zw_combo_0_6000_24006000() {
    // Encoding: 0x24006000
    // Test CMPLT_P.P.ZW__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: Zm=0, size=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x24006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmplt_p_p_zw_special_size_0_size_variant_0_24576_24006000() {
    // Encoding: 0x24006000
    // Test CMPLT_P.P.ZW__ special value size = 0 (Size variant 0)
    // Fields: Pd=0, Zm=0, Pg=0, Zn=0, size=0
    let encoding: u32 = 0x24006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmplt_p_p_zw_special_size_1_size_variant_1_24576_24406000() {
    // Encoding: 0x24406000
    // Test CMPLT_P.P.ZW__ special value size = 1 (Size variant 1)
    // Fields: Pd=0, size=1, Pg=0, Zn=0, Zm=0
    let encoding: u32 = 0x24406000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmplt_p_p_zw_special_size_2_size_variant_2_24576_24806000() {
    // Encoding: 0x24806000
    // Test CMPLT_P.P.ZW__ special value size = 2 (Size variant 2)
    // Fields: Pd=0, Zm=0, size=2, Pg=0, Zn=0
    let encoding: u32 = 0x24806000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmplt_p_p_zw_special_size_3_size_variant_3_24576_24c06000() {
    // Encoding: 0x24C06000
    // Test CMPLT_P.P.ZW__ special value size = 3 (Size variant 3)
    // Fields: Zm=0, Pg=0, size=3, Zn=0, Pd=0
    let encoding: u32 = 0x24C06000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmplt_p_p_zw_invalid_0_6000_24006000() {
    // Encoding: 0x24006000
    // Test CMPLT_P.P.ZW__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Zn=0, Pd=0, Pg=0, Zm=0, size=0
    let encoding: u32 = 0x24006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmplt_p_p_zw_invalid_1_6000_24006000() {
    // Encoding: 0x24006000
    // Test CMPLT_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zn=0, Zm=0, Pd=0, size=0, Pg=0
    let encoding: u32 = 0x24006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([true, true]) }" }
/// triggers Undefined
#[test]
fn test_cmplt_p_p_zw_invalid_2_6000_24006000() {
    // Encoding: 0x24006000
    // Test CMPLT_P.P.ZW__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }
    // Fields: size=0, Zn=0, Zm=0, Pd=0, Pg=0
    let encoding: u32 = 0x24006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmplt_p_p_zw_invalid_3_6000_24006000() {
    // Encoding: 0x24006000
    // Test CMPLT_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pd=0, Zn=0, size=0, Zm=0, Pg=0
    let encoding: u32 = 0x24006000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmple_p_p_zw_field_size_0_min_6010_24006010() {
    // Encoding: 0x24006010
    // Test CMPLE_P.P.ZW__ field size = 0 (Min)
    // Fields: Pg=0, size=0, Zn=0, Zm=0, Pd=0
    let encoding: u32 = 0x24006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmple_p_p_zw_field_size_1_poweroftwo_6010_24406010() {
    // Encoding: 0x24406010
    // Test CMPLE_P.P.ZW__ field size = 1 (PowerOfTwo)
    // Fields: Zn=0, Pg=0, Zm=0, Pd=0, size=1
    let encoding: u32 = 0x24406010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmple_p_p_zw_field_size_2_poweroftwo_6010_24806010() {
    // Encoding: 0x24806010
    // Test CMPLE_P.P.ZW__ field size = 2 (PowerOfTwo)
    // Fields: Pd=0, size=2, Zm=0, Zn=0, Pg=0
    let encoding: u32 = 0x24806010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmple_p_p_zw_field_size_3_max_6010_24c06010() {
    // Encoding: 0x24C06010
    // Test CMPLE_P.P.ZW__ field size = 3 (Max)
    // Fields: Pd=0, size=3, Pg=0, Zn=0, Zm=0
    let encoding: u32 = 0x24C06010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmple_p_p_zw_field_zm_0_min_6010_24006010() {
    // Encoding: 0x24006010
    // Test CMPLE_P.P.ZW__ field Zm = 0 (Min)
    // Fields: Zn=0, Pd=0, Pg=0, size=0, Zm=0
    let encoding: u32 = 0x24006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmple_p_p_zw_field_zm_1_poweroftwo_6010_24016010() {
    // Encoding: 0x24016010
    // Test CMPLE_P.P.ZW__ field Zm = 1 (PowerOfTwo)
    // Fields: size=0, Pg=0, Zm=1, Zn=0, Pd=0
    let encoding: u32 = 0x24016010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmple_p_p_zw_field_zm_30_poweroftwominusone_6010_241e6010() {
    // Encoding: 0x241E6010
    // Test CMPLE_P.P.ZW__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Pg=0, size=0, Zn=0, Pd=0, Zm=30
    let encoding: u32 = 0x241E6010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmple_p_p_zw_field_zm_31_max_6010_241f6010() {
    // Encoding: 0x241F6010
    // Test CMPLE_P.P.ZW__ field Zm = 31 (Max)
    // Fields: Pg=0, Pd=0, size=0, Zm=31, Zn=0
    let encoding: u32 = 0x241F6010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmple_p_p_zw_field_pg_0_min_6010_24006010() {
    // Encoding: 0x24006010
    // Test CMPLE_P.P.ZW__ field Pg = 0 (Min)
    // Fields: Zm=0, Pd=0, Zn=0, size=0, Pg=0
    let encoding: u32 = 0x24006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmple_p_p_zw_field_pg_1_poweroftwo_6010_24006410() {
    // Encoding: 0x24006410
    // Test CMPLE_P.P.ZW__ field Pg = 1 (PowerOfTwo)
    // Fields: Pd=0, Zm=0, size=0, Zn=0, Pg=1
    let encoding: u32 = 0x24006410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmple_p_p_zw_field_zn_0_min_6010_24006010() {
    // Encoding: 0x24006010
    // Test CMPLE_P.P.ZW__ field Zn = 0 (Min)
    // Fields: size=0, Pg=0, Pd=0, Zm=0, Zn=0
    let encoding: u32 = 0x24006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmple_p_p_zw_field_zn_1_poweroftwo_6010_24006030() {
    // Encoding: 0x24006030
    // Test CMPLE_P.P.ZW__ field Zn = 1 (PowerOfTwo)
    // Fields: Pg=0, Pd=0, Zn=1, size=0, Zm=0
    let encoding: u32 = 0x24006030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmple_p_p_zw_field_zn_30_poweroftwominusone_6010_240063d0() {
    // Encoding: 0x240063D0
    // Test CMPLE_P.P.ZW__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Pg=0, Zm=0, Pd=0, size=0, Zn=30
    let encoding: u32 = 0x240063D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmple_p_p_zw_field_zn_31_max_6010_240063f0() {
    // Encoding: 0x240063F0
    // Test CMPLE_P.P.ZW__ field Zn = 31 (Max)
    // Fields: Zn=31, Pg=0, Zm=0, Pd=0, size=0
    let encoding: u32 = 0x240063F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmple_p_p_zw_field_pd_0_min_6010_24006010() {
    // Encoding: 0x24006010
    // Test CMPLE_P.P.ZW__ field Pd = 0 (Min)
    // Fields: size=0, Pd=0, Pg=0, Zm=0, Zn=0
    let encoding: u32 = 0x24006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmple_p_p_zw_field_pd_1_poweroftwo_6010_24006011() {
    // Encoding: 0x24006011
    // Test CMPLE_P.P.ZW__ field Pd = 1 (PowerOfTwo)
    // Fields: size=0, Zn=0, Pd=1, Zm=0, Pg=0
    let encoding: u32 = 0x24006011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmple_p_p_zw_combo_0_6010_24006010() {
    // Encoding: 0x24006010
    // Test CMPLE_P.P.ZW__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: Zm=0, size=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x24006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmple_p_p_zw_special_size_0_size_variant_0_24592_24006010() {
    // Encoding: 0x24006010
    // Test CMPLE_P.P.ZW__ special value size = 0 (Size variant 0)
    // Fields: Zm=0, Pg=0, Zn=0, size=0, Pd=0
    let encoding: u32 = 0x24006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmple_p_p_zw_special_size_1_size_variant_1_24592_24406010() {
    // Encoding: 0x24406010
    // Test CMPLE_P.P.ZW__ special value size = 1 (Size variant 1)
    // Fields: size=1, Pd=0, Zn=0, Zm=0, Pg=0
    let encoding: u32 = 0x24406010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmple_p_p_zw_special_size_2_size_variant_2_24592_24806010() {
    // Encoding: 0x24806010
    // Test CMPLE_P.P.ZW__ special value size = 2 (Size variant 2)
    // Fields: size=2, Zm=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x24806010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmple_p_p_zw_special_size_3_size_variant_3_24592_24c06010() {
    // Encoding: 0x24C06010
    // Test CMPLE_P.P.ZW__ special value size = 3 (Size variant 3)
    // Fields: Zm=0, Pd=0, Pg=0, size=3, Zn=0
    let encoding: u32 = 0x24C06010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmple_p_p_zw_invalid_0_6010_24006010() {
    // Encoding: 0x24006010
    // Test CMPLE_P.P.ZW__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: size=0, Zm=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x24006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmple_p_p_zw_invalid_1_6010_24006010() {
    // Encoding: 0x24006010
    // Test CMPLE_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zm=0, Pd=0, size=0, Zn=0, Pg=0
    let encoding: u32 = 0x24006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([true, true]) }" }
/// triggers Undefined
#[test]
fn test_cmple_p_p_zw_invalid_2_6010_24006010() {
    // Encoding: 0x24006010
    // Test CMPLE_P.P.ZW__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }
    // Fields: Zm=0, Zn=0, Pg=0, size=0, Pd=0
    let encoding: u32 = 0x24006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmple_p_p_zw_invalid_3_6010_24006010() {
    // Encoding: 0x24006010
    // Test CMPLE_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Zn=0, Pd=0, Zm=0, Pg=0
    let encoding: u32 = 0x24006010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmplo_p_p_zw_field_size_0_min_e000_2400e000() {
    // Encoding: 0x2400E000
    // Test CMPLO_P.P.ZW__ field size = 0 (Min)
    // Fields: size=0, Zn=0, Pd=0, Zm=0, Pg=0
    let encoding: u32 = 0x2400E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmplo_p_p_zw_field_size_1_poweroftwo_e000_2440e000() {
    // Encoding: 0x2440E000
    // Test CMPLO_P.P.ZW__ field size = 1 (PowerOfTwo)
    // Fields: Pg=0, Pd=0, Zm=0, size=1, Zn=0
    let encoding: u32 = 0x2440E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmplo_p_p_zw_field_size_2_poweroftwo_e000_2480e000() {
    // Encoding: 0x2480E000
    // Test CMPLO_P.P.ZW__ field size = 2 (PowerOfTwo)
    // Fields: size=2, Zm=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x2480E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmplo_p_p_zw_field_size_3_max_e000_24c0e000() {
    // Encoding: 0x24C0E000
    // Test CMPLO_P.P.ZW__ field size = 3 (Max)
    // Fields: Pg=0, Pd=0, Zm=0, size=3, Zn=0
    let encoding: u32 = 0x24C0E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmplo_p_p_zw_field_zm_0_min_e000_2400e000() {
    // Encoding: 0x2400E000
    // Test CMPLO_P.P.ZW__ field Zm = 0 (Min)
    // Fields: size=0, Pg=0, Zn=0, Zm=0, Pd=0
    let encoding: u32 = 0x2400E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmplo_p_p_zw_field_zm_1_poweroftwo_e000_2401e000() {
    // Encoding: 0x2401E000
    // Test CMPLO_P.P.ZW__ field Zm = 1 (PowerOfTwo)
    // Fields: Pd=0, size=0, Pg=0, Zm=1, Zn=0
    let encoding: u32 = 0x2401E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmplo_p_p_zw_field_zm_30_poweroftwominusone_e000_241ee000() {
    // Encoding: 0x241EE000
    // Test CMPLO_P.P.ZW__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Zm=30, size=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x241EE000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmplo_p_p_zw_field_zm_31_max_e000_241fe000() {
    // Encoding: 0x241FE000
    // Test CMPLO_P.P.ZW__ field Zm = 31 (Max)
    // Fields: Zn=0, size=0, Pd=0, Zm=31, Pg=0
    let encoding: u32 = 0x241FE000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmplo_p_p_zw_field_pg_0_min_e000_2400e000() {
    // Encoding: 0x2400E000
    // Test CMPLO_P.P.ZW__ field Pg = 0 (Min)
    // Fields: size=0, Zn=0, Zm=0, Pg=0, Pd=0
    let encoding: u32 = 0x2400E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmplo_p_p_zw_field_pg_1_poweroftwo_e000_2400e400() {
    // Encoding: 0x2400E400
    // Test CMPLO_P.P.ZW__ field Pg = 1 (PowerOfTwo)
    // Fields: Zm=0, Pd=0, Zn=0, Pg=1, size=0
    let encoding: u32 = 0x2400E400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmplo_p_p_zw_field_zn_0_min_e000_2400e000() {
    // Encoding: 0x2400E000
    // Test CMPLO_P.P.ZW__ field Zn = 0 (Min)
    // Fields: Pg=0, Pd=0, size=0, Zm=0, Zn=0
    let encoding: u32 = 0x2400E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmplo_p_p_zw_field_zn_1_poweroftwo_e000_2400e020() {
    // Encoding: 0x2400E020
    // Test CMPLO_P.P.ZW__ field Zn = 1 (PowerOfTwo)
    // Fields: Pd=0, Zn=1, Pg=0, Zm=0, size=0
    let encoding: u32 = 0x2400E020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmplo_p_p_zw_field_zn_30_poweroftwominusone_e000_2400e3c0() {
    // Encoding: 0x2400E3C0
    // Test CMPLO_P.P.ZW__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Zn=30, Pd=0, Pg=0, size=0, Zm=0
    let encoding: u32 = 0x2400E3C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmplo_p_p_zw_field_zn_31_max_e000_2400e3e0() {
    // Encoding: 0x2400E3E0
    // Test CMPLO_P.P.ZW__ field Zn = 31 (Max)
    // Fields: Pg=0, Pd=0, size=0, Zm=0, Zn=31
    let encoding: u32 = 0x2400E3E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmplo_p_p_zw_field_pd_0_min_e000_2400e000() {
    // Encoding: 0x2400E000
    // Test CMPLO_P.P.ZW__ field Pd = 0 (Min)
    // Fields: Pg=0, size=0, Pd=0, Zn=0, Zm=0
    let encoding: u32 = 0x2400E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmplo_p_p_zw_field_pd_1_poweroftwo_e000_2400e001() {
    // Encoding: 0x2400E001
    // Test CMPLO_P.P.ZW__ field Pd = 1 (PowerOfTwo)
    // Fields: Pg=0, size=0, Zm=0, Zn=0, Pd=1
    let encoding: u32 = 0x2400E001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmplo_p_p_zw_combo_0_e000_2400e000() {
    // Encoding: 0x2400E000
    // Test CMPLO_P.P.ZW__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: Zm=0, size=0, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x2400E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmplo_p_p_zw_special_size_0_size_variant_0_57344_2400e000() {
    // Encoding: 0x2400E000
    // Test CMPLO_P.P.ZW__ special value size = 0 (Size variant 0)
    // Fields: Pd=0, Pg=0, Zm=0, size=0, Zn=0
    let encoding: u32 = 0x2400E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmplo_p_p_zw_special_size_1_size_variant_1_57344_2440e000() {
    // Encoding: 0x2440E000
    // Test CMPLO_P.P.ZW__ special value size = 1 (Size variant 1)
    // Fields: Zm=0, Pg=0, Zn=0, Pd=0, size=1
    let encoding: u32 = 0x2440E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmplo_p_p_zw_special_size_2_size_variant_2_57344_2480e000() {
    // Encoding: 0x2480E000
    // Test CMPLO_P.P.ZW__ special value size = 2 (Size variant 2)
    // Fields: size=2, Pd=0, Zn=0, Zm=0, Pg=0
    let encoding: u32 = 0x2480E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmplo_p_p_zw_special_size_3_size_variant_3_57344_24c0e000() {
    // Encoding: 0x24C0E000
    // Test CMPLO_P.P.ZW__ special value size = 3 (Size variant 3)
    // Fields: size=3, Zm=0, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x24C0E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmplo_p_p_zw_invalid_0_e000_2400e000() {
    // Encoding: 0x2400E000
    // Test CMPLO_P.P.ZW__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Zn=0, Zm=0, size=0, Pg=0, Pd=0
    let encoding: u32 = 0x2400E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmplo_p_p_zw_invalid_1_e000_2400e000() {
    // Encoding: 0x2400E000
    // Test CMPLO_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Pg=0, Zn=0, Zm=0, Pd=0
    let encoding: u32 = 0x2400E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([true, true]) }" }
/// triggers Undefined
#[test]
fn test_cmplo_p_p_zw_invalid_2_e000_2400e000() {
    // Encoding: 0x2400E000
    // Test CMPLO_P.P.ZW__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }
    // Fields: Pd=0, size=0, Zn=0, Zm=0, Pg=0
    let encoding: u32 = 0x2400E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmplo_p_p_zw_invalid_3_e000_2400e000() {
    // Encoding: 0x2400E000
    // Test CMPLO_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pd=0, Zm=0, Pg=0, Zn=0, size=0
    let encoding: u32 = 0x2400E000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmpls_p_p_zw_field_size_0_min_e010_2400e010() {
    // Encoding: 0x2400E010
    // Test CMPLS_P.P.ZW__ field size = 0 (Min)
    // Fields: Zm=0, Zn=0, size=0, Pg=0, Pd=0
    let encoding: u32 = 0x2400E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmpls_p_p_zw_field_size_1_poweroftwo_e010_2440e010() {
    // Encoding: 0x2440E010
    // Test CMPLS_P.P.ZW__ field size = 1 (PowerOfTwo)
    // Fields: Pg=0, size=1, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x2440E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmpls_p_p_zw_field_size_2_poweroftwo_e010_2480e010() {
    // Encoding: 0x2480E010
    // Test CMPLS_P.P.ZW__ field size = 2 (PowerOfTwo)
    // Fields: Pg=0, size=2, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x2480E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmpls_p_p_zw_field_size_3_max_e010_24c0e010() {
    // Encoding: 0x24C0E010
    // Test CMPLS_P.P.ZW__ field size = 3 (Max)
    // Fields: Zm=0, Pd=0, Zn=0, size=3, Pg=0
    let encoding: u32 = 0x24C0E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpls_p_p_zw_field_zm_0_min_e010_2400e010() {
    // Encoding: 0x2400E010
    // Test CMPLS_P.P.ZW__ field Zm = 0 (Min)
    // Fields: Pg=0, Pd=0, Zn=0, size=0, Zm=0
    let encoding: u32 = 0x2400E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpls_p_p_zw_field_zm_1_poweroftwo_e010_2401e010() {
    // Encoding: 0x2401E010
    // Test CMPLS_P.P.ZW__ field Zm = 1 (PowerOfTwo)
    // Fields: Zm=1, Pg=0, Zn=0, size=0, Pd=0
    let encoding: u32 = 0x2401E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpls_p_p_zw_field_zm_30_poweroftwominusone_e010_241ee010() {
    // Encoding: 0x241EE010
    // Test CMPLS_P.P.ZW__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Pg=0, Pd=0, size=0, Zm=30, Zn=0
    let encoding: u32 = 0x241EE010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpls_p_p_zw_field_zm_31_max_e010_241fe010() {
    // Encoding: 0x241FE010
    // Test CMPLS_P.P.ZW__ field Zm = 31 (Max)
    // Fields: size=0, Zm=31, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x241FE010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpls_p_p_zw_field_pg_0_min_e010_2400e010() {
    // Encoding: 0x2400E010
    // Test CMPLS_P.P.ZW__ field Pg = 0 (Min)
    // Fields: Pd=0, Pg=0, Zm=0, Zn=0, size=0
    let encoding: u32 = 0x2400E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpls_p_p_zw_field_pg_1_poweroftwo_e010_2400e410() {
    // Encoding: 0x2400E410
    // Test CMPLS_P.P.ZW__ field Pg = 1 (PowerOfTwo)
    // Fields: Pd=0, size=0, Zm=0, Pg=1, Zn=0
    let encoding: u32 = 0x2400E410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpls_p_p_zw_field_zn_0_min_e010_2400e010() {
    // Encoding: 0x2400E010
    // Test CMPLS_P.P.ZW__ field Zn = 0 (Min)
    // Fields: Pg=0, Zm=0, Zn=0, Pd=0, size=0
    let encoding: u32 = 0x2400E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpls_p_p_zw_field_zn_1_poweroftwo_e010_2400e030() {
    // Encoding: 0x2400E030
    // Test CMPLS_P.P.ZW__ field Zn = 1 (PowerOfTwo)
    // Fields: Pg=0, size=0, Zm=0, Zn=1, Pd=0
    let encoding: u32 = 0x2400E030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpls_p_p_zw_field_zn_30_poweroftwominusone_e010_2400e3d0() {
    // Encoding: 0x2400E3D0
    // Test CMPLS_P.P.ZW__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: size=0, Pd=0, Pg=0, Zn=30, Zm=0
    let encoding: u32 = 0x2400E3D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpls_p_p_zw_field_zn_31_max_e010_2400e3f0() {
    // Encoding: 0x2400E3F0
    // Test CMPLS_P.P.ZW__ field Zn = 31 (Max)
    // Fields: Pg=0, size=0, Zm=0, Pd=0, Zn=31
    let encoding: u32 = 0x2400E3F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpls_p_p_zw_field_pd_0_min_e010_2400e010() {
    // Encoding: 0x2400E010
    // Test CMPLS_P.P.ZW__ field Pd = 0 (Min)
    // Fields: size=0, Pg=0, Zm=0, Zn=0, Pd=0
    let encoding: u32 = 0x2400E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpls_p_p_zw_field_pd_1_poweroftwo_e010_2400e011() {
    // Encoding: 0x2400E011
    // Test CMPLS_P.P.ZW__ field Pd = 1 (PowerOfTwo)
    // Fields: size=0, Pd=1, Zn=0, Zm=0, Pg=0
    let encoding: u32 = 0x2400E011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmpls_p_p_zw_combo_0_e010_2400e010() {
    // Encoding: 0x2400E010
    // Test CMPLS_P.P.ZW__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: size=0, Zm=0, Pd=0, Zn=0, Pg=0
    let encoding: u32 = 0x2400E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmpls_p_p_zw_special_size_0_size_variant_0_57360_2400e010() {
    // Encoding: 0x2400E010
    // Test CMPLS_P.P.ZW__ special value size = 0 (Size variant 0)
    // Fields: Pd=0, Zn=0, size=0, Zm=0, Pg=0
    let encoding: u32 = 0x2400E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmpls_p_p_zw_special_size_1_size_variant_1_57360_2440e010() {
    // Encoding: 0x2440E010
    // Test CMPLS_P.P.ZW__ special value size = 1 (Size variant 1)
    // Fields: Zm=0, size=1, Zn=0, Pg=0, Pd=0
    let encoding: u32 = 0x2440E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmpls_p_p_zw_special_size_2_size_variant_2_57360_2480e010() {
    // Encoding: 0x2480E010
    // Test CMPLS_P.P.ZW__ special value size = 2 (Size variant 2)
    // Fields: Pg=0, Zm=0, size=2, Zn=0, Pd=0
    let encoding: u32 = 0x2480E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmpls_p_p_zw_special_size_3_size_variant_3_57360_24c0e010() {
    // Encoding: 0x24C0E010
    // Test CMPLS_P.P.ZW__ special value size = 3 (Size variant 3)
    // Fields: Pg=0, Zm=0, size=3, Pd=0, Zn=0
    let encoding: u32 = 0x24C0E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmpls_p_p_zw_invalid_0_e010_2400e010() {
    // Encoding: 0x2400E010
    // Test CMPLS_P.P.ZW__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: size=0, Zm=0, Zn=0, Pd=0, Pg=0
    let encoding: u32 = 0x2400E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpls_p_p_zw_invalid_1_e010_2400e010() {
    // Encoding: 0x2400E010
    // Test CMPLS_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: Pg=0, Zn=0, size=0, Pd=0, Zm=0
    let encoding: u32 = 0x2400E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([true, true]) }" }
/// triggers Undefined
#[test]
fn test_cmpls_p_p_zw_invalid_2_e010_2400e010() {
    // Encoding: 0x2400E010
    // Test CMPLS_P.P.ZW__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }
    // Fields: Pg=0, Zm=0, size=0, Zn=0, Pd=0
    let encoding: u32 = 0x2400E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpls_p_p_zw_invalid_3_e010_2400e010() {
    // Encoding: 0x2400E010
    // Test CMPLS_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Pg=0, Zm=0, Zn=0, Pd=0
    let encoding: u32 = 0x2400E010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_cmpne_p_p_zw_field_size_0_min_2010_24002010() {
    // Encoding: 0x24002010
    // Test CMPNE_P.P.ZW__ field size = 0 (Min)
    // Fields: Pg=0, size=0, Zn=0, Pd=0, Zm=0
    let encoding: u32 = 0x24002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_cmpne_p_p_zw_field_size_1_poweroftwo_2010_24402010() {
    // Encoding: 0x24402010
    // Test CMPNE_P.P.ZW__ field size = 1 (PowerOfTwo)
    // Fields: Zm=0, size=1, Pg=0, Zn=0, Pd=0
    let encoding: u32 = 0x24402010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_cmpne_p_p_zw_field_size_2_poweroftwo_2010_24802010() {
    // Encoding: 0x24802010
    // Test CMPNE_P.P.ZW__ field size = 2 (PowerOfTwo)
    // Fields: size=2, Zn=0, Zm=0, Pd=0, Pg=0
    let encoding: u32 = 0x24802010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field size 22 +: 2`
/// Requirement: FieldBoundary { field: "size", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_cmpne_p_p_zw_field_size_3_max_2010_24c02010() {
    // Encoding: 0x24C02010
    // Test CMPNE_P.P.ZW__ field size = 3 (Max)
    // Fields: Pd=0, Zm=0, size=3, Pg=0, Zn=0
    let encoding: u32 = 0x24C02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpne_p_p_zw_field_zm_0_min_2010_24002010() {
    // Encoding: 0x24002010
    // Test CMPNE_P.P.ZW__ field Zm = 0 (Min)
    // Fields: Zm=0, Pd=0, size=0, Pg=0, Zn=0
    let encoding: u32 = 0x24002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpne_p_p_zw_field_zm_1_poweroftwo_2010_24012010() {
    // Encoding: 0x24012010
    // Test CMPNE_P.P.ZW__ field Zm = 1 (PowerOfTwo)
    // Fields: Zm=1, size=0, Pg=0, Pd=0, Zn=0
    let encoding: u32 = 0x24012010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpne_p_p_zw_field_zm_30_poweroftwominusone_2010_241e2010() {
    // Encoding: 0x241E2010
    // Test CMPNE_P.P.ZW__ field Zm = 30 (PowerOfTwoMinusOne)
    // Fields: Zn=0, Pg=0, Pd=0, size=0, Zm=30
    let encoding: u32 = 0x241E2010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field Zm 16 +: 5`
/// Requirement: FieldBoundary { field: "Zm", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpne_p_p_zw_field_zm_31_max_2010_241f2010() {
    // Encoding: 0x241F2010
    // Test CMPNE_P.P.ZW__ field Zm = 31 (Max)
    // Fields: size=0, Zn=0, Pg=0, Pd=0, Zm=31
    let encoding: u32 = 0x241F2010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpne_p_p_zw_field_pg_0_min_2010_24002010() {
    // Encoding: 0x24002010
    // Test CMPNE_P.P.ZW__ field Pg = 0 (Min)
    // Fields: Pd=0, Zm=0, Pg=0, size=0, Zn=0
    let encoding: u32 = 0x24002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field Pg 10 +: 3`
/// Requirement: FieldBoundary { field: "Pg", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpne_p_p_zw_field_pg_1_poweroftwo_2010_24002410() {
    // Encoding: 0x24002410
    // Test CMPNE_P.P.ZW__ field Pg = 1 (PowerOfTwo)
    // Fields: Pd=0, size=0, Pg=1, Zn=0, Zm=0
    let encoding: u32 = 0x24002410;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 0, boundary: Min }
/// SIMD register V0
#[test]
fn test_cmpne_p_p_zw_field_zn_0_min_2010_24002010() {
    // Encoding: 0x24002010
    // Test CMPNE_P.P.ZW__ field Zn = 0 (Min)
    // Fields: Pg=0, Zn=0, Pd=0, size=0, Zm=0
    let encoding: u32 = 0x24002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 1, boundary: PowerOfTwo }
/// SIMD register V1
#[test]
fn test_cmpne_p_p_zw_field_zn_1_poweroftwo_2010_24002030() {
    // Encoding: 0x24002030
    // Test CMPNE_P.P.ZW__ field Zn = 1 (PowerOfTwo)
    // Fields: Zm=0, Pd=0, Zn=1, Pg=0, size=0
    let encoding: u32 = 0x24002030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 30, boundary: PowerOfTwoMinusOne }
/// SIMD register V30
#[test]
fn test_cmpne_p_p_zw_field_zn_30_poweroftwominusone_2010_240023d0() {
    // Encoding: 0x240023D0
    // Test CMPNE_P.P.ZW__ field Zn = 30 (PowerOfTwoMinusOne)
    // Fields: Pd=0, Zn=30, Pg=0, Zm=0, size=0
    let encoding: u32 = 0x240023D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field Zn 5 +: 5`
/// Requirement: FieldBoundary { field: "Zn", value: 31, boundary: Max }
/// SIMD register V31
#[test]
fn test_cmpne_p_p_zw_field_zn_31_max_2010_240023f0() {
    // Encoding: 0x240023F0
    // Test CMPNE_P.P.ZW__ field Zn = 31 (Max)
    // Fields: Zm=0, size=0, Pg=0, Zn=31, Pd=0
    let encoding: u32 = 0x240023F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_cmpne_p_p_zw_field_pd_0_min_2010_24002010() {
    // Encoding: 0x24002010
    // Test CMPNE_P.P.ZW__ field Pd = 0 (Min)
    // Fields: Zm=0, Pg=0, Zn=0, size=0, Pd=0
    let encoding: u32 = 0x24002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field Pd 0 +: 4`
/// Requirement: FieldBoundary { field: "Pd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_cmpne_p_p_zw_field_pd_1_poweroftwo_2010_24002011() {
    // Encoding: 0x24002011
    // Test CMPNE_P.P.ZW__ field Pd = 1 (PowerOfTwo)
    // Fields: Pg=0, Pd=1, size=0, Zn=0, Zm=0
    let encoding: u32 = 0x24002011;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// size=0 (8-bit / byte size)
#[test]
fn test_cmpne_p_p_zw_combo_0_2010_24002010() {
    // Encoding: 0x24002010
    // Test CMPNE_P.P.ZW__ field combination: size=0, Zm=0, Pg=0, Zn=0, Pd=0
    // Fields: size=0, Pg=0, Pd=0, Zm=0, Zn=0
    let encoding: u32 = 0x24002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field size = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "size", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_cmpne_p_p_zw_special_size_0_size_variant_0_8208_24002010() {
    // Encoding: 0x24002010
    // Test CMPNE_P.P.ZW__ special value size = 0 (Size variant 0)
    // Fields: Zn=0, Pd=0, size=0, Pg=0, Zm=0
    let encoding: u32 = 0x24002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field size = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "size", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_cmpne_p_p_zw_special_size_1_size_variant_1_8208_24402010() {
    // Encoding: 0x24402010
    // Test CMPNE_P.P.ZW__ special value size = 1 (Size variant 1)
    // Fields: Pd=0, size=1, Pg=0, Zm=0, Zn=0
    let encoding: u32 = 0x24402010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field size = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "size", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_cmpne_p_p_zw_special_size_2_size_variant_2_8208_24802010() {
    // Encoding: 0x24802010
    // Test CMPNE_P.P.ZW__ special value size = 2 (Size variant 2)
    // Fields: Zm=0, Pd=0, Zn=0, size=2, Pg=0
    let encoding: u32 = 0x24802010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `field size = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "size", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_cmpne_p_p_zw_special_size_3_size_variant_3_8208_24c02010() {
    // Encoding: 0x24C02010
    // Test CMPNE_P.P.ZW__ special value size = 3 (Size variant 3)
    // Fields: Zm=0, Zn=0, Pd=0, size=3, Pg=0
    let encoding: u32 = 0x24C02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_cmpne_p_p_zw_invalid_0_2010_24002010() {
    // Encoding: 0x24002010
    // Test CMPNE_P.P.ZW__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Zm=0, Pd=0, Zn=0, size=0, Pg=0
    let encoding: u32 = 0x24002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpne_p_p_zw_invalid_1_2010_24002010() {
    // Encoding: 0x24002010
    // Test CMPNE_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: Zn=0, Zm=0, size=0, Pg=0, Pd=0
    let encoding: u32 = 0x24002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"size\" }), rhs: LitBits([true, true]) }" }
/// triggers Undefined
#[test]
fn test_cmpne_p_p_zw_invalid_2_2010_24002010() {
    // Encoding: 0x24002010
    // Test CMPNE_P.P.ZW__ invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "size" }), rhs: LitBits([true, true]) }
    // Fields: size=0, Zm=0, Pd=0, Pg=0, Zn=0
    let encoding: u32 = 0x24002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_cmpne_p_p_zw_invalid_3_2010_24002010() {
    // Encoding: 0x24002010
    // Test CMPNE_P.P.ZW__ invalid encoding: Unconditional UNDEFINED
    // Fields: size=0, Zn=0, Pg=0, Zm=0, Pd=0
    let encoding: u32 = 0x24002010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmpeq_p_p_zw_reg_write_0_24002000() {
    // Test CMPEQ_P.P.ZW__ register write: SimdFromField("Pd")
    // Encoding: 0x24002000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x24002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmpeq_p_p_zw_flags_zeroresult_0_24002000() {
    // Test CMPEQ_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x24002000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x24002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmpeq_p_p_zw_flags_zeroresult_1_24002000() {
    // Test CMPEQ_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x24002000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x1);
    let encoding: u32 = 0x24002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmpeq_p_p_zw_flags_negativeresult_2_24002000() {
    // Test CMPEQ_P.P.ZW__ flag computation: NegativeResult
    // Encoding: 0x24002000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmpeq_p_p_zw_flags_unsignedoverflow_3_24002000() {
    // Test CMPEQ_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x24002000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x24002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmpeq_p_p_zw_flags_unsignedoverflow_4_24002000() {
    // Test CMPEQ_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x24002000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x2);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmpeq_p_p_zw_flags_signedoverflow_5_24002000() {
    // Test CMPEQ_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x24002000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmpeq_p_p_zw_flags_signedoverflow_6_24002000() {
    // Test CMPEQ_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x24002000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPEQ_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmpeq_p_p_zw_flags_positiveresult_7_24002000() {
    // Test CMPEQ_P.P.ZW__ flag computation: PositiveResult
    // Encoding: 0x24002000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x64);
    set_x(&mut cpu, 2, 0x32);
    let encoding: u32 = 0x24002000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmpgt_p_p_zw_reg_write_0_24004010() {
    // Test CMPGT_P.P.ZW__ register write: SimdFromField("Pd")
    // Encoding: 0x24004010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x24004010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmpgt_p_p_zw_flags_zeroresult_0_24004010() {
    // Test CMPGT_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x24004010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x0);
    let encoding: u32 = 0x24004010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmpgt_p_p_zw_flags_zeroresult_1_24004010() {
    // Test CMPGT_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x24004010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x1);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24004010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmpgt_p_p_zw_flags_negativeresult_2_24004010() {
    // Test CMPGT_P.P.ZW__ flag computation: NegativeResult
    // Encoding: 0x24004010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24004010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmpgt_p_p_zw_flags_unsignedoverflow_3_24004010() {
    // Test CMPGT_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x24004010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24004010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmpgt_p_p_zw_flags_unsignedoverflow_4_24004010() {
    // Test CMPGT_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x24004010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x2);
    let encoding: u32 = 0x24004010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmpgt_p_p_zw_flags_signedoverflow_5_24004010() {
    // Test CMPGT_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x24004010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24004010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmpgt_p_p_zw_flags_signedoverflow_6_24004010() {
    // Test CMPGT_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x24004010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24004010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPGT_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmpgt_p_p_zw_flags_positiveresult_7_24004010() {
    // Test CMPGT_P.P.ZW__ flag computation: PositiveResult
    // Encoding: 0x24004010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x64);
    set_x(&mut cpu, 2, 0x32);
    let encoding: u32 = 0x24004010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmpge_p_p_zw_reg_write_0_24004000() {
    // Test CMPGE_P.P.ZW__ register write: SimdFromField("Pd")
    // Encoding: 0x24004000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x24004000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmpge_p_p_zw_flags_zeroresult_0_24004000() {
    // Test CMPGE_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x24004000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x0);
    let encoding: u32 = 0x24004000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmpge_p_p_zw_flags_zeroresult_1_24004000() {
    // Test CMPGE_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x24004000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x1);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24004000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmpge_p_p_zw_flags_negativeresult_2_24004000() {
    // Test CMPGE_P.P.ZW__ flag computation: NegativeResult
    // Encoding: 0x24004000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24004000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmpge_p_p_zw_flags_unsignedoverflow_3_24004000() {
    // Test CMPGE_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x24004000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24004000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmpge_p_p_zw_flags_unsignedoverflow_4_24004000() {
    // Test CMPGE_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x24004000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x2);
    let encoding: u32 = 0x24004000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmpge_p_p_zw_flags_signedoverflow_5_24004000() {
    // Test CMPGE_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x24004000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24004000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmpge_p_p_zw_flags_signedoverflow_6_24004000() {
    // Test CMPGE_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x24004000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24004000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPGE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmpge_p_p_zw_flags_positiveresult_7_24004000() {
    // Test CMPGE_P.P.ZW__ flag computation: PositiveResult
    // Encoding: 0x24004000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x32);
    set_x(&mut cpu, 1, 0x64);
    let encoding: u32 = 0x24004000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmphi_p_p_zw_reg_write_0_2400c010() {
    // Test CMPHI_P.P.ZW__ register write: SimdFromField("Pd")
    // Encoding: 0x2400C010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x2400C010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmphi_p_p_zw_flags_zeroresult_0_2400c010() {
    // Test CMPHI_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x2400C010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x0);
    let encoding: u32 = 0x2400C010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmphi_p_p_zw_flags_zeroresult_1_2400c010() {
    // Test CMPHI_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x2400C010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x1);
    let encoding: u32 = 0x2400C010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmphi_p_p_zw_flags_negativeresult_2_2400c010() {
    // Test CMPHI_P.P.ZW__ flag computation: NegativeResult
    // Encoding: 0x2400C010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x2400C010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmphi_p_p_zw_flags_unsignedoverflow_3_2400c010() {
    // Test CMPHI_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x2400C010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x2400C010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmphi_p_p_zw_flags_unsignedoverflow_4_2400c010() {
    // Test CMPHI_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x2400C010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x2);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x2400C010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmphi_p_p_zw_flags_signedoverflow_5_2400c010() {
    // Test CMPHI_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x2400C010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x2400C010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmphi_p_p_zw_flags_signedoverflow_6_2400c010() {
    // Test CMPHI_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x2400C010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x2400C010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPHI_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmphi_p_p_zw_flags_positiveresult_7_2400c010() {
    // Test CMPHI_P.P.ZW__ flag computation: PositiveResult
    // Encoding: 0x2400C010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x64);
    set_x(&mut cpu, 2, 0x32);
    let encoding: u32 = 0x2400C010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmphs_p_p_zw_reg_write_0_2400c000() {
    // Test CMPHS_P.P.ZW__ register write: SimdFromField("Pd")
    // Encoding: 0x2400C000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x2400C000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmphs_p_p_zw_flags_zeroresult_0_2400c000() {
    // Test CMPHS_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x2400C000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x2400C000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmphs_p_p_zw_flags_zeroresult_1_2400c000() {
    // Test CMPHS_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x2400C000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x1);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x2400C000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmphs_p_p_zw_flags_negativeresult_2_2400c000() {
    // Test CMPHS_P.P.ZW__ flag computation: NegativeResult
    // Encoding: 0x2400C000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x2400C000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmphs_p_p_zw_flags_unsignedoverflow_3_2400c000() {
    // Test CMPHS_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x2400C000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x2400C000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmphs_p_p_zw_flags_unsignedoverflow_4_2400c000() {
    // Test CMPHS_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x2400C000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x2);
    let encoding: u32 = 0x2400C000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmphs_p_p_zw_flags_signedoverflow_5_2400c000() {
    // Test CMPHS_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x2400C000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x2400C000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmphs_p_p_zw_flags_signedoverflow_6_2400c000() {
    // Test CMPHS_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x2400C000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x2400C000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPHS_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmphs_p_p_zw_flags_positiveresult_7_2400c000() {
    // Test CMPHS_P.P.ZW__ flag computation: PositiveResult
    // Encoding: 0x2400C000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x64);
    set_x(&mut cpu, 2, 0x32);
    let encoding: u32 = 0x2400C000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmplt_p_p_zw_reg_write_0_24006000() {
    // Test CMPLT_P.P.ZW__ register write: SimdFromField("Pd")
    // Encoding: 0x24006000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x24006000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmplt_p_p_zw_flags_zeroresult_0_24006000() {
    // Test CMPLT_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x24006000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x24006000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmplt_p_p_zw_flags_zeroresult_1_24006000() {
    // Test CMPLT_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x24006000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x1);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24006000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmplt_p_p_zw_flags_negativeresult_2_24006000() {
    // Test CMPLT_P.P.ZW__ flag computation: NegativeResult
    // Encoding: 0x24006000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24006000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmplt_p_p_zw_flags_unsignedoverflow_3_24006000() {
    // Test CMPLT_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x24006000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24006000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmplt_p_p_zw_flags_unsignedoverflow_4_24006000() {
    // Test CMPLT_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x24006000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x2);
    let encoding: u32 = 0x24006000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmplt_p_p_zw_flags_signedoverflow_5_24006000() {
    // Test CMPLT_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x24006000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24006000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmplt_p_p_zw_flags_signedoverflow_6_24006000() {
    // Test CMPLT_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x24006000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24006000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPLT_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmplt_p_p_zw_flags_positiveresult_7_24006000() {
    // Test CMPLT_P.P.ZW__ flag computation: PositiveResult
    // Encoding: 0x24006000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x64);
    set_x(&mut cpu, 2, 0x32);
    let encoding: u32 = 0x24006000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmple_p_p_zw_reg_write_0_24006010() {
    // Test CMPLE_P.P.ZW__ register write: SimdFromField("Pd")
    // Encoding: 0x24006010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x24006010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmple_p_p_zw_flags_zeroresult_0_24006010() {
    // Test CMPLE_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x24006010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x24006010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmple_p_p_zw_flags_zeroresult_1_24006010() {
    // Test CMPLE_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x24006010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x1);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24006010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmple_p_p_zw_flags_negativeresult_2_24006010() {
    // Test CMPLE_P.P.ZW__ flag computation: NegativeResult
    // Encoding: 0x24006010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x24006010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmple_p_p_zw_flags_unsignedoverflow_3_24006010() {
    // Test CMPLE_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x24006010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x24006010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmple_p_p_zw_flags_unsignedoverflow_4_24006010() {
    // Test CMPLE_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x24006010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x2);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24006010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmple_p_p_zw_flags_signedoverflow_5_24006010() {
    // Test CMPLE_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x24006010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x24006010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmple_p_p_zw_flags_signedoverflow_6_24006010() {
    // Test CMPLE_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x24006010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24006010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPLE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmple_p_p_zw_flags_positiveresult_7_24006010() {
    // Test CMPLE_P.P.ZW__ flag computation: PositiveResult
    // Encoding: 0x24006010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x64);
    set_x(&mut cpu, 2, 0x32);
    let encoding: u32 = 0x24006010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmplo_p_p_zw_reg_write_0_2400e000() {
    // Test CMPLO_P.P.ZW__ register write: SimdFromField("Pd")
    // Encoding: 0x2400E000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x2400E000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmplo_p_p_zw_flags_zeroresult_0_2400e000() {
    // Test CMPLO_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x2400E000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x0);
    let encoding: u32 = 0x2400E000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmplo_p_p_zw_flags_zeroresult_1_2400e000() {
    // Test CMPLO_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x2400E000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x1);
    let encoding: u32 = 0x2400E000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmplo_p_p_zw_flags_negativeresult_2_2400e000() {
    // Test CMPLO_P.P.ZW__ flag computation: NegativeResult
    // Encoding: 0x2400E000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x2400E000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmplo_p_p_zw_flags_unsignedoverflow_3_2400e000() {
    // Test CMPLO_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x2400E000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x2400E000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmplo_p_p_zw_flags_unsignedoverflow_4_2400e000() {
    // Test CMPLO_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x2400E000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x2);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x2400E000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmplo_p_p_zw_flags_signedoverflow_5_2400e000() {
    // Test CMPLO_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x2400E000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x2400E000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmplo_p_p_zw_flags_signedoverflow_6_2400e000() {
    // Test CMPLO_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x2400E000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x2400E000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPLO_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmplo_p_p_zw_flags_positiveresult_7_2400e000() {
    // Test CMPLO_P.P.ZW__ flag computation: PositiveResult
    // Encoding: 0x2400E000
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x64);
    set_x(&mut cpu, 2, 0x32);
    let encoding: u32 = 0x2400E000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmpls_p_p_zw_reg_write_0_2400e010() {
    // Test CMPLS_P.P.ZW__ register write: SimdFromField("Pd")
    // Encoding: 0x2400E010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x2400E010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmpls_p_p_zw_flags_zeroresult_0_2400e010() {
    // Test CMPLS_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x2400E010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x2400E010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmpls_p_p_zw_flags_zeroresult_1_2400e010() {
    // Test CMPLS_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x2400E010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x1);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x2400E010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmpls_p_p_zw_flags_negativeresult_2_2400e010() {
    // Test CMPLS_P.P.ZW__ flag computation: NegativeResult
    // Encoding: 0x2400E010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x2400E010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmpls_p_p_zw_flags_unsignedoverflow_3_2400e010() {
    // Test CMPLS_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x2400E010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x2400E010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmpls_p_p_zw_flags_unsignedoverflow_4_2400e010() {
    // Test CMPLS_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x2400E010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x2);
    let encoding: u32 = 0x2400E010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmpls_p_p_zw_flags_signedoverflow_5_2400e010() {
    // Test CMPLS_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x2400E010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x2400E010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmpls_p_p_zw_flags_signedoverflow_6_2400e010() {
    // Test CMPLS_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x2400E010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x2400E010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPLS_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmpls_p_p_zw_flags_positiveresult_7_2400e010() {
    // Test CMPLS_P.P.ZW__ flag computation: PositiveResult
    // Encoding: 0x2400E010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x32);
    set_x(&mut cpu, 1, 0x64);
    let encoding: u32 = 0x2400E010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `SimdFromField("Pd") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "unknown" }
/// verify register write to SimdFromField("Pd")
#[test]
fn test_cmpne_p_p_zw_reg_write_0_24002010() {
    // Test CMPNE_P.P.ZW__ register write: SimdFromField("Pd")
    // Encoding: 0x24002010
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x24002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_cmpne_p_p_zw_flags_zeroresult_0_24002010() {
    // Test CMPNE_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x24002010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x24002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_cmpne_p_p_zw_flags_zeroresult_1_24002010() {
    // Test CMPNE_P.P.ZW__ flag computation: ZeroResult
    // Encoding: 0x24002010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x1);
    let encoding: u32 = 0x24002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_cmpne_p_p_zw_flags_negativeresult_2_24002010() {
    // Test CMPNE_P.P.ZW__ flag computation: NegativeResult
    // Encoding: 0x24002010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x8000000000000000);
    let encoding: u32 = 0x24002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_cmpne_p_p_zw_flags_unsignedoverflow_3_24002010() {
    // Test CMPNE_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x24002010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, true, "Z should be true");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_cmpne_p_p_zw_flags_unsignedoverflow_4_24002010() {
    // Test CMPNE_P.P.ZW__ flag computation: UnsignedOverflow
    // Encoding: 0x24002010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x2);
    let encoding: u32 = 0x24002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_cmpne_p_p_zw_flags_signedoverflow_5_24002010() {
    // Test CMPNE_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x24002010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x24002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_cmpne_p_p_zw_flags_signedoverflow_6_24002010() {
    // Test CMPNE_P.P.ZW__ flag computation: SignedOverflow
    // Encoding: 0x24002010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x24002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, true, "C should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CMPNE_P.P.ZW__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_cmpne_p_p_zw_flags_positiveresult_7_24002010() {
    // Test CMPNE_P.P.ZW__ flag computation: PositiveResult
    // Encoding: 0x24002010
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x32);
    set_x(&mut cpu, 1, 0x64);
    let encoding: u32 = 0x24002010;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().z, false, "Z should be false");
    assert_eq!(cpu.get_pstate().c, false, "C should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

// ============================================================================
// CTERMEQ_RR__ Tests
// ============================================================================

/// Provenance: CTERMEQ_RR__
/// ASL: `field sz 22 +: 1`
/// Requirement: FieldBoundary { field: "sz", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_ctermeq_rr_field_sz_0_min_2000_25a02000() {
    // Encoding: 0x25A02000
    // Test CTERMEQ_RR__ field sz = 0 (Min)
    // Fields: sz=0, Rm=0, Rn=0
    let encoding: u32 = 0x25A02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMEQ_RR__
/// ASL: `field sz 22 +: 1`
/// Requirement: FieldBoundary { field: "sz", value: 1, boundary: Max }
/// 16-bit / halfword size
#[test]
fn test_ctermeq_rr_field_sz_1_max_2000_25e02000() {
    // Encoding: 0x25E02000
    // Test CTERMEQ_RR__ field sz = 1 (Max)
    // Fields: Rm=0, Rn=0, sz=1
    let encoding: u32 = 0x25E02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMEQ_RR__
/// ASL: `field Rm 16 +: 5`
/// Requirement: FieldBoundary { field: "Rm", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_ctermeq_rr_field_rm_0_min_2000_25a02000() {
    // Encoding: 0x25A02000
    // Test CTERMEQ_RR__ field Rm = 0 (Min)
    // Fields: Rn=0, sz=0, Rm=0
    let encoding: u32 = 0x25A02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMEQ_RR__
/// ASL: `field Rm 16 +: 5`
/// Requirement: FieldBoundary { field: "Rm", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_ctermeq_rr_field_rm_1_poweroftwo_2000_25a12000() {
    // Encoding: 0x25A12000
    // Test CTERMEQ_RR__ field Rm = 1 (PowerOfTwo)
    // Fields: Rn=0, sz=0, Rm=1
    let encoding: u32 = 0x25A12000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMEQ_RR__
/// ASL: `field Rm 16 +: 5`
/// Requirement: FieldBoundary { field: "Rm", value: 30, boundary: PowerOfTwoMinusOne }
/// register index 30 (LR in some contexts)
#[test]
fn test_ctermeq_rr_field_rm_30_poweroftwominusone_2000_25be2000() {
    // Encoding: 0x25BE2000
    // Test CTERMEQ_RR__ field Rm = 30 (PowerOfTwoMinusOne)
    // Fields: Rn=0, sz=0, Rm=30
    let encoding: u32 = 0x25BE2000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMEQ_RR__
/// ASL: `field Rm 16 +: 5`
/// Requirement: FieldBoundary { field: "Rm", value: 31, boundary: Max }
/// register index 31 (special)
#[test]
fn test_ctermeq_rr_field_rm_31_max_2000_25bf2000() {
    // Encoding: 0x25BF2000
    // Test CTERMEQ_RR__ field Rm = 31 (Max)
    // Fields: Rn=0, sz=0, Rm=31
    let encoding: u32 = 0x25BF2000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMEQ_RR__
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_ctermeq_rr_field_rn_0_min_2000_25a02000() {
    // Encoding: 0x25A02000
    // Test CTERMEQ_RR__ field Rn = 0 (Min)
    // Fields: Rn=0, sz=0, Rm=0
    let encoding: u32 = 0x25A02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMEQ_RR__
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_ctermeq_rr_field_rn_1_poweroftwo_2000_25a02020() {
    // Encoding: 0x25A02020
    // Test CTERMEQ_RR__ field Rn = 1 (PowerOfTwo)
    // Fields: Rn=1, sz=0, Rm=0
    let encoding: u32 = 0x25A02020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMEQ_RR__
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 30, boundary: PowerOfTwoMinusOne }
/// register index 30 (LR in some contexts)
#[test]
fn test_ctermeq_rr_field_rn_30_poweroftwominusone_2000_25a023c0() {
    // Encoding: 0x25A023C0
    // Test CTERMEQ_RR__ field Rn = 30 (PowerOfTwoMinusOne)
    // Fields: sz=0, Rm=0, Rn=30
    let encoding: u32 = 0x25A023C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMEQ_RR__
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 31, boundary: Max }
/// register index 31 (SP - stack pointer)
#[test]
fn test_ctermeq_rr_field_rn_31_max_2000_25a023e0() {
    // Encoding: 0x25A023E0
    // Test CTERMEQ_RR__ field Rn = 31 (Max)
    // Fields: sz=0, Rm=0, Rn=31
    let encoding: u32 = 0x25A023E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMEQ_RR__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// sz=0 (8-bit / byte size)
#[test]
fn test_ctermeq_rr_combo_0_2000_25a02000() {
    // Encoding: 0x25A02000
    // Test CTERMEQ_RR__ field combination: sz=0, Rm=0, Rn=0
    // Fields: sz=0, Rn=0, Rm=0
    let encoding: u32 = 0x25A02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMEQ_RR__
/// ASL: `field sz = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "sz", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_ctermeq_rr_special_sz_0_size_variant_0_8192_25a02000() {
    // Encoding: 0x25A02000
    // Test CTERMEQ_RR__ special value sz = 0 (Size variant 0)
    // Fields: sz=0, Rn=0, Rm=0
    let encoding: u32 = 0x25A02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMEQ_RR__
/// ASL: `field sz = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "sz", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_ctermeq_rr_special_sz_1_size_variant_1_8192_25e02000() {
    // Encoding: 0x25E02000
    // Test CTERMEQ_RR__ special value sz = 1 (Size variant 1)
    // Fields: sz=1, Rn=0, Rm=0
    let encoding: u32 = 0x25E02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMEQ_RR__
/// ASL: `field Rn = 31 (Stack pointer (SP) - may require alignment)`
/// Requirement: FieldSpecial { field: "Rn", value: 31, meaning: "Stack pointer (SP) - may require alignment" }
/// Stack pointer (SP) - may require alignment
#[test]
fn test_ctermeq_rr_special_rn_31_stack_pointer_sp_may_require_alignment_8192_25a023e0() {
    // Encoding: 0x25A023E0
    // Test CTERMEQ_RR__ special value Rn = 31 (Stack pointer (SP) - may require alignment)
    // Fields: sz=0, Rm=0, Rn=31
    let encoding: u32 = 0x25A023E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMEQ_RR__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_ctermeq_rr_invalid_0_2000_25a02000() {
    // Encoding: 0x25A02000
    // Test CTERMEQ_RR__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Rm=0, sz=0, Rn=0
    let encoding: u32 = 0x25A02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CTERMEQ_RR__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_ctermeq_rr_invalid_1_2000_25a02000() {
    // Encoding: 0x25A02000
    // Test CTERMEQ_RR__ invalid encoding: Unconditional UNDEFINED
    // Fields: Rn=0, Rm=0, sz=0
    let encoding: u32 = 0x25A02000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CTERMNE_RR__
/// ASL: `field sz 22 +: 1`
/// Requirement: FieldBoundary { field: "sz", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_ctermne_rr_field_sz_0_min_2010_25a02010() {
    // Encoding: 0x25A02010
    // Test CTERMNE_RR__ field sz = 0 (Min)
    // Fields: Rm=0, sz=0, Rn=0
    let encoding: u32 = 0x25A02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMNE_RR__
/// ASL: `field sz 22 +: 1`
/// Requirement: FieldBoundary { field: "sz", value: 1, boundary: Max }
/// 16-bit / halfword size
#[test]
fn test_ctermne_rr_field_sz_1_max_2010_25e02010() {
    // Encoding: 0x25E02010
    // Test CTERMNE_RR__ field sz = 1 (Max)
    // Fields: sz=1, Rm=0, Rn=0
    let encoding: u32 = 0x25E02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMNE_RR__
/// ASL: `field Rm 16 +: 5`
/// Requirement: FieldBoundary { field: "Rm", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_ctermne_rr_field_rm_0_min_2010_25a02010() {
    // Encoding: 0x25A02010
    // Test CTERMNE_RR__ field Rm = 0 (Min)
    // Fields: sz=0, Rm=0, Rn=0
    let encoding: u32 = 0x25A02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMNE_RR__
/// ASL: `field Rm 16 +: 5`
/// Requirement: FieldBoundary { field: "Rm", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_ctermne_rr_field_rm_1_poweroftwo_2010_25a12010() {
    // Encoding: 0x25A12010
    // Test CTERMNE_RR__ field Rm = 1 (PowerOfTwo)
    // Fields: Rm=1, Rn=0, sz=0
    let encoding: u32 = 0x25A12010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMNE_RR__
/// ASL: `field Rm 16 +: 5`
/// Requirement: FieldBoundary { field: "Rm", value: 30, boundary: PowerOfTwoMinusOne }
/// register index 30 (LR in some contexts)
#[test]
fn test_ctermne_rr_field_rm_30_poweroftwominusone_2010_25be2010() {
    // Encoding: 0x25BE2010
    // Test CTERMNE_RR__ field Rm = 30 (PowerOfTwoMinusOne)
    // Fields: Rm=30, sz=0, Rn=0
    let encoding: u32 = 0x25BE2010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMNE_RR__
/// ASL: `field Rm 16 +: 5`
/// Requirement: FieldBoundary { field: "Rm", value: 31, boundary: Max }
/// register index 31 (special)
#[test]
fn test_ctermne_rr_field_rm_31_max_2010_25bf2010() {
    // Encoding: 0x25BF2010
    // Test CTERMNE_RR__ field Rm = 31 (Max)
    // Fields: sz=0, Rm=31, Rn=0
    let encoding: u32 = 0x25BF2010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMNE_RR__
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_ctermne_rr_field_rn_0_min_2010_25a02010() {
    // Encoding: 0x25A02010
    // Test CTERMNE_RR__ field Rn = 0 (Min)
    // Fields: Rm=0, Rn=0, sz=0
    let encoding: u32 = 0x25A02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMNE_RR__
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_ctermne_rr_field_rn_1_poweroftwo_2010_25a02030() {
    // Encoding: 0x25A02030
    // Test CTERMNE_RR__ field Rn = 1 (PowerOfTwo)
    // Fields: sz=0, Rm=0, Rn=1
    let encoding: u32 = 0x25A02030;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMNE_RR__
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 30, boundary: PowerOfTwoMinusOne }
/// register index 30 (LR in some contexts)
#[test]
fn test_ctermne_rr_field_rn_30_poweroftwominusone_2010_25a023d0() {
    // Encoding: 0x25A023D0
    // Test CTERMNE_RR__ field Rn = 30 (PowerOfTwoMinusOne)
    // Fields: Rm=0, Rn=30, sz=0
    let encoding: u32 = 0x25A023D0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMNE_RR__
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 31, boundary: Max }
/// register index 31 (SP - stack pointer)
#[test]
fn test_ctermne_rr_field_rn_31_max_2010_25a023f0() {
    // Encoding: 0x25A023F0
    // Test CTERMNE_RR__ field Rn = 31 (Max)
    // Fields: Rn=31, Rm=0, sz=0
    let encoding: u32 = 0x25A023F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMNE_RR__
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// sz=0 (8-bit / byte size)
#[test]
fn test_ctermne_rr_combo_0_2010_25a02010() {
    // Encoding: 0x25A02010
    // Test CTERMNE_RR__ field combination: sz=0, Rm=0, Rn=0
    // Fields: Rn=0, Rm=0, sz=0
    let encoding: u32 = 0x25A02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMNE_RR__
/// ASL: `field sz = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "sz", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_ctermne_rr_special_sz_0_size_variant_0_8208_25a02010() {
    // Encoding: 0x25A02010
    // Test CTERMNE_RR__ special value sz = 0 (Size variant 0)
    // Fields: sz=0, Rm=0, Rn=0
    let encoding: u32 = 0x25A02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMNE_RR__
/// ASL: `field sz = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "sz", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_ctermne_rr_special_sz_1_size_variant_1_8208_25e02010() {
    // Encoding: 0x25E02010
    // Test CTERMNE_RR__ special value sz = 1 (Size variant 1)
    // Fields: Rm=0, Rn=0, sz=1
    let encoding: u32 = 0x25E02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMNE_RR__
/// ASL: `field Rn = 31 (Stack pointer (SP) - may require alignment)`
/// Requirement: FieldSpecial { field: "Rn", value: 31, meaning: "Stack pointer (SP) - may require alignment" }
/// Stack pointer (SP) - may require alignment
#[test]
fn test_ctermne_rr_special_rn_31_stack_pointer_sp_may_require_alignment_8208_25a023f0() {
    // Encoding: 0x25A023F0
    // Test CTERMNE_RR__ special value Rn = 31 (Stack pointer (SP) - may require alignment)
    // Fields: Rn=31, Rm=0, sz=0
    let encoding: u32 = 0x25A023F0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: CTERMNE_RR__
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveSVE\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_ctermne_rr_invalid_0_2010_25a02010() {
    // Encoding: 0x25A02010
    // Test CTERMNE_RR__ invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveSVE" }, args: [] } }
    // Fields: Rn=0, sz=0, Rm=0
    let encoding: u32 = 0x25A02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CTERMNE_RR__
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_ctermne_rr_invalid_1_2010_25a02010() {
    // Encoding: 0x25A02010
    // Test CTERMNE_RR__ invalid encoding: Unconditional UNDEFINED
    // Fields: sz=0, Rn=0, Rm=0
    let encoding: u32 = 0x25A02010;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: CTERMEQ_RR__
/// ASL: `Rn = 31 (SP)`
/// Requirement: RegisterSpecial { reg: Sp, behavior: "stack pointer with alignment requirements" }
/// stack pointer (Rn = 31)
#[test]
fn test_ctermeq_rr_sp_rn_25a023e0() {
    // Test CTERMEQ_RR__ with Rn = SP (31)
    // Encoding: 0x25A023E0
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x25A023E0;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CTERMEQ_RR__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_ctermeq_rr_flags_zeroresult_0_25a22020() {
    // Test CTERMEQ_RR__ flag computation: ZeroResult
    // Encoding: 0x25A22020
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x0);
    set_x(&mut cpu, 1, 0x0);
    let encoding: u32 = 0x25A22020;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CTERMEQ_RR__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_ctermeq_rr_flags_zeroresult_1_25a22020() {
    // Test CTERMEQ_RR__ flag computation: ZeroResult
    // Encoding: 0x25A22020
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x1);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25A22020;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CTERMEQ_RR__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_ctermeq_rr_flags_negativeresult_2_25a22020() {
    // Test CTERMEQ_RR__ flag computation: NegativeResult
    // Encoding: 0x25A22020
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x25A22020;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CTERMEQ_RR__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_ctermeq_rr_flags_unsignedoverflow_3_25a22020() {
    // Test CTERMEQ_RR__ flag computation: UnsignedOverflow
    // Encoding: 0x25A22020
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25A22020;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CTERMEQ_RR__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_ctermeq_rr_flags_unsignedoverflow_4_25a22020() {
    // Test CTERMEQ_RR__ flag computation: UnsignedOverflow
    // Encoding: 0x25A22020
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x2);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25A22020;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CTERMEQ_RR__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_ctermeq_rr_flags_signedoverflow_5_25a22020() {
    // Test CTERMEQ_RR__ flag computation: SignedOverflow
    // Encoding: 0x25A22020
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x1);
    let encoding: u32 = 0x25A22020;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CTERMEQ_RR__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_ctermeq_rr_flags_signedoverflow_6_25a22020() {
    // Test CTERMEQ_RR__ flag computation: SignedOverflow
    // Encoding: 0x25A22020
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25A22020;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CTERMEQ_RR__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_ctermeq_rr_flags_positiveresult_7_25a22020() {
    // Test CTERMEQ_RR__ flag computation: PositiveResult
    // Encoding: 0x25A22020
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x32);
    set_x(&mut cpu, 1, 0x64);
    let encoding: u32 = 0x25A22020;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CTERMNE_RR__
/// ASL: `Rn = 31 (SP)`
/// Requirement: RegisterSpecial { reg: Sp, behavior: "stack pointer with alignment requirements" }
/// stack pointer (Rn = 31)
#[test]
fn test_ctermne_rr_sp_rn_25a023f0() {
    // Test CTERMNE_RR__ with Rn = SP (31)
    // Encoding: 0x25A023F0
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x25A023F0;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: CTERMNE_RR__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 0 + 0 = 0 (Z=1)
#[test]
fn test_ctermne_rr_flags_zeroresult_0_25a22030() {
    // Test CTERMNE_RR__ flag computation: ZeroResult
    // Encoding: 0x25A22030
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x0);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x25A22030;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CTERMNE_RR__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: ZeroResult }
/// 1 + (-1) = 0 (Z=1, C=1)
#[test]
fn test_ctermne_rr_flags_zeroresult_1_25a22030() {
    // Test CTERMNE_RR__ flag computation: ZeroResult
    // Encoding: 0x25A22030
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 1, 0x1);
    let encoding: u32 = 0x25A22030;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CTERMNE_RR__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: NegativeResult }
/// negative value (N=1)
#[test]
fn test_ctermne_rr_flags_negativeresult_2_25a22030() {
    // Test CTERMNE_RR__ flag computation: NegativeResult
    // Encoding: 0x25A22030
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0x0);
    let encoding: u32 = 0x25A22030;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CTERMNE_RR__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 1 = 0 (C=1, Z=1)
#[test]
fn test_ctermne_rr_flags_unsignedoverflow_3_25a22030() {
    // Test CTERMNE_RR__ flag computation: UnsignedOverflow
    // Encoding: 0x25A22030
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25A22030;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CTERMNE_RR__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: UnsignedOverflow }
/// max + 2 = 1 (C=1)
#[test]
fn test_ctermne_rr_flags_unsignedoverflow_4_25a22030() {
    // Test CTERMNE_RR__ flag computation: UnsignedOverflow
    // Encoding: 0x25A22030
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0xFFFFFFFFFFFFFFFF);
    set_x(&mut cpu, 2, 0x2);
    let encoding: u32 = 0x25A22030;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}

/// Provenance: CTERMNE_RR__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// max_signed + 1 = min_signed (V=1, N=1)
#[test]
fn test_ctermne_rr_flags_signedoverflow_5_25a22030() {
    // Test CTERMNE_RR__ flag computation: SignedOverflow
    // Encoding: 0x25A22030
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x1);
    set_x(&mut cpu, 1, 0x7FFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25A22030;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
    assert_eq!(cpu.get_pstate().n, true, "N should be true");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CTERMNE_RR__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: SignedOverflow }
/// min_signed + (-1) = max_signed (V=1)
#[test]
fn test_ctermne_rr_flags_signedoverflow_6_25a22030() {
    // Test CTERMNE_RR__ flag computation: SignedOverflow
    // Encoding: 0x25A22030
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 1, 0x8000000000000000);
    set_x(&mut cpu, 2, 0xFFFFFFFFFFFFFFFF);
    let encoding: u32 = 0x25A22030;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, true, "V should be true");
}

/// Provenance: CTERMNE_RR__
/// ASL: `if setflags then PSTATE.<N,Z,C,V> = nzcv`
/// Requirement: FlagComputation { flag: N, scenario: PositiveResult }
/// 100 + 50 = 150 (no flags)
#[test]
fn test_ctermne_rr_flags_positiveresult_7_25a22030() {
    // Test CTERMNE_RR__ flag computation: PositiveResult
    // Encoding: 0x25A22030
    let mut cpu = create_test_cpu();
    set_x(&mut cpu, 2, 0x32);
    set_x(&mut cpu, 1, 0x64);
    let encoding: u32 = 0x25A22030;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
    assert_eq!(cpu.get_pstate().n, false, "N should be false");
    assert_eq!(cpu.get_pstate().v, false, "V should be false");
}
