Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/toplevel.sv" Line 4. Module toplevel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/riscv_core.sv" Line 4. Module riscv_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/singlecycle_datapath.sv" Line 4. Module singlecycle_datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/adder.sv" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/adder.sv" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/alu.sv" Line 3. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer4.sv" Line 4. Module multiplexer4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer.sv" Line 5. Module multiplexer(CHANNELS=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer2.sv" Line 5. Module multiplexer2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer.sv" Line 5. Module multiplexer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer2.sv" Line 5. Module multiplexer2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer.sv" Line 5. Module multiplexer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer8.sv" Line 4. Module multiplexer8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer.sv" Line 5. Module multiplexer(CHANNELS=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/register.sv" Line 4. Module register(INITIAL=32'b010000000000000000000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/regfile.sv" Line 4. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/instruction_decoder.sv" Line 4. Module instruction_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/immediate_generator.sv" Line 4. Module immediate_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/singlecycle_ctlpath.sv" Line 4. Module singlecycle_ctlpath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/singlecycle_control.sv" Line 4. Module singlecycle_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/control_transfer.sv" Line 4. Module control_transfer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/alu_control.sv" Line 4. Module alu_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/data_memory_interface.sv" Line 4. Module data_memory_interface doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/example_text_memory_bus.sv" Line 4. Module example_text_memory_bus doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/example_text_memory.sv" Line 4. Module example_text_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/example_data_memory_bus.sv" Line 4. Module example_data_memory_bus doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/example_data_memory.sv" Line 4. Module example_data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/toplevel.sv" Line 4. Module toplevel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/riscv_core.sv" Line 4. Module riscv_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/singlecycle_datapath.sv" Line 4. Module singlecycle_datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/adder.sv" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/adder.sv" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/alu.sv" Line 3. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer4.sv" Line 4. Module multiplexer4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer.sv" Line 5. Module multiplexer(CHANNELS=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer2.sv" Line 5. Module multiplexer2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer.sv" Line 5. Module multiplexer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer2.sv" Line 5. Module multiplexer2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer.sv" Line 5. Module multiplexer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer8.sv" Line 4. Module multiplexer8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer.sv" Line 5. Module multiplexer(CHANNELS=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/register.sv" Line 4. Module register(INITIAL=32'b010000000000000000000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/regfile.sv" Line 4. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/instruction_decoder.sv" Line 4. Module instruction_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/immediate_generator.sv" Line 4. Module immediate_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/singlecycle_ctlpath.sv" Line 4. Module singlecycle_ctlpath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/singlecycle_control.sv" Line 4. Module singlecycle_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/control_transfer.sv" Line 4. Module control_transfer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/alu_control.sv" Line 4. Module alu_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/data_memory_interface.sv" Line 4. Module data_memory_interface doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/example_text_memory_bus.sv" Line 4. Module example_text_memory_bus doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/example_text_memory.sv" Line 4. Module example_text_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/example_data_memory_bus.sv" Line 4. Module example_data_memory_bus doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/example_data_memory.sv" Line 4. Module example_data_memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiplexer(CHANNELS=4)
Compiling module xil_defaultlib.multiplexer4
Compiling module xil_defaultlib.multiplexer_default
Compiling module xil_defaultlib.multiplexer2
Compiling module xil_defaultlib.multiplexer(CHANNELS=8)
Compiling module xil_defaultlib.multiplexer8
Compiling module xil_defaultlib.register(INITIAL=32'b01000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.singlecycle_datapath
Compiling module xil_defaultlib.singlecycle_control
Compiling module xil_defaultlib.control_transfer
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.singlecycle_ctlpath
Compiling module xil_defaultlib.data_memory_interface
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.example_text_memory
Compiling module xil_defaultlib.example_text_memory_bus
Compiling module xil_defaultlib.example_data_memory
Compiling module xil_defaultlib.example_data_memory_bus
Compiling module xil_defaultlib.toplevel
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
