// Seed: 1038467351
module module_0;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    input  wand  id_2,
    output logic id_3
);
  final begin : LABEL_0
    id_3 <= id_2;
  end
  parameter id_5 = -1;
  logic [7:0] id_6 = id_1;
  module_0 modCall_1 ();
  assign  id_3  =  (  {  id_6  [  -1  :  1  ]  == "" -  {  id_0  *  id_2  -  id_0  ,  1 'b0 ,  id_5  }  ^  id_6  ,  1 'b0 ==  id_0  }  >  id_5  )  ;
endmodule
module module_2 (
    output supply1 id_0
    , id_20,
    input wand id_1,
    output tri id_2,
    output tri1 id_3,
    input tri id_4,
    input wire id_5
    , id_21,
    output supply1 id_6,
    input supply0 id_7,
    output tri0 id_8,
    output uwire id_9,
    input wor id_10,
    output tri1 id_11,
    output tri id_12,
    input uwire id_13,
    output supply0 id_14,
    input wire id_15,
    output wor id_16,
    input supply1 id_17,
    input supply1 id_18
);
endmodule
module module_3 (
    input tri id_0,
    input wor id_1,
    input wand id_2,
    output supply0 id_3,
    input wand id_4,
    output supply0 id_5,
    input wire id_6,
    input supply0 id_7,
    input tri id_8,
    output supply1 id_9,
    output tri1 id_10,
    output supply1 id_11
    , id_15,
    input tri id_12,
    output uwire id_13
);
  wire  id_16;
  logic id_17 = id_16;
  module_2 modCall_1 (
      id_3,
      id_8,
      id_3,
      id_5,
      id_1,
      id_4,
      id_13,
      id_12,
      id_3,
      id_13,
      id_4,
      id_9,
      id_10,
      id_0,
      id_10,
      id_12,
      id_3,
      id_7,
      id_1
  );
  assign modCall_1.id_12 = 0;
endmodule
