<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>doce_top</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>doce_axis_rxd</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axis_rxd_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axis_rxd_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axis_rxd_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axis_rxd_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axis_rxd_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>doce_axis_txd</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axis_txd_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axis_txd_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axis_txd_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axis_txd_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axis_txd_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>doce_axi_lite_slave</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="doce_axi_lite_slave"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_lite_slave_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>doce_axi_master</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="doce_axi_master"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_master_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>doce_axi_slave</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="doce_axi_slave"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doce_axi_slave_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axi_doce_mac</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="m_axi_doce_mac"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_doce_mac_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">doce_axis_rxd:doce_axis_txd:doce_axi_lite_slave:doce_axi_master:doce_axi_slave:m_axi_doce_mac</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>doce_axi_master</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">17592186044416</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) * 8) - 1) + 1">128</spirit:width>
    </spirit:addressSpace>
    <spirit:addressSpace>
      <spirit:name>m_axi_doce_mac</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">17592186044416</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>doce_axi_lite_slave</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">17592186044416</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
    <spirit:memoryMap>
      <spirit:name>doce_axi_slave</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">17592186044416</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) * 8) - 1) + 1">128</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>doce_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_axis_data_fifo_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_axis_dwidth_converter_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_axis_switch_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_axi_crossbar_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>491cbc9a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>doce_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axis_data_fifo_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axis_dwidth_converter_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axis_switch_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axi_crossbar_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>491cbc9a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8be60527</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axis_txd_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) * 8) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axis_txd_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axis_txd_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axis_txd_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axis_txd_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axis_rxd_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) * 8) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axis_rxd_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axis_rxd_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axis_rxd_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axis_rxd_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">43</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ID_WIDTH&apos;)) - 1)">17</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_SIZE_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">43</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ID_WIDTH&apos;)) - 1)">17</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_SIZE_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) * 8) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) * 8) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ID_WIDTH&apos;)) - 1)">17</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ID_WIDTH&apos;)) - 1)">17</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_slave_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">43</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ID_WIDTH&apos;)) + 3)">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_SIZE_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">43</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ID_WIDTH&apos;)) + 3)">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_SIZE_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) * 8) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) * 8) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ID_WIDTH&apos;)) + 3)">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ID_WIDTH&apos;)) + 3)">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_master_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">43</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">43</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_axi_lite_slave_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">43</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">43</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_doce_mac_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_mac_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doce_ip_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_ADDR_WIDTH">44</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>Axi Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_ID_WIDTH">18</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXI_SIZE_WIDTH</spirit:name>
        <spirit:displayName>Axi Size Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_SIZE_WIDTH">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>AXI_BASE_ADDR</spirit:name>
        <spirit:displayName>Axi Base Addr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_BASE_ADDR" spirit:bitStringLength="44">0x00040000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>AXI_LITE_BASE_ADDR</spirit:name>
        <spirit:displayName>Axi Lite Base Addr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_LITE_BASE_ADDR" spirit:bitStringLength="44">0x00080000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axis_cmd_fifo/axis_cmd_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_doce_transport_layer/u_tx_fsm/cmd_fifo_inst/axis_cmd_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_data_fifo/axis_data_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_doce_transport_layer/u_tx_fsm/axis_fifo_inst1/axis_data_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rx_barrier_fifo/rx_barrier_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_rx_inst/rx_barrier_fifo_inst/rx_barrier_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/s_b_fifo/s_b_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_rx_inst/s_b_fifo_inst/s_b_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/s_r_fifo/s_r_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_rx_inst/s_r_fifo_inst/s_r_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/m_ar_fifo/m_ar_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_rx_inst/m_ar_fifo_inst/m_ar_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/m_w_fifo/m_w_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_rx_inst/m_w_fifo_inst/m_w_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/m_aw_fifo/m_aw_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_rx_inst/m_aw_fifo_inst/m_aw_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/tx_stream_switch/tx_stream_switch.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_tx_inst/tx_stream_switch_inst/tx_stream_switch</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/m_b_fifo/m_b_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_tx_inst/m_inter_tx_inst/m_b_fifo_inst/m_b_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/r_num_fifo/r_num_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_tx_inst/m_inter_tx_inst/r_num_fifo_inst/r_num_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/m_r_stream_data_fifo/m_r_stream_data_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_tx_inst/m_inter_tx_inst/m_r_stream_data_fifo_inst/m_r_stream_data_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/s_ar_fifo/s_ar_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_tx_inst/s_inter_tx_inst/s_ar_fifo_inst/s_ar_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/s_w_stream_data_fifo/s_w_stream_data_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_tx_inst/s_inter_tx_inst/s_w_stream_data_fifo_inst/s_w_stream_data_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/s_aw_fifo/s_aw_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_tx_inst/s_inter_tx_inst/s_aw_fifo_inst/s_aw_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_lite_crossbar/axi_lite_crossbar.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_lite_crossbar_inst/axi_lite_crossbar</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/ar_decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/aw_decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/aw_width_converter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/axi_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/axi_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/barrier_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/doce_transaction_layer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/id_inquire.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/m_inter_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transport_layer/mac_id_table.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/r_connection_id_gene.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/r_decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/r_width_converter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transport_layer/rx_depacketing.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transport_layer/rx_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/rx_switch.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/s_inter_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transport_layer/transport_layer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transport_layer/tx_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transport_layer/tx_packeting.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/doce_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_96b8a79a</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_axis_data_fifo_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_data_fifo" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_axis_dwidth_converter_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_dwidth_converter" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_axis_switch_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_switch" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_axi_crossbar_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_crossbar" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axis_cmd_fifo/axis_cmd_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_doce_transport_layer/u_tx_fsm/cmd_fifo_inst/axis_cmd_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_data_fifo/axis_data_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_doce_transport_layer/u_tx_fsm/axis_fifo_inst1/axis_data_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rx_barrier_fifo/rx_barrier_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_rx_inst/rx_barrier_fifo_inst/rx_barrier_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/s_b_fifo/s_b_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_rx_inst/s_b_fifo_inst/s_b_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/s_r_fifo/s_r_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_rx_inst/s_r_fifo_inst/s_r_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/m_ar_fifo/m_ar_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_rx_inst/m_ar_fifo_inst/m_ar_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/m_w_fifo/m_w_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_rx_inst/m_w_fifo_inst/m_w_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/m_aw_fifo/m_aw_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_rx_inst/m_aw_fifo_inst/m_aw_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/tx_stream_switch/tx_stream_switch.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_tx_inst/tx_stream_switch_inst/tx_stream_switch</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/m_b_fifo/m_b_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_tx_inst/m_inter_tx_inst/m_b_fifo_inst/m_b_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/r_num_fifo/r_num_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_tx_inst/m_inter_tx_inst/r_num_fifo_inst/r_num_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/m_r_stream_data_fifo/m_r_stream_data_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_tx_inst/m_inter_tx_inst/m_r_stream_data_fifo_inst/m_r_stream_data_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/s_ar_fifo/s_ar_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_tx_inst/s_inter_tx_inst/s_ar_fifo_inst/s_ar_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/s_w_stream_data_fifo/s_w_stream_data_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_tx_inst/s_inter_tx_inst/s_w_stream_data_fifo_inst/s_w_stream_data_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/s_aw_fifo/s_aw_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_tx_inst/s_inter_tx_inst/s_aw_fifo_inst/s_aw_fifo</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_lite_crossbar/axi_lite_crossbar.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_deoi_transaction_layer/axi_lite_crossbar_inst/axi_lite_crossbar</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/ar_decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/aw_decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/aw_width_converter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/axi_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/axi_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/barrier_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/doce_transaction_layer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/id_inquire.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/m_inter_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transport_layer/mac_id_table.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/r_connection_id_gene.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/r_decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/r_width_converter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transport_layer/rx_depacketing.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transport_layer/rx_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/rx_switch.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transaction_layer/s_inter_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transport_layer/transport_layer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transport_layer/tx_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/transport_layer/tx_packeting.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/doce_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axis_data_fifo_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_data_fifo" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axis_dwidth_converter_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_dwidth_converter" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axis_switch_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_switch" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axi_crossbar_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_crossbar" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/doce_top_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8be60527</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>doce_top_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_ADDR_WIDTH">44</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>Axi Id Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_ID_WIDTH">18</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_SIZE_WIDTH</spirit:name>
      <spirit:displayName>Axi Size Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_SIZE_WIDTH">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_BASE_ADDR</spirit:name>
      <spirit:displayName>Axi Base Addr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_BASE_ADDR" spirit:bitStringLength="44">0x00040000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_LITE_BASE_ADDR</spirit:name>
      <spirit:displayName>Axi Lite Base Addr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_LITE_BASE_ADDR" spirit:bitStringLength="44">0x00080000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">doce_top_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">16</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>doce_top_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>16</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-03-29T09:18:21Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1120a4_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54fb69ae_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427584fb_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680400f6_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4baf0a06_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed99629_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434890d5_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5609898a_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740d2f41_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fea74a9_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282923f0_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bcdb6a7_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ca4c01_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f17e0ab_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b0f07c_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56adeb4f_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c7dfce_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373beeee_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1fca6d_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc0f036_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9dfa0c_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4f0a2c_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fcfd19b_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7f8fb7_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2f9579_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40074e74_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1e7e6f_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406da7aa_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209a8a9c_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dce22f7_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c13dcfb_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a28be1_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687bdf16_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4532f207_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5290f558_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d97f25_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63003b48_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46206575_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5af481_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d9d6bf_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@781ef3d2_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ecae7b3_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219d63ba_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9835a8_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50db9937_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11cbcc57_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e90455_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@646ef29c_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5517f4_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36343be_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf29f70_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274b3d5_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@287d0944_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7914f7fa_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b58f01_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cff02e1_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba8c26e_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536c8716_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ee5f97_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe9debf_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da27666_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f604a8_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5548d99d_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3091b48d_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74a6e228_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5daa836e_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298167c9_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516d0fcc_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114f2fa7_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2157fb73_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f21566a_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1f1d4d_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790c9a33_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18043a4d_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5986d5_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7443d654_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e366907_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4184f5b3_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6616d14a_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a9179d_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277bd0fb_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d681201_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d037a0_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae3c5e6_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd5b2e1_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d45e17_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da36277_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c30f398_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed79c81_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c6ce4e_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f79d32_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7e7691_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f57d1a0_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78de0c1_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a6def1_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2a9f42_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f6f1cf_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a006004_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213f8c74_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e06009_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b420043_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c07313d_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ef7f23_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a8a844f_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f5598f3_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72bc9b5f_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20fce49_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76bdd385_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c8488b_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@324afc09_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77beef94_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34eb0fb_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1320c4c9_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766761c3_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e098f90_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f46d861_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37bcbe03_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc9415a_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3658e996_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c532cf3_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26874d01_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c74491a_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ebd70c_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@167856e3_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e88c74_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49068a87_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39afe08_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fb29d2_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a590aaa_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49882c01_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f22f8_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2720fb44_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d1cfe0_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@270a3d4_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f20032_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd456c6_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a1b2dc_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ee6e05_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14eec5d4_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702476d1_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3363bb21_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1bda93_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640840a4_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5e14dc_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3f3d5b_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4223a95a_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1400e578_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c5e3c2_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e522781_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60557ce7_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed8d298_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63bb6bb3_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b805a4_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9a2af4_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed1a442_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d17a563_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47795381_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@666ac275_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1e3b6e_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a7336c_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34aee3db_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de0aece_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4133135a_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22739f47_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7cf886_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2b43e5_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2364ba17_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c2e1b1_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7b52ad_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6ce228_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63925769_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fef2936_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c36a12_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264e19f2_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb1b45a_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d2321b_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f93cc3f_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a770791_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434f8113_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a773efd_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97c3506_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b91ea86_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27138a9f_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a515cbd_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a45332_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ef6631_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@517dc09_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b366fe_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b90764b_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6532acd8_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c1bbfd_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11a68211_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e653829_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ceccfa_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418e10b1_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0bf86b_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eff86c2_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c2ae2b_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c09ed53_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc8ec9f_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb0bb29_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5410373c_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5017795f_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4229ee16_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45cf2496_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc8aa74_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337d9484_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e0d995_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2616819a_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0f1ae0_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7470bc61_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3937315d_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c982e76_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13e66267_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21130e41_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aade527_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356e6815_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d49e4c_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afc2d3_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d4905e_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1b64ee_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bba3d31_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40525caf_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cbbdaf_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc234fe_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212aaef3_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f47467_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1087251b_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b34da_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2a720_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2327aebb_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156219f_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e57f8e4_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6edfad1d_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f73c285_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e412d28_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3347ac84_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f00adaa_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48449257_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0e046a_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255e765_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35de57ed_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8f0050_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a758ea_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c534ad_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500290d9_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b3c322_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7133db91_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dce4cb8_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283e5543_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593d18fd_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f0ebd9_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1348f27f_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dddb719_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b611389_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247bdb60_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ae1c92_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266e96bb_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339f8a43_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c9b86a_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b92a14_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2f3609_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f19d2f9_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b53b05_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f009de_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/bfs-ps/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dcf09e0_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/bfs-ps/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2224ea47_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/bfs-ps/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc3105a_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/bfs-ps/ip_repo/doce</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5358715c_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/bfs-ps/ip_repo/doce</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2_AR75986</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="dd47a98f"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="8304e79e"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="2d17b9d3"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b90bdf69"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d8d51f6b"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="3a05ebaf"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="bebfedac"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
