<div id="pf202" class="pf w0 h0" data-page-no="202"><div class="pc pc202 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg202.png"/><div class="t m0 x33 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>If enabled, the Filter block will incur up to one bus clock additional latency penalty</div><div class="t m0 x117 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">on COUT due to the fact that COUT, which is crossing clock domain boundaries,</div><div class="t m0 x117 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">must be resynchronized to the bus clock.</div><div class="t m0 x33 hf y505 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>CR1[WE] and CR1[SE] are mutually exclusive.</div><div class="t m0 x9 hd y2d15 ff1 fs7 fc0 sc0 ls0 ws0">29.7<span class="_ _b"> </span>Memory map/register definitions</div><div class="t m0 x23 h9 y2d16 ff1 fs2 fc0 sc0 ls0 ws0">CMP memory map</div><div class="t m0 x88 h10 y2d17 ff1 fs4 fc0 sc0 ls0">Absolute</div><div class="t m0 x33 h10 y2d18 ff1 fs4 fc0 sc0 ls0">address</div><div class="t m0 x50 h10 y2d19 ff1 fs4 fc0 sc0 ls0">(hex)</div><div class="t m0 x30 h6f y2d18 ff1 fs4 fc0 sc0 ls0 ws0">Register name<span class="_ _20"> </span><span class="v14">Width</span></div><div class="t m0 x78 h70 y2d1a ff1 fs4 fc0 sc0 ls0 ws0">(in bits)<span class="_ _110"> </span><span class="v14">Access<span class="_ _90"> </span>Reset value<span class="_ _20f"> </span><span class="v14">Section/</span></span></div><div class="t m0 x12e h10 y2d1a ff1 fs4 fc0 sc0 ls0">page</div><div class="t m0 xf6 h7 y2d1b ff2 fs4 fc0 sc0 ls0 ws0">4007_3000<span class="_ _90"> </span>CMP Control Register 0 (CMP0_CR0)<span class="_ _29"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3e"> </span>00h<span class="_ _14d"> </span><span class="fc1">29.7.1/514</span></div><div class="t m0 xf6 h7 y2d1c ff2 fs4 fc0 sc0 ls0 ws0">4007_3001<span class="_ _90"> </span>CMP Control Register 1 (CMP0_CR1)<span class="_ _29"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3e"> </span>00h<span class="_ _14d"> </span><span class="fc1">29.7.2/515</span></div><div class="t m0 xf6 h7 y2d1d ff2 fs4 fc0 sc0 ls0 ws0">4007_3002<span class="_ _90"> </span>CMP Filter Period Register (CMP0_FPR)<span class="_ _74"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3e"> </span>00h<span class="_ _14d"> </span><span class="fc1">29.7.3/517</span></div><div class="t m0 xf6 h7 y2d1e ff2 fs4 fc0 sc0 ls0 ws0">4007_3003<span class="_ _90"> </span>CMP Status and Control Register (CMP0_SCR)<span class="_ _79"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3e"> </span>00h<span class="_ _43"> </span><span class="fc1">29.7.4/517</span></div><div class="t m0 xf6 h7 y2d1f ff2 fs4 fc0 sc0 ls0 ws0">4007_3004<span class="_ _90"> </span>DAC Control Register (CMP0_DACCR)<span class="_ _20c"> </span>8<span class="_ _14d"> </span>R/W<span class="_ _3f"> </span>00h<span class="_ _14d"> </span><span class="fc1">29.7.5/518</span></div><div class="t m0 xf6 h7 y2d20 ff2 fs4 fc0 sc0 ls0 ws0">4007_3005<span class="_ _90"> </span>MUX Control Register (CMP0_MUXCR)<span class="_ _f1"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3e"> </span>00h<span class="_ _14d"> </span><span class="fc1">29.7.6/519</span></div><div class="t m0 x9 h1b y2d21 ff1 fsc fc0 sc0 ls0 ws0">29.7.1<span class="_ _b"> </span>CMP Control Register 0 (CMP<span class="ff7 ws24e">x</span>_CR0)</div><div class="t m0 x9 h7 y2b8b ff2 fs4 fc0 sc0 ls0 ws0">Address: 4007_3000h base + 0h offset = 4007_3000h</div><div class="t m0 x81 h1d y2d22 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y2d23 ff2 fs4 fc0 sc0 ls0 ws28b">Read 0<span class="_ _1a1"> </span><span class="ws3ad ve">FILTER_CNT </span><span class="ws290">0 0<span class="_ _71"> </span><span class="ve">HYSTCTR</span></span></div><div class="t m0 x8b h7 y2d24 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y2d25 ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x21 h9 y2d26 ff1 fs2 fc0 sc0 ls0 ws20b">CMP<span class="ff7">x</span><span class="ws0">_CR0 field descriptions</span></div><div class="t m0 x12c h10 y2d27 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y2d28 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x91 h7 y2d29 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y2d28 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y2d29 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1 h7 y2d2a ff2 fs4 fc0 sc0 ls0">6–4</div><div class="t m0 x88 h7 y2d2b ff2 fs4 fc0 sc0 ls0">FILTER_CNT</div><div class="t m0 x83 h7 y2d2a ff2 fs4 fc0 sc0 ls0 ws0">Filter Sample Count</div><div class="t m0 x83 h7 y2d2c ff2 fs4 fc0 sc0 ls0 ws0">Represents the number of consecutive samples that must agree prior to the comparator ouput filter</div><div class="t m0 x83 h7 y2d2d ff2 fs4 fc0 sc0 ls0 ws0">accepting a new output state. For information regarding filter programming and latency, see the <span class="fc1">Functional</span></div><div class="t m0 x83 h7 y2d2e ff2 fs4 fc1 sc0 ls0 ws190">description<span class="fc0">.</span></div><div class="t m0 x83 h7 y2d2f ff2 fs4 fc0 sc0 ls0 ws0">000<span class="_ _28"> </span>Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not</div><div class="t m0 x3c h7 y2d30 ff2 fs4 fc0 sc0 ls0 ws0">recommended. If SE = 0, COUT = COUTA.</div><div class="t m0 x83 h7 y2d31 ff2 fs4 fc0 sc0 ls0 ws0">001<span class="_ _28"> </span>One sample must agree. The comparator output is simply sampled.</div><div class="t m0 x83 h7 y2d32 ff2 fs4 fc0 sc0 ls0 ws0">010<span class="_ _28"> </span>2 consecutive samples must agree.</div><div class="t m0 x83 h7 y2d33 ff2 fs4 fc0 sc0 ls0 ws0">011<span class="_ _28"> </span>3 consecutive samples must agree.</div><div class="t m0 x83 h7 y2d34 ff2 fs4 fc0 sc0 ls0 ws0">100<span class="_ _28"> </span>4 consecutive samples must agree.</div><div class="t m0 x1b h7 y2d35 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map/register definitions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">514<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf202" data-dest-detail='[514,"XYZ",null,398,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:502.000000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf203" data-dest-detail='[515,"XYZ",null,454.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:486.500000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf205" data-dest-detail='[517,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:471.000000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf205" data-dest-detail='[517,"XYZ",null,445.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:455.500000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf206" data-dest-detail='[518,"XYZ",null,331.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:440.000000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf207" data-dest-detail='[519,"XYZ",null,579.429,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:424.500000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf202" data-dest-detail='[514,"XYZ",null,238.75,null]'><div class="d m1" style="border-style:none;position:absolute;left:135.498000px;bottom:312.000000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf202" data-dest-detail='[514,"XYZ",null,212.25,null]'><div class="d m1" style="border-style:none;position:absolute;left:222.748000px;bottom:307.500000px;width:54.504000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf203" data-dest-detail='[515,"XYZ",null,643.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:359.498000px;bottom:312.000000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf203" data-dest-detail='[515,"XYZ",null,617.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:415.498000px;bottom:312.000000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf203" data-dest-detail='[515,"XYZ",null,590.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:480.751000px;bottom:307.500000px;width:42.498000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf208" data-dest-detail='[520,"XYZ",null,516.117,null]'><div class="d m1" style="border-style:none;position:absolute;left:513.027000px;bottom:170.250000px;width:41.517000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf208" data-dest-detail='[520,"XYZ",null,516.117,null]'><div class="d m1" style="border-style:none;position:absolute;left:131.850000px;bottom:159.250000px;width:43.515000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
