--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml spi_flash_test.twx spi_flash_test.ncd -o
spi_flash_test.twr spi_flash_test.pcf -ucf spi_flash_test.ucf

Design file:              spi_flash_test.ncd
Physical constraint file: spi_flash_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3678 paths analyzed, 954 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.519ns.
--------------------------------------------------------------------------------

Paths for end point ax_debounce_m0/q_reg_16 (SLICE_X0Y11.B3), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_debounce_m0/q_reg_18 (FF)
  Destination:          ax_debounce_m0/q_reg_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.484ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_debounce_m0/q_reg_18 to ax_debounce_m0/q_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y11.DQ       Tcko                  0.476   ax_debounce_m0/q_reg<18>
                                                       ax_debounce_m0/q_reg_18
    SLICE_X1Y10.A2       net (fanout=3)        0.948   ax_debounce_m0/q_reg<18>
    SLICE_X1Y10.A        Tilo                  0.259   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>1
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>2
    SLICE_X4Y8.D5        net (fanout=2)        0.888   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>1
    SLICE_X4Y8.D         Tilo                  0.235   ax_debounce_m0/button_out
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>4
    SLICE_X0Y11.B3       net (fanout=11)       1.329   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o
    SLICE_X0Y11.CLK      Tas                   0.349   ax_debounce_m0/q_reg<18>
                                                       ax_debounce_m0/q_next<16>1
                                                       ax_debounce_m0/q_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (1.319ns logic, 3.165ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_debounce_m0/q_reg_4 (FF)
  Destination:          ax_debounce_m0/q_reg_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.402ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.191 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_debounce_m0/q_reg_4 to ax_debounce_m0/q_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y8.BQ        Tcko                  0.476   ax_debounce_m0/q_reg<6>
                                                       ax_debounce_m0/q_reg_4
    SLICE_X1Y8.A1        net (fanout=3)        0.945   ax_debounce_m0/q_reg<4>
    SLICE_X1Y8.A         Tilo                  0.259   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>1
    SLICE_X4Y8.D6        net (fanout=2)        0.809   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>
    SLICE_X4Y8.D         Tilo                  0.235   ax_debounce_m0/button_out
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>4
    SLICE_X0Y11.B3       net (fanout=11)       1.329   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o
    SLICE_X0Y11.CLK      Tas                   0.349   ax_debounce_m0/q_reg<18>
                                                       ax_debounce_m0/q_next<16>1
                                                       ax_debounce_m0/q_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      4.402ns (1.319ns logic, 3.083ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_debounce_m0/q_reg_7 (FF)
  Destination:          ax_debounce_m0/q_reg_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.347ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_debounce_m0/q_reg_7 to ax_debounce_m0/q_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AQ        Tcko                  0.430   ax_debounce_m0/q_reg<10>
                                                       ax_debounce_m0/q_reg_7
    SLICE_X0Y9.A1        net (fanout=3)        0.748   ax_debounce_m0/q_reg<7>
    SLICE_X0Y9.A         Tilo                  0.235   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>2
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>3
    SLICE_X4Y8.D3        net (fanout=2)        1.021   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>2
    SLICE_X4Y8.D         Tilo                  0.235   ax_debounce_m0/button_out
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>4
    SLICE_X0Y11.B3       net (fanout=11)       1.329   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o
    SLICE_X0Y11.CLK      Tas                   0.349   ax_debounce_m0/q_reg<18>
                                                       ax_debounce_m0/q_next<16>1
                                                       ax_debounce_m0/q_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      4.347ns (1.249ns logic, 3.098ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point ax_debounce_m0/q_reg_19 (SLICE_X1Y11.A3), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_debounce_m0/q_reg_18 (FF)
  Destination:          ax_debounce_m0/q_reg_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.465ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.191 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_debounce_m0/q_reg_18 to ax_debounce_m0/q_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y11.DQ       Tcko                  0.476   ax_debounce_m0/q_reg<18>
                                                       ax_debounce_m0/q_reg_18
    SLICE_X1Y10.A2       net (fanout=3)        0.948   ax_debounce_m0/q_reg<18>
    SLICE_X1Y10.A        Tilo                  0.259   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>1
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>2
    SLICE_X4Y8.D5        net (fanout=2)        0.888   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>1
    SLICE_X4Y8.D         Tilo                  0.235   ax_debounce_m0/button_out
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>4
    SLICE_X1Y11.A3       net (fanout=11)       1.286   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o
    SLICE_X1Y11.CLK      Tas                   0.373   ax_debounce_m0/q_reg<19>
                                                       ax_debounce_m0/q_next<19>1
                                                       ax_debounce_m0/q_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      4.465ns (1.343ns logic, 3.122ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_debounce_m0/q_reg_4 (FF)
  Destination:          ax_debounce_m0/q_reg_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.383ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.191 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_debounce_m0/q_reg_4 to ax_debounce_m0/q_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y8.BQ        Tcko                  0.476   ax_debounce_m0/q_reg<6>
                                                       ax_debounce_m0/q_reg_4
    SLICE_X1Y8.A1        net (fanout=3)        0.945   ax_debounce_m0/q_reg<4>
    SLICE_X1Y8.A         Tilo                  0.259   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>1
    SLICE_X4Y8.D6        net (fanout=2)        0.809   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>
    SLICE_X4Y8.D         Tilo                  0.235   ax_debounce_m0/button_out
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>4
    SLICE_X1Y11.A3       net (fanout=11)       1.286   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o
    SLICE_X1Y11.CLK      Tas                   0.373   ax_debounce_m0/q_reg<19>
                                                       ax_debounce_m0/q_next<19>1
                                                       ax_debounce_m0/q_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      4.383ns (1.343ns logic, 3.040ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_debounce_m0/q_reg_7 (FF)
  Destination:          ax_debounce_m0/q_reg_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.328ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_debounce_m0/q_reg_7 to ax_debounce_m0/q_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AQ        Tcko                  0.430   ax_debounce_m0/q_reg<10>
                                                       ax_debounce_m0/q_reg_7
    SLICE_X0Y9.A1        net (fanout=3)        0.748   ax_debounce_m0/q_reg<7>
    SLICE_X0Y9.A         Tilo                  0.235   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>2
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>3
    SLICE_X4Y8.D3        net (fanout=2)        1.021   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>2
    SLICE_X4Y8.D         Tilo                  0.235   ax_debounce_m0/button_out
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>4
    SLICE_X1Y11.A3       net (fanout=11)       1.286   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o
    SLICE_X1Y11.CLK      Tas                   0.373   ax_debounce_m0/q_reg<19>
                                                       ax_debounce_m0/q_next<19>1
                                                       ax_debounce_m0/q_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (1.273ns logic, 3.055ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point ax_debounce_m0/q_reg_2 (SLICE_X1Y7.C1), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_debounce_m0/q_reg_18 (FF)
  Destination:          ax_debounce_m0/q_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.447ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.333 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_debounce_m0/q_reg_18 to ax_debounce_m0/q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y11.DQ       Tcko                  0.476   ax_debounce_m0/q_reg<18>
                                                       ax_debounce_m0/q_reg_18
    SLICE_X1Y10.A2       net (fanout=3)        0.948   ax_debounce_m0/q_reg<18>
    SLICE_X1Y10.A        Tilo                  0.259   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>1
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>2
    SLICE_X4Y8.D5        net (fanout=2)        0.888   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>1
    SLICE_X4Y8.D         Tilo                  0.235   ax_debounce_m0/button_out
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>4
    SLICE_X1Y7.C1        net (fanout=11)       1.268   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o
    SLICE_X1Y7.CLK       Tas                   0.373   ax_debounce_m0/q_reg<3>
                                                       ax_debounce_m0/q_next<2>1
                                                       ax_debounce_m0/q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.447ns (1.343ns logic, 3.104ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_debounce_m0/q_reg_4 (FF)
  Destination:          ax_debounce_m0/q_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.365ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.333 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_debounce_m0/q_reg_4 to ax_debounce_m0/q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y8.BQ        Tcko                  0.476   ax_debounce_m0/q_reg<6>
                                                       ax_debounce_m0/q_reg_4
    SLICE_X1Y8.A1        net (fanout=3)        0.945   ax_debounce_m0/q_reg<4>
    SLICE_X1Y8.A         Tilo                  0.259   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>1
    SLICE_X4Y8.D6        net (fanout=2)        0.809   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>
    SLICE_X4Y8.D         Tilo                  0.235   ax_debounce_m0/button_out
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>4
    SLICE_X1Y7.C1        net (fanout=11)       1.268   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o
    SLICE_X1Y7.CLK       Tas                   0.373   ax_debounce_m0/q_reg<3>
                                                       ax_debounce_m0/q_next<2>1
                                                       ax_debounce_m0/q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.365ns (1.343ns logic, 3.022ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ax_debounce_m0/q_reg_7 (FF)
  Destination:          ax_debounce_m0/q_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.333 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ax_debounce_m0/q_reg_7 to ax_debounce_m0/q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AQ        Tcko                  0.430   ax_debounce_m0/q_reg<10>
                                                       ax_debounce_m0/q_reg_7
    SLICE_X0Y9.A1        net (fanout=3)        0.748   ax_debounce_m0/q_reg<7>
    SLICE_X0Y9.A         Tilo                  0.235   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>2
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>3
    SLICE_X4Y8.D3        net (fanout=2)        1.021   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>2
    SLICE_X4Y8.D         Tilo                  0.235   ax_debounce_m0/button_out
                                                       ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o<31>4
    SLICE_X1Y7.C1        net (fanout=11)       1.268   ax_debounce_m0/q_reg[31]_GND_2_o_equal_10_o
    SLICE_X1Y7.CLK       Tas                   0.373   ax_debounce_m0/q_reg<3>
                                                       ax_debounce_m0/q_next<2>1
                                                       ax_debounce_m0/q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (1.273ns logic, 3.037ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point timer_15 (SLICE_X12Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_15 (FF)
  Destination:          timer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_15 to timer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.DQ      Tcko                  0.200   timer<15>
                                                       timer_15
    SLICE_X12Y28.D6      net (fanout=3)        0.031   timer<15>
    SLICE_X12Y28.CLK     Tah         (-Th)    -0.190   timer<15>
                                                       timer_15_rstpot
                                                       timer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point ax_debounce_m0/q_reg_11 (SLICE_X0Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ax_debounce_m0/q_reg_11 (FF)
  Destination:          ax_debounce_m0/q_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ax_debounce_m0/q_reg_11 to ax_debounce_m0/q_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AQ       Tcko                  0.200   ax_debounce_m0/q_reg<14>
                                                       ax_debounce_m0/q_reg_11
    SLICE_X0Y10.A6       net (fanout=3)        0.033   ax_debounce_m0/q_reg<11>
    SLICE_X0Y10.CLK      Tah         (-Th)    -0.190   ax_debounce_m0/q_reg<14>
                                                       ax_debounce_m0/q_next<11>1
                                                       ax_debounce_m0/q_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.390ns logic, 0.033ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point timer_3 (SLICE_X12Y25.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_3 (FF)
  Destination:          timer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_3 to timer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.DQ      Tcko                  0.200   timer<3>
                                                       timer_3
    SLICE_X12Y25.D6      net (fanout=3)        0.034   timer<3>
    SLICE_X12Y25.CLK     Tah         (-Th)    -0.190   timer<3>
                                                       timer_3_rstpot
                                                       timer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_FSM_FFd2/CLK
  Logical resource: state_FSM_FFd1/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: state_FSM_FFd2/SR
  Logical resource: state_FSM_FFd1/SR
  Location pin: SLICE_X14Y20.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.519|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3678 paths, 0 nets, and 1023 connections

Design statistics:
   Minimum period:   4.519ns{1}   (Maximum frequency: 221.288MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 20 09:33:54 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



