// Seed: 3974386496
module module_0 ();
  wire id_2;
  wire id_4;
  integer id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  always @(posedge 1, posedge 1) begin : LABEL_0
    #1;
    id_2 <= id_2++ == 1;
  end
  wire id_3;
  wire id_4;
  module_0 modCall_1 ();
  id_5(
      .sum(1), .id_0(1), .id_1(1), .id_2()
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
