

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Ver 6.16.x.x</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Ver 6.16.x.x">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Ver 6.16.x.x" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="Ver616xx"
		  data-hnd-context="331"
		  data-hnd-title="Ver 6.16.x.x"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="ReleaseNotes.html">Release Notes</a></li><li><a href="PriorReleaseNotes.html">Prior Release Notes</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="PriorReleaseNotes.html" title="Prior Release Notes" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="Ver618xx.html" title="Ver 6.18.x.x" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="Ver614xx.html" title="Ver 6.14.x.x" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Ver 6.16.x.x</h2>

            <div class="main-content">
                
<h3 class="rvps66"><span class="rvts0"><span class="rvts214">Release Notes</span></span></h3>
<h3 class="rvps66"><span class="rvts0"><a class="rvts264" href="Ver616xx.html#v6.16.16.0">v6.16.16.0</a></span></h3>
<h3 class="rvps66"><span class="rvts0"><a class="rvts264" href="Ver616xx.html#v6.16.12.0">v6.16.12.0</a></span></h3>
<h3 class="rvps66"><span class="rvts0"><a class="rvts264" href="Ver616xx.html#v6.16.10.0">v6.16.10.0</a></span></h3>
<h3 class="rvps66"><span class="rvts0"><a class="rvts264" href="Ver616xx.html#v6.16.8.0">v6.16.8.0</a></span></h3>
<h3 class="rvps66"><span class="rvts0"><a class="rvts264" href="Ver616xx.html#v6.16.6.0">v6.16.6.0</a></span></h3>
<h3 class="rvps66"><span class="rvts0"><a class="rvts264" href="Ver616xx.html#v6.16.4.0">v6.16.4.0</a></span></h3>
<h3 class="rvps66"><span class="rvts0"><a class="rvts264" href="Ver616xx.html#v6.16.2.0">v6.16.2.0</a></span></h3>
<h3 class="rvps66"><span class="rvts0"><a class="rvts264" href="Ver616xx.html#v6.16.0.0">v6.16.0.0</a></span></h3>
<h3 class="rvps66"><span class="rvts0"><span class="rvts96"><br/></span></span></h3>
<h3 class="rvps66"><span class="rvts0"><span class="rvts214"><br/></span></span></h3>
<h3 class="rvps66"><span class="rvts0"><span class="rvts214">v6.16.16.0</span></span></h3>
<p class="rvps14"><span class="rvts134">IDesignSpec™</span><br/><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts126">RTL Bug fixes:</span></p>
<p class="rvps2"><span class="rvts126">&nbsp;</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">Fixed in C header when multiple instances of same chip are referred in board.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Fix of extra prefix in C header when referred in subblock.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Duplicates are removed in case of same variant in case of top file.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Parameter definition have is fixed in subblock when addr_sort is applied.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Timing loop in amba3ahblite widget with hreadyout signal</span><span class="rvts190">.</span></li>
</ul>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts126">UVM Enhancements:</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">Hdlpath now supported for top level elements</span><a class="rvts263" href="hdl_pathhdl_path_internalpropert.html#hdl_path%20top%20level">.More Details</a><span class="rvts190">.</span></li>
</ul>
<p class="rvps14"><span class="rvts134"><br/></span></p>
<p class="rvps14"><span class="rvts134">IDesignSpec™</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">consolidated read :- if two continuous fields are read together then it gives entire value of that particular register. </span><span class="rvts185">More Details</span><span class="rvts186">.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Now sequences will return integer value in case of firmware.</span><span class="rvts185">More Detals</span><span class="rvts186">.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">User can now compare register value from sequence to any specified.</span><span class="rvts185">More Details</span><span class="rvts186">.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">{check_read} property supports :-It will read registers value twice and then values are compared if there is difference between then it return error.</span><span class="rvts185">More Details.</span></li>
</ul>
<h3 class="rvps66"><span class="rvts0"><span class="rvts249"><br/></span></span></h3>
<h3 class="rvps66"><span class="rvts0"><span class="rvts180"><br/></span></span></h3>
<h3 class="rvps66"><a name="v6.16.12.0"></a><span class="rvts0"><span class="rvts214">v6.16.12.0</span></span></h3>
<p class="rvps14"><span class="rvts155">9th January 2019</span></p>
<h3 class="rvps66"><span class="rvts0"><span class="rvts214"><br/></span></span></h3>
<h3 class="rvps66"><span class="rvts0"><span class="rvts259">Note: In case you see formatting issues in the doc pages, please clear your browser cache and re-login.</span></span></h3>
<h3 class="rvps66"><span class="rvts0"><span class="rvts6"><br/></span></span></h3>
<p class="rvps14"><span class="rvts134">IDesignSpec™</span><br/><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts126">RTL Enhancements:</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">{reg_prot ="priv,secure" or "unpriv,nonsecure" or "priv/unpriv" or "secure/nonsecure"}: This property is now supported for external section. </span><a class="rvts185" href="ProtectionProperties.html#reg_prot_12_0">More Details</a></li>
 <li class="rvps72 noindent"><span class="rvts186">Memory is now supported inside section in case of Verilog output. </span><a class="rvts185" href="Memory.html#memory%20inside%20section">More Details</a></li>
 <li class="rvps72 noindent"><span class="rvts186">{</span><span class="rvts193">rtl.precedence=hw;intr.status =&lt;channel&gt;;rtl.hw_enb=false</span><span class="rvts186">} properties are now supported with {intr.post=&lt;channel&gt;} property.</span></li>
</ul>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps2"><span class="rvts126">UVM Enhancements:</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">{config_hdl_path=false}: When this property &nbsp;is applied, IDS does not add HDL path in configure function. </span><a class="rvts185" href="UVMProperties.html#config_hdl_path">More Details</a></li>
 <li class="rvps72 noindent"><span class="rvts186">{uvm.vreg=true}: If section with external is defined with this property then the external section will become a memory (extended from uvm_mem) and all registers inside this external section will be extended from uvm_vreg and mapped on this memory. &nbsp;</span><a class="rvts185" href="UVMProperties.html#uvm.vreg">More Details</a></li>
</ul>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts126">SystemRDL Enhancements:</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts14">Warning messages will now be thrown in case an invalid property is used in System RDL input format or if a UDP is used and not defined.</span></li>
 <li class="rvps2 noindent"><span class="rvts14">-search_path: &nbsp;This IDS-Batch switch has been added which will override with default path and will search included rdl files in the directory specified in the search path switch </span><span class="rvts23">More Details</span></li>
 <li class="rvps2 noindent"><span class="rvts14">Board hierarchy is now supported in System RDL. </span><span class="rvts23">More Details</span><span class="rvts14">&nbsp;</span></li>
 <li class="rvps2 noindent"><span class="rvts14">Incdir switch is used in case multiple files are included/referred from different directories in another systemRDL file. The relative path of multiple files can be given semi colon separated.</span><span class="rvts169">More Details</span></li>
</ul>
<p class="rvps2"><span class="rvts260">IPXACT Enhancement:</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">Signals are now supported in IP-XACT.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Virtual register is supported in IP-XACT.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Parameters are supported in IP-XACT.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">When volatile is set to true on field/register in IPXACT input file then in generated UVM output, volatile bit in 'config' function is high automatically.</span></li>
</ul>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps2"><span class="rvts260">Bug Fixes:</span></p>
<p class="rvps2"><span class="rvts260"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">Bug fix for register write in case of {cdc.clock= &lt;clock name&gt;} when the data gets changed; it was lost. Now, the data doesn’t get lost.&nbsp;</span></li>
 <li class="rvps72 noindent"><span class="rvts186">For BLL register, the “&lt;regname_fieldname&gt;_q” now gets cleared when sw access is write clear(wc).</span></li>
 <li class="rvps81 noindent"><span class="rvts34">Fixed 'pprot' signal in AXI bus protocol for non secure access,&nbsp;earlier it was resulting in an error when secure transaction was accessing unsecure registers. Now it is allowed.</span></li>
 <li class="rvps81 noindent"><span class="rvts34">Fixed message when block is referred inside a board.&nbsp;</span></li>
 <li class="rvps81 noindent"><span class="rvts34">Fixed annotation for {rtl.hw_w0p=true} when both accesses are readable.</span></li>
 <li class="rvps81 noindent"><span class="rvts34">Fixed annotation for {external =false|0} with {type=mem}.</span></li>
 <li class="rvps81 noindent"><span class="rvts34">counter.signal property has been fixed for systemRDL input format.</span></li>
 <li class="rvps81 noindent"><span class="rvts34">When counter is used with the software access ‘rc’ a corner case has been fixed where the register field is read, and counter is updated in the same cycle.</span></li>
 <li class="rvps81 noindent"><span class="rvts34">Bug for uvm.reg_name_format property has been fixed for indirect register where the table register is extended from the correct class name now during randomization at the block level.&nbsp;</span></li>
 <li class="rvps81 noindent"><span class="rvts34">Bug has been fixed where the *_TABLE will be extended by the class mentioned in the property uvm.reg_class and class uvm_reg_indirect_data will not be overridden by the property</span></li>
</ul>
<p class="rvps100"><span class="rvts186"><br/></span></p>
<p class="rvps100"><span class="rvts186"><br/></span></p>
<p class="rvps14"><span class="rvts134">IDesignSpec™</span></p>
<p class="rvps14"><span class="rvts134"><br/></span></p>
<p class="rvps2"><span class="rvts126">Enhancements:</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts254">In case of register read,the function will return integer value corresponding to its success or failure value. </span><span class="rvts185">More Details</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Now Headers containing Copyright in ISS firmware output can be altered.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">If the register is readable then all of its fields will be automatically rea</span><span class="rvts254">dable. </span><span class="rvts185">More Details</span></li>
 <li class="rvps72 noindent"><span class="rvts186">{uvm_door = front/back}: Parameterized sequences are now supported, read and write transaction path can be configured by using parameters.</span><span class="rvts185"> More Details</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Older version of excel format which is “.xls” is now supported in ISS.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">New configuration settings, Guard banding, have been added in C output of ISS. </span><span class="rvts185">More Details</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Global switch, Optimize, has been added in Configuration settings which will enable tool to generate code for writing and reading registers and fields through structural path. </span><span class="rvts185">More Details</span></li>
</ul>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps2"><span class="rvts260">Bug Fixes:</span></p>
<p class="rvps2"><span class="rvts260"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">Fixes done for CSV output generation when loops are used while writing sequences in ISS.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Fixes done for Matlab output generation when complex expression of variables is passed as a value while writing the sequence.</span></li>
</ul>
<p class="rvps100"><span class="rvts186"><br/></span></p>
<p class="rvps100"><span class="rvts186">&nbsp;</span></p>
<h3 class="rvps66"><a name="v6.16.10.0"></a><span class="rvts0"><span class="rvts214">v6.16.10.0</span></span></h3>
<p class="rvps14"><span class="rvts155">8th December 2018</span></p>
<h3 class="rvps66"><span class="rvts0"><span class="rvts96"><br/></span></span></h3>
<p class="rvps14"><span class="rvts134">IDesignSpec™</span></p>
<p class="rvps14"><span class="rvts134"><br/></span></p>
<p class="rvps2"><span class="rvts126">RTL Enhancements:</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts194">{rtl.reg_enb=false}: This property is now hierarchical. Applying this property at top will disable the generation of ‘reg_enb’ signal for an entire regmap. </span><a class="rvts211" href="RTLProperties.html#reg_enb">More Details</a></li>
 <li class="rvps72 noindent"><span class="rvts194">{rtl.hw_enb=false}: This property is now hierarchical. Applying this property at top will disable the generation of ‘&lt;reg&gt;_&lt;field&gt;_in_enb’ signal for an entire regmap. </span><a class="rvts211" href="RTLProperties.html#rtl.hw_enb">More Details</a></li>
 <li class="rvps2 noindent"><span class="rvts14">{Counter.incr.width=&lt;positive integer&gt;}: This property has been supported in which a signal is generated, and its width is specified by the mentioned property. </span><a class="rvts23" href="RTLProperties.html#counter.incr.width">More Details</a></li>
 <li class="rvps2 noindent"><span class="rvts14">{Counter.incr.val=&lt;signal/positive integer&gt;}: This property has been enhanced to support signal value. </span><a class="rvts23" href="RTLProperties.html#counter.incr.val">More Details</a></li>
</ul>
<p class="rvps72"><span class="rvts262"><br/></span></p>
<p class="rvps2"><span class="rvts126">UVM Enhancements:</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts194">{auto_volatile=true}: This property can be applied at the top level module to make all hardware writable fields, in the hierarchy, volatile. </span><a class="rvts211" href="UVMProperties.html#auto_volatile">More Details</a></li>
 <li class="rvps72 noindent"><span class="rvts194">{uvm_guard_band=false}:If this property is applied at top level module then it removes the default guard banding from the UVM classes. </span><a class="rvts211" href="UVMProperties.html#auto_volatile">More Details</a></li>
 <li class="rvps72 noindent"><span class="rvts194">{memory=uvm} or {memory=all}:It will create multiple instances based on the value of repeat. The number of registers in section will become the depth of memory and size of registers will become the size of the memory. </span><a class="rvts211" href="UVMProperties.html#memory=uvm">More Details</a></li>
 <li class="rvps72 noindent"><span class="rvts257">In hdl_path, a new function ‘has_hdl_path’ has been added before clearing the hdl_path for third party output. </span><a class="rvts211" href="DefiningUVMHDL_PATH.html#has_hdl_path">More Details</a></li>
 <li class="rvps72 noindent"><span class="rvts257">Custom hdl path in case of repeat will now work with %d specifier and generate %0d in output. </span><a class="rvts211" href="DefiningUVMHDL_PATH.html#Custom%20hdl%20path">More Details</a></li>
</ul>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts126">General Enhancements:</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts194">Supported DITA output (xml output format) for framemaker in IDS-Batch. </span><a class="rvts211" href="DITA.html">More Details</a></li>
 <li class="rvps72 noindent"><span class="rvts194">Added code indentation in Perl output.</span></li>
</ul>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps97 noindent"><span class="rvts186">Documentation for Inserting delay stages in RTL has been added. Please </span><a class="rvts185" href="InsertingdelaysinRTL.html">refer here</a></li>
</ul>
<p class="rvps72"><span class="rvts262"><br/></span></p>
<p class="rvps2"><span class="rvts126">CHeader Enhancements:</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts194">Board level is now supported in Cheader alt1 output.</span></li>
</ul>
<p class="rvps72"><span class="rvts194"><br/></span></p>
<p class="rvps72"><span class="rvts194"><br/></span></p>
<p class="rvps2"><span class="rvts126">SystemRDL Enhancements:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts194">Fieldwidth: This sytemRDL feature has been supported which specifies the number of field bits.</span></li>
 <li class="rvps72 noindent"><span class="rvts194">Incrwidth property has been supported now in systemRDL in which a signal is generated, and its width is specified by the incrwidth property.</span></li>
 <li class="rvps72 noindent"><span class="rvts194">The incrvalue property can now take signal as an input where, the counter will be incremented depending on the signal value.</span></li>
</ul>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts16">Bug fixes:</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts194">Bug fixed while &nbsp;using custom code for UVM in IDS-Batch.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">{intr.post=&lt;channel</span><span class="rvts194">&gt;</span><span class="rvts186">}: Fixes done for code generated for multiple bit field when used along with {rtl.hw_enb=false} and {rtl.precedence=sw}.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Bug fix for hw_enb functionality when {intr.post=&lt;channel</span><span class="rvts194">&gt;</span><span class="rvts186">} is used along with {intr.status=&lt;channel&gt;}.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">{buffer_trig_reg=&lt;reg&gt;}: In case of repeat on register, buffer will be created for all the instances of &lt;reg&gt; except for the [0]th instance so as to avoid one cycle delay in reading. &nbsp;</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Bug fixed in case of UVM where multiple definition of the same class were generated in case of type=subblock.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Swacc attribute has been fixed in systemRDL which tells weather register is read or written.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Counter.signal property has been fixed in systemRDL.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Singlepulse property has been fixed in systemRDL.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Haltenable property has been fixed in systemRDL.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">'we' property has been fixed in systemRDL.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">When counter is used with the software access ‘rc’ along with the alias register, a corner case has been fixed where the register field is read, and counter is updated in the same cycle.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">In case of coverage in UVM RAL, unique names will be generated for each repeated register instance.</span></li>
</ul>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps14"><span class="rvts134">IDesignSpec™</span></p>
<p class="rvps14"><span class="rvts134"><br/></span></p>
<p class="rvps2"><span class="rvts126">Enhancements:</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts194">{firmware_guard_band=false}: </span><span class="rvts256">By using this property, header files for sequences and API package will be generated with guard band.</span><span class="rvts194"> </span><span class="rvts211">More Details</span></li>
</ul>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts16">Bug fixes:</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts194">Proper annotation check has been applied in case of array declaration in sequences.</span></li>
 <li class="rvps72 noindent"><span class="rvts194">Back annotation is improved if user is using a variable/argument/constant which is not defined while writing sequences.</span></li>
</ul>
<h3 class="rvps66"><span class="rvts0"><span class="rvts96"><br/></span></span></h3>
<h3 class="rvps66"><span class="rvts0"><span class="rvts258"><br/></span></span></h3>
<h3 class="rvps66"><span class="rvts0"><span class="rvts96"><br/></span></span></h3>
<h3 class="rvps66"><span class="rvts0"><span class="rvts96"><br/></span></span></h3>
<h3 class="rvps66"><a name="v6.16.8.0"></a><span class="rvts0"><span class="rvts214">v6.16.8.0</span></span></h3>
<p class="rvps14"><span class="rvts155">26th November 2018</span></p>
<h3 class="rvps66"><span class="rvts0"><span class="rvts96"><br/></span></span></h3>
<p class="rvps6"><span class="rvts14"><br/></span></p>
<p class="rvps14"><span class="rvts134">IDesignSpec™</span></p>
<p class="rvps14"><span class="rvts134"><br/></span></p>
<p class="rvps2"><span class="rvts126">C Header Enhancements:</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps99 noindent"><span class="rvts14">Support for C Header at board level using velocity template file “%board%_csr_reg_access.h.vm”. Using this file, cheader can be generated for each block definition in the top level. At top level, IDS generates a single file ‘&lt;board name&gt;_csr_reg_access.h’ which can be split into block level c header files using a perl script ‘BlockHeader.pl’.</span></li>
</ul>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts16">Bug fixes:</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps75 noindent"><span class="rvts193">{xml_addr_mux=&lt;integer&gt;}: B</span><span class="rvts186">ase addresses has been fixed. </span><span class="rvts193">Now the base address of the referenced xml file can be overwritten by the offset provided on the ref template at top level.</span><span class="rvts261"> </span><span class="rvts193">This will work only when “xml_addr_mux” property is present on the ref template when xml file is referred.</span></li>
 <li class="rvps75 noindent"><span class="rvts193">Fixes for duplicate typedef declarations in block level C header velocity template file “%block%_reg_access.h.vm”.</span></li>
</ul>
<p class="rvps75"><span class="rvts186"><br/></span></p>
<h3 class="rvps66"><span class="rvts0"><span class="rvts96"><br/></span></span></h3>
<h3 class="rvps66"><a name="v6.16.6.0"></a><span class="rvts0"><span class="rvts214">v6.16.6.0</span></span></h3>
<p class="rvps14"><span class="rvts155">3rd November 2018</span></p>
<h3 class="rvps66"><span class="rvts0"><span class="rvts96"><br/></span></span></h3>
<p class="rvps6"><span class="rvts14"><br/></span></p>
<p class="rvps14"><span class="rvts134">IDesignSpec™</span></p>
<p class="rvps14"><span class="rvts134"><br/></span></p>
<p class="rvps2"><span class="rvts126">RTL Enhancements:</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps97 noindent"><span class="rvts186">Aggregation logic in a separate module(for AMBA-AHB and AMBA3-AHB-lite): New files IDS_&lt;chip_name&gt;_&lt;bus_name&gt;_aggregation.v &nbsp;&amp; IDS_&lt;chip_name&gt;_&lt;bus_name&gt;_aggregation_wrapper.sv will be generated. </span><a class="rvts185" href="AggregationLogic.html">More Details</a></li>
 <li class="rvps97 noindent"><span class="rvts254">Widgets: </span><span class="rvts193">The Interface widgets in System Verilog are renamed with prefix ‘IDS_’.&nbsp;</span></li>
 <li class="rvps97 noindent"><span class="rvts193">AMBA-AHB, AMBA3-AHB-lite and AMBA-AXI4-lite: By default, no wor/wands are used anymore at chip level. User can use -rtl_wire on command line to remove from block level as well</span></li>
 <li class="rvps97 noindent"><span class="rvts186">For read-only ('ro' / 'rc') Trigger Buffer register, the buffers are read-only and similarly for write-only Trigger Buffer registers, buffers are write-ony.</span></li>
</ul>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps75 noindent"><span class="rvts193">{memory=rtl}:This property will create multiple instances based on the repeat value for Verilog output. Basically, it will create the structure of the memory. </span><a class="rvts216" href="RTLProperties.html#mem=rtl">More Details</a></li>
</ul>
<p class="rvps81"><span class="rvts14"><br/></span></p>
<p class="rvps75"><span class="rvts255"><br/></span></p>
<p class="rvps75"><span class="rvts250"><br/></span></p>
<p class="rvps2"><span class="rvts126">UVM Enhancements:</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps97 noindent"><span class="rvts186">{uvm.reg_access=true}: By using this property, if all fields in a register are software readable then the software access of register will be 'ro', similarly if all fields in a register are software writeable then software access of that register will be 'wo'. In case fields in a register are readable as well as writeable or have other special access, then register access will be 'rw'. </span><a class="rvts185" href="UVMProperties.html#uvm.reg_access">More Details</a></li>
 <li class="rvps97 noindent"><span class="rvts186">{uvm_lock_model = false}: By applying this property, it will remove all the lock model call function from the generated output. </span><a class="rvts185" href="UVMProperties.html#uvm_lock_model">More Details</a></li>
 <li class="rvps97 noindent"><span class="rvts186">{uvm_add_regmap=&lt;map_name&gt;:&lt;base_address&gt;}: This property creates additional register maps and user can give base address to these maps as well. </span><a class="rvts185" href="UVMProperties.html#uvm_add_regmap">More Details</a></li>
 <li class="rvps97 noindent"><span class="rvts186">{volatile=true}: This property will set 'volatile' argument in the 'configure' function to '1'. &nbsp;</span></li>
 <li class="rvps97 noindent"><span class="rvts186">{uvm_opt=1}: </span><span class="rvts252">This property </span><span class="rvts251">removes UVM factory registration macros. </span><a class="rvts253" href="UVMProperties.html#uvm_opt">More Details</a></li>
</ul>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">{uvm.alter_acces=true}:By using this property, '</span><span class="rvts219">w1t/w1c' access is converted to 'wo' access and callback is used to toggle/clear value</span><span class="rvts186">. </span><a class="rvts185" href="UVMProperties.html#uvm.alter_access">More Details</a></li>
</ul>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps81 noindent"><span class="rvts14">{regdef_pkg=true}:</span><span class="rvts34"> Have implemented new top property </span><span class="rvts14">{regdef_pkg=true} at block level to support package definition (&lt;blockname&gt;_regdef_pkg.sv) in case of third party UVM output</span><span class="rvts34">. </span><a class="rvts23" href="UVMProperties.html#regdef_pkg">More Details</a></li>
</ul>
<p class="rvps81"><span class="rvts34"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps81 noindent"><span class="rvts14">{uvm_opt=1}:</span><span class="rvts34"> Have implemented new top property </span><span class="rvts14">{uvm_opt=1} at both Top level (Board level) and block level to remove UVM factory registration macros</span><span class="rvts34">. Instead of UVM factory “create” in build function, it will use “new”. </span><a class="rvts23" href="UVMProperties.html#regdef_pkg">More Details</a></li>
</ul>
<p class="rvps81"><span class="rvts24"><br/></span></p>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts126">General Enhancements:</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps98 noindent"><span class="rvts194">Velocity template: New template velocity files namely ‘global_instances.h.vm’ and global_types.h.vm’ have been added which will generate two separate C header files which will contain Block Address definitions from the top level and typedefs definitions respectively.</span></li>
 <li class="rvps98 noindent"><span class="rvts186">{unit=&lt;address_unit&gt;}: When this property is applied on the block then it will modify the default address unit for that particular block. </span><a class="rvts185" href="GeneralProperties.html#unit">More Details</a></li>
 <li class="rvps98 noindent"><span class="rvts186">In configure section, 'Force' button has been added to generate all referred document forcefully. </span><a class="rvts185" href="ConfigurationinIDS-Word.html#force">More Details</a></li>
 <li class="rvps98 noindent"><span class="rvts186">In IDS-Word, user can now ref 'ipxact(1685-2014)' file.</span></li>
 <li class="rvps97 noindent"><span class="rvts186">Documentation for creating top level registers specification for SoC</span><span class="rvts194"> has been added. Please </span><a class="rvts211" href="ToplevelRegisterSpecificationfor.html">refer here</a><span class="rvts194">&nbsp;</span></li>
</ul>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts126">SV Header Enhancements:</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">Velocity Template: A new velocity template file has been added which will generate separate READMASK and WRITEMASK for each field and separate macro for each software access which IDS support in SV Header.</span></li>
</ul>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts126">IP-XACT Enhancements:</span></p>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps81 noindent"><span class="rvts34">{xml_addr_mux=&lt;integer&gt;}: Have implemented new top property {xml_addr_mux=&lt;integer&gt;} at block level, this property will multiply each register offset with the property value, in case of third party IPXACT input. At Top level (Board/Chip level), this property is to be applied on referred xml block, to get the offset multiple of property level. </span><a class="rvts23" href="IP-XACTProperties.html#xml_addr_mux">More Details</a></li>
</ul>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts16">Bug fixes:</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps75 noindent"><span class="rvts186">{aliased=true}: Fixes for ‘wr_valid’ signals when this property is applied for Verilog output.</span></li>
 <li class="rvps75 noindent"><span class="rvts186">{external_ack=true}: Fixes done when this property is used on an external section/register inside the repeated internal section for Verilog output.</span></li>
 <li class="rvps75 noindent"><span class="rvts186">{addressing=regalign}: Bug fixes for the size of section when this property is applied on the top.</span></li>
 <li class="rvps75 noindent"><span class="rvts186">Bug fix for base information in ‘create’ function in case of repeat for UVM output.</span></li>
 <li class="rvps75 noindent"><span class="rvts186">Bug fix for multi-dimensional repeat for Verilog and System Verilog output.</span></li>
 <li class="rvps75 noindent"><span class="rvts186">Fixes for lint warnings related to offset, in case of trigger buffer register.</span></li>
 <li class="rvps75 noindent"><span class="rvts186">Bug fixes in wide registers when sections with repeat are used for RTL generation.</span></li>
 <li class="rvps75 noindent"><span class="rvts186">Bug fixes for offset at chip level in case of Verilog output.</span></li>
 <li class="rvps75 noindent"><span class="rvts186">Bug fix for ‘wo’ software access in case of Verilog output.</span></li>
</ul>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">AXI bus hung up in case of ARV™ generation in case of repeat property has been fixed.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Bug has been fixed which was occurring while referring one IP-XACT file into other.</span></li>
</ul>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">Bug fix for hrdata signal of AHB bus, when combination of repeated &amp; non-repeated blocks are used, in RTL.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Bug fix for multi-dimensional register inside a block in UVM.</span></li>
 <li class="rvps2 noindent"><span class="rvts14">Bug fixes in case of external section inside internal section while having repeat on block in system Verilog output. &nbsp;</span></li>
 <li class="rvps2 noindent"><span class="rvts14">Fixes for misinterpretation of argument "n_bytes" of "create_map" function in UVM.</span></li>
</ul>
<p class="rvps75"><span class="rvts186"><br/></span></p>
<p class="rvps75"><span class="rvts186"><br/></span></p>
<p class="rvps14"><span class="rvts134">IDesignSpec™</span></p>
<p class="rvps14"><span class="rvts134"><br/></span></p>
<p class="rvps2"><span class="rvts126">&nbsp;Enhancements:</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps97 noindent"><span class="rvts186">User can comment commands while writing sequences. </span><span class="rvts185">More Details</span><span class="rvts186">&nbsp;</span></li>
</ul>
<h3 class="rvps66"><span class="rvts0"><span class="rvts96"><br/></span></span></h3>
<h3 class="rvps66"><a name="v6.16.4.0"></a><span class="rvts0"><span class="rvts214">v6.16.4.0</span></span></h3>
<p class="rvps14"><span class="rvts155">5th October 2018</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps96"><span class="rvts186"><br/></span></p>
<p class="rvps14"><span class="rvts134">IDesignSpec™</span></p>
<p class="rvps14"><span class="rvts134"><br/></span></p>
<p class="rvps2"><span class="rvts126">RTL Enhancements:</span></p>
<p class="rvps2"><span class="rvts242"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">AXI4FULL : The wand and wor are replaced by wire in the Verilog output.&nbsp;</span></li>
 <li class="rvps72 noindent"><span class="rvts186">{external_ack=apb_widget_ff}: With this property read/write transactions on internal registers will not be dependent upon external register </span><a class="rvts216" href="RTLProperties.html#ext_ack=ff">More Details</a></li>
</ul>
<p class="rvps72"><span class="rvts245"><br/></span></p>
<p class="rvps72"><span class="rvts246">UVM </span><span class="rvts247">Enhancements:</span></p>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts240">When we apply "</span><span class="rvts241">vertical_reuse=true"</span><span class="rvts240"> at the top level with </span><span class="rvts186">out_third_party=d </span><span class="rvts240">feature, only the intermediate and top-level files will be generated and the files containing register will not be generated</span><span class="rvts241">. </span><span class="rvts240">This is useful if leaf level files are not to be re-generated.&nbsp;</span><span class="rvts241"> </span><a class="rvts216" href="VerticalReuse.html#uvm:%20vertical:%20no%20leaf">More Details</a></li>
 <li class="rvps72 noindent"><span class="rvts240">Parameters are supported on the board and subblock in case of UVM.</span></li>
</ul>
<p class="rvps2"><span class="rvts202"><br/></span></p>
<h3 class="rvps93"><span class="rvts0"><span class="rvts248">General Enhancements:</span></span></h3>
<p class="rvps72"><a class="rvts216" href="VerticalReuse.html#uvm:%20vertical:%20no%20leaf"><br/></a></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts240">-if_html : &nbsp;This command line option is used to generate multiple output file for 'html alt2' in hierarchical format. This is very useful for large SoC datasheet generation.</span><span class="rvts239"> </span><a class="rvts244" href="HTMLALT2.html#hierarchical%20format">More Details</a><span class="rvts239">&nbsp;</span></li>
</ul>
<p class="rvps72"><span class="rvts239"><br/></span></p>
<h3 class="rvps93"><span class="rvts0"><span class="rvts248">Misrac Header Enhancements:</span></span></h3>
<p class="rvps14"><span class="rvts34"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps11 noindent"><span class="rvts14">Enhancement has been done for Misrac header format in case of offset generation for 1-bit field.</span></li>
</ul>
<p class="rvps72"><span class="rvts239"><br/></span></p>
<p class="rvps72"><span class="rvts239"><br/></span></p>
<p class="rvps2"><span class="rvts16">Bug fixes:</span></p>
<p class="rvps2"><span class="rvts243"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">{registered=false}: In this property fix has been done in case of register when this property is used along with the repeat property.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Bug fixes for macro 'NOT_CLEAR_HDL_PATH', when repeat is applied over reggroups for UVM output.&nbsp;</span></li>
 <li class="rvps72 noindent"><span class="rvts186">hw_wr_trigger: The property has been fixed for triggering the correct register.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">{volatile=true}: When the following property is applied on a field, set_compare() function will not be present in case of UVM output.</span></li>
</ul>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">Removed Redundant string in UVM output in case of subblock.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Fixed 'pprot' signal in APB bus protocol for non secure access, earlier it was resulting in an error when secure transaction was accessing unsecure registers. Now it is allowed.</span></li>
</ul>
<h3 class="rvps66"><span class="rvts0"><span class="rvts238"><br/></span></span></h3>
<h3 class="rvps66"><a name="v6.16.2.0"></a><span class="rvts0"><span class="rvts214">v6.16.2.0</span></span></h3>
<p class="rvps14"><span class="rvts155">14th September 2018</span></p>
<p class="rvps14"><span class="rvts155"><br/></span></p>
<p class="rvps14"><span class="rvts134">IDesignSpec™</span></p>
<p class="rvps14"><span class="rvts134"><br/></span></p>
<h3 class="rvps93"><span class="rvts0"><span class="rvts230">General Enhancements:</span></span></h3>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps14 noindent"><span class="rvts34">No Lint warning: An option has been added in the configuration window (IDS Word, IDS Excel, IDSCal) to remove Lint warnings from Verilog RTL which is similar to command line option -no_lint_warn. Also, lint warnings related to "width mismatch in assignment of decode signal" is also removed. &nbsp;</span><a class="rvts23" href="ConfigurationinIDS-Word.html">More Details</a></li>
</ul>
<p class="rvps14"><span class="rvts34"><br/></span></p>
<h3 class="rvps93"><span class="rvts0"><span class="rvts230">SVHeader Enhancements:</span></span></h3>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps14 noindent"><span class="rvts34">SVheader output generation is supported at Board level through Velocity template.</span></li>
</ul>
<p class="rvps14"><span class="rvts34"><br/></span></p>
<h3 class="rvps93"><span class="rvts0"><span class="rvts230">UVM Enhancements</span></span></h3>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps93 noindent"><span class="rvts0"><span class="rvts232">{uvm_lock_model=false} : This property has been used to remove all the lock model call function. It can only be used with '-fast' or '-fast_uvm' switch. </span></span><span class="rvts0"><a class="rvts236" href="UVMProperties.html#uvm_lock_model">More Details</a></span></li>
</ul>
<p class="rvps14"><span class="rvts34"><br/></span></p>
<h3 class="rvps93"><span class="rvts0"><span class="rvts230">Bug Fixes</span></span></h3>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps14 noindent"><span class="rvts34">addr_decode_stages : Bug fixed when this property is used with AXI Bus.</span></li>
 <li class="rvps14 noindent"><span class="rvts34">wr_stb_stages and rd_stb_stages poperty fixed in case of APB Bus.</span></li>
 <li class="rvps14 noindent"><span class="rvts34">Bug fix when external register is inside a section having repeat.</span></li>
 <li class="rvps14 noindent"><span class="rvts34">uvm.reg_name_format : Bug fixed in this property while using -fast option.&nbsp;</span></li>
 <li class="rvps14 noindent"><span class="rvts34">hdl_path: This property has been fixed in case of subblock.</span></li>
</ul>
<p class="rvps14"><span class="rvts155"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h3 class="rvps66"><a name="v6.16.0.0"></a><span class="rvts0"><span class="rvts214">v6.16.0.0</span></span></h3>
<p class="rvps14"><span class="rvts155">31</span><span class="rvts229">st</span><span class="rvts155"> August 2018&nbsp;</span></p>
<p class="rvps14"><span class="rvts34"><br/></span></p>
<p class="rvps14"><span class="rvts134">IDesignSpec™</span></p>
<p class="rvps14"><span class="rvts34"><br/></span></p>
<h3 class="rvps93"><span class="rvts0"><span class="rvts230">RTL Enhancements</span></span></h3>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps94 noindent"><span class="rvts0"><span class="rvts231">{singlepulse=read} : This property genearates an output pulse whenever the register field is read from the sw side </span></span><span class="rvts0"><a class="rvts236" href="RTLProperties.html#singlepulse">More Details</a></span></li>
 <li class="rvps94 noindent"><span class="rvts0"><span class="rvts231">{rtl_wrapper=true} : It will create wrapper files for the block on which it is used </span></span><span class="rvts0"><a class="rvts236" href="RTLWrapper.html">More Details</a></span></li>
 <li class="rvps94 noindent"><span class="rvts0"><span class="rvts231">{wrapper_port=true/applogic}: By using this property only those signals and ports will be instantiated in the wrapper on which this property is used </span></span><span class="rvts0"><a class="rvts236" href="RTLWrapper.html">More Details</a></span></li>
 <li class="rvps94 noindent"><span class="rvts0"><span class="rvts231">{lock/lock_r=&lt;signal_name&gt;%d} : By using this property, lock is supported for repeat on registers as well </span></span><span class="rvts0"><a class="rvts236" href="LockRegister.html#lock_with_signal">More Details</a></span></li>
 <li class="rvps94 noindent"><span class="rvts0"><span class="rvts231">Unaligned memory is supported in VHDL</span></span></li>
 <li class="rvps94 noindent"><span class="rvts0"><span class="rvts231">rtl.byte_enable is now supported in system verilog as well</span></span></li>
</ul>
<p class="rvps81"><span class="rvts14"><br/></span></p>
<h3 class="rvps93"><span class="rvts0"><span class="rvts230">UVM Enhancements</span></span></h3>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">In the field's configure function default value is defined with field size</span></li>
 <li class="rvps72 noindent"><span class="rvts186">parity is supported in uvm with -fast and -fast_uvm option </span><a class="rvts185" href="FunctionalSafety.html#parity_in_uvm_with_fast_switch">More Details</a></li>
</ul>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h3 class="rvps93"><span class="rvts0"><span class="rvts230">General Enhancements:</span></span></h3>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps81 noindent"><span class="rvts34">-fast_verilog, -fast_uvm and -fast_html switches can be used to generate Verilog, UVM and HTML output respectively for speed up </span><span class="rvts23">More Details</span></li>
 <li class="rvps81 noindent"><span class="rvts34">IDS now supports YAML output as well </span><a class="rvts23" href="YAML1.html">More Details</a></li>
 <li class="rvps81 noindent"><span class="rvts34">Reg Diff : This feature of IDS can be used for comparing two register specification files </span><a class="rvts23" href="RegDiff.html">More Details</a></li>
 <li class="rvps81 noindent"><span class="rvts34">{global_addressing=true}:</span><span class="rvts237">This propery will generate relative addresses with respective to system/board</span><span class="rvts34"> </span><a class="rvts23" href="GeneralProperties.html#global_addressing">More Details</a></li>
</ul>
<p class="rvps81"><span class="rvts31"><br/></span></p>
<h3 class="rvps93"><span class="rvts0"><span class="rvts230">Industry Standards</span></span></h3>
<p class="rvps14"><span class="rvts34"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts193">Created an edge on pready signal for apb bus protocol</span><span class="rvts194"> (apb_widget_ff.v)&nbsp;</span></li>
</ul>
<p class="rvps81"><span class="rvts31"><br/></span></p>
<h3 class="rvps93"><span class="rvts0"><span class="rvts230">Bug Fixes</span></span></h3>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">Fix for rtl.hw_enb property when used alongwith cdc.clock</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Fixed cheader.name_format property when block is referred from another file in chip</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Fix for invalid code generated in case chip is referred in board while generating UVM output</span></li>
 <li class="rvps72 noindent"><span class="rvts186">'intr.out' proprerty can now take only single value</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Fix for usage of rdecode signal inside read error wire signal for AX14FULL bus</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Fixed for '_rd_valid_out_reg' port generated when index register is used with property hw_rd_trigger and wr_rd_trigger on chip level</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Fix for 'lock_r' property when applied on field with hierarchal repeat values</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Fix for jumbled text in index when a link is expanded in htmlalt2 output</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Fixed error messages in excel parser when excel workbook has invalid formulas</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Fix for write/read error signals in case of parameterized repeat on register or section</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Bug fixes for repeat on block</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Fix for section loop (section with repeat) having an external register</span></li>
</ul>
<p class="rvps14"><span class="rvts34"><br/></span></p>
<h3 class="rvps93"><span class="rvts0"><span class="rvts233">Automatic Register Verification ( ARV™ )</span></span></h3>
<h3 class="rvps93"><span class="rvts0"><span class="rvts233"><br/></span></span></h3>
<h3 class="rvps93"><span class="rvts0"><span class="rvts230">Enhancements</span></span></h3>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps94 noindent"><span class="rvts0"><span class="rvts232">rtl.name_format property is supported in top wrapper file</span></span></li>
 <li class="rvps94 noindent"><span class="rvts0"><span class="rvts232">Repeat on register is supported in case of third party output</span></span></li>
</ul>
<p class="rvps81"><span class="rvts34"><br/></span></p>
<h3 class="rvps93"><span class="rvts0"><span class="rvts230">Bug Fixes</span></span></h3>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">html ARV™ report fixed when generated on chip level.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Parameters fixed for external registers in case top level is chip.</span></li>
</ul>
<h3 class="rvps95"><span class="rvts0"><span class="rvts234"><br/></span></span></h3>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps14"><span class="rvts35">Known Issues:</span></p>
<p class="rvps14"><span class="rvts35">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts209">-fast and -fast_verilog option for verilog generation:</span></li>
 <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: circle;">
  <li class="rvps75 noindent"><span class="rvts186">trigger buffer register is not supported</span></li>
  <li class="rvps75 noindent"><span class="rvts186">alias register and aliased register is not supported</span></li>
  <li class="rvps75 noindent"><span class="rvts186">different regwidth registers are not yet supported</span></li>
  <li class="rvps75 noindent"><span class="rvts186">counters with repeat are not supported</span></li>
  <li class="rvps75 noindent"><span class="rvts186">some properties with repeat are not supported</span></li>
  <li class="rvps75 noindent"><span class="rvts186">block with repeat is not supported</span></li>
  <li class="rvps75 noindent"><span class="rvts186">repeat on external registers</span></li>
 </ul>
</ul>
<p class="rvps75"><span class="rvts209">Workaround</span><span class="rvts186">: Please do not use -fast (or -fast_verilog) option for verilog generation.</span></p>
<p class="rvps75"><span class="rvts186"><br/></span></p>
<p class="rvps75"><span class="rvts186"><br/></span></p>
<p class="rvps72"><span class="rvts235">NOTE : This release does not include patch ver 6.14.14.0</span><span class="rvts190"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/feature-tour/advanced-project-analyzer/">Maximize Your Documentation Output with HelpNDoc's Advanced Project Analyzer</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

