// Seed: 1286551786
module module_0 (
    input  wire id_0,
    output wor  id_1
);
  id_3(
      -1'b0 ? id_0 : -1'b0
  );
  wire id_4;
  always id_3[1'b0] = -1;
endmodule
program module_1 (
    output wor id_0,
    input wor id_1,
    inout supply0 id_2,
    output supply1 id_3,
    input tri1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.type_0 = 0;
  wire id_7, id_8, id_9;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_3;
  wire id_1, id_2;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2
  );
endmodule
