#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 22 16:03:14 2020
# Process ID: 1398
# Current directory: /home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.runs/synth_1
# Command line: vivado -log alu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu.tcl
# Log file: /home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.runs/synth_1/alu.vds
# Journal file: /home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source alu.tcl -notrace
Command: synth_design -top alu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1500 
WARNING: [Synth 8-6901] identifier 'START' is used before its declaration [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/multiplicacion/multiplicador.v:76]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1886.727 ; gain = 207.684 ; free physical = 1865 ; free virtual = 7549
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/alu/alu.v:4]
INFO: [Synth 8-226] default block is never used [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/alu/alu.v:46]
INFO: [Synth 8-226] default block is never used [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/alu/alu.v:58]
INFO: [Synth 8-6157] synthesizing module 'sum4b' [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/sum4bcc/sum4b.v:3]
WARNING: [Synth 8-3848] Net co in module/entity sum4b does not have driver. [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/sum4bcc/sum4b.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sum4b' (1#1) [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/sum4bcc/sum4b.v:3]
WARNING: [Synth 8-7023] instance 'sum' of module 'sum4b' has 5 connections declared, but only 4 given [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/alu/alu.v:72]
INFO: [Synth 8-6157] synthesizing module 'multiplicador' [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/multiplicacion/multiplicador.v:22]
	Parameter START bound to: 0 - type: integer 
	Parameter CHECK bound to: 1 - type: integer 
	Parameter ADD bound to: 2 - type: integer 
	Parameter SHIFT bound to: 3 - type: integer 
	Parameter END1 bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplicador' (2#1) [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/multiplicacion/multiplicador.v:22]
WARNING: [Synth 8-7023] instance 'mul' of module 'multiplicador' has 6 connections declared, but only 5 given [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/alu/alu.v:73]
INFO: [Synth 8-6157] synthesizing module 'restador' [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/new/restador.v:23]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'restador' (3#1) [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/new/restador.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSSeg' [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/display/BCDtoSSeg.v:3]
INFO: [Synth 8-226] default block is never used [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/display/BCDtoSSeg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSSeg' (4#1) [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/display/BCDtoSSeg.v:3]
WARNING: [Synth 8-3848] Net sal_div in module/entity alu does not have driver. [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/alu/alu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/alu/alu.v:4]
WARNING: [Synth 8-3917] design alu has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design alu has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design alu has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design alu has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design alu has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design alu has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design alu has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design alu has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design restador has unconnected port clk
WARNING: [Synth 8-3331] design restador has unconnected port INIT
WARNING: [Synth 8-3331] design sum4b has unconnected port co
WARNING: [Synth 8-3331] design sum4b has unconnected port init
WARNING: [Synth 8-3331] design alu has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1923.633 ; gain = 244.590 ; free physical = 1908 ; free virtual = 7590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.477 ; gain = 259.434 ; free physical = 1901 ; free virtual = 7581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.477 ; gain = 259.434 ; free physical = 1901 ; free virtual = 7581
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1938.477 ; gain = 0.000 ; free physical = 1893 ; free virtual = 7573
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.258 ; gain = 0.000 ; free physical = 2046 ; free virtual = 7651
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2093.258 ; gain = 0.000 ; free physical = 2057 ; free virtual = 7651
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2093.258 ; gain = 414.215 ; free physical = 2557 ; free virtual = 8022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2093.258 ; gain = 414.215 ; free physical = 2557 ; free virtual = 8022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2093.258 ; gain = 414.215 ; free physical = 2557 ; free virtual = 8022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2093.258 ; gain = 414.215 ; free physical = 2549 ; free virtual = 8015
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module sum4b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module multiplicador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module restador 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design alu has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design alu has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design alu has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design alu has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design alu has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design alu has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design alu has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design alu has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design alu has unconnected port rst
INFO: [Synth 8-3886] merging instance 'mul/sh_reg' (FDE) to 'mul/add_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/add_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mul/rst_reg )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin status_reg[2] with 1st driver pin 'mul/status_reg[2]/Q' [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/multiplicacion/multiplicador.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin status_reg[2] with 2nd driver pin 'GND' [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/multiplicacion/multiplicador.v:85]
CRITICAL WARNING: [Synth 8-6858] multi-driven net status_reg[2] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/multiplicacion/multiplicador.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin status_reg[1] with 1st driver pin 'mul/status_reg[1]/Q' [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/multiplicacion/multiplicador.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin status_reg[1] with 2nd driver pin 'GND' [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/multiplicacion/multiplicador.v:85]
CRITICAL WARNING: [Synth 8-6858] multi-driven net status_reg[1] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/multiplicacion/multiplicador.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin status_reg[0] with 1st driver pin 'mul/status_reg[0]/Q' [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/multiplicacion/multiplicador.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin status_reg[0] with 2nd driver pin 'GND' [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/multiplicacion/multiplicador.v:85]
CRITICAL WARNING: [Synth 8-6858] multi-driven net status_reg[0] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/multiplicacion/multiplicador.v:85]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2093.258 ; gain = 414.215 ; free physical = 2544 ; free virtual = 8010
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2093.258 ; gain = 414.215 ; free physical = 2421 ; free virtual = 7883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2093.258 ; gain = 414.215 ; free physical = 2421 ; free virtual = 7883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2093.258 ; gain = 414.215 ; free physical = 2419 ; free virtual = 7881
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2093.258 ; gain = 414.215 ; free physical = 2421 ; free virtual = 7883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2093.258 ; gain = 414.215 ; free physical = 2421 ; free virtual = 7883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2093.258 ; gain = 414.215 ; free physical = 2421 ; free virtual = 7883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2093.258 ; gain = 414.215 ; free physical = 2421 ; free virtual = 7883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2093.258 ; gain = 414.215 ; free physical = 2421 ; free virtual = 7883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2093.258 ; gain = 414.215 ; free physical = 2421 ; free virtual = 7883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     2|
|2     |LUT5 |     2|
|3     |LUT6 |     8|
|4     |IBUF |     8|
|5     |OBUF |    15|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    35|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2093.258 ; gain = 414.215 ; free physical = 2421 ; free virtual = 7883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2093.258 ; gain = 259.434 ; free physical = 2473 ; free virtual = 7935
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2093.258 ; gain = 414.215 ; free physical = 2473 ; free virtual = 7935
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.258 ; gain = 0.000 ; free physical = 2540 ; free virtual = 8002
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.227 ; gain = 0.000 ; free physical = 2486 ; free virtual = 7947
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 27 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 2096.227 ; gain = 626.258 ; free physical = 2622 ; free virtual = 8083
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.227 ; gain = 0.000 ; free physical = 2622 ; free virtual = 8083
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.runs/synth_1/alu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu_utilization_synth.rpt -pb alu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 22 16:04:04 2020...
