
E22-Rx_V0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066a8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08006878  08006878  00007878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006948  08006948  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006948  08006948  00007948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006950  08006950  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006950  08006950  00007950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006954  08006954  00007954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006958  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001474  20000068  080069c0  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200014dc  080069c0  000084dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000103ed  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e9a  00000000  00000000  00018485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da8  00000000  00000000  0001b320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a48  00000000  00000000  0001c0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002483f  00000000  00000000  0001cb10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000134d9  00000000  00000000  0004134f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d31a6  00000000  00000000  00054828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001279ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fcc  00000000  00000000  00127a14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0012b9e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006860 	.word	0x08006860

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08006860 	.word	0x08006860

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <circ_buffer_enqueue>:
 * @param 	data	: 	Array of bytes to add to the buffer
 *
 * @param 	size 	:	Size of the data array
 */
void circ_buffer_enqueue(circ_buffer_t *cb, uint8_t* data, uint8_t size)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	4613      	mov	r3, r2
 80005e8:	71fb      	strb	r3, [r7, #7]
	if ((cb->end + 1) % BUFFER_SIZE == cb->start)
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	f893 34ca 	ldrb.w	r3, [r3, #1226]	@ 0x4ca
 80005f0:	1c59      	adds	r1, r3, #1
 80005f2:	4b1e      	ldr	r3, [pc, #120]	@ (800066c <circ_buffer_enqueue+0x90>)
 80005f4:	fb83 2301 	smull	r2, r3, r3, r1
 80005f8:	105a      	asrs	r2, r3, #1
 80005fa:	17cb      	asrs	r3, r1, #31
 80005fc:	1ad2      	subs	r2, r2, r3
 80005fe:	4613      	mov	r3, r2
 8000600:	009b      	lsls	r3, r3, #2
 8000602:	4413      	add	r3, r2
 8000604:	1aca      	subs	r2, r1, r3
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	f893 34c9 	ldrb.w	r3, [r3, #1225]	@ 0x4c9
 800060c:	429a      	cmp	r2, r3
 800060e:	d029      	beq.n	8000664 <circ_buffer_enqueue+0x88>
	{
		// Buffer is full, do not add new element
		return;
	}
	memcpy(cb->buffer[cb->end], data, size * sizeof(uint8_t));
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	f893 34ca 	ldrb.w	r3, [r3, #1226]	@ 0x4ca
 8000616:	461a      	mov	r2, r3
 8000618:	23f5      	movs	r3, #245	@ 0xf5
 800061a:	fb02 f303 	mul.w	r3, r2, r3
 800061e:	68fa      	ldr	r2, [r7, #12]
 8000620:	4413      	add	r3, r2
 8000622:	79fa      	ldrb	r2, [r7, #7]
 8000624:	68b9      	ldr	r1, [r7, #8]
 8000626:	4618      	mov	r0, r3
 8000628:	f005 fa5d 	bl	8005ae6 <memcpy>
	cb->elementSizes[cb->end] = size;
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	f893 34ca 	ldrb.w	r3, [r3, #1226]	@ 0x4ca
 8000632:	461a      	mov	r2, r3
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	4413      	add	r3, r2
 8000638:	79fa      	ldrb	r2, [r7, #7]
 800063a:	f883 24cb 	strb.w	r2, [r3, #1227]	@ 0x4cb
	cb->end = (cb->end + 1) % BUFFER_SIZE;
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	f893 34ca 	ldrb.w	r3, [r3, #1226]	@ 0x4ca
 8000644:	1c5a      	adds	r2, r3, #1
 8000646:	4b09      	ldr	r3, [pc, #36]	@ (800066c <circ_buffer_enqueue+0x90>)
 8000648:	fb83 1302 	smull	r1, r3, r3, r2
 800064c:	1059      	asrs	r1, r3, #1
 800064e:	17d3      	asrs	r3, r2, #31
 8000650:	1ac9      	subs	r1, r1, r3
 8000652:	460b      	mov	r3, r1
 8000654:	009b      	lsls	r3, r3, #2
 8000656:	440b      	add	r3, r1
 8000658:	1ad1      	subs	r1, r2, r3
 800065a:	b2ca      	uxtb	r2, r1
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	f883 24ca 	strb.w	r2, [r3, #1226]	@ 0x4ca
 8000662:	e000      	b.n	8000666 <circ_buffer_enqueue+0x8a>
		return;
 8000664:	bf00      	nop
}
 8000666:	3710      	adds	r7, #16
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	66666667 	.word	0x66666667

08000670 <circ_buffer_dequeue>:
 * @param 	size	:	Pointer to an integer to store the size of the returned array
 *
 * @return 	Pointer to the first element in the buffer
 */
uint8_t* circ_buffer_dequeue(circ_buffer_t *cb, uint8_t *size)
{
 8000670:	b480      	push	{r7}
 8000672:	b085      	sub	sp, #20
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
 8000678:	6039      	str	r1, [r7, #0]
	uint8_t *element = cb->buffer[cb->start];
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	f893 34c9 	ldrb.w	r3, [r3, #1225]	@ 0x4c9
 8000680:	461a      	mov	r2, r3
 8000682:	23f5      	movs	r3, #245	@ 0xf5
 8000684:	fb02 f303 	mul.w	r3, r2, r3
 8000688:	687a      	ldr	r2, [r7, #4]
 800068a:	4413      	add	r3, r2
 800068c:	60fb      	str	r3, [r7, #12]
	if (size)
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d009      	beq.n	80006a8 <circ_buffer_dequeue+0x38>
	{
		*size = cb->elementSizes[cb->start];
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	f893 34c9 	ldrb.w	r3, [r3, #1225]	@ 0x4c9
 800069a:	461a      	mov	r2, r3
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	4413      	add	r3, r2
 80006a0:	f893 24cb 	ldrb.w	r2, [r3, #1227]	@ 0x4cb
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	701a      	strb	r2, [r3, #0]
	}
	cb->start = (cb->start + 1) % BUFFER_SIZE;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	f893 34c9 	ldrb.w	r3, [r3, #1225]	@ 0x4c9
 80006ae:	1c5a      	adds	r2, r3, #1
 80006b0:	4b0a      	ldr	r3, [pc, #40]	@ (80006dc <circ_buffer_dequeue+0x6c>)
 80006b2:	fb83 1302 	smull	r1, r3, r3, r2
 80006b6:	1059      	asrs	r1, r3, #1
 80006b8:	17d3      	asrs	r3, r2, #31
 80006ba:	1ac9      	subs	r1, r1, r3
 80006bc:	460b      	mov	r3, r1
 80006be:	009b      	lsls	r3, r3, #2
 80006c0:	440b      	add	r3, r1
 80006c2:	1ad1      	subs	r1, r2, r3
 80006c4:	b2ca      	uxtb	r2, r1
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	f883 24c9 	strb.w	r2, [r3, #1225]	@ 0x4c9
	return element;
 80006cc:	68fb      	ldr	r3, [r7, #12]
}
 80006ce:	4618      	mov	r0, r3
 80006d0:	3714      	adds	r7, #20
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	66666667 	.word	0x66666667

080006e0 <circ_buffer_getNextSize>:
 * @param 	cb		: 	Pointer to the circular buffer
 *
 * @return 	Number	: 	of arrays in the buffer
 */
uint8_t circ_buffer_getNextSize(circ_buffer_t *cb)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
	if (cb->start == cb->end)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	f893 24c9 	ldrb.w	r2, [r3, #1225]	@ 0x4c9
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	f893 34ca 	ldrb.w	r3, [r3, #1226]	@ 0x4ca
 80006f4:	429a      	cmp	r2, r3
 80006f6:	d101      	bne.n	80006fc <circ_buffer_getNextSize+0x1c>
	{
		return 0;
 80006f8:	2300      	movs	r3, #0
 80006fa:	e007      	b.n	800070c <circ_buffer_getNextSize+0x2c>
	}
	else
	{
		return cb->elementSizes[cb->start];
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	f893 34c9 	ldrb.w	r3, [r3, #1225]	@ 0x4c9
 8000702:	461a      	mov	r2, r3
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	4413      	add	r3, r2
 8000708:	f893 34cb 	ldrb.w	r3, [r3, #1227]	@ 0x4cb
	}
}
 800070c:	4618      	mov	r0, r3
 800070e:	370c      	adds	r7, #12
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr

08000718 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	4b10      	ldr	r3, [pc, #64]	@ (8000764 <MX_DMA_Init+0x4c>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	4a0f      	ldr	r2, [pc, #60]	@ (8000764 <MX_DMA_Init+0x4c>)
 8000728:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800072c:	6313      	str	r3, [r2, #48]	@ 0x30
 800072e:	4b0d      	ldr	r3, [pc, #52]	@ (8000764 <MX_DMA_Init+0x4c>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800073a:	2200      	movs	r2, #0
 800073c:	2100      	movs	r1, #0
 800073e:	2010      	movs	r0, #16
 8000740:	f000 ffe7 	bl	8001712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000744:	2010      	movs	r0, #16
 8000746:	f001 f800 	bl	800174a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800074a:	2200      	movs	r2, #0
 800074c:	2100      	movs	r1, #0
 800074e:	2011      	movs	r0, #17
 8000750:	f000 ffdf 	bl	8001712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000754:	2011      	movs	r0, #17
 8000756:	f000 fff8 	bl	800174a <HAL_NVIC_EnableIRQ>

}
 800075a:	bf00      	nop
 800075c:	3708      	adds	r7, #8
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	40023800 	.word	0x40023800

08000768 <e22_lora_init>:
					void* transmissionFunc,
					void* receptionFunc,
					void* receptionCallbackFunc,
					void* configModeFunc,
					void* TransceiverModeFunc)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b084      	sub	sp, #16
 800076c:	af00      	add	r7, sp, #0
 800076e:	60f8      	str	r0, [r7, #12]
 8000770:	60b9      	str	r1, [r7, #8]
 8000772:	607a      	str	r2, [r7, #4]
 8000774:	603b      	str	r3, [r7, #0]
	hE22.huart 						= huart;
 8000776:	4a15      	ldr	r2, [pc, #84]	@ (80007cc <e22_lora_init+0x64>)
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	6013      	str	r3, [r2, #0]
	hE22.loraTransmit 				= transmissionFunc;
 800077c:	68bb      	ldr	r3, [r7, #8]
 800077e:	4a13      	ldr	r2, [pc, #76]	@ (80007cc <e22_lora_init+0x64>)
 8000780:	6053      	str	r3, [r2, #4]
	hE22.loraStartReception 		= receptionFunc;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4a11      	ldr	r2, [pc, #68]	@ (80007cc <e22_lora_init+0x64>)
 8000786:	6093      	str	r3, [r2, #8]
	hE22.loraReceive		 		= receptionCallbackFunc;
 8000788:	683b      	ldr	r3, [r7, #0]
 800078a:	4a10      	ldr	r2, [pc, #64]	@ (80007cc <e22_lora_init+0x64>)
 800078c:	60d3      	str	r3, [r2, #12]
	hE22.loraConfigurationMode 		= configModeFunc;
 800078e:	69bb      	ldr	r3, [r7, #24]
 8000790:	4a0e      	ldr	r2, [pc, #56]	@ (80007cc <e22_lora_init+0x64>)
 8000792:	6153      	str	r3, [r2, #20]
	hE22.loraTransceiverMode		= TransceiverModeFunc;
 8000794:	69fb      	ldr	r3, [r7, #28]
 8000796:	4a0d      	ldr	r2, [pc, #52]	@ (80007cc <e22_lora_init+0x64>)
 8000798:	6113      	str	r3, [r2, #16]

	//Assign DMA buffer pointers.
	hE22.pRxDmaBuffer = rxDmaBuffer;
 800079a:	4b0c      	ldr	r3, [pc, #48]	@ (80007cc <e22_lora_init+0x64>)
 800079c:	4a0c      	ldr	r2, [pc, #48]	@ (80007d0 <e22_lora_init+0x68>)
 800079e:	f8c3 2ab0 	str.w	r2, [r3, #2736]	@ 0xab0
	hE22.pTxDmaBuffer = txDmaBuffer;
 80007a2:	4b0a      	ldr	r3, [pc, #40]	@ (80007cc <e22_lora_init+0x64>)
 80007a4:	4a0b      	ldr	r2, [pc, #44]	@ (80007d4 <e22_lora_init+0x6c>)
 80007a6:	f8c3 2ab4 	str.w	r2, [r3, #2740]	@ 0xab4
	//transceiver mode as default
	hE22.loraTransceiverMode();
 80007aa:	4b08      	ldr	r3, [pc, #32]	@ (80007cc <e22_lora_init+0x64>)
 80007ac:	691b      	ldr	r3, [r3, #16]
 80007ae:	4798      	blx	r3

	hE22.loraStartReception(hE22.huart, hE22.pRxDmaBuffer, MAX_DATA_PACKET_SIZE);
 80007b0:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <e22_lora_init+0x64>)
 80007b2:	689b      	ldr	r3, [r3, #8]
 80007b4:	4a05      	ldr	r2, [pc, #20]	@ (80007cc <e22_lora_init+0x64>)
 80007b6:	6810      	ldr	r0, [r2, #0]
 80007b8:	4a04      	ldr	r2, [pc, #16]	@ (80007cc <e22_lora_init+0x64>)
 80007ba:	f8d2 1ab0 	ldr.w	r1, [r2, #2736]	@ 0xab0
 80007be:	22f0      	movs	r2, #240	@ 0xf0
 80007c0:	4798      	blx	r3
}
 80007c2:	bf00      	nop
 80007c4:	3710      	adds	r7, #16
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	20000084 	.word	0x20000084
 80007d0:	20000b3c 	.word	0x20000b3c
 80007d4:	20000c2c 	.word	0x20000c2c

080007d8 <e22_lora_manager>:
 * 			This function manages the E22 LoRa module by checking for packets in the TX circular buffer, dequeuing them, and transmitting
 * 			them via the E22 module.
 *
 */
void e22_lora_manager(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
	uint8_t packetSize = 0;
 80007de:	2300      	movs	r3, #0
 80007e0:	70fb      	strb	r3, [r7, #3]
	uint8_t* pPacket = NULL;
 80007e2:	2300      	movs	r3, #0
 80007e4:	607b      	str	r3, [r7, #4]
	//check for packet in TX circular buffer
	if(circ_buffer_getNextSize(&hE22.txBuffer))
 80007e6:	481e      	ldr	r0, [pc, #120]	@ (8000860 <e22_lora_manager+0x88>)
 80007e8:	f7ff ff7a 	bl	80006e0 <circ_buffer_getNextSize>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d01f      	beq.n	8000832 <e22_lora_manager+0x5a>
	{
//		uint8_t packetSize = 0;
//		uint8_t* pPacket = NULL;
		if(hE22.txPortReady)
 80007f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000864 <e22_lora_manager+0x8c>)
 80007f4:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d01a      	beq.n	8000832 <e22_lora_manager+0x5a>
		{
			hE22.txPortReady = false;
 80007fc:	4b19      	ldr	r3, [pc, #100]	@ (8000864 <e22_lora_manager+0x8c>)
 80007fe:	2200      	movs	r2, #0
 8000800:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
			// Dequeue packet from circular buffer
			pPacket = circ_buffer_dequeue(&hE22.txBuffer, &packetSize);
 8000804:	1cfb      	adds	r3, r7, #3
 8000806:	4619      	mov	r1, r3
 8000808:	4815      	ldr	r0, [pc, #84]	@ (8000860 <e22_lora_manager+0x88>)
 800080a:	f7ff ff31 	bl	8000670 <circ_buffer_dequeue>
 800080e:	6078      	str	r0, [r7, #4]
			// Copy packet to DMA buffer
			memcpy(hE22.pTxDmaBuffer ,pPacket, packetSize);
 8000810:	4b14      	ldr	r3, [pc, #80]	@ (8000864 <e22_lora_manager+0x8c>)
 8000812:	f8d3 3ab4 	ldr.w	r3, [r3, #2740]	@ 0xab4
 8000816:	78fa      	ldrb	r2, [r7, #3]
 8000818:	6879      	ldr	r1, [r7, #4]
 800081a:	4618      	mov	r0, r3
 800081c:	f005 f963 	bl	8005ae6 <memcpy>
			// Transmit packet via the E22 module
			hE22.loraTransmit(hE22.huart, hE22.pTxDmaBuffer, packetSize);
 8000820:	4b10      	ldr	r3, [pc, #64]	@ (8000864 <e22_lora_manager+0x8c>)
 8000822:	685b      	ldr	r3, [r3, #4]
 8000824:	4a0f      	ldr	r2, [pc, #60]	@ (8000864 <e22_lora_manager+0x8c>)
 8000826:	6810      	ldr	r0, [r2, #0]
 8000828:	4a0e      	ldr	r2, [pc, #56]	@ (8000864 <e22_lora_manager+0x8c>)
 800082a:	f8d2 1ab4 	ldr.w	r1, [r2, #2740]	@ 0xab4
 800082e:	78fa      	ldrb	r2, [r7, #3]
 8000830:	4798      	blx	r3
		}
	}
	//check for packet in RX circular buffer
	if(circ_buffer_getNextSize(&hE22.rxBuffer))
 8000832:	480d      	ldr	r0, [pc, #52]	@ (8000868 <e22_lora_manager+0x90>)
 8000834:	f7ff ff54 	bl	80006e0 <circ_buffer_getNextSize>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d00b      	beq.n	8000856 <e22_lora_manager+0x7e>
	{
		pPacket = circ_buffer_dequeue(&hE22.rxBuffer, &packetSize);
 800083e:	1cfb      	adds	r3, r7, #3
 8000840:	4619      	mov	r1, r3
 8000842:	4809      	ldr	r0, [pc, #36]	@ (8000868 <e22_lora_manager+0x90>)
 8000844:	f7ff ff14 	bl	8000670 <circ_buffer_dequeue>
 8000848:	6078      	str	r0, [r7, #4]
		hE22.loraReceive(pPacket, packetSize);
 800084a:	4b06      	ldr	r3, [pc, #24]	@ (8000864 <e22_lora_manager+0x8c>)
 800084c:	68db      	ldr	r3, [r3, #12]
 800084e:	78fa      	ldrb	r2, [r7, #3]
 8000850:	4611      	mov	r1, r2
 8000852:	6878      	ldr	r0, [r7, #4]
 8000854:	4798      	blx	r3
	}
}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	20000192 	.word	0x20000192
 8000864:	20000084 	.word	0x20000084
 8000868:	20000662 	.word	0x20000662

0800086c <e22_lora_make_ready>:
/**
 * @brief 	Make transmission line status ready at TX complete callback
 *
 */
void e22_lora_make_ready(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
	hE22.txPortReady = true;
 8000870:	4b04      	ldr	r3, [pc, #16]	@ (8000884 <e22_lora_make_ready+0x18>)
 8000872:	2201      	movs	r2, #1
 8000874:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
}
 8000878:	bf00      	nop
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	20000084 	.word	0x20000084

08000888 <e22_lora_reception_complete>:
/**
 * @brief 	this function should be called at the UART RX complete callback.
 *
 */
void e22_lora_reception_complete(uint8_t size)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	71fb      	strb	r3, [r7, #7]
	circ_buffer_enqueue(&hE22.rxBuffer, (uint8_t*)hE22.pRxDmaBuffer, size);
 8000892:	4b0a      	ldr	r3, [pc, #40]	@ (80008bc <e22_lora_reception_complete+0x34>)
 8000894:	f8d3 3ab0 	ldr.w	r3, [r3, #2736]	@ 0xab0
 8000898:	79fa      	ldrb	r2, [r7, #7]
 800089a:	4619      	mov	r1, r3
 800089c:	4808      	ldr	r0, [pc, #32]	@ (80008c0 <e22_lora_reception_complete+0x38>)
 800089e:	f7ff fe9d 	bl	80005dc <circ_buffer_enqueue>
	//Activate UART reception again
	hE22.loraStartReception(hE22.huart, hE22.pRxDmaBuffer, MAX_DATA_PACKET_SIZE);
 80008a2:	4b06      	ldr	r3, [pc, #24]	@ (80008bc <e22_lora_reception_complete+0x34>)
 80008a4:	689b      	ldr	r3, [r3, #8]
 80008a6:	4a05      	ldr	r2, [pc, #20]	@ (80008bc <e22_lora_reception_complete+0x34>)
 80008a8:	6810      	ldr	r0, [r2, #0]
 80008aa:	4a04      	ldr	r2, [pc, #16]	@ (80008bc <e22_lora_reception_complete+0x34>)
 80008ac:	f8d2 1ab0 	ldr.w	r1, [r2, #2736]	@ 0xab0
 80008b0:	22f0      	movs	r2, #240	@ 0xf0
 80008b2:	4798      	blx	r3
}
 80008b4:	bf00      	nop
 80008b6:	3708      	adds	r7, #8
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	20000084 	.word	0x20000084
 80008c0:	20000662 	.word	0x20000662

080008c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b08c      	sub	sp, #48	@ 0x30
 80008c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ca:	f107 031c 	add.w	r3, r7, #28
 80008ce:	2200      	movs	r2, #0
 80008d0:	601a      	str	r2, [r3, #0]
 80008d2:	605a      	str	r2, [r3, #4]
 80008d4:	609a      	str	r2, [r3, #8]
 80008d6:	60da      	str	r2, [r3, #12]
 80008d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008da:	2300      	movs	r3, #0
 80008dc:	61bb      	str	r3, [r7, #24]
 80008de:	4b55      	ldr	r3, [pc, #340]	@ (8000a34 <MX_GPIO_Init+0x170>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e2:	4a54      	ldr	r2, [pc, #336]	@ (8000a34 <MX_GPIO_Init+0x170>)
 80008e4:	f043 0304 	orr.w	r3, r3, #4
 80008e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ea:	4b52      	ldr	r3, [pc, #328]	@ (8000a34 <MX_GPIO_Init+0x170>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ee:	f003 0304 	and.w	r3, r3, #4
 80008f2:	61bb      	str	r3, [r7, #24]
 80008f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008f6:	2300      	movs	r3, #0
 80008f8:	617b      	str	r3, [r7, #20]
 80008fa:	4b4e      	ldr	r3, [pc, #312]	@ (8000a34 <MX_GPIO_Init+0x170>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fe:	4a4d      	ldr	r2, [pc, #308]	@ (8000a34 <MX_GPIO_Init+0x170>)
 8000900:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000904:	6313      	str	r3, [r2, #48]	@ 0x30
 8000906:	4b4b      	ldr	r3, [pc, #300]	@ (8000a34 <MX_GPIO_Init+0x170>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800090e:	617b      	str	r3, [r7, #20]
 8000910:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	613b      	str	r3, [r7, #16]
 8000916:	4b47      	ldr	r3, [pc, #284]	@ (8000a34 <MX_GPIO_Init+0x170>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091a:	4a46      	ldr	r2, [pc, #280]	@ (8000a34 <MX_GPIO_Init+0x170>)
 800091c:	f043 0302 	orr.w	r3, r3, #2
 8000920:	6313      	str	r3, [r2, #48]	@ 0x30
 8000922:	4b44      	ldr	r3, [pc, #272]	@ (8000a34 <MX_GPIO_Init+0x170>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000926:	f003 0302 	and.w	r3, r3, #2
 800092a:	613b      	str	r3, [r7, #16]
 800092c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800092e:	2300      	movs	r3, #0
 8000930:	60fb      	str	r3, [r7, #12]
 8000932:	4b40      	ldr	r3, [pc, #256]	@ (8000a34 <MX_GPIO_Init+0x170>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000936:	4a3f      	ldr	r2, [pc, #252]	@ (8000a34 <MX_GPIO_Init+0x170>)
 8000938:	f043 0308 	orr.w	r3, r3, #8
 800093c:	6313      	str	r3, [r2, #48]	@ 0x30
 800093e:	4b3d      	ldr	r3, [pc, #244]	@ (8000a34 <MX_GPIO_Init+0x170>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	f003 0308 	and.w	r3, r3, #8
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800094a:	2300      	movs	r3, #0
 800094c:	60bb      	str	r3, [r7, #8]
 800094e:	4b39      	ldr	r3, [pc, #228]	@ (8000a34 <MX_GPIO_Init+0x170>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000952:	4a38      	ldr	r2, [pc, #224]	@ (8000a34 <MX_GPIO_Init+0x170>)
 8000954:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000958:	6313      	str	r3, [r2, #48]	@ 0x30
 800095a:	4b36      	ldr	r3, [pc, #216]	@ (8000a34 <MX_GPIO_Init+0x170>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000962:	60bb      	str	r3, [r7, #8]
 8000964:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000966:	2300      	movs	r3, #0
 8000968:	607b      	str	r3, [r7, #4]
 800096a:	4b32      	ldr	r3, [pc, #200]	@ (8000a34 <MX_GPIO_Init+0x170>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096e:	4a31      	ldr	r2, [pc, #196]	@ (8000a34 <MX_GPIO_Init+0x170>)
 8000970:	f043 0301 	orr.w	r3, r3, #1
 8000974:	6313      	str	r3, [r2, #48]	@ 0x30
 8000976:	4b2f      	ldr	r3, [pc, #188]	@ (8000a34 <MX_GPIO_Init+0x170>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097a:	f003 0301 	and.w	r3, r3, #1
 800097e:	607b      	str	r3, [r7, #4]
 8000980:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000982:	2200      	movs	r2, #0
 8000984:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000988:	482b      	ldr	r0, [pc, #172]	@ (8000a38 <MX_GPIO_Init+0x174>)
 800098a:	f001 fc8f 	bl	80022ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800098e:	2200      	movs	r2, #0
 8000990:	2140      	movs	r1, #64	@ 0x40
 8000992:	482a      	ldr	r0, [pc, #168]	@ (8000a3c <MX_GPIO_Init+0x178>)
 8000994:	f001 fc8a 	bl	80022ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, M0_Pin|M1_Pin, GPIO_PIN_RESET);
 8000998:	2200      	movs	r2, #0
 800099a:	2118      	movs	r1, #24
 800099c:	4828      	ldr	r0, [pc, #160]	@ (8000a40 <MX_GPIO_Init+0x17c>)
 800099e:	f001 fc85 	bl	80022ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80009a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009a8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	2300      	movs	r3, #0
 80009b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80009b2:	f107 031c 	add.w	r3, r7, #28
 80009b6:	4619      	mov	r1, r3
 80009b8:	4822      	ldr	r0, [pc, #136]	@ (8000a44 <MX_GPIO_Init+0x180>)
 80009ba:	f001 fae3 	bl	8001f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80009be:	f244 0381 	movw	r3, #16513	@ 0x4081
 80009c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c4:	2301      	movs	r3, #1
 80009c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009cc:	2300      	movs	r3, #0
 80009ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d0:	f107 031c 	add.w	r3, r7, #28
 80009d4:	4619      	mov	r1, r3
 80009d6:	4818      	ldr	r0, [pc, #96]	@ (8000a38 <MX_GPIO_Init+0x174>)
 80009d8:	f001 fad4 	bl	8001f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80009dc:	2340      	movs	r3, #64	@ 0x40
 80009de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e0:	2301      	movs	r3, #1
 80009e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e4:	2300      	movs	r3, #0
 80009e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e8:	2300      	movs	r3, #0
 80009ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009ec:	f107 031c 	add.w	r3, r7, #28
 80009f0:	4619      	mov	r1, r3
 80009f2:	4812      	ldr	r0, [pc, #72]	@ (8000a3c <MX_GPIO_Init+0x178>)
 80009f4:	f001 fac6 	bl	8001f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80009f8:	2380      	movs	r3, #128	@ 0x80
 80009fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009fc:	2300      	movs	r3, #0
 80009fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a00:	2300      	movs	r3, #0
 8000a02:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a04:	f107 031c 	add.w	r3, r7, #28
 8000a08:	4619      	mov	r1, r3
 8000a0a:	480c      	ldr	r0, [pc, #48]	@ (8000a3c <MX_GPIO_Init+0x178>)
 8000a0c:	f001 faba 	bl	8001f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : M0_Pin M1_Pin */
  GPIO_InitStruct.Pin = M0_Pin|M1_Pin;
 8000a10:	2318      	movs	r3, #24
 8000a12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a14:	2301      	movs	r3, #1
 8000a16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a20:	f107 031c 	add.w	r3, r7, #28
 8000a24:	4619      	mov	r1, r3
 8000a26:	4806      	ldr	r0, [pc, #24]	@ (8000a40 <MX_GPIO_Init+0x17c>)
 8000a28:	f001 faac 	bl	8001f84 <HAL_GPIO_Init>

}
 8000a2c:	bf00      	nop
 8000a2e:	3730      	adds	r7, #48	@ 0x30
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	40023800 	.word	0x40023800
 8000a38:	40020400 	.word	0x40020400
 8000a3c:	40021800 	.word	0x40021800
 8000a40:	40020c00 	.word	0x40020c00
 8000a44:	40020800 	.word	0x40020800

08000a48 <_write>:
#include <string.h>
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *ptr, int len) {
 8000a48:	b480      	push	{r7}
 8000a4a:	b087      	sub	sp, #28
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	60f8      	str	r0, [r7, #12]
 8000a50:	60b9      	str	r1, [r7, #8]
 8000a52:	607a      	str	r2, [r7, #4]
	for (int idx = 0; idx < len; idx++) {
 8000a54:	2300      	movs	r3, #0
 8000a56:	617b      	str	r3, [r7, #20]
 8000a58:	e00f      	b.n	8000a7a <_write+0x32>
			while(!(USART3 -> SR & USART_SR_TXE));
 8000a5a:	bf00      	nop
 8000a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a90 <_write+0x48>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d0f9      	beq.n	8000a5c <_write+0x14>
			USART3->DR = (uint8_t)ptr[idx];
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	68ba      	ldr	r2, [r7, #8]
 8000a6c:	4413      	add	r3, r2
 8000a6e:	781a      	ldrb	r2, [r3, #0]
 8000a70:	4b07      	ldr	r3, [pc, #28]	@ (8000a90 <_write+0x48>)
 8000a72:	605a      	str	r2, [r3, #4]
	for (int idx = 0; idx < len; idx++) {
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	3301      	adds	r3, #1
 8000a78:	617b      	str	r3, [r7, #20]
 8000a7a:	697a      	ldr	r2, [r7, #20]
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	429a      	cmp	r2, r3
 8000a80:	dbeb      	blt.n	8000a5a <_write+0x12>
	}
	return len;
 8000a82:	687b      	ldr	r3, [r7, #4]
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	371c      	adds	r7, #28
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8e:	4770      	bx	lr
 8000a90:	40004800 	.word	0x40004800

08000a94 <get_timestamp_string>:

RTC_TimeTypeDef sTime;
RTC_DateTypeDef sDate;

void get_timestamp_string(char *timestamp_str, uint32_t max_len)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af02      	add	r7, sp, #8
 8000a9a:	6078      	str	r0, [r7, #4]
 8000a9c:	6039      	str	r1, [r7, #0]
  // Get current time and date from RTC
  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	490e      	ldr	r1, [pc, #56]	@ (8000adc <get_timestamp_string+0x48>)
 8000aa2:	480f      	ldr	r0, [pc, #60]	@ (8000ae0 <get_timestamp_string+0x4c>)
 8000aa4:	f002 fee9 	bl	800387a <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // This is necessary after HAL_RTC_GetTime
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	490e      	ldr	r1, [pc, #56]	@ (8000ae4 <get_timestamp_string+0x50>)
 8000aac:	480c      	ldr	r0, [pc, #48]	@ (8000ae0 <get_timestamp_string+0x4c>)
 8000aae:	f002 ff42 	bl	8003936 <HAL_RTC_GetDate>

  // Format the timestamp string as "YYYY-MM-DD HH:MM:SS"
  snprintf(timestamp_str, max_len, "%02d:%02d:%02d",
           sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8000adc <get_timestamp_string+0x48>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
  snprintf(timestamp_str, max_len, "%02d:%02d:%02d",
 8000ab6:	4619      	mov	r1, r3
           sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000ab8:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <get_timestamp_string+0x48>)
 8000aba:	785b      	ldrb	r3, [r3, #1]
  snprintf(timestamp_str, max_len, "%02d:%02d:%02d",
 8000abc:	461a      	mov	r2, r3
           sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000abe:	4b07      	ldr	r3, [pc, #28]	@ (8000adc <get_timestamp_string+0x48>)
 8000ac0:	789b      	ldrb	r3, [r3, #2]
  snprintf(timestamp_str, max_len, "%02d:%02d:%02d",
 8000ac2:	9301      	str	r3, [sp, #4]
 8000ac4:	9200      	str	r2, [sp, #0]
 8000ac6:	460b      	mov	r3, r1
 8000ac8:	4a07      	ldr	r2, [pc, #28]	@ (8000ae8 <get_timestamp_string+0x54>)
 8000aca:	6839      	ldr	r1, [r7, #0]
 8000acc:	6878      	ldr	r0, [r7, #4]
 8000ace:	f004 fe81 	bl	80057d4 <sniprintf>
}
 8000ad2:	bf00      	nop
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	20000d1c 	.word	0x20000d1c
 8000ae0:	20000d34 	.word	0x20000d34
 8000ae4:	20000d30 	.word	0x20000d30
 8000ae8:	08006878 	.word	0x08006878

08000aec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000af2:	f000 fc9d 	bl	8001430 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000af6:	f000 f833 	bl	8000b60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000afa:	f7ff fee3 	bl	80008c4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000afe:	f7ff fe0b 	bl	8000718 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000b02:	f000 fab9 	bl	8001078 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000b06:	f000 fbcb 	bl	80012a0 <MX_USB_OTG_FS_PCD_Init>
  MX_USART2_UART_Init();
 8000b0a:	f000 fa8b 	bl	8001024 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8000b0e:	f000 f929 	bl	8000d64 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  printf("--- LoRa Receiver Initialized ---\r\n");
 8000b12:	480b      	ldr	r0, [pc, #44]	@ (8000b40 <main+0x54>)
 8000b14:	f004 fe56 	bl	80057c4 <puts>
    printf("Listening for packets...\r\n");
 8000b18:	480a      	ldr	r0, [pc, #40]	@ (8000b44 <main+0x58>)
 8000b1a:	f004 fe53 	bl	80057c4 <puts>

    // Initialize the E22 LoRa module driver
    e22_lora_init(&huart2,
 8000b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b48 <main+0x5c>)
 8000b20:	9301      	str	r3, [sp, #4]
 8000b22:	4b0a      	ldr	r3, [pc, #40]	@ (8000b4c <main+0x60>)
 8000b24:	9300      	str	r3, [sp, #0]
 8000b26:	4b0a      	ldr	r3, [pc, #40]	@ (8000b50 <main+0x64>)
 8000b28:	4a0a      	ldr	r2, [pc, #40]	@ (8000b54 <main+0x68>)
 8000b2a:	490b      	ldr	r1, [pc, #44]	@ (8000b58 <main+0x6c>)
 8000b2c:	480b      	ldr	r0, [pc, #44]	@ (8000b5c <main+0x70>)
 8000b2e:	f7ff fe1b 	bl	8000768 <e22_lora_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // The manager must run to process the incoming reception buffer.
	      e22_lora_manager();
 8000b32:	f7ff fe51 	bl	80007d8 <e22_lora_manager>

	      // The receiver does not actively transmit, it just waits.
	      // A small delay prevents the CPU from spinning at 100%.
	      HAL_Delay(50);
 8000b36:	2032      	movs	r0, #50	@ 0x32
 8000b38:	f000 fcec 	bl	8001514 <HAL_Delay>
	      e22_lora_manager();
 8000b3c:	bf00      	nop
 8000b3e:	e7f8      	b.n	8000b32 <main+0x46>
 8000b40:	08006888 	.word	0x08006888
 8000b44:	080068ac 	.word	0x080068ac
 8000b48:	08000c91 	.word	0x08000c91
 8000b4c:	08000ca9 	.word	0x08000ca9
 8000b50:	08000cc9 	.word	0x08000cc9
 8000b54:	08003cad 	.word	0x08003cad
 8000b58:	08003bb5 	.word	0x08003bb5
 8000b5c:	20000d58 	.word	0x20000d58

08000b60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b094      	sub	sp, #80	@ 0x50
 8000b64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b66:	f107 031c 	add.w	r3, r7, #28
 8000b6a:	2234      	movs	r2, #52	@ 0x34
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f004 ff3e 	bl	80059f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b74:	f107 0308 	add.w	r3, r7, #8
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]
 8000b80:	60da      	str	r2, [r3, #12]
 8000b82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b84:	2300      	movs	r3, #0
 8000b86:	607b      	str	r3, [r7, #4]
 8000b88:	4b2b      	ldr	r3, [pc, #172]	@ (8000c38 <SystemClock_Config+0xd8>)
 8000b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8c:	4a2a      	ldr	r2, [pc, #168]	@ (8000c38 <SystemClock_Config+0xd8>)
 8000b8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b92:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b94:	4b28      	ldr	r3, [pc, #160]	@ (8000c38 <SystemClock_Config+0xd8>)
 8000b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b9c:	607b      	str	r3, [r7, #4]
 8000b9e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	603b      	str	r3, [r7, #0]
 8000ba4:	4b25      	ldr	r3, [pc, #148]	@ (8000c3c <SystemClock_Config+0xdc>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a24      	ldr	r2, [pc, #144]	@ (8000c3c <SystemClock_Config+0xdc>)
 8000baa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000bae:	6013      	str	r3, [r2, #0]
 8000bb0:	4b22      	ldr	r3, [pc, #136]	@ (8000c3c <SystemClock_Config+0xdc>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000bb8:	603b      	str	r3, [r7, #0]
 8000bba:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000bbc:	2309      	movs	r3, #9
 8000bbe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000bc0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000bc4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bce:	2302      	movs	r3, #2
 8000bd0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bd2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000bd6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000bd8:	2304      	movs	r3, #4
 8000bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000bdc:	23a8      	movs	r3, #168	@ 0xa8
 8000bde:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000be0:	2302      	movs	r3, #2
 8000be2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000be4:	2307      	movs	r3, #7
 8000be6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000be8:	2302      	movs	r3, #2
 8000bea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bec:	f107 031c 	add.w	r3, r7, #28
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f002 fb23 	bl	800323c <HAL_RCC_OscConfig>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d001      	beq.n	8000c00 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000bfc:	f000 f8ac 	bl	8000d58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c00:	230f      	movs	r3, #15
 8000c02:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c04:	2302      	movs	r3, #2
 8000c06:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c0c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000c10:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c16:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000c18:	f107 0308 	add.w	r3, r7, #8
 8000c1c:	2105      	movs	r1, #5
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f001 fc98 	bl	8002554 <HAL_RCC_ClockConfig>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000c2a:	f000 f895 	bl	8000d58 <Error_Handler>
  }
}
 8000c2e:	bf00      	nop
 8000c30:	3750      	adds	r7, #80	@ 0x50
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40023800 	.word	0x40023800
 8000c3c:	40007000 	.word	0x40007000

08000c40 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
    // Not used in receiver mode, but good practice to keep the skeleton.
    if(huart->Instance == USART2)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a04      	ldr	r2, [pc, #16]	@ (8000c60 <HAL_UART_TxCpltCallback+0x20>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d101      	bne.n	8000c56 <HAL_UART_TxCpltCallback+0x16>
    {
        e22_lora_make_ready();
 8000c52:	f7ff fe0b 	bl	800086c <e22_lora_make_ready>
    }
}
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40004400 	.word	0x40004400

08000c64 <HAL_UARTEx_RxEventCallback>:
/**
 * @brief This callback is the entry point for all received data.
 * It's fired when the UART line goes idle after receiving data.
 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
 8000c6c:	460b      	mov	r3, r1
 8000c6e:	807b      	strh	r3, [r7, #2]
    if(huart->Instance == USART2)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a05      	ldr	r2, [pc, #20]	@ (8000c8c <HAL_UARTEx_RxEventCallback+0x28>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d104      	bne.n	8000c84 <HAL_UARTEx_RxEventCallback+0x20>
    {
        // Notify the LoRa driver that a packet of 'Size' bytes has been received.
        e22_lora_reception_complete(Size);
 8000c7a:	887b      	ldrh	r3, [r7, #2]
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff fe02 	bl	8000888 <e22_lora_reception_complete>
    }
}
 8000c84:	bf00      	nop
 8000c86:	3708      	adds	r7, #8
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40004400 	.word	0x40004400

08000c90 <main_e22_transceiverMode>:

/**
 * @brief Sets the LoRa module to its default transparent transmission mode.
 */
static void main_e22_transceiverMode(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, M0_Pin|M1_Pin, GPIO_PIN_RESET);
 8000c94:	2200      	movs	r2, #0
 8000c96:	2118      	movs	r1, #24
 8000c98:	4802      	ldr	r0, [pc, #8]	@ (8000ca4 <main_e22_transceiverMode+0x14>)
 8000c9a:	f001 fb07 	bl	80022ac <HAL_GPIO_WritePin>
}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40020400 	.word	0x40020400

08000ca8 <main_e22_configurationMode>:

/**
 * @brief Sets the LoRa module to configuration mode.
 */
static void main_e22_configurationMode(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, M0_Pin, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2108      	movs	r1, #8
 8000cb0:	4804      	ldr	r0, [pc, #16]	@ (8000cc4 <main_e22_configurationMode+0x1c>)
 8000cb2:	f001 fafb 	bl	80022ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M1_Pin, GPIO_PIN_SET);
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	2110      	movs	r1, #16
 8000cba:	4802      	ldr	r0, [pc, #8]	@ (8000cc4 <main_e22_configurationMode+0x1c>)
 8000cbc:	f001 faf6 	bl	80022ac <HAL_GPIO_WritePin>
}
 8000cc0:	bf00      	nop
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	40020400 	.word	0x40020400

08000cc8 <main_lora_packet_receive>:

/**
 * @brief This is the application-level function to handle a fully received packet.
 */
static void main_lora_packet_receive(uint8_t* dataPacket, uint8_t size)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b0c6      	sub	sp, #280	@ 0x118
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000cd2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000cd6:	6018      	str	r0, [r3, #0]
 8000cd8:	460a      	mov	r2, r1
 8000cda:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000cde:	f2a3 1315 	subw	r3, r3, #277	@ 0x115
 8000ce2:	701a      	strb	r2, [r3, #0]
	// Create a local buffer to safely handle the data.
	// Add 1 for a null terminator to print safely as a string.
	uint8_t loraPacket[MAX_DATA_PACKET_SIZE + 1] = {0};
 8000ce4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ce8:	22f1      	movs	r2, #241	@ 0xf1
 8000cea:	2100      	movs	r1, #0
 8000cec:	4618      	mov	r0, r3
 8000cee:	f004 fe7f 	bl	80059f0 <memset>

	// Copy data to the local buffer.
	memcpy(loraPacket, dataPacket, size);
 8000cf2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000cf6:	f2a3 1315 	subw	r3, r3, #277	@ 0x115
 8000cfa:	781a      	ldrb	r2, [r3, #0]
 8000cfc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d00:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000d04:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8000d08:	6819      	ldr	r1, [r3, #0]
 8000d0a:	f004 feec 	bl	8005ae6 <memcpy>

	// Null-terminate the string.
	loraPacket[size] = '\0';
 8000d0e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d12:	f2a3 1315 	subw	r3, r3, #277	@ 0x115
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 8000d1c:	443b      	add	r3, r7
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f803 2cf4 	strb.w	r2, [r3, #-244]

	char timestamp[24];
	get_timestamp_string(timestamp, sizeof(timestamp));
 8000d24:	f107 030c 	add.w	r3, r7, #12
 8000d28:	2118      	movs	r1, #24
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f7ff feb2 	bl	8000a94 <get_timestamp_string>

	// Print the received data and its size to the serial monitor.
	printf("PACKET RECEIVED! (Size: %d) -> \"%s\" %-8s\r\n", size, loraPacket, timestamp);
 8000d30:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d34:	f2a3 1315 	subw	r3, r3, #277	@ 0x115
 8000d38:	7819      	ldrb	r1, [r3, #0]
 8000d3a:	f107 030c 	add.w	r3, r7, #12
 8000d3e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000d42:	4804      	ldr	r0, [pc, #16]	@ (8000d54 <main_lora_packet_receive+0x8c>)
 8000d44:	f004 fcd6 	bl	80056f4 <iprintf>
}
 8000d48:	bf00      	nop
 8000d4a:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	080068c8 	.word	0x080068c8

08000d58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d5c:	b672      	cpsid	i
}
 8000d5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d60:	bf00      	nop
 8000d62:	e7fd      	b.n	8000d60 <Error_Handler+0x8>

08000d64 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d68:	4b0f      	ldr	r3, [pc, #60]	@ (8000da8 <MX_RTC_Init+0x44>)
 8000d6a:	4a10      	ldr	r2, [pc, #64]	@ (8000dac <MX_RTC_Init+0x48>)
 8000d6c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000d6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000da8 <MX_RTC_Init+0x44>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000d74:	4b0c      	ldr	r3, [pc, #48]	@ (8000da8 <MX_RTC_Init+0x44>)
 8000d76:	227f      	movs	r2, #127	@ 0x7f
 8000d78:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000d7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000da8 <MX_RTC_Init+0x44>)
 8000d7c:	22ff      	movs	r2, #255	@ 0xff
 8000d7e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d80:	4b09      	ldr	r3, [pc, #36]	@ (8000da8 <MX_RTC_Init+0x44>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000d86:	4b08      	ldr	r3, [pc, #32]	@ (8000da8 <MX_RTC_Init+0x44>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000d8c:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <MX_RTC_Init+0x44>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000d92:	4805      	ldr	r0, [pc, #20]	@ (8000da8 <MX_RTC_Init+0x44>)
 8000d94:	f002 fcf0 	bl	8003778 <HAL_RTC_Init>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000d9e:	f7ff ffdb 	bl	8000d58 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000da2:	bf00      	nop
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	20000d34 	.word	0x20000d34
 8000dac:	40002800 	.word	0x40002800

08000db0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b09a      	sub	sp, #104	@ 0x68
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000db8:	f107 030c 	add.w	r3, r7, #12
 8000dbc:	225c      	movs	r2, #92	@ 0x5c
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f004 fe15 	bl	80059f0 <memset>
  if(rtcHandle->Instance==RTC)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a0c      	ldr	r2, [pc, #48]	@ (8000dfc <HAL_RTC_MspInit+0x4c>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d111      	bne.n	8000df4 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000dd0:	2320      	movs	r3, #32
 8000dd2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000dd4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000dd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dda:	f107 030c 	add.w	r3, r7, #12
 8000dde:	4618      	mov	r0, r3
 8000de0:	f001 fcd2 	bl	8002788 <HAL_RCCEx_PeriphCLKConfig>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000dea:	f7ff ffb5 	bl	8000d58 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000dee:	4b04      	ldr	r3, [pc, #16]	@ (8000e00 <HAL_RTC_MspInit+0x50>)
 8000df0:	2201      	movs	r2, #1
 8000df2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000df4:	bf00      	nop
 8000df6:	3768      	adds	r7, #104	@ 0x68
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	40002800 	.word	0x40002800
 8000e00:	42470e3c 	.word	0x42470e3c

08000e04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	607b      	str	r3, [r7, #4]
 8000e0e:	4b10      	ldr	r3, [pc, #64]	@ (8000e50 <HAL_MspInit+0x4c>)
 8000e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e12:	4a0f      	ldr	r2, [pc, #60]	@ (8000e50 <HAL_MspInit+0x4c>)
 8000e14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e18:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e50 <HAL_MspInit+0x4c>)
 8000e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e22:	607b      	str	r3, [r7, #4]
 8000e24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e26:	2300      	movs	r3, #0
 8000e28:	603b      	str	r3, [r7, #0]
 8000e2a:	4b09      	ldr	r3, [pc, #36]	@ (8000e50 <HAL_MspInit+0x4c>)
 8000e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e2e:	4a08      	ldr	r2, [pc, #32]	@ (8000e50 <HAL_MspInit+0x4c>)
 8000e30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e34:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e36:	4b06      	ldr	r3, [pc, #24]	@ (8000e50 <HAL_MspInit+0x4c>)
 8000e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e3e:	603b      	str	r3, [r7, #0]
 8000e40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e42:	bf00      	nop
 8000e44:	370c      	adds	r7, #12
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	40023800 	.word	0x40023800

08000e54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e58:	bf00      	nop
 8000e5a:	e7fd      	b.n	8000e58 <NMI_Handler+0x4>

08000e5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e60:	bf00      	nop
 8000e62:	e7fd      	b.n	8000e60 <HardFault_Handler+0x4>

08000e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e68:	bf00      	nop
 8000e6a:	e7fd      	b.n	8000e68 <MemManage_Handler+0x4>

08000e6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e70:	bf00      	nop
 8000e72:	e7fd      	b.n	8000e70 <BusFault_Handler+0x4>

08000e74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <UsageFault_Handler+0x4>

08000e7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e80:	bf00      	nop
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr

08000e8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e8e:	bf00      	nop
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr

08000e98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eaa:	f000 fb13 	bl	80014d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
	...

08000eb4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000eb8:	4802      	ldr	r0, [pc, #8]	@ (8000ec4 <DMA1_Stream5_IRQHandler+0x10>)
 8000eba:	f000 fdf9 	bl	8001ab0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000ebe:	bf00      	nop
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	20000de8 	.word	0x20000de8

08000ec8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000ecc:	4802      	ldr	r0, [pc, #8]	@ (8000ed8 <DMA1_Stream6_IRQHandler+0x10>)
 8000ece:	f000 fdef 	bl	8001ab0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8000ed2:	bf00      	nop
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	20000e48 	.word	0x20000e48

08000edc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ee0:	4802      	ldr	r0, [pc, #8]	@ (8000eec <USART2_IRQHandler+0x10>)
 8000ee2:	f002 ff3d 	bl	8003d60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000d58 	.word	0x20000d58

08000ef0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	60f8      	str	r0, [r7, #12]
 8000ef8:	60b9      	str	r1, [r7, #8]
 8000efa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000efc:	2300      	movs	r3, #0
 8000efe:	617b      	str	r3, [r7, #20]
 8000f00:	e00a      	b.n	8000f18 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f02:	f3af 8000 	nop.w
 8000f06:	4601      	mov	r1, r0
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	1c5a      	adds	r2, r3, #1
 8000f0c:	60ba      	str	r2, [r7, #8]
 8000f0e:	b2ca      	uxtb	r2, r1
 8000f10:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	3301      	adds	r3, #1
 8000f16:	617b      	str	r3, [r7, #20]
 8000f18:	697a      	ldr	r2, [r7, #20]
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	dbf0      	blt.n	8000f02 <_read+0x12>
  }

  return len;
 8000f20:	687b      	ldr	r3, [r7, #4]
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3718      	adds	r7, #24
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <_close>:
  }
  return len;
}

int _close(int file)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	b083      	sub	sp, #12
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr

08000f42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f42:	b480      	push	{r7}
 8000f44:	b083      	sub	sp, #12
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	6078      	str	r0, [r7, #4]
 8000f4a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f52:	605a      	str	r2, [r3, #4]
  return 0;
 8000f54:	2300      	movs	r3, #0
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr

08000f62 <_isatty>:

int _isatty(int file)
{
 8000f62:	b480      	push	{r7}
 8000f64:	b083      	sub	sp, #12
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f6a:	2301      	movs	r3, #1
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	370c      	adds	r7, #12
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr

08000f78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	60f8      	str	r0, [r7, #12]
 8000f80:	60b9      	str	r1, [r7, #8]
 8000f82:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f84:	2300      	movs	r3, #0
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3714      	adds	r7, #20
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
	...

08000f94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f9c:	4a14      	ldr	r2, [pc, #80]	@ (8000ff0 <_sbrk+0x5c>)
 8000f9e:	4b15      	ldr	r3, [pc, #84]	@ (8000ff4 <_sbrk+0x60>)
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fa8:	4b13      	ldr	r3, [pc, #76]	@ (8000ff8 <_sbrk+0x64>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d102      	bne.n	8000fb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fb0:	4b11      	ldr	r3, [pc, #68]	@ (8000ff8 <_sbrk+0x64>)
 8000fb2:	4a12      	ldr	r2, [pc, #72]	@ (8000ffc <_sbrk+0x68>)
 8000fb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fb6:	4b10      	ldr	r3, [pc, #64]	@ (8000ff8 <_sbrk+0x64>)
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d207      	bcs.n	8000fd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fc4:	f004 fd62 	bl	8005a8c <__errno>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	220c      	movs	r2, #12
 8000fcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fce:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd2:	e009      	b.n	8000fe8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fd4:	4b08      	ldr	r3, [pc, #32]	@ (8000ff8 <_sbrk+0x64>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fda:	4b07      	ldr	r3, [pc, #28]	@ (8000ff8 <_sbrk+0x64>)
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	4a05      	ldr	r2, [pc, #20]	@ (8000ff8 <_sbrk+0x64>)
 8000fe4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3718      	adds	r7, #24
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	20020000 	.word	0x20020000
 8000ff4:	00000400 	.word	0x00000400
 8000ff8:	20000d54 	.word	0x20000d54
 8000ffc:	200014e0 	.word	0x200014e0

08001000 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001004:	4b06      	ldr	r3, [pc, #24]	@ (8001020 <SystemInit+0x20>)
 8001006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800100a:	4a05      	ldr	r2, [pc, #20]	@ (8001020 <SystemInit+0x20>)
 800100c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001010:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001014:	bf00      	nop
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001028:	4b11      	ldr	r3, [pc, #68]	@ (8001070 <MX_USART2_UART_Init+0x4c>)
 800102a:	4a12      	ldr	r2, [pc, #72]	@ (8001074 <MX_USART2_UART_Init+0x50>)
 800102c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800102e:	4b10      	ldr	r3, [pc, #64]	@ (8001070 <MX_USART2_UART_Init+0x4c>)
 8001030:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001034:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001036:	4b0e      	ldr	r3, [pc, #56]	@ (8001070 <MX_USART2_UART_Init+0x4c>)
 8001038:	2200      	movs	r2, #0
 800103a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800103c:	4b0c      	ldr	r3, [pc, #48]	@ (8001070 <MX_USART2_UART_Init+0x4c>)
 800103e:	2200      	movs	r2, #0
 8001040:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001042:	4b0b      	ldr	r3, [pc, #44]	@ (8001070 <MX_USART2_UART_Init+0x4c>)
 8001044:	2200      	movs	r2, #0
 8001046:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001048:	4b09      	ldr	r3, [pc, #36]	@ (8001070 <MX_USART2_UART_Init+0x4c>)
 800104a:	220c      	movs	r2, #12
 800104c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800104e:	4b08      	ldr	r3, [pc, #32]	@ (8001070 <MX_USART2_UART_Init+0x4c>)
 8001050:	2200      	movs	r2, #0
 8001052:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001054:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <MX_USART2_UART_Init+0x4c>)
 8001056:	2200      	movs	r2, #0
 8001058:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800105a:	4805      	ldr	r0, [pc, #20]	@ (8001070 <MX_USART2_UART_Init+0x4c>)
 800105c:	f002 fd5a 	bl	8003b14 <HAL_UART_Init>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001066:	f7ff fe77 	bl	8000d58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000d58 	.word	0x20000d58
 8001074:	40004400 	.word	0x40004400

08001078 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800107c:	4b11      	ldr	r3, [pc, #68]	@ (80010c4 <MX_USART3_UART_Init+0x4c>)
 800107e:	4a12      	ldr	r2, [pc, #72]	@ (80010c8 <MX_USART3_UART_Init+0x50>)
 8001080:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001082:	4b10      	ldr	r3, [pc, #64]	@ (80010c4 <MX_USART3_UART_Init+0x4c>)
 8001084:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001088:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800108a:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <MX_USART3_UART_Init+0x4c>)
 800108c:	2200      	movs	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001090:	4b0c      	ldr	r3, [pc, #48]	@ (80010c4 <MX_USART3_UART_Init+0x4c>)
 8001092:	2200      	movs	r2, #0
 8001094:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001096:	4b0b      	ldr	r3, [pc, #44]	@ (80010c4 <MX_USART3_UART_Init+0x4c>)
 8001098:	2200      	movs	r2, #0
 800109a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800109c:	4b09      	ldr	r3, [pc, #36]	@ (80010c4 <MX_USART3_UART_Init+0x4c>)
 800109e:	220c      	movs	r2, #12
 80010a0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010a2:	4b08      	ldr	r3, [pc, #32]	@ (80010c4 <MX_USART3_UART_Init+0x4c>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a8:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <MX_USART3_UART_Init+0x4c>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80010ae:	4805      	ldr	r0, [pc, #20]	@ (80010c4 <MX_USART3_UART_Init+0x4c>)
 80010b0:	f002 fd30 	bl	8003b14 <HAL_UART_Init>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80010ba:	f7ff fe4d 	bl	8000d58 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000da0 	.word	0x20000da0
 80010c8:	40004800 	.word	0x40004800

080010cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08c      	sub	sp, #48	@ 0x30
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d4:	f107 031c 	add.w	r3, r7, #28
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a65      	ldr	r2, [pc, #404]	@ (8001280 <HAL_UART_MspInit+0x1b4>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	f040 8091 	bne.w	8001212 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010f0:	2300      	movs	r3, #0
 80010f2:	61bb      	str	r3, [r7, #24]
 80010f4:	4b63      	ldr	r3, [pc, #396]	@ (8001284 <HAL_UART_MspInit+0x1b8>)
 80010f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f8:	4a62      	ldr	r2, [pc, #392]	@ (8001284 <HAL_UART_MspInit+0x1b8>)
 80010fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001100:	4b60      	ldr	r3, [pc, #384]	@ (8001284 <HAL_UART_MspInit+0x1b8>)
 8001102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001104:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001108:	61bb      	str	r3, [r7, #24]
 800110a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800110c:	2300      	movs	r3, #0
 800110e:	617b      	str	r3, [r7, #20]
 8001110:	4b5c      	ldr	r3, [pc, #368]	@ (8001284 <HAL_UART_MspInit+0x1b8>)
 8001112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001114:	4a5b      	ldr	r2, [pc, #364]	@ (8001284 <HAL_UART_MspInit+0x1b8>)
 8001116:	f043 0308 	orr.w	r3, r3, #8
 800111a:	6313      	str	r3, [r2, #48]	@ 0x30
 800111c:	4b59      	ldr	r3, [pc, #356]	@ (8001284 <HAL_UART_MspInit+0x1b8>)
 800111e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001120:	f003 0308 	and.w	r3, r3, #8
 8001124:	617b      	str	r3, [r7, #20]
 8001126:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001128:	2360      	movs	r3, #96	@ 0x60
 800112a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112c:	2302      	movs	r3, #2
 800112e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001134:	2303      	movs	r3, #3
 8001136:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001138:	2307      	movs	r3, #7
 800113a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800113c:	f107 031c 	add.w	r3, r7, #28
 8001140:	4619      	mov	r1, r3
 8001142:	4851      	ldr	r0, [pc, #324]	@ (8001288 <HAL_UART_MspInit+0x1bc>)
 8001144:	f000 ff1e 	bl	8001f84 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001148:	4b50      	ldr	r3, [pc, #320]	@ (800128c <HAL_UART_MspInit+0x1c0>)
 800114a:	4a51      	ldr	r2, [pc, #324]	@ (8001290 <HAL_UART_MspInit+0x1c4>)
 800114c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800114e:	4b4f      	ldr	r3, [pc, #316]	@ (800128c <HAL_UART_MspInit+0x1c0>)
 8001150:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001154:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001156:	4b4d      	ldr	r3, [pc, #308]	@ (800128c <HAL_UART_MspInit+0x1c0>)
 8001158:	2200      	movs	r2, #0
 800115a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800115c:	4b4b      	ldr	r3, [pc, #300]	@ (800128c <HAL_UART_MspInit+0x1c0>)
 800115e:	2200      	movs	r2, #0
 8001160:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001162:	4b4a      	ldr	r3, [pc, #296]	@ (800128c <HAL_UART_MspInit+0x1c0>)
 8001164:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001168:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800116a:	4b48      	ldr	r3, [pc, #288]	@ (800128c <HAL_UART_MspInit+0x1c0>)
 800116c:	2200      	movs	r2, #0
 800116e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001170:	4b46      	ldr	r3, [pc, #280]	@ (800128c <HAL_UART_MspInit+0x1c0>)
 8001172:	2200      	movs	r2, #0
 8001174:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001176:	4b45      	ldr	r3, [pc, #276]	@ (800128c <HAL_UART_MspInit+0x1c0>)
 8001178:	2200      	movs	r2, #0
 800117a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800117c:	4b43      	ldr	r3, [pc, #268]	@ (800128c <HAL_UART_MspInit+0x1c0>)
 800117e:	2200      	movs	r2, #0
 8001180:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001182:	4b42      	ldr	r3, [pc, #264]	@ (800128c <HAL_UART_MspInit+0x1c0>)
 8001184:	2200      	movs	r2, #0
 8001186:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001188:	4840      	ldr	r0, [pc, #256]	@ (800128c <HAL_UART_MspInit+0x1c0>)
 800118a:	f000 faf9 	bl	8001780 <HAL_DMA_Init>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001194:	f7ff fde0 	bl	8000d58 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4a3c      	ldr	r2, [pc, #240]	@ (800128c <HAL_UART_MspInit+0x1c0>)
 800119c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800119e:	4a3b      	ldr	r2, [pc, #236]	@ (800128c <HAL_UART_MspInit+0x1c0>)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80011a4:	4b3b      	ldr	r3, [pc, #236]	@ (8001294 <HAL_UART_MspInit+0x1c8>)
 80011a6:	4a3c      	ldr	r2, [pc, #240]	@ (8001298 <HAL_UART_MspInit+0x1cc>)
 80011a8:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80011aa:	4b3a      	ldr	r3, [pc, #232]	@ (8001294 <HAL_UART_MspInit+0x1c8>)
 80011ac:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80011b0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011b2:	4b38      	ldr	r3, [pc, #224]	@ (8001294 <HAL_UART_MspInit+0x1c8>)
 80011b4:	2240      	movs	r2, #64	@ 0x40
 80011b6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011b8:	4b36      	ldr	r3, [pc, #216]	@ (8001294 <HAL_UART_MspInit+0x1c8>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011be:	4b35      	ldr	r3, [pc, #212]	@ (8001294 <HAL_UART_MspInit+0x1c8>)
 80011c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011c4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011c6:	4b33      	ldr	r3, [pc, #204]	@ (8001294 <HAL_UART_MspInit+0x1c8>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011cc:	4b31      	ldr	r3, [pc, #196]	@ (8001294 <HAL_UART_MspInit+0x1c8>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80011d2:	4b30      	ldr	r3, [pc, #192]	@ (8001294 <HAL_UART_MspInit+0x1c8>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80011d8:	4b2e      	ldr	r3, [pc, #184]	@ (8001294 <HAL_UART_MspInit+0x1c8>)
 80011da:	2200      	movs	r2, #0
 80011dc:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011de:	4b2d      	ldr	r3, [pc, #180]	@ (8001294 <HAL_UART_MspInit+0x1c8>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80011e4:	482b      	ldr	r0, [pc, #172]	@ (8001294 <HAL_UART_MspInit+0x1c8>)
 80011e6:	f000 facb 	bl	8001780 <HAL_DMA_Init>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 80011f0:	f7ff fdb2 	bl	8000d58 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	4a27      	ldr	r2, [pc, #156]	@ (8001294 <HAL_UART_MspInit+0x1c8>)
 80011f8:	639a      	str	r2, [r3, #56]	@ 0x38
 80011fa:	4a26      	ldr	r2, [pc, #152]	@ (8001294 <HAL_UART_MspInit+0x1c8>)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001200:	2200      	movs	r2, #0
 8001202:	2100      	movs	r1, #0
 8001204:	2026      	movs	r0, #38	@ 0x26
 8001206:	f000 fa84 	bl	8001712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800120a:	2026      	movs	r0, #38	@ 0x26
 800120c:	f000 fa9d 	bl	800174a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001210:	e031      	b.n	8001276 <HAL_UART_MspInit+0x1aa>
  else if(uartHandle->Instance==USART3)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a21      	ldr	r2, [pc, #132]	@ (800129c <HAL_UART_MspInit+0x1d0>)
 8001218:	4293      	cmp	r3, r2
 800121a:	d12c      	bne.n	8001276 <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 800121c:	2300      	movs	r3, #0
 800121e:	613b      	str	r3, [r7, #16]
 8001220:	4b18      	ldr	r3, [pc, #96]	@ (8001284 <HAL_UART_MspInit+0x1b8>)
 8001222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001224:	4a17      	ldr	r2, [pc, #92]	@ (8001284 <HAL_UART_MspInit+0x1b8>)
 8001226:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800122a:	6413      	str	r3, [r2, #64]	@ 0x40
 800122c:	4b15      	ldr	r3, [pc, #84]	@ (8001284 <HAL_UART_MspInit+0x1b8>)
 800122e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001230:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001234:	613b      	str	r3, [r7, #16]
 8001236:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001238:	2300      	movs	r3, #0
 800123a:	60fb      	str	r3, [r7, #12]
 800123c:	4b11      	ldr	r3, [pc, #68]	@ (8001284 <HAL_UART_MspInit+0x1b8>)
 800123e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001240:	4a10      	ldr	r2, [pc, #64]	@ (8001284 <HAL_UART_MspInit+0x1b8>)
 8001242:	f043 0308 	orr.w	r3, r3, #8
 8001246:	6313      	str	r3, [r2, #48]	@ 0x30
 8001248:	4b0e      	ldr	r3, [pc, #56]	@ (8001284 <HAL_UART_MspInit+0x1b8>)
 800124a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124c:	f003 0308 	and.w	r3, r3, #8
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001254:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001258:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125a:	2302      	movs	r3, #2
 800125c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001262:	2303      	movs	r3, #3
 8001264:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001266:	2307      	movs	r3, #7
 8001268:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800126a:	f107 031c 	add.w	r3, r7, #28
 800126e:	4619      	mov	r1, r3
 8001270:	4805      	ldr	r0, [pc, #20]	@ (8001288 <HAL_UART_MspInit+0x1bc>)
 8001272:	f000 fe87 	bl	8001f84 <HAL_GPIO_Init>
}
 8001276:	bf00      	nop
 8001278:	3730      	adds	r7, #48	@ 0x30
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40004400 	.word	0x40004400
 8001284:	40023800 	.word	0x40023800
 8001288:	40020c00 	.word	0x40020c00
 800128c:	20000de8 	.word	0x20000de8
 8001290:	40026088 	.word	0x40026088
 8001294:	20000e48 	.word	0x20000e48
 8001298:	400260a0 	.word	0x400260a0
 800129c:	40004800 	.word	0x40004800

080012a0 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80012a4:	4b14      	ldr	r3, [pc, #80]	@ (80012f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012a6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80012aa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80012ac:	4b12      	ldr	r3, [pc, #72]	@ (80012f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012ae:	2206      	movs	r2, #6
 80012b0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80012b2:	4b11      	ldr	r3, [pc, #68]	@ (80012f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012b4:	2202      	movs	r2, #2
 80012b6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80012b8:	4b0f      	ldr	r3, [pc, #60]	@ (80012f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80012be:	4b0e      	ldr	r3, [pc, #56]	@ (80012f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012c0:	2202      	movs	r2, #2
 80012c2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80012c4:	4b0c      	ldr	r3, [pc, #48]	@ (80012f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80012ca:	4b0b      	ldr	r3, [pc, #44]	@ (80012f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80012d0:	4b09      	ldr	r3, [pc, #36]	@ (80012f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80012d6:	4b08      	ldr	r3, [pc, #32]	@ (80012f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012d8:	2201      	movs	r2, #1
 80012da:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80012dc:	4b06      	ldr	r3, [pc, #24]	@ (80012f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012de:	2200      	movs	r2, #0
 80012e0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80012e2:	4805      	ldr	r0, [pc, #20]	@ (80012f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012e4:	f000 fffb 	bl	80022de <HAL_PCD_Init>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80012ee:	f7ff fd33 	bl	8000d58 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20000ea8 	.word	0x20000ea8

080012fc <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b0a0      	sub	sp, #128	@ 0x80
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001304:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	609a      	str	r2, [r3, #8]
 8001310:	60da      	str	r2, [r3, #12]
 8001312:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001314:	f107 0310 	add.w	r3, r7, #16
 8001318:	225c      	movs	r2, #92	@ 0x5c
 800131a:	2100      	movs	r1, #0
 800131c:	4618      	mov	r0, r3
 800131e:	f004 fb67 	bl	80059f0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800132a:	d14e      	bne.n	80013ca <HAL_PCD_MspInit+0xce>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800132c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001330:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8001332:	2300      	movs	r3, #0
 8001334:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001336:	f107 0310 	add.w	r3, r7, #16
 800133a:	4618      	mov	r0, r3
 800133c:	f001 fa24 	bl	8002788 <HAL_RCCEx_PeriphCLKConfig>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8001346:	f7ff fd07 	bl	8000d58 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	60fb      	str	r3, [r7, #12]
 800134e:	4b21      	ldr	r3, [pc, #132]	@ (80013d4 <HAL_PCD_MspInit+0xd8>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001352:	4a20      	ldr	r2, [pc, #128]	@ (80013d4 <HAL_PCD_MspInit+0xd8>)
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	6313      	str	r3, [r2, #48]	@ 0x30
 800135a:	4b1e      	ldr	r3, [pc, #120]	@ (80013d4 <HAL_PCD_MspInit+0xd8>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001366:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800136a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136c:	2302      	movs	r3, #2
 800136e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001374:	2303      	movs	r3, #3
 8001376:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001378:	230a      	movs	r3, #10
 800137a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800137c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001380:	4619      	mov	r1, r3
 8001382:	4815      	ldr	r0, [pc, #84]	@ (80013d8 <HAL_PCD_MspInit+0xdc>)
 8001384:	f000 fdfe 	bl	8001f84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001388:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800138c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800138e:	2300      	movs	r3, #0
 8001390:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001392:	2300      	movs	r3, #0
 8001394:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001396:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800139a:	4619      	mov	r1, r3
 800139c:	480e      	ldr	r0, [pc, #56]	@ (80013d8 <HAL_PCD_MspInit+0xdc>)
 800139e:	f000 fdf1 	bl	8001f84 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80013a2:	4b0c      	ldr	r3, [pc, #48]	@ (80013d4 <HAL_PCD_MspInit+0xd8>)
 80013a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013a6:	4a0b      	ldr	r2, [pc, #44]	@ (80013d4 <HAL_PCD_MspInit+0xd8>)
 80013a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013ac:	6353      	str	r3, [r2, #52]	@ 0x34
 80013ae:	2300      	movs	r3, #0
 80013b0:	60bb      	str	r3, [r7, #8]
 80013b2:	4b08      	ldr	r3, [pc, #32]	@ (80013d4 <HAL_PCD_MspInit+0xd8>)
 80013b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b6:	4a07      	ldr	r2, [pc, #28]	@ (80013d4 <HAL_PCD_MspInit+0xd8>)
 80013b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80013be:	4b05      	ldr	r3, [pc, #20]	@ (80013d4 <HAL_PCD_MspInit+0xd8>)
 80013c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013c6:	60bb      	str	r3, [r7, #8]
 80013c8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80013ca:	bf00      	nop
 80013cc:	3780      	adds	r7, #128	@ 0x80
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40023800 	.word	0x40023800
 80013d8:	40020000 	.word	0x40020000

080013dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80013dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001414 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80013e0:	f7ff fe0e 	bl	8001000 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013e4:	480c      	ldr	r0, [pc, #48]	@ (8001418 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013e6:	490d      	ldr	r1, [pc, #52]	@ (800141c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001420 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013ec:	e002      	b.n	80013f4 <LoopCopyDataInit>

080013ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013f2:	3304      	adds	r3, #4

080013f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013f8:	d3f9      	bcc.n	80013ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001424 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013fc:	4c0a      	ldr	r4, [pc, #40]	@ (8001428 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001400:	e001      	b.n	8001406 <LoopFillZerobss>

08001402 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001402:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001404:	3204      	adds	r2, #4

08001406 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001406:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001408:	d3fb      	bcc.n	8001402 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800140a:	f004 fb45 	bl	8005a98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800140e:	f7ff fb6d 	bl	8000aec <main>
  bx  lr    
 8001412:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001414:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001418:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800141c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001420:	08006958 	.word	0x08006958
  ldr r2, =_sbss
 8001424:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001428:	200014dc 	.word	0x200014dc

0800142c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800142c:	e7fe      	b.n	800142c <ADC_IRQHandler>
	...

08001430 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001434:	4b0e      	ldr	r3, [pc, #56]	@ (8001470 <HAL_Init+0x40>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a0d      	ldr	r2, [pc, #52]	@ (8001470 <HAL_Init+0x40>)
 800143a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800143e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001440:	4b0b      	ldr	r3, [pc, #44]	@ (8001470 <HAL_Init+0x40>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a0a      	ldr	r2, [pc, #40]	@ (8001470 <HAL_Init+0x40>)
 8001446:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800144a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800144c:	4b08      	ldr	r3, [pc, #32]	@ (8001470 <HAL_Init+0x40>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a07      	ldr	r2, [pc, #28]	@ (8001470 <HAL_Init+0x40>)
 8001452:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001456:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001458:	2003      	movs	r0, #3
 800145a:	f000 f94f 	bl	80016fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800145e:	2000      	movs	r0, #0
 8001460:	f000 f808 	bl	8001474 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001464:	f7ff fcce 	bl	8000e04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001468:	2300      	movs	r3, #0
}
 800146a:	4618      	mov	r0, r3
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40023c00 	.word	0x40023c00

08001474 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800147c:	4b12      	ldr	r3, [pc, #72]	@ (80014c8 <HAL_InitTick+0x54>)
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	4b12      	ldr	r3, [pc, #72]	@ (80014cc <HAL_InitTick+0x58>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	4619      	mov	r1, r3
 8001486:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800148a:	fbb3 f3f1 	udiv	r3, r3, r1
 800148e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001492:	4618      	mov	r0, r3
 8001494:	f000 f967 	bl	8001766 <HAL_SYSTICK_Config>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e00e      	b.n	80014c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2b0f      	cmp	r3, #15
 80014a6:	d80a      	bhi.n	80014be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014a8:	2200      	movs	r2, #0
 80014aa:	6879      	ldr	r1, [r7, #4]
 80014ac:	f04f 30ff 	mov.w	r0, #4294967295
 80014b0:	f000 f92f 	bl	8001712 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014b4:	4a06      	ldr	r2, [pc, #24]	@ (80014d0 <HAL_InitTick+0x5c>)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014ba:	2300      	movs	r3, #0
 80014bc:	e000      	b.n	80014c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20000000 	.word	0x20000000
 80014cc:	20000008 	.word	0x20000008
 80014d0:	20000004 	.word	0x20000004

080014d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014d8:	4b06      	ldr	r3, [pc, #24]	@ (80014f4 <HAL_IncTick+0x20>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	461a      	mov	r2, r3
 80014de:	4b06      	ldr	r3, [pc, #24]	@ (80014f8 <HAL_IncTick+0x24>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4413      	add	r3, r2
 80014e4:	4a04      	ldr	r2, [pc, #16]	@ (80014f8 <HAL_IncTick+0x24>)
 80014e6:	6013      	str	r3, [r2, #0]
}
 80014e8:	bf00      	nop
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	20000008 	.word	0x20000008
 80014f8:	2000138c 	.word	0x2000138c

080014fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001500:	4b03      	ldr	r3, [pc, #12]	@ (8001510 <HAL_GetTick+0x14>)
 8001502:	681b      	ldr	r3, [r3, #0]
}
 8001504:	4618      	mov	r0, r3
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	2000138c 	.word	0x2000138c

08001514 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800151c:	f7ff ffee 	bl	80014fc <HAL_GetTick>
 8001520:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800152c:	d005      	beq.n	800153a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800152e:	4b0a      	ldr	r3, [pc, #40]	@ (8001558 <HAL_Delay+0x44>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	461a      	mov	r2, r3
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	4413      	add	r3, r2
 8001538:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800153a:	bf00      	nop
 800153c:	f7ff ffde 	bl	80014fc <HAL_GetTick>
 8001540:	4602      	mov	r2, r0
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	68fa      	ldr	r2, [r7, #12]
 8001548:	429a      	cmp	r2, r3
 800154a:	d8f7      	bhi.n	800153c <HAL_Delay+0x28>
  {
  }
}
 800154c:	bf00      	nop
 800154e:	bf00      	nop
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20000008 	.word	0x20000008

0800155c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800155c:	b480      	push	{r7}
 800155e:	b085      	sub	sp, #20
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	f003 0307 	and.w	r3, r3, #7
 800156a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800156c:	4b0c      	ldr	r3, [pc, #48]	@ (80015a0 <__NVIC_SetPriorityGrouping+0x44>)
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001572:	68ba      	ldr	r2, [r7, #8]
 8001574:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001578:	4013      	ands	r3, r2
 800157a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001584:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001588:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800158c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800158e:	4a04      	ldr	r2, [pc, #16]	@ (80015a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	60d3      	str	r3, [r2, #12]
}
 8001594:	bf00      	nop
 8001596:	3714      	adds	r7, #20
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr
 80015a0:	e000ed00 	.word	0xe000ed00

080015a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015a8:	4b04      	ldr	r3, [pc, #16]	@ (80015bc <__NVIC_GetPriorityGrouping+0x18>)
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	0a1b      	lsrs	r3, r3, #8
 80015ae:	f003 0307 	and.w	r3, r3, #7
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr
 80015bc:	e000ed00 	.word	0xe000ed00

080015c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	4603      	mov	r3, r0
 80015c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	db0b      	blt.n	80015ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015d2:	79fb      	ldrb	r3, [r7, #7]
 80015d4:	f003 021f 	and.w	r2, r3, #31
 80015d8:	4907      	ldr	r1, [pc, #28]	@ (80015f8 <__NVIC_EnableIRQ+0x38>)
 80015da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015de:	095b      	lsrs	r3, r3, #5
 80015e0:	2001      	movs	r0, #1
 80015e2:	fa00 f202 	lsl.w	r2, r0, r2
 80015e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015ea:	bf00      	nop
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	e000e100 	.word	0xe000e100

080015fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	6039      	str	r1, [r7, #0]
 8001606:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160c:	2b00      	cmp	r3, #0
 800160e:	db0a      	blt.n	8001626 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	b2da      	uxtb	r2, r3
 8001614:	490c      	ldr	r1, [pc, #48]	@ (8001648 <__NVIC_SetPriority+0x4c>)
 8001616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161a:	0112      	lsls	r2, r2, #4
 800161c:	b2d2      	uxtb	r2, r2
 800161e:	440b      	add	r3, r1
 8001620:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001624:	e00a      	b.n	800163c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	b2da      	uxtb	r2, r3
 800162a:	4908      	ldr	r1, [pc, #32]	@ (800164c <__NVIC_SetPriority+0x50>)
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	f003 030f 	and.w	r3, r3, #15
 8001632:	3b04      	subs	r3, #4
 8001634:	0112      	lsls	r2, r2, #4
 8001636:	b2d2      	uxtb	r2, r2
 8001638:	440b      	add	r3, r1
 800163a:	761a      	strb	r2, [r3, #24]
}
 800163c:	bf00      	nop
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr
 8001648:	e000e100 	.word	0xe000e100
 800164c:	e000ed00 	.word	0xe000ed00

08001650 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001650:	b480      	push	{r7}
 8001652:	b089      	sub	sp, #36	@ 0x24
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	f003 0307 	and.w	r3, r3, #7
 8001662:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	f1c3 0307 	rsb	r3, r3, #7
 800166a:	2b04      	cmp	r3, #4
 800166c:	bf28      	it	cs
 800166e:	2304      	movcs	r3, #4
 8001670:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	3304      	adds	r3, #4
 8001676:	2b06      	cmp	r3, #6
 8001678:	d902      	bls.n	8001680 <NVIC_EncodePriority+0x30>
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	3b03      	subs	r3, #3
 800167e:	e000      	b.n	8001682 <NVIC_EncodePriority+0x32>
 8001680:	2300      	movs	r3, #0
 8001682:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001684:	f04f 32ff 	mov.w	r2, #4294967295
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	fa02 f303 	lsl.w	r3, r2, r3
 800168e:	43da      	mvns	r2, r3
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	401a      	ands	r2, r3
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001698:	f04f 31ff 	mov.w	r1, #4294967295
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	fa01 f303 	lsl.w	r3, r1, r3
 80016a2:	43d9      	mvns	r1, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a8:	4313      	orrs	r3, r2
         );
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3724      	adds	r7, #36	@ 0x24
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
	...

080016b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	3b01      	subs	r3, #1
 80016c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016c8:	d301      	bcc.n	80016ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ca:	2301      	movs	r3, #1
 80016cc:	e00f      	b.n	80016ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ce:	4a0a      	ldr	r2, [pc, #40]	@ (80016f8 <SysTick_Config+0x40>)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	3b01      	subs	r3, #1
 80016d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016d6:	210f      	movs	r1, #15
 80016d8:	f04f 30ff 	mov.w	r0, #4294967295
 80016dc:	f7ff ff8e 	bl	80015fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016e0:	4b05      	ldr	r3, [pc, #20]	@ (80016f8 <SysTick_Config+0x40>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016e6:	4b04      	ldr	r3, [pc, #16]	@ (80016f8 <SysTick_Config+0x40>)
 80016e8:	2207      	movs	r2, #7
 80016ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	e000e010 	.word	0xe000e010

080016fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f7ff ff29 	bl	800155c <__NVIC_SetPriorityGrouping>
}
 800170a:	bf00      	nop
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001712:	b580      	push	{r7, lr}
 8001714:	b086      	sub	sp, #24
 8001716:	af00      	add	r7, sp, #0
 8001718:	4603      	mov	r3, r0
 800171a:	60b9      	str	r1, [r7, #8]
 800171c:	607a      	str	r2, [r7, #4]
 800171e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001720:	2300      	movs	r3, #0
 8001722:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001724:	f7ff ff3e 	bl	80015a4 <__NVIC_GetPriorityGrouping>
 8001728:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	68b9      	ldr	r1, [r7, #8]
 800172e:	6978      	ldr	r0, [r7, #20]
 8001730:	f7ff ff8e 	bl	8001650 <NVIC_EncodePriority>
 8001734:	4602      	mov	r2, r0
 8001736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800173a:	4611      	mov	r1, r2
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff ff5d 	bl	80015fc <__NVIC_SetPriority>
}
 8001742:	bf00      	nop
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b082      	sub	sp, #8
 800174e:	af00      	add	r7, sp, #0
 8001750:	4603      	mov	r3, r0
 8001752:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff ff31 	bl	80015c0 <__NVIC_EnableIRQ>
}
 800175e:	bf00      	nop
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}

08001766 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b082      	sub	sp, #8
 800176a:	af00      	add	r7, sp, #0
 800176c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	f7ff ffa2 	bl	80016b8 <SysTick_Config>
 8001774:	4603      	mov	r3, r0
}
 8001776:	4618      	mov	r0, r3
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
	...

08001780 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001788:	2300      	movs	r3, #0
 800178a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800178c:	f7ff feb6 	bl	80014fc <HAL_GetTick>
 8001790:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d101      	bne.n	800179c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e099      	b.n	80018d0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2202      	movs	r2, #2
 80017a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2200      	movs	r2, #0
 80017a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f022 0201 	bic.w	r2, r2, #1
 80017ba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017bc:	e00f      	b.n	80017de <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017be:	f7ff fe9d 	bl	80014fc <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	2b05      	cmp	r3, #5
 80017ca:	d908      	bls.n	80017de <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2220      	movs	r2, #32
 80017d0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2203      	movs	r2, #3
 80017d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e078      	b.n	80018d0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f003 0301 	and.w	r3, r3, #1
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d1e8      	bne.n	80017be <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80017f4:	697a      	ldr	r2, [r7, #20]
 80017f6:	4b38      	ldr	r3, [pc, #224]	@ (80018d8 <HAL_DMA_Init+0x158>)
 80017f8:	4013      	ands	r3, r2
 80017fa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	685a      	ldr	r2, [r3, #4]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800180a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	691b      	ldr	r3, [r3, #16]
 8001810:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001816:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001822:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6a1b      	ldr	r3, [r3, #32]
 8001828:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800182a:	697a      	ldr	r2, [r7, #20]
 800182c:	4313      	orrs	r3, r2
 800182e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001834:	2b04      	cmp	r3, #4
 8001836:	d107      	bne.n	8001848 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001840:	4313      	orrs	r3, r2
 8001842:	697a      	ldr	r2, [r7, #20]
 8001844:	4313      	orrs	r3, r2
 8001846:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	697a      	ldr	r2, [r7, #20]
 800184e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	695b      	ldr	r3, [r3, #20]
 8001856:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	f023 0307 	bic.w	r3, r3, #7
 800185e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001864:	697a      	ldr	r2, [r7, #20]
 8001866:	4313      	orrs	r3, r2
 8001868:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800186e:	2b04      	cmp	r3, #4
 8001870:	d117      	bne.n	80018a2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001876:	697a      	ldr	r2, [r7, #20]
 8001878:	4313      	orrs	r3, r2
 800187a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001880:	2b00      	cmp	r3, #0
 8001882:	d00e      	beq.n	80018a2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f000 fb01 	bl	8001e8c <DMA_CheckFifoParam>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d008      	beq.n	80018a2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2240      	movs	r2, #64	@ 0x40
 8001894:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2201      	movs	r2, #1
 800189a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800189e:	2301      	movs	r3, #1
 80018a0:	e016      	b.n	80018d0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	697a      	ldr	r2, [r7, #20]
 80018a8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f000 fab8 	bl	8001e20 <DMA_CalcBaseAndBitshift>
 80018b0:	4603      	mov	r3, r0
 80018b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018b8:	223f      	movs	r2, #63	@ 0x3f
 80018ba:	409a      	lsls	r2, r3
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2200      	movs	r2, #0
 80018c4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2201      	movs	r2, #1
 80018ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80018ce:	2300      	movs	r3, #0
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3718      	adds	r7, #24
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	f010803f 	.word	0xf010803f

080018dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	60f8      	str	r0, [r7, #12]
 80018e4:	60b9      	str	r1, [r7, #8]
 80018e6:	607a      	str	r2, [r7, #4]
 80018e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018ea:	2300      	movs	r3, #0
 80018ec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018f2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d101      	bne.n	8001902 <HAL_DMA_Start_IT+0x26>
 80018fe:	2302      	movs	r3, #2
 8001900:	e040      	b.n	8001984 <HAL_DMA_Start_IT+0xa8>
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	2201      	movs	r2, #1
 8001906:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001910:	b2db      	uxtb	r3, r3
 8001912:	2b01      	cmp	r3, #1
 8001914:	d12f      	bne.n	8001976 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	2202      	movs	r2, #2
 800191a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	2200      	movs	r2, #0
 8001922:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	68b9      	ldr	r1, [r7, #8]
 800192a:	68f8      	ldr	r0, [r7, #12]
 800192c:	f000 fa4a 	bl	8001dc4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001934:	223f      	movs	r2, #63	@ 0x3f
 8001936:	409a      	lsls	r2, r3
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f042 0216 	orr.w	r2, r2, #22
 800194a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001950:	2b00      	cmp	r3, #0
 8001952:	d007      	beq.n	8001964 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f042 0208 	orr.w	r2, r2, #8
 8001962:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f042 0201 	orr.w	r2, r2, #1
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	e005      	b.n	8001982 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	2200      	movs	r2, #0
 800197a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800197e:	2302      	movs	r3, #2
 8001980:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001982:	7dfb      	ldrb	r3, [r7, #23]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3718      	adds	r7, #24
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001998:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800199a:	f7ff fdaf 	bl	80014fc <HAL_GetTick>
 800199e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d008      	beq.n	80019be <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2280      	movs	r2, #128	@ 0x80
 80019b0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e052      	b.n	8001a64 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f022 0216 	bic.w	r2, r2, #22
 80019cc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	695a      	ldr	r2, [r3, #20]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80019dc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d103      	bne.n	80019ee <HAL_DMA_Abort+0x62>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d007      	beq.n	80019fe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f022 0208 	bic.w	r2, r2, #8
 80019fc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f022 0201 	bic.w	r2, r2, #1
 8001a0c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a0e:	e013      	b.n	8001a38 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a10:	f7ff fd74 	bl	80014fc <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b05      	cmp	r3, #5
 8001a1c:	d90c      	bls.n	8001a38 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2220      	movs	r2, #32
 8001a22:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2203      	movs	r2, #3
 8001a28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e015      	b.n	8001a64 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0301 	and.w	r3, r3, #1
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d1e4      	bne.n	8001a10 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a4a:	223f      	movs	r2, #63	@ 0x3f
 8001a4c:	409a      	lsls	r2, r3
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2201      	movs	r2, #1
 8001a56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001a62:	2300      	movs	r3, #0
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3710      	adds	r7, #16
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d004      	beq.n	8001a8a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2280      	movs	r2, #128	@ 0x80
 8001a84:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e00c      	b.n	8001aa4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2205      	movs	r2, #5
 8001a8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f022 0201 	bic.w	r2, r2, #1
 8001aa0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001aa2:	2300      	movs	r3, #0
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001abc:	4b8e      	ldr	r3, [pc, #568]	@ (8001cf8 <HAL_DMA_IRQHandler+0x248>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a8e      	ldr	r2, [pc, #568]	@ (8001cfc <HAL_DMA_IRQHandler+0x24c>)
 8001ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ac6:	0a9b      	lsrs	r3, r3, #10
 8001ac8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ace:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ada:	2208      	movs	r2, #8
 8001adc:	409a      	lsls	r2, r3
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d01a      	beq.n	8001b1c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0304 	and.w	r3, r3, #4
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d013      	beq.n	8001b1c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f022 0204 	bic.w	r2, r2, #4
 8001b02:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b08:	2208      	movs	r2, #8
 8001b0a:	409a      	lsls	r2, r3
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b14:	f043 0201 	orr.w	r2, r3, #1
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b20:	2201      	movs	r2, #1
 8001b22:	409a      	lsls	r2, r3
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	4013      	ands	r3, r2
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d012      	beq.n	8001b52 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	695b      	ldr	r3, [r3, #20]
 8001b32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d00b      	beq.n	8001b52 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b3e:	2201      	movs	r2, #1
 8001b40:	409a      	lsls	r2, r3
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b4a:	f043 0202 	orr.w	r2, r3, #2
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b56:	2204      	movs	r2, #4
 8001b58:	409a      	lsls	r2, r3
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d012      	beq.n	8001b88 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0302 	and.w	r3, r3, #2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d00b      	beq.n	8001b88 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b74:	2204      	movs	r2, #4
 8001b76:	409a      	lsls	r2, r3
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b80:	f043 0204 	orr.w	r2, r3, #4
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b8c:	2210      	movs	r2, #16
 8001b8e:	409a      	lsls	r2, r3
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	4013      	ands	r3, r2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d043      	beq.n	8001c20 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0308 	and.w	r3, r3, #8
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d03c      	beq.n	8001c20 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001baa:	2210      	movs	r2, #16
 8001bac:	409a      	lsls	r2, r3
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d018      	beq.n	8001bf2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d108      	bne.n	8001be0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d024      	beq.n	8001c20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	4798      	blx	r3
 8001bde:	e01f      	b.n	8001c20 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d01b      	beq.n	8001c20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	4798      	blx	r3
 8001bf0:	e016      	b.n	8001c20 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d107      	bne.n	8001c10 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f022 0208 	bic.w	r2, r2, #8
 8001c0e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d003      	beq.n	8001c20 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c24:	2220      	movs	r2, #32
 8001c26:	409a      	lsls	r2, r3
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	f000 808f 	beq.w	8001d50 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0310 	and.w	r3, r3, #16
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	f000 8087 	beq.w	8001d50 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c46:	2220      	movs	r2, #32
 8001c48:	409a      	lsls	r2, r3
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	2b05      	cmp	r3, #5
 8001c58:	d136      	bne.n	8001cc8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f022 0216 	bic.w	r2, r2, #22
 8001c68:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	695a      	ldr	r2, [r3, #20]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c78:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d103      	bne.n	8001c8a <HAL_DMA_IRQHandler+0x1da>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d007      	beq.n	8001c9a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f022 0208 	bic.w	r2, r2, #8
 8001c98:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c9e:	223f      	movs	r2, #63	@ 0x3f
 8001ca0:	409a      	lsls	r2, r3
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d07e      	beq.n	8001dbc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	4798      	blx	r3
        }
        return;
 8001cc6:	e079      	b.n	8001dbc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d01d      	beq.n	8001d12 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d10d      	bne.n	8001d00 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d031      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	4798      	blx	r3
 8001cf4:	e02c      	b.n	8001d50 <HAL_DMA_IRQHandler+0x2a0>
 8001cf6:	bf00      	nop
 8001cf8:	20000000 	.word	0x20000000
 8001cfc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d023      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	4798      	blx	r3
 8001d10:	e01e      	b.n	8001d50 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d10f      	bne.n	8001d40 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f022 0210 	bic.w	r2, r2, #16
 8001d2e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2201      	movs	r2, #1
 8001d34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d003      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d032      	beq.n	8001dbe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d5c:	f003 0301 	and.w	r3, r3, #1
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d022      	beq.n	8001daa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2205      	movs	r2, #5
 8001d68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f022 0201 	bic.w	r2, r2, #1
 8001d7a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	60bb      	str	r3, [r7, #8]
 8001d82:	697a      	ldr	r2, [r7, #20]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d307      	bcc.n	8001d98 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d1f2      	bne.n	8001d7c <HAL_DMA_IRQHandler+0x2cc>
 8001d96:	e000      	b.n	8001d9a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001d98:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d005      	beq.n	8001dbe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	4798      	blx	r3
 8001dba:	e000      	b.n	8001dbe <HAL_DMA_IRQHandler+0x30e>
        return;
 8001dbc:	bf00      	nop
    }
  }
}
 8001dbe:	3718      	adds	r7, #24
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b085      	sub	sp, #20
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
 8001dd0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001de0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	683a      	ldr	r2, [r7, #0]
 8001de8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	2b40      	cmp	r3, #64	@ 0x40
 8001df0:	d108      	bne.n	8001e04 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68ba      	ldr	r2, [r7, #8]
 8001e00:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001e02:	e007      	b.n	8001e14 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68ba      	ldr	r2, [r7, #8]
 8001e0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	60da      	str	r2, [r3, #12]
}
 8001e14:	bf00      	nop
 8001e16:	3714      	adds	r7, #20
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	3b10      	subs	r3, #16
 8001e30:	4a14      	ldr	r2, [pc, #80]	@ (8001e84 <DMA_CalcBaseAndBitshift+0x64>)
 8001e32:	fba2 2303 	umull	r2, r3, r2, r3
 8001e36:	091b      	lsrs	r3, r3, #4
 8001e38:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001e3a:	4a13      	ldr	r2, [pc, #76]	@ (8001e88 <DMA_CalcBaseAndBitshift+0x68>)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	4413      	add	r3, r2
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	461a      	mov	r2, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2b03      	cmp	r3, #3
 8001e4c:	d909      	bls.n	8001e62 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001e56:	f023 0303 	bic.w	r3, r3, #3
 8001e5a:	1d1a      	adds	r2, r3, #4
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	659a      	str	r2, [r3, #88]	@ 0x58
 8001e60:	e007      	b.n	8001e72 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001e6a:	f023 0303 	bic.w	r3, r3, #3
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3714      	adds	r7, #20
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	aaaaaaab 	.word	0xaaaaaaab
 8001e88:	0800690c 	.word	0x0800690c

08001e8c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e94:	2300      	movs	r3, #0
 8001e96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e9c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	699b      	ldr	r3, [r3, #24]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d11f      	bne.n	8001ee6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	2b03      	cmp	r3, #3
 8001eaa:	d856      	bhi.n	8001f5a <DMA_CheckFifoParam+0xce>
 8001eac:	a201      	add	r2, pc, #4	@ (adr r2, 8001eb4 <DMA_CheckFifoParam+0x28>)
 8001eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eb2:	bf00      	nop
 8001eb4:	08001ec5 	.word	0x08001ec5
 8001eb8:	08001ed7 	.word	0x08001ed7
 8001ebc:	08001ec5 	.word	0x08001ec5
 8001ec0:	08001f5b 	.word	0x08001f5b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ec8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d046      	beq.n	8001f5e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ed4:	e043      	b.n	8001f5e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eda:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001ede:	d140      	bne.n	8001f62 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ee4:	e03d      	b.n	8001f62 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	699b      	ldr	r3, [r3, #24]
 8001eea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001eee:	d121      	bne.n	8001f34 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	2b03      	cmp	r3, #3
 8001ef4:	d837      	bhi.n	8001f66 <DMA_CheckFifoParam+0xda>
 8001ef6:	a201      	add	r2, pc, #4	@ (adr r2, 8001efc <DMA_CheckFifoParam+0x70>)
 8001ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001efc:	08001f0d 	.word	0x08001f0d
 8001f00:	08001f13 	.word	0x08001f13
 8001f04:	08001f0d 	.word	0x08001f0d
 8001f08:	08001f25 	.word	0x08001f25
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	73fb      	strb	r3, [r7, #15]
      break;
 8001f10:	e030      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d025      	beq.n	8001f6a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f22:	e022      	b.n	8001f6a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f28:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001f2c:	d11f      	bne.n	8001f6e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001f32:	e01c      	b.n	8001f6e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d903      	bls.n	8001f42 <DMA_CheckFifoParam+0xb6>
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	2b03      	cmp	r3, #3
 8001f3e:	d003      	beq.n	8001f48 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001f40:	e018      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	73fb      	strb	r3, [r7, #15]
      break;
 8001f46:	e015      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d00e      	beq.n	8001f72 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	73fb      	strb	r3, [r7, #15]
      break;
 8001f58:	e00b      	b.n	8001f72 <DMA_CheckFifoParam+0xe6>
      break;
 8001f5a:	bf00      	nop
 8001f5c:	e00a      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
      break;
 8001f5e:	bf00      	nop
 8001f60:	e008      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
      break;
 8001f62:	bf00      	nop
 8001f64:	e006      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
      break;
 8001f66:	bf00      	nop
 8001f68:	e004      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
      break;
 8001f6a:	bf00      	nop
 8001f6c:	e002      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
      break;   
 8001f6e:	bf00      	nop
 8001f70:	e000      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
      break;
 8001f72:	bf00      	nop
    }
  } 
  
  return status; 
 8001f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3714      	adds	r7, #20
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop

08001f84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b089      	sub	sp, #36	@ 0x24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f92:	2300      	movs	r3, #0
 8001f94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f96:	2300      	movs	r3, #0
 8001f98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	61fb      	str	r3, [r7, #28]
 8001f9e:	e165      	b.n	800226c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	697a      	ldr	r2, [r7, #20]
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001fb4:	693a      	ldr	r2, [r7, #16]
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	f040 8154 	bne.w	8002266 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f003 0303 	and.w	r3, r3, #3
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d005      	beq.n	8001fd6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d130      	bne.n	8002038 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fdc:	69fb      	ldr	r3, [r7, #28]
 8001fde:	005b      	lsls	r3, r3, #1
 8001fe0:	2203      	movs	r2, #3
 8001fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe6:	43db      	mvns	r3, r3
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	4013      	ands	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	68da      	ldr	r2, [r3, #12]
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffa:	69ba      	ldr	r2, [r7, #24]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800200c:	2201      	movs	r2, #1
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	fa02 f303 	lsl.w	r3, r2, r3
 8002014:	43db      	mvns	r3, r3
 8002016:	69ba      	ldr	r2, [r7, #24]
 8002018:	4013      	ands	r3, r2
 800201a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	091b      	lsrs	r3, r3, #4
 8002022:	f003 0201 	and.w	r2, r3, #1
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	fa02 f303 	lsl.w	r3, r2, r3
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	4313      	orrs	r3, r2
 8002030:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f003 0303 	and.w	r3, r3, #3
 8002040:	2b03      	cmp	r3, #3
 8002042:	d017      	beq.n	8002074 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	005b      	lsls	r3, r3, #1
 800204e:	2203      	movs	r2, #3
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	43db      	mvns	r3, r3
 8002056:	69ba      	ldr	r2, [r7, #24]
 8002058:	4013      	ands	r3, r2
 800205a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	689a      	ldr	r2, [r3, #8]
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	005b      	lsls	r3, r3, #1
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	4313      	orrs	r3, r2
 800206c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f003 0303 	and.w	r3, r3, #3
 800207c:	2b02      	cmp	r3, #2
 800207e:	d123      	bne.n	80020c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002080:	69fb      	ldr	r3, [r7, #28]
 8002082:	08da      	lsrs	r2, r3, #3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3208      	adds	r2, #8
 8002088:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800208c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	f003 0307 	and.w	r3, r3, #7
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	220f      	movs	r2, #15
 8002098:	fa02 f303 	lsl.w	r3, r2, r3
 800209c:	43db      	mvns	r3, r3
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	4013      	ands	r3, r2
 80020a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	691a      	ldr	r2, [r3, #16]
 80020a8:	69fb      	ldr	r3, [r7, #28]
 80020aa:	f003 0307 	and.w	r3, r3, #7
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	69ba      	ldr	r2, [r7, #24]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	08da      	lsrs	r2, r3, #3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	3208      	adds	r2, #8
 80020c2:	69b9      	ldr	r1, [r7, #24]
 80020c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	2203      	movs	r2, #3
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	43db      	mvns	r3, r3
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	4013      	ands	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	f003 0203 	and.w	r2, r3, #3
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002104:	2b00      	cmp	r3, #0
 8002106:	f000 80ae 	beq.w	8002266 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800210a:	2300      	movs	r3, #0
 800210c:	60fb      	str	r3, [r7, #12]
 800210e:	4b5d      	ldr	r3, [pc, #372]	@ (8002284 <HAL_GPIO_Init+0x300>)
 8002110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002112:	4a5c      	ldr	r2, [pc, #368]	@ (8002284 <HAL_GPIO_Init+0x300>)
 8002114:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002118:	6453      	str	r3, [r2, #68]	@ 0x44
 800211a:	4b5a      	ldr	r3, [pc, #360]	@ (8002284 <HAL_GPIO_Init+0x300>)
 800211c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002126:	4a58      	ldr	r2, [pc, #352]	@ (8002288 <HAL_GPIO_Init+0x304>)
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	089b      	lsrs	r3, r3, #2
 800212c:	3302      	adds	r3, #2
 800212e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002132:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	f003 0303 	and.w	r3, r3, #3
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	220f      	movs	r2, #15
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	43db      	mvns	r3, r3
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	4013      	ands	r3, r2
 8002148:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a4f      	ldr	r2, [pc, #316]	@ (800228c <HAL_GPIO_Init+0x308>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d025      	beq.n	800219e <HAL_GPIO_Init+0x21a>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a4e      	ldr	r2, [pc, #312]	@ (8002290 <HAL_GPIO_Init+0x30c>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d01f      	beq.n	800219a <HAL_GPIO_Init+0x216>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a4d      	ldr	r2, [pc, #308]	@ (8002294 <HAL_GPIO_Init+0x310>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d019      	beq.n	8002196 <HAL_GPIO_Init+0x212>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a4c      	ldr	r2, [pc, #304]	@ (8002298 <HAL_GPIO_Init+0x314>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d013      	beq.n	8002192 <HAL_GPIO_Init+0x20e>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a4b      	ldr	r2, [pc, #300]	@ (800229c <HAL_GPIO_Init+0x318>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d00d      	beq.n	800218e <HAL_GPIO_Init+0x20a>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a4a      	ldr	r2, [pc, #296]	@ (80022a0 <HAL_GPIO_Init+0x31c>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d007      	beq.n	800218a <HAL_GPIO_Init+0x206>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a49      	ldr	r2, [pc, #292]	@ (80022a4 <HAL_GPIO_Init+0x320>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d101      	bne.n	8002186 <HAL_GPIO_Init+0x202>
 8002182:	2306      	movs	r3, #6
 8002184:	e00c      	b.n	80021a0 <HAL_GPIO_Init+0x21c>
 8002186:	2307      	movs	r3, #7
 8002188:	e00a      	b.n	80021a0 <HAL_GPIO_Init+0x21c>
 800218a:	2305      	movs	r3, #5
 800218c:	e008      	b.n	80021a0 <HAL_GPIO_Init+0x21c>
 800218e:	2304      	movs	r3, #4
 8002190:	e006      	b.n	80021a0 <HAL_GPIO_Init+0x21c>
 8002192:	2303      	movs	r3, #3
 8002194:	e004      	b.n	80021a0 <HAL_GPIO_Init+0x21c>
 8002196:	2302      	movs	r3, #2
 8002198:	e002      	b.n	80021a0 <HAL_GPIO_Init+0x21c>
 800219a:	2301      	movs	r3, #1
 800219c:	e000      	b.n	80021a0 <HAL_GPIO_Init+0x21c>
 800219e:	2300      	movs	r3, #0
 80021a0:	69fa      	ldr	r2, [r7, #28]
 80021a2:	f002 0203 	and.w	r2, r2, #3
 80021a6:	0092      	lsls	r2, r2, #2
 80021a8:	4093      	lsls	r3, r2
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021b0:	4935      	ldr	r1, [pc, #212]	@ (8002288 <HAL_GPIO_Init+0x304>)
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	089b      	lsrs	r3, r3, #2
 80021b6:	3302      	adds	r3, #2
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021be:	4b3a      	ldr	r3, [pc, #232]	@ (80022a8 <HAL_GPIO_Init+0x324>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	43db      	mvns	r3, r3
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	4013      	ands	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	4313      	orrs	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021e2:	4a31      	ldr	r2, [pc, #196]	@ (80022a8 <HAL_GPIO_Init+0x324>)
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021e8:	4b2f      	ldr	r3, [pc, #188]	@ (80022a8 <HAL_GPIO_Init+0x324>)
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	43db      	mvns	r3, r3
 80021f2:	69ba      	ldr	r2, [r7, #24]
 80021f4:	4013      	ands	r3, r2
 80021f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d003      	beq.n	800220c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	4313      	orrs	r3, r2
 800220a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800220c:	4a26      	ldr	r2, [pc, #152]	@ (80022a8 <HAL_GPIO_Init+0x324>)
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002212:	4b25      	ldr	r3, [pc, #148]	@ (80022a8 <HAL_GPIO_Init+0x324>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	43db      	mvns	r3, r3
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	4013      	ands	r3, r2
 8002220:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d003      	beq.n	8002236 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	4313      	orrs	r3, r2
 8002234:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002236:	4a1c      	ldr	r2, [pc, #112]	@ (80022a8 <HAL_GPIO_Init+0x324>)
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800223c:	4b1a      	ldr	r3, [pc, #104]	@ (80022a8 <HAL_GPIO_Init+0x324>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	43db      	mvns	r3, r3
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	4013      	ands	r3, r2
 800224a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d003      	beq.n	8002260 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	4313      	orrs	r3, r2
 800225e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002260:	4a11      	ldr	r2, [pc, #68]	@ (80022a8 <HAL_GPIO_Init+0x324>)
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	3301      	adds	r3, #1
 800226a:	61fb      	str	r3, [r7, #28]
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	2b0f      	cmp	r3, #15
 8002270:	f67f ae96 	bls.w	8001fa0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002274:	bf00      	nop
 8002276:	bf00      	nop
 8002278:	3724      	adds	r7, #36	@ 0x24
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	40023800 	.word	0x40023800
 8002288:	40013800 	.word	0x40013800
 800228c:	40020000 	.word	0x40020000
 8002290:	40020400 	.word	0x40020400
 8002294:	40020800 	.word	0x40020800
 8002298:	40020c00 	.word	0x40020c00
 800229c:	40021000 	.word	0x40021000
 80022a0:	40021400 	.word	0x40021400
 80022a4:	40021800 	.word	0x40021800
 80022a8:	40013c00 	.word	0x40013c00

080022ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	460b      	mov	r3, r1
 80022b6:	807b      	strh	r3, [r7, #2]
 80022b8:	4613      	mov	r3, r2
 80022ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022bc:	787b      	ldrb	r3, [r7, #1]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d003      	beq.n	80022ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022c2:	887a      	ldrh	r2, [r7, #2]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022c8:	e003      	b.n	80022d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022ca:	887b      	ldrh	r3, [r7, #2]
 80022cc:	041a      	lsls	r2, r3, #16
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	619a      	str	r2, [r3, #24]
}
 80022d2:	bf00      	nop
 80022d4:	370c      	adds	r7, #12
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr

080022de <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b086      	sub	sp, #24
 80022e2:	af02      	add	r7, sp, #8
 80022e4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d101      	bne.n	80022f0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e108      	b.n	8002502 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d106      	bne.n	8002310 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f7fe fff6 	bl	80012fc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2203      	movs	r2, #3
 8002314:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800231e:	d102      	bne.n	8002326 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4618      	mov	r0, r3
 800232c:	f002 fe84 	bl	8005038 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6818      	ldr	r0, [r3, #0]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	7c1a      	ldrb	r2, [r3, #16]
 8002338:	f88d 2000 	strb.w	r2, [sp]
 800233c:	3304      	adds	r3, #4
 800233e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002340:	f002 fe16 	bl	8004f70 <USB_CoreInit>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d005      	beq.n	8002356 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2202      	movs	r2, #2
 800234e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e0d5      	b.n	8002502 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2100      	movs	r1, #0
 800235c:	4618      	mov	r0, r3
 800235e:	f002 fe7c 	bl	800505a <USB_SetCurrentMode>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d005      	beq.n	8002374 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2202      	movs	r2, #2
 800236c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e0c6      	b.n	8002502 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002374:	2300      	movs	r3, #0
 8002376:	73fb      	strb	r3, [r7, #15]
 8002378:	e04a      	b.n	8002410 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800237a:	7bfa      	ldrb	r2, [r7, #15]
 800237c:	6879      	ldr	r1, [r7, #4]
 800237e:	4613      	mov	r3, r2
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	4413      	add	r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	440b      	add	r3, r1
 8002388:	3315      	adds	r3, #21
 800238a:	2201      	movs	r2, #1
 800238c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800238e:	7bfa      	ldrb	r2, [r7, #15]
 8002390:	6879      	ldr	r1, [r7, #4]
 8002392:	4613      	mov	r3, r2
 8002394:	00db      	lsls	r3, r3, #3
 8002396:	4413      	add	r3, r2
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	440b      	add	r3, r1
 800239c:	3314      	adds	r3, #20
 800239e:	7bfa      	ldrb	r2, [r7, #15]
 80023a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80023a2:	7bfa      	ldrb	r2, [r7, #15]
 80023a4:	7bfb      	ldrb	r3, [r7, #15]
 80023a6:	b298      	uxth	r0, r3
 80023a8:	6879      	ldr	r1, [r7, #4]
 80023aa:	4613      	mov	r3, r2
 80023ac:	00db      	lsls	r3, r3, #3
 80023ae:	4413      	add	r3, r2
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	440b      	add	r3, r1
 80023b4:	332e      	adds	r3, #46	@ 0x2e
 80023b6:	4602      	mov	r2, r0
 80023b8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80023ba:	7bfa      	ldrb	r2, [r7, #15]
 80023bc:	6879      	ldr	r1, [r7, #4]
 80023be:	4613      	mov	r3, r2
 80023c0:	00db      	lsls	r3, r3, #3
 80023c2:	4413      	add	r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	440b      	add	r3, r1
 80023c8:	3318      	adds	r3, #24
 80023ca:	2200      	movs	r2, #0
 80023cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80023ce:	7bfa      	ldrb	r2, [r7, #15]
 80023d0:	6879      	ldr	r1, [r7, #4]
 80023d2:	4613      	mov	r3, r2
 80023d4:	00db      	lsls	r3, r3, #3
 80023d6:	4413      	add	r3, r2
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	440b      	add	r3, r1
 80023dc:	331c      	adds	r3, #28
 80023de:	2200      	movs	r2, #0
 80023e0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80023e2:	7bfa      	ldrb	r2, [r7, #15]
 80023e4:	6879      	ldr	r1, [r7, #4]
 80023e6:	4613      	mov	r3, r2
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	4413      	add	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	440b      	add	r3, r1
 80023f0:	3320      	adds	r3, #32
 80023f2:	2200      	movs	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80023f6:	7bfa      	ldrb	r2, [r7, #15]
 80023f8:	6879      	ldr	r1, [r7, #4]
 80023fa:	4613      	mov	r3, r2
 80023fc:	00db      	lsls	r3, r3, #3
 80023fe:	4413      	add	r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	440b      	add	r3, r1
 8002404:	3324      	adds	r3, #36	@ 0x24
 8002406:	2200      	movs	r2, #0
 8002408:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800240a:	7bfb      	ldrb	r3, [r7, #15]
 800240c:	3301      	adds	r3, #1
 800240e:	73fb      	strb	r3, [r7, #15]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	791b      	ldrb	r3, [r3, #4]
 8002414:	7bfa      	ldrb	r2, [r7, #15]
 8002416:	429a      	cmp	r2, r3
 8002418:	d3af      	bcc.n	800237a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800241a:	2300      	movs	r3, #0
 800241c:	73fb      	strb	r3, [r7, #15]
 800241e:	e044      	b.n	80024aa <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002420:	7bfa      	ldrb	r2, [r7, #15]
 8002422:	6879      	ldr	r1, [r7, #4]
 8002424:	4613      	mov	r3, r2
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	4413      	add	r3, r2
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	440b      	add	r3, r1
 800242e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002432:	2200      	movs	r2, #0
 8002434:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002436:	7bfa      	ldrb	r2, [r7, #15]
 8002438:	6879      	ldr	r1, [r7, #4]
 800243a:	4613      	mov	r3, r2
 800243c:	00db      	lsls	r3, r3, #3
 800243e:	4413      	add	r3, r2
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	440b      	add	r3, r1
 8002444:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002448:	7bfa      	ldrb	r2, [r7, #15]
 800244a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800244c:	7bfa      	ldrb	r2, [r7, #15]
 800244e:	6879      	ldr	r1, [r7, #4]
 8002450:	4613      	mov	r3, r2
 8002452:	00db      	lsls	r3, r3, #3
 8002454:	4413      	add	r3, r2
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	440b      	add	r3, r1
 800245a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800245e:	2200      	movs	r2, #0
 8002460:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002462:	7bfa      	ldrb	r2, [r7, #15]
 8002464:	6879      	ldr	r1, [r7, #4]
 8002466:	4613      	mov	r3, r2
 8002468:	00db      	lsls	r3, r3, #3
 800246a:	4413      	add	r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	440b      	add	r3, r1
 8002470:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002474:	2200      	movs	r2, #0
 8002476:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002478:	7bfa      	ldrb	r2, [r7, #15]
 800247a:	6879      	ldr	r1, [r7, #4]
 800247c:	4613      	mov	r3, r2
 800247e:	00db      	lsls	r3, r3, #3
 8002480:	4413      	add	r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	440b      	add	r3, r1
 8002486:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800248a:	2200      	movs	r2, #0
 800248c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800248e:	7bfa      	ldrb	r2, [r7, #15]
 8002490:	6879      	ldr	r1, [r7, #4]
 8002492:	4613      	mov	r3, r2
 8002494:	00db      	lsls	r3, r3, #3
 8002496:	4413      	add	r3, r2
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	440b      	add	r3, r1
 800249c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024a4:	7bfb      	ldrb	r3, [r7, #15]
 80024a6:	3301      	adds	r3, #1
 80024a8:	73fb      	strb	r3, [r7, #15]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	791b      	ldrb	r3, [r3, #4]
 80024ae:	7bfa      	ldrb	r2, [r7, #15]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d3b5      	bcc.n	8002420 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6818      	ldr	r0, [r3, #0]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	7c1a      	ldrb	r2, [r3, #16]
 80024bc:	f88d 2000 	strb.w	r2, [sp]
 80024c0:	3304      	adds	r3, #4
 80024c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024c4:	f002 fe16 	bl	80050f4 <USB_DevInit>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d005      	beq.n	80024da <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2202      	movs	r2, #2
 80024d2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e013      	b.n	8002502 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2201      	movs	r2, #1
 80024e4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	7b1b      	ldrb	r3, [r3, #12]
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d102      	bne.n	80024f6 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f000 f80a 	bl	800250a <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f002 ffd1 	bl	80054a2 <USB_DevDisconnect>

  return HAL_OK;
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800250a:	b480      	push	{r7}
 800250c:	b085      	sub	sp, #20
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002538:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800253c:	f043 0303 	orr.w	r3, r3, #3
 8002540:	68fa      	ldr	r2, [r7, #12]
 8002542:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	3714      	adds	r7, #20
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
	...

08002554 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d101      	bne.n	8002568 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e0cc      	b.n	8002702 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002568:	4b68      	ldr	r3, [pc, #416]	@ (800270c <HAL_RCC_ClockConfig+0x1b8>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 030f 	and.w	r3, r3, #15
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	429a      	cmp	r2, r3
 8002574:	d90c      	bls.n	8002590 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002576:	4b65      	ldr	r3, [pc, #404]	@ (800270c <HAL_RCC_ClockConfig+0x1b8>)
 8002578:	683a      	ldr	r2, [r7, #0]
 800257a:	b2d2      	uxtb	r2, r2
 800257c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800257e:	4b63      	ldr	r3, [pc, #396]	@ (800270c <HAL_RCC_ClockConfig+0x1b8>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 030f 	and.w	r3, r3, #15
 8002586:	683a      	ldr	r2, [r7, #0]
 8002588:	429a      	cmp	r2, r3
 800258a:	d001      	beq.n	8002590 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e0b8      	b.n	8002702 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0302 	and.w	r3, r3, #2
 8002598:	2b00      	cmp	r3, #0
 800259a:	d020      	beq.n	80025de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0304 	and.w	r3, r3, #4
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d005      	beq.n	80025b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025a8:	4b59      	ldr	r3, [pc, #356]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	4a58      	ldr	r2, [pc, #352]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 80025ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80025b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0308 	and.w	r3, r3, #8
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d005      	beq.n	80025cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025c0:	4b53      	ldr	r3, [pc, #332]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	4a52      	ldr	r2, [pc, #328]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 80025c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80025ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025cc:	4b50      	ldr	r3, [pc, #320]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	494d      	ldr	r1, [pc, #308]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 80025da:	4313      	orrs	r3, r2
 80025dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d044      	beq.n	8002674 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d107      	bne.n	8002602 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025f2:	4b47      	ldr	r3, [pc, #284]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d119      	bne.n	8002632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e07f      	b.n	8002702 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	2b02      	cmp	r3, #2
 8002608:	d003      	beq.n	8002612 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800260e:	2b03      	cmp	r3, #3
 8002610:	d107      	bne.n	8002622 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002612:	4b3f      	ldr	r3, [pc, #252]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d109      	bne.n	8002632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e06f      	b.n	8002702 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002622:	4b3b      	ldr	r3, [pc, #236]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0302 	and.w	r3, r3, #2
 800262a:	2b00      	cmp	r3, #0
 800262c:	d101      	bne.n	8002632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e067      	b.n	8002702 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002632:	4b37      	ldr	r3, [pc, #220]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	f023 0203 	bic.w	r2, r3, #3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	4934      	ldr	r1, [pc, #208]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 8002640:	4313      	orrs	r3, r2
 8002642:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002644:	f7fe ff5a 	bl	80014fc <HAL_GetTick>
 8002648:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800264a:	e00a      	b.n	8002662 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800264c:	f7fe ff56 	bl	80014fc <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	f241 3288 	movw	r2, #5000	@ 0x1388
 800265a:	4293      	cmp	r3, r2
 800265c:	d901      	bls.n	8002662 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e04f      	b.n	8002702 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002662:	4b2b      	ldr	r3, [pc, #172]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f003 020c 	and.w	r2, r3, #12
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	429a      	cmp	r2, r3
 8002672:	d1eb      	bne.n	800264c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002674:	4b25      	ldr	r3, [pc, #148]	@ (800270c <HAL_RCC_ClockConfig+0x1b8>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 030f 	and.w	r3, r3, #15
 800267c:	683a      	ldr	r2, [r7, #0]
 800267e:	429a      	cmp	r2, r3
 8002680:	d20c      	bcs.n	800269c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002682:	4b22      	ldr	r3, [pc, #136]	@ (800270c <HAL_RCC_ClockConfig+0x1b8>)
 8002684:	683a      	ldr	r2, [r7, #0]
 8002686:	b2d2      	uxtb	r2, r2
 8002688:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800268a:	4b20      	ldr	r3, [pc, #128]	@ (800270c <HAL_RCC_ClockConfig+0x1b8>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 030f 	and.w	r3, r3, #15
 8002692:	683a      	ldr	r2, [r7, #0]
 8002694:	429a      	cmp	r2, r3
 8002696:	d001      	beq.n	800269c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e032      	b.n	8002702 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0304 	and.w	r3, r3, #4
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d008      	beq.n	80026ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026a8:	4b19      	ldr	r3, [pc, #100]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	4916      	ldr	r1, [pc, #88]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0308 	and.w	r3, r3, #8
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d009      	beq.n	80026da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026c6:	4b12      	ldr	r3, [pc, #72]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	00db      	lsls	r3, r3, #3
 80026d4:	490e      	ldr	r1, [pc, #56]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 80026d6:	4313      	orrs	r3, r2
 80026d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026da:	f000 fb7f 	bl	8002ddc <HAL_RCC_GetSysClockFreq>
 80026de:	4602      	mov	r2, r0
 80026e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002710 <HAL_RCC_ClockConfig+0x1bc>)
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	091b      	lsrs	r3, r3, #4
 80026e6:	f003 030f 	and.w	r3, r3, #15
 80026ea:	490a      	ldr	r1, [pc, #40]	@ (8002714 <HAL_RCC_ClockConfig+0x1c0>)
 80026ec:	5ccb      	ldrb	r3, [r1, r3]
 80026ee:	fa22 f303 	lsr.w	r3, r2, r3
 80026f2:	4a09      	ldr	r2, [pc, #36]	@ (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 80026f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80026f6:	4b09      	ldr	r3, [pc, #36]	@ (800271c <HAL_RCC_ClockConfig+0x1c8>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7fe feba 	bl	8001474 <HAL_InitTick>

  return HAL_OK;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3710      	adds	r7, #16
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	40023c00 	.word	0x40023c00
 8002710:	40023800 	.word	0x40023800
 8002714:	080068f4 	.word	0x080068f4
 8002718:	20000000 	.word	0x20000000
 800271c:	20000004 	.word	0x20000004

08002720 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002724:	4b03      	ldr	r3, [pc, #12]	@ (8002734 <HAL_RCC_GetHCLKFreq+0x14>)
 8002726:	681b      	ldr	r3, [r3, #0]
}
 8002728:	4618      	mov	r0, r3
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	20000000 	.word	0x20000000

08002738 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800273c:	f7ff fff0 	bl	8002720 <HAL_RCC_GetHCLKFreq>
 8002740:	4602      	mov	r2, r0
 8002742:	4b05      	ldr	r3, [pc, #20]	@ (8002758 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	0a9b      	lsrs	r3, r3, #10
 8002748:	f003 0307 	and.w	r3, r3, #7
 800274c:	4903      	ldr	r1, [pc, #12]	@ (800275c <HAL_RCC_GetPCLK1Freq+0x24>)
 800274e:	5ccb      	ldrb	r3, [r1, r3]
 8002750:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002754:	4618      	mov	r0, r3
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40023800 	.word	0x40023800
 800275c:	08006904 	.word	0x08006904

08002760 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002764:	f7ff ffdc 	bl	8002720 <HAL_RCC_GetHCLKFreq>
 8002768:	4602      	mov	r2, r0
 800276a:	4b05      	ldr	r3, [pc, #20]	@ (8002780 <HAL_RCC_GetPCLK2Freq+0x20>)
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	0b5b      	lsrs	r3, r3, #13
 8002770:	f003 0307 	and.w	r3, r3, #7
 8002774:	4903      	ldr	r1, [pc, #12]	@ (8002784 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002776:	5ccb      	ldrb	r3, [r1, r3]
 8002778:	fa22 f303 	lsr.w	r3, r2, r3
}
 800277c:	4618      	mov	r0, r3
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40023800 	.word	0x40023800
 8002784:	08006904 	.word	0x08006904

08002788 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b08c      	sub	sp, #48	@ 0x30
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002790:	2300      	movs	r3, #0
 8002792:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8002794:	2300      	movs	r3, #0
 8002796:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8002798:	2300      	movs	r3, #0
 800279a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 800279c:	2300      	movs	r3, #0
 800279e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80027a0:	2300      	movs	r3, #0
 80027a2:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80027a4:	2300      	movs	r3, #0
 80027a6:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80027a8:	2300      	movs	r3, #0
 80027aa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80027ac:	2300      	movs	r3, #0
 80027ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 80027b0:	2300      	movs	r3, #0
 80027b2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0301 	and.w	r3, r3, #1
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d010      	beq.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80027c0:	4b6f      	ldr	r3, [pc, #444]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80027c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027c6:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027ce:	496c      	ldr	r1, [pc, #432]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80027d0:	4313      	orrs	r3, r2
 80027d2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80027de:	2301      	movs	r3, #1
 80027e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d010      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80027ee:	4b64      	ldr	r3, [pc, #400]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80027f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027f4:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027fc:	4960      	ldr	r1, [pc, #384]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002808:	2b00      	cmp	r3, #0
 800280a:	d101      	bne.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 800280c:	2301      	movs	r3, #1
 800280e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0304 	and.w	r3, r3, #4
 8002818:	2b00      	cmp	r3, #0
 800281a:	d017      	beq.n	800284c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800281c:	4b58      	ldr	r3, [pc, #352]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800281e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002822:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282a:	4955      	ldr	r1, [pc, #340]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800282c:	4313      	orrs	r3, r2
 800282e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002836:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800283a:	d101      	bne.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 800283c:	2301      	movs	r3, #1
 800283e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8002848:	2301      	movs	r3, #1
 800284a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0308 	and.w	r3, r3, #8
 8002854:	2b00      	cmp	r3, #0
 8002856:	d017      	beq.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002858:	4b49      	ldr	r3, [pc, #292]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800285a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800285e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002866:	4946      	ldr	r1, [pc, #280]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002868:	4313      	orrs	r3, r2
 800286a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002872:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002876:	d101      	bne.n	800287c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8002878:	2301      	movs	r3, #1
 800287a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002880:	2b00      	cmp	r3, #0
 8002882:	d101      	bne.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8002884:	2301      	movs	r3, #1
 8002886:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0320 	and.w	r3, r3, #32
 8002890:	2b00      	cmp	r3, #0
 8002892:	f000 808a 	beq.w	80029aa <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002896:	2300      	movs	r3, #0
 8002898:	60bb      	str	r3, [r7, #8]
 800289a:	4b39      	ldr	r3, [pc, #228]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800289c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800289e:	4a38      	ldr	r2, [pc, #224]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80028a6:	4b36      	ldr	r3, [pc, #216]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028ae:	60bb      	str	r3, [r7, #8]
 80028b0:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80028b2:	4b34      	ldr	r3, [pc, #208]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a33      	ldr	r2, [pc, #204]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80028b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028bc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80028be:	f7fe fe1d 	bl	80014fc <HAL_GetTick>
 80028c2:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80028c4:	e008      	b.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028c6:	f7fe fe19 	bl	80014fc <HAL_GetTick>
 80028ca:	4602      	mov	r2, r0
 80028cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d901      	bls.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e278      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80028d8:	4b2a      	ldr	r3, [pc, #168]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d0f0      	beq.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80028e4:	4b26      	ldr	r3, [pc, #152]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028ec:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80028ee:	6a3b      	ldr	r3, [r7, #32]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d02f      	beq.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028fc:	6a3a      	ldr	r2, [r7, #32]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d028      	beq.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002902:	4b1f      	ldr	r3, [pc, #124]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002906:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800290a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800290c:	4b1e      	ldr	r3, [pc, #120]	@ (8002988 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800290e:	2201      	movs	r2, #1
 8002910:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002912:	4b1d      	ldr	r3, [pc, #116]	@ (8002988 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002914:	2200      	movs	r2, #0
 8002916:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002918:	4a19      	ldr	r2, [pc, #100]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800291a:	6a3b      	ldr	r3, [r7, #32]
 800291c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800291e:	4b18      	ldr	r3, [pc, #96]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	2b01      	cmp	r3, #1
 8002928:	d114      	bne.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800292a:	f7fe fde7 	bl	80014fc <HAL_GetTick>
 800292e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002930:	e00a      	b.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002932:	f7fe fde3 	bl	80014fc <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002940:	4293      	cmp	r3, r2
 8002942:	d901      	bls.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e240      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002948:	4b0d      	ldr	r3, [pc, #52]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800294a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d0ee      	beq.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002958:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800295c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002960:	d114      	bne.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8002962:	4b07      	ldr	r3, [pc, #28]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8002972:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002976:	4902      	ldr	r1, [pc, #8]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002978:	4313      	orrs	r3, r2
 800297a:	608b      	str	r3, [r1, #8]
 800297c:	e00c      	b.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800297e:	bf00      	nop
 8002980:	40023800 	.word	0x40023800
 8002984:	40007000 	.word	0x40007000
 8002988:	42470e40 	.word	0x42470e40
 800298c:	4b4a      	ldr	r3, [pc, #296]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	4a49      	ldr	r2, [pc, #292]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002992:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002996:	6093      	str	r3, [r2, #8]
 8002998:	4b47      	ldr	r3, [pc, #284]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800299a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029a4:	4944      	ldr	r1, [pc, #272]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80029a6:	4313      	orrs	r3, r2
 80029a8:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0310 	and.w	r3, r3, #16
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d004      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 80029bc:	4b3f      	ldr	r3, [pc, #252]	@ (8002abc <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80029be:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00a      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80029cc:	4b3a      	ldr	r3, [pc, #232]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80029ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029d2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029da:	4937      	ldr	r1, [pc, #220]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00a      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80029ee:	4b32      	ldr	r3, [pc, #200]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80029f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029f4:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029fc:	492e      	ldr	r1, [pc, #184]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d011      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002a10:	4b29      	ldr	r3, [pc, #164]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a16:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a1e:	4926      	ldr	r1, [pc, #152]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a2e:	d101      	bne.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8002a30:	2301      	movs	r3, #1
 8002a32:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d00a      	beq.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8002a40:	4b1d      	ldr	r3, [pc, #116]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a46:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4e:	491a      	ldr	r1, [pc, #104]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a50:	4313      	orrs	r3, r2
 8002a52:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d011      	beq.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8002a62:	4b15      	ldr	r3, [pc, #84]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a68:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a70:	4911      	ldr	r1, [pc, #68]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a80:	d101      	bne.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8002a82:	2301      	movs	r3, #1
 8002a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d005      	beq.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a94:	f040 80ff 	bne.w	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002a98:	4b09      	ldr	r3, [pc, #36]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002a9e:	f7fe fd2d 	bl	80014fc <HAL_GetTick>
 8002aa2:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002aa4:	e00e      	b.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002aa6:	f7fe fd29 	bl	80014fc <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d907      	bls.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	e188      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002ab8:	40023800 	.word	0x40023800
 8002abc:	424711e0 	.word	0x424711e0
 8002ac0:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002ac4:	4b7e      	ldr	r3, [pc, #504]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1ea      	bne.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0301 	and.w	r3, r3, #1
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d003      	beq.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d009      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d028      	beq.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d124      	bne.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002af8:	4b71      	ldr	r3, [pc, #452]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002afa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002afe:	0c1b      	lsrs	r3, r3, #16
 8002b00:	f003 0303 	and.w	r3, r3, #3
 8002b04:	3301      	adds	r3, #1
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002b0a:	4b6d      	ldr	r3, [pc, #436]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b10:	0e1b      	lsrs	r3, r3, #24
 8002b12:	f003 030f 	and.w	r3, r3, #15
 8002b16:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685a      	ldr	r2, [r3, #4]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	019b      	lsls	r3, r3, #6
 8002b22:	431a      	orrs	r2, r3
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	085b      	lsrs	r3, r3, #1
 8002b28:	3b01      	subs	r3, #1
 8002b2a:	041b      	lsls	r3, r3, #16
 8002b2c:	431a      	orrs	r2, r3
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	061b      	lsls	r3, r3, #24
 8002b32:	431a      	orrs	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	695b      	ldr	r3, [r3, #20]
 8002b38:	071b      	lsls	r3, r3, #28
 8002b3a:	4961      	ldr	r1, [pc, #388]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0304 	and.w	r3, r3, #4
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d004      	beq.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b56:	d00a      	beq.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d035      	beq.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b6c:	d130      	bne.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002b6e:	4b54      	ldr	r3, [pc, #336]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b74:	0c1b      	lsrs	r3, r3, #16
 8002b76:	f003 0303 	and.w	r3, r3, #3
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002b80:	4b4f      	ldr	r3, [pc, #316]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b86:	0f1b      	lsrs	r3, r3, #28
 8002b88:	f003 0307 	and.w	r3, r3, #7
 8002b8c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685a      	ldr	r2, [r3, #4]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	019b      	lsls	r3, r3, #6
 8002b98:	431a      	orrs	r2, r3
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	085b      	lsrs	r3, r3, #1
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	041b      	lsls	r3, r3, #16
 8002ba2:	431a      	orrs	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	061b      	lsls	r3, r3, #24
 8002baa:	431a      	orrs	r2, r3
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	071b      	lsls	r3, r3, #28
 8002bb0:	4943      	ldr	r1, [pc, #268]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002bb8:	4b41      	ldr	r3, [pc, #260]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002bba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002bbe:	f023 021f 	bic.w	r2, r3, #31
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	493d      	ldr	r1, [pc, #244]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d029      	beq.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002be0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002be4:	d124      	bne.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002be6:	4b36      	ldr	r3, [pc, #216]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002be8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bec:	0c1b      	lsrs	r3, r3, #16
 8002bee:	f003 0303 	and.w	r3, r3, #3
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002bf8:	4b31      	ldr	r3, [pc, #196]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002bfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bfe:	0f1b      	lsrs	r3, r3, #28
 8002c00:	f003 0307 	and.w	r3, r3, #7
 8002c04:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685a      	ldr	r2, [r3, #4]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	019b      	lsls	r3, r3, #6
 8002c10:	431a      	orrs	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	085b      	lsrs	r3, r3, #1
 8002c18:	3b01      	subs	r3, #1
 8002c1a:	041b      	lsls	r3, r3, #16
 8002c1c:	431a      	orrs	r2, r3
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	061b      	lsls	r3, r3, #24
 8002c22:	431a      	orrs	r2, r3
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	071b      	lsls	r3, r3, #28
 8002c28:	4925      	ldr	r1, [pc, #148]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d016      	beq.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685a      	ldr	r2, [r3, #4]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	019b      	lsls	r3, r3, #6
 8002c46:	431a      	orrs	r2, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	085b      	lsrs	r3, r3, #1
 8002c4e:	3b01      	subs	r3, #1
 8002c50:	041b      	lsls	r3, r3, #16
 8002c52:	431a      	orrs	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	691b      	ldr	r3, [r3, #16]
 8002c58:	061b      	lsls	r3, r3, #24
 8002c5a:	431a      	orrs	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	695b      	ldr	r3, [r3, #20]
 8002c60:	071b      	lsls	r3, r3, #28
 8002c62:	4917      	ldr	r1, [pc, #92]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002c6a:	4b16      	ldr	r3, [pc, #88]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002c70:	f7fe fc44 	bl	80014fc <HAL_GetTick>
 8002c74:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002c76:	e008      	b.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002c78:	f7fe fc40 	bl	80014fc <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d901      	bls.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e09f      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d0f0      	beq.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8002c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	f040 8095 	bne.w	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002ca4:	f7fe fc2a 	bl	80014fc <HAL_GetTick>
 8002ca8:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002caa:	e00f      	b.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002cac:	f7fe fc26 	bl	80014fc <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d908      	bls.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e085      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002cbe:	bf00      	nop
 8002cc0:	40023800 	.word	0x40023800
 8002cc4:	42470068 	.word	0x42470068
 8002cc8:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002ccc:	4b41      	ldr	r3, [pc, #260]	@ (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002cd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002cd8:	d0e8      	beq.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0304 	and.w	r3, r3, #4
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d003      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d009      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d02b      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d127      	bne.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8002d02:	4b34      	ldr	r3, [pc, #208]	@ (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d08:	0c1b      	lsrs	r3, r3, #16
 8002d0a:	f003 0303 	and.w	r3, r3, #3
 8002d0e:	3301      	adds	r3, #1
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	699a      	ldr	r2, [r3, #24]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	69db      	ldr	r3, [r3, #28]
 8002d1c:	019b      	lsls	r3, r3, #6
 8002d1e:	431a      	orrs	r2, r3
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	085b      	lsrs	r3, r3, #1
 8002d24:	3b01      	subs	r3, #1
 8002d26:	041b      	lsls	r3, r3, #16
 8002d28:	431a      	orrs	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d2e:	061b      	lsls	r3, r3, #24
 8002d30:	4928      	ldr	r1, [pc, #160]	@ (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002d38:	4b26      	ldr	r3, [pc, #152]	@ (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d3e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d46:	3b01      	subs	r3, #1
 8002d48:	021b      	lsls	r3, r3, #8
 8002d4a:	4922      	ldr	r1, [pc, #136]	@ (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d01d      	beq.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d66:	d118      	bne.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002d68:	4b1a      	ldr	r3, [pc, #104]	@ (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d6e:	0e1b      	lsrs	r3, r3, #24
 8002d70:	f003 030f 	and.w	r3, r3, #15
 8002d74:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	699a      	ldr	r2, [r3, #24]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	69db      	ldr	r3, [r3, #28]
 8002d7e:	019b      	lsls	r3, r3, #6
 8002d80:	431a      	orrs	r2, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6a1b      	ldr	r3, [r3, #32]
 8002d86:	085b      	lsrs	r3, r3, #1
 8002d88:	3b01      	subs	r3, #1
 8002d8a:	041b      	lsls	r3, r3, #16
 8002d8c:	431a      	orrs	r2, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	061b      	lsls	r3, r3, #24
 8002d92:	4910      	ldr	r1, [pc, #64]	@ (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d94:	4313      	orrs	r3, r2
 8002d96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002d9a:	4b0f      	ldr	r3, [pc, #60]	@ (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002da0:	f7fe fbac 	bl	80014fc <HAL_GetTick>
 8002da4:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002da6:	e008      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002da8:	f7fe fba8 	bl	80014fc <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d901      	bls.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e007      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002dba:	4b06      	ldr	r3, [pc, #24]	@ (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002dc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002dc6:	d1ef      	bne.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8002dc8:	2300      	movs	r3, #0
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3730      	adds	r7, #48	@ 0x30
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	40023800 	.word	0x40023800
 8002dd8:	42470070 	.word	0x42470070

08002ddc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ddc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002de0:	b0ae      	sub	sp, #184	@ 0xb8
 8002de2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002de4:	2300      	movs	r3, #0
 8002de6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002dea:	2300      	movs	r3, #0
 8002dec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002df0:	2300      	movs	r3, #0
 8002df2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002df6:	2300      	movs	r3, #0
 8002df8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e02:	4bcb      	ldr	r3, [pc, #812]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x354>)
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	f003 030c 	and.w	r3, r3, #12
 8002e0a:	2b0c      	cmp	r3, #12
 8002e0c:	f200 8206 	bhi.w	800321c <HAL_RCC_GetSysClockFreq+0x440>
 8002e10:	a201      	add	r2, pc, #4	@ (adr r2, 8002e18 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e16:	bf00      	nop
 8002e18:	08002e4d 	.word	0x08002e4d
 8002e1c:	0800321d 	.word	0x0800321d
 8002e20:	0800321d 	.word	0x0800321d
 8002e24:	0800321d 	.word	0x0800321d
 8002e28:	08002e55 	.word	0x08002e55
 8002e2c:	0800321d 	.word	0x0800321d
 8002e30:	0800321d 	.word	0x0800321d
 8002e34:	0800321d 	.word	0x0800321d
 8002e38:	08002e5d 	.word	0x08002e5d
 8002e3c:	0800321d 	.word	0x0800321d
 8002e40:	0800321d 	.word	0x0800321d
 8002e44:	0800321d 	.word	0x0800321d
 8002e48:	0800304d 	.word	0x0800304d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e4c:	4bb9      	ldr	r3, [pc, #740]	@ (8003134 <HAL_RCC_GetSysClockFreq+0x358>)
 8002e4e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e52:	e1e7      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e54:	4bb8      	ldr	r3, [pc, #736]	@ (8003138 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002e56:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e5a:	e1e3      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e5c:	4bb4      	ldr	r3, [pc, #720]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x354>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e68:	4bb1      	ldr	r3, [pc, #708]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x354>)
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d071      	beq.n	8002f58 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e74:	4bae      	ldr	r3, [pc, #696]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x354>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	099b      	lsrs	r3, r3, #6
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002e80:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002e84:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e8c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002e90:	2300      	movs	r3, #0
 8002e92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002e96:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002e9a:	4622      	mov	r2, r4
 8002e9c:	462b      	mov	r3, r5
 8002e9e:	f04f 0000 	mov.w	r0, #0
 8002ea2:	f04f 0100 	mov.w	r1, #0
 8002ea6:	0159      	lsls	r1, r3, #5
 8002ea8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002eac:	0150      	lsls	r0, r2, #5
 8002eae:	4602      	mov	r2, r0
 8002eb0:	460b      	mov	r3, r1
 8002eb2:	4621      	mov	r1, r4
 8002eb4:	1a51      	subs	r1, r2, r1
 8002eb6:	6439      	str	r1, [r7, #64]	@ 0x40
 8002eb8:	4629      	mov	r1, r5
 8002eba:	eb63 0301 	sbc.w	r3, r3, r1
 8002ebe:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ec0:	f04f 0200 	mov.w	r2, #0
 8002ec4:	f04f 0300 	mov.w	r3, #0
 8002ec8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002ecc:	4649      	mov	r1, r9
 8002ece:	018b      	lsls	r3, r1, #6
 8002ed0:	4641      	mov	r1, r8
 8002ed2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ed6:	4641      	mov	r1, r8
 8002ed8:	018a      	lsls	r2, r1, #6
 8002eda:	4641      	mov	r1, r8
 8002edc:	1a51      	subs	r1, r2, r1
 8002ede:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002ee0:	4649      	mov	r1, r9
 8002ee2:	eb63 0301 	sbc.w	r3, r3, r1
 8002ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ee8:	f04f 0200 	mov.w	r2, #0
 8002eec:	f04f 0300 	mov.w	r3, #0
 8002ef0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002ef4:	4649      	mov	r1, r9
 8002ef6:	00cb      	lsls	r3, r1, #3
 8002ef8:	4641      	mov	r1, r8
 8002efa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002efe:	4641      	mov	r1, r8
 8002f00:	00ca      	lsls	r2, r1, #3
 8002f02:	4610      	mov	r0, r2
 8002f04:	4619      	mov	r1, r3
 8002f06:	4603      	mov	r3, r0
 8002f08:	4622      	mov	r2, r4
 8002f0a:	189b      	adds	r3, r3, r2
 8002f0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f0e:	462b      	mov	r3, r5
 8002f10:	460a      	mov	r2, r1
 8002f12:	eb42 0303 	adc.w	r3, r2, r3
 8002f16:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f18:	f04f 0200 	mov.w	r2, #0
 8002f1c:	f04f 0300 	mov.w	r3, #0
 8002f20:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002f24:	4629      	mov	r1, r5
 8002f26:	024b      	lsls	r3, r1, #9
 8002f28:	4621      	mov	r1, r4
 8002f2a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f2e:	4621      	mov	r1, r4
 8002f30:	024a      	lsls	r2, r1, #9
 8002f32:	4610      	mov	r0, r2
 8002f34:	4619      	mov	r1, r3
 8002f36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002f40:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002f44:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002f48:	f7fd f9b2 	bl	80002b0 <__aeabi_uldivmod>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	460b      	mov	r3, r1
 8002f50:	4613      	mov	r3, r2
 8002f52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f56:	e067      	b.n	8003028 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f58:	4b75      	ldr	r3, [pc, #468]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	099b      	lsrs	r3, r3, #6
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002f64:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002f68:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f70:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002f72:	2300      	movs	r3, #0
 8002f74:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002f76:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002f7a:	4622      	mov	r2, r4
 8002f7c:	462b      	mov	r3, r5
 8002f7e:	f04f 0000 	mov.w	r0, #0
 8002f82:	f04f 0100 	mov.w	r1, #0
 8002f86:	0159      	lsls	r1, r3, #5
 8002f88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f8c:	0150      	lsls	r0, r2, #5
 8002f8e:	4602      	mov	r2, r0
 8002f90:	460b      	mov	r3, r1
 8002f92:	4621      	mov	r1, r4
 8002f94:	1a51      	subs	r1, r2, r1
 8002f96:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002f98:	4629      	mov	r1, r5
 8002f9a:	eb63 0301 	sbc.w	r3, r3, r1
 8002f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002fa0:	f04f 0200 	mov.w	r2, #0
 8002fa4:	f04f 0300 	mov.w	r3, #0
 8002fa8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002fac:	4649      	mov	r1, r9
 8002fae:	018b      	lsls	r3, r1, #6
 8002fb0:	4641      	mov	r1, r8
 8002fb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002fb6:	4641      	mov	r1, r8
 8002fb8:	018a      	lsls	r2, r1, #6
 8002fba:	4641      	mov	r1, r8
 8002fbc:	ebb2 0a01 	subs.w	sl, r2, r1
 8002fc0:	4649      	mov	r1, r9
 8002fc2:	eb63 0b01 	sbc.w	fp, r3, r1
 8002fc6:	f04f 0200 	mov.w	r2, #0
 8002fca:	f04f 0300 	mov.w	r3, #0
 8002fce:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002fd2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002fd6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fda:	4692      	mov	sl, r2
 8002fdc:	469b      	mov	fp, r3
 8002fde:	4623      	mov	r3, r4
 8002fe0:	eb1a 0303 	adds.w	r3, sl, r3
 8002fe4:	623b      	str	r3, [r7, #32]
 8002fe6:	462b      	mov	r3, r5
 8002fe8:	eb4b 0303 	adc.w	r3, fp, r3
 8002fec:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fee:	f04f 0200 	mov.w	r2, #0
 8002ff2:	f04f 0300 	mov.w	r3, #0
 8002ff6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002ffa:	4629      	mov	r1, r5
 8002ffc:	028b      	lsls	r3, r1, #10
 8002ffe:	4621      	mov	r1, r4
 8003000:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003004:	4621      	mov	r1, r4
 8003006:	028a      	lsls	r2, r1, #10
 8003008:	4610      	mov	r0, r2
 800300a:	4619      	mov	r1, r3
 800300c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003010:	2200      	movs	r2, #0
 8003012:	673b      	str	r3, [r7, #112]	@ 0x70
 8003014:	677a      	str	r2, [r7, #116]	@ 0x74
 8003016:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800301a:	f7fd f949 	bl	80002b0 <__aeabi_uldivmod>
 800301e:	4602      	mov	r2, r0
 8003020:	460b      	mov	r3, r1
 8003022:	4613      	mov	r3, r2
 8003024:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003028:	4b41      	ldr	r3, [pc, #260]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x354>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	0c1b      	lsrs	r3, r3, #16
 800302e:	f003 0303 	and.w	r3, r3, #3
 8003032:	3301      	adds	r3, #1
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800303a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800303e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003042:	fbb2 f3f3 	udiv	r3, r2, r3
 8003046:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800304a:	e0eb      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800304c:	4b38      	ldr	r3, [pc, #224]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x354>)
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003054:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003058:	4b35      	ldr	r3, [pc, #212]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x354>)
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d06b      	beq.n	800313c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003064:	4b32      	ldr	r3, [pc, #200]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x354>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	099b      	lsrs	r3, r3, #6
 800306a:	2200      	movs	r2, #0
 800306c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800306e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003070:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003072:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003076:	663b      	str	r3, [r7, #96]	@ 0x60
 8003078:	2300      	movs	r3, #0
 800307a:	667b      	str	r3, [r7, #100]	@ 0x64
 800307c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003080:	4622      	mov	r2, r4
 8003082:	462b      	mov	r3, r5
 8003084:	f04f 0000 	mov.w	r0, #0
 8003088:	f04f 0100 	mov.w	r1, #0
 800308c:	0159      	lsls	r1, r3, #5
 800308e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003092:	0150      	lsls	r0, r2, #5
 8003094:	4602      	mov	r2, r0
 8003096:	460b      	mov	r3, r1
 8003098:	4621      	mov	r1, r4
 800309a:	1a51      	subs	r1, r2, r1
 800309c:	61b9      	str	r1, [r7, #24]
 800309e:	4629      	mov	r1, r5
 80030a0:	eb63 0301 	sbc.w	r3, r3, r1
 80030a4:	61fb      	str	r3, [r7, #28]
 80030a6:	f04f 0200 	mov.w	r2, #0
 80030aa:	f04f 0300 	mov.w	r3, #0
 80030ae:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80030b2:	4659      	mov	r1, fp
 80030b4:	018b      	lsls	r3, r1, #6
 80030b6:	4651      	mov	r1, sl
 80030b8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030bc:	4651      	mov	r1, sl
 80030be:	018a      	lsls	r2, r1, #6
 80030c0:	4651      	mov	r1, sl
 80030c2:	ebb2 0801 	subs.w	r8, r2, r1
 80030c6:	4659      	mov	r1, fp
 80030c8:	eb63 0901 	sbc.w	r9, r3, r1
 80030cc:	f04f 0200 	mov.w	r2, #0
 80030d0:	f04f 0300 	mov.w	r3, #0
 80030d4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80030d8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80030dc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80030e0:	4690      	mov	r8, r2
 80030e2:	4699      	mov	r9, r3
 80030e4:	4623      	mov	r3, r4
 80030e6:	eb18 0303 	adds.w	r3, r8, r3
 80030ea:	613b      	str	r3, [r7, #16]
 80030ec:	462b      	mov	r3, r5
 80030ee:	eb49 0303 	adc.w	r3, r9, r3
 80030f2:	617b      	str	r3, [r7, #20]
 80030f4:	f04f 0200 	mov.w	r2, #0
 80030f8:	f04f 0300 	mov.w	r3, #0
 80030fc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003100:	4629      	mov	r1, r5
 8003102:	024b      	lsls	r3, r1, #9
 8003104:	4621      	mov	r1, r4
 8003106:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800310a:	4621      	mov	r1, r4
 800310c:	024a      	lsls	r2, r1, #9
 800310e:	4610      	mov	r0, r2
 8003110:	4619      	mov	r1, r3
 8003112:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003116:	2200      	movs	r2, #0
 8003118:	65bb      	str	r3, [r7, #88]	@ 0x58
 800311a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800311c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003120:	f7fd f8c6 	bl	80002b0 <__aeabi_uldivmod>
 8003124:	4602      	mov	r2, r0
 8003126:	460b      	mov	r3, r1
 8003128:	4613      	mov	r3, r2
 800312a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800312e:	e065      	b.n	80031fc <HAL_RCC_GetSysClockFreq+0x420>
 8003130:	40023800 	.word	0x40023800
 8003134:	00f42400 	.word	0x00f42400
 8003138:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800313c:	4b3d      	ldr	r3, [pc, #244]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x458>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	099b      	lsrs	r3, r3, #6
 8003142:	2200      	movs	r2, #0
 8003144:	4618      	mov	r0, r3
 8003146:	4611      	mov	r1, r2
 8003148:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800314c:	653b      	str	r3, [r7, #80]	@ 0x50
 800314e:	2300      	movs	r3, #0
 8003150:	657b      	str	r3, [r7, #84]	@ 0x54
 8003152:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003156:	4642      	mov	r2, r8
 8003158:	464b      	mov	r3, r9
 800315a:	f04f 0000 	mov.w	r0, #0
 800315e:	f04f 0100 	mov.w	r1, #0
 8003162:	0159      	lsls	r1, r3, #5
 8003164:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003168:	0150      	lsls	r0, r2, #5
 800316a:	4602      	mov	r2, r0
 800316c:	460b      	mov	r3, r1
 800316e:	4641      	mov	r1, r8
 8003170:	1a51      	subs	r1, r2, r1
 8003172:	60b9      	str	r1, [r7, #8]
 8003174:	4649      	mov	r1, r9
 8003176:	eb63 0301 	sbc.w	r3, r3, r1
 800317a:	60fb      	str	r3, [r7, #12]
 800317c:	f04f 0200 	mov.w	r2, #0
 8003180:	f04f 0300 	mov.w	r3, #0
 8003184:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003188:	4659      	mov	r1, fp
 800318a:	018b      	lsls	r3, r1, #6
 800318c:	4651      	mov	r1, sl
 800318e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003192:	4651      	mov	r1, sl
 8003194:	018a      	lsls	r2, r1, #6
 8003196:	4651      	mov	r1, sl
 8003198:	1a54      	subs	r4, r2, r1
 800319a:	4659      	mov	r1, fp
 800319c:	eb63 0501 	sbc.w	r5, r3, r1
 80031a0:	f04f 0200 	mov.w	r2, #0
 80031a4:	f04f 0300 	mov.w	r3, #0
 80031a8:	00eb      	lsls	r3, r5, #3
 80031aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031ae:	00e2      	lsls	r2, r4, #3
 80031b0:	4614      	mov	r4, r2
 80031b2:	461d      	mov	r5, r3
 80031b4:	4643      	mov	r3, r8
 80031b6:	18e3      	adds	r3, r4, r3
 80031b8:	603b      	str	r3, [r7, #0]
 80031ba:	464b      	mov	r3, r9
 80031bc:	eb45 0303 	adc.w	r3, r5, r3
 80031c0:	607b      	str	r3, [r7, #4]
 80031c2:	f04f 0200 	mov.w	r2, #0
 80031c6:	f04f 0300 	mov.w	r3, #0
 80031ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80031ce:	4629      	mov	r1, r5
 80031d0:	028b      	lsls	r3, r1, #10
 80031d2:	4621      	mov	r1, r4
 80031d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80031d8:	4621      	mov	r1, r4
 80031da:	028a      	lsls	r2, r1, #10
 80031dc:	4610      	mov	r0, r2
 80031de:	4619      	mov	r1, r3
 80031e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80031e4:	2200      	movs	r2, #0
 80031e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80031e8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80031ea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80031ee:	f7fd f85f 	bl	80002b0 <__aeabi_uldivmod>
 80031f2:	4602      	mov	r2, r0
 80031f4:	460b      	mov	r3, r1
 80031f6:	4613      	mov	r3, r2
 80031f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80031fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x458>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	0f1b      	lsrs	r3, r3, #28
 8003202:	f003 0307 	and.w	r3, r3, #7
 8003206:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800320a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800320e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003212:	fbb2 f3f3 	udiv	r3, r2, r3
 8003216:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800321a:	e003      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800321c:	4b06      	ldr	r3, [pc, #24]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x45c>)
 800321e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003222:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003224:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003228:	4618      	mov	r0, r3
 800322a:	37b8      	adds	r7, #184	@ 0xb8
 800322c:	46bd      	mov	sp, r7
 800322e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003232:	bf00      	nop
 8003234:	40023800 	.word	0x40023800
 8003238:	00f42400 	.word	0x00f42400

0800323c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b086      	sub	sp, #24
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d101      	bne.n	800324e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e28d      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0301 	and.w	r3, r3, #1
 8003256:	2b00      	cmp	r3, #0
 8003258:	f000 8083 	beq.w	8003362 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800325c:	4b94      	ldr	r3, [pc, #592]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f003 030c 	and.w	r3, r3, #12
 8003264:	2b04      	cmp	r3, #4
 8003266:	d019      	beq.n	800329c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003268:	4b91      	ldr	r3, [pc, #580]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f003 030c 	and.w	r3, r3, #12
        || \
 8003270:	2b08      	cmp	r3, #8
 8003272:	d106      	bne.n	8003282 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003274:	4b8e      	ldr	r3, [pc, #568]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800327c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003280:	d00c      	beq.n	800329c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003282:	4b8b      	ldr	r3, [pc, #556]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800328a:	2b0c      	cmp	r3, #12
 800328c:	d112      	bne.n	80032b4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800328e:	4b88      	ldr	r3, [pc, #544]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003296:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800329a:	d10b      	bne.n	80032b4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800329c:	4b84      	ldr	r3, [pc, #528]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d05b      	beq.n	8003360 <HAL_RCC_OscConfig+0x124>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d157      	bne.n	8003360 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e25a      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032bc:	d106      	bne.n	80032cc <HAL_RCC_OscConfig+0x90>
 80032be:	4b7c      	ldr	r3, [pc, #496]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a7b      	ldr	r2, [pc, #492]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 80032c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032c8:	6013      	str	r3, [r2, #0]
 80032ca:	e01d      	b.n	8003308 <HAL_RCC_OscConfig+0xcc>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032d4:	d10c      	bne.n	80032f0 <HAL_RCC_OscConfig+0xb4>
 80032d6:	4b76      	ldr	r3, [pc, #472]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a75      	ldr	r2, [pc, #468]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 80032dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032e0:	6013      	str	r3, [r2, #0]
 80032e2:	4b73      	ldr	r3, [pc, #460]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a72      	ldr	r2, [pc, #456]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 80032e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032ec:	6013      	str	r3, [r2, #0]
 80032ee:	e00b      	b.n	8003308 <HAL_RCC_OscConfig+0xcc>
 80032f0:	4b6f      	ldr	r3, [pc, #444]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a6e      	ldr	r2, [pc, #440]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 80032f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032fa:	6013      	str	r3, [r2, #0]
 80032fc:	4b6c      	ldr	r3, [pc, #432]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a6b      	ldr	r2, [pc, #428]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 8003302:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003306:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d013      	beq.n	8003338 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003310:	f7fe f8f4 	bl	80014fc <HAL_GetTick>
 8003314:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003316:	e008      	b.n	800332a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003318:	f7fe f8f0 	bl	80014fc <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b64      	cmp	r3, #100	@ 0x64
 8003324:	d901      	bls.n	800332a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	e21f      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800332a:	4b61      	ldr	r3, [pc, #388]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d0f0      	beq.n	8003318 <HAL_RCC_OscConfig+0xdc>
 8003336:	e014      	b.n	8003362 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003338:	f7fe f8e0 	bl	80014fc <HAL_GetTick>
 800333c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800333e:	e008      	b.n	8003352 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003340:	f7fe f8dc 	bl	80014fc <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	2b64      	cmp	r3, #100	@ 0x64
 800334c:	d901      	bls.n	8003352 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e20b      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003352:	4b57      	ldr	r3, [pc, #348]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1f0      	bne.n	8003340 <HAL_RCC_OscConfig+0x104>
 800335e:	e000      	b.n	8003362 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003360:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0302 	and.w	r3, r3, #2
 800336a:	2b00      	cmp	r3, #0
 800336c:	d06f      	beq.n	800344e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800336e:	4b50      	ldr	r3, [pc, #320]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	f003 030c 	and.w	r3, r3, #12
 8003376:	2b00      	cmp	r3, #0
 8003378:	d017      	beq.n	80033aa <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800337a:	4b4d      	ldr	r3, [pc, #308]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f003 030c 	and.w	r3, r3, #12
        || \
 8003382:	2b08      	cmp	r3, #8
 8003384:	d105      	bne.n	8003392 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003386:	4b4a      	ldr	r3, [pc, #296]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d00b      	beq.n	80033aa <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003392:	4b47      	ldr	r3, [pc, #284]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800339a:	2b0c      	cmp	r3, #12
 800339c:	d11c      	bne.n	80033d8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800339e:	4b44      	ldr	r3, [pc, #272]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d116      	bne.n	80033d8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033aa:	4b41      	ldr	r3, [pc, #260]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0302 	and.w	r3, r3, #2
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d005      	beq.n	80033c2 <HAL_RCC_OscConfig+0x186>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d001      	beq.n	80033c2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e1d3      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033c2:	4b3b      	ldr	r3, [pc, #236]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	691b      	ldr	r3, [r3, #16]
 80033ce:	00db      	lsls	r3, r3, #3
 80033d0:	4937      	ldr	r1, [pc, #220]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033d6:	e03a      	b.n	800344e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d020      	beq.n	8003422 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033e0:	4b34      	ldr	r3, [pc, #208]	@ (80034b4 <HAL_RCC_OscConfig+0x278>)
 80033e2:	2201      	movs	r2, #1
 80033e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e6:	f7fe f889 	bl	80014fc <HAL_GetTick>
 80033ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033ec:	e008      	b.n	8003400 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033ee:	f7fe f885 	bl	80014fc <HAL_GetTick>
 80033f2:	4602      	mov	r2, r0
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d901      	bls.n	8003400 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	e1b4      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003400:	4b2b      	ldr	r3, [pc, #172]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0302 	and.w	r3, r3, #2
 8003408:	2b00      	cmp	r3, #0
 800340a:	d0f0      	beq.n	80033ee <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800340c:	4b28      	ldr	r3, [pc, #160]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	691b      	ldr	r3, [r3, #16]
 8003418:	00db      	lsls	r3, r3, #3
 800341a:	4925      	ldr	r1, [pc, #148]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 800341c:	4313      	orrs	r3, r2
 800341e:	600b      	str	r3, [r1, #0]
 8003420:	e015      	b.n	800344e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003422:	4b24      	ldr	r3, [pc, #144]	@ (80034b4 <HAL_RCC_OscConfig+0x278>)
 8003424:	2200      	movs	r2, #0
 8003426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003428:	f7fe f868 	bl	80014fc <HAL_GetTick>
 800342c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800342e:	e008      	b.n	8003442 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003430:	f7fe f864 	bl	80014fc <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b02      	cmp	r3, #2
 800343c:	d901      	bls.n	8003442 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e193      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003442:	4b1b      	ldr	r3, [pc, #108]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0302 	and.w	r3, r3, #2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d1f0      	bne.n	8003430 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0308 	and.w	r3, r3, #8
 8003456:	2b00      	cmp	r3, #0
 8003458:	d036      	beq.n	80034c8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	695b      	ldr	r3, [r3, #20]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d016      	beq.n	8003490 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003462:	4b15      	ldr	r3, [pc, #84]	@ (80034b8 <HAL_RCC_OscConfig+0x27c>)
 8003464:	2201      	movs	r2, #1
 8003466:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003468:	f7fe f848 	bl	80014fc <HAL_GetTick>
 800346c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800346e:	e008      	b.n	8003482 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003470:	f7fe f844 	bl	80014fc <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b02      	cmp	r3, #2
 800347c:	d901      	bls.n	8003482 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e173      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003482:	4b0b      	ldr	r3, [pc, #44]	@ (80034b0 <HAL_RCC_OscConfig+0x274>)
 8003484:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d0f0      	beq.n	8003470 <HAL_RCC_OscConfig+0x234>
 800348e:	e01b      	b.n	80034c8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003490:	4b09      	ldr	r3, [pc, #36]	@ (80034b8 <HAL_RCC_OscConfig+0x27c>)
 8003492:	2200      	movs	r2, #0
 8003494:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003496:	f7fe f831 	bl	80014fc <HAL_GetTick>
 800349a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800349c:	e00e      	b.n	80034bc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800349e:	f7fe f82d 	bl	80014fc <HAL_GetTick>
 80034a2:	4602      	mov	r2, r0
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d907      	bls.n	80034bc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e15c      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
 80034b0:	40023800 	.word	0x40023800
 80034b4:	42470000 	.word	0x42470000
 80034b8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034bc:	4b8a      	ldr	r3, [pc, #552]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 80034be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034c0:	f003 0302 	and.w	r3, r3, #2
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d1ea      	bne.n	800349e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0304 	and.w	r3, r3, #4
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	f000 8097 	beq.w	8003604 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034d6:	2300      	movs	r3, #0
 80034d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034da:	4b83      	ldr	r3, [pc, #524]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 80034dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d10f      	bne.n	8003506 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034e6:	2300      	movs	r3, #0
 80034e8:	60bb      	str	r3, [r7, #8]
 80034ea:	4b7f      	ldr	r3, [pc, #508]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 80034ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ee:	4a7e      	ldr	r2, [pc, #504]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 80034f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80034f6:	4b7c      	ldr	r3, [pc, #496]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 80034f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034fe:	60bb      	str	r3, [r7, #8]
 8003500:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003502:	2301      	movs	r3, #1
 8003504:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003506:	4b79      	ldr	r3, [pc, #484]	@ (80036ec <HAL_RCC_OscConfig+0x4b0>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800350e:	2b00      	cmp	r3, #0
 8003510:	d118      	bne.n	8003544 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003512:	4b76      	ldr	r3, [pc, #472]	@ (80036ec <HAL_RCC_OscConfig+0x4b0>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a75      	ldr	r2, [pc, #468]	@ (80036ec <HAL_RCC_OscConfig+0x4b0>)
 8003518:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800351c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800351e:	f7fd ffed 	bl	80014fc <HAL_GetTick>
 8003522:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003524:	e008      	b.n	8003538 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003526:	f7fd ffe9 	bl	80014fc <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	2b02      	cmp	r3, #2
 8003532:	d901      	bls.n	8003538 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e118      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003538:	4b6c      	ldr	r3, [pc, #432]	@ (80036ec <HAL_RCC_OscConfig+0x4b0>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003540:	2b00      	cmp	r3, #0
 8003542:	d0f0      	beq.n	8003526 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	2b01      	cmp	r3, #1
 800354a:	d106      	bne.n	800355a <HAL_RCC_OscConfig+0x31e>
 800354c:	4b66      	ldr	r3, [pc, #408]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 800354e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003550:	4a65      	ldr	r2, [pc, #404]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 8003552:	f043 0301 	orr.w	r3, r3, #1
 8003556:	6713      	str	r3, [r2, #112]	@ 0x70
 8003558:	e01c      	b.n	8003594 <HAL_RCC_OscConfig+0x358>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	2b05      	cmp	r3, #5
 8003560:	d10c      	bne.n	800357c <HAL_RCC_OscConfig+0x340>
 8003562:	4b61      	ldr	r3, [pc, #388]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 8003564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003566:	4a60      	ldr	r2, [pc, #384]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 8003568:	f043 0304 	orr.w	r3, r3, #4
 800356c:	6713      	str	r3, [r2, #112]	@ 0x70
 800356e:	4b5e      	ldr	r3, [pc, #376]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 8003570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003572:	4a5d      	ldr	r2, [pc, #372]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 8003574:	f043 0301 	orr.w	r3, r3, #1
 8003578:	6713      	str	r3, [r2, #112]	@ 0x70
 800357a:	e00b      	b.n	8003594 <HAL_RCC_OscConfig+0x358>
 800357c:	4b5a      	ldr	r3, [pc, #360]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 800357e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003580:	4a59      	ldr	r2, [pc, #356]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 8003582:	f023 0301 	bic.w	r3, r3, #1
 8003586:	6713      	str	r3, [r2, #112]	@ 0x70
 8003588:	4b57      	ldr	r3, [pc, #348]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 800358a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800358c:	4a56      	ldr	r2, [pc, #344]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 800358e:	f023 0304 	bic.w	r3, r3, #4
 8003592:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d015      	beq.n	80035c8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800359c:	f7fd ffae 	bl	80014fc <HAL_GetTick>
 80035a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035a2:	e00a      	b.n	80035ba <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035a4:	f7fd ffaa 	bl	80014fc <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e0d7      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035ba:	4b4b      	ldr	r3, [pc, #300]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 80035bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035be:	f003 0302 	and.w	r3, r3, #2
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d0ee      	beq.n	80035a4 <HAL_RCC_OscConfig+0x368>
 80035c6:	e014      	b.n	80035f2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035c8:	f7fd ff98 	bl	80014fc <HAL_GetTick>
 80035cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035ce:	e00a      	b.n	80035e6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035d0:	f7fd ff94 	bl	80014fc <HAL_GetTick>
 80035d4:	4602      	mov	r2, r0
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	1ad3      	subs	r3, r2, r3
 80035da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035de:	4293      	cmp	r3, r2
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e0c1      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035e6:	4b40      	ldr	r3, [pc, #256]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 80035e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035ea:	f003 0302 	and.w	r3, r3, #2
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d1ee      	bne.n	80035d0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80035f2:	7dfb      	ldrb	r3, [r7, #23]
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d105      	bne.n	8003604 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035f8:	4b3b      	ldr	r3, [pc, #236]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 80035fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fc:	4a3a      	ldr	r2, [pc, #232]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 80035fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003602:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	699b      	ldr	r3, [r3, #24]
 8003608:	2b00      	cmp	r3, #0
 800360a:	f000 80ad 	beq.w	8003768 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800360e:	4b36      	ldr	r3, [pc, #216]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	f003 030c 	and.w	r3, r3, #12
 8003616:	2b08      	cmp	r3, #8
 8003618:	d060      	beq.n	80036dc <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	699b      	ldr	r3, [r3, #24]
 800361e:	2b02      	cmp	r3, #2
 8003620:	d145      	bne.n	80036ae <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003622:	4b33      	ldr	r3, [pc, #204]	@ (80036f0 <HAL_RCC_OscConfig+0x4b4>)
 8003624:	2200      	movs	r2, #0
 8003626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003628:	f7fd ff68 	bl	80014fc <HAL_GetTick>
 800362c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800362e:	e008      	b.n	8003642 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003630:	f7fd ff64 	bl	80014fc <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	2b02      	cmp	r3, #2
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e093      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003642:	4b29      	ldr	r3, [pc, #164]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1f0      	bne.n	8003630 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	69da      	ldr	r2, [r3, #28]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a1b      	ldr	r3, [r3, #32]
 8003656:	431a      	orrs	r2, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800365c:	019b      	lsls	r3, r3, #6
 800365e:	431a      	orrs	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003664:	085b      	lsrs	r3, r3, #1
 8003666:	3b01      	subs	r3, #1
 8003668:	041b      	lsls	r3, r3, #16
 800366a:	431a      	orrs	r2, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003670:	061b      	lsls	r3, r3, #24
 8003672:	431a      	orrs	r2, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003678:	071b      	lsls	r3, r3, #28
 800367a:	491b      	ldr	r1, [pc, #108]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 800367c:	4313      	orrs	r3, r2
 800367e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003680:	4b1b      	ldr	r3, [pc, #108]	@ (80036f0 <HAL_RCC_OscConfig+0x4b4>)
 8003682:	2201      	movs	r2, #1
 8003684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003686:	f7fd ff39 	bl	80014fc <HAL_GetTick>
 800368a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800368c:	e008      	b.n	80036a0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800368e:	f7fd ff35 	bl	80014fc <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	2b02      	cmp	r3, #2
 800369a:	d901      	bls.n	80036a0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e064      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036a0:	4b11      	ldr	r3, [pc, #68]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d0f0      	beq.n	800368e <HAL_RCC_OscConfig+0x452>
 80036ac:	e05c      	b.n	8003768 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036ae:	4b10      	ldr	r3, [pc, #64]	@ (80036f0 <HAL_RCC_OscConfig+0x4b4>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036b4:	f7fd ff22 	bl	80014fc <HAL_GetTick>
 80036b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036ba:	e008      	b.n	80036ce <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036bc:	f7fd ff1e 	bl	80014fc <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e04d      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036ce:	4b06      	ldr	r3, [pc, #24]	@ (80036e8 <HAL_RCC_OscConfig+0x4ac>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d1f0      	bne.n	80036bc <HAL_RCC_OscConfig+0x480>
 80036da:	e045      	b.n	8003768 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	699b      	ldr	r3, [r3, #24]
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d107      	bne.n	80036f4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e040      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
 80036e8:	40023800 	.word	0x40023800
 80036ec:	40007000 	.word	0x40007000
 80036f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80036f4:	4b1f      	ldr	r3, [pc, #124]	@ (8003774 <HAL_RCC_OscConfig+0x538>)
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d030      	beq.n	8003764 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800370c:	429a      	cmp	r2, r3
 800370e:	d129      	bne.n	8003764 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800371a:	429a      	cmp	r2, r3
 800371c:	d122      	bne.n	8003764 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800371e:	68fa      	ldr	r2, [r7, #12]
 8003720:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003724:	4013      	ands	r3, r2
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800372a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800372c:	4293      	cmp	r3, r2
 800372e:	d119      	bne.n	8003764 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800373a:	085b      	lsrs	r3, r3, #1
 800373c:	3b01      	subs	r3, #1
 800373e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003740:	429a      	cmp	r2, r3
 8003742:	d10f      	bne.n	8003764 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800374e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003750:	429a      	cmp	r2, r3
 8003752:	d107      	bne.n	8003764 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003760:	429a      	cmp	r2, r3
 8003762:	d001      	beq.n	8003768 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e000      	b.n	800376a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3718      	adds	r7, #24
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	40023800 	.word	0x40023800

08003778 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d101      	bne.n	800378a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e073      	b.n	8003872 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	7f5b      	ldrb	r3, [r3, #29]
 800378e:	b2db      	uxtb	r3, r3
 8003790:	2b00      	cmp	r3, #0
 8003792:	d105      	bne.n	80037a0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f7fd fb08 	bl	8000db0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2202      	movs	r2, #2
 80037a4:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	f003 0310 	and.w	r3, r3, #16
 80037b0:	2b10      	cmp	r3, #16
 80037b2:	d055      	beq.n	8003860 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	22ca      	movs	r2, #202	@ 0xca
 80037ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2253      	movs	r2, #83	@ 0x53
 80037c2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f000 f92b 	bl	8003a20 <RTC_EnterInitMode>
 80037ca:	4603      	mov	r3, r0
 80037cc:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80037ce:	7bfb      	ldrb	r3, [r7, #15]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d12c      	bne.n	800382e <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	6812      	ldr	r2, [r2, #0]
 80037de:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80037e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80037e6:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6899      	ldr	r1, [r3, #8]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	685a      	ldr	r2, [r3, #4]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	691b      	ldr	r3, [r3, #16]
 80037f6:	431a      	orrs	r2, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	695b      	ldr	r3, [r3, #20]
 80037fc:	431a      	orrs	r2, r3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	430a      	orrs	r2, r1
 8003804:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	68d2      	ldr	r2, [r2, #12]
 800380e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	6919      	ldr	r1, [r3, #16]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	041a      	lsls	r2, r3, #16
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	430a      	orrs	r2, r1
 8003822:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f000 f932 	bl	8003a8e <RTC_ExitInitMode>
 800382a:	4603      	mov	r3, r0
 800382c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800382e:	7bfb      	ldrb	r3, [r7, #15]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d110      	bne.n	8003856 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003842:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	699a      	ldr	r2, [r3, #24]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	22ff      	movs	r2, #255	@ 0xff
 800385c:	625a      	str	r2, [r3, #36]	@ 0x24
 800385e:	e001      	b.n	8003864 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8003860:	2300      	movs	r3, #0
 8003862:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003864:	7bfb      	ldrb	r3, [r7, #15]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d102      	bne.n	8003870 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2201      	movs	r2, #1
 800386e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8003870:	7bfb      	ldrb	r3, [r7, #15]
}
 8003872:	4618      	mov	r0, r3
 8003874:	3710      	adds	r7, #16
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}

0800387a <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800387a:	b580      	push	{r7, lr}
 800387c:	b086      	sub	sp, #24
 800387e:	af00      	add	r7, sp, #0
 8003880:	60f8      	str	r0, [r7, #12]
 8003882:	60b9      	str	r1, [r7, #8]
 8003884:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003886:	2300      	movs	r3, #0
 8003888:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	691b      	ldr	r3, [r3, #16]
 800389a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80038ac:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80038b0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	0c1b      	lsrs	r3, r3, #16
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038bc:	b2da      	uxtb	r2, r3
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	0a1b      	lsrs	r3, r3, #8
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038cc:	b2da      	uxtb	r2, r3
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038da:	b2da      	uxtb	r2, r3
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	0d9b      	lsrs	r3, r3, #22
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	f003 0301 	and.w	r3, r3, #1
 80038ea:	b2da      	uxtb	r2, r3
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d11a      	bne.n	800392c <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f000 f8ec 	bl	8003ad8 <RTC_Bcd2ToByte>
 8003900:	4603      	mov	r3, r0
 8003902:	461a      	mov	r2, r3
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	785b      	ldrb	r3, [r3, #1]
 800390c:	4618      	mov	r0, r3
 800390e:	f000 f8e3 	bl	8003ad8 <RTC_Bcd2ToByte>
 8003912:	4603      	mov	r3, r0
 8003914:	461a      	mov	r2, r3
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	789b      	ldrb	r3, [r3, #2]
 800391e:	4618      	mov	r0, r3
 8003920:	f000 f8da 	bl	8003ad8 <RTC_Bcd2ToByte>
 8003924:	4603      	mov	r3, r0
 8003926:	461a      	mov	r2, r3
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	3718      	adds	r7, #24
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}

08003936 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003936:	b580      	push	{r7, lr}
 8003938:	b086      	sub	sp, #24
 800393a:	af00      	add	r7, sp, #0
 800393c:	60f8      	str	r0, [r7, #12]
 800393e:	60b9      	str	r1, [r7, #8]
 8003940:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003942:	2300      	movs	r3, #0
 8003944:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003950:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003954:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	0c1b      	lsrs	r3, r3, #16
 800395a:	b2da      	uxtb	r2, r3
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	0a1b      	lsrs	r3, r3, #8
 8003964:	b2db      	uxtb	r3, r3
 8003966:	f003 031f 	and.w	r3, r3, #31
 800396a:	b2da      	uxtb	r2, r3
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	b2db      	uxtb	r3, r3
 8003974:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003978:	b2da      	uxtb	r2, r3
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	0b5b      	lsrs	r3, r3, #13
 8003982:	b2db      	uxtb	r3, r3
 8003984:	f003 0307 	and.w	r3, r3, #7
 8003988:	b2da      	uxtb	r2, r3
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d11a      	bne.n	80039ca <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	78db      	ldrb	r3, [r3, #3]
 8003998:	4618      	mov	r0, r3
 800399a:	f000 f89d 	bl	8003ad8 <RTC_Bcd2ToByte>
 800399e:	4603      	mov	r3, r0
 80039a0:	461a      	mov	r2, r3
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	785b      	ldrb	r3, [r3, #1]
 80039aa:	4618      	mov	r0, r3
 80039ac:	f000 f894 	bl	8003ad8 <RTC_Bcd2ToByte>
 80039b0:	4603      	mov	r3, r0
 80039b2:	461a      	mov	r2, r3
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	789b      	ldrb	r3, [r3, #2]
 80039bc:	4618      	mov	r0, r3
 80039be:	f000 f88b 	bl	8003ad8 <RTC_Bcd2ToByte>
 80039c2:	4603      	mov	r3, r0
 80039c4:	461a      	mov	r2, r3
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80039ca:	2300      	movs	r3, #0
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3718      	adds	r7, #24
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039dc:	2300      	movs	r3, #0
 80039de:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a0d      	ldr	r2, [pc, #52]	@ (8003a1c <HAL_RTC_WaitForSynchro+0x48>)
 80039e6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80039e8:	f7fd fd88 	bl	80014fc <HAL_GetTick>
 80039ec:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80039ee:	e009      	b.n	8003a04 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80039f0:	f7fd fd84 	bl	80014fc <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80039fe:	d901      	bls.n	8003a04 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	e007      	b.n	8003a14 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	f003 0320 	and.w	r3, r3, #32
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d0ee      	beq.n	80039f0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	00017f5f 	.word	0x00017f5f

08003a20 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d122      	bne.n	8003a84 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	68da      	ldr	r2, [r3, #12]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003a4c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003a4e:	f7fd fd55 	bl	80014fc <HAL_GetTick>
 8003a52:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003a54:	e00c      	b.n	8003a70 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003a56:	f7fd fd51 	bl	80014fc <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003a64:	d904      	bls.n	8003a70 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2204      	movs	r2, #4
 8003a6a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d102      	bne.n	8003a84 <RTC_EnterInitMode+0x64>
 8003a7e:	7bfb      	ldrb	r3, [r7, #15]
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d1e8      	bne.n	8003a56 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3710      	adds	r7, #16
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}

08003a8e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003a8e:	b580      	push	{r7, lr}
 8003a90:	b084      	sub	sp, #16
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a96:	2300      	movs	r3, #0
 8003a98:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68da      	ldr	r2, [r3, #12]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003aa8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	f003 0320 	and.w	r3, r3, #32
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d10a      	bne.n	8003ace <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f7ff ff8b 	bl	80039d4 <HAL_RTC_WaitForSynchro>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d004      	beq.n	8003ace <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2204      	movs	r2, #4
 8003ac8:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3710      	adds	r7, #16
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b085      	sub	sp, #20
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	4603      	mov	r3, r0
 8003ae0:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8003ae6:	79fb      	ldrb	r3, [r7, #7]
 8003ae8:	091b      	lsrs	r3, r3, #4
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	461a      	mov	r2, r3
 8003aee:	4613      	mov	r3, r2
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	4413      	add	r3, r2
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	b2da      	uxtb	r2, r3
 8003afc:	79fb      	ldrb	r3, [r7, #7]
 8003afe:	f003 030f 	and.w	r3, r3, #15
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	4413      	add	r3, r2
 8003b06:	b2db      	uxtb	r3, r3
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3714      	adds	r7, #20
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e042      	b.n	8003bac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d106      	bne.n	8003b40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f7fd fac6 	bl	80010cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2224      	movs	r2, #36	@ 0x24
 8003b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68da      	ldr	r2, [r3, #12]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f000 ff95 	bl	8004a88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	691a      	ldr	r2, [r3, #16]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	695a      	ldr	r2, [r3, #20]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	68da      	ldr	r2, [r3, #12]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2220      	movs	r2, #32
 8003b98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2220      	movs	r2, #32
 8003ba0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3708      	adds	r7, #8
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b08c      	sub	sp, #48	@ 0x30
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	60f8      	str	r0, [r7, #12]
 8003bbc:	60b9      	str	r1, [r7, #8]
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b20      	cmp	r3, #32
 8003bcc:	d162      	bne.n	8003c94 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d002      	beq.n	8003bda <HAL_UART_Transmit_DMA+0x26>
 8003bd4:	88fb      	ldrh	r3, [r7, #6]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d101      	bne.n	8003bde <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e05b      	b.n	8003c96 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8003bde:	68ba      	ldr	r2, [r7, #8]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	88fa      	ldrh	r2, [r7, #6]
 8003be8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	88fa      	ldrh	r2, [r7, #6]
 8003bee:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2221      	movs	r2, #33	@ 0x21
 8003bfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c02:	4a27      	ldr	r2, [pc, #156]	@ (8003ca0 <HAL_UART_Transmit_DMA+0xec>)
 8003c04:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c0a:	4a26      	ldr	r2, [pc, #152]	@ (8003ca4 <HAL_UART_Transmit_DMA+0xf0>)
 8003c0c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c12:	4a25      	ldr	r2, [pc, #148]	@ (8003ca8 <HAL_UART_Transmit_DMA+0xf4>)
 8003c14:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8003c1e:	f107 0308 	add.w	r3, r7, #8
 8003c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003c28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c2a:	6819      	ldr	r1, [r3, #0]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	3304      	adds	r3, #4
 8003c32:	461a      	mov	r2, r3
 8003c34:	88fb      	ldrh	r3, [r7, #6]
 8003c36:	f7fd fe51 	bl	80018dc <HAL_DMA_Start_IT>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d008      	beq.n	8003c52 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2210      	movs	r2, #16
 8003c44:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2220      	movs	r2, #32
 8003c4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e021      	b.n	8003c96 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c5a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	3314      	adds	r3, #20
 8003c62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	e853 3f00 	ldrex	r3, [r3]
 8003c6a:	617b      	str	r3, [r7, #20]
   return(result);
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c72:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	3314      	adds	r3, #20
 8003c7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c7c:	627a      	str	r2, [r7, #36]	@ 0x24
 8003c7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c80:	6a39      	ldr	r1, [r7, #32]
 8003c82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c84:	e841 2300 	strex	r3, r2, [r1]
 8003c88:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d1e5      	bne.n	8003c5c <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8003c90:	2300      	movs	r3, #0
 8003c92:	e000      	b.n	8003c96 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8003c94:	2302      	movs	r3, #2
  }
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3730      	adds	r7, #48	@ 0x30
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	08004305 	.word	0x08004305
 8003ca4:	0800439f 	.word	0x0800439f
 8003ca8:	08004523 	.word	0x08004523

08003cac <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b08c      	sub	sp, #48	@ 0x30
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b20      	cmp	r3, #32
 8003cc4:	d146      	bne.n	8003d54 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d002      	beq.n	8003cd2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8003ccc:	88fb      	ldrh	r3, [r7, #6]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d101      	bne.n	8003cd6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e03f      	b.n	8003d56 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2201      	movs	r2, #1
 8003cda:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8003ce2:	88fb      	ldrh	r3, [r7, #6]
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	68b9      	ldr	r1, [r7, #8]
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f000 fc65 	bl	80045b8 <UART_Start_Receive_DMA>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d125      	bne.n	8003d48 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	613b      	str	r3, [r7, #16]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	613b      	str	r3, [r7, #16]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	613b      	str	r3, [r7, #16]
 8003d10:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	330c      	adds	r3, #12
 8003d18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1a:	69bb      	ldr	r3, [r7, #24]
 8003d1c:	e853 3f00 	ldrex	r3, [r3]
 8003d20:	617b      	str	r3, [r7, #20]
   return(result);
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	f043 0310 	orr.w	r3, r3, #16
 8003d28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	330c      	adds	r3, #12
 8003d30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d32:	627a      	str	r2, [r7, #36]	@ 0x24
 8003d34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d36:	6a39      	ldr	r1, [r7, #32]
 8003d38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d3a:	e841 2300 	strex	r3, r2, [r1]
 8003d3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1e5      	bne.n	8003d12 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8003d46:	e002      	b.n	8003d4e <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8003d4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003d52:	e000      	b.n	8003d56 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8003d54:	2302      	movs	r3, #2
  }
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3730      	adds	r7, #48	@ 0x30
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
	...

08003d60 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b0ba      	sub	sp, #232	@ 0xe8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	68db      	ldr	r3, [r3, #12]
 8003d78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003d86:	2300      	movs	r3, #0
 8003d88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d96:	f003 030f 	and.w	r3, r3, #15
 8003d9a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003d9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d10f      	bne.n	8003dc6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003daa:	f003 0320 	and.w	r3, r3, #32
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d009      	beq.n	8003dc6 <HAL_UART_IRQHandler+0x66>
 8003db2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003db6:	f003 0320 	and.w	r3, r3, #32
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d003      	beq.n	8003dc6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 fda4 	bl	800490c <UART_Receive_IT>
      return;
 8003dc4:	e273      	b.n	80042ae <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003dc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	f000 80de 	beq.w	8003f8c <HAL_UART_IRQHandler+0x22c>
 8003dd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003dd4:	f003 0301 	and.w	r3, r3, #1
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d106      	bne.n	8003dea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003de0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f000 80d1 	beq.w	8003f8c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00b      	beq.n	8003e0e <HAL_UART_IRQHandler+0xae>
 8003df6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d005      	beq.n	8003e0e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e06:	f043 0201 	orr.w	r2, r3, #1
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e12:	f003 0304 	and.w	r3, r3, #4
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00b      	beq.n	8003e32 <HAL_UART_IRQHandler+0xd2>
 8003e1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d005      	beq.n	8003e32 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e2a:	f043 0202 	orr.w	r2, r3, #2
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e36:	f003 0302 	and.w	r3, r3, #2
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d00b      	beq.n	8003e56 <HAL_UART_IRQHandler+0xf6>
 8003e3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d005      	beq.n	8003e56 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e4e:	f043 0204 	orr.w	r2, r3, #4
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e5a:	f003 0308 	and.w	r3, r3, #8
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d011      	beq.n	8003e86 <HAL_UART_IRQHandler+0x126>
 8003e62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e66:	f003 0320 	and.w	r3, r3, #32
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d105      	bne.n	8003e7a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003e6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d005      	beq.n	8003e86 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e7e:	f043 0208 	orr.w	r2, r3, #8
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	f000 820a 	beq.w	80042a4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e94:	f003 0320 	and.w	r3, r3, #32
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d008      	beq.n	8003eae <HAL_UART_IRQHandler+0x14e>
 8003e9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ea0:	f003 0320 	and.w	r3, r3, #32
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d002      	beq.n	8003eae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f000 fd2f 	bl	800490c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	695b      	ldr	r3, [r3, #20]
 8003eb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eb8:	2b40      	cmp	r3, #64	@ 0x40
 8003eba:	bf0c      	ite	eq
 8003ebc:	2301      	moveq	r3, #1
 8003ebe:	2300      	movne	r3, #0
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eca:	f003 0308 	and.w	r3, r3, #8
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d103      	bne.n	8003eda <HAL_UART_IRQHandler+0x17a>
 8003ed2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d04f      	beq.n	8003f7a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f000 fc3a 	bl	8004754 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eea:	2b40      	cmp	r3, #64	@ 0x40
 8003eec:	d141      	bne.n	8003f72 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	3314      	adds	r3, #20
 8003ef4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ef8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003efc:	e853 3f00 	ldrex	r3, [r3]
 8003f00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003f04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	3314      	adds	r3, #20
 8003f16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003f1a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003f1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003f26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003f2a:	e841 2300 	strex	r3, r2, [r1]
 8003f2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003f32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d1d9      	bne.n	8003eee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d013      	beq.n	8003f6a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f46:	4a8a      	ldr	r2, [pc, #552]	@ (8004170 <HAL_UART_IRQHandler+0x410>)
 8003f48:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7fd fd8c 	bl	8001a6c <HAL_DMA_Abort_IT>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d016      	beq.n	8003f88 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003f64:	4610      	mov	r0, r2
 8003f66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f68:	e00e      	b.n	8003f88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 f9c0 	bl	80042f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f70:	e00a      	b.n	8003f88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 f9bc 	bl	80042f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f78:	e006      	b.n	8003f88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f000 f9b8 	bl	80042f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003f86:	e18d      	b.n	80042a4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f88:	bf00      	nop
    return;
 8003f8a:	e18b      	b.n	80042a4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	f040 8167 	bne.w	8004264 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f9a:	f003 0310 	and.w	r3, r3, #16
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	f000 8160 	beq.w	8004264 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fa8:	f003 0310 	and.w	r3, r3, #16
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f000 8159 	beq.w	8004264 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	60bb      	str	r3, [r7, #8]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	60bb      	str	r3, [r7, #8]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	60bb      	str	r3, [r7, #8]
 8003fc6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	695b      	ldr	r3, [r3, #20]
 8003fce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fd2:	2b40      	cmp	r3, #64	@ 0x40
 8003fd4:	f040 80ce 	bne.w	8004174 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003fe4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	f000 80a9 	beq.w	8004140 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003ff2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	f080 80a2 	bcs.w	8004140 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004002:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004008:	69db      	ldr	r3, [r3, #28]
 800400a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800400e:	f000 8088 	beq.w	8004122 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	330c      	adds	r3, #12
 8004018:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800401c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004020:	e853 3f00 	ldrex	r3, [r3]
 8004024:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004028:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800402c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004030:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	330c      	adds	r3, #12
 800403a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800403e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004042:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004046:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800404a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800404e:	e841 2300 	strex	r3, r2, [r1]
 8004052:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004056:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800405a:	2b00      	cmp	r3, #0
 800405c:	d1d9      	bne.n	8004012 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	3314      	adds	r3, #20
 8004064:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004066:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004068:	e853 3f00 	ldrex	r3, [r3]
 800406c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800406e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004070:	f023 0301 	bic.w	r3, r3, #1
 8004074:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	3314      	adds	r3, #20
 800407e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004082:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004086:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004088:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800408a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800408e:	e841 2300 	strex	r3, r2, [r1]
 8004092:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004094:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1e1      	bne.n	800405e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	3314      	adds	r3, #20
 80040a0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040a4:	e853 3f00 	ldrex	r3, [r3]
 80040a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80040aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	3314      	adds	r3, #20
 80040ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80040be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80040c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80040c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80040c6:	e841 2300 	strex	r3, r2, [r1]
 80040ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80040cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d1e3      	bne.n	800409a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2220      	movs	r2, #32
 80040d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	330c      	adds	r3, #12
 80040e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040ea:	e853 3f00 	ldrex	r3, [r3]
 80040ee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80040f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040f2:	f023 0310 	bic.w	r3, r3, #16
 80040f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	330c      	adds	r3, #12
 8004100:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004104:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004106:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004108:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800410a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800410c:	e841 2300 	strex	r3, r2, [r1]
 8004110:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004112:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004114:	2b00      	cmp	r3, #0
 8004116:	d1e3      	bne.n	80040e0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800411c:	4618      	mov	r0, r3
 800411e:	f7fd fc35 	bl	800198c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2202      	movs	r2, #2
 8004126:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004130:	b29b      	uxth	r3, r3
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	b29b      	uxth	r3, r3
 8004136:	4619      	mov	r1, r3
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f7fc fd93 	bl	8000c64 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800413e:	e0b3      	b.n	80042a8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004144:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004148:	429a      	cmp	r2, r3
 800414a:	f040 80ad 	bne.w	80042a8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004152:	69db      	ldr	r3, [r3, #28]
 8004154:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004158:	f040 80a6 	bne.w	80042a8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2202      	movs	r2, #2
 8004160:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004166:	4619      	mov	r1, r3
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f7fc fd7b 	bl	8000c64 <HAL_UARTEx_RxEventCallback>
      return;
 800416e:	e09b      	b.n	80042a8 <HAL_UART_IRQHandler+0x548>
 8004170:	0800481b 	.word	0x0800481b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800417c:	b29b      	uxth	r3, r3
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004188:	b29b      	uxth	r3, r3
 800418a:	2b00      	cmp	r3, #0
 800418c:	f000 808e 	beq.w	80042ac <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004190:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004194:	2b00      	cmp	r3, #0
 8004196:	f000 8089 	beq.w	80042ac <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	330c      	adds	r3, #12
 80041a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a4:	e853 3f00 	ldrex	r3, [r3]
 80041a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80041aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	330c      	adds	r3, #12
 80041ba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80041be:	647a      	str	r2, [r7, #68]	@ 0x44
 80041c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80041c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041c6:	e841 2300 	strex	r3, r2, [r1]
 80041ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80041cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1e3      	bne.n	800419a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	3314      	adds	r3, #20
 80041d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041dc:	e853 3f00 	ldrex	r3, [r3]
 80041e0:	623b      	str	r3, [r7, #32]
   return(result);
 80041e2:	6a3b      	ldr	r3, [r7, #32]
 80041e4:	f023 0301 	bic.w	r3, r3, #1
 80041e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	3314      	adds	r3, #20
 80041f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80041f6:	633a      	str	r2, [r7, #48]	@ 0x30
 80041f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80041fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041fe:	e841 2300 	strex	r3, r2, [r1]
 8004202:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1e3      	bne.n	80041d2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2220      	movs	r2, #32
 800420e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	330c      	adds	r3, #12
 800421e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	e853 3f00 	ldrex	r3, [r3]
 8004226:	60fb      	str	r3, [r7, #12]
   return(result);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f023 0310 	bic.w	r3, r3, #16
 800422e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	330c      	adds	r3, #12
 8004238:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800423c:	61fa      	str	r2, [r7, #28]
 800423e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004240:	69b9      	ldr	r1, [r7, #24]
 8004242:	69fa      	ldr	r2, [r7, #28]
 8004244:	e841 2300 	strex	r3, r2, [r1]
 8004248:	617b      	str	r3, [r7, #20]
   return(result);
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1e3      	bne.n	8004218 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2202      	movs	r2, #2
 8004254:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004256:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800425a:	4619      	mov	r1, r3
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	f7fc fd01 	bl	8000c64 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004262:	e023      	b.n	80042ac <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004264:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004268:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800426c:	2b00      	cmp	r3, #0
 800426e:	d009      	beq.n	8004284 <HAL_UART_IRQHandler+0x524>
 8004270:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004274:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004278:	2b00      	cmp	r3, #0
 800427a:	d003      	beq.n	8004284 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 fadd 	bl	800483c <UART_Transmit_IT>
    return;
 8004282:	e014      	b.n	80042ae <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004288:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800428c:	2b00      	cmp	r3, #0
 800428e:	d00e      	beq.n	80042ae <HAL_UART_IRQHandler+0x54e>
 8004290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004294:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004298:	2b00      	cmp	r3, #0
 800429a:	d008      	beq.n	80042ae <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 fb1d 	bl	80048dc <UART_EndTransmit_IT>
    return;
 80042a2:	e004      	b.n	80042ae <HAL_UART_IRQHandler+0x54e>
    return;
 80042a4:	bf00      	nop
 80042a6:	e002      	b.n	80042ae <HAL_UART_IRQHandler+0x54e>
      return;
 80042a8:	bf00      	nop
 80042aa:	e000      	b.n	80042ae <HAL_UART_IRQHandler+0x54e>
      return;
 80042ac:	bf00      	nop
  }
}
 80042ae:	37e8      	adds	r7, #232	@ 0xe8
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr

080042c8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80042d0:	bf00      	nop
 80042d2:	370c      	adds	r7, #12
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr

080042dc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80042e4:	bf00      	nop
 80042e6:	370c      	adds	r7, #12
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b083      	sub	sp, #12
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80042f8:	bf00      	nop
 80042fa:	370c      	adds	r7, #12
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr

08004304 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b090      	sub	sp, #64	@ 0x40
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004310:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800431c:	2b00      	cmp	r3, #0
 800431e:	d137      	bne.n	8004390 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004320:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004322:	2200      	movs	r2, #0
 8004324:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004326:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	3314      	adds	r3, #20
 800432c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800432e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004330:	e853 3f00 	ldrex	r3, [r3]
 8004334:	623b      	str	r3, [r7, #32]
   return(result);
 8004336:	6a3b      	ldr	r3, [r7, #32]
 8004338:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800433c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800433e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	3314      	adds	r3, #20
 8004344:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004346:	633a      	str	r2, [r7, #48]	@ 0x30
 8004348:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800434a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800434c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800434e:	e841 2300 	strex	r3, r2, [r1]
 8004352:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004356:	2b00      	cmp	r3, #0
 8004358:	d1e5      	bne.n	8004326 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800435a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	330c      	adds	r3, #12
 8004360:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	e853 3f00 	ldrex	r3, [r3]
 8004368:	60fb      	str	r3, [r7, #12]
   return(result);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004370:	637b      	str	r3, [r7, #52]	@ 0x34
 8004372:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	330c      	adds	r3, #12
 8004378:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800437a:	61fa      	str	r2, [r7, #28]
 800437c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800437e:	69b9      	ldr	r1, [r7, #24]
 8004380:	69fa      	ldr	r2, [r7, #28]
 8004382:	e841 2300 	strex	r3, r2, [r1]
 8004386:	617b      	str	r3, [r7, #20]
   return(result);
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d1e5      	bne.n	800435a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800438e:	e002      	b.n	8004396 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004390:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004392:	f7fc fc55 	bl	8000c40 <HAL_UART_TxCpltCallback>
}
 8004396:	bf00      	nop
 8004398:	3740      	adds	r7, #64	@ 0x40
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}

0800439e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800439e:	b580      	push	{r7, lr}
 80043a0:	b084      	sub	sp, #16
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043aa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80043ac:	68f8      	ldr	r0, [r7, #12]
 80043ae:	f7ff ff81 	bl	80042b4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80043b2:	bf00      	nop
 80043b4:	3710      	adds	r7, #16
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}

080043ba <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80043ba:	b580      	push	{r7, lr}
 80043bc:	b09c      	sub	sp, #112	@ 0x70
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043c6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d172      	bne.n	80044bc <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80043d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043d8:	2200      	movs	r2, #0
 80043da:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80043dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	330c      	adds	r3, #12
 80043e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043e6:	e853 3f00 	ldrex	r3, [r3]
 80043ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80043ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80043ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043f2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	330c      	adds	r3, #12
 80043fa:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80043fc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80043fe:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004400:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004402:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004404:	e841 2300 	strex	r3, r2, [r1]
 8004408:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800440a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1e5      	bne.n	80043dc <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004410:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	3314      	adds	r3, #20
 8004416:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800441a:	e853 3f00 	ldrex	r3, [r3]
 800441e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004422:	f023 0301 	bic.w	r3, r3, #1
 8004426:	667b      	str	r3, [r7, #100]	@ 0x64
 8004428:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	3314      	adds	r3, #20
 800442e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004430:	647a      	str	r2, [r7, #68]	@ 0x44
 8004432:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004434:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004436:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004438:	e841 2300 	strex	r3, r2, [r1]
 800443c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800443e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004440:	2b00      	cmp	r3, #0
 8004442:	d1e5      	bne.n	8004410 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004444:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	3314      	adds	r3, #20
 800444a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800444c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800444e:	e853 3f00 	ldrex	r3, [r3]
 8004452:	623b      	str	r3, [r7, #32]
   return(result);
 8004454:	6a3b      	ldr	r3, [r7, #32]
 8004456:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800445a:	663b      	str	r3, [r7, #96]	@ 0x60
 800445c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	3314      	adds	r3, #20
 8004462:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004464:	633a      	str	r2, [r7, #48]	@ 0x30
 8004466:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004468:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800446a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800446c:	e841 2300 	strex	r3, r2, [r1]
 8004470:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004474:	2b00      	cmp	r3, #0
 8004476:	d1e5      	bne.n	8004444 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004478:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800447a:	2220      	movs	r2, #32
 800447c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004480:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004484:	2b01      	cmp	r3, #1
 8004486:	d119      	bne.n	80044bc <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004488:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	330c      	adds	r3, #12
 800448e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	e853 3f00 	ldrex	r3, [r3]
 8004496:	60fb      	str	r3, [r7, #12]
   return(result);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f023 0310 	bic.w	r3, r3, #16
 800449e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	330c      	adds	r3, #12
 80044a6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80044a8:	61fa      	str	r2, [r7, #28]
 80044aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ac:	69b9      	ldr	r1, [r7, #24]
 80044ae:	69fa      	ldr	r2, [r7, #28]
 80044b0:	e841 2300 	strex	r3, r2, [r1]
 80044b4:	617b      	str	r3, [r7, #20]
   return(result);
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d1e5      	bne.n	8004488 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044be:	2200      	movs	r2, #0
 80044c0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d106      	bne.n	80044d8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80044ce:	4619      	mov	r1, r3
 80044d0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80044d2:	f7fc fbc7 	bl	8000c64 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80044d6:	e002      	b.n	80044de <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80044d8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80044da:	f7ff fef5 	bl	80042c8 <HAL_UART_RxCpltCallback>
}
 80044de:	bf00      	nop
 80044e0:	3770      	adds	r7, #112	@ 0x70
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}

080044e6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80044e6:	b580      	push	{r7, lr}
 80044e8:	b084      	sub	sp, #16
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044f2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2201      	movs	r2, #1
 80044f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d108      	bne.n	8004514 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004506:	085b      	lsrs	r3, r3, #1
 8004508:	b29b      	uxth	r3, r3
 800450a:	4619      	mov	r1, r3
 800450c:	68f8      	ldr	r0, [r7, #12]
 800450e:	f7fc fba9 	bl	8000c64 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004512:	e002      	b.n	800451a <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004514:	68f8      	ldr	r0, [r7, #12]
 8004516:	f7ff fee1 	bl	80042dc <HAL_UART_RxHalfCpltCallback>
}
 800451a:	bf00      	nop
 800451c:	3710      	adds	r7, #16
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}

08004522 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004522:	b580      	push	{r7, lr}
 8004524:	b084      	sub	sp, #16
 8004526:	af00      	add	r7, sp, #0
 8004528:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800452a:	2300      	movs	r3, #0
 800452c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004532:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	695b      	ldr	r3, [r3, #20]
 800453a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800453e:	2b80      	cmp	r3, #128	@ 0x80
 8004540:	bf0c      	ite	eq
 8004542:	2301      	moveq	r3, #1
 8004544:	2300      	movne	r3, #0
 8004546:	b2db      	uxtb	r3, r3
 8004548:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b21      	cmp	r3, #33	@ 0x21
 8004554:	d108      	bne.n	8004568 <UART_DMAError+0x46>
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d005      	beq.n	8004568 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	2200      	movs	r2, #0
 8004560:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004562:	68b8      	ldr	r0, [r7, #8]
 8004564:	f000 f8ce 	bl	8004704 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004572:	2b40      	cmp	r3, #64	@ 0x40
 8004574:	bf0c      	ite	eq
 8004576:	2301      	moveq	r3, #1
 8004578:	2300      	movne	r3, #0
 800457a:	b2db      	uxtb	r3, r3
 800457c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004584:	b2db      	uxtb	r3, r3
 8004586:	2b22      	cmp	r3, #34	@ 0x22
 8004588:	d108      	bne.n	800459c <UART_DMAError+0x7a>
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d005      	beq.n	800459c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	2200      	movs	r2, #0
 8004594:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004596:	68b8      	ldr	r0, [r7, #8]
 8004598:	f000 f8dc 	bl	8004754 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045a0:	f043 0210 	orr.w	r2, r3, #16
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80045a8:	68b8      	ldr	r0, [r7, #8]
 80045aa:	f7ff fea1 	bl	80042f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045ae:	bf00      	nop
 80045b0:	3710      	adds	r7, #16
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
	...

080045b8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b098      	sub	sp, #96	@ 0x60
 80045bc:	af00      	add	r7, sp, #0
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	60b9      	str	r1, [r7, #8]
 80045c2:	4613      	mov	r3, r2
 80045c4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80045c6:	68ba      	ldr	r2, [r7, #8]
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	88fa      	ldrh	r2, [r7, #6]
 80045d0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2200      	movs	r2, #0
 80045d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2222      	movs	r2, #34	@ 0x22
 80045dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045e4:	4a44      	ldr	r2, [pc, #272]	@ (80046f8 <UART_Start_Receive_DMA+0x140>)
 80045e6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ec:	4a43      	ldr	r2, [pc, #268]	@ (80046fc <UART_Start_Receive_DMA+0x144>)
 80045ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045f4:	4a42      	ldr	r2, [pc, #264]	@ (8004700 <UART_Start_Receive_DMA+0x148>)
 80045f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045fc:	2200      	movs	r2, #0
 80045fe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004600:	f107 0308 	add.w	r3, r7, #8
 8004604:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	3304      	adds	r3, #4
 8004610:	4619      	mov	r1, r3
 8004612:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	88fb      	ldrh	r3, [r7, #6]
 8004618:	f7fd f960 	bl	80018dc <HAL_DMA_Start_IT>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d008      	beq.n	8004634 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2210      	movs	r2, #16
 8004626:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2220      	movs	r2, #32
 800462c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e05d      	b.n	80046f0 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004634:	2300      	movs	r3, #0
 8004636:	613b      	str	r3, [r7, #16]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	613b      	str	r3, [r7, #16]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	613b      	str	r3, [r7, #16]
 8004648:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d019      	beq.n	8004686 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	330c      	adds	r3, #12
 8004658:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800465a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800465c:	e853 3f00 	ldrex	r3, [r3]
 8004660:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004662:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004664:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004668:	65bb      	str	r3, [r7, #88]	@ 0x58
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	330c      	adds	r3, #12
 8004670:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004672:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004674:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004676:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004678:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800467a:	e841 2300 	strex	r3, r2, [r1]
 800467e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004680:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1e5      	bne.n	8004652 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	3314      	adds	r3, #20
 800468c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800468e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004690:	e853 3f00 	ldrex	r3, [r3]
 8004694:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004698:	f043 0301 	orr.w	r3, r3, #1
 800469c:	657b      	str	r3, [r7, #84]	@ 0x54
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	3314      	adds	r3, #20
 80046a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80046a6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80046a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046aa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80046ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80046ae:	e841 2300 	strex	r3, r2, [r1]
 80046b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80046b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1e5      	bne.n	8004686 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	3314      	adds	r3, #20
 80046c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c2:	69bb      	ldr	r3, [r7, #24]
 80046c4:	e853 3f00 	ldrex	r3, [r3]
 80046c8:	617b      	str	r3, [r7, #20]
   return(result);
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	3314      	adds	r3, #20
 80046d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80046da:	627a      	str	r2, [r7, #36]	@ 0x24
 80046dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046de:	6a39      	ldr	r1, [r7, #32]
 80046e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046e2:	e841 2300 	strex	r3, r2, [r1]
 80046e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1e5      	bne.n	80046ba <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3760      	adds	r7, #96	@ 0x60
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	080043bb 	.word	0x080043bb
 80046fc:	080044e7 	.word	0x080044e7
 8004700:	08004523 	.word	0x08004523

08004704 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004704:	b480      	push	{r7}
 8004706:	b089      	sub	sp, #36	@ 0x24
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	330c      	adds	r3, #12
 8004712:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	e853 3f00 	ldrex	r3, [r3]
 800471a:	60bb      	str	r3, [r7, #8]
   return(result);
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004722:	61fb      	str	r3, [r7, #28]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	330c      	adds	r3, #12
 800472a:	69fa      	ldr	r2, [r7, #28]
 800472c:	61ba      	str	r2, [r7, #24]
 800472e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004730:	6979      	ldr	r1, [r7, #20]
 8004732:	69ba      	ldr	r2, [r7, #24]
 8004734:	e841 2300 	strex	r3, r2, [r1]
 8004738:	613b      	str	r3, [r7, #16]
   return(result);
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1e5      	bne.n	800470c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2220      	movs	r2, #32
 8004744:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004748:	bf00      	nop
 800474a:	3724      	adds	r7, #36	@ 0x24
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr

08004754 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004754:	b480      	push	{r7}
 8004756:	b095      	sub	sp, #84	@ 0x54
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	330c      	adds	r3, #12
 8004762:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004766:	e853 3f00 	ldrex	r3, [r3]
 800476a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800476c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800476e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004772:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	330c      	adds	r3, #12
 800477a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800477c:	643a      	str	r2, [r7, #64]	@ 0x40
 800477e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004780:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004782:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004784:	e841 2300 	strex	r3, r2, [r1]
 8004788:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800478a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800478c:	2b00      	cmp	r3, #0
 800478e:	d1e5      	bne.n	800475c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	3314      	adds	r3, #20
 8004796:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004798:	6a3b      	ldr	r3, [r7, #32]
 800479a:	e853 3f00 	ldrex	r3, [r3]
 800479e:	61fb      	str	r3, [r7, #28]
   return(result);
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	f023 0301 	bic.w	r3, r3, #1
 80047a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	3314      	adds	r3, #20
 80047ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047b8:	e841 2300 	strex	r3, r2, [r1]
 80047bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80047be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d1e5      	bne.n	8004790 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d119      	bne.n	8004800 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	330c      	adds	r3, #12
 80047d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	e853 3f00 	ldrex	r3, [r3]
 80047da:	60bb      	str	r3, [r7, #8]
   return(result);
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	f023 0310 	bic.w	r3, r3, #16
 80047e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	330c      	adds	r3, #12
 80047ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047ec:	61ba      	str	r2, [r7, #24]
 80047ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f0:	6979      	ldr	r1, [r7, #20]
 80047f2:	69ba      	ldr	r2, [r7, #24]
 80047f4:	e841 2300 	strex	r3, r2, [r1]
 80047f8:	613b      	str	r3, [r7, #16]
   return(result);
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1e5      	bne.n	80047cc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2220      	movs	r2, #32
 8004804:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800480e:	bf00      	nop
 8004810:	3754      	adds	r7, #84	@ 0x54
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr

0800481a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800481a:	b580      	push	{r7, lr}
 800481c:	b084      	sub	sp, #16
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004826:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2200      	movs	r2, #0
 800482c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800482e:	68f8      	ldr	r0, [r7, #12]
 8004830:	f7ff fd5e 	bl	80042f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004834:	bf00      	nop
 8004836:	3710      	adds	r7, #16
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800484a:	b2db      	uxtb	r3, r3
 800484c:	2b21      	cmp	r3, #33	@ 0x21
 800484e:	d13e      	bne.n	80048ce <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004858:	d114      	bne.n	8004884 <UART_Transmit_IT+0x48>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	691b      	ldr	r3, [r3, #16]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d110      	bne.n	8004884 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	881b      	ldrh	r3, [r3, #0]
 800486c:	461a      	mov	r2, r3
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004876:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6a1b      	ldr	r3, [r3, #32]
 800487c:	1c9a      	adds	r2, r3, #2
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	621a      	str	r2, [r3, #32]
 8004882:	e008      	b.n	8004896 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	1c59      	adds	r1, r3, #1
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	6211      	str	r1, [r2, #32]
 800488e:	781a      	ldrb	r2, [r3, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800489a:	b29b      	uxth	r3, r3
 800489c:	3b01      	subs	r3, #1
 800489e:	b29b      	uxth	r3, r3
 80048a0:	687a      	ldr	r2, [r7, #4]
 80048a2:	4619      	mov	r1, r3
 80048a4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d10f      	bne.n	80048ca <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	68da      	ldr	r2, [r3, #12]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80048b8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68da      	ldr	r2, [r3, #12]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048c8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80048ca:	2300      	movs	r3, #0
 80048cc:	e000      	b.n	80048d0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80048ce:	2302      	movs	r3, #2
  }
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3714      	adds	r7, #20
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr

080048dc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b082      	sub	sp, #8
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68da      	ldr	r2, [r3, #12]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048f2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2220      	movs	r2, #32
 80048f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	f7fc f99f 	bl	8000c40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004902:	2300      	movs	r3, #0
}
 8004904:	4618      	mov	r0, r3
 8004906:	3708      	adds	r7, #8
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}

0800490c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b08c      	sub	sp, #48	@ 0x30
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004914:	2300      	movs	r3, #0
 8004916:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004918:	2300      	movs	r3, #0
 800491a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004922:	b2db      	uxtb	r3, r3
 8004924:	2b22      	cmp	r3, #34	@ 0x22
 8004926:	f040 80aa 	bne.w	8004a7e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004932:	d115      	bne.n	8004960 <UART_Receive_IT+0x54>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	691b      	ldr	r3, [r3, #16]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d111      	bne.n	8004960 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004940:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	b29b      	uxth	r3, r3
 800494a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800494e:	b29a      	uxth	r2, r3
 8004950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004952:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004958:	1c9a      	adds	r2, r3, #2
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	629a      	str	r2, [r3, #40]	@ 0x28
 800495e:	e024      	b.n	80049aa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004964:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800496e:	d007      	beq.n	8004980 <UART_Receive_IT+0x74>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d10a      	bne.n	800498e <UART_Receive_IT+0x82>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	691b      	ldr	r3, [r3, #16]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d106      	bne.n	800498e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	b2da      	uxtb	r2, r3
 8004988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800498a:	701a      	strb	r2, [r3, #0]
 800498c:	e008      	b.n	80049a0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	b2db      	uxtb	r3, r3
 8004996:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800499a:	b2da      	uxtb	r2, r3
 800499c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800499e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049a4:	1c5a      	adds	r2, r3, #1
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	3b01      	subs	r3, #1
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	4619      	mov	r1, r3
 80049b8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d15d      	bne.n	8004a7a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	68da      	ldr	r2, [r3, #12]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f022 0220 	bic.w	r2, r2, #32
 80049cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	68da      	ldr	r2, [r3, #12]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80049dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	695a      	ldr	r2, [r3, #20]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f022 0201 	bic.w	r2, r2, #1
 80049ec:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2220      	movs	r2, #32
 80049f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d135      	bne.n	8004a70 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	330c      	adds	r3, #12
 8004a10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	e853 3f00 	ldrex	r3, [r3]
 8004a18:	613b      	str	r3, [r7, #16]
   return(result);
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	f023 0310 	bic.w	r3, r3, #16
 8004a20:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	330c      	adds	r3, #12
 8004a28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a2a:	623a      	str	r2, [r7, #32]
 8004a2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a2e:	69f9      	ldr	r1, [r7, #28]
 8004a30:	6a3a      	ldr	r2, [r7, #32]
 8004a32:	e841 2300 	strex	r3, r2, [r1]
 8004a36:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a38:	69bb      	ldr	r3, [r7, #24]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1e5      	bne.n	8004a0a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0310 	and.w	r3, r3, #16
 8004a48:	2b10      	cmp	r3, #16
 8004a4a:	d10a      	bne.n	8004a62 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	60fb      	str	r3, [r7, #12]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	60fb      	str	r3, [r7, #12]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	60fb      	str	r3, [r7, #12]
 8004a60:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a66:	4619      	mov	r1, r3
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f7fc f8fb 	bl	8000c64 <HAL_UARTEx_RxEventCallback>
 8004a6e:	e002      	b.n	8004a76 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f7ff fc29 	bl	80042c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004a76:	2300      	movs	r3, #0
 8004a78:	e002      	b.n	8004a80 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	e000      	b.n	8004a80 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004a7e:	2302      	movs	r3, #2
  }
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3730      	adds	r7, #48	@ 0x30
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a8c:	b0c0      	sub	sp, #256	@ 0x100
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	691b      	ldr	r3, [r3, #16]
 8004a9c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aa4:	68d9      	ldr	r1, [r3, #12]
 8004aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	ea40 0301 	orr.w	r3, r0, r1
 8004ab0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab6:	689a      	ldr	r2, [r3, #8]
 8004ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	431a      	orrs	r2, r3
 8004ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ac4:	695b      	ldr	r3, [r3, #20]
 8004ac6:	431a      	orrs	r2, r3
 8004ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004acc:	69db      	ldr	r3, [r3, #28]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004ae0:	f021 010c 	bic.w	r1, r1, #12
 8004ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004aee:	430b      	orrs	r3, r1
 8004af0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004afe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b02:	6999      	ldr	r1, [r3, #24]
 8004b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	ea40 0301 	orr.w	r3, r0, r1
 8004b0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	4b8f      	ldr	r3, [pc, #572]	@ (8004d54 <UART_SetConfig+0x2cc>)
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d005      	beq.n	8004b28 <UART_SetConfig+0xa0>
 8004b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	4b8d      	ldr	r3, [pc, #564]	@ (8004d58 <UART_SetConfig+0x2d0>)
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d104      	bne.n	8004b32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004b28:	f7fd fe1a 	bl	8002760 <HAL_RCC_GetPCLK2Freq>
 8004b2c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004b30:	e003      	b.n	8004b3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004b32:	f7fd fe01 	bl	8002738 <HAL_RCC_GetPCLK1Freq>
 8004b36:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b3e:	69db      	ldr	r3, [r3, #28]
 8004b40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b44:	f040 810c 	bne.w	8004d60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004b48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004b52:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004b56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004b5a:	4622      	mov	r2, r4
 8004b5c:	462b      	mov	r3, r5
 8004b5e:	1891      	adds	r1, r2, r2
 8004b60:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004b62:	415b      	adcs	r3, r3
 8004b64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004b6a:	4621      	mov	r1, r4
 8004b6c:	eb12 0801 	adds.w	r8, r2, r1
 8004b70:	4629      	mov	r1, r5
 8004b72:	eb43 0901 	adc.w	r9, r3, r1
 8004b76:	f04f 0200 	mov.w	r2, #0
 8004b7a:	f04f 0300 	mov.w	r3, #0
 8004b7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b8a:	4690      	mov	r8, r2
 8004b8c:	4699      	mov	r9, r3
 8004b8e:	4623      	mov	r3, r4
 8004b90:	eb18 0303 	adds.w	r3, r8, r3
 8004b94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004b98:	462b      	mov	r3, r5
 8004b9a:	eb49 0303 	adc.w	r3, r9, r3
 8004b9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004bae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004bb2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004bb6:	460b      	mov	r3, r1
 8004bb8:	18db      	adds	r3, r3, r3
 8004bba:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bbc:	4613      	mov	r3, r2
 8004bbe:	eb42 0303 	adc.w	r3, r2, r3
 8004bc2:	657b      	str	r3, [r7, #84]	@ 0x54
 8004bc4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004bc8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004bcc:	f7fb fb70 	bl	80002b0 <__aeabi_uldivmod>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	4b61      	ldr	r3, [pc, #388]	@ (8004d5c <UART_SetConfig+0x2d4>)
 8004bd6:	fba3 2302 	umull	r2, r3, r3, r2
 8004bda:	095b      	lsrs	r3, r3, #5
 8004bdc:	011c      	lsls	r4, r3, #4
 8004bde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004be2:	2200      	movs	r2, #0
 8004be4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004be8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004bec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004bf0:	4642      	mov	r2, r8
 8004bf2:	464b      	mov	r3, r9
 8004bf4:	1891      	adds	r1, r2, r2
 8004bf6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004bf8:	415b      	adcs	r3, r3
 8004bfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bfc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004c00:	4641      	mov	r1, r8
 8004c02:	eb12 0a01 	adds.w	sl, r2, r1
 8004c06:	4649      	mov	r1, r9
 8004c08:	eb43 0b01 	adc.w	fp, r3, r1
 8004c0c:	f04f 0200 	mov.w	r2, #0
 8004c10:	f04f 0300 	mov.w	r3, #0
 8004c14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004c18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004c1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c20:	4692      	mov	sl, r2
 8004c22:	469b      	mov	fp, r3
 8004c24:	4643      	mov	r3, r8
 8004c26:	eb1a 0303 	adds.w	r3, sl, r3
 8004c2a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c2e:	464b      	mov	r3, r9
 8004c30:	eb4b 0303 	adc.w	r3, fp, r3
 8004c34:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c44:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004c48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	18db      	adds	r3, r3, r3
 8004c50:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c52:	4613      	mov	r3, r2
 8004c54:	eb42 0303 	adc.w	r3, r2, r3
 8004c58:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004c5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004c62:	f7fb fb25 	bl	80002b0 <__aeabi_uldivmod>
 8004c66:	4602      	mov	r2, r0
 8004c68:	460b      	mov	r3, r1
 8004c6a:	4611      	mov	r1, r2
 8004c6c:	4b3b      	ldr	r3, [pc, #236]	@ (8004d5c <UART_SetConfig+0x2d4>)
 8004c6e:	fba3 2301 	umull	r2, r3, r3, r1
 8004c72:	095b      	lsrs	r3, r3, #5
 8004c74:	2264      	movs	r2, #100	@ 0x64
 8004c76:	fb02 f303 	mul.w	r3, r2, r3
 8004c7a:	1acb      	subs	r3, r1, r3
 8004c7c:	00db      	lsls	r3, r3, #3
 8004c7e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004c82:	4b36      	ldr	r3, [pc, #216]	@ (8004d5c <UART_SetConfig+0x2d4>)
 8004c84:	fba3 2302 	umull	r2, r3, r3, r2
 8004c88:	095b      	lsrs	r3, r3, #5
 8004c8a:	005b      	lsls	r3, r3, #1
 8004c8c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004c90:	441c      	add	r4, r3
 8004c92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c96:	2200      	movs	r2, #0
 8004c98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004c9c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004ca0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004ca4:	4642      	mov	r2, r8
 8004ca6:	464b      	mov	r3, r9
 8004ca8:	1891      	adds	r1, r2, r2
 8004caa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004cac:	415b      	adcs	r3, r3
 8004cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004cb0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004cb4:	4641      	mov	r1, r8
 8004cb6:	1851      	adds	r1, r2, r1
 8004cb8:	6339      	str	r1, [r7, #48]	@ 0x30
 8004cba:	4649      	mov	r1, r9
 8004cbc:	414b      	adcs	r3, r1
 8004cbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cc0:	f04f 0200 	mov.w	r2, #0
 8004cc4:	f04f 0300 	mov.w	r3, #0
 8004cc8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004ccc:	4659      	mov	r1, fp
 8004cce:	00cb      	lsls	r3, r1, #3
 8004cd0:	4651      	mov	r1, sl
 8004cd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cd6:	4651      	mov	r1, sl
 8004cd8:	00ca      	lsls	r2, r1, #3
 8004cda:	4610      	mov	r0, r2
 8004cdc:	4619      	mov	r1, r3
 8004cde:	4603      	mov	r3, r0
 8004ce0:	4642      	mov	r2, r8
 8004ce2:	189b      	adds	r3, r3, r2
 8004ce4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004ce8:	464b      	mov	r3, r9
 8004cea:	460a      	mov	r2, r1
 8004cec:	eb42 0303 	adc.w	r3, r2, r3
 8004cf0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004d00:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004d04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004d08:	460b      	mov	r3, r1
 8004d0a:	18db      	adds	r3, r3, r3
 8004d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d0e:	4613      	mov	r3, r2
 8004d10:	eb42 0303 	adc.w	r3, r2, r3
 8004d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004d1e:	f7fb fac7 	bl	80002b0 <__aeabi_uldivmod>
 8004d22:	4602      	mov	r2, r0
 8004d24:	460b      	mov	r3, r1
 8004d26:	4b0d      	ldr	r3, [pc, #52]	@ (8004d5c <UART_SetConfig+0x2d4>)
 8004d28:	fba3 1302 	umull	r1, r3, r3, r2
 8004d2c:	095b      	lsrs	r3, r3, #5
 8004d2e:	2164      	movs	r1, #100	@ 0x64
 8004d30:	fb01 f303 	mul.w	r3, r1, r3
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	00db      	lsls	r3, r3, #3
 8004d38:	3332      	adds	r3, #50	@ 0x32
 8004d3a:	4a08      	ldr	r2, [pc, #32]	@ (8004d5c <UART_SetConfig+0x2d4>)
 8004d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d40:	095b      	lsrs	r3, r3, #5
 8004d42:	f003 0207 	and.w	r2, r3, #7
 8004d46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4422      	add	r2, r4
 8004d4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004d50:	e106      	b.n	8004f60 <UART_SetConfig+0x4d8>
 8004d52:	bf00      	nop
 8004d54:	40011000 	.word	0x40011000
 8004d58:	40011400 	.word	0x40011400
 8004d5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d64:	2200      	movs	r2, #0
 8004d66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d6a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004d6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004d72:	4642      	mov	r2, r8
 8004d74:	464b      	mov	r3, r9
 8004d76:	1891      	adds	r1, r2, r2
 8004d78:	6239      	str	r1, [r7, #32]
 8004d7a:	415b      	adcs	r3, r3
 8004d7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004d82:	4641      	mov	r1, r8
 8004d84:	1854      	adds	r4, r2, r1
 8004d86:	4649      	mov	r1, r9
 8004d88:	eb43 0501 	adc.w	r5, r3, r1
 8004d8c:	f04f 0200 	mov.w	r2, #0
 8004d90:	f04f 0300 	mov.w	r3, #0
 8004d94:	00eb      	lsls	r3, r5, #3
 8004d96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d9a:	00e2      	lsls	r2, r4, #3
 8004d9c:	4614      	mov	r4, r2
 8004d9e:	461d      	mov	r5, r3
 8004da0:	4643      	mov	r3, r8
 8004da2:	18e3      	adds	r3, r4, r3
 8004da4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004da8:	464b      	mov	r3, r9
 8004daa:	eb45 0303 	adc.w	r3, r5, r3
 8004dae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004dbe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004dc2:	f04f 0200 	mov.w	r2, #0
 8004dc6:	f04f 0300 	mov.w	r3, #0
 8004dca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004dce:	4629      	mov	r1, r5
 8004dd0:	008b      	lsls	r3, r1, #2
 8004dd2:	4621      	mov	r1, r4
 8004dd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004dd8:	4621      	mov	r1, r4
 8004dda:	008a      	lsls	r2, r1, #2
 8004ddc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004de0:	f7fb fa66 	bl	80002b0 <__aeabi_uldivmod>
 8004de4:	4602      	mov	r2, r0
 8004de6:	460b      	mov	r3, r1
 8004de8:	4b60      	ldr	r3, [pc, #384]	@ (8004f6c <UART_SetConfig+0x4e4>)
 8004dea:	fba3 2302 	umull	r2, r3, r3, r2
 8004dee:	095b      	lsrs	r3, r3, #5
 8004df0:	011c      	lsls	r4, r3, #4
 8004df2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004df6:	2200      	movs	r2, #0
 8004df8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004dfc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004e00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004e04:	4642      	mov	r2, r8
 8004e06:	464b      	mov	r3, r9
 8004e08:	1891      	adds	r1, r2, r2
 8004e0a:	61b9      	str	r1, [r7, #24]
 8004e0c:	415b      	adcs	r3, r3
 8004e0e:	61fb      	str	r3, [r7, #28]
 8004e10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e14:	4641      	mov	r1, r8
 8004e16:	1851      	adds	r1, r2, r1
 8004e18:	6139      	str	r1, [r7, #16]
 8004e1a:	4649      	mov	r1, r9
 8004e1c:	414b      	adcs	r3, r1
 8004e1e:	617b      	str	r3, [r7, #20]
 8004e20:	f04f 0200 	mov.w	r2, #0
 8004e24:	f04f 0300 	mov.w	r3, #0
 8004e28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e2c:	4659      	mov	r1, fp
 8004e2e:	00cb      	lsls	r3, r1, #3
 8004e30:	4651      	mov	r1, sl
 8004e32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e36:	4651      	mov	r1, sl
 8004e38:	00ca      	lsls	r2, r1, #3
 8004e3a:	4610      	mov	r0, r2
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	4603      	mov	r3, r0
 8004e40:	4642      	mov	r2, r8
 8004e42:	189b      	adds	r3, r3, r2
 8004e44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e48:	464b      	mov	r3, r9
 8004e4a:	460a      	mov	r2, r1
 8004e4c:	eb42 0303 	adc.w	r3, r2, r3
 8004e50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e5e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004e60:	f04f 0200 	mov.w	r2, #0
 8004e64:	f04f 0300 	mov.w	r3, #0
 8004e68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004e6c:	4649      	mov	r1, r9
 8004e6e:	008b      	lsls	r3, r1, #2
 8004e70:	4641      	mov	r1, r8
 8004e72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e76:	4641      	mov	r1, r8
 8004e78:	008a      	lsls	r2, r1, #2
 8004e7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004e7e:	f7fb fa17 	bl	80002b0 <__aeabi_uldivmod>
 8004e82:	4602      	mov	r2, r0
 8004e84:	460b      	mov	r3, r1
 8004e86:	4611      	mov	r1, r2
 8004e88:	4b38      	ldr	r3, [pc, #224]	@ (8004f6c <UART_SetConfig+0x4e4>)
 8004e8a:	fba3 2301 	umull	r2, r3, r3, r1
 8004e8e:	095b      	lsrs	r3, r3, #5
 8004e90:	2264      	movs	r2, #100	@ 0x64
 8004e92:	fb02 f303 	mul.w	r3, r2, r3
 8004e96:	1acb      	subs	r3, r1, r3
 8004e98:	011b      	lsls	r3, r3, #4
 8004e9a:	3332      	adds	r3, #50	@ 0x32
 8004e9c:	4a33      	ldr	r2, [pc, #204]	@ (8004f6c <UART_SetConfig+0x4e4>)
 8004e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004ea2:	095b      	lsrs	r3, r3, #5
 8004ea4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ea8:	441c      	add	r4, r3
 8004eaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004eae:	2200      	movs	r2, #0
 8004eb0:	673b      	str	r3, [r7, #112]	@ 0x70
 8004eb2:	677a      	str	r2, [r7, #116]	@ 0x74
 8004eb4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004eb8:	4642      	mov	r2, r8
 8004eba:	464b      	mov	r3, r9
 8004ebc:	1891      	adds	r1, r2, r2
 8004ebe:	60b9      	str	r1, [r7, #8]
 8004ec0:	415b      	adcs	r3, r3
 8004ec2:	60fb      	str	r3, [r7, #12]
 8004ec4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ec8:	4641      	mov	r1, r8
 8004eca:	1851      	adds	r1, r2, r1
 8004ecc:	6039      	str	r1, [r7, #0]
 8004ece:	4649      	mov	r1, r9
 8004ed0:	414b      	adcs	r3, r1
 8004ed2:	607b      	str	r3, [r7, #4]
 8004ed4:	f04f 0200 	mov.w	r2, #0
 8004ed8:	f04f 0300 	mov.w	r3, #0
 8004edc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004ee0:	4659      	mov	r1, fp
 8004ee2:	00cb      	lsls	r3, r1, #3
 8004ee4:	4651      	mov	r1, sl
 8004ee6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004eea:	4651      	mov	r1, sl
 8004eec:	00ca      	lsls	r2, r1, #3
 8004eee:	4610      	mov	r0, r2
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	4642      	mov	r2, r8
 8004ef6:	189b      	adds	r3, r3, r2
 8004ef8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004efa:	464b      	mov	r3, r9
 8004efc:	460a      	mov	r2, r1
 8004efe:	eb42 0303 	adc.w	r3, r2, r3
 8004f02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f0e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004f10:	f04f 0200 	mov.w	r2, #0
 8004f14:	f04f 0300 	mov.w	r3, #0
 8004f18:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004f1c:	4649      	mov	r1, r9
 8004f1e:	008b      	lsls	r3, r1, #2
 8004f20:	4641      	mov	r1, r8
 8004f22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f26:	4641      	mov	r1, r8
 8004f28:	008a      	lsls	r2, r1, #2
 8004f2a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004f2e:	f7fb f9bf 	bl	80002b0 <__aeabi_uldivmod>
 8004f32:	4602      	mov	r2, r0
 8004f34:	460b      	mov	r3, r1
 8004f36:	4b0d      	ldr	r3, [pc, #52]	@ (8004f6c <UART_SetConfig+0x4e4>)
 8004f38:	fba3 1302 	umull	r1, r3, r3, r2
 8004f3c:	095b      	lsrs	r3, r3, #5
 8004f3e:	2164      	movs	r1, #100	@ 0x64
 8004f40:	fb01 f303 	mul.w	r3, r1, r3
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	011b      	lsls	r3, r3, #4
 8004f48:	3332      	adds	r3, #50	@ 0x32
 8004f4a:	4a08      	ldr	r2, [pc, #32]	@ (8004f6c <UART_SetConfig+0x4e4>)
 8004f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f50:	095b      	lsrs	r3, r3, #5
 8004f52:	f003 020f 	and.w	r2, r3, #15
 8004f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4422      	add	r2, r4
 8004f5e:	609a      	str	r2, [r3, #8]
}
 8004f60:	bf00      	nop
 8004f62:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004f66:	46bd      	mov	sp, r7
 8004f68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f6c:	51eb851f 	.word	0x51eb851f

08004f70 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004f70:	b084      	sub	sp, #16
 8004f72:	b580      	push	{r7, lr}
 8004f74:	b084      	sub	sp, #16
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
 8004f7a:	f107 001c 	add.w	r0, r7, #28
 8004f7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004f82:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d123      	bne.n	8004fd2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f8e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004f9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004fb2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d105      	bne.n	8004fc6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 fa9a 	bl	8005500 <USB_CoreReset>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	73fb      	strb	r3, [r7, #15]
 8004fd0:	e01b      	b.n	800500a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 fa8e 	bl	8005500 <USB_CoreReset>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004fe8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d106      	bne.n	8004ffe <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ff4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	639a      	str	r2, [r3, #56]	@ 0x38
 8004ffc:	e005      	b.n	800500a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005002:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800500a:	7fbb      	ldrb	r3, [r7, #30]
 800500c:	2b01      	cmp	r3, #1
 800500e:	d10b      	bne.n	8005028 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	f043 0206 	orr.w	r2, r3, #6
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f043 0220 	orr.w	r2, r3, #32
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005028:	7bfb      	ldrb	r3, [r7, #15]
}
 800502a:	4618      	mov	r0, r3
 800502c:	3710      	adds	r7, #16
 800502e:	46bd      	mov	sp, r7
 8005030:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005034:	b004      	add	sp, #16
 8005036:	4770      	bx	lr

08005038 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	f023 0201 	bic.w	r2, r3, #1
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800504c:	2300      	movs	r3, #0
}
 800504e:	4618      	mov	r0, r3
 8005050:	370c      	adds	r7, #12
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr

0800505a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800505a:	b580      	push	{r7, lr}
 800505c:	b084      	sub	sp, #16
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
 8005062:	460b      	mov	r3, r1
 8005064:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005066:	2300      	movs	r3, #0
 8005068:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	68db      	ldr	r3, [r3, #12]
 800506e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005076:	78fb      	ldrb	r3, [r7, #3]
 8005078:	2b01      	cmp	r3, #1
 800507a:	d115      	bne.n	80050a8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005088:	200a      	movs	r0, #10
 800508a:	f7fc fa43 	bl	8001514 <HAL_Delay>
      ms += 10U;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	330a      	adds	r3, #10
 8005092:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 fa25 	bl	80054e4 <USB_GetMode>
 800509a:	4603      	mov	r3, r0
 800509c:	2b01      	cmp	r3, #1
 800509e:	d01e      	beq.n	80050de <USB_SetCurrentMode+0x84>
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2bc7      	cmp	r3, #199	@ 0xc7
 80050a4:	d9f0      	bls.n	8005088 <USB_SetCurrentMode+0x2e>
 80050a6:	e01a      	b.n	80050de <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80050a8:	78fb      	ldrb	r3, [r7, #3]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d115      	bne.n	80050da <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80050ba:	200a      	movs	r0, #10
 80050bc:	f7fc fa2a 	bl	8001514 <HAL_Delay>
      ms += 10U;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	330a      	adds	r3, #10
 80050c4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f000 fa0c 	bl	80054e4 <USB_GetMode>
 80050cc:	4603      	mov	r3, r0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d005      	beq.n	80050de <USB_SetCurrentMode+0x84>
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2bc7      	cmp	r3, #199	@ 0xc7
 80050d6:	d9f0      	bls.n	80050ba <USB_SetCurrentMode+0x60>
 80050d8:	e001      	b.n	80050de <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e005      	b.n	80050ea <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2bc8      	cmp	r3, #200	@ 0xc8
 80050e2:	d101      	bne.n	80050e8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e000      	b.n	80050ea <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3710      	adds	r7, #16
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
	...

080050f4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80050f4:	b084      	sub	sp, #16
 80050f6:	b580      	push	{r7, lr}
 80050f8:	b086      	sub	sp, #24
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]
 80050fe:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005102:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005106:	2300      	movs	r3, #0
 8005108:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800510e:	2300      	movs	r3, #0
 8005110:	613b      	str	r3, [r7, #16]
 8005112:	e009      	b.n	8005128 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005114:	687a      	ldr	r2, [r7, #4]
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	3340      	adds	r3, #64	@ 0x40
 800511a:	009b      	lsls	r3, r3, #2
 800511c:	4413      	add	r3, r2
 800511e:	2200      	movs	r2, #0
 8005120:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	3301      	adds	r3, #1
 8005126:	613b      	str	r3, [r7, #16]
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	2b0e      	cmp	r3, #14
 800512c:	d9f2      	bls.n	8005114 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800512e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005132:	2b00      	cmp	r3, #0
 8005134:	d11c      	bne.n	8005170 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	68fa      	ldr	r2, [r7, #12]
 8005140:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005144:	f043 0302 	orr.w	r3, r3, #2
 8005148:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800514e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	601a      	str	r2, [r3, #0]
 800516e:	e005      	b.n	800517c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005174:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005182:	461a      	mov	r2, r3
 8005184:	2300      	movs	r3, #0
 8005186:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005188:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800518c:	2b01      	cmp	r3, #1
 800518e:	d10d      	bne.n	80051ac <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005190:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005194:	2b00      	cmp	r3, #0
 8005196:	d104      	bne.n	80051a2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005198:	2100      	movs	r1, #0
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 f968 	bl	8005470 <USB_SetDevSpeed>
 80051a0:	e008      	b.n	80051b4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80051a2:	2101      	movs	r1, #1
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	f000 f963 	bl	8005470 <USB_SetDevSpeed>
 80051aa:	e003      	b.n	80051b4 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80051ac:	2103      	movs	r1, #3
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f000 f95e 	bl	8005470 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80051b4:	2110      	movs	r1, #16
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f000 f8fa 	bl	80053b0 <USB_FlushTxFifo>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d001      	beq.n	80051c6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 f924 	bl	8005414 <USB_FlushRxFifo>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d001      	beq.n	80051d6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051dc:	461a      	mov	r2, r3
 80051de:	2300      	movs	r3, #0
 80051e0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051e8:	461a      	mov	r2, r3
 80051ea:	2300      	movs	r3, #0
 80051ec:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051f4:	461a      	mov	r2, r3
 80051f6:	2300      	movs	r3, #0
 80051f8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80051fa:	2300      	movs	r3, #0
 80051fc:	613b      	str	r3, [r7, #16]
 80051fe:	e043      	b.n	8005288 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	015a      	lsls	r2, r3, #5
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	4413      	add	r3, r2
 8005208:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005212:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005216:	d118      	bne.n	800524a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d10a      	bne.n	8005234 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	015a      	lsls	r2, r3, #5
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	4413      	add	r3, r2
 8005226:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800522a:	461a      	mov	r2, r3
 800522c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005230:	6013      	str	r3, [r2, #0]
 8005232:	e013      	b.n	800525c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	015a      	lsls	r2, r3, #5
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	4413      	add	r3, r2
 800523c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005240:	461a      	mov	r2, r3
 8005242:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005246:	6013      	str	r3, [r2, #0]
 8005248:	e008      	b.n	800525c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	015a      	lsls	r2, r3, #5
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	4413      	add	r3, r2
 8005252:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005256:	461a      	mov	r2, r3
 8005258:	2300      	movs	r3, #0
 800525a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	015a      	lsls	r2, r3, #5
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	4413      	add	r3, r2
 8005264:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005268:	461a      	mov	r2, r3
 800526a:	2300      	movs	r3, #0
 800526c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	015a      	lsls	r2, r3, #5
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	4413      	add	r3, r2
 8005276:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800527a:	461a      	mov	r2, r3
 800527c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005280:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	3301      	adds	r3, #1
 8005286:	613b      	str	r3, [r7, #16]
 8005288:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800528c:	461a      	mov	r2, r3
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	4293      	cmp	r3, r2
 8005292:	d3b5      	bcc.n	8005200 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005294:	2300      	movs	r3, #0
 8005296:	613b      	str	r3, [r7, #16]
 8005298:	e043      	b.n	8005322 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	015a      	lsls	r2, r3, #5
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	4413      	add	r3, r2
 80052a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80052ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80052b0:	d118      	bne.n	80052e4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d10a      	bne.n	80052ce <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	015a      	lsls	r2, r3, #5
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	4413      	add	r3, r2
 80052c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052c4:	461a      	mov	r2, r3
 80052c6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80052ca:	6013      	str	r3, [r2, #0]
 80052cc:	e013      	b.n	80052f6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	015a      	lsls	r2, r3, #5
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	4413      	add	r3, r2
 80052d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052da:	461a      	mov	r2, r3
 80052dc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80052e0:	6013      	str	r3, [r2, #0]
 80052e2:	e008      	b.n	80052f6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	015a      	lsls	r2, r3, #5
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	4413      	add	r3, r2
 80052ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052f0:	461a      	mov	r2, r3
 80052f2:	2300      	movs	r3, #0
 80052f4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	015a      	lsls	r2, r3, #5
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	4413      	add	r3, r2
 80052fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005302:	461a      	mov	r2, r3
 8005304:	2300      	movs	r3, #0
 8005306:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	015a      	lsls	r2, r3, #5
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	4413      	add	r3, r2
 8005310:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005314:	461a      	mov	r2, r3
 8005316:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800531a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	3301      	adds	r3, #1
 8005320:	613b      	str	r3, [r7, #16]
 8005322:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005326:	461a      	mov	r2, r3
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	4293      	cmp	r3, r2
 800532c:	d3b5      	bcc.n	800529a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	68fa      	ldr	r2, [r7, #12]
 8005338:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800533c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005340:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800534e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005350:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005354:	2b00      	cmp	r3, #0
 8005356:	d105      	bne.n	8005364 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	699b      	ldr	r3, [r3, #24]
 800535c:	f043 0210 	orr.w	r2, r3, #16
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	699a      	ldr	r2, [r3, #24]
 8005368:	4b10      	ldr	r3, [pc, #64]	@ (80053ac <USB_DevInit+0x2b8>)
 800536a:	4313      	orrs	r3, r2
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005370:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005374:	2b00      	cmp	r3, #0
 8005376:	d005      	beq.n	8005384 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	699b      	ldr	r3, [r3, #24]
 800537c:	f043 0208 	orr.w	r2, r3, #8
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005384:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005388:	2b01      	cmp	r3, #1
 800538a:	d107      	bne.n	800539c <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	699b      	ldr	r3, [r3, #24]
 8005390:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005394:	f043 0304 	orr.w	r3, r3, #4
 8005398:	687a      	ldr	r2, [r7, #4]
 800539a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800539c:	7dfb      	ldrb	r3, [r7, #23]
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3718      	adds	r7, #24
 80053a2:	46bd      	mov	sp, r7
 80053a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80053a8:	b004      	add	sp, #16
 80053aa:	4770      	bx	lr
 80053ac:	803c3800 	.word	0x803c3800

080053b0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b085      	sub	sp, #20
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80053ba:	2300      	movs	r3, #0
 80053bc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	3301      	adds	r3, #1
 80053c2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053ca:	d901      	bls.n	80053d0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e01b      	b.n	8005408 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	691b      	ldr	r3, [r3, #16]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	daf2      	bge.n	80053be <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80053d8:	2300      	movs	r3, #0
 80053da:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	019b      	lsls	r3, r3, #6
 80053e0:	f043 0220 	orr.w	r2, r3, #32
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	3301      	adds	r3, #1
 80053ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053f4:	d901      	bls.n	80053fa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e006      	b.n	8005408 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	691b      	ldr	r3, [r3, #16]
 80053fe:	f003 0320 	and.w	r3, r3, #32
 8005402:	2b20      	cmp	r3, #32
 8005404:	d0f0      	beq.n	80053e8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005406:	2300      	movs	r3, #0
}
 8005408:	4618      	mov	r0, r3
 800540a:	3714      	adds	r7, #20
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005414:	b480      	push	{r7}
 8005416:	b085      	sub	sp, #20
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800541c:	2300      	movs	r3, #0
 800541e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	3301      	adds	r3, #1
 8005424:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800542c:	d901      	bls.n	8005432 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	e018      	b.n	8005464 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	691b      	ldr	r3, [r3, #16]
 8005436:	2b00      	cmp	r3, #0
 8005438:	daf2      	bge.n	8005420 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800543a:	2300      	movs	r3, #0
 800543c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2210      	movs	r2, #16
 8005442:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	3301      	adds	r3, #1
 8005448:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005450:	d901      	bls.n	8005456 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e006      	b.n	8005464 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	691b      	ldr	r3, [r3, #16]
 800545a:	f003 0310 	and.w	r3, r3, #16
 800545e:	2b10      	cmp	r3, #16
 8005460:	d0f0      	beq.n	8005444 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005462:	2300      	movs	r3, #0
}
 8005464:	4618      	mov	r0, r3
 8005466:	3714      	adds	r7, #20
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr

08005470 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005470:	b480      	push	{r7}
 8005472:	b085      	sub	sp, #20
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	460b      	mov	r3, r1
 800547a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	78fb      	ldrb	r3, [r7, #3]
 800548a:	68f9      	ldr	r1, [r7, #12]
 800548c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005490:	4313      	orrs	r3, r2
 8005492:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	3714      	adds	r7, #20
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr

080054a2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80054a2:	b480      	push	{r7}
 80054a4:	b085      	sub	sp, #20
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	68fa      	ldr	r2, [r7, #12]
 80054b8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80054bc:	f023 0303 	bic.w	r3, r3, #3
 80054c0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054d0:	f043 0302 	orr.w	r3, r3, #2
 80054d4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80054d6:	2300      	movs	r3, #0
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3714      	adds	r7, #20
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	695b      	ldr	r3, [r3, #20]
 80054f0:	f003 0301 	and.w	r3, r3, #1
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	370c      	adds	r7, #12
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr

08005500 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005500:	b480      	push	{r7}
 8005502:	b085      	sub	sp, #20
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005508:	2300      	movs	r3, #0
 800550a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	3301      	adds	r3, #1
 8005510:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005518:	d901      	bls.n	800551e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	e022      	b.n	8005564 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	691b      	ldr	r3, [r3, #16]
 8005522:	2b00      	cmp	r3, #0
 8005524:	daf2      	bge.n	800550c <USB_CoreReset+0xc>

  count = 10U;
 8005526:	230a      	movs	r3, #10
 8005528:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800552a:	e002      	b.n	8005532 <USB_CoreReset+0x32>
  {
    count--;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	3b01      	subs	r3, #1
 8005530:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1f9      	bne.n	800552c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	691b      	ldr	r3, [r3, #16]
 800553c:	f043 0201 	orr.w	r2, r3, #1
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	3301      	adds	r3, #1
 8005548:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005550:	d901      	bls.n	8005556 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005552:	2303      	movs	r3, #3
 8005554:	e006      	b.n	8005564 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	691b      	ldr	r3, [r3, #16]
 800555a:	f003 0301 	and.w	r3, r3, #1
 800555e:	2b01      	cmp	r3, #1
 8005560:	d0f0      	beq.n	8005544 <USB_CoreReset+0x44>

  return HAL_OK;
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	3714      	adds	r7, #20
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <std>:
 8005570:	2300      	movs	r3, #0
 8005572:	b510      	push	{r4, lr}
 8005574:	4604      	mov	r4, r0
 8005576:	e9c0 3300 	strd	r3, r3, [r0]
 800557a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800557e:	6083      	str	r3, [r0, #8]
 8005580:	8181      	strh	r1, [r0, #12]
 8005582:	6643      	str	r3, [r0, #100]	@ 0x64
 8005584:	81c2      	strh	r2, [r0, #14]
 8005586:	6183      	str	r3, [r0, #24]
 8005588:	4619      	mov	r1, r3
 800558a:	2208      	movs	r2, #8
 800558c:	305c      	adds	r0, #92	@ 0x5c
 800558e:	f000 fa2f 	bl	80059f0 <memset>
 8005592:	4b0d      	ldr	r3, [pc, #52]	@ (80055c8 <std+0x58>)
 8005594:	6263      	str	r3, [r4, #36]	@ 0x24
 8005596:	4b0d      	ldr	r3, [pc, #52]	@ (80055cc <std+0x5c>)
 8005598:	62a3      	str	r3, [r4, #40]	@ 0x28
 800559a:	4b0d      	ldr	r3, [pc, #52]	@ (80055d0 <std+0x60>)
 800559c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800559e:	4b0d      	ldr	r3, [pc, #52]	@ (80055d4 <std+0x64>)
 80055a0:	6323      	str	r3, [r4, #48]	@ 0x30
 80055a2:	4b0d      	ldr	r3, [pc, #52]	@ (80055d8 <std+0x68>)
 80055a4:	6224      	str	r4, [r4, #32]
 80055a6:	429c      	cmp	r4, r3
 80055a8:	d006      	beq.n	80055b8 <std+0x48>
 80055aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80055ae:	4294      	cmp	r4, r2
 80055b0:	d002      	beq.n	80055b8 <std+0x48>
 80055b2:	33d0      	adds	r3, #208	@ 0xd0
 80055b4:	429c      	cmp	r4, r3
 80055b6:	d105      	bne.n	80055c4 <std+0x54>
 80055b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80055bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055c0:	f000 ba8e 	b.w	8005ae0 <__retarget_lock_init_recursive>
 80055c4:	bd10      	pop	{r4, pc}
 80055c6:	bf00      	nop
 80055c8:	08005841 	.word	0x08005841
 80055cc:	08005863 	.word	0x08005863
 80055d0:	0800589b 	.word	0x0800589b
 80055d4:	080058bf 	.word	0x080058bf
 80055d8:	20001390 	.word	0x20001390

080055dc <stdio_exit_handler>:
 80055dc:	4a02      	ldr	r2, [pc, #8]	@ (80055e8 <stdio_exit_handler+0xc>)
 80055de:	4903      	ldr	r1, [pc, #12]	@ (80055ec <stdio_exit_handler+0x10>)
 80055e0:	4803      	ldr	r0, [pc, #12]	@ (80055f0 <stdio_exit_handler+0x14>)
 80055e2:	f000 b869 	b.w	80056b8 <_fwalk_sglue>
 80055e6:	bf00      	nop
 80055e8:	2000000c 	.word	0x2000000c
 80055ec:	08006649 	.word	0x08006649
 80055f0:	2000001c 	.word	0x2000001c

080055f4 <cleanup_stdio>:
 80055f4:	6841      	ldr	r1, [r0, #4]
 80055f6:	4b0c      	ldr	r3, [pc, #48]	@ (8005628 <cleanup_stdio+0x34>)
 80055f8:	4299      	cmp	r1, r3
 80055fa:	b510      	push	{r4, lr}
 80055fc:	4604      	mov	r4, r0
 80055fe:	d001      	beq.n	8005604 <cleanup_stdio+0x10>
 8005600:	f001 f822 	bl	8006648 <_fflush_r>
 8005604:	68a1      	ldr	r1, [r4, #8]
 8005606:	4b09      	ldr	r3, [pc, #36]	@ (800562c <cleanup_stdio+0x38>)
 8005608:	4299      	cmp	r1, r3
 800560a:	d002      	beq.n	8005612 <cleanup_stdio+0x1e>
 800560c:	4620      	mov	r0, r4
 800560e:	f001 f81b 	bl	8006648 <_fflush_r>
 8005612:	68e1      	ldr	r1, [r4, #12]
 8005614:	4b06      	ldr	r3, [pc, #24]	@ (8005630 <cleanup_stdio+0x3c>)
 8005616:	4299      	cmp	r1, r3
 8005618:	d004      	beq.n	8005624 <cleanup_stdio+0x30>
 800561a:	4620      	mov	r0, r4
 800561c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005620:	f001 b812 	b.w	8006648 <_fflush_r>
 8005624:	bd10      	pop	{r4, pc}
 8005626:	bf00      	nop
 8005628:	20001390 	.word	0x20001390
 800562c:	200013f8 	.word	0x200013f8
 8005630:	20001460 	.word	0x20001460

08005634 <global_stdio_init.part.0>:
 8005634:	b510      	push	{r4, lr}
 8005636:	4b0b      	ldr	r3, [pc, #44]	@ (8005664 <global_stdio_init.part.0+0x30>)
 8005638:	4c0b      	ldr	r4, [pc, #44]	@ (8005668 <global_stdio_init.part.0+0x34>)
 800563a:	4a0c      	ldr	r2, [pc, #48]	@ (800566c <global_stdio_init.part.0+0x38>)
 800563c:	601a      	str	r2, [r3, #0]
 800563e:	4620      	mov	r0, r4
 8005640:	2200      	movs	r2, #0
 8005642:	2104      	movs	r1, #4
 8005644:	f7ff ff94 	bl	8005570 <std>
 8005648:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800564c:	2201      	movs	r2, #1
 800564e:	2109      	movs	r1, #9
 8005650:	f7ff ff8e 	bl	8005570 <std>
 8005654:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005658:	2202      	movs	r2, #2
 800565a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800565e:	2112      	movs	r1, #18
 8005660:	f7ff bf86 	b.w	8005570 <std>
 8005664:	200014c8 	.word	0x200014c8
 8005668:	20001390 	.word	0x20001390
 800566c:	080055dd 	.word	0x080055dd

08005670 <__sfp_lock_acquire>:
 8005670:	4801      	ldr	r0, [pc, #4]	@ (8005678 <__sfp_lock_acquire+0x8>)
 8005672:	f000 ba36 	b.w	8005ae2 <__retarget_lock_acquire_recursive>
 8005676:	bf00      	nop
 8005678:	200014d1 	.word	0x200014d1

0800567c <__sfp_lock_release>:
 800567c:	4801      	ldr	r0, [pc, #4]	@ (8005684 <__sfp_lock_release+0x8>)
 800567e:	f000 ba31 	b.w	8005ae4 <__retarget_lock_release_recursive>
 8005682:	bf00      	nop
 8005684:	200014d1 	.word	0x200014d1

08005688 <__sinit>:
 8005688:	b510      	push	{r4, lr}
 800568a:	4604      	mov	r4, r0
 800568c:	f7ff fff0 	bl	8005670 <__sfp_lock_acquire>
 8005690:	6a23      	ldr	r3, [r4, #32]
 8005692:	b11b      	cbz	r3, 800569c <__sinit+0x14>
 8005694:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005698:	f7ff bff0 	b.w	800567c <__sfp_lock_release>
 800569c:	4b04      	ldr	r3, [pc, #16]	@ (80056b0 <__sinit+0x28>)
 800569e:	6223      	str	r3, [r4, #32]
 80056a0:	4b04      	ldr	r3, [pc, #16]	@ (80056b4 <__sinit+0x2c>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d1f5      	bne.n	8005694 <__sinit+0xc>
 80056a8:	f7ff ffc4 	bl	8005634 <global_stdio_init.part.0>
 80056ac:	e7f2      	b.n	8005694 <__sinit+0xc>
 80056ae:	bf00      	nop
 80056b0:	080055f5 	.word	0x080055f5
 80056b4:	200014c8 	.word	0x200014c8

080056b8 <_fwalk_sglue>:
 80056b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056bc:	4607      	mov	r7, r0
 80056be:	4688      	mov	r8, r1
 80056c0:	4614      	mov	r4, r2
 80056c2:	2600      	movs	r6, #0
 80056c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80056c8:	f1b9 0901 	subs.w	r9, r9, #1
 80056cc:	d505      	bpl.n	80056da <_fwalk_sglue+0x22>
 80056ce:	6824      	ldr	r4, [r4, #0]
 80056d0:	2c00      	cmp	r4, #0
 80056d2:	d1f7      	bne.n	80056c4 <_fwalk_sglue+0xc>
 80056d4:	4630      	mov	r0, r6
 80056d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056da:	89ab      	ldrh	r3, [r5, #12]
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d907      	bls.n	80056f0 <_fwalk_sglue+0x38>
 80056e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80056e4:	3301      	adds	r3, #1
 80056e6:	d003      	beq.n	80056f0 <_fwalk_sglue+0x38>
 80056e8:	4629      	mov	r1, r5
 80056ea:	4638      	mov	r0, r7
 80056ec:	47c0      	blx	r8
 80056ee:	4306      	orrs	r6, r0
 80056f0:	3568      	adds	r5, #104	@ 0x68
 80056f2:	e7e9      	b.n	80056c8 <_fwalk_sglue+0x10>

080056f4 <iprintf>:
 80056f4:	b40f      	push	{r0, r1, r2, r3}
 80056f6:	b507      	push	{r0, r1, r2, lr}
 80056f8:	4906      	ldr	r1, [pc, #24]	@ (8005714 <iprintf+0x20>)
 80056fa:	ab04      	add	r3, sp, #16
 80056fc:	6808      	ldr	r0, [r1, #0]
 80056fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8005702:	6881      	ldr	r1, [r0, #8]
 8005704:	9301      	str	r3, [sp, #4]
 8005706:	f000 fc77 	bl	8005ff8 <_vfiprintf_r>
 800570a:	b003      	add	sp, #12
 800570c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005710:	b004      	add	sp, #16
 8005712:	4770      	bx	lr
 8005714:	20000018 	.word	0x20000018

08005718 <_puts_r>:
 8005718:	6a03      	ldr	r3, [r0, #32]
 800571a:	b570      	push	{r4, r5, r6, lr}
 800571c:	6884      	ldr	r4, [r0, #8]
 800571e:	4605      	mov	r5, r0
 8005720:	460e      	mov	r6, r1
 8005722:	b90b      	cbnz	r3, 8005728 <_puts_r+0x10>
 8005724:	f7ff ffb0 	bl	8005688 <__sinit>
 8005728:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800572a:	07db      	lsls	r3, r3, #31
 800572c:	d405      	bmi.n	800573a <_puts_r+0x22>
 800572e:	89a3      	ldrh	r3, [r4, #12]
 8005730:	0598      	lsls	r0, r3, #22
 8005732:	d402      	bmi.n	800573a <_puts_r+0x22>
 8005734:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005736:	f000 f9d4 	bl	8005ae2 <__retarget_lock_acquire_recursive>
 800573a:	89a3      	ldrh	r3, [r4, #12]
 800573c:	0719      	lsls	r1, r3, #28
 800573e:	d502      	bpl.n	8005746 <_puts_r+0x2e>
 8005740:	6923      	ldr	r3, [r4, #16]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d135      	bne.n	80057b2 <_puts_r+0x9a>
 8005746:	4621      	mov	r1, r4
 8005748:	4628      	mov	r0, r5
 800574a:	f000 f8fb 	bl	8005944 <__swsetup_r>
 800574e:	b380      	cbz	r0, 80057b2 <_puts_r+0x9a>
 8005750:	f04f 35ff 	mov.w	r5, #4294967295
 8005754:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005756:	07da      	lsls	r2, r3, #31
 8005758:	d405      	bmi.n	8005766 <_puts_r+0x4e>
 800575a:	89a3      	ldrh	r3, [r4, #12]
 800575c:	059b      	lsls	r3, r3, #22
 800575e:	d402      	bmi.n	8005766 <_puts_r+0x4e>
 8005760:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005762:	f000 f9bf 	bl	8005ae4 <__retarget_lock_release_recursive>
 8005766:	4628      	mov	r0, r5
 8005768:	bd70      	pop	{r4, r5, r6, pc}
 800576a:	2b00      	cmp	r3, #0
 800576c:	da04      	bge.n	8005778 <_puts_r+0x60>
 800576e:	69a2      	ldr	r2, [r4, #24]
 8005770:	429a      	cmp	r2, r3
 8005772:	dc17      	bgt.n	80057a4 <_puts_r+0x8c>
 8005774:	290a      	cmp	r1, #10
 8005776:	d015      	beq.n	80057a4 <_puts_r+0x8c>
 8005778:	6823      	ldr	r3, [r4, #0]
 800577a:	1c5a      	adds	r2, r3, #1
 800577c:	6022      	str	r2, [r4, #0]
 800577e:	7019      	strb	r1, [r3, #0]
 8005780:	68a3      	ldr	r3, [r4, #8]
 8005782:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005786:	3b01      	subs	r3, #1
 8005788:	60a3      	str	r3, [r4, #8]
 800578a:	2900      	cmp	r1, #0
 800578c:	d1ed      	bne.n	800576a <_puts_r+0x52>
 800578e:	2b00      	cmp	r3, #0
 8005790:	da11      	bge.n	80057b6 <_puts_r+0x9e>
 8005792:	4622      	mov	r2, r4
 8005794:	210a      	movs	r1, #10
 8005796:	4628      	mov	r0, r5
 8005798:	f000 f895 	bl	80058c6 <__swbuf_r>
 800579c:	3001      	adds	r0, #1
 800579e:	d0d7      	beq.n	8005750 <_puts_r+0x38>
 80057a0:	250a      	movs	r5, #10
 80057a2:	e7d7      	b.n	8005754 <_puts_r+0x3c>
 80057a4:	4622      	mov	r2, r4
 80057a6:	4628      	mov	r0, r5
 80057a8:	f000 f88d 	bl	80058c6 <__swbuf_r>
 80057ac:	3001      	adds	r0, #1
 80057ae:	d1e7      	bne.n	8005780 <_puts_r+0x68>
 80057b0:	e7ce      	b.n	8005750 <_puts_r+0x38>
 80057b2:	3e01      	subs	r6, #1
 80057b4:	e7e4      	b.n	8005780 <_puts_r+0x68>
 80057b6:	6823      	ldr	r3, [r4, #0]
 80057b8:	1c5a      	adds	r2, r3, #1
 80057ba:	6022      	str	r2, [r4, #0]
 80057bc:	220a      	movs	r2, #10
 80057be:	701a      	strb	r2, [r3, #0]
 80057c0:	e7ee      	b.n	80057a0 <_puts_r+0x88>
	...

080057c4 <puts>:
 80057c4:	4b02      	ldr	r3, [pc, #8]	@ (80057d0 <puts+0xc>)
 80057c6:	4601      	mov	r1, r0
 80057c8:	6818      	ldr	r0, [r3, #0]
 80057ca:	f7ff bfa5 	b.w	8005718 <_puts_r>
 80057ce:	bf00      	nop
 80057d0:	20000018 	.word	0x20000018

080057d4 <sniprintf>:
 80057d4:	b40c      	push	{r2, r3}
 80057d6:	b530      	push	{r4, r5, lr}
 80057d8:	4b18      	ldr	r3, [pc, #96]	@ (800583c <sniprintf+0x68>)
 80057da:	1e0c      	subs	r4, r1, #0
 80057dc:	681d      	ldr	r5, [r3, #0]
 80057de:	b09d      	sub	sp, #116	@ 0x74
 80057e0:	da08      	bge.n	80057f4 <sniprintf+0x20>
 80057e2:	238b      	movs	r3, #139	@ 0x8b
 80057e4:	602b      	str	r3, [r5, #0]
 80057e6:	f04f 30ff 	mov.w	r0, #4294967295
 80057ea:	b01d      	add	sp, #116	@ 0x74
 80057ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80057f0:	b002      	add	sp, #8
 80057f2:	4770      	bx	lr
 80057f4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80057f8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80057fc:	f04f 0300 	mov.w	r3, #0
 8005800:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005802:	bf14      	ite	ne
 8005804:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005808:	4623      	moveq	r3, r4
 800580a:	9304      	str	r3, [sp, #16]
 800580c:	9307      	str	r3, [sp, #28]
 800580e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005812:	9002      	str	r0, [sp, #8]
 8005814:	9006      	str	r0, [sp, #24]
 8005816:	f8ad 3016 	strh.w	r3, [sp, #22]
 800581a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800581c:	ab21      	add	r3, sp, #132	@ 0x84
 800581e:	a902      	add	r1, sp, #8
 8005820:	4628      	mov	r0, r5
 8005822:	9301      	str	r3, [sp, #4]
 8005824:	f000 fac2 	bl	8005dac <_svfiprintf_r>
 8005828:	1c43      	adds	r3, r0, #1
 800582a:	bfbc      	itt	lt
 800582c:	238b      	movlt	r3, #139	@ 0x8b
 800582e:	602b      	strlt	r3, [r5, #0]
 8005830:	2c00      	cmp	r4, #0
 8005832:	d0da      	beq.n	80057ea <sniprintf+0x16>
 8005834:	9b02      	ldr	r3, [sp, #8]
 8005836:	2200      	movs	r2, #0
 8005838:	701a      	strb	r2, [r3, #0]
 800583a:	e7d6      	b.n	80057ea <sniprintf+0x16>
 800583c:	20000018 	.word	0x20000018

08005840 <__sread>:
 8005840:	b510      	push	{r4, lr}
 8005842:	460c      	mov	r4, r1
 8005844:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005848:	f000 f8fc 	bl	8005a44 <_read_r>
 800584c:	2800      	cmp	r0, #0
 800584e:	bfab      	itete	ge
 8005850:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005852:	89a3      	ldrhlt	r3, [r4, #12]
 8005854:	181b      	addge	r3, r3, r0
 8005856:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800585a:	bfac      	ite	ge
 800585c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800585e:	81a3      	strhlt	r3, [r4, #12]
 8005860:	bd10      	pop	{r4, pc}

08005862 <__swrite>:
 8005862:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005866:	461f      	mov	r7, r3
 8005868:	898b      	ldrh	r3, [r1, #12]
 800586a:	05db      	lsls	r3, r3, #23
 800586c:	4605      	mov	r5, r0
 800586e:	460c      	mov	r4, r1
 8005870:	4616      	mov	r6, r2
 8005872:	d505      	bpl.n	8005880 <__swrite+0x1e>
 8005874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005878:	2302      	movs	r3, #2
 800587a:	2200      	movs	r2, #0
 800587c:	f000 f8d0 	bl	8005a20 <_lseek_r>
 8005880:	89a3      	ldrh	r3, [r4, #12]
 8005882:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005886:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800588a:	81a3      	strh	r3, [r4, #12]
 800588c:	4632      	mov	r2, r6
 800588e:	463b      	mov	r3, r7
 8005890:	4628      	mov	r0, r5
 8005892:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005896:	f000 b8e7 	b.w	8005a68 <_write_r>

0800589a <__sseek>:
 800589a:	b510      	push	{r4, lr}
 800589c:	460c      	mov	r4, r1
 800589e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058a2:	f000 f8bd 	bl	8005a20 <_lseek_r>
 80058a6:	1c43      	adds	r3, r0, #1
 80058a8:	89a3      	ldrh	r3, [r4, #12]
 80058aa:	bf15      	itete	ne
 80058ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 80058ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80058b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80058b6:	81a3      	strheq	r3, [r4, #12]
 80058b8:	bf18      	it	ne
 80058ba:	81a3      	strhne	r3, [r4, #12]
 80058bc:	bd10      	pop	{r4, pc}

080058be <__sclose>:
 80058be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058c2:	f000 b89d 	b.w	8005a00 <_close_r>

080058c6 <__swbuf_r>:
 80058c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058c8:	460e      	mov	r6, r1
 80058ca:	4614      	mov	r4, r2
 80058cc:	4605      	mov	r5, r0
 80058ce:	b118      	cbz	r0, 80058d8 <__swbuf_r+0x12>
 80058d0:	6a03      	ldr	r3, [r0, #32]
 80058d2:	b90b      	cbnz	r3, 80058d8 <__swbuf_r+0x12>
 80058d4:	f7ff fed8 	bl	8005688 <__sinit>
 80058d8:	69a3      	ldr	r3, [r4, #24]
 80058da:	60a3      	str	r3, [r4, #8]
 80058dc:	89a3      	ldrh	r3, [r4, #12]
 80058de:	071a      	lsls	r2, r3, #28
 80058e0:	d501      	bpl.n	80058e6 <__swbuf_r+0x20>
 80058e2:	6923      	ldr	r3, [r4, #16]
 80058e4:	b943      	cbnz	r3, 80058f8 <__swbuf_r+0x32>
 80058e6:	4621      	mov	r1, r4
 80058e8:	4628      	mov	r0, r5
 80058ea:	f000 f82b 	bl	8005944 <__swsetup_r>
 80058ee:	b118      	cbz	r0, 80058f8 <__swbuf_r+0x32>
 80058f0:	f04f 37ff 	mov.w	r7, #4294967295
 80058f4:	4638      	mov	r0, r7
 80058f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058f8:	6823      	ldr	r3, [r4, #0]
 80058fa:	6922      	ldr	r2, [r4, #16]
 80058fc:	1a98      	subs	r0, r3, r2
 80058fe:	6963      	ldr	r3, [r4, #20]
 8005900:	b2f6      	uxtb	r6, r6
 8005902:	4283      	cmp	r3, r0
 8005904:	4637      	mov	r7, r6
 8005906:	dc05      	bgt.n	8005914 <__swbuf_r+0x4e>
 8005908:	4621      	mov	r1, r4
 800590a:	4628      	mov	r0, r5
 800590c:	f000 fe9c 	bl	8006648 <_fflush_r>
 8005910:	2800      	cmp	r0, #0
 8005912:	d1ed      	bne.n	80058f0 <__swbuf_r+0x2a>
 8005914:	68a3      	ldr	r3, [r4, #8]
 8005916:	3b01      	subs	r3, #1
 8005918:	60a3      	str	r3, [r4, #8]
 800591a:	6823      	ldr	r3, [r4, #0]
 800591c:	1c5a      	adds	r2, r3, #1
 800591e:	6022      	str	r2, [r4, #0]
 8005920:	701e      	strb	r6, [r3, #0]
 8005922:	6962      	ldr	r2, [r4, #20]
 8005924:	1c43      	adds	r3, r0, #1
 8005926:	429a      	cmp	r2, r3
 8005928:	d004      	beq.n	8005934 <__swbuf_r+0x6e>
 800592a:	89a3      	ldrh	r3, [r4, #12]
 800592c:	07db      	lsls	r3, r3, #31
 800592e:	d5e1      	bpl.n	80058f4 <__swbuf_r+0x2e>
 8005930:	2e0a      	cmp	r6, #10
 8005932:	d1df      	bne.n	80058f4 <__swbuf_r+0x2e>
 8005934:	4621      	mov	r1, r4
 8005936:	4628      	mov	r0, r5
 8005938:	f000 fe86 	bl	8006648 <_fflush_r>
 800593c:	2800      	cmp	r0, #0
 800593e:	d0d9      	beq.n	80058f4 <__swbuf_r+0x2e>
 8005940:	e7d6      	b.n	80058f0 <__swbuf_r+0x2a>
	...

08005944 <__swsetup_r>:
 8005944:	b538      	push	{r3, r4, r5, lr}
 8005946:	4b29      	ldr	r3, [pc, #164]	@ (80059ec <__swsetup_r+0xa8>)
 8005948:	4605      	mov	r5, r0
 800594a:	6818      	ldr	r0, [r3, #0]
 800594c:	460c      	mov	r4, r1
 800594e:	b118      	cbz	r0, 8005958 <__swsetup_r+0x14>
 8005950:	6a03      	ldr	r3, [r0, #32]
 8005952:	b90b      	cbnz	r3, 8005958 <__swsetup_r+0x14>
 8005954:	f7ff fe98 	bl	8005688 <__sinit>
 8005958:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800595c:	0719      	lsls	r1, r3, #28
 800595e:	d422      	bmi.n	80059a6 <__swsetup_r+0x62>
 8005960:	06da      	lsls	r2, r3, #27
 8005962:	d407      	bmi.n	8005974 <__swsetup_r+0x30>
 8005964:	2209      	movs	r2, #9
 8005966:	602a      	str	r2, [r5, #0]
 8005968:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800596c:	81a3      	strh	r3, [r4, #12]
 800596e:	f04f 30ff 	mov.w	r0, #4294967295
 8005972:	e033      	b.n	80059dc <__swsetup_r+0x98>
 8005974:	0758      	lsls	r0, r3, #29
 8005976:	d512      	bpl.n	800599e <__swsetup_r+0x5a>
 8005978:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800597a:	b141      	cbz	r1, 800598e <__swsetup_r+0x4a>
 800597c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005980:	4299      	cmp	r1, r3
 8005982:	d002      	beq.n	800598a <__swsetup_r+0x46>
 8005984:	4628      	mov	r0, r5
 8005986:	f000 f8bd 	bl	8005b04 <_free_r>
 800598a:	2300      	movs	r3, #0
 800598c:	6363      	str	r3, [r4, #52]	@ 0x34
 800598e:	89a3      	ldrh	r3, [r4, #12]
 8005990:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005994:	81a3      	strh	r3, [r4, #12]
 8005996:	2300      	movs	r3, #0
 8005998:	6063      	str	r3, [r4, #4]
 800599a:	6923      	ldr	r3, [r4, #16]
 800599c:	6023      	str	r3, [r4, #0]
 800599e:	89a3      	ldrh	r3, [r4, #12]
 80059a0:	f043 0308 	orr.w	r3, r3, #8
 80059a4:	81a3      	strh	r3, [r4, #12]
 80059a6:	6923      	ldr	r3, [r4, #16]
 80059a8:	b94b      	cbnz	r3, 80059be <__swsetup_r+0x7a>
 80059aa:	89a3      	ldrh	r3, [r4, #12]
 80059ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80059b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059b4:	d003      	beq.n	80059be <__swsetup_r+0x7a>
 80059b6:	4621      	mov	r1, r4
 80059b8:	4628      	mov	r0, r5
 80059ba:	f000 fe93 	bl	80066e4 <__smakebuf_r>
 80059be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059c2:	f013 0201 	ands.w	r2, r3, #1
 80059c6:	d00a      	beq.n	80059de <__swsetup_r+0x9a>
 80059c8:	2200      	movs	r2, #0
 80059ca:	60a2      	str	r2, [r4, #8]
 80059cc:	6962      	ldr	r2, [r4, #20]
 80059ce:	4252      	negs	r2, r2
 80059d0:	61a2      	str	r2, [r4, #24]
 80059d2:	6922      	ldr	r2, [r4, #16]
 80059d4:	b942      	cbnz	r2, 80059e8 <__swsetup_r+0xa4>
 80059d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80059da:	d1c5      	bne.n	8005968 <__swsetup_r+0x24>
 80059dc:	bd38      	pop	{r3, r4, r5, pc}
 80059de:	0799      	lsls	r1, r3, #30
 80059e0:	bf58      	it	pl
 80059e2:	6962      	ldrpl	r2, [r4, #20]
 80059e4:	60a2      	str	r2, [r4, #8]
 80059e6:	e7f4      	b.n	80059d2 <__swsetup_r+0x8e>
 80059e8:	2000      	movs	r0, #0
 80059ea:	e7f7      	b.n	80059dc <__swsetup_r+0x98>
 80059ec:	20000018 	.word	0x20000018

080059f0 <memset>:
 80059f0:	4402      	add	r2, r0
 80059f2:	4603      	mov	r3, r0
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d100      	bne.n	80059fa <memset+0xa>
 80059f8:	4770      	bx	lr
 80059fa:	f803 1b01 	strb.w	r1, [r3], #1
 80059fe:	e7f9      	b.n	80059f4 <memset+0x4>

08005a00 <_close_r>:
 8005a00:	b538      	push	{r3, r4, r5, lr}
 8005a02:	4d06      	ldr	r5, [pc, #24]	@ (8005a1c <_close_r+0x1c>)
 8005a04:	2300      	movs	r3, #0
 8005a06:	4604      	mov	r4, r0
 8005a08:	4608      	mov	r0, r1
 8005a0a:	602b      	str	r3, [r5, #0]
 8005a0c:	f7fb fa8d 	bl	8000f2a <_close>
 8005a10:	1c43      	adds	r3, r0, #1
 8005a12:	d102      	bne.n	8005a1a <_close_r+0x1a>
 8005a14:	682b      	ldr	r3, [r5, #0]
 8005a16:	b103      	cbz	r3, 8005a1a <_close_r+0x1a>
 8005a18:	6023      	str	r3, [r4, #0]
 8005a1a:	bd38      	pop	{r3, r4, r5, pc}
 8005a1c:	200014cc 	.word	0x200014cc

08005a20 <_lseek_r>:
 8005a20:	b538      	push	{r3, r4, r5, lr}
 8005a22:	4d07      	ldr	r5, [pc, #28]	@ (8005a40 <_lseek_r+0x20>)
 8005a24:	4604      	mov	r4, r0
 8005a26:	4608      	mov	r0, r1
 8005a28:	4611      	mov	r1, r2
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	602a      	str	r2, [r5, #0]
 8005a2e:	461a      	mov	r2, r3
 8005a30:	f7fb faa2 	bl	8000f78 <_lseek>
 8005a34:	1c43      	adds	r3, r0, #1
 8005a36:	d102      	bne.n	8005a3e <_lseek_r+0x1e>
 8005a38:	682b      	ldr	r3, [r5, #0]
 8005a3a:	b103      	cbz	r3, 8005a3e <_lseek_r+0x1e>
 8005a3c:	6023      	str	r3, [r4, #0]
 8005a3e:	bd38      	pop	{r3, r4, r5, pc}
 8005a40:	200014cc 	.word	0x200014cc

08005a44 <_read_r>:
 8005a44:	b538      	push	{r3, r4, r5, lr}
 8005a46:	4d07      	ldr	r5, [pc, #28]	@ (8005a64 <_read_r+0x20>)
 8005a48:	4604      	mov	r4, r0
 8005a4a:	4608      	mov	r0, r1
 8005a4c:	4611      	mov	r1, r2
 8005a4e:	2200      	movs	r2, #0
 8005a50:	602a      	str	r2, [r5, #0]
 8005a52:	461a      	mov	r2, r3
 8005a54:	f7fb fa4c 	bl	8000ef0 <_read>
 8005a58:	1c43      	adds	r3, r0, #1
 8005a5a:	d102      	bne.n	8005a62 <_read_r+0x1e>
 8005a5c:	682b      	ldr	r3, [r5, #0]
 8005a5e:	b103      	cbz	r3, 8005a62 <_read_r+0x1e>
 8005a60:	6023      	str	r3, [r4, #0]
 8005a62:	bd38      	pop	{r3, r4, r5, pc}
 8005a64:	200014cc 	.word	0x200014cc

08005a68 <_write_r>:
 8005a68:	b538      	push	{r3, r4, r5, lr}
 8005a6a:	4d07      	ldr	r5, [pc, #28]	@ (8005a88 <_write_r+0x20>)
 8005a6c:	4604      	mov	r4, r0
 8005a6e:	4608      	mov	r0, r1
 8005a70:	4611      	mov	r1, r2
 8005a72:	2200      	movs	r2, #0
 8005a74:	602a      	str	r2, [r5, #0]
 8005a76:	461a      	mov	r2, r3
 8005a78:	f7fa ffe6 	bl	8000a48 <_write>
 8005a7c:	1c43      	adds	r3, r0, #1
 8005a7e:	d102      	bne.n	8005a86 <_write_r+0x1e>
 8005a80:	682b      	ldr	r3, [r5, #0]
 8005a82:	b103      	cbz	r3, 8005a86 <_write_r+0x1e>
 8005a84:	6023      	str	r3, [r4, #0]
 8005a86:	bd38      	pop	{r3, r4, r5, pc}
 8005a88:	200014cc 	.word	0x200014cc

08005a8c <__errno>:
 8005a8c:	4b01      	ldr	r3, [pc, #4]	@ (8005a94 <__errno+0x8>)
 8005a8e:	6818      	ldr	r0, [r3, #0]
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop
 8005a94:	20000018 	.word	0x20000018

08005a98 <__libc_init_array>:
 8005a98:	b570      	push	{r4, r5, r6, lr}
 8005a9a:	4d0d      	ldr	r5, [pc, #52]	@ (8005ad0 <__libc_init_array+0x38>)
 8005a9c:	4c0d      	ldr	r4, [pc, #52]	@ (8005ad4 <__libc_init_array+0x3c>)
 8005a9e:	1b64      	subs	r4, r4, r5
 8005aa0:	10a4      	asrs	r4, r4, #2
 8005aa2:	2600      	movs	r6, #0
 8005aa4:	42a6      	cmp	r6, r4
 8005aa6:	d109      	bne.n	8005abc <__libc_init_array+0x24>
 8005aa8:	4d0b      	ldr	r5, [pc, #44]	@ (8005ad8 <__libc_init_array+0x40>)
 8005aaa:	4c0c      	ldr	r4, [pc, #48]	@ (8005adc <__libc_init_array+0x44>)
 8005aac:	f000 fed8 	bl	8006860 <_init>
 8005ab0:	1b64      	subs	r4, r4, r5
 8005ab2:	10a4      	asrs	r4, r4, #2
 8005ab4:	2600      	movs	r6, #0
 8005ab6:	42a6      	cmp	r6, r4
 8005ab8:	d105      	bne.n	8005ac6 <__libc_init_array+0x2e>
 8005aba:	bd70      	pop	{r4, r5, r6, pc}
 8005abc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ac0:	4798      	blx	r3
 8005ac2:	3601      	adds	r6, #1
 8005ac4:	e7ee      	b.n	8005aa4 <__libc_init_array+0xc>
 8005ac6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005aca:	4798      	blx	r3
 8005acc:	3601      	adds	r6, #1
 8005ace:	e7f2      	b.n	8005ab6 <__libc_init_array+0x1e>
 8005ad0:	08006950 	.word	0x08006950
 8005ad4:	08006950 	.word	0x08006950
 8005ad8:	08006950 	.word	0x08006950
 8005adc:	08006954 	.word	0x08006954

08005ae0 <__retarget_lock_init_recursive>:
 8005ae0:	4770      	bx	lr

08005ae2 <__retarget_lock_acquire_recursive>:
 8005ae2:	4770      	bx	lr

08005ae4 <__retarget_lock_release_recursive>:
 8005ae4:	4770      	bx	lr

08005ae6 <memcpy>:
 8005ae6:	440a      	add	r2, r1
 8005ae8:	4291      	cmp	r1, r2
 8005aea:	f100 33ff 	add.w	r3, r0, #4294967295
 8005aee:	d100      	bne.n	8005af2 <memcpy+0xc>
 8005af0:	4770      	bx	lr
 8005af2:	b510      	push	{r4, lr}
 8005af4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005af8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005afc:	4291      	cmp	r1, r2
 8005afe:	d1f9      	bne.n	8005af4 <memcpy+0xe>
 8005b00:	bd10      	pop	{r4, pc}
	...

08005b04 <_free_r>:
 8005b04:	b538      	push	{r3, r4, r5, lr}
 8005b06:	4605      	mov	r5, r0
 8005b08:	2900      	cmp	r1, #0
 8005b0a:	d041      	beq.n	8005b90 <_free_r+0x8c>
 8005b0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b10:	1f0c      	subs	r4, r1, #4
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	bfb8      	it	lt
 8005b16:	18e4      	addlt	r4, r4, r3
 8005b18:	f000 f8e0 	bl	8005cdc <__malloc_lock>
 8005b1c:	4a1d      	ldr	r2, [pc, #116]	@ (8005b94 <_free_r+0x90>)
 8005b1e:	6813      	ldr	r3, [r2, #0]
 8005b20:	b933      	cbnz	r3, 8005b30 <_free_r+0x2c>
 8005b22:	6063      	str	r3, [r4, #4]
 8005b24:	6014      	str	r4, [r2, #0]
 8005b26:	4628      	mov	r0, r5
 8005b28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b2c:	f000 b8dc 	b.w	8005ce8 <__malloc_unlock>
 8005b30:	42a3      	cmp	r3, r4
 8005b32:	d908      	bls.n	8005b46 <_free_r+0x42>
 8005b34:	6820      	ldr	r0, [r4, #0]
 8005b36:	1821      	adds	r1, r4, r0
 8005b38:	428b      	cmp	r3, r1
 8005b3a:	bf01      	itttt	eq
 8005b3c:	6819      	ldreq	r1, [r3, #0]
 8005b3e:	685b      	ldreq	r3, [r3, #4]
 8005b40:	1809      	addeq	r1, r1, r0
 8005b42:	6021      	streq	r1, [r4, #0]
 8005b44:	e7ed      	b.n	8005b22 <_free_r+0x1e>
 8005b46:	461a      	mov	r2, r3
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	b10b      	cbz	r3, 8005b50 <_free_r+0x4c>
 8005b4c:	42a3      	cmp	r3, r4
 8005b4e:	d9fa      	bls.n	8005b46 <_free_r+0x42>
 8005b50:	6811      	ldr	r1, [r2, #0]
 8005b52:	1850      	adds	r0, r2, r1
 8005b54:	42a0      	cmp	r0, r4
 8005b56:	d10b      	bne.n	8005b70 <_free_r+0x6c>
 8005b58:	6820      	ldr	r0, [r4, #0]
 8005b5a:	4401      	add	r1, r0
 8005b5c:	1850      	adds	r0, r2, r1
 8005b5e:	4283      	cmp	r3, r0
 8005b60:	6011      	str	r1, [r2, #0]
 8005b62:	d1e0      	bne.n	8005b26 <_free_r+0x22>
 8005b64:	6818      	ldr	r0, [r3, #0]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	6053      	str	r3, [r2, #4]
 8005b6a:	4408      	add	r0, r1
 8005b6c:	6010      	str	r0, [r2, #0]
 8005b6e:	e7da      	b.n	8005b26 <_free_r+0x22>
 8005b70:	d902      	bls.n	8005b78 <_free_r+0x74>
 8005b72:	230c      	movs	r3, #12
 8005b74:	602b      	str	r3, [r5, #0]
 8005b76:	e7d6      	b.n	8005b26 <_free_r+0x22>
 8005b78:	6820      	ldr	r0, [r4, #0]
 8005b7a:	1821      	adds	r1, r4, r0
 8005b7c:	428b      	cmp	r3, r1
 8005b7e:	bf04      	itt	eq
 8005b80:	6819      	ldreq	r1, [r3, #0]
 8005b82:	685b      	ldreq	r3, [r3, #4]
 8005b84:	6063      	str	r3, [r4, #4]
 8005b86:	bf04      	itt	eq
 8005b88:	1809      	addeq	r1, r1, r0
 8005b8a:	6021      	streq	r1, [r4, #0]
 8005b8c:	6054      	str	r4, [r2, #4]
 8005b8e:	e7ca      	b.n	8005b26 <_free_r+0x22>
 8005b90:	bd38      	pop	{r3, r4, r5, pc}
 8005b92:	bf00      	nop
 8005b94:	200014d8 	.word	0x200014d8

08005b98 <sbrk_aligned>:
 8005b98:	b570      	push	{r4, r5, r6, lr}
 8005b9a:	4e0f      	ldr	r6, [pc, #60]	@ (8005bd8 <sbrk_aligned+0x40>)
 8005b9c:	460c      	mov	r4, r1
 8005b9e:	6831      	ldr	r1, [r6, #0]
 8005ba0:	4605      	mov	r5, r0
 8005ba2:	b911      	cbnz	r1, 8005baa <sbrk_aligned+0x12>
 8005ba4:	f000 fe16 	bl	80067d4 <_sbrk_r>
 8005ba8:	6030      	str	r0, [r6, #0]
 8005baa:	4621      	mov	r1, r4
 8005bac:	4628      	mov	r0, r5
 8005bae:	f000 fe11 	bl	80067d4 <_sbrk_r>
 8005bb2:	1c43      	adds	r3, r0, #1
 8005bb4:	d103      	bne.n	8005bbe <sbrk_aligned+0x26>
 8005bb6:	f04f 34ff 	mov.w	r4, #4294967295
 8005bba:	4620      	mov	r0, r4
 8005bbc:	bd70      	pop	{r4, r5, r6, pc}
 8005bbe:	1cc4      	adds	r4, r0, #3
 8005bc0:	f024 0403 	bic.w	r4, r4, #3
 8005bc4:	42a0      	cmp	r0, r4
 8005bc6:	d0f8      	beq.n	8005bba <sbrk_aligned+0x22>
 8005bc8:	1a21      	subs	r1, r4, r0
 8005bca:	4628      	mov	r0, r5
 8005bcc:	f000 fe02 	bl	80067d4 <_sbrk_r>
 8005bd0:	3001      	adds	r0, #1
 8005bd2:	d1f2      	bne.n	8005bba <sbrk_aligned+0x22>
 8005bd4:	e7ef      	b.n	8005bb6 <sbrk_aligned+0x1e>
 8005bd6:	bf00      	nop
 8005bd8:	200014d4 	.word	0x200014d4

08005bdc <_malloc_r>:
 8005bdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005be0:	1ccd      	adds	r5, r1, #3
 8005be2:	f025 0503 	bic.w	r5, r5, #3
 8005be6:	3508      	adds	r5, #8
 8005be8:	2d0c      	cmp	r5, #12
 8005bea:	bf38      	it	cc
 8005bec:	250c      	movcc	r5, #12
 8005bee:	2d00      	cmp	r5, #0
 8005bf0:	4606      	mov	r6, r0
 8005bf2:	db01      	blt.n	8005bf8 <_malloc_r+0x1c>
 8005bf4:	42a9      	cmp	r1, r5
 8005bf6:	d904      	bls.n	8005c02 <_malloc_r+0x26>
 8005bf8:	230c      	movs	r3, #12
 8005bfa:	6033      	str	r3, [r6, #0]
 8005bfc:	2000      	movs	r0, #0
 8005bfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c02:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005cd8 <_malloc_r+0xfc>
 8005c06:	f000 f869 	bl	8005cdc <__malloc_lock>
 8005c0a:	f8d8 3000 	ldr.w	r3, [r8]
 8005c0e:	461c      	mov	r4, r3
 8005c10:	bb44      	cbnz	r4, 8005c64 <_malloc_r+0x88>
 8005c12:	4629      	mov	r1, r5
 8005c14:	4630      	mov	r0, r6
 8005c16:	f7ff ffbf 	bl	8005b98 <sbrk_aligned>
 8005c1a:	1c43      	adds	r3, r0, #1
 8005c1c:	4604      	mov	r4, r0
 8005c1e:	d158      	bne.n	8005cd2 <_malloc_r+0xf6>
 8005c20:	f8d8 4000 	ldr.w	r4, [r8]
 8005c24:	4627      	mov	r7, r4
 8005c26:	2f00      	cmp	r7, #0
 8005c28:	d143      	bne.n	8005cb2 <_malloc_r+0xd6>
 8005c2a:	2c00      	cmp	r4, #0
 8005c2c:	d04b      	beq.n	8005cc6 <_malloc_r+0xea>
 8005c2e:	6823      	ldr	r3, [r4, #0]
 8005c30:	4639      	mov	r1, r7
 8005c32:	4630      	mov	r0, r6
 8005c34:	eb04 0903 	add.w	r9, r4, r3
 8005c38:	f000 fdcc 	bl	80067d4 <_sbrk_r>
 8005c3c:	4581      	cmp	r9, r0
 8005c3e:	d142      	bne.n	8005cc6 <_malloc_r+0xea>
 8005c40:	6821      	ldr	r1, [r4, #0]
 8005c42:	1a6d      	subs	r5, r5, r1
 8005c44:	4629      	mov	r1, r5
 8005c46:	4630      	mov	r0, r6
 8005c48:	f7ff ffa6 	bl	8005b98 <sbrk_aligned>
 8005c4c:	3001      	adds	r0, #1
 8005c4e:	d03a      	beq.n	8005cc6 <_malloc_r+0xea>
 8005c50:	6823      	ldr	r3, [r4, #0]
 8005c52:	442b      	add	r3, r5
 8005c54:	6023      	str	r3, [r4, #0]
 8005c56:	f8d8 3000 	ldr.w	r3, [r8]
 8005c5a:	685a      	ldr	r2, [r3, #4]
 8005c5c:	bb62      	cbnz	r2, 8005cb8 <_malloc_r+0xdc>
 8005c5e:	f8c8 7000 	str.w	r7, [r8]
 8005c62:	e00f      	b.n	8005c84 <_malloc_r+0xa8>
 8005c64:	6822      	ldr	r2, [r4, #0]
 8005c66:	1b52      	subs	r2, r2, r5
 8005c68:	d420      	bmi.n	8005cac <_malloc_r+0xd0>
 8005c6a:	2a0b      	cmp	r2, #11
 8005c6c:	d917      	bls.n	8005c9e <_malloc_r+0xc2>
 8005c6e:	1961      	adds	r1, r4, r5
 8005c70:	42a3      	cmp	r3, r4
 8005c72:	6025      	str	r5, [r4, #0]
 8005c74:	bf18      	it	ne
 8005c76:	6059      	strne	r1, [r3, #4]
 8005c78:	6863      	ldr	r3, [r4, #4]
 8005c7a:	bf08      	it	eq
 8005c7c:	f8c8 1000 	streq.w	r1, [r8]
 8005c80:	5162      	str	r2, [r4, r5]
 8005c82:	604b      	str	r3, [r1, #4]
 8005c84:	4630      	mov	r0, r6
 8005c86:	f000 f82f 	bl	8005ce8 <__malloc_unlock>
 8005c8a:	f104 000b 	add.w	r0, r4, #11
 8005c8e:	1d23      	adds	r3, r4, #4
 8005c90:	f020 0007 	bic.w	r0, r0, #7
 8005c94:	1ac2      	subs	r2, r0, r3
 8005c96:	bf1c      	itt	ne
 8005c98:	1a1b      	subne	r3, r3, r0
 8005c9a:	50a3      	strne	r3, [r4, r2]
 8005c9c:	e7af      	b.n	8005bfe <_malloc_r+0x22>
 8005c9e:	6862      	ldr	r2, [r4, #4]
 8005ca0:	42a3      	cmp	r3, r4
 8005ca2:	bf0c      	ite	eq
 8005ca4:	f8c8 2000 	streq.w	r2, [r8]
 8005ca8:	605a      	strne	r2, [r3, #4]
 8005caa:	e7eb      	b.n	8005c84 <_malloc_r+0xa8>
 8005cac:	4623      	mov	r3, r4
 8005cae:	6864      	ldr	r4, [r4, #4]
 8005cb0:	e7ae      	b.n	8005c10 <_malloc_r+0x34>
 8005cb2:	463c      	mov	r4, r7
 8005cb4:	687f      	ldr	r7, [r7, #4]
 8005cb6:	e7b6      	b.n	8005c26 <_malloc_r+0x4a>
 8005cb8:	461a      	mov	r2, r3
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	42a3      	cmp	r3, r4
 8005cbe:	d1fb      	bne.n	8005cb8 <_malloc_r+0xdc>
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	6053      	str	r3, [r2, #4]
 8005cc4:	e7de      	b.n	8005c84 <_malloc_r+0xa8>
 8005cc6:	230c      	movs	r3, #12
 8005cc8:	6033      	str	r3, [r6, #0]
 8005cca:	4630      	mov	r0, r6
 8005ccc:	f000 f80c 	bl	8005ce8 <__malloc_unlock>
 8005cd0:	e794      	b.n	8005bfc <_malloc_r+0x20>
 8005cd2:	6005      	str	r5, [r0, #0]
 8005cd4:	e7d6      	b.n	8005c84 <_malloc_r+0xa8>
 8005cd6:	bf00      	nop
 8005cd8:	200014d8 	.word	0x200014d8

08005cdc <__malloc_lock>:
 8005cdc:	4801      	ldr	r0, [pc, #4]	@ (8005ce4 <__malloc_lock+0x8>)
 8005cde:	f7ff bf00 	b.w	8005ae2 <__retarget_lock_acquire_recursive>
 8005ce2:	bf00      	nop
 8005ce4:	200014d0 	.word	0x200014d0

08005ce8 <__malloc_unlock>:
 8005ce8:	4801      	ldr	r0, [pc, #4]	@ (8005cf0 <__malloc_unlock+0x8>)
 8005cea:	f7ff befb 	b.w	8005ae4 <__retarget_lock_release_recursive>
 8005cee:	bf00      	nop
 8005cf0:	200014d0 	.word	0x200014d0

08005cf4 <__ssputs_r>:
 8005cf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cf8:	688e      	ldr	r6, [r1, #8]
 8005cfa:	461f      	mov	r7, r3
 8005cfc:	42be      	cmp	r6, r7
 8005cfe:	680b      	ldr	r3, [r1, #0]
 8005d00:	4682      	mov	sl, r0
 8005d02:	460c      	mov	r4, r1
 8005d04:	4690      	mov	r8, r2
 8005d06:	d82d      	bhi.n	8005d64 <__ssputs_r+0x70>
 8005d08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d0c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005d10:	d026      	beq.n	8005d60 <__ssputs_r+0x6c>
 8005d12:	6965      	ldr	r5, [r4, #20]
 8005d14:	6909      	ldr	r1, [r1, #16]
 8005d16:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d1a:	eba3 0901 	sub.w	r9, r3, r1
 8005d1e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005d22:	1c7b      	adds	r3, r7, #1
 8005d24:	444b      	add	r3, r9
 8005d26:	106d      	asrs	r5, r5, #1
 8005d28:	429d      	cmp	r5, r3
 8005d2a:	bf38      	it	cc
 8005d2c:	461d      	movcc	r5, r3
 8005d2e:	0553      	lsls	r3, r2, #21
 8005d30:	d527      	bpl.n	8005d82 <__ssputs_r+0x8e>
 8005d32:	4629      	mov	r1, r5
 8005d34:	f7ff ff52 	bl	8005bdc <_malloc_r>
 8005d38:	4606      	mov	r6, r0
 8005d3a:	b360      	cbz	r0, 8005d96 <__ssputs_r+0xa2>
 8005d3c:	6921      	ldr	r1, [r4, #16]
 8005d3e:	464a      	mov	r2, r9
 8005d40:	f7ff fed1 	bl	8005ae6 <memcpy>
 8005d44:	89a3      	ldrh	r3, [r4, #12]
 8005d46:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005d4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d4e:	81a3      	strh	r3, [r4, #12]
 8005d50:	6126      	str	r6, [r4, #16]
 8005d52:	6165      	str	r5, [r4, #20]
 8005d54:	444e      	add	r6, r9
 8005d56:	eba5 0509 	sub.w	r5, r5, r9
 8005d5a:	6026      	str	r6, [r4, #0]
 8005d5c:	60a5      	str	r5, [r4, #8]
 8005d5e:	463e      	mov	r6, r7
 8005d60:	42be      	cmp	r6, r7
 8005d62:	d900      	bls.n	8005d66 <__ssputs_r+0x72>
 8005d64:	463e      	mov	r6, r7
 8005d66:	6820      	ldr	r0, [r4, #0]
 8005d68:	4632      	mov	r2, r6
 8005d6a:	4641      	mov	r1, r8
 8005d6c:	f000 fcf6 	bl	800675c <memmove>
 8005d70:	68a3      	ldr	r3, [r4, #8]
 8005d72:	1b9b      	subs	r3, r3, r6
 8005d74:	60a3      	str	r3, [r4, #8]
 8005d76:	6823      	ldr	r3, [r4, #0]
 8005d78:	4433      	add	r3, r6
 8005d7a:	6023      	str	r3, [r4, #0]
 8005d7c:	2000      	movs	r0, #0
 8005d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d82:	462a      	mov	r2, r5
 8005d84:	f000 fd36 	bl	80067f4 <_realloc_r>
 8005d88:	4606      	mov	r6, r0
 8005d8a:	2800      	cmp	r0, #0
 8005d8c:	d1e0      	bne.n	8005d50 <__ssputs_r+0x5c>
 8005d8e:	6921      	ldr	r1, [r4, #16]
 8005d90:	4650      	mov	r0, sl
 8005d92:	f7ff feb7 	bl	8005b04 <_free_r>
 8005d96:	230c      	movs	r3, #12
 8005d98:	f8ca 3000 	str.w	r3, [sl]
 8005d9c:	89a3      	ldrh	r3, [r4, #12]
 8005d9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005da2:	81a3      	strh	r3, [r4, #12]
 8005da4:	f04f 30ff 	mov.w	r0, #4294967295
 8005da8:	e7e9      	b.n	8005d7e <__ssputs_r+0x8a>
	...

08005dac <_svfiprintf_r>:
 8005dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005db0:	4698      	mov	r8, r3
 8005db2:	898b      	ldrh	r3, [r1, #12]
 8005db4:	061b      	lsls	r3, r3, #24
 8005db6:	b09d      	sub	sp, #116	@ 0x74
 8005db8:	4607      	mov	r7, r0
 8005dba:	460d      	mov	r5, r1
 8005dbc:	4614      	mov	r4, r2
 8005dbe:	d510      	bpl.n	8005de2 <_svfiprintf_r+0x36>
 8005dc0:	690b      	ldr	r3, [r1, #16]
 8005dc2:	b973      	cbnz	r3, 8005de2 <_svfiprintf_r+0x36>
 8005dc4:	2140      	movs	r1, #64	@ 0x40
 8005dc6:	f7ff ff09 	bl	8005bdc <_malloc_r>
 8005dca:	6028      	str	r0, [r5, #0]
 8005dcc:	6128      	str	r0, [r5, #16]
 8005dce:	b930      	cbnz	r0, 8005dde <_svfiprintf_r+0x32>
 8005dd0:	230c      	movs	r3, #12
 8005dd2:	603b      	str	r3, [r7, #0]
 8005dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8005dd8:	b01d      	add	sp, #116	@ 0x74
 8005dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dde:	2340      	movs	r3, #64	@ 0x40
 8005de0:	616b      	str	r3, [r5, #20]
 8005de2:	2300      	movs	r3, #0
 8005de4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005de6:	2320      	movs	r3, #32
 8005de8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005dec:	f8cd 800c 	str.w	r8, [sp, #12]
 8005df0:	2330      	movs	r3, #48	@ 0x30
 8005df2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005f90 <_svfiprintf_r+0x1e4>
 8005df6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005dfa:	f04f 0901 	mov.w	r9, #1
 8005dfe:	4623      	mov	r3, r4
 8005e00:	469a      	mov	sl, r3
 8005e02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e06:	b10a      	cbz	r2, 8005e0c <_svfiprintf_r+0x60>
 8005e08:	2a25      	cmp	r2, #37	@ 0x25
 8005e0a:	d1f9      	bne.n	8005e00 <_svfiprintf_r+0x54>
 8005e0c:	ebba 0b04 	subs.w	fp, sl, r4
 8005e10:	d00b      	beq.n	8005e2a <_svfiprintf_r+0x7e>
 8005e12:	465b      	mov	r3, fp
 8005e14:	4622      	mov	r2, r4
 8005e16:	4629      	mov	r1, r5
 8005e18:	4638      	mov	r0, r7
 8005e1a:	f7ff ff6b 	bl	8005cf4 <__ssputs_r>
 8005e1e:	3001      	adds	r0, #1
 8005e20:	f000 80a7 	beq.w	8005f72 <_svfiprintf_r+0x1c6>
 8005e24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e26:	445a      	add	r2, fp
 8005e28:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e2a:	f89a 3000 	ldrb.w	r3, [sl]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	f000 809f 	beq.w	8005f72 <_svfiprintf_r+0x1c6>
 8005e34:	2300      	movs	r3, #0
 8005e36:	f04f 32ff 	mov.w	r2, #4294967295
 8005e3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e3e:	f10a 0a01 	add.w	sl, sl, #1
 8005e42:	9304      	str	r3, [sp, #16]
 8005e44:	9307      	str	r3, [sp, #28]
 8005e46:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005e4a:	931a      	str	r3, [sp, #104]	@ 0x68
 8005e4c:	4654      	mov	r4, sl
 8005e4e:	2205      	movs	r2, #5
 8005e50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e54:	484e      	ldr	r0, [pc, #312]	@ (8005f90 <_svfiprintf_r+0x1e4>)
 8005e56:	f7fa f9db 	bl	8000210 <memchr>
 8005e5a:	9a04      	ldr	r2, [sp, #16]
 8005e5c:	b9d8      	cbnz	r0, 8005e96 <_svfiprintf_r+0xea>
 8005e5e:	06d0      	lsls	r0, r2, #27
 8005e60:	bf44      	itt	mi
 8005e62:	2320      	movmi	r3, #32
 8005e64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e68:	0711      	lsls	r1, r2, #28
 8005e6a:	bf44      	itt	mi
 8005e6c:	232b      	movmi	r3, #43	@ 0x2b
 8005e6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e72:	f89a 3000 	ldrb.w	r3, [sl]
 8005e76:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e78:	d015      	beq.n	8005ea6 <_svfiprintf_r+0xfa>
 8005e7a:	9a07      	ldr	r2, [sp, #28]
 8005e7c:	4654      	mov	r4, sl
 8005e7e:	2000      	movs	r0, #0
 8005e80:	f04f 0c0a 	mov.w	ip, #10
 8005e84:	4621      	mov	r1, r4
 8005e86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e8a:	3b30      	subs	r3, #48	@ 0x30
 8005e8c:	2b09      	cmp	r3, #9
 8005e8e:	d94b      	bls.n	8005f28 <_svfiprintf_r+0x17c>
 8005e90:	b1b0      	cbz	r0, 8005ec0 <_svfiprintf_r+0x114>
 8005e92:	9207      	str	r2, [sp, #28]
 8005e94:	e014      	b.n	8005ec0 <_svfiprintf_r+0x114>
 8005e96:	eba0 0308 	sub.w	r3, r0, r8
 8005e9a:	fa09 f303 	lsl.w	r3, r9, r3
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	9304      	str	r3, [sp, #16]
 8005ea2:	46a2      	mov	sl, r4
 8005ea4:	e7d2      	b.n	8005e4c <_svfiprintf_r+0xa0>
 8005ea6:	9b03      	ldr	r3, [sp, #12]
 8005ea8:	1d19      	adds	r1, r3, #4
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	9103      	str	r1, [sp, #12]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	bfbb      	ittet	lt
 8005eb2:	425b      	neglt	r3, r3
 8005eb4:	f042 0202 	orrlt.w	r2, r2, #2
 8005eb8:	9307      	strge	r3, [sp, #28]
 8005eba:	9307      	strlt	r3, [sp, #28]
 8005ebc:	bfb8      	it	lt
 8005ebe:	9204      	strlt	r2, [sp, #16]
 8005ec0:	7823      	ldrb	r3, [r4, #0]
 8005ec2:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ec4:	d10a      	bne.n	8005edc <_svfiprintf_r+0x130>
 8005ec6:	7863      	ldrb	r3, [r4, #1]
 8005ec8:	2b2a      	cmp	r3, #42	@ 0x2a
 8005eca:	d132      	bne.n	8005f32 <_svfiprintf_r+0x186>
 8005ecc:	9b03      	ldr	r3, [sp, #12]
 8005ece:	1d1a      	adds	r2, r3, #4
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	9203      	str	r2, [sp, #12]
 8005ed4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005ed8:	3402      	adds	r4, #2
 8005eda:	9305      	str	r3, [sp, #20]
 8005edc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005fa0 <_svfiprintf_r+0x1f4>
 8005ee0:	7821      	ldrb	r1, [r4, #0]
 8005ee2:	2203      	movs	r2, #3
 8005ee4:	4650      	mov	r0, sl
 8005ee6:	f7fa f993 	bl	8000210 <memchr>
 8005eea:	b138      	cbz	r0, 8005efc <_svfiprintf_r+0x150>
 8005eec:	9b04      	ldr	r3, [sp, #16]
 8005eee:	eba0 000a 	sub.w	r0, r0, sl
 8005ef2:	2240      	movs	r2, #64	@ 0x40
 8005ef4:	4082      	lsls	r2, r0
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	3401      	adds	r4, #1
 8005efa:	9304      	str	r3, [sp, #16]
 8005efc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f00:	4824      	ldr	r0, [pc, #144]	@ (8005f94 <_svfiprintf_r+0x1e8>)
 8005f02:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005f06:	2206      	movs	r2, #6
 8005f08:	f7fa f982 	bl	8000210 <memchr>
 8005f0c:	2800      	cmp	r0, #0
 8005f0e:	d036      	beq.n	8005f7e <_svfiprintf_r+0x1d2>
 8005f10:	4b21      	ldr	r3, [pc, #132]	@ (8005f98 <_svfiprintf_r+0x1ec>)
 8005f12:	bb1b      	cbnz	r3, 8005f5c <_svfiprintf_r+0x1b0>
 8005f14:	9b03      	ldr	r3, [sp, #12]
 8005f16:	3307      	adds	r3, #7
 8005f18:	f023 0307 	bic.w	r3, r3, #7
 8005f1c:	3308      	adds	r3, #8
 8005f1e:	9303      	str	r3, [sp, #12]
 8005f20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f22:	4433      	add	r3, r6
 8005f24:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f26:	e76a      	b.n	8005dfe <_svfiprintf_r+0x52>
 8005f28:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f2c:	460c      	mov	r4, r1
 8005f2e:	2001      	movs	r0, #1
 8005f30:	e7a8      	b.n	8005e84 <_svfiprintf_r+0xd8>
 8005f32:	2300      	movs	r3, #0
 8005f34:	3401      	adds	r4, #1
 8005f36:	9305      	str	r3, [sp, #20]
 8005f38:	4619      	mov	r1, r3
 8005f3a:	f04f 0c0a 	mov.w	ip, #10
 8005f3e:	4620      	mov	r0, r4
 8005f40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f44:	3a30      	subs	r2, #48	@ 0x30
 8005f46:	2a09      	cmp	r2, #9
 8005f48:	d903      	bls.n	8005f52 <_svfiprintf_r+0x1a6>
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d0c6      	beq.n	8005edc <_svfiprintf_r+0x130>
 8005f4e:	9105      	str	r1, [sp, #20]
 8005f50:	e7c4      	b.n	8005edc <_svfiprintf_r+0x130>
 8005f52:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f56:	4604      	mov	r4, r0
 8005f58:	2301      	movs	r3, #1
 8005f5a:	e7f0      	b.n	8005f3e <_svfiprintf_r+0x192>
 8005f5c:	ab03      	add	r3, sp, #12
 8005f5e:	9300      	str	r3, [sp, #0]
 8005f60:	462a      	mov	r2, r5
 8005f62:	4b0e      	ldr	r3, [pc, #56]	@ (8005f9c <_svfiprintf_r+0x1f0>)
 8005f64:	a904      	add	r1, sp, #16
 8005f66:	4638      	mov	r0, r7
 8005f68:	f3af 8000 	nop.w
 8005f6c:	1c42      	adds	r2, r0, #1
 8005f6e:	4606      	mov	r6, r0
 8005f70:	d1d6      	bne.n	8005f20 <_svfiprintf_r+0x174>
 8005f72:	89ab      	ldrh	r3, [r5, #12]
 8005f74:	065b      	lsls	r3, r3, #25
 8005f76:	f53f af2d 	bmi.w	8005dd4 <_svfiprintf_r+0x28>
 8005f7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f7c:	e72c      	b.n	8005dd8 <_svfiprintf_r+0x2c>
 8005f7e:	ab03      	add	r3, sp, #12
 8005f80:	9300      	str	r3, [sp, #0]
 8005f82:	462a      	mov	r2, r5
 8005f84:	4b05      	ldr	r3, [pc, #20]	@ (8005f9c <_svfiprintf_r+0x1f0>)
 8005f86:	a904      	add	r1, sp, #16
 8005f88:	4638      	mov	r0, r7
 8005f8a:	f000 f9bb 	bl	8006304 <_printf_i>
 8005f8e:	e7ed      	b.n	8005f6c <_svfiprintf_r+0x1c0>
 8005f90:	08006914 	.word	0x08006914
 8005f94:	0800691e 	.word	0x0800691e
 8005f98:	00000000 	.word	0x00000000
 8005f9c:	08005cf5 	.word	0x08005cf5
 8005fa0:	0800691a 	.word	0x0800691a

08005fa4 <__sfputc_r>:
 8005fa4:	6893      	ldr	r3, [r2, #8]
 8005fa6:	3b01      	subs	r3, #1
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	b410      	push	{r4}
 8005fac:	6093      	str	r3, [r2, #8]
 8005fae:	da08      	bge.n	8005fc2 <__sfputc_r+0x1e>
 8005fb0:	6994      	ldr	r4, [r2, #24]
 8005fb2:	42a3      	cmp	r3, r4
 8005fb4:	db01      	blt.n	8005fba <__sfputc_r+0x16>
 8005fb6:	290a      	cmp	r1, #10
 8005fb8:	d103      	bne.n	8005fc2 <__sfputc_r+0x1e>
 8005fba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005fbe:	f7ff bc82 	b.w	80058c6 <__swbuf_r>
 8005fc2:	6813      	ldr	r3, [r2, #0]
 8005fc4:	1c58      	adds	r0, r3, #1
 8005fc6:	6010      	str	r0, [r2, #0]
 8005fc8:	7019      	strb	r1, [r3, #0]
 8005fca:	4608      	mov	r0, r1
 8005fcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005fd0:	4770      	bx	lr

08005fd2 <__sfputs_r>:
 8005fd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fd4:	4606      	mov	r6, r0
 8005fd6:	460f      	mov	r7, r1
 8005fd8:	4614      	mov	r4, r2
 8005fda:	18d5      	adds	r5, r2, r3
 8005fdc:	42ac      	cmp	r4, r5
 8005fde:	d101      	bne.n	8005fe4 <__sfputs_r+0x12>
 8005fe0:	2000      	movs	r0, #0
 8005fe2:	e007      	b.n	8005ff4 <__sfputs_r+0x22>
 8005fe4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fe8:	463a      	mov	r2, r7
 8005fea:	4630      	mov	r0, r6
 8005fec:	f7ff ffda 	bl	8005fa4 <__sfputc_r>
 8005ff0:	1c43      	adds	r3, r0, #1
 8005ff2:	d1f3      	bne.n	8005fdc <__sfputs_r+0xa>
 8005ff4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005ff8 <_vfiprintf_r>:
 8005ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ffc:	460d      	mov	r5, r1
 8005ffe:	b09d      	sub	sp, #116	@ 0x74
 8006000:	4614      	mov	r4, r2
 8006002:	4698      	mov	r8, r3
 8006004:	4606      	mov	r6, r0
 8006006:	b118      	cbz	r0, 8006010 <_vfiprintf_r+0x18>
 8006008:	6a03      	ldr	r3, [r0, #32]
 800600a:	b90b      	cbnz	r3, 8006010 <_vfiprintf_r+0x18>
 800600c:	f7ff fb3c 	bl	8005688 <__sinit>
 8006010:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006012:	07d9      	lsls	r1, r3, #31
 8006014:	d405      	bmi.n	8006022 <_vfiprintf_r+0x2a>
 8006016:	89ab      	ldrh	r3, [r5, #12]
 8006018:	059a      	lsls	r2, r3, #22
 800601a:	d402      	bmi.n	8006022 <_vfiprintf_r+0x2a>
 800601c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800601e:	f7ff fd60 	bl	8005ae2 <__retarget_lock_acquire_recursive>
 8006022:	89ab      	ldrh	r3, [r5, #12]
 8006024:	071b      	lsls	r3, r3, #28
 8006026:	d501      	bpl.n	800602c <_vfiprintf_r+0x34>
 8006028:	692b      	ldr	r3, [r5, #16]
 800602a:	b99b      	cbnz	r3, 8006054 <_vfiprintf_r+0x5c>
 800602c:	4629      	mov	r1, r5
 800602e:	4630      	mov	r0, r6
 8006030:	f7ff fc88 	bl	8005944 <__swsetup_r>
 8006034:	b170      	cbz	r0, 8006054 <_vfiprintf_r+0x5c>
 8006036:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006038:	07dc      	lsls	r4, r3, #31
 800603a:	d504      	bpl.n	8006046 <_vfiprintf_r+0x4e>
 800603c:	f04f 30ff 	mov.w	r0, #4294967295
 8006040:	b01d      	add	sp, #116	@ 0x74
 8006042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006046:	89ab      	ldrh	r3, [r5, #12]
 8006048:	0598      	lsls	r0, r3, #22
 800604a:	d4f7      	bmi.n	800603c <_vfiprintf_r+0x44>
 800604c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800604e:	f7ff fd49 	bl	8005ae4 <__retarget_lock_release_recursive>
 8006052:	e7f3      	b.n	800603c <_vfiprintf_r+0x44>
 8006054:	2300      	movs	r3, #0
 8006056:	9309      	str	r3, [sp, #36]	@ 0x24
 8006058:	2320      	movs	r3, #32
 800605a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800605e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006062:	2330      	movs	r3, #48	@ 0x30
 8006064:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006214 <_vfiprintf_r+0x21c>
 8006068:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800606c:	f04f 0901 	mov.w	r9, #1
 8006070:	4623      	mov	r3, r4
 8006072:	469a      	mov	sl, r3
 8006074:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006078:	b10a      	cbz	r2, 800607e <_vfiprintf_r+0x86>
 800607a:	2a25      	cmp	r2, #37	@ 0x25
 800607c:	d1f9      	bne.n	8006072 <_vfiprintf_r+0x7a>
 800607e:	ebba 0b04 	subs.w	fp, sl, r4
 8006082:	d00b      	beq.n	800609c <_vfiprintf_r+0xa4>
 8006084:	465b      	mov	r3, fp
 8006086:	4622      	mov	r2, r4
 8006088:	4629      	mov	r1, r5
 800608a:	4630      	mov	r0, r6
 800608c:	f7ff ffa1 	bl	8005fd2 <__sfputs_r>
 8006090:	3001      	adds	r0, #1
 8006092:	f000 80a7 	beq.w	80061e4 <_vfiprintf_r+0x1ec>
 8006096:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006098:	445a      	add	r2, fp
 800609a:	9209      	str	r2, [sp, #36]	@ 0x24
 800609c:	f89a 3000 	ldrb.w	r3, [sl]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	f000 809f 	beq.w	80061e4 <_vfiprintf_r+0x1ec>
 80060a6:	2300      	movs	r3, #0
 80060a8:	f04f 32ff 	mov.w	r2, #4294967295
 80060ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80060b0:	f10a 0a01 	add.w	sl, sl, #1
 80060b4:	9304      	str	r3, [sp, #16]
 80060b6:	9307      	str	r3, [sp, #28]
 80060b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80060bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80060be:	4654      	mov	r4, sl
 80060c0:	2205      	movs	r2, #5
 80060c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060c6:	4853      	ldr	r0, [pc, #332]	@ (8006214 <_vfiprintf_r+0x21c>)
 80060c8:	f7fa f8a2 	bl	8000210 <memchr>
 80060cc:	9a04      	ldr	r2, [sp, #16]
 80060ce:	b9d8      	cbnz	r0, 8006108 <_vfiprintf_r+0x110>
 80060d0:	06d1      	lsls	r1, r2, #27
 80060d2:	bf44      	itt	mi
 80060d4:	2320      	movmi	r3, #32
 80060d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060da:	0713      	lsls	r3, r2, #28
 80060dc:	bf44      	itt	mi
 80060de:	232b      	movmi	r3, #43	@ 0x2b
 80060e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060e4:	f89a 3000 	ldrb.w	r3, [sl]
 80060e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80060ea:	d015      	beq.n	8006118 <_vfiprintf_r+0x120>
 80060ec:	9a07      	ldr	r2, [sp, #28]
 80060ee:	4654      	mov	r4, sl
 80060f0:	2000      	movs	r0, #0
 80060f2:	f04f 0c0a 	mov.w	ip, #10
 80060f6:	4621      	mov	r1, r4
 80060f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060fc:	3b30      	subs	r3, #48	@ 0x30
 80060fe:	2b09      	cmp	r3, #9
 8006100:	d94b      	bls.n	800619a <_vfiprintf_r+0x1a2>
 8006102:	b1b0      	cbz	r0, 8006132 <_vfiprintf_r+0x13a>
 8006104:	9207      	str	r2, [sp, #28]
 8006106:	e014      	b.n	8006132 <_vfiprintf_r+0x13a>
 8006108:	eba0 0308 	sub.w	r3, r0, r8
 800610c:	fa09 f303 	lsl.w	r3, r9, r3
 8006110:	4313      	orrs	r3, r2
 8006112:	9304      	str	r3, [sp, #16]
 8006114:	46a2      	mov	sl, r4
 8006116:	e7d2      	b.n	80060be <_vfiprintf_r+0xc6>
 8006118:	9b03      	ldr	r3, [sp, #12]
 800611a:	1d19      	adds	r1, r3, #4
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	9103      	str	r1, [sp, #12]
 8006120:	2b00      	cmp	r3, #0
 8006122:	bfbb      	ittet	lt
 8006124:	425b      	neglt	r3, r3
 8006126:	f042 0202 	orrlt.w	r2, r2, #2
 800612a:	9307      	strge	r3, [sp, #28]
 800612c:	9307      	strlt	r3, [sp, #28]
 800612e:	bfb8      	it	lt
 8006130:	9204      	strlt	r2, [sp, #16]
 8006132:	7823      	ldrb	r3, [r4, #0]
 8006134:	2b2e      	cmp	r3, #46	@ 0x2e
 8006136:	d10a      	bne.n	800614e <_vfiprintf_r+0x156>
 8006138:	7863      	ldrb	r3, [r4, #1]
 800613a:	2b2a      	cmp	r3, #42	@ 0x2a
 800613c:	d132      	bne.n	80061a4 <_vfiprintf_r+0x1ac>
 800613e:	9b03      	ldr	r3, [sp, #12]
 8006140:	1d1a      	adds	r2, r3, #4
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	9203      	str	r2, [sp, #12]
 8006146:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800614a:	3402      	adds	r4, #2
 800614c:	9305      	str	r3, [sp, #20]
 800614e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006224 <_vfiprintf_r+0x22c>
 8006152:	7821      	ldrb	r1, [r4, #0]
 8006154:	2203      	movs	r2, #3
 8006156:	4650      	mov	r0, sl
 8006158:	f7fa f85a 	bl	8000210 <memchr>
 800615c:	b138      	cbz	r0, 800616e <_vfiprintf_r+0x176>
 800615e:	9b04      	ldr	r3, [sp, #16]
 8006160:	eba0 000a 	sub.w	r0, r0, sl
 8006164:	2240      	movs	r2, #64	@ 0x40
 8006166:	4082      	lsls	r2, r0
 8006168:	4313      	orrs	r3, r2
 800616a:	3401      	adds	r4, #1
 800616c:	9304      	str	r3, [sp, #16]
 800616e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006172:	4829      	ldr	r0, [pc, #164]	@ (8006218 <_vfiprintf_r+0x220>)
 8006174:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006178:	2206      	movs	r2, #6
 800617a:	f7fa f849 	bl	8000210 <memchr>
 800617e:	2800      	cmp	r0, #0
 8006180:	d03f      	beq.n	8006202 <_vfiprintf_r+0x20a>
 8006182:	4b26      	ldr	r3, [pc, #152]	@ (800621c <_vfiprintf_r+0x224>)
 8006184:	bb1b      	cbnz	r3, 80061ce <_vfiprintf_r+0x1d6>
 8006186:	9b03      	ldr	r3, [sp, #12]
 8006188:	3307      	adds	r3, #7
 800618a:	f023 0307 	bic.w	r3, r3, #7
 800618e:	3308      	adds	r3, #8
 8006190:	9303      	str	r3, [sp, #12]
 8006192:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006194:	443b      	add	r3, r7
 8006196:	9309      	str	r3, [sp, #36]	@ 0x24
 8006198:	e76a      	b.n	8006070 <_vfiprintf_r+0x78>
 800619a:	fb0c 3202 	mla	r2, ip, r2, r3
 800619e:	460c      	mov	r4, r1
 80061a0:	2001      	movs	r0, #1
 80061a2:	e7a8      	b.n	80060f6 <_vfiprintf_r+0xfe>
 80061a4:	2300      	movs	r3, #0
 80061a6:	3401      	adds	r4, #1
 80061a8:	9305      	str	r3, [sp, #20]
 80061aa:	4619      	mov	r1, r3
 80061ac:	f04f 0c0a 	mov.w	ip, #10
 80061b0:	4620      	mov	r0, r4
 80061b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061b6:	3a30      	subs	r2, #48	@ 0x30
 80061b8:	2a09      	cmp	r2, #9
 80061ba:	d903      	bls.n	80061c4 <_vfiprintf_r+0x1cc>
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d0c6      	beq.n	800614e <_vfiprintf_r+0x156>
 80061c0:	9105      	str	r1, [sp, #20]
 80061c2:	e7c4      	b.n	800614e <_vfiprintf_r+0x156>
 80061c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80061c8:	4604      	mov	r4, r0
 80061ca:	2301      	movs	r3, #1
 80061cc:	e7f0      	b.n	80061b0 <_vfiprintf_r+0x1b8>
 80061ce:	ab03      	add	r3, sp, #12
 80061d0:	9300      	str	r3, [sp, #0]
 80061d2:	462a      	mov	r2, r5
 80061d4:	4b12      	ldr	r3, [pc, #72]	@ (8006220 <_vfiprintf_r+0x228>)
 80061d6:	a904      	add	r1, sp, #16
 80061d8:	4630      	mov	r0, r6
 80061da:	f3af 8000 	nop.w
 80061de:	4607      	mov	r7, r0
 80061e0:	1c78      	adds	r0, r7, #1
 80061e2:	d1d6      	bne.n	8006192 <_vfiprintf_r+0x19a>
 80061e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80061e6:	07d9      	lsls	r1, r3, #31
 80061e8:	d405      	bmi.n	80061f6 <_vfiprintf_r+0x1fe>
 80061ea:	89ab      	ldrh	r3, [r5, #12]
 80061ec:	059a      	lsls	r2, r3, #22
 80061ee:	d402      	bmi.n	80061f6 <_vfiprintf_r+0x1fe>
 80061f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80061f2:	f7ff fc77 	bl	8005ae4 <__retarget_lock_release_recursive>
 80061f6:	89ab      	ldrh	r3, [r5, #12]
 80061f8:	065b      	lsls	r3, r3, #25
 80061fa:	f53f af1f 	bmi.w	800603c <_vfiprintf_r+0x44>
 80061fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006200:	e71e      	b.n	8006040 <_vfiprintf_r+0x48>
 8006202:	ab03      	add	r3, sp, #12
 8006204:	9300      	str	r3, [sp, #0]
 8006206:	462a      	mov	r2, r5
 8006208:	4b05      	ldr	r3, [pc, #20]	@ (8006220 <_vfiprintf_r+0x228>)
 800620a:	a904      	add	r1, sp, #16
 800620c:	4630      	mov	r0, r6
 800620e:	f000 f879 	bl	8006304 <_printf_i>
 8006212:	e7e4      	b.n	80061de <_vfiprintf_r+0x1e6>
 8006214:	08006914 	.word	0x08006914
 8006218:	0800691e 	.word	0x0800691e
 800621c:	00000000 	.word	0x00000000
 8006220:	08005fd3 	.word	0x08005fd3
 8006224:	0800691a 	.word	0x0800691a

08006228 <_printf_common>:
 8006228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800622c:	4616      	mov	r6, r2
 800622e:	4698      	mov	r8, r3
 8006230:	688a      	ldr	r2, [r1, #8]
 8006232:	690b      	ldr	r3, [r1, #16]
 8006234:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006238:	4293      	cmp	r3, r2
 800623a:	bfb8      	it	lt
 800623c:	4613      	movlt	r3, r2
 800623e:	6033      	str	r3, [r6, #0]
 8006240:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006244:	4607      	mov	r7, r0
 8006246:	460c      	mov	r4, r1
 8006248:	b10a      	cbz	r2, 800624e <_printf_common+0x26>
 800624a:	3301      	adds	r3, #1
 800624c:	6033      	str	r3, [r6, #0]
 800624e:	6823      	ldr	r3, [r4, #0]
 8006250:	0699      	lsls	r1, r3, #26
 8006252:	bf42      	ittt	mi
 8006254:	6833      	ldrmi	r3, [r6, #0]
 8006256:	3302      	addmi	r3, #2
 8006258:	6033      	strmi	r3, [r6, #0]
 800625a:	6825      	ldr	r5, [r4, #0]
 800625c:	f015 0506 	ands.w	r5, r5, #6
 8006260:	d106      	bne.n	8006270 <_printf_common+0x48>
 8006262:	f104 0a19 	add.w	sl, r4, #25
 8006266:	68e3      	ldr	r3, [r4, #12]
 8006268:	6832      	ldr	r2, [r6, #0]
 800626a:	1a9b      	subs	r3, r3, r2
 800626c:	42ab      	cmp	r3, r5
 800626e:	dc26      	bgt.n	80062be <_printf_common+0x96>
 8006270:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006274:	6822      	ldr	r2, [r4, #0]
 8006276:	3b00      	subs	r3, #0
 8006278:	bf18      	it	ne
 800627a:	2301      	movne	r3, #1
 800627c:	0692      	lsls	r2, r2, #26
 800627e:	d42b      	bmi.n	80062d8 <_printf_common+0xb0>
 8006280:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006284:	4641      	mov	r1, r8
 8006286:	4638      	mov	r0, r7
 8006288:	47c8      	blx	r9
 800628a:	3001      	adds	r0, #1
 800628c:	d01e      	beq.n	80062cc <_printf_common+0xa4>
 800628e:	6823      	ldr	r3, [r4, #0]
 8006290:	6922      	ldr	r2, [r4, #16]
 8006292:	f003 0306 	and.w	r3, r3, #6
 8006296:	2b04      	cmp	r3, #4
 8006298:	bf02      	ittt	eq
 800629a:	68e5      	ldreq	r5, [r4, #12]
 800629c:	6833      	ldreq	r3, [r6, #0]
 800629e:	1aed      	subeq	r5, r5, r3
 80062a0:	68a3      	ldr	r3, [r4, #8]
 80062a2:	bf0c      	ite	eq
 80062a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062a8:	2500      	movne	r5, #0
 80062aa:	4293      	cmp	r3, r2
 80062ac:	bfc4      	itt	gt
 80062ae:	1a9b      	subgt	r3, r3, r2
 80062b0:	18ed      	addgt	r5, r5, r3
 80062b2:	2600      	movs	r6, #0
 80062b4:	341a      	adds	r4, #26
 80062b6:	42b5      	cmp	r5, r6
 80062b8:	d11a      	bne.n	80062f0 <_printf_common+0xc8>
 80062ba:	2000      	movs	r0, #0
 80062bc:	e008      	b.n	80062d0 <_printf_common+0xa8>
 80062be:	2301      	movs	r3, #1
 80062c0:	4652      	mov	r2, sl
 80062c2:	4641      	mov	r1, r8
 80062c4:	4638      	mov	r0, r7
 80062c6:	47c8      	blx	r9
 80062c8:	3001      	adds	r0, #1
 80062ca:	d103      	bne.n	80062d4 <_printf_common+0xac>
 80062cc:	f04f 30ff 	mov.w	r0, #4294967295
 80062d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062d4:	3501      	adds	r5, #1
 80062d6:	e7c6      	b.n	8006266 <_printf_common+0x3e>
 80062d8:	18e1      	adds	r1, r4, r3
 80062da:	1c5a      	adds	r2, r3, #1
 80062dc:	2030      	movs	r0, #48	@ 0x30
 80062de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80062e2:	4422      	add	r2, r4
 80062e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80062e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80062ec:	3302      	adds	r3, #2
 80062ee:	e7c7      	b.n	8006280 <_printf_common+0x58>
 80062f0:	2301      	movs	r3, #1
 80062f2:	4622      	mov	r2, r4
 80062f4:	4641      	mov	r1, r8
 80062f6:	4638      	mov	r0, r7
 80062f8:	47c8      	blx	r9
 80062fa:	3001      	adds	r0, #1
 80062fc:	d0e6      	beq.n	80062cc <_printf_common+0xa4>
 80062fe:	3601      	adds	r6, #1
 8006300:	e7d9      	b.n	80062b6 <_printf_common+0x8e>
	...

08006304 <_printf_i>:
 8006304:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006308:	7e0f      	ldrb	r7, [r1, #24]
 800630a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800630c:	2f78      	cmp	r7, #120	@ 0x78
 800630e:	4691      	mov	r9, r2
 8006310:	4680      	mov	r8, r0
 8006312:	460c      	mov	r4, r1
 8006314:	469a      	mov	sl, r3
 8006316:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800631a:	d807      	bhi.n	800632c <_printf_i+0x28>
 800631c:	2f62      	cmp	r7, #98	@ 0x62
 800631e:	d80a      	bhi.n	8006336 <_printf_i+0x32>
 8006320:	2f00      	cmp	r7, #0
 8006322:	f000 80d1 	beq.w	80064c8 <_printf_i+0x1c4>
 8006326:	2f58      	cmp	r7, #88	@ 0x58
 8006328:	f000 80b8 	beq.w	800649c <_printf_i+0x198>
 800632c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006330:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006334:	e03a      	b.n	80063ac <_printf_i+0xa8>
 8006336:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800633a:	2b15      	cmp	r3, #21
 800633c:	d8f6      	bhi.n	800632c <_printf_i+0x28>
 800633e:	a101      	add	r1, pc, #4	@ (adr r1, 8006344 <_printf_i+0x40>)
 8006340:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006344:	0800639d 	.word	0x0800639d
 8006348:	080063b1 	.word	0x080063b1
 800634c:	0800632d 	.word	0x0800632d
 8006350:	0800632d 	.word	0x0800632d
 8006354:	0800632d 	.word	0x0800632d
 8006358:	0800632d 	.word	0x0800632d
 800635c:	080063b1 	.word	0x080063b1
 8006360:	0800632d 	.word	0x0800632d
 8006364:	0800632d 	.word	0x0800632d
 8006368:	0800632d 	.word	0x0800632d
 800636c:	0800632d 	.word	0x0800632d
 8006370:	080064af 	.word	0x080064af
 8006374:	080063db 	.word	0x080063db
 8006378:	08006469 	.word	0x08006469
 800637c:	0800632d 	.word	0x0800632d
 8006380:	0800632d 	.word	0x0800632d
 8006384:	080064d1 	.word	0x080064d1
 8006388:	0800632d 	.word	0x0800632d
 800638c:	080063db 	.word	0x080063db
 8006390:	0800632d 	.word	0x0800632d
 8006394:	0800632d 	.word	0x0800632d
 8006398:	08006471 	.word	0x08006471
 800639c:	6833      	ldr	r3, [r6, #0]
 800639e:	1d1a      	adds	r2, r3, #4
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	6032      	str	r2, [r6, #0]
 80063a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80063a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80063ac:	2301      	movs	r3, #1
 80063ae:	e09c      	b.n	80064ea <_printf_i+0x1e6>
 80063b0:	6833      	ldr	r3, [r6, #0]
 80063b2:	6820      	ldr	r0, [r4, #0]
 80063b4:	1d19      	adds	r1, r3, #4
 80063b6:	6031      	str	r1, [r6, #0]
 80063b8:	0606      	lsls	r6, r0, #24
 80063ba:	d501      	bpl.n	80063c0 <_printf_i+0xbc>
 80063bc:	681d      	ldr	r5, [r3, #0]
 80063be:	e003      	b.n	80063c8 <_printf_i+0xc4>
 80063c0:	0645      	lsls	r5, r0, #25
 80063c2:	d5fb      	bpl.n	80063bc <_printf_i+0xb8>
 80063c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80063c8:	2d00      	cmp	r5, #0
 80063ca:	da03      	bge.n	80063d4 <_printf_i+0xd0>
 80063cc:	232d      	movs	r3, #45	@ 0x2d
 80063ce:	426d      	negs	r5, r5
 80063d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063d4:	4858      	ldr	r0, [pc, #352]	@ (8006538 <_printf_i+0x234>)
 80063d6:	230a      	movs	r3, #10
 80063d8:	e011      	b.n	80063fe <_printf_i+0xfa>
 80063da:	6821      	ldr	r1, [r4, #0]
 80063dc:	6833      	ldr	r3, [r6, #0]
 80063de:	0608      	lsls	r0, r1, #24
 80063e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80063e4:	d402      	bmi.n	80063ec <_printf_i+0xe8>
 80063e6:	0649      	lsls	r1, r1, #25
 80063e8:	bf48      	it	mi
 80063ea:	b2ad      	uxthmi	r5, r5
 80063ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80063ee:	4852      	ldr	r0, [pc, #328]	@ (8006538 <_printf_i+0x234>)
 80063f0:	6033      	str	r3, [r6, #0]
 80063f2:	bf14      	ite	ne
 80063f4:	230a      	movne	r3, #10
 80063f6:	2308      	moveq	r3, #8
 80063f8:	2100      	movs	r1, #0
 80063fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80063fe:	6866      	ldr	r6, [r4, #4]
 8006400:	60a6      	str	r6, [r4, #8]
 8006402:	2e00      	cmp	r6, #0
 8006404:	db05      	blt.n	8006412 <_printf_i+0x10e>
 8006406:	6821      	ldr	r1, [r4, #0]
 8006408:	432e      	orrs	r6, r5
 800640a:	f021 0104 	bic.w	r1, r1, #4
 800640e:	6021      	str	r1, [r4, #0]
 8006410:	d04b      	beq.n	80064aa <_printf_i+0x1a6>
 8006412:	4616      	mov	r6, r2
 8006414:	fbb5 f1f3 	udiv	r1, r5, r3
 8006418:	fb03 5711 	mls	r7, r3, r1, r5
 800641c:	5dc7      	ldrb	r7, [r0, r7]
 800641e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006422:	462f      	mov	r7, r5
 8006424:	42bb      	cmp	r3, r7
 8006426:	460d      	mov	r5, r1
 8006428:	d9f4      	bls.n	8006414 <_printf_i+0x110>
 800642a:	2b08      	cmp	r3, #8
 800642c:	d10b      	bne.n	8006446 <_printf_i+0x142>
 800642e:	6823      	ldr	r3, [r4, #0]
 8006430:	07df      	lsls	r7, r3, #31
 8006432:	d508      	bpl.n	8006446 <_printf_i+0x142>
 8006434:	6923      	ldr	r3, [r4, #16]
 8006436:	6861      	ldr	r1, [r4, #4]
 8006438:	4299      	cmp	r1, r3
 800643a:	bfde      	ittt	le
 800643c:	2330      	movle	r3, #48	@ 0x30
 800643e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006442:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006446:	1b92      	subs	r2, r2, r6
 8006448:	6122      	str	r2, [r4, #16]
 800644a:	f8cd a000 	str.w	sl, [sp]
 800644e:	464b      	mov	r3, r9
 8006450:	aa03      	add	r2, sp, #12
 8006452:	4621      	mov	r1, r4
 8006454:	4640      	mov	r0, r8
 8006456:	f7ff fee7 	bl	8006228 <_printf_common>
 800645a:	3001      	adds	r0, #1
 800645c:	d14a      	bne.n	80064f4 <_printf_i+0x1f0>
 800645e:	f04f 30ff 	mov.w	r0, #4294967295
 8006462:	b004      	add	sp, #16
 8006464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006468:	6823      	ldr	r3, [r4, #0]
 800646a:	f043 0320 	orr.w	r3, r3, #32
 800646e:	6023      	str	r3, [r4, #0]
 8006470:	4832      	ldr	r0, [pc, #200]	@ (800653c <_printf_i+0x238>)
 8006472:	2778      	movs	r7, #120	@ 0x78
 8006474:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006478:	6823      	ldr	r3, [r4, #0]
 800647a:	6831      	ldr	r1, [r6, #0]
 800647c:	061f      	lsls	r7, r3, #24
 800647e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006482:	d402      	bmi.n	800648a <_printf_i+0x186>
 8006484:	065f      	lsls	r7, r3, #25
 8006486:	bf48      	it	mi
 8006488:	b2ad      	uxthmi	r5, r5
 800648a:	6031      	str	r1, [r6, #0]
 800648c:	07d9      	lsls	r1, r3, #31
 800648e:	bf44      	itt	mi
 8006490:	f043 0320 	orrmi.w	r3, r3, #32
 8006494:	6023      	strmi	r3, [r4, #0]
 8006496:	b11d      	cbz	r5, 80064a0 <_printf_i+0x19c>
 8006498:	2310      	movs	r3, #16
 800649a:	e7ad      	b.n	80063f8 <_printf_i+0xf4>
 800649c:	4826      	ldr	r0, [pc, #152]	@ (8006538 <_printf_i+0x234>)
 800649e:	e7e9      	b.n	8006474 <_printf_i+0x170>
 80064a0:	6823      	ldr	r3, [r4, #0]
 80064a2:	f023 0320 	bic.w	r3, r3, #32
 80064a6:	6023      	str	r3, [r4, #0]
 80064a8:	e7f6      	b.n	8006498 <_printf_i+0x194>
 80064aa:	4616      	mov	r6, r2
 80064ac:	e7bd      	b.n	800642a <_printf_i+0x126>
 80064ae:	6833      	ldr	r3, [r6, #0]
 80064b0:	6825      	ldr	r5, [r4, #0]
 80064b2:	6961      	ldr	r1, [r4, #20]
 80064b4:	1d18      	adds	r0, r3, #4
 80064b6:	6030      	str	r0, [r6, #0]
 80064b8:	062e      	lsls	r6, r5, #24
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	d501      	bpl.n	80064c2 <_printf_i+0x1be>
 80064be:	6019      	str	r1, [r3, #0]
 80064c0:	e002      	b.n	80064c8 <_printf_i+0x1c4>
 80064c2:	0668      	lsls	r0, r5, #25
 80064c4:	d5fb      	bpl.n	80064be <_printf_i+0x1ba>
 80064c6:	8019      	strh	r1, [r3, #0]
 80064c8:	2300      	movs	r3, #0
 80064ca:	6123      	str	r3, [r4, #16]
 80064cc:	4616      	mov	r6, r2
 80064ce:	e7bc      	b.n	800644a <_printf_i+0x146>
 80064d0:	6833      	ldr	r3, [r6, #0]
 80064d2:	1d1a      	adds	r2, r3, #4
 80064d4:	6032      	str	r2, [r6, #0]
 80064d6:	681e      	ldr	r6, [r3, #0]
 80064d8:	6862      	ldr	r2, [r4, #4]
 80064da:	2100      	movs	r1, #0
 80064dc:	4630      	mov	r0, r6
 80064de:	f7f9 fe97 	bl	8000210 <memchr>
 80064e2:	b108      	cbz	r0, 80064e8 <_printf_i+0x1e4>
 80064e4:	1b80      	subs	r0, r0, r6
 80064e6:	6060      	str	r0, [r4, #4]
 80064e8:	6863      	ldr	r3, [r4, #4]
 80064ea:	6123      	str	r3, [r4, #16]
 80064ec:	2300      	movs	r3, #0
 80064ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064f2:	e7aa      	b.n	800644a <_printf_i+0x146>
 80064f4:	6923      	ldr	r3, [r4, #16]
 80064f6:	4632      	mov	r2, r6
 80064f8:	4649      	mov	r1, r9
 80064fa:	4640      	mov	r0, r8
 80064fc:	47d0      	blx	sl
 80064fe:	3001      	adds	r0, #1
 8006500:	d0ad      	beq.n	800645e <_printf_i+0x15a>
 8006502:	6823      	ldr	r3, [r4, #0]
 8006504:	079b      	lsls	r3, r3, #30
 8006506:	d413      	bmi.n	8006530 <_printf_i+0x22c>
 8006508:	68e0      	ldr	r0, [r4, #12]
 800650a:	9b03      	ldr	r3, [sp, #12]
 800650c:	4298      	cmp	r0, r3
 800650e:	bfb8      	it	lt
 8006510:	4618      	movlt	r0, r3
 8006512:	e7a6      	b.n	8006462 <_printf_i+0x15e>
 8006514:	2301      	movs	r3, #1
 8006516:	4632      	mov	r2, r6
 8006518:	4649      	mov	r1, r9
 800651a:	4640      	mov	r0, r8
 800651c:	47d0      	blx	sl
 800651e:	3001      	adds	r0, #1
 8006520:	d09d      	beq.n	800645e <_printf_i+0x15a>
 8006522:	3501      	adds	r5, #1
 8006524:	68e3      	ldr	r3, [r4, #12]
 8006526:	9903      	ldr	r1, [sp, #12]
 8006528:	1a5b      	subs	r3, r3, r1
 800652a:	42ab      	cmp	r3, r5
 800652c:	dcf2      	bgt.n	8006514 <_printf_i+0x210>
 800652e:	e7eb      	b.n	8006508 <_printf_i+0x204>
 8006530:	2500      	movs	r5, #0
 8006532:	f104 0619 	add.w	r6, r4, #25
 8006536:	e7f5      	b.n	8006524 <_printf_i+0x220>
 8006538:	08006925 	.word	0x08006925
 800653c:	08006936 	.word	0x08006936

08006540 <__sflush_r>:
 8006540:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006548:	0716      	lsls	r6, r2, #28
 800654a:	4605      	mov	r5, r0
 800654c:	460c      	mov	r4, r1
 800654e:	d454      	bmi.n	80065fa <__sflush_r+0xba>
 8006550:	684b      	ldr	r3, [r1, #4]
 8006552:	2b00      	cmp	r3, #0
 8006554:	dc02      	bgt.n	800655c <__sflush_r+0x1c>
 8006556:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006558:	2b00      	cmp	r3, #0
 800655a:	dd48      	ble.n	80065ee <__sflush_r+0xae>
 800655c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800655e:	2e00      	cmp	r6, #0
 8006560:	d045      	beq.n	80065ee <__sflush_r+0xae>
 8006562:	2300      	movs	r3, #0
 8006564:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006568:	682f      	ldr	r7, [r5, #0]
 800656a:	6a21      	ldr	r1, [r4, #32]
 800656c:	602b      	str	r3, [r5, #0]
 800656e:	d030      	beq.n	80065d2 <__sflush_r+0x92>
 8006570:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006572:	89a3      	ldrh	r3, [r4, #12]
 8006574:	0759      	lsls	r1, r3, #29
 8006576:	d505      	bpl.n	8006584 <__sflush_r+0x44>
 8006578:	6863      	ldr	r3, [r4, #4]
 800657a:	1ad2      	subs	r2, r2, r3
 800657c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800657e:	b10b      	cbz	r3, 8006584 <__sflush_r+0x44>
 8006580:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006582:	1ad2      	subs	r2, r2, r3
 8006584:	2300      	movs	r3, #0
 8006586:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006588:	6a21      	ldr	r1, [r4, #32]
 800658a:	4628      	mov	r0, r5
 800658c:	47b0      	blx	r6
 800658e:	1c43      	adds	r3, r0, #1
 8006590:	89a3      	ldrh	r3, [r4, #12]
 8006592:	d106      	bne.n	80065a2 <__sflush_r+0x62>
 8006594:	6829      	ldr	r1, [r5, #0]
 8006596:	291d      	cmp	r1, #29
 8006598:	d82b      	bhi.n	80065f2 <__sflush_r+0xb2>
 800659a:	4a2a      	ldr	r2, [pc, #168]	@ (8006644 <__sflush_r+0x104>)
 800659c:	40ca      	lsrs	r2, r1
 800659e:	07d6      	lsls	r6, r2, #31
 80065a0:	d527      	bpl.n	80065f2 <__sflush_r+0xb2>
 80065a2:	2200      	movs	r2, #0
 80065a4:	6062      	str	r2, [r4, #4]
 80065a6:	04d9      	lsls	r1, r3, #19
 80065a8:	6922      	ldr	r2, [r4, #16]
 80065aa:	6022      	str	r2, [r4, #0]
 80065ac:	d504      	bpl.n	80065b8 <__sflush_r+0x78>
 80065ae:	1c42      	adds	r2, r0, #1
 80065b0:	d101      	bne.n	80065b6 <__sflush_r+0x76>
 80065b2:	682b      	ldr	r3, [r5, #0]
 80065b4:	b903      	cbnz	r3, 80065b8 <__sflush_r+0x78>
 80065b6:	6560      	str	r0, [r4, #84]	@ 0x54
 80065b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80065ba:	602f      	str	r7, [r5, #0]
 80065bc:	b1b9      	cbz	r1, 80065ee <__sflush_r+0xae>
 80065be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80065c2:	4299      	cmp	r1, r3
 80065c4:	d002      	beq.n	80065cc <__sflush_r+0x8c>
 80065c6:	4628      	mov	r0, r5
 80065c8:	f7ff fa9c 	bl	8005b04 <_free_r>
 80065cc:	2300      	movs	r3, #0
 80065ce:	6363      	str	r3, [r4, #52]	@ 0x34
 80065d0:	e00d      	b.n	80065ee <__sflush_r+0xae>
 80065d2:	2301      	movs	r3, #1
 80065d4:	4628      	mov	r0, r5
 80065d6:	47b0      	blx	r6
 80065d8:	4602      	mov	r2, r0
 80065da:	1c50      	adds	r0, r2, #1
 80065dc:	d1c9      	bne.n	8006572 <__sflush_r+0x32>
 80065de:	682b      	ldr	r3, [r5, #0]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d0c6      	beq.n	8006572 <__sflush_r+0x32>
 80065e4:	2b1d      	cmp	r3, #29
 80065e6:	d001      	beq.n	80065ec <__sflush_r+0xac>
 80065e8:	2b16      	cmp	r3, #22
 80065ea:	d11e      	bne.n	800662a <__sflush_r+0xea>
 80065ec:	602f      	str	r7, [r5, #0]
 80065ee:	2000      	movs	r0, #0
 80065f0:	e022      	b.n	8006638 <__sflush_r+0xf8>
 80065f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065f6:	b21b      	sxth	r3, r3
 80065f8:	e01b      	b.n	8006632 <__sflush_r+0xf2>
 80065fa:	690f      	ldr	r7, [r1, #16]
 80065fc:	2f00      	cmp	r7, #0
 80065fe:	d0f6      	beq.n	80065ee <__sflush_r+0xae>
 8006600:	0793      	lsls	r3, r2, #30
 8006602:	680e      	ldr	r6, [r1, #0]
 8006604:	bf08      	it	eq
 8006606:	694b      	ldreq	r3, [r1, #20]
 8006608:	600f      	str	r7, [r1, #0]
 800660a:	bf18      	it	ne
 800660c:	2300      	movne	r3, #0
 800660e:	eba6 0807 	sub.w	r8, r6, r7
 8006612:	608b      	str	r3, [r1, #8]
 8006614:	f1b8 0f00 	cmp.w	r8, #0
 8006618:	dde9      	ble.n	80065ee <__sflush_r+0xae>
 800661a:	6a21      	ldr	r1, [r4, #32]
 800661c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800661e:	4643      	mov	r3, r8
 8006620:	463a      	mov	r2, r7
 8006622:	4628      	mov	r0, r5
 8006624:	47b0      	blx	r6
 8006626:	2800      	cmp	r0, #0
 8006628:	dc08      	bgt.n	800663c <__sflush_r+0xfc>
 800662a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800662e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006632:	81a3      	strh	r3, [r4, #12]
 8006634:	f04f 30ff 	mov.w	r0, #4294967295
 8006638:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800663c:	4407      	add	r7, r0
 800663e:	eba8 0800 	sub.w	r8, r8, r0
 8006642:	e7e7      	b.n	8006614 <__sflush_r+0xd4>
 8006644:	20400001 	.word	0x20400001

08006648 <_fflush_r>:
 8006648:	b538      	push	{r3, r4, r5, lr}
 800664a:	690b      	ldr	r3, [r1, #16]
 800664c:	4605      	mov	r5, r0
 800664e:	460c      	mov	r4, r1
 8006650:	b913      	cbnz	r3, 8006658 <_fflush_r+0x10>
 8006652:	2500      	movs	r5, #0
 8006654:	4628      	mov	r0, r5
 8006656:	bd38      	pop	{r3, r4, r5, pc}
 8006658:	b118      	cbz	r0, 8006662 <_fflush_r+0x1a>
 800665a:	6a03      	ldr	r3, [r0, #32]
 800665c:	b90b      	cbnz	r3, 8006662 <_fflush_r+0x1a>
 800665e:	f7ff f813 	bl	8005688 <__sinit>
 8006662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d0f3      	beq.n	8006652 <_fflush_r+0xa>
 800666a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800666c:	07d0      	lsls	r0, r2, #31
 800666e:	d404      	bmi.n	800667a <_fflush_r+0x32>
 8006670:	0599      	lsls	r1, r3, #22
 8006672:	d402      	bmi.n	800667a <_fflush_r+0x32>
 8006674:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006676:	f7ff fa34 	bl	8005ae2 <__retarget_lock_acquire_recursive>
 800667a:	4628      	mov	r0, r5
 800667c:	4621      	mov	r1, r4
 800667e:	f7ff ff5f 	bl	8006540 <__sflush_r>
 8006682:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006684:	07da      	lsls	r2, r3, #31
 8006686:	4605      	mov	r5, r0
 8006688:	d4e4      	bmi.n	8006654 <_fflush_r+0xc>
 800668a:	89a3      	ldrh	r3, [r4, #12]
 800668c:	059b      	lsls	r3, r3, #22
 800668e:	d4e1      	bmi.n	8006654 <_fflush_r+0xc>
 8006690:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006692:	f7ff fa27 	bl	8005ae4 <__retarget_lock_release_recursive>
 8006696:	e7dd      	b.n	8006654 <_fflush_r+0xc>

08006698 <__swhatbuf_r>:
 8006698:	b570      	push	{r4, r5, r6, lr}
 800669a:	460c      	mov	r4, r1
 800669c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066a0:	2900      	cmp	r1, #0
 80066a2:	b096      	sub	sp, #88	@ 0x58
 80066a4:	4615      	mov	r5, r2
 80066a6:	461e      	mov	r6, r3
 80066a8:	da0d      	bge.n	80066c6 <__swhatbuf_r+0x2e>
 80066aa:	89a3      	ldrh	r3, [r4, #12]
 80066ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80066b0:	f04f 0100 	mov.w	r1, #0
 80066b4:	bf14      	ite	ne
 80066b6:	2340      	movne	r3, #64	@ 0x40
 80066b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80066bc:	2000      	movs	r0, #0
 80066be:	6031      	str	r1, [r6, #0]
 80066c0:	602b      	str	r3, [r5, #0]
 80066c2:	b016      	add	sp, #88	@ 0x58
 80066c4:	bd70      	pop	{r4, r5, r6, pc}
 80066c6:	466a      	mov	r2, sp
 80066c8:	f000 f862 	bl	8006790 <_fstat_r>
 80066cc:	2800      	cmp	r0, #0
 80066ce:	dbec      	blt.n	80066aa <__swhatbuf_r+0x12>
 80066d0:	9901      	ldr	r1, [sp, #4]
 80066d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80066d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80066da:	4259      	negs	r1, r3
 80066dc:	4159      	adcs	r1, r3
 80066de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80066e2:	e7eb      	b.n	80066bc <__swhatbuf_r+0x24>

080066e4 <__smakebuf_r>:
 80066e4:	898b      	ldrh	r3, [r1, #12]
 80066e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066e8:	079d      	lsls	r5, r3, #30
 80066ea:	4606      	mov	r6, r0
 80066ec:	460c      	mov	r4, r1
 80066ee:	d507      	bpl.n	8006700 <__smakebuf_r+0x1c>
 80066f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80066f4:	6023      	str	r3, [r4, #0]
 80066f6:	6123      	str	r3, [r4, #16]
 80066f8:	2301      	movs	r3, #1
 80066fa:	6163      	str	r3, [r4, #20]
 80066fc:	b003      	add	sp, #12
 80066fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006700:	ab01      	add	r3, sp, #4
 8006702:	466a      	mov	r2, sp
 8006704:	f7ff ffc8 	bl	8006698 <__swhatbuf_r>
 8006708:	9f00      	ldr	r7, [sp, #0]
 800670a:	4605      	mov	r5, r0
 800670c:	4639      	mov	r1, r7
 800670e:	4630      	mov	r0, r6
 8006710:	f7ff fa64 	bl	8005bdc <_malloc_r>
 8006714:	b948      	cbnz	r0, 800672a <__smakebuf_r+0x46>
 8006716:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800671a:	059a      	lsls	r2, r3, #22
 800671c:	d4ee      	bmi.n	80066fc <__smakebuf_r+0x18>
 800671e:	f023 0303 	bic.w	r3, r3, #3
 8006722:	f043 0302 	orr.w	r3, r3, #2
 8006726:	81a3      	strh	r3, [r4, #12]
 8006728:	e7e2      	b.n	80066f0 <__smakebuf_r+0xc>
 800672a:	89a3      	ldrh	r3, [r4, #12]
 800672c:	6020      	str	r0, [r4, #0]
 800672e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006732:	81a3      	strh	r3, [r4, #12]
 8006734:	9b01      	ldr	r3, [sp, #4]
 8006736:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800673a:	b15b      	cbz	r3, 8006754 <__smakebuf_r+0x70>
 800673c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006740:	4630      	mov	r0, r6
 8006742:	f000 f837 	bl	80067b4 <_isatty_r>
 8006746:	b128      	cbz	r0, 8006754 <__smakebuf_r+0x70>
 8006748:	89a3      	ldrh	r3, [r4, #12]
 800674a:	f023 0303 	bic.w	r3, r3, #3
 800674e:	f043 0301 	orr.w	r3, r3, #1
 8006752:	81a3      	strh	r3, [r4, #12]
 8006754:	89a3      	ldrh	r3, [r4, #12]
 8006756:	431d      	orrs	r5, r3
 8006758:	81a5      	strh	r5, [r4, #12]
 800675a:	e7cf      	b.n	80066fc <__smakebuf_r+0x18>

0800675c <memmove>:
 800675c:	4288      	cmp	r0, r1
 800675e:	b510      	push	{r4, lr}
 8006760:	eb01 0402 	add.w	r4, r1, r2
 8006764:	d902      	bls.n	800676c <memmove+0x10>
 8006766:	4284      	cmp	r4, r0
 8006768:	4623      	mov	r3, r4
 800676a:	d807      	bhi.n	800677c <memmove+0x20>
 800676c:	1e43      	subs	r3, r0, #1
 800676e:	42a1      	cmp	r1, r4
 8006770:	d008      	beq.n	8006784 <memmove+0x28>
 8006772:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006776:	f803 2f01 	strb.w	r2, [r3, #1]!
 800677a:	e7f8      	b.n	800676e <memmove+0x12>
 800677c:	4402      	add	r2, r0
 800677e:	4601      	mov	r1, r0
 8006780:	428a      	cmp	r2, r1
 8006782:	d100      	bne.n	8006786 <memmove+0x2a>
 8006784:	bd10      	pop	{r4, pc}
 8006786:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800678a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800678e:	e7f7      	b.n	8006780 <memmove+0x24>

08006790 <_fstat_r>:
 8006790:	b538      	push	{r3, r4, r5, lr}
 8006792:	4d07      	ldr	r5, [pc, #28]	@ (80067b0 <_fstat_r+0x20>)
 8006794:	2300      	movs	r3, #0
 8006796:	4604      	mov	r4, r0
 8006798:	4608      	mov	r0, r1
 800679a:	4611      	mov	r1, r2
 800679c:	602b      	str	r3, [r5, #0]
 800679e:	f7fa fbd0 	bl	8000f42 <_fstat>
 80067a2:	1c43      	adds	r3, r0, #1
 80067a4:	d102      	bne.n	80067ac <_fstat_r+0x1c>
 80067a6:	682b      	ldr	r3, [r5, #0]
 80067a8:	b103      	cbz	r3, 80067ac <_fstat_r+0x1c>
 80067aa:	6023      	str	r3, [r4, #0]
 80067ac:	bd38      	pop	{r3, r4, r5, pc}
 80067ae:	bf00      	nop
 80067b0:	200014cc 	.word	0x200014cc

080067b4 <_isatty_r>:
 80067b4:	b538      	push	{r3, r4, r5, lr}
 80067b6:	4d06      	ldr	r5, [pc, #24]	@ (80067d0 <_isatty_r+0x1c>)
 80067b8:	2300      	movs	r3, #0
 80067ba:	4604      	mov	r4, r0
 80067bc:	4608      	mov	r0, r1
 80067be:	602b      	str	r3, [r5, #0]
 80067c0:	f7fa fbcf 	bl	8000f62 <_isatty>
 80067c4:	1c43      	adds	r3, r0, #1
 80067c6:	d102      	bne.n	80067ce <_isatty_r+0x1a>
 80067c8:	682b      	ldr	r3, [r5, #0]
 80067ca:	b103      	cbz	r3, 80067ce <_isatty_r+0x1a>
 80067cc:	6023      	str	r3, [r4, #0]
 80067ce:	bd38      	pop	{r3, r4, r5, pc}
 80067d0:	200014cc 	.word	0x200014cc

080067d4 <_sbrk_r>:
 80067d4:	b538      	push	{r3, r4, r5, lr}
 80067d6:	4d06      	ldr	r5, [pc, #24]	@ (80067f0 <_sbrk_r+0x1c>)
 80067d8:	2300      	movs	r3, #0
 80067da:	4604      	mov	r4, r0
 80067dc:	4608      	mov	r0, r1
 80067de:	602b      	str	r3, [r5, #0]
 80067e0:	f7fa fbd8 	bl	8000f94 <_sbrk>
 80067e4:	1c43      	adds	r3, r0, #1
 80067e6:	d102      	bne.n	80067ee <_sbrk_r+0x1a>
 80067e8:	682b      	ldr	r3, [r5, #0]
 80067ea:	b103      	cbz	r3, 80067ee <_sbrk_r+0x1a>
 80067ec:	6023      	str	r3, [r4, #0]
 80067ee:	bd38      	pop	{r3, r4, r5, pc}
 80067f0:	200014cc 	.word	0x200014cc

080067f4 <_realloc_r>:
 80067f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067f8:	4607      	mov	r7, r0
 80067fa:	4614      	mov	r4, r2
 80067fc:	460d      	mov	r5, r1
 80067fe:	b921      	cbnz	r1, 800680a <_realloc_r+0x16>
 8006800:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006804:	4611      	mov	r1, r2
 8006806:	f7ff b9e9 	b.w	8005bdc <_malloc_r>
 800680a:	b92a      	cbnz	r2, 8006818 <_realloc_r+0x24>
 800680c:	f7ff f97a 	bl	8005b04 <_free_r>
 8006810:	4625      	mov	r5, r4
 8006812:	4628      	mov	r0, r5
 8006814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006818:	f000 f81a 	bl	8006850 <_malloc_usable_size_r>
 800681c:	4284      	cmp	r4, r0
 800681e:	4606      	mov	r6, r0
 8006820:	d802      	bhi.n	8006828 <_realloc_r+0x34>
 8006822:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006826:	d8f4      	bhi.n	8006812 <_realloc_r+0x1e>
 8006828:	4621      	mov	r1, r4
 800682a:	4638      	mov	r0, r7
 800682c:	f7ff f9d6 	bl	8005bdc <_malloc_r>
 8006830:	4680      	mov	r8, r0
 8006832:	b908      	cbnz	r0, 8006838 <_realloc_r+0x44>
 8006834:	4645      	mov	r5, r8
 8006836:	e7ec      	b.n	8006812 <_realloc_r+0x1e>
 8006838:	42b4      	cmp	r4, r6
 800683a:	4622      	mov	r2, r4
 800683c:	4629      	mov	r1, r5
 800683e:	bf28      	it	cs
 8006840:	4632      	movcs	r2, r6
 8006842:	f7ff f950 	bl	8005ae6 <memcpy>
 8006846:	4629      	mov	r1, r5
 8006848:	4638      	mov	r0, r7
 800684a:	f7ff f95b 	bl	8005b04 <_free_r>
 800684e:	e7f1      	b.n	8006834 <_realloc_r+0x40>

08006850 <_malloc_usable_size_r>:
 8006850:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006854:	1f18      	subs	r0, r3, #4
 8006856:	2b00      	cmp	r3, #0
 8006858:	bfbc      	itt	lt
 800685a:	580b      	ldrlt	r3, [r1, r0]
 800685c:	18c0      	addlt	r0, r0, r3
 800685e:	4770      	bx	lr

08006860 <_init>:
 8006860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006862:	bf00      	nop
 8006864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006866:	bc08      	pop	{r3}
 8006868:	469e      	mov	lr, r3
 800686a:	4770      	bx	lr

0800686c <_fini>:
 800686c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800686e:	bf00      	nop
 8006870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006872:	bc08      	pop	{r3}
 8006874:	469e      	mov	lr, r3
 8006876:	4770      	bx	lr
