// Seed: 2649542565
module module_0 (
    input id_0,
    input uwire id_1,
    output reg id_2,
    input logic id_3,
    output id_4,
    output id_5
);
  always @(posedge id_0) begin
    if (id_1[1]) begin
      if (1 && 1) begin
        id_4 <= 1;
      end
      if (1) begin
        id_5 = id_3;
        id_2 <= 1;
      end
    end else
    if (1) begin
    end else id_2 <= 1;
  end
endmodule
