

================================================================
== Vitis HLS Report for 'mm2s'
================================================================
* Date:           Sat May 17 12:54:45 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mm2s
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.336 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1  |        ?|        ?|        77|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 77


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 1
  Pipeline-0 : II = 1, D = 77, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 80 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [pl_kernels/mm2s.cpp:14]   --->   Operation 81 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln14 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0" [pl_kernels/mm2s.cpp:14]   --->   Operation 82 'specinterface' 'specinterface_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem, void @empty_6, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem, void @empty_12, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_V_data_V, i4 %s_V_keep_V, i4 %s_V_strb_V, i1 %s_V_last_V, void @empty_13, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s_V_data_V"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %s_V_keep_V"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %s_V_strb_V"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_V_last_V"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_14, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%muxLogicCE_to_size_read = muxlogic"   --->   Operation 96 'muxlogic' 'muxLogicCE_to_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %size"   --->   Operation 97 'read' 'size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%muxLogicCE_to_mem_read = muxlogic"   --->   Operation 98 'muxlogic' 'muxLogicCE_to_mem_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.00ns)   --->   "%mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %mem"   --->   Operation 99 'read' 'mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 100 [1/1] (0.66ns)   --->   "%icmp_ln27 = icmp_sgt  i32 %size_read, i32 0" [pl_kernels/mm2s.cpp:27]   --->   Operation 100 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln27 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %s_V_data_V, i4 %s_V_keep_V, i4 %s_V_strb_V, i1 0, i1 %s_V_last_V, i1 0, i1 0, void @empty_7" [pl_kernels/mm2s.cpp:27]   --->   Operation 101 'specaxissidechannel' 'specaxissidechannel_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %size_read" [pl_kernels/mm2s.cpp:27]   --->   Operation 102 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.52ns)   --->   "%empty = select i1 %icmp_ln27, i31 %trunc_ln27, i31 0" [pl_kernels/mm2s.cpp:27]   --->   Operation 103 'select' 'empty' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %empty" [pl_kernels/mm2s.cpp:27]   --->   Operation 104 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i31 0"   --->   Operation 105 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i31 %i"   --->   Operation 106 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.40ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 108 [1/1] (0.38ns)   --->   "%br_ln27 = br void %for.inc" [pl_kernels/mm2s.cpp:27]   --->   Operation 108 'br' 'br_ln27' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %for.inc.split, i1 1, void %entry"   --->   Operation 109 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_load = muxlogic i31 %i"   --->   Operation 110 'muxlogic' 'MuxLogicAddr_to_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [pl_kernels/mm2s.cpp:27]   --->   Operation 111 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_load" [pl_kernels/mm2s.cpp:27]   --->   Operation 112 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.66ns)   --->   "%icmp_ln27_1 = icmp_slt  i32 %i_cast, i32 %size_read" [pl_kernels/mm2s.cpp:27]   --->   Operation 113 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_1, void %for.end.loopexit, void %new.body.for.inc" [pl_kernels/mm2s.cpp:27]   --->   Operation 114 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [pl_kernels/mm2s.cpp:27]   --->   Operation 115 'br' 'br_ln27' <Predicate = (icmp_ln27_1)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.86ns)   --->   "%add_ln27 = add i31 %i_load, i31 1" [pl_kernels/mm2s.cpp:27]   --->   Operation 116 'add' 'add_ln27' <Predicate = (icmp_ln27_1)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln27 = muxlogic i31 %add_ln27"   --->   Operation 117 'muxlogic' 'muxLogicData_to_store_ln27' <Predicate = (icmp_ln27_1)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln27 = muxlogic i31 %i"   --->   Operation 118 'muxlogic' 'muxLogicAddr_to_store_ln27' <Predicate = (icmp_ln27_1)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.40ns)   --->   "%store_ln27 = store i31 %add_ln27, i31 %i" [pl_kernels/mm2s.cpp:27]   --->   Operation 119 'store' 'store_ln27' <Predicate = (icmp_ln27_1)> <Delay = 0.40>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [pl_kernels/mm2s.cpp:27]   --->   Operation 120 'br' 'br_ln27' <Predicate = (icmp_ln27_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %mem_read, i32 2, i32 63" [pl_kernels/mm2s.cpp:27]   --->   Operation 121 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i62 %trunc_ln" [pl_kernels/mm2s.cpp:27]   --->   Operation 122 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 123 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [74/74] (1.29ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 124 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 1.29> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.33>
ST_3 : Operation 125 [73/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 125 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.33>
ST_4 : Operation 126 [72/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 126 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.33>
ST_5 : Operation 127 [71/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 127 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.33>
ST_6 : Operation 128 [70/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 128 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.33>
ST_7 : Operation 129 [69/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 129 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.33>
ST_8 : Operation 130 [68/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 130 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.33>
ST_9 : Operation 131 [67/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 131 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.33>
ST_10 : Operation 132 [66/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 132 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.33>
ST_11 : Operation 133 [65/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 133 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.33>
ST_12 : Operation 134 [64/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 134 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.33>
ST_13 : Operation 135 [63/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 135 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.33>
ST_14 : Operation 136 [62/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 136 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.33>
ST_15 : Operation 137 [61/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 137 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.33>
ST_16 : Operation 138 [60/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 138 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.33>
ST_17 : Operation 139 [59/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 139 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.33>
ST_18 : Operation 140 [58/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 140 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.33>
ST_19 : Operation 141 [57/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 141 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.33>
ST_20 : Operation 142 [56/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 142 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.33>
ST_21 : Operation 143 [55/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 143 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.33>
ST_22 : Operation 144 [54/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 144 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.33>
ST_23 : Operation 145 [53/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 145 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.33>
ST_24 : Operation 146 [52/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 146 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.33>
ST_25 : Operation 147 [51/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 147 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.33>
ST_26 : Operation 148 [50/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 148 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.33>
ST_27 : Operation 149 [49/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 149 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.33>
ST_28 : Operation 150 [48/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 150 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.33>
ST_29 : Operation 151 [47/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 151 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.33>
ST_30 : Operation 152 [46/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 152 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.33>
ST_31 : Operation 153 [45/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 153 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.33>
ST_32 : Operation 154 [44/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 154 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.33>
ST_33 : Operation 155 [43/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 155 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.33>
ST_34 : Operation 156 [42/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 156 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.33>
ST_35 : Operation 157 [41/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 157 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.33>
ST_36 : Operation 158 [40/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 158 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.33>
ST_37 : Operation 159 [39/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 159 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.33>
ST_38 : Operation 160 [38/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 160 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.33>
ST_39 : Operation 161 [37/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 161 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.33>
ST_40 : Operation 162 [36/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 162 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.33>
ST_41 : Operation 163 [35/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 163 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.33>
ST_42 : Operation 164 [34/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 164 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.33>
ST_43 : Operation 165 [33/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 165 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.33>
ST_44 : Operation 166 [32/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 166 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.33>
ST_45 : Operation 167 [31/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 167 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.33>
ST_46 : Operation 168 [30/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 168 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.33>
ST_47 : Operation 169 [29/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 169 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.33>
ST_48 : Operation 170 [28/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 170 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.33>
ST_49 : Operation 171 [27/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 171 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.33>
ST_50 : Operation 172 [26/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 172 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.33>
ST_51 : Operation 173 [25/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 173 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.33>
ST_52 : Operation 174 [24/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 174 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.33>
ST_53 : Operation 175 [23/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 175 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.33>
ST_54 : Operation 176 [22/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 176 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.33>
ST_55 : Operation 177 [21/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 177 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.33>
ST_56 : Operation 178 [20/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 178 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.33>
ST_57 : Operation 179 [19/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 179 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.33>
ST_58 : Operation 180 [18/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 180 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.33>
ST_59 : Operation 181 [17/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 181 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.33>
ST_60 : Operation 182 [16/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 182 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.33>
ST_61 : Operation 183 [15/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 183 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.33>
ST_62 : Operation 184 [14/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 184 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.33>
ST_63 : Operation 185 [13/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 185 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.33>
ST_64 : Operation 186 [12/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 186 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.33>
ST_65 : Operation 187 [11/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 187 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.33>
ST_66 : Operation 188 [10/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 188 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.33>
ST_67 : Operation 189 [9/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 189 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.33>
ST_68 : Operation 190 [8/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 190 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.33>
ST_69 : Operation 191 [7/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 191 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.33>
ST_70 : Operation 192 [6/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 192 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.33>
ST_71 : Operation 193 [5/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 193 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.33>
ST_72 : Operation 194 [4/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 194 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.33>
ST_73 : Operation 195 [3/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 195 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.33>
ST_74 : Operation 196 [2/74] (2.33ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 196 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 2.33> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 1.29>
ST_75 : Operation 197 [1/74] (1.29ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln27" [pl_kernels/mm2s.cpp:27]   --->   Operation 197 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 1.29> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc.split" [pl_kernels/mm2s.cpp:27]   --->   Operation 198 'br' 'br_ln27' <Predicate = (first_iter_0)> <Delay = 0.00>

State 76 <SV = 75> <Delay = 1.48>
ST_76 : Operation 199 [1/1] (0.00ns)   --->   "%muxLogicCE_to_x_data = muxlogic"   --->   Operation 199 'muxlogic' 'muxLogicCE_to_x_data' <Predicate = (icmp_ln27_1)> <Delay = 0.00>
ST_76 : Operation 200 [1/1] (0.81ns)   --->   "%x_data = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [pl_kernels/mm2s.cpp:30]   --->   Operation 200 'read' 'x_data' <Predicate = (icmp_ln27_1)> <Delay = 0.81> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 201 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln31 = muxlogic i4 %s_V_keep_V"   --->   Operation 201 'muxlogic' 'muxLogicData_to_write_ln31' <Predicate = (icmp_ln27_1)> <Delay = 0.00>
ST_76 : Operation 202 [2/2] (0.67ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %s_V_data_V, i4 %s_V_keep_V, i4 %s_V_strb_V, i1 %s_V_last_V, i32 %x_data, i4 0, i4 0, i1 0" [pl_kernels/mm2s.cpp:31]   --->   Operation 202 'write' 'write_ln31' <Predicate = (icmp_ln27_1)> <Delay = 0.67> <CoreInst = "regslice">   --->   Core 159 'regslice' <Latency = 0> <II = 1> <Delay = 0.76> <Adapter> <Opcode : 'read' 'write'>
ST_76 : Operation 206 [1/1] (0.38ns)   --->   "%ret_ln33 = ret" [pl_kernels/mm2s.cpp:33]   --->   Operation 206 'ret' 'ret_ln33' <Predicate = (!icmp_ln27_1)> <Delay = 0.38>

State 77 <SV = 76> <Delay = 0.67>
ST_77 : Operation 203 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [pl_kernels/mm2s.cpp:28]   --->   Operation 203 'specpipeline' 'specpipeline_ln28' <Predicate = (icmp_ln27_1)> <Delay = 0.00>
ST_77 : Operation 204 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [pl_kernels/mm2s.cpp:27]   --->   Operation 204 'specloopname' 'specloopname_ln27' <Predicate = (icmp_ln27_1)> <Delay = 0.00>
ST_77 : Operation 205 [1/2] (0.67ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %s_V_data_V, i4 %s_V_keep_V, i4 %s_V_strb_V, i1 %s_V_last_V, i32 %x_data, i4 0, i4 0, i1 0" [pl_kernels/mm2s.cpp:31]   --->   Operation 205 'write' 'write_ln31' <Predicate = (icmp_ln27_1)> <Delay = 0.67> <CoreInst = "regslice">   --->   Core 159 'regslice' <Latency = 0> <II = 1> <Delay = 0.76> <Adapter> <Opcode : 'read' 'write'>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.200ns, clock uncertainty: 0.864ns.

 <State 1>: 2.061ns
The critical path consists of the following:
	wire read operation ('size_read') on port 'size' [25]  (1.000 ns)
	'icmp' operation 1 bit ('icmp_ln27_1', pl_kernels/mm2s.cpp:27) [42]  (0.661 ns)
	'store' operation 0 bit ('store_ln27', pl_kernels/mm2s.cpp:27) of variable 'add_ln27', pl_kernels/mm2s.cpp:27 on local variable 'i' [62]  (0.400 ns)

 <State 2>: 1.298ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', pl_kernels/mm2s.cpp:27) [47]  (0.000 ns)
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (1.298 ns)

 <State 3>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 4>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 5>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 6>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 7>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 8>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 9>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 10>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 11>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 12>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 13>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 14>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 15>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 16>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 17>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 18>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 19>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 20>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 21>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 22>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 23>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 24>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 25>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 26>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 27>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 28>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 29>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 30>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 31>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 32>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 33>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 34>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 35>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 36>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 37>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 38>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 39>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 40>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 41>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 42>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 43>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 44>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 45>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 46>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 47>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 48>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 49>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 50>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 51>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 52>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 53>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 54>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 55>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 56>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 57>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 58>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 59>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 60>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 61>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 62>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 63>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 64>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 65>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 66>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 67>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 68>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 69>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 70>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 71>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 72>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 73>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 74>: 2.336ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (2.336 ns)

 <State 75>: 1.298ns
The critical path consists of the following:
	bus request operation ('empty_20', pl_kernels/mm2s.cpp:27) on port 'gmem' (pl_kernels/mm2s.cpp:27) [50]  (1.298 ns)

 <State 76>: 1.489ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicCE_to_x_data') [56]  (0.000 ns)
	bus read operation ('x.data', pl_kernels/mm2s.cpp:30) on port 'gmem' (pl_kernels/mm2s.cpp:30) [57]  (0.815 ns)
	axis write operation ('write_ln31', pl_kernels/mm2s.cpp:31) on port 's_V_data_V' (pl_kernels/mm2s.cpp:31) [59]  (0.674 ns)

 <State 77>: 0.674ns
The critical path consists of the following:
	axis write operation ('write_ln31', pl_kernels/mm2s.cpp:31) on port 's_V_data_V' (pl_kernels/mm2s.cpp:31) [59]  (0.674 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
