#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23d0e20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23d0fb0 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x23e18b0 .functor NOT 1, L_0x240f380, C4<0>, C4<0>, C4<0>;
L_0x240f110 .functor XOR 25, L_0x240efd0, L_0x240f070, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x240f270 .functor XOR 25, L_0x240f110, L_0x240f1d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x2408b40_0 .net *"_ivl_10", 24 0, L_0x240f1d0;  1 drivers
v0x2408c40_0 .net *"_ivl_12", 24 0, L_0x240f270;  1 drivers
v0x2408d20_0 .net *"_ivl_2", 24 0, L_0x240ef30;  1 drivers
v0x2408de0_0 .net *"_ivl_4", 24 0, L_0x240efd0;  1 drivers
v0x2408ec0_0 .net *"_ivl_6", 24 0, L_0x240f070;  1 drivers
v0x2408ff0_0 .net *"_ivl_8", 24 0, L_0x240f110;  1 drivers
v0x24090d0_0 .net "a", 0 0, v0x2404d30_0;  1 drivers
v0x2409170_0 .net "b", 0 0, v0x2404df0_0;  1 drivers
v0x2409210_0 .net "c", 0 0, v0x2404e90_0;  1 drivers
v0x24092b0_0 .var "clk", 0 0;
v0x2409350_0 .net "d", 0 0, v0x2404fd0_0;  1 drivers
v0x24093f0_0 .net "e", 0 0, v0x24050c0_0;  1 drivers
v0x2409490_0 .net "out_dut", 24 0, L_0x240b7f0;  1 drivers
v0x2409530_0 .net "out_ref", 24 0, L_0x23e1f90;  1 drivers
v0x24095d0_0 .var/2u "stats1", 159 0;
v0x2409690_0 .var/2u "strobe", 0 0;
v0x2409750_0 .net "tb_match", 0 0, L_0x240f380;  1 drivers
v0x2409810_0 .net "tb_mismatch", 0 0, L_0x23e18b0;  1 drivers
L_0x240ef30 .concat [ 25 0 0 0], L_0x23e1f90;
L_0x240efd0 .concat [ 25 0 0 0], L_0x23e1f90;
L_0x240f070 .concat [ 25 0 0 0], L_0x240b7f0;
L_0x240f1d0 .concat [ 25 0 0 0], L_0x23e1f90;
L_0x240f380 .cmp/eeq 25, L_0x240ef30, L_0x240f270;
S_0x23d1140 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x23d0fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x23d18c0 .functor NOT 25, L_0x240a350, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x23e1f90 .functor XOR 25, L_0x23d18c0, L_0x240a4a0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x23de620_0 .net *"_ivl_0", 4 0, L_0x24098f0;  1 drivers
v0x23def20_0 .net *"_ivl_10", 24 0, L_0x240a350;  1 drivers
v0x23df820_0 .net *"_ivl_12", 24 0, L_0x23d18c0;  1 drivers
v0x2404080_0 .net *"_ivl_14", 24 0, L_0x240a4a0;  1 drivers
v0x2404160_0 .net *"_ivl_2", 4 0, L_0x2409aa0;  1 drivers
v0x2404290_0 .net *"_ivl_4", 4 0, L_0x2409cc0;  1 drivers
v0x2404370_0 .net *"_ivl_6", 4 0, L_0x2409ee0;  1 drivers
v0x2404450_0 .net *"_ivl_8", 4 0, L_0x240a130;  1 drivers
v0x2404530_0 .net "a", 0 0, v0x2404d30_0;  alias, 1 drivers
v0x24045f0_0 .net "b", 0 0, v0x2404df0_0;  alias, 1 drivers
v0x24046b0_0 .net "c", 0 0, v0x2404e90_0;  alias, 1 drivers
v0x2404770_0 .net "d", 0 0, v0x2404fd0_0;  alias, 1 drivers
v0x2404830_0 .net "e", 0 0, v0x24050c0_0;  alias, 1 drivers
v0x24048f0_0 .net "out", 24 0, L_0x23e1f90;  alias, 1 drivers
LS_0x24098f0_0_0 .concat [ 1 1 1 1], v0x2404d30_0, v0x2404d30_0, v0x2404d30_0, v0x2404d30_0;
LS_0x24098f0_0_4 .concat [ 1 0 0 0], v0x2404d30_0;
L_0x24098f0 .concat [ 4 1 0 0], LS_0x24098f0_0_0, LS_0x24098f0_0_4;
LS_0x2409aa0_0_0 .concat [ 1 1 1 1], v0x2404df0_0, v0x2404df0_0, v0x2404df0_0, v0x2404df0_0;
LS_0x2409aa0_0_4 .concat [ 1 0 0 0], v0x2404df0_0;
L_0x2409aa0 .concat [ 4 1 0 0], LS_0x2409aa0_0_0, LS_0x2409aa0_0_4;
LS_0x2409cc0_0_0 .concat [ 1 1 1 1], v0x2404e90_0, v0x2404e90_0, v0x2404e90_0, v0x2404e90_0;
LS_0x2409cc0_0_4 .concat [ 1 0 0 0], v0x2404e90_0;
L_0x2409cc0 .concat [ 4 1 0 0], LS_0x2409cc0_0_0, LS_0x2409cc0_0_4;
LS_0x2409ee0_0_0 .concat [ 1 1 1 1], v0x2404fd0_0, v0x2404fd0_0, v0x2404fd0_0, v0x2404fd0_0;
LS_0x2409ee0_0_4 .concat [ 1 0 0 0], v0x2404fd0_0;
L_0x2409ee0 .concat [ 4 1 0 0], LS_0x2409ee0_0_0, LS_0x2409ee0_0_4;
LS_0x240a130_0_0 .concat [ 1 1 1 1], v0x24050c0_0, v0x24050c0_0, v0x24050c0_0, v0x24050c0_0;
LS_0x240a130_0_4 .concat [ 1 0 0 0], v0x24050c0_0;
L_0x240a130 .concat [ 4 1 0 0], LS_0x240a130_0_0, LS_0x240a130_0_4;
LS_0x240a350_0_0 .concat [ 5 5 5 5], L_0x240a130, L_0x2409ee0, L_0x2409cc0, L_0x2409aa0;
LS_0x240a350_0_4 .concat [ 5 0 0 0], L_0x24098f0;
L_0x240a350 .concat [ 20 5 0 0], LS_0x240a350_0_0, LS_0x240a350_0_4;
LS_0x240a4a0_0_0 .concat [ 1 1 1 1], v0x24050c0_0, v0x2404fd0_0, v0x2404e90_0, v0x2404df0_0;
LS_0x240a4a0_0_4 .concat [ 1 1 1 1], v0x2404d30_0, v0x24050c0_0, v0x2404fd0_0, v0x2404e90_0;
LS_0x240a4a0_0_8 .concat [ 1 1 1 1], v0x2404df0_0, v0x2404d30_0, v0x24050c0_0, v0x2404fd0_0;
LS_0x240a4a0_0_12 .concat [ 1 1 1 1], v0x2404e90_0, v0x2404df0_0, v0x2404d30_0, v0x24050c0_0;
LS_0x240a4a0_0_16 .concat [ 1 1 1 1], v0x2404fd0_0, v0x2404e90_0, v0x2404df0_0, v0x2404d30_0;
LS_0x240a4a0_0_20 .concat [ 1 1 1 1], v0x24050c0_0, v0x2404fd0_0, v0x2404e90_0, v0x2404df0_0;
LS_0x240a4a0_0_24 .concat [ 1 0 0 0], v0x2404d30_0;
LS_0x240a4a0_1_0 .concat [ 4 4 4 4], LS_0x240a4a0_0_0, LS_0x240a4a0_0_4, LS_0x240a4a0_0_8, LS_0x240a4a0_0_12;
LS_0x240a4a0_1_4 .concat [ 4 4 1 0], LS_0x240a4a0_0_16, LS_0x240a4a0_0_20, LS_0x240a4a0_0_24;
L_0x240a4a0 .concat [ 16 9 0 0], LS_0x240a4a0_1_0, LS_0x240a4a0_1_4;
S_0x2404a90 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x23d0fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x2404d30_0 .var "a", 0 0;
v0x2404df0_0 .var "b", 0 0;
v0x2404e90_0 .var "c", 0 0;
v0x2404f30_0 .net "clk", 0 0, v0x24092b0_0;  1 drivers
v0x2404fd0_0 .var "d", 0 0;
v0x24050c0_0 .var "e", 0 0;
E_0x23cdda0/0 .event negedge, v0x2404f30_0;
E_0x23cdda0/1 .event posedge, v0x2404f30_0;
E_0x23cdda0 .event/or E_0x23cdda0/0, E_0x23cdda0/1;
S_0x2405180 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x23d0fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x240a710 .functor NOT 1, v0x2404d30_0, C4<0>, C4<0>, C4<0>;
L_0x240a780 .functor XOR 1, L_0x240a710, v0x2404d30_0, C4<0>, C4<0>;
L_0x240a840 .functor NOT 1, v0x2404d30_0, C4<0>, C4<0>, C4<0>;
L_0x240aac0 .functor XOR 1, L_0x240a840, v0x2404df0_0, C4<0>, C4<0>;
L_0x240ab80 .functor NOT 1, v0x2404d30_0, C4<0>, C4<0>, C4<0>;
L_0x240abf0 .functor XOR 1, L_0x240ab80, v0x2404e90_0, C4<0>, C4<0>;
L_0x240acf0 .functor NOT 1, v0x2404d30_0, C4<0>, C4<0>, C4<0>;
L_0x240ad60 .functor XOR 1, L_0x240acf0, v0x2404fd0_0, C4<0>, C4<0>;
L_0x240ae70 .functor NOT 1, v0x2404d30_0, C4<0>, C4<0>, C4<0>;
L_0x240aee0 .functor XOR 1, L_0x240ae70, v0x24050c0_0, C4<0>, C4<0>;
L_0x240b000 .functor NOT 1, v0x2404df0_0, C4<0>, C4<0>, C4<0>;
L_0x240b070 .functor XOR 1, L_0x240b000, v0x2404d30_0, C4<0>, C4<0>;
L_0x240b150 .functor NOT 1, v0x2404df0_0, C4<0>, C4<0>, C4<0>;
L_0x240b3d0 .functor XOR 1, L_0x240b150, v0x2404df0_0, C4<0>, C4<0>;
L_0x240b0e0 .functor NOT 1, v0x2404df0_0, C4<0>, C4<0>, C4<0>;
L_0x240b510 .functor XOR 1, L_0x240b0e0, v0x2404e90_0, C4<0>, C4<0>;
L_0x240b690 .functor NOT 1, v0x2404df0_0, C4<0>, C4<0>, C4<0>;
L_0x240b700 .functor XOR 1, L_0x240b690, v0x2404fd0_0, C4<0>, C4<0>;
L_0x240b890 .functor NOT 1, v0x2404df0_0, C4<0>, C4<0>, C4<0>;
L_0x240b900 .functor XOR 1, L_0x240b890, v0x24050c0_0, C4<0>, C4<0>;
L_0x240baa0 .functor NOT 1, v0x2404e90_0, C4<0>, C4<0>, C4<0>;
L_0x240bd20 .functor XOR 1, L_0x240baa0, v0x2404d30_0, C4<0>, C4<0>;
L_0x240bed0 .functor NOT 1, v0x2404e90_0, C4<0>, C4<0>, C4<0>;
L_0x240bf40 .functor XOR 1, L_0x240bed0, v0x2404df0_0, C4<0>, C4<0>;
L_0x240c100 .functor NOT 1, v0x2404e90_0, C4<0>, C4<0>, C4<0>;
L_0x240c170 .functor XOR 1, L_0x240c100, v0x2404e90_0, C4<0>, C4<0>;
L_0x240c340 .functor NOT 1, v0x2404e90_0, C4<0>, C4<0>, C4<0>;
L_0x240c3b0 .functor XOR 1, L_0x240c340, v0x2404fd0_0, C4<0>, C4<0>;
L_0x240c7a0 .functor NOT 1, v0x2404e90_0, C4<0>, C4<0>, C4<0>;
L_0x240c810 .functor XOR 1, L_0x240c7a0, v0x24050c0_0, C4<0>, C4<0>;
L_0x240cc10 .functor NOT 1, v0x2404fd0_0, C4<0>, C4<0>, C4<0>;
L_0x240cc80 .functor XOR 1, L_0x240cc10, v0x2404d30_0, C4<0>, C4<0>;
L_0x240ce80 .functor NOT 1, v0x2404fd0_0, C4<0>, C4<0>, C4<0>;
L_0x240cef0 .functor XOR 1, L_0x240ce80, v0x2404df0_0, C4<0>, C4<0>;
L_0x240d100 .functor NOT 1, v0x2404fd0_0, C4<0>, C4<0>, C4<0>;
L_0x240d170 .functor XOR 1, L_0x240d100, v0x2404e90_0, C4<0>, C4<0>;
L_0x240d390 .functor NOT 1, v0x2404fd0_0, C4<0>, C4<0>, C4<0>;
L_0x240d400 .functor XOR 1, L_0x240d390, v0x2404fd0_0, C4<0>, C4<0>;
L_0x240d630 .functor NOT 1, v0x2404fd0_0, C4<0>, C4<0>, C4<0>;
L_0x240d6a0 .functor XOR 1, L_0x240d630, v0x24050c0_0, C4<0>, C4<0>;
L_0x240d8e0 .functor NOT 1, v0x24050c0_0, C4<0>, C4<0>, C4<0>;
L_0x240d950 .functor XOR 1, L_0x240d8e0, v0x2404d30_0, C4<0>, C4<0>;
L_0x240dba0 .functor NOT 1, v0x24050c0_0, C4<0>, C4<0>, C4<0>;
L_0x240dc10 .functor XOR 1, L_0x240dba0, v0x2404df0_0, C4<0>, C4<0>;
L_0x240de70 .functor NOT 1, v0x24050c0_0, C4<0>, C4<0>, C4<0>;
L_0x240dee0 .functor XOR 1, L_0x240de70, v0x2404e90_0, C4<0>, C4<0>;
L_0x240e150 .functor NOT 1, v0x24050c0_0, C4<0>, C4<0>, C4<0>;
L_0x240e1c0 .functor XOR 1, L_0x240e150, v0x2404fd0_0, C4<0>, C4<0>;
L_0x240ec10 .functor NOT 1, v0x24050c0_0, C4<0>, C4<0>, C4<0>;
L_0x240ec80 .functor XOR 1, L_0x240ec10, v0x24050c0_0, C4<0>, C4<0>;
v0x2405460_0 .net *"_ivl_10", 0 0, L_0x240aac0;  1 drivers
v0x2405540_0 .net *"_ivl_100", 0 0, L_0x240cef0;  1 drivers
v0x2405620_0 .net *"_ivl_104", 0 0, L_0x240d100;  1 drivers
v0x2405710_0 .net *"_ivl_106", 0 0, L_0x240d170;  1 drivers
v0x24057f0_0 .net *"_ivl_110", 0 0, L_0x240d390;  1 drivers
v0x2405920_0 .net *"_ivl_112", 0 0, L_0x240d400;  1 drivers
v0x2405a00_0 .net *"_ivl_116", 0 0, L_0x240d630;  1 drivers
v0x2405ae0_0 .net *"_ivl_118", 0 0, L_0x240d6a0;  1 drivers
v0x2405bc0_0 .net *"_ivl_122", 0 0, L_0x240d8e0;  1 drivers
v0x2405d30_0 .net *"_ivl_124", 0 0, L_0x240d950;  1 drivers
v0x2405e10_0 .net *"_ivl_128", 0 0, L_0x240dba0;  1 drivers
v0x2405ef0_0 .net *"_ivl_130", 0 0, L_0x240dc10;  1 drivers
v0x2405fd0_0 .net *"_ivl_134", 0 0, L_0x240de70;  1 drivers
v0x24060b0_0 .net *"_ivl_136", 0 0, L_0x240dee0;  1 drivers
v0x2406190_0 .net *"_ivl_14", 0 0, L_0x240ab80;  1 drivers
v0x2406270_0 .net *"_ivl_140", 0 0, L_0x240e150;  1 drivers
v0x2406350_0 .net *"_ivl_142", 0 0, L_0x240e1c0;  1 drivers
v0x2406430_0 .net *"_ivl_147", 0 0, L_0x240ec10;  1 drivers
v0x2406510_0 .net *"_ivl_149", 0 0, L_0x240ec80;  1 drivers
v0x24065f0_0 .net *"_ivl_16", 0 0, L_0x240abf0;  1 drivers
v0x24066d0_0 .net *"_ivl_2", 0 0, L_0x240a710;  1 drivers
v0x24067b0_0 .net *"_ivl_20", 0 0, L_0x240acf0;  1 drivers
v0x2406890_0 .net *"_ivl_22", 0 0, L_0x240ad60;  1 drivers
v0x2406970_0 .net *"_ivl_26", 0 0, L_0x240ae70;  1 drivers
v0x2406a50_0 .net *"_ivl_28", 0 0, L_0x240aee0;  1 drivers
v0x2406b30_0 .net *"_ivl_32", 0 0, L_0x240b000;  1 drivers
v0x2406c10_0 .net *"_ivl_34", 0 0, L_0x240b070;  1 drivers
v0x2406cf0_0 .net *"_ivl_38", 0 0, L_0x240b150;  1 drivers
v0x2406dd0_0 .net *"_ivl_4", 0 0, L_0x240a780;  1 drivers
v0x2406eb0_0 .net *"_ivl_40", 0 0, L_0x240b3d0;  1 drivers
v0x2406f90_0 .net *"_ivl_44", 0 0, L_0x240b0e0;  1 drivers
v0x2407070_0 .net *"_ivl_46", 0 0, L_0x240b510;  1 drivers
v0x2407150_0 .net *"_ivl_50", 0 0, L_0x240b690;  1 drivers
v0x2407440_0 .net *"_ivl_52", 0 0, L_0x240b700;  1 drivers
v0x2407520_0 .net *"_ivl_56", 0 0, L_0x240b890;  1 drivers
v0x2407600_0 .net *"_ivl_58", 0 0, L_0x240b900;  1 drivers
v0x24076e0_0 .net *"_ivl_62", 0 0, L_0x240baa0;  1 drivers
v0x24077c0_0 .net *"_ivl_64", 0 0, L_0x240bd20;  1 drivers
v0x24078a0_0 .net *"_ivl_68", 0 0, L_0x240bed0;  1 drivers
v0x2407980_0 .net *"_ivl_70", 0 0, L_0x240bf40;  1 drivers
v0x2407a60_0 .net *"_ivl_74", 0 0, L_0x240c100;  1 drivers
v0x2407b40_0 .net *"_ivl_76", 0 0, L_0x240c170;  1 drivers
v0x2407c20_0 .net *"_ivl_8", 0 0, L_0x240a840;  1 drivers
v0x2407d00_0 .net *"_ivl_80", 0 0, L_0x240c340;  1 drivers
v0x2407de0_0 .net *"_ivl_82", 0 0, L_0x240c3b0;  1 drivers
v0x2407ec0_0 .net *"_ivl_86", 0 0, L_0x240c7a0;  1 drivers
v0x2407fa0_0 .net *"_ivl_88", 0 0, L_0x240c810;  1 drivers
v0x2408080_0 .net *"_ivl_92", 0 0, L_0x240cc10;  1 drivers
v0x2408160_0 .net *"_ivl_94", 0 0, L_0x240cc80;  1 drivers
v0x2408240_0 .net *"_ivl_98", 0 0, L_0x240ce80;  1 drivers
v0x2408320_0 .net "a", 0 0, v0x2404d30_0;  alias, 1 drivers
v0x24083c0_0 .net "b", 0 0, v0x2404df0_0;  alias, 1 drivers
v0x24084b0_0 .net "c", 0 0, v0x2404e90_0;  alias, 1 drivers
v0x24085a0_0 .net "d", 0 0, v0x2404fd0_0;  alias, 1 drivers
v0x2408690_0 .net "e", 0 0, v0x24050c0_0;  alias, 1 drivers
v0x2408780_0 .net "out", 24 0, L_0x240b7f0;  alias, 1 drivers
LS_0x240b7f0_0_0 .concat8 [ 1 1 1 1], L_0x240ec80, L_0x240e1c0, L_0x240dee0, L_0x240dc10;
LS_0x240b7f0_0_4 .concat8 [ 1 1 1 1], L_0x240d950, L_0x240d6a0, L_0x240d400, L_0x240d170;
LS_0x240b7f0_0_8 .concat8 [ 1 1 1 1], L_0x240cef0, L_0x240cc80, L_0x240c810, L_0x240c3b0;
LS_0x240b7f0_0_12 .concat8 [ 1 1 1 1], L_0x240c170, L_0x240bf40, L_0x240bd20, L_0x240b900;
LS_0x240b7f0_0_16 .concat8 [ 1 1 1 1], L_0x240b700, L_0x240b510, L_0x240b3d0, L_0x240b070;
LS_0x240b7f0_0_20 .concat8 [ 1 1 1 1], L_0x240aee0, L_0x240ad60, L_0x240abf0, L_0x240aac0;
LS_0x240b7f0_0_24 .concat8 [ 1 0 0 0], L_0x240a780;
LS_0x240b7f0_1_0 .concat8 [ 4 4 4 4], LS_0x240b7f0_0_0, LS_0x240b7f0_0_4, LS_0x240b7f0_0_8, LS_0x240b7f0_0_12;
LS_0x240b7f0_1_4 .concat8 [ 4 4 1 0], LS_0x240b7f0_0_16, LS_0x240b7f0_0_20, LS_0x240b7f0_0_24;
L_0x240b7f0 .concat8 [ 16 9 0 0], LS_0x240b7f0_1_0, LS_0x240b7f0_1_4;
S_0x2408920 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x23d0fb0;
 .timescale -12 -12;
E_0x23cd990 .event anyedge, v0x2409690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2409690_0;
    %nor/r;
    %assign/vec4 v0x2409690_0, 0;
    %wait E_0x23cd990;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2404a90;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23cdda0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x24050c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2404fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2404e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2404df0_0, 0;
    %assign/vec4 v0x2404d30_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x23d0fb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24092b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2409690_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x23d0fb0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x24092b0_0;
    %inv;
    %store/vec4 v0x24092b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x23d0fb0;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2404f30_0, v0x2409810_0, v0x24090d0_0, v0x2409170_0, v0x2409210_0, v0x2409350_0, v0x24093f0_0, v0x2409530_0, v0x2409490_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x23d0fb0;
T_5 ;
    %load/vec4 v0x24095d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x24095d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24095d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x24095d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24095d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24095d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24095d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x23d0fb0;
T_6 ;
    %wait E_0x23cdda0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24095d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24095d0_0, 4, 32;
    %load/vec4 v0x2409750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x24095d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24095d0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24095d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24095d0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x2409530_0;
    %load/vec4 v0x2409530_0;
    %load/vec4 v0x2409490_0;
    %xor;
    %load/vec4 v0x2409530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x24095d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24095d0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x24095d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24095d0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/vector5/iter0/response26/top_module.sv";
