
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010429                       # Number of seconds simulated
sim_ticks                                 10428829728                       # Number of ticks simulated
final_tick                               538204206273                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 201745                       # Simulator instruction rate (inst/s)
host_op_rate                                   257217                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 262466                       # Simulator tick rate (ticks/s)
host_mem_usage                               67343536                       # Number of bytes of host memory used
host_seconds                                 39733.97                       # Real time elapsed on the host
sim_insts                                  8016129112                       # Number of instructions simulated
sim_ops                                   10220244157                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       136192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       334592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       195200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       338944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       190080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       193024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       200960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       340224                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1964160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       604288                       # Number of bytes written to this memory
system.physmem.bytes_written::total            604288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1064                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2614                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1525                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2648                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1485                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1508                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1570                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2658                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15345                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4721                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4721                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       466399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13059183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       454126                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     32083370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       429578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18717345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       429578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     32500674                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       368210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18226398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       368210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18508692                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       405031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     19269660                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       429578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     32623411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               188339445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       466399                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       454126                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       429578                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       429578                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       368210                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       368210                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       405031                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       429578                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3350712                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          57943989                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               57943989                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          57943989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       466399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13059183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       454126                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     32083370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       429578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18717345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       429578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     32500674                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       368210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18226398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       368210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18508692                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       405031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     19269660                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       429578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     32623411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              246283434                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25009185                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2068225                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1692099                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204107                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       868646                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          814397                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213803                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9252                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19941846                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11557691                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2068225                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1028200                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2413442                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         555660                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        420420                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221299                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204156                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23124636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.956508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20711194     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112181      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          178869      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          242325      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          248686      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210582      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          118206      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          175727      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1126866      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23124636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082699                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462138                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19741102                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       623180                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2408990                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2693                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        348666                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340320                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14185713                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1520                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        348666                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19794904                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         128534                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       371580                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2358551                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       122396                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14180099                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         16537                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53378                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19787583                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     65962463                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     65962463                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153383                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2634185                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3510                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1820                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           368753                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1330831                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       718799                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8498                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       206015                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14162660                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13455270                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1967                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1561922                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3727784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23124636                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581859                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.271119                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17401934     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2377063     10.28%     85.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1198239      5.18%     90.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       881932      3.81%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       695706      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       284115      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179599      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93444      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12604      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23124636                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2527     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8252     36.51%     47.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11822     52.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11316412     84.10%     84.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200070      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1220820      9.07%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716281      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13455270                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.538013                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22601                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001680                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50059744                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15728158                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13248588                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13477871                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        27322                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       216280                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9749                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        348666                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         101369                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11826                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14166202                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1537                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1330831                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       718799                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1822                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9958                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118582                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114459                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233041                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13265268                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147405                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       190002                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1863633                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1885525                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            716228                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530416                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13248713                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13248588                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7606162                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20498263                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529749                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371064                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305296                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1860903                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206432                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22775970                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540275                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.384839                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17704914     77.74%     77.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2524062     11.08%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       943571      4.14%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       450175      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       394413      1.73%     96.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       218127      0.96%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       182131      0.80%     98.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86122      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       272455      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22775970                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305296                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823601                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114551                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774541                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086908                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       272455                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36669649                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28681082                       # The number of ROB writes
system.switch_cpus0.timesIdled                 303951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1884549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.500918                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.500918                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.399853                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.399853                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59704485                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18456412                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13147077                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3394                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                25009185                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1956250                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1764513                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       104625                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       726899                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          695651                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          107628                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4612                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20704749                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12309095                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1956250                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       803279                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2431537                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         328818                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        445742                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1190430                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       104966                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23803657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.606790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.936451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21372120     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           86170      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          177020      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           73809      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          402871      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          358992      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           69310      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          147033      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1116332      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23803657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078221                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.492183                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20590414                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       561668                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2422301                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7893                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        221376                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       172172                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          253                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14434309                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1539                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        221376                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20612405                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         387577                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       106421                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2409392                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        66479                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14425677                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         27453                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        24457                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          391                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     16952850                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     67939377                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     67939377                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15001569                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         1951251                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1684                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          855                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           170735                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3397789                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1717621                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15674                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        83603                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14394610                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1690                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13829924                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7190                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1128298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      2712300                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23803657                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581000                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.378696                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18894782     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1464743      6.15%     85.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1208326      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       522263      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       661998      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       640339      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       364551      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        28493      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        18162      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23803657                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          34993     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        272773     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         7899      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8683278     62.79%     62.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       121040      0.88%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          828      0.01%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      3311213     23.94%     87.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1713565     12.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13829924                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.552994                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             315665                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022825                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     51786360                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15524950                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13710467                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14145589                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25342                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       134098                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          353                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11046                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1226                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        221376                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         352009                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        17675                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14396316                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          182                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3397789                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1717621                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          856                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         11923                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          353                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        59709                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        62726                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       122435                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13732010                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      3300032                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        97914                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             5013426                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1798955                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1713394                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549079                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13711006                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13710467                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7407701                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14606544                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.548217                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507149                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11130488                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13080477                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1317107                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1671                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       106678                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23582281                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.554674                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378671                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18841784     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1728110      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       812002      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       801862      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       218291      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       933672      3.96%     98.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        70124      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        50979      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       125457      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23582281                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11130488                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13080477                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               4970263                       # Number of memory references committed
system.switch_cpus1.commit.loads              3263688                       # Number of loads committed
system.switch_cpus1.commit.membars                834                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1727329                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11632005                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       126828                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       125457                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            37854369                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29016603                       # The number of ROB writes
system.switch_cpus1.timesIdled                 455600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1205528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11130488                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13080477                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11130488                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.246908                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.246908                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.445056                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.445056                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67871009                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       15934054                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17174903                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1668                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                25009185                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2042048                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1674023                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       201582                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       840125                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          795670                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          209436                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9008                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19498666                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11620237                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2042048                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1005106                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2553970                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         575685                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        600095                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1203020                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       200011                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23023595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.617198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.969528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20469625     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          276453      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          319401      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          175716      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          202065      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          111047      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           76026      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          198037      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1195225      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23023595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081652                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464639                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19335320                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       766853                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2532013                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        20682                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        368726                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       331615                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2138                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14183247                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        11287                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        368726                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19367333                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         256581                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       422316                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2521949                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        86681                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14173639                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         21245                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        41045                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19691824                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     66002439                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     66002439                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16764917                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2926837                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3696                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2061                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           234255                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1357480                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       738474                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        19639                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       163374                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14149786                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3704                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13355088                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        19342                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1802529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4184540                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          414                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23023595                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580061                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269995                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17398897     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2261574      9.82%     85.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1215301      5.28%     90.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       841279      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       735579      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       376133      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        91757      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        59048      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        44027      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23023595                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3397     11.60%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         12657     43.24%     54.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13219     45.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11173700     83.67%     83.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       208961      1.56%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1633      0.01%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1238380      9.27%     94.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       732414      5.48%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13355088                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534007                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              29273                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002192                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     49782385                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15956156                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13128455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13384361                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        33706                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       245557                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          140                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        18559                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          816                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        368726                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         208395                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        14144                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14153510                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6317                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1357480                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       738474                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2061                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10110                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          140                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       115643                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114058                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       229701                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13155021                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1162025                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       200066                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1894175                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1838969                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            732150                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526008                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13128785                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13128455                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7803693                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20442083                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524945                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381746                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9847608                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12082004                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2071600                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3290                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       202594                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22654869                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533307                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.352170                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17719471     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2287897     10.10%     88.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       959897      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       576441      2.54%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       398791      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       257546      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       134402      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       107708      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       212716      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22654869                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9847608                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12082004                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1831787                       # Number of memory references committed
system.switch_cpus2.commit.loads              1111903                       # Number of loads committed
system.switch_cpus2.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1729034                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10892648                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245863                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       212716                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            36595692                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           28676044                       # The number of ROB writes
system.switch_cpus2.timesIdled                 301138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1985590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9847608                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12082004                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9847608                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.539620                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.539620                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393760                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393760                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        59349219                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18216625                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13238726                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3286                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus3.numCycles                25009185                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1953358                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1762032                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       105048                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       733294                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          695541                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          107529                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4611                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20689622                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12292592                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1953358                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       803070                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2428308                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         329893                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        445362                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1189900                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       105371                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23785572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.606464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.935923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21357264     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           85718      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          177167      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           73278      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          402492      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          358347      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           69988      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          146971      0.62%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1114347      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23785572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078106                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491523                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20575490                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       561116                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2419047                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         7881                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        222033                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       171838                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14415405                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1511                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        222033                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20597510                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         386877                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       106716                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2406107                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        66322                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14406775                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         27306                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        24407                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          352                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     16927945                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     67852550                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     67852550                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     14974517                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         1953414                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1679                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          853                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           170639                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      3394916                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1715577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        15527                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        83591                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14375659                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1685                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13809833                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7590                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1131319                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      2723884                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23785572                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580597                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.378300                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18882144     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1465819      6.16%     85.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1205705      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       521014      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       660655      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       639336      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       364201      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        28528      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        18170      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23785572                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          34950     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        272508     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         7868      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8668917     62.77%     62.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       120715      0.87%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          826      0.01%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3308161     23.96%     87.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      1711214     12.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13809833                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.552190                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             315326                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022833                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     51728154                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15509036                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13689166                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14125159                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        24740                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       135455                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          375                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        11313                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1223                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        222033                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         351454                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        17735                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14377360                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          206                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      3394916                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1715577                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          853                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         11971                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          375                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        60325                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        62556                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       122881                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13711147                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3296296                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        98686                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             5007347                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1795858                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           1711051                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548244                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13689713                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13689166                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7395574                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14582826                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.547366                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507143                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11112119                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13058504                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1320340                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1667                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       107097                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23563539                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.554183                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.377966                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18829864     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1726034      7.33%     87.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       811032      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       800765      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       217838      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       932359      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        69686      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        50840      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       125121      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23563539                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11112119                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13058504                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               4963717                       # Number of memory references committed
system.switch_cpus3.commit.loads              3259458                       # Number of loads committed
system.switch_cpus3.commit.membars                832                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1724370                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11612328                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       126526                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       125121                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            37817223                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28979762                       # The number of ROB writes
system.switch_cpus3.timesIdled                 455604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1223613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11112119                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13058504                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11112119                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.250622                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.250622                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.444322                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.444322                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67770478                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       15908333                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17152201                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1664                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus4.numCycles                25009185                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1899284                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1699617                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       153061                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1285464                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1251835                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          111145                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4624                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20152621                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10797968                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1899284                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1362980                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2407264                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         503622                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        276610                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1220413                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       149895                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23186229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.520484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.760191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20778965     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          371319      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          182271      0.79%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          366758      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          113303      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          340246      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           52242      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           84963      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          896162      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23186229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.075943                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.431760                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19921243                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       512959                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2402210                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2022                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        347794                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       175634                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         1940                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12045910                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4582                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        347794                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19947953                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         303404                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       129693                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2377503                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        79875                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12027531                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          9358                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        63400                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     15729172                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     54458087                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     54458087                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     12711805                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3017337                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1581                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          805                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           175235                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2201353                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       344165                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3099                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        78152                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          11963767                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1586                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         11186256                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7281                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2189336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4515412                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23186229                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.482453                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.093415                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18279099     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1531054      6.60%     85.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1659445      7.16%     92.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       958083      4.13%     96.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       488011      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       122155      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       142190      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3432      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2760      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23186229                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          18371     57.50%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          7405     23.18%     80.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         6176     19.33%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8752053     78.24%     78.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        85618      0.77%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          777      0.01%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      2006907     17.94%     96.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       340901      3.05%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      11186256                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.447286                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              31952                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002856                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     45597974                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14154719                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     10898975                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      11218208                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         8421                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       453956                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         8775                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        347794                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         200932                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         9852                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     11965359                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1244                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2201353                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       344165                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          802                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          4069                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          162                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       102969                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        58819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       161788                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11046034                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1978941                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       140222                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2319797                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1681175                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            340856                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.441679                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              10901801                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             10898975                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6602522                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         14252616                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.435799                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.463250                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8691324                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      9758346                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2207430                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       151923                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22838435                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.427277                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.298739                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     19218527     84.15%     84.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1412787      6.19%     90.34% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       916411      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       286706      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       483158      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        92114      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        58591      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        53257      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       316884      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22838435                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8691324                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       9758346                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2082776                       # Number of memory references committed
system.switch_cpus4.commit.loads              1747393                       # Number of loads committed
system.switch_cpus4.commit.membars                782                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1499335                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          8520105                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       119398                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       316884                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            34487301                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           24279634                       # The number of ROB writes
system.switch_cpus4.timesIdled                 452171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1822956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8691324                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              9758346                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8691324                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.877489                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.877489                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.347525                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.347525                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        51387668                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       14172766                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12839178                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1568                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                25009185                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1899113                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1699689                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       152698                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1286993                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1251924                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          111360                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4632                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20150135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10800602                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1899113                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1363284                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2407934                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         503066                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        277803                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1220046                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       149510                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23185415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.520704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.760596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20777481     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          371545      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          182328      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          366242      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          113367      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          340407      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           52467      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           85118      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          896460      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23185415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.075937                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.431865                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19922978                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       509909                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2402969                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1956                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        347602                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       175507                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1941                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12050833                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4573                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        347602                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19949263                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         302521                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       128925                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2378529                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        78568                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12032443                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9188                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        62227                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     15735476                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     54486026                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     54486026                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     12718296                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3017169                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1579                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          803                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           172897                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2201480                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       344582                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         2958                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        78210                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          11969326                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1584                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         11190963                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7156                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2190386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4521350                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23185415                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482673                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.093654                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18277022     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1530360      6.60%     85.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1660307      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       959111      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       487710      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       122548      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       142172      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3436      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2749      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23185415                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          18288     57.34%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7426     23.28%     80.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         6180     19.38%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8755994     78.24%     78.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        85689      0.77%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          778      0.01%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2007214     17.94%     96.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       341288      3.05%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      11190963                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.447474                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              31894                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002850                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     45606391                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14161324                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     10904480                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      11222857                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8708                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       453643                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         8913                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        347602                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         202256                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         9657                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     11970918                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1068                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2201480                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       344582                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          801                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          3998                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          185                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       102957                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        58551                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       161508                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11050937                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1978730                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       140026                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2319976                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1681571                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            341246                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.441875                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              10907117                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             10904480                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6606602                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14269434                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.436019                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.462990                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8695129                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      9763092                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2208275                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1567                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       151559                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22837813                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.427497                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.299037                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     19215581     84.14%     84.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1413907      6.19%     90.33% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       917382      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       287088      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       482943      2.11%     97.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        91840      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        58696      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        52999      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       317377      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22837813                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8695129                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       9763092                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2083506                       # Number of memory references committed
system.switch_cpus5.commit.loads              1747837                       # Number of loads committed
system.switch_cpus5.commit.membars                782                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1500048                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8524376                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       119506                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       317377                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            34491777                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           24290603                       # The number of ROB writes
system.switch_cpus5.timesIdled                 452071                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1823770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8695129                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              9763092                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8695129                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.876229                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.876229                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.347677                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.347677                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        51411388                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       14179865                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12842454                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1566                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                25009185                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2040069                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1672500                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       202121                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       832537                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          793611                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          209323                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8995                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19495809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11611428                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2040069                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1002934                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2551970                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         578473                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        600438                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1203405                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       200688                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23021300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.969375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20469330     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          276583      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          318735      1.38%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          174944      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          201641      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          111009      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           75991      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          198020      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1195047      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23021300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081573                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464287                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19332889                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       766747                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2530288                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        20423                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        370952                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       331237                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2131                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14176489                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        11166                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        370952                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19364909                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         239373                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       439675                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2519869                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        86513                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14166411                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         21124                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        40974                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19682297                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     65970290                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     65970290                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16738900                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2943394                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3728                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2093                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           235435                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1358155                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       738261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        19712                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       163728                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14142124                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3734                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13342672                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        19268                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1813884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4216370                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          448                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23021300                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579579                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.269416                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17402043     75.59%     75.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2258218      9.81%     85.40% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1214533      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       841578      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       734777      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       375774      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        91842      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        58656      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        43879      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23021300                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3394     11.45%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         13153     44.38%     55.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13088     44.16%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11162860     83.66%     83.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       208692      1.56%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1631      0.01%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1237589      9.28%     94.51% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       731900      5.49%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13342672                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533511                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              29635                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002221                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     49755547                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15959875                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13113935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13372307                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        33364                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       247988                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        19491                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          815                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        370952                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         191565                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13907                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14145879                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         6298                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1358155                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       738261                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2093                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9833                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          134                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       115997                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       114588                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       230585                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13140809                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1160392                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       201863                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1892038                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1836785                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            731646                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525439                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13114223                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13113935                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7795013                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20422748                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524365                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381683                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9832325                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12063224                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2082760                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3286                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       203169                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22650348                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.532584                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.351426                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17722214     78.24%     78.24% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2285105     10.09%     88.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       959289      4.24%     92.57% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       573687      2.53%     95.10% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       398364      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       257051      1.13%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       134931      0.60%     98.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       107473      0.47%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       212234      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22650348                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9832325                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12063224                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1828935                       # Number of memory references committed
system.switch_cpus6.commit.loads              1110165                       # Number of loads committed
system.switch_cpus6.commit.membars               1640                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1726339                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10875703                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       245471                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       212234                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            36584033                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           28662936                       # The number of ROB writes
system.switch_cpus6.timesIdled                 301953                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1987885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9832325                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12063224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9832325                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.543568                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.543568                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.393149                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.393149                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        59279775                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18198132                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13227838                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3282                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus7.numCycles                25009185                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1953713                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1762431                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       105216                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       732505                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          695629                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          107459                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4588                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20696532                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12296603                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1953713                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       803088                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2429817                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         330186                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        445049                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1190531                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       105571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23793817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.606470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.935848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21364000     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           86106      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          177530      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           73431      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          402636      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          358876      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           69745      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          146570      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1114923      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23793817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078120                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491683                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20582512                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       560623                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2420643                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         7862                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        222172                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       171804                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14420871                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1509                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        222172                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20604213                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         387333                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       106585                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2408074                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        65433                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14412181                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         27387                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        23985                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          261                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     16934666                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     67879510                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     67879510                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     14978381                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         1956267                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1678                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          852                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           167868                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      3396412                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1716263                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        15490                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        83702                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14381659                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1684                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13815626                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7280                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1131487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      2723389                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23793817                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580639                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.378440                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18890158     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1464050      6.15%     85.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1206150      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       520987      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       661674      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       640113      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       363918      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        28590      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        18177      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23793817                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          34923     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        272671     86.43%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         7893      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8672936     62.78%     62.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       120675      0.87%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          826      0.01%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      3309090     23.95%     87.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1712099     12.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13815626                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.552422                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             315487                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022836                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     51747834                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15515188                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13695341                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      14131113                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        24713                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       135264                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          361                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11159                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1222                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        222172                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         351934                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        17700                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14383359                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          177                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      3396412                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1716263                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          852                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         11897                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          361                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        60192                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        62711                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       122903                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13717073                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      3297463                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        98551                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             5009396                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1796383                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1711933                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548481                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13695852                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13695341                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7399199                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         14591017                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.547612                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507106                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11115816                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13062705                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1321805                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1667                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       107263                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23571645                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.554170                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378036                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18837160     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1726208      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       810519      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       801221      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       217937      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       932646      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        69916      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        50982      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       125056      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23571645                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11115816                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13062705                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               4966238                       # Number of memory references committed
system.switch_cpus7.commit.loads              3261139                       # Number of loads committed
system.switch_cpus7.commit.membars                832                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1724874                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11616025                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       126526                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       125056                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            37831060                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28991250                       # The number of ROB writes
system.switch_cpus7.timesIdled                 456131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1215368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11115816                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13062705                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11115816                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.249874                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.249874                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.444469                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.444469                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        67800342                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       15914755                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       17158464                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1664                       # number of misc regfile writes
system.l2.replacements                          15346                       # number of replacements
system.l2.tagsinuse                      32765.579989                       # Cycle average of tags in use
system.l2.total_refs                          1532883                       # Total number of references to valid blocks.
system.l2.sampled_refs                          48114                       # Sample count of references to valid blocks.
system.l2.avg_refs                          31.859396                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           300.706895                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     31.081428                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    489.996533                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     32.892677                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1286.760169                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     28.717798                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    771.188144                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     30.142432                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1293.610787                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     24.687193                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    687.126429                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     25.403649                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    696.814451                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     26.595670                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    786.677128                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     29.577264                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1296.767959                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2191.086763                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3515.177164                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2732.521357                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3462.012595                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3427.582903                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3424.918353                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2680.143488                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3493.390760                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009177                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000949                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.014954                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001004                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.039269                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000876                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.023535                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000920                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.039478                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000753                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.020969                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000775                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.021265                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000812                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.024007                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000903                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.039574                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.066867                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.107275                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.083390                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.105652                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.104602                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.104520                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.081791                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.106610                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999926                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2971                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5375                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4082                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         5331                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4021                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4020                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4046                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         5334                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   35190                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12736                       # number of Writeback hits
system.l2.Writeback_hits::total                 12736                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    84                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2986                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5384                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4097                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5340                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4027                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4026                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4061                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         5343                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35274                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2986                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5384                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4097                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5340                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4027                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4026                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4061                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         5343                       # number of overall hits
system.l2.overall_hits::total                   35274                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1064                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2615                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1522                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2648                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1485                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1508                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1567                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2658                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15340                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1064                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2615                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1525                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2648                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1485                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1508                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1570                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2658                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15346                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1064                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2615                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1525                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2648                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1485                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1508                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1570                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2658                       # number of overall misses
system.l2.overall_misses::total                 15346                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5554641                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    160707698                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5872881                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    397386329                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5177984                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    230399806                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5662915                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    403437508                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4516599                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    224698030                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4403229                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    227223570                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5121820                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    237499961                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5555372                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    401931814                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2325150157                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       514093                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       405760                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        919853                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5554641                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    160707698                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5872881                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    397386329                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5177984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    230913899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5662915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    403437508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4516599                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    224698030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4403229                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    227223570                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5121820                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    237905721                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5555372                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    401931814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2326070010                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5554641                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    160707698                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5872881                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    397386329                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5177984                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    230913899                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5662915                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    403437508                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4516599                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    224698030                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4403229                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    227223570                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5121820                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    237905721                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5555372                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    401931814                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2326070010                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4035                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7990                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         5604                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         7979                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5506                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         5528                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         5613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         7992                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               50530                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12736                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12736                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                90                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4050                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7999                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         5622                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         7988                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5512                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         5534                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         5631                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         8001                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                50620                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4050                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7999                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         5622                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         7988                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5512                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         5534                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         5631                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         8001                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               50620                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.926829                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.263693                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.327284                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.271592                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.331871                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.269706                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.272793                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.279173                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.332583                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.303582                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.066667                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.926829                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.262716                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.326916                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.271256                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.331497                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.269412                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.272497                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.278814                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.332208                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.303161                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.926829                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.262716                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.326916                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.271256                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.331497                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.269412                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.272497                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.278814                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.332208                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.303161                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 146174.763158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151041.069549                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 158726.513514                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151964.179350                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 147942.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151379.636005                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 161797.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 152355.554381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150553.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151311.804714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 146774.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150678.759947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 155206.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151563.472240                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 158724.914286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151215.881866                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151574.325750                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 171364.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 135253.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 153308.833333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 146174.763158                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151041.069549                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 158726.513514                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151964.179350                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 147942.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151418.950164                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 161797.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 152355.554381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150553.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151311.804714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 146774.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150678.759947                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 155206.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151532.306369                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 158724.914286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151215.881866                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151575.003910                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 146174.763158                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151041.069549                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 158726.513514                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151964.179350                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 147942.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151418.950164                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 161797.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 152355.554381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150553.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151311.804714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 146774.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150678.759947                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 155206.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151532.306369                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 158724.914286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151215.881866                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151575.003910                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4721                       # number of writebacks
system.l2.writebacks::total                      4721                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1064                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2615                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1522                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2648                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1485                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1508                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1567                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2658                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15340                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15346                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15346                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3341814                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     98747132                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3719410                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    245176755                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3141579                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    141742446                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3630023                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    249274178                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2772990                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    138170855                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2656200                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    139371434                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3201461                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    146207267                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3522129                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    247158814                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1431834487                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       339105                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       231049                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       570154                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3341814                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     98747132                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3719410                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    245176755                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3141579                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    142081551                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3630023                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    249274178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2772990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    138170855                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2656200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    139371434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3201461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    146438316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3522129                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    247158814                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1432404641                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3341814                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     98747132                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3719410                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    245176755                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3141579                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    142081551                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3630023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    249274178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2772990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    138170855                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2656200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    139371434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3201461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    146438316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3522129                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    247158814                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1432404641                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.926829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.263693                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.327284                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.271592                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.331871                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.269706                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.272793                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.279173                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.332583                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.303582                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.926829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.262716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.326916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.271256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.331497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.269412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.272497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.278814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.332208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.303161                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.926829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.262716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.326916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.271256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.331497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.269412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.272497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.278814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.332208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.303161                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87942.473684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92807.454887                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100524.594595                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93757.841300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89759.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93129.070959                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 103714.942857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94136.774169                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst        92433                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93044.346801                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst        88540                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92421.375332                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 97013.969697                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93303.935546                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 100632.257143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92986.762227                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93339.927445                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       113035                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 77016.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95025.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 87942.473684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92807.454887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 100524.594595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93757.841300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89759.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93168.230164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 103714.942857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 94136.774169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst        92433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93044.346801                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst        88540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92421.375332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 97013.969697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93272.812739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 100632.257143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92986.762227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93340.586537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 87942.473684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92807.454887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 100524.594595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93757.841300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89759.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93168.230164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 103714.942857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 94136.774169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst        92433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93044.346801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst        88540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92421.375332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 97013.969697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93272.812739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 100632.257143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92986.762227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93340.586537                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               508.297965                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001229347                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1940366.951550                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    33.297965                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.053362                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.814580                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221251                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221251                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221251                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221251                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221251                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221251                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7300417                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7300417                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7300417                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7300417                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7300417                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7300417                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221299                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221299                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221299                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221299                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221299                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221299                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 152092.020833                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 152092.020833                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 152092.020833                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 152092.020833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 152092.020833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 152092.020833                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6185361                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6185361                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6185361                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6185361                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6185361                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6185361                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 150862.463415                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 150862.463415                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 150862.463415                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 150862.463415                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 150862.463415                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 150862.463415                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4050                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152642994                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4306                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35448.907106                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.918462                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.081538                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.862963                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.137037                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       839398                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         839398                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705704                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1802                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1802                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1545102                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1545102                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1545102                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1545102                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12875                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12875                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           86                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12961                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12961                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12961                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12961                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1433153253                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1433153253                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6808675                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6808675                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1439961928                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1439961928                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1439961928                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1439961928                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       852273                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       852273                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1558063                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1558063                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1558063                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1558063                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015107                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015107                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008319                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008319                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008319                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008319                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111312.874019                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111312.874019                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79170.639535                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79170.639535                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111099.600957                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111099.600957                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111099.600957                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111099.600957                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          853                       # number of writebacks
system.cpu0.dcache.writebacks::total              853                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8840                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8840                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8911                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8911                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8911                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8911                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4035                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4035                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4050                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4050                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    366951128                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    366951128                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       970995                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       970995                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    367922123                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    367922123                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    367922123                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    367922123                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004734                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004734                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002599                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002599                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002599                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002599                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90942.039157                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90942.039157                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64733                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64733                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90844.968642                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90844.968642                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90844.968642                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90844.968642                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               575.292741                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1032147145                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1776501.110155                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    34.171865                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.120876                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.054763                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867181                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.921943                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1190380                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1190380                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1190380                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1190380                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1190380                       # number of overall hits
system.cpu1.icache.overall_hits::total        1190380                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8327946                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8327946                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8327946                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8327946                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8327946                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8327946                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1190430                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1190430                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1190430                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1190430                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1190430                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1190430                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 166558.920000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 166558.920000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 166558.920000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 166558.920000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 166558.920000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 166558.920000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6516144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6516144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6516144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6516144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6516144                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6516144                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 171477.473684                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 171477.473684                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 171477.473684                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 171477.473684                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 171477.473684                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 171477.473684                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7998                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               406958720                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8254                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              49304.424521                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.001788                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.998212                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.433601                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.566399                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      3113724                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3113724                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      1704850                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1704850                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          836                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          836                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          834                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          834                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      4818574                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4818574                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      4818574                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4818574                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        28204                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        28204                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           29                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        28233                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         28233                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        28233                       # number of overall misses
system.cpu1.dcache.overall_misses::total        28233                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3083359723                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3083359723                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2247515                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2247515                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3085607238                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3085607238                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3085607238                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3085607238                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      3141928                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3141928                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      1704879                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1704879                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      4846807                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4846807                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      4846807                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4846807                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008977                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008977                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005825                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005825                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005825                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005825                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109323.490391                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109323.490391                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 77500.517241                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77500.517241                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109290.802890                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109290.802890                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109290.802890                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109290.802890                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2047                       # number of writebacks
system.cpu1.dcache.writebacks::total             2047                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        20214                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        20214                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        20234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        20234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        20234                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        20234                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7990                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7990                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7999                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7999                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7999                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7999                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    795273160                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    795273160                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       596861                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       596861                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    795870021                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    795870021                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    795870021                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    795870021                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001650                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001650                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001650                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001650                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 99533.561952                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99533.561952                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66317.888889                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66317.888889                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 99496.189649                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99496.189649                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 99496.189649                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99496.189649                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               511.595554                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002527124                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1935380.548263                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    29.595554                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.047429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.819865                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1202973                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1202973                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1202973                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1202973                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1202973                       # number of overall hits
system.cpu2.icache.overall_hits::total        1202973                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           47                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.cpu2.icache.overall_misses::total           47                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7154448                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7154448                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7154448                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7154448                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7154448                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7154448                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1203020                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1203020                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1203020                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1203020                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1203020                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1203020                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 152222.297872                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 152222.297872                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 152222.297872                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 152222.297872                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 152222.297872                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 152222.297872                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5613523                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5613523                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5613523                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5613523                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5613523                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5613523                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155931.194444                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155931.194444                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155931.194444                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155931.194444                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155931.194444                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155931.194444                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5622                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               158556083                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5878                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              26974.495236                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.939850                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.060150                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.886484                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.113516                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       848883                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         848883                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       715839                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        715839                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1678                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1678                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1643                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1643                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1564722                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1564722                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1564722                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1564722                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        19413                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19413                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          486                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          486                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        19899                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         19899                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        19899                       # number of overall misses
system.cpu2.dcache.overall_misses::total        19899                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2295400147                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2295400147                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     61567145                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     61567145                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2356967292                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2356967292                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2356967292                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2356967292                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       868296                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       868296                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       716325                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       716325                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1643                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1643                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1584621                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1584621                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1584621                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1584621                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.022358                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022358                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000678                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000678                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012558                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012558                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012558                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012558                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 118240.361974                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 118240.361974                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 126681.368313                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 126681.368313                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 118446.519524                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 118446.519524                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 118446.519524                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 118446.519524                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2205                       # number of writebacks
system.cpu2.dcache.writebacks::total             2205                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13809                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13809                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          468                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          468                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        14277                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        14277                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        14277                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        14277                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5604                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5604                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5622                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5622                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5622                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5622                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    516507579                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    516507579                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1533395                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1533395                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    518040974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    518040974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    518040974                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    518040974                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006454                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006454                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003548                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003548                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003548                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003548                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92167.662206                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92167.662206                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 85188.611111                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 85188.611111                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92145.317325                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92145.317325                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92145.317325                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92145.317325                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               573.431025                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1032146617                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1782636.644214                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    31.923556                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.507470                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.051160                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.867800                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.918960                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1189852                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1189852                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1189852                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1189852                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1189852                       # number of overall hits
system.cpu3.icache.overall_hits::total        1189852                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8773445                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8773445                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8773445                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8773445                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8773445                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8773445                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1189900                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1189900                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1189900                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1189900                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1189900                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1189900                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 182780.104167                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 182780.104167                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 182780.104167                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 182780.104167                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 182780.104167                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 182780.104167                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6940246                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6940246                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6940246                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6940246                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6940246                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6940246                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 192784.611111                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 192784.611111                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 192784.611111                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 192784.611111                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 192784.611111                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 192784.611111                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  7988                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               406953737                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  8244                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              49363.626516                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   110.986724                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   145.013276                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.433542                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.566458                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      3111058                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3111058                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      1702537                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1702537                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          834                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          834                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          832                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          832                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      4813595                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4813595                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      4813595                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4813595                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        28060                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        28060                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           30                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        28090                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         28090                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        28090                       # number of overall misses
system.cpu3.dcache.overall_misses::total        28090                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3091760171                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3091760171                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2501521                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2501521                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3094261692                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3094261692                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3094261692                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3094261692                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      3139118                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3139118                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      1702567                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1702567                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          832                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          832                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      4841685                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4841685                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      4841685                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4841685                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008939                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008939                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000018                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005802                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005802                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005802                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005802                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 110183.897755                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 110183.897755                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 83384.033333                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83384.033333                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 110155.275614                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 110155.275614                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 110155.275614                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 110155.275614                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1976                       # number of writebacks
system.cpu3.dcache.writebacks::total             1976                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        20081                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        20081                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           21                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        20102                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        20102                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        20102                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        20102                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         7979                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7979                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         7988                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         7988                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         7988                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         7988                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    801171356                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    801171356                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       636635                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       636635                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    801807991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    801807991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    801807991                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    801807991                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001650                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001650                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001650                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001650                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 100409.995739                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 100409.995739                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 70737.222222                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 70737.222222                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 100376.563721                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 100376.563721                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 100376.563721                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 100376.563721                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               551.523730                       # Cycle average of tags in use
system.cpu4.icache.total_refs               921365407                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1651192.485663                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    25.770027                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.753703                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.041298                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842554                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.883852                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1220375                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1220375                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1220375                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1220375                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1220375                       # number of overall hits
system.cpu4.icache.overall_hits::total        1220375                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.cpu4.icache.overall_misses::total           38                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5723703                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5723703                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5723703                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5723703                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5723703                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5723703                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1220413                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1220413                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1220413                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1220413                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1220413                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1220413                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000031                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000031                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 150623.763158                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 150623.763158                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 150623.763158                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 150623.763158                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 150623.763158                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 150623.763158                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           31                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           31                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           31                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4905536                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4905536                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4905536                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4905536                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4905536                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4905536                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 158243.096774                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 158243.096774                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 158243.096774                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 158243.096774                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 158243.096774                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 158243.096774                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5511                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               205506032                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5767                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35634.824345                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   193.997756                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    62.002244                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.757804                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.242196                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1812863                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1812863                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       333771                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        333771                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          794                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          794                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          784                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          784                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2146634                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2146634                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2146634                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2146634                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        18592                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        18592                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           30                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18622                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18622                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18622                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18622                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1878901488                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1878901488                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2579959                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2579959                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1881481447                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1881481447                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1881481447                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1881481447                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1831455                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1831455                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       333801                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       333801                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2165256                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2165256                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2165256                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2165256                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010151                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010151                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000090                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000090                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008600                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008600                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008600                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008600                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 101059.675559                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 101059.675559                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85998.633333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85998.633333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 101035.412254                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 101035.412254                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 101035.412254                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 101035.412254                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          688                       # number of writebacks
system.cpu4.dcache.writebacks::total              688                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13086                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13086                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13110                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13110                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13110                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13110                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5506                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5506                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5512                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5512                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5512                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5512                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    505770650                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    505770650                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       389705                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       389705                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    506160355                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    506160355                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    506160355                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    506160355                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003006                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003006                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002546                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002546                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002546                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002546                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91858.091173                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 91858.091173                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64950.833333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64950.833333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 91828.801705                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 91828.801705                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 91828.801705                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 91828.801705                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               552.403509                       # Cycle average of tags in use
system.cpu5.icache.total_refs               921365041                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1651191.829749                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    26.235322                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.168187                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.042044                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.885262                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1220009                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1220009                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1220009                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1220009                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1220009                       # number of overall hits
system.cpu5.icache.overall_hits::total        1220009                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.cpu5.icache.overall_misses::total           37                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5674562                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5674562                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5674562                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5674562                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5674562                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5674562                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1220046                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1220046                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1220046                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1220046                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1220046                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1220046                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000030                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000030                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 153366.540541                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 153366.540541                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 153366.540541                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 153366.540541                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 153366.540541                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 153366.540541                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            6                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            6                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           31                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           31                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           31                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4938162                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4938162                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4938162                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4938162                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4938162                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4938162                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 159295.548387                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 159295.548387                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 159295.548387                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 159295.548387                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 159295.548387                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 159295.548387                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5534                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               205505890                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5790                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35493.245250                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   194.674559                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    61.325441                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.760447                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.239553                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1812439                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1812439                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       334057                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        334057                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          791                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          791                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          783                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          783                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2146496                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2146496                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2146496                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2146496                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18570                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18570                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           30                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18600                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18600                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18600                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18600                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1884684741                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1884684741                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2502638                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2502638                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1887187379                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1887187379                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1887187379                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1887187379                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1831009                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1831009                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       334087                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       334087                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          783                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          783                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2165096                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2165096                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2165096                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2165096                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010142                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010142                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000090                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000090                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008591                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008591                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008591                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008591                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 101490.831502                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 101490.831502                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 83421.266667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 83421.266667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 101461.687043                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 101461.687043                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 101461.687043                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 101461.687043                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          698                       # number of writebacks
system.cpu5.dcache.writebacks::total              698                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13042                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13042                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13066                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13066                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13066                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13066                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5528                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5528                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5534                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5534                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5534                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5534                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    508881146                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    508881146                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    509265746                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    509265746                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    509265746                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    509265746                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002556                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002556                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002556                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002556                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92055.200072                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 92055.200072                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 92024.890857                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 92024.890857                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 92024.890857                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 92024.890857                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               509.514551                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1002527516                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1942882.782946                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    27.514551                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.044094                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.816530                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1203365                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1203365                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1203365                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1203365                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1203365                       # number of overall hits
system.cpu6.icache.overall_hits::total        1203365                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.cpu6.icache.overall_misses::total           40                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6606710                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6606710                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6606710                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6606710                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6606710                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6606710                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1203405                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1203405                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1203405                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1203405                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1203405                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1203405                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000033                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000033                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 165167.750000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 165167.750000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 165167.750000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 165167.750000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 165167.750000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 165167.750000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            6                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            6                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5539793                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5539793                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5539793                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5539793                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5539793                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5539793                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162935.088235                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162935.088235                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162935.088235                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162935.088235                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162935.088235                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162935.088235                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5631                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158554298                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5887                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              26932.953627                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   226.965046                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    29.034954                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.886582                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.113418                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       848207                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         848207                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       714728                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        714728                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1682                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1682                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1641                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1641                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1562935                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1562935                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1562935                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1562935                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        19212                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        19212                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          489                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          489                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        19701                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         19701                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        19701                       # number of overall misses
system.cpu6.dcache.overall_misses::total        19701                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2278496244                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2278496244                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     56794067                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     56794067                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2335290311                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2335290311                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2335290311                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2335290311                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       867419                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       867419                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       715217                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       715217                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1641                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1641                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1582636                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1582636                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1582636                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1582636                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.022148                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.022148                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000684                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000684                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012448                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012448                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012448                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012448                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 118597.555903                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 118597.555903                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 116143.286299                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 116143.286299                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 118536.638292                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 118536.638292                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 118536.638292                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 118536.638292                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2154                       # number of writebacks
system.cpu6.dcache.writebacks::total             2154                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13599                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13599                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          471                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          471                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        14070                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        14070                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        14070                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        14070                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5613                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5613                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5631                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5631                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5631                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5631                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    522089787                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    522089787                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1429616                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1429616                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    523519403                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    523519403                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    523519403                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    523519403                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006471                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006471                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003558                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003558                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003558                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003558                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93014.392838                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 93014.392838                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 79423.111111                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 79423.111111                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 92970.947079                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 92970.947079                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 92970.947079                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 92970.947079                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               572.659104                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1032147248                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1782637.734024                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    31.151773                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.507331                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.049923                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867800                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.917723                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1190483                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1190483                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1190483                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1190483                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1190483                       # number of overall hits
system.cpu7.icache.overall_hits::total        1190483                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8520502                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8520502                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8520502                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8520502                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8520502                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8520502                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1190531                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1190531                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1190531                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1190531                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1190531                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1190531                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 177510.458333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 177510.458333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 177510.458333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 177510.458333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 177510.458333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 177510.458333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6600227                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6600227                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6600227                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6600227                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6600227                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6600227                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 183339.638889                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 183339.638889                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 183339.638889                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 183339.638889                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 183339.638889                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 183339.638889                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  8001                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               406955636                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  8257                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              49286.137338                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   110.987296                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   145.012704                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.433544                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.566456                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      3112117                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        3112117                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      1703377                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1703377                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          834                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          834                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          832                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          832                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      4815494                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         4815494                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      4815494                       # number of overall hits
system.cpu7.dcache.overall_hits::total        4815494                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        28186                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        28186                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        28216                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         28216                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        28216                       # number of overall misses
system.cpu7.dcache.overall_misses::total        28216                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   3086937174                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   3086937174                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2442531                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2442531                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   3089379705                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   3089379705                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   3089379705                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   3089379705                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      3140303                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      3140303                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      1703407                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1703407                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          832                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          832                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      4843710                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      4843710                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      4843710                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      4843710                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008976                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008976                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000018                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005825                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005825                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005825                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005825                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 109520.228979                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 109520.228979                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 81417.700000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 81417.700000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 109490.349624                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 109490.349624                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 109490.349624                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 109490.349624                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2115                       # number of writebacks
system.cpu7.dcache.writebacks::total             2115                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        20194                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        20194                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        20215                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        20215                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        20215                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        20215                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         7992                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         7992                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         8001                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         8001                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         8001                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         8001                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    799071781                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    799071781                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       624212                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       624212                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    799695993                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    799695993                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    799695993                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    799695993                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001652                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001652                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001652                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 99983.956582                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 99983.956582                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69356.888889                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69356.888889                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 99949.505437                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 99949.505437                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 99949.505437                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 99949.505437                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
