
synthesis -f "sim_statistics_cycle_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Sun Apr 27 13:26:43 2025


Command Line:  synthesis -f sim_statistics_cycle_impl1_lattice.synproj -gui -msgset D:/Project/C20F_haikang/sim/sim_statistics_cycle/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-25F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-25F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = ram_w32_depth64.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/Project/C20F_haikang/sim/sim_statistics_cycle (searchpath added)
-p D:/lscc/diamond/3.12/ispfpga/sa5p00/data (searchpath added)
-p D:/Project/C20F_haikang/sim/sim_statistics_cycle/impl1 (searchpath added)
-p D:/Project/C20F_haikang/sim/sim_statistics_cycle (searchpath added)
Verilog design file = D:/Project/C20F_haikang/C200_FPGA/rtl_tjs/statistics_cycle.v
Verilog design file = D:/Project/C20F_haikang/sim/sim_statistics_cycle/impl1/ram_w32_depth64/ram_w32_depth64.v
NGD file = sim_statistics_cycle_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/project/c20f_haikang/c200_fpga/rtl_tjs/statistics_cycle.v. VERI-1482
Analyzing Verilog file d:/project/c20f_haikang/sim/sim_statistics_cycle/impl1/ram_w32_depth64/ram_w32_depth64.v. VERI-1482
Analyzing Verilog file D:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): ram_w32_depth64
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/sim/sim_statistics_cycle/impl1/ram_w32_depth64/ram_w32_depth64.v(8): " arg1="ram_w32_depth64" arg2="d:/project/c20f_haikang/sim/sim_statistics_cycle/impl1/ram_w32_depth64/ram_w32_depth64.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757): " arg1="VHI" arg2="D:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="757"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761): " arg1="VLO" arg2="D:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="761"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(959): " arg1="PDPW16KD(RESETMODE=&quot;ASYNC&quot;,CSDECODE_W=&quot;0b001&quot;)" arg2="D:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="959"  />
Last elaborated design is ram_w32_depth64()
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Top-level module name = ram_w32_depth64.
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="d:/project/c20f_haikang/sim/sim_statistics_cycle/impl1/ram_w32_depth64/ram_w32_depth64.v(126): " arg1="" arg2="d:/project/c20f_haikang/sim/sim_statistics_cycle/impl1/ram_w32_depth64/ram_w32_depth64.v" arg3="126"  />



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in ram_w32_depth64_drc.log.
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
     87 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file sim_statistics_cycle_impl1.ngd.

################### Begin Area Report (ram_w32_depth64)######################
Number of register bits => 0 of 24879 (0 % )
GSR => 1
IB => 50
OB => 32
PDPW16KD => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : RdClock_c, loads : 1
  Net : WrClock_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 2
Top 2 highest fanout Clock Enables:
  Net : RdClockEn_c, loads : 2
  Net : WrClockEn_c, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : RdClockEn_c, loads : 2
  Net : WrAddress_c_5, loads : 1
  Net : WrAddress_c_4, loads : 1
  Net : WrAddress_c_3, loads : 1
  Net : WrAddress_c_2, loads : 1
  Net : WrAddress_c_1, loads : 1
  Net : WrAddress_c_0, loads : 1
  Net : RdAddress_c_5, loads : 1
  Net : RdAddress_c_4, loads : 1
  Net : RdAddress_c_3, loads : 1
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets RdClock_c]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets WrClock_c]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 92.906  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.578  secs
--------------------------------------------------------------
