

================================================================
== Vitis HLS Report for 'CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3'
================================================================
* Date:           Fri May 27 19:40:44 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        CnnKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.763 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103|  0.412 us|  0.412 us|  103|  103|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_220_3  |      101|      101|        39|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 1, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.17>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%item = alloca i32 1"   --->   Operation 42 'alloca' 'item' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 43 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sub_ln225_2_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %sub_ln225_2"   --->   Operation 44 'read' 'sub_ln225_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln203_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln203"   --->   Operation 45 'read' 'zext_ln203_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%idx_4_cast_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %idx_4_cast"   --->   Operation 46 'read' 'idx_4_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln207_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %sext_ln207"   --->   Operation 47 'read' 'sext_ln207_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln208_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %sext_ln208"   --->   Operation 48 'read' 'sext_ln208_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln220_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln220"   --->   Operation 49 'read' 'sext_ln220_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_V_2_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %data_V_2"   --->   Operation 50 'read' 'data_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln203_cast = zext i6 %zext_ln203_read"   --->   Operation 51 'zext' 'zext_ln203_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln207_cast = sext i23 %sext_ln207_read"   --->   Operation 52 'sext' 'sext_ln207_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln208_cast = sext i23 %sext_ln208_read"   --->   Operation 53 'sext' 'sext_ln208_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln220_cast = sext i32 %sext_ln220_read"   --->   Operation 54 'sext' 'sext_ln220_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln0 = store i512 %data_V_2_read, i512 %p_Val2_s"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %item"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%item_1 = load i7 %item" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:222]   --->   Operation 58 'load' 'item_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.59ns)   --->   "%icmp_ln220 = icmp_eq  i7 %item_1, i7 64" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:220]   --->   Operation 59 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.70ns)   --->   "%item_2 = add i7 %item_1, i7 1" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:220]   --->   Operation 61 'add' 'item_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %icmp_ln220, void %.split28, void %.exitStub" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:220]   --->   Operation 62 'br' 'br_ln220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i7 %item_1" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:220]   --->   Operation 63 'zext' 'zext_ln220' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln218 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:218]   --->   Operation 64 'specpipeline' 'specpipeline_ln218' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:218]   --->   Operation 65 'specloopname' 'specloopname_ln218' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln222 = trunc i7 %item_1" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:222]   --->   Operation 66 'trunc' 'trunc_ln222' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.88ns)   --->   "%add_ln222 = add i33 %zext_ln220, i33 %sext_ln220_cast" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:222]   --->   Operation 67 'add' 'add_ln222' <Predicate = (!icmp_ln220)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.88ns)   --->   "%icmp_ln223 = icmp_slt  i33 %add_ln222, i33 %sext_ln208_cast" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:223]   --->   Operation 68 'icmp' 'icmp_ln223' <Predicate = (!icmp_ln220)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.88ns)   --->   "%icmp_ln223_1 = icmp_slt  i33 %add_ln222, i33 %sext_ln207_cast" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:223]   --->   Operation 69 'icmp' 'icmp_ln223_1' <Predicate = (!icmp_ln220)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln223)   --->   "%xor_ln223 = xor i1 %icmp_ln223_1, i1 1" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:223]   --->   Operation 70 'xor' 'xor_ln223' <Predicate = (!icmp_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln223 = and i1 %icmp_ln223, i1 %xor_ln223" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:223]   --->   Operation 71 'and' 'and_ln223' <Predicate = (!icmp_ln220)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %and_ln223, void %.split28._crit_edge, void" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:223]   --->   Operation 72 'br' 'br_ln223' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %idx_4_cast_read, i6 %trunc_ln222" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 73 'bitconcatenate' 'add_ln1' <Predicate = (!icmp_ln220 & and_ln223)> <Delay = 0.00>
ST_1 : Operation 74 [36/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 74 'urem' 'w' <Predicate = (!icmp_ln220 & and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln220 = store i7 %item_2, i7 %item" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:220]   --->   Operation 75 'store' 'store_ln220' <Predicate = (!icmp_ln220)> <Delay = 0.38>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln220)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 77 [35/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 77 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 78 [34/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 78 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 79 [33/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 79 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.16>
ST_5 : Operation 80 [32/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 80 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 81 [31/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 81 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.16>
ST_7 : Operation 82 [30/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 82 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.16>
ST_8 : Operation 83 [29/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 83 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.16>
ST_9 : Operation 84 [28/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 84 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.16>
ST_10 : Operation 85 [27/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 85 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.16>
ST_11 : Operation 86 [26/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 86 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.16>
ST_12 : Operation 87 [25/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 87 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.16>
ST_13 : Operation 88 [24/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 88 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.16>
ST_14 : Operation 89 [23/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 89 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.16>
ST_15 : Operation 90 [22/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 90 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.16>
ST_16 : Operation 91 [21/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 91 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.16>
ST_17 : Operation 92 [20/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 92 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.16>
ST_18 : Operation 93 [19/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 93 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.16>
ST_19 : Operation 94 [18/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 94 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.16>
ST_20 : Operation 95 [17/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 95 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.16>
ST_21 : Operation 96 [16/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 96 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.16>
ST_22 : Operation 97 [15/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 97 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.16>
ST_23 : Operation 98 [14/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 98 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.16>
ST_24 : Operation 99 [13/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 99 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.16>
ST_25 : Operation 100 [12/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 100 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.16>
ST_26 : Operation 101 [11/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 101 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.16>
ST_27 : Operation 102 [10/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 102 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.16>
ST_28 : Operation 103 [9/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 103 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.16>
ST_29 : Operation 104 [8/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 104 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.16>
ST_30 : Operation 105 [7/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 105 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.16>
ST_31 : Operation 106 [6/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 106 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.16>
ST_32 : Operation 107 [5/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 107 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.16>
ST_33 : Operation 108 [4/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 108 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.16>
ST_34 : Operation 109 [3/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 109 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.16>
ST_35 : Operation 110 [2/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 110 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.16>
ST_36 : Operation 111 [1/36] (1.16ns)   --->   "%w = urem i32 %add_ln1, i32 112" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 111 'urem' 'w' <Predicate = (and_ln223)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.76>
ST_37 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i7 %w" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 112 'trunc' 'trunc_ln224' <Predicate = (and_ln223)> <Delay = 0.00>
ST_37 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i7 %trunc_ln224" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224]   --->   Operation 113 'zext' 'zext_ln224' <Predicate = (and_ln223)> <Delay = 0.00>
ST_37 : Operation 114 [1/1] (0.70ns)   --->   "%sub_ln225 = sub i8 %zext_ln224, i8 %zext_ln203_cast" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225]   --->   Operation 114 'sub' 'sub_ln225' <Predicate = (and_ln223)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln225 = sext i8 %sub_ln225" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225]   --->   Operation 115 'sext' 'sext_ln225' <Predicate = (and_ln223)> <Delay = 0.00>
ST_37 : Operation 116 [1/1] (0.80ns)   --->   "%add_ln225 = add i20 %sub_ln225_2_read, i20 %sext_ln225" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225]   --->   Operation 116 'add' 'add_ln225' <Predicate = (and_ln223)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i20 %add_ln225" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225]   --->   Operation 117 'zext' 'zext_ln225' <Predicate = (and_ln223)> <Delay = 0.00>
ST_37 : Operation 118 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i8 %output_V, i64 0, i64 %zext_ln225" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225]   --->   Operation 118 'getelementptr' 'output_V_addr' <Predicate = (and_ln223)> <Delay = 0.00>
ST_37 : Operation 119 [2/2] (1.24ns)   --->   "%temp_V = load i20 %output_V_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225]   --->   Operation 119 'load' 'temp_V' <Predicate = (and_ln223)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 802816> <RAM>

State 38 <SV = 37> <Delay = 1.24>
ST_38 : Operation 120 [1/2] (1.24ns)   --->   "%temp_V = load i20 %output_V_addr" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225]   --->   Operation 120 'load' 'temp_V' <Predicate = (and_ln223)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 802816> <RAM>
ST_38 : Operation 148 [1/1] (0.00ns)   --->   "%p_Val2_load = load i512 %p_Val2_s"   --->   Operation 148 'load' 'p_Val2_load' <Predicate = (icmp_ln220)> <Delay = 0.00>
ST_38 : Operation 149 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %data_V_6_out, i512 %p_Val2_load"   --->   Operation 149 'write' 'write_ln0' <Predicate = (icmp_ln220)> <Delay = 0.00>
ST_38 : Operation 150 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 150 'ret' 'ret_ln0' <Predicate = (icmp_ln220)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 2.29>
ST_39 : Operation 121 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i512 %p_Val2_s"   --->   Operation 121 'load' 'p_Val2_load_1' <Predicate = (and_ln223)> <Delay = 0.00>
ST_39 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln222, i3 0" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:226]   --->   Operation 122 'bitconcatenate' 'shl_ln4' <Predicate = (and_ln223)> <Delay = 0.00>
ST_39 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln226 = or i9 %shl_ln4, i9 7" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:226]   --->   Operation 123 'or' 'or_ln226' <Predicate = (and_ln223)> <Delay = 0.00>
ST_39 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln225_1 = zext i8 %temp_V"   --->   Operation 124 'zext' 'zext_ln225_1' <Predicate = (and_ln223)> <Delay = 0.00>
ST_39 : Operation 125 [1/1] (0.59ns)   --->   "%icmp_ln414 = icmp_ugt  i9 %shl_ln4, i9 %or_ln226"   --->   Operation 125 'icmp' 'icmp_ln414' <Predicate = (and_ln223)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i9 %shl_ln4"   --->   Operation 126 'zext' 'zext_ln414' <Predicate = (and_ln223)> <Delay = 0.00>
ST_39 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i9 %or_ln226"   --->   Operation 127 'zext' 'zext_ln414_1' <Predicate = (and_ln223)> <Delay = 0.00>
ST_39 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%xor_ln414 = xor i10 %zext_ln414, i10 511"   --->   Operation 128 'xor' 'xor_ln414' <Predicate = (and_ln223)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414 = select i1 %icmp_ln414, i10 %zext_ln414, i10 %zext_ln414_1"   --->   Operation 129 'select' 'select_ln414' <Predicate = (and_ln223)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i10 %zext_ln414_1, i10 %zext_ln414"   --->   Operation 130 'select' 'select_ln414_1' <Predicate = (and_ln223)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i10 %xor_ln414, i10 %zext_ln414"   --->   Operation 131 'select' 'select_ln414_2' <Predicate = (and_ln223)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%xor_ln414_1 = xor i10 %select_ln414, i10 511"   --->   Operation 132 'xor' 'xor_ln414_1' <Predicate = (and_ln223)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_2 = zext i10 %select_ln414_2"   --->   Operation 133 'zext' 'zext_ln414_2' <Predicate = (and_ln223)> <Delay = 0.00>
ST_39 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_3 = zext i10 %select_ln414_1"   --->   Operation 134 'zext' 'zext_ln414_3' <Predicate = (and_ln223)> <Delay = 0.00>
ST_39 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_4 = zext i10 %xor_ln414_1"   --->   Operation 135 'zext' 'zext_ln414_4' <Predicate = (and_ln223)> <Delay = 0.00>
ST_39 : Operation 136 [1/1] (0.74ns) (out node of the LUT)   --->   "%shl_ln414 = shl i512 %zext_ln225_1, i512 %zext_ln414_2"   --->   Operation 136 'shl' 'shl_ln414' <Predicate = (and_ln223)> <Delay = 0.74> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp = partselect i512 @llvm.part.select.i512, i512 %shl_ln414, i32 511, i32 0"   --->   Operation 137 'partselect' 'tmp' <Predicate = (and_ln223)> <Delay = 0.00>
ST_39 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i512 %tmp, i512 %shl_ln414"   --->   Operation 138 'select' 'select_ln414_3' <Predicate = (and_ln223)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_3"   --->   Operation 139 'shl' 'shl_ln414_1' <Predicate = (and_ln223)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_4"   --->   Operation 140 'lshr' 'lshr_ln414' <Predicate = (and_ln223)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 141 [1/1] (0.74ns) (out node of the LUT)   --->   "%and_ln414 = and i512 %shl_ln414_1, i512 %lshr_ln414"   --->   Operation 141 'and' 'and_ln414' <Predicate = (and_ln223)> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414_2 = xor i512 %and_ln414, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095"   --->   Operation 142 'xor' 'xor_ln414_2' <Predicate = (and_ln223)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_1 = and i512 %p_Val2_load_1, i512 %xor_ln414_2"   --->   Operation 143 'and' 'and_ln414_1' <Predicate = (and_ln223)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_2 = and i512 %select_ln414_3, i512 %and_ln414"   --->   Operation 144 'and' 'and_ln414_2' <Predicate = (and_ln223)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 145 [1/1] (0.57ns) (out node of the LUT)   --->   "%p_Result_s = or i512 %and_ln414_1, i512 %and_ln414_2"   --->   Operation 145 'or' 'p_Result_s' <Predicate = (and_ln223)> <Delay = 0.57> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 146 [1/1] (0.38ns)   --->   "%store_ln227 = store i512 %p_Result_s, i512 %p_Val2_s" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:227]   --->   Operation 146 'store' 'store_ln227' <Predicate = (and_ln223)> <Delay = 0.38>
ST_39 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln227 = br void %.split28._crit_edge" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:227]   --->   Operation 147 'br' 'br_ln227' <Predicate = (and_ln223)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.18ns
The critical path consists of the following:
	'alloca' operation ('item') [10]  (0 ns)
	'load' operation ('item', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:222) on local variable 'item' [27]  (0 ns)
	'add' operation ('add_ln222', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:222) [37]  (0.88 ns)
	'icmp' operation ('icmp_ln223', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:223) [38]  (0.884 ns)
	'and' operation ('and_ln223', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:223) [41]  (0.122 ns)
	blocking operation 0.293 ns on control path)

 <State 2>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 3>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 4>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 5>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 6>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 7>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 8>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 9>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 10>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 11>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 12>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 13>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 14>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 15>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 16>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 17>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 18>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 19>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 20>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 21>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 22>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 23>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 24>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 25>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 26>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 27>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 28>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 29>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 30>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 31>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 32>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 33>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 34>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 35>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 36>: 1.17ns
The critical path consists of the following:
	'urem' operation ('w', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:224) [46]  (1.17 ns)

 <State 37>: 2.76ns
The critical path consists of the following:
	'sub' operation ('sub_ln225', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225) [49]  (0.706 ns)
	'add' operation ('add_ln225', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225) [51]  (0.809 ns)
	'getelementptr' operation ('output_V_addr', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225) [53]  (0 ns)
	'load' operation ('temp.V', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225) on array 'output_V' [54]  (1.25 ns)

 <State 38>: 1.25ns
The critical path consists of the following:
	'load' operation ('temp.V', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225) on array 'output_V' [54]  (1.25 ns)

 <State 39>: 2.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln414') [58]  (0.593 ns)
	'select' operation ('select_ln414_1') [63]  (0 ns)
	'shl' operation ('shl_ln414_1') [72]  (0 ns)
	'and' operation ('and_ln414') [74]  (0.74 ns)
	'xor' operation ('xor_ln414_2') [75]  (0 ns)
	'and' operation ('and_ln414_1') [76]  (0 ns)
	'or' operation ('__Result__') [78]  (0.578 ns)
	'store' operation ('store_ln227', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:227) of variable '__Result__' on local variable '__Val2__' [79]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
